
wav_player-beta.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000edd0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000240  0800ef60  0800ef60  0001ef60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f1a0  0800f1a0  000200c0  2**0
                  CONTENTS
  4 .ARM          00000008  0800f1a0  0800f1a0  0001f1a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f1a8  0800f1a8  000200c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f1a8  0800f1a8  0001f1a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f1ac  0800f1ac  0001f1ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000c0  20000000  0800f1b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200c0  2**0
                  CONTENTS
 10 .bss          00001d78  200000c0  200000c0  000200c0  2**2
                  ALLOC
 11 ._user_heap_stack 00004000  20001e38  20001e38  000200c0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00022ec4  00000000  00000000  000200f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005392  00000000  00000000  00042fb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001aa8  00000000  00000000  00048348  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001878  00000000  00000000  00049df0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028143  00000000  00000000  0004b668  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00026917  00000000  00000000  000737ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d587f  00000000  00000000  0009a0c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0016f941  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000730c  00000000  00000000  0016f994  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000c0 	.word	0x200000c0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ef48 	.word	0x0800ef48

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000c4 	.word	0x200000c4
 80001cc:	0800ef48 	.word	0x0800ef48

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b974 	b.w	8000570 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468e      	mov	lr, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14d      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4694      	mov	ip, r2
 80002b2:	d969      	bls.n	8000388 <__udivmoddi4+0xe8>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b152      	cbz	r2, 80002d0 <__udivmoddi4+0x30>
 80002ba:	fa01 f302 	lsl.w	r3, r1, r2
 80002be:	f1c2 0120 	rsb	r1, r2, #32
 80002c2:	fa20 f101 	lsr.w	r1, r0, r1
 80002c6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ca:	ea41 0e03 	orr.w	lr, r1, r3
 80002ce:	4094      	lsls	r4, r2
 80002d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002d4:	0c21      	lsrs	r1, r4, #16
 80002d6:	fbbe f6f8 	udiv	r6, lr, r8
 80002da:	fa1f f78c 	uxth.w	r7, ip
 80002de:	fb08 e316 	mls	r3, r8, r6, lr
 80002e2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002e6:	fb06 f107 	mul.w	r1, r6, r7
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f6:	f080 811f 	bcs.w	8000538 <__udivmoddi4+0x298>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 811c 	bls.w	8000538 <__udivmoddi4+0x298>
 8000300:	3e02      	subs	r6, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a5b      	subs	r3, r3, r1
 8000306:	b2a4      	uxth	r4, r4
 8000308:	fbb3 f0f8 	udiv	r0, r3, r8
 800030c:	fb08 3310 	mls	r3, r8, r0, r3
 8000310:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000314:	fb00 f707 	mul.w	r7, r0, r7
 8000318:	42a7      	cmp	r7, r4
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x92>
 800031c:	eb1c 0404 	adds.w	r4, ip, r4
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295
 8000324:	f080 810a 	bcs.w	800053c <__udivmoddi4+0x29c>
 8000328:	42a7      	cmp	r7, r4
 800032a:	f240 8107 	bls.w	800053c <__udivmoddi4+0x29c>
 800032e:	4464      	add	r4, ip
 8000330:	3802      	subs	r0, #2
 8000332:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000336:	1be4      	subs	r4, r4, r7
 8000338:	2600      	movs	r6, #0
 800033a:	b11d      	cbz	r5, 8000344 <__udivmoddi4+0xa4>
 800033c:	40d4      	lsrs	r4, r2
 800033e:	2300      	movs	r3, #0
 8000340:	e9c5 4300 	strd	r4, r3, [r5]
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0xc2>
 800034e:	2d00      	cmp	r5, #0
 8000350:	f000 80ef 	beq.w	8000532 <__udivmoddi4+0x292>
 8000354:	2600      	movs	r6, #0
 8000356:	e9c5 0100 	strd	r0, r1, [r5]
 800035a:	4630      	mov	r0, r6
 800035c:	4631      	mov	r1, r6
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	fab3 f683 	clz	r6, r3
 8000366:	2e00      	cmp	r6, #0
 8000368:	d14a      	bne.n	8000400 <__udivmoddi4+0x160>
 800036a:	428b      	cmp	r3, r1
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0xd4>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80f9 	bhi.w	8000566 <__udivmoddi4+0x2c6>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb61 0303 	sbc.w	r3, r1, r3
 800037a:	2001      	movs	r0, #1
 800037c:	469e      	mov	lr, r3
 800037e:	2d00      	cmp	r5, #0
 8000380:	d0e0      	beq.n	8000344 <__udivmoddi4+0xa4>
 8000382:	e9c5 4e00 	strd	r4, lr, [r5]
 8000386:	e7dd      	b.n	8000344 <__udivmoddi4+0xa4>
 8000388:	b902      	cbnz	r2, 800038c <__udivmoddi4+0xec>
 800038a:	deff      	udf	#255	; 0xff
 800038c:	fab2 f282 	clz	r2, r2
 8000390:	2a00      	cmp	r2, #0
 8000392:	f040 8092 	bne.w	80004ba <__udivmoddi4+0x21a>
 8000396:	eba1 010c 	sub.w	r1, r1, ip
 800039a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800039e:	fa1f fe8c 	uxth.w	lr, ip
 80003a2:	2601      	movs	r6, #1
 80003a4:	0c20      	lsrs	r0, r4, #16
 80003a6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003aa:	fb07 1113 	mls	r1, r7, r3, r1
 80003ae:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b2:	fb0e f003 	mul.w	r0, lr, r3
 80003b6:	4288      	cmp	r0, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x12c>
 80003ba:	eb1c 0101 	adds.w	r1, ip, r1
 80003be:	f103 38ff 	add.w	r8, r3, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x12a>
 80003c4:	4288      	cmp	r0, r1
 80003c6:	f200 80cb 	bhi.w	8000560 <__udivmoddi4+0x2c0>
 80003ca:	4643      	mov	r3, r8
 80003cc:	1a09      	subs	r1, r1, r0
 80003ce:	b2a4      	uxth	r4, r4
 80003d0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003d4:	fb07 1110 	mls	r1, r7, r0, r1
 80003d8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003dc:	fb0e fe00 	mul.w	lr, lr, r0
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x156>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003ec:	d202      	bcs.n	80003f4 <__udivmoddi4+0x154>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	f200 80bb 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003f4:	4608      	mov	r0, r1
 80003f6:	eba4 040e 	sub.w	r4, r4, lr
 80003fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003fe:	e79c      	b.n	800033a <__udivmoddi4+0x9a>
 8000400:	f1c6 0720 	rsb	r7, r6, #32
 8000404:	40b3      	lsls	r3, r6
 8000406:	fa22 fc07 	lsr.w	ip, r2, r7
 800040a:	ea4c 0c03 	orr.w	ip, ip, r3
 800040e:	fa20 f407 	lsr.w	r4, r0, r7
 8000412:	fa01 f306 	lsl.w	r3, r1, r6
 8000416:	431c      	orrs	r4, r3
 8000418:	40f9      	lsrs	r1, r7
 800041a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800041e:	fa00 f306 	lsl.w	r3, r0, r6
 8000422:	fbb1 f8f9 	udiv	r8, r1, r9
 8000426:	0c20      	lsrs	r0, r4, #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fb09 1118 	mls	r1, r9, r8, r1
 8000430:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000434:	fb08 f00e 	mul.w	r0, r8, lr
 8000438:	4288      	cmp	r0, r1
 800043a:	fa02 f206 	lsl.w	r2, r2, r6
 800043e:	d90b      	bls.n	8000458 <__udivmoddi4+0x1b8>
 8000440:	eb1c 0101 	adds.w	r1, ip, r1
 8000444:	f108 3aff 	add.w	sl, r8, #4294967295
 8000448:	f080 8088 	bcs.w	800055c <__udivmoddi4+0x2bc>
 800044c:	4288      	cmp	r0, r1
 800044e:	f240 8085 	bls.w	800055c <__udivmoddi4+0x2bc>
 8000452:	f1a8 0802 	sub.w	r8, r8, #2
 8000456:	4461      	add	r1, ip
 8000458:	1a09      	subs	r1, r1, r0
 800045a:	b2a4      	uxth	r4, r4
 800045c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000460:	fb09 1110 	mls	r1, r9, r0, r1
 8000464:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000468:	fb00 fe0e 	mul.w	lr, r0, lr
 800046c:	458e      	cmp	lr, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x1e2>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f100 34ff 	add.w	r4, r0, #4294967295
 8000478:	d26c      	bcs.n	8000554 <__udivmoddi4+0x2b4>
 800047a:	458e      	cmp	lr, r1
 800047c:	d96a      	bls.n	8000554 <__udivmoddi4+0x2b4>
 800047e:	3802      	subs	r0, #2
 8000480:	4461      	add	r1, ip
 8000482:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000486:	fba0 9402 	umull	r9, r4, r0, r2
 800048a:	eba1 010e 	sub.w	r1, r1, lr
 800048e:	42a1      	cmp	r1, r4
 8000490:	46c8      	mov	r8, r9
 8000492:	46a6      	mov	lr, r4
 8000494:	d356      	bcc.n	8000544 <__udivmoddi4+0x2a4>
 8000496:	d053      	beq.n	8000540 <__udivmoddi4+0x2a0>
 8000498:	b15d      	cbz	r5, 80004b2 <__udivmoddi4+0x212>
 800049a:	ebb3 0208 	subs.w	r2, r3, r8
 800049e:	eb61 010e 	sbc.w	r1, r1, lr
 80004a2:	fa01 f707 	lsl.w	r7, r1, r7
 80004a6:	fa22 f306 	lsr.w	r3, r2, r6
 80004aa:	40f1      	lsrs	r1, r6
 80004ac:	431f      	orrs	r7, r3
 80004ae:	e9c5 7100 	strd	r7, r1, [r5]
 80004b2:	2600      	movs	r6, #0
 80004b4:	4631      	mov	r1, r6
 80004b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	40d8      	lsrs	r0, r3
 80004c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c4:	fa21 f303 	lsr.w	r3, r1, r3
 80004c8:	4091      	lsls	r1, r2
 80004ca:	4301      	orrs	r1, r0
 80004cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d0:	fa1f fe8c 	uxth.w	lr, ip
 80004d4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004d8:	fb07 3610 	mls	r6, r7, r0, r3
 80004dc:	0c0b      	lsrs	r3, r1, #16
 80004de:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004e2:	fb00 f60e 	mul.w	r6, r0, lr
 80004e6:	429e      	cmp	r6, r3
 80004e8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x260>
 80004ee:	eb1c 0303 	adds.w	r3, ip, r3
 80004f2:	f100 38ff 	add.w	r8, r0, #4294967295
 80004f6:	d22f      	bcs.n	8000558 <__udivmoddi4+0x2b8>
 80004f8:	429e      	cmp	r6, r3
 80004fa:	d92d      	bls.n	8000558 <__udivmoddi4+0x2b8>
 80004fc:	3802      	subs	r0, #2
 80004fe:	4463      	add	r3, ip
 8000500:	1b9b      	subs	r3, r3, r6
 8000502:	b289      	uxth	r1, r1
 8000504:	fbb3 f6f7 	udiv	r6, r3, r7
 8000508:	fb07 3316 	mls	r3, r7, r6, r3
 800050c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000510:	fb06 f30e 	mul.w	r3, r6, lr
 8000514:	428b      	cmp	r3, r1
 8000516:	d908      	bls.n	800052a <__udivmoddi4+0x28a>
 8000518:	eb1c 0101 	adds.w	r1, ip, r1
 800051c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000520:	d216      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 8000522:	428b      	cmp	r3, r1
 8000524:	d914      	bls.n	8000550 <__udivmoddi4+0x2b0>
 8000526:	3e02      	subs	r6, #2
 8000528:	4461      	add	r1, ip
 800052a:	1ac9      	subs	r1, r1, r3
 800052c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000530:	e738      	b.n	80003a4 <__udivmoddi4+0x104>
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e705      	b.n	8000344 <__udivmoddi4+0xa4>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e3      	b.n	8000304 <__udivmoddi4+0x64>
 800053c:	4618      	mov	r0, r3
 800053e:	e6f8      	b.n	8000332 <__udivmoddi4+0x92>
 8000540:	454b      	cmp	r3, r9
 8000542:	d2a9      	bcs.n	8000498 <__udivmoddi4+0x1f8>
 8000544:	ebb9 0802 	subs.w	r8, r9, r2
 8000548:	eb64 0e0c 	sbc.w	lr, r4, ip
 800054c:	3801      	subs	r0, #1
 800054e:	e7a3      	b.n	8000498 <__udivmoddi4+0x1f8>
 8000550:	4646      	mov	r6, r8
 8000552:	e7ea      	b.n	800052a <__udivmoddi4+0x28a>
 8000554:	4620      	mov	r0, r4
 8000556:	e794      	b.n	8000482 <__udivmoddi4+0x1e2>
 8000558:	4640      	mov	r0, r8
 800055a:	e7d1      	b.n	8000500 <__udivmoddi4+0x260>
 800055c:	46d0      	mov	r8, sl
 800055e:	e77b      	b.n	8000458 <__udivmoddi4+0x1b8>
 8000560:	3b02      	subs	r3, #2
 8000562:	4461      	add	r1, ip
 8000564:	e732      	b.n	80003cc <__udivmoddi4+0x12c>
 8000566:	4630      	mov	r0, r6
 8000568:	e709      	b.n	800037e <__udivmoddi4+0xde>
 800056a:	4464      	add	r4, ip
 800056c:	3802      	subs	r0, #2
 800056e:	e742      	b.n	80003f6 <__udivmoddi4+0x156>

08000570 <__aeabi_idiv0>:
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <CS43_write_register>:
 * @param data: The one-byte data to be used
 * @note This function uses the ST I2C library to transfer
 * data in the master mode.
 */
static void CS43_write_register(uint8_t reg, uint8_t data)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b086      	sub	sp, #24
 8000578:	af02      	add	r7, sp, #8
 800057a:	4603      	mov	r3, r0
 800057c:	460a      	mov	r2, r1
 800057e:	71fb      	strb	r3, [r7, #7]
 8000580:	4613      	mov	r3, r2
 8000582:	71bb      	strb	r3, [r7, #6]
    uint8_t wData[2];
    wData[0] = reg;
 8000584:	79fb      	ldrb	r3, [r7, #7]
 8000586:	733b      	strb	r3, [r7, #12]
    wData[1] = data;
 8000588:	79bb      	ldrb	r3, [r7, #6]
 800058a:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Master_Transmit(&i2cx, DAC_I2C_ADDR, wData,
 800058c:	f107 020c 	add.w	r2, r7, #12
 8000590:	2364      	movs	r3, #100	; 0x64
 8000592:	9300      	str	r3, [sp, #0]
 8000594:	2302      	movs	r3, #2
 8000596:	2194      	movs	r1, #148	; 0x94
 8000598:	4803      	ldr	r0, [pc, #12]	; (80005a8 <CS43_write_register+0x34>)
 800059a:	f004 f86b 	bl	8004674 <HAL_I2C_Master_Transmit>
    		2, TRANSFER_TIMEOUT);
}
 800059e:	bf00      	nop
 80005a0:	3710      	adds	r7, #16
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bd80      	pop	{r7, pc}
 80005a6:	bf00      	nop
 80005a8:	200000dc 	.word	0x200000dc

080005ac <CS43_read_register>:
 * @return data: The one-byte I2C transfer data
 * @note This function uses the ST I2C library to transfer
 * data in the master, full-duplex mode.
 */
static uint8_t CS43_read_register(uint8_t reg)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b086      	sub	sp, #24
 80005b0:	af02      	add	r7, sp, #8
 80005b2:	4603      	mov	r3, r0
 80005b4:	71fb      	strb	r3, [r7, #7]
	uint8_t rData[2];
	uint8_t data;
	rData[0] = reg;
 80005b6:	79fb      	ldrb	r3, [r7, #7]
 80005b8:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Master_Transmit(&i2cx, DAC_I2C_ADDR, rData, 1,
 80005ba:	f107 020c 	add.w	r2, r7, #12
 80005be:	2364      	movs	r3, #100	; 0x64
 80005c0:	9300      	str	r3, [sp, #0]
 80005c2:	2301      	movs	r3, #1
 80005c4:	2194      	movs	r1, #148	; 0x94
 80005c6:	4808      	ldr	r0, [pc, #32]	; (80005e8 <CS43_read_register+0x3c>)
 80005c8:	f004 f854 	bl	8004674 <HAL_I2C_Master_Transmit>
			TRANSFER_TIMEOUT);
	HAL_I2C_Master_Receive(&i2cx, DAC_I2C_ADDR, &data, 1,
 80005cc:	f107 020b 	add.w	r2, r7, #11
 80005d0:	2364      	movs	r3, #100	; 0x64
 80005d2:	9300      	str	r3, [sp, #0]
 80005d4:	2301      	movs	r3, #1
 80005d6:	2194      	movs	r1, #148	; 0x94
 80005d8:	4803      	ldr	r0, [pc, #12]	; (80005e8 <CS43_read_register+0x3c>)
 80005da:	f004 f949 	bl	8004870 <HAL_I2C_Master_Receive>
			TRANSFER_TIMEOUT);
	return data;
 80005de:	7afb      	ldrb	r3, [r7, #11]
}
 80005e0:	4618      	mov	r0, r3
 80005e2:	3710      	adds	r7, #16
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bd80      	pop	{r7, pc}
 80005e8:	200000dc 	.word	0x200000dc

080005ec <CS43_init>:
 * 11.Set the passthrough volume to default (+12dB)
 * 12.Maximize the master volume
 */

void CS43_init(I2C_HandleTypeDef i2c_handle)
{
 80005ec:	b084      	sub	sp, #16
 80005ee:	b580      	push	{r7, lr}
 80005f0:	b082      	sub	sp, #8
 80005f2:	af00      	add	r7, sp, #0
 80005f4:	f107 0c10 	add.w	ip, r7, #16
 80005f8:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    uint8_t data;
    // unlock and enable the I2S3
	__HAL_UNLOCK(&hi2s3);
 80005fc:	4b5d      	ldr	r3, [pc, #372]	; (8000774 <CS43_init+0x188>)
 80005fe:	2200      	movs	r2, #0
 8000600:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	__HAL_I2S_ENABLE(&hi2s3);
 8000604:	4b5b      	ldr	r3, [pc, #364]	; (8000774 <CS43_init+0x188>)
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	69da      	ldr	r2, [r3, #28]
 800060a:	4b5a      	ldr	r3, [pc, #360]	; (8000774 <CS43_init+0x188>)
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000612:	61da      	str	r2, [r3, #28]

	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_SET);
 8000614:	2201      	movs	r2, #1
 8000616:	2110      	movs	r1, #16
 8000618:	4857      	ldr	r0, [pc, #348]	; (8000778 <CS43_init+0x18c>)
 800061a:	f002 fa91 	bl	8002b40 <HAL_GPIO_WritePin>

	//0.Get the I2C handle
	i2cx = i2c_handle;
 800061e:	4b57      	ldr	r3, [pc, #348]	; (800077c <CS43_init+0x190>)
 8000620:	4618      	mov	r0, r3
 8000622:	f107 0310 	add.w	r3, r7, #16
 8000626:	2254      	movs	r2, #84	; 0x54
 8000628:	4619      	mov	r1, r3
 800062a:	f00e f817 	bl	800e65c <memcpy>

	//1.Power down
	CS43_write_register(POWER_CONTROL1, 0x01);
 800062e:	2101      	movs	r1, #1
 8000630:	2002      	movs	r0, #2
 8000632:	f7ff ff9f 	bl	8000574 <CS43_write_register>

	//2.Enable Right and Left headphones
	data =  (2 << 6);  // PDN_HPB[0:1]  = 10 (HP-B always onCon)
 8000636:	2380      	movs	r3, #128	; 0x80
 8000638:	71fb      	strb	r3, [r7, #7]
	data |= (2 << 4);  // PDN_HPA[0:1]  = 10 (HP-A always on)
 800063a:	79fb      	ldrb	r3, [r7, #7]
 800063c:	f043 0320 	orr.w	r3, r3, #32
 8000640:	71fb      	strb	r3, [r7, #7]
	data |= (3 << 2);  // PDN_SPKB[0:1] = 11 (Speaker B always off)
 8000642:	79fb      	ldrb	r3, [r7, #7]
 8000644:	f043 030c 	orr.w	r3, r3, #12
 8000648:	71fb      	strb	r3, [r7, #7]
	data |= (3 << 0);  // PDN_SPKA[0:1] = 11 (Speaker A always off)
 800064a:	79fb      	ldrb	r3, [r7, #7]
 800064c:	f043 0303 	orr.w	r3, r3, #3
 8000650:	71fb      	strb	r3, [r7, #7]
	CS43_write_register(POWER_CONTROL2,data);
 8000652:	79fb      	ldrb	r3, [r7, #7]
 8000654:	4619      	mov	r1, r3
 8000656:	2004      	movs	r0, #4
 8000658:	f7ff ff8c 	bl	8000574 <CS43_write_register>

	//3.Automatic clock detection
	data = (1 << 7);
 800065c:	2380      	movs	r3, #128	; 0x80
 800065e:	71fb      	strb	r3, [r7, #7]
	CS43_write_register(CLOCKING_CONTROL,data);
 8000660:	79fb      	ldrb	r3, [r7, #7]
 8000662:	4619      	mov	r1, r3
 8000664:	2005      	movs	r0, #5
 8000666:	f7ff ff85 	bl	8000574 <CS43_write_register>

	//4.Interface control 1
	data = CS43_read_register(INTERFACE_CONTROL1);
 800066a:	2006      	movs	r0, #6
 800066c:	f7ff ff9e 	bl	80005ac <CS43_read_register>
 8000670:	4603      	mov	r3, r0
 8000672:	71fb      	strb	r3, [r7, #7]
	data &= (1 << 5); // Clear all bits except bit 5 which is reserved
 8000674:	79fb      	ldrb	r3, [r7, #7]
 8000676:	f003 0320 	and.w	r3, r3, #32
 800067a:	71fb      	strb	r3, [r7, #7]
	data &= ~(1 << 7);  // Slave
 800067c:	79fb      	ldrb	r3, [r7, #7]
 800067e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000682:	71fb      	strb	r3, [r7, #7]
	data &= ~(1 << 6);  // Clock polarity: Not inverted
 8000684:	79fb      	ldrb	r3, [r7, #7]
 8000686:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800068a:	71fb      	strb	r3, [r7, #7]
	data &= ~(1 << 4);  // No DSP mode
 800068c:	79fb      	ldrb	r3, [r7, #7]
 800068e:	f023 0310 	bic.w	r3, r3, #16
 8000692:	71fb      	strb	r3, [r7, #7]
	data &= ~(1 << 2);  // Left justified, up to 24 bit (default)
 8000694:	79fb      	ldrb	r3, [r7, #7]
 8000696:	f023 0304 	bic.w	r3, r3, #4
 800069a:	71fb      	strb	r3, [r7, #7]
	data |= (1 << 2);
 800069c:	79fb      	ldrb	r3, [r7, #7]
 800069e:	f043 0304 	orr.w	r3, r3, #4
 80006a2:	71fb      	strb	r3, [r7, #7]

	data |=  (3 << 0);  // 16-bit audio word length for I2S interface
 80006a4:	79fb      	ldrb	r3, [r7, #7]
 80006a6:	f043 0303 	orr.w	r3, r3, #3
 80006aa:	71fb      	strb	r3, [r7, #7]
	CS43_write_register(INTERFACE_CONTROL1,data);
 80006ac:	79fb      	ldrb	r3, [r7, #7]
 80006ae:	4619      	mov	r1, r3
 80006b0:	2006      	movs	r0, #6
 80006b2:	f7ff ff5f 	bl	8000574 <CS43_write_register>

	//5.Passthrough A settings
	data = CS43_read_register(PASSTHROUGH_A);
 80006b6:	2008      	movs	r0, #8
 80006b8:	f7ff ff78 	bl	80005ac <CS43_read_register>
 80006bc:	4603      	mov	r3, r0
 80006be:	71fb      	strb	r3, [r7, #7]
	data &= 0xF0;      // Bits [4-7] are reserved
 80006c0:	79fb      	ldrb	r3, [r7, #7]
 80006c2:	f023 030f 	bic.w	r3, r3, #15
 80006c6:	71fb      	strb	r3, [r7, #7]
	data |=  (1 << 0); // Use AIN1A as source for passthrough
 80006c8:	79fb      	ldrb	r3, [r7, #7]
 80006ca:	f043 0301 	orr.w	r3, r3, #1
 80006ce:	71fb      	strb	r3, [r7, #7]
	CS43_write_register(PASSTHROUGH_A, data);
 80006d0:	79fb      	ldrb	r3, [r7, #7]
 80006d2:	4619      	mov	r1, r3
 80006d4:	2008      	movs	r0, #8
 80006d6:	f7ff ff4d 	bl	8000574 <CS43_write_register>

	//6.Passthrough B settings
	data = CS43_read_register(PASSTHROUGH_B);
 80006da:	2009      	movs	r0, #9
 80006dc:	f7ff ff66 	bl	80005ac <CS43_read_register>
 80006e0:	4603      	mov	r3, r0
 80006e2:	71fb      	strb	r3, [r7, #7]
	data &= 0xF0;      // Bits [4-7] are reserved
 80006e4:	79fb      	ldrb	r3, [r7, #7]
 80006e6:	f023 030f 	bic.w	r3, r3, #15
 80006ea:	71fb      	strb	r3, [r7, #7]
	data |=  (1 << 0); // Use AIN1B as source for passthrough
 80006ec:	79fb      	ldrb	r3, [r7, #7]
 80006ee:	f043 0301 	orr.w	r3, r3, #1
 80006f2:	71fb      	strb	r3, [r7, #7]
	CS43_write_register(PASSTHROUGH_B, data);
 80006f4:	79fb      	ldrb	r3, [r7, #7]
 80006f6:	4619      	mov	r1, r3
 80006f8:	2009      	movs	r0, #9
 80006fa:	f7ff ff3b 	bl	8000574 <CS43_write_register>

	//7.Miscellaneous register settings
	data = CS43_read_register(MISCELLANEOUS_CONTRLS);
 80006fe:	200e      	movs	r0, #14
 8000700:	f7ff ff54 	bl	80005ac <CS43_read_register>
 8000704:	4603      	mov	r3, r0
 8000706:	71fb      	strb	r3, [r7, #7]
	data = 0x02;
 8000708:	2302      	movs	r3, #2
 800070a:	71fb      	strb	r3, [r7, #7]
	CS43_write_register(MISCELLANEOUS_CONTRLS, data);
 800070c:	79fb      	ldrb	r3, [r7, #7]
 800070e:	4619      	mov	r1, r3
 8000710:	200e      	movs	r0, #14
 8000712:	f7ff ff2f 	bl	8000574 <CS43_write_register>

	//8.Configure the analog gain to be 1.143
	CS43_write_register(PLAYBACK_CONTROL1, 0xE0);
 8000716:	21e0      	movs	r1, #224	; 0xe0
 8000718:	200d      	movs	r0, #13
 800071a:	f7ff ff2b 	bl	8000574 <CS43_write_register>

	//9.Unmute headphone and speaker
	data = CS43_read_register(PLAYBACK_CONTROL2);
 800071e:	200f      	movs	r0, #15
 8000720:	f7ff ff44 	bl	80005ac <CS43_read_register>
 8000724:	4603      	mov	r3, r0
 8000726:	71fb      	strb	r3, [r7, #7]
	data = 0x00;
 8000728:	2300      	movs	r3, #0
 800072a:	71fb      	strb	r3, [r7, #7]
	CS43_write_register(PLAYBACK_CONTROL2,data);
 800072c:	79fb      	ldrb	r3, [r7, #7]
 800072e:	4619      	mov	r1, r3
 8000730:	200f      	movs	r0, #15
 8000732:	f7ff ff1f 	bl	8000574 <CS43_write_register>

	//10.Set volume to default (+12dB)
	CS43_write_register(PCM_VOLUME_A,0x18);
 8000736:	2118      	movs	r1, #24
 8000738:	201a      	movs	r0, #26
 800073a:	f7ff ff1b 	bl	8000574 <CS43_write_register>
	CS43_write_register(PCM_VOLUME_B,0x18);
 800073e:	2118      	movs	r1, #24
 8000740:	201b      	movs	r0, #27
 8000742:	f7ff ff17 	bl	8000574 <CS43_write_register>

	//11.Set the passthrough volume to default (+12dB)
	CS43_write_register(PASSTHROUGH_VOLUME_A,0x7F);
 8000746:	217f      	movs	r1, #127	; 0x7f
 8000748:	2014      	movs	r0, #20
 800074a:	f7ff ff13 	bl	8000574 <CS43_write_register>
	CS43_write_register(PASSTHROUGH_VOLUME_B,0x7F);
 800074e:	217f      	movs	r1, #127	; 0x7f
 8000750:	2015      	movs	r0, #21
 8000752:	f7ff ff0f 	bl	8000574 <CS43_write_register>

	//12.Maximize the master volume
	CS43_write_register(MASTER_A_VOL,0x00);
 8000756:	2100      	movs	r1, #0
 8000758:	2020      	movs	r0, #32
 800075a:	f7ff ff0b 	bl	8000574 <CS43_write_register>
	CS43_write_register(MASTER_B_VOL,0x00);
 800075e:	2100      	movs	r1, #0
 8000760:	2021      	movs	r0, #33	; 0x21
 8000762:	f7ff ff07 	bl	8000574 <CS43_write_register>

}
 8000766:	bf00      	nop
 8000768:	3708      	adds	r7, #8
 800076a:	46bd      	mov	sp, r7
 800076c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000770:	b004      	add	sp, #16
 8000772:	4770      	bx	lr
 8000774:	20000198 	.word	0x20000198
 8000778:	40020c00 	.word	0x40020c00
 800077c:	200000dc 	.word	0x200000dc

08000780 <CS43_set_volume>:
 * @param volume - The target volume level
 * @note The volume level is configured based on the
 * boundary check.
 */
void CS43_set_volume(uint8_t volume)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b082      	sub	sp, #8
 8000784:	af00      	add	r7, sp, #0
 8000786:	4603      	mov	r3, r0
 8000788:	71fb      	strb	r3, [r7, #7]
  /* Set the Master volume registers */
  if((volume >= 231) && (volume < 256)){
 800078a:	79fb      	ldrb	r3, [r7, #7]
 800078c:	2be6      	cmp	r3, #230	; 0xe6
 800078e:	d903      	bls.n	8000798 <CS43_set_volume+0x18>
	  volume -= 231;
 8000790:	79fb      	ldrb	r3, [r7, #7]
 8000792:	3319      	adds	r3, #25
 8000794:	71fb      	strb	r3, [r7, #7]
 8000796:	e002      	b.n	800079e <CS43_set_volume+0x1e>
  }
  else{
	  volume += 25;
 8000798:	79fb      	ldrb	r3, [r7, #7]
 800079a:	3319      	adds	r3, #25
 800079c:	71fb      	strb	r3, [r7, #7]
  }

  CS43_write_register(HEADPHONE_A_VOL, volume);
 800079e:	79fb      	ldrb	r3, [r7, #7]
 80007a0:	4619      	mov	r1, r3
 80007a2:	2022      	movs	r0, #34	; 0x22
 80007a4:	f7ff fee6 	bl	8000574 <CS43_write_register>
  CS43_write_register(HEADPHONE_B_VOL, volume);
 80007a8:	79fb      	ldrb	r3, [r7, #7]
 80007aa:	4619      	mov	r1, r3
 80007ac:	2023      	movs	r0, #35	; 0x23
 80007ae:	f7ff fee1 	bl	8000574 <CS43_write_register>
}
 80007b2:	bf00      	nop
 80007b4:	3708      	adds	r7, #8
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}

080007ba <CS43_start>:
 * 3. Write ‘1’b to bit 7 in register 0x32.
 * 4. Write ‘0’b to bit 7 in register 0x32.
 * 5. Write 0x00 to register 0x00.
 */
void CS43_start(void)
{
 80007ba:	b580      	push	{r7, lr}
 80007bc:	b082      	sub	sp, #8
 80007be:	af00      	add	r7, sp, #0
	uint8_t data;
	// Unmute the DAC’s and PWM outputs
	CS43_write_register(POWER_CONTROL2, 0xFF);
 80007c0:	21ff      	movs	r1, #255	; 0xff
 80007c2:	2004      	movs	r0, #4
 80007c4:	f7ff fed6 	bl	8000574 <CS43_write_register>
	CS43_write_register(HEADPHONE_A_VOL,0x00);
 80007c8:	2100      	movs	r1, #0
 80007ca:	2022      	movs	r0, #34	; 0x22
 80007cc:	f7ff fed2 	bl	8000574 <CS43_write_register>
	CS43_write_register(HEADPHONE_B_VOL,0x00);
 80007d0:	2100      	movs	r1, #0
 80007d2:	2023      	movs	r0, #35	; 0x23
 80007d4:	f7ff fece 	bl	8000574 <CS43_write_register>

	CS43_write_register(POWER_CONTROL2, 0xAF);
 80007d8:	21af      	movs	r1, #175	; 0xaf
 80007da:	2004      	movs	r0, #4
 80007dc:	f7ff feca 	bl	8000574 <CS43_write_register>
	// Write 0x99 to register 0x00.
	CS43_write_register(CONFIG_00, 0x99);
 80007e0:	2199      	movs	r1, #153	; 0x99
 80007e2:	2000      	movs	r0, #0
 80007e4:	f7ff fec6 	bl	8000574 <CS43_write_register>
	// Write 0x80 to register 0x47.
	CS43_write_register(CONFIG_47, 0x80);
 80007e8:	2180      	movs	r1, #128	; 0x80
 80007ea:	2047      	movs	r0, #71	; 0x47
 80007ec:	f7ff fec2 	bl	8000574 <CS43_write_register>
	// Write '1'b to bit 7 in register 0x32.
	data = CS43_read_register(CONFIG_32);
 80007f0:	2032      	movs	r0, #50	; 0x32
 80007f2:	f7ff fedb 	bl	80005ac <CS43_read_register>
 80007f6:	4603      	mov	r3, r0
 80007f8:	71fb      	strb	r3, [r7, #7]
	data |= 0x80;
 80007fa:	79fb      	ldrb	r3, [r7, #7]
 80007fc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000800:	71fb      	strb	r3, [r7, #7]
	CS43_write_register(CONFIG_32, data);
 8000802:	79fb      	ldrb	r3, [r7, #7]
 8000804:	4619      	mov	r1, r3
 8000806:	2032      	movs	r0, #50	; 0x32
 8000808:	f7ff feb4 	bl	8000574 <CS43_write_register>
	// Write '0'b to bit 7 in register 0x32.
	data = CS43_read_register(CONFIG_32);
 800080c:	2032      	movs	r0, #50	; 0x32
 800080e:	f7ff fecd 	bl	80005ac <CS43_read_register>
 8000812:	4603      	mov	r3, r0
 8000814:	71fb      	strb	r3, [r7, #7]
	data &= ~(0x80);
 8000816:	79fb      	ldrb	r3, [r7, #7]
 8000818:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800081c:	71fb      	strb	r3, [r7, #7]
	CS43_write_register(CONFIG_32, data);
 800081e:	79fb      	ldrb	r3, [r7, #7]
 8000820:	4619      	mov	r1, r3
 8000822:	2032      	movs	r0, #50	; 0x32
 8000824:	f7ff fea6 	bl	8000574 <CS43_write_register>
	// Write 0x00 to register 0x00.
	CS43_write_register(CONFIG_00, 0x00);
 8000828:	2100      	movs	r1, #0
 800082a:	2000      	movs	r0, #0
 800082c:	f7ff fea2 	bl	8000574 <CS43_write_register>
	//Set the "Power Ctl 1" register (0x02) to 0x9E
	CS43_write_register(POWER_CONTROL1, 0x9E);
 8000830:	219e      	movs	r1, #158	; 0x9e
 8000832:	2002      	movs	r0, #2
 8000834:	f7ff fe9e 	bl	8000574 <CS43_write_register>
}
 8000838:	bf00      	nop
 800083a:	3708      	adds	r7, #8
 800083c:	46bd      	mov	sp, r7
 800083e:	bd80      	pop	{r7, pc}

08000840 <CS43_stop>:
 * 	1. Mute the DAC’s and PWM outputs.
 * 	2. Disable soft ramp and zero cross volume transitions.
 * 	3. Set the “Power Ctl 1” register (0x02) to 0x9F.
 */
void CS43_stop(void)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	af00      	add	r7, sp, #0
  // Mute the DAC’s and PWM outputs
  CS43_write_register(POWER_CONTROL2, 0xFF);
 8000844:	21ff      	movs	r1, #255	; 0xff
 8000846:	2004      	movs	r0, #4
 8000848:	f7ff fe94 	bl	8000574 <CS43_write_register>
  CS43_write_register(HEADPHONE_A_VOL,0x01);
 800084c:	2101      	movs	r1, #1
 800084e:	2022      	movs	r0, #34	; 0x22
 8000850:	f7ff fe90 	bl	8000574 <CS43_write_register>
  CS43_write_register(HEADPHONE_B_VOL,0x01);
 8000854:	2101      	movs	r1, #1
 8000856:	2023      	movs	r0, #35	; 0x23
 8000858:	f7ff fe8c 	bl	8000574 <CS43_write_register>
  // Disable soft ramp and zero cross volume transitions.
  CS43_write_register(MISCELLANEOUS_CONTRLS, 0x04);
 800085c:	2104      	movs	r1, #4
 800085e:	200e      	movs	r0, #14
 8000860:	f7ff fe88 	bl	8000574 <CS43_write_register>
  // Set the “Power Ctl 1” register (0x02) to 0x9F
  CS43_write_register(POWER_CONTROL1, 0x9F);
 8000864:	219f      	movs	r1, #159	; 0x9f
 8000866:	2002      	movs	r0, #2
 8000868:	f7ff fe84 	bl	8000574 <CS43_write_register>
}
 800086c:	bf00      	nop
 800086e:	bd80      	pop	{r7, pc}

08000870 <delay_us>:
* Local Function Helper Definition
****************************************/

extern TIM_HandleTypeDef htim1;
static void delay_us(uint16_t us)
{
 8000870:	b480      	push	{r7}
 8000872:	b083      	sub	sp, #12
 8000874:	af00      	add	r7, sp, #0
 8000876:	4603      	mov	r3, r0
 8000878:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 800087a:	4b09      	ldr	r3, [pc, #36]	; (80008a0 <delay_us+0x30>)
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	2200      	movs	r2, #0
 8000880:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim1) < us);
 8000882:	bf00      	nop
 8000884:	4b06      	ldr	r3, [pc, #24]	; (80008a0 <delay_us+0x30>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800088a:	88fb      	ldrh	r3, [r7, #6]
 800088c:	429a      	cmp	r2, r3
 800088e:	d3f9      	bcc.n	8000884 <delay_us+0x14>
}
 8000890:	bf00      	nop
 8000892:	bf00      	nop
 8000894:	370c      	adds	r7, #12
 8000896:	46bd      	mov	sp, r7
 8000898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089c:	4770      	bx	lr
 800089e:	bf00      	nop
 80008a0:	20000240 	.word	0x20000240

080008a4 <lcd_write>:
 * @brief Send raw data to the LCD controller.
 * @param data: raw data to be sent, should be only 4-bit long
 * @param rs: the RS signal for data/cmd.
 */
static void lcd_write(char data, int rs)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b082      	sub	sp, #8
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	4603      	mov	r3, r0
 80008ac:	6039      	str	r1, [r7, #0]
 80008ae:	71fb      	strb	r3, [r7, #7]
	// enable the LCD
	HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, 1);
 80008b0:	2201      	movs	r2, #1
 80008b2:	2108      	movs	r1, #8
 80008b4:	4821      	ldr	r0, [pc, #132]	; (800093c <lcd_write+0x98>)
 80008b6:	f002 f943 	bl	8002b40 <HAL_GPIO_WritePin>
	// set the delay between EN pin to be 60 uS to accommodate
	// the system clock
	delay_us(60);
 80008ba:	203c      	movs	r0, #60	; 0x3c
 80008bc:	f7ff ffd8 	bl	8000870 <delay_us>

	// rs = 1 for data, rs=0 for command
	HAL_GPIO_WritePin(RS_GPIO_Port, RS_Pin, rs);
 80008c0:	683b      	ldr	r3, [r7, #0]
 80008c2:	b2db      	uxtb	r3, r3
 80008c4:	461a      	mov	r2, r3
 80008c6:	2102      	movs	r1, #2
 80008c8:	481c      	ldr	r0, [pc, #112]	; (800093c <lcd_write+0x98>)
 80008ca:	f002 f939 	bl	8002b40 <HAL_GPIO_WritePin>

	// write the data to the respective pin
	// use D[7:4] to transfer data
	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, ((data>>3)&0x01));
 80008ce:	79fb      	ldrb	r3, [r7, #7]
 80008d0:	08db      	lsrs	r3, r3, #3
 80008d2:	b2db      	uxtb	r3, r3
 80008d4:	f003 0301 	and.w	r3, r3, #1
 80008d8:	b2db      	uxtb	r3, r3
 80008da:	461a      	mov	r2, r3
 80008dc:	2180      	movs	r1, #128	; 0x80
 80008de:	4817      	ldr	r0, [pc, #92]	; (800093c <lcd_write+0x98>)
 80008e0:	f002 f92e 	bl	8002b40 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, ((data>>2)&0x01));
 80008e4:	79fb      	ldrb	r3, [r7, #7]
 80008e6:	089b      	lsrs	r3, r3, #2
 80008e8:	b2db      	uxtb	r3, r3
 80008ea:	f003 0301 	and.w	r3, r3, #1
 80008ee:	b2db      	uxtb	r3, r3
 80008f0:	461a      	mov	r2, r3
 80008f2:	2140      	movs	r1, #64	; 0x40
 80008f4:	4811      	ldr	r0, [pc, #68]	; (800093c <lcd_write+0x98>)
 80008f6:	f002 f923 	bl	8002b40 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, ((data>>1)&0x01));
 80008fa:	79fb      	ldrb	r3, [r7, #7]
 80008fc:	085b      	lsrs	r3, r3, #1
 80008fe:	b2db      	uxtb	r3, r3
 8000900:	f003 0301 	and.w	r3, r3, #1
 8000904:	b2db      	uxtb	r3, r3
 8000906:	461a      	mov	r2, r3
 8000908:	2120      	movs	r1, #32
 800090a:	480c      	ldr	r0, [pc, #48]	; (800093c <lcd_write+0x98>)
 800090c:	f002 f918 	bl	8002b40 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, ((data>>0)&0x01));
 8000910:	79fb      	ldrb	r3, [r7, #7]
 8000912:	f003 0301 	and.w	r3, r3, #1
 8000916:	b2db      	uxtb	r3, r3
 8000918:	461a      	mov	r2, r3
 800091a:	2110      	movs	r1, #16
 800091c:	4807      	ldr	r0, [pc, #28]	; (800093c <lcd_write+0x98>)
 800091e:	f002 f90f 	bl	8002b40 <HAL_GPIO_WritePin>

	// disable the LCD
	HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, 0);
 8000922:	2200      	movs	r2, #0
 8000924:	2108      	movs	r1, #8
 8000926:	4805      	ldr	r0, [pc, #20]	; (800093c <lcd_write+0x98>)
 8000928:	f002 f90a 	bl	8002b40 <HAL_GPIO_WritePin>
	delay_us(60);
 800092c:	203c      	movs	r0, #60	; 0x3c
 800092e:	f7ff ff9f 	bl	8000870 <delay_us>
}
 8000932:	bf00      	nop
 8000934:	3708      	adds	r7, #8
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	40021000 	.word	0x40021000

08000940 <lcd_send_cmd>:
 * @brief Send commands to the LCD controller.
 * @param cmd: the command byte to be sent
 * @note RS must be 0 while sending command
 */
static void lcd_send_cmd (char cmd)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b082      	sub	sp, #8
 8000944:	af00      	add	r7, sp, #0
 8000946:	4603      	mov	r3, r0
 8000948:	71fb      	strb	r3, [r7, #7]
    /* send upper 4-bit first */
	lcd_write((cmd>>4)&0x0f,0);
 800094a:	79fb      	ldrb	r3, [r7, #7]
 800094c:	091b      	lsrs	r3, r3, #4
 800094e:	b2db      	uxtb	r3, r3
 8000950:	2100      	movs	r1, #0
 8000952:	4618      	mov	r0, r3
 8000954:	f7ff ffa6 	bl	80008a4 <lcd_write>
    /* send Lower 4-bit */
	lcd_write((cmd)&0x0f, 0);
 8000958:	79fb      	ldrb	r3, [r7, #7]
 800095a:	f003 030f 	and.w	r3, r3, #15
 800095e:	b2db      	uxtb	r3, r3
 8000960:	2100      	movs	r1, #0
 8000962:	4618      	mov	r0, r3
 8000964:	f7ff ff9e 	bl	80008a4 <lcd_write>
}
 8000968:	bf00      	nop
 800096a:	3708      	adds	r7, #8
 800096c:	46bd      	mov	sp, r7
 800096e:	bd80      	pop	{r7, pc}

08000970 <lcd_send_data>:
 * @brief Send data to the LCD controller.
 * @param cmd: the command byte to be sent
 * @note RS must be 1 while sending command
 */
static void lcd_send_data (char data)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b082      	sub	sp, #8
 8000974:	af00      	add	r7, sp, #0
 8000976:	4603      	mov	r3, r0
 8000978:	71fb      	strb	r3, [r7, #7]
	/* send upper 4-bit first */
	lcd_write((data>>4)&0x0f,1);
 800097a:	79fb      	ldrb	r3, [r7, #7]
 800097c:	091b      	lsrs	r3, r3, #4
 800097e:	b2db      	uxtb	r3, r3
 8000980:	2101      	movs	r1, #1
 8000982:	4618      	mov	r0, r3
 8000984:	f7ff ff8e 	bl	80008a4 <lcd_write>
	/* send Lower 4-bit */
	lcd_write((data)&0x0f, 1);
 8000988:	79fb      	ldrb	r3, [r7, #7]
 800098a:	f003 030f 	and.w	r3, r3, #15
 800098e:	b2db      	uxtb	r3, r3
 8000990:	2101      	movs	r1, #1
 8000992:	4618      	mov	r0, r3
 8000994:	f7ff ff86 	bl	80008a4 <lcd_write>
}
 8000998:	bf00      	nop
 800099a:	3708      	adds	r7, #8
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}

080009a0 <lcd_clear>:
/**
 * @brief Clear the LCD screen
 * @note Send 0x01 to clear the LCD screen
 */
void lcd_clear (void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	af00      	add	r7, sp, #0
	lcd_send_cmd(0x01);
 80009a4:	2001      	movs	r0, #1
 80009a6:	f7ff ffcb 	bl	8000940 <lcd_send_cmd>
	HAL_Delay(10);
 80009aa:	200a      	movs	r0, #10
 80009ac:	f001 f98e 	bl	8001ccc <HAL_Delay>
}
 80009b0:	bf00      	nop
 80009b2:	bd80      	pop	{r7, pc}

080009b4 <lcd_update_cur>:
 * @brief Update the cursor position
 * @param row: the destination row number
 * @param col: the destination col number
 */
void lcd_update_cur(int row, int col)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b082      	sub	sp, #8
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
 80009bc:	6039      	str	r1, [r7, #0]
	col |= (row == 0) ? 0x80 : 0xC0;
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d101      	bne.n	80009c8 <lcd_update_cur+0x14>
 80009c4:	2380      	movs	r3, #128	; 0x80
 80009c6:	e000      	b.n	80009ca <lcd_update_cur+0x16>
 80009c8:	23c0      	movs	r3, #192	; 0xc0
 80009ca:	683a      	ldr	r2, [r7, #0]
 80009cc:	4313      	orrs	r3, r2
 80009ce:	603b      	str	r3, [r7, #0]
    lcd_send_cmd(col);
 80009d0:	683b      	ldr	r3, [r7, #0]
 80009d2:	b2db      	uxtb	r3, r3
 80009d4:	4618      	mov	r0, r3
 80009d6:	f7ff ffb3 	bl	8000940 <lcd_send_cmd>
}
 80009da:	bf00      	nop
 80009dc:	3708      	adds	r7, #8
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}

080009e2 <lcd_init>:
 * - clear the display
 * - set the cursor to be incremental and no shifting
 * - display on and blink the cursor
 */
void lcd_init (void)
{
 80009e2:	b580      	push	{r7, lr}
 80009e4:	af00      	add	r7, sp, #0
	// reset the controller

	// wait for >40ms
	HAL_Delay(150);
 80009e6:	2096      	movs	r0, #150	; 0x96
 80009e8:	f001 f970 	bl	8001ccc <HAL_Delay>
	lcd_send_cmd (0x30);
 80009ec:	2030      	movs	r0, #48	; 0x30
 80009ee:	f7ff ffa7 	bl	8000940 <lcd_send_cmd>
	// wait for >4.1ms
	HAL_Delay(15);
 80009f2:	200f      	movs	r0, #15
 80009f4:	f001 f96a 	bl	8001ccc <HAL_Delay>
	lcd_send_cmd (0x30);
 80009f8:	2030      	movs	r0, #48	; 0x30
 80009fa:	f7ff ffa1 	bl	8000940 <lcd_send_cmd>
	// wait for >100us
	HAL_Delay(5);
 80009fe:	2005      	movs	r0, #5
 8000a00:	f001 f964 	bl	8001ccc <HAL_Delay>
	lcd_send_cmd (0x30);
 8000a04:	2030      	movs	r0, #48	; 0x30
 8000a06:	f7ff ff9b 	bl	8000940 <lcd_send_cmd>
	HAL_Delay(30);
 8000a0a:	201e      	movs	r0, #30
 8000a0c:	f001 f95e 	bl	8001ccc <HAL_Delay>
	// 4bit mode
	lcd_send_cmd (0x20);
 8000a10:	2020      	movs	r0, #32
 8000a12:	f7ff ff95 	bl	8000940 <lcd_send_cmd>
	HAL_Delay(30);
 8000a16:	201e      	movs	r0, #30
 8000a18:	f001 f958 	bl	8001ccc <HAL_Delay>
	// initialize the LCD controller

	// DL = 0 (4 bit mode),
	// N = 1 (2 line display)
	// F = 0 (5x8 characters)
	lcd_send_cmd (0x28);
 8000a1c:	2028      	movs	r0, #40	; 0x28
 8000a1e:	f7ff ff8f 	bl	8000940 <lcd_send_cmd>
	HAL_Delay(15);
 8000a22:	200f      	movs	r0, #15
 8000a24:	f001 f952 	bl	8001ccc <HAL_Delay>
	// Display off control
	// D = 0
	// C = 0
	// B = 0
	lcd_send_cmd (0x08);
 8000a28:	2008      	movs	r0, #8
 8000a2a:	f7ff ff89 	bl	8000940 <lcd_send_cmd>
	HAL_Delay(15);
 8000a2e:	200f      	movs	r0, #15
 8000a30:	f001 f94c 	bl	8001ccc <HAL_Delay>
	// clear display
	lcd_send_cmd (0x01);
 8000a34:	2001      	movs	r0, #1
 8000a36:	f7ff ff83 	bl	8000940 <lcd_send_cmd>
	HAL_Delay(15);
 8000a3a:	200f      	movs	r0, #15
 8000a3c:	f001 f946 	bl	8001ccc <HAL_Delay>
	// Entry mode set
	// I/D = 1 (increment cursor)
	// S = 0 (no shift)
	lcd_send_cmd (0x06);
 8000a40:	2006      	movs	r0, #6
 8000a42:	f7ff ff7d 	bl	8000940 <lcd_send_cmd>
	HAL_Delay(15);
 8000a46:	200f      	movs	r0, #15
 8000a48:	f001 f940 	bl	8001ccc <HAL_Delay>
	// Display on/off control
	// D = 1
	// C = 0
	// B = 0
	//(Cursor and blink, last two bits)
	lcd_send_cmd (0x0C);
 8000a4c:	200c      	movs	r0, #12
 8000a4e:	f7ff ff77 	bl	8000940 <lcd_send_cmd>
}
 8000a52:	bf00      	nop
 8000a54:	bd80      	pop	{r7, pc}

08000a56 <lcd_write_string>:
/**
 * @brief Write a string to the LCD
 * @param str: the string to be displayed
 */
void lcd_write_string (char *str)
{
 8000a56:	b580      	push	{r7, lr}
 8000a58:	b082      	sub	sp, #8
 8000a5a:	af00      	add	r7, sp, #0
 8000a5c:	6078      	str	r0, [r7, #4]
	while (*str){
 8000a5e:	e006      	b.n	8000a6e <lcd_write_string+0x18>
		lcd_send_data(*str++);
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	1c5a      	adds	r2, r3, #1
 8000a64:	607a      	str	r2, [r7, #4]
 8000a66:	781b      	ldrb	r3, [r3, #0]
 8000a68:	4618      	mov	r0, r3
 8000a6a:	f7ff ff81 	bl	8000970 <lcd_send_data>
	while (*str){
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	781b      	ldrb	r3, [r3, #0]
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d1f4      	bne.n	8000a60 <lcd_write_string+0xa>
	}
}
 8000a76:	bf00      	nop
 8000a78:	bf00      	nop
 8000a7a:	3708      	adds	r7, #8
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	bd80      	pop	{r7, pc}

08000a80 <display_song_info>:
volatile uint8_t volume = 200;
volatile uint8_t song_idx = DEFAULT_SONG_IDX;
volatile song_mov_t song_mov = CURR_SONG;

static void display_song_info(void)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b090      	sub	sp, #64	; 0x40
 8000a84:	af00      	add	r7, sp, #0
	lcd_clear();
 8000a86:	f7ff ff8b 	bl	80009a0 <lcd_clear>
	HAL_Delay(500);
 8000a8a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000a8e:	f001 f91d 	bl	8001ccc <HAL_Delay>
	lcd_update_cur(0, 0);
 8000a92:	2100      	movs	r1, #0
 8000a94:	2000      	movs	r0, #0
 8000a96:	f7ff ff8d 	bl	80009b4 <lcd_update_cur>
	char str[64];
	sprintf(str,"Song:%s", songs[song_idx]);
 8000a9a:	4b12      	ldr	r3, [pc, #72]	; (8000ae4 <display_song_info+0x64>)
 8000a9c:	781b      	ldrb	r3, [r3, #0]
 8000a9e:	b2db      	uxtb	r3, r3
 8000aa0:	461a      	mov	r2, r3
 8000aa2:	4b11      	ldr	r3, [pc, #68]	; (8000ae8 <display_song_info+0x68>)
 8000aa4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000aa8:	463b      	mov	r3, r7
 8000aaa:	4910      	ldr	r1, [pc, #64]	; (8000aec <display_song_info+0x6c>)
 8000aac:	4618      	mov	r0, r3
 8000aae:	f00d fedb 	bl	800e868 <siprintf>
	lcd_write_string(str);
 8000ab2:	463b      	mov	r3, r7
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	f7ff ffce 	bl	8000a56 <lcd_write_string>
	lcd_update_cur(1, 0);
 8000aba:	2100      	movs	r1, #0
 8000abc:	2001      	movs	r0, #1
 8000abe:	f7ff ff79 	bl	80009b4 <lcd_update_cur>
	sprintf(str,"Volume(dB):%d", volume);
 8000ac2:	4b0b      	ldr	r3, [pc, #44]	; (8000af0 <display_song_info+0x70>)
 8000ac4:	781b      	ldrb	r3, [r3, #0]
 8000ac6:	b2db      	uxtb	r3, r3
 8000ac8:	461a      	mov	r2, r3
 8000aca:	463b      	mov	r3, r7
 8000acc:	4909      	ldr	r1, [pc, #36]	; (8000af4 <display_song_info+0x74>)
 8000ace:	4618      	mov	r0, r3
 8000ad0:	f00d feca 	bl	800e868 <siprintf>
	lcd_write_string(str);
 8000ad4:	463b      	mov	r3, r7
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	f7ff ffbd 	bl	8000a56 <lcd_write_string>
}
 8000adc:	bf00      	nop
 8000ade:	3740      	adds	r7, #64	; 0x40
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd80      	pop	{r7, pc}
 8000ae4:	2000002d 	.word	0x2000002d
 8000ae8:	20000000 	.word	0x20000000
 8000aec:	0800efe4 	.word	0x0800efe4
 8000af0:	2000002c 	.word	0x2000002c
 8000af4:	0800efec 	.word	0x0800efec

08000af8 <update_volume_display>:

static void update_volume_display(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b088      	sub	sp, #32
 8000afc:	af00      	add	r7, sp, #0
	char str[32];
	lcd_update_cur(1, 0);
 8000afe:	2100      	movs	r1, #0
 8000b00:	2001      	movs	r0, #1
 8000b02:	f7ff ff57 	bl	80009b4 <lcd_update_cur>
	sprintf(str,"Volume(dB):%d", volume);
 8000b06:	4b08      	ldr	r3, [pc, #32]	; (8000b28 <update_volume_display+0x30>)
 8000b08:	781b      	ldrb	r3, [r3, #0]
 8000b0a:	b2db      	uxtb	r3, r3
 8000b0c:	461a      	mov	r2, r3
 8000b0e:	463b      	mov	r3, r7
 8000b10:	4906      	ldr	r1, [pc, #24]	; (8000b2c <update_volume_display+0x34>)
 8000b12:	4618      	mov	r0, r3
 8000b14:	f00d fea8 	bl	800e868 <siprintf>
	lcd_write_string(str);
 8000b18:	463b      	mov	r3, r7
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	f7ff ff9b 	bl	8000a56 <lcd_write_string>
}
 8000b20:	bf00      	nop
 8000b22:	3720      	adds	r7, #32
 8000b24:	46bd      	mov	sp, r7
 8000b26:	bd80      	pop	{r7, pc}
 8000b28:	2000002c 	.word	0x2000002c
 8000b2c:	0800efec 	.word	0x0800efec

08000b30 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b30:	b590      	push	{r4, r7, lr}
 8000b32:	b095      	sub	sp, #84	; 0x54
 8000b34:	af12      	add	r7, sp, #72	; 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b36:	f001 f857 	bl	8001be8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b3a:	f000 f91f 	bl	8000d7c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b3e:	f000 fa7d 	bl	800103c <MX_GPIO_Init>
  MX_DMA_Init();
 8000b42:	f000 fa5b 	bl	8000ffc <MX_DMA_Init>
  MX_I2C1_Init();
 8000b46:	f000 f9ad 	bl	8000ea4 <MX_I2C1_Init>
  MX_I2S3_Init();
 8000b4a:	f000 f9d9 	bl	8000f00 <MX_I2S3_Init>
  MX_FATFS_Init();
 8000b4e:	f007 fd8b 	bl	8008668 <MX_FATFS_Init>
  MX_USB_HOST_Init();
 8000b52:	f00d fa37 	bl	800dfc4 <MX_USB_HOST_Init>
  MX_TIM1_Init();
 8000b56:	f000 fa01 	bl	8000f5c <MX_TIM1_Init>
  MX_DAC_Init();
 8000b5a:	f000 f979 	bl	8000e50 <MX_DAC_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim1);
 8000b5e:	487b      	ldr	r0, [pc, #492]	; (8000d4c <main+0x21c>)
 8000b60:	f006 fab6 	bl	80070d0 <HAL_TIM_Base_Start>
  lcd_init ();
 8000b64:	f7ff ff3d 	bl	80009e2 <lcd_init>
  lcd_clear();
 8000b68:	f7ff ff1a 	bl	80009a0 <lcd_clear>
  HAL_Delay(1000);
 8000b6c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000b70:	f001 f8ac 	bl	8001ccc <HAL_Delay>
  lcd_update_cur(0, 0);
 8000b74:	2100      	movs	r1, #0
 8000b76:	2000      	movs	r0, #0
 8000b78:	f7ff ff1c 	bl	80009b4 <lcd_update_cur>
  lcd_write_string("MINI ");
 8000b7c:	4874      	ldr	r0, [pc, #464]	; (8000d50 <main+0x220>)
 8000b7e:	f7ff ff6a 	bl	8000a56 <lcd_write_string>
  lcd_write_string("WAV Player ");
 8000b82:	4874      	ldr	r0, [pc, #464]	; (8000d54 <main+0x224>)
 8000b84:	f7ff ff67 	bl	8000a56 <lcd_write_string>
  HAL_Delay(4000);
 8000b88:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8000b8c:	f001 f89e 	bl	8001ccc <HAL_Delay>
  lcd_clear();
 8000b90:	f7ff ff06 	bl	80009a0 <lcd_clear>

  CS43_init(hi2c1);
 8000b94:	4c70      	ldr	r4, [pc, #448]	; (8000d58 <main+0x228>)
 8000b96:	4668      	mov	r0, sp
 8000b98:	f104 0310 	add.w	r3, r4, #16
 8000b9c:	2244      	movs	r2, #68	; 0x44
 8000b9e:	4619      	mov	r1, r3
 8000ba0:	f00d fd5c 	bl	800e65c <memcpy>
 8000ba4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000ba8:	f7ff fd20 	bl	80005ec <CS43_init>
  wavPlayer_reset();
 8000bac:	f000 fea8 	bl	8001900 <wavPlayer_reset>

  volatile bool isSdCardMounted = 0;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	70fb      	strb	r3, [r7, #3]
  volatile bool pauseResumeToggle = 0;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	70bb      	strb	r3, [r7, #2]
  volatile bool start_song = 0;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	707b      	strb	r3, [r7, #1]

  song_idx = DEFAULT_SONG_IDX;
 8000bbc:	4b67      	ldr	r3, [pc, #412]	; (8000d5c <main+0x22c>)
 8000bbe:	2201      	movs	r2, #1
 8000bc0:	701a      	strb	r2, [r3, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000bc2:	f00d fa25 	bl	800e010 <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */
    if(Appli_state == APPLICATION_START)
 8000bc6:	4b66      	ldr	r3, [pc, #408]	; (8000d60 <main+0x230>)
 8000bc8:	781b      	ldrb	r3, [r3, #0]
 8000bca:	2b01      	cmp	r3, #1
 8000bcc:	d106      	bne.n	8000bdc <main+0xac>
    {
    	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 8000bce:	2201      	movs	r2, #1
 8000bd0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000bd4:	4863      	ldr	r0, [pc, #396]	; (8000d64 <main+0x234>)
 8000bd6:	f001 ffb3 	bl	8002b40 <HAL_GPIO_WritePin>
 8000bda:	e009      	b.n	8000bf0 <main+0xc0>
    }
    else if(Appli_state == APPLICATION_DISCONNECT)
 8000bdc:	4b60      	ldr	r3, [pc, #384]	; (8000d60 <main+0x230>)
 8000bde:	781b      	ldrb	r3, [r3, #0]
 8000be0:	2b03      	cmp	r3, #3
 8000be2:	d105      	bne.n	8000bf0 <main+0xc0>
    {
    	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 8000be4:	2200      	movs	r2, #0
 8000be6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000bea:	485e      	ldr	r0, [pc, #376]	; (8000d64 <main+0x234>)
 8000bec:	f001 ffa8 	bl	8002b40 <HAL_GPIO_WritePin>
    }

    if(Appli_state == APPLICATION_READY)
 8000bf0:	4b5b      	ldr	r3, [pc, #364]	; (8000d60 <main+0x230>)
 8000bf2:	781b      	ldrb	r3, [r3, #0]
 8000bf4:	2b02      	cmp	r3, #2
 8000bf6:	d1e4      	bne.n	8000bc2 <main+0x92>
    {
    	if(!isSdCardMounted)
 8000bf8:	78fb      	ldrb	r3, [r7, #3]
 8000bfa:	b2db      	uxtb	r3, r3
 8000bfc:	f083 0301 	eor.w	r3, r3, #1
 8000c00:	b2db      	uxtb	r3, r3
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d006      	beq.n	8000c14 <main+0xe4>
    	{
    		isSdCardMounted = 1;
 8000c06:	2301      	movs	r3, #1
 8000c08:	70fb      	strb	r3, [r7, #3]
    		f_mount(&USBHFatFS, (const TCHAR*)USBHPath, 0);
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	4956      	ldr	r1, [pc, #344]	; (8000d68 <main+0x238>)
 8000c0e:	4857      	ldr	r0, [pc, #348]	; (8000d6c <main+0x23c>)
 8000c10:	f00c fb88 	bl	800d324 <f_mount>
    	}

    	int button_pressed = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
 8000c14:	2101      	movs	r1, #1
 8000c16:	4856      	ldr	r0, [pc, #344]	; (8000d70 <main+0x240>)
 8000c18:	f001 ff7a 	bl	8002b10 <HAL_GPIO_ReadPin>
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	607b      	str	r3, [r7, #4]
    	if(button_pressed){
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d001      	beq.n	8000c2a <main+0xfa>
    		start_song = 1;
 8000c26:	2301      	movs	r3, #1
 8000c28:	707b      	strb	r3, [r7, #1]
    	}

    	if(start_song)
 8000c2a:	787b      	ldrb	r3, [r7, #1]
 8000c2c:	b2db      	uxtb	r3, r3
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d0c7      	beq.n	8000bc2 <main+0x92>
    	{
    		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 8000c32:	2201      	movs	r2, #1
 8000c34:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c38:	484a      	ldr	r0, [pc, #296]	; (8000d64 <main+0x234>)
 8000c3a:	f001 ff81 	bl	8002b40 <HAL_GPIO_WritePin>
    		HAL_Delay(500);
 8000c3e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c42:	f001 f843 	bl	8001ccc <HAL_Delay>
    		if(wavPlayer_openFile(songs[song_idx])){
 8000c46:	4b45      	ldr	r3, [pc, #276]	; (8000d5c <main+0x22c>)
 8000c48:	781b      	ldrb	r3, [r3, #0]
 8000c4a:	b2db      	uxtb	r3, r3
 8000c4c:	461a      	mov	r2, r3
 8000c4e:	4b49      	ldr	r3, [pc, #292]	; (8000d74 <main+0x244>)
 8000c50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c54:	4618      	mov	r0, r3
 8000c56:	f000 fe6b 	bl	8001930 <wavPlayer_openFile>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d055      	beq.n	8000d0c <main+0x1dc>
    			display_song_info();
 8000c60:	f7ff ff0e 	bl	8000a80 <display_song_info>
				wavPlayer_play();
 8000c64:	f000 fe8e 	bl	8001984 <wavPlayer_play>
			}

    		while(!is_wavPlayer_finished_Playing())
 8000c68:	e050      	b.n	8000d0c <main+0x1dc>
    		{
    			if((song_mov == PREV_SONG) || (song_mov == NEXT_SONG)){
 8000c6a:	4b43      	ldr	r3, [pc, #268]	; (8000d78 <main+0x248>)
 8000c6c:	781b      	ldrb	r3, [r3, #0]
 8000c6e:	b2db      	uxtb	r3, r3
 8000c70:	2b02      	cmp	r3, #2
 8000c72:	d004      	beq.n	8000c7e <main+0x14e>
 8000c74:	4b40      	ldr	r3, [pc, #256]	; (8000d78 <main+0x248>)
 8000c76:	781b      	ldrb	r3, [r3, #0]
 8000c78:	b2db      	uxtb	r3, r3
 8000c7a:	2b01      	cmp	r3, #1
 8000c7c:	d116      	bne.n	8000cac <main+0x17c>
    				// reset song_mov
    				song_mov = CURR_SONG;
 8000c7e:	4b3e      	ldr	r3, [pc, #248]	; (8000d78 <main+0x248>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	701a      	strb	r2, [r3, #0]
    				wavPlayer_stop();
 8000c84:	f000 ff24 	bl	8001ad0 <wavPlayer_stop>
    				if(wavPlayer_openFile(songs[song_idx])){
 8000c88:	4b34      	ldr	r3, [pc, #208]	; (8000d5c <main+0x22c>)
 8000c8a:	781b      	ldrb	r3, [r3, #0]
 8000c8c:	b2db      	uxtb	r3, r3
 8000c8e:	461a      	mov	r2, r3
 8000c90:	4b38      	ldr	r3, [pc, #224]	; (8000d74 <main+0x244>)
 8000c92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c96:	4618      	mov	r0, r3
 8000c98:	f000 fe4a 	bl	8001930 <wavPlayer_openFile>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d034      	beq.n	8000d0c <main+0x1dc>
    					display_song_info();
 8000ca2:	f7ff feed 	bl	8000a80 <display_song_info>
    					wavPlayer_play();
 8000ca6:	f000 fe6d 	bl	8001984 <wavPlayer_play>
    				if(wavPlayer_openFile(songs[song_idx])){
 8000caa:	e02f      	b.n	8000d0c <main+0x1dc>
    				}
    			}
    			else{
    				wavPlayer_proceed();
 8000cac:	f000 fea0 	bl	80019f0 <wavPlayer_proceed>
					if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0))
 8000cb0:	2101      	movs	r1, #1
 8000cb2:	482f      	ldr	r0, [pc, #188]	; (8000d70 <main+0x240>)
 8000cb4:	f001 ff2c 	bl	8002b10 <HAL_GPIO_ReadPin>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d026      	beq.n	8000d0c <main+0x1dc>
					{
						pauseResumeToggle ^= 1;
 8000cbe:	78bb      	ldrb	r3, [r7, #2]
 8000cc0:	b2db      	uxtb	r3, r3
 8000cc2:	f083 0301 	eor.w	r3, r3, #1
 8000cc6:	b2db      	uxtb	r3, r3
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	bf14      	ite	ne
 8000ccc:	2301      	movne	r3, #1
 8000cce:	2300      	moveq	r3, #0
 8000cd0:	b2db      	uxtb	r3, r3
 8000cd2:	70bb      	strb	r3, [r7, #2]
						if(pauseResumeToggle)
 8000cd4:	78bb      	ldrb	r3, [r7, #2]
 8000cd6:	b2db      	uxtb	r3, r3
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d00b      	beq.n	8000cf4 <main+0x1c4>
						{
							HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8000cdc:	2201      	movs	r2, #1
 8000cde:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ce2:	4820      	ldr	r0, [pc, #128]	; (8000d64 <main+0x234>)
 8000ce4:	f001 ff2c 	bl	8002b40 <HAL_GPIO_WritePin>
							wavPlayer_pause();
 8000ce8:	f000 ff02 	bl	8001af0 <wavPlayer_pause>
							HAL_Delay(200);
 8000cec:	20c8      	movs	r0, #200	; 0xc8
 8000cee:	f000 ffed 	bl	8001ccc <HAL_Delay>
 8000cf2:	e00b      	b.n	8000d0c <main+0x1dc>
						}
						else
						{
							HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000cfa:	481a      	ldr	r0, [pc, #104]	; (8000d64 <main+0x234>)
 8000cfc:	f001 ff20 	bl	8002b40 <HAL_GPIO_WritePin>
							HAL_Delay(1000);
 8000d00:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d04:	f000 ffe2 	bl	8001ccc <HAL_Delay>
							wavPlayer_resume();
 8000d08:	f000 fef8 	bl	8001afc <wavPlayer_resume>
    		while(!is_wavPlayer_finished_Playing())
 8000d0c:	f000 ff0a 	bl	8001b24 <is_wavPlayer_finished_Playing>
 8000d10:	4603      	mov	r3, r0
 8000d12:	f083 0301 	eor.w	r3, r3, #1
 8000d16:	b2db      	uxtb	r3, r3
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d1a6      	bne.n	8000c6a <main+0x13a>
					}
				}
    		}

    		/* increase the song index if there are pending songs available */
    		if(song_idx < NUM_SONGS){
 8000d1c:	4b0f      	ldr	r3, [pc, #60]	; (8000d5c <main+0x22c>)
 8000d1e:	781b      	ldrb	r3, [r3, #0]
 8000d20:	b2db      	uxtb	r3, r3
 8000d22:	2b0a      	cmp	r3, #10
 8000d24:	d806      	bhi.n	8000d34 <main+0x204>
				 song_idx++;
 8000d26:	4b0d      	ldr	r3, [pc, #52]	; (8000d5c <main+0x22c>)
 8000d28:	781b      	ldrb	r3, [r3, #0]
 8000d2a:	b2db      	uxtb	r3, r3
 8000d2c:	3301      	adds	r3, #1
 8000d2e:	b2da      	uxtb	r2, r3
 8000d30:	4b0a      	ldr	r3, [pc, #40]	; (8000d5c <main+0x22c>)
 8000d32:	701a      	strb	r2, [r3, #0]
			 }

    		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 8000d34:	2200      	movs	r2, #0
 8000d36:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d3a:	480a      	ldr	r0, [pc, #40]	; (8000d64 <main+0x234>)
 8000d3c:	f001 ff00 	bl	8002b40 <HAL_GPIO_WritePin>
    		HAL_Delay(1000);
 8000d40:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d44:	f000 ffc2 	bl	8001ccc <HAL_Delay>
    MX_USB_HOST_Process();
 8000d48:	e73b      	b.n	8000bc2 <main+0x92>
 8000d4a:	bf00      	nop
 8000d4c:	20000240 	.word	0x20000240
 8000d50:	0800effc 	.word	0x0800effc
 8000d54:	0800f004 	.word	0x0800f004
 8000d58:	20000144 	.word	0x20000144
 8000d5c:	2000002d 	.word	0x2000002d
 8000d60:	20001b20 	.word	0x20001b20
 8000d64:	40020c00 	.word	0x40020c00
 8000d68:	200014e0 	.word	0x200014e0
 8000d6c:	200014e4 	.word	0x200014e4
 8000d70:	40020000 	.word	0x40020000
 8000d74:	20000000 	.word	0x20000000
 8000d78:	20000288 	.word	0x20000288

08000d7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b094      	sub	sp, #80	; 0x50
 8000d80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d82:	f107 0320 	add.w	r3, r7, #32
 8000d86:	2230      	movs	r2, #48	; 0x30
 8000d88:	2100      	movs	r1, #0
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f00d fc74 	bl	800e678 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d90:	f107 030c 	add.w	r3, r7, #12
 8000d94:	2200      	movs	r2, #0
 8000d96:	601a      	str	r2, [r3, #0]
 8000d98:	605a      	str	r2, [r3, #4]
 8000d9a:	609a      	str	r2, [r3, #8]
 8000d9c:	60da      	str	r2, [r3, #12]
 8000d9e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000da0:	2300      	movs	r3, #0
 8000da2:	60bb      	str	r3, [r7, #8]
 8000da4:	4b28      	ldr	r3, [pc, #160]	; (8000e48 <SystemClock_Config+0xcc>)
 8000da6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000da8:	4a27      	ldr	r2, [pc, #156]	; (8000e48 <SystemClock_Config+0xcc>)
 8000daa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000dae:	6413      	str	r3, [r2, #64]	; 0x40
 8000db0:	4b25      	ldr	r3, [pc, #148]	; (8000e48 <SystemClock_Config+0xcc>)
 8000db2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000db4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000db8:	60bb      	str	r3, [r7, #8]
 8000dba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	607b      	str	r3, [r7, #4]
 8000dc0:	4b22      	ldr	r3, [pc, #136]	; (8000e4c <SystemClock_Config+0xd0>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	4a21      	ldr	r2, [pc, #132]	; (8000e4c <SystemClock_Config+0xd0>)
 8000dc6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000dca:	6013      	str	r3, [r2, #0]
 8000dcc:	4b1f      	ldr	r3, [pc, #124]	; (8000e4c <SystemClock_Config+0xd0>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000dd4:	607b      	str	r3, [r7, #4]
 8000dd6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000dd8:	2301      	movs	r3, #1
 8000dda:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ddc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000de0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000de2:	2302      	movs	r3, #2
 8000de4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000de6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000dea:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000dec:	2308      	movs	r3, #8
 8000dee:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000df0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000df4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000df6:	2302      	movs	r3, #2
 8000df8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000dfa:	2307      	movs	r3, #7
 8000dfc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dfe:	f107 0320 	add.w	r3, r7, #32
 8000e02:	4618      	mov	r0, r3
 8000e04:	f005 fb24 	bl	8006450 <HAL_RCC_OscConfig>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d001      	beq.n	8000e12 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000e0e:	f000 fa7b 	bl	8001308 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e12:	230f      	movs	r3, #15
 8000e14:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e16:	2302      	movs	r3, #2
 8000e18:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000e1e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000e22:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000e24:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e28:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000e2a:	f107 030c 	add.w	r3, r7, #12
 8000e2e:	2105      	movs	r1, #5
 8000e30:	4618      	mov	r0, r3
 8000e32:	f005 fd85 	bl	8006940 <HAL_RCC_ClockConfig>
 8000e36:	4603      	mov	r3, r0
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d001      	beq.n	8000e40 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000e3c:	f000 fa64 	bl	8001308 <Error_Handler>
  }
}
 8000e40:	bf00      	nop
 8000e42:	3750      	adds	r7, #80	; 0x50
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bd80      	pop	{r7, pc}
 8000e48:	40023800 	.word	0x40023800
 8000e4c:	40007000 	.word	0x40007000

08000e50 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b082      	sub	sp, #8
 8000e54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000e56:	463b      	mov	r3, r7
 8000e58:	2200      	movs	r2, #0
 8000e5a:	601a      	str	r2, [r3, #0]
 8000e5c:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8000e5e:	4b0f      	ldr	r3, [pc, #60]	; (8000e9c <MX_DAC_Init+0x4c>)
 8000e60:	4a0f      	ldr	r2, [pc, #60]	; (8000ea0 <MX_DAC_Init+0x50>)
 8000e62:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000e64:	480d      	ldr	r0, [pc, #52]	; (8000e9c <MX_DAC_Init+0x4c>)
 8000e66:	f001 f866 	bl	8001f36 <HAL_DAC_Init>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d001      	beq.n	8000e74 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8000e70:	f000 fa4a 	bl	8001308 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000e74:	2300      	movs	r3, #0
 8000e76:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8000e7c:	463b      	mov	r3, r7
 8000e7e:	2210      	movs	r2, #16
 8000e80:	4619      	mov	r1, r3
 8000e82:	4806      	ldr	r0, [pc, #24]	; (8000e9c <MX_DAC_Init+0x4c>)
 8000e84:	f001 f879 	bl	8001f7a <HAL_DAC_ConfigChannel>
 8000e88:	4603      	mov	r3, r0
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d001      	beq.n	8000e92 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8000e8e:	f000 fa3b 	bl	8001308 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8000e92:	bf00      	nop
 8000e94:	3708      	adds	r7, #8
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	20000130 	.word	0x20000130
 8000ea0:	40007400 	.word	0x40007400

08000ea4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000ea8:	4b12      	ldr	r3, [pc, #72]	; (8000ef4 <MX_I2C1_Init+0x50>)
 8000eaa:	4a13      	ldr	r2, [pc, #76]	; (8000ef8 <MX_I2C1_Init+0x54>)
 8000eac:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000eae:	4b11      	ldr	r3, [pc, #68]	; (8000ef4 <MX_I2C1_Init+0x50>)
 8000eb0:	4a12      	ldr	r2, [pc, #72]	; (8000efc <MX_I2C1_Init+0x58>)
 8000eb2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000eb4:	4b0f      	ldr	r3, [pc, #60]	; (8000ef4 <MX_I2C1_Init+0x50>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000eba:	4b0e      	ldr	r3, [pc, #56]	; (8000ef4 <MX_I2C1_Init+0x50>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ec0:	4b0c      	ldr	r3, [pc, #48]	; (8000ef4 <MX_I2C1_Init+0x50>)
 8000ec2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000ec6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ec8:	4b0a      	ldr	r3, [pc, #40]	; (8000ef4 <MX_I2C1_Init+0x50>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000ece:	4b09      	ldr	r3, [pc, #36]	; (8000ef4 <MX_I2C1_Init+0x50>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ed4:	4b07      	ldr	r3, [pc, #28]	; (8000ef4 <MX_I2C1_Init+0x50>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000eda:	4b06      	ldr	r3, [pc, #24]	; (8000ef4 <MX_I2C1_Init+0x50>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000ee0:	4804      	ldr	r0, [pc, #16]	; (8000ef4 <MX_I2C1_Init+0x50>)
 8000ee2:	f003 fa83 	bl	80043ec <HAL_I2C_Init>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d001      	beq.n	8000ef0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000eec:	f000 fa0c 	bl	8001308 <Error_Handler>

  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000ef0:	bf00      	nop
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	20000144 	.word	0x20000144
 8000ef8:	40005400 	.word	0x40005400
 8000efc:	000186a0 	.word	0x000186a0

08000f00 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000f04:	4b13      	ldr	r3, [pc, #76]	; (8000f54 <MX_I2S3_Init+0x54>)
 8000f06:	4a14      	ldr	r2, [pc, #80]	; (8000f58 <MX_I2S3_Init+0x58>)
 8000f08:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000f0a:	4b12      	ldr	r3, [pc, #72]	; (8000f54 <MX_I2S3_Init+0x54>)
 8000f0c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f10:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000f12:	4b10      	ldr	r3, [pc, #64]	; (8000f54 <MX_I2S3_Init+0x54>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000f18:	4b0e      	ldr	r3, [pc, #56]	; (8000f54 <MX_I2S3_Init+0x54>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000f1e:	4b0d      	ldr	r3, [pc, #52]	; (8000f54 <MX_I2S3_Init+0x54>)
 8000f20:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f24:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8000f26:	4b0b      	ldr	r3, [pc, #44]	; (8000f54 <MX_I2S3_Init+0x54>)
 8000f28:	f64a 4244 	movw	r2, #44100	; 0xac44
 8000f2c:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000f2e:	4b09      	ldr	r3, [pc, #36]	; (8000f54 <MX_I2S3_Init+0x54>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000f34:	4b07      	ldr	r3, [pc, #28]	; (8000f54 <MX_I2S3_Init+0x54>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000f3a:	4b06      	ldr	r3, [pc, #24]	; (8000f54 <MX_I2S3_Init+0x54>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000f40:	4804      	ldr	r0, [pc, #16]	; (8000f54 <MX_I2S3_Init+0x54>)
 8000f42:	f004 f9e9 	bl	8005318 <HAL_I2S_Init>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d001      	beq.n	8000f50 <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 8000f4c:	f000 f9dc 	bl	8001308 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8000f50:	bf00      	nop
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	20000198 	.word	0x20000198
 8000f58:	40003c00 	.word	0x40003c00

08000f5c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b086      	sub	sp, #24
 8000f60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f62:	f107 0308 	add.w	r3, r7, #8
 8000f66:	2200      	movs	r2, #0
 8000f68:	601a      	str	r2, [r3, #0]
 8000f6a:	605a      	str	r2, [r3, #4]
 8000f6c:	609a      	str	r2, [r3, #8]
 8000f6e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f70:	463b      	mov	r3, r7
 8000f72:	2200      	movs	r2, #0
 8000f74:	601a      	str	r2, [r3, #0]
 8000f76:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000f78:	4b1e      	ldr	r3, [pc, #120]	; (8000ff4 <MX_TIM1_Init+0x98>)
 8000f7a:	4a1f      	ldr	r2, [pc, #124]	; (8000ff8 <MX_TIM1_Init+0x9c>)
 8000f7c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8000f7e:	4b1d      	ldr	r3, [pc, #116]	; (8000ff4 <MX_TIM1_Init+0x98>)
 8000f80:	2247      	movs	r2, #71	; 0x47
 8000f82:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f84:	4b1b      	ldr	r3, [pc, #108]	; (8000ff4 <MX_TIM1_Init+0x98>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xFFFF-1;
 8000f8a:	4b1a      	ldr	r3, [pc, #104]	; (8000ff4 <MX_TIM1_Init+0x98>)
 8000f8c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8000f90:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f92:	4b18      	ldr	r3, [pc, #96]	; (8000ff4 <MX_TIM1_Init+0x98>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000f98:	4b16      	ldr	r3, [pc, #88]	; (8000ff4 <MX_TIM1_Init+0x98>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f9e:	4b15      	ldr	r3, [pc, #84]	; (8000ff4 <MX_TIM1_Init+0x98>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000fa4:	4813      	ldr	r0, [pc, #76]	; (8000ff4 <MX_TIM1_Init+0x98>)
 8000fa6:	f006 f843 	bl	8007030 <HAL_TIM_Base_Init>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d001      	beq.n	8000fb4 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8000fb0:	f000 f9aa 	bl	8001308 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fb4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fb8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000fba:	f107 0308 	add.w	r3, r7, #8
 8000fbe:	4619      	mov	r1, r3
 8000fc0:	480c      	ldr	r0, [pc, #48]	; (8000ff4 <MX_TIM1_Init+0x98>)
 8000fc2:	f006 f8ed 	bl	80071a0 <HAL_TIM_ConfigClockSource>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d001      	beq.n	8000fd0 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000fcc:	f000 f99c 	bl	8001308 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000fd8:	463b      	mov	r3, r7
 8000fda:	4619      	mov	r1, r3
 8000fdc:	4805      	ldr	r0, [pc, #20]	; (8000ff4 <MX_TIM1_Init+0x98>)
 8000fde:	f006 fae1 	bl	80075a4 <HAL_TIMEx_MasterConfigSynchronization>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d001      	beq.n	8000fec <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000fe8:	f000 f98e 	bl	8001308 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000fec:	bf00      	nop
 8000fee:	3718      	adds	r7, #24
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bd80      	pop	{r7, pc}
 8000ff4:	20000240 	.word	0x20000240
 8000ff8:	40010000 	.word	0x40010000

08000ffc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b082      	sub	sp, #8
 8001000:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001002:	2300      	movs	r3, #0
 8001004:	607b      	str	r3, [r7, #4]
 8001006:	4b0c      	ldr	r3, [pc, #48]	; (8001038 <MX_DMA_Init+0x3c>)
 8001008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800100a:	4a0b      	ldr	r2, [pc, #44]	; (8001038 <MX_DMA_Init+0x3c>)
 800100c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001010:	6313      	str	r3, [r2, #48]	; 0x30
 8001012:	4b09      	ldr	r3, [pc, #36]	; (8001038 <MX_DMA_Init+0x3c>)
 8001014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001016:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800101a:	607b      	str	r3, [r7, #4]
 800101c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800101e:	2200      	movs	r2, #0
 8001020:	2100      	movs	r1, #0
 8001022:	2010      	movs	r0, #16
 8001024:	f000 ff51 	bl	8001eca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001028:	2010      	movs	r0, #16
 800102a:	f000 ff6a 	bl	8001f02 <HAL_NVIC_EnableIRQ>

}
 800102e:	bf00      	nop
 8001030:	3708      	adds	r7, #8
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	40023800 	.word	0x40023800

0800103c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b08c      	sub	sp, #48	; 0x30
 8001040:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001042:	f107 031c 	add.w	r3, r7, #28
 8001046:	2200      	movs	r2, #0
 8001048:	601a      	str	r2, [r3, #0]
 800104a:	605a      	str	r2, [r3, #4]
 800104c:	609a      	str	r2, [r3, #8]
 800104e:	60da      	str	r2, [r3, #12]
 8001050:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001052:	2300      	movs	r3, #0
 8001054:	61bb      	str	r3, [r7, #24]
 8001056:	4b6b      	ldr	r3, [pc, #428]	; (8001204 <MX_GPIO_Init+0x1c8>)
 8001058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800105a:	4a6a      	ldr	r2, [pc, #424]	; (8001204 <MX_GPIO_Init+0x1c8>)
 800105c:	f043 0310 	orr.w	r3, r3, #16
 8001060:	6313      	str	r3, [r2, #48]	; 0x30
 8001062:	4b68      	ldr	r3, [pc, #416]	; (8001204 <MX_GPIO_Init+0x1c8>)
 8001064:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001066:	f003 0310 	and.w	r3, r3, #16
 800106a:	61bb      	str	r3, [r7, #24]
 800106c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800106e:	2300      	movs	r3, #0
 8001070:	617b      	str	r3, [r7, #20]
 8001072:	4b64      	ldr	r3, [pc, #400]	; (8001204 <MX_GPIO_Init+0x1c8>)
 8001074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001076:	4a63      	ldr	r2, [pc, #396]	; (8001204 <MX_GPIO_Init+0x1c8>)
 8001078:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800107c:	6313      	str	r3, [r2, #48]	; 0x30
 800107e:	4b61      	ldr	r3, [pc, #388]	; (8001204 <MX_GPIO_Init+0x1c8>)
 8001080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001082:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001086:	617b      	str	r3, [r7, #20]
 8001088:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800108a:	2300      	movs	r3, #0
 800108c:	613b      	str	r3, [r7, #16]
 800108e:	4b5d      	ldr	r3, [pc, #372]	; (8001204 <MX_GPIO_Init+0x1c8>)
 8001090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001092:	4a5c      	ldr	r2, [pc, #368]	; (8001204 <MX_GPIO_Init+0x1c8>)
 8001094:	f043 0304 	orr.w	r3, r3, #4
 8001098:	6313      	str	r3, [r2, #48]	; 0x30
 800109a:	4b5a      	ldr	r3, [pc, #360]	; (8001204 <MX_GPIO_Init+0x1c8>)
 800109c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800109e:	f003 0304 	and.w	r3, r3, #4
 80010a2:	613b      	str	r3, [r7, #16]
 80010a4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010a6:	2300      	movs	r3, #0
 80010a8:	60fb      	str	r3, [r7, #12]
 80010aa:	4b56      	ldr	r3, [pc, #344]	; (8001204 <MX_GPIO_Init+0x1c8>)
 80010ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ae:	4a55      	ldr	r2, [pc, #340]	; (8001204 <MX_GPIO_Init+0x1c8>)
 80010b0:	f043 0301 	orr.w	r3, r3, #1
 80010b4:	6313      	str	r3, [r2, #48]	; 0x30
 80010b6:	4b53      	ldr	r3, [pc, #332]	; (8001204 <MX_GPIO_Init+0x1c8>)
 80010b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ba:	f003 0301 	and.w	r3, r3, #1
 80010be:	60fb      	str	r3, [r7, #12]
 80010c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010c2:	2300      	movs	r3, #0
 80010c4:	60bb      	str	r3, [r7, #8]
 80010c6:	4b4f      	ldr	r3, [pc, #316]	; (8001204 <MX_GPIO_Init+0x1c8>)
 80010c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ca:	4a4e      	ldr	r2, [pc, #312]	; (8001204 <MX_GPIO_Init+0x1c8>)
 80010cc:	f043 0302 	orr.w	r3, r3, #2
 80010d0:	6313      	str	r3, [r2, #48]	; 0x30
 80010d2:	4b4c      	ldr	r3, [pc, #304]	; (8001204 <MX_GPIO_Init+0x1c8>)
 80010d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010d6:	f003 0302 	and.w	r3, r3, #2
 80010da:	60bb      	str	r3, [r7, #8]
 80010dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80010de:	2300      	movs	r3, #0
 80010e0:	607b      	str	r3, [r7, #4]
 80010e2:	4b48      	ldr	r3, [pc, #288]	; (8001204 <MX_GPIO_Init+0x1c8>)
 80010e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010e6:	4a47      	ldr	r2, [pc, #284]	; (8001204 <MX_GPIO_Init+0x1c8>)
 80010e8:	f043 0308 	orr.w	r3, r3, #8
 80010ec:	6313      	str	r3, [r2, #48]	; 0x30
 80010ee:	4b45      	ldr	r3, [pc, #276]	; (8001204 <MX_GPIO_Init+0x1c8>)
 80010f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010f2:	f003 0308 	and.w	r3, r3, #8
 80010f6:	607b      	str	r3, [r7, #4]
 80010f8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 80010fa:	2200      	movs	r2, #0
 80010fc:	21ff      	movs	r1, #255	; 0xff
 80010fe:	4842      	ldr	r0, [pc, #264]	; (8001208 <MX_GPIO_Init+0x1cc>)
 8001100:	f001 fd1e 	bl	8002b40 <HAL_GPIO_WritePin>
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 8001104:	2200      	movs	r2, #0
 8001106:	2101      	movs	r1, #1
 8001108:	4840      	ldr	r0, [pc, #256]	; (800120c <MX_GPIO_Init+0x1d0>)
 800110a:	f001 fd19 	bl	8002b40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 800110e:	2200      	movs	r2, #0
 8001110:	f24f 0110 	movw	r1, #61456	; 0xf010
 8001114:	483e      	ldr	r0, [pc, #248]	; (8001210 <MX_GPIO_Init+0x1d4>)
 8001116:	f001 fd13 	bl	8002b40 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4, GPIO_PIN_RESET);

  /*Configure GPIO pins : PE2 PE3 PE4 PE5
                           PE6 PE7 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 800111a:	23ff      	movs	r3, #255	; 0xff
 800111c:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800111e:	2301      	movs	r3, #1
 8001120:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001122:	2300      	movs	r3, #0
 8001124:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001126:	2300      	movs	r3, #0
 8001128:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800112a:	f107 031c 	add.w	r3, r7, #28
 800112e:	4619      	mov	r1, r3
 8001130:	4835      	ldr	r0, [pc, #212]	; (8001208 <MX_GPIO_Init+0x1cc>)
 8001132:	f001 fb51 	bl	80027d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001136:	2301      	movs	r3, #1
 8001138:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800113a:	2301      	movs	r3, #1
 800113c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800113e:	2300      	movs	r3, #0
 8001140:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001142:	2300      	movs	r3, #0
 8001144:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001146:	f107 031c 	add.w	r3, r7, #28
 800114a:	4619      	mov	r1, r3
 800114c:	482f      	ldr	r0, [pc, #188]	; (800120c <MX_GPIO_Init+0x1d0>)
 800114e:	f001 fb43 	bl	80027d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001152:	2301      	movs	r3, #1
 8001154:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001156:	2300      	movs	r3, #0
 8001158:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115a:	2300      	movs	r3, #0
 800115c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800115e:	f107 031c 	add.w	r3, r7, #28
 8001162:	4619      	mov	r1, r3
 8001164:	482b      	ldr	r0, [pc, #172]	; (8001214 <MX_GPIO_Init+0x1d8>)
 8001166:	f001 fb37 	bl	80027d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800116a:	2310      	movs	r3, #16
 800116c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800116e:	2303      	movs	r3, #3
 8001170:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001172:	2300      	movs	r3, #0
 8001174:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001176:	f107 031c 	add.w	r3, r7, #28
 800117a:	4619      	mov	r1, r3
 800117c:	4823      	ldr	r0, [pc, #140]	; (800120c <MX_GPIO_Init+0x1d0>)
 800117e:	f001 fb2b 	bl	80027d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 PB3 PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8001182:	231e      	movs	r3, #30
 8001184:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001186:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800118a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800118c:	2302      	movs	r3, #2
 800118e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001190:	f107 031c 	add.w	r3, r7, #28
 8001194:	4619      	mov	r1, r3
 8001196:	4820      	ldr	r0, [pc, #128]	; (8001218 <MX_GPIO_Init+0x1dc>)
 8001198:	f001 fb1e 	bl	80027d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15
                           PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 800119c:	f24f 0310 	movw	r3, #61456	; 0xf010
 80011a0:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011a2:	2301      	movs	r3, #1
 80011a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a6:	2300      	movs	r3, #0
 80011a8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011aa:	2300      	movs	r3, #0
 80011ac:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011ae:	f107 031c 	add.w	r3, r7, #28
 80011b2:	4619      	mov	r1, r3
 80011b4:	4816      	ldr	r0, [pc, #88]	; (8001210 <MX_GPIO_Init+0x1d4>)
 80011b6:	f001 fb0f 	bl	80027d8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80011ba:	2200      	movs	r2, #0
 80011bc:	2100      	movs	r1, #0
 80011be:	2007      	movs	r0, #7
 80011c0:	f000 fe83 	bl	8001eca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80011c4:	2007      	movs	r0, #7
 80011c6:	f000 fe9c 	bl	8001f02 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80011ca:	2200      	movs	r2, #0
 80011cc:	2100      	movs	r1, #0
 80011ce:	2008      	movs	r0, #8
 80011d0:	f000 fe7b 	bl	8001eca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80011d4:	2008      	movs	r0, #8
 80011d6:	f000 fe94 	bl	8001f02 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80011da:	2200      	movs	r2, #0
 80011dc:	2100      	movs	r1, #0
 80011de:	2009      	movs	r0, #9
 80011e0:	f000 fe73 	bl	8001eca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80011e4:	2009      	movs	r0, #9
 80011e6:	f000 fe8c 	bl	8001f02 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80011ea:	2200      	movs	r2, #0
 80011ec:	2100      	movs	r1, #0
 80011ee:	200a      	movs	r0, #10
 80011f0:	f000 fe6b 	bl	8001eca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80011f4:	200a      	movs	r0, #10
 80011f6:	f000 fe84 	bl	8001f02 <HAL_NVIC_EnableIRQ>

}
 80011fa:	bf00      	nop
 80011fc:	3730      	adds	r7, #48	; 0x30
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	40023800 	.word	0x40023800
 8001208:	40021000 	.word	0x40021000
 800120c:	40020800 	.word	0x40020800
 8001210:	40020c00 	.word	0x40020c00
 8001214:	40020000 	.word	0x40020000
 8001218:	40020400 	.word	0x40020400

0800121c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b084      	sub	sp, #16
 8001220:	af00      	add	r7, sp, #0
 8001222:	4603      	mov	r3, r0
 8001224:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
  HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 8001226:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800122a:	4833      	ldr	r0, [pc, #204]	; (80012f8 <HAL_GPIO_EXTI_Callback+0xdc>)
 800122c:	f001 fca1 	bl	8002b72 <HAL_GPIO_TogglePin>
  for(uint32_t i = 0; i < 10000; i++);
 8001230:	2300      	movs	r3, #0
 8001232:	60fb      	str	r3, [r7, #12]
 8001234:	e002      	b.n	800123c <HAL_GPIO_EXTI_Callback+0x20>
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	3301      	adds	r3, #1
 800123a:	60fb      	str	r3, [r7, #12]
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	f242 720f 	movw	r2, #9999	; 0x270f
 8001242:	4293      	cmp	r3, r2
 8001244:	d9f7      	bls.n	8001236 <HAL_GPIO_EXTI_Callback+0x1a>

  if(GPIO_Pin == GPIO_PIN_1)
 8001246:	88fb      	ldrh	r3, [r7, #6]
 8001248:	2b02      	cmp	r3, #2
 800124a:	d114      	bne.n	8001276 <HAL_GPIO_EXTI_Callback+0x5a>
  {

	  if(volume <= 250){
 800124c:	4b2b      	ldr	r3, [pc, #172]	; (80012fc <HAL_GPIO_EXTI_Callback+0xe0>)
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	b2db      	uxtb	r3, r3
 8001252:	2bfa      	cmp	r3, #250	; 0xfa
 8001254:	d84c      	bhi.n	80012f0 <HAL_GPIO_EXTI_Callback+0xd4>
		  volume+= 5;
 8001256:	4b29      	ldr	r3, [pc, #164]	; (80012fc <HAL_GPIO_EXTI_Callback+0xe0>)
 8001258:	781b      	ldrb	r3, [r3, #0]
 800125a:	b2db      	uxtb	r3, r3
 800125c:	3305      	adds	r3, #5
 800125e:	b2da      	uxtb	r2, r3
 8001260:	4b26      	ldr	r3, [pc, #152]	; (80012fc <HAL_GPIO_EXTI_Callback+0xe0>)
 8001262:	701a      	strb	r2, [r3, #0]
		  wavPlayer_setVolume(volume);
 8001264:	4b25      	ldr	r3, [pc, #148]	; (80012fc <HAL_GPIO_EXTI_Callback+0xe0>)
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	b2db      	uxtb	r3, r3
 800126a:	4618      	mov	r0, r3
 800126c:	f000 fc4c 	bl	8001b08 <wavPlayer_setVolume>
		  update_volume_display();
 8001270:	f7ff fc42 	bl	8000af8 <update_volume_display>
	  if(song_idx > 0){
		  song_idx--;
		  song_mov = PREV_SONG;
	  }
  }
}
 8001274:	e03c      	b.n	80012f0 <HAL_GPIO_EXTI_Callback+0xd4>
  else if(GPIO_Pin == GPIO_PIN_2)
 8001276:	88fb      	ldrh	r3, [r7, #6]
 8001278:	2b04      	cmp	r3, #4
 800127a:	d114      	bne.n	80012a6 <HAL_GPIO_EXTI_Callback+0x8a>
	  if(volume > 5){
 800127c:	4b1f      	ldr	r3, [pc, #124]	; (80012fc <HAL_GPIO_EXTI_Callback+0xe0>)
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	b2db      	uxtb	r3, r3
 8001282:	2b05      	cmp	r3, #5
 8001284:	d934      	bls.n	80012f0 <HAL_GPIO_EXTI_Callback+0xd4>
		  volume -= 5;
 8001286:	4b1d      	ldr	r3, [pc, #116]	; (80012fc <HAL_GPIO_EXTI_Callback+0xe0>)
 8001288:	781b      	ldrb	r3, [r3, #0]
 800128a:	b2db      	uxtb	r3, r3
 800128c:	3b05      	subs	r3, #5
 800128e:	b2da      	uxtb	r2, r3
 8001290:	4b1a      	ldr	r3, [pc, #104]	; (80012fc <HAL_GPIO_EXTI_Callback+0xe0>)
 8001292:	701a      	strb	r2, [r3, #0]
		  wavPlayer_setVolume(volume);
 8001294:	4b19      	ldr	r3, [pc, #100]	; (80012fc <HAL_GPIO_EXTI_Callback+0xe0>)
 8001296:	781b      	ldrb	r3, [r3, #0]
 8001298:	b2db      	uxtb	r3, r3
 800129a:	4618      	mov	r0, r3
 800129c:	f000 fc34 	bl	8001b08 <wavPlayer_setVolume>
		  update_volume_display();
 80012a0:	f7ff fc2a 	bl	8000af8 <update_volume_display>
}
 80012a4:	e024      	b.n	80012f0 <HAL_GPIO_EXTI_Callback+0xd4>
  else if(GPIO_Pin == GPIO_PIN_3)
 80012a6:	88fb      	ldrh	r3, [r7, #6]
 80012a8:	2b08      	cmp	r3, #8
 80012aa:	d10f      	bne.n	80012cc <HAL_GPIO_EXTI_Callback+0xb0>
	 if(song_idx < NUM_SONGS){
 80012ac:	4b14      	ldr	r3, [pc, #80]	; (8001300 <HAL_GPIO_EXTI_Callback+0xe4>)
 80012ae:	781b      	ldrb	r3, [r3, #0]
 80012b0:	b2db      	uxtb	r3, r3
 80012b2:	2b0a      	cmp	r3, #10
 80012b4:	d81c      	bhi.n	80012f0 <HAL_GPIO_EXTI_Callback+0xd4>
		 song_idx++;
 80012b6:	4b12      	ldr	r3, [pc, #72]	; (8001300 <HAL_GPIO_EXTI_Callback+0xe4>)
 80012b8:	781b      	ldrb	r3, [r3, #0]
 80012ba:	b2db      	uxtb	r3, r3
 80012bc:	3301      	adds	r3, #1
 80012be:	b2da      	uxtb	r2, r3
 80012c0:	4b0f      	ldr	r3, [pc, #60]	; (8001300 <HAL_GPIO_EXTI_Callback+0xe4>)
 80012c2:	701a      	strb	r2, [r3, #0]
		 song_mov = NEXT_SONG;
 80012c4:	4b0f      	ldr	r3, [pc, #60]	; (8001304 <HAL_GPIO_EXTI_Callback+0xe8>)
 80012c6:	2201      	movs	r2, #1
 80012c8:	701a      	strb	r2, [r3, #0]
}
 80012ca:	e011      	b.n	80012f0 <HAL_GPIO_EXTI_Callback+0xd4>
  else if(GPIO_Pin == GPIO_PIN_4)
 80012cc:	88fb      	ldrh	r3, [r7, #6]
 80012ce:	2b10      	cmp	r3, #16
 80012d0:	d10e      	bne.n	80012f0 <HAL_GPIO_EXTI_Callback+0xd4>
	  if(song_idx > 0){
 80012d2:	4b0b      	ldr	r3, [pc, #44]	; (8001300 <HAL_GPIO_EXTI_Callback+0xe4>)
 80012d4:	781b      	ldrb	r3, [r3, #0]
 80012d6:	b2db      	uxtb	r3, r3
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d009      	beq.n	80012f0 <HAL_GPIO_EXTI_Callback+0xd4>
		  song_idx--;
 80012dc:	4b08      	ldr	r3, [pc, #32]	; (8001300 <HAL_GPIO_EXTI_Callback+0xe4>)
 80012de:	781b      	ldrb	r3, [r3, #0]
 80012e0:	b2db      	uxtb	r3, r3
 80012e2:	3b01      	subs	r3, #1
 80012e4:	b2da      	uxtb	r2, r3
 80012e6:	4b06      	ldr	r3, [pc, #24]	; (8001300 <HAL_GPIO_EXTI_Callback+0xe4>)
 80012e8:	701a      	strb	r2, [r3, #0]
		  song_mov = PREV_SONG;
 80012ea:	4b06      	ldr	r3, [pc, #24]	; (8001304 <HAL_GPIO_EXTI_Callback+0xe8>)
 80012ec:	2202      	movs	r2, #2
 80012ee:	701a      	strb	r2, [r3, #0]
}
 80012f0:	bf00      	nop
 80012f2:	3710      	adds	r7, #16
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	40020c00 	.word	0x40020c00
 80012fc:	2000002c 	.word	0x2000002c
 8001300:	2000002d 	.word	0x2000002d
 8001304:	20000288 	.word	0x20000288

08001308 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800130c:	b672      	cpsid	i
}
 800130e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001310:	e7fe      	b.n	8001310 <Error_Handler+0x8>
	...

08001314 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b082      	sub	sp, #8
 8001318:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800131a:	2300      	movs	r3, #0
 800131c:	607b      	str	r3, [r7, #4]
 800131e:	4b10      	ldr	r3, [pc, #64]	; (8001360 <HAL_MspInit+0x4c>)
 8001320:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001322:	4a0f      	ldr	r2, [pc, #60]	; (8001360 <HAL_MspInit+0x4c>)
 8001324:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001328:	6453      	str	r3, [r2, #68]	; 0x44
 800132a:	4b0d      	ldr	r3, [pc, #52]	; (8001360 <HAL_MspInit+0x4c>)
 800132c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800132e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001332:	607b      	str	r3, [r7, #4]
 8001334:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001336:	2300      	movs	r3, #0
 8001338:	603b      	str	r3, [r7, #0]
 800133a:	4b09      	ldr	r3, [pc, #36]	; (8001360 <HAL_MspInit+0x4c>)
 800133c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800133e:	4a08      	ldr	r2, [pc, #32]	; (8001360 <HAL_MspInit+0x4c>)
 8001340:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001344:	6413      	str	r3, [r2, #64]	; 0x40
 8001346:	4b06      	ldr	r3, [pc, #24]	; (8001360 <HAL_MspInit+0x4c>)
 8001348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800134a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800134e:	603b      	str	r3, [r7, #0]
 8001350:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001352:	2007      	movs	r0, #7
 8001354:	f000 fdae 	bl	8001eb4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001358:	bf00      	nop
 800135a:	3708      	adds	r7, #8
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}
 8001360:	40023800 	.word	0x40023800

08001364 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b08a      	sub	sp, #40	; 0x28
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800136c:	f107 0314 	add.w	r3, r7, #20
 8001370:	2200      	movs	r2, #0
 8001372:	601a      	str	r2, [r3, #0]
 8001374:	605a      	str	r2, [r3, #4]
 8001376:	609a      	str	r2, [r3, #8]
 8001378:	60da      	str	r2, [r3, #12]
 800137a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	4a17      	ldr	r2, [pc, #92]	; (80013e0 <HAL_DAC_MspInit+0x7c>)
 8001382:	4293      	cmp	r3, r2
 8001384:	d127      	bne.n	80013d6 <HAL_DAC_MspInit+0x72>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8001386:	2300      	movs	r3, #0
 8001388:	613b      	str	r3, [r7, #16]
 800138a:	4b16      	ldr	r3, [pc, #88]	; (80013e4 <HAL_DAC_MspInit+0x80>)
 800138c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800138e:	4a15      	ldr	r2, [pc, #84]	; (80013e4 <HAL_DAC_MspInit+0x80>)
 8001390:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001394:	6413      	str	r3, [r2, #64]	; 0x40
 8001396:	4b13      	ldr	r3, [pc, #76]	; (80013e4 <HAL_DAC_MspInit+0x80>)
 8001398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800139a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800139e:	613b      	str	r3, [r7, #16]
 80013a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013a2:	2300      	movs	r3, #0
 80013a4:	60fb      	str	r3, [r7, #12]
 80013a6:	4b0f      	ldr	r3, [pc, #60]	; (80013e4 <HAL_DAC_MspInit+0x80>)
 80013a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013aa:	4a0e      	ldr	r2, [pc, #56]	; (80013e4 <HAL_DAC_MspInit+0x80>)
 80013ac:	f043 0301 	orr.w	r3, r3, #1
 80013b0:	6313      	str	r3, [r2, #48]	; 0x30
 80013b2:	4b0c      	ldr	r3, [pc, #48]	; (80013e4 <HAL_DAC_MspInit+0x80>)
 80013b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b6:	f003 0301 	and.w	r3, r3, #1
 80013ba:	60fb      	str	r3, [r7, #12]
 80013bc:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80013be:	2320      	movs	r3, #32
 80013c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013c2:	2303      	movs	r3, #3
 80013c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c6:	2300      	movs	r3, #0
 80013c8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013ca:	f107 0314 	add.w	r3, r7, #20
 80013ce:	4619      	mov	r1, r3
 80013d0:	4805      	ldr	r0, [pc, #20]	; (80013e8 <HAL_DAC_MspInit+0x84>)
 80013d2:	f001 fa01 	bl	80027d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 80013d6:	bf00      	nop
 80013d8:	3728      	adds	r7, #40	; 0x28
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	40007400 	.word	0x40007400
 80013e4:	40023800 	.word	0x40023800
 80013e8:	40020000 	.word	0x40020000

080013ec <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b08a      	sub	sp, #40	; 0x28
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013f4:	f107 0314 	add.w	r3, r7, #20
 80013f8:	2200      	movs	r2, #0
 80013fa:	601a      	str	r2, [r3, #0]
 80013fc:	605a      	str	r2, [r3, #4]
 80013fe:	609a      	str	r2, [r3, #8]
 8001400:	60da      	str	r2, [r3, #12]
 8001402:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4a19      	ldr	r2, [pc, #100]	; (8001470 <HAL_I2C_MspInit+0x84>)
 800140a:	4293      	cmp	r3, r2
 800140c:	d12c      	bne.n	8001468 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800140e:	2300      	movs	r3, #0
 8001410:	613b      	str	r3, [r7, #16]
 8001412:	4b18      	ldr	r3, [pc, #96]	; (8001474 <HAL_I2C_MspInit+0x88>)
 8001414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001416:	4a17      	ldr	r2, [pc, #92]	; (8001474 <HAL_I2C_MspInit+0x88>)
 8001418:	f043 0302 	orr.w	r3, r3, #2
 800141c:	6313      	str	r3, [r2, #48]	; 0x30
 800141e:	4b15      	ldr	r3, [pc, #84]	; (8001474 <HAL_I2C_MspInit+0x88>)
 8001420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001422:	f003 0302 	and.w	r3, r3, #2
 8001426:	613b      	str	r3, [r7, #16]
 8001428:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 800142a:	f44f 7310 	mov.w	r3, #576	; 0x240
 800142e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001430:	2312      	movs	r3, #18
 8001432:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001434:	2300      	movs	r3, #0
 8001436:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001438:	2303      	movs	r3, #3
 800143a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800143c:	2304      	movs	r3, #4
 800143e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001440:	f107 0314 	add.w	r3, r7, #20
 8001444:	4619      	mov	r1, r3
 8001446:	480c      	ldr	r0, [pc, #48]	; (8001478 <HAL_I2C_MspInit+0x8c>)
 8001448:	f001 f9c6 	bl	80027d8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800144c:	2300      	movs	r3, #0
 800144e:	60fb      	str	r3, [r7, #12]
 8001450:	4b08      	ldr	r3, [pc, #32]	; (8001474 <HAL_I2C_MspInit+0x88>)
 8001452:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001454:	4a07      	ldr	r2, [pc, #28]	; (8001474 <HAL_I2C_MspInit+0x88>)
 8001456:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800145a:	6413      	str	r3, [r2, #64]	; 0x40
 800145c:	4b05      	ldr	r3, [pc, #20]	; (8001474 <HAL_I2C_MspInit+0x88>)
 800145e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001460:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001464:	60fb      	str	r3, [r7, #12]
 8001466:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001468:	bf00      	nop
 800146a:	3728      	adds	r7, #40	; 0x28
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}
 8001470:	40005400 	.word	0x40005400
 8001474:	40023800 	.word	0x40023800
 8001478:	40020400 	.word	0x40020400

0800147c <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b08e      	sub	sp, #56	; 0x38
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001484:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001488:	2200      	movs	r2, #0
 800148a:	601a      	str	r2, [r3, #0]
 800148c:	605a      	str	r2, [r3, #4]
 800148e:	609a      	str	r2, [r3, #8]
 8001490:	60da      	str	r2, [r3, #12]
 8001492:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001494:	f107 0314 	add.w	r3, r7, #20
 8001498:	2200      	movs	r2, #0
 800149a:	601a      	str	r2, [r3, #0]
 800149c:	605a      	str	r2, [r3, #4]
 800149e:	609a      	str	r2, [r3, #8]
 80014a0:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	4a4e      	ldr	r2, [pc, #312]	; (80015e0 <HAL_I2S_MspInit+0x164>)
 80014a8:	4293      	cmp	r3, r2
 80014aa:	f040 8095 	bne.w	80015d8 <HAL_I2S_MspInit+0x15c>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80014ae:	2301      	movs	r3, #1
 80014b0:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 271;
 80014b2:	f240 130f 	movw	r3, #271	; 0x10f
 80014b6:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 6;
 80014b8:	2306      	movs	r3, #6
 80014ba:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80014bc:	f107 0314 	add.w	r3, r7, #20
 80014c0:	4618      	mov	r0, r3
 80014c2:	f005 fc49 	bl	8006d58 <HAL_RCCEx_PeriphCLKConfig>
 80014c6:	4603      	mov	r3, r0
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d001      	beq.n	80014d0 <HAL_I2S_MspInit+0x54>
    {
      Error_Handler();
 80014cc:	f7ff ff1c 	bl	8001308 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80014d0:	2300      	movs	r3, #0
 80014d2:	613b      	str	r3, [r7, #16]
 80014d4:	4b43      	ldr	r3, [pc, #268]	; (80015e4 <HAL_I2S_MspInit+0x168>)
 80014d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014d8:	4a42      	ldr	r2, [pc, #264]	; (80015e4 <HAL_I2S_MspInit+0x168>)
 80014da:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80014de:	6413      	str	r3, [r2, #64]	; 0x40
 80014e0:	4b40      	ldr	r3, [pc, #256]	; (80015e4 <HAL_I2S_MspInit+0x168>)
 80014e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014e4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80014e8:	613b      	str	r3, [r7, #16]
 80014ea:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014ec:	2300      	movs	r3, #0
 80014ee:	60fb      	str	r3, [r7, #12]
 80014f0:	4b3c      	ldr	r3, [pc, #240]	; (80015e4 <HAL_I2S_MspInit+0x168>)
 80014f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014f4:	4a3b      	ldr	r2, [pc, #236]	; (80015e4 <HAL_I2S_MspInit+0x168>)
 80014f6:	f043 0301 	orr.w	r3, r3, #1
 80014fa:	6313      	str	r3, [r2, #48]	; 0x30
 80014fc:	4b39      	ldr	r3, [pc, #228]	; (80015e4 <HAL_I2S_MspInit+0x168>)
 80014fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001500:	f003 0301 	and.w	r3, r3, #1
 8001504:	60fb      	str	r3, [r7, #12]
 8001506:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001508:	2300      	movs	r3, #0
 800150a:	60bb      	str	r3, [r7, #8]
 800150c:	4b35      	ldr	r3, [pc, #212]	; (80015e4 <HAL_I2S_MspInit+0x168>)
 800150e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001510:	4a34      	ldr	r2, [pc, #208]	; (80015e4 <HAL_I2S_MspInit+0x168>)
 8001512:	f043 0304 	orr.w	r3, r3, #4
 8001516:	6313      	str	r3, [r2, #48]	; 0x30
 8001518:	4b32      	ldr	r3, [pc, #200]	; (80015e4 <HAL_I2S_MspInit+0x168>)
 800151a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800151c:	f003 0304 	and.w	r3, r3, #4
 8001520:	60bb      	str	r3, [r7, #8]
 8001522:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001524:	2310      	movs	r3, #16
 8001526:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001528:	2302      	movs	r3, #2
 800152a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152c:	2300      	movs	r3, #0
 800152e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001530:	2300      	movs	r3, #0
 8001532:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001534:	2306      	movs	r3, #6
 8001536:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001538:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800153c:	4619      	mov	r1, r3
 800153e:	482a      	ldr	r0, [pc, #168]	; (80015e8 <HAL_I2S_MspInit+0x16c>)
 8001540:	f001 f94a 	bl	80027d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_12;
 8001544:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8001548:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800154a:	2302      	movs	r3, #2
 800154c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154e:	2300      	movs	r3, #0
 8001550:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001552:	2300      	movs	r3, #0
 8001554:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001556:	2306      	movs	r3, #6
 8001558:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800155a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800155e:	4619      	mov	r1, r3
 8001560:	4822      	ldr	r0, [pc, #136]	; (80015ec <HAL_I2S_MspInit+0x170>)
 8001562:	f001 f939 	bl	80027d8 <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8001566:	4b22      	ldr	r3, [pc, #136]	; (80015f0 <HAL_I2S_MspInit+0x174>)
 8001568:	4a22      	ldr	r2, [pc, #136]	; (80015f4 <HAL_I2S_MspInit+0x178>)
 800156a:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 800156c:	4b20      	ldr	r3, [pc, #128]	; (80015f0 <HAL_I2S_MspInit+0x174>)
 800156e:	2200      	movs	r2, #0
 8001570:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001572:	4b1f      	ldr	r3, [pc, #124]	; (80015f0 <HAL_I2S_MspInit+0x174>)
 8001574:	2240      	movs	r2, #64	; 0x40
 8001576:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001578:	4b1d      	ldr	r3, [pc, #116]	; (80015f0 <HAL_I2S_MspInit+0x174>)
 800157a:	2200      	movs	r2, #0
 800157c:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800157e:	4b1c      	ldr	r3, [pc, #112]	; (80015f0 <HAL_I2S_MspInit+0x174>)
 8001580:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001584:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001586:	4b1a      	ldr	r3, [pc, #104]	; (80015f0 <HAL_I2S_MspInit+0x174>)
 8001588:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800158c:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800158e:	4b18      	ldr	r3, [pc, #96]	; (80015f0 <HAL_I2S_MspInit+0x174>)
 8001590:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001594:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 8001596:	4b16      	ldr	r3, [pc, #88]	; (80015f0 <HAL_I2S_MspInit+0x174>)
 8001598:	f44f 7280 	mov.w	r2, #256	; 0x100
 800159c:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 800159e:	4b14      	ldr	r3, [pc, #80]	; (80015f0 <HAL_I2S_MspInit+0x174>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80015a4:	4b12      	ldr	r3, [pc, #72]	; (80015f0 <HAL_I2S_MspInit+0x174>)
 80015a6:	2204      	movs	r2, #4
 80015a8:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi3_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80015aa:	4b11      	ldr	r3, [pc, #68]	; (80015f0 <HAL_I2S_MspInit+0x174>)
 80015ac:	2203      	movs	r2, #3
 80015ae:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi3_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 80015b0:	4b0f      	ldr	r3, [pc, #60]	; (80015f0 <HAL_I2S_MspInit+0x174>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi3_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80015b6:	4b0e      	ldr	r3, [pc, #56]	; (80015f0 <HAL_I2S_MspInit+0x174>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 80015bc:	480c      	ldr	r0, [pc, #48]	; (80015f0 <HAL_I2S_MspInit+0x174>)
 80015be:	f000 fd2b 	bl	8002018 <HAL_DMA_Init>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d001      	beq.n	80015cc <HAL_I2S_MspInit+0x150>
    {
      Error_Handler();
 80015c8:	f7ff fe9e 	bl	8001308 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	4a08      	ldr	r2, [pc, #32]	; (80015f0 <HAL_I2S_MspInit+0x174>)
 80015d0:	639a      	str	r2, [r3, #56]	; 0x38
 80015d2:	4a07      	ldr	r2, [pc, #28]	; (80015f0 <HAL_I2S_MspInit+0x174>)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80015d8:	bf00      	nop
 80015da:	3738      	adds	r7, #56	; 0x38
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}
 80015e0:	40003c00 	.word	0x40003c00
 80015e4:	40023800 	.word	0x40023800
 80015e8:	40020000 	.word	0x40020000
 80015ec:	40020800 	.word	0x40020800
 80015f0:	200001e0 	.word	0x200001e0
 80015f4:	40026088 	.word	0x40026088

080015f8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80015f8:	b480      	push	{r7}
 80015fa:	b085      	sub	sp, #20
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	4a0b      	ldr	r2, [pc, #44]	; (8001634 <HAL_TIM_Base_MspInit+0x3c>)
 8001606:	4293      	cmp	r3, r2
 8001608:	d10d      	bne.n	8001626 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800160a:	2300      	movs	r3, #0
 800160c:	60fb      	str	r3, [r7, #12]
 800160e:	4b0a      	ldr	r3, [pc, #40]	; (8001638 <HAL_TIM_Base_MspInit+0x40>)
 8001610:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001612:	4a09      	ldr	r2, [pc, #36]	; (8001638 <HAL_TIM_Base_MspInit+0x40>)
 8001614:	f043 0301 	orr.w	r3, r3, #1
 8001618:	6453      	str	r3, [r2, #68]	; 0x44
 800161a:	4b07      	ldr	r3, [pc, #28]	; (8001638 <HAL_TIM_Base_MspInit+0x40>)
 800161c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800161e:	f003 0301 	and.w	r3, r3, #1
 8001622:	60fb      	str	r3, [r7, #12]
 8001624:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001626:	bf00      	nop
 8001628:	3714      	adds	r7, #20
 800162a:	46bd      	mov	sp, r7
 800162c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001630:	4770      	bx	lr
 8001632:	bf00      	nop
 8001634:	40010000 	.word	0x40010000
 8001638:	40023800 	.word	0x40023800

0800163c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800163c:	b480      	push	{r7}
 800163e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001640:	e7fe      	b.n	8001640 <NMI_Handler+0x4>

08001642 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001642:	b480      	push	{r7}
 8001644:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001646:	e7fe      	b.n	8001646 <HardFault_Handler+0x4>

08001648 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001648:	b480      	push	{r7}
 800164a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800164c:	e7fe      	b.n	800164c <MemManage_Handler+0x4>

0800164e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800164e:	b480      	push	{r7}
 8001650:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001652:	e7fe      	b.n	8001652 <BusFault_Handler+0x4>

08001654 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001658:	e7fe      	b.n	8001658 <UsageFault_Handler+0x4>

0800165a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800165a:	b480      	push	{r7}
 800165c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800165e:	bf00      	nop
 8001660:	46bd      	mov	sp, r7
 8001662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001666:	4770      	bx	lr

08001668 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800166c:	bf00      	nop
 800166e:	46bd      	mov	sp, r7
 8001670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001674:	4770      	bx	lr

08001676 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001676:	b480      	push	{r7}
 8001678:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800167a:	bf00      	nop
 800167c:	46bd      	mov	sp, r7
 800167e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001682:	4770      	bx	lr

08001684 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001688:	f000 fb00 	bl	8001c8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800168c:	bf00      	nop
 800168e:	bd80      	pop	{r7, pc}

08001690 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001694:	2002      	movs	r0, #2
 8001696:	f001 fa87 	bl	8002ba8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800169a:	bf00      	nop
 800169c:	bd80      	pop	{r7, pc}

0800169e <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800169e:	b580      	push	{r7, lr}
 80016a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 80016a2:	2004      	movs	r0, #4
 80016a4:	f001 fa80 	bl	8002ba8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80016a8:	bf00      	nop
 80016aa:	bd80      	pop	{r7, pc}

080016ac <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80016b0:	2008      	movs	r0, #8
 80016b2:	f001 fa79 	bl	8002ba8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80016b6:	bf00      	nop
 80016b8:	bd80      	pop	{r7, pc}

080016ba <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80016ba:	b580      	push	{r7, lr}
 80016bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 80016be:	2010      	movs	r0, #16
 80016c0:	f001 fa72 	bl	8002ba8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80016c4:	bf00      	nop
 80016c6:	bd80      	pop	{r7, pc}

080016c8 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 80016cc:	4802      	ldr	r0, [pc, #8]	; (80016d8 <DMA1_Stream5_IRQHandler+0x10>)
 80016ce:	f000 fe19 	bl	8002304 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80016d2:	bf00      	nop
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	200001e0 	.word	0x200001e0

080016dc <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80016e0:	4802      	ldr	r0, [pc, #8]	; (80016ec <OTG_FS_IRQHandler+0x10>)
 80016e2:	f001 fce3 	bl	80030ac <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80016e6:	bf00      	nop
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	20001b24 	.word	0x20001b24

080016f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b086      	sub	sp, #24
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016f8:	4a14      	ldr	r2, [pc, #80]	; (800174c <_sbrk+0x5c>)
 80016fa:	4b15      	ldr	r3, [pc, #84]	; (8001750 <_sbrk+0x60>)
 80016fc:	1ad3      	subs	r3, r2, r3
 80016fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001700:	697b      	ldr	r3, [r7, #20]
 8001702:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001704:	4b13      	ldr	r3, [pc, #76]	; (8001754 <_sbrk+0x64>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d102      	bne.n	8001712 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800170c:	4b11      	ldr	r3, [pc, #68]	; (8001754 <_sbrk+0x64>)
 800170e:	4a12      	ldr	r2, [pc, #72]	; (8001758 <_sbrk+0x68>)
 8001710:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001712:	4b10      	ldr	r3, [pc, #64]	; (8001754 <_sbrk+0x64>)
 8001714:	681a      	ldr	r2, [r3, #0]
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	4413      	add	r3, r2
 800171a:	693a      	ldr	r2, [r7, #16]
 800171c:	429a      	cmp	r2, r3
 800171e:	d207      	bcs.n	8001730 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001720:	f00c ff62 	bl	800e5e8 <__errno>
 8001724:	4603      	mov	r3, r0
 8001726:	220c      	movs	r2, #12
 8001728:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800172a:	f04f 33ff 	mov.w	r3, #4294967295
 800172e:	e009      	b.n	8001744 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001730:	4b08      	ldr	r3, [pc, #32]	; (8001754 <_sbrk+0x64>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001736:	4b07      	ldr	r3, [pc, #28]	; (8001754 <_sbrk+0x64>)
 8001738:	681a      	ldr	r2, [r3, #0]
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	4413      	add	r3, r2
 800173e:	4a05      	ldr	r2, [pc, #20]	; (8001754 <_sbrk+0x64>)
 8001740:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001742:	68fb      	ldr	r3, [r7, #12]
}
 8001744:	4618      	mov	r0, r3
 8001746:	3718      	adds	r7, #24
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}
 800174c:	20020000 	.word	0x20020000
 8001750:	00002000 	.word	0x00002000
 8001754:	2000028c 	.word	0x2000028c
 8001758:	20001e38 	.word	0x20001e38

0800175c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800175c:	b480      	push	{r7}
 800175e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001760:	4b06      	ldr	r3, [pc, #24]	; (800177c <SystemInit+0x20>)
 8001762:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001766:	4a05      	ldr	r2, [pc, #20]	; (800177c <SystemInit+0x20>)
 8001768:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800176c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001770:	bf00      	nop
 8001772:	46bd      	mov	sp, r7
 8001774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001778:	4770      	bx	lr
 800177a:	bf00      	nop
 800177c:	e000ed00 	.word	0xe000ed00

08001780 <get_I2S_freq_index>:
/***************************************
* Local Function Helper Definition
****************************************/

static int get_I2S_freq_index(uint32_t audioFreq)
{
 8001780:	b480      	push	{r7}
 8001782:	b085      	sub	sp, #20
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
	uint8_t freq_index = 0xFF;
 8001788:	23ff      	movs	r3, #255	; 0xff
 800178a:	73fb      	strb	r3, [r7, #15]
	uint8_t i;

	for(i = 0; i < 8; i++)
 800178c:	2300      	movs	r3, #0
 800178e:	73bb      	strb	r3, [r7, #14]
 8001790:	e00b      	b.n	80017aa <get_I2S_freq_index+0x2a>
	{
		if(I2SFreq[i] == audioFreq)
 8001792:	7bbb      	ldrb	r3, [r7, #14]
 8001794:	4a0a      	ldr	r2, [pc, #40]	; (80017c0 <get_I2S_freq_index+0x40>)
 8001796:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800179a:	687a      	ldr	r2, [r7, #4]
 800179c:	429a      	cmp	r2, r3
 800179e:	d101      	bne.n	80017a4 <get_I2S_freq_index+0x24>
		{
			freq_index = i;
 80017a0:	7bbb      	ldrb	r3, [r7, #14]
 80017a2:	73fb      	strb	r3, [r7, #15]
	for(i = 0; i < 8; i++)
 80017a4:	7bbb      	ldrb	r3, [r7, #14]
 80017a6:	3301      	adds	r3, #1
 80017a8:	73bb      	strb	r3, [r7, #14]
 80017aa:	7bbb      	ldrb	r3, [r7, #14]
 80017ac:	2b07      	cmp	r3, #7
 80017ae:	d9f0      	bls.n	8001792 <get_I2S_freq_index+0x12>
		}
	}

	return freq_index;
 80017b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80017b2:	4618      	mov	r0, r3
 80017b4:	3714      	adds	r7, #20
 80017b6:	46bd      	mov	sp, r7
 80017b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017bc:	4770      	bx	lr
 80017be:	bf00      	nop
 80017c0:	0800f070 	.word	0x0800f070

080017c4 <audio_clock_config>:
/**
 * @brief Audio Clock Config
 * @param audioFreq - The target audio frequency
 */
static void audio_clock_config(uint32_t audioFreq)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b088      	sub	sp, #32
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef rccclkinit;
  uint8_t freqindex = get_I2S_freq_index(audioFreq);
 80017cc:	6878      	ldr	r0, [r7, #4]
 80017ce:	f7ff ffd7 	bl	8001780 <get_I2S_freq_index>
 80017d2:	4603      	mov	r3, r0
 80017d4:	77fb      	strb	r3, [r7, #31]

  /* Enable PLL I2S clock */
  HAL_RCCEx_GetPeriphCLKConfig(&rccclkinit);
 80017d6:	f107 030c 	add.w	r3, r7, #12
 80017da:	4618      	mov	r0, r3
 80017dc:	f005 fb9e 	bl	8006f1c <HAL_RCCEx_GetPeriphCLKConfig>
  rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80017e0:	2301      	movs	r3, #1
 80017e2:	60fb      	str	r3, [r7, #12]

  // configure the clock source with the default values first
  rccclkinit.PLLI2S.PLLI2SN = PLLI2S_VCO_MUL_FACTOR;
 80017e4:	f44f 7381 	mov.w	r3, #258	; 0x102
 80017e8:	613b      	str	r3, [r7, #16]
  rccclkinit.PLLI2S.PLLI2SR = PLLI2S_CLK_DIV_FACTOR;
 80017ea:	2303      	movs	r3, #3
 80017ec:	617b      	str	r3, [r7, #20]

  /* Update the I2S clock config if there is a sampling frequency match*/
  if(freqindex != 0xFF)
 80017ee:	7ffb      	ldrb	r3, [r7, #31]
 80017f0:	2bff      	cmp	r3, #255	; 0xff
 80017f2:	d009      	beq.n	8001808 <audio_clock_config+0x44>
  {
    rccclkinit.PLLI2S.PLLI2SN = I2SPLLN[freqindex];
 80017f4:	7ffb      	ldrb	r3, [r7, #31]
 80017f6:	4a09      	ldr	r2, [pc, #36]	; (800181c <audio_clock_config+0x58>)
 80017f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017fc:	613b      	str	r3, [r7, #16]
    rccclkinit.PLLI2S.PLLI2SR = I2SPLLR[freqindex];
 80017fe:	7ffb      	ldrb	r3, [r7, #31]
 8001800:	4a07      	ldr	r2, [pc, #28]	; (8001820 <audio_clock_config+0x5c>)
 8001802:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001806:	617b      	str	r3, [r7, #20]
  }

  HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8001808:	f107 030c 	add.w	r3, r7, #12
 800180c:	4618      	mov	r0, r3
 800180e:	f005 faa3 	bl	8006d58 <HAL_RCCEx_PeriphCLKConfig>
}
 8001812:	bf00      	nop
 8001814:	3720      	adds	r7, #32
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	0800f090 	.word	0x0800f090
 8001820:	0800f0b0 	.word	0x0800f0b0

08001824 <audio_adjust_freq>:
 * @brief Adjust the Audio sampling frequency
 * @param audioFreq - The target audio frequency
 * @return bool - true if successfully adjusted
 */
static bool audio_adjust_freq(uint32_t audioFreq)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b082      	sub	sp, #8
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
	// disable the I2S block
	__HAL_I2S_DISABLE(i2sptr);
 800182c:	4b0e      	ldr	r3, [pc, #56]	; (8001868 <audio_adjust_freq+0x44>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	69da      	ldr	r2, [r3, #28]
 8001834:	4b0c      	ldr	r3, [pc, #48]	; (8001868 <audio_adjust_freq+0x44>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800183e:	61da      	str	r2, [r3, #28]
	//update I2S peripheral sampling frequency
	i2sptr->Init.AudioFreq = samplingFreq;
 8001840:	4b09      	ldr	r3, [pc, #36]	; (8001868 <audio_adjust_freq+0x44>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4a09      	ldr	r2, [pc, #36]	; (800186c <audio_adjust_freq+0x48>)
 8001846:	6812      	ldr	r2, [r2, #0]
 8001848:	615a      	str	r2, [r3, #20]
	// re-initialize the I2S peripehral
	if(HAL_I2S_Init(i2sptr) != HAL_OK){
 800184a:	4b07      	ldr	r3, [pc, #28]	; (8001868 <audio_adjust_freq+0x44>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	4618      	mov	r0, r3
 8001850:	f003 fd62 	bl	8005318 <HAL_I2S_Init>
 8001854:	4603      	mov	r3, r0
 8001856:	2b00      	cmp	r3, #0
 8001858:	d001      	beq.n	800185e <audio_adjust_freq+0x3a>
		return false;
 800185a:	2300      	movs	r3, #0
 800185c:	e000      	b.n	8001860 <audio_adjust_freq+0x3c>
	}
	else{
		return true;
 800185e:	2301      	movs	r3, #1
	}
}
 8001860:	4618      	mov	r0, r3
 8001862:	3708      	adds	r7, #8
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}
 8001868:	20000290 	.word	0x20000290
 800186c:	200014cc 	.word	0x200014cc

08001870 <audio_play>:
 * @brief Play the Audio
 * @param paudioBuff - The pointer to the audio data buffer
 * @return len - The length of the audio data buffer
 */
static void audio_play(uint16_t *paudioBuff, uint32_t len)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b082      	sub	sp, #8
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
 8001878:	6039      	str	r1, [r7, #0]
	//Start Codec
	CS43_start();
 800187a:	f7fe ff9e 	bl	80007ba <CS43_start>
	//Start I2S DMA transfer
	HAL_I2S_Transmit_DMA(i2sptr,paudioBuff,
 800187e:	4b0a      	ldr	r3, [pc, #40]	; (80018a8 <audio_play+0x38>)
 8001880:	6818      	ldr	r0, [r3, #0]
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001888:	d203      	bcs.n	8001892 <audio_play+0x22>
			  DMA_MAX(len/AUDIO_DATA_SIZE));
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	085b      	lsrs	r3, r3, #1
	HAL_I2S_Transmit_DMA(i2sptr,paudioBuff,
 800188e:	b29b      	uxth	r3, r3
 8001890:	e001      	b.n	8001896 <audio_play+0x26>
 8001892:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001896:	461a      	mov	r2, r3
 8001898:	6879      	ldr	r1, [r7, #4]
 800189a:	f003 fe7d 	bl	8005598 <HAL_I2S_Transmit_DMA>
}
 800189e:	bf00      	nop
 80018a0:	3708      	adds	r7, #8
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	20000290 	.word	0x20000290

080018ac <audio_stop>:

/**
 * @brief Stop the Audio
 */
static void audio_stop()
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	af00      	add	r7, sp, #0
	CS43_stop();
 80018b0:	f7fe ffc6 	bl	8000840 <CS43_stop>
	HAL_I2S_DMAStop(i2sptr);
 80018b4:	4b03      	ldr	r3, [pc, #12]	; (80018c4 <audio_stop+0x18>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4618      	mov	r0, r3
 80018ba:	f004 f80b 	bl	80058d4 <HAL_I2S_DMAStop>
}
 80018be:	bf00      	nop
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	20000290 	.word	0x20000290

080018c8 <audio_pause>:

/**
 * @brief Pause the Audio
 */
static void audio_pause()
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	af00      	add	r7, sp, #0
	CS43_stop();
 80018cc:	f7fe ffb8 	bl	8000840 <CS43_stop>
	HAL_I2S_DMAPause(i2sptr);
 80018d0:	4b03      	ldr	r3, [pc, #12]	; (80018e0 <audio_pause+0x18>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4618      	mov	r0, r3
 80018d6:	f003 ff07 	bl	80056e8 <HAL_I2S_DMAPause>
}
 80018da:	bf00      	nop
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	20000290 	.word	0x20000290

080018e4 <audio_resume>:

/**
 * @brief Resume the Audio
 */
static void audio_resume()
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	af00      	add	r7, sp, #0
	CS43_start();
 80018e8:	f7fe ff67 	bl	80007ba <CS43_start>
	HAL_I2S_DMAResume(i2sptr);
 80018ec:	4b03      	ldr	r3, [pc, #12]	; (80018fc <audio_resume+0x18>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4618      	mov	r0, r3
 80018f2:	f003 ff5b 	bl	80057ac <HAL_I2S_DMAResume>
}
 80018f6:	bf00      	nop
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	20000290 	.word	0x20000290

08001900 <wavPlayer_reset>:
 * @brief Reset the wav player module
 * @note All internal counters are cleared and the I2S pointer
 * is set.
 */
void wavPlayer_reset(void)
{
 8001900:	b480      	push	{r7}
 8001902:	af00      	add	r7, sp, #0
  audioRemainSize = 0;
 8001904:	4b06      	ldr	r3, [pc, #24]	; (8001920 <wavPlayer_reset+0x20>)
 8001906:	2200      	movs	r2, #0
 8001908:	601a      	str	r2, [r3, #0]
  player_bytes_read = 0;
 800190a:	4b06      	ldr	r3, [pc, #24]	; (8001924 <wavPlayer_reset+0x24>)
 800190c:	2200      	movs	r2, #0
 800190e:	601a      	str	r2, [r3, #0]
  i2sptr = &hi2s3;
 8001910:	4b05      	ldr	r3, [pc, #20]	; (8001928 <wavPlayer_reset+0x28>)
 8001912:	4a06      	ldr	r2, [pc, #24]	; (800192c <wavPlayer_reset+0x2c>)
 8001914:	601a      	str	r2, [r3, #0]
}
 8001916:	bf00      	nop
 8001918:	46bd      	mov	sp, r7
 800191a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191e:	4770      	bx	lr
 8001920:	200014c8 	.word	0x200014c8
 8001924:	200014d0 	.word	0x200014d0
 8001928:	20000290 	.word	0x20000290
 800192c:	20000198 	.word	0x20000198

08001930 <wavPlayer_openFile>:
 * @brief Open the WAV file to play
 * @param filePath - The file path to be open
 * @retval returns true when file is found in USB Drive
 */
bool wavPlayer_openFile(const char* filePath)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b08e      	sub	sp, #56	; 0x38
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  WAV_HeaderTypeDef wavHeader;
  UINT readBytes = 0;
 8001938:	2300      	movs	r3, #0
 800193a:	60bb      	str	r3, [r7, #8]
  //Open WAV file
  if(f_open(&wavFile, filePath, FA_READ) != FR_OK)
 800193c:	2201      	movs	r2, #1
 800193e:	6879      	ldr	r1, [r7, #4]
 8001940:	480d      	ldr	r0, [pc, #52]	; (8001978 <wavPlayer_openFile+0x48>)
 8001942:	f00b fd35 	bl	800d3b0 <f_open>
 8001946:	4603      	mov	r3, r0
 8001948:	2b00      	cmp	r3, #0
 800194a:	d001      	beq.n	8001950 <wavPlayer_openFile+0x20>
  {
    return false;
 800194c:	2300      	movs	r3, #0
 800194e:	e00e      	b.n	800196e <wavPlayer_openFile+0x3e>
  }
  //Read WAV file Header
  f_read(&wavFile, &wavHeader, sizeof(wavHeader), &readBytes);
 8001950:	f107 0308 	add.w	r3, r7, #8
 8001954:	f107 010c 	add.w	r1, r7, #12
 8001958:	222c      	movs	r2, #44	; 0x2c
 800195a:	4807      	ldr	r0, [pc, #28]	; (8001978 <wavPlayer_openFile+0x48>)
 800195c:	f00b fee6 	bl	800d72c <f_read>
  //Get audio data size
  fileLength = wavHeader.FileSize;
 8001960:	693b      	ldr	r3, [r7, #16]
 8001962:	4a06      	ldr	r2, [pc, #24]	; (800197c <wavPlayer_openFile+0x4c>)
 8001964:	6013      	str	r3, [r2, #0]
  //Play the WAV file with frequency specified in header
  samplingFreq = wavHeader.SampleRate;
 8001966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001968:	4a05      	ldr	r2, [pc, #20]	; (8001980 <wavPlayer_openFile+0x50>)
 800196a:	6013      	str	r3, [r2, #0]
  return true;
 800196c:	2301      	movs	r3, #1
}
 800196e:	4618      	mov	r0, r3
 8001970:	3738      	adds	r7, #56	; 0x38
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	20000294 	.word	0x20000294
 800197c:	200004c4 	.word	0x200004c4
 8001980:	200014cc 	.word	0x200014cc

08001984 <wavPlayer_play>:

/**
 * @brief WAV File Play
 */
void wavPlayer_play(void)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	af00      	add	r7, sp, #0
  is_song_finished = false;
 8001988:	4b12      	ldr	r3, [pc, #72]	; (80019d4 <wavPlayer_play+0x50>)
 800198a:	2200      	movs	r2, #0
 800198c:	701a      	strb	r2, [r3, #0]
  //configure the PLL clock frequency setting
  audio_clock_config(samplingFreq);
 800198e:	4b12      	ldr	r3, [pc, #72]	; (80019d8 <wavPlayer_play+0x54>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	4618      	mov	r0, r3
 8001994:	f7ff ff16 	bl	80017c4 <audio_clock_config>
  //update I2S peripheral sampling frequency
  audio_adjust_freq(samplingFreq);
 8001998:	4b0f      	ldr	r3, [pc, #60]	; (80019d8 <wavPlayer_play+0x54>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4618      	mov	r0, r3
 800199e:	f7ff ff41 	bl	8001824 <audio_adjust_freq>
  //Read Audio data from USB Disk
  f_lseek(&wavFile, 0);
 80019a2:	2100      	movs	r1, #0
 80019a4:	480d      	ldr	r0, [pc, #52]	; (80019dc <wavPlayer_play+0x58>)
 80019a6:	f00c f8a8 	bl	800dafa <f_lseek>
  f_read (&wavFile, &audioBuffer[0], AUDIO_BUFFER_SIZE, &player_bytes_read);
 80019aa:	4b0d      	ldr	r3, [pc, #52]	; (80019e0 <wavPlayer_play+0x5c>)
 80019ac:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80019b0:	490c      	ldr	r1, [pc, #48]	; (80019e4 <wavPlayer_play+0x60>)
 80019b2:	480a      	ldr	r0, [pc, #40]	; (80019dc <wavPlayer_play+0x58>)
 80019b4:	f00b feba 	bl	800d72c <f_read>
  audioRemainSize = fileLength - player_bytes_read;
 80019b8:	4b0b      	ldr	r3, [pc, #44]	; (80019e8 <wavPlayer_play+0x64>)
 80019ba:	681a      	ldr	r2, [r3, #0]
 80019bc:	4b08      	ldr	r3, [pc, #32]	; (80019e0 <wavPlayer_play+0x5c>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	1ad3      	subs	r3, r2, r3
 80019c2:	4a0a      	ldr	r2, [pc, #40]	; (80019ec <wavPlayer_play+0x68>)
 80019c4:	6013      	str	r3, [r2, #0]
  //Start playing the WAV
  audio_play((uint16_t *)&audioBuffer[0], AUDIO_BUFFER_SIZE);
 80019c6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019ca:	4806      	ldr	r0, [pc, #24]	; (80019e4 <wavPlayer_play+0x60>)
 80019cc:	f7ff ff50 	bl	8001870 <audio_play>
}
 80019d0:	bf00      	nop
 80019d2:	bd80      	pop	{r7, pc}
 80019d4:	200014d4 	.word	0x200014d4
 80019d8:	200014cc 	.word	0x200014cc
 80019dc:	20000294 	.word	0x20000294
 80019e0:	200014d0 	.word	0x200014d0
 80019e4:	200004c8 	.word	0x200004c8
 80019e8:	200004c4 	.word	0x200004c4
 80019ec:	200014c8 	.word	0x200014c8

080019f0 <wavPlayer_proceed>:

/**
 * @brief Process WAV
 */
void wavPlayer_proceed(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	af00      	add	r7, sp, #0
  switch(playerControlSM)
 80019f4:	4b2f      	ldr	r3, [pc, #188]	; (8001ab4 <wavPlayer_proceed+0xc4>)
 80019f6:	781b      	ldrb	r3, [r3, #0]
 80019f8:	b2db      	uxtb	r3, r3
 80019fa:	2b03      	cmp	r3, #3
 80019fc:	d858      	bhi.n	8001ab0 <wavPlayer_proceed+0xc0>
 80019fe:	a201      	add	r2, pc, #4	; (adr r2, 8001a04 <wavPlayer_proceed+0x14>)
 8001a00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a04:	08001aaf 	.word	0x08001aaf
 8001a08:	08001a15 	.word	0x08001a15
 8001a0c:	08001a57 	.word	0x08001a57
 8001a10:	08001a99 	.word	0x08001a99
  {
	  case PLAYER_CONTROL_Idle:
		break;

	  case PLAYER_CONTROL_HalfBuffer:
		player_bytes_read = 0;
 8001a14:	4b28      	ldr	r3, [pc, #160]	; (8001ab8 <wavPlayer_proceed+0xc8>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	601a      	str	r2, [r3, #0]
		playerControlSM = PLAYER_CONTROL_Idle;
 8001a1a:	4b26      	ldr	r3, [pc, #152]	; (8001ab4 <wavPlayer_proceed+0xc4>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	701a      	strb	r2, [r3, #0]
		f_read (&wavFile, &audioBuffer[0], AUDIO_BUFFER_SIZE/2, &player_bytes_read);
 8001a20:	4b25      	ldr	r3, [pc, #148]	; (8001ab8 <wavPlayer_proceed+0xc8>)
 8001a22:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001a26:	4925      	ldr	r1, [pc, #148]	; (8001abc <wavPlayer_proceed+0xcc>)
 8001a28:	4825      	ldr	r0, [pc, #148]	; (8001ac0 <wavPlayer_proceed+0xd0>)
 8001a2a:	f00b fe7f 	bl	800d72c <f_read>
		if(audioRemainSize > (AUDIO_BUFFER_SIZE / 2))
 8001a2e:	4b25      	ldr	r3, [pc, #148]	; (8001ac4 <wavPlayer_proceed+0xd4>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001a36:	d907      	bls.n	8001a48 <wavPlayer_proceed+0x58>
		{
		  audioRemainSize -= player_bytes_read;
 8001a38:	4b22      	ldr	r3, [pc, #136]	; (8001ac4 <wavPlayer_proceed+0xd4>)
 8001a3a:	681a      	ldr	r2, [r3, #0]
 8001a3c:	4b1e      	ldr	r3, [pc, #120]	; (8001ab8 <wavPlayer_proceed+0xc8>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	1ad3      	subs	r3, r2, r3
 8001a42:	4a20      	ldr	r2, [pc, #128]	; (8001ac4 <wavPlayer_proceed+0xd4>)
 8001a44:	6013      	str	r3, [r2, #0]
		else
		{
		  audioRemainSize = 0;
		  playerControlSM = PLAYER_CONTROL_EndOfFile;
		}
		break;
 8001a46:	e033      	b.n	8001ab0 <wavPlayer_proceed+0xc0>
		  audioRemainSize = 0;
 8001a48:	4b1e      	ldr	r3, [pc, #120]	; (8001ac4 <wavPlayer_proceed+0xd4>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	601a      	str	r2, [r3, #0]
		  playerControlSM = PLAYER_CONTROL_EndOfFile;
 8001a4e:	4b19      	ldr	r3, [pc, #100]	; (8001ab4 <wavPlayer_proceed+0xc4>)
 8001a50:	2203      	movs	r2, #3
 8001a52:	701a      	strb	r2, [r3, #0]
		break;
 8001a54:	e02c      	b.n	8001ab0 <wavPlayer_proceed+0xc0>

	  case PLAYER_CONTROL_FullBuffer:
		player_bytes_read = 0;
 8001a56:	4b18      	ldr	r3, [pc, #96]	; (8001ab8 <wavPlayer_proceed+0xc8>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	601a      	str	r2, [r3, #0]
		playerControlSM = PLAYER_CONTROL_Idle;
 8001a5c:	4b15      	ldr	r3, [pc, #84]	; (8001ab4 <wavPlayer_proceed+0xc4>)
 8001a5e:	2200      	movs	r2, #0
 8001a60:	701a      	strb	r2, [r3, #0]
		f_read (&wavFile, &audioBuffer[AUDIO_BUFFER_SIZE/2], AUDIO_BUFFER_SIZE/2,
 8001a62:	4b15      	ldr	r3, [pc, #84]	; (8001ab8 <wavPlayer_proceed+0xc8>)
 8001a64:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001a68:	4917      	ldr	r1, [pc, #92]	; (8001ac8 <wavPlayer_proceed+0xd8>)
 8001a6a:	4815      	ldr	r0, [pc, #84]	; (8001ac0 <wavPlayer_proceed+0xd0>)
 8001a6c:	f00b fe5e 	bl	800d72c <f_read>
				&player_bytes_read);
		if(audioRemainSize > (AUDIO_BUFFER_SIZE / 2))
 8001a70:	4b14      	ldr	r3, [pc, #80]	; (8001ac4 <wavPlayer_proceed+0xd4>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001a78:	d907      	bls.n	8001a8a <wavPlayer_proceed+0x9a>
		{
		  audioRemainSize -= player_bytes_read;
 8001a7a:	4b12      	ldr	r3, [pc, #72]	; (8001ac4 <wavPlayer_proceed+0xd4>)
 8001a7c:	681a      	ldr	r2, [r3, #0]
 8001a7e:	4b0e      	ldr	r3, [pc, #56]	; (8001ab8 <wavPlayer_proceed+0xc8>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	1ad3      	subs	r3, r2, r3
 8001a84:	4a0f      	ldr	r2, [pc, #60]	; (8001ac4 <wavPlayer_proceed+0xd4>)
 8001a86:	6013      	str	r3, [r2, #0]
		else
		{
		  audioRemainSize = 0;
		  playerControlSM = PLAYER_CONTROL_EndOfFile;
		}
		break;
 8001a88:	e012      	b.n	8001ab0 <wavPlayer_proceed+0xc0>
		  audioRemainSize = 0;
 8001a8a:	4b0e      	ldr	r3, [pc, #56]	; (8001ac4 <wavPlayer_proceed+0xd4>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	601a      	str	r2, [r3, #0]
		  playerControlSM = PLAYER_CONTROL_EndOfFile;
 8001a90:	4b08      	ldr	r3, [pc, #32]	; (8001ab4 <wavPlayer_proceed+0xc4>)
 8001a92:	2203      	movs	r2, #3
 8001a94:	701a      	strb	r2, [r3, #0]
		break;
 8001a96:	e00b      	b.n	8001ab0 <wavPlayer_proceed+0xc0>

	  case PLAYER_CONTROL_EndOfFile:
		wavPlayer_stop();
 8001a98:	f000 f81a 	bl	8001ad0 <wavPlayer_stop>
		wavPlayer_reset();
 8001a9c:	f7ff ff30 	bl	8001900 <wavPlayer_reset>
		is_song_finished = true;
 8001aa0:	4b0a      	ldr	r3, [pc, #40]	; (8001acc <wavPlayer_proceed+0xdc>)
 8001aa2:	2201      	movs	r2, #1
 8001aa4:	701a      	strb	r2, [r3, #0]
		playerControlSM = PLAYER_CONTROL_Idle;
 8001aa6:	4b03      	ldr	r3, [pc, #12]	; (8001ab4 <wavPlayer_proceed+0xc4>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	701a      	strb	r2, [r3, #0]
		break;
 8001aac:	e000      	b.n	8001ab0 <wavPlayer_proceed+0xc0>
		break;
 8001aae:	bf00      	nop
	  }
}
 8001ab0:	bf00      	nop
 8001ab2:	bd80      	pop	{r7, pc}
 8001ab4:	200014d5 	.word	0x200014d5
 8001ab8:	200014d0 	.word	0x200014d0
 8001abc:	200004c8 	.word	0x200004c8
 8001ac0:	20000294 	.word	0x20000294
 8001ac4:	200014c8 	.word	0x200014c8
 8001ac8:	20000cc8 	.word	0x20000cc8
 8001acc:	200014d4 	.word	0x200014d4

08001ad0 <wavPlayer_stop>:

/**
 * @brief WAV stop
 */
void wavPlayer_stop(void)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	af00      	add	r7, sp, #0
  audio_stop();
 8001ad4:	f7ff feea 	bl	80018ac <audio_stop>
  f_close(&wavFile);
 8001ad8:	4803      	ldr	r0, [pc, #12]	; (8001ae8 <wavPlayer_stop+0x18>)
 8001ada:	f00b ffe4 	bl	800daa6 <f_close>
  is_song_finished = true;
 8001ade:	4b03      	ldr	r3, [pc, #12]	; (8001aec <wavPlayer_stop+0x1c>)
 8001ae0:	2201      	movs	r2, #1
 8001ae2:	701a      	strb	r2, [r3, #0]
}
 8001ae4:	bf00      	nop
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	20000294 	.word	0x20000294
 8001aec:	200014d4 	.word	0x200014d4

08001af0 <wavPlayer_pause>:

/**
 * @brief WAV pause
 */
void wavPlayer_pause(void)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	af00      	add	r7, sp, #0
	audio_pause();
 8001af4:	f7ff fee8 	bl	80018c8 <audio_pause>
}
 8001af8:	bf00      	nop
 8001afa:	bd80      	pop	{r7, pc}

08001afc <wavPlayer_resume>:

/**
 * @brief WAV resume
 */
void wavPlayer_resume(void)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	af00      	add	r7, sp, #0
	audio_resume();
 8001b00:	f7ff fef0 	bl	80018e4 <audio_resume>
}
 8001b04:	bf00      	nop
 8001b06:	bd80      	pop	{r7, pc}

08001b08 <wavPlayer_setVolume>:
/**
 * @brief Set the volume for the WAV player
 * @param volume - The target volume to be set
 */
void wavPlayer_setVolume(uint8_t volume)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b082      	sub	sp, #8
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	4603      	mov	r3, r0
 8001b10:	71fb      	strb	r3, [r7, #7]
  CS43_set_volume(volume);
 8001b12:	79fb      	ldrb	r3, [r7, #7]
 8001b14:	4618      	mov	r0, r3
 8001b16:	f7fe fe33 	bl	8000780 <CS43_set_volume>
}
 8001b1a:	bf00      	nop
 8001b1c:	3708      	adds	r7, #8
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
	...

08001b24 <is_wavPlayer_finished_Playing>:

/**
 * @brief isEndofFile reached
 */
bool is_wavPlayer_finished_Playing(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0
  return is_song_finished;
 8001b28:	4b03      	ldr	r3, [pc, #12]	; (8001b38 <is_wavPlayer_finished_Playing+0x14>)
 8001b2a:	781b      	ldrb	r3, [r3, #0]
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b34:	4770      	bx	lr
 8001b36:	bf00      	nop
 8001b38:	200014d4 	.word	0x200014d4

08001b3c <HAL_I2S_TxCpltCallback>:
/**
 * @brief The callback function for the TX completion interrupt
 * @param hi2s - The pointer to the I2S module whose interrupt is triggered
 */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b083      	sub	sp, #12
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == SPI3)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a05      	ldr	r2, [pc, #20]	; (8001b60 <HAL_I2S_TxCpltCallback+0x24>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d102      	bne.n	8001b54 <HAL_I2S_TxCpltCallback+0x18>
  {
	  playerControlSM = PLAYER_CONTROL_HalfBuffer;
 8001b4e:	4b05      	ldr	r3, [pc, #20]	; (8001b64 <HAL_I2S_TxCpltCallback+0x28>)
 8001b50:	2201      	movs	r2, #1
 8001b52:	701a      	strb	r2, [r3, #0]
  }
}
 8001b54:	bf00      	nop
 8001b56:	370c      	adds	r7, #12
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5e:	4770      	bx	lr
 8001b60:	40003c00 	.word	0x40003c00
 8001b64:	200014d5 	.word	0x200014d5

08001b68 <HAL_I2S_TxHalfCpltCallback>:
/**
 * @brief The callback function for the TX half-completion interrupt
 * @param hi2s - The pointer to the I2S module whose interrupt is triggered
 */
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b083      	sub	sp, #12
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == SPI3)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4a05      	ldr	r2, [pc, #20]	; (8001b8c <HAL_I2S_TxHalfCpltCallback+0x24>)
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d102      	bne.n	8001b80 <HAL_I2S_TxHalfCpltCallback+0x18>
  {
	  playerControlSM = PLAYER_CONTROL_FullBuffer;
 8001b7a:	4b05      	ldr	r3, [pc, #20]	; (8001b90 <HAL_I2S_TxHalfCpltCallback+0x28>)
 8001b7c:	2202      	movs	r2, #2
 8001b7e:	701a      	strb	r2, [r3, #0]
  }
}
 8001b80:	bf00      	nop
 8001b82:	370c      	adds	r7, #12
 8001b84:	46bd      	mov	sp, r7
 8001b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8a:	4770      	bx	lr
 8001b8c:	40003c00 	.word	0x40003c00
 8001b90:	200014d5 	.word	0x200014d5

08001b94 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001b94:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001bcc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b98:	480d      	ldr	r0, [pc, #52]	; (8001bd0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001b9a:	490e      	ldr	r1, [pc, #56]	; (8001bd4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001b9c:	4a0e      	ldr	r2, [pc, #56]	; (8001bd8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001b9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ba0:	e002      	b.n	8001ba8 <LoopCopyDataInit>

08001ba2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ba2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ba4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ba6:	3304      	adds	r3, #4

08001ba8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ba8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001baa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bac:	d3f9      	bcc.n	8001ba2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bae:	4a0b      	ldr	r2, [pc, #44]	; (8001bdc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001bb0:	4c0b      	ldr	r4, [pc, #44]	; (8001be0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001bb2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bb4:	e001      	b.n	8001bba <LoopFillZerobss>

08001bb6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bb6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bb8:	3204      	adds	r2, #4

08001bba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bbc:	d3fb      	bcc.n	8001bb6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001bbe:	f7ff fdcd 	bl	800175c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001bc2:	f00c fd17 	bl	800e5f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001bc6:	f7fe ffb3 	bl	8000b30 <main>
  bx  lr    
 8001bca:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001bcc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001bd0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bd4:	200000c0 	.word	0x200000c0
  ldr r2, =_sidata
 8001bd8:	0800f1b0 	.word	0x0800f1b0
  ldr r2, =_sbss
 8001bdc:	200000c0 	.word	0x200000c0
  ldr r4, =_ebss
 8001be0:	20001e38 	.word	0x20001e38

08001be4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001be4:	e7fe      	b.n	8001be4 <ADC_IRQHandler>
	...

08001be8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001bec:	4b0e      	ldr	r3, [pc, #56]	; (8001c28 <HAL_Init+0x40>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4a0d      	ldr	r2, [pc, #52]	; (8001c28 <HAL_Init+0x40>)
 8001bf2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001bf6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001bf8:	4b0b      	ldr	r3, [pc, #44]	; (8001c28 <HAL_Init+0x40>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a0a      	ldr	r2, [pc, #40]	; (8001c28 <HAL_Init+0x40>)
 8001bfe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001c02:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c04:	4b08      	ldr	r3, [pc, #32]	; (8001c28 <HAL_Init+0x40>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4a07      	ldr	r2, [pc, #28]	; (8001c28 <HAL_Init+0x40>)
 8001c0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c0e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c10:	2003      	movs	r0, #3
 8001c12:	f000 f94f 	bl	8001eb4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c16:	2000      	movs	r0, #0
 8001c18:	f000 f808 	bl	8001c2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c1c:	f7ff fb7a 	bl	8001314 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c20:	2300      	movs	r3, #0
}
 8001c22:	4618      	mov	r0, r3
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	40023c00 	.word	0x40023c00

08001c2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b082      	sub	sp, #8
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c34:	4b12      	ldr	r3, [pc, #72]	; (8001c80 <HAL_InitTick+0x54>)
 8001c36:	681a      	ldr	r2, [r3, #0]
 8001c38:	4b12      	ldr	r3, [pc, #72]	; (8001c84 <HAL_InitTick+0x58>)
 8001c3a:	781b      	ldrb	r3, [r3, #0]
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c42:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c46:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f000 f967 	bl	8001f1e <HAL_SYSTICK_Config>
 8001c50:	4603      	mov	r3, r0
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d001      	beq.n	8001c5a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c56:	2301      	movs	r3, #1
 8001c58:	e00e      	b.n	8001c78 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	2b0f      	cmp	r3, #15
 8001c5e:	d80a      	bhi.n	8001c76 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c60:	2200      	movs	r2, #0
 8001c62:	6879      	ldr	r1, [r7, #4]
 8001c64:	f04f 30ff 	mov.w	r0, #4294967295
 8001c68:	f000 f92f 	bl	8001eca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c6c:	4a06      	ldr	r2, [pc, #24]	; (8001c88 <HAL_InitTick+0x5c>)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c72:	2300      	movs	r3, #0
 8001c74:	e000      	b.n	8001c78 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c76:	2301      	movs	r3, #1
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	3708      	adds	r7, #8
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}
 8001c80:	20000030 	.word	0x20000030
 8001c84:	20000038 	.word	0x20000038
 8001c88:	20000034 	.word	0x20000034

08001c8c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c90:	4b06      	ldr	r3, [pc, #24]	; (8001cac <HAL_IncTick+0x20>)
 8001c92:	781b      	ldrb	r3, [r3, #0]
 8001c94:	461a      	mov	r2, r3
 8001c96:	4b06      	ldr	r3, [pc, #24]	; (8001cb0 <HAL_IncTick+0x24>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4413      	add	r3, r2
 8001c9c:	4a04      	ldr	r2, [pc, #16]	; (8001cb0 <HAL_IncTick+0x24>)
 8001c9e:	6013      	str	r3, [r2, #0]
}
 8001ca0:	bf00      	nop
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	20000038 	.word	0x20000038
 8001cb0:	200014d8 	.word	0x200014d8

08001cb4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	af00      	add	r7, sp, #0
  return uwTick;
 8001cb8:	4b03      	ldr	r3, [pc, #12]	; (8001cc8 <HAL_GetTick+0x14>)
 8001cba:	681b      	ldr	r3, [r3, #0]
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc4:	4770      	bx	lr
 8001cc6:	bf00      	nop
 8001cc8:	200014d8 	.word	0x200014d8

08001ccc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b084      	sub	sp, #16
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001cd4:	f7ff ffee 	bl	8001cb4 <HAL_GetTick>
 8001cd8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ce4:	d005      	beq.n	8001cf2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ce6:	4b0a      	ldr	r3, [pc, #40]	; (8001d10 <HAL_Delay+0x44>)
 8001ce8:	781b      	ldrb	r3, [r3, #0]
 8001cea:	461a      	mov	r2, r3
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	4413      	add	r3, r2
 8001cf0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001cf2:	bf00      	nop
 8001cf4:	f7ff ffde 	bl	8001cb4 <HAL_GetTick>
 8001cf8:	4602      	mov	r2, r0
 8001cfa:	68bb      	ldr	r3, [r7, #8]
 8001cfc:	1ad3      	subs	r3, r2, r3
 8001cfe:	68fa      	ldr	r2, [r7, #12]
 8001d00:	429a      	cmp	r2, r3
 8001d02:	d8f7      	bhi.n	8001cf4 <HAL_Delay+0x28>
  {
  }
}
 8001d04:	bf00      	nop
 8001d06:	bf00      	nop
 8001d08:	3710      	adds	r7, #16
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	20000038 	.word	0x20000038

08001d14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b085      	sub	sp, #20
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	f003 0307 	and.w	r3, r3, #7
 8001d22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d24:	4b0c      	ldr	r3, [pc, #48]	; (8001d58 <__NVIC_SetPriorityGrouping+0x44>)
 8001d26:	68db      	ldr	r3, [r3, #12]
 8001d28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d2a:	68ba      	ldr	r2, [r7, #8]
 8001d2c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d30:	4013      	ands	r3, r2
 8001d32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d38:	68bb      	ldr	r3, [r7, #8]
 8001d3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d3c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d46:	4a04      	ldr	r2, [pc, #16]	; (8001d58 <__NVIC_SetPriorityGrouping+0x44>)
 8001d48:	68bb      	ldr	r3, [r7, #8]
 8001d4a:	60d3      	str	r3, [r2, #12]
}
 8001d4c:	bf00      	nop
 8001d4e:	3714      	adds	r7, #20
 8001d50:	46bd      	mov	sp, r7
 8001d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d56:	4770      	bx	lr
 8001d58:	e000ed00 	.word	0xe000ed00

08001d5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d60:	4b04      	ldr	r3, [pc, #16]	; (8001d74 <__NVIC_GetPriorityGrouping+0x18>)
 8001d62:	68db      	ldr	r3, [r3, #12]
 8001d64:	0a1b      	lsrs	r3, r3, #8
 8001d66:	f003 0307 	and.w	r3, r3, #7
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d72:	4770      	bx	lr
 8001d74:	e000ed00 	.word	0xe000ed00

08001d78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	b083      	sub	sp, #12
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	4603      	mov	r3, r0
 8001d80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	db0b      	blt.n	8001da2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d8a:	79fb      	ldrb	r3, [r7, #7]
 8001d8c:	f003 021f 	and.w	r2, r3, #31
 8001d90:	4907      	ldr	r1, [pc, #28]	; (8001db0 <__NVIC_EnableIRQ+0x38>)
 8001d92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d96:	095b      	lsrs	r3, r3, #5
 8001d98:	2001      	movs	r0, #1
 8001d9a:	fa00 f202 	lsl.w	r2, r0, r2
 8001d9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001da2:	bf00      	nop
 8001da4:	370c      	adds	r7, #12
 8001da6:	46bd      	mov	sp, r7
 8001da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dac:	4770      	bx	lr
 8001dae:	bf00      	nop
 8001db0:	e000e100 	.word	0xe000e100

08001db4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b083      	sub	sp, #12
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	4603      	mov	r3, r0
 8001dbc:	6039      	str	r1, [r7, #0]
 8001dbe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	db0a      	blt.n	8001dde <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	b2da      	uxtb	r2, r3
 8001dcc:	490c      	ldr	r1, [pc, #48]	; (8001e00 <__NVIC_SetPriority+0x4c>)
 8001dce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dd2:	0112      	lsls	r2, r2, #4
 8001dd4:	b2d2      	uxtb	r2, r2
 8001dd6:	440b      	add	r3, r1
 8001dd8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ddc:	e00a      	b.n	8001df4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	b2da      	uxtb	r2, r3
 8001de2:	4908      	ldr	r1, [pc, #32]	; (8001e04 <__NVIC_SetPriority+0x50>)
 8001de4:	79fb      	ldrb	r3, [r7, #7]
 8001de6:	f003 030f 	and.w	r3, r3, #15
 8001dea:	3b04      	subs	r3, #4
 8001dec:	0112      	lsls	r2, r2, #4
 8001dee:	b2d2      	uxtb	r2, r2
 8001df0:	440b      	add	r3, r1
 8001df2:	761a      	strb	r2, [r3, #24]
}
 8001df4:	bf00      	nop
 8001df6:	370c      	adds	r7, #12
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfe:	4770      	bx	lr
 8001e00:	e000e100 	.word	0xe000e100
 8001e04:	e000ed00 	.word	0xe000ed00

08001e08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	b089      	sub	sp, #36	; 0x24
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	60f8      	str	r0, [r7, #12]
 8001e10:	60b9      	str	r1, [r7, #8]
 8001e12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	f003 0307 	and.w	r3, r3, #7
 8001e1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e1c:	69fb      	ldr	r3, [r7, #28]
 8001e1e:	f1c3 0307 	rsb	r3, r3, #7
 8001e22:	2b04      	cmp	r3, #4
 8001e24:	bf28      	it	cs
 8001e26:	2304      	movcs	r3, #4
 8001e28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e2a:	69fb      	ldr	r3, [r7, #28]
 8001e2c:	3304      	adds	r3, #4
 8001e2e:	2b06      	cmp	r3, #6
 8001e30:	d902      	bls.n	8001e38 <NVIC_EncodePriority+0x30>
 8001e32:	69fb      	ldr	r3, [r7, #28]
 8001e34:	3b03      	subs	r3, #3
 8001e36:	e000      	b.n	8001e3a <NVIC_EncodePriority+0x32>
 8001e38:	2300      	movs	r3, #0
 8001e3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e3c:	f04f 32ff 	mov.w	r2, #4294967295
 8001e40:	69bb      	ldr	r3, [r7, #24]
 8001e42:	fa02 f303 	lsl.w	r3, r2, r3
 8001e46:	43da      	mvns	r2, r3
 8001e48:	68bb      	ldr	r3, [r7, #8]
 8001e4a:	401a      	ands	r2, r3
 8001e4c:	697b      	ldr	r3, [r7, #20]
 8001e4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e50:	f04f 31ff 	mov.w	r1, #4294967295
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	fa01 f303 	lsl.w	r3, r1, r3
 8001e5a:	43d9      	mvns	r1, r3
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e60:	4313      	orrs	r3, r2
         );
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	3724      	adds	r7, #36	; 0x24
 8001e66:	46bd      	mov	sp, r7
 8001e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6c:	4770      	bx	lr
	...

08001e70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b082      	sub	sp, #8
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	3b01      	subs	r3, #1
 8001e7c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e80:	d301      	bcc.n	8001e86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e82:	2301      	movs	r3, #1
 8001e84:	e00f      	b.n	8001ea6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e86:	4a0a      	ldr	r2, [pc, #40]	; (8001eb0 <SysTick_Config+0x40>)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	3b01      	subs	r3, #1
 8001e8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e8e:	210f      	movs	r1, #15
 8001e90:	f04f 30ff 	mov.w	r0, #4294967295
 8001e94:	f7ff ff8e 	bl	8001db4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e98:	4b05      	ldr	r3, [pc, #20]	; (8001eb0 <SysTick_Config+0x40>)
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e9e:	4b04      	ldr	r3, [pc, #16]	; (8001eb0 <SysTick_Config+0x40>)
 8001ea0:	2207      	movs	r2, #7
 8001ea2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ea4:	2300      	movs	r3, #0
}
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	3708      	adds	r7, #8
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	e000e010 	.word	0xe000e010

08001eb4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b082      	sub	sp, #8
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ebc:	6878      	ldr	r0, [r7, #4]
 8001ebe:	f7ff ff29 	bl	8001d14 <__NVIC_SetPriorityGrouping>
}
 8001ec2:	bf00      	nop
 8001ec4:	3708      	adds	r7, #8
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}

08001eca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001eca:	b580      	push	{r7, lr}
 8001ecc:	b086      	sub	sp, #24
 8001ece:	af00      	add	r7, sp, #0
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	60b9      	str	r1, [r7, #8]
 8001ed4:	607a      	str	r2, [r7, #4]
 8001ed6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001edc:	f7ff ff3e 	bl	8001d5c <__NVIC_GetPriorityGrouping>
 8001ee0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ee2:	687a      	ldr	r2, [r7, #4]
 8001ee4:	68b9      	ldr	r1, [r7, #8]
 8001ee6:	6978      	ldr	r0, [r7, #20]
 8001ee8:	f7ff ff8e 	bl	8001e08 <NVIC_EncodePriority>
 8001eec:	4602      	mov	r2, r0
 8001eee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ef2:	4611      	mov	r1, r2
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f7ff ff5d 	bl	8001db4 <__NVIC_SetPriority>
}
 8001efa:	bf00      	nop
 8001efc:	3718      	adds	r7, #24
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}

08001f02 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f02:	b580      	push	{r7, lr}
 8001f04:	b082      	sub	sp, #8
 8001f06:	af00      	add	r7, sp, #0
 8001f08:	4603      	mov	r3, r0
 8001f0a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f10:	4618      	mov	r0, r3
 8001f12:	f7ff ff31 	bl	8001d78 <__NVIC_EnableIRQ>
}
 8001f16:	bf00      	nop
 8001f18:	3708      	adds	r7, #8
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}

08001f1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f1e:	b580      	push	{r7, lr}
 8001f20:	b082      	sub	sp, #8
 8001f22:	af00      	add	r7, sp, #0
 8001f24:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f26:	6878      	ldr	r0, [r7, #4]
 8001f28:	f7ff ffa2 	bl	8001e70 <SysTick_Config>
 8001f2c:	4603      	mov	r3, r0
}
 8001f2e:	4618      	mov	r0, r3
 8001f30:	3708      	adds	r7, #8
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}

08001f36 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8001f36:	b580      	push	{r7, lr}
 8001f38:	b082      	sub	sp, #8
 8001f3a:	af00      	add	r7, sp, #0
 8001f3c:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d101      	bne.n	8001f48 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8001f44:	2301      	movs	r3, #1
 8001f46:	e014      	b.n	8001f72 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	791b      	ldrb	r3, [r3, #4]
 8001f4c:	b2db      	uxtb	r3, r3
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d105      	bne.n	8001f5e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2200      	movs	r2, #0
 8001f56:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8001f58:	6878      	ldr	r0, [r7, #4]
 8001f5a:	f7ff fa03 	bl	8001364 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	2202      	movs	r2, #2
 8001f62:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2200      	movs	r2, #0
 8001f68:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2201      	movs	r2, #1
 8001f6e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8001f70:	2300      	movs	r3, #0
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	3708      	adds	r7, #8
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}

08001f7a <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8001f7a:	b480      	push	{r7}
 8001f7c:	b087      	sub	sp, #28
 8001f7e:	af00      	add	r7, sp, #0
 8001f80:	60f8      	str	r0, [r7, #12]
 8001f82:	60b9      	str	r1, [r7, #8]
 8001f84:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	795b      	ldrb	r3, [r3, #5]
 8001f8a:	2b01      	cmp	r3, #1
 8001f8c:	d101      	bne.n	8001f92 <HAL_DAC_ConfigChannel+0x18>
 8001f8e:	2302      	movs	r3, #2
 8001f90:	e03c      	b.n	800200c <HAL_DAC_ConfigChannel+0x92>
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	2201      	movs	r2, #1
 8001f96:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	2202      	movs	r2, #2
 8001f9c:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	f003 0310 	and.w	r3, r3, #16
 8001fac:	f640 72fe 	movw	r2, #4094	; 0xffe
 8001fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb4:	43db      	mvns	r3, r3
 8001fb6:	697a      	ldr	r2, [r7, #20]
 8001fb8:	4013      	ands	r3, r2
 8001fba:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8001fbc:	68bb      	ldr	r3, [r7, #8]
 8001fbe:	681a      	ldr	r2, [r3, #0]
 8001fc0:	68bb      	ldr	r3, [r7, #8]
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	4313      	orrs	r3, r2
 8001fc6:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	f003 0310 	and.w	r3, r3, #16
 8001fce:	693a      	ldr	r2, [r7, #16]
 8001fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd4:	697a      	ldr	r2, [r7, #20]
 8001fd6:	4313      	orrs	r3, r2
 8001fd8:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	697a      	ldr	r2, [r7, #20]
 8001fe0:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	6819      	ldr	r1, [r3, #0]
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	f003 0310 	and.w	r3, r3, #16
 8001fee:	22c0      	movs	r2, #192	; 0xc0
 8001ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff4:	43da      	mvns	r2, r3
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	400a      	ands	r2, r1
 8001ffc:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	2201      	movs	r2, #1
 8002002:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	2200      	movs	r2, #0
 8002008:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800200a:	2300      	movs	r3, #0
}
 800200c:	4618      	mov	r0, r3
 800200e:	371c      	adds	r7, #28
 8002010:	46bd      	mov	sp, r7
 8002012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002016:	4770      	bx	lr

08002018 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b086      	sub	sp, #24
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002020:	2300      	movs	r3, #0
 8002022:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002024:	f7ff fe46 	bl	8001cb4 <HAL_GetTick>
 8002028:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2b00      	cmp	r3, #0
 800202e:	d101      	bne.n	8002034 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002030:	2301      	movs	r3, #1
 8002032:	e099      	b.n	8002168 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2202      	movs	r2, #2
 8002038:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2200      	movs	r2, #0
 8002040:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	681a      	ldr	r2, [r3, #0]
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f022 0201 	bic.w	r2, r2, #1
 8002052:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002054:	e00f      	b.n	8002076 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002056:	f7ff fe2d 	bl	8001cb4 <HAL_GetTick>
 800205a:	4602      	mov	r2, r0
 800205c:	693b      	ldr	r3, [r7, #16]
 800205e:	1ad3      	subs	r3, r2, r3
 8002060:	2b05      	cmp	r3, #5
 8002062:	d908      	bls.n	8002076 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2220      	movs	r2, #32
 8002068:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	2203      	movs	r2, #3
 800206e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002072:	2303      	movs	r3, #3
 8002074:	e078      	b.n	8002168 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f003 0301 	and.w	r3, r3, #1
 8002080:	2b00      	cmp	r3, #0
 8002082:	d1e8      	bne.n	8002056 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800208c:	697a      	ldr	r2, [r7, #20]
 800208e:	4b38      	ldr	r3, [pc, #224]	; (8002170 <HAL_DMA_Init+0x158>)
 8002090:	4013      	ands	r3, r2
 8002092:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	685a      	ldr	r2, [r3, #4]
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	689b      	ldr	r3, [r3, #8]
 800209c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80020a2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	691b      	ldr	r3, [r3, #16]
 80020a8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80020ae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	699b      	ldr	r3, [r3, #24]
 80020b4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80020ba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6a1b      	ldr	r3, [r3, #32]
 80020c0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80020c2:	697a      	ldr	r2, [r7, #20]
 80020c4:	4313      	orrs	r3, r2
 80020c6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020cc:	2b04      	cmp	r3, #4
 80020ce:	d107      	bne.n	80020e0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020d8:	4313      	orrs	r3, r2
 80020da:	697a      	ldr	r2, [r7, #20]
 80020dc:	4313      	orrs	r3, r2
 80020de:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	697a      	ldr	r2, [r7, #20]
 80020e6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	695b      	ldr	r3, [r3, #20]
 80020ee:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80020f0:	697b      	ldr	r3, [r7, #20]
 80020f2:	f023 0307 	bic.w	r3, r3, #7
 80020f6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020fc:	697a      	ldr	r2, [r7, #20]
 80020fe:	4313      	orrs	r3, r2
 8002100:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002106:	2b04      	cmp	r3, #4
 8002108:	d117      	bne.n	800213a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800210e:	697a      	ldr	r2, [r7, #20]
 8002110:	4313      	orrs	r3, r2
 8002112:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002118:	2b00      	cmp	r3, #0
 800211a:	d00e      	beq.n	800213a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800211c:	6878      	ldr	r0, [r7, #4]
 800211e:	f000 fadf 	bl	80026e0 <DMA_CheckFifoParam>
 8002122:	4603      	mov	r3, r0
 8002124:	2b00      	cmp	r3, #0
 8002126:	d008      	beq.n	800213a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2240      	movs	r2, #64	; 0x40
 800212c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2201      	movs	r2, #1
 8002132:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002136:	2301      	movs	r3, #1
 8002138:	e016      	b.n	8002168 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	697a      	ldr	r2, [r7, #20]
 8002140:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002142:	6878      	ldr	r0, [r7, #4]
 8002144:	f000 fa96 	bl	8002674 <DMA_CalcBaseAndBitshift>
 8002148:	4603      	mov	r3, r0
 800214a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002150:	223f      	movs	r2, #63	; 0x3f
 8002152:	409a      	lsls	r2, r3
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2200      	movs	r2, #0
 800215c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2201      	movs	r2, #1
 8002162:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002166:	2300      	movs	r3, #0
}
 8002168:	4618      	mov	r0, r3
 800216a:	3718      	adds	r7, #24
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}
 8002170:	f010803f 	.word	0xf010803f

08002174 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b086      	sub	sp, #24
 8002178:	af00      	add	r7, sp, #0
 800217a:	60f8      	str	r0, [r7, #12]
 800217c:	60b9      	str	r1, [r7, #8]
 800217e:	607a      	str	r2, [r7, #4]
 8002180:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002182:	2300      	movs	r3, #0
 8002184:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800218a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002192:	2b01      	cmp	r3, #1
 8002194:	d101      	bne.n	800219a <HAL_DMA_Start_IT+0x26>
 8002196:	2302      	movs	r3, #2
 8002198:	e040      	b.n	800221c <HAL_DMA_Start_IT+0xa8>
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	2201      	movs	r2, #1
 800219e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80021a8:	b2db      	uxtb	r3, r3
 80021aa:	2b01      	cmp	r3, #1
 80021ac:	d12f      	bne.n	800220e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	2202      	movs	r2, #2
 80021b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	2200      	movs	r2, #0
 80021ba:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	687a      	ldr	r2, [r7, #4]
 80021c0:	68b9      	ldr	r1, [r7, #8]
 80021c2:	68f8      	ldr	r0, [r7, #12]
 80021c4:	f000 fa28 	bl	8002618 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021cc:	223f      	movs	r2, #63	; 0x3f
 80021ce:	409a      	lsls	r2, r3
 80021d0:	693b      	ldr	r3, [r7, #16]
 80021d2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	681a      	ldr	r2, [r3, #0]
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f042 0216 	orr.w	r2, r2, #22
 80021e2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d007      	beq.n	80021fc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	681a      	ldr	r2, [r3, #0]
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f042 0208 	orr.w	r2, r2, #8
 80021fa:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	681a      	ldr	r2, [r3, #0]
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f042 0201 	orr.w	r2, r2, #1
 800220a:	601a      	str	r2, [r3, #0]
 800220c:	e005      	b.n	800221a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	2200      	movs	r2, #0
 8002212:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002216:	2302      	movs	r3, #2
 8002218:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800221a:	7dfb      	ldrb	r3, [r7, #23]
}
 800221c:	4618      	mov	r0, r3
 800221e:	3718      	adds	r7, #24
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}

08002224 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b084      	sub	sp, #16
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002230:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002232:	f7ff fd3f 	bl	8001cb4 <HAL_GetTick>
 8002236:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800223e:	b2db      	uxtb	r3, r3
 8002240:	2b02      	cmp	r3, #2
 8002242:	d008      	beq.n	8002256 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2280      	movs	r2, #128	; 0x80
 8002248:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2200      	movs	r2, #0
 800224e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002252:	2301      	movs	r3, #1
 8002254:	e052      	b.n	80022fc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f022 0216 	bic.w	r2, r2, #22
 8002264:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	695a      	ldr	r2, [r3, #20]
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002274:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800227a:	2b00      	cmp	r3, #0
 800227c:	d103      	bne.n	8002286 <HAL_DMA_Abort+0x62>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002282:	2b00      	cmp	r3, #0
 8002284:	d007      	beq.n	8002296 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	681a      	ldr	r2, [r3, #0]
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f022 0208 	bic.w	r2, r2, #8
 8002294:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	681a      	ldr	r2, [r3, #0]
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f022 0201 	bic.w	r2, r2, #1
 80022a4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80022a6:	e013      	b.n	80022d0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80022a8:	f7ff fd04 	bl	8001cb4 <HAL_GetTick>
 80022ac:	4602      	mov	r2, r0
 80022ae:	68bb      	ldr	r3, [r7, #8]
 80022b0:	1ad3      	subs	r3, r2, r3
 80022b2:	2b05      	cmp	r3, #5
 80022b4:	d90c      	bls.n	80022d0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2220      	movs	r2, #32
 80022ba:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2203      	movs	r2, #3
 80022c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2200      	movs	r2, #0
 80022c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80022cc:	2303      	movs	r3, #3
 80022ce:	e015      	b.n	80022fc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f003 0301 	and.w	r3, r3, #1
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d1e4      	bne.n	80022a8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022e2:	223f      	movs	r2, #63	; 0x3f
 80022e4:	409a      	lsls	r2, r3
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	2201      	movs	r2, #1
 80022ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2200      	movs	r2, #0
 80022f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80022fa:	2300      	movs	r3, #0
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	3710      	adds	r7, #16
 8002300:	46bd      	mov	sp, r7
 8002302:	bd80      	pop	{r7, pc}

08002304 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b086      	sub	sp, #24
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800230c:	2300      	movs	r3, #0
 800230e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002310:	4b8e      	ldr	r3, [pc, #568]	; (800254c <HAL_DMA_IRQHandler+0x248>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4a8e      	ldr	r2, [pc, #568]	; (8002550 <HAL_DMA_IRQHandler+0x24c>)
 8002316:	fba2 2303 	umull	r2, r3, r2, r3
 800231a:	0a9b      	lsrs	r3, r3, #10
 800231c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002322:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002324:	693b      	ldr	r3, [r7, #16]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800232e:	2208      	movs	r2, #8
 8002330:	409a      	lsls	r2, r3
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	4013      	ands	r3, r2
 8002336:	2b00      	cmp	r3, #0
 8002338:	d01a      	beq.n	8002370 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f003 0304 	and.w	r3, r3, #4
 8002344:	2b00      	cmp	r3, #0
 8002346:	d013      	beq.n	8002370 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	681a      	ldr	r2, [r3, #0]
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f022 0204 	bic.w	r2, r2, #4
 8002356:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800235c:	2208      	movs	r2, #8
 800235e:	409a      	lsls	r2, r3
 8002360:	693b      	ldr	r3, [r7, #16]
 8002362:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002368:	f043 0201 	orr.w	r2, r3, #1
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002374:	2201      	movs	r2, #1
 8002376:	409a      	lsls	r2, r3
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	4013      	ands	r3, r2
 800237c:	2b00      	cmp	r3, #0
 800237e:	d012      	beq.n	80023a6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	695b      	ldr	r3, [r3, #20]
 8002386:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800238a:	2b00      	cmp	r3, #0
 800238c:	d00b      	beq.n	80023a6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002392:	2201      	movs	r2, #1
 8002394:	409a      	lsls	r2, r3
 8002396:	693b      	ldr	r3, [r7, #16]
 8002398:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800239e:	f043 0202 	orr.w	r2, r3, #2
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023aa:	2204      	movs	r2, #4
 80023ac:	409a      	lsls	r2, r3
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	4013      	ands	r3, r2
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d012      	beq.n	80023dc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f003 0302 	and.w	r3, r3, #2
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d00b      	beq.n	80023dc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023c8:	2204      	movs	r2, #4
 80023ca:	409a      	lsls	r2, r3
 80023cc:	693b      	ldr	r3, [r7, #16]
 80023ce:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023d4:	f043 0204 	orr.w	r2, r3, #4
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023e0:	2210      	movs	r2, #16
 80023e2:	409a      	lsls	r2, r3
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	4013      	ands	r3, r2
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d043      	beq.n	8002474 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f003 0308 	and.w	r3, r3, #8
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d03c      	beq.n	8002474 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023fe:	2210      	movs	r2, #16
 8002400:	409a      	lsls	r2, r3
 8002402:	693b      	ldr	r3, [r7, #16]
 8002404:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002410:	2b00      	cmp	r3, #0
 8002412:	d018      	beq.n	8002446 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800241e:	2b00      	cmp	r3, #0
 8002420:	d108      	bne.n	8002434 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002426:	2b00      	cmp	r3, #0
 8002428:	d024      	beq.n	8002474 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800242e:	6878      	ldr	r0, [r7, #4]
 8002430:	4798      	blx	r3
 8002432:	e01f      	b.n	8002474 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002438:	2b00      	cmp	r3, #0
 800243a:	d01b      	beq.n	8002474 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002440:	6878      	ldr	r0, [r7, #4]
 8002442:	4798      	blx	r3
 8002444:	e016      	b.n	8002474 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002450:	2b00      	cmp	r3, #0
 8002452:	d107      	bne.n	8002464 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	681a      	ldr	r2, [r3, #0]
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f022 0208 	bic.w	r2, r2, #8
 8002462:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002468:	2b00      	cmp	r3, #0
 800246a:	d003      	beq.n	8002474 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002470:	6878      	ldr	r0, [r7, #4]
 8002472:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002478:	2220      	movs	r2, #32
 800247a:	409a      	lsls	r2, r3
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	4013      	ands	r3, r2
 8002480:	2b00      	cmp	r3, #0
 8002482:	f000 808f 	beq.w	80025a4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f003 0310 	and.w	r3, r3, #16
 8002490:	2b00      	cmp	r3, #0
 8002492:	f000 8087 	beq.w	80025a4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800249a:	2220      	movs	r2, #32
 800249c:	409a      	lsls	r2, r3
 800249e:	693b      	ldr	r3, [r7, #16]
 80024a0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80024a8:	b2db      	uxtb	r3, r3
 80024aa:	2b05      	cmp	r3, #5
 80024ac:	d136      	bne.n	800251c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	681a      	ldr	r2, [r3, #0]
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f022 0216 	bic.w	r2, r2, #22
 80024bc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	695a      	ldr	r2, [r3, #20]
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80024cc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d103      	bne.n	80024de <HAL_DMA_IRQHandler+0x1da>
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d007      	beq.n	80024ee <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	681a      	ldr	r2, [r3, #0]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f022 0208 	bic.w	r2, r2, #8
 80024ec:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024f2:	223f      	movs	r2, #63	; 0x3f
 80024f4:	409a      	lsls	r2, r3
 80024f6:	693b      	ldr	r3, [r7, #16]
 80024f8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2201      	movs	r2, #1
 80024fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2200      	movs	r2, #0
 8002506:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800250e:	2b00      	cmp	r3, #0
 8002510:	d07e      	beq.n	8002610 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002516:	6878      	ldr	r0, [r7, #4]
 8002518:	4798      	blx	r3
        }
        return;
 800251a:	e079      	b.n	8002610 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002526:	2b00      	cmp	r3, #0
 8002528:	d01d      	beq.n	8002566 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002534:	2b00      	cmp	r3, #0
 8002536:	d10d      	bne.n	8002554 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800253c:	2b00      	cmp	r3, #0
 800253e:	d031      	beq.n	80025a4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002544:	6878      	ldr	r0, [r7, #4]
 8002546:	4798      	blx	r3
 8002548:	e02c      	b.n	80025a4 <HAL_DMA_IRQHandler+0x2a0>
 800254a:	bf00      	nop
 800254c:	20000030 	.word	0x20000030
 8002550:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002558:	2b00      	cmp	r3, #0
 800255a:	d023      	beq.n	80025a4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002560:	6878      	ldr	r0, [r7, #4]
 8002562:	4798      	blx	r3
 8002564:	e01e      	b.n	80025a4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002570:	2b00      	cmp	r3, #0
 8002572:	d10f      	bne.n	8002594 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	681a      	ldr	r2, [r3, #0]
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f022 0210 	bic.w	r2, r2, #16
 8002582:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2201      	movs	r2, #1
 8002588:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2200      	movs	r2, #0
 8002590:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002598:	2b00      	cmp	r3, #0
 800259a:	d003      	beq.n	80025a4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025a0:	6878      	ldr	r0, [r7, #4]
 80025a2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d032      	beq.n	8002612 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025b0:	f003 0301 	and.w	r3, r3, #1
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d022      	beq.n	80025fe <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2205      	movs	r2, #5
 80025bc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	681a      	ldr	r2, [r3, #0]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f022 0201 	bic.w	r2, r2, #1
 80025ce:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	3301      	adds	r3, #1
 80025d4:	60bb      	str	r3, [r7, #8]
 80025d6:	697a      	ldr	r2, [r7, #20]
 80025d8:	429a      	cmp	r2, r3
 80025da:	d307      	bcc.n	80025ec <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f003 0301 	and.w	r3, r3, #1
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d1f2      	bne.n	80025d0 <HAL_DMA_IRQHandler+0x2cc>
 80025ea:	e000      	b.n	80025ee <HAL_DMA_IRQHandler+0x2ea>
          break;
 80025ec:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	2201      	movs	r2, #1
 80025f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	2200      	movs	r2, #0
 80025fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002602:	2b00      	cmp	r3, #0
 8002604:	d005      	beq.n	8002612 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800260a:	6878      	ldr	r0, [r7, #4]
 800260c:	4798      	blx	r3
 800260e:	e000      	b.n	8002612 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002610:	bf00      	nop
    }
  }
}
 8002612:	3718      	adds	r7, #24
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}

08002618 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002618:	b480      	push	{r7}
 800261a:	b085      	sub	sp, #20
 800261c:	af00      	add	r7, sp, #0
 800261e:	60f8      	str	r0, [r7, #12]
 8002620:	60b9      	str	r1, [r7, #8]
 8002622:	607a      	str	r2, [r7, #4]
 8002624:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	681a      	ldr	r2, [r3, #0]
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002634:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	683a      	ldr	r2, [r7, #0]
 800263c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	689b      	ldr	r3, [r3, #8]
 8002642:	2b40      	cmp	r3, #64	; 0x40
 8002644:	d108      	bne.n	8002658 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	687a      	ldr	r2, [r7, #4]
 800264c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	68ba      	ldr	r2, [r7, #8]
 8002654:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002656:	e007      	b.n	8002668 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	68ba      	ldr	r2, [r7, #8]
 800265e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	687a      	ldr	r2, [r7, #4]
 8002666:	60da      	str	r2, [r3, #12]
}
 8002668:	bf00      	nop
 800266a:	3714      	adds	r7, #20
 800266c:	46bd      	mov	sp, r7
 800266e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002672:	4770      	bx	lr

08002674 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002674:	b480      	push	{r7}
 8002676:	b085      	sub	sp, #20
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	b2db      	uxtb	r3, r3
 8002682:	3b10      	subs	r3, #16
 8002684:	4a14      	ldr	r2, [pc, #80]	; (80026d8 <DMA_CalcBaseAndBitshift+0x64>)
 8002686:	fba2 2303 	umull	r2, r3, r2, r3
 800268a:	091b      	lsrs	r3, r3, #4
 800268c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800268e:	4a13      	ldr	r2, [pc, #76]	; (80026dc <DMA_CalcBaseAndBitshift+0x68>)
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	4413      	add	r3, r2
 8002694:	781b      	ldrb	r3, [r3, #0]
 8002696:	461a      	mov	r2, r3
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	2b03      	cmp	r3, #3
 80026a0:	d909      	bls.n	80026b6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80026aa:	f023 0303 	bic.w	r3, r3, #3
 80026ae:	1d1a      	adds	r2, r3, #4
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	659a      	str	r2, [r3, #88]	; 0x58
 80026b4:	e007      	b.n	80026c6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80026be:	f023 0303 	bic.w	r3, r3, #3
 80026c2:	687a      	ldr	r2, [r7, #4]
 80026c4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80026ca:	4618      	mov	r0, r3
 80026cc:	3714      	adds	r7, #20
 80026ce:	46bd      	mov	sp, r7
 80026d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d4:	4770      	bx	lr
 80026d6:	bf00      	nop
 80026d8:	aaaaaaab 	.word	0xaaaaaaab
 80026dc:	0800f0d0 	.word	0x0800f0d0

080026e0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b085      	sub	sp, #20
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80026e8:	2300      	movs	r3, #0
 80026ea:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026f0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	699b      	ldr	r3, [r3, #24]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d11f      	bne.n	800273a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	2b03      	cmp	r3, #3
 80026fe:	d856      	bhi.n	80027ae <DMA_CheckFifoParam+0xce>
 8002700:	a201      	add	r2, pc, #4	; (adr r2, 8002708 <DMA_CheckFifoParam+0x28>)
 8002702:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002706:	bf00      	nop
 8002708:	08002719 	.word	0x08002719
 800270c:	0800272b 	.word	0x0800272b
 8002710:	08002719 	.word	0x08002719
 8002714:	080027af 	.word	0x080027af
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800271c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002720:	2b00      	cmp	r3, #0
 8002722:	d046      	beq.n	80027b2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002724:	2301      	movs	r3, #1
 8002726:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002728:	e043      	b.n	80027b2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800272e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002732:	d140      	bne.n	80027b6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002734:	2301      	movs	r3, #1
 8002736:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002738:	e03d      	b.n	80027b6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	699b      	ldr	r3, [r3, #24]
 800273e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002742:	d121      	bne.n	8002788 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002744:	68bb      	ldr	r3, [r7, #8]
 8002746:	2b03      	cmp	r3, #3
 8002748:	d837      	bhi.n	80027ba <DMA_CheckFifoParam+0xda>
 800274a:	a201      	add	r2, pc, #4	; (adr r2, 8002750 <DMA_CheckFifoParam+0x70>)
 800274c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002750:	08002761 	.word	0x08002761
 8002754:	08002767 	.word	0x08002767
 8002758:	08002761 	.word	0x08002761
 800275c:	08002779 	.word	0x08002779
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002760:	2301      	movs	r3, #1
 8002762:	73fb      	strb	r3, [r7, #15]
      break;
 8002764:	e030      	b.n	80027c8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800276a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800276e:	2b00      	cmp	r3, #0
 8002770:	d025      	beq.n	80027be <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002772:	2301      	movs	r3, #1
 8002774:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002776:	e022      	b.n	80027be <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800277c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002780:	d11f      	bne.n	80027c2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002782:	2301      	movs	r3, #1
 8002784:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002786:	e01c      	b.n	80027c2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002788:	68bb      	ldr	r3, [r7, #8]
 800278a:	2b02      	cmp	r3, #2
 800278c:	d903      	bls.n	8002796 <DMA_CheckFifoParam+0xb6>
 800278e:	68bb      	ldr	r3, [r7, #8]
 8002790:	2b03      	cmp	r3, #3
 8002792:	d003      	beq.n	800279c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002794:	e018      	b.n	80027c8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002796:	2301      	movs	r3, #1
 8002798:	73fb      	strb	r3, [r7, #15]
      break;
 800279a:	e015      	b.n	80027c8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027a0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d00e      	beq.n	80027c6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80027a8:	2301      	movs	r3, #1
 80027aa:	73fb      	strb	r3, [r7, #15]
      break;
 80027ac:	e00b      	b.n	80027c6 <DMA_CheckFifoParam+0xe6>
      break;
 80027ae:	bf00      	nop
 80027b0:	e00a      	b.n	80027c8 <DMA_CheckFifoParam+0xe8>
      break;
 80027b2:	bf00      	nop
 80027b4:	e008      	b.n	80027c8 <DMA_CheckFifoParam+0xe8>
      break;
 80027b6:	bf00      	nop
 80027b8:	e006      	b.n	80027c8 <DMA_CheckFifoParam+0xe8>
      break;
 80027ba:	bf00      	nop
 80027bc:	e004      	b.n	80027c8 <DMA_CheckFifoParam+0xe8>
      break;
 80027be:	bf00      	nop
 80027c0:	e002      	b.n	80027c8 <DMA_CheckFifoParam+0xe8>
      break;   
 80027c2:	bf00      	nop
 80027c4:	e000      	b.n	80027c8 <DMA_CheckFifoParam+0xe8>
      break;
 80027c6:	bf00      	nop
    }
  } 
  
  return status; 
 80027c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80027ca:	4618      	mov	r0, r3
 80027cc:	3714      	adds	r7, #20
 80027ce:	46bd      	mov	sp, r7
 80027d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d4:	4770      	bx	lr
 80027d6:	bf00      	nop

080027d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80027d8:	b480      	push	{r7}
 80027da:	b089      	sub	sp, #36	; 0x24
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
 80027e0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80027e2:	2300      	movs	r3, #0
 80027e4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80027e6:	2300      	movs	r3, #0
 80027e8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80027ea:	2300      	movs	r3, #0
 80027ec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80027ee:	2300      	movs	r3, #0
 80027f0:	61fb      	str	r3, [r7, #28]
 80027f2:	e16b      	b.n	8002acc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80027f4:	2201      	movs	r2, #1
 80027f6:	69fb      	ldr	r3, [r7, #28]
 80027f8:	fa02 f303 	lsl.w	r3, r2, r3
 80027fc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	697a      	ldr	r2, [r7, #20]
 8002804:	4013      	ands	r3, r2
 8002806:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002808:	693a      	ldr	r2, [r7, #16]
 800280a:	697b      	ldr	r3, [r7, #20]
 800280c:	429a      	cmp	r2, r3
 800280e:	f040 815a 	bne.w	8002ac6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	f003 0303 	and.w	r3, r3, #3
 800281a:	2b01      	cmp	r3, #1
 800281c:	d005      	beq.n	800282a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002826:	2b02      	cmp	r3, #2
 8002828:	d130      	bne.n	800288c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	689b      	ldr	r3, [r3, #8]
 800282e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002830:	69fb      	ldr	r3, [r7, #28]
 8002832:	005b      	lsls	r3, r3, #1
 8002834:	2203      	movs	r2, #3
 8002836:	fa02 f303 	lsl.w	r3, r2, r3
 800283a:	43db      	mvns	r3, r3
 800283c:	69ba      	ldr	r2, [r7, #24]
 800283e:	4013      	ands	r3, r2
 8002840:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	68da      	ldr	r2, [r3, #12]
 8002846:	69fb      	ldr	r3, [r7, #28]
 8002848:	005b      	lsls	r3, r3, #1
 800284a:	fa02 f303 	lsl.w	r3, r2, r3
 800284e:	69ba      	ldr	r2, [r7, #24]
 8002850:	4313      	orrs	r3, r2
 8002852:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	69ba      	ldr	r2, [r7, #24]
 8002858:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002860:	2201      	movs	r2, #1
 8002862:	69fb      	ldr	r3, [r7, #28]
 8002864:	fa02 f303 	lsl.w	r3, r2, r3
 8002868:	43db      	mvns	r3, r3
 800286a:	69ba      	ldr	r2, [r7, #24]
 800286c:	4013      	ands	r3, r2
 800286e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	091b      	lsrs	r3, r3, #4
 8002876:	f003 0201 	and.w	r2, r3, #1
 800287a:	69fb      	ldr	r3, [r7, #28]
 800287c:	fa02 f303 	lsl.w	r3, r2, r3
 8002880:	69ba      	ldr	r2, [r7, #24]
 8002882:	4313      	orrs	r3, r2
 8002884:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	69ba      	ldr	r2, [r7, #24]
 800288a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	f003 0303 	and.w	r3, r3, #3
 8002894:	2b03      	cmp	r3, #3
 8002896:	d017      	beq.n	80028c8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	68db      	ldr	r3, [r3, #12]
 800289c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800289e:	69fb      	ldr	r3, [r7, #28]
 80028a0:	005b      	lsls	r3, r3, #1
 80028a2:	2203      	movs	r2, #3
 80028a4:	fa02 f303 	lsl.w	r3, r2, r3
 80028a8:	43db      	mvns	r3, r3
 80028aa:	69ba      	ldr	r2, [r7, #24]
 80028ac:	4013      	ands	r3, r2
 80028ae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	689a      	ldr	r2, [r3, #8]
 80028b4:	69fb      	ldr	r3, [r7, #28]
 80028b6:	005b      	lsls	r3, r3, #1
 80028b8:	fa02 f303 	lsl.w	r3, r2, r3
 80028bc:	69ba      	ldr	r2, [r7, #24]
 80028be:	4313      	orrs	r3, r2
 80028c0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	69ba      	ldr	r2, [r7, #24]
 80028c6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	f003 0303 	and.w	r3, r3, #3
 80028d0:	2b02      	cmp	r3, #2
 80028d2:	d123      	bne.n	800291c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80028d4:	69fb      	ldr	r3, [r7, #28]
 80028d6:	08da      	lsrs	r2, r3, #3
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	3208      	adds	r2, #8
 80028dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80028e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80028e2:	69fb      	ldr	r3, [r7, #28]
 80028e4:	f003 0307 	and.w	r3, r3, #7
 80028e8:	009b      	lsls	r3, r3, #2
 80028ea:	220f      	movs	r2, #15
 80028ec:	fa02 f303 	lsl.w	r3, r2, r3
 80028f0:	43db      	mvns	r3, r3
 80028f2:	69ba      	ldr	r2, [r7, #24]
 80028f4:	4013      	ands	r3, r2
 80028f6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	691a      	ldr	r2, [r3, #16]
 80028fc:	69fb      	ldr	r3, [r7, #28]
 80028fe:	f003 0307 	and.w	r3, r3, #7
 8002902:	009b      	lsls	r3, r3, #2
 8002904:	fa02 f303 	lsl.w	r3, r2, r3
 8002908:	69ba      	ldr	r2, [r7, #24]
 800290a:	4313      	orrs	r3, r2
 800290c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800290e:	69fb      	ldr	r3, [r7, #28]
 8002910:	08da      	lsrs	r2, r3, #3
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	3208      	adds	r2, #8
 8002916:	69b9      	ldr	r1, [r7, #24]
 8002918:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002922:	69fb      	ldr	r3, [r7, #28]
 8002924:	005b      	lsls	r3, r3, #1
 8002926:	2203      	movs	r2, #3
 8002928:	fa02 f303 	lsl.w	r3, r2, r3
 800292c:	43db      	mvns	r3, r3
 800292e:	69ba      	ldr	r2, [r7, #24]
 8002930:	4013      	ands	r3, r2
 8002932:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	f003 0203 	and.w	r2, r3, #3
 800293c:	69fb      	ldr	r3, [r7, #28]
 800293e:	005b      	lsls	r3, r3, #1
 8002940:	fa02 f303 	lsl.w	r3, r2, r3
 8002944:	69ba      	ldr	r2, [r7, #24]
 8002946:	4313      	orrs	r3, r2
 8002948:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	69ba      	ldr	r2, [r7, #24]
 800294e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002958:	2b00      	cmp	r3, #0
 800295a:	f000 80b4 	beq.w	8002ac6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800295e:	2300      	movs	r3, #0
 8002960:	60fb      	str	r3, [r7, #12]
 8002962:	4b60      	ldr	r3, [pc, #384]	; (8002ae4 <HAL_GPIO_Init+0x30c>)
 8002964:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002966:	4a5f      	ldr	r2, [pc, #380]	; (8002ae4 <HAL_GPIO_Init+0x30c>)
 8002968:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800296c:	6453      	str	r3, [r2, #68]	; 0x44
 800296e:	4b5d      	ldr	r3, [pc, #372]	; (8002ae4 <HAL_GPIO_Init+0x30c>)
 8002970:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002972:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002976:	60fb      	str	r3, [r7, #12]
 8002978:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800297a:	4a5b      	ldr	r2, [pc, #364]	; (8002ae8 <HAL_GPIO_Init+0x310>)
 800297c:	69fb      	ldr	r3, [r7, #28]
 800297e:	089b      	lsrs	r3, r3, #2
 8002980:	3302      	adds	r3, #2
 8002982:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002986:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002988:	69fb      	ldr	r3, [r7, #28]
 800298a:	f003 0303 	and.w	r3, r3, #3
 800298e:	009b      	lsls	r3, r3, #2
 8002990:	220f      	movs	r2, #15
 8002992:	fa02 f303 	lsl.w	r3, r2, r3
 8002996:	43db      	mvns	r3, r3
 8002998:	69ba      	ldr	r2, [r7, #24]
 800299a:	4013      	ands	r3, r2
 800299c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	4a52      	ldr	r2, [pc, #328]	; (8002aec <HAL_GPIO_Init+0x314>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d02b      	beq.n	80029fe <HAL_GPIO_Init+0x226>
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	4a51      	ldr	r2, [pc, #324]	; (8002af0 <HAL_GPIO_Init+0x318>)
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d025      	beq.n	80029fa <HAL_GPIO_Init+0x222>
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	4a50      	ldr	r2, [pc, #320]	; (8002af4 <HAL_GPIO_Init+0x31c>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d01f      	beq.n	80029f6 <HAL_GPIO_Init+0x21e>
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	4a4f      	ldr	r2, [pc, #316]	; (8002af8 <HAL_GPIO_Init+0x320>)
 80029ba:	4293      	cmp	r3, r2
 80029bc:	d019      	beq.n	80029f2 <HAL_GPIO_Init+0x21a>
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	4a4e      	ldr	r2, [pc, #312]	; (8002afc <HAL_GPIO_Init+0x324>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d013      	beq.n	80029ee <HAL_GPIO_Init+0x216>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	4a4d      	ldr	r2, [pc, #308]	; (8002b00 <HAL_GPIO_Init+0x328>)
 80029ca:	4293      	cmp	r3, r2
 80029cc:	d00d      	beq.n	80029ea <HAL_GPIO_Init+0x212>
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	4a4c      	ldr	r2, [pc, #304]	; (8002b04 <HAL_GPIO_Init+0x32c>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d007      	beq.n	80029e6 <HAL_GPIO_Init+0x20e>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	4a4b      	ldr	r2, [pc, #300]	; (8002b08 <HAL_GPIO_Init+0x330>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d101      	bne.n	80029e2 <HAL_GPIO_Init+0x20a>
 80029de:	2307      	movs	r3, #7
 80029e0:	e00e      	b.n	8002a00 <HAL_GPIO_Init+0x228>
 80029e2:	2308      	movs	r3, #8
 80029e4:	e00c      	b.n	8002a00 <HAL_GPIO_Init+0x228>
 80029e6:	2306      	movs	r3, #6
 80029e8:	e00a      	b.n	8002a00 <HAL_GPIO_Init+0x228>
 80029ea:	2305      	movs	r3, #5
 80029ec:	e008      	b.n	8002a00 <HAL_GPIO_Init+0x228>
 80029ee:	2304      	movs	r3, #4
 80029f0:	e006      	b.n	8002a00 <HAL_GPIO_Init+0x228>
 80029f2:	2303      	movs	r3, #3
 80029f4:	e004      	b.n	8002a00 <HAL_GPIO_Init+0x228>
 80029f6:	2302      	movs	r3, #2
 80029f8:	e002      	b.n	8002a00 <HAL_GPIO_Init+0x228>
 80029fa:	2301      	movs	r3, #1
 80029fc:	e000      	b.n	8002a00 <HAL_GPIO_Init+0x228>
 80029fe:	2300      	movs	r3, #0
 8002a00:	69fa      	ldr	r2, [r7, #28]
 8002a02:	f002 0203 	and.w	r2, r2, #3
 8002a06:	0092      	lsls	r2, r2, #2
 8002a08:	4093      	lsls	r3, r2
 8002a0a:	69ba      	ldr	r2, [r7, #24]
 8002a0c:	4313      	orrs	r3, r2
 8002a0e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a10:	4935      	ldr	r1, [pc, #212]	; (8002ae8 <HAL_GPIO_Init+0x310>)
 8002a12:	69fb      	ldr	r3, [r7, #28]
 8002a14:	089b      	lsrs	r3, r3, #2
 8002a16:	3302      	adds	r3, #2
 8002a18:	69ba      	ldr	r2, [r7, #24]
 8002a1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a1e:	4b3b      	ldr	r3, [pc, #236]	; (8002b0c <HAL_GPIO_Init+0x334>)
 8002a20:	689b      	ldr	r3, [r3, #8]
 8002a22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a24:	693b      	ldr	r3, [r7, #16]
 8002a26:	43db      	mvns	r3, r3
 8002a28:	69ba      	ldr	r2, [r7, #24]
 8002a2a:	4013      	ands	r3, r2
 8002a2c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d003      	beq.n	8002a42 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002a3a:	69ba      	ldr	r2, [r7, #24]
 8002a3c:	693b      	ldr	r3, [r7, #16]
 8002a3e:	4313      	orrs	r3, r2
 8002a40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002a42:	4a32      	ldr	r2, [pc, #200]	; (8002b0c <HAL_GPIO_Init+0x334>)
 8002a44:	69bb      	ldr	r3, [r7, #24]
 8002a46:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002a48:	4b30      	ldr	r3, [pc, #192]	; (8002b0c <HAL_GPIO_Init+0x334>)
 8002a4a:	68db      	ldr	r3, [r3, #12]
 8002a4c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a4e:	693b      	ldr	r3, [r7, #16]
 8002a50:	43db      	mvns	r3, r3
 8002a52:	69ba      	ldr	r2, [r7, #24]
 8002a54:	4013      	ands	r3, r2
 8002a56:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d003      	beq.n	8002a6c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002a64:	69ba      	ldr	r2, [r7, #24]
 8002a66:	693b      	ldr	r3, [r7, #16]
 8002a68:	4313      	orrs	r3, r2
 8002a6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002a6c:	4a27      	ldr	r2, [pc, #156]	; (8002b0c <HAL_GPIO_Init+0x334>)
 8002a6e:	69bb      	ldr	r3, [r7, #24]
 8002a70:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002a72:	4b26      	ldr	r3, [pc, #152]	; (8002b0c <HAL_GPIO_Init+0x334>)
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a78:	693b      	ldr	r3, [r7, #16]
 8002a7a:	43db      	mvns	r3, r3
 8002a7c:	69ba      	ldr	r2, [r7, #24]
 8002a7e:	4013      	ands	r3, r2
 8002a80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d003      	beq.n	8002a96 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002a8e:	69ba      	ldr	r2, [r7, #24]
 8002a90:	693b      	ldr	r3, [r7, #16]
 8002a92:	4313      	orrs	r3, r2
 8002a94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002a96:	4a1d      	ldr	r2, [pc, #116]	; (8002b0c <HAL_GPIO_Init+0x334>)
 8002a98:	69bb      	ldr	r3, [r7, #24]
 8002a9a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002a9c:	4b1b      	ldr	r3, [pc, #108]	; (8002b0c <HAL_GPIO_Init+0x334>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002aa2:	693b      	ldr	r3, [r7, #16]
 8002aa4:	43db      	mvns	r3, r3
 8002aa6:	69ba      	ldr	r2, [r7, #24]
 8002aa8:	4013      	ands	r3, r2
 8002aaa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d003      	beq.n	8002ac0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002ab8:	69ba      	ldr	r2, [r7, #24]
 8002aba:	693b      	ldr	r3, [r7, #16]
 8002abc:	4313      	orrs	r3, r2
 8002abe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002ac0:	4a12      	ldr	r2, [pc, #72]	; (8002b0c <HAL_GPIO_Init+0x334>)
 8002ac2:	69bb      	ldr	r3, [r7, #24]
 8002ac4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ac6:	69fb      	ldr	r3, [r7, #28]
 8002ac8:	3301      	adds	r3, #1
 8002aca:	61fb      	str	r3, [r7, #28]
 8002acc:	69fb      	ldr	r3, [r7, #28]
 8002ace:	2b0f      	cmp	r3, #15
 8002ad0:	f67f ae90 	bls.w	80027f4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002ad4:	bf00      	nop
 8002ad6:	bf00      	nop
 8002ad8:	3724      	adds	r7, #36	; 0x24
 8002ada:	46bd      	mov	sp, r7
 8002adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae0:	4770      	bx	lr
 8002ae2:	bf00      	nop
 8002ae4:	40023800 	.word	0x40023800
 8002ae8:	40013800 	.word	0x40013800
 8002aec:	40020000 	.word	0x40020000
 8002af0:	40020400 	.word	0x40020400
 8002af4:	40020800 	.word	0x40020800
 8002af8:	40020c00 	.word	0x40020c00
 8002afc:	40021000 	.word	0x40021000
 8002b00:	40021400 	.word	0x40021400
 8002b04:	40021800 	.word	0x40021800
 8002b08:	40021c00 	.word	0x40021c00
 8002b0c:	40013c00 	.word	0x40013c00

08002b10 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b085      	sub	sp, #20
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
 8002b18:	460b      	mov	r3, r1
 8002b1a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	691a      	ldr	r2, [r3, #16]
 8002b20:	887b      	ldrh	r3, [r7, #2]
 8002b22:	4013      	ands	r3, r2
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d002      	beq.n	8002b2e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002b28:	2301      	movs	r3, #1
 8002b2a:	73fb      	strb	r3, [r7, #15]
 8002b2c:	e001      	b.n	8002b32 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002b32:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b34:	4618      	mov	r0, r3
 8002b36:	3714      	adds	r7, #20
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3e:	4770      	bx	lr

08002b40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b40:	b480      	push	{r7}
 8002b42:	b083      	sub	sp, #12
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
 8002b48:	460b      	mov	r3, r1
 8002b4a:	807b      	strh	r3, [r7, #2]
 8002b4c:	4613      	mov	r3, r2
 8002b4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b50:	787b      	ldrb	r3, [r7, #1]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d003      	beq.n	8002b5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b56:	887a      	ldrh	r2, [r7, #2]
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002b5c:	e003      	b.n	8002b66 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002b5e:	887b      	ldrh	r3, [r7, #2]
 8002b60:	041a      	lsls	r2, r3, #16
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	619a      	str	r2, [r3, #24]
}
 8002b66:	bf00      	nop
 8002b68:	370c      	adds	r7, #12
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b70:	4770      	bx	lr

08002b72 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002b72:	b480      	push	{r7}
 8002b74:	b085      	sub	sp, #20
 8002b76:	af00      	add	r7, sp, #0
 8002b78:	6078      	str	r0, [r7, #4]
 8002b7a:	460b      	mov	r3, r1
 8002b7c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	695b      	ldr	r3, [r3, #20]
 8002b82:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002b84:	887a      	ldrh	r2, [r7, #2]
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	4013      	ands	r3, r2
 8002b8a:	041a      	lsls	r2, r3, #16
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	43d9      	mvns	r1, r3
 8002b90:	887b      	ldrh	r3, [r7, #2]
 8002b92:	400b      	ands	r3, r1
 8002b94:	431a      	orrs	r2, r3
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	619a      	str	r2, [r3, #24]
}
 8002b9a:	bf00      	nop
 8002b9c:	3714      	adds	r7, #20
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba4:	4770      	bx	lr
	...

08002ba8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b082      	sub	sp, #8
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	4603      	mov	r3, r0
 8002bb0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002bb2:	4b08      	ldr	r3, [pc, #32]	; (8002bd4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002bb4:	695a      	ldr	r2, [r3, #20]
 8002bb6:	88fb      	ldrh	r3, [r7, #6]
 8002bb8:	4013      	ands	r3, r2
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d006      	beq.n	8002bcc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002bbe:	4a05      	ldr	r2, [pc, #20]	; (8002bd4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002bc0:	88fb      	ldrh	r3, [r7, #6]
 8002bc2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002bc4:	88fb      	ldrh	r3, [r7, #6]
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f7fe fb28 	bl	800121c <HAL_GPIO_EXTI_Callback>
  }
}
 8002bcc:	bf00      	nop
 8002bce:	3708      	adds	r7, #8
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bd80      	pop	{r7, pc}
 8002bd4:	40013c00 	.word	0x40013c00

08002bd8 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8002bd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002bda:	b08f      	sub	sp, #60	; 0x3c
 8002bdc:	af0a      	add	r7, sp, #40	; 0x28
 8002bde:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d101      	bne.n	8002bea <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	e054      	b.n	8002c94 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8002bf6:	b2db      	uxtb	r3, r3
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d106      	bne.n	8002c0a <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2200      	movs	r2, #0
 8002c00:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002c04:	6878      	ldr	r0, [r7, #4]
 8002c06:	f00b fa3b 	bl	800e080 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2203      	movs	r2, #3
 8002c0e:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d102      	bne.n	8002c24 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2200      	movs	r2, #0
 8002c22:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4618      	mov	r0, r3
 8002c2a:	f004 fda9 	bl	8007780 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	603b      	str	r3, [r7, #0]
 8002c34:	687e      	ldr	r6, [r7, #4]
 8002c36:	466d      	mov	r5, sp
 8002c38:	f106 0410 	add.w	r4, r6, #16
 8002c3c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c3e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002c40:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c42:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002c44:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002c48:	e885 0003 	stmia.w	r5, {r0, r1}
 8002c4c:	1d33      	adds	r3, r6, #4
 8002c4e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002c50:	6838      	ldr	r0, [r7, #0]
 8002c52:	f004 fd23 	bl	800769c <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	2101      	movs	r1, #1
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	f004 fda0 	bl	80077a2 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	603b      	str	r3, [r7, #0]
 8002c68:	687e      	ldr	r6, [r7, #4]
 8002c6a:	466d      	mov	r5, sp
 8002c6c:	f106 0410 	add.w	r4, r6, #16
 8002c70:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c72:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002c74:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c76:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002c78:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002c7c:	e885 0003 	stmia.w	r5, {r0, r1}
 8002c80:	1d33      	adds	r3, r6, #4
 8002c82:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002c84:	6838      	ldr	r0, [r7, #0]
 8002c86:	f004 ff29 	bl	8007adc <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2201      	movs	r2, #1
 8002c8e:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8002c92:	2300      	movs	r3, #0
}
 8002c94:	4618      	mov	r0, r3
 8002c96:	3714      	adds	r7, #20
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002c9c <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8002c9c:	b590      	push	{r4, r7, lr}
 8002c9e:	b089      	sub	sp, #36	; 0x24
 8002ca0:	af04      	add	r7, sp, #16
 8002ca2:	6078      	str	r0, [r7, #4]
 8002ca4:	4608      	mov	r0, r1
 8002ca6:	4611      	mov	r1, r2
 8002ca8:	461a      	mov	r2, r3
 8002caa:	4603      	mov	r3, r0
 8002cac:	70fb      	strb	r3, [r7, #3]
 8002cae:	460b      	mov	r3, r1
 8002cb0:	70bb      	strb	r3, [r7, #2]
 8002cb2:	4613      	mov	r3, r2
 8002cb4:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8002cbc:	2b01      	cmp	r3, #1
 8002cbe:	d101      	bne.n	8002cc4 <HAL_HCD_HC_Init+0x28>
 8002cc0:	2302      	movs	r3, #2
 8002cc2:	e076      	b.n	8002db2 <HAL_HCD_HC_Init+0x116>
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2201      	movs	r2, #1
 8002cc8:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 8002ccc:	78fb      	ldrb	r3, [r7, #3]
 8002cce:	687a      	ldr	r2, [r7, #4]
 8002cd0:	212c      	movs	r1, #44	; 0x2c
 8002cd2:	fb01 f303 	mul.w	r3, r1, r3
 8002cd6:	4413      	add	r3, r2
 8002cd8:	333d      	adds	r3, #61	; 0x3d
 8002cda:	2200      	movs	r2, #0
 8002cdc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002cde:	78fb      	ldrb	r3, [r7, #3]
 8002ce0:	687a      	ldr	r2, [r7, #4]
 8002ce2:	212c      	movs	r1, #44	; 0x2c
 8002ce4:	fb01 f303 	mul.w	r3, r1, r3
 8002ce8:	4413      	add	r3, r2
 8002cea:	3338      	adds	r3, #56	; 0x38
 8002cec:	787a      	ldrb	r2, [r7, #1]
 8002cee:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8002cf0:	78fb      	ldrb	r3, [r7, #3]
 8002cf2:	687a      	ldr	r2, [r7, #4]
 8002cf4:	212c      	movs	r1, #44	; 0x2c
 8002cf6:	fb01 f303 	mul.w	r3, r1, r3
 8002cfa:	4413      	add	r3, r2
 8002cfc:	3340      	adds	r3, #64	; 0x40
 8002cfe:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8002d00:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002d02:	78fb      	ldrb	r3, [r7, #3]
 8002d04:	687a      	ldr	r2, [r7, #4]
 8002d06:	212c      	movs	r1, #44	; 0x2c
 8002d08:	fb01 f303 	mul.w	r3, r1, r3
 8002d0c:	4413      	add	r3, r2
 8002d0e:	3339      	adds	r3, #57	; 0x39
 8002d10:	78fa      	ldrb	r2, [r7, #3]
 8002d12:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8002d14:	78fb      	ldrb	r3, [r7, #3]
 8002d16:	687a      	ldr	r2, [r7, #4]
 8002d18:	212c      	movs	r1, #44	; 0x2c
 8002d1a:	fb01 f303 	mul.w	r3, r1, r3
 8002d1e:	4413      	add	r3, r2
 8002d20:	333f      	adds	r3, #63	; 0x3f
 8002d22:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8002d26:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8002d28:	78fb      	ldrb	r3, [r7, #3]
 8002d2a:	78ba      	ldrb	r2, [r7, #2]
 8002d2c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002d30:	b2d0      	uxtb	r0, r2
 8002d32:	687a      	ldr	r2, [r7, #4]
 8002d34:	212c      	movs	r1, #44	; 0x2c
 8002d36:	fb01 f303 	mul.w	r3, r1, r3
 8002d3a:	4413      	add	r3, r2
 8002d3c:	333a      	adds	r3, #58	; 0x3a
 8002d3e:	4602      	mov	r2, r0
 8002d40:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8002d42:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	da09      	bge.n	8002d5e <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8002d4a:	78fb      	ldrb	r3, [r7, #3]
 8002d4c:	687a      	ldr	r2, [r7, #4]
 8002d4e:	212c      	movs	r1, #44	; 0x2c
 8002d50:	fb01 f303 	mul.w	r3, r1, r3
 8002d54:	4413      	add	r3, r2
 8002d56:	333b      	adds	r3, #59	; 0x3b
 8002d58:	2201      	movs	r2, #1
 8002d5a:	701a      	strb	r2, [r3, #0]
 8002d5c:	e008      	b.n	8002d70 <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8002d5e:	78fb      	ldrb	r3, [r7, #3]
 8002d60:	687a      	ldr	r2, [r7, #4]
 8002d62:	212c      	movs	r1, #44	; 0x2c
 8002d64:	fb01 f303 	mul.w	r3, r1, r3
 8002d68:	4413      	add	r3, r2
 8002d6a:	333b      	adds	r3, #59	; 0x3b
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8002d70:	78fb      	ldrb	r3, [r7, #3]
 8002d72:	687a      	ldr	r2, [r7, #4]
 8002d74:	212c      	movs	r1, #44	; 0x2c
 8002d76:	fb01 f303 	mul.w	r3, r1, r3
 8002d7a:	4413      	add	r3, r2
 8002d7c:	333c      	adds	r3, #60	; 0x3c
 8002d7e:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002d82:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6818      	ldr	r0, [r3, #0]
 8002d88:	787c      	ldrb	r4, [r7, #1]
 8002d8a:	78ba      	ldrb	r2, [r7, #2]
 8002d8c:	78f9      	ldrb	r1, [r7, #3]
 8002d8e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002d90:	9302      	str	r3, [sp, #8]
 8002d92:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002d96:	9301      	str	r3, [sp, #4]
 8002d98:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002d9c:	9300      	str	r3, [sp, #0]
 8002d9e:	4623      	mov	r3, r4
 8002da0:	f005 f822 	bl	8007de8 <USB_HC_Init>
 8002da4:	4603      	mov	r3, r0
 8002da6:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2200      	movs	r2, #0
 8002dac:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8002db0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002db2:	4618      	mov	r0, r3
 8002db4:	3714      	adds	r7, #20
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd90      	pop	{r4, r7, pc}

08002dba <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002dba:	b580      	push	{r7, lr}
 8002dbc:	b084      	sub	sp, #16
 8002dbe:	af00      	add	r7, sp, #0
 8002dc0:	6078      	str	r0, [r7, #4]
 8002dc2:	460b      	mov	r3, r1
 8002dc4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8002dd0:	2b01      	cmp	r3, #1
 8002dd2:	d101      	bne.n	8002dd8 <HAL_HCD_HC_Halt+0x1e>
 8002dd4:	2302      	movs	r3, #2
 8002dd6:	e00f      	b.n	8002df8 <HAL_HCD_HC_Halt+0x3e>
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2201      	movs	r2, #1
 8002ddc:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	78fa      	ldrb	r2, [r7, #3]
 8002de6:	4611      	mov	r1, r2
 8002de8:	4618      	mov	r0, r3
 8002dea:	f005 fa72 	bl	80082d2 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	2200      	movs	r2, #0
 8002df2:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8002df6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002df8:	4618      	mov	r0, r3
 8002dfa:	3710      	adds	r7, #16
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bd80      	pop	{r7, pc}

08002e00 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b082      	sub	sp, #8
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
 8002e08:	4608      	mov	r0, r1
 8002e0a:	4611      	mov	r1, r2
 8002e0c:	461a      	mov	r2, r3
 8002e0e:	4603      	mov	r3, r0
 8002e10:	70fb      	strb	r3, [r7, #3]
 8002e12:	460b      	mov	r3, r1
 8002e14:	70bb      	strb	r3, [r7, #2]
 8002e16:	4613      	mov	r3, r2
 8002e18:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8002e1a:	78fb      	ldrb	r3, [r7, #3]
 8002e1c:	687a      	ldr	r2, [r7, #4]
 8002e1e:	212c      	movs	r1, #44	; 0x2c
 8002e20:	fb01 f303 	mul.w	r3, r1, r3
 8002e24:	4413      	add	r3, r2
 8002e26:	333b      	adds	r3, #59	; 0x3b
 8002e28:	78ba      	ldrb	r2, [r7, #2]
 8002e2a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8002e2c:	78fb      	ldrb	r3, [r7, #3]
 8002e2e:	687a      	ldr	r2, [r7, #4]
 8002e30:	212c      	movs	r1, #44	; 0x2c
 8002e32:	fb01 f303 	mul.w	r3, r1, r3
 8002e36:	4413      	add	r3, r2
 8002e38:	333f      	adds	r3, #63	; 0x3f
 8002e3a:	787a      	ldrb	r2, [r7, #1]
 8002e3c:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8002e3e:	7c3b      	ldrb	r3, [r7, #16]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d112      	bne.n	8002e6a <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8002e44:	78fb      	ldrb	r3, [r7, #3]
 8002e46:	687a      	ldr	r2, [r7, #4]
 8002e48:	212c      	movs	r1, #44	; 0x2c
 8002e4a:	fb01 f303 	mul.w	r3, r1, r3
 8002e4e:	4413      	add	r3, r2
 8002e50:	3342      	adds	r3, #66	; 0x42
 8002e52:	2203      	movs	r2, #3
 8002e54:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8002e56:	78fb      	ldrb	r3, [r7, #3]
 8002e58:	687a      	ldr	r2, [r7, #4]
 8002e5a:	212c      	movs	r1, #44	; 0x2c
 8002e5c:	fb01 f303 	mul.w	r3, r1, r3
 8002e60:	4413      	add	r3, r2
 8002e62:	333d      	adds	r3, #61	; 0x3d
 8002e64:	7f3a      	ldrb	r2, [r7, #28]
 8002e66:	701a      	strb	r2, [r3, #0]
 8002e68:	e008      	b.n	8002e7c <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002e6a:	78fb      	ldrb	r3, [r7, #3]
 8002e6c:	687a      	ldr	r2, [r7, #4]
 8002e6e:	212c      	movs	r1, #44	; 0x2c
 8002e70:	fb01 f303 	mul.w	r3, r1, r3
 8002e74:	4413      	add	r3, r2
 8002e76:	3342      	adds	r3, #66	; 0x42
 8002e78:	2202      	movs	r2, #2
 8002e7a:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8002e7c:	787b      	ldrb	r3, [r7, #1]
 8002e7e:	2b03      	cmp	r3, #3
 8002e80:	f200 80c6 	bhi.w	8003010 <HAL_HCD_HC_SubmitRequest+0x210>
 8002e84:	a201      	add	r2, pc, #4	; (adr r2, 8002e8c <HAL_HCD_HC_SubmitRequest+0x8c>)
 8002e86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e8a:	bf00      	nop
 8002e8c:	08002e9d 	.word	0x08002e9d
 8002e90:	08002ffd 	.word	0x08002ffd
 8002e94:	08002f01 	.word	0x08002f01
 8002e98:	08002f7f 	.word	0x08002f7f
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8002e9c:	7c3b      	ldrb	r3, [r7, #16]
 8002e9e:	2b01      	cmp	r3, #1
 8002ea0:	f040 80b8 	bne.w	8003014 <HAL_HCD_HC_SubmitRequest+0x214>
 8002ea4:	78bb      	ldrb	r3, [r7, #2]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	f040 80b4 	bne.w	8003014 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8002eac:	8b3b      	ldrh	r3, [r7, #24]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d108      	bne.n	8002ec4 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8002eb2:	78fb      	ldrb	r3, [r7, #3]
 8002eb4:	687a      	ldr	r2, [r7, #4]
 8002eb6:	212c      	movs	r1, #44	; 0x2c
 8002eb8:	fb01 f303 	mul.w	r3, r1, r3
 8002ebc:	4413      	add	r3, r2
 8002ebe:	3355      	adds	r3, #85	; 0x55
 8002ec0:	2201      	movs	r2, #1
 8002ec2:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002ec4:	78fb      	ldrb	r3, [r7, #3]
 8002ec6:	687a      	ldr	r2, [r7, #4]
 8002ec8:	212c      	movs	r1, #44	; 0x2c
 8002eca:	fb01 f303 	mul.w	r3, r1, r3
 8002ece:	4413      	add	r3, r2
 8002ed0:	3355      	adds	r3, #85	; 0x55
 8002ed2:	781b      	ldrb	r3, [r3, #0]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d109      	bne.n	8002eec <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002ed8:	78fb      	ldrb	r3, [r7, #3]
 8002eda:	687a      	ldr	r2, [r7, #4]
 8002edc:	212c      	movs	r1, #44	; 0x2c
 8002ede:	fb01 f303 	mul.w	r3, r1, r3
 8002ee2:	4413      	add	r3, r2
 8002ee4:	3342      	adds	r3, #66	; 0x42
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002eea:	e093      	b.n	8003014 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002eec:	78fb      	ldrb	r3, [r7, #3]
 8002eee:	687a      	ldr	r2, [r7, #4]
 8002ef0:	212c      	movs	r1, #44	; 0x2c
 8002ef2:	fb01 f303 	mul.w	r3, r1, r3
 8002ef6:	4413      	add	r3, r2
 8002ef8:	3342      	adds	r3, #66	; 0x42
 8002efa:	2202      	movs	r2, #2
 8002efc:	701a      	strb	r2, [r3, #0]
      break;
 8002efe:	e089      	b.n	8003014 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8002f00:	78bb      	ldrb	r3, [r7, #2]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d11d      	bne.n	8002f42 <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002f06:	78fb      	ldrb	r3, [r7, #3]
 8002f08:	687a      	ldr	r2, [r7, #4]
 8002f0a:	212c      	movs	r1, #44	; 0x2c
 8002f0c:	fb01 f303 	mul.w	r3, r1, r3
 8002f10:	4413      	add	r3, r2
 8002f12:	3355      	adds	r3, #85	; 0x55
 8002f14:	781b      	ldrb	r3, [r3, #0]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d109      	bne.n	8002f2e <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002f1a:	78fb      	ldrb	r3, [r7, #3]
 8002f1c:	687a      	ldr	r2, [r7, #4]
 8002f1e:	212c      	movs	r1, #44	; 0x2c
 8002f20:	fb01 f303 	mul.w	r3, r1, r3
 8002f24:	4413      	add	r3, r2
 8002f26:	3342      	adds	r3, #66	; 0x42
 8002f28:	2200      	movs	r2, #0
 8002f2a:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8002f2c:	e073      	b.n	8003016 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002f2e:	78fb      	ldrb	r3, [r7, #3]
 8002f30:	687a      	ldr	r2, [r7, #4]
 8002f32:	212c      	movs	r1, #44	; 0x2c
 8002f34:	fb01 f303 	mul.w	r3, r1, r3
 8002f38:	4413      	add	r3, r2
 8002f3a:	3342      	adds	r3, #66	; 0x42
 8002f3c:	2202      	movs	r2, #2
 8002f3e:	701a      	strb	r2, [r3, #0]
      break;
 8002f40:	e069      	b.n	8003016 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002f42:	78fb      	ldrb	r3, [r7, #3]
 8002f44:	687a      	ldr	r2, [r7, #4]
 8002f46:	212c      	movs	r1, #44	; 0x2c
 8002f48:	fb01 f303 	mul.w	r3, r1, r3
 8002f4c:	4413      	add	r3, r2
 8002f4e:	3354      	adds	r3, #84	; 0x54
 8002f50:	781b      	ldrb	r3, [r3, #0]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d109      	bne.n	8002f6a <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002f56:	78fb      	ldrb	r3, [r7, #3]
 8002f58:	687a      	ldr	r2, [r7, #4]
 8002f5a:	212c      	movs	r1, #44	; 0x2c
 8002f5c:	fb01 f303 	mul.w	r3, r1, r3
 8002f60:	4413      	add	r3, r2
 8002f62:	3342      	adds	r3, #66	; 0x42
 8002f64:	2200      	movs	r2, #0
 8002f66:	701a      	strb	r2, [r3, #0]
      break;
 8002f68:	e055      	b.n	8003016 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002f6a:	78fb      	ldrb	r3, [r7, #3]
 8002f6c:	687a      	ldr	r2, [r7, #4]
 8002f6e:	212c      	movs	r1, #44	; 0x2c
 8002f70:	fb01 f303 	mul.w	r3, r1, r3
 8002f74:	4413      	add	r3, r2
 8002f76:	3342      	adds	r3, #66	; 0x42
 8002f78:	2202      	movs	r2, #2
 8002f7a:	701a      	strb	r2, [r3, #0]
      break;
 8002f7c:	e04b      	b.n	8003016 <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8002f7e:	78bb      	ldrb	r3, [r7, #2]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d11d      	bne.n	8002fc0 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002f84:	78fb      	ldrb	r3, [r7, #3]
 8002f86:	687a      	ldr	r2, [r7, #4]
 8002f88:	212c      	movs	r1, #44	; 0x2c
 8002f8a:	fb01 f303 	mul.w	r3, r1, r3
 8002f8e:	4413      	add	r3, r2
 8002f90:	3355      	adds	r3, #85	; 0x55
 8002f92:	781b      	ldrb	r3, [r3, #0]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d109      	bne.n	8002fac <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002f98:	78fb      	ldrb	r3, [r7, #3]
 8002f9a:	687a      	ldr	r2, [r7, #4]
 8002f9c:	212c      	movs	r1, #44	; 0x2c
 8002f9e:	fb01 f303 	mul.w	r3, r1, r3
 8002fa2:	4413      	add	r3, r2
 8002fa4:	3342      	adds	r3, #66	; 0x42
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002faa:	e034      	b.n	8003016 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002fac:	78fb      	ldrb	r3, [r7, #3]
 8002fae:	687a      	ldr	r2, [r7, #4]
 8002fb0:	212c      	movs	r1, #44	; 0x2c
 8002fb2:	fb01 f303 	mul.w	r3, r1, r3
 8002fb6:	4413      	add	r3, r2
 8002fb8:	3342      	adds	r3, #66	; 0x42
 8002fba:	2202      	movs	r2, #2
 8002fbc:	701a      	strb	r2, [r3, #0]
      break;
 8002fbe:	e02a      	b.n	8003016 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002fc0:	78fb      	ldrb	r3, [r7, #3]
 8002fc2:	687a      	ldr	r2, [r7, #4]
 8002fc4:	212c      	movs	r1, #44	; 0x2c
 8002fc6:	fb01 f303 	mul.w	r3, r1, r3
 8002fca:	4413      	add	r3, r2
 8002fcc:	3354      	adds	r3, #84	; 0x54
 8002fce:	781b      	ldrb	r3, [r3, #0]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d109      	bne.n	8002fe8 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002fd4:	78fb      	ldrb	r3, [r7, #3]
 8002fd6:	687a      	ldr	r2, [r7, #4]
 8002fd8:	212c      	movs	r1, #44	; 0x2c
 8002fda:	fb01 f303 	mul.w	r3, r1, r3
 8002fde:	4413      	add	r3, r2
 8002fe0:	3342      	adds	r3, #66	; 0x42
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	701a      	strb	r2, [r3, #0]
      break;
 8002fe6:	e016      	b.n	8003016 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002fe8:	78fb      	ldrb	r3, [r7, #3]
 8002fea:	687a      	ldr	r2, [r7, #4]
 8002fec:	212c      	movs	r1, #44	; 0x2c
 8002fee:	fb01 f303 	mul.w	r3, r1, r3
 8002ff2:	4413      	add	r3, r2
 8002ff4:	3342      	adds	r3, #66	; 0x42
 8002ff6:	2202      	movs	r2, #2
 8002ff8:	701a      	strb	r2, [r3, #0]
      break;
 8002ffa:	e00c      	b.n	8003016 <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002ffc:	78fb      	ldrb	r3, [r7, #3]
 8002ffe:	687a      	ldr	r2, [r7, #4]
 8003000:	212c      	movs	r1, #44	; 0x2c
 8003002:	fb01 f303 	mul.w	r3, r1, r3
 8003006:	4413      	add	r3, r2
 8003008:	3342      	adds	r3, #66	; 0x42
 800300a:	2200      	movs	r2, #0
 800300c:	701a      	strb	r2, [r3, #0]
      break;
 800300e:	e002      	b.n	8003016 <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8003010:	bf00      	nop
 8003012:	e000      	b.n	8003016 <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8003014:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8003016:	78fb      	ldrb	r3, [r7, #3]
 8003018:	687a      	ldr	r2, [r7, #4]
 800301a:	212c      	movs	r1, #44	; 0x2c
 800301c:	fb01 f303 	mul.w	r3, r1, r3
 8003020:	4413      	add	r3, r2
 8003022:	3344      	adds	r3, #68	; 0x44
 8003024:	697a      	ldr	r2, [r7, #20]
 8003026:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8003028:	78fb      	ldrb	r3, [r7, #3]
 800302a:	8b3a      	ldrh	r2, [r7, #24]
 800302c:	6879      	ldr	r1, [r7, #4]
 800302e:	202c      	movs	r0, #44	; 0x2c
 8003030:	fb00 f303 	mul.w	r3, r0, r3
 8003034:	440b      	add	r3, r1
 8003036:	334c      	adds	r3, #76	; 0x4c
 8003038:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 800303a:	78fb      	ldrb	r3, [r7, #3]
 800303c:	687a      	ldr	r2, [r7, #4]
 800303e:	212c      	movs	r1, #44	; 0x2c
 8003040:	fb01 f303 	mul.w	r3, r1, r3
 8003044:	4413      	add	r3, r2
 8003046:	3360      	adds	r3, #96	; 0x60
 8003048:	2200      	movs	r2, #0
 800304a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 800304c:	78fb      	ldrb	r3, [r7, #3]
 800304e:	687a      	ldr	r2, [r7, #4]
 8003050:	212c      	movs	r1, #44	; 0x2c
 8003052:	fb01 f303 	mul.w	r3, r1, r3
 8003056:	4413      	add	r3, r2
 8003058:	3350      	adds	r3, #80	; 0x50
 800305a:	2200      	movs	r2, #0
 800305c:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800305e:	78fb      	ldrb	r3, [r7, #3]
 8003060:	687a      	ldr	r2, [r7, #4]
 8003062:	212c      	movs	r1, #44	; 0x2c
 8003064:	fb01 f303 	mul.w	r3, r1, r3
 8003068:	4413      	add	r3, r2
 800306a:	3339      	adds	r3, #57	; 0x39
 800306c:	78fa      	ldrb	r2, [r7, #3]
 800306e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8003070:	78fb      	ldrb	r3, [r7, #3]
 8003072:	687a      	ldr	r2, [r7, #4]
 8003074:	212c      	movs	r1, #44	; 0x2c
 8003076:	fb01 f303 	mul.w	r3, r1, r3
 800307a:	4413      	add	r3, r2
 800307c:	3361      	adds	r3, #97	; 0x61
 800307e:	2200      	movs	r2, #0
 8003080:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6818      	ldr	r0, [r3, #0]
 8003086:	78fb      	ldrb	r3, [r7, #3]
 8003088:	222c      	movs	r2, #44	; 0x2c
 800308a:	fb02 f303 	mul.w	r3, r2, r3
 800308e:	3338      	adds	r3, #56	; 0x38
 8003090:	687a      	ldr	r2, [r7, #4]
 8003092:	18d1      	adds	r1, r2, r3
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	691b      	ldr	r3, [r3, #16]
 8003098:	b2db      	uxtb	r3, r3
 800309a:	461a      	mov	r2, r3
 800309c:	f004 ffc6 	bl	800802c <USB_HC_StartXfer>
 80030a0:	4603      	mov	r3, r0
}
 80030a2:	4618      	mov	r0, r3
 80030a4:	3708      	adds	r7, #8
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}
 80030aa:	bf00      	nop

080030ac <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b086      	sub	sp, #24
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80030ba:	693b      	ldr	r3, [r7, #16]
 80030bc:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4618      	mov	r0, r3
 80030c4:	f004 fcc7 	bl	8007a56 <USB_GetMode>
 80030c8:	4603      	mov	r3, r0
 80030ca:	2b01      	cmp	r3, #1
 80030cc:	f040 80f6 	bne.w	80032bc <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4618      	mov	r0, r3
 80030d6:	f004 fcab 	bl	8007a30 <USB_ReadInterrupts>
 80030da:	4603      	mov	r3, r0
 80030dc:	2b00      	cmp	r3, #0
 80030de:	f000 80ec 	beq.w	80032ba <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	4618      	mov	r0, r3
 80030e8:	f004 fca2 	bl	8007a30 <USB_ReadInterrupts>
 80030ec:	4603      	mov	r3, r0
 80030ee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80030f2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80030f6:	d104      	bne.n	8003102 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8003100:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	4618      	mov	r0, r3
 8003108:	f004 fc92 	bl	8007a30 <USB_ReadInterrupts>
 800310c:	4603      	mov	r3, r0
 800310e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003112:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003116:	d104      	bne.n	8003122 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003120:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4618      	mov	r0, r3
 8003128:	f004 fc82 	bl	8007a30 <USB_ReadInterrupts>
 800312c:	4603      	mov	r3, r0
 800312e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003132:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003136:	d104      	bne.n	8003142 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003140:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4618      	mov	r0, r3
 8003148:	f004 fc72 	bl	8007a30 <USB_ReadInterrupts>
 800314c:	4603      	mov	r3, r0
 800314e:	f003 0302 	and.w	r3, r3, #2
 8003152:	2b02      	cmp	r3, #2
 8003154:	d103      	bne.n	800315e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	2202      	movs	r2, #2
 800315c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4618      	mov	r0, r3
 8003164:	f004 fc64 	bl	8007a30 <USB_ReadInterrupts>
 8003168:	4603      	mov	r3, r0
 800316a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800316e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003172:	d11c      	bne.n	80031ae <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800317c:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f003 0301 	and.w	r3, r3, #1
 800318a:	2b00      	cmp	r3, #0
 800318c:	d10f      	bne.n	80031ae <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 800318e:	2110      	movs	r1, #16
 8003190:	6938      	ldr	r0, [r7, #16]
 8003192:	f004 fb53 	bl	800783c <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8003196:	6938      	ldr	r0, [r7, #16]
 8003198:	f004 fb84 	bl	80078a4 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	2101      	movs	r1, #1
 80031a2:	4618      	mov	r0, r3
 80031a4:	f004 fd5a 	bl	8007c5c <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80031a8:	6878      	ldr	r0, [r7, #4]
 80031aa:	f00a ffe7 	bl	800e17c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4618      	mov	r0, r3
 80031b4:	f004 fc3c 	bl	8007a30 <USB_ReadInterrupts>
 80031b8:	4603      	mov	r3, r0
 80031ba:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80031be:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80031c2:	d102      	bne.n	80031ca <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 80031c4:	6878      	ldr	r0, [r7, #4]
 80031c6:	f001 f89e 	bl	8004306 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4618      	mov	r0, r3
 80031d0:	f004 fc2e 	bl	8007a30 <USB_ReadInterrupts>
 80031d4:	4603      	mov	r3, r0
 80031d6:	f003 0308 	and.w	r3, r3, #8
 80031da:	2b08      	cmp	r3, #8
 80031dc:	d106      	bne.n	80031ec <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80031de:	6878      	ldr	r0, [r7, #4]
 80031e0:	f00a ffb0 	bl	800e144 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	2208      	movs	r2, #8
 80031ea:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4618      	mov	r0, r3
 80031f2:	f004 fc1d 	bl	8007a30 <USB_ReadInterrupts>
 80031f6:	4603      	mov	r3, r0
 80031f8:	f003 0310 	and.w	r3, r3, #16
 80031fc:	2b10      	cmp	r3, #16
 80031fe:	d101      	bne.n	8003204 <HAL_HCD_IRQHandler+0x158>
 8003200:	2301      	movs	r3, #1
 8003202:	e000      	b.n	8003206 <HAL_HCD_IRQHandler+0x15a>
 8003204:	2300      	movs	r3, #0
 8003206:	2b00      	cmp	r3, #0
 8003208:	d012      	beq.n	8003230 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	699a      	ldr	r2, [r3, #24]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f022 0210 	bic.w	r2, r2, #16
 8003218:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 800321a:	6878      	ldr	r0, [r7, #4]
 800321c:	f000 ffa1 	bl	8004162 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	699a      	ldr	r2, [r3, #24]
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f042 0210 	orr.w	r2, r2, #16
 800322e:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4618      	mov	r0, r3
 8003236:	f004 fbfb 	bl	8007a30 <USB_ReadInterrupts>
 800323a:	4603      	mov	r3, r0
 800323c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003240:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003244:	d13a      	bne.n	80032bc <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	4618      	mov	r0, r3
 800324c:	f005 f830 	bl	80082b0 <USB_HC_ReadInterrupt>
 8003250:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003252:	2300      	movs	r3, #0
 8003254:	617b      	str	r3, [r7, #20]
 8003256:	e025      	b.n	80032a4 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	f003 030f 	and.w	r3, r3, #15
 800325e:	68ba      	ldr	r2, [r7, #8]
 8003260:	fa22 f303 	lsr.w	r3, r2, r3
 8003264:	f003 0301 	and.w	r3, r3, #1
 8003268:	2b00      	cmp	r3, #0
 800326a:	d018      	beq.n	800329e <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 800326c:	697b      	ldr	r3, [r7, #20]
 800326e:	015a      	lsls	r2, r3, #5
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	4413      	add	r3, r2
 8003274:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800327e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003282:	d106      	bne.n	8003292 <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8003284:	697b      	ldr	r3, [r7, #20]
 8003286:	b2db      	uxtb	r3, r3
 8003288:	4619      	mov	r1, r3
 800328a:	6878      	ldr	r0, [r7, #4]
 800328c:	f000 f8ab 	bl	80033e6 <HCD_HC_IN_IRQHandler>
 8003290:	e005      	b.n	800329e <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8003292:	697b      	ldr	r3, [r7, #20]
 8003294:	b2db      	uxtb	r3, r3
 8003296:	4619      	mov	r1, r3
 8003298:	6878      	ldr	r0, [r7, #4]
 800329a:	f000 fbf9 	bl	8003a90 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800329e:	697b      	ldr	r3, [r7, #20]
 80032a0:	3301      	adds	r3, #1
 80032a2:	617b      	str	r3, [r7, #20]
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	689b      	ldr	r3, [r3, #8]
 80032a8:	697a      	ldr	r2, [r7, #20]
 80032aa:	429a      	cmp	r2, r3
 80032ac:	d3d4      	bcc.n	8003258 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80032b6:	615a      	str	r2, [r3, #20]
 80032b8:	e000      	b.n	80032bc <HAL_HCD_IRQHandler+0x210>
      return;
 80032ba:	bf00      	nop
    }
  }
}
 80032bc:	3718      	adds	r7, #24
 80032be:	46bd      	mov	sp, r7
 80032c0:	bd80      	pop	{r7, pc}

080032c2 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80032c2:	b580      	push	{r7, lr}
 80032c4:	b082      	sub	sp, #8
 80032c6:	af00      	add	r7, sp, #0
 80032c8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80032d0:	2b01      	cmp	r3, #1
 80032d2:	d101      	bne.n	80032d8 <HAL_HCD_Start+0x16>
 80032d4:	2302      	movs	r3, #2
 80032d6:	e013      	b.n	8003300 <HAL_HCD_Start+0x3e>
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2201      	movs	r2, #1
 80032dc:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	2101      	movs	r1, #1
 80032e6:	4618      	mov	r0, r3
 80032e8:	f004 fd1c 	bl	8007d24 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4618      	mov	r0, r3
 80032f2:	f004 fa34 	bl	800775e <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2200      	movs	r2, #0
 80032fa:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 80032fe:	2300      	movs	r3, #0
}
 8003300:	4618      	mov	r0, r3
 8003302:	3708      	adds	r7, #8
 8003304:	46bd      	mov	sp, r7
 8003306:	bd80      	pop	{r7, pc}

08003308 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b082      	sub	sp, #8
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8003316:	2b01      	cmp	r3, #1
 8003318:	d101      	bne.n	800331e <HAL_HCD_Stop+0x16>
 800331a:	2302      	movs	r3, #2
 800331c:	e00d      	b.n	800333a <HAL_HCD_Stop+0x32>
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2201      	movs	r2, #1
 8003322:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	4618      	mov	r0, r3
 800332c:	f005 f90a 	bl	8008544 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2200      	movs	r2, #0
 8003334:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8003338:	2300      	movs	r3, #0
}
 800333a:	4618      	mov	r0, r3
 800333c:	3708      	adds	r7, #8
 800333e:	46bd      	mov	sp, r7
 8003340:	bd80      	pop	{r7, pc}

08003342 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8003342:	b580      	push	{r7, lr}
 8003344:	b082      	sub	sp, #8
 8003346:	af00      	add	r7, sp, #0
 8003348:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4618      	mov	r0, r3
 8003350:	f004 fcbe 	bl	8007cd0 <USB_ResetPort>
 8003354:	4603      	mov	r3, r0
}
 8003356:	4618      	mov	r0, r3
 8003358:	3708      	adds	r7, #8
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}

0800335e <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800335e:	b480      	push	{r7}
 8003360:	b083      	sub	sp, #12
 8003362:	af00      	add	r7, sp, #0
 8003364:	6078      	str	r0, [r7, #4]
 8003366:	460b      	mov	r3, r1
 8003368:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 800336a:	78fb      	ldrb	r3, [r7, #3]
 800336c:	687a      	ldr	r2, [r7, #4]
 800336e:	212c      	movs	r1, #44	; 0x2c
 8003370:	fb01 f303 	mul.w	r3, r1, r3
 8003374:	4413      	add	r3, r2
 8003376:	3360      	adds	r3, #96	; 0x60
 8003378:	781b      	ldrb	r3, [r3, #0]
}
 800337a:	4618      	mov	r0, r3
 800337c:	370c      	adds	r7, #12
 800337e:	46bd      	mov	sp, r7
 8003380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003384:	4770      	bx	lr

08003386 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003386:	b480      	push	{r7}
 8003388:	b083      	sub	sp, #12
 800338a:	af00      	add	r7, sp, #0
 800338c:	6078      	str	r0, [r7, #4]
 800338e:	460b      	mov	r3, r1
 8003390:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8003392:	78fb      	ldrb	r3, [r7, #3]
 8003394:	687a      	ldr	r2, [r7, #4]
 8003396:	212c      	movs	r1, #44	; 0x2c
 8003398:	fb01 f303 	mul.w	r3, r1, r3
 800339c:	4413      	add	r3, r2
 800339e:	3350      	adds	r3, #80	; 0x50
 80033a0:	681b      	ldr	r3, [r3, #0]
}
 80033a2:	4618      	mov	r0, r3
 80033a4:	370c      	adds	r7, #12
 80033a6:	46bd      	mov	sp, r7
 80033a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ac:	4770      	bx	lr

080033ae <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80033ae:	b580      	push	{r7, lr}
 80033b0:	b082      	sub	sp, #8
 80033b2:	af00      	add	r7, sp, #0
 80033b4:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4618      	mov	r0, r3
 80033bc:	f004 fd02 	bl	8007dc4 <USB_GetCurrentFrame>
 80033c0:	4603      	mov	r3, r0
}
 80033c2:	4618      	mov	r0, r3
 80033c4:	3708      	adds	r7, #8
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bd80      	pop	{r7, pc}

080033ca <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80033ca:	b580      	push	{r7, lr}
 80033cc:	b082      	sub	sp, #8
 80033ce:	af00      	add	r7, sp, #0
 80033d0:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	4618      	mov	r0, r3
 80033d8:	f004 fcdd 	bl	8007d96 <USB_GetHostSpeed>
 80033dc:	4603      	mov	r3, r0
}
 80033de:	4618      	mov	r0, r3
 80033e0:	3708      	adds	r7, #8
 80033e2:	46bd      	mov	sp, r7
 80033e4:	bd80      	pop	{r7, pc}

080033e6 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80033e6:	b580      	push	{r7, lr}
 80033e8:	b086      	sub	sp, #24
 80033ea:	af00      	add	r7, sp, #0
 80033ec:	6078      	str	r0, [r7, #4]
 80033ee:	460b      	mov	r3, r1
 80033f0:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80033f8:	697b      	ldr	r3, [r7, #20]
 80033fa:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 80033fc:	78fb      	ldrb	r3, [r7, #3]
 80033fe:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	015a      	lsls	r2, r3, #5
 8003404:	693b      	ldr	r3, [r7, #16]
 8003406:	4413      	add	r3, r2
 8003408:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800340c:	689b      	ldr	r3, [r3, #8]
 800340e:	f003 0304 	and.w	r3, r3, #4
 8003412:	2b04      	cmp	r3, #4
 8003414:	d11a      	bne.n	800344c <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	015a      	lsls	r2, r3, #5
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	4413      	add	r3, r2
 800341e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003422:	461a      	mov	r2, r3
 8003424:	2304      	movs	r3, #4
 8003426:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8003428:	687a      	ldr	r2, [r7, #4]
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	212c      	movs	r1, #44	; 0x2c
 800342e:	fb01 f303 	mul.w	r3, r1, r3
 8003432:	4413      	add	r3, r2
 8003434:	3361      	adds	r3, #97	; 0x61
 8003436:	2206      	movs	r2, #6
 8003438:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	68fa      	ldr	r2, [r7, #12]
 8003440:	b2d2      	uxtb	r2, r2
 8003442:	4611      	mov	r1, r2
 8003444:	4618      	mov	r0, r3
 8003446:	f004 ff44 	bl	80082d2 <USB_HC_Halt>
 800344a:	e0af      	b.n	80035ac <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	015a      	lsls	r2, r3, #5
 8003450:	693b      	ldr	r3, [r7, #16]
 8003452:	4413      	add	r3, r2
 8003454:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003458:	689b      	ldr	r3, [r3, #8]
 800345a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800345e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003462:	d11b      	bne.n	800349c <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	015a      	lsls	r2, r3, #5
 8003468:	693b      	ldr	r3, [r7, #16]
 800346a:	4413      	add	r3, r2
 800346c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003470:	461a      	mov	r2, r3
 8003472:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003476:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8003478:	687a      	ldr	r2, [r7, #4]
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	212c      	movs	r1, #44	; 0x2c
 800347e:	fb01 f303 	mul.w	r3, r1, r3
 8003482:	4413      	add	r3, r2
 8003484:	3361      	adds	r3, #97	; 0x61
 8003486:	2207      	movs	r2, #7
 8003488:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	68fa      	ldr	r2, [r7, #12]
 8003490:	b2d2      	uxtb	r2, r2
 8003492:	4611      	mov	r1, r2
 8003494:	4618      	mov	r0, r3
 8003496:	f004 ff1c 	bl	80082d2 <USB_HC_Halt>
 800349a:	e087      	b.n	80035ac <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	015a      	lsls	r2, r3, #5
 80034a0:	693b      	ldr	r3, [r7, #16]
 80034a2:	4413      	add	r3, r2
 80034a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034a8:	689b      	ldr	r3, [r3, #8]
 80034aa:	f003 0320 	and.w	r3, r3, #32
 80034ae:	2b20      	cmp	r3, #32
 80034b0:	d109      	bne.n	80034c6 <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	015a      	lsls	r2, r3, #5
 80034b6:	693b      	ldr	r3, [r7, #16]
 80034b8:	4413      	add	r3, r2
 80034ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034be:	461a      	mov	r2, r3
 80034c0:	2320      	movs	r3, #32
 80034c2:	6093      	str	r3, [r2, #8]
 80034c4:	e072      	b.n	80035ac <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	015a      	lsls	r2, r3, #5
 80034ca:	693b      	ldr	r3, [r7, #16]
 80034cc:	4413      	add	r3, r2
 80034ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034d2:	689b      	ldr	r3, [r3, #8]
 80034d4:	f003 0308 	and.w	r3, r3, #8
 80034d8:	2b08      	cmp	r3, #8
 80034da:	d11a      	bne.n	8003512 <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	015a      	lsls	r2, r3, #5
 80034e0:	693b      	ldr	r3, [r7, #16]
 80034e2:	4413      	add	r3, r2
 80034e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034e8:	461a      	mov	r2, r3
 80034ea:	2308      	movs	r3, #8
 80034ec:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 80034ee:	687a      	ldr	r2, [r7, #4]
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	212c      	movs	r1, #44	; 0x2c
 80034f4:	fb01 f303 	mul.w	r3, r1, r3
 80034f8:	4413      	add	r3, r2
 80034fa:	3361      	adds	r3, #97	; 0x61
 80034fc:	2205      	movs	r2, #5
 80034fe:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	68fa      	ldr	r2, [r7, #12]
 8003506:	b2d2      	uxtb	r2, r2
 8003508:	4611      	mov	r1, r2
 800350a:	4618      	mov	r0, r3
 800350c:	f004 fee1 	bl	80082d2 <USB_HC_Halt>
 8003510:	e04c      	b.n	80035ac <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	015a      	lsls	r2, r3, #5
 8003516:	693b      	ldr	r3, [r7, #16]
 8003518:	4413      	add	r3, r2
 800351a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800351e:	689b      	ldr	r3, [r3, #8]
 8003520:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003524:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003528:	d11b      	bne.n	8003562 <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	015a      	lsls	r2, r3, #5
 800352e:	693b      	ldr	r3, [r7, #16]
 8003530:	4413      	add	r3, r2
 8003532:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003536:	461a      	mov	r2, r3
 8003538:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800353c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800353e:	687a      	ldr	r2, [r7, #4]
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	212c      	movs	r1, #44	; 0x2c
 8003544:	fb01 f303 	mul.w	r3, r1, r3
 8003548:	4413      	add	r3, r2
 800354a:	3361      	adds	r3, #97	; 0x61
 800354c:	2208      	movs	r2, #8
 800354e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	68fa      	ldr	r2, [r7, #12]
 8003556:	b2d2      	uxtb	r2, r2
 8003558:	4611      	mov	r1, r2
 800355a:	4618      	mov	r0, r3
 800355c:	f004 feb9 	bl	80082d2 <USB_HC_Halt>
 8003560:	e024      	b.n	80035ac <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	015a      	lsls	r2, r3, #5
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	4413      	add	r3, r2
 800356a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800356e:	689b      	ldr	r3, [r3, #8]
 8003570:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003574:	2b80      	cmp	r3, #128	; 0x80
 8003576:	d119      	bne.n	80035ac <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	015a      	lsls	r2, r3, #5
 800357c:	693b      	ldr	r3, [r7, #16]
 800357e:	4413      	add	r3, r2
 8003580:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003584:	461a      	mov	r2, r3
 8003586:	2380      	movs	r3, #128	; 0x80
 8003588:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 800358a:	687a      	ldr	r2, [r7, #4]
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	212c      	movs	r1, #44	; 0x2c
 8003590:	fb01 f303 	mul.w	r3, r1, r3
 8003594:	4413      	add	r3, r2
 8003596:	3361      	adds	r3, #97	; 0x61
 8003598:	2206      	movs	r2, #6
 800359a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	68fa      	ldr	r2, [r7, #12]
 80035a2:	b2d2      	uxtb	r2, r2
 80035a4:	4611      	mov	r1, r2
 80035a6:	4618      	mov	r0, r3
 80035a8:	f004 fe93 	bl	80082d2 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	015a      	lsls	r2, r3, #5
 80035b0:	693b      	ldr	r3, [r7, #16]
 80035b2:	4413      	add	r3, r2
 80035b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035b8:	689b      	ldr	r3, [r3, #8]
 80035ba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80035be:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80035c2:	d112      	bne.n	80035ea <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	68fa      	ldr	r2, [r7, #12]
 80035ca:	b2d2      	uxtb	r2, r2
 80035cc:	4611      	mov	r1, r2
 80035ce:	4618      	mov	r0, r3
 80035d0:	f004 fe7f 	bl	80082d2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	015a      	lsls	r2, r3, #5
 80035d8:	693b      	ldr	r3, [r7, #16]
 80035da:	4413      	add	r3, r2
 80035dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035e0:	461a      	mov	r2, r3
 80035e2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80035e6:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 80035e8:	e24e      	b.n	8003a88 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	015a      	lsls	r2, r3, #5
 80035ee:	693b      	ldr	r3, [r7, #16]
 80035f0:	4413      	add	r3, r2
 80035f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035f6:	689b      	ldr	r3, [r3, #8]
 80035f8:	f003 0301 	and.w	r3, r3, #1
 80035fc:	2b01      	cmp	r3, #1
 80035fe:	f040 80df 	bne.w	80037c0 <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	691b      	ldr	r3, [r3, #16]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d019      	beq.n	800363e <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 800360a:	687a      	ldr	r2, [r7, #4]
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	212c      	movs	r1, #44	; 0x2c
 8003610:	fb01 f303 	mul.w	r3, r1, r3
 8003614:	4413      	add	r3, r2
 8003616:	3348      	adds	r3, #72	; 0x48
 8003618:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	0159      	lsls	r1, r3, #5
 800361e:	693b      	ldr	r3, [r7, #16]
 8003620:	440b      	add	r3, r1
 8003622:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003626:	691b      	ldr	r3, [r3, #16]
 8003628:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 800362c:	1ad2      	subs	r2, r2, r3
 800362e:	6879      	ldr	r1, [r7, #4]
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	202c      	movs	r0, #44	; 0x2c
 8003634:	fb00 f303 	mul.w	r3, r0, r3
 8003638:	440b      	add	r3, r1
 800363a:	3350      	adds	r3, #80	; 0x50
 800363c:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 800363e:	687a      	ldr	r2, [r7, #4]
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	212c      	movs	r1, #44	; 0x2c
 8003644:	fb01 f303 	mul.w	r3, r1, r3
 8003648:	4413      	add	r3, r2
 800364a:	3361      	adds	r3, #97	; 0x61
 800364c:	2201      	movs	r2, #1
 800364e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003650:	687a      	ldr	r2, [r7, #4]
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	212c      	movs	r1, #44	; 0x2c
 8003656:	fb01 f303 	mul.w	r3, r1, r3
 800365a:	4413      	add	r3, r2
 800365c:	335c      	adds	r3, #92	; 0x5c
 800365e:	2200      	movs	r2, #0
 8003660:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	015a      	lsls	r2, r3, #5
 8003666:	693b      	ldr	r3, [r7, #16]
 8003668:	4413      	add	r3, r2
 800366a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800366e:	461a      	mov	r2, r3
 8003670:	2301      	movs	r3, #1
 8003672:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003674:	687a      	ldr	r2, [r7, #4]
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	212c      	movs	r1, #44	; 0x2c
 800367a:	fb01 f303 	mul.w	r3, r1, r3
 800367e:	4413      	add	r3, r2
 8003680:	333f      	adds	r3, #63	; 0x3f
 8003682:	781b      	ldrb	r3, [r3, #0]
 8003684:	2b00      	cmp	r3, #0
 8003686:	d009      	beq.n	800369c <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8003688:	687a      	ldr	r2, [r7, #4]
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	212c      	movs	r1, #44	; 0x2c
 800368e:	fb01 f303 	mul.w	r3, r1, r3
 8003692:	4413      	add	r3, r2
 8003694:	333f      	adds	r3, #63	; 0x3f
 8003696:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003698:	2b02      	cmp	r3, #2
 800369a:	d111      	bne.n	80036c0 <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	68fa      	ldr	r2, [r7, #12]
 80036a2:	b2d2      	uxtb	r2, r2
 80036a4:	4611      	mov	r1, r2
 80036a6:	4618      	mov	r0, r3
 80036a8:	f004 fe13 	bl	80082d2 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	015a      	lsls	r2, r3, #5
 80036b0:	693b      	ldr	r3, [r7, #16]
 80036b2:	4413      	add	r3, r2
 80036b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036b8:	461a      	mov	r2, r3
 80036ba:	2310      	movs	r3, #16
 80036bc:	6093      	str	r3, [r2, #8]
 80036be:	e03a      	b.n	8003736 <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 80036c0:	687a      	ldr	r2, [r7, #4]
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	212c      	movs	r1, #44	; 0x2c
 80036c6:	fb01 f303 	mul.w	r3, r1, r3
 80036ca:	4413      	add	r3, r2
 80036cc:	333f      	adds	r3, #63	; 0x3f
 80036ce:	781b      	ldrb	r3, [r3, #0]
 80036d0:	2b03      	cmp	r3, #3
 80036d2:	d009      	beq.n	80036e8 <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 80036d4:	687a      	ldr	r2, [r7, #4]
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	212c      	movs	r1, #44	; 0x2c
 80036da:	fb01 f303 	mul.w	r3, r1, r3
 80036de:	4413      	add	r3, r2
 80036e0:	333f      	adds	r3, #63	; 0x3f
 80036e2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 80036e4:	2b01      	cmp	r3, #1
 80036e6:	d126      	bne.n	8003736 <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	015a      	lsls	r2, r3, #5
 80036ec:	693b      	ldr	r3, [r7, #16]
 80036ee:	4413      	add	r3, r2
 80036f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	68fa      	ldr	r2, [r7, #12]
 80036f8:	0151      	lsls	r1, r2, #5
 80036fa:	693a      	ldr	r2, [r7, #16]
 80036fc:	440a      	add	r2, r1
 80036fe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003702:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003706:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8003708:	687a      	ldr	r2, [r7, #4]
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	212c      	movs	r1, #44	; 0x2c
 800370e:	fb01 f303 	mul.w	r3, r1, r3
 8003712:	4413      	add	r3, r2
 8003714:	3360      	adds	r3, #96	; 0x60
 8003716:	2201      	movs	r2, #1
 8003718:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	b2d9      	uxtb	r1, r3
 800371e:	687a      	ldr	r2, [r7, #4]
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	202c      	movs	r0, #44	; 0x2c
 8003724:	fb00 f303 	mul.w	r3, r0, r3
 8003728:	4413      	add	r3, r2
 800372a:	3360      	adds	r3, #96	; 0x60
 800372c:	781b      	ldrb	r3, [r3, #0]
 800372e:	461a      	mov	r2, r3
 8003730:	6878      	ldr	r0, [r7, #4]
 8003732:	f00a fd31 	bl	800e198 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	691b      	ldr	r3, [r3, #16]
 800373a:	2b01      	cmp	r3, #1
 800373c:	d12b      	bne.n	8003796 <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 800373e:	687a      	ldr	r2, [r7, #4]
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	212c      	movs	r1, #44	; 0x2c
 8003744:	fb01 f303 	mul.w	r3, r1, r3
 8003748:	4413      	add	r3, r2
 800374a:	3348      	adds	r3, #72	; 0x48
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	6879      	ldr	r1, [r7, #4]
 8003750:	68fa      	ldr	r2, [r7, #12]
 8003752:	202c      	movs	r0, #44	; 0x2c
 8003754:	fb00 f202 	mul.w	r2, r0, r2
 8003758:	440a      	add	r2, r1
 800375a:	3240      	adds	r2, #64	; 0x40
 800375c:	8812      	ldrh	r2, [r2, #0]
 800375e:	fbb3 f3f2 	udiv	r3, r3, r2
 8003762:	f003 0301 	and.w	r3, r3, #1
 8003766:	2b00      	cmp	r3, #0
 8003768:	f000 818e 	beq.w	8003a88 <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 800376c:	687a      	ldr	r2, [r7, #4]
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	212c      	movs	r1, #44	; 0x2c
 8003772:	fb01 f303 	mul.w	r3, r1, r3
 8003776:	4413      	add	r3, r2
 8003778:	3354      	adds	r3, #84	; 0x54
 800377a:	781b      	ldrb	r3, [r3, #0]
 800377c:	f083 0301 	eor.w	r3, r3, #1
 8003780:	b2d8      	uxtb	r0, r3
 8003782:	687a      	ldr	r2, [r7, #4]
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	212c      	movs	r1, #44	; 0x2c
 8003788:	fb01 f303 	mul.w	r3, r1, r3
 800378c:	4413      	add	r3, r2
 800378e:	3354      	adds	r3, #84	; 0x54
 8003790:	4602      	mov	r2, r0
 8003792:	701a      	strb	r2, [r3, #0]
}
 8003794:	e178      	b.n	8003a88 <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8003796:	687a      	ldr	r2, [r7, #4]
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	212c      	movs	r1, #44	; 0x2c
 800379c:	fb01 f303 	mul.w	r3, r1, r3
 80037a0:	4413      	add	r3, r2
 80037a2:	3354      	adds	r3, #84	; 0x54
 80037a4:	781b      	ldrb	r3, [r3, #0]
 80037a6:	f083 0301 	eor.w	r3, r3, #1
 80037aa:	b2d8      	uxtb	r0, r3
 80037ac:	687a      	ldr	r2, [r7, #4]
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	212c      	movs	r1, #44	; 0x2c
 80037b2:	fb01 f303 	mul.w	r3, r1, r3
 80037b6:	4413      	add	r3, r2
 80037b8:	3354      	adds	r3, #84	; 0x54
 80037ba:	4602      	mov	r2, r0
 80037bc:	701a      	strb	r2, [r3, #0]
}
 80037be:	e163      	b.n	8003a88 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	015a      	lsls	r2, r3, #5
 80037c4:	693b      	ldr	r3, [r7, #16]
 80037c6:	4413      	add	r3, r2
 80037c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80037cc:	689b      	ldr	r3, [r3, #8]
 80037ce:	f003 0302 	and.w	r3, r3, #2
 80037d2:	2b02      	cmp	r3, #2
 80037d4:	f040 80f6 	bne.w	80039c4 <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80037d8:	687a      	ldr	r2, [r7, #4]
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	212c      	movs	r1, #44	; 0x2c
 80037de:	fb01 f303 	mul.w	r3, r1, r3
 80037e2:	4413      	add	r3, r2
 80037e4:	3361      	adds	r3, #97	; 0x61
 80037e6:	781b      	ldrb	r3, [r3, #0]
 80037e8:	2b01      	cmp	r3, #1
 80037ea:	d109      	bne.n	8003800 <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80037ec:	687a      	ldr	r2, [r7, #4]
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	212c      	movs	r1, #44	; 0x2c
 80037f2:	fb01 f303 	mul.w	r3, r1, r3
 80037f6:	4413      	add	r3, r2
 80037f8:	3360      	adds	r3, #96	; 0x60
 80037fa:	2201      	movs	r2, #1
 80037fc:	701a      	strb	r2, [r3, #0]
 80037fe:	e0c9      	b.n	8003994 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8003800:	687a      	ldr	r2, [r7, #4]
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	212c      	movs	r1, #44	; 0x2c
 8003806:	fb01 f303 	mul.w	r3, r1, r3
 800380a:	4413      	add	r3, r2
 800380c:	3361      	adds	r3, #97	; 0x61
 800380e:	781b      	ldrb	r3, [r3, #0]
 8003810:	2b05      	cmp	r3, #5
 8003812:	d109      	bne.n	8003828 <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8003814:	687a      	ldr	r2, [r7, #4]
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	212c      	movs	r1, #44	; 0x2c
 800381a:	fb01 f303 	mul.w	r3, r1, r3
 800381e:	4413      	add	r3, r2
 8003820:	3360      	adds	r3, #96	; 0x60
 8003822:	2205      	movs	r2, #5
 8003824:	701a      	strb	r2, [r3, #0]
 8003826:	e0b5      	b.n	8003994 <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003828:	687a      	ldr	r2, [r7, #4]
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	212c      	movs	r1, #44	; 0x2c
 800382e:	fb01 f303 	mul.w	r3, r1, r3
 8003832:	4413      	add	r3, r2
 8003834:	3361      	adds	r3, #97	; 0x61
 8003836:	781b      	ldrb	r3, [r3, #0]
 8003838:	2b06      	cmp	r3, #6
 800383a:	d009      	beq.n	8003850 <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 800383c:	687a      	ldr	r2, [r7, #4]
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	212c      	movs	r1, #44	; 0x2c
 8003842:	fb01 f303 	mul.w	r3, r1, r3
 8003846:	4413      	add	r3, r2
 8003848:	3361      	adds	r3, #97	; 0x61
 800384a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800384c:	2b08      	cmp	r3, #8
 800384e:	d150      	bne.n	80038f2 <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 8003850:	687a      	ldr	r2, [r7, #4]
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	212c      	movs	r1, #44	; 0x2c
 8003856:	fb01 f303 	mul.w	r3, r1, r3
 800385a:	4413      	add	r3, r2
 800385c:	335c      	adds	r3, #92	; 0x5c
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	1c5a      	adds	r2, r3, #1
 8003862:	6879      	ldr	r1, [r7, #4]
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	202c      	movs	r0, #44	; 0x2c
 8003868:	fb00 f303 	mul.w	r3, r0, r3
 800386c:	440b      	add	r3, r1
 800386e:	335c      	adds	r3, #92	; 0x5c
 8003870:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003872:	687a      	ldr	r2, [r7, #4]
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	212c      	movs	r1, #44	; 0x2c
 8003878:	fb01 f303 	mul.w	r3, r1, r3
 800387c:	4413      	add	r3, r2
 800387e:	335c      	adds	r3, #92	; 0x5c
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	2b02      	cmp	r3, #2
 8003884:	d912      	bls.n	80038ac <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8003886:	687a      	ldr	r2, [r7, #4]
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	212c      	movs	r1, #44	; 0x2c
 800388c:	fb01 f303 	mul.w	r3, r1, r3
 8003890:	4413      	add	r3, r2
 8003892:	335c      	adds	r3, #92	; 0x5c
 8003894:	2200      	movs	r2, #0
 8003896:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003898:	687a      	ldr	r2, [r7, #4]
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	212c      	movs	r1, #44	; 0x2c
 800389e:	fb01 f303 	mul.w	r3, r1, r3
 80038a2:	4413      	add	r3, r2
 80038a4:	3360      	adds	r3, #96	; 0x60
 80038a6:	2204      	movs	r2, #4
 80038a8:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80038aa:	e073      	b.n	8003994 <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80038ac:	687a      	ldr	r2, [r7, #4]
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	212c      	movs	r1, #44	; 0x2c
 80038b2:	fb01 f303 	mul.w	r3, r1, r3
 80038b6:	4413      	add	r3, r2
 80038b8:	3360      	adds	r3, #96	; 0x60
 80038ba:	2202      	movs	r2, #2
 80038bc:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	015a      	lsls	r2, r3, #5
 80038c2:	693b      	ldr	r3, [r7, #16]
 80038c4:	4413      	add	r3, r2
 80038c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80038ce:	68bb      	ldr	r3, [r7, #8]
 80038d0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80038d4:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80038d6:	68bb      	ldr	r3, [r7, #8]
 80038d8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80038dc:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	015a      	lsls	r2, r3, #5
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	4413      	add	r3, r2
 80038e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038ea:	461a      	mov	r2, r3
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80038f0:	e050      	b.n	8003994 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80038f2:	687a      	ldr	r2, [r7, #4]
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	212c      	movs	r1, #44	; 0x2c
 80038f8:	fb01 f303 	mul.w	r3, r1, r3
 80038fc:	4413      	add	r3, r2
 80038fe:	3361      	adds	r3, #97	; 0x61
 8003900:	781b      	ldrb	r3, [r3, #0]
 8003902:	2b03      	cmp	r3, #3
 8003904:	d122      	bne.n	800394c <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003906:	687a      	ldr	r2, [r7, #4]
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	212c      	movs	r1, #44	; 0x2c
 800390c:	fb01 f303 	mul.w	r3, r1, r3
 8003910:	4413      	add	r3, r2
 8003912:	3360      	adds	r3, #96	; 0x60
 8003914:	2202      	movs	r2, #2
 8003916:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	015a      	lsls	r2, r3, #5
 800391c:	693b      	ldr	r3, [r7, #16]
 800391e:	4413      	add	r3, r2
 8003920:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003928:	68bb      	ldr	r3, [r7, #8]
 800392a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800392e:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003930:	68bb      	ldr	r3, [r7, #8]
 8003932:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003936:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	015a      	lsls	r2, r3, #5
 800393c:	693b      	ldr	r3, [r7, #16]
 800393e:	4413      	add	r3, r2
 8003940:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003944:	461a      	mov	r2, r3
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	6013      	str	r3, [r2, #0]
 800394a:	e023      	b.n	8003994 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 800394c:	687a      	ldr	r2, [r7, #4]
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	212c      	movs	r1, #44	; 0x2c
 8003952:	fb01 f303 	mul.w	r3, r1, r3
 8003956:	4413      	add	r3, r2
 8003958:	3361      	adds	r3, #97	; 0x61
 800395a:	781b      	ldrb	r3, [r3, #0]
 800395c:	2b07      	cmp	r3, #7
 800395e:	d119      	bne.n	8003994 <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 8003960:	687a      	ldr	r2, [r7, #4]
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	212c      	movs	r1, #44	; 0x2c
 8003966:	fb01 f303 	mul.w	r3, r1, r3
 800396a:	4413      	add	r3, r2
 800396c:	335c      	adds	r3, #92	; 0x5c
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	1c5a      	adds	r2, r3, #1
 8003972:	6879      	ldr	r1, [r7, #4]
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	202c      	movs	r0, #44	; 0x2c
 8003978:	fb00 f303 	mul.w	r3, r0, r3
 800397c:	440b      	add	r3, r1
 800397e:	335c      	adds	r3, #92	; 0x5c
 8003980:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003982:	687a      	ldr	r2, [r7, #4]
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	212c      	movs	r1, #44	; 0x2c
 8003988:	fb01 f303 	mul.w	r3, r1, r3
 800398c:	4413      	add	r3, r2
 800398e:	3360      	adds	r3, #96	; 0x60
 8003990:	2204      	movs	r2, #4
 8003992:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	015a      	lsls	r2, r3, #5
 8003998:	693b      	ldr	r3, [r7, #16]
 800399a:	4413      	add	r3, r2
 800399c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80039a0:	461a      	mov	r2, r3
 80039a2:	2302      	movs	r3, #2
 80039a4:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	b2d9      	uxtb	r1, r3
 80039aa:	687a      	ldr	r2, [r7, #4]
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	202c      	movs	r0, #44	; 0x2c
 80039b0:	fb00 f303 	mul.w	r3, r0, r3
 80039b4:	4413      	add	r3, r2
 80039b6:	3360      	adds	r3, #96	; 0x60
 80039b8:	781b      	ldrb	r3, [r3, #0]
 80039ba:	461a      	mov	r2, r3
 80039bc:	6878      	ldr	r0, [r7, #4]
 80039be:	f00a fbeb 	bl	800e198 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80039c2:	e061      	b.n	8003a88 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	015a      	lsls	r2, r3, #5
 80039c8:	693b      	ldr	r3, [r7, #16]
 80039ca:	4413      	add	r3, r2
 80039cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80039d0:	689b      	ldr	r3, [r3, #8]
 80039d2:	f003 0310 	and.w	r3, r3, #16
 80039d6:	2b10      	cmp	r3, #16
 80039d8:	d156      	bne.n	8003a88 <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80039da:	687a      	ldr	r2, [r7, #4]
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	212c      	movs	r1, #44	; 0x2c
 80039e0:	fb01 f303 	mul.w	r3, r1, r3
 80039e4:	4413      	add	r3, r2
 80039e6:	333f      	adds	r3, #63	; 0x3f
 80039e8:	781b      	ldrb	r3, [r3, #0]
 80039ea:	2b03      	cmp	r3, #3
 80039ec:	d111      	bne.n	8003a12 <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80039ee:	687a      	ldr	r2, [r7, #4]
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	212c      	movs	r1, #44	; 0x2c
 80039f4:	fb01 f303 	mul.w	r3, r1, r3
 80039f8:	4413      	add	r3, r2
 80039fa:	335c      	adds	r3, #92	; 0x5c
 80039fc:	2200      	movs	r2, #0
 80039fe:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	68fa      	ldr	r2, [r7, #12]
 8003a06:	b2d2      	uxtb	r2, r2
 8003a08:	4611      	mov	r1, r2
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	f004 fc61 	bl	80082d2 <USB_HC_Halt>
 8003a10:	e031      	b.n	8003a76 <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003a12:	687a      	ldr	r2, [r7, #4]
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	212c      	movs	r1, #44	; 0x2c
 8003a18:	fb01 f303 	mul.w	r3, r1, r3
 8003a1c:	4413      	add	r3, r2
 8003a1e:	333f      	adds	r3, #63	; 0x3f
 8003a20:	781b      	ldrb	r3, [r3, #0]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d009      	beq.n	8003a3a <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8003a26:	687a      	ldr	r2, [r7, #4]
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	212c      	movs	r1, #44	; 0x2c
 8003a2c:	fb01 f303 	mul.w	r3, r1, r3
 8003a30:	4413      	add	r3, r2
 8003a32:	333f      	adds	r3, #63	; 0x3f
 8003a34:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003a36:	2b02      	cmp	r3, #2
 8003a38:	d11d      	bne.n	8003a76 <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8003a3a:	687a      	ldr	r2, [r7, #4]
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	212c      	movs	r1, #44	; 0x2c
 8003a40:	fb01 f303 	mul.w	r3, r1, r3
 8003a44:	4413      	add	r3, r2
 8003a46:	335c      	adds	r3, #92	; 0x5c
 8003a48:	2200      	movs	r2, #0
 8003a4a:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	691b      	ldr	r3, [r3, #16]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d110      	bne.n	8003a76 <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 8003a54:	687a      	ldr	r2, [r7, #4]
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	212c      	movs	r1, #44	; 0x2c
 8003a5a:	fb01 f303 	mul.w	r3, r1, r3
 8003a5e:	4413      	add	r3, r2
 8003a60:	3361      	adds	r3, #97	; 0x61
 8003a62:	2203      	movs	r2, #3
 8003a64:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	68fa      	ldr	r2, [r7, #12]
 8003a6c:	b2d2      	uxtb	r2, r2
 8003a6e:	4611      	mov	r1, r2
 8003a70:	4618      	mov	r0, r3
 8003a72:	f004 fc2e 	bl	80082d2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	015a      	lsls	r2, r3, #5
 8003a7a:	693b      	ldr	r3, [r7, #16]
 8003a7c:	4413      	add	r3, r2
 8003a7e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a82:	461a      	mov	r2, r3
 8003a84:	2310      	movs	r3, #16
 8003a86:	6093      	str	r3, [r2, #8]
}
 8003a88:	bf00      	nop
 8003a8a:	3718      	adds	r7, #24
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	bd80      	pop	{r7, pc}

08003a90 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b088      	sub	sp, #32
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
 8003a98:	460b      	mov	r3, r1
 8003a9a:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003aa2:	69fb      	ldr	r3, [r7, #28]
 8003aa4:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8003aa6:	78fb      	ldrb	r3, [r7, #3]
 8003aa8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8003aaa:	697b      	ldr	r3, [r7, #20]
 8003aac:	015a      	lsls	r2, r3, #5
 8003aae:	69bb      	ldr	r3, [r7, #24]
 8003ab0:	4413      	add	r3, r2
 8003ab2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ab6:	689b      	ldr	r3, [r3, #8]
 8003ab8:	f003 0304 	and.w	r3, r3, #4
 8003abc:	2b04      	cmp	r3, #4
 8003abe:	d11a      	bne.n	8003af6 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8003ac0:	697b      	ldr	r3, [r7, #20]
 8003ac2:	015a      	lsls	r2, r3, #5
 8003ac4:	69bb      	ldr	r3, [r7, #24]
 8003ac6:	4413      	add	r3, r2
 8003ac8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003acc:	461a      	mov	r2, r3
 8003ace:	2304      	movs	r3, #4
 8003ad0:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8003ad2:	687a      	ldr	r2, [r7, #4]
 8003ad4:	697b      	ldr	r3, [r7, #20]
 8003ad6:	212c      	movs	r1, #44	; 0x2c
 8003ad8:	fb01 f303 	mul.w	r3, r1, r3
 8003adc:	4413      	add	r3, r2
 8003ade:	3361      	adds	r3, #97	; 0x61
 8003ae0:	2206      	movs	r2, #6
 8003ae2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	697a      	ldr	r2, [r7, #20]
 8003aea:	b2d2      	uxtb	r2, r2
 8003aec:	4611      	mov	r1, r2
 8003aee:	4618      	mov	r0, r3
 8003af0:	f004 fbef 	bl	80082d2 <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 8003af4:	e331      	b.n	800415a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8003af6:	697b      	ldr	r3, [r7, #20]
 8003af8:	015a      	lsls	r2, r3, #5
 8003afa:	69bb      	ldr	r3, [r7, #24]
 8003afc:	4413      	add	r3, r2
 8003afe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b02:	689b      	ldr	r3, [r3, #8]
 8003b04:	f003 0320 	and.w	r3, r3, #32
 8003b08:	2b20      	cmp	r3, #32
 8003b0a:	d12e      	bne.n	8003b6a <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8003b0c:	697b      	ldr	r3, [r7, #20]
 8003b0e:	015a      	lsls	r2, r3, #5
 8003b10:	69bb      	ldr	r3, [r7, #24]
 8003b12:	4413      	add	r3, r2
 8003b14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b18:	461a      	mov	r2, r3
 8003b1a:	2320      	movs	r3, #32
 8003b1c:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8003b1e:	687a      	ldr	r2, [r7, #4]
 8003b20:	697b      	ldr	r3, [r7, #20]
 8003b22:	212c      	movs	r1, #44	; 0x2c
 8003b24:	fb01 f303 	mul.w	r3, r1, r3
 8003b28:	4413      	add	r3, r2
 8003b2a:	333d      	adds	r3, #61	; 0x3d
 8003b2c:	781b      	ldrb	r3, [r3, #0]
 8003b2e:	2b01      	cmp	r3, #1
 8003b30:	f040 8313 	bne.w	800415a <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 8003b34:	687a      	ldr	r2, [r7, #4]
 8003b36:	697b      	ldr	r3, [r7, #20]
 8003b38:	212c      	movs	r1, #44	; 0x2c
 8003b3a:	fb01 f303 	mul.w	r3, r1, r3
 8003b3e:	4413      	add	r3, r2
 8003b40:	333d      	adds	r3, #61	; 0x3d
 8003b42:	2200      	movs	r2, #0
 8003b44:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003b46:	687a      	ldr	r2, [r7, #4]
 8003b48:	697b      	ldr	r3, [r7, #20]
 8003b4a:	212c      	movs	r1, #44	; 0x2c
 8003b4c:	fb01 f303 	mul.w	r3, r1, r3
 8003b50:	4413      	add	r3, r2
 8003b52:	3360      	adds	r3, #96	; 0x60
 8003b54:	2202      	movs	r2, #2
 8003b56:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	697a      	ldr	r2, [r7, #20]
 8003b5e:	b2d2      	uxtb	r2, r2
 8003b60:	4611      	mov	r1, r2
 8003b62:	4618      	mov	r0, r3
 8003b64:	f004 fbb5 	bl	80082d2 <USB_HC_Halt>
}
 8003b68:	e2f7      	b.n	800415a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8003b6a:	697b      	ldr	r3, [r7, #20]
 8003b6c:	015a      	lsls	r2, r3, #5
 8003b6e:	69bb      	ldr	r3, [r7, #24]
 8003b70:	4413      	add	r3, r2
 8003b72:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b76:	689b      	ldr	r3, [r3, #8]
 8003b78:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003b7c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b80:	d112      	bne.n	8003ba8 <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8003b82:	697b      	ldr	r3, [r7, #20]
 8003b84:	015a      	lsls	r2, r3, #5
 8003b86:	69bb      	ldr	r3, [r7, #24]
 8003b88:	4413      	add	r3, r2
 8003b8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b8e:	461a      	mov	r2, r3
 8003b90:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003b94:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	697a      	ldr	r2, [r7, #20]
 8003b9c:	b2d2      	uxtb	r2, r2
 8003b9e:	4611      	mov	r1, r2
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	f004 fb96 	bl	80082d2 <USB_HC_Halt>
}
 8003ba6:	e2d8      	b.n	800415a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8003ba8:	697b      	ldr	r3, [r7, #20]
 8003baa:	015a      	lsls	r2, r3, #5
 8003bac:	69bb      	ldr	r3, [r7, #24]
 8003bae:	4413      	add	r3, r2
 8003bb0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bb4:	689b      	ldr	r3, [r3, #8]
 8003bb6:	f003 0301 	and.w	r3, r3, #1
 8003bba:	2b01      	cmp	r3, #1
 8003bbc:	d140      	bne.n	8003c40 <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003bbe:	687a      	ldr	r2, [r7, #4]
 8003bc0:	697b      	ldr	r3, [r7, #20]
 8003bc2:	212c      	movs	r1, #44	; 0x2c
 8003bc4:	fb01 f303 	mul.w	r3, r1, r3
 8003bc8:	4413      	add	r3, r2
 8003bca:	335c      	adds	r3, #92	; 0x5c
 8003bcc:	2200      	movs	r2, #0
 8003bce:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8003bd0:	697b      	ldr	r3, [r7, #20]
 8003bd2:	015a      	lsls	r2, r3, #5
 8003bd4:	69bb      	ldr	r3, [r7, #24]
 8003bd6:	4413      	add	r3, r2
 8003bd8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bdc:	689b      	ldr	r3, [r3, #8]
 8003bde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003be2:	2b40      	cmp	r3, #64	; 0x40
 8003be4:	d111      	bne.n	8003c0a <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 8003be6:	687a      	ldr	r2, [r7, #4]
 8003be8:	697b      	ldr	r3, [r7, #20]
 8003bea:	212c      	movs	r1, #44	; 0x2c
 8003bec:	fb01 f303 	mul.w	r3, r1, r3
 8003bf0:	4413      	add	r3, r2
 8003bf2:	333d      	adds	r3, #61	; 0x3d
 8003bf4:	2201      	movs	r2, #1
 8003bf6:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8003bf8:	697b      	ldr	r3, [r7, #20]
 8003bfa:	015a      	lsls	r2, r3, #5
 8003bfc:	69bb      	ldr	r3, [r7, #24]
 8003bfe:	4413      	add	r3, r2
 8003c00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c04:	461a      	mov	r2, r3
 8003c06:	2340      	movs	r3, #64	; 0x40
 8003c08:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8003c0a:	697b      	ldr	r3, [r7, #20]
 8003c0c:	015a      	lsls	r2, r3, #5
 8003c0e:	69bb      	ldr	r3, [r7, #24]
 8003c10:	4413      	add	r3, r2
 8003c12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c16:	461a      	mov	r2, r3
 8003c18:	2301      	movs	r3, #1
 8003c1a:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8003c1c:	687a      	ldr	r2, [r7, #4]
 8003c1e:	697b      	ldr	r3, [r7, #20]
 8003c20:	212c      	movs	r1, #44	; 0x2c
 8003c22:	fb01 f303 	mul.w	r3, r1, r3
 8003c26:	4413      	add	r3, r2
 8003c28:	3361      	adds	r3, #97	; 0x61
 8003c2a:	2201      	movs	r2, #1
 8003c2c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	697a      	ldr	r2, [r7, #20]
 8003c34:	b2d2      	uxtb	r2, r2
 8003c36:	4611      	mov	r1, r2
 8003c38:	4618      	mov	r0, r3
 8003c3a:	f004 fb4a 	bl	80082d2 <USB_HC_Halt>
}
 8003c3e:	e28c      	b.n	800415a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8003c40:	697b      	ldr	r3, [r7, #20]
 8003c42:	015a      	lsls	r2, r3, #5
 8003c44:	69bb      	ldr	r3, [r7, #24]
 8003c46:	4413      	add	r3, r2
 8003c48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c4c:	689b      	ldr	r3, [r3, #8]
 8003c4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c52:	2b40      	cmp	r3, #64	; 0x40
 8003c54:	d12c      	bne.n	8003cb0 <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 8003c56:	687a      	ldr	r2, [r7, #4]
 8003c58:	697b      	ldr	r3, [r7, #20]
 8003c5a:	212c      	movs	r1, #44	; 0x2c
 8003c5c:	fb01 f303 	mul.w	r3, r1, r3
 8003c60:	4413      	add	r3, r2
 8003c62:	3361      	adds	r3, #97	; 0x61
 8003c64:	2204      	movs	r2, #4
 8003c66:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8003c68:	687a      	ldr	r2, [r7, #4]
 8003c6a:	697b      	ldr	r3, [r7, #20]
 8003c6c:	212c      	movs	r1, #44	; 0x2c
 8003c6e:	fb01 f303 	mul.w	r3, r1, r3
 8003c72:	4413      	add	r3, r2
 8003c74:	333d      	adds	r3, #61	; 0x3d
 8003c76:	2201      	movs	r2, #1
 8003c78:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003c7a:	687a      	ldr	r2, [r7, #4]
 8003c7c:	697b      	ldr	r3, [r7, #20]
 8003c7e:	212c      	movs	r1, #44	; 0x2c
 8003c80:	fb01 f303 	mul.w	r3, r1, r3
 8003c84:	4413      	add	r3, r2
 8003c86:	335c      	adds	r3, #92	; 0x5c
 8003c88:	2200      	movs	r2, #0
 8003c8a:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	697a      	ldr	r2, [r7, #20]
 8003c92:	b2d2      	uxtb	r2, r2
 8003c94:	4611      	mov	r1, r2
 8003c96:	4618      	mov	r0, r3
 8003c98:	f004 fb1b 	bl	80082d2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8003c9c:	697b      	ldr	r3, [r7, #20]
 8003c9e:	015a      	lsls	r2, r3, #5
 8003ca0:	69bb      	ldr	r3, [r7, #24]
 8003ca2:	4413      	add	r3, r2
 8003ca4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ca8:	461a      	mov	r2, r3
 8003caa:	2340      	movs	r3, #64	; 0x40
 8003cac:	6093      	str	r3, [r2, #8]
}
 8003cae:	e254      	b.n	800415a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8003cb0:	697b      	ldr	r3, [r7, #20]
 8003cb2:	015a      	lsls	r2, r3, #5
 8003cb4:	69bb      	ldr	r3, [r7, #24]
 8003cb6:	4413      	add	r3, r2
 8003cb8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003cbc:	689b      	ldr	r3, [r3, #8]
 8003cbe:	f003 0308 	and.w	r3, r3, #8
 8003cc2:	2b08      	cmp	r3, #8
 8003cc4:	d11a      	bne.n	8003cfc <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8003cc6:	697b      	ldr	r3, [r7, #20]
 8003cc8:	015a      	lsls	r2, r3, #5
 8003cca:	69bb      	ldr	r3, [r7, #24]
 8003ccc:	4413      	add	r3, r2
 8003cce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003cd2:	461a      	mov	r2, r3
 8003cd4:	2308      	movs	r3, #8
 8003cd6:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8003cd8:	687a      	ldr	r2, [r7, #4]
 8003cda:	697b      	ldr	r3, [r7, #20]
 8003cdc:	212c      	movs	r1, #44	; 0x2c
 8003cde:	fb01 f303 	mul.w	r3, r1, r3
 8003ce2:	4413      	add	r3, r2
 8003ce4:	3361      	adds	r3, #97	; 0x61
 8003ce6:	2205      	movs	r2, #5
 8003ce8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	697a      	ldr	r2, [r7, #20]
 8003cf0:	b2d2      	uxtb	r2, r2
 8003cf2:	4611      	mov	r1, r2
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	f004 faec 	bl	80082d2 <USB_HC_Halt>
}
 8003cfa:	e22e      	b.n	800415a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8003cfc:	697b      	ldr	r3, [r7, #20]
 8003cfe:	015a      	lsls	r2, r3, #5
 8003d00:	69bb      	ldr	r3, [r7, #24]
 8003d02:	4413      	add	r3, r2
 8003d04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d08:	689b      	ldr	r3, [r3, #8]
 8003d0a:	f003 0310 	and.w	r3, r3, #16
 8003d0e:	2b10      	cmp	r3, #16
 8003d10:	d140      	bne.n	8003d94 <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003d12:	687a      	ldr	r2, [r7, #4]
 8003d14:	697b      	ldr	r3, [r7, #20]
 8003d16:	212c      	movs	r1, #44	; 0x2c
 8003d18:	fb01 f303 	mul.w	r3, r1, r3
 8003d1c:	4413      	add	r3, r2
 8003d1e:	335c      	adds	r3, #92	; 0x5c
 8003d20:	2200      	movs	r2, #0
 8003d22:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8003d24:	687a      	ldr	r2, [r7, #4]
 8003d26:	697b      	ldr	r3, [r7, #20]
 8003d28:	212c      	movs	r1, #44	; 0x2c
 8003d2a:	fb01 f303 	mul.w	r3, r1, r3
 8003d2e:	4413      	add	r3, r2
 8003d30:	3361      	adds	r3, #97	; 0x61
 8003d32:	2203      	movs	r2, #3
 8003d34:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8003d36:	687a      	ldr	r2, [r7, #4]
 8003d38:	697b      	ldr	r3, [r7, #20]
 8003d3a:	212c      	movs	r1, #44	; 0x2c
 8003d3c:	fb01 f303 	mul.w	r3, r1, r3
 8003d40:	4413      	add	r3, r2
 8003d42:	333d      	adds	r3, #61	; 0x3d
 8003d44:	781b      	ldrb	r3, [r3, #0]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d112      	bne.n	8003d70 <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8003d4a:	687a      	ldr	r2, [r7, #4]
 8003d4c:	697b      	ldr	r3, [r7, #20]
 8003d4e:	212c      	movs	r1, #44	; 0x2c
 8003d50:	fb01 f303 	mul.w	r3, r1, r3
 8003d54:	4413      	add	r3, r2
 8003d56:	333c      	adds	r3, #60	; 0x3c
 8003d58:	781b      	ldrb	r3, [r3, #0]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d108      	bne.n	8003d70 <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 8003d5e:	687a      	ldr	r2, [r7, #4]
 8003d60:	697b      	ldr	r3, [r7, #20]
 8003d62:	212c      	movs	r1, #44	; 0x2c
 8003d64:	fb01 f303 	mul.w	r3, r1, r3
 8003d68:	4413      	add	r3, r2
 8003d6a:	333d      	adds	r3, #61	; 0x3d
 8003d6c:	2201      	movs	r2, #1
 8003d6e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	697a      	ldr	r2, [r7, #20]
 8003d76:	b2d2      	uxtb	r2, r2
 8003d78:	4611      	mov	r1, r2
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	f004 faa9 	bl	80082d2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003d80:	697b      	ldr	r3, [r7, #20]
 8003d82:	015a      	lsls	r2, r3, #5
 8003d84:	69bb      	ldr	r3, [r7, #24]
 8003d86:	4413      	add	r3, r2
 8003d88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d8c:	461a      	mov	r2, r3
 8003d8e:	2310      	movs	r3, #16
 8003d90:	6093      	str	r3, [r2, #8]
}
 8003d92:	e1e2      	b.n	800415a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8003d94:	697b      	ldr	r3, [r7, #20]
 8003d96:	015a      	lsls	r2, r3, #5
 8003d98:	69bb      	ldr	r3, [r7, #24]
 8003d9a:	4413      	add	r3, r2
 8003d9c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003da0:	689b      	ldr	r3, [r3, #8]
 8003da2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003da6:	2b80      	cmp	r3, #128	; 0x80
 8003da8:	d164      	bne.n	8003e74 <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	691b      	ldr	r3, [r3, #16]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d111      	bne.n	8003dd6 <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 8003db2:	687a      	ldr	r2, [r7, #4]
 8003db4:	697b      	ldr	r3, [r7, #20]
 8003db6:	212c      	movs	r1, #44	; 0x2c
 8003db8:	fb01 f303 	mul.w	r3, r1, r3
 8003dbc:	4413      	add	r3, r2
 8003dbe:	3361      	adds	r3, #97	; 0x61
 8003dc0:	2206      	movs	r2, #6
 8003dc2:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	697a      	ldr	r2, [r7, #20]
 8003dca:	b2d2      	uxtb	r2, r2
 8003dcc:	4611      	mov	r1, r2
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f004 fa7f 	bl	80082d2 <USB_HC_Halt>
 8003dd4:	e044      	b.n	8003e60 <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 8003dd6:	687a      	ldr	r2, [r7, #4]
 8003dd8:	697b      	ldr	r3, [r7, #20]
 8003dda:	212c      	movs	r1, #44	; 0x2c
 8003ddc:	fb01 f303 	mul.w	r3, r1, r3
 8003de0:	4413      	add	r3, r2
 8003de2:	335c      	adds	r3, #92	; 0x5c
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	1c5a      	adds	r2, r3, #1
 8003de8:	6879      	ldr	r1, [r7, #4]
 8003dea:	697b      	ldr	r3, [r7, #20]
 8003dec:	202c      	movs	r0, #44	; 0x2c
 8003dee:	fb00 f303 	mul.w	r3, r0, r3
 8003df2:	440b      	add	r3, r1
 8003df4:	335c      	adds	r3, #92	; 0x5c
 8003df6:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003df8:	687a      	ldr	r2, [r7, #4]
 8003dfa:	697b      	ldr	r3, [r7, #20]
 8003dfc:	212c      	movs	r1, #44	; 0x2c
 8003dfe:	fb01 f303 	mul.w	r3, r1, r3
 8003e02:	4413      	add	r3, r2
 8003e04:	335c      	adds	r3, #92	; 0x5c
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	2b02      	cmp	r3, #2
 8003e0a:	d920      	bls.n	8003e4e <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8003e0c:	687a      	ldr	r2, [r7, #4]
 8003e0e:	697b      	ldr	r3, [r7, #20]
 8003e10:	212c      	movs	r1, #44	; 0x2c
 8003e12:	fb01 f303 	mul.w	r3, r1, r3
 8003e16:	4413      	add	r3, r2
 8003e18:	335c      	adds	r3, #92	; 0x5c
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003e1e:	687a      	ldr	r2, [r7, #4]
 8003e20:	697b      	ldr	r3, [r7, #20]
 8003e22:	212c      	movs	r1, #44	; 0x2c
 8003e24:	fb01 f303 	mul.w	r3, r1, r3
 8003e28:	4413      	add	r3, r2
 8003e2a:	3360      	adds	r3, #96	; 0x60
 8003e2c:	2204      	movs	r2, #4
 8003e2e:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	b2d9      	uxtb	r1, r3
 8003e34:	687a      	ldr	r2, [r7, #4]
 8003e36:	697b      	ldr	r3, [r7, #20]
 8003e38:	202c      	movs	r0, #44	; 0x2c
 8003e3a:	fb00 f303 	mul.w	r3, r0, r3
 8003e3e:	4413      	add	r3, r2
 8003e40:	3360      	adds	r3, #96	; 0x60
 8003e42:	781b      	ldrb	r3, [r3, #0]
 8003e44:	461a      	mov	r2, r3
 8003e46:	6878      	ldr	r0, [r7, #4]
 8003e48:	f00a f9a6 	bl	800e198 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003e4c:	e008      	b.n	8003e60 <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003e4e:	687a      	ldr	r2, [r7, #4]
 8003e50:	697b      	ldr	r3, [r7, #20]
 8003e52:	212c      	movs	r1, #44	; 0x2c
 8003e54:	fb01 f303 	mul.w	r3, r1, r3
 8003e58:	4413      	add	r3, r2
 8003e5a:	3360      	adds	r3, #96	; 0x60
 8003e5c:	2202      	movs	r2, #2
 8003e5e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8003e60:	697b      	ldr	r3, [r7, #20]
 8003e62:	015a      	lsls	r2, r3, #5
 8003e64:	69bb      	ldr	r3, [r7, #24]
 8003e66:	4413      	add	r3, r2
 8003e68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e6c:	461a      	mov	r2, r3
 8003e6e:	2380      	movs	r3, #128	; 0x80
 8003e70:	6093      	str	r3, [r2, #8]
}
 8003e72:	e172      	b.n	800415a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8003e74:	697b      	ldr	r3, [r7, #20]
 8003e76:	015a      	lsls	r2, r3, #5
 8003e78:	69bb      	ldr	r3, [r7, #24]
 8003e7a:	4413      	add	r3, r2
 8003e7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e8a:	d11b      	bne.n	8003ec4 <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8003e8c:	687a      	ldr	r2, [r7, #4]
 8003e8e:	697b      	ldr	r3, [r7, #20]
 8003e90:	212c      	movs	r1, #44	; 0x2c
 8003e92:	fb01 f303 	mul.w	r3, r1, r3
 8003e96:	4413      	add	r3, r2
 8003e98:	3361      	adds	r3, #97	; 0x61
 8003e9a:	2208      	movs	r2, #8
 8003e9c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	697a      	ldr	r2, [r7, #20]
 8003ea4:	b2d2      	uxtb	r2, r2
 8003ea6:	4611      	mov	r1, r2
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	f004 fa12 	bl	80082d2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8003eae:	697b      	ldr	r3, [r7, #20]
 8003eb0:	015a      	lsls	r2, r3, #5
 8003eb2:	69bb      	ldr	r3, [r7, #24]
 8003eb4:	4413      	add	r3, r2
 8003eb6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003eba:	461a      	mov	r2, r3
 8003ebc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003ec0:	6093      	str	r3, [r2, #8]
}
 8003ec2:	e14a      	b.n	800415a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8003ec4:	697b      	ldr	r3, [r7, #20]
 8003ec6:	015a      	lsls	r2, r3, #5
 8003ec8:	69bb      	ldr	r3, [r7, #24]
 8003eca:	4413      	add	r3, r2
 8003ecc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ed0:	689b      	ldr	r3, [r3, #8]
 8003ed2:	f003 0302 	and.w	r3, r3, #2
 8003ed6:	2b02      	cmp	r3, #2
 8003ed8:	f040 813f 	bne.w	800415a <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8003edc:	687a      	ldr	r2, [r7, #4]
 8003ede:	697b      	ldr	r3, [r7, #20]
 8003ee0:	212c      	movs	r1, #44	; 0x2c
 8003ee2:	fb01 f303 	mul.w	r3, r1, r3
 8003ee6:	4413      	add	r3, r2
 8003ee8:	3361      	adds	r3, #97	; 0x61
 8003eea:	781b      	ldrb	r3, [r3, #0]
 8003eec:	2b01      	cmp	r3, #1
 8003eee:	d17d      	bne.n	8003fec <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8003ef0:	687a      	ldr	r2, [r7, #4]
 8003ef2:	697b      	ldr	r3, [r7, #20]
 8003ef4:	212c      	movs	r1, #44	; 0x2c
 8003ef6:	fb01 f303 	mul.w	r3, r1, r3
 8003efa:	4413      	add	r3, r2
 8003efc:	3360      	adds	r3, #96	; 0x60
 8003efe:	2201      	movs	r2, #1
 8003f00:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8003f02:	687a      	ldr	r2, [r7, #4]
 8003f04:	697b      	ldr	r3, [r7, #20]
 8003f06:	212c      	movs	r1, #44	; 0x2c
 8003f08:	fb01 f303 	mul.w	r3, r1, r3
 8003f0c:	4413      	add	r3, r2
 8003f0e:	333f      	adds	r3, #63	; 0x3f
 8003f10:	781b      	ldrb	r3, [r3, #0]
 8003f12:	2b02      	cmp	r3, #2
 8003f14:	d00a      	beq.n	8003f2c <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8003f16:	687a      	ldr	r2, [r7, #4]
 8003f18:	697b      	ldr	r3, [r7, #20]
 8003f1a:	212c      	movs	r1, #44	; 0x2c
 8003f1c:	fb01 f303 	mul.w	r3, r1, r3
 8003f20:	4413      	add	r3, r2
 8003f22:	333f      	adds	r3, #63	; 0x3f
 8003f24:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8003f26:	2b03      	cmp	r3, #3
 8003f28:	f040 8100 	bne.w	800412c <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	691b      	ldr	r3, [r3, #16]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d113      	bne.n	8003f5c <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8003f34:	687a      	ldr	r2, [r7, #4]
 8003f36:	697b      	ldr	r3, [r7, #20]
 8003f38:	212c      	movs	r1, #44	; 0x2c
 8003f3a:	fb01 f303 	mul.w	r3, r1, r3
 8003f3e:	4413      	add	r3, r2
 8003f40:	3355      	adds	r3, #85	; 0x55
 8003f42:	781b      	ldrb	r3, [r3, #0]
 8003f44:	f083 0301 	eor.w	r3, r3, #1
 8003f48:	b2d8      	uxtb	r0, r3
 8003f4a:	687a      	ldr	r2, [r7, #4]
 8003f4c:	697b      	ldr	r3, [r7, #20]
 8003f4e:	212c      	movs	r1, #44	; 0x2c
 8003f50:	fb01 f303 	mul.w	r3, r1, r3
 8003f54:	4413      	add	r3, r2
 8003f56:	3355      	adds	r3, #85	; 0x55
 8003f58:	4602      	mov	r2, r0
 8003f5a:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	691b      	ldr	r3, [r3, #16]
 8003f60:	2b01      	cmp	r3, #1
 8003f62:	f040 80e3 	bne.w	800412c <HCD_HC_OUT_IRQHandler+0x69c>
 8003f66:	687a      	ldr	r2, [r7, #4]
 8003f68:	697b      	ldr	r3, [r7, #20]
 8003f6a:	212c      	movs	r1, #44	; 0x2c
 8003f6c:	fb01 f303 	mul.w	r3, r1, r3
 8003f70:	4413      	add	r3, r2
 8003f72:	334c      	adds	r3, #76	; 0x4c
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	f000 80d8 	beq.w	800412c <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8003f7c:	687a      	ldr	r2, [r7, #4]
 8003f7e:	697b      	ldr	r3, [r7, #20]
 8003f80:	212c      	movs	r1, #44	; 0x2c
 8003f82:	fb01 f303 	mul.w	r3, r1, r3
 8003f86:	4413      	add	r3, r2
 8003f88:	334c      	adds	r3, #76	; 0x4c
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	6879      	ldr	r1, [r7, #4]
 8003f8e:	697a      	ldr	r2, [r7, #20]
 8003f90:	202c      	movs	r0, #44	; 0x2c
 8003f92:	fb00 f202 	mul.w	r2, r0, r2
 8003f96:	440a      	add	r2, r1
 8003f98:	3240      	adds	r2, #64	; 0x40
 8003f9a:	8812      	ldrh	r2, [r2, #0]
 8003f9c:	4413      	add	r3, r2
 8003f9e:	3b01      	subs	r3, #1
 8003fa0:	6879      	ldr	r1, [r7, #4]
 8003fa2:	697a      	ldr	r2, [r7, #20]
 8003fa4:	202c      	movs	r0, #44	; 0x2c
 8003fa6:	fb00 f202 	mul.w	r2, r0, r2
 8003faa:	440a      	add	r2, r1
 8003fac:	3240      	adds	r2, #64	; 0x40
 8003fae:	8812      	ldrh	r2, [r2, #0]
 8003fb0:	fbb3 f3f2 	udiv	r3, r3, r2
 8003fb4:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	f003 0301 	and.w	r3, r3, #1
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	f000 80b5 	beq.w	800412c <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 8003fc2:	687a      	ldr	r2, [r7, #4]
 8003fc4:	697b      	ldr	r3, [r7, #20]
 8003fc6:	212c      	movs	r1, #44	; 0x2c
 8003fc8:	fb01 f303 	mul.w	r3, r1, r3
 8003fcc:	4413      	add	r3, r2
 8003fce:	3355      	adds	r3, #85	; 0x55
 8003fd0:	781b      	ldrb	r3, [r3, #0]
 8003fd2:	f083 0301 	eor.w	r3, r3, #1
 8003fd6:	b2d8      	uxtb	r0, r3
 8003fd8:	687a      	ldr	r2, [r7, #4]
 8003fda:	697b      	ldr	r3, [r7, #20]
 8003fdc:	212c      	movs	r1, #44	; 0x2c
 8003fde:	fb01 f303 	mul.w	r3, r1, r3
 8003fe2:	4413      	add	r3, r2
 8003fe4:	3355      	adds	r3, #85	; 0x55
 8003fe6:	4602      	mov	r2, r0
 8003fe8:	701a      	strb	r2, [r3, #0]
 8003fea:	e09f      	b.n	800412c <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8003fec:	687a      	ldr	r2, [r7, #4]
 8003fee:	697b      	ldr	r3, [r7, #20]
 8003ff0:	212c      	movs	r1, #44	; 0x2c
 8003ff2:	fb01 f303 	mul.w	r3, r1, r3
 8003ff6:	4413      	add	r3, r2
 8003ff8:	3361      	adds	r3, #97	; 0x61
 8003ffa:	781b      	ldrb	r3, [r3, #0]
 8003ffc:	2b03      	cmp	r3, #3
 8003ffe:	d109      	bne.n	8004014 <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004000:	687a      	ldr	r2, [r7, #4]
 8004002:	697b      	ldr	r3, [r7, #20]
 8004004:	212c      	movs	r1, #44	; 0x2c
 8004006:	fb01 f303 	mul.w	r3, r1, r3
 800400a:	4413      	add	r3, r2
 800400c:	3360      	adds	r3, #96	; 0x60
 800400e:	2202      	movs	r2, #2
 8004010:	701a      	strb	r2, [r3, #0]
 8004012:	e08b      	b.n	800412c <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8004014:	687a      	ldr	r2, [r7, #4]
 8004016:	697b      	ldr	r3, [r7, #20]
 8004018:	212c      	movs	r1, #44	; 0x2c
 800401a:	fb01 f303 	mul.w	r3, r1, r3
 800401e:	4413      	add	r3, r2
 8004020:	3361      	adds	r3, #97	; 0x61
 8004022:	781b      	ldrb	r3, [r3, #0]
 8004024:	2b04      	cmp	r3, #4
 8004026:	d109      	bne.n	800403c <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8004028:	687a      	ldr	r2, [r7, #4]
 800402a:	697b      	ldr	r3, [r7, #20]
 800402c:	212c      	movs	r1, #44	; 0x2c
 800402e:	fb01 f303 	mul.w	r3, r1, r3
 8004032:	4413      	add	r3, r2
 8004034:	3360      	adds	r3, #96	; 0x60
 8004036:	2202      	movs	r2, #2
 8004038:	701a      	strb	r2, [r3, #0]
 800403a:	e077      	b.n	800412c <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800403c:	687a      	ldr	r2, [r7, #4]
 800403e:	697b      	ldr	r3, [r7, #20]
 8004040:	212c      	movs	r1, #44	; 0x2c
 8004042:	fb01 f303 	mul.w	r3, r1, r3
 8004046:	4413      	add	r3, r2
 8004048:	3361      	adds	r3, #97	; 0x61
 800404a:	781b      	ldrb	r3, [r3, #0]
 800404c:	2b05      	cmp	r3, #5
 800404e:	d109      	bne.n	8004064 <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8004050:	687a      	ldr	r2, [r7, #4]
 8004052:	697b      	ldr	r3, [r7, #20]
 8004054:	212c      	movs	r1, #44	; 0x2c
 8004056:	fb01 f303 	mul.w	r3, r1, r3
 800405a:	4413      	add	r3, r2
 800405c:	3360      	adds	r3, #96	; 0x60
 800405e:	2205      	movs	r2, #5
 8004060:	701a      	strb	r2, [r3, #0]
 8004062:	e063      	b.n	800412c <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004064:	687a      	ldr	r2, [r7, #4]
 8004066:	697b      	ldr	r3, [r7, #20]
 8004068:	212c      	movs	r1, #44	; 0x2c
 800406a:	fb01 f303 	mul.w	r3, r1, r3
 800406e:	4413      	add	r3, r2
 8004070:	3361      	adds	r3, #97	; 0x61
 8004072:	781b      	ldrb	r3, [r3, #0]
 8004074:	2b06      	cmp	r3, #6
 8004076:	d009      	beq.n	800408c <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8004078:	687a      	ldr	r2, [r7, #4]
 800407a:	697b      	ldr	r3, [r7, #20]
 800407c:	212c      	movs	r1, #44	; 0x2c
 800407e:	fb01 f303 	mul.w	r3, r1, r3
 8004082:	4413      	add	r3, r2
 8004084:	3361      	adds	r3, #97	; 0x61
 8004086:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004088:	2b08      	cmp	r3, #8
 800408a:	d14f      	bne.n	800412c <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 800408c:	687a      	ldr	r2, [r7, #4]
 800408e:	697b      	ldr	r3, [r7, #20]
 8004090:	212c      	movs	r1, #44	; 0x2c
 8004092:	fb01 f303 	mul.w	r3, r1, r3
 8004096:	4413      	add	r3, r2
 8004098:	335c      	adds	r3, #92	; 0x5c
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	1c5a      	adds	r2, r3, #1
 800409e:	6879      	ldr	r1, [r7, #4]
 80040a0:	697b      	ldr	r3, [r7, #20]
 80040a2:	202c      	movs	r0, #44	; 0x2c
 80040a4:	fb00 f303 	mul.w	r3, r0, r3
 80040a8:	440b      	add	r3, r1
 80040aa:	335c      	adds	r3, #92	; 0x5c
 80040ac:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80040ae:	687a      	ldr	r2, [r7, #4]
 80040b0:	697b      	ldr	r3, [r7, #20]
 80040b2:	212c      	movs	r1, #44	; 0x2c
 80040b4:	fb01 f303 	mul.w	r3, r1, r3
 80040b8:	4413      	add	r3, r2
 80040ba:	335c      	adds	r3, #92	; 0x5c
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	2b02      	cmp	r3, #2
 80040c0:	d912      	bls.n	80040e8 <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80040c2:	687a      	ldr	r2, [r7, #4]
 80040c4:	697b      	ldr	r3, [r7, #20]
 80040c6:	212c      	movs	r1, #44	; 0x2c
 80040c8:	fb01 f303 	mul.w	r3, r1, r3
 80040cc:	4413      	add	r3, r2
 80040ce:	335c      	adds	r3, #92	; 0x5c
 80040d0:	2200      	movs	r2, #0
 80040d2:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80040d4:	687a      	ldr	r2, [r7, #4]
 80040d6:	697b      	ldr	r3, [r7, #20]
 80040d8:	212c      	movs	r1, #44	; 0x2c
 80040da:	fb01 f303 	mul.w	r3, r1, r3
 80040de:	4413      	add	r3, r2
 80040e0:	3360      	adds	r3, #96	; 0x60
 80040e2:	2204      	movs	r2, #4
 80040e4:	701a      	strb	r2, [r3, #0]
 80040e6:	e021      	b.n	800412c <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80040e8:	687a      	ldr	r2, [r7, #4]
 80040ea:	697b      	ldr	r3, [r7, #20]
 80040ec:	212c      	movs	r1, #44	; 0x2c
 80040ee:	fb01 f303 	mul.w	r3, r1, r3
 80040f2:	4413      	add	r3, r2
 80040f4:	3360      	adds	r3, #96	; 0x60
 80040f6:	2202      	movs	r2, #2
 80040f8:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80040fa:	697b      	ldr	r3, [r7, #20]
 80040fc:	015a      	lsls	r2, r3, #5
 80040fe:	69bb      	ldr	r3, [r7, #24]
 8004100:	4413      	add	r3, r2
 8004102:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800410a:	693b      	ldr	r3, [r7, #16]
 800410c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004110:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004118:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 800411a:	697b      	ldr	r3, [r7, #20]
 800411c:	015a      	lsls	r2, r3, #5
 800411e:	69bb      	ldr	r3, [r7, #24]
 8004120:	4413      	add	r3, r2
 8004122:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004126:	461a      	mov	r2, r3
 8004128:	693b      	ldr	r3, [r7, #16]
 800412a:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800412c:	697b      	ldr	r3, [r7, #20]
 800412e:	015a      	lsls	r2, r3, #5
 8004130:	69bb      	ldr	r3, [r7, #24]
 8004132:	4413      	add	r3, r2
 8004134:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004138:	461a      	mov	r2, r3
 800413a:	2302      	movs	r3, #2
 800413c:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800413e:	697b      	ldr	r3, [r7, #20]
 8004140:	b2d9      	uxtb	r1, r3
 8004142:	687a      	ldr	r2, [r7, #4]
 8004144:	697b      	ldr	r3, [r7, #20]
 8004146:	202c      	movs	r0, #44	; 0x2c
 8004148:	fb00 f303 	mul.w	r3, r0, r3
 800414c:	4413      	add	r3, r2
 800414e:	3360      	adds	r3, #96	; 0x60
 8004150:	781b      	ldrb	r3, [r3, #0]
 8004152:	461a      	mov	r2, r3
 8004154:	6878      	ldr	r0, [r7, #4]
 8004156:	f00a f81f 	bl	800e198 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 800415a:	bf00      	nop
 800415c:	3720      	adds	r7, #32
 800415e:	46bd      	mov	sp, r7
 8004160:	bd80      	pop	{r7, pc}

08004162 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004162:	b580      	push	{r7, lr}
 8004164:	b08a      	sub	sp, #40	; 0x28
 8004166:	af00      	add	r7, sp, #0
 8004168:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004172:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	6a1b      	ldr	r3, [r3, #32]
 800417a:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 800417c:	69fb      	ldr	r3, [r7, #28]
 800417e:	f003 030f 	and.w	r3, r3, #15
 8004182:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8004184:	69fb      	ldr	r3, [r7, #28]
 8004186:	0c5b      	lsrs	r3, r3, #17
 8004188:	f003 030f 	and.w	r3, r3, #15
 800418c:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 800418e:	69fb      	ldr	r3, [r7, #28]
 8004190:	091b      	lsrs	r3, r3, #4
 8004192:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004196:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8004198:	697b      	ldr	r3, [r7, #20]
 800419a:	2b02      	cmp	r3, #2
 800419c:	d004      	beq.n	80041a8 <HCD_RXQLVL_IRQHandler+0x46>
 800419e:	697b      	ldr	r3, [r7, #20]
 80041a0:	2b05      	cmp	r3, #5
 80041a2:	f000 80a9 	beq.w	80042f8 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80041a6:	e0aa      	b.n	80042fe <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 80041a8:	693b      	ldr	r3, [r7, #16]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	f000 80a6 	beq.w	80042fc <HCD_RXQLVL_IRQHandler+0x19a>
 80041b0:	687a      	ldr	r2, [r7, #4]
 80041b2:	69bb      	ldr	r3, [r7, #24]
 80041b4:	212c      	movs	r1, #44	; 0x2c
 80041b6:	fb01 f303 	mul.w	r3, r1, r3
 80041ba:	4413      	add	r3, r2
 80041bc:	3344      	adds	r3, #68	; 0x44
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	f000 809b 	beq.w	80042fc <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 80041c6:	687a      	ldr	r2, [r7, #4]
 80041c8:	69bb      	ldr	r3, [r7, #24]
 80041ca:	212c      	movs	r1, #44	; 0x2c
 80041cc:	fb01 f303 	mul.w	r3, r1, r3
 80041d0:	4413      	add	r3, r2
 80041d2:	3350      	adds	r3, #80	; 0x50
 80041d4:	681a      	ldr	r2, [r3, #0]
 80041d6:	693b      	ldr	r3, [r7, #16]
 80041d8:	441a      	add	r2, r3
 80041da:	6879      	ldr	r1, [r7, #4]
 80041dc:	69bb      	ldr	r3, [r7, #24]
 80041de:	202c      	movs	r0, #44	; 0x2c
 80041e0:	fb00 f303 	mul.w	r3, r0, r3
 80041e4:	440b      	add	r3, r1
 80041e6:	334c      	adds	r3, #76	; 0x4c
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	429a      	cmp	r2, r3
 80041ec:	d87a      	bhi.n	80042e4 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6818      	ldr	r0, [r3, #0]
 80041f2:	687a      	ldr	r2, [r7, #4]
 80041f4:	69bb      	ldr	r3, [r7, #24]
 80041f6:	212c      	movs	r1, #44	; 0x2c
 80041f8:	fb01 f303 	mul.w	r3, r1, r3
 80041fc:	4413      	add	r3, r2
 80041fe:	3344      	adds	r3, #68	; 0x44
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	693a      	ldr	r2, [r7, #16]
 8004204:	b292      	uxth	r2, r2
 8004206:	4619      	mov	r1, r3
 8004208:	f003 fbba 	bl	8007980 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 800420c:	687a      	ldr	r2, [r7, #4]
 800420e:	69bb      	ldr	r3, [r7, #24]
 8004210:	212c      	movs	r1, #44	; 0x2c
 8004212:	fb01 f303 	mul.w	r3, r1, r3
 8004216:	4413      	add	r3, r2
 8004218:	3344      	adds	r3, #68	; 0x44
 800421a:	681a      	ldr	r2, [r3, #0]
 800421c:	693b      	ldr	r3, [r7, #16]
 800421e:	441a      	add	r2, r3
 8004220:	6879      	ldr	r1, [r7, #4]
 8004222:	69bb      	ldr	r3, [r7, #24]
 8004224:	202c      	movs	r0, #44	; 0x2c
 8004226:	fb00 f303 	mul.w	r3, r0, r3
 800422a:	440b      	add	r3, r1
 800422c:	3344      	adds	r3, #68	; 0x44
 800422e:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8004230:	687a      	ldr	r2, [r7, #4]
 8004232:	69bb      	ldr	r3, [r7, #24]
 8004234:	212c      	movs	r1, #44	; 0x2c
 8004236:	fb01 f303 	mul.w	r3, r1, r3
 800423a:	4413      	add	r3, r2
 800423c:	3350      	adds	r3, #80	; 0x50
 800423e:	681a      	ldr	r2, [r3, #0]
 8004240:	693b      	ldr	r3, [r7, #16]
 8004242:	441a      	add	r2, r3
 8004244:	6879      	ldr	r1, [r7, #4]
 8004246:	69bb      	ldr	r3, [r7, #24]
 8004248:	202c      	movs	r0, #44	; 0x2c
 800424a:	fb00 f303 	mul.w	r3, r0, r3
 800424e:	440b      	add	r3, r1
 8004250:	3350      	adds	r3, #80	; 0x50
 8004252:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8004254:	69bb      	ldr	r3, [r7, #24]
 8004256:	015a      	lsls	r2, r3, #5
 8004258:	6a3b      	ldr	r3, [r7, #32]
 800425a:	4413      	add	r3, r2
 800425c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004260:	691b      	ldr	r3, [r3, #16]
 8004262:	0cdb      	lsrs	r3, r3, #19
 8004264:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004268:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 800426a:	687a      	ldr	r2, [r7, #4]
 800426c:	69bb      	ldr	r3, [r7, #24]
 800426e:	212c      	movs	r1, #44	; 0x2c
 8004270:	fb01 f303 	mul.w	r3, r1, r3
 8004274:	4413      	add	r3, r2
 8004276:	3340      	adds	r3, #64	; 0x40
 8004278:	881b      	ldrh	r3, [r3, #0]
 800427a:	461a      	mov	r2, r3
 800427c:	693b      	ldr	r3, [r7, #16]
 800427e:	4293      	cmp	r3, r2
 8004280:	d13c      	bne.n	80042fc <HCD_RXQLVL_IRQHandler+0x19a>
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	2b00      	cmp	r3, #0
 8004286:	d039      	beq.n	80042fc <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004288:	69bb      	ldr	r3, [r7, #24]
 800428a:	015a      	lsls	r2, r3, #5
 800428c:	6a3b      	ldr	r3, [r7, #32]
 800428e:	4413      	add	r3, r2
 8004290:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004298:	68bb      	ldr	r3, [r7, #8]
 800429a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800429e:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80042a0:	68bb      	ldr	r3, [r7, #8]
 80042a2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80042a6:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 80042a8:	69bb      	ldr	r3, [r7, #24]
 80042aa:	015a      	lsls	r2, r3, #5
 80042ac:	6a3b      	ldr	r3, [r7, #32]
 80042ae:	4413      	add	r3, r2
 80042b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80042b4:	461a      	mov	r2, r3
 80042b6:	68bb      	ldr	r3, [r7, #8]
 80042b8:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 80042ba:	687a      	ldr	r2, [r7, #4]
 80042bc:	69bb      	ldr	r3, [r7, #24]
 80042be:	212c      	movs	r1, #44	; 0x2c
 80042c0:	fb01 f303 	mul.w	r3, r1, r3
 80042c4:	4413      	add	r3, r2
 80042c6:	3354      	adds	r3, #84	; 0x54
 80042c8:	781b      	ldrb	r3, [r3, #0]
 80042ca:	f083 0301 	eor.w	r3, r3, #1
 80042ce:	b2d8      	uxtb	r0, r3
 80042d0:	687a      	ldr	r2, [r7, #4]
 80042d2:	69bb      	ldr	r3, [r7, #24]
 80042d4:	212c      	movs	r1, #44	; 0x2c
 80042d6:	fb01 f303 	mul.w	r3, r1, r3
 80042da:	4413      	add	r3, r2
 80042dc:	3354      	adds	r3, #84	; 0x54
 80042de:	4602      	mov	r2, r0
 80042e0:	701a      	strb	r2, [r3, #0]
      break;
 80042e2:	e00b      	b.n	80042fc <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 80042e4:	687a      	ldr	r2, [r7, #4]
 80042e6:	69bb      	ldr	r3, [r7, #24]
 80042e8:	212c      	movs	r1, #44	; 0x2c
 80042ea:	fb01 f303 	mul.w	r3, r1, r3
 80042ee:	4413      	add	r3, r2
 80042f0:	3360      	adds	r3, #96	; 0x60
 80042f2:	2204      	movs	r2, #4
 80042f4:	701a      	strb	r2, [r3, #0]
      break;
 80042f6:	e001      	b.n	80042fc <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 80042f8:	bf00      	nop
 80042fa:	e000      	b.n	80042fe <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 80042fc:	bf00      	nop
  }
}
 80042fe:	bf00      	nop
 8004300:	3728      	adds	r7, #40	; 0x28
 8004302:	46bd      	mov	sp, r7
 8004304:	bd80      	pop	{r7, pc}

08004306 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004306:	b580      	push	{r7, lr}
 8004308:	b086      	sub	sp, #24
 800430a:	af00      	add	r7, sp, #0
 800430c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004314:	697b      	ldr	r3, [r7, #20]
 8004316:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8004318:	693b      	ldr	r3, [r7, #16]
 800431a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8004322:	693b      	ldr	r3, [r7, #16]
 8004324:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800432c:	68bb      	ldr	r3, [r7, #8]
 800432e:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004332:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	f003 0302 	and.w	r3, r3, #2
 800433a:	2b02      	cmp	r3, #2
 800433c:	d10b      	bne.n	8004356 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	f003 0301 	and.w	r3, r3, #1
 8004344:	2b01      	cmp	r3, #1
 8004346:	d102      	bne.n	800434e <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8004348:	6878      	ldr	r0, [r7, #4]
 800434a:	f009 ff09 	bl	800e160 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 800434e:	68bb      	ldr	r3, [r7, #8]
 8004350:	f043 0302 	orr.w	r3, r3, #2
 8004354:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	f003 0308 	and.w	r3, r3, #8
 800435c:	2b08      	cmp	r3, #8
 800435e:	d132      	bne.n	80043c6 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8004360:	68bb      	ldr	r3, [r7, #8]
 8004362:	f043 0308 	orr.w	r3, r3, #8
 8004366:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	f003 0304 	and.w	r3, r3, #4
 800436e:	2b04      	cmp	r3, #4
 8004370:	d126      	bne.n	80043c0 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	699b      	ldr	r3, [r3, #24]
 8004376:	2b02      	cmp	r3, #2
 8004378:	d113      	bne.n	80043a2 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8004380:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004384:	d106      	bne.n	8004394 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	2102      	movs	r1, #2
 800438c:	4618      	mov	r0, r3
 800438e:	f003 fc65 	bl	8007c5c <USB_InitFSLSPClkSel>
 8004392:	e011      	b.n	80043b8 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	2101      	movs	r1, #1
 800439a:	4618      	mov	r0, r3
 800439c:	f003 fc5e 	bl	8007c5c <USB_InitFSLSPClkSel>
 80043a0:	e00a      	b.n	80043b8 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	68db      	ldr	r3, [r3, #12]
 80043a6:	2b01      	cmp	r3, #1
 80043a8:	d106      	bne.n	80043b8 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 80043aa:	693b      	ldr	r3, [r7, #16]
 80043ac:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80043b0:	461a      	mov	r2, r3
 80043b2:	f64e 2360 	movw	r3, #60000	; 0xea60
 80043b6:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80043b8:	6878      	ldr	r0, [r7, #4]
 80043ba:	f009 fefb 	bl	800e1b4 <HAL_HCD_PortEnabled_Callback>
 80043be:	e002      	b.n	80043c6 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80043c0:	6878      	ldr	r0, [r7, #4]
 80043c2:	f009 ff05 	bl	800e1d0 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	f003 0320 	and.w	r3, r3, #32
 80043cc:	2b20      	cmp	r3, #32
 80043ce:	d103      	bne.n	80043d8 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80043d0:	68bb      	ldr	r3, [r7, #8]
 80043d2:	f043 0320 	orr.w	r3, r3, #32
 80043d6:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80043d8:	693b      	ldr	r3, [r7, #16]
 80043da:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80043de:	461a      	mov	r2, r3
 80043e0:	68bb      	ldr	r3, [r7, #8]
 80043e2:	6013      	str	r3, [r2, #0]
}
 80043e4:	bf00      	nop
 80043e6:	3718      	adds	r7, #24
 80043e8:	46bd      	mov	sp, r7
 80043ea:	bd80      	pop	{r7, pc}

080043ec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b084      	sub	sp, #16
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d101      	bne.n	80043fe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80043fa:	2301      	movs	r3, #1
 80043fc:	e12b      	b.n	8004656 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004404:	b2db      	uxtb	r3, r3
 8004406:	2b00      	cmp	r3, #0
 8004408:	d106      	bne.n	8004418 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2200      	movs	r2, #0
 800440e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004412:	6878      	ldr	r0, [r7, #4]
 8004414:	f7fc ffea 	bl	80013ec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2224      	movs	r2, #36	; 0x24
 800441c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	681a      	ldr	r2, [r3, #0]
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f022 0201 	bic.w	r2, r2, #1
 800442e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	681a      	ldr	r2, [r3, #0]
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800443e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	681a      	ldr	r2, [r3, #0]
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800444e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004450:	f002 fc6e 	bl	8006d30 <HAL_RCC_GetPCLK1Freq>
 8004454:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	4a81      	ldr	r2, [pc, #516]	; (8004660 <HAL_I2C_Init+0x274>)
 800445c:	4293      	cmp	r3, r2
 800445e:	d807      	bhi.n	8004470 <HAL_I2C_Init+0x84>
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	4a80      	ldr	r2, [pc, #512]	; (8004664 <HAL_I2C_Init+0x278>)
 8004464:	4293      	cmp	r3, r2
 8004466:	bf94      	ite	ls
 8004468:	2301      	movls	r3, #1
 800446a:	2300      	movhi	r3, #0
 800446c:	b2db      	uxtb	r3, r3
 800446e:	e006      	b.n	800447e <HAL_I2C_Init+0x92>
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	4a7d      	ldr	r2, [pc, #500]	; (8004668 <HAL_I2C_Init+0x27c>)
 8004474:	4293      	cmp	r3, r2
 8004476:	bf94      	ite	ls
 8004478:	2301      	movls	r3, #1
 800447a:	2300      	movhi	r3, #0
 800447c:	b2db      	uxtb	r3, r3
 800447e:	2b00      	cmp	r3, #0
 8004480:	d001      	beq.n	8004486 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004482:	2301      	movs	r3, #1
 8004484:	e0e7      	b.n	8004656 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	4a78      	ldr	r2, [pc, #480]	; (800466c <HAL_I2C_Init+0x280>)
 800448a:	fba2 2303 	umull	r2, r3, r2, r3
 800448e:	0c9b      	lsrs	r3, r3, #18
 8004490:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	685b      	ldr	r3, [r3, #4]
 8004498:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	68ba      	ldr	r2, [r7, #8]
 80044a2:	430a      	orrs	r2, r1
 80044a4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	6a1b      	ldr	r3, [r3, #32]
 80044ac:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	685b      	ldr	r3, [r3, #4]
 80044b4:	4a6a      	ldr	r2, [pc, #424]	; (8004660 <HAL_I2C_Init+0x274>)
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d802      	bhi.n	80044c0 <HAL_I2C_Init+0xd4>
 80044ba:	68bb      	ldr	r3, [r7, #8]
 80044bc:	3301      	adds	r3, #1
 80044be:	e009      	b.n	80044d4 <HAL_I2C_Init+0xe8>
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80044c6:	fb02 f303 	mul.w	r3, r2, r3
 80044ca:	4a69      	ldr	r2, [pc, #420]	; (8004670 <HAL_I2C_Init+0x284>)
 80044cc:	fba2 2303 	umull	r2, r3, r2, r3
 80044d0:	099b      	lsrs	r3, r3, #6
 80044d2:	3301      	adds	r3, #1
 80044d4:	687a      	ldr	r2, [r7, #4]
 80044d6:	6812      	ldr	r2, [r2, #0]
 80044d8:	430b      	orrs	r3, r1
 80044da:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	69db      	ldr	r3, [r3, #28]
 80044e2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80044e6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	685b      	ldr	r3, [r3, #4]
 80044ee:	495c      	ldr	r1, [pc, #368]	; (8004660 <HAL_I2C_Init+0x274>)
 80044f0:	428b      	cmp	r3, r1
 80044f2:	d819      	bhi.n	8004528 <HAL_I2C_Init+0x13c>
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	1e59      	subs	r1, r3, #1
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	685b      	ldr	r3, [r3, #4]
 80044fc:	005b      	lsls	r3, r3, #1
 80044fe:	fbb1 f3f3 	udiv	r3, r1, r3
 8004502:	1c59      	adds	r1, r3, #1
 8004504:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004508:	400b      	ands	r3, r1
 800450a:	2b00      	cmp	r3, #0
 800450c:	d00a      	beq.n	8004524 <HAL_I2C_Init+0x138>
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	1e59      	subs	r1, r3, #1
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	005b      	lsls	r3, r3, #1
 8004518:	fbb1 f3f3 	udiv	r3, r1, r3
 800451c:	3301      	adds	r3, #1
 800451e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004522:	e051      	b.n	80045c8 <HAL_I2C_Init+0x1dc>
 8004524:	2304      	movs	r3, #4
 8004526:	e04f      	b.n	80045c8 <HAL_I2C_Init+0x1dc>
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	689b      	ldr	r3, [r3, #8]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d111      	bne.n	8004554 <HAL_I2C_Init+0x168>
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	1e58      	subs	r0, r3, #1
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6859      	ldr	r1, [r3, #4]
 8004538:	460b      	mov	r3, r1
 800453a:	005b      	lsls	r3, r3, #1
 800453c:	440b      	add	r3, r1
 800453e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004542:	3301      	adds	r3, #1
 8004544:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004548:	2b00      	cmp	r3, #0
 800454a:	bf0c      	ite	eq
 800454c:	2301      	moveq	r3, #1
 800454e:	2300      	movne	r3, #0
 8004550:	b2db      	uxtb	r3, r3
 8004552:	e012      	b.n	800457a <HAL_I2C_Init+0x18e>
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	1e58      	subs	r0, r3, #1
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6859      	ldr	r1, [r3, #4]
 800455c:	460b      	mov	r3, r1
 800455e:	009b      	lsls	r3, r3, #2
 8004560:	440b      	add	r3, r1
 8004562:	0099      	lsls	r1, r3, #2
 8004564:	440b      	add	r3, r1
 8004566:	fbb0 f3f3 	udiv	r3, r0, r3
 800456a:	3301      	adds	r3, #1
 800456c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004570:	2b00      	cmp	r3, #0
 8004572:	bf0c      	ite	eq
 8004574:	2301      	moveq	r3, #1
 8004576:	2300      	movne	r3, #0
 8004578:	b2db      	uxtb	r3, r3
 800457a:	2b00      	cmp	r3, #0
 800457c:	d001      	beq.n	8004582 <HAL_I2C_Init+0x196>
 800457e:	2301      	movs	r3, #1
 8004580:	e022      	b.n	80045c8 <HAL_I2C_Init+0x1dc>
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	689b      	ldr	r3, [r3, #8]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d10e      	bne.n	80045a8 <HAL_I2C_Init+0x1bc>
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	1e58      	subs	r0, r3, #1
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6859      	ldr	r1, [r3, #4]
 8004592:	460b      	mov	r3, r1
 8004594:	005b      	lsls	r3, r3, #1
 8004596:	440b      	add	r3, r1
 8004598:	fbb0 f3f3 	udiv	r3, r0, r3
 800459c:	3301      	adds	r3, #1
 800459e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80045a6:	e00f      	b.n	80045c8 <HAL_I2C_Init+0x1dc>
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	1e58      	subs	r0, r3, #1
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6859      	ldr	r1, [r3, #4]
 80045b0:	460b      	mov	r3, r1
 80045b2:	009b      	lsls	r3, r3, #2
 80045b4:	440b      	add	r3, r1
 80045b6:	0099      	lsls	r1, r3, #2
 80045b8:	440b      	add	r3, r1
 80045ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80045be:	3301      	adds	r3, #1
 80045c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045c4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80045c8:	6879      	ldr	r1, [r7, #4]
 80045ca:	6809      	ldr	r1, [r1, #0]
 80045cc:	4313      	orrs	r3, r2
 80045ce:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	69da      	ldr	r2, [r3, #28]
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6a1b      	ldr	r3, [r3, #32]
 80045e2:	431a      	orrs	r2, r3
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	430a      	orrs	r2, r1
 80045ea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	689b      	ldr	r3, [r3, #8]
 80045f2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80045f6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80045fa:	687a      	ldr	r2, [r7, #4]
 80045fc:	6911      	ldr	r1, [r2, #16]
 80045fe:	687a      	ldr	r2, [r7, #4]
 8004600:	68d2      	ldr	r2, [r2, #12]
 8004602:	4311      	orrs	r1, r2
 8004604:	687a      	ldr	r2, [r7, #4]
 8004606:	6812      	ldr	r2, [r2, #0]
 8004608:	430b      	orrs	r3, r1
 800460a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	68db      	ldr	r3, [r3, #12]
 8004612:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	695a      	ldr	r2, [r3, #20]
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	699b      	ldr	r3, [r3, #24]
 800461e:	431a      	orrs	r2, r3
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	430a      	orrs	r2, r1
 8004626:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	681a      	ldr	r2, [r3, #0]
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f042 0201 	orr.w	r2, r2, #1
 8004636:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2200      	movs	r2, #0
 800463c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2220      	movs	r2, #32
 8004642:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2200      	movs	r2, #0
 800464a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2200      	movs	r2, #0
 8004650:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004654:	2300      	movs	r3, #0
}
 8004656:	4618      	mov	r0, r3
 8004658:	3710      	adds	r7, #16
 800465a:	46bd      	mov	sp, r7
 800465c:	bd80      	pop	{r7, pc}
 800465e:	bf00      	nop
 8004660:	000186a0 	.word	0x000186a0
 8004664:	001e847f 	.word	0x001e847f
 8004668:	003d08ff 	.word	0x003d08ff
 800466c:	431bde83 	.word	0x431bde83
 8004670:	10624dd3 	.word	0x10624dd3

08004674 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b088      	sub	sp, #32
 8004678:	af02      	add	r7, sp, #8
 800467a:	60f8      	str	r0, [r7, #12]
 800467c:	607a      	str	r2, [r7, #4]
 800467e:	461a      	mov	r2, r3
 8004680:	460b      	mov	r3, r1
 8004682:	817b      	strh	r3, [r7, #10]
 8004684:	4613      	mov	r3, r2
 8004686:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004688:	f7fd fb14 	bl	8001cb4 <HAL_GetTick>
 800468c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004694:	b2db      	uxtb	r3, r3
 8004696:	2b20      	cmp	r3, #32
 8004698:	f040 80e0 	bne.w	800485c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800469c:	697b      	ldr	r3, [r7, #20]
 800469e:	9300      	str	r3, [sp, #0]
 80046a0:	2319      	movs	r3, #25
 80046a2:	2201      	movs	r2, #1
 80046a4:	4970      	ldr	r1, [pc, #448]	; (8004868 <HAL_I2C_Master_Transmit+0x1f4>)
 80046a6:	68f8      	ldr	r0, [r7, #12]
 80046a8:	f000 fc58 	bl	8004f5c <I2C_WaitOnFlagUntilTimeout>
 80046ac:	4603      	mov	r3, r0
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d001      	beq.n	80046b6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80046b2:	2302      	movs	r3, #2
 80046b4:	e0d3      	b.n	800485e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046bc:	2b01      	cmp	r3, #1
 80046be:	d101      	bne.n	80046c4 <HAL_I2C_Master_Transmit+0x50>
 80046c0:	2302      	movs	r3, #2
 80046c2:	e0cc      	b.n	800485e <HAL_I2C_Master_Transmit+0x1ea>
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	2201      	movs	r2, #1
 80046c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f003 0301 	and.w	r3, r3, #1
 80046d6:	2b01      	cmp	r3, #1
 80046d8:	d007      	beq.n	80046ea <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	681a      	ldr	r2, [r3, #0]
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f042 0201 	orr.w	r2, r2, #1
 80046e8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	681a      	ldr	r2, [r3, #0]
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80046f8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	2221      	movs	r2, #33	; 0x21
 80046fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	2210      	movs	r2, #16
 8004706:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	2200      	movs	r2, #0
 800470e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	687a      	ldr	r2, [r7, #4]
 8004714:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	893a      	ldrh	r2, [r7, #8]
 800471a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004720:	b29a      	uxth	r2, r3
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	4a50      	ldr	r2, [pc, #320]	; (800486c <HAL_I2C_Master_Transmit+0x1f8>)
 800472a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800472c:	8979      	ldrh	r1, [r7, #10]
 800472e:	697b      	ldr	r3, [r7, #20]
 8004730:	6a3a      	ldr	r2, [r7, #32]
 8004732:	68f8      	ldr	r0, [r7, #12]
 8004734:	f000 fac2 	bl	8004cbc <I2C_MasterRequestWrite>
 8004738:	4603      	mov	r3, r0
 800473a:	2b00      	cmp	r3, #0
 800473c:	d001      	beq.n	8004742 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800473e:	2301      	movs	r3, #1
 8004740:	e08d      	b.n	800485e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004742:	2300      	movs	r3, #0
 8004744:	613b      	str	r3, [r7, #16]
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	695b      	ldr	r3, [r3, #20]
 800474c:	613b      	str	r3, [r7, #16]
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	699b      	ldr	r3, [r3, #24]
 8004754:	613b      	str	r3, [r7, #16]
 8004756:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004758:	e066      	b.n	8004828 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800475a:	697a      	ldr	r2, [r7, #20]
 800475c:	6a39      	ldr	r1, [r7, #32]
 800475e:	68f8      	ldr	r0, [r7, #12]
 8004760:	f000 fcd2 	bl	8005108 <I2C_WaitOnTXEFlagUntilTimeout>
 8004764:	4603      	mov	r3, r0
 8004766:	2b00      	cmp	r3, #0
 8004768:	d00d      	beq.n	8004786 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800476e:	2b04      	cmp	r3, #4
 8004770:	d107      	bne.n	8004782 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	681a      	ldr	r2, [r3, #0]
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004780:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004782:	2301      	movs	r3, #1
 8004784:	e06b      	b.n	800485e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800478a:	781a      	ldrb	r2, [r3, #0]
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004796:	1c5a      	adds	r2, r3, #1
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047a0:	b29b      	uxth	r3, r3
 80047a2:	3b01      	subs	r3, #1
 80047a4:	b29a      	uxth	r2, r3
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047ae:	3b01      	subs	r3, #1
 80047b0:	b29a      	uxth	r2, r3
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	695b      	ldr	r3, [r3, #20]
 80047bc:	f003 0304 	and.w	r3, r3, #4
 80047c0:	2b04      	cmp	r3, #4
 80047c2:	d11b      	bne.n	80047fc <HAL_I2C_Master_Transmit+0x188>
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d017      	beq.n	80047fc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047d0:	781a      	ldrb	r2, [r3, #0]
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047dc:	1c5a      	adds	r2, r3, #1
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047e6:	b29b      	uxth	r3, r3
 80047e8:	3b01      	subs	r3, #1
 80047ea:	b29a      	uxth	r2, r3
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047f4:	3b01      	subs	r3, #1
 80047f6:	b29a      	uxth	r2, r3
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80047fc:	697a      	ldr	r2, [r7, #20]
 80047fe:	6a39      	ldr	r1, [r7, #32]
 8004800:	68f8      	ldr	r0, [r7, #12]
 8004802:	f000 fcc2 	bl	800518a <I2C_WaitOnBTFFlagUntilTimeout>
 8004806:	4603      	mov	r3, r0
 8004808:	2b00      	cmp	r3, #0
 800480a:	d00d      	beq.n	8004828 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004810:	2b04      	cmp	r3, #4
 8004812:	d107      	bne.n	8004824 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	681a      	ldr	r2, [r3, #0]
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004822:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004824:	2301      	movs	r3, #1
 8004826:	e01a      	b.n	800485e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800482c:	2b00      	cmp	r3, #0
 800482e:	d194      	bne.n	800475a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	681a      	ldr	r2, [r3, #0]
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800483e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	2220      	movs	r2, #32
 8004844:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	2200      	movs	r2, #0
 800484c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	2200      	movs	r2, #0
 8004854:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004858:	2300      	movs	r3, #0
 800485a:	e000      	b.n	800485e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800485c:	2302      	movs	r3, #2
  }
}
 800485e:	4618      	mov	r0, r3
 8004860:	3718      	adds	r7, #24
 8004862:	46bd      	mov	sp, r7
 8004864:	bd80      	pop	{r7, pc}
 8004866:	bf00      	nop
 8004868:	00100002 	.word	0x00100002
 800486c:	ffff0000 	.word	0xffff0000

08004870 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004870:	b580      	push	{r7, lr}
 8004872:	b08c      	sub	sp, #48	; 0x30
 8004874:	af02      	add	r7, sp, #8
 8004876:	60f8      	str	r0, [r7, #12]
 8004878:	607a      	str	r2, [r7, #4]
 800487a:	461a      	mov	r2, r3
 800487c:	460b      	mov	r3, r1
 800487e:	817b      	strh	r3, [r7, #10]
 8004880:	4613      	mov	r3, r2
 8004882:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004884:	f7fd fa16 	bl	8001cb4 <HAL_GetTick>
 8004888:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004890:	b2db      	uxtb	r3, r3
 8004892:	2b20      	cmp	r3, #32
 8004894:	f040 820b 	bne.w	8004cae <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800489a:	9300      	str	r3, [sp, #0]
 800489c:	2319      	movs	r3, #25
 800489e:	2201      	movs	r2, #1
 80048a0:	497c      	ldr	r1, [pc, #496]	; (8004a94 <HAL_I2C_Master_Receive+0x224>)
 80048a2:	68f8      	ldr	r0, [r7, #12]
 80048a4:	f000 fb5a 	bl	8004f5c <I2C_WaitOnFlagUntilTimeout>
 80048a8:	4603      	mov	r3, r0
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d001      	beq.n	80048b2 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80048ae:	2302      	movs	r3, #2
 80048b0:	e1fe      	b.n	8004cb0 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048b8:	2b01      	cmp	r3, #1
 80048ba:	d101      	bne.n	80048c0 <HAL_I2C_Master_Receive+0x50>
 80048bc:	2302      	movs	r3, #2
 80048be:	e1f7      	b.n	8004cb0 <HAL_I2C_Master_Receive+0x440>
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	2201      	movs	r2, #1
 80048c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f003 0301 	and.w	r3, r3, #1
 80048d2:	2b01      	cmp	r3, #1
 80048d4:	d007      	beq.n	80048e6 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	681a      	ldr	r2, [r3, #0]
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f042 0201 	orr.w	r2, r2, #1
 80048e4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	681a      	ldr	r2, [r3, #0]
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80048f4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	2222      	movs	r2, #34	; 0x22
 80048fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	2210      	movs	r2, #16
 8004902:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	2200      	movs	r2, #0
 800490a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	687a      	ldr	r2, [r7, #4]
 8004910:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	893a      	ldrh	r2, [r7, #8]
 8004916:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800491c:	b29a      	uxth	r2, r3
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	4a5c      	ldr	r2, [pc, #368]	; (8004a98 <HAL_I2C_Master_Receive+0x228>)
 8004926:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004928:	8979      	ldrh	r1, [r7, #10]
 800492a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800492c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800492e:	68f8      	ldr	r0, [r7, #12]
 8004930:	f000 fa46 	bl	8004dc0 <I2C_MasterRequestRead>
 8004934:	4603      	mov	r3, r0
 8004936:	2b00      	cmp	r3, #0
 8004938:	d001      	beq.n	800493e <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800493a:	2301      	movs	r3, #1
 800493c:	e1b8      	b.n	8004cb0 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004942:	2b00      	cmp	r3, #0
 8004944:	d113      	bne.n	800496e <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004946:	2300      	movs	r3, #0
 8004948:	623b      	str	r3, [r7, #32]
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	695b      	ldr	r3, [r3, #20]
 8004950:	623b      	str	r3, [r7, #32]
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	699b      	ldr	r3, [r3, #24]
 8004958:	623b      	str	r3, [r7, #32]
 800495a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	681a      	ldr	r2, [r3, #0]
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800496a:	601a      	str	r2, [r3, #0]
 800496c:	e18c      	b.n	8004c88 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004972:	2b01      	cmp	r3, #1
 8004974:	d11b      	bne.n	80049ae <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	681a      	ldr	r2, [r3, #0]
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004984:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004986:	2300      	movs	r3, #0
 8004988:	61fb      	str	r3, [r7, #28]
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	695b      	ldr	r3, [r3, #20]
 8004990:	61fb      	str	r3, [r7, #28]
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	699b      	ldr	r3, [r3, #24]
 8004998:	61fb      	str	r3, [r7, #28]
 800499a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	681a      	ldr	r2, [r3, #0]
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049aa:	601a      	str	r2, [r3, #0]
 80049ac:	e16c      	b.n	8004c88 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049b2:	2b02      	cmp	r3, #2
 80049b4:	d11b      	bne.n	80049ee <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80049c4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	681a      	ldr	r2, [r3, #0]
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80049d4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049d6:	2300      	movs	r3, #0
 80049d8:	61bb      	str	r3, [r7, #24]
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	695b      	ldr	r3, [r3, #20]
 80049e0:	61bb      	str	r3, [r7, #24]
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	699b      	ldr	r3, [r3, #24]
 80049e8:	61bb      	str	r3, [r7, #24]
 80049ea:	69bb      	ldr	r3, [r7, #24]
 80049ec:	e14c      	b.n	8004c88 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	681a      	ldr	r2, [r3, #0]
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80049fc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049fe:	2300      	movs	r3, #0
 8004a00:	617b      	str	r3, [r7, #20]
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	695b      	ldr	r3, [r3, #20]
 8004a08:	617b      	str	r3, [r7, #20]
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	699b      	ldr	r3, [r3, #24]
 8004a10:	617b      	str	r3, [r7, #20]
 8004a12:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004a14:	e138      	b.n	8004c88 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a1a:	2b03      	cmp	r3, #3
 8004a1c:	f200 80f1 	bhi.w	8004c02 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a24:	2b01      	cmp	r3, #1
 8004a26:	d123      	bne.n	8004a70 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a2a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004a2c:	68f8      	ldr	r0, [r7, #12]
 8004a2e:	f000 fbed 	bl	800520c <I2C_WaitOnRXNEFlagUntilTimeout>
 8004a32:	4603      	mov	r3, r0
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d001      	beq.n	8004a3c <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8004a38:	2301      	movs	r3, #1
 8004a3a:	e139      	b.n	8004cb0 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	691a      	ldr	r2, [r3, #16]
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a46:	b2d2      	uxtb	r2, r2
 8004a48:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a4e:	1c5a      	adds	r2, r3, #1
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a58:	3b01      	subs	r3, #1
 8004a5a:	b29a      	uxth	r2, r3
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a64:	b29b      	uxth	r3, r3
 8004a66:	3b01      	subs	r3, #1
 8004a68:	b29a      	uxth	r2, r3
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004a6e:	e10b      	b.n	8004c88 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a74:	2b02      	cmp	r3, #2
 8004a76:	d14e      	bne.n	8004b16 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004a78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a7a:	9300      	str	r3, [sp, #0]
 8004a7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a7e:	2200      	movs	r2, #0
 8004a80:	4906      	ldr	r1, [pc, #24]	; (8004a9c <HAL_I2C_Master_Receive+0x22c>)
 8004a82:	68f8      	ldr	r0, [r7, #12]
 8004a84:	f000 fa6a 	bl	8004f5c <I2C_WaitOnFlagUntilTimeout>
 8004a88:	4603      	mov	r3, r0
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d008      	beq.n	8004aa0 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8004a8e:	2301      	movs	r3, #1
 8004a90:	e10e      	b.n	8004cb0 <HAL_I2C_Master_Receive+0x440>
 8004a92:	bf00      	nop
 8004a94:	00100002 	.word	0x00100002
 8004a98:	ffff0000 	.word	0xffff0000
 8004a9c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	681a      	ldr	r2, [r3, #0]
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004aae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	691a      	ldr	r2, [r3, #16]
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aba:	b2d2      	uxtb	r2, r2
 8004abc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ac2:	1c5a      	adds	r2, r3, #1
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004acc:	3b01      	subs	r3, #1
 8004ace:	b29a      	uxth	r2, r3
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ad8:	b29b      	uxth	r3, r3
 8004ada:	3b01      	subs	r3, #1
 8004adc:	b29a      	uxth	r2, r3
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	691a      	ldr	r2, [r3, #16]
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aec:	b2d2      	uxtb	r2, r2
 8004aee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004af4:	1c5a      	adds	r2, r3, #1
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004afe:	3b01      	subs	r3, #1
 8004b00:	b29a      	uxth	r2, r3
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b0a:	b29b      	uxth	r3, r3
 8004b0c:	3b01      	subs	r3, #1
 8004b0e:	b29a      	uxth	r2, r3
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004b14:	e0b8      	b.n	8004c88 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b18:	9300      	str	r3, [sp, #0]
 8004b1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	4966      	ldr	r1, [pc, #408]	; (8004cb8 <HAL_I2C_Master_Receive+0x448>)
 8004b20:	68f8      	ldr	r0, [r7, #12]
 8004b22:	f000 fa1b 	bl	8004f5c <I2C_WaitOnFlagUntilTimeout>
 8004b26:	4603      	mov	r3, r0
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d001      	beq.n	8004b30 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	e0bf      	b.n	8004cb0 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	681a      	ldr	r2, [r3, #0]
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b3e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	691a      	ldr	r2, [r3, #16]
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b4a:	b2d2      	uxtb	r2, r2
 8004b4c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b52:	1c5a      	adds	r2, r3, #1
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b5c:	3b01      	subs	r3, #1
 8004b5e:	b29a      	uxth	r2, r3
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b68:	b29b      	uxth	r3, r3
 8004b6a:	3b01      	subs	r3, #1
 8004b6c:	b29a      	uxth	r2, r3
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b74:	9300      	str	r3, [sp, #0]
 8004b76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b78:	2200      	movs	r2, #0
 8004b7a:	494f      	ldr	r1, [pc, #316]	; (8004cb8 <HAL_I2C_Master_Receive+0x448>)
 8004b7c:	68f8      	ldr	r0, [r7, #12]
 8004b7e:	f000 f9ed 	bl	8004f5c <I2C_WaitOnFlagUntilTimeout>
 8004b82:	4603      	mov	r3, r0
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d001      	beq.n	8004b8c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8004b88:	2301      	movs	r3, #1
 8004b8a:	e091      	b.n	8004cb0 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	681a      	ldr	r2, [r3, #0]
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b9a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	691a      	ldr	r2, [r3, #16]
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ba6:	b2d2      	uxtb	r2, r2
 8004ba8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bae:	1c5a      	adds	r2, r3, #1
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bb8:	3b01      	subs	r3, #1
 8004bba:	b29a      	uxth	r2, r3
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bc4:	b29b      	uxth	r3, r3
 8004bc6:	3b01      	subs	r3, #1
 8004bc8:	b29a      	uxth	r2, r3
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	691a      	ldr	r2, [r3, #16]
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bd8:	b2d2      	uxtb	r2, r2
 8004bda:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004be0:	1c5a      	adds	r2, r3, #1
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bea:	3b01      	subs	r3, #1
 8004bec:	b29a      	uxth	r2, r3
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bf6:	b29b      	uxth	r3, r3
 8004bf8:	3b01      	subs	r3, #1
 8004bfa:	b29a      	uxth	r2, r3
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004c00:	e042      	b.n	8004c88 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c02:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c04:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004c06:	68f8      	ldr	r0, [r7, #12]
 8004c08:	f000 fb00 	bl	800520c <I2C_WaitOnRXNEFlagUntilTimeout>
 8004c0c:	4603      	mov	r3, r0
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d001      	beq.n	8004c16 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8004c12:	2301      	movs	r3, #1
 8004c14:	e04c      	b.n	8004cb0 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	691a      	ldr	r2, [r3, #16]
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c20:	b2d2      	uxtb	r2, r2
 8004c22:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c28:	1c5a      	adds	r2, r3, #1
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c32:	3b01      	subs	r3, #1
 8004c34:	b29a      	uxth	r2, r3
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c3e:	b29b      	uxth	r3, r3
 8004c40:	3b01      	subs	r3, #1
 8004c42:	b29a      	uxth	r2, r3
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	695b      	ldr	r3, [r3, #20]
 8004c4e:	f003 0304 	and.w	r3, r3, #4
 8004c52:	2b04      	cmp	r3, #4
 8004c54:	d118      	bne.n	8004c88 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	691a      	ldr	r2, [r3, #16]
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c60:	b2d2      	uxtb	r2, r2
 8004c62:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c68:	1c5a      	adds	r2, r3, #1
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c72:	3b01      	subs	r3, #1
 8004c74:	b29a      	uxth	r2, r3
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c7e:	b29b      	uxth	r3, r3
 8004c80:	3b01      	subs	r3, #1
 8004c82:	b29a      	uxth	r2, r3
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	f47f aec2 	bne.w	8004a16 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	2220      	movs	r2, #32
 8004c96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004caa:	2300      	movs	r3, #0
 8004cac:	e000      	b.n	8004cb0 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004cae:	2302      	movs	r3, #2
  }
}
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	3728      	adds	r7, #40	; 0x28
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	bd80      	pop	{r7, pc}
 8004cb8:	00010004 	.word	0x00010004

08004cbc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b088      	sub	sp, #32
 8004cc0:	af02      	add	r7, sp, #8
 8004cc2:	60f8      	str	r0, [r7, #12]
 8004cc4:	607a      	str	r2, [r7, #4]
 8004cc6:	603b      	str	r3, [r7, #0]
 8004cc8:	460b      	mov	r3, r1
 8004cca:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cd0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	2b08      	cmp	r3, #8
 8004cd6:	d006      	beq.n	8004ce6 <I2C_MasterRequestWrite+0x2a>
 8004cd8:	697b      	ldr	r3, [r7, #20]
 8004cda:	2b01      	cmp	r3, #1
 8004cdc:	d003      	beq.n	8004ce6 <I2C_MasterRequestWrite+0x2a>
 8004cde:	697b      	ldr	r3, [r7, #20]
 8004ce0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004ce4:	d108      	bne.n	8004cf8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	681a      	ldr	r2, [r3, #0]
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004cf4:	601a      	str	r2, [r3, #0]
 8004cf6:	e00b      	b.n	8004d10 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cfc:	2b12      	cmp	r3, #18
 8004cfe:	d107      	bne.n	8004d10 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	681a      	ldr	r2, [r3, #0]
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004d0e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	9300      	str	r3, [sp, #0]
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2200      	movs	r2, #0
 8004d18:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004d1c:	68f8      	ldr	r0, [r7, #12]
 8004d1e:	f000 f91d 	bl	8004f5c <I2C_WaitOnFlagUntilTimeout>
 8004d22:	4603      	mov	r3, r0
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d00d      	beq.n	8004d44 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d32:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d36:	d103      	bne.n	8004d40 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004d3e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004d40:	2303      	movs	r3, #3
 8004d42:	e035      	b.n	8004db0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	691b      	ldr	r3, [r3, #16]
 8004d48:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004d4c:	d108      	bne.n	8004d60 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004d4e:	897b      	ldrh	r3, [r7, #10]
 8004d50:	b2db      	uxtb	r3, r3
 8004d52:	461a      	mov	r2, r3
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004d5c:	611a      	str	r2, [r3, #16]
 8004d5e:	e01b      	b.n	8004d98 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004d60:	897b      	ldrh	r3, [r7, #10]
 8004d62:	11db      	asrs	r3, r3, #7
 8004d64:	b2db      	uxtb	r3, r3
 8004d66:	f003 0306 	and.w	r3, r3, #6
 8004d6a:	b2db      	uxtb	r3, r3
 8004d6c:	f063 030f 	orn	r3, r3, #15
 8004d70:	b2da      	uxtb	r2, r3
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	687a      	ldr	r2, [r7, #4]
 8004d7c:	490e      	ldr	r1, [pc, #56]	; (8004db8 <I2C_MasterRequestWrite+0xfc>)
 8004d7e:	68f8      	ldr	r0, [r7, #12]
 8004d80:	f000 f943 	bl	800500a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004d84:	4603      	mov	r3, r0
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d001      	beq.n	8004d8e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	e010      	b.n	8004db0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004d8e:	897b      	ldrh	r3, [r7, #10]
 8004d90:	b2da      	uxtb	r2, r3
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	687a      	ldr	r2, [r7, #4]
 8004d9c:	4907      	ldr	r1, [pc, #28]	; (8004dbc <I2C_MasterRequestWrite+0x100>)
 8004d9e:	68f8      	ldr	r0, [r7, #12]
 8004da0:	f000 f933 	bl	800500a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004da4:	4603      	mov	r3, r0
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d001      	beq.n	8004dae <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004daa:	2301      	movs	r3, #1
 8004dac:	e000      	b.n	8004db0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004dae:	2300      	movs	r3, #0
}
 8004db0:	4618      	mov	r0, r3
 8004db2:	3718      	adds	r7, #24
 8004db4:	46bd      	mov	sp, r7
 8004db6:	bd80      	pop	{r7, pc}
 8004db8:	00010008 	.word	0x00010008
 8004dbc:	00010002 	.word	0x00010002

08004dc0 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b088      	sub	sp, #32
 8004dc4:	af02      	add	r7, sp, #8
 8004dc6:	60f8      	str	r0, [r7, #12]
 8004dc8:	607a      	str	r2, [r7, #4]
 8004dca:	603b      	str	r3, [r7, #0]
 8004dcc:	460b      	mov	r3, r1
 8004dce:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dd4:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	681a      	ldr	r2, [r3, #0]
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004de4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004de6:	697b      	ldr	r3, [r7, #20]
 8004de8:	2b08      	cmp	r3, #8
 8004dea:	d006      	beq.n	8004dfa <I2C_MasterRequestRead+0x3a>
 8004dec:	697b      	ldr	r3, [r7, #20]
 8004dee:	2b01      	cmp	r3, #1
 8004df0:	d003      	beq.n	8004dfa <I2C_MasterRequestRead+0x3a>
 8004df2:	697b      	ldr	r3, [r7, #20]
 8004df4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004df8:	d108      	bne.n	8004e0c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	681a      	ldr	r2, [r3, #0]
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e08:	601a      	str	r2, [r3, #0]
 8004e0a:	e00b      	b.n	8004e24 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e10:	2b11      	cmp	r3, #17
 8004e12:	d107      	bne.n	8004e24 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	681a      	ldr	r2, [r3, #0]
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e22:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	9300      	str	r3, [sp, #0]
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004e30:	68f8      	ldr	r0, [r7, #12]
 8004e32:	f000 f893 	bl	8004f5c <I2C_WaitOnFlagUntilTimeout>
 8004e36:	4603      	mov	r3, r0
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d00d      	beq.n	8004e58 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e46:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004e4a:	d103      	bne.n	8004e54 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004e52:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004e54:	2303      	movs	r3, #3
 8004e56:	e079      	b.n	8004f4c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	691b      	ldr	r3, [r3, #16]
 8004e5c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004e60:	d108      	bne.n	8004e74 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004e62:	897b      	ldrh	r3, [r7, #10]
 8004e64:	b2db      	uxtb	r3, r3
 8004e66:	f043 0301 	orr.w	r3, r3, #1
 8004e6a:	b2da      	uxtb	r2, r3
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	611a      	str	r2, [r3, #16]
 8004e72:	e05f      	b.n	8004f34 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004e74:	897b      	ldrh	r3, [r7, #10]
 8004e76:	11db      	asrs	r3, r3, #7
 8004e78:	b2db      	uxtb	r3, r3
 8004e7a:	f003 0306 	and.w	r3, r3, #6
 8004e7e:	b2db      	uxtb	r3, r3
 8004e80:	f063 030f 	orn	r3, r3, #15
 8004e84:	b2da      	uxtb	r2, r3
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	687a      	ldr	r2, [r7, #4]
 8004e90:	4930      	ldr	r1, [pc, #192]	; (8004f54 <I2C_MasterRequestRead+0x194>)
 8004e92:	68f8      	ldr	r0, [r7, #12]
 8004e94:	f000 f8b9 	bl	800500a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004e98:	4603      	mov	r3, r0
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d001      	beq.n	8004ea2 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	e054      	b.n	8004f4c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004ea2:	897b      	ldrh	r3, [r7, #10]
 8004ea4:	b2da      	uxtb	r2, r3
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	687a      	ldr	r2, [r7, #4]
 8004eb0:	4929      	ldr	r1, [pc, #164]	; (8004f58 <I2C_MasterRequestRead+0x198>)
 8004eb2:	68f8      	ldr	r0, [r7, #12]
 8004eb4:	f000 f8a9 	bl	800500a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004eb8:	4603      	mov	r3, r0
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d001      	beq.n	8004ec2 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	e044      	b.n	8004f4c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	613b      	str	r3, [r7, #16]
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	695b      	ldr	r3, [r3, #20]
 8004ecc:	613b      	str	r3, [r7, #16]
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	699b      	ldr	r3, [r3, #24]
 8004ed4:	613b      	str	r3, [r7, #16]
 8004ed6:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	681a      	ldr	r2, [r3, #0]
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004ee6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	9300      	str	r3, [sp, #0]
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2200      	movs	r2, #0
 8004ef0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004ef4:	68f8      	ldr	r0, [r7, #12]
 8004ef6:	f000 f831 	bl	8004f5c <I2C_WaitOnFlagUntilTimeout>
 8004efa:	4603      	mov	r3, r0
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d00d      	beq.n	8004f1c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f0a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004f0e:	d103      	bne.n	8004f18 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004f16:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8004f18:	2303      	movs	r3, #3
 8004f1a:	e017      	b.n	8004f4c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004f1c:	897b      	ldrh	r3, [r7, #10]
 8004f1e:	11db      	asrs	r3, r3, #7
 8004f20:	b2db      	uxtb	r3, r3
 8004f22:	f003 0306 	and.w	r3, r3, #6
 8004f26:	b2db      	uxtb	r3, r3
 8004f28:	f063 030e 	orn	r3, r3, #14
 8004f2c:	b2da      	uxtb	r2, r3
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	687a      	ldr	r2, [r7, #4]
 8004f38:	4907      	ldr	r1, [pc, #28]	; (8004f58 <I2C_MasterRequestRead+0x198>)
 8004f3a:	68f8      	ldr	r0, [r7, #12]
 8004f3c:	f000 f865 	bl	800500a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004f40:	4603      	mov	r3, r0
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d001      	beq.n	8004f4a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8004f46:	2301      	movs	r3, #1
 8004f48:	e000      	b.n	8004f4c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8004f4a:	2300      	movs	r3, #0
}
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	3718      	adds	r7, #24
 8004f50:	46bd      	mov	sp, r7
 8004f52:	bd80      	pop	{r7, pc}
 8004f54:	00010008 	.word	0x00010008
 8004f58:	00010002 	.word	0x00010002

08004f5c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b084      	sub	sp, #16
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	60f8      	str	r0, [r7, #12]
 8004f64:	60b9      	str	r1, [r7, #8]
 8004f66:	603b      	str	r3, [r7, #0]
 8004f68:	4613      	mov	r3, r2
 8004f6a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004f6c:	e025      	b.n	8004fba <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f74:	d021      	beq.n	8004fba <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f76:	f7fc fe9d 	bl	8001cb4 <HAL_GetTick>
 8004f7a:	4602      	mov	r2, r0
 8004f7c:	69bb      	ldr	r3, [r7, #24]
 8004f7e:	1ad3      	subs	r3, r2, r3
 8004f80:	683a      	ldr	r2, [r7, #0]
 8004f82:	429a      	cmp	r2, r3
 8004f84:	d302      	bcc.n	8004f8c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d116      	bne.n	8004fba <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	2200      	movs	r2, #0
 8004f90:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	2220      	movs	r2, #32
 8004f96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fa6:	f043 0220 	orr.w	r2, r3, #32
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	e023      	b.n	8005002 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004fba:	68bb      	ldr	r3, [r7, #8]
 8004fbc:	0c1b      	lsrs	r3, r3, #16
 8004fbe:	b2db      	uxtb	r3, r3
 8004fc0:	2b01      	cmp	r3, #1
 8004fc2:	d10d      	bne.n	8004fe0 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	695b      	ldr	r3, [r3, #20]
 8004fca:	43da      	mvns	r2, r3
 8004fcc:	68bb      	ldr	r3, [r7, #8]
 8004fce:	4013      	ands	r3, r2
 8004fd0:	b29b      	uxth	r3, r3
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	bf0c      	ite	eq
 8004fd6:	2301      	moveq	r3, #1
 8004fd8:	2300      	movne	r3, #0
 8004fda:	b2db      	uxtb	r3, r3
 8004fdc:	461a      	mov	r2, r3
 8004fde:	e00c      	b.n	8004ffa <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	699b      	ldr	r3, [r3, #24]
 8004fe6:	43da      	mvns	r2, r3
 8004fe8:	68bb      	ldr	r3, [r7, #8]
 8004fea:	4013      	ands	r3, r2
 8004fec:	b29b      	uxth	r3, r3
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	bf0c      	ite	eq
 8004ff2:	2301      	moveq	r3, #1
 8004ff4:	2300      	movne	r3, #0
 8004ff6:	b2db      	uxtb	r3, r3
 8004ff8:	461a      	mov	r2, r3
 8004ffa:	79fb      	ldrb	r3, [r7, #7]
 8004ffc:	429a      	cmp	r2, r3
 8004ffe:	d0b6      	beq.n	8004f6e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005000:	2300      	movs	r3, #0
}
 8005002:	4618      	mov	r0, r3
 8005004:	3710      	adds	r7, #16
 8005006:	46bd      	mov	sp, r7
 8005008:	bd80      	pop	{r7, pc}

0800500a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800500a:	b580      	push	{r7, lr}
 800500c:	b084      	sub	sp, #16
 800500e:	af00      	add	r7, sp, #0
 8005010:	60f8      	str	r0, [r7, #12]
 8005012:	60b9      	str	r1, [r7, #8]
 8005014:	607a      	str	r2, [r7, #4]
 8005016:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005018:	e051      	b.n	80050be <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	695b      	ldr	r3, [r3, #20]
 8005020:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005024:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005028:	d123      	bne.n	8005072 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	681a      	ldr	r2, [r3, #0]
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005038:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005042:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	2200      	movs	r2, #0
 8005048:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	2220      	movs	r2, #32
 800504e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	2200      	movs	r2, #0
 8005056:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800505e:	f043 0204 	orr.w	r2, r3, #4
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	2200      	movs	r2, #0
 800506a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800506e:	2301      	movs	r3, #1
 8005070:	e046      	b.n	8005100 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005078:	d021      	beq.n	80050be <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800507a:	f7fc fe1b 	bl	8001cb4 <HAL_GetTick>
 800507e:	4602      	mov	r2, r0
 8005080:	683b      	ldr	r3, [r7, #0]
 8005082:	1ad3      	subs	r3, r2, r3
 8005084:	687a      	ldr	r2, [r7, #4]
 8005086:	429a      	cmp	r2, r3
 8005088:	d302      	bcc.n	8005090 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2b00      	cmp	r3, #0
 800508e:	d116      	bne.n	80050be <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	2200      	movs	r2, #0
 8005094:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	2220      	movs	r2, #32
 800509a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	2200      	movs	r2, #0
 80050a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050aa:	f043 0220 	orr.w	r2, r3, #32
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	2200      	movs	r2, #0
 80050b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80050ba:	2301      	movs	r3, #1
 80050bc:	e020      	b.n	8005100 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80050be:	68bb      	ldr	r3, [r7, #8]
 80050c0:	0c1b      	lsrs	r3, r3, #16
 80050c2:	b2db      	uxtb	r3, r3
 80050c4:	2b01      	cmp	r3, #1
 80050c6:	d10c      	bne.n	80050e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	695b      	ldr	r3, [r3, #20]
 80050ce:	43da      	mvns	r2, r3
 80050d0:	68bb      	ldr	r3, [r7, #8]
 80050d2:	4013      	ands	r3, r2
 80050d4:	b29b      	uxth	r3, r3
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	bf14      	ite	ne
 80050da:	2301      	movne	r3, #1
 80050dc:	2300      	moveq	r3, #0
 80050de:	b2db      	uxtb	r3, r3
 80050e0:	e00b      	b.n	80050fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	699b      	ldr	r3, [r3, #24]
 80050e8:	43da      	mvns	r2, r3
 80050ea:	68bb      	ldr	r3, [r7, #8]
 80050ec:	4013      	ands	r3, r2
 80050ee:	b29b      	uxth	r3, r3
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	bf14      	ite	ne
 80050f4:	2301      	movne	r3, #1
 80050f6:	2300      	moveq	r3, #0
 80050f8:	b2db      	uxtb	r3, r3
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d18d      	bne.n	800501a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80050fe:	2300      	movs	r3, #0
}
 8005100:	4618      	mov	r0, r3
 8005102:	3710      	adds	r7, #16
 8005104:	46bd      	mov	sp, r7
 8005106:	bd80      	pop	{r7, pc}

08005108 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005108:	b580      	push	{r7, lr}
 800510a:	b084      	sub	sp, #16
 800510c:	af00      	add	r7, sp, #0
 800510e:	60f8      	str	r0, [r7, #12]
 8005110:	60b9      	str	r1, [r7, #8]
 8005112:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005114:	e02d      	b.n	8005172 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005116:	68f8      	ldr	r0, [r7, #12]
 8005118:	f000 f8ce 	bl	80052b8 <I2C_IsAcknowledgeFailed>
 800511c:	4603      	mov	r3, r0
 800511e:	2b00      	cmp	r3, #0
 8005120:	d001      	beq.n	8005126 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005122:	2301      	movs	r3, #1
 8005124:	e02d      	b.n	8005182 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005126:	68bb      	ldr	r3, [r7, #8]
 8005128:	f1b3 3fff 	cmp.w	r3, #4294967295
 800512c:	d021      	beq.n	8005172 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800512e:	f7fc fdc1 	bl	8001cb4 <HAL_GetTick>
 8005132:	4602      	mov	r2, r0
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	1ad3      	subs	r3, r2, r3
 8005138:	68ba      	ldr	r2, [r7, #8]
 800513a:	429a      	cmp	r2, r3
 800513c:	d302      	bcc.n	8005144 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800513e:	68bb      	ldr	r3, [r7, #8]
 8005140:	2b00      	cmp	r3, #0
 8005142:	d116      	bne.n	8005172 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	2200      	movs	r2, #0
 8005148:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	2220      	movs	r2, #32
 800514e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	2200      	movs	r2, #0
 8005156:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800515e:	f043 0220 	orr.w	r2, r3, #32
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	2200      	movs	r2, #0
 800516a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800516e:	2301      	movs	r3, #1
 8005170:	e007      	b.n	8005182 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	695b      	ldr	r3, [r3, #20]
 8005178:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800517c:	2b80      	cmp	r3, #128	; 0x80
 800517e:	d1ca      	bne.n	8005116 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005180:	2300      	movs	r3, #0
}
 8005182:	4618      	mov	r0, r3
 8005184:	3710      	adds	r7, #16
 8005186:	46bd      	mov	sp, r7
 8005188:	bd80      	pop	{r7, pc}

0800518a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800518a:	b580      	push	{r7, lr}
 800518c:	b084      	sub	sp, #16
 800518e:	af00      	add	r7, sp, #0
 8005190:	60f8      	str	r0, [r7, #12]
 8005192:	60b9      	str	r1, [r7, #8]
 8005194:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005196:	e02d      	b.n	80051f4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005198:	68f8      	ldr	r0, [r7, #12]
 800519a:	f000 f88d 	bl	80052b8 <I2C_IsAcknowledgeFailed>
 800519e:	4603      	mov	r3, r0
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d001      	beq.n	80051a8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80051a4:	2301      	movs	r3, #1
 80051a6:	e02d      	b.n	8005204 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051a8:	68bb      	ldr	r3, [r7, #8]
 80051aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051ae:	d021      	beq.n	80051f4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051b0:	f7fc fd80 	bl	8001cb4 <HAL_GetTick>
 80051b4:	4602      	mov	r2, r0
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	1ad3      	subs	r3, r2, r3
 80051ba:	68ba      	ldr	r2, [r7, #8]
 80051bc:	429a      	cmp	r2, r3
 80051be:	d302      	bcc.n	80051c6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80051c0:	68bb      	ldr	r3, [r7, #8]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d116      	bne.n	80051f4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	2200      	movs	r2, #0
 80051ca:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	2220      	movs	r2, #32
 80051d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	2200      	movs	r2, #0
 80051d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051e0:	f043 0220 	orr.w	r2, r3, #32
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	2200      	movs	r2, #0
 80051ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80051f0:	2301      	movs	r3, #1
 80051f2:	e007      	b.n	8005204 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	695b      	ldr	r3, [r3, #20]
 80051fa:	f003 0304 	and.w	r3, r3, #4
 80051fe:	2b04      	cmp	r3, #4
 8005200:	d1ca      	bne.n	8005198 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005202:	2300      	movs	r3, #0
}
 8005204:	4618      	mov	r0, r3
 8005206:	3710      	adds	r7, #16
 8005208:	46bd      	mov	sp, r7
 800520a:	bd80      	pop	{r7, pc}

0800520c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b084      	sub	sp, #16
 8005210:	af00      	add	r7, sp, #0
 8005212:	60f8      	str	r0, [r7, #12]
 8005214:	60b9      	str	r1, [r7, #8]
 8005216:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005218:	e042      	b.n	80052a0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	695b      	ldr	r3, [r3, #20]
 8005220:	f003 0310 	and.w	r3, r3, #16
 8005224:	2b10      	cmp	r3, #16
 8005226:	d119      	bne.n	800525c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f06f 0210 	mvn.w	r2, #16
 8005230:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	2200      	movs	r2, #0
 8005236:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	2220      	movs	r2, #32
 800523c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	2200      	movs	r2, #0
 8005244:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	2200      	movs	r2, #0
 8005254:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005258:	2301      	movs	r3, #1
 800525a:	e029      	b.n	80052b0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800525c:	f7fc fd2a 	bl	8001cb4 <HAL_GetTick>
 8005260:	4602      	mov	r2, r0
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	1ad3      	subs	r3, r2, r3
 8005266:	68ba      	ldr	r2, [r7, #8]
 8005268:	429a      	cmp	r2, r3
 800526a:	d302      	bcc.n	8005272 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800526c:	68bb      	ldr	r3, [r7, #8]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d116      	bne.n	80052a0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	2200      	movs	r2, #0
 8005276:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	2220      	movs	r2, #32
 800527c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	2200      	movs	r2, #0
 8005284:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800528c:	f043 0220 	orr.w	r2, r3, #32
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	2200      	movs	r2, #0
 8005298:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800529c:	2301      	movs	r3, #1
 800529e:	e007      	b.n	80052b0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	695b      	ldr	r3, [r3, #20]
 80052a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052aa:	2b40      	cmp	r3, #64	; 0x40
 80052ac:	d1b5      	bne.n	800521a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80052ae:	2300      	movs	r3, #0
}
 80052b0:	4618      	mov	r0, r3
 80052b2:	3710      	adds	r7, #16
 80052b4:	46bd      	mov	sp, r7
 80052b6:	bd80      	pop	{r7, pc}

080052b8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80052b8:	b480      	push	{r7}
 80052ba:	b083      	sub	sp, #12
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	695b      	ldr	r3, [r3, #20]
 80052c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80052ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80052ce:	d11b      	bne.n	8005308 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80052d8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2200      	movs	r2, #0
 80052de:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2220      	movs	r2, #32
 80052e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2200      	movs	r2, #0
 80052ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052f4:	f043 0204 	orr.w	r2, r3, #4
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	2200      	movs	r2, #0
 8005300:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005304:	2301      	movs	r3, #1
 8005306:	e000      	b.n	800530a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005308:	2300      	movs	r3, #0
}
 800530a:	4618      	mov	r0, r3
 800530c:	370c      	adds	r7, #12
 800530e:	46bd      	mov	sp, r7
 8005310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005314:	4770      	bx	lr
	...

08005318 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8005318:	b580      	push	{r7, lr}
 800531a:	b088      	sub	sp, #32
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d101      	bne.n	800532a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8005326:	2301      	movs	r3, #1
 8005328:	e128      	b.n	800557c <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005330:	b2db      	uxtb	r3, r3
 8005332:	2b00      	cmp	r3, #0
 8005334:	d109      	bne.n	800534a <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2200      	movs	r2, #0
 800533a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	4a90      	ldr	r2, [pc, #576]	; (8005584 <HAL_I2S_Init+0x26c>)
 8005342:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8005344:	6878      	ldr	r0, [r7, #4]
 8005346:	f7fc f899 	bl	800147c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2202      	movs	r2, #2
 800534e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	69db      	ldr	r3, [r3, #28]
 8005358:	687a      	ldr	r2, [r7, #4]
 800535a:	6812      	ldr	r2, [r2, #0]
 800535c:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8005360:	f023 030f 	bic.w	r3, r3, #15
 8005364:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	2202      	movs	r2, #2
 800536c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	695b      	ldr	r3, [r3, #20]
 8005372:	2b02      	cmp	r3, #2
 8005374:	d060      	beq.n	8005438 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	68db      	ldr	r3, [r3, #12]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d102      	bne.n	8005384 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800537e:	2310      	movs	r3, #16
 8005380:	617b      	str	r3, [r7, #20]
 8005382:	e001      	b.n	8005388 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8005384:	2320      	movs	r3, #32
 8005386:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	689b      	ldr	r3, [r3, #8]
 800538c:	2b20      	cmp	r3, #32
 800538e:	d802      	bhi.n	8005396 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8005390:	697b      	ldr	r3, [r7, #20]
 8005392:	005b      	lsls	r3, r3, #1
 8005394:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8005396:	2001      	movs	r0, #1
 8005398:	f001 fdec 	bl	8006f74 <HAL_RCCEx_GetPeriphCLKFreq>
 800539c:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	691b      	ldr	r3, [r3, #16]
 80053a2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80053a6:	d125      	bne.n	80053f4 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	68db      	ldr	r3, [r3, #12]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d010      	beq.n	80053d2 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80053b0:	697b      	ldr	r3, [r7, #20]
 80053b2:	009b      	lsls	r3, r3, #2
 80053b4:	68fa      	ldr	r2, [r7, #12]
 80053b6:	fbb2 f2f3 	udiv	r2, r2, r3
 80053ba:	4613      	mov	r3, r2
 80053bc:	009b      	lsls	r3, r3, #2
 80053be:	4413      	add	r3, r2
 80053c0:	005b      	lsls	r3, r3, #1
 80053c2:	461a      	mov	r2, r3
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	695b      	ldr	r3, [r3, #20]
 80053c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80053cc:	3305      	adds	r3, #5
 80053ce:	613b      	str	r3, [r7, #16]
 80053d0:	e01f      	b.n	8005412 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80053d2:	697b      	ldr	r3, [r7, #20]
 80053d4:	00db      	lsls	r3, r3, #3
 80053d6:	68fa      	ldr	r2, [r7, #12]
 80053d8:	fbb2 f2f3 	udiv	r2, r2, r3
 80053dc:	4613      	mov	r3, r2
 80053de:	009b      	lsls	r3, r3, #2
 80053e0:	4413      	add	r3, r2
 80053e2:	005b      	lsls	r3, r3, #1
 80053e4:	461a      	mov	r2, r3
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	695b      	ldr	r3, [r3, #20]
 80053ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80053ee:	3305      	adds	r3, #5
 80053f0:	613b      	str	r3, [r7, #16]
 80053f2:	e00e      	b.n	8005412 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80053f4:	68fa      	ldr	r2, [r7, #12]
 80053f6:	697b      	ldr	r3, [r7, #20]
 80053f8:	fbb2 f2f3 	udiv	r2, r2, r3
 80053fc:	4613      	mov	r3, r2
 80053fe:	009b      	lsls	r3, r3, #2
 8005400:	4413      	add	r3, r2
 8005402:	005b      	lsls	r3, r3, #1
 8005404:	461a      	mov	r2, r3
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	695b      	ldr	r3, [r3, #20]
 800540a:	fbb2 f3f3 	udiv	r3, r2, r3
 800540e:	3305      	adds	r3, #5
 8005410:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8005412:	693b      	ldr	r3, [r7, #16]
 8005414:	4a5c      	ldr	r2, [pc, #368]	; (8005588 <HAL_I2S_Init+0x270>)
 8005416:	fba2 2303 	umull	r2, r3, r2, r3
 800541a:	08db      	lsrs	r3, r3, #3
 800541c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800541e:	693b      	ldr	r3, [r7, #16]
 8005420:	f003 0301 	and.w	r3, r3, #1
 8005424:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8005426:	693a      	ldr	r2, [r7, #16]
 8005428:	69bb      	ldr	r3, [r7, #24]
 800542a:	1ad3      	subs	r3, r2, r3
 800542c:	085b      	lsrs	r3, r3, #1
 800542e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8005430:	69bb      	ldr	r3, [r7, #24]
 8005432:	021b      	lsls	r3, r3, #8
 8005434:	61bb      	str	r3, [r7, #24]
 8005436:	e003      	b.n	8005440 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8005438:	2302      	movs	r3, #2
 800543a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 800543c:	2300      	movs	r3, #0
 800543e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8005440:	69fb      	ldr	r3, [r7, #28]
 8005442:	2b01      	cmp	r3, #1
 8005444:	d902      	bls.n	800544c <HAL_I2S_Init+0x134>
 8005446:	69fb      	ldr	r3, [r7, #28]
 8005448:	2bff      	cmp	r3, #255	; 0xff
 800544a:	d907      	bls.n	800545c <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005450:	f043 0210 	orr.w	r2, r3, #16
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8005458:	2301      	movs	r3, #1
 800545a:	e08f      	b.n	800557c <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	691a      	ldr	r2, [r3, #16]
 8005460:	69bb      	ldr	r3, [r7, #24]
 8005462:	ea42 0103 	orr.w	r1, r2, r3
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	69fa      	ldr	r2, [r7, #28]
 800546c:	430a      	orrs	r2, r1
 800546e:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	69db      	ldr	r3, [r3, #28]
 8005476:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800547a:	f023 030f 	bic.w	r3, r3, #15
 800547e:	687a      	ldr	r2, [r7, #4]
 8005480:	6851      	ldr	r1, [r2, #4]
 8005482:	687a      	ldr	r2, [r7, #4]
 8005484:	6892      	ldr	r2, [r2, #8]
 8005486:	4311      	orrs	r1, r2
 8005488:	687a      	ldr	r2, [r7, #4]
 800548a:	68d2      	ldr	r2, [r2, #12]
 800548c:	4311      	orrs	r1, r2
 800548e:	687a      	ldr	r2, [r7, #4]
 8005490:	6992      	ldr	r2, [r2, #24]
 8005492:	430a      	orrs	r2, r1
 8005494:	431a      	orrs	r2, r3
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800549e:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6a1b      	ldr	r3, [r3, #32]
 80054a4:	2b01      	cmp	r3, #1
 80054a6:	d161      	bne.n	800556c <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	4a38      	ldr	r2, [pc, #224]	; (800558c <HAL_I2S_Init+0x274>)
 80054ac:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	4a37      	ldr	r2, [pc, #220]	; (8005590 <HAL_I2S_Init+0x278>)
 80054b4:	4293      	cmp	r3, r2
 80054b6:	d101      	bne.n	80054bc <HAL_I2S_Init+0x1a4>
 80054b8:	4b36      	ldr	r3, [pc, #216]	; (8005594 <HAL_I2S_Init+0x27c>)
 80054ba:	e001      	b.n	80054c0 <HAL_I2S_Init+0x1a8>
 80054bc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80054c0:	69db      	ldr	r3, [r3, #28]
 80054c2:	687a      	ldr	r2, [r7, #4]
 80054c4:	6812      	ldr	r2, [r2, #0]
 80054c6:	4932      	ldr	r1, [pc, #200]	; (8005590 <HAL_I2S_Init+0x278>)
 80054c8:	428a      	cmp	r2, r1
 80054ca:	d101      	bne.n	80054d0 <HAL_I2S_Init+0x1b8>
 80054cc:	4a31      	ldr	r2, [pc, #196]	; (8005594 <HAL_I2S_Init+0x27c>)
 80054ce:	e001      	b.n	80054d4 <HAL_I2S_Init+0x1bc>
 80054d0:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80054d4:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80054d8:	f023 030f 	bic.w	r3, r3, #15
 80054dc:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	4a2b      	ldr	r2, [pc, #172]	; (8005590 <HAL_I2S_Init+0x278>)
 80054e4:	4293      	cmp	r3, r2
 80054e6:	d101      	bne.n	80054ec <HAL_I2S_Init+0x1d4>
 80054e8:	4b2a      	ldr	r3, [pc, #168]	; (8005594 <HAL_I2S_Init+0x27c>)
 80054ea:	e001      	b.n	80054f0 <HAL_I2S_Init+0x1d8>
 80054ec:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80054f0:	2202      	movs	r2, #2
 80054f2:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	4a25      	ldr	r2, [pc, #148]	; (8005590 <HAL_I2S_Init+0x278>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d101      	bne.n	8005502 <HAL_I2S_Init+0x1ea>
 80054fe:	4b25      	ldr	r3, [pc, #148]	; (8005594 <HAL_I2S_Init+0x27c>)
 8005500:	e001      	b.n	8005506 <HAL_I2S_Init+0x1ee>
 8005502:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005506:	69db      	ldr	r3, [r3, #28]
 8005508:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	685b      	ldr	r3, [r3, #4]
 800550e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005512:	d003      	beq.n	800551c <HAL_I2S_Init+0x204>
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	685b      	ldr	r3, [r3, #4]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d103      	bne.n	8005524 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 800551c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005520:	613b      	str	r3, [r7, #16]
 8005522:	e001      	b.n	8005528 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8005524:	2300      	movs	r3, #0
 8005526:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8005528:	693b      	ldr	r3, [r7, #16]
 800552a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	689b      	ldr	r3, [r3, #8]
 8005530:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005532:	4313      	orrs	r3, r2
 8005534:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	68db      	ldr	r3, [r3, #12]
 800553a:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800553c:	4313      	orrs	r3, r2
 800553e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	699b      	ldr	r3, [r3, #24]
 8005544:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005546:	4313      	orrs	r3, r2
 8005548:	b29a      	uxth	r2, r3
 800554a:	897b      	ldrh	r3, [r7, #10]
 800554c:	4313      	orrs	r3, r2
 800554e:	b29b      	uxth	r3, r3
 8005550:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005554:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	4a0d      	ldr	r2, [pc, #52]	; (8005590 <HAL_I2S_Init+0x278>)
 800555c:	4293      	cmp	r3, r2
 800555e:	d101      	bne.n	8005564 <HAL_I2S_Init+0x24c>
 8005560:	4b0c      	ldr	r3, [pc, #48]	; (8005594 <HAL_I2S_Init+0x27c>)
 8005562:	e001      	b.n	8005568 <HAL_I2S_Init+0x250>
 8005564:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005568:	897a      	ldrh	r2, [r7, #10]
 800556a:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2200      	movs	r2, #0
 8005570:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	2201      	movs	r2, #1
 8005576:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 800557a:	2300      	movs	r3, #0
}
 800557c:	4618      	mov	r0, r3
 800557e:	3720      	adds	r7, #32
 8005580:	46bd      	mov	sp, r7
 8005582:	bd80      	pop	{r7, pc}
 8005584:	08005e15 	.word	0x08005e15
 8005588:	cccccccd 	.word	0xcccccccd
 800558c:	08005f9d 	.word	0x08005f9d
 8005590:	40003800 	.word	0x40003800
 8005594:	40003400 	.word	0x40003400

08005598 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b086      	sub	sp, #24
 800559c:	af00      	add	r7, sp, #0
 800559e:	60f8      	str	r0, [r7, #12]
 80055a0:	60b9      	str	r1, [r7, #8]
 80055a2:	4613      	mov	r3, r2
 80055a4:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 80055a6:	68bb      	ldr	r3, [r7, #8]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d002      	beq.n	80055b2 <HAL_I2S_Transmit_DMA+0x1a>
 80055ac:	88fb      	ldrh	r3, [r7, #6]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d101      	bne.n	80055b6 <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 80055b2:	2301      	movs	r3, #1
 80055b4:	e08e      	b.n	80056d4 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80055bc:	b2db      	uxtb	r3, r3
 80055be:	2b01      	cmp	r3, #1
 80055c0:	d101      	bne.n	80055c6 <HAL_I2S_Transmit_DMA+0x2e>
 80055c2:	2302      	movs	r3, #2
 80055c4:	e086      	b.n	80056d4 <HAL_I2S_Transmit_DMA+0x13c>
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	2201      	movs	r2, #1
 80055ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80055d4:	b2db      	uxtb	r3, r3
 80055d6:	2b01      	cmp	r3, #1
 80055d8:	d005      	beq.n	80055e6 <HAL_I2S_Transmit_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	2200      	movs	r2, #0
 80055de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 80055e2:	2302      	movs	r3, #2
 80055e4:	e076      	b.n	80056d4 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	2203      	movs	r2, #3
 80055ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	2200      	movs	r2, #0
 80055f2:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pTxBuffPtr = pData;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	68ba      	ldr	r2, [r7, #8]
 80055f8:	625a      	str	r2, [r3, #36]	; 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	69db      	ldr	r3, [r3, #28]
 8005600:	f003 0307 	and.w	r3, r3, #7
 8005604:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8005606:	697b      	ldr	r3, [r7, #20]
 8005608:	2b03      	cmp	r3, #3
 800560a:	d002      	beq.n	8005612 <HAL_I2S_Transmit_DMA+0x7a>
 800560c:	697b      	ldr	r3, [r7, #20]
 800560e:	2b05      	cmp	r3, #5
 8005610:	d10a      	bne.n	8005628 <HAL_I2S_Transmit_DMA+0x90>
  {
    hi2s->TxXferSize = (Size << 1U);
 8005612:	88fb      	ldrh	r3, [r7, #6]
 8005614:	005b      	lsls	r3, r3, #1
 8005616:	b29a      	uxth	r2, r3
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 800561c:	88fb      	ldrh	r3, [r7, #6]
 800561e:	005b      	lsls	r3, r3, #1
 8005620:	b29a      	uxth	r2, r3
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005626:	e005      	b.n	8005634 <HAL_I2S_Transmit_DMA+0x9c>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	88fa      	ldrh	r2, [r7, #6]
 800562c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = Size;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	88fa      	ldrh	r2, [r7, #6]
 8005632:	855a      	strh	r2, [r3, #42]	; 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005638:	4a28      	ldr	r2, [pc, #160]	; (80056dc <HAL_I2S_Transmit_DMA+0x144>)
 800563a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005640:	4a27      	ldr	r2, [pc, #156]	; (80056e0 <HAL_I2S_Transmit_DMA+0x148>)
 8005642:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005648:	4a26      	ldr	r2, [pc, #152]	; (80056e4 <HAL_I2S_Transmit_DMA+0x14c>)
 800564a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	6b98      	ldr	r0, [r3, #56]	; 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8005654:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 800565c:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005662:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8005664:	f7fc fd86 	bl	8002174 <HAL_DMA_Start_IT>
 8005668:	4603      	mov	r3, r0
 800566a:	2b00      	cmp	r3, #0
 800566c:	d00f      	beq.n	800568e <HAL_I2S_Transmit_DMA+0xf6>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005672:	f043 0208 	orr.w	r2, r3, #8
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	2201      	movs	r2, #1
 800567e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	2200      	movs	r2, #0
 8005686:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 800568a:	2301      	movs	r3, #1
 800568c:	e022      	b.n	80056d4 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	69db      	ldr	r3, [r3, #28]
 8005694:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005698:	2b00      	cmp	r3, #0
 800569a:	d107      	bne.n	80056ac <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	69da      	ldr	r2, [r3, #28]
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80056aa:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	685b      	ldr	r3, [r3, #4]
 80056b2:	f003 0302 	and.w	r3, r3, #2
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d107      	bne.n	80056ca <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	685a      	ldr	r2, [r3, #4]
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f042 0202 	orr.w	r2, r2, #2
 80056c8:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	2200      	movs	r2, #0
 80056ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 80056d2:	2300      	movs	r3, #0
}
 80056d4:	4618      	mov	r0, r3
 80056d6:	3718      	adds	r7, #24
 80056d8:	46bd      	mov	sp, r7
 80056da:	bd80      	pop	{r7, pc}
 80056dc:	08005cf3 	.word	0x08005cf3
 80056e0:	08005cb1 	.word	0x08005cb1
 80056e4:	08005d0f 	.word	0x08005d0f

080056e8 <HAL_I2S_DMAPause>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAPause(I2S_HandleTypeDef *hi2s)
{
 80056e8:	b480      	push	{r7}
 80056ea:	b083      	sub	sp, #12
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hi2s);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80056f6:	b2db      	uxtb	r3, r3
 80056f8:	2b01      	cmp	r3, #1
 80056fa:	d101      	bne.n	8005700 <HAL_I2S_DMAPause+0x18>
 80056fc:	2302      	movs	r3, #2
 80056fe:	e04a      	b.n	8005796 <HAL_I2S_DMAPause+0xae>
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2201      	movs	r2, #1
 8005704:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800570e:	b2db      	uxtb	r3, r3
 8005710:	2b03      	cmp	r3, #3
 8005712:	d108      	bne.n	8005726 <HAL_I2S_DMAPause+0x3e>
  {
    /* Disable the I2S DMA Tx request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	685a      	ldr	r2, [r3, #4]
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f022 0202 	bic.w	r2, r2, #2
 8005722:	605a      	str	r2, [r3, #4]
 8005724:	e032      	b.n	800578c <HAL_I2S_DMAPause+0xa4>
  }
  else if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800572c:	b2db      	uxtb	r3, r3
 800572e:	2b04      	cmp	r3, #4
 8005730:	d108      	bne.n	8005744 <HAL_I2S_DMAPause+0x5c>
  {
    /* Disable the I2S DMA Rx request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	685a      	ldr	r2, [r3, #4]
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f022 0201 	bic.w	r2, r2, #1
 8005740:	605a      	str	r2, [r3, #4]
 8005742:	e023      	b.n	800578c <HAL_I2S_DMAPause+0xa4>
  }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  else if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800574a:	b2db      	uxtb	r3, r3
 800574c:	2b05      	cmp	r3, #5
 800574e:	d11d      	bne.n	800578c <HAL_I2S_DMAPause+0xa4>
  {
    /* Pause the audio file playing by disabling the I2S DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	685a      	ldr	r2, [r3, #4]
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f022 0203 	bic.w	r2, r2, #3
 800575e:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	4a0f      	ldr	r2, [pc, #60]	; (80057a4 <HAL_I2S_DMAPause+0xbc>)
 8005766:	4293      	cmp	r3, r2
 8005768:	d101      	bne.n	800576e <HAL_I2S_DMAPause+0x86>
 800576a:	4b0f      	ldr	r3, [pc, #60]	; (80057a8 <HAL_I2S_DMAPause+0xc0>)
 800576c:	e001      	b.n	8005772 <HAL_I2S_DMAPause+0x8a>
 800576e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005772:	685a      	ldr	r2, [r3, #4]
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	490a      	ldr	r1, [pc, #40]	; (80057a4 <HAL_I2S_DMAPause+0xbc>)
 800577a:	428b      	cmp	r3, r1
 800577c:	d101      	bne.n	8005782 <HAL_I2S_DMAPause+0x9a>
 800577e:	4b0a      	ldr	r3, [pc, #40]	; (80057a8 <HAL_I2S_DMAPause+0xc0>)
 8005780:	e001      	b.n	8005786 <HAL_I2S_DMAPause+0x9e>
 8005782:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005786:	f022 0203 	bic.w	r2, r2, #3
 800578a:	605a      	str	r2, [r3, #4]
  {
    /* nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2s);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2200      	movs	r2, #0
 8005790:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8005794:	2300      	movs	r3, #0
}
 8005796:	4618      	mov	r0, r3
 8005798:	370c      	adds	r7, #12
 800579a:	46bd      	mov	sp, r7
 800579c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a0:	4770      	bx	lr
 80057a2:	bf00      	nop
 80057a4:	40003800 	.word	0x40003800
 80057a8:	40003400 	.word	0x40003400

080057ac <HAL_I2S_DMAResume>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAResume(I2S_HandleTypeDef *hi2s)
{
 80057ac:	b480      	push	{r7}
 80057ae:	b083      	sub	sp, #12
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hi2s);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80057ba:	b2db      	uxtb	r3, r3
 80057bc:	2b01      	cmp	r3, #1
 80057be:	d101      	bne.n	80057c4 <HAL_I2S_DMAResume+0x18>
 80057c0:	2302      	movs	r3, #2
 80057c2:	e07d      	b.n	80058c0 <HAL_I2S_DMAResume+0x114>
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2201      	movs	r2, #1
 80057c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80057d2:	b2db      	uxtb	r3, r3
 80057d4:	2b03      	cmp	r3, #3
 80057d6:	d108      	bne.n	80057ea <HAL_I2S_DMAResume+0x3e>
  {
    /* Enable the I2S DMA Tx request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	685a      	ldr	r2, [r3, #4]
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f042 0202 	orr.w	r2, r2, #2
 80057e6:	605a      	str	r2, [r3, #4]
 80057e8:	e056      	b.n	8005898 <HAL_I2S_DMAResume+0xec>
  }
  else if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80057f0:	b2db      	uxtb	r3, r3
 80057f2:	2b04      	cmp	r3, #4
 80057f4:	d108      	bne.n	8005808 <HAL_I2S_DMAResume+0x5c>
  {
    /* Enable the I2S DMA Rx request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	685a      	ldr	r2, [r3, #4]
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f042 0201 	orr.w	r2, r2, #1
 8005804:	605a      	str	r2, [r3, #4]
 8005806:	e047      	b.n	8005898 <HAL_I2S_DMAResume+0xec>
  }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  else if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800580e:	b2db      	uxtb	r3, r3
 8005810:	2b05      	cmp	r3, #5
 8005812:	d141      	bne.n	8005898 <HAL_I2S_DMAResume+0xec>
  {
    /* Pause the audio file playing by disabling the I2S DMA request */
    SET_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	685a      	ldr	r2, [r3, #4]
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f042 0203 	orr.w	r2, r2, #3
 8005822:	605a      	str	r2, [r3, #4]
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	4a28      	ldr	r2, [pc, #160]	; (80058cc <HAL_I2S_DMAResume+0x120>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d101      	bne.n	8005832 <HAL_I2S_DMAResume+0x86>
 800582e:	4b28      	ldr	r3, [pc, #160]	; (80058d0 <HAL_I2S_DMAResume+0x124>)
 8005830:	e001      	b.n	8005836 <HAL_I2S_DMAResume+0x8a>
 8005832:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005836:	685a      	ldr	r2, [r3, #4]
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	4923      	ldr	r1, [pc, #140]	; (80058cc <HAL_I2S_DMAResume+0x120>)
 800583e:	428b      	cmp	r3, r1
 8005840:	d101      	bne.n	8005846 <HAL_I2S_DMAResume+0x9a>
 8005842:	4b23      	ldr	r3, [pc, #140]	; (80058d0 <HAL_I2S_DMAResume+0x124>)
 8005844:	e001      	b.n	800584a <HAL_I2S_DMAResume+0x9e>
 8005846:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800584a:	f042 0203 	orr.w	r2, r2, #3
 800584e:	605a      	str	r2, [r3, #4]

    /* If the I2Sext peripheral is still not enabled, enable it */
    if ((I2SxEXT(hi2s->Instance)->I2SCFGR & SPI_I2SCFGR_I2SE) == 0U)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	4a1d      	ldr	r2, [pc, #116]	; (80058cc <HAL_I2S_DMAResume+0x120>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d101      	bne.n	800585e <HAL_I2S_DMAResume+0xb2>
 800585a:	4b1d      	ldr	r3, [pc, #116]	; (80058d0 <HAL_I2S_DMAResume+0x124>)
 800585c:	e001      	b.n	8005862 <HAL_I2S_DMAResume+0xb6>
 800585e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005862:	69db      	ldr	r3, [r3, #28]
 8005864:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005868:	2b00      	cmp	r3, #0
 800586a:	d115      	bne.n	8005898 <HAL_I2S_DMAResume+0xec>
    {
      /* Enable I2Sext peripheral */
      __HAL_I2SEXT_ENABLE(hi2s);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4a16      	ldr	r2, [pc, #88]	; (80058cc <HAL_I2S_DMAResume+0x120>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d101      	bne.n	800587a <HAL_I2S_DMAResume+0xce>
 8005876:	4b16      	ldr	r3, [pc, #88]	; (80058d0 <HAL_I2S_DMAResume+0x124>)
 8005878:	e001      	b.n	800587e <HAL_I2S_DMAResume+0xd2>
 800587a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800587e:	69da      	ldr	r2, [r3, #28]
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	4911      	ldr	r1, [pc, #68]	; (80058cc <HAL_I2S_DMAResume+0x120>)
 8005886:	428b      	cmp	r3, r1
 8005888:	d101      	bne.n	800588e <HAL_I2S_DMAResume+0xe2>
 800588a:	4b11      	ldr	r3, [pc, #68]	; (80058d0 <HAL_I2S_DMAResume+0x124>)
 800588c:	e001      	b.n	8005892 <HAL_I2S_DMAResume+0xe6>
 800588e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005892:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005896:	61da      	str	r2, [r3, #28]
  {
    /* nothing to do */
  }

  /* If the I2S peripheral is still not enabled, enable it */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	69db      	ldr	r3, [r3, #28]
 800589e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d107      	bne.n	80058b6 <HAL_I2S_DMAResume+0x10a>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	69da      	ldr	r2, [r3, #28]
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80058b4:	61da      	str	r2, [r3, #28]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2s);
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	2200      	movs	r2, #0
 80058ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80058be:	2300      	movs	r3, #0
}
 80058c0:	4618      	mov	r0, r3
 80058c2:	370c      	adds	r7, #12
 80058c4:	46bd      	mov	sp, r7
 80058c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ca:	4770      	bx	lr
 80058cc:	40003800 	.word	0x40003800
 80058d0:	40003400 	.word	0x40003400

080058d4 <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b088      	sub	sp, #32
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint32_t tickstart;
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  HAL_StatusTypeDef errorcode = HAL_OK;
 80058dc:	2300      	movs	r3, #0
 80058de:	77fb      	strb	r3, [r7, #31]
     to call the HAL SPI API under callbacks HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	685b      	ldr	r3, [r3, #4]
 80058e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80058e8:	d004      	beq.n	80058f4 <HAL_I2S_DMAStop+0x20>
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	685b      	ldr	r3, [r3, #4]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	f040 80d1 	bne.w	8005a96 <HAL_I2S_DMAStop+0x1c2>
  {
    /* Abort the I2S DMA tx Stream/Channel */
    if (hi2s->hdmatx != NULL)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d00f      	beq.n	800591c <HAL_I2S_DMAStop+0x48>
    {
      /* Disable the I2S DMA tx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005900:	4618      	mov	r0, r3
 8005902:	f7fc fc8f 	bl	8002224 <HAL_DMA_Abort>
 8005906:	4603      	mov	r3, r0
 8005908:	2b00      	cmp	r3, #0
 800590a:	d007      	beq.n	800591c <HAL_I2S_DMAStop+0x48>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005910:	f043 0208 	orr.w	r2, r3, #8
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	645a      	str	r2, [r3, #68]	; 0x44
        errorcode = HAL_ERROR;
 8005918:	2301      	movs	r3, #1
 800591a:	77fb      	strb	r3, [r7, #31]
      }
    }

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, I2S_TIMEOUT_FLAG) != HAL_OK)
 800591c:	2364      	movs	r3, #100	; 0x64
 800591e:	2201      	movs	r2, #1
 8005920:	2102      	movs	r1, #2
 8005922:	6878      	ldr	r0, [r7, #4]
 8005924:	f000 fb00 	bl	8005f28 <I2S_WaitFlagStateUntilTimeout>
 8005928:	4603      	mov	r3, r0
 800592a:	2b00      	cmp	r3, #0
 800592c:	d00b      	beq.n	8005946 <HAL_I2S_DMAStop+0x72>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005932:	f043 0201 	orr.w	r2, r3, #1
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	645a      	str	r2, [r3, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2201      	movs	r2, #1
 800593e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode   = HAL_ERROR;
 8005942:	2301      	movs	r3, #1
 8005944:	77fb      	strb	r3, [r7, #31]
    }

    /* Wait until BSY flag is Reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8005946:	2364      	movs	r3, #100	; 0x64
 8005948:	2200      	movs	r2, #0
 800594a:	2180      	movs	r1, #128	; 0x80
 800594c:	6878      	ldr	r0, [r7, #4]
 800594e:	f000 faeb 	bl	8005f28 <I2S_WaitFlagStateUntilTimeout>
 8005952:	4603      	mov	r3, r0
 8005954:	2b00      	cmp	r3, #0
 8005956:	d00b      	beq.n	8005970 <HAL_I2S_DMAStop+0x9c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800595c:	f043 0201 	orr.w	r2, r3, #1
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	645a      	str	r2, [r3, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2201      	movs	r2, #1
 8005968:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode   = HAL_ERROR;
 800596c:	2301      	movs	r3, #1
 800596e:	77fb      	strb	r3, [r7, #31]
    }

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	69da      	ldr	r2, [r3, #28]
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800597e:	61da      	str	r2, [r3, #28]

    /* Clear UDR flag */
    __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8005980:	2300      	movs	r3, #0
 8005982:	617b      	str	r3, [r7, #20]
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	689b      	ldr	r3, [r3, #8]
 800598a:	617b      	str	r3, [r7, #20]
 800598c:	697b      	ldr	r3, [r7, #20]

    /* Disable the I2S Tx DMA requests */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	685a      	ldr	r2, [r3, #4]
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f022 0202 	bic.w	r2, r2, #2
 800599c:	605a      	str	r2, [r3, #4]

#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80059a4:	b2db      	uxtb	r3, r3
 80059a6:	2b05      	cmp	r3, #5
 80059a8:	f040 8165 	bne.w	8005c76 <HAL_I2S_DMAStop+0x3a2>
    {
      /* Abort the I2S DMA rx Stream/Channel */
      if (hi2s->hdmarx != NULL)
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d00f      	beq.n	80059d4 <HAL_I2S_DMAStop+0x100>
      {
        /* Disable the I2S DMA rx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059b8:	4618      	mov	r0, r3
 80059ba:	f7fc fc33 	bl	8002224 <HAL_DMA_Abort>
 80059be:	4603      	mov	r3, r0
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d007      	beq.n	80059d4 <HAL_I2S_DMAStop+0x100>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059c8:	f043 0208 	orr.w	r2, r3, #8
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	645a      	str	r2, [r3, #68]	; 0x44
          errorcode = HAL_ERROR;
 80059d0:	2301      	movs	r3, #1
 80059d2:	77fb      	strb	r3, [r7, #31]
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	4a8a      	ldr	r2, [pc, #552]	; (8005c04 <HAL_I2S_DMAStop+0x330>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d101      	bne.n	80059e2 <HAL_I2S_DMAStop+0x10e>
 80059de:	4b8a      	ldr	r3, [pc, #552]	; (8005c08 <HAL_I2S_DMAStop+0x334>)
 80059e0:	e001      	b.n	80059e6 <HAL_I2S_DMAStop+0x112>
 80059e2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80059e6:	69da      	ldr	r2, [r3, #28]
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	4985      	ldr	r1, [pc, #532]	; (8005c04 <HAL_I2S_DMAStop+0x330>)
 80059ee:	428b      	cmp	r3, r1
 80059f0:	d101      	bne.n	80059f6 <HAL_I2S_DMAStop+0x122>
 80059f2:	4b85      	ldr	r3, [pc, #532]	; (8005c08 <HAL_I2S_DMAStop+0x334>)
 80059f4:	e001      	b.n	80059fa <HAL_I2S_DMAStop+0x126>
 80059f6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80059fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80059fe:	61da      	str	r2, [r3, #28]

      /* Clear OVR flag */
      __HAL_I2SEXT_CLEAR_OVRFLAG(hi2s);
 8005a00:	2300      	movs	r3, #0
 8005a02:	613b      	str	r3, [r7, #16]
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	4a7e      	ldr	r2, [pc, #504]	; (8005c04 <HAL_I2S_DMAStop+0x330>)
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d101      	bne.n	8005a12 <HAL_I2S_DMAStop+0x13e>
 8005a0e:	4b7e      	ldr	r3, [pc, #504]	; (8005c08 <HAL_I2S_DMAStop+0x334>)
 8005a10:	e001      	b.n	8005a16 <HAL_I2S_DMAStop+0x142>
 8005a12:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005a16:	68db      	ldr	r3, [r3, #12]
 8005a18:	613b      	str	r3, [r7, #16]
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	4a79      	ldr	r2, [pc, #484]	; (8005c04 <HAL_I2S_DMAStop+0x330>)
 8005a20:	4293      	cmp	r3, r2
 8005a22:	d101      	bne.n	8005a28 <HAL_I2S_DMAStop+0x154>
 8005a24:	4b78      	ldr	r3, [pc, #480]	; (8005c08 <HAL_I2S_DMAStop+0x334>)
 8005a26:	e001      	b.n	8005a2c <HAL_I2S_DMAStop+0x158>
 8005a28:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005a2c:	689b      	ldr	r3, [r3, #8]
 8005a2e:	613b      	str	r3, [r7, #16]
 8005a30:	693b      	ldr	r3, [r7, #16]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	4a73      	ldr	r2, [pc, #460]	; (8005c04 <HAL_I2S_DMAStop+0x330>)
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d101      	bne.n	8005a40 <HAL_I2S_DMAStop+0x16c>
 8005a3c:	4b72      	ldr	r3, [pc, #456]	; (8005c08 <HAL_I2S_DMAStop+0x334>)
 8005a3e:	e001      	b.n	8005a44 <HAL_I2S_DMAStop+0x170>
 8005a40:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005a44:	685a      	ldr	r2, [r3, #4]
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	496e      	ldr	r1, [pc, #440]	; (8005c04 <HAL_I2S_DMAStop+0x330>)
 8005a4c:	428b      	cmp	r3, r1
 8005a4e:	d101      	bne.n	8005a54 <HAL_I2S_DMAStop+0x180>
 8005a50:	4b6d      	ldr	r3, [pc, #436]	; (8005c08 <HAL_I2S_DMAStop+0x334>)
 8005a52:	e001      	b.n	8005a58 <HAL_I2S_DMAStop+0x184>
 8005a54:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005a58:	f022 0201 	bic.w	r2, r2, #1
 8005a5c:	605a      	str	r2, [r3, #4]

      if (hi2s->Init.Mode == I2S_MODE_SLAVE_TX)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	685b      	ldr	r3, [r3, #4]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d10c      	bne.n	8005a80 <HAL_I2S_DMAStop+0x1ac>
      {
        /* Set the error code */
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a6a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	645a      	str	r2, [r3, #68]	; 0x44

        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2201      	movs	r2, #1
 8005a76:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        errorcode = HAL_ERROR;
 8005a7a:	2301      	movs	r3, #1
 8005a7c:	77fb      	strb	r3, [r7, #31]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8005a7e:	e0fa      	b.n	8005c76 <HAL_I2S_DMAStop+0x3a2>
      }
      else
      {
        /* Read DR to Flush RX Data */
        READ_REG(I2SxEXT(hi2s->Instance)->DR);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	4a5f      	ldr	r2, [pc, #380]	; (8005c04 <HAL_I2S_DMAStop+0x330>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d101      	bne.n	8005a8e <HAL_I2S_DMAStop+0x1ba>
 8005a8a:	4b5f      	ldr	r3, [pc, #380]	; (8005c08 <HAL_I2S_DMAStop+0x334>)
 8005a8c:	e001      	b.n	8005a92 <HAL_I2S_DMAStop+0x1be>
 8005a8e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005a92:	68db      	ldr	r3, [r3, #12]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8005a94:	e0ef      	b.n	8005c76 <HAL_I2S_DMAStop+0x3a2>
      }
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  }

  else if ((hi2s->Init.Mode == I2S_MODE_MASTER_RX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_RX))
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	685b      	ldr	r3, [r3, #4]
 8005a9a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005a9e:	d005      	beq.n	8005aac <HAL_I2S_DMAStop+0x1d8>
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	685b      	ldr	r3, [r3, #4]
 8005aa4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005aa8:	f040 80e5 	bne.w	8005c76 <HAL_I2S_DMAStop+0x3a2>
  {
    /* Abort the I2S DMA rx Stream/Channel */
    if (hi2s->hdmarx != NULL)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d00f      	beq.n	8005ad4 <HAL_I2S_DMAStop+0x200>
    {
      /* Disable the I2S DMA rx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ab8:	4618      	mov	r0, r3
 8005aba:	f7fc fbb3 	bl	8002224 <HAL_DMA_Abort>
 8005abe:	4603      	mov	r3, r0
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d007      	beq.n	8005ad4 <HAL_I2S_DMAStop+0x200>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ac8:	f043 0208 	orr.w	r2, r3, #8
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	645a      	str	r2, [r3, #68]	; 0x44
        errorcode = HAL_ERROR;
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	77fb      	strb	r3, [r7, #31]
      }
    }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005ada:	b2db      	uxtb	r3, r3
 8005adc:	2b05      	cmp	r3, #5
 8005ade:	f040 809a 	bne.w	8005c16 <HAL_I2S_DMAStop+0x342>
    {
      /* Abort the I2S DMA tx Stream/Channel */
      if (hi2s->hdmatx != NULL)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d00f      	beq.n	8005b0a <HAL_I2S_DMAStop+0x236>
      {
        /* Disable the I2S DMA tx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005aee:	4618      	mov	r0, r3
 8005af0:	f7fc fb98 	bl	8002224 <HAL_DMA_Abort>
 8005af4:	4603      	mov	r3, r0
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d007      	beq.n	8005b0a <HAL_I2S_DMAStop+0x236>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005afe:	f043 0208 	orr.w	r2, r3, #8
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	645a      	str	r2, [r3, #68]	; 0x44
          errorcode = HAL_ERROR;
 8005b06:	2301      	movs	r3, #1
 8005b08:	77fb      	strb	r3, [r7, #31]
        }
      }

      tickstart = HAL_GetTick();
 8005b0a:	f7fc f8d3 	bl	8001cb4 <HAL_GetTick>
 8005b0e:	61b8      	str	r0, [r7, #24]

      /* Wait until TXE flag is set */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8005b10:	e012      	b.n	8005b38 <HAL_I2S_DMAStop+0x264>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 8005b12:	f7fc f8cf 	bl	8001cb4 <HAL_GetTick>
 8005b16:	4602      	mov	r2, r0
 8005b18:	69bb      	ldr	r3, [r7, #24]
 8005b1a:	1ad3      	subs	r3, r2, r3
 8005b1c:	2b64      	cmp	r3, #100	; 0x64
 8005b1e:	d90b      	bls.n	8005b38 <HAL_I2S_DMAStop+0x264>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b24:	f043 0201 	orr.w	r2, r3, #1
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	645a      	str	r2, [r3, #68]	; 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2201      	movs	r2, #1
 8005b30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          errorcode   = HAL_ERROR;
 8005b34:	2301      	movs	r3, #1
 8005b36:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	4a31      	ldr	r2, [pc, #196]	; (8005c04 <HAL_I2S_DMAStop+0x330>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d101      	bne.n	8005b46 <HAL_I2S_DMAStop+0x272>
 8005b42:	4b31      	ldr	r3, [pc, #196]	; (8005c08 <HAL_I2S_DMAStop+0x334>)
 8005b44:	e001      	b.n	8005b4a <HAL_I2S_DMAStop+0x276>
 8005b46:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005b4a:	689b      	ldr	r3, [r3, #8]
 8005b4c:	f003 0302 	and.w	r3, r3, #2
 8005b50:	2b02      	cmp	r3, #2
 8005b52:	d1de      	bne.n	8005b12 <HAL_I2S_DMAStop+0x23e>
        }
      }

      /* Wait until BSY flag is Reset */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8005b54:	e012      	b.n	8005b7c <HAL_I2S_DMAStop+0x2a8>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 8005b56:	f7fc f8ad 	bl	8001cb4 <HAL_GetTick>
 8005b5a:	4602      	mov	r2, r0
 8005b5c:	69bb      	ldr	r3, [r7, #24]
 8005b5e:	1ad3      	subs	r3, r2, r3
 8005b60:	2b64      	cmp	r3, #100	; 0x64
 8005b62:	d90b      	bls.n	8005b7c <HAL_I2S_DMAStop+0x2a8>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b68:	f043 0201 	orr.w	r2, r3, #1
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	645a      	str	r2, [r3, #68]	; 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2201      	movs	r2, #1
 8005b74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          errorcode   = HAL_ERROR;
 8005b78:	2301      	movs	r3, #1
 8005b7a:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	4a20      	ldr	r2, [pc, #128]	; (8005c04 <HAL_I2S_DMAStop+0x330>)
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d101      	bne.n	8005b8a <HAL_I2S_DMAStop+0x2b6>
 8005b86:	4b20      	ldr	r3, [pc, #128]	; (8005c08 <HAL_I2S_DMAStop+0x334>)
 8005b88:	e001      	b.n	8005b8e <HAL_I2S_DMAStop+0x2ba>
 8005b8a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005b8e:	689b      	ldr	r3, [r3, #8]
 8005b90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b94:	2b80      	cmp	r3, #128	; 0x80
 8005b96:	d0de      	beq.n	8005b56 <HAL_I2S_DMAStop+0x282>
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	4a19      	ldr	r2, [pc, #100]	; (8005c04 <HAL_I2S_DMAStop+0x330>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d101      	bne.n	8005ba6 <HAL_I2S_DMAStop+0x2d2>
 8005ba2:	4b19      	ldr	r3, [pc, #100]	; (8005c08 <HAL_I2S_DMAStop+0x334>)
 8005ba4:	e001      	b.n	8005baa <HAL_I2S_DMAStop+0x2d6>
 8005ba6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005baa:	69da      	ldr	r2, [r3, #28]
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	4914      	ldr	r1, [pc, #80]	; (8005c04 <HAL_I2S_DMAStop+0x330>)
 8005bb2:	428b      	cmp	r3, r1
 8005bb4:	d101      	bne.n	8005bba <HAL_I2S_DMAStop+0x2e6>
 8005bb6:	4b14      	ldr	r3, [pc, #80]	; (8005c08 <HAL_I2S_DMAStop+0x334>)
 8005bb8:	e001      	b.n	8005bbe <HAL_I2S_DMAStop+0x2ea>
 8005bba:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005bbe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005bc2:	61da      	str	r2, [r3, #28]

      /* Clear UDR flag */
      __HAL_I2SEXT_CLEAR_UDRFLAG(hi2s);
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	60fb      	str	r3, [r7, #12]
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	4a0d      	ldr	r2, [pc, #52]	; (8005c04 <HAL_I2S_DMAStop+0x330>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d101      	bne.n	8005bd6 <HAL_I2S_DMAStop+0x302>
 8005bd2:	4b0d      	ldr	r3, [pc, #52]	; (8005c08 <HAL_I2S_DMAStop+0x334>)
 8005bd4:	e001      	b.n	8005bda <HAL_I2S_DMAStop+0x306>
 8005bd6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005bda:	689b      	ldr	r3, [r3, #8]
 8005bdc:	60fb      	str	r3, [r7, #12]
 8005bde:	68fb      	ldr	r3, [r7, #12]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	4a07      	ldr	r2, [pc, #28]	; (8005c04 <HAL_I2S_DMAStop+0x330>)
 8005be6:	4293      	cmp	r3, r2
 8005be8:	d101      	bne.n	8005bee <HAL_I2S_DMAStop+0x31a>
 8005bea:	4b07      	ldr	r3, [pc, #28]	; (8005c08 <HAL_I2S_DMAStop+0x334>)
 8005bec:	e001      	b.n	8005bf2 <HAL_I2S_DMAStop+0x31e>
 8005bee:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005bf2:	685a      	ldr	r2, [r3, #4]
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	4902      	ldr	r1, [pc, #8]	; (8005c04 <HAL_I2S_DMAStop+0x330>)
 8005bfa:	428b      	cmp	r3, r1
 8005bfc:	d106      	bne.n	8005c0c <HAL_I2S_DMAStop+0x338>
 8005bfe:	4b02      	ldr	r3, [pc, #8]	; (8005c08 <HAL_I2S_DMAStop+0x334>)
 8005c00:	e006      	b.n	8005c10 <HAL_I2S_DMAStop+0x33c>
 8005c02:	bf00      	nop
 8005c04:	40003800 	.word	0x40003800
 8005c08:	40003400 	.word	0x40003400
 8005c0c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005c10:	f022 0202 	bic.w	r2, r2, #2
 8005c14:	605a      	str	r2, [r3, #4]
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	69da      	ldr	r2, [r3, #28]
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c24:	61da      	str	r2, [r3, #28]

    /* Clear OVR flag */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005c26:	2300      	movs	r3, #0
 8005c28:	60bb      	str	r3, [r7, #8]
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	68db      	ldr	r3, [r3, #12]
 8005c30:	60bb      	str	r3, [r7, #8]
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	689b      	ldr	r3, [r3, #8]
 8005c38:	60bb      	str	r3, [r7, #8]
 8005c3a:	68bb      	ldr	r3, [r7, #8]

    /* Disable the I2S Rx DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	685a      	ldr	r2, [r3, #4]
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f022 0201 	bic.w	r2, r2, #1
 8005c4a:	605a      	str	r2, [r3, #4]

    if (hi2s->Init.Mode == I2S_MODE_SLAVE_RX)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	685b      	ldr	r3, [r3, #4]
 8005c50:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c54:	d10c      	bne.n	8005c70 <HAL_I2S_DMAStop+0x39c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c5a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	645a      	str	r2, [r3, #68]	; 0x44

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	2201      	movs	r2, #1
 8005c66:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode = HAL_ERROR;
 8005c6a:	2301      	movs	r3, #1
 8005c6c:	77fb      	strb	r3, [r7, #31]
 8005c6e:	e002      	b.n	8005c76 <HAL_I2S_DMAStop+0x3a2>
    }
    else
    {
      /* Read DR to Flush RX Data */
      READ_REG((hi2s->Instance)->DR);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	68db      	ldr	r3, [r3, #12]
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	2201      	movs	r2, #1
 8005c7a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return errorcode;
 8005c7e:	7ffb      	ldrb	r3, [r7, #31]
}
 8005c80:	4618      	mov	r0, r3
 8005c82:	3720      	adds	r7, #32
 8005c84:	46bd      	mov	sp, r7
 8005c86:	bd80      	pop	{r7, pc}

08005c88 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005c88:	b480      	push	{r7}
 8005c8a:	b083      	sub	sp, #12
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8005c90:	bf00      	nop
 8005c92:	370c      	adds	r7, #12
 8005c94:	46bd      	mov	sp, r7
 8005c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9a:	4770      	bx	lr

08005c9c <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8005c9c:	b480      	push	{r7}
 8005c9e:	b083      	sub	sp, #12
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8005ca4:	bf00      	nop
 8005ca6:	370c      	adds	r7, #12
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cae:	4770      	bx	lr

08005cb0 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b084      	sub	sp, #16
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cbc:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	69db      	ldr	r3, [r3, #28]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d10e      	bne.n	8005ce4 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	685a      	ldr	r2, [r3, #4]
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f022 0202 	bic.w	r2, r2, #2
 8005cd4:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	2200      	movs	r2, #0
 8005cda:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	2201      	movs	r2, #1
 8005ce0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8005ce4:	68f8      	ldr	r0, [r7, #12]
 8005ce6:	f7fb ff29 	bl	8001b3c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8005cea:	bf00      	nop
 8005cec:	3710      	adds	r7, #16
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	bd80      	pop	{r7, pc}

08005cf2 <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005cf2:	b580      	push	{r7, lr}
 8005cf4:	b084      	sub	sp, #16
 8005cf6:	af00      	add	r7, sp, #0
 8005cf8:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cfe:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8005d00:	68f8      	ldr	r0, [r7, #12]
 8005d02:	f7fb ff31 	bl	8001b68 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8005d06:	bf00      	nop
 8005d08:	3710      	adds	r7, #16
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	bd80      	pop	{r7, pc}

08005d0e <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8005d0e:	b580      	push	{r7, lr}
 8005d10:	b084      	sub	sp, #16
 8005d12:	af00      	add	r7, sp, #0
 8005d14:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d1a:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	685a      	ldr	r2, [r3, #4]
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f022 0203 	bic.w	r2, r2, #3
 8005d2a:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	2200      	movs	r2, #0
 8005d30:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	2200      	movs	r2, #0
 8005d36:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d44:	f043 0208 	orr.w	r2, r3, #8
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8005d4c:	68f8      	ldr	r0, [r7, #12]
 8005d4e:	f7ff ffa5 	bl	8005c9c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8005d52:	bf00      	nop
 8005d54:	3710      	adds	r7, #16
 8005d56:	46bd      	mov	sp, r7
 8005d58:	bd80      	pop	{r7, pc}

08005d5a <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8005d5a:	b580      	push	{r7, lr}
 8005d5c:	b082      	sub	sp, #8
 8005d5e:	af00      	add	r7, sp, #0
 8005d60:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d66:	881a      	ldrh	r2, [r3, #0]
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d72:	1c9a      	adds	r2, r3, #2
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d7c:	b29b      	uxth	r3, r3
 8005d7e:	3b01      	subs	r3, #1
 8005d80:	b29a      	uxth	r2, r3
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d8a:	b29b      	uxth	r3, r3
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d10e      	bne.n	8005dae <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	685a      	ldr	r2, [r3, #4]
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005d9e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2201      	movs	r2, #1
 8005da4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8005da8:	6878      	ldr	r0, [r7, #4]
 8005daa:	f7fb fec7 	bl	8001b3c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005dae:	bf00      	nop
 8005db0:	3708      	adds	r7, #8
 8005db2:	46bd      	mov	sp, r7
 8005db4:	bd80      	pop	{r7, pc}

08005db6 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8005db6:	b580      	push	{r7, lr}
 8005db8:	b082      	sub	sp, #8
 8005dba:	af00      	add	r7, sp, #0
 8005dbc:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	68da      	ldr	r2, [r3, #12]
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dc8:	b292      	uxth	r2, r2
 8005dca:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dd0:	1c9a      	adds	r2, r3, #2
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005dda:	b29b      	uxth	r3, r3
 8005ddc:	3b01      	subs	r3, #1
 8005dde:	b29a      	uxth	r2, r3
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005de8:	b29b      	uxth	r3, r3
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d10e      	bne.n	8005e0c <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	685a      	ldr	r2, [r3, #4]
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005dfc:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2201      	movs	r2, #1
 8005e02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8005e06:	6878      	ldr	r0, [r7, #4]
 8005e08:	f7ff ff3e 	bl	8005c88 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005e0c:	bf00      	nop
 8005e0e:	3708      	adds	r7, #8
 8005e10:	46bd      	mov	sp, r7
 8005e12:	bd80      	pop	{r7, pc}

08005e14 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005e14:	b580      	push	{r7, lr}
 8005e16:	b086      	sub	sp, #24
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	689b      	ldr	r3, [r3, #8]
 8005e22:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005e2a:	b2db      	uxtb	r3, r3
 8005e2c:	2b04      	cmp	r3, #4
 8005e2e:	d13a      	bne.n	8005ea6 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8005e30:	697b      	ldr	r3, [r7, #20]
 8005e32:	f003 0301 	and.w	r3, r3, #1
 8005e36:	2b01      	cmp	r3, #1
 8005e38:	d109      	bne.n	8005e4e <I2S_IRQHandler+0x3a>
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	685b      	ldr	r3, [r3, #4]
 8005e40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e44:	2b40      	cmp	r3, #64	; 0x40
 8005e46:	d102      	bne.n	8005e4e <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8005e48:	6878      	ldr	r0, [r7, #4]
 8005e4a:	f7ff ffb4 	bl	8005db6 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8005e4e:	697b      	ldr	r3, [r7, #20]
 8005e50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e54:	2b40      	cmp	r3, #64	; 0x40
 8005e56:	d126      	bne.n	8005ea6 <I2S_IRQHandler+0x92>
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	685b      	ldr	r3, [r3, #4]
 8005e5e:	f003 0320 	and.w	r3, r3, #32
 8005e62:	2b20      	cmp	r3, #32
 8005e64:	d11f      	bne.n	8005ea6 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	685a      	ldr	r2, [r3, #4]
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005e74:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005e76:	2300      	movs	r3, #0
 8005e78:	613b      	str	r3, [r7, #16]
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	68db      	ldr	r3, [r3, #12]
 8005e80:	613b      	str	r3, [r7, #16]
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	689b      	ldr	r3, [r3, #8]
 8005e88:	613b      	str	r3, [r7, #16]
 8005e8a:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2201      	movs	r2, #1
 8005e90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e98:	f043 0202 	orr.w	r2, r3, #2
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005ea0:	6878      	ldr	r0, [r7, #4]
 8005ea2:	f7ff fefb 	bl	8005c9c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005eac:	b2db      	uxtb	r3, r3
 8005eae:	2b03      	cmp	r3, #3
 8005eb0:	d136      	bne.n	8005f20 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8005eb2:	697b      	ldr	r3, [r7, #20]
 8005eb4:	f003 0302 	and.w	r3, r3, #2
 8005eb8:	2b02      	cmp	r3, #2
 8005eba:	d109      	bne.n	8005ed0 <I2S_IRQHandler+0xbc>
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	685b      	ldr	r3, [r3, #4]
 8005ec2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ec6:	2b80      	cmp	r3, #128	; 0x80
 8005ec8:	d102      	bne.n	8005ed0 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8005eca:	6878      	ldr	r0, [r7, #4]
 8005ecc:	f7ff ff45 	bl	8005d5a <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8005ed0:	697b      	ldr	r3, [r7, #20]
 8005ed2:	f003 0308 	and.w	r3, r3, #8
 8005ed6:	2b08      	cmp	r3, #8
 8005ed8:	d122      	bne.n	8005f20 <I2S_IRQHandler+0x10c>
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	685b      	ldr	r3, [r3, #4]
 8005ee0:	f003 0320 	and.w	r3, r3, #32
 8005ee4:	2b20      	cmp	r3, #32
 8005ee6:	d11b      	bne.n	8005f20 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	685a      	ldr	r2, [r3, #4]
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005ef6:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8005ef8:	2300      	movs	r3, #0
 8005efa:	60fb      	str	r3, [r7, #12]
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	689b      	ldr	r3, [r3, #8]
 8005f02:	60fb      	str	r3, [r7, #12]
 8005f04:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	2201      	movs	r2, #1
 8005f0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f12:	f043 0204 	orr.w	r2, r3, #4
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005f1a:	6878      	ldr	r0, [r7, #4]
 8005f1c:	f7ff febe 	bl	8005c9c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005f20:	bf00      	nop
 8005f22:	3718      	adds	r7, #24
 8005f24:	46bd      	mov	sp, r7
 8005f26:	bd80      	pop	{r7, pc}

08005f28 <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b086      	sub	sp, #24
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	60f8      	str	r0, [r7, #12]
 8005f30:	60b9      	str	r1, [r7, #8]
 8005f32:	603b      	str	r3, [r7, #0]
 8005f34:	4613      	mov	r3, r2
 8005f36:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8005f38:	f7fb febc 	bl	8001cb4 <HAL_GetTick>
 8005f3c:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8005f3e:	e018      	b.n	8005f72 <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f46:	d014      	beq.n	8005f72 <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 8005f48:	f7fb feb4 	bl	8001cb4 <HAL_GetTick>
 8005f4c:	4602      	mov	r2, r0
 8005f4e:	697b      	ldr	r3, [r7, #20]
 8005f50:	1ad3      	subs	r3, r2, r3
 8005f52:	683a      	ldr	r2, [r7, #0]
 8005f54:	429a      	cmp	r2, r3
 8005f56:	d902      	bls.n	8005f5e <I2S_WaitFlagStateUntilTimeout+0x36>
 8005f58:	683b      	ldr	r3, [r7, #0]
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d109      	bne.n	8005f72 <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	2201      	movs	r2, #1
 8005f62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	2200      	movs	r2, #0
 8005f6a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8005f6e:	2303      	movs	r3, #3
 8005f70:	e00f      	b.n	8005f92 <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	689a      	ldr	r2, [r3, #8]
 8005f78:	68bb      	ldr	r3, [r7, #8]
 8005f7a:	4013      	ands	r3, r2
 8005f7c:	68ba      	ldr	r2, [r7, #8]
 8005f7e:	429a      	cmp	r2, r3
 8005f80:	bf0c      	ite	eq
 8005f82:	2301      	moveq	r3, #1
 8005f84:	2300      	movne	r3, #0
 8005f86:	b2db      	uxtb	r3, r3
 8005f88:	461a      	mov	r2, r3
 8005f8a:	79fb      	ldrb	r3, [r7, #7]
 8005f8c:	429a      	cmp	r2, r3
 8005f8e:	d1d7      	bne.n	8005f40 <I2S_WaitFlagStateUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 8005f90:	2300      	movs	r3, #0
}
 8005f92:	4618      	mov	r0, r3
 8005f94:	3718      	adds	r7, #24
 8005f96:	46bd      	mov	sp, r7
 8005f98:	bd80      	pop	{r7, pc}
	...

08005f9c <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b088      	sub	sp, #32
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	689b      	ldr	r3, [r3, #8]
 8005faa:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	4a92      	ldr	r2, [pc, #584]	; (80061fc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005fb2:	4293      	cmp	r3, r2
 8005fb4:	d101      	bne.n	8005fba <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8005fb6:	4b92      	ldr	r3, [pc, #584]	; (8006200 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005fb8:	e001      	b.n	8005fbe <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8005fba:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005fbe:	689b      	ldr	r3, [r3, #8]
 8005fc0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	685b      	ldr	r3, [r3, #4]
 8005fc8:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	4a8b      	ldr	r2, [pc, #556]	; (80061fc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005fd0:	4293      	cmp	r3, r2
 8005fd2:	d101      	bne.n	8005fd8 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8005fd4:	4b8a      	ldr	r3, [pc, #552]	; (8006200 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005fd6:	e001      	b.n	8005fdc <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8005fd8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005fdc:	685b      	ldr	r3, [r3, #4]
 8005fde:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	685b      	ldr	r3, [r3, #4]
 8005fe4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005fe8:	d004      	beq.n	8005ff4 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	685b      	ldr	r3, [r3, #4]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	f040 8099 	bne.w	8006126 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8005ff4:	69fb      	ldr	r3, [r7, #28]
 8005ff6:	f003 0302 	and.w	r3, r3, #2
 8005ffa:	2b02      	cmp	r3, #2
 8005ffc:	d107      	bne.n	800600e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006004:	2b00      	cmp	r3, #0
 8006006:	d002      	beq.n	800600e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8006008:	6878      	ldr	r0, [r7, #4]
 800600a:	f000 f925 	bl	8006258 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800600e:	69bb      	ldr	r3, [r7, #24]
 8006010:	f003 0301 	and.w	r3, r3, #1
 8006014:	2b01      	cmp	r3, #1
 8006016:	d107      	bne.n	8006028 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8006018:	693b      	ldr	r3, [r7, #16]
 800601a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800601e:	2b00      	cmp	r3, #0
 8006020:	d002      	beq.n	8006028 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8006022:	6878      	ldr	r0, [r7, #4]
 8006024:	f000 f9c8 	bl	80063b8 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8006028:	69bb      	ldr	r3, [r7, #24]
 800602a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800602e:	2b40      	cmp	r3, #64	; 0x40
 8006030:	d13a      	bne.n	80060a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8006032:	693b      	ldr	r3, [r7, #16]
 8006034:	f003 0320 	and.w	r3, r3, #32
 8006038:	2b00      	cmp	r3, #0
 800603a:	d035      	beq.n	80060a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	4a6e      	ldr	r2, [pc, #440]	; (80061fc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006042:	4293      	cmp	r3, r2
 8006044:	d101      	bne.n	800604a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8006046:	4b6e      	ldr	r3, [pc, #440]	; (8006200 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006048:	e001      	b.n	800604e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800604a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800604e:	685a      	ldr	r2, [r3, #4]
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	4969      	ldr	r1, [pc, #420]	; (80061fc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006056:	428b      	cmp	r3, r1
 8006058:	d101      	bne.n	800605e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800605a:	4b69      	ldr	r3, [pc, #420]	; (8006200 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800605c:	e001      	b.n	8006062 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800605e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006062:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006066:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	685a      	ldr	r2, [r3, #4]
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006076:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006078:	2300      	movs	r3, #0
 800607a:	60fb      	str	r3, [r7, #12]
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	68db      	ldr	r3, [r3, #12]
 8006082:	60fb      	str	r3, [r7, #12]
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	689b      	ldr	r3, [r3, #8]
 800608a:	60fb      	str	r3, [r7, #12]
 800608c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	2201      	movs	r2, #1
 8006092:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800609a:	f043 0202 	orr.w	r2, r3, #2
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80060a2:	6878      	ldr	r0, [r7, #4]
 80060a4:	f7ff fdfa 	bl	8005c9c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80060a8:	69fb      	ldr	r3, [r7, #28]
 80060aa:	f003 0308 	and.w	r3, r3, #8
 80060ae:	2b08      	cmp	r3, #8
 80060b0:	f040 80c3 	bne.w	800623a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80060b4:	697b      	ldr	r3, [r7, #20]
 80060b6:	f003 0320 	and.w	r3, r3, #32
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	f000 80bd 	beq.w	800623a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	685a      	ldr	r2, [r3, #4]
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80060ce:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	4a49      	ldr	r2, [pc, #292]	; (80061fc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80060d6:	4293      	cmp	r3, r2
 80060d8:	d101      	bne.n	80060de <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80060da:	4b49      	ldr	r3, [pc, #292]	; (8006200 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80060dc:	e001      	b.n	80060e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80060de:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80060e2:	685a      	ldr	r2, [r3, #4]
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	4944      	ldr	r1, [pc, #272]	; (80061fc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80060ea:	428b      	cmp	r3, r1
 80060ec:	d101      	bne.n	80060f2 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80060ee:	4b44      	ldr	r3, [pc, #272]	; (8006200 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80060f0:	e001      	b.n	80060f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80060f2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80060f6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80060fa:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80060fc:	2300      	movs	r3, #0
 80060fe:	60bb      	str	r3, [r7, #8]
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	689b      	ldr	r3, [r3, #8]
 8006106:	60bb      	str	r3, [r7, #8]
 8006108:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2201      	movs	r2, #1
 800610e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006116:	f043 0204 	orr.w	r2, r3, #4
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800611e:	6878      	ldr	r0, [r7, #4]
 8006120:	f7ff fdbc 	bl	8005c9c <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006124:	e089      	b.n	800623a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8006126:	69bb      	ldr	r3, [r7, #24]
 8006128:	f003 0302 	and.w	r3, r3, #2
 800612c:	2b02      	cmp	r3, #2
 800612e:	d107      	bne.n	8006140 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8006130:	693b      	ldr	r3, [r7, #16]
 8006132:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006136:	2b00      	cmp	r3, #0
 8006138:	d002      	beq.n	8006140 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800613a:	6878      	ldr	r0, [r7, #4]
 800613c:	f000 f8be 	bl	80062bc <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8006140:	69fb      	ldr	r3, [r7, #28]
 8006142:	f003 0301 	and.w	r3, r3, #1
 8006146:	2b01      	cmp	r3, #1
 8006148:	d107      	bne.n	800615a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800614a:	697b      	ldr	r3, [r7, #20]
 800614c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006150:	2b00      	cmp	r3, #0
 8006152:	d002      	beq.n	800615a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8006154:	6878      	ldr	r0, [r7, #4]
 8006156:	f000 f8fd 	bl	8006354 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800615a:	69fb      	ldr	r3, [r7, #28]
 800615c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006160:	2b40      	cmp	r3, #64	; 0x40
 8006162:	d12f      	bne.n	80061c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8006164:	697b      	ldr	r3, [r7, #20]
 8006166:	f003 0320 	and.w	r3, r3, #32
 800616a:	2b00      	cmp	r3, #0
 800616c:	d02a      	beq.n	80061c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	685a      	ldr	r2, [r3, #4]
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800617c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	4a1e      	ldr	r2, [pc, #120]	; (80061fc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006184:	4293      	cmp	r3, r2
 8006186:	d101      	bne.n	800618c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8006188:	4b1d      	ldr	r3, [pc, #116]	; (8006200 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800618a:	e001      	b.n	8006190 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 800618c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006190:	685a      	ldr	r2, [r3, #4]
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	4919      	ldr	r1, [pc, #100]	; (80061fc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006198:	428b      	cmp	r3, r1
 800619a:	d101      	bne.n	80061a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 800619c:	4b18      	ldr	r3, [pc, #96]	; (8006200 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800619e:	e001      	b.n	80061a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80061a0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80061a4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80061a8:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	2201      	movs	r2, #1
 80061ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061b6:	f043 0202 	orr.w	r2, r3, #2
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80061be:	6878      	ldr	r0, [r7, #4]
 80061c0:	f7ff fd6c 	bl	8005c9c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80061c4:	69bb      	ldr	r3, [r7, #24]
 80061c6:	f003 0308 	and.w	r3, r3, #8
 80061ca:	2b08      	cmp	r3, #8
 80061cc:	d136      	bne.n	800623c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80061ce:	693b      	ldr	r3, [r7, #16]
 80061d0:	f003 0320 	and.w	r3, r3, #32
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d031      	beq.n	800623c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	4a07      	ldr	r2, [pc, #28]	; (80061fc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80061de:	4293      	cmp	r3, r2
 80061e0:	d101      	bne.n	80061e6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80061e2:	4b07      	ldr	r3, [pc, #28]	; (8006200 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80061e4:	e001      	b.n	80061ea <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80061e6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80061ea:	685a      	ldr	r2, [r3, #4]
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	4902      	ldr	r1, [pc, #8]	; (80061fc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80061f2:	428b      	cmp	r3, r1
 80061f4:	d106      	bne.n	8006204 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80061f6:	4b02      	ldr	r3, [pc, #8]	; (8006200 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80061f8:	e006      	b.n	8006208 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 80061fa:	bf00      	nop
 80061fc:	40003800 	.word	0x40003800
 8006200:	40003400 	.word	0x40003400
 8006204:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006208:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800620c:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	685a      	ldr	r2, [r3, #4]
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800621c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	2201      	movs	r2, #1
 8006222:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800622a:	f043 0204 	orr.w	r2, r3, #4
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006232:	6878      	ldr	r0, [r7, #4]
 8006234:	f7ff fd32 	bl	8005c9c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006238:	e000      	b.n	800623c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800623a:	bf00      	nop
}
 800623c:	bf00      	nop
 800623e:	3720      	adds	r7, #32
 8006240:	46bd      	mov	sp, r7
 8006242:	bd80      	pop	{r7, pc}

08006244 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006244:	b480      	push	{r7}
 8006246:	b083      	sub	sp, #12
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 800624c:	bf00      	nop
 800624e:	370c      	adds	r7, #12
 8006250:	46bd      	mov	sp, r7
 8006252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006256:	4770      	bx	lr

08006258 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8006258:	b580      	push	{r7, lr}
 800625a:	b082      	sub	sp, #8
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006264:	1c99      	adds	r1, r3, #2
 8006266:	687a      	ldr	r2, [r7, #4]
 8006268:	6251      	str	r1, [r2, #36]	; 0x24
 800626a:	881a      	ldrh	r2, [r3, #0]
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006276:	b29b      	uxth	r3, r3
 8006278:	3b01      	subs	r3, #1
 800627a:	b29a      	uxth	r2, r3
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006284:	b29b      	uxth	r3, r3
 8006286:	2b00      	cmp	r3, #0
 8006288:	d113      	bne.n	80062b2 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	685a      	ldr	r2, [r3, #4]
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006298:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800629e:	b29b      	uxth	r3, r3
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d106      	bne.n	80062b2 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2201      	movs	r2, #1
 80062a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80062ac:	6878      	ldr	r0, [r7, #4]
 80062ae:	f7ff ffc9 	bl	8006244 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80062b2:	bf00      	nop
 80062b4:	3708      	adds	r7, #8
 80062b6:	46bd      	mov	sp, r7
 80062b8:	bd80      	pop	{r7, pc}
	...

080062bc <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80062bc:	b580      	push	{r7, lr}
 80062be:	b082      	sub	sp, #8
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062c8:	1c99      	adds	r1, r3, #2
 80062ca:	687a      	ldr	r2, [r7, #4]
 80062cc:	6251      	str	r1, [r2, #36]	; 0x24
 80062ce:	8819      	ldrh	r1, [r3, #0]
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	4a1d      	ldr	r2, [pc, #116]	; (800634c <I2SEx_TxISR_I2SExt+0x90>)
 80062d6:	4293      	cmp	r3, r2
 80062d8:	d101      	bne.n	80062de <I2SEx_TxISR_I2SExt+0x22>
 80062da:	4b1d      	ldr	r3, [pc, #116]	; (8006350 <I2SEx_TxISR_I2SExt+0x94>)
 80062dc:	e001      	b.n	80062e2 <I2SEx_TxISR_I2SExt+0x26>
 80062de:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80062e2:	460a      	mov	r2, r1
 80062e4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062ea:	b29b      	uxth	r3, r3
 80062ec:	3b01      	subs	r3, #1
 80062ee:	b29a      	uxth	r2, r3
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062f8:	b29b      	uxth	r3, r3
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d121      	bne.n	8006342 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	4a12      	ldr	r2, [pc, #72]	; (800634c <I2SEx_TxISR_I2SExt+0x90>)
 8006304:	4293      	cmp	r3, r2
 8006306:	d101      	bne.n	800630c <I2SEx_TxISR_I2SExt+0x50>
 8006308:	4b11      	ldr	r3, [pc, #68]	; (8006350 <I2SEx_TxISR_I2SExt+0x94>)
 800630a:	e001      	b.n	8006310 <I2SEx_TxISR_I2SExt+0x54>
 800630c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006310:	685a      	ldr	r2, [r3, #4]
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	490d      	ldr	r1, [pc, #52]	; (800634c <I2SEx_TxISR_I2SExt+0x90>)
 8006318:	428b      	cmp	r3, r1
 800631a:	d101      	bne.n	8006320 <I2SEx_TxISR_I2SExt+0x64>
 800631c:	4b0c      	ldr	r3, [pc, #48]	; (8006350 <I2SEx_TxISR_I2SExt+0x94>)
 800631e:	e001      	b.n	8006324 <I2SEx_TxISR_I2SExt+0x68>
 8006320:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006324:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006328:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800632e:	b29b      	uxth	r3, r3
 8006330:	2b00      	cmp	r3, #0
 8006332:	d106      	bne.n	8006342 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	2201      	movs	r2, #1
 8006338:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800633c:	6878      	ldr	r0, [r7, #4]
 800633e:	f7ff ff81 	bl	8006244 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006342:	bf00      	nop
 8006344:	3708      	adds	r7, #8
 8006346:	46bd      	mov	sp, r7
 8006348:	bd80      	pop	{r7, pc}
 800634a:	bf00      	nop
 800634c:	40003800 	.word	0x40003800
 8006350:	40003400 	.word	0x40003400

08006354 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8006354:	b580      	push	{r7, lr}
 8006356:	b082      	sub	sp, #8
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	68d8      	ldr	r0, [r3, #12]
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006366:	1c99      	adds	r1, r3, #2
 8006368:	687a      	ldr	r2, [r7, #4]
 800636a:	62d1      	str	r1, [r2, #44]	; 0x2c
 800636c:	b282      	uxth	r2, r0
 800636e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006374:	b29b      	uxth	r3, r3
 8006376:	3b01      	subs	r3, #1
 8006378:	b29a      	uxth	r2, r3
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006382:	b29b      	uxth	r3, r3
 8006384:	2b00      	cmp	r3, #0
 8006386:	d113      	bne.n	80063b0 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	685a      	ldr	r2, [r3, #4]
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006396:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800639c:	b29b      	uxth	r3, r3
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d106      	bne.n	80063b0 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2201      	movs	r2, #1
 80063a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80063aa:	6878      	ldr	r0, [r7, #4]
 80063ac:	f7ff ff4a 	bl	8006244 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80063b0:	bf00      	nop
 80063b2:	3708      	adds	r7, #8
 80063b4:	46bd      	mov	sp, r7
 80063b6:	bd80      	pop	{r7, pc}

080063b8 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80063b8:	b580      	push	{r7, lr}
 80063ba:	b082      	sub	sp, #8
 80063bc:	af00      	add	r7, sp, #0
 80063be:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	4a20      	ldr	r2, [pc, #128]	; (8006448 <I2SEx_RxISR_I2SExt+0x90>)
 80063c6:	4293      	cmp	r3, r2
 80063c8:	d101      	bne.n	80063ce <I2SEx_RxISR_I2SExt+0x16>
 80063ca:	4b20      	ldr	r3, [pc, #128]	; (800644c <I2SEx_RxISR_I2SExt+0x94>)
 80063cc:	e001      	b.n	80063d2 <I2SEx_RxISR_I2SExt+0x1a>
 80063ce:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80063d2:	68d8      	ldr	r0, [r3, #12]
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063d8:	1c99      	adds	r1, r3, #2
 80063da:	687a      	ldr	r2, [r7, #4]
 80063dc:	62d1      	str	r1, [r2, #44]	; 0x2c
 80063de:	b282      	uxth	r2, r0
 80063e0:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80063e6:	b29b      	uxth	r3, r3
 80063e8:	3b01      	subs	r3, #1
 80063ea:	b29a      	uxth	r2, r3
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80063f4:	b29b      	uxth	r3, r3
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d121      	bne.n	800643e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	4a12      	ldr	r2, [pc, #72]	; (8006448 <I2SEx_RxISR_I2SExt+0x90>)
 8006400:	4293      	cmp	r3, r2
 8006402:	d101      	bne.n	8006408 <I2SEx_RxISR_I2SExt+0x50>
 8006404:	4b11      	ldr	r3, [pc, #68]	; (800644c <I2SEx_RxISR_I2SExt+0x94>)
 8006406:	e001      	b.n	800640c <I2SEx_RxISR_I2SExt+0x54>
 8006408:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800640c:	685a      	ldr	r2, [r3, #4]
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	490d      	ldr	r1, [pc, #52]	; (8006448 <I2SEx_RxISR_I2SExt+0x90>)
 8006414:	428b      	cmp	r3, r1
 8006416:	d101      	bne.n	800641c <I2SEx_RxISR_I2SExt+0x64>
 8006418:	4b0c      	ldr	r3, [pc, #48]	; (800644c <I2SEx_RxISR_I2SExt+0x94>)
 800641a:	e001      	b.n	8006420 <I2SEx_RxISR_I2SExt+0x68>
 800641c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006420:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006424:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800642a:	b29b      	uxth	r3, r3
 800642c:	2b00      	cmp	r3, #0
 800642e:	d106      	bne.n	800643e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2201      	movs	r2, #1
 8006434:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006438:	6878      	ldr	r0, [r7, #4]
 800643a:	f7ff ff03 	bl	8006244 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800643e:	bf00      	nop
 8006440:	3708      	adds	r7, #8
 8006442:	46bd      	mov	sp, r7
 8006444:	bd80      	pop	{r7, pc}
 8006446:	bf00      	nop
 8006448:	40003800 	.word	0x40003800
 800644c:	40003400 	.word	0x40003400

08006450 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006450:	b580      	push	{r7, lr}
 8006452:	b086      	sub	sp, #24
 8006454:	af00      	add	r7, sp, #0
 8006456:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2b00      	cmp	r3, #0
 800645c:	d101      	bne.n	8006462 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800645e:	2301      	movs	r3, #1
 8006460:	e267      	b.n	8006932 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f003 0301 	and.w	r3, r3, #1
 800646a:	2b00      	cmp	r3, #0
 800646c:	d075      	beq.n	800655a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800646e:	4b88      	ldr	r3, [pc, #544]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 8006470:	689b      	ldr	r3, [r3, #8]
 8006472:	f003 030c 	and.w	r3, r3, #12
 8006476:	2b04      	cmp	r3, #4
 8006478:	d00c      	beq.n	8006494 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800647a:	4b85      	ldr	r3, [pc, #532]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 800647c:	689b      	ldr	r3, [r3, #8]
 800647e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006482:	2b08      	cmp	r3, #8
 8006484:	d112      	bne.n	80064ac <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006486:	4b82      	ldr	r3, [pc, #520]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 8006488:	685b      	ldr	r3, [r3, #4]
 800648a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800648e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006492:	d10b      	bne.n	80064ac <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006494:	4b7e      	ldr	r3, [pc, #504]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800649c:	2b00      	cmp	r3, #0
 800649e:	d05b      	beq.n	8006558 <HAL_RCC_OscConfig+0x108>
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	685b      	ldr	r3, [r3, #4]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d157      	bne.n	8006558 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80064a8:	2301      	movs	r3, #1
 80064aa:	e242      	b.n	8006932 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	685b      	ldr	r3, [r3, #4]
 80064b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80064b4:	d106      	bne.n	80064c4 <HAL_RCC_OscConfig+0x74>
 80064b6:	4b76      	ldr	r3, [pc, #472]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	4a75      	ldr	r2, [pc, #468]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 80064bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80064c0:	6013      	str	r3, [r2, #0]
 80064c2:	e01d      	b.n	8006500 <HAL_RCC_OscConfig+0xb0>
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	685b      	ldr	r3, [r3, #4]
 80064c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80064cc:	d10c      	bne.n	80064e8 <HAL_RCC_OscConfig+0x98>
 80064ce:	4b70      	ldr	r3, [pc, #448]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	4a6f      	ldr	r2, [pc, #444]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 80064d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80064d8:	6013      	str	r3, [r2, #0]
 80064da:	4b6d      	ldr	r3, [pc, #436]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	4a6c      	ldr	r2, [pc, #432]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 80064e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80064e4:	6013      	str	r3, [r2, #0]
 80064e6:	e00b      	b.n	8006500 <HAL_RCC_OscConfig+0xb0>
 80064e8:	4b69      	ldr	r3, [pc, #420]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	4a68      	ldr	r2, [pc, #416]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 80064ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80064f2:	6013      	str	r3, [r2, #0]
 80064f4:	4b66      	ldr	r3, [pc, #408]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	4a65      	ldr	r2, [pc, #404]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 80064fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80064fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	685b      	ldr	r3, [r3, #4]
 8006504:	2b00      	cmp	r3, #0
 8006506:	d013      	beq.n	8006530 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006508:	f7fb fbd4 	bl	8001cb4 <HAL_GetTick>
 800650c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800650e:	e008      	b.n	8006522 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006510:	f7fb fbd0 	bl	8001cb4 <HAL_GetTick>
 8006514:	4602      	mov	r2, r0
 8006516:	693b      	ldr	r3, [r7, #16]
 8006518:	1ad3      	subs	r3, r2, r3
 800651a:	2b64      	cmp	r3, #100	; 0x64
 800651c:	d901      	bls.n	8006522 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800651e:	2303      	movs	r3, #3
 8006520:	e207      	b.n	8006932 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006522:	4b5b      	ldr	r3, [pc, #364]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800652a:	2b00      	cmp	r3, #0
 800652c:	d0f0      	beq.n	8006510 <HAL_RCC_OscConfig+0xc0>
 800652e:	e014      	b.n	800655a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006530:	f7fb fbc0 	bl	8001cb4 <HAL_GetTick>
 8006534:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006536:	e008      	b.n	800654a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006538:	f7fb fbbc 	bl	8001cb4 <HAL_GetTick>
 800653c:	4602      	mov	r2, r0
 800653e:	693b      	ldr	r3, [r7, #16]
 8006540:	1ad3      	subs	r3, r2, r3
 8006542:	2b64      	cmp	r3, #100	; 0x64
 8006544:	d901      	bls.n	800654a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006546:	2303      	movs	r3, #3
 8006548:	e1f3      	b.n	8006932 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800654a:	4b51      	ldr	r3, [pc, #324]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006552:	2b00      	cmp	r3, #0
 8006554:	d1f0      	bne.n	8006538 <HAL_RCC_OscConfig+0xe8>
 8006556:	e000      	b.n	800655a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006558:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	f003 0302 	and.w	r3, r3, #2
 8006562:	2b00      	cmp	r3, #0
 8006564:	d063      	beq.n	800662e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006566:	4b4a      	ldr	r3, [pc, #296]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 8006568:	689b      	ldr	r3, [r3, #8]
 800656a:	f003 030c 	and.w	r3, r3, #12
 800656e:	2b00      	cmp	r3, #0
 8006570:	d00b      	beq.n	800658a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006572:	4b47      	ldr	r3, [pc, #284]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 8006574:	689b      	ldr	r3, [r3, #8]
 8006576:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800657a:	2b08      	cmp	r3, #8
 800657c:	d11c      	bne.n	80065b8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800657e:	4b44      	ldr	r3, [pc, #272]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 8006580:	685b      	ldr	r3, [r3, #4]
 8006582:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006586:	2b00      	cmp	r3, #0
 8006588:	d116      	bne.n	80065b8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800658a:	4b41      	ldr	r3, [pc, #260]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f003 0302 	and.w	r3, r3, #2
 8006592:	2b00      	cmp	r3, #0
 8006594:	d005      	beq.n	80065a2 <HAL_RCC_OscConfig+0x152>
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	68db      	ldr	r3, [r3, #12]
 800659a:	2b01      	cmp	r3, #1
 800659c:	d001      	beq.n	80065a2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800659e:	2301      	movs	r3, #1
 80065a0:	e1c7      	b.n	8006932 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80065a2:	4b3b      	ldr	r3, [pc, #236]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	691b      	ldr	r3, [r3, #16]
 80065ae:	00db      	lsls	r3, r3, #3
 80065b0:	4937      	ldr	r1, [pc, #220]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 80065b2:	4313      	orrs	r3, r2
 80065b4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80065b6:	e03a      	b.n	800662e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	68db      	ldr	r3, [r3, #12]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d020      	beq.n	8006602 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80065c0:	4b34      	ldr	r3, [pc, #208]	; (8006694 <HAL_RCC_OscConfig+0x244>)
 80065c2:	2201      	movs	r2, #1
 80065c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065c6:	f7fb fb75 	bl	8001cb4 <HAL_GetTick>
 80065ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80065cc:	e008      	b.n	80065e0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80065ce:	f7fb fb71 	bl	8001cb4 <HAL_GetTick>
 80065d2:	4602      	mov	r2, r0
 80065d4:	693b      	ldr	r3, [r7, #16]
 80065d6:	1ad3      	subs	r3, r2, r3
 80065d8:	2b02      	cmp	r3, #2
 80065da:	d901      	bls.n	80065e0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80065dc:	2303      	movs	r3, #3
 80065de:	e1a8      	b.n	8006932 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80065e0:	4b2b      	ldr	r3, [pc, #172]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f003 0302 	and.w	r3, r3, #2
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d0f0      	beq.n	80065ce <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80065ec:	4b28      	ldr	r3, [pc, #160]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	691b      	ldr	r3, [r3, #16]
 80065f8:	00db      	lsls	r3, r3, #3
 80065fa:	4925      	ldr	r1, [pc, #148]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 80065fc:	4313      	orrs	r3, r2
 80065fe:	600b      	str	r3, [r1, #0]
 8006600:	e015      	b.n	800662e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006602:	4b24      	ldr	r3, [pc, #144]	; (8006694 <HAL_RCC_OscConfig+0x244>)
 8006604:	2200      	movs	r2, #0
 8006606:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006608:	f7fb fb54 	bl	8001cb4 <HAL_GetTick>
 800660c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800660e:	e008      	b.n	8006622 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006610:	f7fb fb50 	bl	8001cb4 <HAL_GetTick>
 8006614:	4602      	mov	r2, r0
 8006616:	693b      	ldr	r3, [r7, #16]
 8006618:	1ad3      	subs	r3, r2, r3
 800661a:	2b02      	cmp	r3, #2
 800661c:	d901      	bls.n	8006622 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800661e:	2303      	movs	r3, #3
 8006620:	e187      	b.n	8006932 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006622:	4b1b      	ldr	r3, [pc, #108]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f003 0302 	and.w	r3, r3, #2
 800662a:	2b00      	cmp	r3, #0
 800662c:	d1f0      	bne.n	8006610 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f003 0308 	and.w	r3, r3, #8
 8006636:	2b00      	cmp	r3, #0
 8006638:	d036      	beq.n	80066a8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	695b      	ldr	r3, [r3, #20]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d016      	beq.n	8006670 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006642:	4b15      	ldr	r3, [pc, #84]	; (8006698 <HAL_RCC_OscConfig+0x248>)
 8006644:	2201      	movs	r2, #1
 8006646:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006648:	f7fb fb34 	bl	8001cb4 <HAL_GetTick>
 800664c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800664e:	e008      	b.n	8006662 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006650:	f7fb fb30 	bl	8001cb4 <HAL_GetTick>
 8006654:	4602      	mov	r2, r0
 8006656:	693b      	ldr	r3, [r7, #16]
 8006658:	1ad3      	subs	r3, r2, r3
 800665a:	2b02      	cmp	r3, #2
 800665c:	d901      	bls.n	8006662 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800665e:	2303      	movs	r3, #3
 8006660:	e167      	b.n	8006932 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006662:	4b0b      	ldr	r3, [pc, #44]	; (8006690 <HAL_RCC_OscConfig+0x240>)
 8006664:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006666:	f003 0302 	and.w	r3, r3, #2
 800666a:	2b00      	cmp	r3, #0
 800666c:	d0f0      	beq.n	8006650 <HAL_RCC_OscConfig+0x200>
 800666e:	e01b      	b.n	80066a8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006670:	4b09      	ldr	r3, [pc, #36]	; (8006698 <HAL_RCC_OscConfig+0x248>)
 8006672:	2200      	movs	r2, #0
 8006674:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006676:	f7fb fb1d 	bl	8001cb4 <HAL_GetTick>
 800667a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800667c:	e00e      	b.n	800669c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800667e:	f7fb fb19 	bl	8001cb4 <HAL_GetTick>
 8006682:	4602      	mov	r2, r0
 8006684:	693b      	ldr	r3, [r7, #16]
 8006686:	1ad3      	subs	r3, r2, r3
 8006688:	2b02      	cmp	r3, #2
 800668a:	d907      	bls.n	800669c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800668c:	2303      	movs	r3, #3
 800668e:	e150      	b.n	8006932 <HAL_RCC_OscConfig+0x4e2>
 8006690:	40023800 	.word	0x40023800
 8006694:	42470000 	.word	0x42470000
 8006698:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800669c:	4b88      	ldr	r3, [pc, #544]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 800669e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80066a0:	f003 0302 	and.w	r3, r3, #2
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d1ea      	bne.n	800667e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f003 0304 	and.w	r3, r3, #4
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	f000 8097 	beq.w	80067e4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80066b6:	2300      	movs	r3, #0
 80066b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80066ba:	4b81      	ldr	r3, [pc, #516]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 80066bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d10f      	bne.n	80066e6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80066c6:	2300      	movs	r3, #0
 80066c8:	60bb      	str	r3, [r7, #8]
 80066ca:	4b7d      	ldr	r3, [pc, #500]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 80066cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066ce:	4a7c      	ldr	r2, [pc, #496]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 80066d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80066d4:	6413      	str	r3, [r2, #64]	; 0x40
 80066d6:	4b7a      	ldr	r3, [pc, #488]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 80066d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80066de:	60bb      	str	r3, [r7, #8]
 80066e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80066e2:	2301      	movs	r3, #1
 80066e4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80066e6:	4b77      	ldr	r3, [pc, #476]	; (80068c4 <HAL_RCC_OscConfig+0x474>)
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d118      	bne.n	8006724 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80066f2:	4b74      	ldr	r3, [pc, #464]	; (80068c4 <HAL_RCC_OscConfig+0x474>)
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	4a73      	ldr	r2, [pc, #460]	; (80068c4 <HAL_RCC_OscConfig+0x474>)
 80066f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80066fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80066fe:	f7fb fad9 	bl	8001cb4 <HAL_GetTick>
 8006702:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006704:	e008      	b.n	8006718 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006706:	f7fb fad5 	bl	8001cb4 <HAL_GetTick>
 800670a:	4602      	mov	r2, r0
 800670c:	693b      	ldr	r3, [r7, #16]
 800670e:	1ad3      	subs	r3, r2, r3
 8006710:	2b02      	cmp	r3, #2
 8006712:	d901      	bls.n	8006718 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006714:	2303      	movs	r3, #3
 8006716:	e10c      	b.n	8006932 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006718:	4b6a      	ldr	r3, [pc, #424]	; (80068c4 <HAL_RCC_OscConfig+0x474>)
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006720:	2b00      	cmp	r3, #0
 8006722:	d0f0      	beq.n	8006706 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	689b      	ldr	r3, [r3, #8]
 8006728:	2b01      	cmp	r3, #1
 800672a:	d106      	bne.n	800673a <HAL_RCC_OscConfig+0x2ea>
 800672c:	4b64      	ldr	r3, [pc, #400]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 800672e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006730:	4a63      	ldr	r2, [pc, #396]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 8006732:	f043 0301 	orr.w	r3, r3, #1
 8006736:	6713      	str	r3, [r2, #112]	; 0x70
 8006738:	e01c      	b.n	8006774 <HAL_RCC_OscConfig+0x324>
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	689b      	ldr	r3, [r3, #8]
 800673e:	2b05      	cmp	r3, #5
 8006740:	d10c      	bne.n	800675c <HAL_RCC_OscConfig+0x30c>
 8006742:	4b5f      	ldr	r3, [pc, #380]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 8006744:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006746:	4a5e      	ldr	r2, [pc, #376]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 8006748:	f043 0304 	orr.w	r3, r3, #4
 800674c:	6713      	str	r3, [r2, #112]	; 0x70
 800674e:	4b5c      	ldr	r3, [pc, #368]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 8006750:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006752:	4a5b      	ldr	r2, [pc, #364]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 8006754:	f043 0301 	orr.w	r3, r3, #1
 8006758:	6713      	str	r3, [r2, #112]	; 0x70
 800675a:	e00b      	b.n	8006774 <HAL_RCC_OscConfig+0x324>
 800675c:	4b58      	ldr	r3, [pc, #352]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 800675e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006760:	4a57      	ldr	r2, [pc, #348]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 8006762:	f023 0301 	bic.w	r3, r3, #1
 8006766:	6713      	str	r3, [r2, #112]	; 0x70
 8006768:	4b55      	ldr	r3, [pc, #340]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 800676a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800676c:	4a54      	ldr	r2, [pc, #336]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 800676e:	f023 0304 	bic.w	r3, r3, #4
 8006772:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	689b      	ldr	r3, [r3, #8]
 8006778:	2b00      	cmp	r3, #0
 800677a:	d015      	beq.n	80067a8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800677c:	f7fb fa9a 	bl	8001cb4 <HAL_GetTick>
 8006780:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006782:	e00a      	b.n	800679a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006784:	f7fb fa96 	bl	8001cb4 <HAL_GetTick>
 8006788:	4602      	mov	r2, r0
 800678a:	693b      	ldr	r3, [r7, #16]
 800678c:	1ad3      	subs	r3, r2, r3
 800678e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006792:	4293      	cmp	r3, r2
 8006794:	d901      	bls.n	800679a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006796:	2303      	movs	r3, #3
 8006798:	e0cb      	b.n	8006932 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800679a:	4b49      	ldr	r3, [pc, #292]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 800679c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800679e:	f003 0302 	and.w	r3, r3, #2
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d0ee      	beq.n	8006784 <HAL_RCC_OscConfig+0x334>
 80067a6:	e014      	b.n	80067d2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80067a8:	f7fb fa84 	bl	8001cb4 <HAL_GetTick>
 80067ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80067ae:	e00a      	b.n	80067c6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80067b0:	f7fb fa80 	bl	8001cb4 <HAL_GetTick>
 80067b4:	4602      	mov	r2, r0
 80067b6:	693b      	ldr	r3, [r7, #16]
 80067b8:	1ad3      	subs	r3, r2, r3
 80067ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80067be:	4293      	cmp	r3, r2
 80067c0:	d901      	bls.n	80067c6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80067c2:	2303      	movs	r3, #3
 80067c4:	e0b5      	b.n	8006932 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80067c6:	4b3e      	ldr	r3, [pc, #248]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 80067c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067ca:	f003 0302 	and.w	r3, r3, #2
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d1ee      	bne.n	80067b0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80067d2:	7dfb      	ldrb	r3, [r7, #23]
 80067d4:	2b01      	cmp	r3, #1
 80067d6:	d105      	bne.n	80067e4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80067d8:	4b39      	ldr	r3, [pc, #228]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 80067da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067dc:	4a38      	ldr	r2, [pc, #224]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 80067de:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80067e2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	699b      	ldr	r3, [r3, #24]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	f000 80a1 	beq.w	8006930 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80067ee:	4b34      	ldr	r3, [pc, #208]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 80067f0:	689b      	ldr	r3, [r3, #8]
 80067f2:	f003 030c 	and.w	r3, r3, #12
 80067f6:	2b08      	cmp	r3, #8
 80067f8:	d05c      	beq.n	80068b4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	699b      	ldr	r3, [r3, #24]
 80067fe:	2b02      	cmp	r3, #2
 8006800:	d141      	bne.n	8006886 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006802:	4b31      	ldr	r3, [pc, #196]	; (80068c8 <HAL_RCC_OscConfig+0x478>)
 8006804:	2200      	movs	r2, #0
 8006806:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006808:	f7fb fa54 	bl	8001cb4 <HAL_GetTick>
 800680c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800680e:	e008      	b.n	8006822 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006810:	f7fb fa50 	bl	8001cb4 <HAL_GetTick>
 8006814:	4602      	mov	r2, r0
 8006816:	693b      	ldr	r3, [r7, #16]
 8006818:	1ad3      	subs	r3, r2, r3
 800681a:	2b02      	cmp	r3, #2
 800681c:	d901      	bls.n	8006822 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800681e:	2303      	movs	r3, #3
 8006820:	e087      	b.n	8006932 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006822:	4b27      	ldr	r3, [pc, #156]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800682a:	2b00      	cmp	r3, #0
 800682c:	d1f0      	bne.n	8006810 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	69da      	ldr	r2, [r3, #28]
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6a1b      	ldr	r3, [r3, #32]
 8006836:	431a      	orrs	r2, r3
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800683c:	019b      	lsls	r3, r3, #6
 800683e:	431a      	orrs	r2, r3
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006844:	085b      	lsrs	r3, r3, #1
 8006846:	3b01      	subs	r3, #1
 8006848:	041b      	lsls	r3, r3, #16
 800684a:	431a      	orrs	r2, r3
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006850:	061b      	lsls	r3, r3, #24
 8006852:	491b      	ldr	r1, [pc, #108]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 8006854:	4313      	orrs	r3, r2
 8006856:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006858:	4b1b      	ldr	r3, [pc, #108]	; (80068c8 <HAL_RCC_OscConfig+0x478>)
 800685a:	2201      	movs	r2, #1
 800685c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800685e:	f7fb fa29 	bl	8001cb4 <HAL_GetTick>
 8006862:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006864:	e008      	b.n	8006878 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006866:	f7fb fa25 	bl	8001cb4 <HAL_GetTick>
 800686a:	4602      	mov	r2, r0
 800686c:	693b      	ldr	r3, [r7, #16]
 800686e:	1ad3      	subs	r3, r2, r3
 8006870:	2b02      	cmp	r3, #2
 8006872:	d901      	bls.n	8006878 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006874:	2303      	movs	r3, #3
 8006876:	e05c      	b.n	8006932 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006878:	4b11      	ldr	r3, [pc, #68]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006880:	2b00      	cmp	r3, #0
 8006882:	d0f0      	beq.n	8006866 <HAL_RCC_OscConfig+0x416>
 8006884:	e054      	b.n	8006930 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006886:	4b10      	ldr	r3, [pc, #64]	; (80068c8 <HAL_RCC_OscConfig+0x478>)
 8006888:	2200      	movs	r2, #0
 800688a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800688c:	f7fb fa12 	bl	8001cb4 <HAL_GetTick>
 8006890:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006892:	e008      	b.n	80068a6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006894:	f7fb fa0e 	bl	8001cb4 <HAL_GetTick>
 8006898:	4602      	mov	r2, r0
 800689a:	693b      	ldr	r3, [r7, #16]
 800689c:	1ad3      	subs	r3, r2, r3
 800689e:	2b02      	cmp	r3, #2
 80068a0:	d901      	bls.n	80068a6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80068a2:	2303      	movs	r3, #3
 80068a4:	e045      	b.n	8006932 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80068a6:	4b06      	ldr	r3, [pc, #24]	; (80068c0 <HAL_RCC_OscConfig+0x470>)
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d1f0      	bne.n	8006894 <HAL_RCC_OscConfig+0x444>
 80068b2:	e03d      	b.n	8006930 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	699b      	ldr	r3, [r3, #24]
 80068b8:	2b01      	cmp	r3, #1
 80068ba:	d107      	bne.n	80068cc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80068bc:	2301      	movs	r3, #1
 80068be:	e038      	b.n	8006932 <HAL_RCC_OscConfig+0x4e2>
 80068c0:	40023800 	.word	0x40023800
 80068c4:	40007000 	.word	0x40007000
 80068c8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80068cc:	4b1b      	ldr	r3, [pc, #108]	; (800693c <HAL_RCC_OscConfig+0x4ec>)
 80068ce:	685b      	ldr	r3, [r3, #4]
 80068d0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	699b      	ldr	r3, [r3, #24]
 80068d6:	2b01      	cmp	r3, #1
 80068d8:	d028      	beq.n	800692c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80068e4:	429a      	cmp	r2, r3
 80068e6:	d121      	bne.n	800692c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80068f2:	429a      	cmp	r2, r3
 80068f4:	d11a      	bne.n	800692c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80068f6:	68fa      	ldr	r2, [r7, #12]
 80068f8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80068fc:	4013      	ands	r3, r2
 80068fe:	687a      	ldr	r2, [r7, #4]
 8006900:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006902:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006904:	4293      	cmp	r3, r2
 8006906:	d111      	bne.n	800692c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006912:	085b      	lsrs	r3, r3, #1
 8006914:	3b01      	subs	r3, #1
 8006916:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006918:	429a      	cmp	r2, r3
 800691a:	d107      	bne.n	800692c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006926:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006928:	429a      	cmp	r2, r3
 800692a:	d001      	beq.n	8006930 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800692c:	2301      	movs	r3, #1
 800692e:	e000      	b.n	8006932 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006930:	2300      	movs	r3, #0
}
 8006932:	4618      	mov	r0, r3
 8006934:	3718      	adds	r7, #24
 8006936:	46bd      	mov	sp, r7
 8006938:	bd80      	pop	{r7, pc}
 800693a:	bf00      	nop
 800693c:	40023800 	.word	0x40023800

08006940 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006940:	b580      	push	{r7, lr}
 8006942:	b084      	sub	sp, #16
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
 8006948:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	2b00      	cmp	r3, #0
 800694e:	d101      	bne.n	8006954 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006950:	2301      	movs	r3, #1
 8006952:	e0cc      	b.n	8006aee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006954:	4b68      	ldr	r3, [pc, #416]	; (8006af8 <HAL_RCC_ClockConfig+0x1b8>)
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f003 0307 	and.w	r3, r3, #7
 800695c:	683a      	ldr	r2, [r7, #0]
 800695e:	429a      	cmp	r2, r3
 8006960:	d90c      	bls.n	800697c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006962:	4b65      	ldr	r3, [pc, #404]	; (8006af8 <HAL_RCC_ClockConfig+0x1b8>)
 8006964:	683a      	ldr	r2, [r7, #0]
 8006966:	b2d2      	uxtb	r2, r2
 8006968:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800696a:	4b63      	ldr	r3, [pc, #396]	; (8006af8 <HAL_RCC_ClockConfig+0x1b8>)
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f003 0307 	and.w	r3, r3, #7
 8006972:	683a      	ldr	r2, [r7, #0]
 8006974:	429a      	cmp	r2, r3
 8006976:	d001      	beq.n	800697c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006978:	2301      	movs	r3, #1
 800697a:	e0b8      	b.n	8006aee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f003 0302 	and.w	r3, r3, #2
 8006984:	2b00      	cmp	r3, #0
 8006986:	d020      	beq.n	80069ca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f003 0304 	and.w	r3, r3, #4
 8006990:	2b00      	cmp	r3, #0
 8006992:	d005      	beq.n	80069a0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006994:	4b59      	ldr	r3, [pc, #356]	; (8006afc <HAL_RCC_ClockConfig+0x1bc>)
 8006996:	689b      	ldr	r3, [r3, #8]
 8006998:	4a58      	ldr	r2, [pc, #352]	; (8006afc <HAL_RCC_ClockConfig+0x1bc>)
 800699a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800699e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f003 0308 	and.w	r3, r3, #8
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d005      	beq.n	80069b8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80069ac:	4b53      	ldr	r3, [pc, #332]	; (8006afc <HAL_RCC_ClockConfig+0x1bc>)
 80069ae:	689b      	ldr	r3, [r3, #8]
 80069b0:	4a52      	ldr	r2, [pc, #328]	; (8006afc <HAL_RCC_ClockConfig+0x1bc>)
 80069b2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80069b6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80069b8:	4b50      	ldr	r3, [pc, #320]	; (8006afc <HAL_RCC_ClockConfig+0x1bc>)
 80069ba:	689b      	ldr	r3, [r3, #8]
 80069bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	689b      	ldr	r3, [r3, #8]
 80069c4:	494d      	ldr	r1, [pc, #308]	; (8006afc <HAL_RCC_ClockConfig+0x1bc>)
 80069c6:	4313      	orrs	r3, r2
 80069c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	f003 0301 	and.w	r3, r3, #1
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d044      	beq.n	8006a60 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	685b      	ldr	r3, [r3, #4]
 80069da:	2b01      	cmp	r3, #1
 80069dc:	d107      	bne.n	80069ee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80069de:	4b47      	ldr	r3, [pc, #284]	; (8006afc <HAL_RCC_ClockConfig+0x1bc>)
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d119      	bne.n	8006a1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80069ea:	2301      	movs	r3, #1
 80069ec:	e07f      	b.n	8006aee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	685b      	ldr	r3, [r3, #4]
 80069f2:	2b02      	cmp	r3, #2
 80069f4:	d003      	beq.n	80069fe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80069fa:	2b03      	cmp	r3, #3
 80069fc:	d107      	bne.n	8006a0e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80069fe:	4b3f      	ldr	r3, [pc, #252]	; (8006afc <HAL_RCC_ClockConfig+0x1bc>)
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d109      	bne.n	8006a1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a0a:	2301      	movs	r3, #1
 8006a0c:	e06f      	b.n	8006aee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006a0e:	4b3b      	ldr	r3, [pc, #236]	; (8006afc <HAL_RCC_ClockConfig+0x1bc>)
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	f003 0302 	and.w	r3, r3, #2
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d101      	bne.n	8006a1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a1a:	2301      	movs	r3, #1
 8006a1c:	e067      	b.n	8006aee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006a1e:	4b37      	ldr	r3, [pc, #220]	; (8006afc <HAL_RCC_ClockConfig+0x1bc>)
 8006a20:	689b      	ldr	r3, [r3, #8]
 8006a22:	f023 0203 	bic.w	r2, r3, #3
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	685b      	ldr	r3, [r3, #4]
 8006a2a:	4934      	ldr	r1, [pc, #208]	; (8006afc <HAL_RCC_ClockConfig+0x1bc>)
 8006a2c:	4313      	orrs	r3, r2
 8006a2e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006a30:	f7fb f940 	bl	8001cb4 <HAL_GetTick>
 8006a34:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a36:	e00a      	b.n	8006a4e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006a38:	f7fb f93c 	bl	8001cb4 <HAL_GetTick>
 8006a3c:	4602      	mov	r2, r0
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	1ad3      	subs	r3, r2, r3
 8006a42:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a46:	4293      	cmp	r3, r2
 8006a48:	d901      	bls.n	8006a4e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006a4a:	2303      	movs	r3, #3
 8006a4c:	e04f      	b.n	8006aee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a4e:	4b2b      	ldr	r3, [pc, #172]	; (8006afc <HAL_RCC_ClockConfig+0x1bc>)
 8006a50:	689b      	ldr	r3, [r3, #8]
 8006a52:	f003 020c 	and.w	r2, r3, #12
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	685b      	ldr	r3, [r3, #4]
 8006a5a:	009b      	lsls	r3, r3, #2
 8006a5c:	429a      	cmp	r2, r3
 8006a5e:	d1eb      	bne.n	8006a38 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006a60:	4b25      	ldr	r3, [pc, #148]	; (8006af8 <HAL_RCC_ClockConfig+0x1b8>)
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f003 0307 	and.w	r3, r3, #7
 8006a68:	683a      	ldr	r2, [r7, #0]
 8006a6a:	429a      	cmp	r2, r3
 8006a6c:	d20c      	bcs.n	8006a88 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a6e:	4b22      	ldr	r3, [pc, #136]	; (8006af8 <HAL_RCC_ClockConfig+0x1b8>)
 8006a70:	683a      	ldr	r2, [r7, #0]
 8006a72:	b2d2      	uxtb	r2, r2
 8006a74:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a76:	4b20      	ldr	r3, [pc, #128]	; (8006af8 <HAL_RCC_ClockConfig+0x1b8>)
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f003 0307 	and.w	r3, r3, #7
 8006a7e:	683a      	ldr	r2, [r7, #0]
 8006a80:	429a      	cmp	r2, r3
 8006a82:	d001      	beq.n	8006a88 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006a84:	2301      	movs	r3, #1
 8006a86:	e032      	b.n	8006aee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f003 0304 	and.w	r3, r3, #4
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d008      	beq.n	8006aa6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006a94:	4b19      	ldr	r3, [pc, #100]	; (8006afc <HAL_RCC_ClockConfig+0x1bc>)
 8006a96:	689b      	ldr	r3, [r3, #8]
 8006a98:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	68db      	ldr	r3, [r3, #12]
 8006aa0:	4916      	ldr	r1, [pc, #88]	; (8006afc <HAL_RCC_ClockConfig+0x1bc>)
 8006aa2:	4313      	orrs	r3, r2
 8006aa4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f003 0308 	and.w	r3, r3, #8
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d009      	beq.n	8006ac6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006ab2:	4b12      	ldr	r3, [pc, #72]	; (8006afc <HAL_RCC_ClockConfig+0x1bc>)
 8006ab4:	689b      	ldr	r3, [r3, #8]
 8006ab6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	691b      	ldr	r3, [r3, #16]
 8006abe:	00db      	lsls	r3, r3, #3
 8006ac0:	490e      	ldr	r1, [pc, #56]	; (8006afc <HAL_RCC_ClockConfig+0x1bc>)
 8006ac2:	4313      	orrs	r3, r2
 8006ac4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006ac6:	f000 f821 	bl	8006b0c <HAL_RCC_GetSysClockFreq>
 8006aca:	4602      	mov	r2, r0
 8006acc:	4b0b      	ldr	r3, [pc, #44]	; (8006afc <HAL_RCC_ClockConfig+0x1bc>)
 8006ace:	689b      	ldr	r3, [r3, #8]
 8006ad0:	091b      	lsrs	r3, r3, #4
 8006ad2:	f003 030f 	and.w	r3, r3, #15
 8006ad6:	490a      	ldr	r1, [pc, #40]	; (8006b00 <HAL_RCC_ClockConfig+0x1c0>)
 8006ad8:	5ccb      	ldrb	r3, [r1, r3]
 8006ada:	fa22 f303 	lsr.w	r3, r2, r3
 8006ade:	4a09      	ldr	r2, [pc, #36]	; (8006b04 <HAL_RCC_ClockConfig+0x1c4>)
 8006ae0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006ae2:	4b09      	ldr	r3, [pc, #36]	; (8006b08 <HAL_RCC_ClockConfig+0x1c8>)
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	4618      	mov	r0, r3
 8006ae8:	f7fb f8a0 	bl	8001c2c <HAL_InitTick>

  return HAL_OK;
 8006aec:	2300      	movs	r3, #0
}
 8006aee:	4618      	mov	r0, r3
 8006af0:	3710      	adds	r7, #16
 8006af2:	46bd      	mov	sp, r7
 8006af4:	bd80      	pop	{r7, pc}
 8006af6:	bf00      	nop
 8006af8:	40023c00 	.word	0x40023c00
 8006afc:	40023800 	.word	0x40023800
 8006b00:	0800f058 	.word	0x0800f058
 8006b04:	20000030 	.word	0x20000030
 8006b08:	20000034 	.word	0x20000034

08006b0c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006b0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006b10:	b094      	sub	sp, #80	; 0x50
 8006b12:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006b14:	2300      	movs	r3, #0
 8006b16:	647b      	str	r3, [r7, #68]	; 0x44
 8006b18:	2300      	movs	r3, #0
 8006b1a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006b1c:	2300      	movs	r3, #0
 8006b1e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8006b20:	2300      	movs	r3, #0
 8006b22:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006b24:	4b79      	ldr	r3, [pc, #484]	; (8006d0c <HAL_RCC_GetSysClockFreq+0x200>)
 8006b26:	689b      	ldr	r3, [r3, #8]
 8006b28:	f003 030c 	and.w	r3, r3, #12
 8006b2c:	2b08      	cmp	r3, #8
 8006b2e:	d00d      	beq.n	8006b4c <HAL_RCC_GetSysClockFreq+0x40>
 8006b30:	2b08      	cmp	r3, #8
 8006b32:	f200 80e1 	bhi.w	8006cf8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d002      	beq.n	8006b40 <HAL_RCC_GetSysClockFreq+0x34>
 8006b3a:	2b04      	cmp	r3, #4
 8006b3c:	d003      	beq.n	8006b46 <HAL_RCC_GetSysClockFreq+0x3a>
 8006b3e:	e0db      	b.n	8006cf8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006b40:	4b73      	ldr	r3, [pc, #460]	; (8006d10 <HAL_RCC_GetSysClockFreq+0x204>)
 8006b42:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8006b44:	e0db      	b.n	8006cfe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006b46:	4b73      	ldr	r3, [pc, #460]	; (8006d14 <HAL_RCC_GetSysClockFreq+0x208>)
 8006b48:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006b4a:	e0d8      	b.n	8006cfe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006b4c:	4b6f      	ldr	r3, [pc, #444]	; (8006d0c <HAL_RCC_GetSysClockFreq+0x200>)
 8006b4e:	685b      	ldr	r3, [r3, #4]
 8006b50:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006b54:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006b56:	4b6d      	ldr	r3, [pc, #436]	; (8006d0c <HAL_RCC_GetSysClockFreq+0x200>)
 8006b58:	685b      	ldr	r3, [r3, #4]
 8006b5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d063      	beq.n	8006c2a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006b62:	4b6a      	ldr	r3, [pc, #424]	; (8006d0c <HAL_RCC_GetSysClockFreq+0x200>)
 8006b64:	685b      	ldr	r3, [r3, #4]
 8006b66:	099b      	lsrs	r3, r3, #6
 8006b68:	2200      	movs	r2, #0
 8006b6a:	63bb      	str	r3, [r7, #56]	; 0x38
 8006b6c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8006b6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b74:	633b      	str	r3, [r7, #48]	; 0x30
 8006b76:	2300      	movs	r3, #0
 8006b78:	637b      	str	r3, [r7, #52]	; 0x34
 8006b7a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8006b7e:	4622      	mov	r2, r4
 8006b80:	462b      	mov	r3, r5
 8006b82:	f04f 0000 	mov.w	r0, #0
 8006b86:	f04f 0100 	mov.w	r1, #0
 8006b8a:	0159      	lsls	r1, r3, #5
 8006b8c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006b90:	0150      	lsls	r0, r2, #5
 8006b92:	4602      	mov	r2, r0
 8006b94:	460b      	mov	r3, r1
 8006b96:	4621      	mov	r1, r4
 8006b98:	1a51      	subs	r1, r2, r1
 8006b9a:	6139      	str	r1, [r7, #16]
 8006b9c:	4629      	mov	r1, r5
 8006b9e:	eb63 0301 	sbc.w	r3, r3, r1
 8006ba2:	617b      	str	r3, [r7, #20]
 8006ba4:	f04f 0200 	mov.w	r2, #0
 8006ba8:	f04f 0300 	mov.w	r3, #0
 8006bac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006bb0:	4659      	mov	r1, fp
 8006bb2:	018b      	lsls	r3, r1, #6
 8006bb4:	4651      	mov	r1, sl
 8006bb6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006bba:	4651      	mov	r1, sl
 8006bbc:	018a      	lsls	r2, r1, #6
 8006bbe:	4651      	mov	r1, sl
 8006bc0:	ebb2 0801 	subs.w	r8, r2, r1
 8006bc4:	4659      	mov	r1, fp
 8006bc6:	eb63 0901 	sbc.w	r9, r3, r1
 8006bca:	f04f 0200 	mov.w	r2, #0
 8006bce:	f04f 0300 	mov.w	r3, #0
 8006bd2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006bd6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006bda:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006bde:	4690      	mov	r8, r2
 8006be0:	4699      	mov	r9, r3
 8006be2:	4623      	mov	r3, r4
 8006be4:	eb18 0303 	adds.w	r3, r8, r3
 8006be8:	60bb      	str	r3, [r7, #8]
 8006bea:	462b      	mov	r3, r5
 8006bec:	eb49 0303 	adc.w	r3, r9, r3
 8006bf0:	60fb      	str	r3, [r7, #12]
 8006bf2:	f04f 0200 	mov.w	r2, #0
 8006bf6:	f04f 0300 	mov.w	r3, #0
 8006bfa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006bfe:	4629      	mov	r1, r5
 8006c00:	024b      	lsls	r3, r1, #9
 8006c02:	4621      	mov	r1, r4
 8006c04:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006c08:	4621      	mov	r1, r4
 8006c0a:	024a      	lsls	r2, r1, #9
 8006c0c:	4610      	mov	r0, r2
 8006c0e:	4619      	mov	r1, r3
 8006c10:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006c12:	2200      	movs	r2, #0
 8006c14:	62bb      	str	r3, [r7, #40]	; 0x28
 8006c16:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006c18:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006c1c:	f7f9 fb28 	bl	8000270 <__aeabi_uldivmod>
 8006c20:	4602      	mov	r2, r0
 8006c22:	460b      	mov	r3, r1
 8006c24:	4613      	mov	r3, r2
 8006c26:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006c28:	e058      	b.n	8006cdc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006c2a:	4b38      	ldr	r3, [pc, #224]	; (8006d0c <HAL_RCC_GetSysClockFreq+0x200>)
 8006c2c:	685b      	ldr	r3, [r3, #4]
 8006c2e:	099b      	lsrs	r3, r3, #6
 8006c30:	2200      	movs	r2, #0
 8006c32:	4618      	mov	r0, r3
 8006c34:	4611      	mov	r1, r2
 8006c36:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006c3a:	623b      	str	r3, [r7, #32]
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	627b      	str	r3, [r7, #36]	; 0x24
 8006c40:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006c44:	4642      	mov	r2, r8
 8006c46:	464b      	mov	r3, r9
 8006c48:	f04f 0000 	mov.w	r0, #0
 8006c4c:	f04f 0100 	mov.w	r1, #0
 8006c50:	0159      	lsls	r1, r3, #5
 8006c52:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006c56:	0150      	lsls	r0, r2, #5
 8006c58:	4602      	mov	r2, r0
 8006c5a:	460b      	mov	r3, r1
 8006c5c:	4641      	mov	r1, r8
 8006c5e:	ebb2 0a01 	subs.w	sl, r2, r1
 8006c62:	4649      	mov	r1, r9
 8006c64:	eb63 0b01 	sbc.w	fp, r3, r1
 8006c68:	f04f 0200 	mov.w	r2, #0
 8006c6c:	f04f 0300 	mov.w	r3, #0
 8006c70:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006c74:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006c78:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006c7c:	ebb2 040a 	subs.w	r4, r2, sl
 8006c80:	eb63 050b 	sbc.w	r5, r3, fp
 8006c84:	f04f 0200 	mov.w	r2, #0
 8006c88:	f04f 0300 	mov.w	r3, #0
 8006c8c:	00eb      	lsls	r3, r5, #3
 8006c8e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006c92:	00e2      	lsls	r2, r4, #3
 8006c94:	4614      	mov	r4, r2
 8006c96:	461d      	mov	r5, r3
 8006c98:	4643      	mov	r3, r8
 8006c9a:	18e3      	adds	r3, r4, r3
 8006c9c:	603b      	str	r3, [r7, #0]
 8006c9e:	464b      	mov	r3, r9
 8006ca0:	eb45 0303 	adc.w	r3, r5, r3
 8006ca4:	607b      	str	r3, [r7, #4]
 8006ca6:	f04f 0200 	mov.w	r2, #0
 8006caa:	f04f 0300 	mov.w	r3, #0
 8006cae:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006cb2:	4629      	mov	r1, r5
 8006cb4:	028b      	lsls	r3, r1, #10
 8006cb6:	4621      	mov	r1, r4
 8006cb8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006cbc:	4621      	mov	r1, r4
 8006cbe:	028a      	lsls	r2, r1, #10
 8006cc0:	4610      	mov	r0, r2
 8006cc2:	4619      	mov	r1, r3
 8006cc4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	61bb      	str	r3, [r7, #24]
 8006cca:	61fa      	str	r2, [r7, #28]
 8006ccc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006cd0:	f7f9 face 	bl	8000270 <__aeabi_uldivmod>
 8006cd4:	4602      	mov	r2, r0
 8006cd6:	460b      	mov	r3, r1
 8006cd8:	4613      	mov	r3, r2
 8006cda:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006cdc:	4b0b      	ldr	r3, [pc, #44]	; (8006d0c <HAL_RCC_GetSysClockFreq+0x200>)
 8006cde:	685b      	ldr	r3, [r3, #4]
 8006ce0:	0c1b      	lsrs	r3, r3, #16
 8006ce2:	f003 0303 	and.w	r3, r3, #3
 8006ce6:	3301      	adds	r3, #1
 8006ce8:	005b      	lsls	r3, r3, #1
 8006cea:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8006cec:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006cee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006cf0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cf4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006cf6:	e002      	b.n	8006cfe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006cf8:	4b05      	ldr	r3, [pc, #20]	; (8006d10 <HAL_RCC_GetSysClockFreq+0x204>)
 8006cfa:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006cfc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006cfe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8006d00:	4618      	mov	r0, r3
 8006d02:	3750      	adds	r7, #80	; 0x50
 8006d04:	46bd      	mov	sp, r7
 8006d06:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006d0a:	bf00      	nop
 8006d0c:	40023800 	.word	0x40023800
 8006d10:	00f42400 	.word	0x00f42400
 8006d14:	007a1200 	.word	0x007a1200

08006d18 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006d18:	b480      	push	{r7}
 8006d1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006d1c:	4b03      	ldr	r3, [pc, #12]	; (8006d2c <HAL_RCC_GetHCLKFreq+0x14>)
 8006d1e:	681b      	ldr	r3, [r3, #0]
}
 8006d20:	4618      	mov	r0, r3
 8006d22:	46bd      	mov	sp, r7
 8006d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d28:	4770      	bx	lr
 8006d2a:	bf00      	nop
 8006d2c:	20000030 	.word	0x20000030

08006d30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006d30:	b580      	push	{r7, lr}
 8006d32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006d34:	f7ff fff0 	bl	8006d18 <HAL_RCC_GetHCLKFreq>
 8006d38:	4602      	mov	r2, r0
 8006d3a:	4b05      	ldr	r3, [pc, #20]	; (8006d50 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006d3c:	689b      	ldr	r3, [r3, #8]
 8006d3e:	0a9b      	lsrs	r3, r3, #10
 8006d40:	f003 0307 	and.w	r3, r3, #7
 8006d44:	4903      	ldr	r1, [pc, #12]	; (8006d54 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006d46:	5ccb      	ldrb	r3, [r1, r3]
 8006d48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006d4c:	4618      	mov	r0, r3
 8006d4e:	bd80      	pop	{r7, pc}
 8006d50:	40023800 	.word	0x40023800
 8006d54:	0800f068 	.word	0x0800f068

08006d58 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006d58:	b580      	push	{r7, lr}
 8006d5a:	b086      	sub	sp, #24
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006d60:	2300      	movs	r3, #0
 8006d62:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006d64:	2300      	movs	r3, #0
 8006d66:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	f003 0301 	and.w	r3, r3, #1
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d105      	bne.n	8006d80 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d035      	beq.n	8006dec <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006d80:	4b62      	ldr	r3, [pc, #392]	; (8006f0c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006d82:	2200      	movs	r2, #0
 8006d84:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006d86:	f7fa ff95 	bl	8001cb4 <HAL_GetTick>
 8006d8a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006d8c:	e008      	b.n	8006da0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006d8e:	f7fa ff91 	bl	8001cb4 <HAL_GetTick>
 8006d92:	4602      	mov	r2, r0
 8006d94:	697b      	ldr	r3, [r7, #20]
 8006d96:	1ad3      	subs	r3, r2, r3
 8006d98:	2b02      	cmp	r3, #2
 8006d9a:	d901      	bls.n	8006da0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006d9c:	2303      	movs	r3, #3
 8006d9e:	e0b0      	b.n	8006f02 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006da0:	4b5b      	ldr	r3, [pc, #364]	; (8006f10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d1f0      	bne.n	8006d8e <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	685b      	ldr	r3, [r3, #4]
 8006db0:	019a      	lsls	r2, r3, #6
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	689b      	ldr	r3, [r3, #8]
 8006db6:	071b      	lsls	r3, r3, #28
 8006db8:	4955      	ldr	r1, [pc, #340]	; (8006f10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006dba:	4313      	orrs	r3, r2
 8006dbc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006dc0:	4b52      	ldr	r3, [pc, #328]	; (8006f0c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006dc2:	2201      	movs	r2, #1
 8006dc4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006dc6:	f7fa ff75 	bl	8001cb4 <HAL_GetTick>
 8006dca:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006dcc:	e008      	b.n	8006de0 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006dce:	f7fa ff71 	bl	8001cb4 <HAL_GetTick>
 8006dd2:	4602      	mov	r2, r0
 8006dd4:	697b      	ldr	r3, [r7, #20]
 8006dd6:	1ad3      	subs	r3, r2, r3
 8006dd8:	2b02      	cmp	r3, #2
 8006dda:	d901      	bls.n	8006de0 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006ddc:	2303      	movs	r3, #3
 8006dde:	e090      	b.n	8006f02 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006de0:	4b4b      	ldr	r3, [pc, #300]	; (8006f10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d0f0      	beq.n	8006dce <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	f003 0302 	and.w	r3, r3, #2
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	f000 8083 	beq.w	8006f00 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006dfa:	2300      	movs	r3, #0
 8006dfc:	60fb      	str	r3, [r7, #12]
 8006dfe:	4b44      	ldr	r3, [pc, #272]	; (8006f10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e02:	4a43      	ldr	r2, [pc, #268]	; (8006f10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006e04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006e08:	6413      	str	r3, [r2, #64]	; 0x40
 8006e0a:	4b41      	ldr	r3, [pc, #260]	; (8006f10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006e12:	60fb      	str	r3, [r7, #12]
 8006e14:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006e16:	4b3f      	ldr	r3, [pc, #252]	; (8006f14 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	4a3e      	ldr	r2, [pc, #248]	; (8006f14 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006e1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006e20:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006e22:	f7fa ff47 	bl	8001cb4 <HAL_GetTick>
 8006e26:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006e28:	e008      	b.n	8006e3c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006e2a:	f7fa ff43 	bl	8001cb4 <HAL_GetTick>
 8006e2e:	4602      	mov	r2, r0
 8006e30:	697b      	ldr	r3, [r7, #20]
 8006e32:	1ad3      	subs	r3, r2, r3
 8006e34:	2b02      	cmp	r3, #2
 8006e36:	d901      	bls.n	8006e3c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8006e38:	2303      	movs	r3, #3
 8006e3a:	e062      	b.n	8006f02 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006e3c:	4b35      	ldr	r3, [pc, #212]	; (8006f14 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d0f0      	beq.n	8006e2a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006e48:	4b31      	ldr	r3, [pc, #196]	; (8006f10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006e4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e4c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006e50:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006e52:	693b      	ldr	r3, [r7, #16]
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d02f      	beq.n	8006eb8 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	68db      	ldr	r3, [r3, #12]
 8006e5c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006e60:	693a      	ldr	r2, [r7, #16]
 8006e62:	429a      	cmp	r2, r3
 8006e64:	d028      	beq.n	8006eb8 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006e66:	4b2a      	ldr	r3, [pc, #168]	; (8006f10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006e68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e6a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006e6e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006e70:	4b29      	ldr	r3, [pc, #164]	; (8006f18 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006e72:	2201      	movs	r2, #1
 8006e74:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006e76:	4b28      	ldr	r3, [pc, #160]	; (8006f18 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006e78:	2200      	movs	r2, #0
 8006e7a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006e7c:	4a24      	ldr	r2, [pc, #144]	; (8006f10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006e7e:	693b      	ldr	r3, [r7, #16]
 8006e80:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006e82:	4b23      	ldr	r3, [pc, #140]	; (8006f10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006e84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e86:	f003 0301 	and.w	r3, r3, #1
 8006e8a:	2b01      	cmp	r3, #1
 8006e8c:	d114      	bne.n	8006eb8 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006e8e:	f7fa ff11 	bl	8001cb4 <HAL_GetTick>
 8006e92:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006e94:	e00a      	b.n	8006eac <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006e96:	f7fa ff0d 	bl	8001cb4 <HAL_GetTick>
 8006e9a:	4602      	mov	r2, r0
 8006e9c:	697b      	ldr	r3, [r7, #20]
 8006e9e:	1ad3      	subs	r3, r2, r3
 8006ea0:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ea4:	4293      	cmp	r3, r2
 8006ea6:	d901      	bls.n	8006eac <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8006ea8:	2303      	movs	r3, #3
 8006eaa:	e02a      	b.n	8006f02 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006eac:	4b18      	ldr	r3, [pc, #96]	; (8006f10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006eae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006eb0:	f003 0302 	and.w	r3, r3, #2
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d0ee      	beq.n	8006e96 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	68db      	ldr	r3, [r3, #12]
 8006ebc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ec0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006ec4:	d10d      	bne.n	8006ee2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8006ec6:	4b12      	ldr	r3, [pc, #72]	; (8006f10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006ec8:	689b      	ldr	r3, [r3, #8]
 8006eca:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	68db      	ldr	r3, [r3, #12]
 8006ed2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006ed6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006eda:	490d      	ldr	r1, [pc, #52]	; (8006f10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006edc:	4313      	orrs	r3, r2
 8006ede:	608b      	str	r3, [r1, #8]
 8006ee0:	e005      	b.n	8006eee <HAL_RCCEx_PeriphCLKConfig+0x196>
 8006ee2:	4b0b      	ldr	r3, [pc, #44]	; (8006f10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006ee4:	689b      	ldr	r3, [r3, #8]
 8006ee6:	4a0a      	ldr	r2, [pc, #40]	; (8006f10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006ee8:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006eec:	6093      	str	r3, [r2, #8]
 8006eee:	4b08      	ldr	r3, [pc, #32]	; (8006f10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006ef0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	68db      	ldr	r3, [r3, #12]
 8006ef6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006efa:	4905      	ldr	r1, [pc, #20]	; (8006f10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006efc:	4313      	orrs	r3, r2
 8006efe:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8006f00:	2300      	movs	r3, #0
}
 8006f02:	4618      	mov	r0, r3
 8006f04:	3718      	adds	r7, #24
 8006f06:	46bd      	mov	sp, r7
 8006f08:	bd80      	pop	{r7, pc}
 8006f0a:	bf00      	nop
 8006f0c:	42470068 	.word	0x42470068
 8006f10:	40023800 	.word	0x40023800
 8006f14:	40007000 	.word	0x40007000
 8006f18:	42470e40 	.word	0x42470e40

08006f1c <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  * will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006f1c:	b480      	push	{r7}
 8006f1e:	b085      	sub	sp, #20
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_RTC;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2203      	movs	r2, #3
 8006f28:	601a      	str	r2, [r3, #0]

  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 8006f2a:	4b11      	ldr	r3, [pc, #68]	; (8006f70 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8006f2c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006f30:	099b      	lsrs	r3, r3, #6
 8006f32:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006f3a:	4b0d      	ldr	r3, [pc, #52]	; (8006f70 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8006f3c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006f40:	0f1b      	lsrs	r3, r3, #28
 8006f42:	f003 0207 	and.w	r2, r3, #7
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	609a      	str	r2, [r3, #8]
#if defined(STM32F411xE)
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM);
#endif /* STM32F411xE */
  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 8006f4a:	4b09      	ldr	r3, [pc, #36]	; (8006f70 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8006f4c:	689b      	ldr	r3, [r3, #8]
 8006f4e:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 8006f52:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 8006f54:	4b06      	ldr	r3, [pc, #24]	; (8006f70 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8006f56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f58:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	431a      	orrs	r2, r3
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	60da      	str	r2, [r3, #12]
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
}
 8006f64:	bf00      	nop
 8006f66:	3714      	adds	r7, #20
 8006f68:	46bd      	mov	sp, r7
 8006f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f6e:	4770      	bx	lr
 8006f70:	40023800 	.word	0x40023800

08006f74 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006f74:	b480      	push	{r7}
 8006f76:	b087      	sub	sp, #28
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8006f80:	2300      	movs	r3, #0
 8006f82:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8006f84:	2300      	movs	r3, #0
 8006f86:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8006f88:	2300      	movs	r3, #0
 8006f8a:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2b01      	cmp	r3, #1
 8006f90:	d13e      	bne.n	8007010 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8006f92:	4b23      	ldr	r3, [pc, #140]	; (8007020 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006f94:	689b      	ldr	r3, [r3, #8]
 8006f96:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006f9a:	60fb      	str	r3, [r7, #12]
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d005      	beq.n	8006fae <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	2b01      	cmp	r3, #1
 8006fa6:	d12f      	bne.n	8007008 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8006fa8:	4b1e      	ldr	r3, [pc, #120]	; (8007024 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006faa:	617b      	str	r3, [r7, #20]
          break;
 8006fac:	e02f      	b.n	800700e <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8006fae:	4b1c      	ldr	r3, [pc, #112]	; (8007020 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006fb0:	685b      	ldr	r3, [r3, #4]
 8006fb2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006fb6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006fba:	d108      	bne.n	8006fce <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006fbc:	4b18      	ldr	r3, [pc, #96]	; (8007020 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006fbe:	685b      	ldr	r3, [r3, #4]
 8006fc0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006fc4:	4a18      	ldr	r2, [pc, #96]	; (8007028 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8006fc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fca:	613b      	str	r3, [r7, #16]
 8006fcc:	e007      	b.n	8006fde <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006fce:	4b14      	ldr	r3, [pc, #80]	; (8007020 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006fd0:	685b      	ldr	r3, [r3, #4]
 8006fd2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006fd6:	4a15      	ldr	r2, [pc, #84]	; (800702c <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8006fd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fdc:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8006fde:	4b10      	ldr	r3, [pc, #64]	; (8007020 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006fe0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006fe4:	099b      	lsrs	r3, r3, #6
 8006fe6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006fea:	693b      	ldr	r3, [r7, #16]
 8006fec:	fb02 f303 	mul.w	r3, r2, r3
 8006ff0:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8006ff2:	4b0b      	ldr	r3, [pc, #44]	; (8007020 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006ff4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006ff8:	0f1b      	lsrs	r3, r3, #28
 8006ffa:	f003 0307 	and.w	r3, r3, #7
 8006ffe:	68ba      	ldr	r2, [r7, #8]
 8007000:	fbb2 f3f3 	udiv	r3, r2, r3
 8007004:	617b      	str	r3, [r7, #20]
          break;
 8007006:	e002      	b.n	800700e <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8007008:	2300      	movs	r3, #0
 800700a:	617b      	str	r3, [r7, #20]
          break;
 800700c:	bf00      	nop
        }
      }
      break;
 800700e:	bf00      	nop
    }
  }
  return frequency;
 8007010:	697b      	ldr	r3, [r7, #20]
}
 8007012:	4618      	mov	r0, r3
 8007014:	371c      	adds	r7, #28
 8007016:	46bd      	mov	sp, r7
 8007018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701c:	4770      	bx	lr
 800701e:	bf00      	nop
 8007020:	40023800 	.word	0x40023800
 8007024:	00bb8000 	.word	0x00bb8000
 8007028:	007a1200 	.word	0x007a1200
 800702c:	00f42400 	.word	0x00f42400

08007030 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007030:	b580      	push	{r7, lr}
 8007032:	b082      	sub	sp, #8
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2b00      	cmp	r3, #0
 800703c:	d101      	bne.n	8007042 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800703e:	2301      	movs	r3, #1
 8007040:	e041      	b.n	80070c6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007048:	b2db      	uxtb	r3, r3
 800704a:	2b00      	cmp	r3, #0
 800704c:	d106      	bne.n	800705c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	2200      	movs	r2, #0
 8007052:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007056:	6878      	ldr	r0, [r7, #4]
 8007058:	f7fa face 	bl	80015f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	2202      	movs	r2, #2
 8007060:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681a      	ldr	r2, [r3, #0]
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	3304      	adds	r3, #4
 800706c:	4619      	mov	r1, r3
 800706e:	4610      	mov	r0, r2
 8007070:	f000 f95e 	bl	8007330 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2201      	movs	r2, #1
 8007078:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2201      	movs	r2, #1
 8007080:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	2201      	movs	r2, #1
 8007088:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	2201      	movs	r2, #1
 8007090:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	2201      	movs	r2, #1
 8007098:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	2201      	movs	r2, #1
 80070a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	2201      	movs	r2, #1
 80070a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	2201      	movs	r2, #1
 80070b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2201      	movs	r2, #1
 80070b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	2201      	movs	r2, #1
 80070c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80070c4:	2300      	movs	r3, #0
}
 80070c6:	4618      	mov	r0, r3
 80070c8:	3708      	adds	r7, #8
 80070ca:	46bd      	mov	sp, r7
 80070cc:	bd80      	pop	{r7, pc}
	...

080070d0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80070d0:	b480      	push	{r7}
 80070d2:	b085      	sub	sp, #20
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80070de:	b2db      	uxtb	r3, r3
 80070e0:	2b01      	cmp	r3, #1
 80070e2:	d001      	beq.n	80070e8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80070e4:	2301      	movs	r3, #1
 80070e6:	e046      	b.n	8007176 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	2202      	movs	r2, #2
 80070ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	4a23      	ldr	r2, [pc, #140]	; (8007184 <HAL_TIM_Base_Start+0xb4>)
 80070f6:	4293      	cmp	r3, r2
 80070f8:	d022      	beq.n	8007140 <HAL_TIM_Base_Start+0x70>
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007102:	d01d      	beq.n	8007140 <HAL_TIM_Base_Start+0x70>
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	4a1f      	ldr	r2, [pc, #124]	; (8007188 <HAL_TIM_Base_Start+0xb8>)
 800710a:	4293      	cmp	r3, r2
 800710c:	d018      	beq.n	8007140 <HAL_TIM_Base_Start+0x70>
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	4a1e      	ldr	r2, [pc, #120]	; (800718c <HAL_TIM_Base_Start+0xbc>)
 8007114:	4293      	cmp	r3, r2
 8007116:	d013      	beq.n	8007140 <HAL_TIM_Base_Start+0x70>
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	4a1c      	ldr	r2, [pc, #112]	; (8007190 <HAL_TIM_Base_Start+0xc0>)
 800711e:	4293      	cmp	r3, r2
 8007120:	d00e      	beq.n	8007140 <HAL_TIM_Base_Start+0x70>
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	4a1b      	ldr	r2, [pc, #108]	; (8007194 <HAL_TIM_Base_Start+0xc4>)
 8007128:	4293      	cmp	r3, r2
 800712a:	d009      	beq.n	8007140 <HAL_TIM_Base_Start+0x70>
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	4a19      	ldr	r2, [pc, #100]	; (8007198 <HAL_TIM_Base_Start+0xc8>)
 8007132:	4293      	cmp	r3, r2
 8007134:	d004      	beq.n	8007140 <HAL_TIM_Base_Start+0x70>
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	4a18      	ldr	r2, [pc, #96]	; (800719c <HAL_TIM_Base_Start+0xcc>)
 800713c:	4293      	cmp	r3, r2
 800713e:	d111      	bne.n	8007164 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	689b      	ldr	r3, [r3, #8]
 8007146:	f003 0307 	and.w	r3, r3, #7
 800714a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	2b06      	cmp	r3, #6
 8007150:	d010      	beq.n	8007174 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	681a      	ldr	r2, [r3, #0]
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	f042 0201 	orr.w	r2, r2, #1
 8007160:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007162:	e007      	b.n	8007174 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	681a      	ldr	r2, [r3, #0]
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	f042 0201 	orr.w	r2, r2, #1
 8007172:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007174:	2300      	movs	r3, #0
}
 8007176:	4618      	mov	r0, r3
 8007178:	3714      	adds	r7, #20
 800717a:	46bd      	mov	sp, r7
 800717c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007180:	4770      	bx	lr
 8007182:	bf00      	nop
 8007184:	40010000 	.word	0x40010000
 8007188:	40000400 	.word	0x40000400
 800718c:	40000800 	.word	0x40000800
 8007190:	40000c00 	.word	0x40000c00
 8007194:	40010400 	.word	0x40010400
 8007198:	40014000 	.word	0x40014000
 800719c:	40001800 	.word	0x40001800

080071a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80071a0:	b580      	push	{r7, lr}
 80071a2:	b084      	sub	sp, #16
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
 80071a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80071aa:	2300      	movs	r3, #0
 80071ac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80071b4:	2b01      	cmp	r3, #1
 80071b6:	d101      	bne.n	80071bc <HAL_TIM_ConfigClockSource+0x1c>
 80071b8:	2302      	movs	r3, #2
 80071ba:	e0b4      	b.n	8007326 <HAL_TIM_ConfigClockSource+0x186>
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	2201      	movs	r2, #1
 80071c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	2202      	movs	r2, #2
 80071c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	689b      	ldr	r3, [r3, #8]
 80071d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80071d4:	68bb      	ldr	r3, [r7, #8]
 80071d6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80071da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80071dc:	68bb      	ldr	r3, [r7, #8]
 80071de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80071e2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	68ba      	ldr	r2, [r7, #8]
 80071ea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80071ec:	683b      	ldr	r3, [r7, #0]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80071f4:	d03e      	beq.n	8007274 <HAL_TIM_ConfigClockSource+0xd4>
 80071f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80071fa:	f200 8087 	bhi.w	800730c <HAL_TIM_ConfigClockSource+0x16c>
 80071fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007202:	f000 8086 	beq.w	8007312 <HAL_TIM_ConfigClockSource+0x172>
 8007206:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800720a:	d87f      	bhi.n	800730c <HAL_TIM_ConfigClockSource+0x16c>
 800720c:	2b70      	cmp	r3, #112	; 0x70
 800720e:	d01a      	beq.n	8007246 <HAL_TIM_ConfigClockSource+0xa6>
 8007210:	2b70      	cmp	r3, #112	; 0x70
 8007212:	d87b      	bhi.n	800730c <HAL_TIM_ConfigClockSource+0x16c>
 8007214:	2b60      	cmp	r3, #96	; 0x60
 8007216:	d050      	beq.n	80072ba <HAL_TIM_ConfigClockSource+0x11a>
 8007218:	2b60      	cmp	r3, #96	; 0x60
 800721a:	d877      	bhi.n	800730c <HAL_TIM_ConfigClockSource+0x16c>
 800721c:	2b50      	cmp	r3, #80	; 0x50
 800721e:	d03c      	beq.n	800729a <HAL_TIM_ConfigClockSource+0xfa>
 8007220:	2b50      	cmp	r3, #80	; 0x50
 8007222:	d873      	bhi.n	800730c <HAL_TIM_ConfigClockSource+0x16c>
 8007224:	2b40      	cmp	r3, #64	; 0x40
 8007226:	d058      	beq.n	80072da <HAL_TIM_ConfigClockSource+0x13a>
 8007228:	2b40      	cmp	r3, #64	; 0x40
 800722a:	d86f      	bhi.n	800730c <HAL_TIM_ConfigClockSource+0x16c>
 800722c:	2b30      	cmp	r3, #48	; 0x30
 800722e:	d064      	beq.n	80072fa <HAL_TIM_ConfigClockSource+0x15a>
 8007230:	2b30      	cmp	r3, #48	; 0x30
 8007232:	d86b      	bhi.n	800730c <HAL_TIM_ConfigClockSource+0x16c>
 8007234:	2b20      	cmp	r3, #32
 8007236:	d060      	beq.n	80072fa <HAL_TIM_ConfigClockSource+0x15a>
 8007238:	2b20      	cmp	r3, #32
 800723a:	d867      	bhi.n	800730c <HAL_TIM_ConfigClockSource+0x16c>
 800723c:	2b00      	cmp	r3, #0
 800723e:	d05c      	beq.n	80072fa <HAL_TIM_ConfigClockSource+0x15a>
 8007240:	2b10      	cmp	r3, #16
 8007242:	d05a      	beq.n	80072fa <HAL_TIM_ConfigClockSource+0x15a>
 8007244:	e062      	b.n	800730c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	6818      	ldr	r0, [r3, #0]
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	6899      	ldr	r1, [r3, #8]
 800724e:	683b      	ldr	r3, [r7, #0]
 8007250:	685a      	ldr	r2, [r3, #4]
 8007252:	683b      	ldr	r3, [r7, #0]
 8007254:	68db      	ldr	r3, [r3, #12]
 8007256:	f000 f985 	bl	8007564 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	689b      	ldr	r3, [r3, #8]
 8007260:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007262:	68bb      	ldr	r3, [r7, #8]
 8007264:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007268:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	68ba      	ldr	r2, [r7, #8]
 8007270:	609a      	str	r2, [r3, #8]
      break;
 8007272:	e04f      	b.n	8007314 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	6818      	ldr	r0, [r3, #0]
 8007278:	683b      	ldr	r3, [r7, #0]
 800727a:	6899      	ldr	r1, [r3, #8]
 800727c:	683b      	ldr	r3, [r7, #0]
 800727e:	685a      	ldr	r2, [r3, #4]
 8007280:	683b      	ldr	r3, [r7, #0]
 8007282:	68db      	ldr	r3, [r3, #12]
 8007284:	f000 f96e 	bl	8007564 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	689a      	ldr	r2, [r3, #8]
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007296:	609a      	str	r2, [r3, #8]
      break;
 8007298:	e03c      	b.n	8007314 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	6818      	ldr	r0, [r3, #0]
 800729e:	683b      	ldr	r3, [r7, #0]
 80072a0:	6859      	ldr	r1, [r3, #4]
 80072a2:	683b      	ldr	r3, [r7, #0]
 80072a4:	68db      	ldr	r3, [r3, #12]
 80072a6:	461a      	mov	r2, r3
 80072a8:	f000 f8e2 	bl	8007470 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	2150      	movs	r1, #80	; 0x50
 80072b2:	4618      	mov	r0, r3
 80072b4:	f000 f93b 	bl	800752e <TIM_ITRx_SetConfig>
      break;
 80072b8:	e02c      	b.n	8007314 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6818      	ldr	r0, [r3, #0]
 80072be:	683b      	ldr	r3, [r7, #0]
 80072c0:	6859      	ldr	r1, [r3, #4]
 80072c2:	683b      	ldr	r3, [r7, #0]
 80072c4:	68db      	ldr	r3, [r3, #12]
 80072c6:	461a      	mov	r2, r3
 80072c8:	f000 f901 	bl	80074ce <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	2160      	movs	r1, #96	; 0x60
 80072d2:	4618      	mov	r0, r3
 80072d4:	f000 f92b 	bl	800752e <TIM_ITRx_SetConfig>
      break;
 80072d8:	e01c      	b.n	8007314 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	6818      	ldr	r0, [r3, #0]
 80072de:	683b      	ldr	r3, [r7, #0]
 80072e0:	6859      	ldr	r1, [r3, #4]
 80072e2:	683b      	ldr	r3, [r7, #0]
 80072e4:	68db      	ldr	r3, [r3, #12]
 80072e6:	461a      	mov	r2, r3
 80072e8:	f000 f8c2 	bl	8007470 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	2140      	movs	r1, #64	; 0x40
 80072f2:	4618      	mov	r0, r3
 80072f4:	f000 f91b 	bl	800752e <TIM_ITRx_SetConfig>
      break;
 80072f8:	e00c      	b.n	8007314 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681a      	ldr	r2, [r3, #0]
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	4619      	mov	r1, r3
 8007304:	4610      	mov	r0, r2
 8007306:	f000 f912 	bl	800752e <TIM_ITRx_SetConfig>
      break;
 800730a:	e003      	b.n	8007314 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800730c:	2301      	movs	r3, #1
 800730e:	73fb      	strb	r3, [r7, #15]
      break;
 8007310:	e000      	b.n	8007314 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007312:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	2201      	movs	r2, #1
 8007318:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2200      	movs	r2, #0
 8007320:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007324:	7bfb      	ldrb	r3, [r7, #15]
}
 8007326:	4618      	mov	r0, r3
 8007328:	3710      	adds	r7, #16
 800732a:	46bd      	mov	sp, r7
 800732c:	bd80      	pop	{r7, pc}
	...

08007330 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007330:	b480      	push	{r7}
 8007332:	b085      	sub	sp, #20
 8007334:	af00      	add	r7, sp, #0
 8007336:	6078      	str	r0, [r7, #4]
 8007338:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	4a40      	ldr	r2, [pc, #256]	; (8007444 <TIM_Base_SetConfig+0x114>)
 8007344:	4293      	cmp	r3, r2
 8007346:	d013      	beq.n	8007370 <TIM_Base_SetConfig+0x40>
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800734e:	d00f      	beq.n	8007370 <TIM_Base_SetConfig+0x40>
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	4a3d      	ldr	r2, [pc, #244]	; (8007448 <TIM_Base_SetConfig+0x118>)
 8007354:	4293      	cmp	r3, r2
 8007356:	d00b      	beq.n	8007370 <TIM_Base_SetConfig+0x40>
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	4a3c      	ldr	r2, [pc, #240]	; (800744c <TIM_Base_SetConfig+0x11c>)
 800735c:	4293      	cmp	r3, r2
 800735e:	d007      	beq.n	8007370 <TIM_Base_SetConfig+0x40>
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	4a3b      	ldr	r2, [pc, #236]	; (8007450 <TIM_Base_SetConfig+0x120>)
 8007364:	4293      	cmp	r3, r2
 8007366:	d003      	beq.n	8007370 <TIM_Base_SetConfig+0x40>
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	4a3a      	ldr	r2, [pc, #232]	; (8007454 <TIM_Base_SetConfig+0x124>)
 800736c:	4293      	cmp	r3, r2
 800736e:	d108      	bne.n	8007382 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007376:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007378:	683b      	ldr	r3, [r7, #0]
 800737a:	685b      	ldr	r3, [r3, #4]
 800737c:	68fa      	ldr	r2, [r7, #12]
 800737e:	4313      	orrs	r3, r2
 8007380:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	4a2f      	ldr	r2, [pc, #188]	; (8007444 <TIM_Base_SetConfig+0x114>)
 8007386:	4293      	cmp	r3, r2
 8007388:	d02b      	beq.n	80073e2 <TIM_Base_SetConfig+0xb2>
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007390:	d027      	beq.n	80073e2 <TIM_Base_SetConfig+0xb2>
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	4a2c      	ldr	r2, [pc, #176]	; (8007448 <TIM_Base_SetConfig+0x118>)
 8007396:	4293      	cmp	r3, r2
 8007398:	d023      	beq.n	80073e2 <TIM_Base_SetConfig+0xb2>
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	4a2b      	ldr	r2, [pc, #172]	; (800744c <TIM_Base_SetConfig+0x11c>)
 800739e:	4293      	cmp	r3, r2
 80073a0:	d01f      	beq.n	80073e2 <TIM_Base_SetConfig+0xb2>
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	4a2a      	ldr	r2, [pc, #168]	; (8007450 <TIM_Base_SetConfig+0x120>)
 80073a6:	4293      	cmp	r3, r2
 80073a8:	d01b      	beq.n	80073e2 <TIM_Base_SetConfig+0xb2>
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	4a29      	ldr	r2, [pc, #164]	; (8007454 <TIM_Base_SetConfig+0x124>)
 80073ae:	4293      	cmp	r3, r2
 80073b0:	d017      	beq.n	80073e2 <TIM_Base_SetConfig+0xb2>
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	4a28      	ldr	r2, [pc, #160]	; (8007458 <TIM_Base_SetConfig+0x128>)
 80073b6:	4293      	cmp	r3, r2
 80073b8:	d013      	beq.n	80073e2 <TIM_Base_SetConfig+0xb2>
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	4a27      	ldr	r2, [pc, #156]	; (800745c <TIM_Base_SetConfig+0x12c>)
 80073be:	4293      	cmp	r3, r2
 80073c0:	d00f      	beq.n	80073e2 <TIM_Base_SetConfig+0xb2>
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	4a26      	ldr	r2, [pc, #152]	; (8007460 <TIM_Base_SetConfig+0x130>)
 80073c6:	4293      	cmp	r3, r2
 80073c8:	d00b      	beq.n	80073e2 <TIM_Base_SetConfig+0xb2>
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	4a25      	ldr	r2, [pc, #148]	; (8007464 <TIM_Base_SetConfig+0x134>)
 80073ce:	4293      	cmp	r3, r2
 80073d0:	d007      	beq.n	80073e2 <TIM_Base_SetConfig+0xb2>
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	4a24      	ldr	r2, [pc, #144]	; (8007468 <TIM_Base_SetConfig+0x138>)
 80073d6:	4293      	cmp	r3, r2
 80073d8:	d003      	beq.n	80073e2 <TIM_Base_SetConfig+0xb2>
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	4a23      	ldr	r2, [pc, #140]	; (800746c <TIM_Base_SetConfig+0x13c>)
 80073de:	4293      	cmp	r3, r2
 80073e0:	d108      	bne.n	80073f4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80073e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80073ea:	683b      	ldr	r3, [r7, #0]
 80073ec:	68db      	ldr	r3, [r3, #12]
 80073ee:	68fa      	ldr	r2, [r7, #12]
 80073f0:	4313      	orrs	r3, r2
 80073f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80073fa:	683b      	ldr	r3, [r7, #0]
 80073fc:	695b      	ldr	r3, [r3, #20]
 80073fe:	4313      	orrs	r3, r2
 8007400:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	68fa      	ldr	r2, [r7, #12]
 8007406:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007408:	683b      	ldr	r3, [r7, #0]
 800740a:	689a      	ldr	r2, [r3, #8]
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007410:	683b      	ldr	r3, [r7, #0]
 8007412:	681a      	ldr	r2, [r3, #0]
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	4a0a      	ldr	r2, [pc, #40]	; (8007444 <TIM_Base_SetConfig+0x114>)
 800741c:	4293      	cmp	r3, r2
 800741e:	d003      	beq.n	8007428 <TIM_Base_SetConfig+0xf8>
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	4a0c      	ldr	r2, [pc, #48]	; (8007454 <TIM_Base_SetConfig+0x124>)
 8007424:	4293      	cmp	r3, r2
 8007426:	d103      	bne.n	8007430 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007428:	683b      	ldr	r3, [r7, #0]
 800742a:	691a      	ldr	r2, [r3, #16]
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	2201      	movs	r2, #1
 8007434:	615a      	str	r2, [r3, #20]
}
 8007436:	bf00      	nop
 8007438:	3714      	adds	r7, #20
 800743a:	46bd      	mov	sp, r7
 800743c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007440:	4770      	bx	lr
 8007442:	bf00      	nop
 8007444:	40010000 	.word	0x40010000
 8007448:	40000400 	.word	0x40000400
 800744c:	40000800 	.word	0x40000800
 8007450:	40000c00 	.word	0x40000c00
 8007454:	40010400 	.word	0x40010400
 8007458:	40014000 	.word	0x40014000
 800745c:	40014400 	.word	0x40014400
 8007460:	40014800 	.word	0x40014800
 8007464:	40001800 	.word	0x40001800
 8007468:	40001c00 	.word	0x40001c00
 800746c:	40002000 	.word	0x40002000

08007470 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007470:	b480      	push	{r7}
 8007472:	b087      	sub	sp, #28
 8007474:	af00      	add	r7, sp, #0
 8007476:	60f8      	str	r0, [r7, #12]
 8007478:	60b9      	str	r1, [r7, #8]
 800747a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	6a1b      	ldr	r3, [r3, #32]
 8007480:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	6a1b      	ldr	r3, [r3, #32]
 8007486:	f023 0201 	bic.w	r2, r3, #1
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	699b      	ldr	r3, [r3, #24]
 8007492:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007494:	693b      	ldr	r3, [r7, #16]
 8007496:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800749a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	011b      	lsls	r3, r3, #4
 80074a0:	693a      	ldr	r2, [r7, #16]
 80074a2:	4313      	orrs	r3, r2
 80074a4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80074a6:	697b      	ldr	r3, [r7, #20]
 80074a8:	f023 030a 	bic.w	r3, r3, #10
 80074ac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80074ae:	697a      	ldr	r2, [r7, #20]
 80074b0:	68bb      	ldr	r3, [r7, #8]
 80074b2:	4313      	orrs	r3, r2
 80074b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	693a      	ldr	r2, [r7, #16]
 80074ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	697a      	ldr	r2, [r7, #20]
 80074c0:	621a      	str	r2, [r3, #32]
}
 80074c2:	bf00      	nop
 80074c4:	371c      	adds	r7, #28
 80074c6:	46bd      	mov	sp, r7
 80074c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074cc:	4770      	bx	lr

080074ce <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80074ce:	b480      	push	{r7}
 80074d0:	b087      	sub	sp, #28
 80074d2:	af00      	add	r7, sp, #0
 80074d4:	60f8      	str	r0, [r7, #12]
 80074d6:	60b9      	str	r1, [r7, #8]
 80074d8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	6a1b      	ldr	r3, [r3, #32]
 80074de:	f023 0210 	bic.w	r2, r3, #16
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	699b      	ldr	r3, [r3, #24]
 80074ea:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	6a1b      	ldr	r3, [r3, #32]
 80074f0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80074f2:	697b      	ldr	r3, [r7, #20]
 80074f4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80074f8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	031b      	lsls	r3, r3, #12
 80074fe:	697a      	ldr	r2, [r7, #20]
 8007500:	4313      	orrs	r3, r2
 8007502:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007504:	693b      	ldr	r3, [r7, #16]
 8007506:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800750a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800750c:	68bb      	ldr	r3, [r7, #8]
 800750e:	011b      	lsls	r3, r3, #4
 8007510:	693a      	ldr	r2, [r7, #16]
 8007512:	4313      	orrs	r3, r2
 8007514:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	697a      	ldr	r2, [r7, #20]
 800751a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	693a      	ldr	r2, [r7, #16]
 8007520:	621a      	str	r2, [r3, #32]
}
 8007522:	bf00      	nop
 8007524:	371c      	adds	r7, #28
 8007526:	46bd      	mov	sp, r7
 8007528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752c:	4770      	bx	lr

0800752e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800752e:	b480      	push	{r7}
 8007530:	b085      	sub	sp, #20
 8007532:	af00      	add	r7, sp, #0
 8007534:	6078      	str	r0, [r7, #4]
 8007536:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	689b      	ldr	r3, [r3, #8]
 800753c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007544:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007546:	683a      	ldr	r2, [r7, #0]
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	4313      	orrs	r3, r2
 800754c:	f043 0307 	orr.w	r3, r3, #7
 8007550:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	68fa      	ldr	r2, [r7, #12]
 8007556:	609a      	str	r2, [r3, #8]
}
 8007558:	bf00      	nop
 800755a:	3714      	adds	r7, #20
 800755c:	46bd      	mov	sp, r7
 800755e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007562:	4770      	bx	lr

08007564 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007564:	b480      	push	{r7}
 8007566:	b087      	sub	sp, #28
 8007568:	af00      	add	r7, sp, #0
 800756a:	60f8      	str	r0, [r7, #12]
 800756c:	60b9      	str	r1, [r7, #8]
 800756e:	607a      	str	r2, [r7, #4]
 8007570:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	689b      	ldr	r3, [r3, #8]
 8007576:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007578:	697b      	ldr	r3, [r7, #20]
 800757a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800757e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007580:	683b      	ldr	r3, [r7, #0]
 8007582:	021a      	lsls	r2, r3, #8
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	431a      	orrs	r2, r3
 8007588:	68bb      	ldr	r3, [r7, #8]
 800758a:	4313      	orrs	r3, r2
 800758c:	697a      	ldr	r2, [r7, #20]
 800758e:	4313      	orrs	r3, r2
 8007590:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	697a      	ldr	r2, [r7, #20]
 8007596:	609a      	str	r2, [r3, #8]
}
 8007598:	bf00      	nop
 800759a:	371c      	adds	r7, #28
 800759c:	46bd      	mov	sp, r7
 800759e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a2:	4770      	bx	lr

080075a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80075a4:	b480      	push	{r7}
 80075a6:	b085      	sub	sp, #20
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	6078      	str	r0, [r7, #4]
 80075ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80075b4:	2b01      	cmp	r3, #1
 80075b6:	d101      	bne.n	80075bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80075b8:	2302      	movs	r3, #2
 80075ba:	e05a      	b.n	8007672 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	2201      	movs	r2, #1
 80075c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	2202      	movs	r2, #2
 80075c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	685b      	ldr	r3, [r3, #4]
 80075d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	689b      	ldr	r3, [r3, #8]
 80075da:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075e2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80075e4:	683b      	ldr	r3, [r7, #0]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	68fa      	ldr	r2, [r7, #12]
 80075ea:	4313      	orrs	r3, r2
 80075ec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	68fa      	ldr	r2, [r7, #12]
 80075f4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	4a21      	ldr	r2, [pc, #132]	; (8007680 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80075fc:	4293      	cmp	r3, r2
 80075fe:	d022      	beq.n	8007646 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007608:	d01d      	beq.n	8007646 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	4a1d      	ldr	r2, [pc, #116]	; (8007684 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007610:	4293      	cmp	r3, r2
 8007612:	d018      	beq.n	8007646 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	4a1b      	ldr	r2, [pc, #108]	; (8007688 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800761a:	4293      	cmp	r3, r2
 800761c:	d013      	beq.n	8007646 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	4a1a      	ldr	r2, [pc, #104]	; (800768c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007624:	4293      	cmp	r3, r2
 8007626:	d00e      	beq.n	8007646 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	4a18      	ldr	r2, [pc, #96]	; (8007690 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800762e:	4293      	cmp	r3, r2
 8007630:	d009      	beq.n	8007646 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	4a17      	ldr	r2, [pc, #92]	; (8007694 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007638:	4293      	cmp	r3, r2
 800763a:	d004      	beq.n	8007646 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	4a15      	ldr	r2, [pc, #84]	; (8007698 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007642:	4293      	cmp	r3, r2
 8007644:	d10c      	bne.n	8007660 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007646:	68bb      	ldr	r3, [r7, #8]
 8007648:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800764c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800764e:	683b      	ldr	r3, [r7, #0]
 8007650:	685b      	ldr	r3, [r3, #4]
 8007652:	68ba      	ldr	r2, [r7, #8]
 8007654:	4313      	orrs	r3, r2
 8007656:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	68ba      	ldr	r2, [r7, #8]
 800765e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	2201      	movs	r2, #1
 8007664:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	2200      	movs	r2, #0
 800766c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007670:	2300      	movs	r3, #0
}
 8007672:	4618      	mov	r0, r3
 8007674:	3714      	adds	r7, #20
 8007676:	46bd      	mov	sp, r7
 8007678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800767c:	4770      	bx	lr
 800767e:	bf00      	nop
 8007680:	40010000 	.word	0x40010000
 8007684:	40000400 	.word	0x40000400
 8007688:	40000800 	.word	0x40000800
 800768c:	40000c00 	.word	0x40000c00
 8007690:	40010400 	.word	0x40010400
 8007694:	40014000 	.word	0x40014000
 8007698:	40001800 	.word	0x40001800

0800769c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800769c:	b084      	sub	sp, #16
 800769e:	b580      	push	{r7, lr}
 80076a0:	b084      	sub	sp, #16
 80076a2:	af00      	add	r7, sp, #0
 80076a4:	6078      	str	r0, [r7, #4]
 80076a6:	f107 001c 	add.w	r0, r7, #28
 80076aa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80076ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076b0:	2b01      	cmp	r3, #1
 80076b2:	d122      	bne.n	80076fa <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076b8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	68db      	ldr	r3, [r3, #12]
 80076c4:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80076c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80076cc:	687a      	ldr	r2, [r7, #4]
 80076ce:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	68db      	ldr	r3, [r3, #12]
 80076d4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80076dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80076de:	2b01      	cmp	r3, #1
 80076e0:	d105      	bne.n	80076ee <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	68db      	ldr	r3, [r3, #12]
 80076e6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80076ee:	6878      	ldr	r0, [r7, #4]
 80076f0:	f000 f9c0 	bl	8007a74 <USB_CoreReset>
 80076f4:	4603      	mov	r3, r0
 80076f6:	73fb      	strb	r3, [r7, #15]
 80076f8:	e01a      	b.n	8007730 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	68db      	ldr	r3, [r3, #12]
 80076fe:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007706:	6878      	ldr	r0, [r7, #4]
 8007708:	f000 f9b4 	bl	8007a74 <USB_CoreReset>
 800770c:	4603      	mov	r3, r0
 800770e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007710:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007712:	2b00      	cmp	r3, #0
 8007714:	d106      	bne.n	8007724 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800771a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	639a      	str	r2, [r3, #56]	; 0x38
 8007722:	e005      	b.n	8007730 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007728:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007730:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007732:	2b01      	cmp	r3, #1
 8007734:	d10b      	bne.n	800774e <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	689b      	ldr	r3, [r3, #8]
 800773a:	f043 0206 	orr.w	r2, r3, #6
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	689b      	ldr	r3, [r3, #8]
 8007746:	f043 0220 	orr.w	r2, r3, #32
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800774e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007750:	4618      	mov	r0, r3
 8007752:	3710      	adds	r7, #16
 8007754:	46bd      	mov	sp, r7
 8007756:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800775a:	b004      	add	sp, #16
 800775c:	4770      	bx	lr

0800775e <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800775e:	b480      	push	{r7}
 8007760:	b083      	sub	sp, #12
 8007762:	af00      	add	r7, sp, #0
 8007764:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	689b      	ldr	r3, [r3, #8]
 800776a:	f043 0201 	orr.w	r2, r3, #1
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007772:	2300      	movs	r3, #0
}
 8007774:	4618      	mov	r0, r3
 8007776:	370c      	adds	r7, #12
 8007778:	46bd      	mov	sp, r7
 800777a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777e:	4770      	bx	lr

08007780 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007780:	b480      	push	{r7}
 8007782:	b083      	sub	sp, #12
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	689b      	ldr	r3, [r3, #8]
 800778c:	f023 0201 	bic.w	r2, r3, #1
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007794:	2300      	movs	r3, #0
}
 8007796:	4618      	mov	r0, r3
 8007798:	370c      	adds	r7, #12
 800779a:	46bd      	mov	sp, r7
 800779c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a0:	4770      	bx	lr

080077a2 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80077a2:	b580      	push	{r7, lr}
 80077a4:	b084      	sub	sp, #16
 80077a6:	af00      	add	r7, sp, #0
 80077a8:	6078      	str	r0, [r7, #4]
 80077aa:	460b      	mov	r3, r1
 80077ac:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80077ae:	2300      	movs	r3, #0
 80077b0:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	68db      	ldr	r3, [r3, #12]
 80077b6:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80077be:	78fb      	ldrb	r3, [r7, #3]
 80077c0:	2b01      	cmp	r3, #1
 80077c2:	d115      	bne.n	80077f0 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	68db      	ldr	r3, [r3, #12]
 80077c8:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80077d0:	2001      	movs	r0, #1
 80077d2:	f7fa fa7b 	bl	8001ccc <HAL_Delay>
      ms++;
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	3301      	adds	r3, #1
 80077da:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80077dc:	6878      	ldr	r0, [r7, #4]
 80077de:	f000 f93a 	bl	8007a56 <USB_GetMode>
 80077e2:	4603      	mov	r3, r0
 80077e4:	2b01      	cmp	r3, #1
 80077e6:	d01e      	beq.n	8007826 <USB_SetCurrentMode+0x84>
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	2b31      	cmp	r3, #49	; 0x31
 80077ec:	d9f0      	bls.n	80077d0 <USB_SetCurrentMode+0x2e>
 80077ee:	e01a      	b.n	8007826 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80077f0:	78fb      	ldrb	r3, [r7, #3]
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d115      	bne.n	8007822 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	68db      	ldr	r3, [r3, #12]
 80077fa:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007802:	2001      	movs	r0, #1
 8007804:	f7fa fa62 	bl	8001ccc <HAL_Delay>
      ms++;
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	3301      	adds	r3, #1
 800780c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800780e:	6878      	ldr	r0, [r7, #4]
 8007810:	f000 f921 	bl	8007a56 <USB_GetMode>
 8007814:	4603      	mov	r3, r0
 8007816:	2b00      	cmp	r3, #0
 8007818:	d005      	beq.n	8007826 <USB_SetCurrentMode+0x84>
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	2b31      	cmp	r3, #49	; 0x31
 800781e:	d9f0      	bls.n	8007802 <USB_SetCurrentMode+0x60>
 8007820:	e001      	b.n	8007826 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007822:	2301      	movs	r3, #1
 8007824:	e005      	b.n	8007832 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	2b32      	cmp	r3, #50	; 0x32
 800782a:	d101      	bne.n	8007830 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800782c:	2301      	movs	r3, #1
 800782e:	e000      	b.n	8007832 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007830:	2300      	movs	r3, #0
}
 8007832:	4618      	mov	r0, r3
 8007834:	3710      	adds	r7, #16
 8007836:	46bd      	mov	sp, r7
 8007838:	bd80      	pop	{r7, pc}
	...

0800783c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800783c:	b480      	push	{r7}
 800783e:	b085      	sub	sp, #20
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
 8007844:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007846:	2300      	movs	r3, #0
 8007848:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	3301      	adds	r3, #1
 800784e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	4a13      	ldr	r2, [pc, #76]	; (80078a0 <USB_FlushTxFifo+0x64>)
 8007854:	4293      	cmp	r3, r2
 8007856:	d901      	bls.n	800785c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007858:	2303      	movs	r3, #3
 800785a:	e01b      	b.n	8007894 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	691b      	ldr	r3, [r3, #16]
 8007860:	2b00      	cmp	r3, #0
 8007862:	daf2      	bge.n	800784a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007864:	2300      	movs	r3, #0
 8007866:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007868:	683b      	ldr	r3, [r7, #0]
 800786a:	019b      	lsls	r3, r3, #6
 800786c:	f043 0220 	orr.w	r2, r3, #32
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	3301      	adds	r3, #1
 8007878:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	4a08      	ldr	r2, [pc, #32]	; (80078a0 <USB_FlushTxFifo+0x64>)
 800787e:	4293      	cmp	r3, r2
 8007880:	d901      	bls.n	8007886 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007882:	2303      	movs	r3, #3
 8007884:	e006      	b.n	8007894 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	691b      	ldr	r3, [r3, #16]
 800788a:	f003 0320 	and.w	r3, r3, #32
 800788e:	2b20      	cmp	r3, #32
 8007890:	d0f0      	beq.n	8007874 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007892:	2300      	movs	r3, #0
}
 8007894:	4618      	mov	r0, r3
 8007896:	3714      	adds	r7, #20
 8007898:	46bd      	mov	sp, r7
 800789a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800789e:	4770      	bx	lr
 80078a0:	00030d40 	.word	0x00030d40

080078a4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80078a4:	b480      	push	{r7}
 80078a6:	b085      	sub	sp, #20
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80078ac:	2300      	movs	r3, #0
 80078ae:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	3301      	adds	r3, #1
 80078b4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	4a11      	ldr	r2, [pc, #68]	; (8007900 <USB_FlushRxFifo+0x5c>)
 80078ba:	4293      	cmp	r3, r2
 80078bc:	d901      	bls.n	80078c2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80078be:	2303      	movs	r3, #3
 80078c0:	e018      	b.n	80078f4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	691b      	ldr	r3, [r3, #16]
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	daf2      	bge.n	80078b0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80078ca:	2300      	movs	r3, #0
 80078cc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	2210      	movs	r2, #16
 80078d2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	3301      	adds	r3, #1
 80078d8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	4a08      	ldr	r2, [pc, #32]	; (8007900 <USB_FlushRxFifo+0x5c>)
 80078de:	4293      	cmp	r3, r2
 80078e0:	d901      	bls.n	80078e6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80078e2:	2303      	movs	r3, #3
 80078e4:	e006      	b.n	80078f4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	691b      	ldr	r3, [r3, #16]
 80078ea:	f003 0310 	and.w	r3, r3, #16
 80078ee:	2b10      	cmp	r3, #16
 80078f0:	d0f0      	beq.n	80078d4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80078f2:	2300      	movs	r3, #0
}
 80078f4:	4618      	mov	r0, r3
 80078f6:	3714      	adds	r7, #20
 80078f8:	46bd      	mov	sp, r7
 80078fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fe:	4770      	bx	lr
 8007900:	00030d40 	.word	0x00030d40

08007904 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007904:	b480      	push	{r7}
 8007906:	b089      	sub	sp, #36	; 0x24
 8007908:	af00      	add	r7, sp, #0
 800790a:	60f8      	str	r0, [r7, #12]
 800790c:	60b9      	str	r1, [r7, #8]
 800790e:	4611      	mov	r1, r2
 8007910:	461a      	mov	r2, r3
 8007912:	460b      	mov	r3, r1
 8007914:	71fb      	strb	r3, [r7, #7]
 8007916:	4613      	mov	r3, r2
 8007918:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800791e:	68bb      	ldr	r3, [r7, #8]
 8007920:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007922:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007926:	2b00      	cmp	r3, #0
 8007928:	d123      	bne.n	8007972 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800792a:	88bb      	ldrh	r3, [r7, #4]
 800792c:	3303      	adds	r3, #3
 800792e:	089b      	lsrs	r3, r3, #2
 8007930:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007932:	2300      	movs	r3, #0
 8007934:	61bb      	str	r3, [r7, #24]
 8007936:	e018      	b.n	800796a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007938:	79fb      	ldrb	r3, [r7, #7]
 800793a:	031a      	lsls	r2, r3, #12
 800793c:	697b      	ldr	r3, [r7, #20]
 800793e:	4413      	add	r3, r2
 8007940:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007944:	461a      	mov	r2, r3
 8007946:	69fb      	ldr	r3, [r7, #28]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800794c:	69fb      	ldr	r3, [r7, #28]
 800794e:	3301      	adds	r3, #1
 8007950:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007952:	69fb      	ldr	r3, [r7, #28]
 8007954:	3301      	adds	r3, #1
 8007956:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007958:	69fb      	ldr	r3, [r7, #28]
 800795a:	3301      	adds	r3, #1
 800795c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800795e:	69fb      	ldr	r3, [r7, #28]
 8007960:	3301      	adds	r3, #1
 8007962:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007964:	69bb      	ldr	r3, [r7, #24]
 8007966:	3301      	adds	r3, #1
 8007968:	61bb      	str	r3, [r7, #24]
 800796a:	69ba      	ldr	r2, [r7, #24]
 800796c:	693b      	ldr	r3, [r7, #16]
 800796e:	429a      	cmp	r2, r3
 8007970:	d3e2      	bcc.n	8007938 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007972:	2300      	movs	r3, #0
}
 8007974:	4618      	mov	r0, r3
 8007976:	3724      	adds	r7, #36	; 0x24
 8007978:	46bd      	mov	sp, r7
 800797a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797e:	4770      	bx	lr

08007980 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007980:	b480      	push	{r7}
 8007982:	b08b      	sub	sp, #44	; 0x2c
 8007984:	af00      	add	r7, sp, #0
 8007986:	60f8      	str	r0, [r7, #12]
 8007988:	60b9      	str	r1, [r7, #8]
 800798a:	4613      	mov	r3, r2
 800798c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007992:	68bb      	ldr	r3, [r7, #8]
 8007994:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007996:	88fb      	ldrh	r3, [r7, #6]
 8007998:	089b      	lsrs	r3, r3, #2
 800799a:	b29b      	uxth	r3, r3
 800799c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800799e:	88fb      	ldrh	r3, [r7, #6]
 80079a0:	f003 0303 	and.w	r3, r3, #3
 80079a4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80079a6:	2300      	movs	r3, #0
 80079a8:	623b      	str	r3, [r7, #32]
 80079aa:	e014      	b.n	80079d6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80079ac:	69bb      	ldr	r3, [r7, #24]
 80079ae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80079b2:	681a      	ldr	r2, [r3, #0]
 80079b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079b6:	601a      	str	r2, [r3, #0]
    pDest++;
 80079b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079ba:	3301      	adds	r3, #1
 80079bc:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80079be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079c0:	3301      	adds	r3, #1
 80079c2:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80079c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079c6:	3301      	adds	r3, #1
 80079c8:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80079ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079cc:	3301      	adds	r3, #1
 80079ce:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80079d0:	6a3b      	ldr	r3, [r7, #32]
 80079d2:	3301      	adds	r3, #1
 80079d4:	623b      	str	r3, [r7, #32]
 80079d6:	6a3a      	ldr	r2, [r7, #32]
 80079d8:	697b      	ldr	r3, [r7, #20]
 80079da:	429a      	cmp	r2, r3
 80079dc:	d3e6      	bcc.n	80079ac <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80079de:	8bfb      	ldrh	r3, [r7, #30]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d01e      	beq.n	8007a22 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80079e4:	2300      	movs	r3, #0
 80079e6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80079e8:	69bb      	ldr	r3, [r7, #24]
 80079ea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80079ee:	461a      	mov	r2, r3
 80079f0:	f107 0310 	add.w	r3, r7, #16
 80079f4:	6812      	ldr	r2, [r2, #0]
 80079f6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80079f8:	693a      	ldr	r2, [r7, #16]
 80079fa:	6a3b      	ldr	r3, [r7, #32]
 80079fc:	b2db      	uxtb	r3, r3
 80079fe:	00db      	lsls	r3, r3, #3
 8007a00:	fa22 f303 	lsr.w	r3, r2, r3
 8007a04:	b2da      	uxtb	r2, r3
 8007a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a08:	701a      	strb	r2, [r3, #0]
      i++;
 8007a0a:	6a3b      	ldr	r3, [r7, #32]
 8007a0c:	3301      	adds	r3, #1
 8007a0e:	623b      	str	r3, [r7, #32]
      pDest++;
 8007a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a12:	3301      	adds	r3, #1
 8007a14:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8007a16:	8bfb      	ldrh	r3, [r7, #30]
 8007a18:	3b01      	subs	r3, #1
 8007a1a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007a1c:	8bfb      	ldrh	r3, [r7, #30]
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d1ea      	bne.n	80079f8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007a24:	4618      	mov	r0, r3
 8007a26:	372c      	adds	r7, #44	; 0x2c
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2e:	4770      	bx	lr

08007a30 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8007a30:	b480      	push	{r7}
 8007a32:	b085      	sub	sp, #20
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	695b      	ldr	r3, [r3, #20]
 8007a3c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	699b      	ldr	r3, [r3, #24]
 8007a42:	68fa      	ldr	r2, [r7, #12]
 8007a44:	4013      	ands	r3, r2
 8007a46:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007a48:	68fb      	ldr	r3, [r7, #12]
}
 8007a4a:	4618      	mov	r0, r3
 8007a4c:	3714      	adds	r7, #20
 8007a4e:	46bd      	mov	sp, r7
 8007a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a54:	4770      	bx	lr

08007a56 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007a56:	b480      	push	{r7}
 8007a58:	b083      	sub	sp, #12
 8007a5a:	af00      	add	r7, sp, #0
 8007a5c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	695b      	ldr	r3, [r3, #20]
 8007a62:	f003 0301 	and.w	r3, r3, #1
}
 8007a66:	4618      	mov	r0, r3
 8007a68:	370c      	adds	r7, #12
 8007a6a:	46bd      	mov	sp, r7
 8007a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a70:	4770      	bx	lr
	...

08007a74 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007a74:	b480      	push	{r7}
 8007a76:	b085      	sub	sp, #20
 8007a78:	af00      	add	r7, sp, #0
 8007a7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007a7c:	2300      	movs	r3, #0
 8007a7e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	3301      	adds	r3, #1
 8007a84:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	4a13      	ldr	r2, [pc, #76]	; (8007ad8 <USB_CoreReset+0x64>)
 8007a8a:	4293      	cmp	r3, r2
 8007a8c:	d901      	bls.n	8007a92 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007a8e:	2303      	movs	r3, #3
 8007a90:	e01b      	b.n	8007aca <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	691b      	ldr	r3, [r3, #16]
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	daf2      	bge.n	8007a80 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007a9a:	2300      	movs	r3, #0
 8007a9c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	691b      	ldr	r3, [r3, #16]
 8007aa2:	f043 0201 	orr.w	r2, r3, #1
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	3301      	adds	r3, #1
 8007aae:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	4a09      	ldr	r2, [pc, #36]	; (8007ad8 <USB_CoreReset+0x64>)
 8007ab4:	4293      	cmp	r3, r2
 8007ab6:	d901      	bls.n	8007abc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007ab8:	2303      	movs	r3, #3
 8007aba:	e006      	b.n	8007aca <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	691b      	ldr	r3, [r3, #16]
 8007ac0:	f003 0301 	and.w	r3, r3, #1
 8007ac4:	2b01      	cmp	r3, #1
 8007ac6:	d0f0      	beq.n	8007aaa <USB_CoreReset+0x36>

  return HAL_OK;
 8007ac8:	2300      	movs	r3, #0
}
 8007aca:	4618      	mov	r0, r3
 8007acc:	3714      	adds	r7, #20
 8007ace:	46bd      	mov	sp, r7
 8007ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad4:	4770      	bx	lr
 8007ad6:	bf00      	nop
 8007ad8:	00030d40 	.word	0x00030d40

08007adc <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007adc:	b084      	sub	sp, #16
 8007ade:	b580      	push	{r7, lr}
 8007ae0:	b086      	sub	sp, #24
 8007ae2:	af00      	add	r7, sp, #0
 8007ae4:	6078      	str	r0, [r7, #4]
 8007ae6:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8007aea:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007aee:	2300      	movs	r3, #0
 8007af0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007afc:	461a      	mov	r2, r3
 8007afe:	2300      	movs	r3, #0
 8007b00:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b06:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b12:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b1e:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d018      	beq.n	8007b64 <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8007b32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b34:	2b01      	cmp	r3, #1
 8007b36:	d10a      	bne.n	8007b4e <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	68fa      	ldr	r2, [r7, #12]
 8007b42:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007b46:	f043 0304 	orr.w	r3, r3, #4
 8007b4a:	6013      	str	r3, [r2, #0]
 8007b4c:	e014      	b.n	8007b78 <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	68fa      	ldr	r2, [r7, #12]
 8007b58:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007b5c:	f023 0304 	bic.w	r3, r3, #4
 8007b60:	6013      	str	r3, [r2, #0]
 8007b62:	e009      	b.n	8007b78 <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	68fa      	ldr	r2, [r7, #12]
 8007b6e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007b72:	f023 0304 	bic.w	r3, r3, #4
 8007b76:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007b78:	2110      	movs	r1, #16
 8007b7a:	6878      	ldr	r0, [r7, #4]
 8007b7c:	f7ff fe5e 	bl	800783c <USB_FlushTxFifo>
 8007b80:	4603      	mov	r3, r0
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d001      	beq.n	8007b8a <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 8007b86:	2301      	movs	r3, #1
 8007b88:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007b8a:	6878      	ldr	r0, [r7, #4]
 8007b8c:	f7ff fe8a 	bl	80078a4 <USB_FlushRxFifo>
 8007b90:	4603      	mov	r3, r0
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d001      	beq.n	8007b9a <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 8007b96:	2301      	movs	r3, #1
 8007b98:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8007b9a:	2300      	movs	r3, #0
 8007b9c:	613b      	str	r3, [r7, #16]
 8007b9e:	e015      	b.n	8007bcc <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8007ba0:	693b      	ldr	r3, [r7, #16]
 8007ba2:	015a      	lsls	r2, r3, #5
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	4413      	add	r3, r2
 8007ba8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007bac:	461a      	mov	r2, r3
 8007bae:	f04f 33ff 	mov.w	r3, #4294967295
 8007bb2:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8007bb4:	693b      	ldr	r3, [r7, #16]
 8007bb6:	015a      	lsls	r2, r3, #5
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	4413      	add	r3, r2
 8007bbc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007bc0:	461a      	mov	r2, r3
 8007bc2:	2300      	movs	r3, #0
 8007bc4:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8007bc6:	693b      	ldr	r3, [r7, #16]
 8007bc8:	3301      	adds	r3, #1
 8007bca:	613b      	str	r3, [r7, #16]
 8007bcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bce:	693a      	ldr	r2, [r7, #16]
 8007bd0:	429a      	cmp	r2, r3
 8007bd2:	d3e5      	bcc.n	8007ba0 <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	f04f 32ff 	mov.w	r2, #4294967295
 8007be0:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007be6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d00b      	beq.n	8007c06 <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007bf4:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	4a13      	ldr	r2, [pc, #76]	; (8007c48 <USB_HostInit+0x16c>)
 8007bfa:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	4a13      	ldr	r2, [pc, #76]	; (8007c4c <USB_HostInit+0x170>)
 8007c00:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8007c04:	e009      	b.n	8007c1a <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	2280      	movs	r2, #128	; 0x80
 8007c0a:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	4a10      	ldr	r2, [pc, #64]	; (8007c50 <USB_HostInit+0x174>)
 8007c10:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	4a0f      	ldr	r2, [pc, #60]	; (8007c54 <USB_HostInit+0x178>)
 8007c16:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007c1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d105      	bne.n	8007c2c <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	699b      	ldr	r3, [r3, #24]
 8007c24:	f043 0210 	orr.w	r2, r3, #16
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	699a      	ldr	r2, [r3, #24]
 8007c30:	4b09      	ldr	r3, [pc, #36]	; (8007c58 <USB_HostInit+0x17c>)
 8007c32:	4313      	orrs	r3, r2
 8007c34:	687a      	ldr	r2, [r7, #4]
 8007c36:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8007c38:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c3a:	4618      	mov	r0, r3
 8007c3c:	3718      	adds	r7, #24
 8007c3e:	46bd      	mov	sp, r7
 8007c40:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007c44:	b004      	add	sp, #16
 8007c46:	4770      	bx	lr
 8007c48:	01000200 	.word	0x01000200
 8007c4c:	00e00300 	.word	0x00e00300
 8007c50:	00600080 	.word	0x00600080
 8007c54:	004000e0 	.word	0x004000e0
 8007c58:	a3200008 	.word	0xa3200008

08007c5c <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8007c5c:	b480      	push	{r7}
 8007c5e:	b085      	sub	sp, #20
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	6078      	str	r0, [r7, #4]
 8007c64:	460b      	mov	r3, r1
 8007c66:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	68fa      	ldr	r2, [r7, #12]
 8007c76:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007c7a:	f023 0303 	bic.w	r3, r3, #3
 8007c7e:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007c86:	681a      	ldr	r2, [r3, #0]
 8007c88:	78fb      	ldrb	r3, [r7, #3]
 8007c8a:	f003 0303 	and.w	r3, r3, #3
 8007c8e:	68f9      	ldr	r1, [r7, #12]
 8007c90:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8007c94:	4313      	orrs	r3, r2
 8007c96:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8007c98:	78fb      	ldrb	r3, [r7, #3]
 8007c9a:	2b01      	cmp	r3, #1
 8007c9c:	d107      	bne.n	8007cae <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007ca4:	461a      	mov	r2, r3
 8007ca6:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8007caa:	6053      	str	r3, [r2, #4]
 8007cac:	e009      	b.n	8007cc2 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8007cae:	78fb      	ldrb	r3, [r7, #3]
 8007cb0:	2b02      	cmp	r3, #2
 8007cb2:	d106      	bne.n	8007cc2 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007cba:	461a      	mov	r2, r3
 8007cbc:	f241 7370 	movw	r3, #6000	; 0x1770
 8007cc0:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8007cc2:	2300      	movs	r3, #0
}
 8007cc4:	4618      	mov	r0, r3
 8007cc6:	3714      	adds	r7, #20
 8007cc8:	46bd      	mov	sp, r7
 8007cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cce:	4770      	bx	lr

08007cd0 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	b084      	sub	sp, #16
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8007cdc:	2300      	movs	r3, #0
 8007cde:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8007cea:	68bb      	ldr	r3, [r7, #8]
 8007cec:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8007cf0:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8007cf2:	68bb      	ldr	r3, [r7, #8]
 8007cf4:	68fa      	ldr	r2, [r7, #12]
 8007cf6:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8007cfa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007cfe:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8007d00:	2064      	movs	r0, #100	; 0x64
 8007d02:	f7f9 ffe3 	bl	8001ccc <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8007d06:	68bb      	ldr	r3, [r7, #8]
 8007d08:	68fa      	ldr	r2, [r7, #12]
 8007d0a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8007d0e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007d12:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8007d14:	200a      	movs	r0, #10
 8007d16:	f7f9 ffd9 	bl	8001ccc <HAL_Delay>

  return HAL_OK;
 8007d1a:	2300      	movs	r3, #0
}
 8007d1c:	4618      	mov	r0, r3
 8007d1e:	3710      	adds	r7, #16
 8007d20:	46bd      	mov	sp, r7
 8007d22:	bd80      	pop	{r7, pc}

08007d24 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8007d24:	b480      	push	{r7}
 8007d26:	b085      	sub	sp, #20
 8007d28:	af00      	add	r7, sp, #0
 8007d2a:	6078      	str	r0, [r7, #4]
 8007d2c:	460b      	mov	r3, r1
 8007d2e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007d34:	2300      	movs	r3, #0
 8007d36:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8007d42:	68bb      	ldr	r3, [r7, #8]
 8007d44:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8007d48:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8007d4a:	68bb      	ldr	r3, [r7, #8]
 8007d4c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d109      	bne.n	8007d68 <USB_DriveVbus+0x44>
 8007d54:	78fb      	ldrb	r3, [r7, #3]
 8007d56:	2b01      	cmp	r3, #1
 8007d58:	d106      	bne.n	8007d68 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8007d5a:	68bb      	ldr	r3, [r7, #8]
 8007d5c:	68fa      	ldr	r2, [r7, #12]
 8007d5e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8007d62:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007d66:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8007d68:	68bb      	ldr	r3, [r7, #8]
 8007d6a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007d6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d72:	d109      	bne.n	8007d88 <USB_DriveVbus+0x64>
 8007d74:	78fb      	ldrb	r3, [r7, #3]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d106      	bne.n	8007d88 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8007d7a:	68bb      	ldr	r3, [r7, #8]
 8007d7c:	68fa      	ldr	r2, [r7, #12]
 8007d7e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8007d82:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007d86:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8007d88:	2300      	movs	r3, #0
}
 8007d8a:	4618      	mov	r0, r3
 8007d8c:	3714      	adds	r7, #20
 8007d8e:	46bd      	mov	sp, r7
 8007d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d94:	4770      	bx	lr

08007d96 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8007d96:	b480      	push	{r7}
 8007d98:	b085      	sub	sp, #20
 8007d9a:	af00      	add	r7, sp, #0
 8007d9c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007da2:	2300      	movs	r3, #0
 8007da4:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8007db0:	68bb      	ldr	r3, [r7, #8]
 8007db2:	0c5b      	lsrs	r3, r3, #17
 8007db4:	f003 0303 	and.w	r3, r3, #3
}
 8007db8:	4618      	mov	r0, r3
 8007dba:	3714      	adds	r7, #20
 8007dbc:	46bd      	mov	sp, r7
 8007dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc2:	4770      	bx	lr

08007dc4 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8007dc4:	b480      	push	{r7}
 8007dc6:	b085      	sub	sp, #20
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007dd6:	689b      	ldr	r3, [r3, #8]
 8007dd8:	b29b      	uxth	r3, r3
}
 8007dda:	4618      	mov	r0, r3
 8007ddc:	3714      	adds	r7, #20
 8007dde:	46bd      	mov	sp, r7
 8007de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de4:	4770      	bx	lr
	...

08007de8 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8007de8:	b580      	push	{r7, lr}
 8007dea:	b088      	sub	sp, #32
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	6078      	str	r0, [r7, #4]
 8007df0:	4608      	mov	r0, r1
 8007df2:	4611      	mov	r1, r2
 8007df4:	461a      	mov	r2, r3
 8007df6:	4603      	mov	r3, r0
 8007df8:	70fb      	strb	r3, [r7, #3]
 8007dfa:	460b      	mov	r3, r1
 8007dfc:	70bb      	strb	r3, [r7, #2]
 8007dfe:	4613      	mov	r3, r2
 8007e00:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8007e02:	2300      	movs	r3, #0
 8007e04:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8007e0a:	78fb      	ldrb	r3, [r7, #3]
 8007e0c:	015a      	lsls	r2, r3, #5
 8007e0e:	693b      	ldr	r3, [r7, #16]
 8007e10:	4413      	add	r3, r2
 8007e12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007e16:	461a      	mov	r2, r3
 8007e18:	f04f 33ff 	mov.w	r3, #4294967295
 8007e1c:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8007e1e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007e22:	2b03      	cmp	r3, #3
 8007e24:	d87e      	bhi.n	8007f24 <USB_HC_Init+0x13c>
 8007e26:	a201      	add	r2, pc, #4	; (adr r2, 8007e2c <USB_HC_Init+0x44>)
 8007e28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e2c:	08007e3d 	.word	0x08007e3d
 8007e30:	08007ee7 	.word	0x08007ee7
 8007e34:	08007e3d 	.word	0x08007e3d
 8007e38:	08007ea9 	.word	0x08007ea9
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007e3c:	78fb      	ldrb	r3, [r7, #3]
 8007e3e:	015a      	lsls	r2, r3, #5
 8007e40:	693b      	ldr	r3, [r7, #16]
 8007e42:	4413      	add	r3, r2
 8007e44:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007e48:	461a      	mov	r2, r3
 8007e4a:	f240 439d 	movw	r3, #1181	; 0x49d
 8007e4e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8007e50:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	da10      	bge.n	8007e7a <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007e58:	78fb      	ldrb	r3, [r7, #3]
 8007e5a:	015a      	lsls	r2, r3, #5
 8007e5c:	693b      	ldr	r3, [r7, #16]
 8007e5e:	4413      	add	r3, r2
 8007e60:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007e64:	68db      	ldr	r3, [r3, #12]
 8007e66:	78fa      	ldrb	r2, [r7, #3]
 8007e68:	0151      	lsls	r1, r2, #5
 8007e6a:	693a      	ldr	r2, [r7, #16]
 8007e6c:	440a      	add	r2, r1
 8007e6e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007e72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007e76:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 8007e78:	e057      	b.n	8007f2a <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d051      	beq.n	8007f2a <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8007e86:	78fb      	ldrb	r3, [r7, #3]
 8007e88:	015a      	lsls	r2, r3, #5
 8007e8a:	693b      	ldr	r3, [r7, #16]
 8007e8c:	4413      	add	r3, r2
 8007e8e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007e92:	68db      	ldr	r3, [r3, #12]
 8007e94:	78fa      	ldrb	r2, [r7, #3]
 8007e96:	0151      	lsls	r1, r2, #5
 8007e98:	693a      	ldr	r2, [r7, #16]
 8007e9a:	440a      	add	r2, r1
 8007e9c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007ea0:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8007ea4:	60d3      	str	r3, [r2, #12]
      break;
 8007ea6:	e040      	b.n	8007f2a <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007ea8:	78fb      	ldrb	r3, [r7, #3]
 8007eaa:	015a      	lsls	r2, r3, #5
 8007eac:	693b      	ldr	r3, [r7, #16]
 8007eae:	4413      	add	r3, r2
 8007eb0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007eb4:	461a      	mov	r2, r3
 8007eb6:	f240 639d 	movw	r3, #1693	; 0x69d
 8007eba:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007ebc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	da34      	bge.n	8007f2e <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007ec4:	78fb      	ldrb	r3, [r7, #3]
 8007ec6:	015a      	lsls	r2, r3, #5
 8007ec8:	693b      	ldr	r3, [r7, #16]
 8007eca:	4413      	add	r3, r2
 8007ecc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007ed0:	68db      	ldr	r3, [r3, #12]
 8007ed2:	78fa      	ldrb	r2, [r7, #3]
 8007ed4:	0151      	lsls	r1, r2, #5
 8007ed6:	693a      	ldr	r2, [r7, #16]
 8007ed8:	440a      	add	r2, r1
 8007eda:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007ede:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007ee2:	60d3      	str	r3, [r2, #12]
      }

      break;
 8007ee4:	e023      	b.n	8007f2e <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007ee6:	78fb      	ldrb	r3, [r7, #3]
 8007ee8:	015a      	lsls	r2, r3, #5
 8007eea:	693b      	ldr	r3, [r7, #16]
 8007eec:	4413      	add	r3, r2
 8007eee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007ef2:	461a      	mov	r2, r3
 8007ef4:	f240 2325 	movw	r3, #549	; 0x225
 8007ef8:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007efa:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	da17      	bge.n	8007f32 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8007f02:	78fb      	ldrb	r3, [r7, #3]
 8007f04:	015a      	lsls	r2, r3, #5
 8007f06:	693b      	ldr	r3, [r7, #16]
 8007f08:	4413      	add	r3, r2
 8007f0a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007f0e:	68db      	ldr	r3, [r3, #12]
 8007f10:	78fa      	ldrb	r2, [r7, #3]
 8007f12:	0151      	lsls	r1, r2, #5
 8007f14:	693a      	ldr	r2, [r7, #16]
 8007f16:	440a      	add	r2, r1
 8007f18:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007f1c:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8007f20:	60d3      	str	r3, [r2, #12]
      }
      break;
 8007f22:	e006      	b.n	8007f32 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8007f24:	2301      	movs	r3, #1
 8007f26:	77fb      	strb	r3, [r7, #31]
      break;
 8007f28:	e004      	b.n	8007f34 <USB_HC_Init+0x14c>
      break;
 8007f2a:	bf00      	nop
 8007f2c:	e002      	b.n	8007f34 <USB_HC_Init+0x14c>
      break;
 8007f2e:	bf00      	nop
 8007f30:	e000      	b.n	8007f34 <USB_HC_Init+0x14c>
      break;
 8007f32:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8007f34:	78fb      	ldrb	r3, [r7, #3]
 8007f36:	015a      	lsls	r2, r3, #5
 8007f38:	693b      	ldr	r3, [r7, #16]
 8007f3a:	4413      	add	r3, r2
 8007f3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007f40:	68db      	ldr	r3, [r3, #12]
 8007f42:	78fa      	ldrb	r2, [r7, #3]
 8007f44:	0151      	lsls	r1, r2, #5
 8007f46:	693a      	ldr	r2, [r7, #16]
 8007f48:	440a      	add	r2, r1
 8007f4a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007f4e:	f043 0302 	orr.w	r3, r3, #2
 8007f52:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8007f54:	693b      	ldr	r3, [r7, #16]
 8007f56:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007f5a:	699a      	ldr	r2, [r3, #24]
 8007f5c:	78fb      	ldrb	r3, [r7, #3]
 8007f5e:	f003 030f 	and.w	r3, r3, #15
 8007f62:	2101      	movs	r1, #1
 8007f64:	fa01 f303 	lsl.w	r3, r1, r3
 8007f68:	6939      	ldr	r1, [r7, #16]
 8007f6a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8007f6e:	4313      	orrs	r3, r2
 8007f70:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	699b      	ldr	r3, [r3, #24]
 8007f76:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8007f7e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	da03      	bge.n	8007f8e <USB_HC_Init+0x1a6>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8007f86:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007f8a:	61bb      	str	r3, [r7, #24]
 8007f8c:	e001      	b.n	8007f92 <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharEpDir = 0U;
 8007f8e:	2300      	movs	r3, #0
 8007f90:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8007f92:	6878      	ldr	r0, [r7, #4]
 8007f94:	f7ff feff 	bl	8007d96 <USB_GetHostSpeed>
 8007f98:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8007f9a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007f9e:	2b02      	cmp	r3, #2
 8007fa0:	d106      	bne.n	8007fb0 <USB_HC_Init+0x1c8>
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	2b02      	cmp	r3, #2
 8007fa6:	d003      	beq.n	8007fb0 <USB_HC_Init+0x1c8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8007fa8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007fac:	617b      	str	r3, [r7, #20]
 8007fae:	e001      	b.n	8007fb4 <USB_HC_Init+0x1cc>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8007fb0:	2300      	movs	r3, #0
 8007fb2:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007fb4:	787b      	ldrb	r3, [r7, #1]
 8007fb6:	059b      	lsls	r3, r3, #22
 8007fb8:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8007fbc:	78bb      	ldrb	r3, [r7, #2]
 8007fbe:	02db      	lsls	r3, r3, #11
 8007fc0:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007fc4:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007fc6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007fca:	049b      	lsls	r3, r3, #18
 8007fcc:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8007fd0:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8007fd2:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8007fd4:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007fd8:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8007fda:	69bb      	ldr	r3, [r7, #24]
 8007fdc:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007fde:	78fb      	ldrb	r3, [r7, #3]
 8007fe0:	0159      	lsls	r1, r3, #5
 8007fe2:	693b      	ldr	r3, [r7, #16]
 8007fe4:	440b      	add	r3, r1
 8007fe6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007fea:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8007fec:	697b      	ldr	r3, [r7, #20]
 8007fee:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007ff0:	600b      	str	r3, [r1, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8007ff2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007ff6:	2b03      	cmp	r3, #3
 8007ff8:	d003      	beq.n	8008002 <USB_HC_Init+0x21a>
 8007ffa:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007ffe:	2b01      	cmp	r3, #1
 8008000:	d10f      	bne.n	8008022 <USB_HC_Init+0x23a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8008002:	78fb      	ldrb	r3, [r7, #3]
 8008004:	015a      	lsls	r2, r3, #5
 8008006:	693b      	ldr	r3, [r7, #16]
 8008008:	4413      	add	r3, r2
 800800a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	78fa      	ldrb	r2, [r7, #3]
 8008012:	0151      	lsls	r1, r2, #5
 8008014:	693a      	ldr	r2, [r7, #16]
 8008016:	440a      	add	r2, r1
 8008018:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800801c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008020:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8008022:	7ffb      	ldrb	r3, [r7, #31]
}
 8008024:	4618      	mov	r0, r3
 8008026:	3720      	adds	r7, #32
 8008028:	46bd      	mov	sp, r7
 800802a:	bd80      	pop	{r7, pc}

0800802c <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800802c:	b580      	push	{r7, lr}
 800802e:	b08c      	sub	sp, #48	; 0x30
 8008030:	af02      	add	r7, sp, #8
 8008032:	60f8      	str	r0, [r7, #12]
 8008034:	60b9      	str	r1, [r7, #8]
 8008036:	4613      	mov	r3, r2
 8008038:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800803e:	68bb      	ldr	r3, [r7, #8]
 8008040:	785b      	ldrb	r3, [r3, #1]
 8008042:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8008044:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008048:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800804e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008052:	2b00      	cmp	r3, #0
 8008054:	d02d      	beq.n	80080b2 <USB_HC_StartXfer+0x86>
 8008056:	68bb      	ldr	r3, [r7, #8]
 8008058:	791b      	ldrb	r3, [r3, #4]
 800805a:	2b00      	cmp	r3, #0
 800805c:	d129      	bne.n	80080b2 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 800805e:	79fb      	ldrb	r3, [r7, #7]
 8008060:	2b01      	cmp	r3, #1
 8008062:	d117      	bne.n	8008094 <USB_HC_StartXfer+0x68>
 8008064:	68bb      	ldr	r3, [r7, #8]
 8008066:	79db      	ldrb	r3, [r3, #7]
 8008068:	2b00      	cmp	r3, #0
 800806a:	d003      	beq.n	8008074 <USB_HC_StartXfer+0x48>
 800806c:	68bb      	ldr	r3, [r7, #8]
 800806e:	79db      	ldrb	r3, [r3, #7]
 8008070:	2b02      	cmp	r3, #2
 8008072:	d10f      	bne.n	8008094 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8008074:	69fb      	ldr	r3, [r7, #28]
 8008076:	015a      	lsls	r2, r3, #5
 8008078:	6a3b      	ldr	r3, [r7, #32]
 800807a:	4413      	add	r3, r2
 800807c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008080:	68db      	ldr	r3, [r3, #12]
 8008082:	69fa      	ldr	r2, [r7, #28]
 8008084:	0151      	lsls	r1, r2, #5
 8008086:	6a3a      	ldr	r2, [r7, #32]
 8008088:	440a      	add	r2, r1
 800808a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800808e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008092:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 8008094:	79fb      	ldrb	r3, [r7, #7]
 8008096:	2b00      	cmp	r3, #0
 8008098:	d10b      	bne.n	80080b2 <USB_HC_StartXfer+0x86>
 800809a:	68bb      	ldr	r3, [r7, #8]
 800809c:	795b      	ldrb	r3, [r3, #5]
 800809e:	2b01      	cmp	r3, #1
 80080a0:	d107      	bne.n	80080b2 <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 80080a2:	68bb      	ldr	r3, [r7, #8]
 80080a4:	785b      	ldrb	r3, [r3, #1]
 80080a6:	4619      	mov	r1, r3
 80080a8:	68f8      	ldr	r0, [r7, #12]
 80080aa:	f000 fa0f 	bl	80084cc <USB_DoPing>
      return HAL_OK;
 80080ae:	2300      	movs	r3, #0
 80080b0:	e0f8      	b.n	80082a4 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 80080b2:	68bb      	ldr	r3, [r7, #8]
 80080b4:	695b      	ldr	r3, [r3, #20]
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d018      	beq.n	80080ec <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 80080ba:	68bb      	ldr	r3, [r7, #8]
 80080bc:	695b      	ldr	r3, [r3, #20]
 80080be:	68ba      	ldr	r2, [r7, #8]
 80080c0:	8912      	ldrh	r2, [r2, #8]
 80080c2:	4413      	add	r3, r2
 80080c4:	3b01      	subs	r3, #1
 80080c6:	68ba      	ldr	r2, [r7, #8]
 80080c8:	8912      	ldrh	r2, [r2, #8]
 80080ca:	fbb3 f3f2 	udiv	r3, r3, r2
 80080ce:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 80080d0:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80080d2:	8b7b      	ldrh	r3, [r7, #26]
 80080d4:	429a      	cmp	r2, r3
 80080d6:	d90b      	bls.n	80080f0 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 80080d8:	8b7b      	ldrh	r3, [r7, #26]
 80080da:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80080dc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80080de:	68ba      	ldr	r2, [r7, #8]
 80080e0:	8912      	ldrh	r2, [r2, #8]
 80080e2:	fb03 f202 	mul.w	r2, r3, r2
 80080e6:	68bb      	ldr	r3, [r7, #8]
 80080e8:	611a      	str	r2, [r3, #16]
 80080ea:	e001      	b.n	80080f0 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 80080ec:	2301      	movs	r3, #1
 80080ee:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 80080f0:	68bb      	ldr	r3, [r7, #8]
 80080f2:	78db      	ldrb	r3, [r3, #3]
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d007      	beq.n	8008108 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80080f8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80080fa:	68ba      	ldr	r2, [r7, #8]
 80080fc:	8912      	ldrh	r2, [r2, #8]
 80080fe:	fb03 f202 	mul.w	r2, r3, r2
 8008102:	68bb      	ldr	r3, [r7, #8]
 8008104:	611a      	str	r2, [r3, #16]
 8008106:	e003      	b.n	8008110 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 8008108:	68bb      	ldr	r3, [r7, #8]
 800810a:	695a      	ldr	r2, [r3, #20]
 800810c:	68bb      	ldr	r3, [r7, #8]
 800810e:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008110:	68bb      	ldr	r3, [r7, #8]
 8008112:	691b      	ldr	r3, [r3, #16]
 8008114:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008118:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800811a:	04d9      	lsls	r1, r3, #19
 800811c:	4b63      	ldr	r3, [pc, #396]	; (80082ac <USB_HC_StartXfer+0x280>)
 800811e:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008120:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8008122:	68bb      	ldr	r3, [r7, #8]
 8008124:	7a9b      	ldrb	r3, [r3, #10]
 8008126:	075b      	lsls	r3, r3, #29
 8008128:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800812c:	69f9      	ldr	r1, [r7, #28]
 800812e:	0148      	lsls	r0, r1, #5
 8008130:	6a39      	ldr	r1, [r7, #32]
 8008132:	4401      	add	r1, r0
 8008134:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008138:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800813a:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800813c:	79fb      	ldrb	r3, [r7, #7]
 800813e:	2b00      	cmp	r3, #0
 8008140:	d009      	beq.n	8008156 <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8008142:	68bb      	ldr	r3, [r7, #8]
 8008144:	68d9      	ldr	r1, [r3, #12]
 8008146:	69fb      	ldr	r3, [r7, #28]
 8008148:	015a      	lsls	r2, r3, #5
 800814a:	6a3b      	ldr	r3, [r7, #32]
 800814c:	4413      	add	r3, r2
 800814e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008152:	460a      	mov	r2, r1
 8008154:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8008156:	6a3b      	ldr	r3, [r7, #32]
 8008158:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800815c:	689b      	ldr	r3, [r3, #8]
 800815e:	f003 0301 	and.w	r3, r3, #1
 8008162:	2b00      	cmp	r3, #0
 8008164:	bf0c      	ite	eq
 8008166:	2301      	moveq	r3, #1
 8008168:	2300      	movne	r3, #0
 800816a:	b2db      	uxtb	r3, r3
 800816c:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800816e:	69fb      	ldr	r3, [r7, #28]
 8008170:	015a      	lsls	r2, r3, #5
 8008172:	6a3b      	ldr	r3, [r7, #32]
 8008174:	4413      	add	r3, r2
 8008176:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	69fa      	ldr	r2, [r7, #28]
 800817e:	0151      	lsls	r1, r2, #5
 8008180:	6a3a      	ldr	r2, [r7, #32]
 8008182:	440a      	add	r2, r1
 8008184:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008188:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800818c:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800818e:	69fb      	ldr	r3, [r7, #28]
 8008190:	015a      	lsls	r2, r3, #5
 8008192:	6a3b      	ldr	r3, [r7, #32]
 8008194:	4413      	add	r3, r2
 8008196:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800819a:	681a      	ldr	r2, [r3, #0]
 800819c:	7e7b      	ldrb	r3, [r7, #25]
 800819e:	075b      	lsls	r3, r3, #29
 80081a0:	69f9      	ldr	r1, [r7, #28]
 80081a2:	0148      	lsls	r0, r1, #5
 80081a4:	6a39      	ldr	r1, [r7, #32]
 80081a6:	4401      	add	r1, r0
 80081a8:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 80081ac:	4313      	orrs	r3, r2
 80081ae:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80081b0:	69fb      	ldr	r3, [r7, #28]
 80081b2:	015a      	lsls	r2, r3, #5
 80081b4:	6a3b      	ldr	r3, [r7, #32]
 80081b6:	4413      	add	r3, r2
 80081b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80081c0:	693b      	ldr	r3, [r7, #16]
 80081c2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80081c6:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 80081c8:	68bb      	ldr	r3, [r7, #8]
 80081ca:	78db      	ldrb	r3, [r3, #3]
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d004      	beq.n	80081da <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 80081d0:	693b      	ldr	r3, [r7, #16]
 80081d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80081d6:	613b      	str	r3, [r7, #16]
 80081d8:	e003      	b.n	80081e2 <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 80081da:	693b      	ldr	r3, [r7, #16]
 80081dc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80081e0:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80081e2:	693b      	ldr	r3, [r7, #16]
 80081e4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80081e8:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 80081ea:	69fb      	ldr	r3, [r7, #28]
 80081ec:	015a      	lsls	r2, r3, #5
 80081ee:	6a3b      	ldr	r3, [r7, #32]
 80081f0:	4413      	add	r3, r2
 80081f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80081f6:	461a      	mov	r2, r3
 80081f8:	693b      	ldr	r3, [r7, #16]
 80081fa:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 80081fc:	79fb      	ldrb	r3, [r7, #7]
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d001      	beq.n	8008206 <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 8008202:	2300      	movs	r3, #0
 8008204:	e04e      	b.n	80082a4 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8008206:	68bb      	ldr	r3, [r7, #8]
 8008208:	78db      	ldrb	r3, [r3, #3]
 800820a:	2b00      	cmp	r3, #0
 800820c:	d149      	bne.n	80082a2 <USB_HC_StartXfer+0x276>
 800820e:	68bb      	ldr	r3, [r7, #8]
 8008210:	695b      	ldr	r3, [r3, #20]
 8008212:	2b00      	cmp	r3, #0
 8008214:	d045      	beq.n	80082a2 <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 8008216:	68bb      	ldr	r3, [r7, #8]
 8008218:	79db      	ldrb	r3, [r3, #7]
 800821a:	2b03      	cmp	r3, #3
 800821c:	d830      	bhi.n	8008280 <USB_HC_StartXfer+0x254>
 800821e:	a201      	add	r2, pc, #4	; (adr r2, 8008224 <USB_HC_StartXfer+0x1f8>)
 8008220:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008224:	08008235 	.word	0x08008235
 8008228:	08008259 	.word	0x08008259
 800822c:	08008235 	.word	0x08008235
 8008230:	08008259 	.word	0x08008259
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8008234:	68bb      	ldr	r3, [r7, #8]
 8008236:	695b      	ldr	r3, [r3, #20]
 8008238:	3303      	adds	r3, #3
 800823a:	089b      	lsrs	r3, r3, #2
 800823c:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800823e:	8afa      	ldrh	r2, [r7, #22]
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008244:	b29b      	uxth	r3, r3
 8008246:	429a      	cmp	r2, r3
 8008248:	d91c      	bls.n	8008284 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	699b      	ldr	r3, [r3, #24]
 800824e:	f043 0220 	orr.w	r2, r3, #32
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	619a      	str	r2, [r3, #24]
        }
        break;
 8008256:	e015      	b.n	8008284 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8008258:	68bb      	ldr	r3, [r7, #8]
 800825a:	695b      	ldr	r3, [r3, #20]
 800825c:	3303      	adds	r3, #3
 800825e:	089b      	lsrs	r3, r3, #2
 8008260:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8008262:	8afa      	ldrh	r2, [r7, #22]
 8008264:	6a3b      	ldr	r3, [r7, #32]
 8008266:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800826a:	691b      	ldr	r3, [r3, #16]
 800826c:	b29b      	uxth	r3, r3
 800826e:	429a      	cmp	r2, r3
 8008270:	d90a      	bls.n	8008288 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	699b      	ldr	r3, [r3, #24]
 8008276:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	619a      	str	r2, [r3, #24]
        }
        break;
 800827e:	e003      	b.n	8008288 <USB_HC_StartXfer+0x25c>

      default:
        break;
 8008280:	bf00      	nop
 8008282:	e002      	b.n	800828a <USB_HC_StartXfer+0x25e>
        break;
 8008284:	bf00      	nop
 8008286:	e000      	b.n	800828a <USB_HC_StartXfer+0x25e>
        break;
 8008288:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800828a:	68bb      	ldr	r3, [r7, #8]
 800828c:	68d9      	ldr	r1, [r3, #12]
 800828e:	68bb      	ldr	r3, [r7, #8]
 8008290:	785a      	ldrb	r2, [r3, #1]
 8008292:	68bb      	ldr	r3, [r7, #8]
 8008294:	695b      	ldr	r3, [r3, #20]
 8008296:	b29b      	uxth	r3, r3
 8008298:	2000      	movs	r0, #0
 800829a:	9000      	str	r0, [sp, #0]
 800829c:	68f8      	ldr	r0, [r7, #12]
 800829e:	f7ff fb31 	bl	8007904 <USB_WritePacket>
  }

  return HAL_OK;
 80082a2:	2300      	movs	r3, #0
}
 80082a4:	4618      	mov	r0, r3
 80082a6:	3728      	adds	r7, #40	; 0x28
 80082a8:	46bd      	mov	sp, r7
 80082aa:	bd80      	pop	{r7, pc}
 80082ac:	1ff80000 	.word	0x1ff80000

080082b0 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80082b0:	b480      	push	{r7}
 80082b2:	b085      	sub	sp, #20
 80082b4:	af00      	add	r7, sp, #0
 80082b6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80082c2:	695b      	ldr	r3, [r3, #20]
 80082c4:	b29b      	uxth	r3, r3
}
 80082c6:	4618      	mov	r0, r3
 80082c8:	3714      	adds	r7, #20
 80082ca:	46bd      	mov	sp, r7
 80082cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d0:	4770      	bx	lr

080082d2 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80082d2:	b480      	push	{r7}
 80082d4:	b089      	sub	sp, #36	; 0x24
 80082d6:	af00      	add	r7, sp, #0
 80082d8:	6078      	str	r0, [r7, #4]
 80082da:	460b      	mov	r3, r1
 80082dc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 80082e2:	78fb      	ldrb	r3, [r7, #3]
 80082e4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 80082e6:	2300      	movs	r3, #0
 80082e8:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 80082ea:	69bb      	ldr	r3, [r7, #24]
 80082ec:	015a      	lsls	r2, r3, #5
 80082ee:	69fb      	ldr	r3, [r7, #28]
 80082f0:	4413      	add	r3, r2
 80082f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	0c9b      	lsrs	r3, r3, #18
 80082fa:	f003 0303 	and.w	r3, r3, #3
 80082fe:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8008300:	69bb      	ldr	r3, [r7, #24]
 8008302:	015a      	lsls	r2, r3, #5
 8008304:	69fb      	ldr	r3, [r7, #28]
 8008306:	4413      	add	r3, r2
 8008308:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	0fdb      	lsrs	r3, r3, #31
 8008310:	f003 0301 	and.w	r3, r3, #1
 8008314:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	689b      	ldr	r3, [r3, #8]
 800831a:	f003 0320 	and.w	r3, r3, #32
 800831e:	2b20      	cmp	r3, #32
 8008320:	d104      	bne.n	800832c <USB_HC_Halt+0x5a>
 8008322:	693b      	ldr	r3, [r7, #16]
 8008324:	2b00      	cmp	r3, #0
 8008326:	d101      	bne.n	800832c <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 8008328:	2300      	movs	r3, #0
 800832a:	e0c8      	b.n	80084be <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800832c:	697b      	ldr	r3, [r7, #20]
 800832e:	2b00      	cmp	r3, #0
 8008330:	d002      	beq.n	8008338 <USB_HC_Halt+0x66>
 8008332:	697b      	ldr	r3, [r7, #20]
 8008334:	2b02      	cmp	r3, #2
 8008336:	d163      	bne.n	8008400 <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008338:	69bb      	ldr	r3, [r7, #24]
 800833a:	015a      	lsls	r2, r3, #5
 800833c:	69fb      	ldr	r3, [r7, #28]
 800833e:	4413      	add	r3, r2
 8008340:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	69ba      	ldr	r2, [r7, #24]
 8008348:	0151      	lsls	r1, r2, #5
 800834a:	69fa      	ldr	r2, [r7, #28]
 800834c:	440a      	add	r2, r1
 800834e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008352:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008356:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	689b      	ldr	r3, [r3, #8]
 800835c:	f003 0320 	and.w	r3, r3, #32
 8008360:	2b00      	cmp	r3, #0
 8008362:	f040 80ab 	bne.w	80084bc <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800836a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800836e:	2b00      	cmp	r3, #0
 8008370:	d133      	bne.n	80083da <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008372:	69bb      	ldr	r3, [r7, #24]
 8008374:	015a      	lsls	r2, r3, #5
 8008376:	69fb      	ldr	r3, [r7, #28]
 8008378:	4413      	add	r3, r2
 800837a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	69ba      	ldr	r2, [r7, #24]
 8008382:	0151      	lsls	r1, r2, #5
 8008384:	69fa      	ldr	r2, [r7, #28]
 8008386:	440a      	add	r2, r1
 8008388:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800838c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008390:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008392:	69bb      	ldr	r3, [r7, #24]
 8008394:	015a      	lsls	r2, r3, #5
 8008396:	69fb      	ldr	r3, [r7, #28]
 8008398:	4413      	add	r3, r2
 800839a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	69ba      	ldr	r2, [r7, #24]
 80083a2:	0151      	lsls	r1, r2, #5
 80083a4:	69fa      	ldr	r2, [r7, #28]
 80083a6:	440a      	add	r2, r1
 80083a8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80083ac:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80083b0:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	3301      	adds	r3, #1
 80083b6:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80083be:	d81d      	bhi.n	80083fc <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80083c0:	69bb      	ldr	r3, [r7, #24]
 80083c2:	015a      	lsls	r2, r3, #5
 80083c4:	69fb      	ldr	r3, [r7, #28]
 80083c6:	4413      	add	r3, r2
 80083c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80083d2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80083d6:	d0ec      	beq.n	80083b2 <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80083d8:	e070      	b.n	80084bc <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80083da:	69bb      	ldr	r3, [r7, #24]
 80083dc:	015a      	lsls	r2, r3, #5
 80083de:	69fb      	ldr	r3, [r7, #28]
 80083e0:	4413      	add	r3, r2
 80083e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	69ba      	ldr	r2, [r7, #24]
 80083ea:	0151      	lsls	r1, r2, #5
 80083ec:	69fa      	ldr	r2, [r7, #28]
 80083ee:	440a      	add	r2, r1
 80083f0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80083f4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80083f8:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80083fa:	e05f      	b.n	80084bc <USB_HC_Halt+0x1ea>
            break;
 80083fc:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80083fe:	e05d      	b.n	80084bc <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008400:	69bb      	ldr	r3, [r7, #24]
 8008402:	015a      	lsls	r2, r3, #5
 8008404:	69fb      	ldr	r3, [r7, #28]
 8008406:	4413      	add	r3, r2
 8008408:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	69ba      	ldr	r2, [r7, #24]
 8008410:	0151      	lsls	r1, r2, #5
 8008412:	69fa      	ldr	r2, [r7, #28]
 8008414:	440a      	add	r2, r1
 8008416:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800841a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800841e:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8008420:	69fb      	ldr	r3, [r7, #28]
 8008422:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008426:	691b      	ldr	r3, [r3, #16]
 8008428:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800842c:	2b00      	cmp	r3, #0
 800842e:	d133      	bne.n	8008498 <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008430:	69bb      	ldr	r3, [r7, #24]
 8008432:	015a      	lsls	r2, r3, #5
 8008434:	69fb      	ldr	r3, [r7, #28]
 8008436:	4413      	add	r3, r2
 8008438:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	69ba      	ldr	r2, [r7, #24]
 8008440:	0151      	lsls	r1, r2, #5
 8008442:	69fa      	ldr	r2, [r7, #28]
 8008444:	440a      	add	r2, r1
 8008446:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800844a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800844e:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008450:	69bb      	ldr	r3, [r7, #24]
 8008452:	015a      	lsls	r2, r3, #5
 8008454:	69fb      	ldr	r3, [r7, #28]
 8008456:	4413      	add	r3, r2
 8008458:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	69ba      	ldr	r2, [r7, #24]
 8008460:	0151      	lsls	r1, r2, #5
 8008462:	69fa      	ldr	r2, [r7, #28]
 8008464:	440a      	add	r2, r1
 8008466:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800846a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800846e:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	3301      	adds	r3, #1
 8008474:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800847c:	d81d      	bhi.n	80084ba <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800847e:	69bb      	ldr	r3, [r7, #24]
 8008480:	015a      	lsls	r2, r3, #5
 8008482:	69fb      	ldr	r3, [r7, #28]
 8008484:	4413      	add	r3, r2
 8008486:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008490:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008494:	d0ec      	beq.n	8008470 <USB_HC_Halt+0x19e>
 8008496:	e011      	b.n	80084bc <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008498:	69bb      	ldr	r3, [r7, #24]
 800849a:	015a      	lsls	r2, r3, #5
 800849c:	69fb      	ldr	r3, [r7, #28]
 800849e:	4413      	add	r3, r2
 80084a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	69ba      	ldr	r2, [r7, #24]
 80084a8:	0151      	lsls	r1, r2, #5
 80084aa:	69fa      	ldr	r2, [r7, #28]
 80084ac:	440a      	add	r2, r1
 80084ae:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80084b2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80084b6:	6013      	str	r3, [r2, #0]
 80084b8:	e000      	b.n	80084bc <USB_HC_Halt+0x1ea>
          break;
 80084ba:	bf00      	nop
    }
  }

  return HAL_OK;
 80084bc:	2300      	movs	r3, #0
}
 80084be:	4618      	mov	r0, r3
 80084c0:	3724      	adds	r7, #36	; 0x24
 80084c2:	46bd      	mov	sp, r7
 80084c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c8:	4770      	bx	lr
	...

080084cc <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 80084cc:	b480      	push	{r7}
 80084ce:	b087      	sub	sp, #28
 80084d0:	af00      	add	r7, sp, #0
 80084d2:	6078      	str	r0, [r7, #4]
 80084d4:	460b      	mov	r3, r1
 80084d6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 80084dc:	78fb      	ldrb	r3, [r7, #3]
 80084de:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 80084e0:	2301      	movs	r3, #1
 80084e2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	04da      	lsls	r2, r3, #19
 80084e8:	4b15      	ldr	r3, [pc, #84]	; (8008540 <USB_DoPing+0x74>)
 80084ea:	4013      	ands	r3, r2
 80084ec:	693a      	ldr	r2, [r7, #16]
 80084ee:	0151      	lsls	r1, r2, #5
 80084f0:	697a      	ldr	r2, [r7, #20]
 80084f2:	440a      	add	r2, r1
 80084f4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80084f8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80084fc:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 80084fe:	693b      	ldr	r3, [r7, #16]
 8008500:	015a      	lsls	r2, r3, #5
 8008502:	697b      	ldr	r3, [r7, #20]
 8008504:	4413      	add	r3, r2
 8008506:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800850e:	68bb      	ldr	r3, [r7, #8]
 8008510:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008514:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008516:	68bb      	ldr	r3, [r7, #8]
 8008518:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800851c:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800851e:	693b      	ldr	r3, [r7, #16]
 8008520:	015a      	lsls	r2, r3, #5
 8008522:	697b      	ldr	r3, [r7, #20]
 8008524:	4413      	add	r3, r2
 8008526:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800852a:	461a      	mov	r2, r3
 800852c:	68bb      	ldr	r3, [r7, #8]
 800852e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8008530:	2300      	movs	r3, #0
}
 8008532:	4618      	mov	r0, r3
 8008534:	371c      	adds	r7, #28
 8008536:	46bd      	mov	sp, r7
 8008538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853c:	4770      	bx	lr
 800853e:	bf00      	nop
 8008540:	1ff80000 	.word	0x1ff80000

08008544 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8008544:	b580      	push	{r7, lr}
 8008546:	b088      	sub	sp, #32
 8008548:	af00      	add	r7, sp, #0
 800854a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800854c:	2300      	movs	r3, #0
 800854e:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8008554:	2300      	movs	r3, #0
 8008556:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8008558:	6878      	ldr	r0, [r7, #4]
 800855a:	f7ff f911 	bl	8007780 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800855e:	2110      	movs	r1, #16
 8008560:	6878      	ldr	r0, [r7, #4]
 8008562:	f7ff f96b 	bl	800783c <USB_FlushTxFifo>
 8008566:	4603      	mov	r3, r0
 8008568:	2b00      	cmp	r3, #0
 800856a:	d001      	beq.n	8008570 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800856c:	2301      	movs	r3, #1
 800856e:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008570:	6878      	ldr	r0, [r7, #4]
 8008572:	f7ff f997 	bl	80078a4 <USB_FlushRxFifo>
 8008576:	4603      	mov	r3, r0
 8008578:	2b00      	cmp	r3, #0
 800857a:	d001      	beq.n	8008580 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800857c:	2301      	movs	r3, #1
 800857e:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8008580:	2300      	movs	r3, #0
 8008582:	61bb      	str	r3, [r7, #24]
 8008584:	e01f      	b.n	80085c6 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8008586:	69bb      	ldr	r3, [r7, #24]
 8008588:	015a      	lsls	r2, r3, #5
 800858a:	697b      	ldr	r3, [r7, #20]
 800858c:	4413      	add	r3, r2
 800858e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8008596:	693b      	ldr	r3, [r7, #16]
 8008598:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800859c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800859e:	693b      	ldr	r3, [r7, #16]
 80085a0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80085a4:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80085a6:	693b      	ldr	r3, [r7, #16]
 80085a8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80085ac:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80085ae:	69bb      	ldr	r3, [r7, #24]
 80085b0:	015a      	lsls	r2, r3, #5
 80085b2:	697b      	ldr	r3, [r7, #20]
 80085b4:	4413      	add	r3, r2
 80085b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80085ba:	461a      	mov	r2, r3
 80085bc:	693b      	ldr	r3, [r7, #16]
 80085be:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80085c0:	69bb      	ldr	r3, [r7, #24]
 80085c2:	3301      	adds	r3, #1
 80085c4:	61bb      	str	r3, [r7, #24]
 80085c6:	69bb      	ldr	r3, [r7, #24]
 80085c8:	2b0f      	cmp	r3, #15
 80085ca:	d9dc      	bls.n	8008586 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80085cc:	2300      	movs	r3, #0
 80085ce:	61bb      	str	r3, [r7, #24]
 80085d0:	e034      	b.n	800863c <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 80085d2:	69bb      	ldr	r3, [r7, #24]
 80085d4:	015a      	lsls	r2, r3, #5
 80085d6:	697b      	ldr	r3, [r7, #20]
 80085d8:	4413      	add	r3, r2
 80085da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 80085e2:	693b      	ldr	r3, [r7, #16]
 80085e4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80085e8:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 80085ea:	693b      	ldr	r3, [r7, #16]
 80085ec:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80085f0:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80085f2:	693b      	ldr	r3, [r7, #16]
 80085f4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80085f8:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80085fa:	69bb      	ldr	r3, [r7, #24]
 80085fc:	015a      	lsls	r2, r3, #5
 80085fe:	697b      	ldr	r3, [r7, #20]
 8008600:	4413      	add	r3, r2
 8008602:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008606:	461a      	mov	r2, r3
 8008608:	693b      	ldr	r3, [r7, #16]
 800860a:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	3301      	adds	r3, #1
 8008610:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008618:	d80c      	bhi.n	8008634 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800861a:	69bb      	ldr	r3, [r7, #24]
 800861c:	015a      	lsls	r2, r3, #5
 800861e:	697b      	ldr	r3, [r7, #20]
 8008620:	4413      	add	r3, r2
 8008622:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800862c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008630:	d0ec      	beq.n	800860c <USB_StopHost+0xc8>
 8008632:	e000      	b.n	8008636 <USB_StopHost+0xf2>
        break;
 8008634:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8008636:	69bb      	ldr	r3, [r7, #24]
 8008638:	3301      	adds	r3, #1
 800863a:	61bb      	str	r3, [r7, #24]
 800863c:	69bb      	ldr	r3, [r7, #24]
 800863e:	2b0f      	cmp	r3, #15
 8008640:	d9c7      	bls.n	80085d2 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8008642:	697b      	ldr	r3, [r7, #20]
 8008644:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008648:	461a      	mov	r2, r3
 800864a:	f04f 33ff 	mov.w	r3, #4294967295
 800864e:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	f04f 32ff 	mov.w	r2, #4294967295
 8008656:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8008658:	6878      	ldr	r0, [r7, #4]
 800865a:	f7ff f880 	bl	800775e <USB_EnableGlobalInt>

  return ret;
 800865e:	7ffb      	ldrb	r3, [r7, #31]
}
 8008660:	4618      	mov	r0, r3
 8008662:	3720      	adds	r7, #32
 8008664:	46bd      	mov	sp, r7
 8008666:	bd80      	pop	{r7, pc}

08008668 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8008668:	b580      	push	{r7, lr}
 800866a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USBH driver ###########################*/
  retUSBH = FATFS_LinkDriver(&USBH_Driver, USBHPath);
 800866c:	4904      	ldr	r1, [pc, #16]	; (8008680 <MX_FATFS_Init+0x18>)
 800866e:	4805      	ldr	r0, [pc, #20]	; (8008684 <MX_FATFS_Init+0x1c>)
 8008670:	f005 fc98 	bl	800dfa4 <FATFS_LinkDriver>
 8008674:	4603      	mov	r3, r0
 8008676:	461a      	mov	r2, r3
 8008678:	4b03      	ldr	r3, [pc, #12]	; (8008688 <MX_FATFS_Init+0x20>)
 800867a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800867c:	bf00      	nop
 800867e:	bd80      	pop	{r7, pc}
 8008680:	200014e0 	.word	0x200014e0
 8008684:	0800f0d8 	.word	0x0800f0d8
 8008688:	200014dc 	.word	0x200014dc

0800868c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800868c:	b480      	push	{r7}
 800868e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8008690:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8008692:	4618      	mov	r0, r3
 8008694:	46bd      	mov	sp, r7
 8008696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869a:	4770      	bx	lr

0800869c <USBH_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_initialize(BYTE lun)
{
 800869c:	b480      	push	{r7}
 800869e:	b083      	sub	sp, #12
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	4603      	mov	r3, r0
 80086a4:	71fb      	strb	r3, [r7, #7]
  /* CAUTION : USB Host library has to be initialized in the application */

  return RES_OK;
 80086a6:	2300      	movs	r3, #0
}
 80086a8:	4618      	mov	r0, r3
 80086aa:	370c      	adds	r7, #12
 80086ac:	46bd      	mov	sp, r7
 80086ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b2:	4770      	bx	lr

080086b4 <USBH_status>:
  * @brief  Gets Disk Status
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_status(BYTE lun)
{
 80086b4:	b580      	push	{r7, lr}
 80086b6:	b084      	sub	sp, #16
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	4603      	mov	r3, r0
 80086bc:	71fb      	strb	r3, [r7, #7]
  DRESULT res = RES_ERROR;
 80086be:	2301      	movs	r3, #1
 80086c0:	73fb      	strb	r3, [r7, #15]

  if(USBH_MSC_UnitIsReady(&hUSB_Host, lun))
 80086c2:	79fb      	ldrb	r3, [r7, #7]
 80086c4:	4619      	mov	r1, r3
 80086c6:	4808      	ldr	r0, [pc, #32]	; (80086e8 <USBH_status+0x34>)
 80086c8:	f000 fe32 	bl	8009330 <USBH_MSC_UnitIsReady>
 80086cc:	4603      	mov	r3, r0
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d002      	beq.n	80086d8 <USBH_status+0x24>
  {
    res = RES_OK;
 80086d2:	2300      	movs	r3, #0
 80086d4:	73fb      	strb	r3, [r7, #15]
 80086d6:	e001      	b.n	80086dc <USBH_status+0x28>
  }
  else
  {
    res = RES_ERROR;
 80086d8:	2301      	movs	r3, #1
 80086da:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 80086dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80086de:	4618      	mov	r0, r3
 80086e0:	3710      	adds	r7, #16
 80086e2:	46bd      	mov	sp, r7
 80086e4:	bd80      	pop	{r7, pc}
 80086e6:	bf00      	nop
 80086e8:	20001748 	.word	0x20001748

080086ec <USBH_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT USBH_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 80086ec:	b580      	push	{r7, lr}
 80086ee:	b094      	sub	sp, #80	; 0x50
 80086f0:	af02      	add	r7, sp, #8
 80086f2:	60b9      	str	r1, [r7, #8]
 80086f4:	607a      	str	r2, [r7, #4]
 80086f6:	603b      	str	r3, [r7, #0]
 80086f8:	4603      	mov	r3, r0
 80086fa:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80086fc:	2301      	movs	r3, #1
 80086fe:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Read(&hUSB_Host, lun, sector, buff, count) == USBH_OK)
 8008702:	7bf9      	ldrb	r1, [r7, #15]
 8008704:	683b      	ldr	r3, [r7, #0]
 8008706:	9300      	str	r3, [sp, #0]
 8008708:	68bb      	ldr	r3, [r7, #8]
 800870a:	687a      	ldr	r2, [r7, #4]
 800870c:	4813      	ldr	r0, [pc, #76]	; (800875c <USBH_read+0x70>)
 800870e:	f000 fe59 	bl	80093c4 <USBH_MSC_Read>
 8008712:	4603      	mov	r3, r0
 8008714:	2b00      	cmp	r3, #0
 8008716:	d103      	bne.n	8008720 <USBH_read+0x34>
  {
    res = RES_OK;
 8008718:	2300      	movs	r3, #0
 800871a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800871e:	e017      	b.n	8008750 <USBH_read+0x64>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 8008720:	f107 0210 	add.w	r2, r7, #16
 8008724:	7bfb      	ldrb	r3, [r7, #15]
 8008726:	4619      	mov	r1, r3
 8008728:	480c      	ldr	r0, [pc, #48]	; (800875c <USBH_read+0x70>)
 800872a:	f000 fe27 	bl	800937c <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 800872e:	7f7b      	ldrb	r3, [r7, #29]
 8008730:	2b3a      	cmp	r3, #58	; 0x3a
 8008732:	d005      	beq.n	8008740 <USBH_read+0x54>
 8008734:	2b3a      	cmp	r3, #58	; 0x3a
 8008736:	dc07      	bgt.n	8008748 <USBH_read+0x5c>
 8008738:	2b04      	cmp	r3, #4
 800873a:	d001      	beq.n	8008740 <USBH_read+0x54>
 800873c:	2b28      	cmp	r3, #40	; 0x28
 800873e:	d103      	bne.n	8008748 <USBH_read+0x5c>
    {
    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog ("USB Disk is not ready!");
      res = RES_NOTRDY;
 8008740:	2303      	movs	r3, #3
 8008742:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 8008746:	e003      	b.n	8008750 <USBH_read+0x64>

    default:
      res = RES_ERROR;
 8008748:	2301      	movs	r3, #1
 800874a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800874e:	bf00      	nop
    }
  }

  return res;
 8008750:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8008754:	4618      	mov	r0, r3
 8008756:	3748      	adds	r7, #72	; 0x48
 8008758:	46bd      	mov	sp, r7
 800875a:	bd80      	pop	{r7, pc}
 800875c:	20001748 	.word	0x20001748

08008760 <USBH_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT USBH_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8008760:	b580      	push	{r7, lr}
 8008762:	b094      	sub	sp, #80	; 0x50
 8008764:	af02      	add	r7, sp, #8
 8008766:	60b9      	str	r1, [r7, #8]
 8008768:	607a      	str	r2, [r7, #4]
 800876a:	603b      	str	r3, [r7, #0]
 800876c:	4603      	mov	r3, r0
 800876e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8008770:	2301      	movs	r3, #1
 8008772:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Write(&hUSB_Host, lun, sector, (BYTE *)buff, count) == USBH_OK)
 8008776:	7bf9      	ldrb	r1, [r7, #15]
 8008778:	683b      	ldr	r3, [r7, #0]
 800877a:	9300      	str	r3, [sp, #0]
 800877c:	68bb      	ldr	r3, [r7, #8]
 800877e:	687a      	ldr	r2, [r7, #4]
 8008780:	4817      	ldr	r0, [pc, #92]	; (80087e0 <USBH_write+0x80>)
 8008782:	f000 fe88 	bl	8009496 <USBH_MSC_Write>
 8008786:	4603      	mov	r3, r0
 8008788:	2b00      	cmp	r3, #0
 800878a:	d103      	bne.n	8008794 <USBH_write+0x34>
  {
    res = RES_OK;
 800878c:	2300      	movs	r3, #0
 800878e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8008792:	e01f      	b.n	80087d4 <USBH_write+0x74>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 8008794:	f107 0210 	add.w	r2, r7, #16
 8008798:	7bfb      	ldrb	r3, [r7, #15]
 800879a:	4619      	mov	r1, r3
 800879c:	4810      	ldr	r0, [pc, #64]	; (80087e0 <USBH_write+0x80>)
 800879e:	f000 fded 	bl	800937c <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 80087a2:	7f7b      	ldrb	r3, [r7, #29]
 80087a4:	2b3a      	cmp	r3, #58	; 0x3a
 80087a6:	d00d      	beq.n	80087c4 <USBH_write+0x64>
 80087a8:	2b3a      	cmp	r3, #58	; 0x3a
 80087aa:	dc0f      	bgt.n	80087cc <USBH_write+0x6c>
 80087ac:	2b28      	cmp	r3, #40	; 0x28
 80087ae:	d009      	beq.n	80087c4 <USBH_write+0x64>
 80087b0:	2b28      	cmp	r3, #40	; 0x28
 80087b2:	dc0b      	bgt.n	80087cc <USBH_write+0x6c>
 80087b4:	2b04      	cmp	r3, #4
 80087b6:	d005      	beq.n	80087c4 <USBH_write+0x64>
 80087b8:	2b27      	cmp	r3, #39	; 0x27
 80087ba:	d107      	bne.n	80087cc <USBH_write+0x6c>
    {
    case SCSI_ASC_WRITE_PROTECTED:
      USBH_ErrLog("USB Disk is Write protected!");
      res = RES_WRPRT;
 80087bc:	2302      	movs	r3, #2
 80087be:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 80087c2:	e007      	b.n	80087d4 <USBH_write+0x74>

    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog("USB Disk is not ready!");
      res = RES_NOTRDY;
 80087c4:	2303      	movs	r3, #3
 80087c6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 80087ca:	e003      	b.n	80087d4 <USBH_write+0x74>

    default:
      res = RES_ERROR;
 80087cc:	2301      	movs	r3, #1
 80087ce:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 80087d2:	bf00      	nop
    }
  }

  return res;
 80087d4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 80087d8:	4618      	mov	r0, r3
 80087da:	3748      	adds	r7, #72	; 0x48
 80087dc:	46bd      	mov	sp, r7
 80087de:	bd80      	pop	{r7, pc}
 80087e0:	20001748 	.word	0x20001748

080087e4 <USBH_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT USBH_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 80087e4:	b580      	push	{r7, lr}
 80087e6:	b090      	sub	sp, #64	; 0x40
 80087e8:	af00      	add	r7, sp, #0
 80087ea:	4603      	mov	r3, r0
 80087ec:	603a      	str	r2, [r7, #0]
 80087ee:	71fb      	strb	r3, [r7, #7]
 80087f0:	460b      	mov	r3, r1
 80087f2:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 80087f4:	2301      	movs	r3, #1
 80087f6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  MSC_LUNTypeDef info;

  switch (cmd)
 80087fa:	79bb      	ldrb	r3, [r7, #6]
 80087fc:	2b03      	cmp	r3, #3
 80087fe:	d852      	bhi.n	80088a6 <USBH_ioctl+0xc2>
 8008800:	a201      	add	r2, pc, #4	; (adr r2, 8008808 <USBH_ioctl+0x24>)
 8008802:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008806:	bf00      	nop
 8008808:	08008819 	.word	0x08008819
 800880c:	08008821 	.word	0x08008821
 8008810:	0800884b 	.word	0x0800884b
 8008814:	08008877 	.word	0x08008877
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC:
    res = RES_OK;
 8008818:	2300      	movs	r3, #0
 800881a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800881e:	e045      	b.n	80088ac <USBH_ioctl+0xc8>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 8008820:	f107 0208 	add.w	r2, r7, #8
 8008824:	79fb      	ldrb	r3, [r7, #7]
 8008826:	4619      	mov	r1, r3
 8008828:	4823      	ldr	r0, [pc, #140]	; (80088b8 <USBH_ioctl+0xd4>)
 800882a:	f000 fda7 	bl	800937c <USBH_MSC_GetLUNInfo>
 800882e:	4603      	mov	r3, r0
 8008830:	2b00      	cmp	r3, #0
 8008832:	d106      	bne.n	8008842 <USBH_ioctl+0x5e>
    {
      *(DWORD*)buff = info.capacity.block_nbr;
 8008834:	68fa      	ldr	r2, [r7, #12]
 8008836:	683b      	ldr	r3, [r7, #0]
 8008838:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800883a:	2300      	movs	r3, #0
 800883c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 8008840:	e034      	b.n	80088ac <USBH_ioctl+0xc8>
      res = RES_ERROR;
 8008842:	2301      	movs	r3, #1
 8008844:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 8008848:	e030      	b.n	80088ac <USBH_ioctl+0xc8>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 800884a:	f107 0208 	add.w	r2, r7, #8
 800884e:	79fb      	ldrb	r3, [r7, #7]
 8008850:	4619      	mov	r1, r3
 8008852:	4819      	ldr	r0, [pc, #100]	; (80088b8 <USBH_ioctl+0xd4>)
 8008854:	f000 fd92 	bl	800937c <USBH_MSC_GetLUNInfo>
 8008858:	4603      	mov	r3, r0
 800885a:	2b00      	cmp	r3, #0
 800885c:	d107      	bne.n	800886e <USBH_ioctl+0x8a>
    {
      *(DWORD*)buff = info.capacity.block_size;
 800885e:	8a3b      	ldrh	r3, [r7, #16]
 8008860:	461a      	mov	r2, r3
 8008862:	683b      	ldr	r3, [r7, #0]
 8008864:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 8008866:	2300      	movs	r3, #0
 8008868:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 800886c:	e01e      	b.n	80088ac <USBH_ioctl+0xc8>
      res = RES_ERROR;
 800886e:	2301      	movs	r3, #1
 8008870:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 8008874:	e01a      	b.n	80088ac <USBH_ioctl+0xc8>

    /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :

    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 8008876:	f107 0208 	add.w	r2, r7, #8
 800887a:	79fb      	ldrb	r3, [r7, #7]
 800887c:	4619      	mov	r1, r3
 800887e:	480e      	ldr	r0, [pc, #56]	; (80088b8 <USBH_ioctl+0xd4>)
 8008880:	f000 fd7c 	bl	800937c <USBH_MSC_GetLUNInfo>
 8008884:	4603      	mov	r3, r0
 8008886:	2b00      	cmp	r3, #0
 8008888:	d109      	bne.n	800889e <USBH_ioctl+0xba>
    {
      *(DWORD*)buff = info.capacity.block_size / USB_DEFAULT_BLOCK_SIZE;
 800888a:	8a3b      	ldrh	r3, [r7, #16]
 800888c:	0a5b      	lsrs	r3, r3, #9
 800888e:	b29b      	uxth	r3, r3
 8008890:	461a      	mov	r2, r3
 8008892:	683b      	ldr	r3, [r7, #0]
 8008894:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 8008896:	2300      	movs	r3, #0
 8008898:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 800889c:	e006      	b.n	80088ac <USBH_ioctl+0xc8>
      res = RES_ERROR;
 800889e:	2301      	movs	r3, #1
 80088a0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 80088a4:	e002      	b.n	80088ac <USBH_ioctl+0xc8>

  default:
    res = RES_PARERR;
 80088a6:	2304      	movs	r3, #4
 80088a8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }

  return res;
 80088ac:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 80088b0:	4618      	mov	r0, r3
 80088b2:	3740      	adds	r7, #64	; 0x40
 80088b4:	46bd      	mov	sp, r7
 80088b6:	bd80      	pop	{r7, pc}
 80088b8:	20001748 	.word	0x20001748

080088bc <USBH_MSC_InterfaceInit>:
  *         The function init the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 80088bc:	b590      	push	{r4, r7, lr}
 80088be:	b089      	sub	sp, #36	; 0x24
 80088c0:	af04      	add	r7, sp, #16
 80088c2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  uint8_t interface;
  MSC_HandleTypeDef *MSC_Handle;

  interface = USBH_FindInterface(phost, phost->pActiveClass->ClassCode, MSC_TRANSPARENT, MSC_BOT);
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80088ca:	7919      	ldrb	r1, [r3, #4]
 80088cc:	2350      	movs	r3, #80	; 0x50
 80088ce:	2206      	movs	r2, #6
 80088d0:	6878      	ldr	r0, [r7, #4]
 80088d2:	f001 fc6b 	bl	800a1ac <USBH_FindInterface>
 80088d6:	4603      	mov	r3, r0
 80088d8:	73fb      	strb	r3, [r7, #15]

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* Not Valid Interface */
 80088da:	7bfb      	ldrb	r3, [r7, #15]
 80088dc:	2bff      	cmp	r3, #255	; 0xff
 80088de:	d002      	beq.n	80088e6 <USBH_MSC_InterfaceInit+0x2a>
 80088e0:	7bfb      	ldrb	r3, [r7, #15]
 80088e2:	2b01      	cmp	r3, #1
 80088e4:	d901      	bls.n	80088ea <USBH_MSC_InterfaceInit+0x2e>
  {
    USBH_DbgLog("Cannot Find the interface for %s class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80088e6:	2302      	movs	r3, #2
 80088e8:	e106      	b.n	8008af8 <USBH_MSC_InterfaceInit+0x23c>
  }

  status = USBH_SelectInterface(phost, interface);
 80088ea:	7bfb      	ldrb	r3, [r7, #15]
 80088ec:	4619      	mov	r1, r3
 80088ee:	6878      	ldr	r0, [r7, #4]
 80088f0:	f001 fc40 	bl	800a174 <USBH_SelectInterface>
 80088f4:	4603      	mov	r3, r0
 80088f6:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 80088f8:	7bbb      	ldrb	r3, [r7, #14]
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d001      	beq.n	8008902 <USBH_MSC_InterfaceInit+0x46>
  {
    return USBH_FAIL;
 80088fe:	2302      	movs	r3, #2
 8008900:	e0fa      	b.n	8008af8 <USBH_MSC_InterfaceInit+0x23c>
  }

  phost->pActiveClass->pData = (MSC_HandleTypeDef *)USBH_malloc(sizeof(MSC_HandleTypeDef));
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 8008908:	f44f 7080 	mov.w	r0, #256	; 0x100
 800890c:	f005 fe96 	bl	800e63c <malloc>
 8008910:	4603      	mov	r3, r0
 8008912:	61e3      	str	r3, [r4, #28]
  MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800891a:	69db      	ldr	r3, [r3, #28]
 800891c:	60bb      	str	r3, [r7, #8]

  if (MSC_Handle == NULL)
 800891e:	68bb      	ldr	r3, [r7, #8]
 8008920:	2b00      	cmp	r3, #0
 8008922:	d101      	bne.n	8008928 <USBH_MSC_InterfaceInit+0x6c>
  {
    USBH_DbgLog("Cannot allocate memory for MSC Handle");
    return USBH_FAIL;
 8008924:	2302      	movs	r3, #2
 8008926:	e0e7      	b.n	8008af8 <USBH_MSC_InterfaceInit+0x23c>
  }

  /* Initialize msc handler */
  (void)USBH_memset(MSC_Handle, 0, sizeof(MSC_HandleTypeDef));
 8008928:	f44f 7280 	mov.w	r2, #256	; 0x100
 800892c:	2100      	movs	r1, #0
 800892e:	68b8      	ldr	r0, [r7, #8]
 8008930:	f005 fea2 	bl	800e678 <memset>

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8008934:	7bfb      	ldrb	r3, [r7, #15]
 8008936:	687a      	ldr	r2, [r7, #4]
 8008938:	211a      	movs	r1, #26
 800893a:	fb01 f303 	mul.w	r3, r1, r3
 800893e:	4413      	add	r3, r2
 8008940:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8008944:	781b      	ldrb	r3, [r3, #0]
 8008946:	b25b      	sxtb	r3, r3
 8008948:	2b00      	cmp	r3, #0
 800894a:	da16      	bge.n	800897a <USBH_MSC_InterfaceInit+0xbe>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 800894c:	7bfb      	ldrb	r3, [r7, #15]
 800894e:	687a      	ldr	r2, [r7, #4]
 8008950:	211a      	movs	r1, #26
 8008952:	fb01 f303 	mul.w	r3, r1, r3
 8008956:	4413      	add	r3, r2
 8008958:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800895c:	781a      	ldrb	r2, [r3, #0]
 800895e:	68bb      	ldr	r3, [r7, #8]
 8008960:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008962:	7bfb      	ldrb	r3, [r7, #15]
 8008964:	687a      	ldr	r2, [r7, #4]
 8008966:	211a      	movs	r1, #26
 8008968:	fb01 f303 	mul.w	r3, r1, r3
 800896c:	4413      	add	r3, r2
 800896e:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8008972:	881a      	ldrh	r2, [r3, #0]
 8008974:	68bb      	ldr	r3, [r7, #8]
 8008976:	815a      	strh	r2, [r3, #10]
 8008978:	e015      	b.n	80089a6 <USBH_MSC_InterfaceInit+0xea>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 800897a:	7bfb      	ldrb	r3, [r7, #15]
 800897c:	687a      	ldr	r2, [r7, #4]
 800897e:	211a      	movs	r1, #26
 8008980:	fb01 f303 	mul.w	r3, r1, r3
 8008984:	4413      	add	r3, r2
 8008986:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800898a:	781a      	ldrb	r2, [r3, #0]
 800898c:	68bb      	ldr	r3, [r7, #8]
 800898e:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008990:	7bfb      	ldrb	r3, [r7, #15]
 8008992:	687a      	ldr	r2, [r7, #4]
 8008994:	211a      	movs	r1, #26
 8008996:	fb01 f303 	mul.w	r3, r1, r3
 800899a:	4413      	add	r3, r2
 800899c:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80089a0:	881a      	ldrh	r2, [r3, #0]
 80089a2:	68bb      	ldr	r3, [r7, #8]
 80089a4:	811a      	strh	r2, [r3, #8]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 80089a6:	7bfb      	ldrb	r3, [r7, #15]
 80089a8:	687a      	ldr	r2, [r7, #4]
 80089aa:	211a      	movs	r1, #26
 80089ac:	fb01 f303 	mul.w	r3, r1, r3
 80089b0:	4413      	add	r3, r2
 80089b2:	f203 3356 	addw	r3, r3, #854	; 0x356
 80089b6:	781b      	ldrb	r3, [r3, #0]
 80089b8:	b25b      	sxtb	r3, r3
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	da16      	bge.n	80089ec <USBH_MSC_InterfaceInit+0x130>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 80089be:	7bfb      	ldrb	r3, [r7, #15]
 80089c0:	687a      	ldr	r2, [r7, #4]
 80089c2:	211a      	movs	r1, #26
 80089c4:	fb01 f303 	mul.w	r3, r1, r3
 80089c8:	4413      	add	r3, r2
 80089ca:	f203 3356 	addw	r3, r3, #854	; 0x356
 80089ce:	781a      	ldrb	r2, [r3, #0]
 80089d0:	68bb      	ldr	r3, [r7, #8]
 80089d2:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80089d4:	7bfb      	ldrb	r3, [r7, #15]
 80089d6:	687a      	ldr	r2, [r7, #4]
 80089d8:	211a      	movs	r1, #26
 80089da:	fb01 f303 	mul.w	r3, r1, r3
 80089de:	4413      	add	r3, r2
 80089e0:	f503 7356 	add.w	r3, r3, #856	; 0x358
 80089e4:	881a      	ldrh	r2, [r3, #0]
 80089e6:	68bb      	ldr	r3, [r7, #8]
 80089e8:	815a      	strh	r2, [r3, #10]
 80089ea:	e015      	b.n	8008a18 <USBH_MSC_InterfaceInit+0x15c>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 80089ec:	7bfb      	ldrb	r3, [r7, #15]
 80089ee:	687a      	ldr	r2, [r7, #4]
 80089f0:	211a      	movs	r1, #26
 80089f2:	fb01 f303 	mul.w	r3, r1, r3
 80089f6:	4413      	add	r3, r2
 80089f8:	f203 3356 	addw	r3, r3, #854	; 0x356
 80089fc:	781a      	ldrb	r2, [r3, #0]
 80089fe:	68bb      	ldr	r3, [r7, #8]
 8008a00:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8008a02:	7bfb      	ldrb	r3, [r7, #15]
 8008a04:	687a      	ldr	r2, [r7, #4]
 8008a06:	211a      	movs	r1, #26
 8008a08:	fb01 f303 	mul.w	r3, r1, r3
 8008a0c:	4413      	add	r3, r2
 8008a0e:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8008a12:	881a      	ldrh	r2, [r3, #0]
 8008a14:	68bb      	ldr	r3, [r7, #8]
 8008a16:	811a      	strh	r2, [r3, #8]
  }

  MSC_Handle->state = MSC_INIT;
 8008a18:	68bb      	ldr	r3, [r7, #8]
 8008a1a:	2200      	movs	r2, #0
 8008a1c:	731a      	strb	r2, [r3, #12]
  MSC_Handle->error = MSC_OK;
 8008a1e:	68bb      	ldr	r3, [r7, #8]
 8008a20:	2200      	movs	r2, #0
 8008a22:	735a      	strb	r2, [r3, #13]
  MSC_Handle->req_state = MSC_REQ_IDLE;
 8008a24:	68bb      	ldr	r3, [r7, #8]
 8008a26:	2200      	movs	r2, #0
 8008a28:	739a      	strb	r2, [r3, #14]
  MSC_Handle->OutPipe = USBH_AllocPipe(phost, MSC_Handle->OutEp);
 8008a2a:	68bb      	ldr	r3, [r7, #8]
 8008a2c:	799b      	ldrb	r3, [r3, #6]
 8008a2e:	4619      	mov	r1, r3
 8008a30:	6878      	ldr	r0, [r7, #4]
 8008a32:	f002 fed6 	bl	800b7e2 <USBH_AllocPipe>
 8008a36:	4603      	mov	r3, r0
 8008a38:	461a      	mov	r2, r3
 8008a3a:	68bb      	ldr	r3, [r7, #8]
 8008a3c:	715a      	strb	r2, [r3, #5]
  MSC_Handle->InPipe = USBH_AllocPipe(phost, MSC_Handle->InEp);
 8008a3e:	68bb      	ldr	r3, [r7, #8]
 8008a40:	79db      	ldrb	r3, [r3, #7]
 8008a42:	4619      	mov	r1, r3
 8008a44:	6878      	ldr	r0, [r7, #4]
 8008a46:	f002 fecc 	bl	800b7e2 <USBH_AllocPipe>
 8008a4a:	4603      	mov	r3, r0
 8008a4c:	461a      	mov	r2, r3
 8008a4e:	68bb      	ldr	r3, [r7, #8]
 8008a50:	711a      	strb	r2, [r3, #4]

  (void)USBH_MSC_BOT_Init(phost);
 8008a52:	6878      	ldr	r0, [r7, #4]
 8008a54:	f000 fdc4 	bl	80095e0 <USBH_MSC_BOT_Init>

  /* Open the new channels */
  if ((MSC_Handle->OutEp != 0U) && (MSC_Handle->OutEpSize != 0U))
 8008a58:	68bb      	ldr	r3, [r7, #8]
 8008a5a:	799b      	ldrb	r3, [r3, #6]
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d01e      	beq.n	8008a9e <USBH_MSC_InterfaceInit+0x1e2>
 8008a60:	68bb      	ldr	r3, [r7, #8]
 8008a62:	891b      	ldrh	r3, [r3, #8]
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d01a      	beq.n	8008a9e <USBH_MSC_InterfaceInit+0x1e2>
  {
    (void)USBH_OpenPipe(phost, MSC_Handle->OutPipe, MSC_Handle->OutEp,
 8008a68:	68bb      	ldr	r3, [r7, #8]
 8008a6a:	7959      	ldrb	r1, [r3, #5]
 8008a6c:	68bb      	ldr	r3, [r7, #8]
 8008a6e:	7998      	ldrb	r0, [r3, #6]
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008a7c:	68ba      	ldr	r2, [r7, #8]
 8008a7e:	8912      	ldrh	r2, [r2, #8]
 8008a80:	9202      	str	r2, [sp, #8]
 8008a82:	2202      	movs	r2, #2
 8008a84:	9201      	str	r2, [sp, #4]
 8008a86:	9300      	str	r3, [sp, #0]
 8008a88:	4623      	mov	r3, r4
 8008a8a:	4602      	mov	r2, r0
 8008a8c:	6878      	ldr	r0, [r7, #4]
 8008a8e:	f002 fe79 	bl	800b784 <USBH_OpenPipe>
 8008a92:	bf00      	nop
  else
  {
    return USBH_NOT_SUPPORTED;
  }

  if ((MSC_Handle->InEp != 0U) && (MSC_Handle->InEpSize != 0U))
 8008a94:	68bb      	ldr	r3, [r7, #8]
 8008a96:	79db      	ldrb	r3, [r3, #7]
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d02c      	beq.n	8008af6 <USBH_MSC_InterfaceInit+0x23a>
 8008a9c:	e001      	b.n	8008aa2 <USBH_MSC_InterfaceInit+0x1e6>
    return USBH_NOT_SUPPORTED;
 8008a9e:	2303      	movs	r3, #3
 8008aa0:	e02a      	b.n	8008af8 <USBH_MSC_InterfaceInit+0x23c>
  if ((MSC_Handle->InEp != 0U) && (MSC_Handle->InEpSize != 0U))
 8008aa2:	68bb      	ldr	r3, [r7, #8]
 8008aa4:	895b      	ldrh	r3, [r3, #10]
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d025      	beq.n	8008af6 <USBH_MSC_InterfaceInit+0x23a>
  {
    (void)USBH_OpenPipe(phost, MSC_Handle->InPipe, MSC_Handle->InEp,
 8008aaa:	68bb      	ldr	r3, [r7, #8]
 8008aac:	7919      	ldrb	r1, [r3, #4]
 8008aae:	68bb      	ldr	r3, [r7, #8]
 8008ab0:	79d8      	ldrb	r0, [r3, #7]
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008abe:	68ba      	ldr	r2, [r7, #8]
 8008ac0:	8952      	ldrh	r2, [r2, #10]
 8008ac2:	9202      	str	r2, [sp, #8]
 8008ac4:	2202      	movs	r2, #2
 8008ac6:	9201      	str	r2, [sp, #4]
 8008ac8:	9300      	str	r3, [sp, #0]
 8008aca:	4623      	mov	r3, r4
 8008acc:	4602      	mov	r2, r0
 8008ace:	6878      	ldr	r0, [r7, #4]
 8008ad0:	f002 fe58 	bl	800b784 <USBH_OpenPipe>
 8008ad4:	bf00      	nop
  else
  {
    return USBH_NOT_SUPPORTED;
  }

  (void)USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 8008ad6:	68bb      	ldr	r3, [r7, #8]
 8008ad8:	791b      	ldrb	r3, [r3, #4]
 8008ada:	2200      	movs	r2, #0
 8008adc:	4619      	mov	r1, r3
 8008ade:	6878      	ldr	r0, [r7, #4]
 8008ae0:	f005 fceb 	bl	800e4ba <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 0U);
 8008ae4:	68bb      	ldr	r3, [r7, #8]
 8008ae6:	795b      	ldrb	r3, [r3, #5]
 8008ae8:	2200      	movs	r2, #0
 8008aea:	4619      	mov	r1, r3
 8008aec:	6878      	ldr	r0, [r7, #4]
 8008aee:	f005 fce4 	bl	800e4ba <USBH_LL_SetToggle>

  return USBH_OK;
 8008af2:	2300      	movs	r3, #0
 8008af4:	e000      	b.n	8008af8 <USBH_MSC_InterfaceInit+0x23c>
    return USBH_NOT_SUPPORTED;
 8008af6:	2303      	movs	r3, #3
}
 8008af8:	4618      	mov	r0, r3
 8008afa:	3714      	adds	r7, #20
 8008afc:	46bd      	mov	sp, r7
 8008afe:	bd90      	pop	{r4, r7, pc}

08008b00 <USBH_MSC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8008b00:	b580      	push	{r7, lr}
 8008b02:	b084      	sub	sp, #16
 8008b04:	af00      	add	r7, sp, #0
 8008b06:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008b0e:	69db      	ldr	r3, [r3, #28]
 8008b10:	60fb      	str	r3, [r7, #12]

  if ((MSC_Handle->OutPipe) != 0U)
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	795b      	ldrb	r3, [r3, #5]
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d00e      	beq.n	8008b38 <USBH_MSC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, MSC_Handle->OutPipe);
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	795b      	ldrb	r3, [r3, #5]
 8008b1e:	4619      	mov	r1, r3
 8008b20:	6878      	ldr	r0, [r7, #4]
 8008b22:	f002 fe4e 	bl	800b7c2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, MSC_Handle->OutPipe);
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	795b      	ldrb	r3, [r3, #5]
 8008b2a:	4619      	mov	r1, r3
 8008b2c:	6878      	ldr	r0, [r7, #4]
 8008b2e:	f002 fe79 	bl	800b824 <USBH_FreePipe>
    MSC_Handle->OutPipe = 0U;     /* Reset the Channel as Free */
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	2200      	movs	r2, #0
 8008b36:	715a      	strb	r2, [r3, #5]
  }

  if ((MSC_Handle->InPipe != 0U))
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	791b      	ldrb	r3, [r3, #4]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d00e      	beq.n	8008b5e <USBH_MSC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, MSC_Handle->InPipe);
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	791b      	ldrb	r3, [r3, #4]
 8008b44:	4619      	mov	r1, r3
 8008b46:	6878      	ldr	r0, [r7, #4]
 8008b48:	f002 fe3b 	bl	800b7c2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, MSC_Handle->InPipe);
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	791b      	ldrb	r3, [r3, #4]
 8008b50:	4619      	mov	r1, r3
 8008b52:	6878      	ldr	r0, [r7, #4]
 8008b54:	f002 fe66 	bl	800b824 <USBH_FreePipe>
    MSC_Handle->InPipe = 0U;     /* Reset the Channel as Free */
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	2200      	movs	r2, #0
 8008b5c:	711a      	strb	r2, [r3, #4]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008b64:	69db      	ldr	r3, [r3, #28]
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d00b      	beq.n	8008b82 <USBH_MSC_InterfaceDeInit+0x82>
  {
    USBH_free(phost->pActiveClass->pData);
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008b70:	69db      	ldr	r3, [r3, #28]
 8008b72:	4618      	mov	r0, r3
 8008b74:	f005 fd6a 	bl	800e64c <free>
    phost->pActiveClass->pData = 0U;
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008b7e:	2200      	movs	r2, #0
 8008b80:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8008b82:	2300      	movs	r3, #0
}
 8008b84:	4618      	mov	r0, r3
 8008b86:	3710      	adds	r7, #16
 8008b88:	46bd      	mov	sp, r7
 8008b8a:	bd80      	pop	{r7, pc}

08008b8c <USBH_MSC_ClassRequest>:
  *         for MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8008b8c:	b580      	push	{r7, lr}
 8008b8e:	b084      	sub	sp, #16
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008b9a:	69db      	ldr	r3, [r3, #28]
 8008b9c:	60bb      	str	r3, [r7, #8]
  USBH_StatusTypeDef status = USBH_BUSY;
 8008b9e:	2301      	movs	r3, #1
 8008ba0:	73fb      	strb	r3, [r7, #15]
  uint8_t i;

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->req_state)
 8008ba2:	68bb      	ldr	r3, [r7, #8]
 8008ba4:	7b9b      	ldrb	r3, [r3, #14]
 8008ba6:	2b03      	cmp	r3, #3
 8008ba8:	d041      	beq.n	8008c2e <USBH_MSC_ClassRequest+0xa2>
 8008baa:	2b03      	cmp	r3, #3
 8008bac:	dc4b      	bgt.n	8008c46 <USBH_MSC_ClassRequest+0xba>
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d001      	beq.n	8008bb6 <USBH_MSC_ClassRequest+0x2a>
 8008bb2:	2b02      	cmp	r3, #2
 8008bb4:	d147      	bne.n	8008c46 <USBH_MSC_ClassRequest+0xba>
  {
    case MSC_REQ_IDLE:
    case MSC_REQ_GET_MAX_LUN:
      /* Issue GetMaxLUN request */
      status = USBH_MSC_BOT_REQ_GetMaxLUN(phost, &MSC_Handle->max_lun);
 8008bb6:	68bb      	ldr	r3, [r7, #8]
 8008bb8:	4619      	mov	r1, r3
 8008bba:	6878      	ldr	r0, [r7, #4]
 8008bbc:	f000 fcf1 	bl	80095a2 <USBH_MSC_BOT_REQ_GetMaxLUN>
 8008bc0:	4603      	mov	r3, r0
 8008bc2:	73fb      	strb	r3, [r7, #15]

      /* When devices do not support the GetMaxLun request, this should
         be considered as only one logical unit is supported */
      if (status == USBH_NOT_SUPPORTED)
 8008bc4:	7bfb      	ldrb	r3, [r7, #15]
 8008bc6:	2b03      	cmp	r3, #3
 8008bc8:	d104      	bne.n	8008bd4 <USBH_MSC_ClassRequest+0x48>
      {
        MSC_Handle->max_lun = 0U;
 8008bca:	68bb      	ldr	r3, [r7, #8]
 8008bcc:	2200      	movs	r2, #0
 8008bce:	701a      	strb	r2, [r3, #0]
        status = USBH_OK;
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	73fb      	strb	r3, [r7, #15]
      }

      if (status == USBH_OK)
 8008bd4:	7bfb      	ldrb	r3, [r7, #15]
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d137      	bne.n	8008c4a <USBH_MSC_ClassRequest+0xbe>
      {
        MSC_Handle->max_lun = (MSC_Handle->max_lun > MAX_SUPPORTED_LUN) ? MAX_SUPPORTED_LUN : (MSC_Handle->max_lun + 1U);
 8008bda:	68bb      	ldr	r3, [r7, #8]
 8008bdc:	781b      	ldrb	r3, [r3, #0]
 8008bde:	2b02      	cmp	r3, #2
 8008be0:	d804      	bhi.n	8008bec <USBH_MSC_ClassRequest+0x60>
 8008be2:	68bb      	ldr	r3, [r7, #8]
 8008be4:	781b      	ldrb	r3, [r3, #0]
 8008be6:	3301      	adds	r3, #1
 8008be8:	b2da      	uxtb	r2, r3
 8008bea:	e000      	b.n	8008bee <USBH_MSC_ClassRequest+0x62>
 8008bec:	2202      	movs	r2, #2
 8008bee:	68bb      	ldr	r3, [r7, #8]
 8008bf0:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Number of supported LUN: %d", MSC_Handle->max_lun);

        for (i = 0U; i < MSC_Handle->max_lun; i++)
 8008bf2:	2300      	movs	r3, #0
 8008bf4:	73bb      	strb	r3, [r7, #14]
 8008bf6:	e014      	b.n	8008c22 <USBH_MSC_ClassRequest+0x96>
        {
          MSC_Handle->unit[i].prev_ready_state = USBH_FAIL;
 8008bf8:	7bbb      	ldrb	r3, [r7, #14]
 8008bfa:	68ba      	ldr	r2, [r7, #8]
 8008bfc:	2134      	movs	r1, #52	; 0x34
 8008bfe:	fb01 f303 	mul.w	r3, r1, r3
 8008c02:	4413      	add	r3, r2
 8008c04:	3392      	adds	r3, #146	; 0x92
 8008c06:	2202      	movs	r2, #2
 8008c08:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[i].state_changed = 0U;
 8008c0a:	7bbb      	ldrb	r3, [r7, #14]
 8008c0c:	68ba      	ldr	r2, [r7, #8]
 8008c0e:	2134      	movs	r1, #52	; 0x34
 8008c10:	fb01 f303 	mul.w	r3, r1, r3
 8008c14:	4413      	add	r3, r2
 8008c16:	33c1      	adds	r3, #193	; 0xc1
 8008c18:	2200      	movs	r2, #0
 8008c1a:	701a      	strb	r2, [r3, #0]
        for (i = 0U; i < MSC_Handle->max_lun; i++)
 8008c1c:	7bbb      	ldrb	r3, [r7, #14]
 8008c1e:	3301      	adds	r3, #1
 8008c20:	73bb      	strb	r3, [r7, #14]
 8008c22:	68bb      	ldr	r3, [r7, #8]
 8008c24:	781b      	ldrb	r3, [r3, #0]
 8008c26:	7bba      	ldrb	r2, [r7, #14]
 8008c28:	429a      	cmp	r2, r3
 8008c2a:	d3e5      	bcc.n	8008bf8 <USBH_MSC_ClassRequest+0x6c>
        }
      }
      break;
 8008c2c:	e00d      	b.n	8008c4a <USBH_MSC_ClassRequest+0xbe>

    case MSC_REQ_ERROR:
      /* a Clear Feature should be issued here */
      if (USBH_ClrFeature(phost, 0x00U) == USBH_OK)
 8008c2e:	2100      	movs	r1, #0
 8008c30:	6878      	ldr	r0, [r7, #4]
 8008c32:	f002 f888 	bl	800ad46 <USBH_ClrFeature>
 8008c36:	4603      	mov	r3, r0
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d108      	bne.n	8008c4e <USBH_MSC_ClassRequest+0xc2>
      {
        MSC_Handle->req_state = MSC_Handle->prev_req_state;
 8008c3c:	68bb      	ldr	r3, [r7, #8]
 8008c3e:	7bda      	ldrb	r2, [r3, #15]
 8008c40:	68bb      	ldr	r3, [r7, #8]
 8008c42:	739a      	strb	r2, [r3, #14]
      }
      break;
 8008c44:	e003      	b.n	8008c4e <USBH_MSC_ClassRequest+0xc2>

    default:
      break;
 8008c46:	bf00      	nop
 8008c48:	e002      	b.n	8008c50 <USBH_MSC_ClassRequest+0xc4>
      break;
 8008c4a:	bf00      	nop
 8008c4c:	e000      	b.n	8008c50 <USBH_MSC_ClassRequest+0xc4>
      break;
 8008c4e:	bf00      	nop
  }

  return status;
 8008c50:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c52:	4618      	mov	r0, r3
 8008c54:	3710      	adds	r7, #16
 8008c56:	46bd      	mov	sp, r7
 8008c58:	bd80      	pop	{r7, pc}
	...

08008c5c <USBH_MSC_Process>:
  *         The function is for managing state machine for MSC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_Process(USBH_HandleTypeDef *phost)
{
 8008c5c:	b580      	push	{r7, lr}
 8008c5e:	b086      	sub	sp, #24
 8008c60:	af00      	add	r7, sp, #0
 8008c62:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008c6a:	69db      	ldr	r3, [r3, #28]
 8008c6c:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY;
 8008c6e:	2301      	movs	r3, #1
 8008c70:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY;
 8008c72:	2301      	movs	r3, #1
 8008c74:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ready_status = USBH_BUSY;
 8008c76:	2301      	movs	r3, #1
 8008c78:	73bb      	strb	r3, [r7, #14]

  switch (MSC_Handle->state)
 8008c7a:	693b      	ldr	r3, [r7, #16]
 8008c7c:	7b1b      	ldrb	r3, [r3, #12]
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d003      	beq.n	8008c8a <USBH_MSC_Process+0x2e>
 8008c82:	2b01      	cmp	r3, #1
 8008c84:	f000 8271 	beq.w	800916a <USBH_MSC_Process+0x50e>
    case MSC_IDLE:
      error = USBH_OK;
      break;

    default:
      break;
 8008c88:	e272      	b.n	8009170 <USBH_MSC_Process+0x514>
      if (MSC_Handle->current_lun < MSC_Handle->max_lun)
 8008c8a:	693b      	ldr	r3, [r7, #16]
 8008c8c:	f8b3 20f8 	ldrh.w	r2, [r3, #248]	; 0xf8
 8008c90:	693b      	ldr	r3, [r7, #16]
 8008c92:	781b      	ldrb	r3, [r3, #0]
 8008c94:	b29b      	uxth	r3, r3
 8008c96:	429a      	cmp	r2, r3
 8008c98:	f080 824f 	bcs.w	800913a <USBH_MSC_Process+0x4de>
        MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 8008c9c:	693b      	ldr	r3, [r7, #16]
 8008c9e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008ca2:	4619      	mov	r1, r3
 8008ca4:	693a      	ldr	r2, [r7, #16]
 8008ca6:	2334      	movs	r3, #52	; 0x34
 8008ca8:	fb01 f303 	mul.w	r3, r1, r3
 8008cac:	4413      	add	r3, r2
 8008cae:	3391      	adds	r3, #145	; 0x91
 8008cb0:	2201      	movs	r2, #1
 8008cb2:	701a      	strb	r2, [r3, #0]
        switch (MSC_Handle->unit[MSC_Handle->current_lun].state)
 8008cb4:	693b      	ldr	r3, [r7, #16]
 8008cb6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008cba:	4619      	mov	r1, r3
 8008cbc:	693a      	ldr	r2, [r7, #16]
 8008cbe:	2334      	movs	r3, #52	; 0x34
 8008cc0:	fb01 f303 	mul.w	r3, r1, r3
 8008cc4:	4413      	add	r3, r2
 8008cc6:	3390      	adds	r3, #144	; 0x90
 8008cc8:	781b      	ldrb	r3, [r3, #0]
 8008cca:	2b08      	cmp	r3, #8
 8008ccc:	f200 8243 	bhi.w	8009156 <USBH_MSC_Process+0x4fa>
 8008cd0:	a201      	add	r2, pc, #4	; (adr r2, 8008cd8 <USBH_MSC_Process+0x7c>)
 8008cd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008cd6:	bf00      	nop
 8008cd8:	08008cfd 	.word	0x08008cfd
 8008cdc:	08009157 	.word	0x08009157
 8008ce0:	08008dc5 	.word	0x08008dc5
 8008ce4:	08008f49 	.word	0x08008f49
 8008ce8:	08008d23 	.word	0x08008d23
 8008cec:	08009015 	.word	0x08009015
 8008cf0:	08009157 	.word	0x08009157
 8008cf4:	08009157 	.word	0x08009157
 8008cf8:	08009129 	.word	0x08009129
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_INQUIRY;
 8008cfc:	693b      	ldr	r3, [r7, #16]
 8008cfe:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008d02:	4619      	mov	r1, r3
 8008d04:	693a      	ldr	r2, [r7, #16]
 8008d06:	2334      	movs	r3, #52	; 0x34
 8008d08:	fb01 f303 	mul.w	r3, r1, r3
 8008d0c:	4413      	add	r3, r2
 8008d0e:	3390      	adds	r3, #144	; 0x90
 8008d10:	2204      	movs	r2, #4
 8008d12:	701a      	strb	r2, [r3, #0]
            MSC_Handle->timer = phost->Timer;
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 8008d1a:	693b      	ldr	r3, [r7, #16]
 8008d1c:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
            break;
 8008d20:	e222      	b.n	8009168 <USBH_MSC_Process+0x50c>
            scsi_status = USBH_MSC_SCSI_Inquiry(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].inquiry);
 8008d22:	693b      	ldr	r3, [r7, #16]
 8008d24:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008d28:	b2d9      	uxtb	r1, r3
 8008d2a:	693b      	ldr	r3, [r7, #16]
 8008d2c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008d30:	461a      	mov	r2, r3
 8008d32:	2334      	movs	r3, #52	; 0x34
 8008d34:	fb02 f303 	mul.w	r3, r2, r3
 8008d38:	3398      	adds	r3, #152	; 0x98
 8008d3a:	693a      	ldr	r2, [r7, #16]
 8008d3c:	4413      	add	r3, r2
 8008d3e:	3307      	adds	r3, #7
 8008d40:	461a      	mov	r2, r3
 8008d42:	6878      	ldr	r0, [r7, #4]
 8008d44:	f000 ff6a 	bl	8009c1c <USBH_MSC_SCSI_Inquiry>
 8008d48:	4603      	mov	r3, r0
 8008d4a:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 8008d4c:	7bfb      	ldrb	r3, [r7, #15]
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d10b      	bne.n	8008d6a <USBH_MSC_Process+0x10e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 8008d52:	693b      	ldr	r3, [r7, #16]
 8008d54:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008d58:	4619      	mov	r1, r3
 8008d5a:	693a      	ldr	r2, [r7, #16]
 8008d5c:	2334      	movs	r3, #52	; 0x34
 8008d5e:	fb01 f303 	mul.w	r3, r1, r3
 8008d62:	4413      	add	r3, r2
 8008d64:	3390      	adds	r3, #144	; 0x90
 8008d66:	2202      	movs	r2, #2
 8008d68:	701a      	strb	r2, [r3, #0]
            if (scsi_status == USBH_FAIL)
 8008d6a:	7bfb      	ldrb	r3, [r7, #15]
 8008d6c:	2b02      	cmp	r3, #2
 8008d6e:	d10c      	bne.n	8008d8a <USBH_MSC_Process+0x12e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 8008d70:	693b      	ldr	r3, [r7, #16]
 8008d72:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008d76:	4619      	mov	r1, r3
 8008d78:	693a      	ldr	r2, [r7, #16]
 8008d7a:	2334      	movs	r3, #52	; 0x34
 8008d7c:	fb01 f303 	mul.w	r3, r1, r3
 8008d80:	4413      	add	r3, r2
 8008d82:	3390      	adds	r3, #144	; 0x90
 8008d84:	2205      	movs	r2, #5
 8008d86:	701a      	strb	r2, [r3, #0]
            break;
 8008d88:	e1e7      	b.n	800915a <USBH_MSC_Process+0x4fe>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 8008d8a:	7bfb      	ldrb	r3, [r7, #15]
 8008d8c:	2b04      	cmp	r3, #4
 8008d8e:	f040 81e4 	bne.w	800915a <USBH_MSC_Process+0x4fe>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8008d92:	693b      	ldr	r3, [r7, #16]
 8008d94:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008d98:	4619      	mov	r1, r3
 8008d9a:	693a      	ldr	r2, [r7, #16]
 8008d9c:	2334      	movs	r3, #52	; 0x34
 8008d9e:	fb01 f303 	mul.w	r3, r1, r3
 8008da2:	4413      	add	r3, r2
 8008da4:	3390      	adds	r3, #144	; 0x90
 8008da6:	2201      	movs	r2, #1
 8008da8:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 8008daa:	693b      	ldr	r3, [r7, #16]
 8008dac:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008db0:	4619      	mov	r1, r3
 8008db2:	693a      	ldr	r2, [r7, #16]
 8008db4:	2334      	movs	r3, #52	; 0x34
 8008db6:	fb01 f303 	mul.w	r3, r1, r3
 8008dba:	4413      	add	r3, r2
 8008dbc:	3391      	adds	r3, #145	; 0x91
 8008dbe:	2202      	movs	r2, #2
 8008dc0:	701a      	strb	r2, [r3, #0]
            break;
 8008dc2:	e1ca      	b.n	800915a <USBH_MSC_Process+0x4fe>
            ready_status = USBH_MSC_SCSI_TestUnitReady(phost, (uint8_t)MSC_Handle->current_lun);
 8008dc4:	693b      	ldr	r3, [r7, #16]
 8008dc6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008dca:	b2db      	uxtb	r3, r3
 8008dcc:	4619      	mov	r1, r3
 8008dce:	6878      	ldr	r0, [r7, #4]
 8008dd0:	f000 fe66 	bl	8009aa0 <USBH_MSC_SCSI_TestUnitReady>
 8008dd4:	4603      	mov	r3, r0
 8008dd6:	73bb      	strb	r3, [r7, #14]
            if (ready_status == USBH_OK)
 8008dd8:	7bbb      	ldrb	r3, [r7, #14]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d149      	bne.n	8008e72 <USBH_MSC_Process+0x216>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_OK)
 8008dde:	693b      	ldr	r3, [r7, #16]
 8008de0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008de4:	4619      	mov	r1, r3
 8008de6:	693a      	ldr	r2, [r7, #16]
 8008de8:	2334      	movs	r3, #52	; 0x34
 8008dea:	fb01 f303 	mul.w	r3, r1, r3
 8008dee:	4413      	add	r3, r2
 8008df0:	3392      	adds	r3, #146	; 0x92
 8008df2:	781b      	ldrb	r3, [r3, #0]
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d00c      	beq.n	8008e12 <USBH_MSC_Process+0x1b6>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 8008df8:	693b      	ldr	r3, [r7, #16]
 8008dfa:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008dfe:	4619      	mov	r1, r3
 8008e00:	693a      	ldr	r2, [r7, #16]
 8008e02:	2334      	movs	r3, #52	; 0x34
 8008e04:	fb01 f303 	mul.w	r3, r1, r3
 8008e08:	4413      	add	r3, r2
 8008e0a:	33c1      	adds	r3, #193	; 0xc1
 8008e0c:	2201      	movs	r2, #1
 8008e0e:	701a      	strb	r2, [r3, #0]
 8008e10:	e00b      	b.n	8008e2a <USBH_MSC_Process+0x1ce>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 8008e12:	693b      	ldr	r3, [r7, #16]
 8008e14:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008e18:	4619      	mov	r1, r3
 8008e1a:	693a      	ldr	r2, [r7, #16]
 8008e1c:	2334      	movs	r3, #52	; 0x34
 8008e1e:	fb01 f303 	mul.w	r3, r1, r3
 8008e22:	4413      	add	r3, r2
 8008e24:	33c1      	adds	r3, #193	; 0xc1
 8008e26:	2200      	movs	r2, #0
 8008e28:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_CAPACITY10;
 8008e2a:	693b      	ldr	r3, [r7, #16]
 8008e2c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008e30:	4619      	mov	r1, r3
 8008e32:	693a      	ldr	r2, [r7, #16]
 8008e34:	2334      	movs	r3, #52	; 0x34
 8008e36:	fb01 f303 	mul.w	r3, r1, r3
 8008e3a:	4413      	add	r3, r2
 8008e3c:	3390      	adds	r3, #144	; 0x90
 8008e3e:	2203      	movs	r2, #3
 8008e40:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 8008e42:	693b      	ldr	r3, [r7, #16]
 8008e44:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008e48:	4619      	mov	r1, r3
 8008e4a:	693a      	ldr	r2, [r7, #16]
 8008e4c:	2334      	movs	r3, #52	; 0x34
 8008e4e:	fb01 f303 	mul.w	r3, r1, r3
 8008e52:	4413      	add	r3, r2
 8008e54:	3391      	adds	r3, #145	; 0x91
 8008e56:	2200      	movs	r2, #0
 8008e58:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_OK;
 8008e5a:	693b      	ldr	r3, [r7, #16]
 8008e5c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008e60:	4619      	mov	r1, r3
 8008e62:	693a      	ldr	r2, [r7, #16]
 8008e64:	2334      	movs	r3, #52	; 0x34
 8008e66:	fb01 f303 	mul.w	r3, r1, r3
 8008e6a:	4413      	add	r3, r2
 8008e6c:	3392      	adds	r3, #146	; 0x92
 8008e6e:	2200      	movs	r2, #0
 8008e70:	701a      	strb	r2, [r3, #0]
            if (ready_status == USBH_FAIL)
 8008e72:	7bbb      	ldrb	r3, [r7, #14]
 8008e74:	2b02      	cmp	r3, #2
 8008e76:	d14a      	bne.n	8008f0e <USBH_MSC_Process+0x2b2>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_FAIL)
 8008e78:	693b      	ldr	r3, [r7, #16]
 8008e7a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008e7e:	4619      	mov	r1, r3
 8008e80:	693a      	ldr	r2, [r7, #16]
 8008e82:	2334      	movs	r3, #52	; 0x34
 8008e84:	fb01 f303 	mul.w	r3, r1, r3
 8008e88:	4413      	add	r3, r2
 8008e8a:	3392      	adds	r3, #146	; 0x92
 8008e8c:	781b      	ldrb	r3, [r3, #0]
 8008e8e:	2b02      	cmp	r3, #2
 8008e90:	d00c      	beq.n	8008eac <USBH_MSC_Process+0x250>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 8008e92:	693b      	ldr	r3, [r7, #16]
 8008e94:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008e98:	4619      	mov	r1, r3
 8008e9a:	693a      	ldr	r2, [r7, #16]
 8008e9c:	2334      	movs	r3, #52	; 0x34
 8008e9e:	fb01 f303 	mul.w	r3, r1, r3
 8008ea2:	4413      	add	r3, r2
 8008ea4:	33c1      	adds	r3, #193	; 0xc1
 8008ea6:	2201      	movs	r2, #1
 8008ea8:	701a      	strb	r2, [r3, #0]
 8008eaa:	e00b      	b.n	8008ec4 <USBH_MSC_Process+0x268>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 8008eac:	693b      	ldr	r3, [r7, #16]
 8008eae:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008eb2:	4619      	mov	r1, r3
 8008eb4:	693a      	ldr	r2, [r7, #16]
 8008eb6:	2334      	movs	r3, #52	; 0x34
 8008eb8:	fb01 f303 	mul.w	r3, r1, r3
 8008ebc:	4413      	add	r3, r2
 8008ebe:	33c1      	adds	r3, #193	; 0xc1
 8008ec0:	2200      	movs	r2, #0
 8008ec2:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 8008ec4:	693b      	ldr	r3, [r7, #16]
 8008ec6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008eca:	4619      	mov	r1, r3
 8008ecc:	693a      	ldr	r2, [r7, #16]
 8008ece:	2334      	movs	r3, #52	; 0x34
 8008ed0:	fb01 f303 	mul.w	r3, r1, r3
 8008ed4:	4413      	add	r3, r2
 8008ed6:	3390      	adds	r3, #144	; 0x90
 8008ed8:	2205      	movs	r2, #5
 8008eda:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 8008edc:	693b      	ldr	r3, [r7, #16]
 8008ede:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008ee2:	4619      	mov	r1, r3
 8008ee4:	693a      	ldr	r2, [r7, #16]
 8008ee6:	2334      	movs	r3, #52	; 0x34
 8008ee8:	fb01 f303 	mul.w	r3, r1, r3
 8008eec:	4413      	add	r3, r2
 8008eee:	3391      	adds	r3, #145	; 0x91
 8008ef0:	2201      	movs	r2, #1
 8008ef2:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_FAIL;
 8008ef4:	693b      	ldr	r3, [r7, #16]
 8008ef6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008efa:	4619      	mov	r1, r3
 8008efc:	693a      	ldr	r2, [r7, #16]
 8008efe:	2334      	movs	r3, #52	; 0x34
 8008f00:	fb01 f303 	mul.w	r3, r1, r3
 8008f04:	4413      	add	r3, r2
 8008f06:	3392      	adds	r3, #146	; 0x92
 8008f08:	2202      	movs	r2, #2
 8008f0a:	701a      	strb	r2, [r3, #0]
            break;
 8008f0c:	e127      	b.n	800915e <USBH_MSC_Process+0x502>
              if (ready_status == USBH_UNRECOVERED_ERROR)
 8008f0e:	7bbb      	ldrb	r3, [r7, #14]
 8008f10:	2b04      	cmp	r3, #4
 8008f12:	f040 8124 	bne.w	800915e <USBH_MSC_Process+0x502>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8008f16:	693b      	ldr	r3, [r7, #16]
 8008f18:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008f1c:	4619      	mov	r1, r3
 8008f1e:	693a      	ldr	r2, [r7, #16]
 8008f20:	2334      	movs	r3, #52	; 0x34
 8008f22:	fb01 f303 	mul.w	r3, r1, r3
 8008f26:	4413      	add	r3, r2
 8008f28:	3390      	adds	r3, #144	; 0x90
 8008f2a:	2201      	movs	r2, #1
 8008f2c:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 8008f2e:	693b      	ldr	r3, [r7, #16]
 8008f30:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008f34:	4619      	mov	r1, r3
 8008f36:	693a      	ldr	r2, [r7, #16]
 8008f38:	2334      	movs	r3, #52	; 0x34
 8008f3a:	fb01 f303 	mul.w	r3, r1, r3
 8008f3e:	4413      	add	r3, r2
 8008f40:	3391      	adds	r3, #145	; 0x91
 8008f42:	2202      	movs	r2, #2
 8008f44:	701a      	strb	r2, [r3, #0]
            break;
 8008f46:	e10a      	b.n	800915e <USBH_MSC_Process+0x502>
            scsi_status = USBH_MSC_SCSI_ReadCapacity(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].capacity) ;
 8008f48:	693b      	ldr	r3, [r7, #16]
 8008f4a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008f4e:	b2d9      	uxtb	r1, r3
 8008f50:	693b      	ldr	r3, [r7, #16]
 8008f52:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008f56:	461a      	mov	r2, r3
 8008f58:	2334      	movs	r3, #52	; 0x34
 8008f5a:	fb02 f303 	mul.w	r3, r2, r3
 8008f5e:	3390      	adds	r3, #144	; 0x90
 8008f60:	693a      	ldr	r2, [r7, #16]
 8008f62:	4413      	add	r3, r2
 8008f64:	3304      	adds	r3, #4
 8008f66:	461a      	mov	r2, r3
 8008f68:	6878      	ldr	r0, [r7, #4]
 8008f6a:	f000 fddc 	bl	8009b26 <USBH_MSC_SCSI_ReadCapacity>
 8008f6e:	4603      	mov	r3, r0
 8008f70:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 8008f72:	7bfb      	ldrb	r3, [r7, #15]
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d120      	bne.n	8008fba <USBH_MSC_Process+0x35e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8008f78:	693b      	ldr	r3, [r7, #16]
 8008f7a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008f7e:	4619      	mov	r1, r3
 8008f80:	693a      	ldr	r2, [r7, #16]
 8008f82:	2334      	movs	r3, #52	; 0x34
 8008f84:	fb01 f303 	mul.w	r3, r1, r3
 8008f88:	4413      	add	r3, r2
 8008f8a:	3390      	adds	r3, #144	; 0x90
 8008f8c:	2201      	movs	r2, #1
 8008f8e:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 8008f90:	693b      	ldr	r3, [r7, #16]
 8008f92:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008f96:	4619      	mov	r1, r3
 8008f98:	693a      	ldr	r2, [r7, #16]
 8008f9a:	2334      	movs	r3, #52	; 0x34
 8008f9c:	fb01 f303 	mul.w	r3, r1, r3
 8008fa0:	4413      	add	r3, r2
 8008fa2:	3391      	adds	r3, #145	; 0x91
 8008fa4:	2200      	movs	r2, #0
 8008fa6:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 8008fa8:	693b      	ldr	r3, [r7, #16]
 8008faa:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008fae:	3301      	adds	r3, #1
 8008fb0:	b29a      	uxth	r2, r3
 8008fb2:	693b      	ldr	r3, [r7, #16]
 8008fb4:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            break;
 8008fb8:	e0d3      	b.n	8009162 <USBH_MSC_Process+0x506>
            else if (scsi_status == USBH_FAIL)
 8008fba:	7bfb      	ldrb	r3, [r7, #15]
 8008fbc:	2b02      	cmp	r3, #2
 8008fbe:	d10c      	bne.n	8008fda <USBH_MSC_Process+0x37e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 8008fc0:	693b      	ldr	r3, [r7, #16]
 8008fc2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008fc6:	4619      	mov	r1, r3
 8008fc8:	693a      	ldr	r2, [r7, #16]
 8008fca:	2334      	movs	r3, #52	; 0x34
 8008fcc:	fb01 f303 	mul.w	r3, r1, r3
 8008fd0:	4413      	add	r3, r2
 8008fd2:	3390      	adds	r3, #144	; 0x90
 8008fd4:	2205      	movs	r2, #5
 8008fd6:	701a      	strb	r2, [r3, #0]
            break;
 8008fd8:	e0c3      	b.n	8009162 <USBH_MSC_Process+0x506>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 8008fda:	7bfb      	ldrb	r3, [r7, #15]
 8008fdc:	2b04      	cmp	r3, #4
 8008fde:	f040 80c0 	bne.w	8009162 <USBH_MSC_Process+0x506>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8008fe2:	693b      	ldr	r3, [r7, #16]
 8008fe4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008fe8:	4619      	mov	r1, r3
 8008fea:	693a      	ldr	r2, [r7, #16]
 8008fec:	2334      	movs	r3, #52	; 0x34
 8008fee:	fb01 f303 	mul.w	r3, r1, r3
 8008ff2:	4413      	add	r3, r2
 8008ff4:	3390      	adds	r3, #144	; 0x90
 8008ff6:	2201      	movs	r2, #1
 8008ff8:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 8008ffa:	693b      	ldr	r3, [r7, #16]
 8008ffc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009000:	4619      	mov	r1, r3
 8009002:	693a      	ldr	r2, [r7, #16]
 8009004:	2334      	movs	r3, #52	; 0x34
 8009006:	fb01 f303 	mul.w	r3, r1, r3
 800900a:	4413      	add	r3, r2
 800900c:	3391      	adds	r3, #145	; 0x91
 800900e:	2202      	movs	r2, #2
 8009010:	701a      	strb	r2, [r3, #0]
            break;
 8009012:	e0a6      	b.n	8009162 <USBH_MSC_Process+0x506>
            scsi_status = USBH_MSC_SCSI_RequestSense(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].sense);
 8009014:	693b      	ldr	r3, [r7, #16]
 8009016:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800901a:	b2d9      	uxtb	r1, r3
 800901c:	693b      	ldr	r3, [r7, #16]
 800901e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009022:	461a      	mov	r2, r3
 8009024:	2334      	movs	r3, #52	; 0x34
 8009026:	fb02 f303 	mul.w	r3, r2, r3
 800902a:	3398      	adds	r3, #152	; 0x98
 800902c:	693a      	ldr	r2, [r7, #16]
 800902e:	4413      	add	r3, r2
 8009030:	3304      	adds	r3, #4
 8009032:	461a      	mov	r2, r3
 8009034:	6878      	ldr	r0, [r7, #4]
 8009036:	f000 fe96 	bl	8009d66 <USBH_MSC_SCSI_RequestSense>
 800903a:	4603      	mov	r3, r0
 800903c:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 800903e:	7bfb      	ldrb	r3, [r7, #15]
 8009040:	2b00      	cmp	r3, #0
 8009042:	d145      	bne.n	80090d0 <USBH_MSC_Process+0x474>
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 8009044:	693b      	ldr	r3, [r7, #16]
 8009046:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800904a:	4619      	mov	r1, r3
 800904c:	693a      	ldr	r2, [r7, #16]
 800904e:	2334      	movs	r3, #52	; 0x34
 8009050:	fb01 f303 	mul.w	r3, r1, r3
 8009054:	4413      	add	r3, r2
 8009056:	339c      	adds	r3, #156	; 0x9c
 8009058:	781b      	ldrb	r3, [r3, #0]
 800905a:	2b06      	cmp	r3, #6
 800905c:	d00c      	beq.n	8009078 <USBH_MSC_Process+0x41c>
                  (MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_NOT_READY))
 800905e:	693b      	ldr	r3, [r7, #16]
 8009060:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009064:	4619      	mov	r1, r3
 8009066:	693a      	ldr	r2, [r7, #16]
 8009068:	2334      	movs	r3, #52	; 0x34
 800906a:	fb01 f303 	mul.w	r3, r1, r3
 800906e:	4413      	add	r3, r2
 8009070:	339c      	adds	r3, #156	; 0x9c
 8009072:	781b      	ldrb	r3, [r3, #0]
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 8009074:	2b02      	cmp	r3, #2
 8009076:	d117      	bne.n	80090a8 <USBH_MSC_Process+0x44c>
                if ((phost->Timer - MSC_Handle->timer) < 10000U)
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 800907e:	693b      	ldr	r3, [r7, #16]
 8009080:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8009084:	1ad3      	subs	r3, r2, r3
 8009086:	f242 720f 	movw	r2, #9999	; 0x270f
 800908a:	4293      	cmp	r3, r2
 800908c:	d80c      	bhi.n	80090a8 <USBH_MSC_Process+0x44c>
                  MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 800908e:	693b      	ldr	r3, [r7, #16]
 8009090:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009094:	4619      	mov	r1, r3
 8009096:	693a      	ldr	r2, [r7, #16]
 8009098:	2334      	movs	r3, #52	; 0x34
 800909a:	fb01 f303 	mul.w	r3, r1, r3
 800909e:	4413      	add	r3, r2
 80090a0:	3390      	adds	r3, #144	; 0x90
 80090a2:	2202      	movs	r2, #2
 80090a4:	701a      	strb	r2, [r3, #0]
                  break;
 80090a6:	e05f      	b.n	8009168 <USBH_MSC_Process+0x50c>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 80090a8:	693b      	ldr	r3, [r7, #16]
 80090aa:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80090ae:	4619      	mov	r1, r3
 80090b0:	693a      	ldr	r2, [r7, #16]
 80090b2:	2334      	movs	r3, #52	; 0x34
 80090b4:	fb01 f303 	mul.w	r3, r1, r3
 80090b8:	4413      	add	r3, r2
 80090ba:	3390      	adds	r3, #144	; 0x90
 80090bc:	2201      	movs	r2, #1
 80090be:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 80090c0:	693b      	ldr	r3, [r7, #16]
 80090c2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80090c6:	3301      	adds	r3, #1
 80090c8:	b29a      	uxth	r2, r3
 80090ca:	693b      	ldr	r3, [r7, #16]
 80090cc:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            if (scsi_status == USBH_FAIL)
 80090d0:	7bfb      	ldrb	r3, [r7, #15]
 80090d2:	2b02      	cmp	r3, #2
 80090d4:	d10c      	bne.n	80090f0 <USBH_MSC_Process+0x494>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_UNRECOVERED_ERROR;
 80090d6:	693b      	ldr	r3, [r7, #16]
 80090d8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80090dc:	4619      	mov	r1, r3
 80090de:	693a      	ldr	r2, [r7, #16]
 80090e0:	2334      	movs	r3, #52	; 0x34
 80090e2:	fb01 f303 	mul.w	r3, r1, r3
 80090e6:	4413      	add	r3, r2
 80090e8:	3390      	adds	r3, #144	; 0x90
 80090ea:	2208      	movs	r2, #8
 80090ec:	701a      	strb	r2, [r3, #0]
            break;
 80090ee:	e03a      	b.n	8009166 <USBH_MSC_Process+0x50a>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 80090f0:	7bfb      	ldrb	r3, [r7, #15]
 80090f2:	2b04      	cmp	r3, #4
 80090f4:	d137      	bne.n	8009166 <USBH_MSC_Process+0x50a>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 80090f6:	693b      	ldr	r3, [r7, #16]
 80090f8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80090fc:	4619      	mov	r1, r3
 80090fe:	693a      	ldr	r2, [r7, #16]
 8009100:	2334      	movs	r3, #52	; 0x34
 8009102:	fb01 f303 	mul.w	r3, r1, r3
 8009106:	4413      	add	r3, r2
 8009108:	3390      	adds	r3, #144	; 0x90
 800910a:	2201      	movs	r2, #1
 800910c:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800910e:	693b      	ldr	r3, [r7, #16]
 8009110:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009114:	4619      	mov	r1, r3
 8009116:	693a      	ldr	r2, [r7, #16]
 8009118:	2334      	movs	r3, #52	; 0x34
 800911a:	fb01 f303 	mul.w	r3, r1, r3
 800911e:	4413      	add	r3, r2
 8009120:	3391      	adds	r3, #145	; 0x91
 8009122:	2202      	movs	r2, #2
 8009124:	701a      	strb	r2, [r3, #0]
            break;
 8009126:	e01e      	b.n	8009166 <USBH_MSC_Process+0x50a>
            MSC_Handle->current_lun++;
 8009128:	693b      	ldr	r3, [r7, #16]
 800912a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800912e:	3301      	adds	r3, #1
 8009130:	b29a      	uxth	r2, r3
 8009132:	693b      	ldr	r3, [r7, #16]
 8009134:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            break;
 8009138:	e016      	b.n	8009168 <USBH_MSC_Process+0x50c>
        MSC_Handle->current_lun = 0U;
 800913a:	693b      	ldr	r3, [r7, #16]
 800913c:	2200      	movs	r2, #0
 800913e:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
        MSC_Handle->state = MSC_IDLE;
 8009142:	693b      	ldr	r3, [r7, #16]
 8009144:	2201      	movs	r2, #1
 8009146:	731a      	strb	r2, [r3, #12]
        phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800914e:	2102      	movs	r1, #2
 8009150:	6878      	ldr	r0, [r7, #4]
 8009152:	4798      	blx	r3
      break;
 8009154:	e00c      	b.n	8009170 <USBH_MSC_Process+0x514>
            break;
 8009156:	bf00      	nop
 8009158:	e00a      	b.n	8009170 <USBH_MSC_Process+0x514>
            break;
 800915a:	bf00      	nop
 800915c:	e008      	b.n	8009170 <USBH_MSC_Process+0x514>
            break;
 800915e:	bf00      	nop
 8009160:	e006      	b.n	8009170 <USBH_MSC_Process+0x514>
            break;
 8009162:	bf00      	nop
 8009164:	e004      	b.n	8009170 <USBH_MSC_Process+0x514>
            break;
 8009166:	bf00      	nop
      break;
 8009168:	e002      	b.n	8009170 <USBH_MSC_Process+0x514>
      error = USBH_OK;
 800916a:	2300      	movs	r3, #0
 800916c:	75fb      	strb	r3, [r7, #23]
      break;
 800916e:	bf00      	nop
  }
  return error;
 8009170:	7dfb      	ldrb	r3, [r7, #23]
}
 8009172:	4618      	mov	r0, r3
 8009174:	3718      	adds	r7, #24
 8009176:	46bd      	mov	sp, r7
 8009178:	bd80      	pop	{r7, pc}
 800917a:	bf00      	nop

0800917c <USBH_MSC_SOFProcess>:
  *         The function is for SOF state
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800917c:	b480      	push	{r7}
 800917e:	b083      	sub	sp, #12
 8009180:	af00      	add	r7, sp, #0
 8009182:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8009184:	2300      	movs	r3, #0
}
 8009186:	4618      	mov	r0, r3
 8009188:	370c      	adds	r7, #12
 800918a:	46bd      	mov	sp, r7
 800918c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009190:	4770      	bx	lr

08009192 <USBH_MSC_RdWrProcess>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_RdWrProcess(USBH_HandleTypeDef *phost, uint8_t lun)
{
 8009192:	b580      	push	{r7, lr}
 8009194:	b088      	sub	sp, #32
 8009196:	af02      	add	r7, sp, #8
 8009198:	6078      	str	r0, [r7, #4]
 800919a:	460b      	mov	r3, r1
 800919c:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80091a4:	69db      	ldr	r3, [r3, #28]
 80091a6:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY ;
 80091a8:	2301      	movs	r3, #1
 80091aa:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY ;
 80091ac:	2301      	movs	r3, #1
 80091ae:	73fb      	strb	r3, [r7, #15]

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->unit[lun].state)
 80091b0:	78fb      	ldrb	r3, [r7, #3]
 80091b2:	693a      	ldr	r2, [r7, #16]
 80091b4:	2134      	movs	r1, #52	; 0x34
 80091b6:	fb01 f303 	mul.w	r3, r1, r3
 80091ba:	4413      	add	r3, r2
 80091bc:	3390      	adds	r3, #144	; 0x90
 80091be:	781b      	ldrb	r3, [r3, #0]
 80091c0:	2b07      	cmp	r3, #7
 80091c2:	d03c      	beq.n	800923e <USBH_MSC_RdWrProcess+0xac>
 80091c4:	2b07      	cmp	r3, #7
 80091c6:	f300 80a7 	bgt.w	8009318 <USBH_MSC_RdWrProcess+0x186>
 80091ca:	2b05      	cmp	r3, #5
 80091cc:	d06c      	beq.n	80092a8 <USBH_MSC_RdWrProcess+0x116>
 80091ce:	2b06      	cmp	r3, #6
 80091d0:	f040 80a2 	bne.w	8009318 <USBH_MSC_RdWrProcess+0x186>
  {

    case MSC_READ:
      scsi_status = USBH_MSC_SCSI_Read(phost, lun, 0U, NULL, 0U);
 80091d4:	78f9      	ldrb	r1, [r7, #3]
 80091d6:	2300      	movs	r3, #0
 80091d8:	9300      	str	r3, [sp, #0]
 80091da:	2300      	movs	r3, #0
 80091dc:	2200      	movs	r2, #0
 80091de:	6878      	ldr	r0, [r7, #4]
 80091e0:	f000 fea5 	bl	8009f2e <USBH_MSC_SCSI_Read>
 80091e4:	4603      	mov	r3, r0
 80091e6:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 80091e8:	7bfb      	ldrb	r3, [r7, #15]
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d10b      	bne.n	8009206 <USBH_MSC_RdWrProcess+0x74>
      {
        MSC_Handle->unit[lun].state = MSC_IDLE;
 80091ee:	78fb      	ldrb	r3, [r7, #3]
 80091f0:	693a      	ldr	r2, [r7, #16]
 80091f2:	2134      	movs	r1, #52	; 0x34
 80091f4:	fb01 f303 	mul.w	r3, r1, r3
 80091f8:	4413      	add	r3, r2
 80091fa:	3390      	adds	r3, #144	; 0x90
 80091fc:	2201      	movs	r2, #1
 80091fe:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 8009200:	2300      	movs	r3, #0
 8009202:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009204:	e08a      	b.n	800931c <USBH_MSC_RdWrProcess+0x18a>
      else if (scsi_status == USBH_FAIL)
 8009206:	7bfb      	ldrb	r3, [r7, #15]
 8009208:	2b02      	cmp	r3, #2
 800920a:	d109      	bne.n	8009220 <USBH_MSC_RdWrProcess+0x8e>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 800920c:	78fb      	ldrb	r3, [r7, #3]
 800920e:	693a      	ldr	r2, [r7, #16]
 8009210:	2134      	movs	r1, #52	; 0x34
 8009212:	fb01 f303 	mul.w	r3, r1, r3
 8009216:	4413      	add	r3, r2
 8009218:	3390      	adds	r3, #144	; 0x90
 800921a:	2205      	movs	r2, #5
 800921c:	701a      	strb	r2, [r3, #0]
      break;
 800921e:	e07d      	b.n	800931c <USBH_MSC_RdWrProcess+0x18a>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 8009220:	7bfb      	ldrb	r3, [r7, #15]
 8009222:	2b04      	cmp	r3, #4
 8009224:	d17a      	bne.n	800931c <USBH_MSC_RdWrProcess+0x18a>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 8009226:	78fb      	ldrb	r3, [r7, #3]
 8009228:	693a      	ldr	r2, [r7, #16]
 800922a:	2134      	movs	r1, #52	; 0x34
 800922c:	fb01 f303 	mul.w	r3, r1, r3
 8009230:	4413      	add	r3, r2
 8009232:	3390      	adds	r3, #144	; 0x90
 8009234:	2208      	movs	r2, #8
 8009236:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 8009238:	2302      	movs	r3, #2
 800923a:	75fb      	strb	r3, [r7, #23]
      break;
 800923c:	e06e      	b.n	800931c <USBH_MSC_RdWrProcess+0x18a>

    case MSC_WRITE:
      scsi_status = USBH_MSC_SCSI_Write(phost, lun, 0U, NULL, 0U);
 800923e:	78f9      	ldrb	r1, [r7, #3]
 8009240:	2300      	movs	r3, #0
 8009242:	9300      	str	r3, [sp, #0]
 8009244:	2300      	movs	r3, #0
 8009246:	2200      	movs	r2, #0
 8009248:	6878      	ldr	r0, [r7, #4]
 800924a:	f000 fe05 	bl	8009e58 <USBH_MSC_SCSI_Write>
 800924e:	4603      	mov	r3, r0
 8009250:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 8009252:	7bfb      	ldrb	r3, [r7, #15]
 8009254:	2b00      	cmp	r3, #0
 8009256:	d10b      	bne.n	8009270 <USBH_MSC_RdWrProcess+0xde>
      {
        MSC_Handle->unit[lun].state = MSC_IDLE;
 8009258:	78fb      	ldrb	r3, [r7, #3]
 800925a:	693a      	ldr	r2, [r7, #16]
 800925c:	2134      	movs	r1, #52	; 0x34
 800925e:	fb01 f303 	mul.w	r3, r1, r3
 8009262:	4413      	add	r3, r2
 8009264:	3390      	adds	r3, #144	; 0x90
 8009266:	2201      	movs	r2, #1
 8009268:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 800926a:	2300      	movs	r3, #0
 800926c:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800926e:	e057      	b.n	8009320 <USBH_MSC_RdWrProcess+0x18e>
      else if (scsi_status == USBH_FAIL)
 8009270:	7bfb      	ldrb	r3, [r7, #15]
 8009272:	2b02      	cmp	r3, #2
 8009274:	d109      	bne.n	800928a <USBH_MSC_RdWrProcess+0xf8>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 8009276:	78fb      	ldrb	r3, [r7, #3]
 8009278:	693a      	ldr	r2, [r7, #16]
 800927a:	2134      	movs	r1, #52	; 0x34
 800927c:	fb01 f303 	mul.w	r3, r1, r3
 8009280:	4413      	add	r3, r2
 8009282:	3390      	adds	r3, #144	; 0x90
 8009284:	2205      	movs	r2, #5
 8009286:	701a      	strb	r2, [r3, #0]
      break;
 8009288:	e04a      	b.n	8009320 <USBH_MSC_RdWrProcess+0x18e>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 800928a:	7bfb      	ldrb	r3, [r7, #15]
 800928c:	2b04      	cmp	r3, #4
 800928e:	d147      	bne.n	8009320 <USBH_MSC_RdWrProcess+0x18e>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 8009290:	78fb      	ldrb	r3, [r7, #3]
 8009292:	693a      	ldr	r2, [r7, #16]
 8009294:	2134      	movs	r1, #52	; 0x34
 8009296:	fb01 f303 	mul.w	r3, r1, r3
 800929a:	4413      	add	r3, r2
 800929c:	3390      	adds	r3, #144	; 0x90
 800929e:	2208      	movs	r2, #8
 80092a0:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 80092a2:	2302      	movs	r3, #2
 80092a4:	75fb      	strb	r3, [r7, #23]
      break;
 80092a6:	e03b      	b.n	8009320 <USBH_MSC_RdWrProcess+0x18e>

    case MSC_REQUEST_SENSE:
      scsi_status = USBH_MSC_SCSI_RequestSense(phost, lun, &MSC_Handle->unit[lun].sense);
 80092a8:	78fb      	ldrb	r3, [r7, #3]
 80092aa:	2234      	movs	r2, #52	; 0x34
 80092ac:	fb02 f303 	mul.w	r3, r2, r3
 80092b0:	3398      	adds	r3, #152	; 0x98
 80092b2:	693a      	ldr	r2, [r7, #16]
 80092b4:	4413      	add	r3, r2
 80092b6:	1d1a      	adds	r2, r3, #4
 80092b8:	78fb      	ldrb	r3, [r7, #3]
 80092ba:	4619      	mov	r1, r3
 80092bc:	6878      	ldr	r0, [r7, #4]
 80092be:	f000 fd52 	bl	8009d66 <USBH_MSC_SCSI_RequestSense>
 80092c2:	4603      	mov	r3, r0
 80092c4:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 80092c6:	7bfb      	ldrb	r3, [r7, #15]
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d113      	bne.n	80092f4 <USBH_MSC_RdWrProcess+0x162>
      {
        USBH_UsrLog("Sense Key  : %x", MSC_Handle->unit[lun].sense.key);
        USBH_UsrLog("Additional Sense Code : %x", MSC_Handle->unit[lun].sense.asc);
        USBH_UsrLog("Additional Sense Code Qualifier: %x", MSC_Handle->unit[lun].sense.ascq);
        MSC_Handle->unit[lun].state = MSC_IDLE;
 80092cc:	78fb      	ldrb	r3, [r7, #3]
 80092ce:	693a      	ldr	r2, [r7, #16]
 80092d0:	2134      	movs	r1, #52	; 0x34
 80092d2:	fb01 f303 	mul.w	r3, r1, r3
 80092d6:	4413      	add	r3, r2
 80092d8:	3390      	adds	r3, #144	; 0x90
 80092da:	2201      	movs	r2, #1
 80092dc:	701a      	strb	r2, [r3, #0]
        MSC_Handle->unit[lun].error = MSC_ERROR;
 80092de:	78fb      	ldrb	r3, [r7, #3]
 80092e0:	693a      	ldr	r2, [r7, #16]
 80092e2:	2134      	movs	r1, #52	; 0x34
 80092e4:	fb01 f303 	mul.w	r3, r1, r3
 80092e8:	4413      	add	r3, r2
 80092ea:	3391      	adds	r3, #145	; 0x91
 80092ec:	2202      	movs	r2, #2
 80092ee:	701a      	strb	r2, [r3, #0]

        error = USBH_FAIL;
 80092f0:	2302      	movs	r3, #2
 80092f2:	75fb      	strb	r3, [r7, #23]
      }
      if (scsi_status == USBH_FAIL)
 80092f4:	7bfb      	ldrb	r3, [r7, #15]
 80092f6:	2b02      	cmp	r3, #2
 80092f8:	d014      	beq.n	8009324 <USBH_MSC_RdWrProcess+0x192>
      {
        USBH_UsrLog("MSC Device NOT ready");
      }
      else
      {
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 80092fa:	7bfb      	ldrb	r3, [r7, #15]
 80092fc:	2b04      	cmp	r3, #4
 80092fe:	d111      	bne.n	8009324 <USBH_MSC_RdWrProcess+0x192>
        {
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 8009300:	78fb      	ldrb	r3, [r7, #3]
 8009302:	693a      	ldr	r2, [r7, #16]
 8009304:	2134      	movs	r1, #52	; 0x34
 8009306:	fb01 f303 	mul.w	r3, r1, r3
 800930a:	4413      	add	r3, r2
 800930c:	3390      	adds	r3, #144	; 0x90
 800930e:	2208      	movs	r2, #8
 8009310:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 8009312:	2302      	movs	r3, #2
 8009314:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009316:	e005      	b.n	8009324 <USBH_MSC_RdWrProcess+0x192>

    default:
      break;
 8009318:	bf00      	nop
 800931a:	e004      	b.n	8009326 <USBH_MSC_RdWrProcess+0x194>
      break;
 800931c:	bf00      	nop
 800931e:	e002      	b.n	8009326 <USBH_MSC_RdWrProcess+0x194>
      break;
 8009320:	bf00      	nop
 8009322:	e000      	b.n	8009326 <USBH_MSC_RdWrProcess+0x194>
      break;
 8009324:	bf00      	nop

  }
  return error;
 8009326:	7dfb      	ldrb	r3, [r7, #23]
}
 8009328:	4618      	mov	r0, r3
 800932a:	3718      	adds	r7, #24
 800932c:	46bd      	mov	sp, r7
 800932e:	bd80      	pop	{r7, pc}

08009330 <USBH_MSC_UnitIsReady>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval Lun status (0: not ready / 1: ready)
  */
uint8_t  USBH_MSC_UnitIsReady(USBH_HandleTypeDef *phost, uint8_t lun)
{
 8009330:	b480      	push	{r7}
 8009332:	b085      	sub	sp, #20
 8009334:	af00      	add	r7, sp, #0
 8009336:	6078      	str	r0, [r7, #4]
 8009338:	460b      	mov	r3, r1
 800933a:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009342:	69db      	ldr	r3, [r3, #28]
 8009344:	60bb      	str	r3, [r7, #8]
  uint8_t res;

  if ((phost->gState == HOST_CLASS) && (MSC_Handle->unit[lun].error == MSC_OK))
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	781b      	ldrb	r3, [r3, #0]
 800934a:	b2db      	uxtb	r3, r3
 800934c:	2b0b      	cmp	r3, #11
 800934e:	d10c      	bne.n	800936a <USBH_MSC_UnitIsReady+0x3a>
 8009350:	78fb      	ldrb	r3, [r7, #3]
 8009352:	68ba      	ldr	r2, [r7, #8]
 8009354:	2134      	movs	r1, #52	; 0x34
 8009356:	fb01 f303 	mul.w	r3, r1, r3
 800935a:	4413      	add	r3, r2
 800935c:	3391      	adds	r3, #145	; 0x91
 800935e:	781b      	ldrb	r3, [r3, #0]
 8009360:	2b00      	cmp	r3, #0
 8009362:	d102      	bne.n	800936a <USBH_MSC_UnitIsReady+0x3a>
  {
    res = 1U;
 8009364:	2301      	movs	r3, #1
 8009366:	73fb      	strb	r3, [r7, #15]
 8009368:	e001      	b.n	800936e <USBH_MSC_UnitIsReady+0x3e>
  }
  else
  {
    res = 0U;
 800936a:	2300      	movs	r3, #0
 800936c:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 800936e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009370:	4618      	mov	r0, r3
 8009372:	3714      	adds	r7, #20
 8009374:	46bd      	mov	sp, r7
 8009376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800937a:	4770      	bx	lr

0800937c <USBH_MSC_GetLUNInfo>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_GetLUNInfo(USBH_HandleTypeDef *phost, uint8_t lun, MSC_LUNTypeDef *info)
{
 800937c:	b580      	push	{r7, lr}
 800937e:	b086      	sub	sp, #24
 8009380:	af00      	add	r7, sp, #0
 8009382:	60f8      	str	r0, [r7, #12]
 8009384:	460b      	mov	r3, r1
 8009386:	607a      	str	r2, [r7, #4]
 8009388:	72fb      	strb	r3, [r7, #11]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009390:	69db      	ldr	r3, [r3, #28]
 8009392:	617b      	str	r3, [r7, #20]
  if (phost->gState == HOST_CLASS)
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	781b      	ldrb	r3, [r3, #0]
 8009398:	b2db      	uxtb	r3, r3
 800939a:	2b0b      	cmp	r3, #11
 800939c:	d10d      	bne.n	80093ba <USBH_MSC_GetLUNInfo+0x3e>
  {
    (void)USBH_memcpy(info, &MSC_Handle->unit[lun], sizeof(MSC_LUNTypeDef));
 800939e:	7afb      	ldrb	r3, [r7, #11]
 80093a0:	2234      	movs	r2, #52	; 0x34
 80093a2:	fb02 f303 	mul.w	r3, r2, r3
 80093a6:	3390      	adds	r3, #144	; 0x90
 80093a8:	697a      	ldr	r2, [r7, #20]
 80093aa:	4413      	add	r3, r2
 80093ac:	2234      	movs	r2, #52	; 0x34
 80093ae:	4619      	mov	r1, r3
 80093b0:	6878      	ldr	r0, [r7, #4]
 80093b2:	f005 f953 	bl	800e65c <memcpy>
    return USBH_OK;
 80093b6:	2300      	movs	r3, #0
 80093b8:	e000      	b.n	80093bc <USBH_MSC_GetLUNInfo+0x40>
  }
  else
  {
    return USBH_FAIL;
 80093ba:	2302      	movs	r3, #2
  }
}
 80093bc:	4618      	mov	r0, r3
 80093be:	3718      	adds	r7, #24
 80093c0:	46bd      	mov	sp, r7
 80093c2:	bd80      	pop	{r7, pc}

080093c4 <USBH_MSC_Read>:
USBH_StatusTypeDef USBH_MSC_Read(USBH_HandleTypeDef *phost,
                                 uint8_t lun,
                                 uint32_t address,
                                 uint8_t *pbuf,
                                 uint32_t length)
{
 80093c4:	b580      	push	{r7, lr}
 80093c6:	b088      	sub	sp, #32
 80093c8:	af02      	add	r7, sp, #8
 80093ca:	60f8      	str	r0, [r7, #12]
 80093cc:	607a      	str	r2, [r7, #4]
 80093ce:	603b      	str	r3, [r7, #0]
 80093d0:	460b      	mov	r3, r1
 80093d2:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80093da:	69db      	ldr	r3, [r3, #28]
 80093dc:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 80093e4:	b2db      	uxtb	r3, r3
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d00e      	beq.n	8009408 <USBH_MSC_Read+0x44>
      (phost->gState != HOST_CLASS) ||
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	781b      	ldrb	r3, [r3, #0]
 80093ee:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 80093f0:	2b0b      	cmp	r3, #11
 80093f2:	d109      	bne.n	8009408 <USBH_MSC_Read+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 80093f4:	7afb      	ldrb	r3, [r7, #11]
 80093f6:	697a      	ldr	r2, [r7, #20]
 80093f8:	2134      	movs	r1, #52	; 0x34
 80093fa:	fb01 f303 	mul.w	r3, r1, r3
 80093fe:	4413      	add	r3, r2
 8009400:	3390      	adds	r3, #144	; 0x90
 8009402:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 8009404:	2b01      	cmp	r3, #1
 8009406:	d001      	beq.n	800940c <USBH_MSC_Read+0x48>
  {
    return  USBH_FAIL;
 8009408:	2302      	movs	r3, #2
 800940a:	e040      	b.n	800948e <USBH_MSC_Read+0xca>
  }

  MSC_Handle->state = MSC_READ;
 800940c:	697b      	ldr	r3, [r7, #20]
 800940e:	2206      	movs	r2, #6
 8009410:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_READ;
 8009412:	7afb      	ldrb	r3, [r7, #11]
 8009414:	697a      	ldr	r2, [r7, #20]
 8009416:	2134      	movs	r1, #52	; 0x34
 8009418:	fb01 f303 	mul.w	r3, r1, r3
 800941c:	4413      	add	r3, r2
 800941e:	3390      	adds	r3, #144	; 0x90
 8009420:	2206      	movs	r2, #6
 8009422:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 8009424:	7afb      	ldrb	r3, [r7, #11]
 8009426:	b29a      	uxth	r2, r3
 8009428:	697b      	ldr	r3, [r7, #20]
 800942a:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  (void)USBH_MSC_SCSI_Read(phost, lun, address, pbuf, length);
 800942e:	7af9      	ldrb	r1, [r7, #11]
 8009430:	6a3b      	ldr	r3, [r7, #32]
 8009432:	9300      	str	r3, [sp, #0]
 8009434:	683b      	ldr	r3, [r7, #0]
 8009436:	687a      	ldr	r2, [r7, #4]
 8009438:	68f8      	ldr	r0, [r7, #12]
 800943a:	f000 fd78 	bl	8009f2e <USBH_MSC_SCSI_Read>

  timeout = phost->Timer;
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009444:	613b      	str	r3, [r7, #16]

  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 8009446:	e016      	b.n	8009476 <USBH_MSC_Read+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 800944e:	693b      	ldr	r3, [r7, #16]
 8009450:	1ad2      	subs	r2, r2, r3
 8009452:	6a3b      	ldr	r3, [r7, #32]
 8009454:	f242 7110 	movw	r1, #10000	; 0x2710
 8009458:	fb01 f303 	mul.w	r3, r1, r3
 800945c:	429a      	cmp	r2, r3
 800945e:	d805      	bhi.n	800946c <USBH_MSC_Read+0xa8>
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8009466:	b2db      	uxtb	r3, r3
 8009468:	2b00      	cmp	r3, #0
 800946a:	d104      	bne.n	8009476 <USBH_MSC_Read+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 800946c:	697b      	ldr	r3, [r7, #20]
 800946e:	2201      	movs	r2, #1
 8009470:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 8009472:	2302      	movs	r3, #2
 8009474:	e00b      	b.n	800948e <USBH_MSC_Read+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 8009476:	7afb      	ldrb	r3, [r7, #11]
 8009478:	4619      	mov	r1, r3
 800947a:	68f8      	ldr	r0, [r7, #12]
 800947c:	f7ff fe89 	bl	8009192 <USBH_MSC_RdWrProcess>
 8009480:	4603      	mov	r3, r0
 8009482:	2b01      	cmp	r3, #1
 8009484:	d0e0      	beq.n	8009448 <USBH_MSC_Read+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 8009486:	697b      	ldr	r3, [r7, #20]
 8009488:	2201      	movs	r2, #1
 800948a:	731a      	strb	r2, [r3, #12]

  return USBH_OK;
 800948c:	2300      	movs	r3, #0
}
 800948e:	4618      	mov	r0, r3
 8009490:	3718      	adds	r7, #24
 8009492:	46bd      	mov	sp, r7
 8009494:	bd80      	pop	{r7, pc}

08009496 <USBH_MSC_Write>:
USBH_StatusTypeDef USBH_MSC_Write(USBH_HandleTypeDef *phost,
                                  uint8_t lun,
                                  uint32_t address,
                                  uint8_t *pbuf,
                                  uint32_t length)
{
 8009496:	b580      	push	{r7, lr}
 8009498:	b088      	sub	sp, #32
 800949a:	af02      	add	r7, sp, #8
 800949c:	60f8      	str	r0, [r7, #12]
 800949e:	607a      	str	r2, [r7, #4]
 80094a0:	603b      	str	r3, [r7, #0]
 80094a2:	460b      	mov	r3, r1
 80094a4:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80094ac:	69db      	ldr	r3, [r3, #28]
 80094ae:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 80094b6:	b2db      	uxtb	r3, r3
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d00e      	beq.n	80094da <USBH_MSC_Write+0x44>
      (phost->gState != HOST_CLASS) ||
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	781b      	ldrb	r3, [r3, #0]
 80094c0:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 80094c2:	2b0b      	cmp	r3, #11
 80094c4:	d109      	bne.n	80094da <USBH_MSC_Write+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 80094c6:	7afb      	ldrb	r3, [r7, #11]
 80094c8:	697a      	ldr	r2, [r7, #20]
 80094ca:	2134      	movs	r1, #52	; 0x34
 80094cc:	fb01 f303 	mul.w	r3, r1, r3
 80094d0:	4413      	add	r3, r2
 80094d2:	3390      	adds	r3, #144	; 0x90
 80094d4:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 80094d6:	2b01      	cmp	r3, #1
 80094d8:	d001      	beq.n	80094de <USBH_MSC_Write+0x48>
  {
    return  USBH_FAIL;
 80094da:	2302      	movs	r3, #2
 80094dc:	e040      	b.n	8009560 <USBH_MSC_Write+0xca>
  }

  MSC_Handle->state = MSC_WRITE;
 80094de:	697b      	ldr	r3, [r7, #20]
 80094e0:	2207      	movs	r2, #7
 80094e2:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_WRITE;
 80094e4:	7afb      	ldrb	r3, [r7, #11]
 80094e6:	697a      	ldr	r2, [r7, #20]
 80094e8:	2134      	movs	r1, #52	; 0x34
 80094ea:	fb01 f303 	mul.w	r3, r1, r3
 80094ee:	4413      	add	r3, r2
 80094f0:	3390      	adds	r3, #144	; 0x90
 80094f2:	2207      	movs	r2, #7
 80094f4:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 80094f6:	7afb      	ldrb	r3, [r7, #11]
 80094f8:	b29a      	uxth	r2, r3
 80094fa:	697b      	ldr	r3, [r7, #20]
 80094fc:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  (void)USBH_MSC_SCSI_Write(phost, lun, address, pbuf, length);
 8009500:	7af9      	ldrb	r1, [r7, #11]
 8009502:	6a3b      	ldr	r3, [r7, #32]
 8009504:	9300      	str	r3, [sp, #0]
 8009506:	683b      	ldr	r3, [r7, #0]
 8009508:	687a      	ldr	r2, [r7, #4]
 800950a:	68f8      	ldr	r0, [r7, #12]
 800950c:	f000 fca4 	bl	8009e58 <USBH_MSC_SCSI_Write>

  timeout = phost->Timer;
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009516:	613b      	str	r3, [r7, #16]
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 8009518:	e016      	b.n	8009548 <USBH_MSC_Write+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 8009520:	693b      	ldr	r3, [r7, #16]
 8009522:	1ad2      	subs	r2, r2, r3
 8009524:	6a3b      	ldr	r3, [r7, #32]
 8009526:	f242 7110 	movw	r1, #10000	; 0x2710
 800952a:	fb01 f303 	mul.w	r3, r1, r3
 800952e:	429a      	cmp	r2, r3
 8009530:	d805      	bhi.n	800953e <USBH_MSC_Write+0xa8>
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8009538:	b2db      	uxtb	r3, r3
 800953a:	2b00      	cmp	r3, #0
 800953c:	d104      	bne.n	8009548 <USBH_MSC_Write+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 800953e:	697b      	ldr	r3, [r7, #20]
 8009540:	2201      	movs	r2, #1
 8009542:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 8009544:	2302      	movs	r3, #2
 8009546:	e00b      	b.n	8009560 <USBH_MSC_Write+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 8009548:	7afb      	ldrb	r3, [r7, #11]
 800954a:	4619      	mov	r1, r3
 800954c:	68f8      	ldr	r0, [r7, #12]
 800954e:	f7ff fe20 	bl	8009192 <USBH_MSC_RdWrProcess>
 8009552:	4603      	mov	r3, r0
 8009554:	2b01      	cmp	r3, #1
 8009556:	d0e0      	beq.n	800951a <USBH_MSC_Write+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 8009558:	697b      	ldr	r3, [r7, #20]
 800955a:	2201      	movs	r2, #1
 800955c:	731a      	strb	r2, [r3, #12]
  return USBH_OK;
 800955e:	2300      	movs	r3, #0
}
 8009560:	4618      	mov	r0, r3
 8009562:	3718      	adds	r7, #24
 8009564:	46bd      	mov	sp, r7
 8009566:	bd80      	pop	{r7, pc}

08009568 <USBH_MSC_BOT_REQ_Reset>:
  *         The function the MSC BOT Reset request.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_Reset(USBH_HandleTypeDef *phost)
{
 8009568:	b580      	push	{r7, lr}
 800956a:	b082      	sub	sp, #8
 800956c:	af00      	add	r7, sp, #0
 800956e:	6078      	str	r0, [r7, #4]

  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	2221      	movs	r2, #33	; 0x21
 8009574:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_BOT_RESET;
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	22ff      	movs	r2, #255	; 0xff
 800957a:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	2200      	movs	r2, #0
 8009580:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	2200      	movs	r2, #0
 8009586:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 0U;
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	2200      	movs	r2, #0
 800958c:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, NULL, 0U);
 800958e:	2200      	movs	r2, #0
 8009590:	2100      	movs	r1, #0
 8009592:	6878      	ldr	r0, [r7, #4]
 8009594:	f001 fea4 	bl	800b2e0 <USBH_CtlReq>
 8009598:	4603      	mov	r3, r0
}
 800959a:	4618      	mov	r0, r3
 800959c:	3708      	adds	r7, #8
 800959e:	46bd      	mov	sp, r7
 80095a0:	bd80      	pop	{r7, pc}

080095a2 <USBH_MSC_BOT_REQ_GetMaxLUN>:
  * @param  phost: Host handle
  * @param  Maxlun: pointer to Maxlun variable
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_GetMaxLUN(USBH_HandleTypeDef *phost, uint8_t *Maxlun)
{
 80095a2:	b580      	push	{r7, lr}
 80095a4:	b082      	sub	sp, #8
 80095a6:	af00      	add	r7, sp, #0
 80095a8:	6078      	str	r0, [r7, #4]
 80095aa:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	22a1      	movs	r2, #161	; 0xa1
 80095b0:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_GET_MAX_LUN;
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	22fe      	movs	r2, #254	; 0xfe
 80095b6:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	2200      	movs	r2, #0
 80095bc:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	2200      	movs	r2, #0
 80095c2:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 1U;
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	2201      	movs	r2, #1
 80095c8:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, Maxlun, 1U);
 80095ca:	2201      	movs	r2, #1
 80095cc:	6839      	ldr	r1, [r7, #0]
 80095ce:	6878      	ldr	r0, [r7, #4]
 80095d0:	f001 fe86 	bl	800b2e0 <USBH_CtlReq>
 80095d4:	4603      	mov	r3, r0
}
 80095d6:	4618      	mov	r0, r3
 80095d8:	3708      	adds	r7, #8
 80095da:	46bd      	mov	sp, r7
 80095dc:	bd80      	pop	{r7, pc}
	...

080095e0 <USBH_MSC_BOT_Init>:
  *         The function Initializes the BOT protocol.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Init(USBH_HandleTypeDef *phost)
{
 80095e0:	b480      	push	{r7}
 80095e2:	b085      	sub	sp, #20
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	6078      	str	r0, [r7, #4]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80095ee:	69db      	ldr	r3, [r3, #28]
 80095f0:	60fb      	str	r3, [r7, #12]

  MSC_Handle->hbot.cbw.field.Signature = BOT_CBW_SIGNATURE;
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	4a09      	ldr	r2, [pc, #36]	; (800961c <USBH_MSC_BOT_Init+0x3c>)
 80095f6:	655a      	str	r2, [r3, #84]	; 0x54
  MSC_Handle->hbot.cbw.field.Tag = BOT_CBW_TAG;
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	4a09      	ldr	r2, [pc, #36]	; (8009620 <USBH_MSC_BOT_Init+0x40>)
 80095fc:	659a      	str	r2, [r3, #88]	; 0x58
  MSC_Handle->hbot.state = BOT_SEND_CBW;
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	2201      	movs	r2, #1
 8009602:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	2201      	movs	r2, #1
 800960a:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52

  return USBH_OK;
 800960e:	2300      	movs	r3, #0
}
 8009610:	4618      	mov	r0, r3
 8009612:	3714      	adds	r7, #20
 8009614:	46bd      	mov	sp, r7
 8009616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800961a:	4770      	bx	lr
 800961c:	43425355 	.word	0x43425355
 8009620:	20304050 	.word	0x20304050

08009624 <USBH_MSC_BOT_Process>:
  * @param  phost: Host handle
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Process(USBH_HandleTypeDef *phost, uint8_t lun)
{
 8009624:	b580      	push	{r7, lr}
 8009626:	b088      	sub	sp, #32
 8009628:	af02      	add	r7, sp, #8
 800962a:	6078      	str	r0, [r7, #4]
 800962c:	460b      	mov	r3, r1
 800962e:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_BUSY;
 8009630:	2301      	movs	r3, #1
 8009632:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef   error  = USBH_BUSY;
 8009634:	2301      	movs	r3, #1
 8009636:	75bb      	strb	r3, [r7, #22]
  BOT_CSWStatusTypeDef CSW_Status = BOT_CSW_CMD_FAILED;
 8009638:	2301      	movs	r3, #1
 800963a:	757b      	strb	r3, [r7, #21]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800963c:	2300      	movs	r3, #0
 800963e:	753b      	strb	r3, [r7, #20]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009646:	69db      	ldr	r3, [r3, #28]
 8009648:	613b      	str	r3, [r7, #16]
  uint8_t toggle = 0U;
 800964a:	2300      	movs	r3, #0
 800964c:	73fb      	strb	r3, [r7, #15]

  switch (MSC_Handle->hbot.state)
 800964e:	693b      	ldr	r3, [r7, #16]
 8009650:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009654:	3b01      	subs	r3, #1
 8009656:	2b0a      	cmp	r3, #10
 8009658:	f200 819e 	bhi.w	8009998 <USBH_MSC_BOT_Process+0x374>
 800965c:	a201      	add	r2, pc, #4	; (adr r2, 8009664 <USBH_MSC_BOT_Process+0x40>)
 800965e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009662:	bf00      	nop
 8009664:	08009691 	.word	0x08009691
 8009668:	080096b9 	.word	0x080096b9
 800966c:	08009723 	.word	0x08009723
 8009670:	08009741 	.word	0x08009741
 8009674:	080097c5 	.word	0x080097c5
 8009678:	080097e7 	.word	0x080097e7
 800967c:	0800987f 	.word	0x0800987f
 8009680:	0800989b 	.word	0x0800989b
 8009684:	080098ed 	.word	0x080098ed
 8009688:	0800991d 	.word	0x0800991d
 800968c:	0800997f 	.word	0x0800997f
  {
    case BOT_SEND_CBW:
      MSC_Handle->hbot.cbw.field.LUN = lun;
 8009690:	693b      	ldr	r3, [r7, #16]
 8009692:	78fa      	ldrb	r2, [r7, #3]
 8009694:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
      MSC_Handle->hbot.state = BOT_SEND_CBW_WAIT;
 8009698:	693b      	ldr	r3, [r7, #16]
 800969a:	2202      	movs	r2, #2
 800969c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      (void)USBH_BulkSendData(phost, MSC_Handle->hbot.cbw.data,
 80096a0:	693b      	ldr	r3, [r7, #16]
 80096a2:	f103 0154 	add.w	r1, r3, #84	; 0x54
 80096a6:	693b      	ldr	r3, [r7, #16]
 80096a8:	795b      	ldrb	r3, [r3, #5]
 80096aa:	2201      	movs	r2, #1
 80096ac:	9200      	str	r2, [sp, #0]
 80096ae:	221f      	movs	r2, #31
 80096b0:	6878      	ldr	r0, [r7, #4]
 80096b2:	f002 f824 	bl	800b6fe <USBH_BulkSendData>
                              BOT_CBW_LENGTH, MSC_Handle->OutPipe, 1U);

      break;
 80096b6:	e17e      	b.n	80099b6 <USBH_MSC_BOT_Process+0x392>

    case BOT_SEND_CBW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 80096b8:	693b      	ldr	r3, [r7, #16]
 80096ba:	795b      	ldrb	r3, [r3, #5]
 80096bc:	4619      	mov	r1, r3
 80096be:	6878      	ldr	r0, [r7, #4]
 80096c0:	f004 feda 	bl	800e478 <USBH_LL_GetURBState>
 80096c4:	4603      	mov	r3, r0
 80096c6:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 80096c8:	7d3b      	ldrb	r3, [r7, #20]
 80096ca:	2b01      	cmp	r3, #1
 80096cc:	d118      	bne.n	8009700 <USBH_MSC_BOT_Process+0xdc>
      {
        if (MSC_Handle->hbot.cbw.field.DataTransferLength != 0U)
 80096ce:	693b      	ldr	r3, [r7, #16]
 80096d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d00f      	beq.n	80096f6 <USBH_MSC_BOT_Process+0xd2>
        {
          /* If there is Data Transfer Stage */
          if (((MSC_Handle->hbot.cbw.field.Flags) & USB_REQ_DIR_MASK) == USB_D2H)
 80096d6:	693b      	ldr	r3, [r7, #16]
 80096d8:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 80096dc:	b25b      	sxtb	r3, r3
 80096de:	2b00      	cmp	r3, #0
 80096e0:	da04      	bge.n	80096ec <USBH_MSC_BOT_Process+0xc8>
          {
            /* Data Direction is IN */
            MSC_Handle->hbot.state = BOT_DATA_IN;
 80096e2:	693b      	ldr	r3, [r7, #16]
 80096e4:	2203      	movs	r2, #3
 80096e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 80096ea:	e157      	b.n	800999c <USBH_MSC_BOT_Process+0x378>
            MSC_Handle->hbot.state = BOT_DATA_OUT;
 80096ec:	693b      	ldr	r3, [r7, #16]
 80096ee:	2205      	movs	r2, #5
 80096f0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 80096f4:	e152      	b.n	800999c <USBH_MSC_BOT_Process+0x378>
          MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 80096f6:	693b      	ldr	r3, [r7, #16]
 80096f8:	2207      	movs	r2, #7
 80096fa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 80096fe:	e14d      	b.n	800999c <USBH_MSC_BOT_Process+0x378>
      else if (URB_Status == USBH_URB_NOTREADY)
 8009700:	7d3b      	ldrb	r3, [r7, #20]
 8009702:	2b02      	cmp	r3, #2
 8009704:	d104      	bne.n	8009710 <USBH_MSC_BOT_Process+0xec>
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 8009706:	693b      	ldr	r3, [r7, #16]
 8009708:	2201      	movs	r2, #1
 800970a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800970e:	e145      	b.n	800999c <USBH_MSC_BOT_Process+0x378>
        if (URB_Status == USBH_URB_STALL)
 8009710:	7d3b      	ldrb	r3, [r7, #20]
 8009712:	2b05      	cmp	r3, #5
 8009714:	f040 8142 	bne.w	800999c <USBH_MSC_BOT_Process+0x378>
          MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 8009718:	693b      	ldr	r3, [r7, #16]
 800971a:	220a      	movs	r2, #10
 800971c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8009720:	e13c      	b.n	800999c <USBH_MSC_BOT_Process+0x378>

    case BOT_DATA_IN:
      /* Send first packet */
      (void)USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 8009722:	693b      	ldr	r3, [r7, #16]
 8009724:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 8009728:	693b      	ldr	r3, [r7, #16]
 800972a:	895a      	ldrh	r2, [r3, #10]
 800972c:	693b      	ldr	r3, [r7, #16]
 800972e:	791b      	ldrb	r3, [r3, #4]
 8009730:	6878      	ldr	r0, [r7, #4]
 8009732:	f002 f809 	bl	800b748 <USBH_BulkReceiveData>
                                 MSC_Handle->InEpSize, MSC_Handle->InPipe);

      MSC_Handle->hbot.state = BOT_DATA_IN_WAIT;
 8009736:	693b      	ldr	r3, [r7, #16]
 8009738:	2204      	movs	r2, #4
 800973a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      break;
 800973e:	e13a      	b.n	80099b6 <USBH_MSC_BOT_Process+0x392>

    case BOT_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 8009740:	693b      	ldr	r3, [r7, #16]
 8009742:	791b      	ldrb	r3, [r3, #4]
 8009744:	4619      	mov	r1, r3
 8009746:	6878      	ldr	r0, [r7, #4]
 8009748:	f004 fe96 	bl	800e478 <USBH_LL_GetURBState>
 800974c:	4603      	mov	r3, r0
 800974e:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 8009750:	7d3b      	ldrb	r3, [r7, #20]
 8009752:	2b01      	cmp	r3, #1
 8009754:	d12d      	bne.n	80097b2 <USBH_MSC_BOT_Process+0x18e>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->InEpSize)
 8009756:	693b      	ldr	r3, [r7, #16]
 8009758:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800975a:	693a      	ldr	r2, [r7, #16]
 800975c:	8952      	ldrh	r2, [r2, #10]
 800975e:	4293      	cmp	r3, r2
 8009760:	d910      	bls.n	8009784 <USBH_MSC_BOT_Process+0x160>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->InEpSize;
 8009762:	693b      	ldr	r3, [r7, #16]
 8009764:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009768:	693a      	ldr	r2, [r7, #16]
 800976a:	8952      	ldrh	r2, [r2, #10]
 800976c:	441a      	add	r2, r3
 800976e:	693b      	ldr	r3, [r7, #16]
 8009770:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->InEpSize;
 8009774:	693b      	ldr	r3, [r7, #16]
 8009776:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009778:	693a      	ldr	r2, [r7, #16]
 800977a:	8952      	ldrh	r2, [r2, #10]
 800977c:	1a9a      	subs	r2, r3, r2
 800977e:	693b      	ldr	r3, [r7, #16]
 8009780:	65da      	str	r2, [r3, #92]	; 0x5c
 8009782:	e002      	b.n	800978a <USBH_MSC_BOT_Process+0x166>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 8009784:	693b      	ldr	r3, [r7, #16]
 8009786:	2200      	movs	r2, #0
 8009788:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* More Data To be Received */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 800978a:	693b      	ldr	r3, [r7, #16]
 800978c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800978e:	2b00      	cmp	r3, #0
 8009790:	d00a      	beq.n	80097a8 <USBH_MSC_BOT_Process+0x184>
        {
          /* Send next packet */
          (void)USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 8009792:	693b      	ldr	r3, [r7, #16]
 8009794:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 8009798:	693b      	ldr	r3, [r7, #16]
 800979a:	895a      	ldrh	r2, [r3, #10]
 800979c:	693b      	ldr	r3, [r7, #16]
 800979e:	791b      	ldrb	r3, [r3, #4]
 80097a0:	6878      	ldr	r0, [r7, #4]
 80097a2:	f001 ffd1 	bl	800b748 <USBH_BulkReceiveData>
#endif
      }
      else
      {
      }
      break;
 80097a6:	e0fb      	b.n	80099a0 <USBH_MSC_BOT_Process+0x37c>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 80097a8:	693b      	ldr	r3, [r7, #16]
 80097aa:	2207      	movs	r2, #7
 80097ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 80097b0:	e0f6      	b.n	80099a0 <USBH_MSC_BOT_Process+0x37c>
      else if (URB_Status == USBH_URB_STALL)
 80097b2:	7d3b      	ldrb	r3, [r7, #20]
 80097b4:	2b05      	cmp	r3, #5
 80097b6:	f040 80f3 	bne.w	80099a0 <USBH_MSC_BOT_Process+0x37c>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 80097ba:	693b      	ldr	r3, [r7, #16]
 80097bc:	2209      	movs	r2, #9
 80097be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 80097c2:	e0ed      	b.n	80099a0 <USBH_MSC_BOT_Process+0x37c>

    case BOT_DATA_OUT:

      (void)USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 80097c4:	693b      	ldr	r3, [r7, #16]
 80097c6:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 80097ca:	693b      	ldr	r3, [r7, #16]
 80097cc:	891a      	ldrh	r2, [r3, #8]
 80097ce:	693b      	ldr	r3, [r7, #16]
 80097d0:	795b      	ldrb	r3, [r3, #5]
 80097d2:	2001      	movs	r0, #1
 80097d4:	9000      	str	r0, [sp, #0]
 80097d6:	6878      	ldr	r0, [r7, #4]
 80097d8:	f001 ff91 	bl	800b6fe <USBH_BulkSendData>
                              MSC_Handle->OutEpSize, MSC_Handle->OutPipe, 1U);

      MSC_Handle->hbot.state  = BOT_DATA_OUT_WAIT;
 80097dc:	693b      	ldr	r3, [r7, #16]
 80097de:	2206      	movs	r2, #6
 80097e0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 80097e4:	e0e7      	b.n	80099b6 <USBH_MSC_BOT_Process+0x392>

    case BOT_DATA_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 80097e6:	693b      	ldr	r3, [r7, #16]
 80097e8:	795b      	ldrb	r3, [r3, #5]
 80097ea:	4619      	mov	r1, r3
 80097ec:	6878      	ldr	r0, [r7, #4]
 80097ee:	f004 fe43 	bl	800e478 <USBH_LL_GetURBState>
 80097f2:	4603      	mov	r3, r0
 80097f4:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 80097f6:	7d3b      	ldrb	r3, [r7, #20]
 80097f8:	2b01      	cmp	r3, #1
 80097fa:	d12f      	bne.n	800985c <USBH_MSC_BOT_Process+0x238>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->OutEpSize)
 80097fc:	693b      	ldr	r3, [r7, #16]
 80097fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009800:	693a      	ldr	r2, [r7, #16]
 8009802:	8912      	ldrh	r2, [r2, #8]
 8009804:	4293      	cmp	r3, r2
 8009806:	d910      	bls.n	800982a <USBH_MSC_BOT_Process+0x206>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->OutEpSize;
 8009808:	693b      	ldr	r3, [r7, #16]
 800980a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800980e:	693a      	ldr	r2, [r7, #16]
 8009810:	8912      	ldrh	r2, [r2, #8]
 8009812:	441a      	add	r2, r3
 8009814:	693b      	ldr	r3, [r7, #16]
 8009816:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->OutEpSize;
 800981a:	693b      	ldr	r3, [r7, #16]
 800981c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800981e:	693a      	ldr	r2, [r7, #16]
 8009820:	8912      	ldrh	r2, [r2, #8]
 8009822:	1a9a      	subs	r2, r3, r2
 8009824:	693b      	ldr	r3, [r7, #16]
 8009826:	65da      	str	r2, [r3, #92]	; 0x5c
 8009828:	e002      	b.n	8009830 <USBH_MSC_BOT_Process+0x20c>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 800982a:	693b      	ldr	r3, [r7, #16]
 800982c:	2200      	movs	r2, #0
 800982e:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* More Data To be Sent */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 8009830:	693b      	ldr	r3, [r7, #16]
 8009832:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009834:	2b00      	cmp	r3, #0
 8009836:	d00c      	beq.n	8009852 <USBH_MSC_BOT_Process+0x22e>
        {
          (void)USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 8009838:	693b      	ldr	r3, [r7, #16]
 800983a:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800983e:	693b      	ldr	r3, [r7, #16]
 8009840:	891a      	ldrh	r2, [r3, #8]
 8009842:	693b      	ldr	r3, [r7, #16]
 8009844:	795b      	ldrb	r3, [r3, #5]
 8009846:	2001      	movs	r0, #1
 8009848:	9000      	str	r0, [sp, #0]
 800984a:	6878      	ldr	r0, [r7, #4]
 800984c:	f001 ff57 	bl	800b6fe <USBH_BulkSendData>
#endif
      }
      else
      {
      }
      break;
 8009850:	e0a8      	b.n	80099a4 <USBH_MSC_BOT_Process+0x380>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 8009852:	693b      	ldr	r3, [r7, #16]
 8009854:	2207      	movs	r2, #7
 8009856:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800985a:	e0a3      	b.n	80099a4 <USBH_MSC_BOT_Process+0x380>
      else if (URB_Status == USBH_URB_NOTREADY)
 800985c:	7d3b      	ldrb	r3, [r7, #20]
 800985e:	2b02      	cmp	r3, #2
 8009860:	d104      	bne.n	800986c <USBH_MSC_BOT_Process+0x248>
        MSC_Handle->hbot.state  = BOT_DATA_OUT;
 8009862:	693b      	ldr	r3, [r7, #16]
 8009864:	2205      	movs	r2, #5
 8009866:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800986a:	e09b      	b.n	80099a4 <USBH_MSC_BOT_Process+0x380>
      else if (URB_Status == USBH_URB_STALL)
 800986c:	7d3b      	ldrb	r3, [r7, #20]
 800986e:	2b05      	cmp	r3, #5
 8009870:	f040 8098 	bne.w	80099a4 <USBH_MSC_BOT_Process+0x380>
        MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 8009874:	693b      	ldr	r3, [r7, #16]
 8009876:	220a      	movs	r2, #10
 8009878:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800987c:	e092      	b.n	80099a4 <USBH_MSC_BOT_Process+0x380>

    case BOT_RECEIVE_CSW:

      (void)USBH_BulkReceiveData(phost, MSC_Handle->hbot.csw.data,
 800987e:	693b      	ldr	r3, [r7, #16]
 8009880:	f103 0178 	add.w	r1, r3, #120	; 0x78
 8009884:	693b      	ldr	r3, [r7, #16]
 8009886:	791b      	ldrb	r3, [r3, #4]
 8009888:	220d      	movs	r2, #13
 800988a:	6878      	ldr	r0, [r7, #4]
 800988c:	f001 ff5c 	bl	800b748 <USBH_BulkReceiveData>
                                 BOT_CSW_LENGTH, MSC_Handle->InPipe);

      MSC_Handle->hbot.state  = BOT_RECEIVE_CSW_WAIT;
 8009890:	693b      	ldr	r3, [r7, #16]
 8009892:	2208      	movs	r2, #8
 8009894:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8009898:	e08d      	b.n	80099b6 <USBH_MSC_BOT_Process+0x392>

    case BOT_RECEIVE_CSW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 800989a:	693b      	ldr	r3, [r7, #16]
 800989c:	791b      	ldrb	r3, [r3, #4]
 800989e:	4619      	mov	r1, r3
 80098a0:	6878      	ldr	r0, [r7, #4]
 80098a2:	f004 fde9 	bl	800e478 <USBH_LL_GetURBState>
 80098a6:	4603      	mov	r3, r0
 80098a8:	753b      	strb	r3, [r7, #20]

      /* Decode CSW */
      if (URB_Status == USBH_URB_DONE)
 80098aa:	7d3b      	ldrb	r3, [r7, #20]
 80098ac:	2b01      	cmp	r3, #1
 80098ae:	d115      	bne.n	80098dc <USBH_MSC_BOT_Process+0x2b8>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 80098b0:	693b      	ldr	r3, [r7, #16]
 80098b2:	2201      	movs	r2, #1
 80098b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 80098b8:	693b      	ldr	r3, [r7, #16]
 80098ba:	2201      	movs	r2, #1
 80098bc:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        CSW_Status = USBH_MSC_DecodeCSW(phost);
 80098c0:	6878      	ldr	r0, [r7, #4]
 80098c2:	f000 f8a9 	bl	8009a18 <USBH_MSC_DecodeCSW>
 80098c6:	4603      	mov	r3, r0
 80098c8:	757b      	strb	r3, [r7, #21]

        if (CSW_Status == BOT_CSW_CMD_PASSED)
 80098ca:	7d7b      	ldrb	r3, [r7, #21]
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d102      	bne.n	80098d6 <USBH_MSC_BOT_Process+0x2b2>
        {
          status = USBH_OK;
 80098d0:	2300      	movs	r3, #0
 80098d2:	75fb      	strb	r3, [r7, #23]
#endif
      }
      else
      {
      }
      break;
 80098d4:	e068      	b.n	80099a8 <USBH_MSC_BOT_Process+0x384>
          status = USBH_FAIL;
 80098d6:	2302      	movs	r3, #2
 80098d8:	75fb      	strb	r3, [r7, #23]
      break;
 80098da:	e065      	b.n	80099a8 <USBH_MSC_BOT_Process+0x384>
      else if (URB_Status == USBH_URB_STALL)
 80098dc:	7d3b      	ldrb	r3, [r7, #20]
 80098de:	2b05      	cmp	r3, #5
 80098e0:	d162      	bne.n	80099a8 <USBH_MSC_BOT_Process+0x384>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 80098e2:	693b      	ldr	r3, [r7, #16]
 80098e4:	2209      	movs	r2, #9
 80098e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 80098ea:	e05d      	b.n	80099a8 <USBH_MSC_BOT_Process+0x384>

    case BOT_ERROR_IN:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_IN);
 80098ec:	78fb      	ldrb	r3, [r7, #3]
 80098ee:	2200      	movs	r2, #0
 80098f0:	4619      	mov	r1, r3
 80098f2:	6878      	ldr	r0, [r7, #4]
 80098f4:	f000 f864 	bl	80099c0 <USBH_MSC_BOT_Abort>
 80098f8:	4603      	mov	r3, r0
 80098fa:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 80098fc:	7dbb      	ldrb	r3, [r7, #22]
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d104      	bne.n	800990c <USBH_MSC_BOT_Process+0x2e8>
      {
        MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 8009902:	693b      	ldr	r3, [r7, #16]
 8009904:	2207      	movs	r2, #7
 8009906:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
      }
      else
      {
      }
      break;
 800990a:	e04f      	b.n	80099ac <USBH_MSC_BOT_Process+0x388>
      else if (error == USBH_UNRECOVERED_ERROR)
 800990c:	7dbb      	ldrb	r3, [r7, #22]
 800990e:	2b04      	cmp	r3, #4
 8009910:	d14c      	bne.n	80099ac <USBH_MSC_BOT_Process+0x388>
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 8009912:	693b      	ldr	r3, [r7, #16]
 8009914:	220b      	movs	r2, #11
 8009916:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800991a:	e047      	b.n	80099ac <USBH_MSC_BOT_Process+0x388>

    case BOT_ERROR_OUT:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_OUT);
 800991c:	78fb      	ldrb	r3, [r7, #3]
 800991e:	2201      	movs	r2, #1
 8009920:	4619      	mov	r1, r3
 8009922:	6878      	ldr	r0, [r7, #4]
 8009924:	f000 f84c 	bl	80099c0 <USBH_MSC_BOT_Abort>
 8009928:	4603      	mov	r3, r0
 800992a:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 800992c:	7dbb      	ldrb	r3, [r7, #22]
 800992e:	2b00      	cmp	r3, #0
 8009930:	d11d      	bne.n	800996e <USBH_MSC_BOT_Process+0x34a>
      {

        toggle = USBH_LL_GetToggle(phost, MSC_Handle->OutPipe);
 8009932:	693b      	ldr	r3, [r7, #16]
 8009934:	795b      	ldrb	r3, [r3, #5]
 8009936:	4619      	mov	r1, r3
 8009938:	6878      	ldr	r0, [r7, #4]
 800993a:	f004 fdee 	bl	800e51a <USBH_LL_GetToggle>
 800993e:	4603      	mov	r3, r0
 8009940:	73fb      	strb	r3, [r7, #15]
        (void)USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 1U - toggle);
 8009942:	693b      	ldr	r3, [r7, #16]
 8009944:	7959      	ldrb	r1, [r3, #5]
 8009946:	7bfb      	ldrb	r3, [r7, #15]
 8009948:	f1c3 0301 	rsb	r3, r3, #1
 800994c:	b2db      	uxtb	r3, r3
 800994e:	461a      	mov	r2, r3
 8009950:	6878      	ldr	r0, [r7, #4]
 8009952:	f004 fdb2 	bl	800e4ba <USBH_LL_SetToggle>
        (void)USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 8009956:	693b      	ldr	r3, [r7, #16]
 8009958:	791b      	ldrb	r3, [r3, #4]
 800995a:	2200      	movs	r2, #0
 800995c:	4619      	mov	r1, r3
 800995e:	6878      	ldr	r0, [r7, #4]
 8009960:	f004 fdab 	bl	800e4ba <USBH_LL_SetToggle>
        MSC_Handle->hbot.state = BOT_ERROR_IN;
 8009964:	693b      	ldr	r3, [r7, #16]
 8009966:	2209      	movs	r2, #9
 8009968:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        if (error == USBH_UNRECOVERED_ERROR)
        {
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
        }
      }
      break;
 800996c:	e020      	b.n	80099b0 <USBH_MSC_BOT_Process+0x38c>
        if (error == USBH_UNRECOVERED_ERROR)
 800996e:	7dbb      	ldrb	r3, [r7, #22]
 8009970:	2b04      	cmp	r3, #4
 8009972:	d11d      	bne.n	80099b0 <USBH_MSC_BOT_Process+0x38c>
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 8009974:	693b      	ldr	r3, [r7, #16]
 8009976:	220b      	movs	r2, #11
 8009978:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800997c:	e018      	b.n	80099b0 <USBH_MSC_BOT_Process+0x38c>


    case BOT_UNRECOVERED_ERROR:
      status = USBH_MSC_BOT_REQ_Reset(phost);
 800997e:	6878      	ldr	r0, [r7, #4]
 8009980:	f7ff fdf2 	bl	8009568 <USBH_MSC_BOT_REQ_Reset>
 8009984:	4603      	mov	r3, r0
 8009986:	75fb      	strb	r3, [r7, #23]
      if (status == USBH_OK)
 8009988:	7dfb      	ldrb	r3, [r7, #23]
 800998a:	2b00      	cmp	r3, #0
 800998c:	d112      	bne.n	80099b4 <USBH_MSC_BOT_Process+0x390>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 800998e:	693b      	ldr	r3, [r7, #16]
 8009990:	2201      	movs	r2, #1
 8009992:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      }
      break;
 8009996:	e00d      	b.n	80099b4 <USBH_MSC_BOT_Process+0x390>

    default:
      break;
 8009998:	bf00      	nop
 800999a:	e00c      	b.n	80099b6 <USBH_MSC_BOT_Process+0x392>
      break;
 800999c:	bf00      	nop
 800999e:	e00a      	b.n	80099b6 <USBH_MSC_BOT_Process+0x392>
      break;
 80099a0:	bf00      	nop
 80099a2:	e008      	b.n	80099b6 <USBH_MSC_BOT_Process+0x392>
      break;
 80099a4:	bf00      	nop
 80099a6:	e006      	b.n	80099b6 <USBH_MSC_BOT_Process+0x392>
      break;
 80099a8:	bf00      	nop
 80099aa:	e004      	b.n	80099b6 <USBH_MSC_BOT_Process+0x392>
      break;
 80099ac:	bf00      	nop
 80099ae:	e002      	b.n	80099b6 <USBH_MSC_BOT_Process+0x392>
      break;
 80099b0:	bf00      	nop
 80099b2:	e000      	b.n	80099b6 <USBH_MSC_BOT_Process+0x392>
      break;
 80099b4:	bf00      	nop
  }
  return status;
 80099b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80099b8:	4618      	mov	r0, r3
 80099ba:	3718      	adds	r7, #24
 80099bc:	46bd      	mov	sp, r7
 80099be:	bd80      	pop	{r7, pc}

080099c0 <USBH_MSC_BOT_Abort>:
  * @param  lun: Logical Unit Number
  * @param  dir: direction (0: out / 1 : in)
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_BOT_Abort(USBH_HandleTypeDef *phost, uint8_t lun, uint8_t dir)
{
 80099c0:	b580      	push	{r7, lr}
 80099c2:	b084      	sub	sp, #16
 80099c4:	af00      	add	r7, sp, #0
 80099c6:	6078      	str	r0, [r7, #4]
 80099c8:	460b      	mov	r3, r1
 80099ca:	70fb      	strb	r3, [r7, #3]
 80099cc:	4613      	mov	r3, r2
 80099ce:	70bb      	strb	r3, [r7, #2]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(lun);

  USBH_StatusTypeDef status = USBH_FAIL;
 80099d0:	2302      	movs	r3, #2
 80099d2:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80099da:	69db      	ldr	r3, [r3, #28]
 80099dc:	60bb      	str	r3, [r7, #8]

  switch (dir)
 80099de:	78bb      	ldrb	r3, [r7, #2]
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d002      	beq.n	80099ea <USBH_MSC_BOT_Abort+0x2a>
 80099e4:	2b01      	cmp	r3, #1
 80099e6:	d009      	beq.n	80099fc <USBH_MSC_BOT_Abort+0x3c>
      /*send ClrFeature on Bulk OUT endpoint */
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
      break;

    default:
      break;
 80099e8:	e011      	b.n	8009a0e <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->InEp);
 80099ea:	68bb      	ldr	r3, [r7, #8]
 80099ec:	79db      	ldrb	r3, [r3, #7]
 80099ee:	4619      	mov	r1, r3
 80099f0:	6878      	ldr	r0, [r7, #4]
 80099f2:	f001 f9a8 	bl	800ad46 <USBH_ClrFeature>
 80099f6:	4603      	mov	r3, r0
 80099f8:	73fb      	strb	r3, [r7, #15]
      break;
 80099fa:	e008      	b.n	8009a0e <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
 80099fc:	68bb      	ldr	r3, [r7, #8]
 80099fe:	799b      	ldrb	r3, [r3, #6]
 8009a00:	4619      	mov	r1, r3
 8009a02:	6878      	ldr	r0, [r7, #4]
 8009a04:	f001 f99f 	bl	800ad46 <USBH_ClrFeature>
 8009a08:	4603      	mov	r3, r0
 8009a0a:	73fb      	strb	r3, [r7, #15]
      break;
 8009a0c:	bf00      	nop
  }
  return status;
 8009a0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a10:	4618      	mov	r0, r3
 8009a12:	3710      	adds	r7, #16
 8009a14:	46bd      	mov	sp, r7
 8009a16:	bd80      	pop	{r7, pc}

08009a18 <USBH_MSC_DecodeCSW>:
  *     2. the CSW is 13 (Dh) bytes in length,
  *     3. dCSWTag matches the dCBWTag from the corresponding CBW.
  */

static BOT_CSWStatusTypeDef USBH_MSC_DecodeCSW(USBH_HandleTypeDef *phost)
{
 8009a18:	b580      	push	{r7, lr}
 8009a1a:	b084      	sub	sp, #16
 8009a1c:	af00      	add	r7, sp, #0
 8009a1e:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009a26:	69db      	ldr	r3, [r3, #28]
 8009a28:	60bb      	str	r3, [r7, #8]
  BOT_CSWStatusTypeDef status = BOT_CSW_CMD_FAILED;
 8009a2a:	2301      	movs	r3, #1
 8009a2c:	73fb      	strb	r3, [r7, #15]

  /*Checking if the transfer length is different than 13*/
  if (USBH_LL_GetLastXferSize(phost, MSC_Handle->InPipe) != BOT_CSW_LENGTH)
 8009a2e:	68bb      	ldr	r3, [r7, #8]
 8009a30:	791b      	ldrb	r3, [r3, #4]
 8009a32:	4619      	mov	r1, r3
 8009a34:	6878      	ldr	r0, [r7, #4]
 8009a36:	f004 fc8d 	bl	800e354 <USBH_LL_GetLastXferSize>
 8009a3a:	4603      	mov	r3, r0
 8009a3c:	2b0d      	cmp	r3, #13
 8009a3e:	d002      	beq.n	8009a46 <USBH_MSC_DecodeCSW+0x2e>
    Device intends to transfer no data)
    (11) Ho > Do  (Host expects to send data to the device,
    Device intends to receive data from the host)*/


    status = BOT_CSW_PHASE_ERROR;
 8009a40:	2302      	movs	r3, #2
 8009a42:	73fb      	strb	r3, [r7, #15]
 8009a44:	e024      	b.n	8009a90 <USBH_MSC_DecodeCSW+0x78>
  else
  {
    /* CSW length is Correct */

    /* Check validity of the CSW Signature and CSWStatus */
    if (MSC_Handle->hbot.csw.field.Signature == BOT_CSW_SIGNATURE)
 8009a46:	68bb      	ldr	r3, [r7, #8]
 8009a48:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009a4a:	4a14      	ldr	r2, [pc, #80]	; (8009a9c <USBH_MSC_DecodeCSW+0x84>)
 8009a4c:	4293      	cmp	r3, r2
 8009a4e:	d11d      	bne.n	8009a8c <USBH_MSC_DecodeCSW+0x74>
    {
      /* Check Condition 1. dCSWSignature is equal to 53425355h */

      if (MSC_Handle->hbot.csw.field.Tag == MSC_Handle->hbot.cbw.field.Tag)
 8009a50:	68bb      	ldr	r3, [r7, #8]
 8009a52:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8009a54:	68bb      	ldr	r3, [r7, #8]
 8009a56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009a58:	429a      	cmp	r2, r3
 8009a5a:	d119      	bne.n	8009a90 <USBH_MSC_DecodeCSW+0x78>
      {
        /* Check Condition 3. dCSWTag matches the dCBWTag from the
        corresponding CBW */

        if (MSC_Handle->hbot.csw.field.Status == 0U)
 8009a5c:	68bb      	ldr	r3, [r7, #8]
 8009a5e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d102      	bne.n	8009a6c <USBH_MSC_DecodeCSW+0x54>
          (12) Ho = Do (Host expects to send data to the device,
          Device intends to receive data from the host)

          */

          status = BOT_CSW_CMD_PASSED;
 8009a66:	2300      	movs	r3, #0
 8009a68:	73fb      	strb	r3, [r7, #15]
 8009a6a:	e011      	b.n	8009a90 <USBH_MSC_DecodeCSW+0x78>
        }
        else if (MSC_Handle->hbot.csw.field.Status == 1U)
 8009a6c:	68bb      	ldr	r3, [r7, #8]
 8009a6e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8009a72:	2b01      	cmp	r3, #1
 8009a74:	d102      	bne.n	8009a7c <USBH_MSC_DecodeCSW+0x64>
        {
          status = BOT_CSW_CMD_FAILED;
 8009a76:	2301      	movs	r3, #1
 8009a78:	73fb      	strb	r3, [r7, #15]
 8009a7a:	e009      	b.n	8009a90 <USBH_MSC_DecodeCSW+0x78>
        }

        else if (MSC_Handle->hbot.csw.field.Status == 2U)
 8009a7c:	68bb      	ldr	r3, [r7, #8]
 8009a7e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8009a82:	2b02      	cmp	r3, #2
 8009a84:	d104      	bne.n	8009a90 <USBH_MSC_DecodeCSW+0x78>
          Di Device intends to send data to the host)
          (13) Ho < Do (Host expects to send data to the device,
          Device intends to receive data from the host)
          */

          status = BOT_CSW_PHASE_ERROR;
 8009a86:	2302      	movs	r3, #2
 8009a88:	73fb      	strb	r3, [r7, #15]
 8009a8a:	e001      	b.n	8009a90 <USBH_MSC_DecodeCSW+0x78>
    else
    {
      /* If the CSW Signature is not valid, We sall return the Phase Error to
      Upper Layers for Reset Recovery */

      status = BOT_CSW_PHASE_ERROR;
 8009a8c:	2302      	movs	r3, #2
 8009a8e:	73fb      	strb	r3, [r7, #15]
    }
  } /* CSW Length Check*/

  return status;
 8009a90:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a92:	4618      	mov	r0, r3
 8009a94:	3710      	adds	r7, #16
 8009a96:	46bd      	mov	sp, r7
 8009a98:	bd80      	pop	{r7, pc}
 8009a9a:	bf00      	nop
 8009a9c:	53425355 	.word	0x53425355

08009aa0 <USBH_MSC_SCSI_TestUnitReady>:
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_TestUnitReady(USBH_HandleTypeDef *phost,
                                               uint8_t lun)
{
 8009aa0:	b580      	push	{r7, lr}
 8009aa2:	b084      	sub	sp, #16
 8009aa4:	af00      	add	r7, sp, #0
 8009aa6:	6078      	str	r0, [r7, #4]
 8009aa8:	460b      	mov	r3, r1
 8009aaa:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 8009aac:	2302      	movs	r3, #2
 8009aae:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009ab6:	69db      	ldr	r3, [r3, #28]
 8009ab8:	60bb      	str	r3, [r7, #8]

  switch (MSC_Handle->hbot.cmd_state)
 8009aba:	68bb      	ldr	r3, [r7, #8]
 8009abc:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8009ac0:	2b01      	cmp	r3, #1
 8009ac2:	d002      	beq.n	8009aca <USBH_MSC_SCSI_TestUnitReady+0x2a>
 8009ac4:	2b02      	cmp	r3, #2
 8009ac6:	d021      	beq.n	8009b0c <USBH_MSC_SCSI_TestUnitReady+0x6c>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 8009ac8:	e028      	b.n	8009b1c <USBH_MSC_SCSI_TestUnitReady+0x7c>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_MODE_TEST_UNIT_READY;
 8009aca:	68bb      	ldr	r3, [r7, #8]
 8009acc:	2200      	movs	r2, #0
 8009ace:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 8009ad0:	68bb      	ldr	r3, [r7, #8]
 8009ad2:	2200      	movs	r2, #0
 8009ad4:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8009ad8:	68bb      	ldr	r3, [r7, #8]
 8009ada:	220a      	movs	r2, #10
 8009adc:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8009ae0:	68bb      	ldr	r3, [r7, #8]
 8009ae2:	3363      	adds	r3, #99	; 0x63
 8009ae4:	2210      	movs	r2, #16
 8009ae6:	2100      	movs	r1, #0
 8009ae8:	4618      	mov	r0, r3
 8009aea:	f004 fdc5 	bl	800e678 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_TEST_UNIT_READY;
 8009aee:	68bb      	ldr	r3, [r7, #8]
 8009af0:	2200      	movs	r2, #0
 8009af2:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8009af6:	68bb      	ldr	r3, [r7, #8]
 8009af8:	2201      	movs	r2, #1
 8009afa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8009afe:	68bb      	ldr	r3, [r7, #8]
 8009b00:	2202      	movs	r2, #2
 8009b02:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      error = USBH_BUSY;
 8009b06:	2301      	movs	r3, #1
 8009b08:	73fb      	strb	r3, [r7, #15]
      break;
 8009b0a:	e007      	b.n	8009b1c <USBH_MSC_SCSI_TestUnitReady+0x7c>
      error = USBH_MSC_BOT_Process(phost, lun);
 8009b0c:	78fb      	ldrb	r3, [r7, #3]
 8009b0e:	4619      	mov	r1, r3
 8009b10:	6878      	ldr	r0, [r7, #4]
 8009b12:	f7ff fd87 	bl	8009624 <USBH_MSC_BOT_Process>
 8009b16:	4603      	mov	r3, r0
 8009b18:	73fb      	strb	r3, [r7, #15]
      break;
 8009b1a:	bf00      	nop
  }

  return error;
 8009b1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b1e:	4618      	mov	r0, r3
 8009b20:	3710      	adds	r7, #16
 8009b22:	46bd      	mov	sp, r7
 8009b24:	bd80      	pop	{r7, pc}

08009b26 <USBH_MSC_SCSI_ReadCapacity>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_ReadCapacity(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_CapacityTypeDef *capacity)
{
 8009b26:	b580      	push	{r7, lr}
 8009b28:	b086      	sub	sp, #24
 8009b2a:	af00      	add	r7, sp, #0
 8009b2c:	60f8      	str	r0, [r7, #12]
 8009b2e:	460b      	mov	r3, r1
 8009b30:	607a      	str	r2, [r7, #4]
 8009b32:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_BUSY ;
 8009b34:	2301      	movs	r3, #1
 8009b36:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009b3e:	69db      	ldr	r3, [r3, #28]
 8009b40:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 8009b42:	693b      	ldr	r3, [r7, #16]
 8009b44:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8009b48:	2b01      	cmp	r3, #1
 8009b4a:	d002      	beq.n	8009b52 <USBH_MSC_SCSI_ReadCapacity+0x2c>
 8009b4c:	2b02      	cmp	r3, #2
 8009b4e:	d027      	beq.n	8009ba0 <USBH_MSC_SCSI_ReadCapacity+0x7a>
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
      }
      break;

    default:
      break;
 8009b50:	e05f      	b.n	8009c12 <USBH_MSC_SCSI_ReadCapacity+0xec>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_READ_CAPACITY10;
 8009b52:	693b      	ldr	r3, [r7, #16]
 8009b54:	2208      	movs	r2, #8
 8009b56:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 8009b58:	693b      	ldr	r3, [r7, #16]
 8009b5a:	2280      	movs	r2, #128	; 0x80
 8009b5c:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8009b60:	693b      	ldr	r3, [r7, #16]
 8009b62:	220a      	movs	r2, #10
 8009b64:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8009b68:	693b      	ldr	r3, [r7, #16]
 8009b6a:	3363      	adds	r3, #99	; 0x63
 8009b6c:	2210      	movs	r2, #16
 8009b6e:	2100      	movs	r1, #0
 8009b70:	4618      	mov	r0, r3
 8009b72:	f004 fd81 	bl	800e678 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ_CAPACITY10;
 8009b76:	693b      	ldr	r3, [r7, #16]
 8009b78:	2225      	movs	r2, #37	; 0x25
 8009b7a:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8009b7e:	693b      	ldr	r3, [r7, #16]
 8009b80:	2201      	movs	r2, #1
 8009b82:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8009b86:	693b      	ldr	r3, [r7, #16]
 8009b88:	2202      	movs	r2, #2
 8009b8a:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 8009b8e:	693b      	ldr	r3, [r7, #16]
 8009b90:	f103 0210 	add.w	r2, r3, #16
 8009b94:	693b      	ldr	r3, [r7, #16]
 8009b96:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 8009b9a:	2301      	movs	r3, #1
 8009b9c:	75fb      	strb	r3, [r7, #23]
      break;
 8009b9e:	e038      	b.n	8009c12 <USBH_MSC_SCSI_ReadCapacity+0xec>
      error = USBH_MSC_BOT_Process(phost, lun);
 8009ba0:	7afb      	ldrb	r3, [r7, #11]
 8009ba2:	4619      	mov	r1, r3
 8009ba4:	68f8      	ldr	r0, [r7, #12]
 8009ba6:	f7ff fd3d 	bl	8009624 <USBH_MSC_BOT_Process>
 8009baa:	4603      	mov	r3, r0
 8009bac:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 8009bae:	7dfb      	ldrb	r3, [r7, #23]
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	d12d      	bne.n	8009c10 <USBH_MSC_SCSI_ReadCapacity+0xea>
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 8009bb4:	693b      	ldr	r3, [r7, #16]
 8009bb6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009bba:	3303      	adds	r3, #3
 8009bbc:	781b      	ldrb	r3, [r3, #0]
 8009bbe:	461a      	mov	r2, r3
 8009bc0:	693b      	ldr	r3, [r7, #16]
 8009bc2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009bc6:	3302      	adds	r3, #2
 8009bc8:	781b      	ldrb	r3, [r3, #0]
 8009bca:	021b      	lsls	r3, r3, #8
 8009bcc:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 8009bce:	693b      	ldr	r3, [r7, #16]
 8009bd0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009bd4:	3301      	adds	r3, #1
 8009bd6:	781b      	ldrb	r3, [r3, #0]
 8009bd8:	041b      	lsls	r3, r3, #16
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 8009bda:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 8009bdc:	693b      	ldr	r3, [r7, #16]
 8009bde:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009be2:	781b      	ldrb	r3, [r3, #0]
 8009be4:	061b      	lsls	r3, r3, #24
 8009be6:	431a      	orrs	r2, r3
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	601a      	str	r2, [r3, #0]
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
 8009bec:	693b      	ldr	r3, [r7, #16]
 8009bee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009bf2:	3307      	adds	r3, #7
 8009bf4:	781b      	ldrb	r3, [r3, #0]
 8009bf6:	b29a      	uxth	r2, r3
 8009bf8:	693b      	ldr	r3, [r7, #16]
 8009bfa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009bfe:	3306      	adds	r3, #6
 8009c00:	781b      	ldrb	r3, [r3, #0]
 8009c02:	b29b      	uxth	r3, r3
 8009c04:	021b      	lsls	r3, r3, #8
 8009c06:	b29b      	uxth	r3, r3
 8009c08:	4313      	orrs	r3, r2
 8009c0a:	b29a      	uxth	r2, r3
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	809a      	strh	r2, [r3, #4]
      break;
 8009c10:	bf00      	nop
  }

  return error;
 8009c12:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c14:	4618      	mov	r0, r3
 8009c16:	3718      	adds	r7, #24
 8009c18:	46bd      	mov	sp, r7
 8009c1a:	bd80      	pop	{r7, pc}

08009c1c <USBH_MSC_SCSI_Inquiry>:
  * @param  capacity: pointer to the inquiry structure
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_Inquiry(USBH_HandleTypeDef *phost, uint8_t lun,
                                         SCSI_StdInquiryDataTypeDef *inquiry)
{
 8009c1c:	b580      	push	{r7, lr}
 8009c1e:	b086      	sub	sp, #24
 8009c20:	af00      	add	r7, sp, #0
 8009c22:	60f8      	str	r0, [r7, #12]
 8009c24:	460b      	mov	r3, r1
 8009c26:	607a      	str	r2, [r7, #4]
 8009c28:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef error = USBH_FAIL;
 8009c2a:	2302      	movs	r3, #2
 8009c2c:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009c34:	69db      	ldr	r3, [r3, #28]
 8009c36:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 8009c38:	693b      	ldr	r3, [r7, #16]
 8009c3a:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8009c3e:	2b01      	cmp	r3, #1
 8009c40:	d002      	beq.n	8009c48 <USBH_MSC_SCSI_Inquiry+0x2c>
 8009c42:	2b02      	cmp	r3, #2
 8009c44:	d03d      	beq.n	8009cc2 <USBH_MSC_SCSI_Inquiry+0xa6>
        (void)USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
      }
      break;

    default:
      break;
 8009c46:	e089      	b.n	8009d5c <USBH_MSC_SCSI_Inquiry+0x140>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_INQUIRY;
 8009c48:	693b      	ldr	r3, [r7, #16]
 8009c4a:	2224      	movs	r2, #36	; 0x24
 8009c4c:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 8009c4e:	693b      	ldr	r3, [r7, #16]
 8009c50:	2280      	movs	r2, #128	; 0x80
 8009c52:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8009c56:	693b      	ldr	r3, [r7, #16]
 8009c58:	220a      	movs	r2, #10
 8009c5a:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_LENGTH);
 8009c5e:	693b      	ldr	r3, [r7, #16]
 8009c60:	3363      	adds	r3, #99	; 0x63
 8009c62:	220a      	movs	r2, #10
 8009c64:	2100      	movs	r1, #0
 8009c66:	4618      	mov	r0, r3
 8009c68:	f004 fd06 	bl	800e678 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_INQUIRY;
 8009c6c:	693b      	ldr	r3, [r7, #16]
 8009c6e:	2212      	movs	r2, #18
 8009c70:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 8009c74:	7afb      	ldrb	r3, [r7, #11]
 8009c76:	015b      	lsls	r3, r3, #5
 8009c78:	b2da      	uxtb	r2, r3
 8009c7a:	693b      	ldr	r3, [r7, #16]
 8009c7c:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 8009c80:	693b      	ldr	r3, [r7, #16]
 8009c82:	2200      	movs	r2, #0
 8009c84:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 8009c88:	693b      	ldr	r3, [r7, #16]
 8009c8a:	2200      	movs	r2, #0
 8009c8c:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = 0x24U;
 8009c90:	693b      	ldr	r3, [r7, #16]
 8009c92:	2224      	movs	r2, #36	; 0x24
 8009c94:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 8009c98:	693b      	ldr	r3, [r7, #16]
 8009c9a:	2200      	movs	r2, #0
 8009c9c:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8009ca0:	693b      	ldr	r3, [r7, #16]
 8009ca2:	2201      	movs	r2, #1
 8009ca4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8009ca8:	693b      	ldr	r3, [r7, #16]
 8009caa:	2202      	movs	r2, #2
 8009cac:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 8009cb0:	693b      	ldr	r3, [r7, #16]
 8009cb2:	f103 0210 	add.w	r2, r3, #16
 8009cb6:	693b      	ldr	r3, [r7, #16]
 8009cb8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 8009cbc:	2301      	movs	r3, #1
 8009cbe:	75fb      	strb	r3, [r7, #23]
      break;
 8009cc0:	e04c      	b.n	8009d5c <USBH_MSC_SCSI_Inquiry+0x140>
      error = USBH_MSC_BOT_Process(phost, lun);
 8009cc2:	7afb      	ldrb	r3, [r7, #11]
 8009cc4:	4619      	mov	r1, r3
 8009cc6:	68f8      	ldr	r0, [r7, #12]
 8009cc8:	f7ff fcac 	bl	8009624 <USBH_MSC_BOT_Process>
 8009ccc:	4603      	mov	r3, r0
 8009cce:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 8009cd0:	7dfb      	ldrb	r3, [r7, #23]
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d141      	bne.n	8009d5a <USBH_MSC_SCSI_Inquiry+0x13e>
        (void)USBH_memset(inquiry, 0, sizeof(SCSI_StdInquiryDataTypeDef));
 8009cd6:	2222      	movs	r2, #34	; 0x22
 8009cd8:	2100      	movs	r1, #0
 8009cda:	6878      	ldr	r0, [r7, #4]
 8009cdc:	f004 fccc 	bl	800e678 <memset>
        inquiry->DeviceType = MSC_Handle->hbot.pbuf[0] & 0x1FU;
 8009ce0:	693b      	ldr	r3, [r7, #16]
 8009ce2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009ce6:	781b      	ldrb	r3, [r3, #0]
 8009ce8:	f003 031f 	and.w	r3, r3, #31
 8009cec:	b2da      	uxtb	r2, r3
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	705a      	strb	r2, [r3, #1]
        inquiry->PeripheralQualifier = MSC_Handle->hbot.pbuf[0] >> 5U;
 8009cf2:	693b      	ldr	r3, [r7, #16]
 8009cf4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009cf8:	781b      	ldrb	r3, [r3, #0]
 8009cfa:	095b      	lsrs	r3, r3, #5
 8009cfc:	b2da      	uxtb	r2, r3
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	701a      	strb	r2, [r3, #0]
        if (((uint32_t)MSC_Handle->hbot.pbuf[1] & 0x80U) == 0x80U)
 8009d02:	693b      	ldr	r3, [r7, #16]
 8009d04:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009d08:	3301      	adds	r3, #1
 8009d0a:	781b      	ldrb	r3, [r3, #0]
 8009d0c:	b25b      	sxtb	r3, r3
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	da03      	bge.n	8009d1a <USBH_MSC_SCSI_Inquiry+0xfe>
          inquiry->RemovableMedia = 1U;
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	2201      	movs	r2, #1
 8009d16:	709a      	strb	r2, [r3, #2]
 8009d18:	e002      	b.n	8009d20 <USBH_MSC_SCSI_Inquiry+0x104>
          inquiry->RemovableMedia = 0U;
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	2200      	movs	r2, #0
 8009d1e:	709a      	strb	r2, [r3, #2]
        (void)USBH_memcpy(inquiry->vendor_id, &MSC_Handle->hbot.pbuf[8], 8U);
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	1cd8      	adds	r0, r3, #3
 8009d24:	693b      	ldr	r3, [r7, #16]
 8009d26:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009d2a:	3308      	adds	r3, #8
 8009d2c:	2208      	movs	r2, #8
 8009d2e:	4619      	mov	r1, r3
 8009d30:	f004 fc94 	bl	800e65c <memcpy>
        (void)USBH_memcpy(inquiry->product_id, &MSC_Handle->hbot.pbuf[16], 16U);
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	f103 000c 	add.w	r0, r3, #12
 8009d3a:	693b      	ldr	r3, [r7, #16]
 8009d3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009d40:	3310      	adds	r3, #16
 8009d42:	2210      	movs	r2, #16
 8009d44:	4619      	mov	r1, r3
 8009d46:	f004 fc89 	bl	800e65c <memcpy>
        (void)USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	331d      	adds	r3, #29
 8009d4e:	693a      	ldr	r2, [r7, #16]
 8009d50:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 8009d54:	3220      	adds	r2, #32
 8009d56:	6812      	ldr	r2, [r2, #0]
 8009d58:	601a      	str	r2, [r3, #0]
      break;
 8009d5a:	bf00      	nop
  }

  return error;
 8009d5c:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d5e:	4618      	mov	r0, r3
 8009d60:	3718      	adds	r7, #24
 8009d62:	46bd      	mov	sp, r7
 8009d64:	bd80      	pop	{r7, pc}

08009d66 <USBH_MSC_SCSI_RequestSense>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_RequestSense(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_SenseTypeDef *sense_data)
{
 8009d66:	b580      	push	{r7, lr}
 8009d68:	b086      	sub	sp, #24
 8009d6a:	af00      	add	r7, sp, #0
 8009d6c:	60f8      	str	r0, [r7, #12]
 8009d6e:	460b      	mov	r3, r1
 8009d70:	607a      	str	r2, [r7, #4]
 8009d72:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 8009d74:	2302      	movs	r3, #2
 8009d76:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009d7e:	69db      	ldr	r3, [r3, #28]
 8009d80:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 8009d82:	693b      	ldr	r3, [r7, #16]
 8009d84:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8009d88:	2b01      	cmp	r3, #1
 8009d8a:	d002      	beq.n	8009d92 <USBH_MSC_SCSI_RequestSense+0x2c>
 8009d8c:	2b02      	cmp	r3, #2
 8009d8e:	d03d      	beq.n	8009e0c <USBH_MSC_SCSI_RequestSense+0xa6>
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
      }
      break;

    default:
      break;
 8009d90:	e05d      	b.n	8009e4e <USBH_MSC_SCSI_RequestSense+0xe8>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_REQUEST_SENSE;
 8009d92:	693b      	ldr	r3, [r7, #16]
 8009d94:	220e      	movs	r2, #14
 8009d96:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 8009d98:	693b      	ldr	r3, [r7, #16]
 8009d9a:	2280      	movs	r2, #128	; 0x80
 8009d9c:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8009da0:	693b      	ldr	r3, [r7, #16]
 8009da2:	220a      	movs	r2, #10
 8009da4:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8009da8:	693b      	ldr	r3, [r7, #16]
 8009daa:	3363      	adds	r3, #99	; 0x63
 8009dac:	2210      	movs	r2, #16
 8009dae:	2100      	movs	r1, #0
 8009db0:	4618      	mov	r0, r3
 8009db2:	f004 fc61 	bl	800e678 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_REQUEST_SENSE;
 8009db6:	693b      	ldr	r3, [r7, #16]
 8009db8:	2203      	movs	r2, #3
 8009dba:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 8009dbe:	7afb      	ldrb	r3, [r7, #11]
 8009dc0:	015b      	lsls	r3, r3, #5
 8009dc2:	b2da      	uxtb	r2, r3
 8009dc4:	693b      	ldr	r3, [r7, #16]
 8009dc6:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 8009dca:	693b      	ldr	r3, [r7, #16]
 8009dcc:	2200      	movs	r2, #0
 8009dce:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 8009dd2:	693b      	ldr	r3, [r7, #16]
 8009dd4:	2200      	movs	r2, #0
 8009dd6:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = DATA_LEN_REQUEST_SENSE;
 8009dda:	693b      	ldr	r3, [r7, #16]
 8009ddc:	220e      	movs	r2, #14
 8009dde:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 8009de2:	693b      	ldr	r3, [r7, #16]
 8009de4:	2200      	movs	r2, #0
 8009de6:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8009dea:	693b      	ldr	r3, [r7, #16]
 8009dec:	2201      	movs	r2, #1
 8009dee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8009df2:	693b      	ldr	r3, [r7, #16]
 8009df4:	2202      	movs	r2, #2
 8009df6:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 8009dfa:	693b      	ldr	r3, [r7, #16]
 8009dfc:	f103 0210 	add.w	r2, r3, #16
 8009e00:	693b      	ldr	r3, [r7, #16]
 8009e02:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 8009e06:	2301      	movs	r3, #1
 8009e08:	75fb      	strb	r3, [r7, #23]
      break;
 8009e0a:	e020      	b.n	8009e4e <USBH_MSC_SCSI_RequestSense+0xe8>
      error = USBH_MSC_BOT_Process(phost, lun);
 8009e0c:	7afb      	ldrb	r3, [r7, #11]
 8009e0e:	4619      	mov	r1, r3
 8009e10:	68f8      	ldr	r0, [r7, #12]
 8009e12:	f7ff fc07 	bl	8009624 <USBH_MSC_BOT_Process>
 8009e16:	4603      	mov	r3, r0
 8009e18:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 8009e1a:	7dfb      	ldrb	r3, [r7, #23]
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d115      	bne.n	8009e4c <USBH_MSC_SCSI_RequestSense+0xe6>
        sense_data->key  = MSC_Handle->hbot.pbuf[2] & 0x0FU;
 8009e20:	693b      	ldr	r3, [r7, #16]
 8009e22:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009e26:	3302      	adds	r3, #2
 8009e28:	781b      	ldrb	r3, [r3, #0]
 8009e2a:	f003 030f 	and.w	r3, r3, #15
 8009e2e:	b2da      	uxtb	r2, r3
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	701a      	strb	r2, [r3, #0]
        sense_data->asc  = MSC_Handle->hbot.pbuf[12];
 8009e34:	693b      	ldr	r3, [r7, #16]
 8009e36:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009e3a:	7b1a      	ldrb	r2, [r3, #12]
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	705a      	strb	r2, [r3, #1]
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
 8009e40:	693b      	ldr	r3, [r7, #16]
 8009e42:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009e46:	7b5a      	ldrb	r2, [r3, #13]
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	709a      	strb	r2, [r3, #2]
      break;
 8009e4c:	bf00      	nop
  }

  return error;
 8009e4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e50:	4618      	mov	r0, r3
 8009e52:	3718      	adds	r7, #24
 8009e54:	46bd      	mov	sp, r7
 8009e56:	bd80      	pop	{r7, pc}

08009e58 <USBH_MSC_SCSI_Write>:
USBH_StatusTypeDef USBH_MSC_SCSI_Write(USBH_HandleTypeDef *phost,
                                       uint8_t lun,
                                       uint32_t address,
                                       uint8_t *pbuf,
                                       uint32_t length)
{
 8009e58:	b580      	push	{r7, lr}
 8009e5a:	b086      	sub	sp, #24
 8009e5c:	af00      	add	r7, sp, #0
 8009e5e:	60f8      	str	r0, [r7, #12]
 8009e60:	607a      	str	r2, [r7, #4]
 8009e62:	603b      	str	r3, [r7, #0]
 8009e64:	460b      	mov	r3, r1
 8009e66:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 8009e68:	2302      	movs	r3, #2
 8009e6a:	75fb      	strb	r3, [r7, #23]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009e72:	69db      	ldr	r3, [r3, #28]
 8009e74:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 8009e76:	693b      	ldr	r3, [r7, #16]
 8009e78:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8009e7c:	2b01      	cmp	r3, #1
 8009e7e:	d002      	beq.n	8009e86 <USBH_MSC_SCSI_Write+0x2e>
 8009e80:	2b02      	cmp	r3, #2
 8009e82:	d047      	beq.n	8009f14 <USBH_MSC_SCSI_Write+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 8009e84:	e04e      	b.n	8009f24 <USBH_MSC_SCSI_Write+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 8009e86:	693b      	ldr	r3, [r7, #16]
 8009e88:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 8009e8c:	461a      	mov	r2, r3
 8009e8e:	6a3b      	ldr	r3, [r7, #32]
 8009e90:	fb03 f202 	mul.w	r2, r3, r2
 8009e94:	693b      	ldr	r3, [r7, #16]
 8009e96:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 8009e98:	693b      	ldr	r3, [r7, #16]
 8009e9a:	2200      	movs	r2, #0
 8009e9c:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8009ea0:	693b      	ldr	r3, [r7, #16]
 8009ea2:	220a      	movs	r2, #10
 8009ea4:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8009ea8:	693b      	ldr	r3, [r7, #16]
 8009eaa:	3363      	adds	r3, #99	; 0x63
 8009eac:	2210      	movs	r2, #16
 8009eae:	2100      	movs	r1, #0
 8009eb0:	4618      	mov	r0, r3
 8009eb2:	f004 fbe1 	bl	800e678 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_WRITE10;
 8009eb6:	693b      	ldr	r3, [r7, #16]
 8009eb8:	222a      	movs	r2, #42	; 0x2a
 8009eba:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 8009ebe:	79fa      	ldrb	r2, [r7, #7]
 8009ec0:	693b      	ldr	r3, [r7, #16]
 8009ec2:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 8009ec6:	79ba      	ldrb	r2, [r7, #6]
 8009ec8:	693b      	ldr	r3, [r7, #16]
 8009eca:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 8009ece:	797a      	ldrb	r2, [r7, #5]
 8009ed0:	693b      	ldr	r3, [r7, #16]
 8009ed2:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 8009ed6:	1d3b      	adds	r3, r7, #4
 8009ed8:	781a      	ldrb	r2, [r3, #0]
 8009eda:	693b      	ldr	r3, [r7, #16]
 8009edc:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 8009ee0:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8009ee4:	693b      	ldr	r3, [r7, #16]
 8009ee6:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 8009eea:	f107 0320 	add.w	r3, r7, #32
 8009eee:	781a      	ldrb	r2, [r3, #0]
 8009ef0:	693b      	ldr	r3, [r7, #16]
 8009ef2:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8009ef6:	693b      	ldr	r3, [r7, #16]
 8009ef8:	2201      	movs	r2, #1
 8009efa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8009efe:	693b      	ldr	r3, [r7, #16]
 8009f00:	2202      	movs	r2, #2
 8009f02:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 8009f06:	693b      	ldr	r3, [r7, #16]
 8009f08:	683a      	ldr	r2, [r7, #0]
 8009f0a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 8009f0e:	2301      	movs	r3, #1
 8009f10:	75fb      	strb	r3, [r7, #23]
      break;
 8009f12:	e007      	b.n	8009f24 <USBH_MSC_SCSI_Write+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 8009f14:	7afb      	ldrb	r3, [r7, #11]
 8009f16:	4619      	mov	r1, r3
 8009f18:	68f8      	ldr	r0, [r7, #12]
 8009f1a:	f7ff fb83 	bl	8009624 <USBH_MSC_BOT_Process>
 8009f1e:	4603      	mov	r3, r0
 8009f20:	75fb      	strb	r3, [r7, #23]
      break;
 8009f22:	bf00      	nop
  }

  return error;
 8009f24:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f26:	4618      	mov	r0, r3
 8009f28:	3718      	adds	r7, #24
 8009f2a:	46bd      	mov	sp, r7
 8009f2c:	bd80      	pop	{r7, pc}

08009f2e <USBH_MSC_SCSI_Read>:
USBH_StatusTypeDef USBH_MSC_SCSI_Read(USBH_HandleTypeDef *phost,
                                      uint8_t lun,
                                      uint32_t address,
                                      uint8_t *pbuf,
                                      uint32_t length)
{
 8009f2e:	b580      	push	{r7, lr}
 8009f30:	b086      	sub	sp, #24
 8009f32:	af00      	add	r7, sp, #0
 8009f34:	60f8      	str	r0, [r7, #12]
 8009f36:	607a      	str	r2, [r7, #4]
 8009f38:	603b      	str	r3, [r7, #0]
 8009f3a:	460b      	mov	r3, r1
 8009f3c:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 8009f3e:	2302      	movs	r3, #2
 8009f40:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009f48:	69db      	ldr	r3, [r3, #28]
 8009f4a:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 8009f4c:	693b      	ldr	r3, [r7, #16]
 8009f4e:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8009f52:	2b01      	cmp	r3, #1
 8009f54:	d002      	beq.n	8009f5c <USBH_MSC_SCSI_Read+0x2e>
 8009f56:	2b02      	cmp	r3, #2
 8009f58:	d047      	beq.n	8009fea <USBH_MSC_SCSI_Read+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 8009f5a:	e04e      	b.n	8009ffa <USBH_MSC_SCSI_Read+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 8009f5c:	693b      	ldr	r3, [r7, #16]
 8009f5e:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 8009f62:	461a      	mov	r2, r3
 8009f64:	6a3b      	ldr	r3, [r7, #32]
 8009f66:	fb03 f202 	mul.w	r2, r3, r2
 8009f6a:	693b      	ldr	r3, [r7, #16]
 8009f6c:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 8009f6e:	693b      	ldr	r3, [r7, #16]
 8009f70:	2280      	movs	r2, #128	; 0x80
 8009f72:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8009f76:	693b      	ldr	r3, [r7, #16]
 8009f78:	220a      	movs	r2, #10
 8009f7a:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8009f7e:	693b      	ldr	r3, [r7, #16]
 8009f80:	3363      	adds	r3, #99	; 0x63
 8009f82:	2210      	movs	r2, #16
 8009f84:	2100      	movs	r1, #0
 8009f86:	4618      	mov	r0, r3
 8009f88:	f004 fb76 	bl	800e678 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ10;
 8009f8c:	693b      	ldr	r3, [r7, #16]
 8009f8e:	2228      	movs	r2, #40	; 0x28
 8009f90:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 8009f94:	79fa      	ldrb	r2, [r7, #7]
 8009f96:	693b      	ldr	r3, [r7, #16]
 8009f98:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 8009f9c:	79ba      	ldrb	r2, [r7, #6]
 8009f9e:	693b      	ldr	r3, [r7, #16]
 8009fa0:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 8009fa4:	797a      	ldrb	r2, [r7, #5]
 8009fa6:	693b      	ldr	r3, [r7, #16]
 8009fa8:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 8009fac:	1d3b      	adds	r3, r7, #4
 8009fae:	781a      	ldrb	r2, [r3, #0]
 8009fb0:	693b      	ldr	r3, [r7, #16]
 8009fb2:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 8009fb6:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8009fba:	693b      	ldr	r3, [r7, #16]
 8009fbc:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 8009fc0:	f107 0320 	add.w	r3, r7, #32
 8009fc4:	781a      	ldrb	r2, [r3, #0]
 8009fc6:	693b      	ldr	r3, [r7, #16]
 8009fc8:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8009fcc:	693b      	ldr	r3, [r7, #16]
 8009fce:	2201      	movs	r2, #1
 8009fd0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8009fd4:	693b      	ldr	r3, [r7, #16]
 8009fd6:	2202      	movs	r2, #2
 8009fd8:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 8009fdc:	693b      	ldr	r3, [r7, #16]
 8009fde:	683a      	ldr	r2, [r7, #0]
 8009fe0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 8009fe4:	2301      	movs	r3, #1
 8009fe6:	75fb      	strb	r3, [r7, #23]
      break;
 8009fe8:	e007      	b.n	8009ffa <USBH_MSC_SCSI_Read+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 8009fea:	7afb      	ldrb	r3, [r7, #11]
 8009fec:	4619      	mov	r1, r3
 8009fee:	68f8      	ldr	r0, [r7, #12]
 8009ff0:	f7ff fb18 	bl	8009624 <USBH_MSC_BOT_Process>
 8009ff4:	4603      	mov	r3, r0
 8009ff6:	75fb      	strb	r3, [r7, #23]
      break;
 8009ff8:	bf00      	nop
  }

  return error;
 8009ffa:	7dfb      	ldrb	r3, [r7, #23]
}
 8009ffc:	4618      	mov	r0, r3
 8009ffe:	3718      	adds	r7, #24
 800a000:	46bd      	mov	sp, r7
 800a002:	bd80      	pop	{r7, pc}

0800a004 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                               uint8_t id), uint8_t id)
{
 800a004:	b580      	push	{r7, lr}
 800a006:	b084      	sub	sp, #16
 800a008:	af00      	add	r7, sp, #0
 800a00a:	60f8      	str	r0, [r7, #12]
 800a00c:	60b9      	str	r1, [r7, #8]
 800a00e:	4613      	mov	r3, r2
 800a010:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	2b00      	cmp	r3, #0
 800a016:	d101      	bne.n	800a01c <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800a018:	2302      	movs	r3, #2
 800a01a:	e029      	b.n	800a070 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	79fa      	ldrb	r2, [r7, #7]
 800a020:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	2200      	movs	r2, #0
 800a028:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	2200      	movs	r2, #0
 800a030:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800a034:	68f8      	ldr	r0, [r7, #12]
 800a036:	f000 f81f 	bl	800a078 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	2200      	movs	r2, #0
 800a03e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	2200      	movs	r2, #0
 800a046:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	2200      	movs	r2, #0
 800a04e:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	2200      	movs	r2, #0
 800a056:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800a05a:	68bb      	ldr	r3, [r7, #8]
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d003      	beq.n	800a068 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	68ba      	ldr	r2, [r7, #8]
 800a064:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 800a068:	68f8      	ldr	r0, [r7, #12]
 800a06a:	f004 f8bf 	bl	800e1ec <USBH_LL_Init>

  return USBH_OK;
 800a06e:	2300      	movs	r3, #0
}
 800a070:	4618      	mov	r0, r3
 800a072:	3710      	adds	r7, #16
 800a074:	46bd      	mov	sp, r7
 800a076:	bd80      	pop	{r7, pc}

0800a078 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800a078:	b480      	push	{r7}
 800a07a:	b085      	sub	sp, #20
 800a07c:	af00      	add	r7, sp, #0
 800a07e:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800a080:	2300      	movs	r3, #0
 800a082:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800a084:	2300      	movs	r3, #0
 800a086:	60fb      	str	r3, [r7, #12]
 800a088:	e009      	b.n	800a09e <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800a08a:	687a      	ldr	r2, [r7, #4]
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	33e0      	adds	r3, #224	; 0xe0
 800a090:	009b      	lsls	r3, r3, #2
 800a092:	4413      	add	r3, r2
 800a094:	2200      	movs	r2, #0
 800a096:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	3301      	adds	r3, #1
 800a09c:	60fb      	str	r3, [r7, #12]
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	2b0f      	cmp	r3, #15
 800a0a2:	d9f2      	bls.n	800a08a <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800a0a4:	2300      	movs	r3, #0
 800a0a6:	60fb      	str	r3, [r7, #12]
 800a0a8:	e009      	b.n	800a0be <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 800a0aa:	687a      	ldr	r2, [r7, #4]
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	4413      	add	r3, r2
 800a0b0:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800a0b4:	2200      	movs	r2, #0
 800a0b6:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	3301      	adds	r3, #1
 800a0bc:	60fb      	str	r3, [r7, #12]
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a0c4:	d3f1      	bcc.n	800a0aa <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	2200      	movs	r2, #0
 800a0ca:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	2200      	movs	r2, #0
 800a0d0:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	2201      	movs	r2, #1
 800a0d6:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	2200      	movs	r2, #0
 800a0dc:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	2201      	movs	r2, #1
 800a0e4:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	2240      	movs	r2, #64	; 0x40
 800a0ea:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	2200      	movs	r2, #0
 800a0f0:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	2200      	movs	r2, #0
 800a0f6:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	2201      	movs	r2, #1
 800a0fe:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	2200      	movs	r2, #0
 800a106:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	2200      	movs	r2, #0
 800a10e:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 800a112:	2300      	movs	r3, #0
}
 800a114:	4618      	mov	r0, r3
 800a116:	3714      	adds	r7, #20
 800a118:	46bd      	mov	sp, r7
 800a11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a11e:	4770      	bx	lr

0800a120 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800a120:	b480      	push	{r7}
 800a122:	b085      	sub	sp, #20
 800a124:	af00      	add	r7, sp, #0
 800a126:	6078      	str	r0, [r7, #4]
 800a128:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800a12a:	2300      	movs	r3, #0
 800a12c:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800a12e:	683b      	ldr	r3, [r7, #0]
 800a130:	2b00      	cmp	r3, #0
 800a132:	d016      	beq.n	800a162 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d10e      	bne.n	800a15c <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800a144:	1c59      	adds	r1, r3, #1
 800a146:	687a      	ldr	r2, [r7, #4]
 800a148:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 800a14c:	687a      	ldr	r2, [r7, #4]
 800a14e:	33de      	adds	r3, #222	; 0xde
 800a150:	6839      	ldr	r1, [r7, #0]
 800a152:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800a156:	2300      	movs	r3, #0
 800a158:	73fb      	strb	r3, [r7, #15]
 800a15a:	e004      	b.n	800a166 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800a15c:	2302      	movs	r3, #2
 800a15e:	73fb      	strb	r3, [r7, #15]
 800a160:	e001      	b.n	800a166 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800a162:	2302      	movs	r3, #2
 800a164:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a166:	7bfb      	ldrb	r3, [r7, #15]
}
 800a168:	4618      	mov	r0, r3
 800a16a:	3714      	adds	r7, #20
 800a16c:	46bd      	mov	sp, r7
 800a16e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a172:	4770      	bx	lr

0800a174 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800a174:	b480      	push	{r7}
 800a176:	b085      	sub	sp, #20
 800a178:	af00      	add	r7, sp, #0
 800a17a:	6078      	str	r0, [r7, #4]
 800a17c:	460b      	mov	r3, r1
 800a17e:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800a180:	2300      	movs	r3, #0
 800a182:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 800a18a:	78fa      	ldrb	r2, [r7, #3]
 800a18c:	429a      	cmp	r2, r3
 800a18e:	d204      	bcs.n	800a19a <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	78fa      	ldrb	r2, [r7, #3]
 800a194:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 800a198:	e001      	b.n	800a19e <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800a19a:	2302      	movs	r3, #2
 800a19c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a19e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1a0:	4618      	mov	r0, r3
 800a1a2:	3714      	adds	r7, #20
 800a1a4:	46bd      	mov	sp, r7
 800a1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1aa:	4770      	bx	lr

0800a1ac <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800a1ac:	b480      	push	{r7}
 800a1ae:	b087      	sub	sp, #28
 800a1b0:	af00      	add	r7, sp, #0
 800a1b2:	6078      	str	r0, [r7, #4]
 800a1b4:	4608      	mov	r0, r1
 800a1b6:	4611      	mov	r1, r2
 800a1b8:	461a      	mov	r2, r3
 800a1ba:	4603      	mov	r3, r0
 800a1bc:	70fb      	strb	r3, [r7, #3]
 800a1be:	460b      	mov	r3, r1
 800a1c0:	70bb      	strb	r3, [r7, #2]
 800a1c2:	4613      	mov	r3, r2
 800a1c4:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800a1c6:	2300      	movs	r3, #0
 800a1c8:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800a1ca:	2300      	movs	r3, #0
 800a1cc:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800a1d4:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800a1d6:	e025      	b.n	800a224 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800a1d8:	7dfb      	ldrb	r3, [r7, #23]
 800a1da:	221a      	movs	r2, #26
 800a1dc:	fb02 f303 	mul.w	r3, r2, r3
 800a1e0:	3308      	adds	r3, #8
 800a1e2:	68fa      	ldr	r2, [r7, #12]
 800a1e4:	4413      	add	r3, r2
 800a1e6:	3302      	adds	r3, #2
 800a1e8:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800a1ea:	693b      	ldr	r3, [r7, #16]
 800a1ec:	795b      	ldrb	r3, [r3, #5]
 800a1ee:	78fa      	ldrb	r2, [r7, #3]
 800a1f0:	429a      	cmp	r2, r3
 800a1f2:	d002      	beq.n	800a1fa <USBH_FindInterface+0x4e>
 800a1f4:	78fb      	ldrb	r3, [r7, #3]
 800a1f6:	2bff      	cmp	r3, #255	; 0xff
 800a1f8:	d111      	bne.n	800a21e <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800a1fa:	693b      	ldr	r3, [r7, #16]
 800a1fc:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800a1fe:	78ba      	ldrb	r2, [r7, #2]
 800a200:	429a      	cmp	r2, r3
 800a202:	d002      	beq.n	800a20a <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800a204:	78bb      	ldrb	r3, [r7, #2]
 800a206:	2bff      	cmp	r3, #255	; 0xff
 800a208:	d109      	bne.n	800a21e <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800a20a:	693b      	ldr	r3, [r7, #16]
 800a20c:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800a20e:	787a      	ldrb	r2, [r7, #1]
 800a210:	429a      	cmp	r2, r3
 800a212:	d002      	beq.n	800a21a <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800a214:	787b      	ldrb	r3, [r7, #1]
 800a216:	2bff      	cmp	r3, #255	; 0xff
 800a218:	d101      	bne.n	800a21e <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800a21a:	7dfb      	ldrb	r3, [r7, #23]
 800a21c:	e006      	b.n	800a22c <USBH_FindInterface+0x80>
    }
    if_ix++;
 800a21e:	7dfb      	ldrb	r3, [r7, #23]
 800a220:	3301      	adds	r3, #1
 800a222:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800a224:	7dfb      	ldrb	r3, [r7, #23]
 800a226:	2b01      	cmp	r3, #1
 800a228:	d9d6      	bls.n	800a1d8 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800a22a:	23ff      	movs	r3, #255	; 0xff
}
 800a22c:	4618      	mov	r0, r3
 800a22e:	371c      	adds	r7, #28
 800a230:	46bd      	mov	sp, r7
 800a232:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a236:	4770      	bx	lr

0800a238 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 800a238:	b580      	push	{r7, lr}
 800a23a:	b082      	sub	sp, #8
 800a23c:	af00      	add	r7, sp, #0
 800a23e:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 800a240:	6878      	ldr	r0, [r7, #4]
 800a242:	f004 f80f 	bl	800e264 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800a246:	2101      	movs	r1, #1
 800a248:	6878      	ldr	r0, [r7, #4]
 800a24a:	f004 f928 	bl	800e49e <USBH_LL_DriverVBUS>

  return USBH_OK;
 800a24e:	2300      	movs	r3, #0
}
 800a250:	4618      	mov	r0, r3
 800a252:	3708      	adds	r7, #8
 800a254:	46bd      	mov	sp, r7
 800a256:	bd80      	pop	{r7, pc}

0800a258 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 800a258:	b580      	push	{r7, lr}
 800a25a:	b088      	sub	sp, #32
 800a25c:	af04      	add	r7, sp, #16
 800a25e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800a260:	2302      	movs	r3, #2
 800a262:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800a264:	2300      	movs	r3, #0
 800a266:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 800a26e:	b2db      	uxtb	r3, r3
 800a270:	2b01      	cmp	r3, #1
 800a272:	d102      	bne.n	800a27a <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	2203      	movs	r2, #3
 800a278:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	781b      	ldrb	r3, [r3, #0]
 800a27e:	b2db      	uxtb	r3, r3
 800a280:	2b0b      	cmp	r3, #11
 800a282:	f200 81be 	bhi.w	800a602 <USBH_Process+0x3aa>
 800a286:	a201      	add	r2, pc, #4	; (adr r2, 800a28c <USBH_Process+0x34>)
 800a288:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a28c:	0800a2bd 	.word	0x0800a2bd
 800a290:	0800a2ef 	.word	0x0800a2ef
 800a294:	0800a357 	.word	0x0800a357
 800a298:	0800a59d 	.word	0x0800a59d
 800a29c:	0800a603 	.word	0x0800a603
 800a2a0:	0800a3fb 	.word	0x0800a3fb
 800a2a4:	0800a543 	.word	0x0800a543
 800a2a8:	0800a431 	.word	0x0800a431
 800a2ac:	0800a451 	.word	0x0800a451
 800a2b0:	0800a471 	.word	0x0800a471
 800a2b4:	0800a4b5 	.word	0x0800a4b5
 800a2b8:	0800a585 	.word	0x0800a585
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800a2c2:	b2db      	uxtb	r3, r3
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	f000 819e 	beq.w	800a606 <USBH_Process+0x3ae>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	2201      	movs	r2, #1
 800a2ce:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800a2d0:	20c8      	movs	r0, #200	; 0xc8
 800a2d2:	f004 f952 	bl	800e57a <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800a2d6:	6878      	ldr	r0, [r7, #4]
 800a2d8:	f004 f821 	bl	800e31e <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	2200      	movs	r2, #0
 800a2e0:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	2200      	movs	r2, #0
 800a2e8:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800a2ec:	e18b      	b.n	800a606 <USBH_Process+0x3ae>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 800a2f4:	2b01      	cmp	r3, #1
 800a2f6:	d107      	bne.n	800a308 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	2200      	movs	r2, #0
 800a2fc:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	2202      	movs	r2, #2
 800a304:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800a306:	e18d      	b.n	800a624 <USBH_Process+0x3cc>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800a30e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a312:	d914      	bls.n	800a33e <USBH_Process+0xe6>
          phost->device.RstCnt++;
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800a31a:	3301      	adds	r3, #1
 800a31c:	b2da      	uxtb	r2, r3
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800a32a:	2b03      	cmp	r3, #3
 800a32c:	d903      	bls.n	800a336 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	220d      	movs	r2, #13
 800a332:	701a      	strb	r2, [r3, #0]
      break;
 800a334:	e176      	b.n	800a624 <USBH_Process+0x3cc>
            phost->gState = HOST_IDLE;
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	2200      	movs	r2, #0
 800a33a:	701a      	strb	r2, [r3, #0]
      break;
 800a33c:	e172      	b.n	800a624 <USBH_Process+0x3cc>
          phost->Timeout += 10U;
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800a344:	f103 020a 	add.w	r2, r3, #10
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 800a34e:	200a      	movs	r0, #10
 800a350:	f004 f913 	bl	800e57a <USBH_Delay>
      break;
 800a354:	e166      	b.n	800a624 <USBH_Process+0x3cc>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d005      	beq.n	800a36c <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800a366:	2104      	movs	r1, #4
 800a368:	6878      	ldr	r0, [r7, #4]
 800a36a:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800a36c:	2064      	movs	r0, #100	; 0x64
 800a36e:	f004 f904 	bl	800e57a <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800a372:	6878      	ldr	r0, [r7, #4]
 800a374:	f003 ffac 	bl	800e2d0 <USBH_LL_GetSpeed>
 800a378:	4603      	mov	r3, r0
 800a37a:	461a      	mov	r2, r3
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	2205      	movs	r2, #5
 800a386:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800a388:	2100      	movs	r1, #0
 800a38a:	6878      	ldr	r0, [r7, #4]
 800a38c:	f001 fa29 	bl	800b7e2 <USBH_AllocPipe>
 800a390:	4603      	mov	r3, r0
 800a392:	461a      	mov	r2, r3
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800a398:	2180      	movs	r1, #128	; 0x80
 800a39a:	6878      	ldr	r0, [r7, #4]
 800a39c:	f001 fa21 	bl	800b7e2 <USBH_AllocPipe>
 800a3a0:	4603      	mov	r3, r0
 800a3a2:	461a      	mov	r2, r3
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	7919      	ldrb	r1, [r3, #4]
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800a3b8:	687a      	ldr	r2, [r7, #4]
 800a3ba:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800a3bc:	b292      	uxth	r2, r2
 800a3be:	9202      	str	r2, [sp, #8]
 800a3c0:	2200      	movs	r2, #0
 800a3c2:	9201      	str	r2, [sp, #4]
 800a3c4:	9300      	str	r3, [sp, #0]
 800a3c6:	4603      	mov	r3, r0
 800a3c8:	2280      	movs	r2, #128	; 0x80
 800a3ca:	6878      	ldr	r0, [r7, #4]
 800a3cc:	f001 f9da 	bl	800b784 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	7959      	ldrb	r1, [r3, #5]
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800a3e0:	687a      	ldr	r2, [r7, #4]
 800a3e2:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800a3e4:	b292      	uxth	r2, r2
 800a3e6:	9202      	str	r2, [sp, #8]
 800a3e8:	2200      	movs	r2, #0
 800a3ea:	9201      	str	r2, [sp, #4]
 800a3ec:	9300      	str	r3, [sp, #0]
 800a3ee:	4603      	mov	r3, r0
 800a3f0:	2200      	movs	r2, #0
 800a3f2:	6878      	ldr	r0, [r7, #4]
 800a3f4:	f001 f9c6 	bl	800b784 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800a3f8:	e114      	b.n	800a624 <USBH_Process+0x3cc>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800a3fa:	6878      	ldr	r0, [r7, #4]
 800a3fc:	f000 f918 	bl	800a630 <USBH_HandleEnum>
 800a400:	4603      	mov	r3, r0
 800a402:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800a404:	7bbb      	ldrb	r3, [r7, #14]
 800a406:	b2db      	uxtb	r3, r3
 800a408:	2b00      	cmp	r3, #0
 800a40a:	f040 80fe 	bne.w	800a60a <USBH_Process+0x3b2>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	2200      	movs	r2, #0
 800a412:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 800a41c:	2b01      	cmp	r3, #1
 800a41e:	d103      	bne.n	800a428 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	2208      	movs	r2, #8
 800a424:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800a426:	e0f0      	b.n	800a60a <USBH_Process+0x3b2>
          phost->gState = HOST_INPUT;
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	2207      	movs	r2, #7
 800a42c:	701a      	strb	r2, [r3, #0]
      break;
 800a42e:	e0ec      	b.n	800a60a <USBH_Process+0x3b2>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800a436:	2b00      	cmp	r3, #0
 800a438:	f000 80e9 	beq.w	800a60e <USBH_Process+0x3b6>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800a442:	2101      	movs	r1, #1
 800a444:	6878      	ldr	r0, [r7, #4]
 800a446:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	2208      	movs	r2, #8
 800a44c:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 800a44e:	e0de      	b.n	800a60e <USBH_Process+0x3b6>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 800a456:	b29b      	uxth	r3, r3
 800a458:	4619      	mov	r1, r3
 800a45a:	6878      	ldr	r0, [r7, #4]
 800a45c:	f000 fc2c 	bl	800acb8 <USBH_SetCfg>
 800a460:	4603      	mov	r3, r0
 800a462:	2b00      	cmp	r3, #0
 800a464:	f040 80d5 	bne.w	800a612 <USBH_Process+0x3ba>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	2209      	movs	r2, #9
 800a46c:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800a46e:	e0d0      	b.n	800a612 <USBH_Process+0x3ba>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 800a476:	f003 0320 	and.w	r3, r3, #32
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d016      	beq.n	800a4ac <USBH_Process+0x254>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800a47e:	2101      	movs	r1, #1
 800a480:	6878      	ldr	r0, [r7, #4]
 800a482:	f000 fc3c 	bl	800acfe <USBH_SetFeature>
 800a486:	4603      	mov	r3, r0
 800a488:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800a48a:	7bbb      	ldrb	r3, [r7, #14]
 800a48c:	b2db      	uxtb	r3, r3
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d103      	bne.n	800a49a <USBH_Process+0x242>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	220a      	movs	r2, #10
 800a496:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800a498:	e0bd      	b.n	800a616 <USBH_Process+0x3be>
        else if (status == USBH_NOT_SUPPORTED)
 800a49a:	7bbb      	ldrb	r3, [r7, #14]
 800a49c:	b2db      	uxtb	r3, r3
 800a49e:	2b03      	cmp	r3, #3
 800a4a0:	f040 80b9 	bne.w	800a616 <USBH_Process+0x3be>
          phost->gState = HOST_CHECK_CLASS;
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	220a      	movs	r2, #10
 800a4a8:	701a      	strb	r2, [r3, #0]
      break;
 800a4aa:	e0b4      	b.n	800a616 <USBH_Process+0x3be>
        phost->gState = HOST_CHECK_CLASS;
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	220a      	movs	r2, #10
 800a4b0:	701a      	strb	r2, [r3, #0]
      break;
 800a4b2:	e0b0      	b.n	800a616 <USBH_Process+0x3be>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	f000 80ad 	beq.w	800a61a <USBH_Process+0x3c2>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	2200      	movs	r2, #0
 800a4c4:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800a4c8:	2300      	movs	r3, #0
 800a4ca:	73fb      	strb	r3, [r7, #15]
 800a4cc:	e016      	b.n	800a4fc <USBH_Process+0x2a4>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800a4ce:	7bfa      	ldrb	r2, [r7, #15]
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	32de      	adds	r2, #222	; 0xde
 800a4d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4d8:	791a      	ldrb	r2, [r3, #4]
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 800a4e0:	429a      	cmp	r2, r3
 800a4e2:	d108      	bne.n	800a4f6 <USBH_Process+0x29e>
          {
            phost->pActiveClass = phost->pClass[idx];
 800a4e4:	7bfa      	ldrb	r2, [r7, #15]
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	32de      	adds	r2, #222	; 0xde
 800a4ea:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 800a4f4:	e005      	b.n	800a502 <USBH_Process+0x2aa>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800a4f6:	7bfb      	ldrb	r3, [r7, #15]
 800a4f8:	3301      	adds	r3, #1
 800a4fa:	73fb      	strb	r3, [r7, #15]
 800a4fc:	7bfb      	ldrb	r3, [r7, #15]
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d0e5      	beq.n	800a4ce <USBH_Process+0x276>
          }
        }

        if (phost->pActiveClass != NULL)
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a508:	2b00      	cmp	r3, #0
 800a50a:	d016      	beq.n	800a53a <USBH_Process+0x2e2>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a512:	689b      	ldr	r3, [r3, #8]
 800a514:	6878      	ldr	r0, [r7, #4]
 800a516:	4798      	blx	r3
 800a518:	4603      	mov	r3, r0
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d109      	bne.n	800a532 <USBH_Process+0x2da>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	2206      	movs	r2, #6
 800a522:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800a52a:	2103      	movs	r1, #3
 800a52c:	6878      	ldr	r0, [r7, #4]
 800a52e:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800a530:	e073      	b.n	800a61a <USBH_Process+0x3c2>
            phost->gState = HOST_ABORT_STATE;
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	220d      	movs	r2, #13
 800a536:	701a      	strb	r2, [r3, #0]
      break;
 800a538:	e06f      	b.n	800a61a <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	220d      	movs	r2, #13
 800a53e:	701a      	strb	r2, [r3, #0]
      break;
 800a540:	e06b      	b.n	800a61a <USBH_Process+0x3c2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d017      	beq.n	800a57c <USBH_Process+0x324>
      {
        status = phost->pActiveClass->Requests(phost);
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a552:	691b      	ldr	r3, [r3, #16]
 800a554:	6878      	ldr	r0, [r7, #4]
 800a556:	4798      	blx	r3
 800a558:	4603      	mov	r3, r0
 800a55a:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800a55c:	7bbb      	ldrb	r3, [r7, #14]
 800a55e:	b2db      	uxtb	r3, r3
 800a560:	2b00      	cmp	r3, #0
 800a562:	d103      	bne.n	800a56c <USBH_Process+0x314>
        {
          phost->gState = HOST_CLASS;
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	220b      	movs	r2, #11
 800a568:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800a56a:	e058      	b.n	800a61e <USBH_Process+0x3c6>
        else if (status == USBH_FAIL)
 800a56c:	7bbb      	ldrb	r3, [r7, #14]
 800a56e:	b2db      	uxtb	r3, r3
 800a570:	2b02      	cmp	r3, #2
 800a572:	d154      	bne.n	800a61e <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	220d      	movs	r2, #13
 800a578:	701a      	strb	r2, [r3, #0]
      break;
 800a57a:	e050      	b.n	800a61e <USBH_Process+0x3c6>
        phost->gState = HOST_ABORT_STATE;
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	220d      	movs	r2, #13
 800a580:	701a      	strb	r2, [r3, #0]
      break;
 800a582:	e04c      	b.n	800a61e <USBH_Process+0x3c6>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	d049      	beq.n	800a622 <USBH_Process+0x3ca>
      {
        phost->pActiveClass->BgndProcess(phost);
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a594:	695b      	ldr	r3, [r3, #20]
 800a596:	6878      	ldr	r0, [r7, #4]
 800a598:	4798      	blx	r3
      }
      break;
 800a59a:	e042      	b.n	800a622 <USBH_Process+0x3ca>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	2200      	movs	r2, #0
 800a5a0:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 800a5a4:	6878      	ldr	r0, [r7, #4]
 800a5a6:	f7ff fd67 	bl	800a078 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d009      	beq.n	800a5c8 <USBH_Process+0x370>
      {
        phost->pActiveClass->DeInit(phost);
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a5ba:	68db      	ldr	r3, [r3, #12]
 800a5bc:	6878      	ldr	r0, [r7, #4]
 800a5be:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	2200      	movs	r2, #0
 800a5c4:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d005      	beq.n	800a5de <USBH_Process+0x386>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800a5d8:	2105      	movs	r1, #5
 800a5da:	6878      	ldr	r0, [r7, #4]
 800a5dc:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 800a5e4:	b2db      	uxtb	r3, r3
 800a5e6:	2b01      	cmp	r3, #1
 800a5e8:	d107      	bne.n	800a5fa <USBH_Process+0x3a2>
      {
        phost->device.is_ReEnumerated = 0U;
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	2200      	movs	r2, #0
 800a5ee:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800a5f2:	6878      	ldr	r0, [r7, #4]
 800a5f4:	f7ff fe20 	bl	800a238 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800a5f8:	e014      	b.n	800a624 <USBH_Process+0x3cc>
        (void)USBH_LL_Start(phost);
 800a5fa:	6878      	ldr	r0, [r7, #4]
 800a5fc:	f003 fe32 	bl	800e264 <USBH_LL_Start>
      break;
 800a600:	e010      	b.n	800a624 <USBH_Process+0x3cc>

    case HOST_ABORT_STATE:
    default :
      break;
 800a602:	bf00      	nop
 800a604:	e00e      	b.n	800a624 <USBH_Process+0x3cc>
      break;
 800a606:	bf00      	nop
 800a608:	e00c      	b.n	800a624 <USBH_Process+0x3cc>
      break;
 800a60a:	bf00      	nop
 800a60c:	e00a      	b.n	800a624 <USBH_Process+0x3cc>
    break;
 800a60e:	bf00      	nop
 800a610:	e008      	b.n	800a624 <USBH_Process+0x3cc>
      break;
 800a612:	bf00      	nop
 800a614:	e006      	b.n	800a624 <USBH_Process+0x3cc>
      break;
 800a616:	bf00      	nop
 800a618:	e004      	b.n	800a624 <USBH_Process+0x3cc>
      break;
 800a61a:	bf00      	nop
 800a61c:	e002      	b.n	800a624 <USBH_Process+0x3cc>
      break;
 800a61e:	bf00      	nop
 800a620:	e000      	b.n	800a624 <USBH_Process+0x3cc>
      break;
 800a622:	bf00      	nop
  }
  return USBH_OK;
 800a624:	2300      	movs	r3, #0
}
 800a626:	4618      	mov	r0, r3
 800a628:	3710      	adds	r7, #16
 800a62a:	46bd      	mov	sp, r7
 800a62c:	bd80      	pop	{r7, pc}
 800a62e:	bf00      	nop

0800a630 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800a630:	b580      	push	{r7, lr}
 800a632:	b088      	sub	sp, #32
 800a634:	af04      	add	r7, sp, #16
 800a636:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800a638:	2301      	movs	r3, #1
 800a63a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800a63c:	2301      	movs	r3, #1
 800a63e:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	785b      	ldrb	r3, [r3, #1]
 800a644:	2b07      	cmp	r3, #7
 800a646:	f200 81c1 	bhi.w	800a9cc <USBH_HandleEnum+0x39c>
 800a64a:	a201      	add	r2, pc, #4	; (adr r2, 800a650 <USBH_HandleEnum+0x20>)
 800a64c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a650:	0800a671 	.word	0x0800a671
 800a654:	0800a72f 	.word	0x0800a72f
 800a658:	0800a799 	.word	0x0800a799
 800a65c:	0800a827 	.word	0x0800a827
 800a660:	0800a891 	.word	0x0800a891
 800a664:	0800a901 	.word	0x0800a901
 800a668:	0800a947 	.word	0x0800a947
 800a66c:	0800a98d 	.word	0x0800a98d
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800a670:	2108      	movs	r1, #8
 800a672:	6878      	ldr	r0, [r7, #4]
 800a674:	f000 fa50 	bl	800ab18 <USBH_Get_DevDesc>
 800a678:	4603      	mov	r3, r0
 800a67a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a67c:	7bbb      	ldrb	r3, [r7, #14]
 800a67e:	2b00      	cmp	r3, #0
 800a680:	d130      	bne.n	800a6e4 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	2201      	movs	r2, #1
 800a690:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	7919      	ldrb	r1, [r3, #4]
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800a6a2:	687a      	ldr	r2, [r7, #4]
 800a6a4:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800a6a6:	b292      	uxth	r2, r2
 800a6a8:	9202      	str	r2, [sp, #8]
 800a6aa:	2200      	movs	r2, #0
 800a6ac:	9201      	str	r2, [sp, #4]
 800a6ae:	9300      	str	r3, [sp, #0]
 800a6b0:	4603      	mov	r3, r0
 800a6b2:	2280      	movs	r2, #128	; 0x80
 800a6b4:	6878      	ldr	r0, [r7, #4]
 800a6b6:	f001 f865 	bl	800b784 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	7959      	ldrb	r1, [r3, #5]
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800a6ca:	687a      	ldr	r2, [r7, #4]
 800a6cc:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a6ce:	b292      	uxth	r2, r2
 800a6d0:	9202      	str	r2, [sp, #8]
 800a6d2:	2200      	movs	r2, #0
 800a6d4:	9201      	str	r2, [sp, #4]
 800a6d6:	9300      	str	r3, [sp, #0]
 800a6d8:	4603      	mov	r3, r0
 800a6da:	2200      	movs	r2, #0
 800a6dc:	6878      	ldr	r0, [r7, #4]
 800a6de:	f001 f851 	bl	800b784 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800a6e2:	e175      	b.n	800a9d0 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a6e4:	7bbb      	ldrb	r3, [r7, #14]
 800a6e6:	2b03      	cmp	r3, #3
 800a6e8:	f040 8172 	bne.w	800a9d0 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a6f2:	3301      	adds	r3, #1
 800a6f4:	b2da      	uxtb	r2, r3
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a702:	2b03      	cmp	r3, #3
 800a704:	d903      	bls.n	800a70e <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	220d      	movs	r2, #13
 800a70a:	701a      	strb	r2, [r3, #0]
      break;
 800a70c:	e160      	b.n	800a9d0 <USBH_HandleEnum+0x3a0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	795b      	ldrb	r3, [r3, #5]
 800a712:	4619      	mov	r1, r3
 800a714:	6878      	ldr	r0, [r7, #4]
 800a716:	f001 f885 	bl	800b824 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	791b      	ldrb	r3, [r3, #4]
 800a71e:	4619      	mov	r1, r3
 800a720:	6878      	ldr	r0, [r7, #4]
 800a722:	f001 f87f 	bl	800b824 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	2200      	movs	r2, #0
 800a72a:	701a      	strb	r2, [r3, #0]
      break;
 800a72c:	e150      	b.n	800a9d0 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800a72e:	2112      	movs	r1, #18
 800a730:	6878      	ldr	r0, [r7, #4]
 800a732:	f000 f9f1 	bl	800ab18 <USBH_Get_DevDesc>
 800a736:	4603      	mov	r3, r0
 800a738:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a73a:	7bbb      	ldrb	r3, [r7, #14]
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d103      	bne.n	800a748 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	2202      	movs	r2, #2
 800a744:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800a746:	e145      	b.n	800a9d4 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a748:	7bbb      	ldrb	r3, [r7, #14]
 800a74a:	2b03      	cmp	r3, #3
 800a74c:	f040 8142 	bne.w	800a9d4 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a756:	3301      	adds	r3, #1
 800a758:	b2da      	uxtb	r2, r3
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a766:	2b03      	cmp	r3, #3
 800a768:	d903      	bls.n	800a772 <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	220d      	movs	r2, #13
 800a76e:	701a      	strb	r2, [r3, #0]
      break;
 800a770:	e130      	b.n	800a9d4 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	795b      	ldrb	r3, [r3, #5]
 800a776:	4619      	mov	r1, r3
 800a778:	6878      	ldr	r0, [r7, #4]
 800a77a:	f001 f853 	bl	800b824 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	791b      	ldrb	r3, [r3, #4]
 800a782:	4619      	mov	r1, r3
 800a784:	6878      	ldr	r0, [r7, #4]
 800a786:	f001 f84d 	bl	800b824 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	2200      	movs	r2, #0
 800a78e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	2200      	movs	r2, #0
 800a794:	701a      	strb	r2, [r3, #0]
      break;
 800a796:	e11d      	b.n	800a9d4 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800a798:	2101      	movs	r1, #1
 800a79a:	6878      	ldr	r0, [r7, #4]
 800a79c:	f000 fa68 	bl	800ac70 <USBH_SetAddress>
 800a7a0:	4603      	mov	r3, r0
 800a7a2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a7a4:	7bbb      	ldrb	r3, [r7, #14]
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d132      	bne.n	800a810 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 800a7aa:	2002      	movs	r0, #2
 800a7ac:	f003 fee5 	bl	800e57a <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	2201      	movs	r2, #1
 800a7b4:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	2203      	movs	r2, #3
 800a7bc:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	7919      	ldrb	r1, [r3, #4]
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800a7ce:	687a      	ldr	r2, [r7, #4]
 800a7d0:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800a7d2:	b292      	uxth	r2, r2
 800a7d4:	9202      	str	r2, [sp, #8]
 800a7d6:	2200      	movs	r2, #0
 800a7d8:	9201      	str	r2, [sp, #4]
 800a7da:	9300      	str	r3, [sp, #0]
 800a7dc:	4603      	mov	r3, r0
 800a7de:	2280      	movs	r2, #128	; 0x80
 800a7e0:	6878      	ldr	r0, [r7, #4]
 800a7e2:	f000 ffcf 	bl	800b784 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	7959      	ldrb	r1, [r3, #5]
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800a7f6:	687a      	ldr	r2, [r7, #4]
 800a7f8:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a7fa:	b292      	uxth	r2, r2
 800a7fc:	9202      	str	r2, [sp, #8]
 800a7fe:	2200      	movs	r2, #0
 800a800:	9201      	str	r2, [sp, #4]
 800a802:	9300      	str	r3, [sp, #0]
 800a804:	4603      	mov	r3, r0
 800a806:	2200      	movs	r2, #0
 800a808:	6878      	ldr	r0, [r7, #4]
 800a80a:	f000 ffbb 	bl	800b784 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800a80e:	e0e3      	b.n	800a9d8 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a810:	7bbb      	ldrb	r3, [r7, #14]
 800a812:	2b03      	cmp	r3, #3
 800a814:	f040 80e0 	bne.w	800a9d8 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	220d      	movs	r2, #13
 800a81c:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	2200      	movs	r2, #0
 800a822:	705a      	strb	r2, [r3, #1]
      break;
 800a824:	e0d8      	b.n	800a9d8 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800a826:	2109      	movs	r1, #9
 800a828:	6878      	ldr	r0, [r7, #4]
 800a82a:	f000 f99d 	bl	800ab68 <USBH_Get_CfgDesc>
 800a82e:	4603      	mov	r3, r0
 800a830:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a832:	7bbb      	ldrb	r3, [r7, #14]
 800a834:	2b00      	cmp	r3, #0
 800a836:	d103      	bne.n	800a840 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	2204      	movs	r2, #4
 800a83c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800a83e:	e0cd      	b.n	800a9dc <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a840:	7bbb      	ldrb	r3, [r7, #14]
 800a842:	2b03      	cmp	r3, #3
 800a844:	f040 80ca 	bne.w	800a9dc <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a84e:	3301      	adds	r3, #1
 800a850:	b2da      	uxtb	r2, r3
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a85e:	2b03      	cmp	r3, #3
 800a860:	d903      	bls.n	800a86a <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	220d      	movs	r2, #13
 800a866:	701a      	strb	r2, [r3, #0]
      break;
 800a868:	e0b8      	b.n	800a9dc <USBH_HandleEnum+0x3ac>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	795b      	ldrb	r3, [r3, #5]
 800a86e:	4619      	mov	r1, r3
 800a870:	6878      	ldr	r0, [r7, #4]
 800a872:	f000 ffd7 	bl	800b824 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	791b      	ldrb	r3, [r3, #4]
 800a87a:	4619      	mov	r1, r3
 800a87c:	6878      	ldr	r0, [r7, #4]
 800a87e:	f000 ffd1 	bl	800b824 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	2200      	movs	r2, #0
 800a886:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	2200      	movs	r2, #0
 800a88c:	701a      	strb	r2, [r3, #0]
      break;
 800a88e:	e0a5      	b.n	800a9dc <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 800a896:	4619      	mov	r1, r3
 800a898:	6878      	ldr	r0, [r7, #4]
 800a89a:	f000 f965 	bl	800ab68 <USBH_Get_CfgDesc>
 800a89e:	4603      	mov	r3, r0
 800a8a0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a8a2:	7bbb      	ldrb	r3, [r7, #14]
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d103      	bne.n	800a8b0 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	2205      	movs	r2, #5
 800a8ac:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800a8ae:	e097      	b.n	800a9e0 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a8b0:	7bbb      	ldrb	r3, [r7, #14]
 800a8b2:	2b03      	cmp	r3, #3
 800a8b4:	f040 8094 	bne.w	800a9e0 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a8be:	3301      	adds	r3, #1
 800a8c0:	b2da      	uxtb	r2, r3
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a8ce:	2b03      	cmp	r3, #3
 800a8d0:	d903      	bls.n	800a8da <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	220d      	movs	r2, #13
 800a8d6:	701a      	strb	r2, [r3, #0]
      break;
 800a8d8:	e082      	b.n	800a9e0 <USBH_HandleEnum+0x3b0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	795b      	ldrb	r3, [r3, #5]
 800a8de:	4619      	mov	r1, r3
 800a8e0:	6878      	ldr	r0, [r7, #4]
 800a8e2:	f000 ff9f 	bl	800b824 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	791b      	ldrb	r3, [r3, #4]
 800a8ea:	4619      	mov	r1, r3
 800a8ec:	6878      	ldr	r0, [r7, #4]
 800a8ee:	f000 ff99 	bl	800b824 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	2200      	movs	r2, #0
 800a8f6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	2200      	movs	r2, #0
 800a8fc:	701a      	strb	r2, [r3, #0]
      break;
 800a8fe:	e06f      	b.n	800a9e0 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800a906:	2b00      	cmp	r3, #0
 800a908:	d019      	beq.n	800a93e <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800a916:	23ff      	movs	r3, #255	; 0xff
 800a918:	6878      	ldr	r0, [r7, #4]
 800a91a:	f000 f949 	bl	800abb0 <USBH_Get_StringDesc>
 800a91e:	4603      	mov	r3, r0
 800a920:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a922:	7bbb      	ldrb	r3, [r7, #14]
 800a924:	2b00      	cmp	r3, #0
 800a926:	d103      	bne.n	800a930 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	2206      	movs	r2, #6
 800a92c:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800a92e:	e059      	b.n	800a9e4 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a930:	7bbb      	ldrb	r3, [r7, #14]
 800a932:	2b03      	cmp	r3, #3
 800a934:	d156      	bne.n	800a9e4 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	2206      	movs	r2, #6
 800a93a:	705a      	strb	r2, [r3, #1]
      break;
 800a93c:	e052      	b.n	800a9e4 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	2206      	movs	r2, #6
 800a942:	705a      	strb	r2, [r3, #1]
      break;
 800a944:	e04e      	b.n	800a9e4 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d019      	beq.n	800a984 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800a95c:	23ff      	movs	r3, #255	; 0xff
 800a95e:	6878      	ldr	r0, [r7, #4]
 800a960:	f000 f926 	bl	800abb0 <USBH_Get_StringDesc>
 800a964:	4603      	mov	r3, r0
 800a966:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a968:	7bbb      	ldrb	r3, [r7, #14]
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d103      	bne.n	800a976 <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	2207      	movs	r2, #7
 800a972:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800a974:	e038      	b.n	800a9e8 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a976:	7bbb      	ldrb	r3, [r7, #14]
 800a978:	2b03      	cmp	r3, #3
 800a97a:	d135      	bne.n	800a9e8 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	2207      	movs	r2, #7
 800a980:	705a      	strb	r2, [r3, #1]
      break;
 800a982:	e031      	b.n	800a9e8 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	2207      	movs	r2, #7
 800a988:	705a      	strb	r2, [r3, #1]
      break;
 800a98a:	e02d      	b.n	800a9e8 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 800a992:	2b00      	cmp	r3, #0
 800a994:	d017      	beq.n	800a9c6 <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800a9a2:	23ff      	movs	r3, #255	; 0xff
 800a9a4:	6878      	ldr	r0, [r7, #4]
 800a9a6:	f000 f903 	bl	800abb0 <USBH_Get_StringDesc>
 800a9aa:	4603      	mov	r3, r0
 800a9ac:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a9ae:	7bbb      	ldrb	r3, [r7, #14]
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	d102      	bne.n	800a9ba <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800a9b4:	2300      	movs	r3, #0
 800a9b6:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800a9b8:	e018      	b.n	800a9ec <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a9ba:	7bbb      	ldrb	r3, [r7, #14]
 800a9bc:	2b03      	cmp	r3, #3
 800a9be:	d115      	bne.n	800a9ec <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 800a9c0:	2300      	movs	r3, #0
 800a9c2:	73fb      	strb	r3, [r7, #15]
      break;
 800a9c4:	e012      	b.n	800a9ec <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 800a9c6:	2300      	movs	r3, #0
 800a9c8:	73fb      	strb	r3, [r7, #15]
      break;
 800a9ca:	e00f      	b.n	800a9ec <USBH_HandleEnum+0x3bc>

    default:
      break;
 800a9cc:	bf00      	nop
 800a9ce:	e00e      	b.n	800a9ee <USBH_HandleEnum+0x3be>
      break;
 800a9d0:	bf00      	nop
 800a9d2:	e00c      	b.n	800a9ee <USBH_HandleEnum+0x3be>
      break;
 800a9d4:	bf00      	nop
 800a9d6:	e00a      	b.n	800a9ee <USBH_HandleEnum+0x3be>
      break;
 800a9d8:	bf00      	nop
 800a9da:	e008      	b.n	800a9ee <USBH_HandleEnum+0x3be>
      break;
 800a9dc:	bf00      	nop
 800a9de:	e006      	b.n	800a9ee <USBH_HandleEnum+0x3be>
      break;
 800a9e0:	bf00      	nop
 800a9e2:	e004      	b.n	800a9ee <USBH_HandleEnum+0x3be>
      break;
 800a9e4:	bf00      	nop
 800a9e6:	e002      	b.n	800a9ee <USBH_HandleEnum+0x3be>
      break;
 800a9e8:	bf00      	nop
 800a9ea:	e000      	b.n	800a9ee <USBH_HandleEnum+0x3be>
      break;
 800a9ec:	bf00      	nop
  }
  return Status;
 800a9ee:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9f0:	4618      	mov	r0, r3
 800a9f2:	3710      	adds	r7, #16
 800a9f4:	46bd      	mov	sp, r7
 800a9f6:	bd80      	pop	{r7, pc}

0800a9f8 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800a9f8:	b480      	push	{r7}
 800a9fa:	b083      	sub	sp, #12
 800a9fc:	af00      	add	r7, sp, #0
 800a9fe:	6078      	str	r0, [r7, #4]
 800aa00:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	683a      	ldr	r2, [r7, #0]
 800aa06:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 800aa0a:	bf00      	nop
 800aa0c:	370c      	adds	r7, #12
 800aa0e:	46bd      	mov	sp, r7
 800aa10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa14:	4770      	bx	lr

0800aa16 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800aa16:	b580      	push	{r7, lr}
 800aa18:	b082      	sub	sp, #8
 800aa1a:	af00      	add	r7, sp, #0
 800aa1c:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800aa24:	1c5a      	adds	r2, r3, #1
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 800aa2c:	6878      	ldr	r0, [r7, #4]
 800aa2e:	f000 f804 	bl	800aa3a <USBH_HandleSof>
}
 800aa32:	bf00      	nop
 800aa34:	3708      	adds	r7, #8
 800aa36:	46bd      	mov	sp, r7
 800aa38:	bd80      	pop	{r7, pc}

0800aa3a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800aa3a:	b580      	push	{r7, lr}
 800aa3c:	b082      	sub	sp, #8
 800aa3e:	af00      	add	r7, sp, #0
 800aa40:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	781b      	ldrb	r3, [r3, #0]
 800aa46:	b2db      	uxtb	r3, r3
 800aa48:	2b0b      	cmp	r3, #11
 800aa4a:	d10a      	bne.n	800aa62 <USBH_HandleSof+0x28>
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d005      	beq.n	800aa62 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800aa5c:	699b      	ldr	r3, [r3, #24]
 800aa5e:	6878      	ldr	r0, [r7, #4]
 800aa60:	4798      	blx	r3
  }
}
 800aa62:	bf00      	nop
 800aa64:	3708      	adds	r7, #8
 800aa66:	46bd      	mov	sp, r7
 800aa68:	bd80      	pop	{r7, pc}

0800aa6a <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800aa6a:	b480      	push	{r7}
 800aa6c:	b083      	sub	sp, #12
 800aa6e:	af00      	add	r7, sp, #0
 800aa70:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	2201      	movs	r2, #1
 800aa76:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 800aa7a:	bf00      	nop
}
 800aa7c:	370c      	adds	r7, #12
 800aa7e:	46bd      	mov	sp, r7
 800aa80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa84:	4770      	bx	lr

0800aa86 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800aa86:	b480      	push	{r7}
 800aa88:	b083      	sub	sp, #12
 800aa8a:	af00      	add	r7, sp, #0
 800aa8c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	2200      	movs	r2, #0
 800aa92:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800aa96:	bf00      	nop
}
 800aa98:	370c      	adds	r7, #12
 800aa9a:	46bd      	mov	sp, r7
 800aa9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaa0:	4770      	bx	lr

0800aaa2 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800aaa2:	b480      	push	{r7}
 800aaa4:	b083      	sub	sp, #12
 800aaa6:	af00      	add	r7, sp, #0
 800aaa8:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	2201      	movs	r2, #1
 800aaae:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	2200      	movs	r2, #0
 800aab6:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	2200      	movs	r2, #0
 800aabe:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800aac2:	2300      	movs	r3, #0
}
 800aac4:	4618      	mov	r0, r3
 800aac6:	370c      	adds	r7, #12
 800aac8:	46bd      	mov	sp, r7
 800aaca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aace:	4770      	bx	lr

0800aad0 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800aad0:	b580      	push	{r7, lr}
 800aad2:	b082      	sub	sp, #8
 800aad4:	af00      	add	r7, sp, #0
 800aad6:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	2201      	movs	r2, #1
 800aadc:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	2200      	movs	r2, #0
 800aae4:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	2200      	movs	r2, #0
 800aaec:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800aaf0:	6878      	ldr	r0, [r7, #4]
 800aaf2:	f003 fbd2 	bl	800e29a <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	791b      	ldrb	r3, [r3, #4]
 800aafa:	4619      	mov	r1, r3
 800aafc:	6878      	ldr	r0, [r7, #4]
 800aafe:	f000 fe91 	bl	800b824 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	795b      	ldrb	r3, [r3, #5]
 800ab06:	4619      	mov	r1, r3
 800ab08:	6878      	ldr	r0, [r7, #4]
 800ab0a:	f000 fe8b 	bl	800b824 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800ab0e:	2300      	movs	r3, #0
}
 800ab10:	4618      	mov	r0, r3
 800ab12:	3708      	adds	r7, #8
 800ab14:	46bd      	mov	sp, r7
 800ab16:	bd80      	pop	{r7, pc}

0800ab18 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800ab18:	b580      	push	{r7, lr}
 800ab1a:	b086      	sub	sp, #24
 800ab1c:	af02      	add	r7, sp, #8
 800ab1e:	6078      	str	r0, [r7, #4]
 800ab20:	460b      	mov	r3, r1
 800ab22:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data,
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 800ab2a:	78fb      	ldrb	r3, [r7, #3]
 800ab2c:	b29b      	uxth	r3, r3
 800ab2e:	9300      	str	r3, [sp, #0]
 800ab30:	4613      	mov	r3, r2
 800ab32:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ab36:	2100      	movs	r1, #0
 800ab38:	6878      	ldr	r0, [r7, #4]
 800ab3a:	f000 f864 	bl	800ac06 <USBH_GetDescriptor>
 800ab3e:	4603      	mov	r3, r0
 800ab40:	73fb      	strb	r3, [r7, #15]
                              (uint16_t)length);

  if (status == USBH_OK)
 800ab42:	7bfb      	ldrb	r3, [r7, #15]
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d10a      	bne.n	800ab5e <USBH_Get_DevDesc+0x46>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	f203 3026 	addw	r0, r3, #806	; 0x326
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800ab54:	78fa      	ldrb	r2, [r7, #3]
 800ab56:	b292      	uxth	r2, r2
 800ab58:	4619      	mov	r1, r3
 800ab5a:	f000 f918 	bl	800ad8e <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 800ab5e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab60:	4618      	mov	r0, r3
 800ab62:	3710      	adds	r7, #16
 800ab64:	46bd      	mov	sp, r7
 800ab66:	bd80      	pop	{r7, pc}

0800ab68 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 800ab68:	b580      	push	{r7, lr}
 800ab6a:	b086      	sub	sp, #24
 800ab6c:	af02      	add	r7, sp, #8
 800ab6e:	6078      	str	r0, [r7, #4]
 800ab70:	460b      	mov	r3, r1
 800ab72:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	331c      	adds	r3, #28
 800ab78:	60bb      	str	r3, [r7, #8]

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800ab7a:	887b      	ldrh	r3, [r7, #2]
 800ab7c:	9300      	str	r3, [sp, #0]
 800ab7e:	68bb      	ldr	r3, [r7, #8]
 800ab80:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ab84:	2100      	movs	r1, #0
 800ab86:	6878      	ldr	r0, [r7, #4]
 800ab88:	f000 f83d 	bl	800ac06 <USBH_GetDescriptor>
 800ab8c:	4603      	mov	r3, r0
 800ab8e:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800ab90:	7bfb      	ldrb	r3, [r7, #15]
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d107      	bne.n	800aba6 <USBH_Get_CfgDesc+0x3e>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800ab96:	887b      	ldrh	r3, [r7, #2]
 800ab98:	461a      	mov	r2, r3
 800ab9a:	68b9      	ldr	r1, [r7, #8]
 800ab9c:	6878      	ldr	r0, [r7, #4]
 800ab9e:	f000 f987 	bl	800aeb0 <USBH_ParseCfgDesc>
 800aba2:	4603      	mov	r3, r0
 800aba4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800aba6:	7bfb      	ldrb	r3, [r7, #15]
}
 800aba8:	4618      	mov	r0, r3
 800abaa:	3710      	adds	r7, #16
 800abac:	46bd      	mov	sp, r7
 800abae:	bd80      	pop	{r7, pc}

0800abb0 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 800abb0:	b580      	push	{r7, lr}
 800abb2:	b088      	sub	sp, #32
 800abb4:	af02      	add	r7, sp, #8
 800abb6:	60f8      	str	r0, [r7, #12]
 800abb8:	607a      	str	r2, [r7, #4]
 800abba:	461a      	mov	r2, r3
 800abbc:	460b      	mov	r3, r1
 800abbe:	72fb      	strb	r3, [r7, #11]
 800abc0:	4613      	mov	r3, r2
 800abc2:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
 800abc4:	7afb      	ldrb	r3, [r7, #11]
 800abc6:	b29b      	uxth	r3, r3
 800abc8:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800abcc:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 800abd4:	893b      	ldrh	r3, [r7, #8]
 800abd6:	9300      	str	r3, [sp, #0]
 800abd8:	460b      	mov	r3, r1
 800abda:	2100      	movs	r1, #0
 800abdc:	68f8      	ldr	r0, [r7, #12]
 800abde:	f000 f812 	bl	800ac06 <USBH_GetDescriptor>
 800abe2:	4603      	mov	r3, r0
 800abe4:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800abe6:	7dfb      	ldrb	r3, [r7, #23]
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d107      	bne.n	800abfc <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800abf2:	893a      	ldrh	r2, [r7, #8]
 800abf4:	6879      	ldr	r1, [r7, #4]
 800abf6:	4618      	mov	r0, r3
 800abf8:	f000 fb24 	bl	800b244 <USBH_ParseStringDesc>
  }

  return status;
 800abfc:	7dfb      	ldrb	r3, [r7, #23]
}
 800abfe:	4618      	mov	r0, r3
 800ac00:	3718      	adds	r7, #24
 800ac02:	46bd      	mov	sp, r7
 800ac04:	bd80      	pop	{r7, pc}

0800ac06 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800ac06:	b580      	push	{r7, lr}
 800ac08:	b084      	sub	sp, #16
 800ac0a:	af00      	add	r7, sp, #0
 800ac0c:	60f8      	str	r0, [r7, #12]
 800ac0e:	607b      	str	r3, [r7, #4]
 800ac10:	460b      	mov	r3, r1
 800ac12:	72fb      	strb	r3, [r7, #11]
 800ac14:	4613      	mov	r3, r2
 800ac16:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	789b      	ldrb	r3, [r3, #2]
 800ac1c:	2b01      	cmp	r3, #1
 800ac1e:	d11c      	bne.n	800ac5a <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800ac20:	7afb      	ldrb	r3, [r7, #11]
 800ac22:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800ac26:	b2da      	uxtb	r2, r3
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	2206      	movs	r2, #6
 800ac30:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	893a      	ldrh	r2, [r7, #8]
 800ac36:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800ac38:	893b      	ldrh	r3, [r7, #8]
 800ac3a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800ac3e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ac42:	d104      	bne.n	800ac4e <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	f240 4209 	movw	r2, #1033	; 0x409
 800ac4a:	829a      	strh	r2, [r3, #20]
 800ac4c:	e002      	b.n	800ac54 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	2200      	movs	r2, #0
 800ac52:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	8b3a      	ldrh	r2, [r7, #24]
 800ac58:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800ac5a:	8b3b      	ldrh	r3, [r7, #24]
 800ac5c:	461a      	mov	r2, r3
 800ac5e:	6879      	ldr	r1, [r7, #4]
 800ac60:	68f8      	ldr	r0, [r7, #12]
 800ac62:	f000 fb3d 	bl	800b2e0 <USBH_CtlReq>
 800ac66:	4603      	mov	r3, r0
}
 800ac68:	4618      	mov	r0, r3
 800ac6a:	3710      	adds	r7, #16
 800ac6c:	46bd      	mov	sp, r7
 800ac6e:	bd80      	pop	{r7, pc}

0800ac70 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800ac70:	b580      	push	{r7, lr}
 800ac72:	b082      	sub	sp, #8
 800ac74:	af00      	add	r7, sp, #0
 800ac76:	6078      	str	r0, [r7, #4]
 800ac78:	460b      	mov	r3, r1
 800ac7a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	789b      	ldrb	r3, [r3, #2]
 800ac80:	2b01      	cmp	r3, #1
 800ac82:	d10f      	bne.n	800aca4 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	2200      	movs	r2, #0
 800ac88:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	2205      	movs	r2, #5
 800ac8e:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800ac90:	78fb      	ldrb	r3, [r7, #3]
 800ac92:	b29a      	uxth	r2, r3
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	2200      	movs	r2, #0
 800ac9c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	2200      	movs	r2, #0
 800aca2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800aca4:	2200      	movs	r2, #0
 800aca6:	2100      	movs	r1, #0
 800aca8:	6878      	ldr	r0, [r7, #4]
 800acaa:	f000 fb19 	bl	800b2e0 <USBH_CtlReq>
 800acae:	4603      	mov	r3, r0
}
 800acb0:	4618      	mov	r0, r3
 800acb2:	3708      	adds	r7, #8
 800acb4:	46bd      	mov	sp, r7
 800acb6:	bd80      	pop	{r7, pc}

0800acb8 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800acb8:	b580      	push	{r7, lr}
 800acba:	b082      	sub	sp, #8
 800acbc:	af00      	add	r7, sp, #0
 800acbe:	6078      	str	r0, [r7, #4]
 800acc0:	460b      	mov	r3, r1
 800acc2:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	789b      	ldrb	r3, [r3, #2]
 800acc8:	2b01      	cmp	r3, #1
 800acca:	d10e      	bne.n	800acea <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	2200      	movs	r2, #0
 800acd0:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	2209      	movs	r2, #9
 800acd6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	887a      	ldrh	r2, [r7, #2]
 800acdc:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	2200      	movs	r2, #0
 800ace2:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	2200      	movs	r2, #0
 800ace8:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800acea:	2200      	movs	r2, #0
 800acec:	2100      	movs	r1, #0
 800acee:	6878      	ldr	r0, [r7, #4]
 800acf0:	f000 faf6 	bl	800b2e0 <USBH_CtlReq>
 800acf4:	4603      	mov	r3, r0
}
 800acf6:	4618      	mov	r0, r3
 800acf8:	3708      	adds	r7, #8
 800acfa:	46bd      	mov	sp, r7
 800acfc:	bd80      	pop	{r7, pc}

0800acfe <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800acfe:	b580      	push	{r7, lr}
 800ad00:	b082      	sub	sp, #8
 800ad02:	af00      	add	r7, sp, #0
 800ad04:	6078      	str	r0, [r7, #4]
 800ad06:	460b      	mov	r3, r1
 800ad08:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	789b      	ldrb	r3, [r3, #2]
 800ad0e:	2b01      	cmp	r3, #1
 800ad10:	d10f      	bne.n	800ad32 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	2200      	movs	r2, #0
 800ad16:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	2203      	movs	r2, #3
 800ad1c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800ad1e:	78fb      	ldrb	r3, [r7, #3]
 800ad20:	b29a      	uxth	r2, r3
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	2200      	movs	r2, #0
 800ad2a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	2200      	movs	r2, #0
 800ad30:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800ad32:	2200      	movs	r2, #0
 800ad34:	2100      	movs	r1, #0
 800ad36:	6878      	ldr	r0, [r7, #4]
 800ad38:	f000 fad2 	bl	800b2e0 <USBH_CtlReq>
 800ad3c:	4603      	mov	r3, r0
}
 800ad3e:	4618      	mov	r0, r3
 800ad40:	3708      	adds	r7, #8
 800ad42:	46bd      	mov	sp, r7
 800ad44:	bd80      	pop	{r7, pc}

0800ad46 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800ad46:	b580      	push	{r7, lr}
 800ad48:	b082      	sub	sp, #8
 800ad4a:	af00      	add	r7, sp, #0
 800ad4c:	6078      	str	r0, [r7, #4]
 800ad4e:	460b      	mov	r3, r1
 800ad50:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	789b      	ldrb	r3, [r3, #2]
 800ad56:	2b01      	cmp	r3, #1
 800ad58:	d10f      	bne.n	800ad7a <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	2202      	movs	r2, #2
 800ad5e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	2201      	movs	r2, #1
 800ad64:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	2200      	movs	r2, #0
 800ad6a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800ad6c:	78fb      	ldrb	r3, [r7, #3]
 800ad6e:	b29a      	uxth	r2, r3
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	2200      	movs	r2, #0
 800ad78:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, NULL, 0U);
 800ad7a:	2200      	movs	r2, #0
 800ad7c:	2100      	movs	r1, #0
 800ad7e:	6878      	ldr	r0, [r7, #4]
 800ad80:	f000 faae 	bl	800b2e0 <USBH_CtlReq>
 800ad84:	4603      	mov	r3, r0
}
 800ad86:	4618      	mov	r0, r3
 800ad88:	3708      	adds	r7, #8
 800ad8a:	46bd      	mov	sp, r7
 800ad8c:	bd80      	pop	{r7, pc}

0800ad8e <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800ad8e:	b480      	push	{r7}
 800ad90:	b085      	sub	sp, #20
 800ad92:	af00      	add	r7, sp, #0
 800ad94:	60f8      	str	r0, [r7, #12]
 800ad96:	60b9      	str	r1, [r7, #8]
 800ad98:	4613      	mov	r3, r2
 800ad9a:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 800ad9c:	68bb      	ldr	r3, [r7, #8]
 800ad9e:	781a      	ldrb	r2, [r3, #0]
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 800ada4:	68bb      	ldr	r3, [r7, #8]
 800ada6:	785a      	ldrb	r2, [r3, #1]
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 800adac:	68bb      	ldr	r3, [r7, #8]
 800adae:	3302      	adds	r3, #2
 800adb0:	781b      	ldrb	r3, [r3, #0]
 800adb2:	b29a      	uxth	r2, r3
 800adb4:	68bb      	ldr	r3, [r7, #8]
 800adb6:	3303      	adds	r3, #3
 800adb8:	781b      	ldrb	r3, [r3, #0]
 800adba:	b29b      	uxth	r3, r3
 800adbc:	021b      	lsls	r3, r3, #8
 800adbe:	b29b      	uxth	r3, r3
 800adc0:	4313      	orrs	r3, r2
 800adc2:	b29a      	uxth	r2, r3
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 800adc8:	68bb      	ldr	r3, [r7, #8]
 800adca:	791a      	ldrb	r2, [r3, #4]
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 800add0:	68bb      	ldr	r3, [r7, #8]
 800add2:	795a      	ldrb	r2, [r3, #5]
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 800add8:	68bb      	ldr	r3, [r7, #8]
 800adda:	799a      	ldrb	r2, [r3, #6]
 800addc:	68fb      	ldr	r3, [r7, #12]
 800adde:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 800ade0:	68bb      	ldr	r3, [r7, #8]
 800ade2:	79da      	ldrb	r2, [r3, #7]
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	71da      	strb	r2, [r3, #7]

  /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to 64 */
  switch (dev_desc->bMaxPacketSize)
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	79db      	ldrb	r3, [r3, #7]
 800adec:	2b20      	cmp	r3, #32
 800adee:	dc11      	bgt.n	800ae14 <USBH_ParseDevDesc+0x86>
 800adf0:	2b08      	cmp	r3, #8
 800adf2:	db16      	blt.n	800ae22 <USBH_ParseDevDesc+0x94>
 800adf4:	3b08      	subs	r3, #8
 800adf6:	2201      	movs	r2, #1
 800adf8:	fa02 f303 	lsl.w	r3, r2, r3
 800adfc:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 800ae00:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	bf14      	ite	ne
 800ae08:	2301      	movne	r3, #1
 800ae0a:	2300      	moveq	r3, #0
 800ae0c:	b2db      	uxtb	r3, r3
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d102      	bne.n	800ae18 <USBH_ParseDevDesc+0x8a>
 800ae12:	e006      	b.n	800ae22 <USBH_ParseDevDesc+0x94>
 800ae14:	2b40      	cmp	r3, #64	; 0x40
 800ae16:	d104      	bne.n	800ae22 <USBH_ParseDevDesc+0x94>
  {
    case 8:
    case 16:
    case 32:
    case 64:
      dev_desc->bMaxPacketSize = dev_desc->bMaxPacketSize;
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	79da      	ldrb	r2, [r3, #7]
 800ae1c:	68fb      	ldr	r3, [r7, #12]
 800ae1e:	71da      	strb	r2, [r3, #7]
      break;
 800ae20:	e003      	b.n	800ae2a <USBH_ParseDevDesc+0x9c>

    default:
      /*set the size to 64 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 64U;
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	2240      	movs	r2, #64	; 0x40
 800ae26:	71da      	strb	r2, [r3, #7]
      break;
 800ae28:	bf00      	nop
  }

  if (length > 8U)
 800ae2a:	88fb      	ldrh	r3, [r7, #6]
 800ae2c:	2b08      	cmp	r3, #8
 800ae2e:	d939      	bls.n	800aea4 <USBH_ParseDevDesc+0x116>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 800ae30:	68bb      	ldr	r3, [r7, #8]
 800ae32:	3308      	adds	r3, #8
 800ae34:	781b      	ldrb	r3, [r3, #0]
 800ae36:	b29a      	uxth	r2, r3
 800ae38:	68bb      	ldr	r3, [r7, #8]
 800ae3a:	3309      	adds	r3, #9
 800ae3c:	781b      	ldrb	r3, [r3, #0]
 800ae3e:	b29b      	uxth	r3, r3
 800ae40:	021b      	lsls	r3, r3, #8
 800ae42:	b29b      	uxth	r3, r3
 800ae44:	4313      	orrs	r3, r2
 800ae46:	b29a      	uxth	r2, r3
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800ae4c:	68bb      	ldr	r3, [r7, #8]
 800ae4e:	330a      	adds	r3, #10
 800ae50:	781b      	ldrb	r3, [r3, #0]
 800ae52:	b29a      	uxth	r2, r3
 800ae54:	68bb      	ldr	r3, [r7, #8]
 800ae56:	330b      	adds	r3, #11
 800ae58:	781b      	ldrb	r3, [r3, #0]
 800ae5a:	b29b      	uxth	r3, r3
 800ae5c:	021b      	lsls	r3, r3, #8
 800ae5e:	b29b      	uxth	r3, r3
 800ae60:	4313      	orrs	r3, r2
 800ae62:	b29a      	uxth	r2, r3
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 800ae68:	68bb      	ldr	r3, [r7, #8]
 800ae6a:	330c      	adds	r3, #12
 800ae6c:	781b      	ldrb	r3, [r3, #0]
 800ae6e:	b29a      	uxth	r2, r3
 800ae70:	68bb      	ldr	r3, [r7, #8]
 800ae72:	330d      	adds	r3, #13
 800ae74:	781b      	ldrb	r3, [r3, #0]
 800ae76:	b29b      	uxth	r3, r3
 800ae78:	021b      	lsls	r3, r3, #8
 800ae7a:	b29b      	uxth	r3, r3
 800ae7c:	4313      	orrs	r3, r2
 800ae7e:	b29a      	uxth	r2, r3
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800ae84:	68bb      	ldr	r3, [r7, #8]
 800ae86:	7b9a      	ldrb	r2, [r3, #14]
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800ae8c:	68bb      	ldr	r3, [r7, #8]
 800ae8e:	7bda      	ldrb	r2, [r3, #15]
 800ae90:	68fb      	ldr	r3, [r7, #12]
 800ae92:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800ae94:	68bb      	ldr	r3, [r7, #8]
 800ae96:	7c1a      	ldrb	r2, [r3, #16]
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 800ae9c:	68bb      	ldr	r3, [r7, #8]
 800ae9e:	7c5a      	ldrb	r2, [r3, #17]
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	745a      	strb	r2, [r3, #17]
  }
}
 800aea4:	bf00      	nop
 800aea6:	3714      	adds	r7, #20
 800aea8:	46bd      	mov	sp, r7
 800aeaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeae:	4770      	bx	lr

0800aeb0 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH statuse
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800aeb0:	b580      	push	{r7, lr}
 800aeb2:	b08c      	sub	sp, #48	; 0x30
 800aeb4:	af00      	add	r7, sp, #0
 800aeb6:	60f8      	str	r0, [r7, #12]
 800aeb8:	60b9      	str	r1, [r7, #8]
 800aeba:	4613      	mov	r3, r2
 800aebc:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800aebe:	68fb      	ldr	r3, [r7, #12]
 800aec0:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800aec4:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800aec6:	2300      	movs	r3, #0
 800aec8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800aecc:	68bb      	ldr	r3, [r7, #8]
 800aece:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800aed0:	2300      	movs	r3, #0
 800aed2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 800aed6:	2300      	movs	r3, #0
 800aed8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800aedc:	68bb      	ldr	r3, [r7, #8]
 800aede:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 800aee0:	68bb      	ldr	r3, [r7, #8]
 800aee2:	781a      	ldrb	r2, [r3, #0]
 800aee4:	6a3b      	ldr	r3, [r7, #32]
 800aee6:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 800aee8:	68bb      	ldr	r3, [r7, #8]
 800aeea:	785a      	ldrb	r2, [r3, #1]
 800aeec:	6a3b      	ldr	r3, [r7, #32]
 800aeee:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800aef0:	68bb      	ldr	r3, [r7, #8]
 800aef2:	3302      	adds	r3, #2
 800aef4:	781b      	ldrb	r3, [r3, #0]
 800aef6:	b29a      	uxth	r2, r3
 800aef8:	68bb      	ldr	r3, [r7, #8]
 800aefa:	3303      	adds	r3, #3
 800aefc:	781b      	ldrb	r3, [r3, #0]
 800aefe:	b29b      	uxth	r3, r3
 800af00:	021b      	lsls	r3, r3, #8
 800af02:	b29b      	uxth	r3, r3
 800af04:	4313      	orrs	r3, r2
 800af06:	b29b      	uxth	r3, r3
 800af08:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800af0c:	bf28      	it	cs
 800af0e:	f44f 7380 	movcs.w	r3, #256	; 0x100
 800af12:	b29a      	uxth	r2, r3
 800af14:	6a3b      	ldr	r3, [r7, #32]
 800af16:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 800af18:	68bb      	ldr	r3, [r7, #8]
 800af1a:	791a      	ldrb	r2, [r3, #4]
 800af1c:	6a3b      	ldr	r3, [r7, #32]
 800af1e:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 800af20:	68bb      	ldr	r3, [r7, #8]
 800af22:	795a      	ldrb	r2, [r3, #5]
 800af24:	6a3b      	ldr	r3, [r7, #32]
 800af26:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800af28:	68bb      	ldr	r3, [r7, #8]
 800af2a:	799a      	ldrb	r2, [r3, #6]
 800af2c:	6a3b      	ldr	r3, [r7, #32]
 800af2e:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 800af30:	68bb      	ldr	r3, [r7, #8]
 800af32:	79da      	ldrb	r2, [r3, #7]
 800af34:	6a3b      	ldr	r3, [r7, #32]
 800af36:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800af38:	68bb      	ldr	r3, [r7, #8]
 800af3a:	7a1a      	ldrb	r2, [r3, #8]
 800af3c:	6a3b      	ldr	r3, [r7, #32]
 800af3e:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Confguration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength  != USB_CONFIGURATION_DESC_SIZE)
 800af40:	6a3b      	ldr	r3, [r7, #32]
 800af42:	781b      	ldrb	r3, [r3, #0]
 800af44:	2b09      	cmp	r3, #9
 800af46:	d002      	beq.n	800af4e <USBH_ParseCfgDesc+0x9e>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800af48:	6a3b      	ldr	r3, [r7, #32]
 800af4a:	2209      	movs	r2, #9
 800af4c:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800af4e:	88fb      	ldrh	r3, [r7, #6]
 800af50:	2b09      	cmp	r3, #9
 800af52:	f240 809d 	bls.w	800b090 <USBH_ParseCfgDesc+0x1e0>
  {
    ptr = USB_LEN_CFG_DESC;
 800af56:	2309      	movs	r3, #9
 800af58:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800af5a:	2300      	movs	r3, #0
 800af5c:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800af5e:	e081      	b.n	800b064 <USBH_ParseCfgDesc+0x1b4>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800af60:	f107 0316 	add.w	r3, r7, #22
 800af64:	4619      	mov	r1, r3
 800af66:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800af68:	f000 f99f 	bl	800b2aa <USBH_GetNextDesc>
 800af6c:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800af6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af70:	785b      	ldrb	r3, [r3, #1]
 800af72:	2b04      	cmp	r3, #4
 800af74:	d176      	bne.n	800b064 <USBH_ParseCfgDesc+0x1b4>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800af76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af78:	781b      	ldrb	r3, [r3, #0]
 800af7a:	2b09      	cmp	r3, #9
 800af7c:	d002      	beq.n	800af84 <USBH_ParseCfgDesc+0xd4>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800af7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af80:	2209      	movs	r2, #9
 800af82:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800af84:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800af88:	221a      	movs	r2, #26
 800af8a:	fb02 f303 	mul.w	r3, r2, r3
 800af8e:	3308      	adds	r3, #8
 800af90:	6a3a      	ldr	r2, [r7, #32]
 800af92:	4413      	add	r3, r2
 800af94:	3302      	adds	r3, #2
 800af96:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800af98:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800af9a:	69f8      	ldr	r0, [r7, #28]
 800af9c:	f000 f87e 	bl	800b09c <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800afa0:	2300      	movs	r3, #0
 800afa2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800afa6:	2300      	movs	r3, #0
 800afa8:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800afaa:	e043      	b.n	800b034 <USBH_ParseCfgDesc+0x184>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800afac:	f107 0316 	add.w	r3, r7, #22
 800afb0:	4619      	mov	r1, r3
 800afb2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800afb4:	f000 f979 	bl	800b2aa <USBH_GetNextDesc>
 800afb8:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800afba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afbc:	785b      	ldrb	r3, [r3, #1]
 800afbe:	2b05      	cmp	r3, #5
 800afc0:	d138      	bne.n	800b034 <USBH_ParseCfgDesc+0x184>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) && (pif->bInterfaceSubClass == 0x02U))
 800afc2:	69fb      	ldr	r3, [r7, #28]
 800afc4:	795b      	ldrb	r3, [r3, #5]
 800afc6:	2b01      	cmp	r3, #1
 800afc8:	d10f      	bne.n	800afea <USBH_ParseCfgDesc+0x13a>
 800afca:	69fb      	ldr	r3, [r7, #28]
 800afcc:	799b      	ldrb	r3, [r3, #6]
 800afce:	2b02      	cmp	r3, #2
 800afd0:	d10b      	bne.n	800afea <USBH_ParseCfgDesc+0x13a>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800afd2:	69fb      	ldr	r3, [r7, #28]
 800afd4:	79db      	ldrb	r3, [r3, #7]
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d10f      	bne.n	800affa <USBH_ParseCfgDesc+0x14a>
 800afda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afdc:	781b      	ldrb	r3, [r3, #0]
 800afde:	2b09      	cmp	r3, #9
 800afe0:	d00b      	beq.n	800affa <USBH_ParseCfgDesc+0x14a>
              {
                pdesc->bLength = 0x09U;
 800afe2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afe4:	2209      	movs	r2, #9
 800afe6:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800afe8:	e007      	b.n	800affa <USBH_ParseCfgDesc+0x14a>
              }
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else if (pdesc->bLength != USB_ENDPOINT_DESC_SIZE)
 800afea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afec:	781b      	ldrb	r3, [r3, #0]
 800afee:	2b07      	cmp	r3, #7
 800aff0:	d004      	beq.n	800affc <USBH_ParseCfgDesc+0x14c>
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800aff2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aff4:	2207      	movs	r2, #7
 800aff6:	701a      	strb	r2, [r3, #0]
 800aff8:	e000      	b.n	800affc <USBH_ParseCfgDesc+0x14c>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800affa:	bf00      	nop
            else
            {
              /* ... */
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800affc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b000:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800b004:	3201      	adds	r2, #1
 800b006:	00d2      	lsls	r2, r2, #3
 800b008:	211a      	movs	r1, #26
 800b00a:	fb01 f303 	mul.w	r3, r1, r3
 800b00e:	4413      	add	r3, r2
 800b010:	3308      	adds	r3, #8
 800b012:	6a3a      	ldr	r2, [r7, #32]
 800b014:	4413      	add	r3, r2
 800b016:	3304      	adds	r3, #4
 800b018:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800b01a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b01c:	69b9      	ldr	r1, [r7, #24]
 800b01e:	68f8      	ldr	r0, [r7, #12]
 800b020:	f000 f86b 	bl	800b0fa <USBH_ParseEPDesc>
 800b024:	4603      	mov	r3, r0
 800b026:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 800b02a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b02e:	3301      	adds	r3, #1
 800b030:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800b034:	69fb      	ldr	r3, [r7, #28]
 800b036:	791b      	ldrb	r3, [r3, #4]
 800b038:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800b03c:	429a      	cmp	r2, r3
 800b03e:	d204      	bcs.n	800b04a <USBH_ParseCfgDesc+0x19a>
 800b040:	6a3b      	ldr	r3, [r7, #32]
 800b042:	885a      	ldrh	r2, [r3, #2]
 800b044:	8afb      	ldrh	r3, [r7, #22]
 800b046:	429a      	cmp	r2, r3
 800b048:	d8b0      	bhi.n	800afac <USBH_ParseCfgDesc+0xfc>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800b04a:	69fb      	ldr	r3, [r7, #28]
 800b04c:	791b      	ldrb	r3, [r3, #4]
 800b04e:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800b052:	429a      	cmp	r2, r3
 800b054:	d201      	bcs.n	800b05a <USBH_ParseCfgDesc+0x1aa>
        {
          return USBH_NOT_SUPPORTED;
 800b056:	2303      	movs	r3, #3
 800b058:	e01c      	b.n	800b094 <USBH_ParseCfgDesc+0x1e4>
        }

        if_ix++;
 800b05a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b05e:	3301      	adds	r3, #1
 800b060:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800b064:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b068:	2b01      	cmp	r3, #1
 800b06a:	d805      	bhi.n	800b078 <USBH_ParseCfgDesc+0x1c8>
 800b06c:	6a3b      	ldr	r3, [r7, #32]
 800b06e:	885a      	ldrh	r2, [r3, #2]
 800b070:	8afb      	ldrh	r3, [r7, #22]
 800b072:	429a      	cmp	r2, r3
 800b074:	f63f af74 	bhi.w	800af60 <USBH_ParseCfgDesc+0xb0>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800b078:	6a3b      	ldr	r3, [r7, #32]
 800b07a:	791b      	ldrb	r3, [r3, #4]
 800b07c:	2b02      	cmp	r3, #2
 800b07e:	bf28      	it	cs
 800b080:	2302      	movcs	r3, #2
 800b082:	b2db      	uxtb	r3, r3
 800b084:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800b088:	429a      	cmp	r2, r3
 800b08a:	d201      	bcs.n	800b090 <USBH_ParseCfgDesc+0x1e0>
    {
      return USBH_NOT_SUPPORTED;
 800b08c:	2303      	movs	r3, #3
 800b08e:	e001      	b.n	800b094 <USBH_ParseCfgDesc+0x1e4>
    }
  }

  return status;
 800b090:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800b094:	4618      	mov	r0, r3
 800b096:	3730      	adds	r7, #48	; 0x30
 800b098:	46bd      	mov	sp, r7
 800b09a:	bd80      	pop	{r7, pc}

0800b09c <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800b09c:	b480      	push	{r7}
 800b09e:	b083      	sub	sp, #12
 800b0a0:	af00      	add	r7, sp, #0
 800b0a2:	6078      	str	r0, [r7, #4]
 800b0a4:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800b0a6:	683b      	ldr	r3, [r7, #0]
 800b0a8:	781a      	ldrb	r2, [r3, #0]
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 800b0ae:	683b      	ldr	r3, [r7, #0]
 800b0b0:	785a      	ldrb	r2, [r3, #1]
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800b0b6:	683b      	ldr	r3, [r7, #0]
 800b0b8:	789a      	ldrb	r2, [r3, #2]
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800b0be:	683b      	ldr	r3, [r7, #0]
 800b0c0:	78da      	ldrb	r2, [r3, #3]
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800b0c6:	683b      	ldr	r3, [r7, #0]
 800b0c8:	791a      	ldrb	r2, [r3, #4]
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800b0ce:	683b      	ldr	r3, [r7, #0]
 800b0d0:	795a      	ldrb	r2, [r3, #5]
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800b0d6:	683b      	ldr	r3, [r7, #0]
 800b0d8:	799a      	ldrb	r2, [r3, #6]
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800b0de:	683b      	ldr	r3, [r7, #0]
 800b0e0:	79da      	ldrb	r2, [r3, #7]
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800b0e6:	683b      	ldr	r3, [r7, #0]
 800b0e8:	7a1a      	ldrb	r2, [r3, #8]
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	721a      	strb	r2, [r3, #8]
}
 800b0ee:	bf00      	nop
 800b0f0:	370c      	adds	r7, #12
 800b0f2:	46bd      	mov	sp, r7
 800b0f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0f8:	4770      	bx	lr

0800b0fa <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef  USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef  *ep_descriptor,
                                            uint8_t *buf)
{
 800b0fa:	b480      	push	{r7}
 800b0fc:	b087      	sub	sp, #28
 800b0fe:	af00      	add	r7, sp, #0
 800b100:	60f8      	str	r0, [r7, #12]
 800b102:	60b9      	str	r1, [r7, #8]
 800b104:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800b106:	2300      	movs	r3, #0
 800b108:	75fb      	strb	r3, [r7, #23]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	781a      	ldrb	r2, [r3, #0]
 800b10e:	68bb      	ldr	r3, [r7, #8]
 800b110:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	785a      	ldrb	r2, [r3, #1]
 800b116:	68bb      	ldr	r3, [r7, #8]
 800b118:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	789a      	ldrb	r2, [r3, #2]
 800b11e:	68bb      	ldr	r3, [r7, #8]
 800b120:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	78da      	ldrb	r2, [r3, #3]
 800b126:	68bb      	ldr	r3, [r7, #8]
 800b128:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	3304      	adds	r3, #4
 800b12e:	781b      	ldrb	r3, [r3, #0]
 800b130:	b29a      	uxth	r2, r3
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	3305      	adds	r3, #5
 800b136:	781b      	ldrb	r3, [r3, #0]
 800b138:	b29b      	uxth	r3, r3
 800b13a:	021b      	lsls	r3, r3, #8
 800b13c:	b29b      	uxth	r3, r3
 800b13e:	4313      	orrs	r3, r2
 800b140:	b29a      	uxth	r2, r3
 800b142:	68bb      	ldr	r3, [r7, #8]
 800b144:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	799a      	ldrb	r2, [r3, #6]
 800b14a:	68bb      	ldr	r3, [r7, #8]
 800b14c:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if (ep_descriptor->wMaxPacketSize == 0x00U)
 800b14e:	68bb      	ldr	r3, [r7, #8]
 800b150:	889b      	ldrh	r3, [r3, #4]
 800b152:	2b00      	cmp	r3, #0
 800b154:	d102      	bne.n	800b15c <USBH_ParseEPDesc+0x62>
  {
    status = USBH_NOT_SUPPORTED;
 800b156:	2303      	movs	r3, #3
 800b158:	75fb      	strb	r3, [r7, #23]
 800b15a:	e033      	b.n	800b1c4 <USBH_ParseEPDesc+0xca>

  }
  else if ((uint16_t)USBH_MAX_DATA_BUFFER < USBH_MAX_EP_PACKET_SIZE)
  {
    /* Make sure that maximum packet size (bits 0..10) does not exceed the total buffer length */
    ep_descriptor->wMaxPacketSize &= ~0x7FFU;
 800b15c:	68bb      	ldr	r3, [r7, #8]
 800b15e:	889b      	ldrh	r3, [r3, #4]
 800b160:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800b164:	f023 0307 	bic.w	r3, r3, #7
 800b168:	b29a      	uxth	r2, r3
 800b16a:	68bb      	ldr	r3, [r7, #8]
 800b16c:	809a      	strh	r2, [r3, #4]
    ep_descriptor->wMaxPacketSize |= MIN((uint16_t)(LE16(buf + 4) & 0x7FFU), (uint16_t)USBH_MAX_DATA_BUFFER);
 800b16e:	68bb      	ldr	r3, [r7, #8]
 800b170:	889b      	ldrh	r3, [r3, #4]
 800b172:	b21a      	sxth	r2, r3
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	3304      	adds	r3, #4
 800b178:	781b      	ldrb	r3, [r3, #0]
 800b17a:	b299      	uxth	r1, r3
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	3305      	adds	r3, #5
 800b180:	781b      	ldrb	r3, [r3, #0]
 800b182:	b29b      	uxth	r3, r3
 800b184:	021b      	lsls	r3, r3, #8
 800b186:	b29b      	uxth	r3, r3
 800b188:	430b      	orrs	r3, r1
 800b18a:	b29b      	uxth	r3, r3
 800b18c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800b190:	2b00      	cmp	r3, #0
 800b192:	d110      	bne.n	800b1b6 <USBH_ParseEPDesc+0xbc>
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	3304      	adds	r3, #4
 800b198:	781b      	ldrb	r3, [r3, #0]
 800b19a:	b299      	uxth	r1, r3
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	3305      	adds	r3, #5
 800b1a0:	781b      	ldrb	r3, [r3, #0]
 800b1a2:	b29b      	uxth	r3, r3
 800b1a4:	021b      	lsls	r3, r3, #8
 800b1a6:	b29b      	uxth	r3, r3
 800b1a8:	430b      	orrs	r3, r1
 800b1aa:	b29b      	uxth	r3, r3
 800b1ac:	b21b      	sxth	r3, r3
 800b1ae:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800b1b2:	b21b      	sxth	r3, r3
 800b1b4:	e001      	b.n	800b1ba <USBH_ParseEPDesc+0xc0>
 800b1b6:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b1ba:	4313      	orrs	r3, r2
 800b1bc:	b21b      	sxth	r3, r3
 800b1be:	b29a      	uxth	r2, r3
 800b1c0:	68bb      	ldr	r3, [r7, #8]
 800b1c2:	809a      	strh	r2, [r3, #4]
  {
    /* ... */
  }

  /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800b1c4:	68fb      	ldr	r3, [r7, #12]
 800b1c6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d116      	bne.n	800b1fc <USBH_ParseEPDesc+0x102>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800b1ce:	68bb      	ldr	r3, [r7, #8]
 800b1d0:	78db      	ldrb	r3, [r3, #3]
 800b1d2:	f003 0303 	and.w	r3, r3, #3
 800b1d6:	2b01      	cmp	r3, #1
 800b1d8:	d005      	beq.n	800b1e6 <USBH_ParseEPDesc+0xec>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800b1da:	68bb      	ldr	r3, [r7, #8]
 800b1dc:	78db      	ldrb	r3, [r3, #3]
 800b1de:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800b1e2:	2b03      	cmp	r3, #3
 800b1e4:	d127      	bne.n	800b236 <USBH_ParseEPDesc+0x13c>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800b1e6:	68bb      	ldr	r3, [r7, #8]
 800b1e8:	799b      	ldrb	r3, [r3, #6]
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	d003      	beq.n	800b1f6 <USBH_ParseEPDesc+0xfc>
 800b1ee:	68bb      	ldr	r3, [r7, #8]
 800b1f0:	799b      	ldrb	r3, [r3, #6]
 800b1f2:	2b10      	cmp	r3, #16
 800b1f4:	d91f      	bls.n	800b236 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800b1f6:	2303      	movs	r3, #3
 800b1f8:	75fb      	strb	r3, [r7, #23]
 800b1fa:	e01c      	b.n	800b236 <USBH_ParseEPDesc+0x13c>
    }
  }
  else
  {
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800b1fc:	68bb      	ldr	r3, [r7, #8]
 800b1fe:	78db      	ldrb	r3, [r3, #3]
 800b200:	f003 0303 	and.w	r3, r3, #3
 800b204:	2b01      	cmp	r3, #1
 800b206:	d10a      	bne.n	800b21e <USBH_ParseEPDesc+0x124>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800b208:	68bb      	ldr	r3, [r7, #8]
 800b20a:	799b      	ldrb	r3, [r3, #6]
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d003      	beq.n	800b218 <USBH_ParseEPDesc+0x11e>
 800b210:	68bb      	ldr	r3, [r7, #8]
 800b212:	799b      	ldrb	r3, [r3, #6]
 800b214:	2b10      	cmp	r3, #16
 800b216:	d90e      	bls.n	800b236 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800b218:	2303      	movs	r3, #3
 800b21a:	75fb      	strb	r3, [r7, #23]
 800b21c:	e00b      	b.n	800b236 <USBH_ParseEPDesc+0x13c>
      }
    }
    /* For full-/low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800b21e:	68bb      	ldr	r3, [r7, #8]
 800b220:	78db      	ldrb	r3, [r3, #3]
 800b222:	f003 0303 	and.w	r3, r3, #3
 800b226:	2b03      	cmp	r3, #3
 800b228:	d105      	bne.n	800b236 <USBH_ParseEPDesc+0x13c>
    {
      if (ep_descriptor->bInterval == 0U)
 800b22a:	68bb      	ldr	r3, [r7, #8]
 800b22c:	799b      	ldrb	r3, [r3, #6]
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d101      	bne.n	800b236 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800b232:	2303      	movs	r3, #3
 800b234:	75fb      	strb	r3, [r7, #23]
    {
      /* ... */
    }
  }

  return status;
 800b236:	7dfb      	ldrb	r3, [r7, #23]
}
 800b238:	4618      	mov	r0, r3
 800b23a:	371c      	adds	r7, #28
 800b23c:	46bd      	mov	sp, r7
 800b23e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b242:	4770      	bx	lr

0800b244 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800b244:	b480      	push	{r7}
 800b246:	b087      	sub	sp, #28
 800b248:	af00      	add	r7, sp, #0
 800b24a:	60f8      	str	r0, [r7, #12]
 800b24c:	60b9      	str	r1, [r7, #8]
 800b24e:	4613      	mov	r3, r2
 800b250:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	3301      	adds	r3, #1
 800b256:	781b      	ldrb	r3, [r3, #0]
 800b258:	2b03      	cmp	r3, #3
 800b25a:	d120      	bne.n	800b29e <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	781b      	ldrb	r3, [r3, #0]
 800b260:	1e9a      	subs	r2, r3, #2
 800b262:	88fb      	ldrh	r3, [r7, #6]
 800b264:	4293      	cmp	r3, r2
 800b266:	bf28      	it	cs
 800b268:	4613      	movcs	r3, r2
 800b26a:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	3302      	adds	r3, #2
 800b270:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800b272:	2300      	movs	r3, #0
 800b274:	82fb      	strh	r3, [r7, #22]
 800b276:	e00b      	b.n	800b290 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800b278:	8afb      	ldrh	r3, [r7, #22]
 800b27a:	68fa      	ldr	r2, [r7, #12]
 800b27c:	4413      	add	r3, r2
 800b27e:	781a      	ldrb	r2, [r3, #0]
 800b280:	68bb      	ldr	r3, [r7, #8]
 800b282:	701a      	strb	r2, [r3, #0]
      pdest++;
 800b284:	68bb      	ldr	r3, [r7, #8]
 800b286:	3301      	adds	r3, #1
 800b288:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800b28a:	8afb      	ldrh	r3, [r7, #22]
 800b28c:	3302      	adds	r3, #2
 800b28e:	82fb      	strh	r3, [r7, #22]
 800b290:	8afa      	ldrh	r2, [r7, #22]
 800b292:	8abb      	ldrh	r3, [r7, #20]
 800b294:	429a      	cmp	r2, r3
 800b296:	d3ef      	bcc.n	800b278 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800b298:	68bb      	ldr	r3, [r7, #8]
 800b29a:	2200      	movs	r2, #0
 800b29c:	701a      	strb	r2, [r3, #0]
  }
}
 800b29e:	bf00      	nop
 800b2a0:	371c      	adds	r7, #28
 800b2a2:	46bd      	mov	sp, r7
 800b2a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2a8:	4770      	bx	lr

0800b2aa <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800b2aa:	b480      	push	{r7}
 800b2ac:	b085      	sub	sp, #20
 800b2ae:	af00      	add	r7, sp, #0
 800b2b0:	6078      	str	r0, [r7, #4]
 800b2b2:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800b2b4:	683b      	ldr	r3, [r7, #0]
 800b2b6:	881a      	ldrh	r2, [r3, #0]
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	781b      	ldrb	r3, [r3, #0]
 800b2bc:	b29b      	uxth	r3, r3
 800b2be:	4413      	add	r3, r2
 800b2c0:	b29a      	uxth	r2, r3
 800b2c2:	683b      	ldr	r3, [r7, #0]
 800b2c4:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	781b      	ldrb	r3, [r3, #0]
 800b2ca:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	4413      	add	r3, r2
 800b2d0:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800b2d2:	68fb      	ldr	r3, [r7, #12]
}
 800b2d4:	4618      	mov	r0, r3
 800b2d6:	3714      	adds	r7, #20
 800b2d8:	46bd      	mov	sp, r7
 800b2da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2de:	4770      	bx	lr

0800b2e0 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800b2e0:	b580      	push	{r7, lr}
 800b2e2:	b086      	sub	sp, #24
 800b2e4:	af00      	add	r7, sp, #0
 800b2e6:	60f8      	str	r0, [r7, #12]
 800b2e8:	60b9      	str	r1, [r7, #8]
 800b2ea:	4613      	mov	r3, r2
 800b2ec:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800b2ee:	2301      	movs	r3, #1
 800b2f0:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800b2f2:	68fb      	ldr	r3, [r7, #12]
 800b2f4:	789b      	ldrb	r3, [r3, #2]
 800b2f6:	2b01      	cmp	r3, #1
 800b2f8:	d002      	beq.n	800b300 <USBH_CtlReq+0x20>
 800b2fa:	2b02      	cmp	r3, #2
 800b2fc:	d00f      	beq.n	800b31e <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800b2fe:	e027      	b.n	800b350 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800b300:	68fb      	ldr	r3, [r7, #12]
 800b302:	68ba      	ldr	r2, [r7, #8]
 800b304:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	88fa      	ldrh	r2, [r7, #6]
 800b30a:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	2201      	movs	r2, #1
 800b310:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800b312:	68fb      	ldr	r3, [r7, #12]
 800b314:	2202      	movs	r2, #2
 800b316:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800b318:	2301      	movs	r3, #1
 800b31a:	75fb      	strb	r3, [r7, #23]
      break;
 800b31c:	e018      	b.n	800b350 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800b31e:	68f8      	ldr	r0, [r7, #12]
 800b320:	f000 f81c 	bl	800b35c <USBH_HandleControl>
 800b324:	4603      	mov	r3, r0
 800b326:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800b328:	7dfb      	ldrb	r3, [r7, #23]
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	d002      	beq.n	800b334 <USBH_CtlReq+0x54>
 800b32e:	7dfb      	ldrb	r3, [r7, #23]
 800b330:	2b03      	cmp	r3, #3
 800b332:	d106      	bne.n	800b342 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800b334:	68fb      	ldr	r3, [r7, #12]
 800b336:	2201      	movs	r2, #1
 800b338:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	2200      	movs	r2, #0
 800b33e:	761a      	strb	r2, [r3, #24]
      break;
 800b340:	e005      	b.n	800b34e <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800b342:	7dfb      	ldrb	r3, [r7, #23]
 800b344:	2b02      	cmp	r3, #2
 800b346:	d102      	bne.n	800b34e <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800b348:	68fb      	ldr	r3, [r7, #12]
 800b34a:	2201      	movs	r2, #1
 800b34c:	709a      	strb	r2, [r3, #2]
      break;
 800b34e:	bf00      	nop
  }
  return status;
 800b350:	7dfb      	ldrb	r3, [r7, #23]
}
 800b352:	4618      	mov	r0, r3
 800b354:	3718      	adds	r7, #24
 800b356:	46bd      	mov	sp, r7
 800b358:	bd80      	pop	{r7, pc}
	...

0800b35c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800b35c:	b580      	push	{r7, lr}
 800b35e:	b086      	sub	sp, #24
 800b360:	af02      	add	r7, sp, #8
 800b362:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800b364:	2301      	movs	r3, #1
 800b366:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800b368:	2300      	movs	r3, #0
 800b36a:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	7e1b      	ldrb	r3, [r3, #24]
 800b370:	3b01      	subs	r3, #1
 800b372:	2b0a      	cmp	r3, #10
 800b374:	f200 8156 	bhi.w	800b624 <USBH_HandleControl+0x2c8>
 800b378:	a201      	add	r2, pc, #4	; (adr r2, 800b380 <USBH_HandleControl+0x24>)
 800b37a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b37e:	bf00      	nop
 800b380:	0800b3ad 	.word	0x0800b3ad
 800b384:	0800b3c7 	.word	0x0800b3c7
 800b388:	0800b431 	.word	0x0800b431
 800b38c:	0800b457 	.word	0x0800b457
 800b390:	0800b48f 	.word	0x0800b48f
 800b394:	0800b4b9 	.word	0x0800b4b9
 800b398:	0800b50b 	.word	0x0800b50b
 800b39c:	0800b52d 	.word	0x0800b52d
 800b3a0:	0800b569 	.word	0x0800b569
 800b3a4:	0800b58f 	.word	0x0800b58f
 800b3a8:	0800b5cd 	.word	0x0800b5cd
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	f103 0110 	add.w	r1, r3, #16
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	795b      	ldrb	r3, [r3, #5]
 800b3b6:	461a      	mov	r2, r3
 800b3b8:	6878      	ldr	r0, [r7, #4]
 800b3ba:	f000 f943 	bl	800b644 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	2202      	movs	r2, #2
 800b3c2:	761a      	strb	r2, [r3, #24]
      break;
 800b3c4:	e139      	b.n	800b63a <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	795b      	ldrb	r3, [r3, #5]
 800b3ca:	4619      	mov	r1, r3
 800b3cc:	6878      	ldr	r0, [r7, #4]
 800b3ce:	f003 f853 	bl	800e478 <USBH_LL_GetURBState>
 800b3d2:	4603      	mov	r3, r0
 800b3d4:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800b3d6:	7bbb      	ldrb	r3, [r7, #14]
 800b3d8:	2b01      	cmp	r3, #1
 800b3da:	d11e      	bne.n	800b41a <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	7c1b      	ldrb	r3, [r3, #16]
 800b3e0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b3e4:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	8adb      	ldrh	r3, [r3, #22]
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	d00a      	beq.n	800b404 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800b3ee:	7b7b      	ldrb	r3, [r7, #13]
 800b3f0:	2b80      	cmp	r3, #128	; 0x80
 800b3f2:	d103      	bne.n	800b3fc <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	2203      	movs	r2, #3
 800b3f8:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800b3fa:	e115      	b.n	800b628 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	2205      	movs	r2, #5
 800b400:	761a      	strb	r2, [r3, #24]
      break;
 800b402:	e111      	b.n	800b628 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 800b404:	7b7b      	ldrb	r3, [r7, #13]
 800b406:	2b80      	cmp	r3, #128	; 0x80
 800b408:	d103      	bne.n	800b412 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	2209      	movs	r2, #9
 800b40e:	761a      	strb	r2, [r3, #24]
      break;
 800b410:	e10a      	b.n	800b628 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	2207      	movs	r2, #7
 800b416:	761a      	strb	r2, [r3, #24]
      break;
 800b418:	e106      	b.n	800b628 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800b41a:	7bbb      	ldrb	r3, [r7, #14]
 800b41c:	2b04      	cmp	r3, #4
 800b41e:	d003      	beq.n	800b428 <USBH_HandleControl+0xcc>
 800b420:	7bbb      	ldrb	r3, [r7, #14]
 800b422:	2b02      	cmp	r3, #2
 800b424:	f040 8100 	bne.w	800b628 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	220b      	movs	r2, #11
 800b42c:	761a      	strb	r2, [r3, #24]
      break;
 800b42e:	e0fb      	b.n	800b628 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800b436:	b29a      	uxth	r2, r3
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	6899      	ldr	r1, [r3, #8]
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	899a      	ldrh	r2, [r3, #12]
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	791b      	ldrb	r3, [r3, #4]
 800b448:	6878      	ldr	r0, [r7, #4]
 800b44a:	f000 f93a 	bl	800b6c2 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	2204      	movs	r2, #4
 800b452:	761a      	strb	r2, [r3, #24]
      break;
 800b454:	e0f1      	b.n	800b63a <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	791b      	ldrb	r3, [r3, #4]
 800b45a:	4619      	mov	r1, r3
 800b45c:	6878      	ldr	r0, [r7, #4]
 800b45e:	f003 f80b 	bl	800e478 <USBH_LL_GetURBState>
 800b462:	4603      	mov	r3, r0
 800b464:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800b466:	7bbb      	ldrb	r3, [r7, #14]
 800b468:	2b01      	cmp	r3, #1
 800b46a:	d102      	bne.n	800b472 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	2209      	movs	r2, #9
 800b470:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800b472:	7bbb      	ldrb	r3, [r7, #14]
 800b474:	2b05      	cmp	r3, #5
 800b476:	d102      	bne.n	800b47e <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800b478:	2303      	movs	r3, #3
 800b47a:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800b47c:	e0d6      	b.n	800b62c <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 800b47e:	7bbb      	ldrb	r3, [r7, #14]
 800b480:	2b04      	cmp	r3, #4
 800b482:	f040 80d3 	bne.w	800b62c <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	220b      	movs	r2, #11
 800b48a:	761a      	strb	r2, [r3, #24]
      break;
 800b48c:	e0ce      	b.n	800b62c <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	6899      	ldr	r1, [r3, #8]
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	899a      	ldrh	r2, [r3, #12]
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	795b      	ldrb	r3, [r3, #5]
 800b49a:	2001      	movs	r0, #1
 800b49c:	9000      	str	r0, [sp, #0]
 800b49e:	6878      	ldr	r0, [r7, #4]
 800b4a0:	f000 f8ea 	bl	800b678 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800b4aa:	b29a      	uxth	r2, r3
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	2206      	movs	r2, #6
 800b4b4:	761a      	strb	r2, [r3, #24]
      break;
 800b4b6:	e0c0      	b.n	800b63a <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	795b      	ldrb	r3, [r3, #5]
 800b4bc:	4619      	mov	r1, r3
 800b4be:	6878      	ldr	r0, [r7, #4]
 800b4c0:	f002 ffda 	bl	800e478 <USBH_LL_GetURBState>
 800b4c4:	4603      	mov	r3, r0
 800b4c6:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800b4c8:	7bbb      	ldrb	r3, [r7, #14]
 800b4ca:	2b01      	cmp	r3, #1
 800b4cc:	d103      	bne.n	800b4d6 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	2207      	movs	r2, #7
 800b4d2:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800b4d4:	e0ac      	b.n	800b630 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800b4d6:	7bbb      	ldrb	r3, [r7, #14]
 800b4d8:	2b05      	cmp	r3, #5
 800b4da:	d105      	bne.n	800b4e8 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	220c      	movs	r2, #12
 800b4e0:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800b4e2:	2303      	movs	r3, #3
 800b4e4:	73fb      	strb	r3, [r7, #15]
      break;
 800b4e6:	e0a3      	b.n	800b630 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 800b4e8:	7bbb      	ldrb	r3, [r7, #14]
 800b4ea:	2b02      	cmp	r3, #2
 800b4ec:	d103      	bne.n	800b4f6 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	2205      	movs	r2, #5
 800b4f2:	761a      	strb	r2, [r3, #24]
      break;
 800b4f4:	e09c      	b.n	800b630 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800b4f6:	7bbb      	ldrb	r3, [r7, #14]
 800b4f8:	2b04      	cmp	r3, #4
 800b4fa:	f040 8099 	bne.w	800b630 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	220b      	movs	r2, #11
 800b502:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800b504:	2302      	movs	r3, #2
 800b506:	73fb      	strb	r3, [r7, #15]
      break;
 800b508:	e092      	b.n	800b630 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	791b      	ldrb	r3, [r3, #4]
 800b50e:	2200      	movs	r2, #0
 800b510:	2100      	movs	r1, #0
 800b512:	6878      	ldr	r0, [r7, #4]
 800b514:	f000 f8d5 	bl	800b6c2 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800b51e:	b29a      	uxth	r2, r3
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	2208      	movs	r2, #8
 800b528:	761a      	strb	r2, [r3, #24]

      break;
 800b52a:	e086      	b.n	800b63a <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	791b      	ldrb	r3, [r3, #4]
 800b530:	4619      	mov	r1, r3
 800b532:	6878      	ldr	r0, [r7, #4]
 800b534:	f002 ffa0 	bl	800e478 <USBH_LL_GetURBState>
 800b538:	4603      	mov	r3, r0
 800b53a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800b53c:	7bbb      	ldrb	r3, [r7, #14]
 800b53e:	2b01      	cmp	r3, #1
 800b540:	d105      	bne.n	800b54e <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	220d      	movs	r2, #13
 800b546:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800b548:	2300      	movs	r3, #0
 800b54a:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800b54c:	e072      	b.n	800b634 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800b54e:	7bbb      	ldrb	r3, [r7, #14]
 800b550:	2b04      	cmp	r3, #4
 800b552:	d103      	bne.n	800b55c <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	220b      	movs	r2, #11
 800b558:	761a      	strb	r2, [r3, #24]
      break;
 800b55a:	e06b      	b.n	800b634 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 800b55c:	7bbb      	ldrb	r3, [r7, #14]
 800b55e:	2b05      	cmp	r3, #5
 800b560:	d168      	bne.n	800b634 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800b562:	2303      	movs	r3, #3
 800b564:	73fb      	strb	r3, [r7, #15]
      break;
 800b566:	e065      	b.n	800b634 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	795b      	ldrb	r3, [r3, #5]
 800b56c:	2201      	movs	r2, #1
 800b56e:	9200      	str	r2, [sp, #0]
 800b570:	2200      	movs	r2, #0
 800b572:	2100      	movs	r1, #0
 800b574:	6878      	ldr	r0, [r7, #4]
 800b576:	f000 f87f 	bl	800b678 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800b580:	b29a      	uxth	r2, r3
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	220a      	movs	r2, #10
 800b58a:	761a      	strb	r2, [r3, #24]
      break;
 800b58c:	e055      	b.n	800b63a <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	795b      	ldrb	r3, [r3, #5]
 800b592:	4619      	mov	r1, r3
 800b594:	6878      	ldr	r0, [r7, #4]
 800b596:	f002 ff6f 	bl	800e478 <USBH_LL_GetURBState>
 800b59a:	4603      	mov	r3, r0
 800b59c:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800b59e:	7bbb      	ldrb	r3, [r7, #14]
 800b5a0:	2b01      	cmp	r3, #1
 800b5a2:	d105      	bne.n	800b5b0 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800b5a4:	2300      	movs	r3, #0
 800b5a6:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	220d      	movs	r2, #13
 800b5ac:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800b5ae:	e043      	b.n	800b638 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 800b5b0:	7bbb      	ldrb	r3, [r7, #14]
 800b5b2:	2b02      	cmp	r3, #2
 800b5b4:	d103      	bne.n	800b5be <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	2209      	movs	r2, #9
 800b5ba:	761a      	strb	r2, [r3, #24]
      break;
 800b5bc:	e03c      	b.n	800b638 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 800b5be:	7bbb      	ldrb	r3, [r7, #14]
 800b5c0:	2b04      	cmp	r3, #4
 800b5c2:	d139      	bne.n	800b638 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	220b      	movs	r2, #11
 800b5c8:	761a      	strb	r2, [r3, #24]
      break;
 800b5ca:	e035      	b.n	800b638 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	7e5b      	ldrb	r3, [r3, #25]
 800b5d0:	3301      	adds	r3, #1
 800b5d2:	b2da      	uxtb	r2, r3
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	765a      	strb	r2, [r3, #25]
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	7e5b      	ldrb	r3, [r3, #25]
 800b5dc:	2b02      	cmp	r3, #2
 800b5de:	d806      	bhi.n	800b5ee <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	2201      	movs	r2, #1
 800b5e4:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	2201      	movs	r2, #1
 800b5ea:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800b5ec:	e025      	b.n	800b63a <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b5f4:	2106      	movs	r1, #6
 800b5f6:	6878      	ldr	r0, [r7, #4]
 800b5f8:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	2200      	movs	r2, #0
 800b5fe:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	795b      	ldrb	r3, [r3, #5]
 800b604:	4619      	mov	r1, r3
 800b606:	6878      	ldr	r0, [r7, #4]
 800b608:	f000 f90c 	bl	800b824 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	791b      	ldrb	r3, [r3, #4]
 800b610:	4619      	mov	r1, r3
 800b612:	6878      	ldr	r0, [r7, #4]
 800b614:	f000 f906 	bl	800b824 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	2200      	movs	r2, #0
 800b61c:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800b61e:	2302      	movs	r3, #2
 800b620:	73fb      	strb	r3, [r7, #15]
      break;
 800b622:	e00a      	b.n	800b63a <USBH_HandleControl+0x2de>

    default:
      break;
 800b624:	bf00      	nop
 800b626:	e008      	b.n	800b63a <USBH_HandleControl+0x2de>
      break;
 800b628:	bf00      	nop
 800b62a:	e006      	b.n	800b63a <USBH_HandleControl+0x2de>
      break;
 800b62c:	bf00      	nop
 800b62e:	e004      	b.n	800b63a <USBH_HandleControl+0x2de>
      break;
 800b630:	bf00      	nop
 800b632:	e002      	b.n	800b63a <USBH_HandleControl+0x2de>
      break;
 800b634:	bf00      	nop
 800b636:	e000      	b.n	800b63a <USBH_HandleControl+0x2de>
      break;
 800b638:	bf00      	nop
  }

  return status;
 800b63a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b63c:	4618      	mov	r0, r3
 800b63e:	3710      	adds	r7, #16
 800b640:	46bd      	mov	sp, r7
 800b642:	bd80      	pop	{r7, pc}

0800b644 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800b644:	b580      	push	{r7, lr}
 800b646:	b088      	sub	sp, #32
 800b648:	af04      	add	r7, sp, #16
 800b64a:	60f8      	str	r0, [r7, #12]
 800b64c:	60b9      	str	r1, [r7, #8]
 800b64e:	4613      	mov	r3, r2
 800b650:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b652:	79f9      	ldrb	r1, [r7, #7]
 800b654:	2300      	movs	r3, #0
 800b656:	9303      	str	r3, [sp, #12]
 800b658:	2308      	movs	r3, #8
 800b65a:	9302      	str	r3, [sp, #8]
 800b65c:	68bb      	ldr	r3, [r7, #8]
 800b65e:	9301      	str	r3, [sp, #4]
 800b660:	2300      	movs	r3, #0
 800b662:	9300      	str	r3, [sp, #0]
 800b664:	2300      	movs	r3, #0
 800b666:	2200      	movs	r2, #0
 800b668:	68f8      	ldr	r0, [r7, #12]
 800b66a:	f002 fed4 	bl	800e416 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800b66e:	2300      	movs	r3, #0
}
 800b670:	4618      	mov	r0, r3
 800b672:	3710      	adds	r7, #16
 800b674:	46bd      	mov	sp, r7
 800b676:	bd80      	pop	{r7, pc}

0800b678 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800b678:	b580      	push	{r7, lr}
 800b67a:	b088      	sub	sp, #32
 800b67c:	af04      	add	r7, sp, #16
 800b67e:	60f8      	str	r0, [r7, #12]
 800b680:	60b9      	str	r1, [r7, #8]
 800b682:	4611      	mov	r1, r2
 800b684:	461a      	mov	r2, r3
 800b686:	460b      	mov	r3, r1
 800b688:	80fb      	strh	r3, [r7, #6]
 800b68a:	4613      	mov	r3, r2
 800b68c:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b694:	2b00      	cmp	r3, #0
 800b696:	d001      	beq.n	800b69c <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800b698:	2300      	movs	r3, #0
 800b69a:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b69c:	7979      	ldrb	r1, [r7, #5]
 800b69e:	7e3b      	ldrb	r3, [r7, #24]
 800b6a0:	9303      	str	r3, [sp, #12]
 800b6a2:	88fb      	ldrh	r3, [r7, #6]
 800b6a4:	9302      	str	r3, [sp, #8]
 800b6a6:	68bb      	ldr	r3, [r7, #8]
 800b6a8:	9301      	str	r3, [sp, #4]
 800b6aa:	2301      	movs	r3, #1
 800b6ac:	9300      	str	r3, [sp, #0]
 800b6ae:	2300      	movs	r3, #0
 800b6b0:	2200      	movs	r2, #0
 800b6b2:	68f8      	ldr	r0, [r7, #12]
 800b6b4:	f002 feaf 	bl	800e416 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800b6b8:	2300      	movs	r3, #0
}
 800b6ba:	4618      	mov	r0, r3
 800b6bc:	3710      	adds	r7, #16
 800b6be:	46bd      	mov	sp, r7
 800b6c0:	bd80      	pop	{r7, pc}

0800b6c2 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800b6c2:	b580      	push	{r7, lr}
 800b6c4:	b088      	sub	sp, #32
 800b6c6:	af04      	add	r7, sp, #16
 800b6c8:	60f8      	str	r0, [r7, #12]
 800b6ca:	60b9      	str	r1, [r7, #8]
 800b6cc:	4611      	mov	r1, r2
 800b6ce:	461a      	mov	r2, r3
 800b6d0:	460b      	mov	r3, r1
 800b6d2:	80fb      	strh	r3, [r7, #6]
 800b6d4:	4613      	mov	r3, r2
 800b6d6:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b6d8:	7979      	ldrb	r1, [r7, #5]
 800b6da:	2300      	movs	r3, #0
 800b6dc:	9303      	str	r3, [sp, #12]
 800b6de:	88fb      	ldrh	r3, [r7, #6]
 800b6e0:	9302      	str	r3, [sp, #8]
 800b6e2:	68bb      	ldr	r3, [r7, #8]
 800b6e4:	9301      	str	r3, [sp, #4]
 800b6e6:	2301      	movs	r3, #1
 800b6e8:	9300      	str	r3, [sp, #0]
 800b6ea:	2300      	movs	r3, #0
 800b6ec:	2201      	movs	r2, #1
 800b6ee:	68f8      	ldr	r0, [r7, #12]
 800b6f0:	f002 fe91 	bl	800e416 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800b6f4:	2300      	movs	r3, #0

}
 800b6f6:	4618      	mov	r0, r3
 800b6f8:	3710      	adds	r7, #16
 800b6fa:	46bd      	mov	sp, r7
 800b6fc:	bd80      	pop	{r7, pc}

0800b6fe <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800b6fe:	b580      	push	{r7, lr}
 800b700:	b088      	sub	sp, #32
 800b702:	af04      	add	r7, sp, #16
 800b704:	60f8      	str	r0, [r7, #12]
 800b706:	60b9      	str	r1, [r7, #8]
 800b708:	4611      	mov	r1, r2
 800b70a:	461a      	mov	r2, r3
 800b70c:	460b      	mov	r3, r1
 800b70e:	80fb      	strh	r3, [r7, #6]
 800b710:	4613      	mov	r3, r2
 800b712:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d001      	beq.n	800b722 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800b71e:	2300      	movs	r3, #0
 800b720:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b722:	7979      	ldrb	r1, [r7, #5]
 800b724:	7e3b      	ldrb	r3, [r7, #24]
 800b726:	9303      	str	r3, [sp, #12]
 800b728:	88fb      	ldrh	r3, [r7, #6]
 800b72a:	9302      	str	r3, [sp, #8]
 800b72c:	68bb      	ldr	r3, [r7, #8]
 800b72e:	9301      	str	r3, [sp, #4]
 800b730:	2301      	movs	r3, #1
 800b732:	9300      	str	r3, [sp, #0]
 800b734:	2302      	movs	r3, #2
 800b736:	2200      	movs	r2, #0
 800b738:	68f8      	ldr	r0, [r7, #12]
 800b73a:	f002 fe6c 	bl	800e416 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800b73e:	2300      	movs	r3, #0
}
 800b740:	4618      	mov	r0, r3
 800b742:	3710      	adds	r7, #16
 800b744:	46bd      	mov	sp, r7
 800b746:	bd80      	pop	{r7, pc}

0800b748 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800b748:	b580      	push	{r7, lr}
 800b74a:	b088      	sub	sp, #32
 800b74c:	af04      	add	r7, sp, #16
 800b74e:	60f8      	str	r0, [r7, #12]
 800b750:	60b9      	str	r1, [r7, #8]
 800b752:	4611      	mov	r1, r2
 800b754:	461a      	mov	r2, r3
 800b756:	460b      	mov	r3, r1
 800b758:	80fb      	strh	r3, [r7, #6]
 800b75a:	4613      	mov	r3, r2
 800b75c:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b75e:	7979      	ldrb	r1, [r7, #5]
 800b760:	2300      	movs	r3, #0
 800b762:	9303      	str	r3, [sp, #12]
 800b764:	88fb      	ldrh	r3, [r7, #6]
 800b766:	9302      	str	r3, [sp, #8]
 800b768:	68bb      	ldr	r3, [r7, #8]
 800b76a:	9301      	str	r3, [sp, #4]
 800b76c:	2301      	movs	r3, #1
 800b76e:	9300      	str	r3, [sp, #0]
 800b770:	2302      	movs	r3, #2
 800b772:	2201      	movs	r2, #1
 800b774:	68f8      	ldr	r0, [r7, #12]
 800b776:	f002 fe4e 	bl	800e416 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800b77a:	2300      	movs	r3, #0
}
 800b77c:	4618      	mov	r0, r3
 800b77e:	3710      	adds	r7, #16
 800b780:	46bd      	mov	sp, r7
 800b782:	bd80      	pop	{r7, pc}

0800b784 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800b784:	b580      	push	{r7, lr}
 800b786:	b086      	sub	sp, #24
 800b788:	af04      	add	r7, sp, #16
 800b78a:	6078      	str	r0, [r7, #4]
 800b78c:	4608      	mov	r0, r1
 800b78e:	4611      	mov	r1, r2
 800b790:	461a      	mov	r2, r3
 800b792:	4603      	mov	r3, r0
 800b794:	70fb      	strb	r3, [r7, #3]
 800b796:	460b      	mov	r3, r1
 800b798:	70bb      	strb	r3, [r7, #2]
 800b79a:	4613      	mov	r3, r2
 800b79c:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800b79e:	7878      	ldrb	r0, [r7, #1]
 800b7a0:	78ba      	ldrb	r2, [r7, #2]
 800b7a2:	78f9      	ldrb	r1, [r7, #3]
 800b7a4:	8b3b      	ldrh	r3, [r7, #24]
 800b7a6:	9302      	str	r3, [sp, #8]
 800b7a8:	7d3b      	ldrb	r3, [r7, #20]
 800b7aa:	9301      	str	r3, [sp, #4]
 800b7ac:	7c3b      	ldrb	r3, [r7, #16]
 800b7ae:	9300      	str	r3, [sp, #0]
 800b7b0:	4603      	mov	r3, r0
 800b7b2:	6878      	ldr	r0, [r7, #4]
 800b7b4:	f002 fde1 	bl	800e37a <USBH_LL_OpenPipe>

  return USBH_OK;
 800b7b8:	2300      	movs	r3, #0
}
 800b7ba:	4618      	mov	r0, r3
 800b7bc:	3708      	adds	r7, #8
 800b7be:	46bd      	mov	sp, r7
 800b7c0:	bd80      	pop	{r7, pc}

0800b7c2 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800b7c2:	b580      	push	{r7, lr}
 800b7c4:	b082      	sub	sp, #8
 800b7c6:	af00      	add	r7, sp, #0
 800b7c8:	6078      	str	r0, [r7, #4]
 800b7ca:	460b      	mov	r3, r1
 800b7cc:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800b7ce:	78fb      	ldrb	r3, [r7, #3]
 800b7d0:	4619      	mov	r1, r3
 800b7d2:	6878      	ldr	r0, [r7, #4]
 800b7d4:	f002 fe00 	bl	800e3d8 <USBH_LL_ClosePipe>

  return USBH_OK;
 800b7d8:	2300      	movs	r3, #0
}
 800b7da:	4618      	mov	r0, r3
 800b7dc:	3708      	adds	r7, #8
 800b7de:	46bd      	mov	sp, r7
 800b7e0:	bd80      	pop	{r7, pc}

0800b7e2 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800b7e2:	b580      	push	{r7, lr}
 800b7e4:	b084      	sub	sp, #16
 800b7e6:	af00      	add	r7, sp, #0
 800b7e8:	6078      	str	r0, [r7, #4]
 800b7ea:	460b      	mov	r3, r1
 800b7ec:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800b7ee:	6878      	ldr	r0, [r7, #4]
 800b7f0:	f000 f836 	bl	800b860 <USBH_GetFreePipe>
 800b7f4:	4603      	mov	r3, r0
 800b7f6:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800b7f8:	89fb      	ldrh	r3, [r7, #14]
 800b7fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b7fe:	4293      	cmp	r3, r2
 800b800:	d00a      	beq.n	800b818 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800b802:	78fa      	ldrb	r2, [r7, #3]
 800b804:	89fb      	ldrh	r3, [r7, #14]
 800b806:	f003 030f 	and.w	r3, r3, #15
 800b80a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b80e:	6879      	ldr	r1, [r7, #4]
 800b810:	33e0      	adds	r3, #224	; 0xe0
 800b812:	009b      	lsls	r3, r3, #2
 800b814:	440b      	add	r3, r1
 800b816:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800b818:	89fb      	ldrh	r3, [r7, #14]
 800b81a:	b2db      	uxtb	r3, r3
}
 800b81c:	4618      	mov	r0, r3
 800b81e:	3710      	adds	r7, #16
 800b820:	46bd      	mov	sp, r7
 800b822:	bd80      	pop	{r7, pc}

0800b824 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800b824:	b480      	push	{r7}
 800b826:	b083      	sub	sp, #12
 800b828:	af00      	add	r7, sp, #0
 800b82a:	6078      	str	r0, [r7, #4]
 800b82c:	460b      	mov	r3, r1
 800b82e:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800b830:	78fb      	ldrb	r3, [r7, #3]
 800b832:	2b0f      	cmp	r3, #15
 800b834:	d80d      	bhi.n	800b852 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800b836:	78fb      	ldrb	r3, [r7, #3]
 800b838:	687a      	ldr	r2, [r7, #4]
 800b83a:	33e0      	adds	r3, #224	; 0xe0
 800b83c:	009b      	lsls	r3, r3, #2
 800b83e:	4413      	add	r3, r2
 800b840:	685a      	ldr	r2, [r3, #4]
 800b842:	78fb      	ldrb	r3, [r7, #3]
 800b844:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800b848:	6879      	ldr	r1, [r7, #4]
 800b84a:	33e0      	adds	r3, #224	; 0xe0
 800b84c:	009b      	lsls	r3, r3, #2
 800b84e:	440b      	add	r3, r1
 800b850:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800b852:	2300      	movs	r3, #0
}
 800b854:	4618      	mov	r0, r3
 800b856:	370c      	adds	r7, #12
 800b858:	46bd      	mov	sp, r7
 800b85a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b85e:	4770      	bx	lr

0800b860 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800b860:	b480      	push	{r7}
 800b862:	b085      	sub	sp, #20
 800b864:	af00      	add	r7, sp, #0
 800b866:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800b868:	2300      	movs	r3, #0
 800b86a:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 800b86c:	2300      	movs	r3, #0
 800b86e:	73fb      	strb	r3, [r7, #15]
 800b870:	e00f      	b.n	800b892 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800b872:	7bfb      	ldrb	r3, [r7, #15]
 800b874:	687a      	ldr	r2, [r7, #4]
 800b876:	33e0      	adds	r3, #224	; 0xe0
 800b878:	009b      	lsls	r3, r3, #2
 800b87a:	4413      	add	r3, r2
 800b87c:	685b      	ldr	r3, [r3, #4]
 800b87e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b882:	2b00      	cmp	r3, #0
 800b884:	d102      	bne.n	800b88c <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800b886:	7bfb      	ldrb	r3, [r7, #15]
 800b888:	b29b      	uxth	r3, r3
 800b88a:	e007      	b.n	800b89c <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 800b88c:	7bfb      	ldrb	r3, [r7, #15]
 800b88e:	3301      	adds	r3, #1
 800b890:	73fb      	strb	r3, [r7, #15]
 800b892:	7bfb      	ldrb	r3, [r7, #15]
 800b894:	2b0f      	cmp	r3, #15
 800b896:	d9ec      	bls.n	800b872 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800b898:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800b89c:	4618      	mov	r0, r3
 800b89e:	3714      	adds	r7, #20
 800b8a0:	46bd      	mov	sp, r7
 800b8a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8a6:	4770      	bx	lr

0800b8a8 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800b8a8:	b580      	push	{r7, lr}
 800b8aa:	b084      	sub	sp, #16
 800b8ac:	af00      	add	r7, sp, #0
 800b8ae:	4603      	mov	r3, r0
 800b8b0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800b8b2:	79fb      	ldrb	r3, [r7, #7]
 800b8b4:	4a08      	ldr	r2, [pc, #32]	; (800b8d8 <disk_status+0x30>)
 800b8b6:	009b      	lsls	r3, r3, #2
 800b8b8:	4413      	add	r3, r2
 800b8ba:	685b      	ldr	r3, [r3, #4]
 800b8bc:	685b      	ldr	r3, [r3, #4]
 800b8be:	79fa      	ldrb	r2, [r7, #7]
 800b8c0:	4905      	ldr	r1, [pc, #20]	; (800b8d8 <disk_status+0x30>)
 800b8c2:	440a      	add	r2, r1
 800b8c4:	7a12      	ldrb	r2, [r2, #8]
 800b8c6:	4610      	mov	r0, r2
 800b8c8:	4798      	blx	r3
 800b8ca:	4603      	mov	r3, r0
 800b8cc:	73fb      	strb	r3, [r7, #15]
  return stat;
 800b8ce:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8d0:	4618      	mov	r0, r3
 800b8d2:	3710      	adds	r7, #16
 800b8d4:	46bd      	mov	sp, r7
 800b8d6:	bd80      	pop	{r7, pc}
 800b8d8:	2000173c 	.word	0x2000173c

0800b8dc <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800b8dc:	b580      	push	{r7, lr}
 800b8de:	b084      	sub	sp, #16
 800b8e0:	af00      	add	r7, sp, #0
 800b8e2:	4603      	mov	r3, r0
 800b8e4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800b8e6:	2300      	movs	r3, #0
 800b8e8:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800b8ea:	79fb      	ldrb	r3, [r7, #7]
 800b8ec:	4a0d      	ldr	r2, [pc, #52]	; (800b924 <disk_initialize+0x48>)
 800b8ee:	5cd3      	ldrb	r3, [r2, r3]
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d111      	bne.n	800b918 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800b8f4:	79fb      	ldrb	r3, [r7, #7]
 800b8f6:	4a0b      	ldr	r2, [pc, #44]	; (800b924 <disk_initialize+0x48>)
 800b8f8:	2101      	movs	r1, #1
 800b8fa:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800b8fc:	79fb      	ldrb	r3, [r7, #7]
 800b8fe:	4a09      	ldr	r2, [pc, #36]	; (800b924 <disk_initialize+0x48>)
 800b900:	009b      	lsls	r3, r3, #2
 800b902:	4413      	add	r3, r2
 800b904:	685b      	ldr	r3, [r3, #4]
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	79fa      	ldrb	r2, [r7, #7]
 800b90a:	4906      	ldr	r1, [pc, #24]	; (800b924 <disk_initialize+0x48>)
 800b90c:	440a      	add	r2, r1
 800b90e:	7a12      	ldrb	r2, [r2, #8]
 800b910:	4610      	mov	r0, r2
 800b912:	4798      	blx	r3
 800b914:	4603      	mov	r3, r0
 800b916:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800b918:	7bfb      	ldrb	r3, [r7, #15]
}
 800b91a:	4618      	mov	r0, r3
 800b91c:	3710      	adds	r7, #16
 800b91e:	46bd      	mov	sp, r7
 800b920:	bd80      	pop	{r7, pc}
 800b922:	bf00      	nop
 800b924:	2000173c 	.word	0x2000173c

0800b928 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800b928:	b590      	push	{r4, r7, lr}
 800b92a:	b087      	sub	sp, #28
 800b92c:	af00      	add	r7, sp, #0
 800b92e:	60b9      	str	r1, [r7, #8]
 800b930:	607a      	str	r2, [r7, #4]
 800b932:	603b      	str	r3, [r7, #0]
 800b934:	4603      	mov	r3, r0
 800b936:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800b938:	7bfb      	ldrb	r3, [r7, #15]
 800b93a:	4a0a      	ldr	r2, [pc, #40]	; (800b964 <disk_read+0x3c>)
 800b93c:	009b      	lsls	r3, r3, #2
 800b93e:	4413      	add	r3, r2
 800b940:	685b      	ldr	r3, [r3, #4]
 800b942:	689c      	ldr	r4, [r3, #8]
 800b944:	7bfb      	ldrb	r3, [r7, #15]
 800b946:	4a07      	ldr	r2, [pc, #28]	; (800b964 <disk_read+0x3c>)
 800b948:	4413      	add	r3, r2
 800b94a:	7a18      	ldrb	r0, [r3, #8]
 800b94c:	683b      	ldr	r3, [r7, #0]
 800b94e:	687a      	ldr	r2, [r7, #4]
 800b950:	68b9      	ldr	r1, [r7, #8]
 800b952:	47a0      	blx	r4
 800b954:	4603      	mov	r3, r0
 800b956:	75fb      	strb	r3, [r7, #23]
  return res;
 800b958:	7dfb      	ldrb	r3, [r7, #23]
}
 800b95a:	4618      	mov	r0, r3
 800b95c:	371c      	adds	r7, #28
 800b95e:	46bd      	mov	sp, r7
 800b960:	bd90      	pop	{r4, r7, pc}
 800b962:	bf00      	nop
 800b964:	2000173c 	.word	0x2000173c

0800b968 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800b968:	b590      	push	{r4, r7, lr}
 800b96a:	b087      	sub	sp, #28
 800b96c:	af00      	add	r7, sp, #0
 800b96e:	60b9      	str	r1, [r7, #8]
 800b970:	607a      	str	r2, [r7, #4]
 800b972:	603b      	str	r3, [r7, #0]
 800b974:	4603      	mov	r3, r0
 800b976:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800b978:	7bfb      	ldrb	r3, [r7, #15]
 800b97a:	4a0a      	ldr	r2, [pc, #40]	; (800b9a4 <disk_write+0x3c>)
 800b97c:	009b      	lsls	r3, r3, #2
 800b97e:	4413      	add	r3, r2
 800b980:	685b      	ldr	r3, [r3, #4]
 800b982:	68dc      	ldr	r4, [r3, #12]
 800b984:	7bfb      	ldrb	r3, [r7, #15]
 800b986:	4a07      	ldr	r2, [pc, #28]	; (800b9a4 <disk_write+0x3c>)
 800b988:	4413      	add	r3, r2
 800b98a:	7a18      	ldrb	r0, [r3, #8]
 800b98c:	683b      	ldr	r3, [r7, #0]
 800b98e:	687a      	ldr	r2, [r7, #4]
 800b990:	68b9      	ldr	r1, [r7, #8]
 800b992:	47a0      	blx	r4
 800b994:	4603      	mov	r3, r0
 800b996:	75fb      	strb	r3, [r7, #23]
  return res;
 800b998:	7dfb      	ldrb	r3, [r7, #23]
}
 800b99a:	4618      	mov	r0, r3
 800b99c:	371c      	adds	r7, #28
 800b99e:	46bd      	mov	sp, r7
 800b9a0:	bd90      	pop	{r4, r7, pc}
 800b9a2:	bf00      	nop
 800b9a4:	2000173c 	.word	0x2000173c

0800b9a8 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800b9a8:	b580      	push	{r7, lr}
 800b9aa:	b084      	sub	sp, #16
 800b9ac:	af00      	add	r7, sp, #0
 800b9ae:	4603      	mov	r3, r0
 800b9b0:	603a      	str	r2, [r7, #0]
 800b9b2:	71fb      	strb	r3, [r7, #7]
 800b9b4:	460b      	mov	r3, r1
 800b9b6:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800b9b8:	79fb      	ldrb	r3, [r7, #7]
 800b9ba:	4a09      	ldr	r2, [pc, #36]	; (800b9e0 <disk_ioctl+0x38>)
 800b9bc:	009b      	lsls	r3, r3, #2
 800b9be:	4413      	add	r3, r2
 800b9c0:	685b      	ldr	r3, [r3, #4]
 800b9c2:	691b      	ldr	r3, [r3, #16]
 800b9c4:	79fa      	ldrb	r2, [r7, #7]
 800b9c6:	4906      	ldr	r1, [pc, #24]	; (800b9e0 <disk_ioctl+0x38>)
 800b9c8:	440a      	add	r2, r1
 800b9ca:	7a10      	ldrb	r0, [r2, #8]
 800b9cc:	79b9      	ldrb	r1, [r7, #6]
 800b9ce:	683a      	ldr	r2, [r7, #0]
 800b9d0:	4798      	blx	r3
 800b9d2:	4603      	mov	r3, r0
 800b9d4:	73fb      	strb	r3, [r7, #15]
  return res;
 800b9d6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b9d8:	4618      	mov	r0, r3
 800b9da:	3710      	adds	r7, #16
 800b9dc:	46bd      	mov	sp, r7
 800b9de:	bd80      	pop	{r7, pc}
 800b9e0:	2000173c 	.word	0x2000173c

0800b9e4 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800b9e4:	b480      	push	{r7}
 800b9e6:	b085      	sub	sp, #20
 800b9e8:	af00      	add	r7, sp, #0
 800b9ea:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	3301      	adds	r3, #1
 800b9f0:	781b      	ldrb	r3, [r3, #0]
 800b9f2:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800b9f4:	89fb      	ldrh	r3, [r7, #14]
 800b9f6:	021b      	lsls	r3, r3, #8
 800b9f8:	b21a      	sxth	r2, r3
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	781b      	ldrb	r3, [r3, #0]
 800b9fe:	b21b      	sxth	r3, r3
 800ba00:	4313      	orrs	r3, r2
 800ba02:	b21b      	sxth	r3, r3
 800ba04:	81fb      	strh	r3, [r7, #14]
	return rv;
 800ba06:	89fb      	ldrh	r3, [r7, #14]
}
 800ba08:	4618      	mov	r0, r3
 800ba0a:	3714      	adds	r7, #20
 800ba0c:	46bd      	mov	sp, r7
 800ba0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba12:	4770      	bx	lr

0800ba14 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800ba14:	b480      	push	{r7}
 800ba16:	b085      	sub	sp, #20
 800ba18:	af00      	add	r7, sp, #0
 800ba1a:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	3303      	adds	r3, #3
 800ba20:	781b      	ldrb	r3, [r3, #0]
 800ba22:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800ba24:	68fb      	ldr	r3, [r7, #12]
 800ba26:	021b      	lsls	r3, r3, #8
 800ba28:	687a      	ldr	r2, [r7, #4]
 800ba2a:	3202      	adds	r2, #2
 800ba2c:	7812      	ldrb	r2, [r2, #0]
 800ba2e:	4313      	orrs	r3, r2
 800ba30:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800ba32:	68fb      	ldr	r3, [r7, #12]
 800ba34:	021b      	lsls	r3, r3, #8
 800ba36:	687a      	ldr	r2, [r7, #4]
 800ba38:	3201      	adds	r2, #1
 800ba3a:	7812      	ldrb	r2, [r2, #0]
 800ba3c:	4313      	orrs	r3, r2
 800ba3e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800ba40:	68fb      	ldr	r3, [r7, #12]
 800ba42:	021b      	lsls	r3, r3, #8
 800ba44:	687a      	ldr	r2, [r7, #4]
 800ba46:	7812      	ldrb	r2, [r2, #0]
 800ba48:	4313      	orrs	r3, r2
 800ba4a:	60fb      	str	r3, [r7, #12]
	return rv;
 800ba4c:	68fb      	ldr	r3, [r7, #12]
}
 800ba4e:	4618      	mov	r0, r3
 800ba50:	3714      	adds	r7, #20
 800ba52:	46bd      	mov	sp, r7
 800ba54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba58:	4770      	bx	lr

0800ba5a <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800ba5a:	b480      	push	{r7}
 800ba5c:	b083      	sub	sp, #12
 800ba5e:	af00      	add	r7, sp, #0
 800ba60:	6078      	str	r0, [r7, #4]
 800ba62:	460b      	mov	r3, r1
 800ba64:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	1c5a      	adds	r2, r3, #1
 800ba6a:	607a      	str	r2, [r7, #4]
 800ba6c:	887a      	ldrh	r2, [r7, #2]
 800ba6e:	b2d2      	uxtb	r2, r2
 800ba70:	701a      	strb	r2, [r3, #0]
 800ba72:	887b      	ldrh	r3, [r7, #2]
 800ba74:	0a1b      	lsrs	r3, r3, #8
 800ba76:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	1c5a      	adds	r2, r3, #1
 800ba7c:	607a      	str	r2, [r7, #4]
 800ba7e:	887a      	ldrh	r2, [r7, #2]
 800ba80:	b2d2      	uxtb	r2, r2
 800ba82:	701a      	strb	r2, [r3, #0]
}
 800ba84:	bf00      	nop
 800ba86:	370c      	adds	r7, #12
 800ba88:	46bd      	mov	sp, r7
 800ba8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba8e:	4770      	bx	lr

0800ba90 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800ba90:	b480      	push	{r7}
 800ba92:	b083      	sub	sp, #12
 800ba94:	af00      	add	r7, sp, #0
 800ba96:	6078      	str	r0, [r7, #4]
 800ba98:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	1c5a      	adds	r2, r3, #1
 800ba9e:	607a      	str	r2, [r7, #4]
 800baa0:	683a      	ldr	r2, [r7, #0]
 800baa2:	b2d2      	uxtb	r2, r2
 800baa4:	701a      	strb	r2, [r3, #0]
 800baa6:	683b      	ldr	r3, [r7, #0]
 800baa8:	0a1b      	lsrs	r3, r3, #8
 800baaa:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	1c5a      	adds	r2, r3, #1
 800bab0:	607a      	str	r2, [r7, #4]
 800bab2:	683a      	ldr	r2, [r7, #0]
 800bab4:	b2d2      	uxtb	r2, r2
 800bab6:	701a      	strb	r2, [r3, #0]
 800bab8:	683b      	ldr	r3, [r7, #0]
 800baba:	0a1b      	lsrs	r3, r3, #8
 800babc:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	1c5a      	adds	r2, r3, #1
 800bac2:	607a      	str	r2, [r7, #4]
 800bac4:	683a      	ldr	r2, [r7, #0]
 800bac6:	b2d2      	uxtb	r2, r2
 800bac8:	701a      	strb	r2, [r3, #0]
 800baca:	683b      	ldr	r3, [r7, #0]
 800bacc:	0a1b      	lsrs	r3, r3, #8
 800bace:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	1c5a      	adds	r2, r3, #1
 800bad4:	607a      	str	r2, [r7, #4]
 800bad6:	683a      	ldr	r2, [r7, #0]
 800bad8:	b2d2      	uxtb	r2, r2
 800bada:	701a      	strb	r2, [r3, #0]
}
 800badc:	bf00      	nop
 800bade:	370c      	adds	r7, #12
 800bae0:	46bd      	mov	sp, r7
 800bae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bae6:	4770      	bx	lr

0800bae8 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800bae8:	b480      	push	{r7}
 800baea:	b087      	sub	sp, #28
 800baec:	af00      	add	r7, sp, #0
 800baee:	60f8      	str	r0, [r7, #12]
 800baf0:	60b9      	str	r1, [r7, #8]
 800baf2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800baf4:	68fb      	ldr	r3, [r7, #12]
 800baf6:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800baf8:	68bb      	ldr	r3, [r7, #8]
 800bafa:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	d00d      	beq.n	800bb1e <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800bb02:	693a      	ldr	r2, [r7, #16]
 800bb04:	1c53      	adds	r3, r2, #1
 800bb06:	613b      	str	r3, [r7, #16]
 800bb08:	697b      	ldr	r3, [r7, #20]
 800bb0a:	1c59      	adds	r1, r3, #1
 800bb0c:	6179      	str	r1, [r7, #20]
 800bb0e:	7812      	ldrb	r2, [r2, #0]
 800bb10:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	3b01      	subs	r3, #1
 800bb16:	607b      	str	r3, [r7, #4]
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	d1f1      	bne.n	800bb02 <mem_cpy+0x1a>
	}
}
 800bb1e:	bf00      	nop
 800bb20:	371c      	adds	r7, #28
 800bb22:	46bd      	mov	sp, r7
 800bb24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb28:	4770      	bx	lr

0800bb2a <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800bb2a:	b480      	push	{r7}
 800bb2c:	b087      	sub	sp, #28
 800bb2e:	af00      	add	r7, sp, #0
 800bb30:	60f8      	str	r0, [r7, #12]
 800bb32:	60b9      	str	r1, [r7, #8]
 800bb34:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800bb36:	68fb      	ldr	r3, [r7, #12]
 800bb38:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800bb3a:	697b      	ldr	r3, [r7, #20]
 800bb3c:	1c5a      	adds	r2, r3, #1
 800bb3e:	617a      	str	r2, [r7, #20]
 800bb40:	68ba      	ldr	r2, [r7, #8]
 800bb42:	b2d2      	uxtb	r2, r2
 800bb44:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	3b01      	subs	r3, #1
 800bb4a:	607b      	str	r3, [r7, #4]
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	2b00      	cmp	r3, #0
 800bb50:	d1f3      	bne.n	800bb3a <mem_set+0x10>
}
 800bb52:	bf00      	nop
 800bb54:	bf00      	nop
 800bb56:	371c      	adds	r7, #28
 800bb58:	46bd      	mov	sp, r7
 800bb5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb5e:	4770      	bx	lr

0800bb60 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800bb60:	b480      	push	{r7}
 800bb62:	b089      	sub	sp, #36	; 0x24
 800bb64:	af00      	add	r7, sp, #0
 800bb66:	60f8      	str	r0, [r7, #12]
 800bb68:	60b9      	str	r1, [r7, #8]
 800bb6a:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800bb6c:	68fb      	ldr	r3, [r7, #12]
 800bb6e:	61fb      	str	r3, [r7, #28]
 800bb70:	68bb      	ldr	r3, [r7, #8]
 800bb72:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800bb74:	2300      	movs	r3, #0
 800bb76:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800bb78:	69fb      	ldr	r3, [r7, #28]
 800bb7a:	1c5a      	adds	r2, r3, #1
 800bb7c:	61fa      	str	r2, [r7, #28]
 800bb7e:	781b      	ldrb	r3, [r3, #0]
 800bb80:	4619      	mov	r1, r3
 800bb82:	69bb      	ldr	r3, [r7, #24]
 800bb84:	1c5a      	adds	r2, r3, #1
 800bb86:	61ba      	str	r2, [r7, #24]
 800bb88:	781b      	ldrb	r3, [r3, #0]
 800bb8a:	1acb      	subs	r3, r1, r3
 800bb8c:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	3b01      	subs	r3, #1
 800bb92:	607b      	str	r3, [r7, #4]
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d002      	beq.n	800bba0 <mem_cmp+0x40>
 800bb9a:	697b      	ldr	r3, [r7, #20]
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	d0eb      	beq.n	800bb78 <mem_cmp+0x18>

	return r;
 800bba0:	697b      	ldr	r3, [r7, #20]
}
 800bba2:	4618      	mov	r0, r3
 800bba4:	3724      	adds	r7, #36	; 0x24
 800bba6:	46bd      	mov	sp, r7
 800bba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbac:	4770      	bx	lr

0800bbae <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800bbae:	b480      	push	{r7}
 800bbb0:	b083      	sub	sp, #12
 800bbb2:	af00      	add	r7, sp, #0
 800bbb4:	6078      	str	r0, [r7, #4]
 800bbb6:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800bbb8:	e002      	b.n	800bbc0 <chk_chr+0x12>
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	3301      	adds	r3, #1
 800bbbe:	607b      	str	r3, [r7, #4]
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	781b      	ldrb	r3, [r3, #0]
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d005      	beq.n	800bbd4 <chk_chr+0x26>
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	781b      	ldrb	r3, [r3, #0]
 800bbcc:	461a      	mov	r2, r3
 800bbce:	683b      	ldr	r3, [r7, #0]
 800bbd0:	4293      	cmp	r3, r2
 800bbd2:	d1f2      	bne.n	800bbba <chk_chr+0xc>
	return *str;
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	781b      	ldrb	r3, [r3, #0]
}
 800bbd8:	4618      	mov	r0, r3
 800bbda:	370c      	adds	r7, #12
 800bbdc:	46bd      	mov	sp, r7
 800bbde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbe2:	4770      	bx	lr

0800bbe4 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800bbe4:	b480      	push	{r7}
 800bbe6:	b085      	sub	sp, #20
 800bbe8:	af00      	add	r7, sp, #0
 800bbea:	6078      	str	r0, [r7, #4]
 800bbec:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800bbee:	2300      	movs	r3, #0
 800bbf0:	60bb      	str	r3, [r7, #8]
 800bbf2:	68bb      	ldr	r3, [r7, #8]
 800bbf4:	60fb      	str	r3, [r7, #12]
 800bbf6:	e029      	b.n	800bc4c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800bbf8:	4a27      	ldr	r2, [pc, #156]	; (800bc98 <chk_lock+0xb4>)
 800bbfa:	68fb      	ldr	r3, [r7, #12]
 800bbfc:	011b      	lsls	r3, r3, #4
 800bbfe:	4413      	add	r3, r2
 800bc00:	681b      	ldr	r3, [r3, #0]
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	d01d      	beq.n	800bc42 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800bc06:	4a24      	ldr	r2, [pc, #144]	; (800bc98 <chk_lock+0xb4>)
 800bc08:	68fb      	ldr	r3, [r7, #12]
 800bc0a:	011b      	lsls	r3, r3, #4
 800bc0c:	4413      	add	r3, r2
 800bc0e:	681a      	ldr	r2, [r3, #0]
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	681b      	ldr	r3, [r3, #0]
 800bc14:	429a      	cmp	r2, r3
 800bc16:	d116      	bne.n	800bc46 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800bc18:	4a1f      	ldr	r2, [pc, #124]	; (800bc98 <chk_lock+0xb4>)
 800bc1a:	68fb      	ldr	r3, [r7, #12]
 800bc1c:	011b      	lsls	r3, r3, #4
 800bc1e:	4413      	add	r3, r2
 800bc20:	3304      	adds	r3, #4
 800bc22:	681a      	ldr	r2, [r3, #0]
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800bc28:	429a      	cmp	r2, r3
 800bc2a:	d10c      	bne.n	800bc46 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800bc2c:	4a1a      	ldr	r2, [pc, #104]	; (800bc98 <chk_lock+0xb4>)
 800bc2e:	68fb      	ldr	r3, [r7, #12]
 800bc30:	011b      	lsls	r3, r3, #4
 800bc32:	4413      	add	r3, r2
 800bc34:	3308      	adds	r3, #8
 800bc36:	681a      	ldr	r2, [r3, #0]
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800bc3c:	429a      	cmp	r2, r3
 800bc3e:	d102      	bne.n	800bc46 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800bc40:	e007      	b.n	800bc52 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800bc42:	2301      	movs	r3, #1
 800bc44:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800bc46:	68fb      	ldr	r3, [r7, #12]
 800bc48:	3301      	adds	r3, #1
 800bc4a:	60fb      	str	r3, [r7, #12]
 800bc4c:	68fb      	ldr	r3, [r7, #12]
 800bc4e:	2b01      	cmp	r3, #1
 800bc50:	d9d2      	bls.n	800bbf8 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800bc52:	68fb      	ldr	r3, [r7, #12]
 800bc54:	2b02      	cmp	r3, #2
 800bc56:	d109      	bne.n	800bc6c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800bc58:	68bb      	ldr	r3, [r7, #8]
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d102      	bne.n	800bc64 <chk_lock+0x80>
 800bc5e:	683b      	ldr	r3, [r7, #0]
 800bc60:	2b02      	cmp	r3, #2
 800bc62:	d101      	bne.n	800bc68 <chk_lock+0x84>
 800bc64:	2300      	movs	r3, #0
 800bc66:	e010      	b.n	800bc8a <chk_lock+0xa6>
 800bc68:	2312      	movs	r3, #18
 800bc6a:	e00e      	b.n	800bc8a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800bc6c:	683b      	ldr	r3, [r7, #0]
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	d108      	bne.n	800bc84 <chk_lock+0xa0>
 800bc72:	4a09      	ldr	r2, [pc, #36]	; (800bc98 <chk_lock+0xb4>)
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	011b      	lsls	r3, r3, #4
 800bc78:	4413      	add	r3, r2
 800bc7a:	330c      	adds	r3, #12
 800bc7c:	881b      	ldrh	r3, [r3, #0]
 800bc7e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bc82:	d101      	bne.n	800bc88 <chk_lock+0xa4>
 800bc84:	2310      	movs	r3, #16
 800bc86:	e000      	b.n	800bc8a <chk_lock+0xa6>
 800bc88:	2300      	movs	r3, #0
}
 800bc8a:	4618      	mov	r0, r3
 800bc8c:	3714      	adds	r7, #20
 800bc8e:	46bd      	mov	sp, r7
 800bc90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc94:	4770      	bx	lr
 800bc96:	bf00      	nop
 800bc98:	2000171c 	.word	0x2000171c

0800bc9c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800bc9c:	b480      	push	{r7}
 800bc9e:	b083      	sub	sp, #12
 800bca0:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800bca2:	2300      	movs	r3, #0
 800bca4:	607b      	str	r3, [r7, #4]
 800bca6:	e002      	b.n	800bcae <enq_lock+0x12>
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	3301      	adds	r3, #1
 800bcac:	607b      	str	r3, [r7, #4]
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	2b01      	cmp	r3, #1
 800bcb2:	d806      	bhi.n	800bcc2 <enq_lock+0x26>
 800bcb4:	4a09      	ldr	r2, [pc, #36]	; (800bcdc <enq_lock+0x40>)
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	011b      	lsls	r3, r3, #4
 800bcba:	4413      	add	r3, r2
 800bcbc:	681b      	ldr	r3, [r3, #0]
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d1f2      	bne.n	800bca8 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	2b02      	cmp	r3, #2
 800bcc6:	bf14      	ite	ne
 800bcc8:	2301      	movne	r3, #1
 800bcca:	2300      	moveq	r3, #0
 800bccc:	b2db      	uxtb	r3, r3
}
 800bcce:	4618      	mov	r0, r3
 800bcd0:	370c      	adds	r7, #12
 800bcd2:	46bd      	mov	sp, r7
 800bcd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcd8:	4770      	bx	lr
 800bcda:	bf00      	nop
 800bcdc:	2000171c 	.word	0x2000171c

0800bce0 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800bce0:	b480      	push	{r7}
 800bce2:	b085      	sub	sp, #20
 800bce4:	af00      	add	r7, sp, #0
 800bce6:	6078      	str	r0, [r7, #4]
 800bce8:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800bcea:	2300      	movs	r3, #0
 800bcec:	60fb      	str	r3, [r7, #12]
 800bcee:	e01f      	b.n	800bd30 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800bcf0:	4a41      	ldr	r2, [pc, #260]	; (800bdf8 <inc_lock+0x118>)
 800bcf2:	68fb      	ldr	r3, [r7, #12]
 800bcf4:	011b      	lsls	r3, r3, #4
 800bcf6:	4413      	add	r3, r2
 800bcf8:	681a      	ldr	r2, [r3, #0]
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	429a      	cmp	r2, r3
 800bd00:	d113      	bne.n	800bd2a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800bd02:	4a3d      	ldr	r2, [pc, #244]	; (800bdf8 <inc_lock+0x118>)
 800bd04:	68fb      	ldr	r3, [r7, #12]
 800bd06:	011b      	lsls	r3, r3, #4
 800bd08:	4413      	add	r3, r2
 800bd0a:	3304      	adds	r3, #4
 800bd0c:	681a      	ldr	r2, [r3, #0]
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800bd12:	429a      	cmp	r2, r3
 800bd14:	d109      	bne.n	800bd2a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800bd16:	4a38      	ldr	r2, [pc, #224]	; (800bdf8 <inc_lock+0x118>)
 800bd18:	68fb      	ldr	r3, [r7, #12]
 800bd1a:	011b      	lsls	r3, r3, #4
 800bd1c:	4413      	add	r3, r2
 800bd1e:	3308      	adds	r3, #8
 800bd20:	681a      	ldr	r2, [r3, #0]
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800bd26:	429a      	cmp	r2, r3
 800bd28:	d006      	beq.n	800bd38 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800bd2a:	68fb      	ldr	r3, [r7, #12]
 800bd2c:	3301      	adds	r3, #1
 800bd2e:	60fb      	str	r3, [r7, #12]
 800bd30:	68fb      	ldr	r3, [r7, #12]
 800bd32:	2b01      	cmp	r3, #1
 800bd34:	d9dc      	bls.n	800bcf0 <inc_lock+0x10>
 800bd36:	e000      	b.n	800bd3a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800bd38:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800bd3a:	68fb      	ldr	r3, [r7, #12]
 800bd3c:	2b02      	cmp	r3, #2
 800bd3e:	d132      	bne.n	800bda6 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800bd40:	2300      	movs	r3, #0
 800bd42:	60fb      	str	r3, [r7, #12]
 800bd44:	e002      	b.n	800bd4c <inc_lock+0x6c>
 800bd46:	68fb      	ldr	r3, [r7, #12]
 800bd48:	3301      	adds	r3, #1
 800bd4a:	60fb      	str	r3, [r7, #12]
 800bd4c:	68fb      	ldr	r3, [r7, #12]
 800bd4e:	2b01      	cmp	r3, #1
 800bd50:	d806      	bhi.n	800bd60 <inc_lock+0x80>
 800bd52:	4a29      	ldr	r2, [pc, #164]	; (800bdf8 <inc_lock+0x118>)
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	011b      	lsls	r3, r3, #4
 800bd58:	4413      	add	r3, r2
 800bd5a:	681b      	ldr	r3, [r3, #0]
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	d1f2      	bne.n	800bd46 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800bd60:	68fb      	ldr	r3, [r7, #12]
 800bd62:	2b02      	cmp	r3, #2
 800bd64:	d101      	bne.n	800bd6a <inc_lock+0x8a>
 800bd66:	2300      	movs	r3, #0
 800bd68:	e040      	b.n	800bdec <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	681a      	ldr	r2, [r3, #0]
 800bd6e:	4922      	ldr	r1, [pc, #136]	; (800bdf8 <inc_lock+0x118>)
 800bd70:	68fb      	ldr	r3, [r7, #12]
 800bd72:	011b      	lsls	r3, r3, #4
 800bd74:	440b      	add	r3, r1
 800bd76:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	689a      	ldr	r2, [r3, #8]
 800bd7c:	491e      	ldr	r1, [pc, #120]	; (800bdf8 <inc_lock+0x118>)
 800bd7e:	68fb      	ldr	r3, [r7, #12]
 800bd80:	011b      	lsls	r3, r3, #4
 800bd82:	440b      	add	r3, r1
 800bd84:	3304      	adds	r3, #4
 800bd86:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	695a      	ldr	r2, [r3, #20]
 800bd8c:	491a      	ldr	r1, [pc, #104]	; (800bdf8 <inc_lock+0x118>)
 800bd8e:	68fb      	ldr	r3, [r7, #12]
 800bd90:	011b      	lsls	r3, r3, #4
 800bd92:	440b      	add	r3, r1
 800bd94:	3308      	adds	r3, #8
 800bd96:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800bd98:	4a17      	ldr	r2, [pc, #92]	; (800bdf8 <inc_lock+0x118>)
 800bd9a:	68fb      	ldr	r3, [r7, #12]
 800bd9c:	011b      	lsls	r3, r3, #4
 800bd9e:	4413      	add	r3, r2
 800bda0:	330c      	adds	r3, #12
 800bda2:	2200      	movs	r2, #0
 800bda4:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800bda6:	683b      	ldr	r3, [r7, #0]
 800bda8:	2b00      	cmp	r3, #0
 800bdaa:	d009      	beq.n	800bdc0 <inc_lock+0xe0>
 800bdac:	4a12      	ldr	r2, [pc, #72]	; (800bdf8 <inc_lock+0x118>)
 800bdae:	68fb      	ldr	r3, [r7, #12]
 800bdb0:	011b      	lsls	r3, r3, #4
 800bdb2:	4413      	add	r3, r2
 800bdb4:	330c      	adds	r3, #12
 800bdb6:	881b      	ldrh	r3, [r3, #0]
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d001      	beq.n	800bdc0 <inc_lock+0xe0>
 800bdbc:	2300      	movs	r3, #0
 800bdbe:	e015      	b.n	800bdec <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800bdc0:	683b      	ldr	r3, [r7, #0]
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	d108      	bne.n	800bdd8 <inc_lock+0xf8>
 800bdc6:	4a0c      	ldr	r2, [pc, #48]	; (800bdf8 <inc_lock+0x118>)
 800bdc8:	68fb      	ldr	r3, [r7, #12]
 800bdca:	011b      	lsls	r3, r3, #4
 800bdcc:	4413      	add	r3, r2
 800bdce:	330c      	adds	r3, #12
 800bdd0:	881b      	ldrh	r3, [r3, #0]
 800bdd2:	3301      	adds	r3, #1
 800bdd4:	b29a      	uxth	r2, r3
 800bdd6:	e001      	b.n	800bddc <inc_lock+0xfc>
 800bdd8:	f44f 7280 	mov.w	r2, #256	; 0x100
 800bddc:	4906      	ldr	r1, [pc, #24]	; (800bdf8 <inc_lock+0x118>)
 800bdde:	68fb      	ldr	r3, [r7, #12]
 800bde0:	011b      	lsls	r3, r3, #4
 800bde2:	440b      	add	r3, r1
 800bde4:	330c      	adds	r3, #12
 800bde6:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800bde8:	68fb      	ldr	r3, [r7, #12]
 800bdea:	3301      	adds	r3, #1
}
 800bdec:	4618      	mov	r0, r3
 800bdee:	3714      	adds	r7, #20
 800bdf0:	46bd      	mov	sp, r7
 800bdf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdf6:	4770      	bx	lr
 800bdf8:	2000171c 	.word	0x2000171c

0800bdfc <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800bdfc:	b480      	push	{r7}
 800bdfe:	b085      	sub	sp, #20
 800be00:	af00      	add	r7, sp, #0
 800be02:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	3b01      	subs	r3, #1
 800be08:	607b      	str	r3, [r7, #4]
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	2b01      	cmp	r3, #1
 800be0e:	d825      	bhi.n	800be5c <dec_lock+0x60>
		n = Files[i].ctr;
 800be10:	4a17      	ldr	r2, [pc, #92]	; (800be70 <dec_lock+0x74>)
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	011b      	lsls	r3, r3, #4
 800be16:	4413      	add	r3, r2
 800be18:	330c      	adds	r3, #12
 800be1a:	881b      	ldrh	r3, [r3, #0]
 800be1c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800be1e:	89fb      	ldrh	r3, [r7, #14]
 800be20:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800be24:	d101      	bne.n	800be2a <dec_lock+0x2e>
 800be26:	2300      	movs	r3, #0
 800be28:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800be2a:	89fb      	ldrh	r3, [r7, #14]
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	d002      	beq.n	800be36 <dec_lock+0x3a>
 800be30:	89fb      	ldrh	r3, [r7, #14]
 800be32:	3b01      	subs	r3, #1
 800be34:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800be36:	4a0e      	ldr	r2, [pc, #56]	; (800be70 <dec_lock+0x74>)
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	011b      	lsls	r3, r3, #4
 800be3c:	4413      	add	r3, r2
 800be3e:	330c      	adds	r3, #12
 800be40:	89fa      	ldrh	r2, [r7, #14]
 800be42:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800be44:	89fb      	ldrh	r3, [r7, #14]
 800be46:	2b00      	cmp	r3, #0
 800be48:	d105      	bne.n	800be56 <dec_lock+0x5a>
 800be4a:	4a09      	ldr	r2, [pc, #36]	; (800be70 <dec_lock+0x74>)
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	011b      	lsls	r3, r3, #4
 800be50:	4413      	add	r3, r2
 800be52:	2200      	movs	r2, #0
 800be54:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800be56:	2300      	movs	r3, #0
 800be58:	737b      	strb	r3, [r7, #13]
 800be5a:	e001      	b.n	800be60 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800be5c:	2302      	movs	r3, #2
 800be5e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800be60:	7b7b      	ldrb	r3, [r7, #13]
}
 800be62:	4618      	mov	r0, r3
 800be64:	3714      	adds	r7, #20
 800be66:	46bd      	mov	sp, r7
 800be68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be6c:	4770      	bx	lr
 800be6e:	bf00      	nop
 800be70:	2000171c 	.word	0x2000171c

0800be74 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800be74:	b480      	push	{r7}
 800be76:	b085      	sub	sp, #20
 800be78:	af00      	add	r7, sp, #0
 800be7a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800be7c:	2300      	movs	r3, #0
 800be7e:	60fb      	str	r3, [r7, #12]
 800be80:	e010      	b.n	800bea4 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800be82:	4a0d      	ldr	r2, [pc, #52]	; (800beb8 <clear_lock+0x44>)
 800be84:	68fb      	ldr	r3, [r7, #12]
 800be86:	011b      	lsls	r3, r3, #4
 800be88:	4413      	add	r3, r2
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	687a      	ldr	r2, [r7, #4]
 800be8e:	429a      	cmp	r2, r3
 800be90:	d105      	bne.n	800be9e <clear_lock+0x2a>
 800be92:	4a09      	ldr	r2, [pc, #36]	; (800beb8 <clear_lock+0x44>)
 800be94:	68fb      	ldr	r3, [r7, #12]
 800be96:	011b      	lsls	r3, r3, #4
 800be98:	4413      	add	r3, r2
 800be9a:	2200      	movs	r2, #0
 800be9c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800be9e:	68fb      	ldr	r3, [r7, #12]
 800bea0:	3301      	adds	r3, #1
 800bea2:	60fb      	str	r3, [r7, #12]
 800bea4:	68fb      	ldr	r3, [r7, #12]
 800bea6:	2b01      	cmp	r3, #1
 800bea8:	d9eb      	bls.n	800be82 <clear_lock+0xe>
	}
}
 800beaa:	bf00      	nop
 800beac:	bf00      	nop
 800beae:	3714      	adds	r7, #20
 800beb0:	46bd      	mov	sp, r7
 800beb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beb6:	4770      	bx	lr
 800beb8:	2000171c 	.word	0x2000171c

0800bebc <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800bebc:	b580      	push	{r7, lr}
 800bebe:	b086      	sub	sp, #24
 800bec0:	af00      	add	r7, sp, #0
 800bec2:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800bec4:	2300      	movs	r3, #0
 800bec6:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	78db      	ldrb	r3, [r3, #3]
 800becc:	2b00      	cmp	r3, #0
 800bece:	d034      	beq.n	800bf3a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bed4:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	7858      	ldrb	r0, [r3, #1]
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800bee0:	2301      	movs	r3, #1
 800bee2:	697a      	ldr	r2, [r7, #20]
 800bee4:	f7ff fd40 	bl	800b968 <disk_write>
 800bee8:	4603      	mov	r3, r0
 800beea:	2b00      	cmp	r3, #0
 800beec:	d002      	beq.n	800bef4 <sync_window+0x38>
			res = FR_DISK_ERR;
 800beee:	2301      	movs	r3, #1
 800bef0:	73fb      	strb	r3, [r7, #15]
 800bef2:	e022      	b.n	800bf3a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	2200      	movs	r2, #0
 800bef8:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	6a1b      	ldr	r3, [r3, #32]
 800befe:	697a      	ldr	r2, [r7, #20]
 800bf00:	1ad2      	subs	r2, r2, r3
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	699b      	ldr	r3, [r3, #24]
 800bf06:	429a      	cmp	r2, r3
 800bf08:	d217      	bcs.n	800bf3a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	789b      	ldrb	r3, [r3, #2]
 800bf0e:	613b      	str	r3, [r7, #16]
 800bf10:	e010      	b.n	800bf34 <sync_window+0x78>
					wsect += fs->fsize;
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	699b      	ldr	r3, [r3, #24]
 800bf16:	697a      	ldr	r2, [r7, #20]
 800bf18:	4413      	add	r3, r2
 800bf1a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	7858      	ldrb	r0, [r3, #1]
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800bf26:	2301      	movs	r3, #1
 800bf28:	697a      	ldr	r2, [r7, #20]
 800bf2a:	f7ff fd1d 	bl	800b968 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800bf2e:	693b      	ldr	r3, [r7, #16]
 800bf30:	3b01      	subs	r3, #1
 800bf32:	613b      	str	r3, [r7, #16]
 800bf34:	693b      	ldr	r3, [r7, #16]
 800bf36:	2b01      	cmp	r3, #1
 800bf38:	d8eb      	bhi.n	800bf12 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800bf3a:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf3c:	4618      	mov	r0, r3
 800bf3e:	3718      	adds	r7, #24
 800bf40:	46bd      	mov	sp, r7
 800bf42:	bd80      	pop	{r7, pc}

0800bf44 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800bf44:	b580      	push	{r7, lr}
 800bf46:	b084      	sub	sp, #16
 800bf48:	af00      	add	r7, sp, #0
 800bf4a:	6078      	str	r0, [r7, #4]
 800bf4c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800bf4e:	2300      	movs	r3, #0
 800bf50:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf56:	683a      	ldr	r2, [r7, #0]
 800bf58:	429a      	cmp	r2, r3
 800bf5a:	d01b      	beq.n	800bf94 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800bf5c:	6878      	ldr	r0, [r7, #4]
 800bf5e:	f7ff ffad 	bl	800bebc <sync_window>
 800bf62:	4603      	mov	r3, r0
 800bf64:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800bf66:	7bfb      	ldrb	r3, [r7, #15]
 800bf68:	2b00      	cmp	r3, #0
 800bf6a:	d113      	bne.n	800bf94 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	7858      	ldrb	r0, [r3, #1]
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800bf76:	2301      	movs	r3, #1
 800bf78:	683a      	ldr	r2, [r7, #0]
 800bf7a:	f7ff fcd5 	bl	800b928 <disk_read>
 800bf7e:	4603      	mov	r3, r0
 800bf80:	2b00      	cmp	r3, #0
 800bf82:	d004      	beq.n	800bf8e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800bf84:	f04f 33ff 	mov.w	r3, #4294967295
 800bf88:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800bf8a:	2301      	movs	r3, #1
 800bf8c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	683a      	ldr	r2, [r7, #0]
 800bf92:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 800bf94:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf96:	4618      	mov	r0, r3
 800bf98:	3710      	adds	r7, #16
 800bf9a:	46bd      	mov	sp, r7
 800bf9c:	bd80      	pop	{r7, pc}
	...

0800bfa0 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800bfa0:	b580      	push	{r7, lr}
 800bfa2:	b084      	sub	sp, #16
 800bfa4:	af00      	add	r7, sp, #0
 800bfa6:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800bfa8:	6878      	ldr	r0, [r7, #4]
 800bfaa:	f7ff ff87 	bl	800bebc <sync_window>
 800bfae:	4603      	mov	r3, r0
 800bfb0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800bfb2:	7bfb      	ldrb	r3, [r7, #15]
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d158      	bne.n	800c06a <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	781b      	ldrb	r3, [r3, #0]
 800bfbc:	2b03      	cmp	r3, #3
 800bfbe:	d148      	bne.n	800c052 <sync_fs+0xb2>
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	791b      	ldrb	r3, [r3, #4]
 800bfc4:	2b01      	cmp	r3, #1
 800bfc6:	d144      	bne.n	800c052 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	3330      	adds	r3, #48	; 0x30
 800bfcc:	f44f 7200 	mov.w	r2, #512	; 0x200
 800bfd0:	2100      	movs	r1, #0
 800bfd2:	4618      	mov	r0, r3
 800bfd4:	f7ff fda9 	bl	800bb2a <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	3330      	adds	r3, #48	; 0x30
 800bfdc:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800bfe0:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800bfe4:	4618      	mov	r0, r3
 800bfe6:	f7ff fd38 	bl	800ba5a <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	3330      	adds	r3, #48	; 0x30
 800bfee:	4921      	ldr	r1, [pc, #132]	; (800c074 <sync_fs+0xd4>)
 800bff0:	4618      	mov	r0, r3
 800bff2:	f7ff fd4d 	bl	800ba90 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	3330      	adds	r3, #48	; 0x30
 800bffa:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800bffe:	491e      	ldr	r1, [pc, #120]	; (800c078 <sync_fs+0xd8>)
 800c000:	4618      	mov	r0, r3
 800c002:	f7ff fd45 	bl	800ba90 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	3330      	adds	r3, #48	; 0x30
 800c00a:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	691b      	ldr	r3, [r3, #16]
 800c012:	4619      	mov	r1, r3
 800c014:	4610      	mov	r0, r2
 800c016:	f7ff fd3b 	bl	800ba90 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	3330      	adds	r3, #48	; 0x30
 800c01e:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	68db      	ldr	r3, [r3, #12]
 800c026:	4619      	mov	r1, r3
 800c028:	4610      	mov	r0, r2
 800c02a:	f7ff fd31 	bl	800ba90 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	69db      	ldr	r3, [r3, #28]
 800c032:	1c5a      	adds	r2, r3, #1
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	7858      	ldrb	r0, [r3, #1]
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c046:	2301      	movs	r3, #1
 800c048:	f7ff fc8e 	bl	800b968 <disk_write>
			fs->fsi_flag = 0;
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	2200      	movs	r2, #0
 800c050:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	785b      	ldrb	r3, [r3, #1]
 800c056:	2200      	movs	r2, #0
 800c058:	2100      	movs	r1, #0
 800c05a:	4618      	mov	r0, r3
 800c05c:	f7ff fca4 	bl	800b9a8 <disk_ioctl>
 800c060:	4603      	mov	r3, r0
 800c062:	2b00      	cmp	r3, #0
 800c064:	d001      	beq.n	800c06a <sync_fs+0xca>
 800c066:	2301      	movs	r3, #1
 800c068:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800c06a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c06c:	4618      	mov	r0, r3
 800c06e:	3710      	adds	r7, #16
 800c070:	46bd      	mov	sp, r7
 800c072:	bd80      	pop	{r7, pc}
 800c074:	41615252 	.word	0x41615252
 800c078:	61417272 	.word	0x61417272

0800c07c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800c07c:	b480      	push	{r7}
 800c07e:	b083      	sub	sp, #12
 800c080:	af00      	add	r7, sp, #0
 800c082:	6078      	str	r0, [r7, #4]
 800c084:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800c086:	683b      	ldr	r3, [r7, #0]
 800c088:	3b02      	subs	r3, #2
 800c08a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	695b      	ldr	r3, [r3, #20]
 800c090:	3b02      	subs	r3, #2
 800c092:	683a      	ldr	r2, [r7, #0]
 800c094:	429a      	cmp	r2, r3
 800c096:	d301      	bcc.n	800c09c <clust2sect+0x20>
 800c098:	2300      	movs	r3, #0
 800c09a:	e008      	b.n	800c0ae <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	895b      	ldrh	r3, [r3, #10]
 800c0a0:	461a      	mov	r2, r3
 800c0a2:	683b      	ldr	r3, [r7, #0]
 800c0a4:	fb03 f202 	mul.w	r2, r3, r2
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c0ac:	4413      	add	r3, r2
}
 800c0ae:	4618      	mov	r0, r3
 800c0b0:	370c      	adds	r7, #12
 800c0b2:	46bd      	mov	sp, r7
 800c0b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0b8:	4770      	bx	lr

0800c0ba <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800c0ba:	b580      	push	{r7, lr}
 800c0bc:	b086      	sub	sp, #24
 800c0be:	af00      	add	r7, sp, #0
 800c0c0:	6078      	str	r0, [r7, #4]
 800c0c2:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800c0ca:	683b      	ldr	r3, [r7, #0]
 800c0cc:	2b01      	cmp	r3, #1
 800c0ce:	d904      	bls.n	800c0da <get_fat+0x20>
 800c0d0:	693b      	ldr	r3, [r7, #16]
 800c0d2:	695b      	ldr	r3, [r3, #20]
 800c0d4:	683a      	ldr	r2, [r7, #0]
 800c0d6:	429a      	cmp	r2, r3
 800c0d8:	d302      	bcc.n	800c0e0 <get_fat+0x26>
		val = 1;	/* Internal error */
 800c0da:	2301      	movs	r3, #1
 800c0dc:	617b      	str	r3, [r7, #20]
 800c0de:	e08f      	b.n	800c200 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800c0e0:	f04f 33ff 	mov.w	r3, #4294967295
 800c0e4:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800c0e6:	693b      	ldr	r3, [r7, #16]
 800c0e8:	781b      	ldrb	r3, [r3, #0]
 800c0ea:	2b03      	cmp	r3, #3
 800c0ec:	d062      	beq.n	800c1b4 <get_fat+0xfa>
 800c0ee:	2b03      	cmp	r3, #3
 800c0f0:	dc7c      	bgt.n	800c1ec <get_fat+0x132>
 800c0f2:	2b01      	cmp	r3, #1
 800c0f4:	d002      	beq.n	800c0fc <get_fat+0x42>
 800c0f6:	2b02      	cmp	r3, #2
 800c0f8:	d042      	beq.n	800c180 <get_fat+0xc6>
 800c0fa:	e077      	b.n	800c1ec <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800c0fc:	683b      	ldr	r3, [r7, #0]
 800c0fe:	60fb      	str	r3, [r7, #12]
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	085b      	lsrs	r3, r3, #1
 800c104:	68fa      	ldr	r2, [r7, #12]
 800c106:	4413      	add	r3, r2
 800c108:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c10a:	693b      	ldr	r3, [r7, #16]
 800c10c:	6a1a      	ldr	r2, [r3, #32]
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	0a5b      	lsrs	r3, r3, #9
 800c112:	4413      	add	r3, r2
 800c114:	4619      	mov	r1, r3
 800c116:	6938      	ldr	r0, [r7, #16]
 800c118:	f7ff ff14 	bl	800bf44 <move_window>
 800c11c:	4603      	mov	r3, r0
 800c11e:	2b00      	cmp	r3, #0
 800c120:	d167      	bne.n	800c1f2 <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 800c122:	68fb      	ldr	r3, [r7, #12]
 800c124:	1c5a      	adds	r2, r3, #1
 800c126:	60fa      	str	r2, [r7, #12]
 800c128:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c12c:	693a      	ldr	r2, [r7, #16]
 800c12e:	4413      	add	r3, r2
 800c130:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800c134:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c136:	693b      	ldr	r3, [r7, #16]
 800c138:	6a1a      	ldr	r2, [r3, #32]
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	0a5b      	lsrs	r3, r3, #9
 800c13e:	4413      	add	r3, r2
 800c140:	4619      	mov	r1, r3
 800c142:	6938      	ldr	r0, [r7, #16]
 800c144:	f7ff fefe 	bl	800bf44 <move_window>
 800c148:	4603      	mov	r3, r0
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	d153      	bne.n	800c1f6 <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800c14e:	68fb      	ldr	r3, [r7, #12]
 800c150:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c154:	693a      	ldr	r2, [r7, #16]
 800c156:	4413      	add	r3, r2
 800c158:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800c15c:	021b      	lsls	r3, r3, #8
 800c15e:	461a      	mov	r2, r3
 800c160:	68bb      	ldr	r3, [r7, #8]
 800c162:	4313      	orrs	r3, r2
 800c164:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800c166:	683b      	ldr	r3, [r7, #0]
 800c168:	f003 0301 	and.w	r3, r3, #1
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	d002      	beq.n	800c176 <get_fat+0xbc>
 800c170:	68bb      	ldr	r3, [r7, #8]
 800c172:	091b      	lsrs	r3, r3, #4
 800c174:	e002      	b.n	800c17c <get_fat+0xc2>
 800c176:	68bb      	ldr	r3, [r7, #8]
 800c178:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c17c:	617b      	str	r3, [r7, #20]
			break;
 800c17e:	e03f      	b.n	800c200 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c180:	693b      	ldr	r3, [r7, #16]
 800c182:	6a1a      	ldr	r2, [r3, #32]
 800c184:	683b      	ldr	r3, [r7, #0]
 800c186:	0a1b      	lsrs	r3, r3, #8
 800c188:	4413      	add	r3, r2
 800c18a:	4619      	mov	r1, r3
 800c18c:	6938      	ldr	r0, [r7, #16]
 800c18e:	f7ff fed9 	bl	800bf44 <move_window>
 800c192:	4603      	mov	r3, r0
 800c194:	2b00      	cmp	r3, #0
 800c196:	d130      	bne.n	800c1fa <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800c198:	693b      	ldr	r3, [r7, #16]
 800c19a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800c19e:	683b      	ldr	r3, [r7, #0]
 800c1a0:	005b      	lsls	r3, r3, #1
 800c1a2:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800c1a6:	4413      	add	r3, r2
 800c1a8:	4618      	mov	r0, r3
 800c1aa:	f7ff fc1b 	bl	800b9e4 <ld_word>
 800c1ae:	4603      	mov	r3, r0
 800c1b0:	617b      	str	r3, [r7, #20]
			break;
 800c1b2:	e025      	b.n	800c200 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c1b4:	693b      	ldr	r3, [r7, #16]
 800c1b6:	6a1a      	ldr	r2, [r3, #32]
 800c1b8:	683b      	ldr	r3, [r7, #0]
 800c1ba:	09db      	lsrs	r3, r3, #7
 800c1bc:	4413      	add	r3, r2
 800c1be:	4619      	mov	r1, r3
 800c1c0:	6938      	ldr	r0, [r7, #16]
 800c1c2:	f7ff febf 	bl	800bf44 <move_window>
 800c1c6:	4603      	mov	r3, r0
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	d118      	bne.n	800c1fe <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800c1cc:	693b      	ldr	r3, [r7, #16]
 800c1ce:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800c1d2:	683b      	ldr	r3, [r7, #0]
 800c1d4:	009b      	lsls	r3, r3, #2
 800c1d6:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800c1da:	4413      	add	r3, r2
 800c1dc:	4618      	mov	r0, r3
 800c1de:	f7ff fc19 	bl	800ba14 <ld_dword>
 800c1e2:	4603      	mov	r3, r0
 800c1e4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800c1e8:	617b      	str	r3, [r7, #20]
			break;
 800c1ea:	e009      	b.n	800c200 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800c1ec:	2301      	movs	r3, #1
 800c1ee:	617b      	str	r3, [r7, #20]
 800c1f0:	e006      	b.n	800c200 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c1f2:	bf00      	nop
 800c1f4:	e004      	b.n	800c200 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c1f6:	bf00      	nop
 800c1f8:	e002      	b.n	800c200 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c1fa:	bf00      	nop
 800c1fc:	e000      	b.n	800c200 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c1fe:	bf00      	nop
		}
	}

	return val;
 800c200:	697b      	ldr	r3, [r7, #20]
}
 800c202:	4618      	mov	r0, r3
 800c204:	3718      	adds	r7, #24
 800c206:	46bd      	mov	sp, r7
 800c208:	bd80      	pop	{r7, pc}

0800c20a <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800c20a:	b590      	push	{r4, r7, lr}
 800c20c:	b089      	sub	sp, #36	; 0x24
 800c20e:	af00      	add	r7, sp, #0
 800c210:	60f8      	str	r0, [r7, #12]
 800c212:	60b9      	str	r1, [r7, #8]
 800c214:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800c216:	2302      	movs	r3, #2
 800c218:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800c21a:	68bb      	ldr	r3, [r7, #8]
 800c21c:	2b01      	cmp	r3, #1
 800c21e:	f240 80d2 	bls.w	800c3c6 <put_fat+0x1bc>
 800c222:	68fb      	ldr	r3, [r7, #12]
 800c224:	695b      	ldr	r3, [r3, #20]
 800c226:	68ba      	ldr	r2, [r7, #8]
 800c228:	429a      	cmp	r2, r3
 800c22a:	f080 80cc 	bcs.w	800c3c6 <put_fat+0x1bc>
		switch (fs->fs_type) {
 800c22e:	68fb      	ldr	r3, [r7, #12]
 800c230:	781b      	ldrb	r3, [r3, #0]
 800c232:	2b03      	cmp	r3, #3
 800c234:	f000 8096 	beq.w	800c364 <put_fat+0x15a>
 800c238:	2b03      	cmp	r3, #3
 800c23a:	f300 80cd 	bgt.w	800c3d8 <put_fat+0x1ce>
 800c23e:	2b01      	cmp	r3, #1
 800c240:	d002      	beq.n	800c248 <put_fat+0x3e>
 800c242:	2b02      	cmp	r3, #2
 800c244:	d06e      	beq.n	800c324 <put_fat+0x11a>
 800c246:	e0c7      	b.n	800c3d8 <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800c248:	68bb      	ldr	r3, [r7, #8]
 800c24a:	61bb      	str	r3, [r7, #24]
 800c24c:	69bb      	ldr	r3, [r7, #24]
 800c24e:	085b      	lsrs	r3, r3, #1
 800c250:	69ba      	ldr	r2, [r7, #24]
 800c252:	4413      	add	r3, r2
 800c254:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c256:	68fb      	ldr	r3, [r7, #12]
 800c258:	6a1a      	ldr	r2, [r3, #32]
 800c25a:	69bb      	ldr	r3, [r7, #24]
 800c25c:	0a5b      	lsrs	r3, r3, #9
 800c25e:	4413      	add	r3, r2
 800c260:	4619      	mov	r1, r3
 800c262:	68f8      	ldr	r0, [r7, #12]
 800c264:	f7ff fe6e 	bl	800bf44 <move_window>
 800c268:	4603      	mov	r3, r0
 800c26a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c26c:	7ffb      	ldrb	r3, [r7, #31]
 800c26e:	2b00      	cmp	r3, #0
 800c270:	f040 80ab 	bne.w	800c3ca <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 800c274:	68fb      	ldr	r3, [r7, #12]
 800c276:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800c27a:	69bb      	ldr	r3, [r7, #24]
 800c27c:	1c59      	adds	r1, r3, #1
 800c27e:	61b9      	str	r1, [r7, #24]
 800c280:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c284:	4413      	add	r3, r2
 800c286:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800c288:	68bb      	ldr	r3, [r7, #8]
 800c28a:	f003 0301 	and.w	r3, r3, #1
 800c28e:	2b00      	cmp	r3, #0
 800c290:	d00d      	beq.n	800c2ae <put_fat+0xa4>
 800c292:	697b      	ldr	r3, [r7, #20]
 800c294:	781b      	ldrb	r3, [r3, #0]
 800c296:	b25b      	sxtb	r3, r3
 800c298:	f003 030f 	and.w	r3, r3, #15
 800c29c:	b25a      	sxtb	r2, r3
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	b2db      	uxtb	r3, r3
 800c2a2:	011b      	lsls	r3, r3, #4
 800c2a4:	b25b      	sxtb	r3, r3
 800c2a6:	4313      	orrs	r3, r2
 800c2a8:	b25b      	sxtb	r3, r3
 800c2aa:	b2db      	uxtb	r3, r3
 800c2ac:	e001      	b.n	800c2b2 <put_fat+0xa8>
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	b2db      	uxtb	r3, r3
 800c2b2:	697a      	ldr	r2, [r7, #20]
 800c2b4:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c2b6:	68fb      	ldr	r3, [r7, #12]
 800c2b8:	2201      	movs	r2, #1
 800c2ba:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c2bc:	68fb      	ldr	r3, [r7, #12]
 800c2be:	6a1a      	ldr	r2, [r3, #32]
 800c2c0:	69bb      	ldr	r3, [r7, #24]
 800c2c2:	0a5b      	lsrs	r3, r3, #9
 800c2c4:	4413      	add	r3, r2
 800c2c6:	4619      	mov	r1, r3
 800c2c8:	68f8      	ldr	r0, [r7, #12]
 800c2ca:	f7ff fe3b 	bl	800bf44 <move_window>
 800c2ce:	4603      	mov	r3, r0
 800c2d0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c2d2:	7ffb      	ldrb	r3, [r7, #31]
 800c2d4:	2b00      	cmp	r3, #0
 800c2d6:	d17a      	bne.n	800c3ce <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 800c2d8:	68fb      	ldr	r3, [r7, #12]
 800c2da:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800c2de:	69bb      	ldr	r3, [r7, #24]
 800c2e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c2e4:	4413      	add	r3, r2
 800c2e6:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800c2e8:	68bb      	ldr	r3, [r7, #8]
 800c2ea:	f003 0301 	and.w	r3, r3, #1
 800c2ee:	2b00      	cmp	r3, #0
 800c2f0:	d003      	beq.n	800c2fa <put_fat+0xf0>
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	091b      	lsrs	r3, r3, #4
 800c2f6:	b2db      	uxtb	r3, r3
 800c2f8:	e00e      	b.n	800c318 <put_fat+0x10e>
 800c2fa:	697b      	ldr	r3, [r7, #20]
 800c2fc:	781b      	ldrb	r3, [r3, #0]
 800c2fe:	b25b      	sxtb	r3, r3
 800c300:	f023 030f 	bic.w	r3, r3, #15
 800c304:	b25a      	sxtb	r2, r3
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	0a1b      	lsrs	r3, r3, #8
 800c30a:	b25b      	sxtb	r3, r3
 800c30c:	f003 030f 	and.w	r3, r3, #15
 800c310:	b25b      	sxtb	r3, r3
 800c312:	4313      	orrs	r3, r2
 800c314:	b25b      	sxtb	r3, r3
 800c316:	b2db      	uxtb	r3, r3
 800c318:	697a      	ldr	r2, [r7, #20]
 800c31a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c31c:	68fb      	ldr	r3, [r7, #12]
 800c31e:	2201      	movs	r2, #1
 800c320:	70da      	strb	r2, [r3, #3]
			break;
 800c322:	e059      	b.n	800c3d8 <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800c324:	68fb      	ldr	r3, [r7, #12]
 800c326:	6a1a      	ldr	r2, [r3, #32]
 800c328:	68bb      	ldr	r3, [r7, #8]
 800c32a:	0a1b      	lsrs	r3, r3, #8
 800c32c:	4413      	add	r3, r2
 800c32e:	4619      	mov	r1, r3
 800c330:	68f8      	ldr	r0, [r7, #12]
 800c332:	f7ff fe07 	bl	800bf44 <move_window>
 800c336:	4603      	mov	r3, r0
 800c338:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c33a:	7ffb      	ldrb	r3, [r7, #31]
 800c33c:	2b00      	cmp	r3, #0
 800c33e:	d148      	bne.n	800c3d2 <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800c340:	68fb      	ldr	r3, [r7, #12]
 800c342:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800c346:	68bb      	ldr	r3, [r7, #8]
 800c348:	005b      	lsls	r3, r3, #1
 800c34a:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800c34e:	4413      	add	r3, r2
 800c350:	687a      	ldr	r2, [r7, #4]
 800c352:	b292      	uxth	r2, r2
 800c354:	4611      	mov	r1, r2
 800c356:	4618      	mov	r0, r3
 800c358:	f7ff fb7f 	bl	800ba5a <st_word>
			fs->wflag = 1;
 800c35c:	68fb      	ldr	r3, [r7, #12]
 800c35e:	2201      	movs	r2, #1
 800c360:	70da      	strb	r2, [r3, #3]
			break;
 800c362:	e039      	b.n	800c3d8 <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800c364:	68fb      	ldr	r3, [r7, #12]
 800c366:	6a1a      	ldr	r2, [r3, #32]
 800c368:	68bb      	ldr	r3, [r7, #8]
 800c36a:	09db      	lsrs	r3, r3, #7
 800c36c:	4413      	add	r3, r2
 800c36e:	4619      	mov	r1, r3
 800c370:	68f8      	ldr	r0, [r7, #12]
 800c372:	f7ff fde7 	bl	800bf44 <move_window>
 800c376:	4603      	mov	r3, r0
 800c378:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c37a:	7ffb      	ldrb	r3, [r7, #31]
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	d12a      	bne.n	800c3d6 <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800c386:	68fb      	ldr	r3, [r7, #12]
 800c388:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800c38c:	68bb      	ldr	r3, [r7, #8]
 800c38e:	009b      	lsls	r3, r3, #2
 800c390:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800c394:	4413      	add	r3, r2
 800c396:	4618      	mov	r0, r3
 800c398:	f7ff fb3c 	bl	800ba14 <ld_dword>
 800c39c:	4603      	mov	r3, r0
 800c39e:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800c3a2:	4323      	orrs	r3, r4
 800c3a4:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800c3a6:	68fb      	ldr	r3, [r7, #12]
 800c3a8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800c3ac:	68bb      	ldr	r3, [r7, #8]
 800c3ae:	009b      	lsls	r3, r3, #2
 800c3b0:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800c3b4:	4413      	add	r3, r2
 800c3b6:	6879      	ldr	r1, [r7, #4]
 800c3b8:	4618      	mov	r0, r3
 800c3ba:	f7ff fb69 	bl	800ba90 <st_dword>
			fs->wflag = 1;
 800c3be:	68fb      	ldr	r3, [r7, #12]
 800c3c0:	2201      	movs	r2, #1
 800c3c2:	70da      	strb	r2, [r3, #3]
			break;
 800c3c4:	e008      	b.n	800c3d8 <put_fat+0x1ce>
		}
	}
 800c3c6:	bf00      	nop
 800c3c8:	e006      	b.n	800c3d8 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800c3ca:	bf00      	nop
 800c3cc:	e004      	b.n	800c3d8 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800c3ce:	bf00      	nop
 800c3d0:	e002      	b.n	800c3d8 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800c3d2:	bf00      	nop
 800c3d4:	e000      	b.n	800c3d8 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800c3d6:	bf00      	nop
	return res;
 800c3d8:	7ffb      	ldrb	r3, [r7, #31]
}
 800c3da:	4618      	mov	r0, r3
 800c3dc:	3724      	adds	r7, #36	; 0x24
 800c3de:	46bd      	mov	sp, r7
 800c3e0:	bd90      	pop	{r4, r7, pc}

0800c3e2 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800c3e2:	b580      	push	{r7, lr}
 800c3e4:	b088      	sub	sp, #32
 800c3e6:	af00      	add	r7, sp, #0
 800c3e8:	60f8      	str	r0, [r7, #12]
 800c3ea:	60b9      	str	r1, [r7, #8]
 800c3ec:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800c3ee:	2300      	movs	r3, #0
 800c3f0:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800c3f2:	68fb      	ldr	r3, [r7, #12]
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800c3f8:	68bb      	ldr	r3, [r7, #8]
 800c3fa:	2b01      	cmp	r3, #1
 800c3fc:	d904      	bls.n	800c408 <remove_chain+0x26>
 800c3fe:	69bb      	ldr	r3, [r7, #24]
 800c400:	695b      	ldr	r3, [r3, #20]
 800c402:	68ba      	ldr	r2, [r7, #8]
 800c404:	429a      	cmp	r2, r3
 800c406:	d301      	bcc.n	800c40c <remove_chain+0x2a>
 800c408:	2302      	movs	r3, #2
 800c40a:	e04b      	b.n	800c4a4 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	2b00      	cmp	r3, #0
 800c410:	d00c      	beq.n	800c42c <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800c412:	f04f 32ff 	mov.w	r2, #4294967295
 800c416:	6879      	ldr	r1, [r7, #4]
 800c418:	69b8      	ldr	r0, [r7, #24]
 800c41a:	f7ff fef6 	bl	800c20a <put_fat>
 800c41e:	4603      	mov	r3, r0
 800c420:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800c422:	7ffb      	ldrb	r3, [r7, #31]
 800c424:	2b00      	cmp	r3, #0
 800c426:	d001      	beq.n	800c42c <remove_chain+0x4a>
 800c428:	7ffb      	ldrb	r3, [r7, #31]
 800c42a:	e03b      	b.n	800c4a4 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800c42c:	68b9      	ldr	r1, [r7, #8]
 800c42e:	68f8      	ldr	r0, [r7, #12]
 800c430:	f7ff fe43 	bl	800c0ba <get_fat>
 800c434:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800c436:	697b      	ldr	r3, [r7, #20]
 800c438:	2b00      	cmp	r3, #0
 800c43a:	d031      	beq.n	800c4a0 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800c43c:	697b      	ldr	r3, [r7, #20]
 800c43e:	2b01      	cmp	r3, #1
 800c440:	d101      	bne.n	800c446 <remove_chain+0x64>
 800c442:	2302      	movs	r3, #2
 800c444:	e02e      	b.n	800c4a4 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800c446:	697b      	ldr	r3, [r7, #20]
 800c448:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c44c:	d101      	bne.n	800c452 <remove_chain+0x70>
 800c44e:	2301      	movs	r3, #1
 800c450:	e028      	b.n	800c4a4 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800c452:	2200      	movs	r2, #0
 800c454:	68b9      	ldr	r1, [r7, #8]
 800c456:	69b8      	ldr	r0, [r7, #24]
 800c458:	f7ff fed7 	bl	800c20a <put_fat>
 800c45c:	4603      	mov	r3, r0
 800c45e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800c460:	7ffb      	ldrb	r3, [r7, #31]
 800c462:	2b00      	cmp	r3, #0
 800c464:	d001      	beq.n	800c46a <remove_chain+0x88>
 800c466:	7ffb      	ldrb	r3, [r7, #31]
 800c468:	e01c      	b.n	800c4a4 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800c46a:	69bb      	ldr	r3, [r7, #24]
 800c46c:	691a      	ldr	r2, [r3, #16]
 800c46e:	69bb      	ldr	r3, [r7, #24]
 800c470:	695b      	ldr	r3, [r3, #20]
 800c472:	3b02      	subs	r3, #2
 800c474:	429a      	cmp	r2, r3
 800c476:	d20b      	bcs.n	800c490 <remove_chain+0xae>
			fs->free_clst++;
 800c478:	69bb      	ldr	r3, [r7, #24]
 800c47a:	691b      	ldr	r3, [r3, #16]
 800c47c:	1c5a      	adds	r2, r3, #1
 800c47e:	69bb      	ldr	r3, [r7, #24]
 800c480:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800c482:	69bb      	ldr	r3, [r7, #24]
 800c484:	791b      	ldrb	r3, [r3, #4]
 800c486:	f043 0301 	orr.w	r3, r3, #1
 800c48a:	b2da      	uxtb	r2, r3
 800c48c:	69bb      	ldr	r3, [r7, #24]
 800c48e:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800c490:	697b      	ldr	r3, [r7, #20]
 800c492:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800c494:	69bb      	ldr	r3, [r7, #24]
 800c496:	695b      	ldr	r3, [r3, #20]
 800c498:	68ba      	ldr	r2, [r7, #8]
 800c49a:	429a      	cmp	r2, r3
 800c49c:	d3c6      	bcc.n	800c42c <remove_chain+0x4a>
 800c49e:	e000      	b.n	800c4a2 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800c4a0:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800c4a2:	2300      	movs	r3, #0
}
 800c4a4:	4618      	mov	r0, r3
 800c4a6:	3720      	adds	r7, #32
 800c4a8:	46bd      	mov	sp, r7
 800c4aa:	bd80      	pop	{r7, pc}

0800c4ac <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800c4ac:	b580      	push	{r7, lr}
 800c4ae:	b088      	sub	sp, #32
 800c4b0:	af00      	add	r7, sp, #0
 800c4b2:	6078      	str	r0, [r7, #4]
 800c4b4:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	681b      	ldr	r3, [r3, #0]
 800c4ba:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800c4bc:	683b      	ldr	r3, [r7, #0]
 800c4be:	2b00      	cmp	r3, #0
 800c4c0:	d10d      	bne.n	800c4de <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800c4c2:	693b      	ldr	r3, [r7, #16]
 800c4c4:	68db      	ldr	r3, [r3, #12]
 800c4c6:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800c4c8:	69bb      	ldr	r3, [r7, #24]
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	d004      	beq.n	800c4d8 <create_chain+0x2c>
 800c4ce:	693b      	ldr	r3, [r7, #16]
 800c4d0:	695b      	ldr	r3, [r3, #20]
 800c4d2:	69ba      	ldr	r2, [r7, #24]
 800c4d4:	429a      	cmp	r2, r3
 800c4d6:	d31b      	bcc.n	800c510 <create_chain+0x64>
 800c4d8:	2301      	movs	r3, #1
 800c4da:	61bb      	str	r3, [r7, #24]
 800c4dc:	e018      	b.n	800c510 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800c4de:	6839      	ldr	r1, [r7, #0]
 800c4e0:	6878      	ldr	r0, [r7, #4]
 800c4e2:	f7ff fdea 	bl	800c0ba <get_fat>
 800c4e6:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800c4e8:	68fb      	ldr	r3, [r7, #12]
 800c4ea:	2b01      	cmp	r3, #1
 800c4ec:	d801      	bhi.n	800c4f2 <create_chain+0x46>
 800c4ee:	2301      	movs	r3, #1
 800c4f0:	e070      	b.n	800c5d4 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800c4f2:	68fb      	ldr	r3, [r7, #12]
 800c4f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c4f8:	d101      	bne.n	800c4fe <create_chain+0x52>
 800c4fa:	68fb      	ldr	r3, [r7, #12]
 800c4fc:	e06a      	b.n	800c5d4 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800c4fe:	693b      	ldr	r3, [r7, #16]
 800c500:	695b      	ldr	r3, [r3, #20]
 800c502:	68fa      	ldr	r2, [r7, #12]
 800c504:	429a      	cmp	r2, r3
 800c506:	d201      	bcs.n	800c50c <create_chain+0x60>
 800c508:	68fb      	ldr	r3, [r7, #12]
 800c50a:	e063      	b.n	800c5d4 <create_chain+0x128>
		scl = clst;
 800c50c:	683b      	ldr	r3, [r7, #0]
 800c50e:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800c510:	69bb      	ldr	r3, [r7, #24]
 800c512:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800c514:	69fb      	ldr	r3, [r7, #28]
 800c516:	3301      	adds	r3, #1
 800c518:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800c51a:	693b      	ldr	r3, [r7, #16]
 800c51c:	695b      	ldr	r3, [r3, #20]
 800c51e:	69fa      	ldr	r2, [r7, #28]
 800c520:	429a      	cmp	r2, r3
 800c522:	d307      	bcc.n	800c534 <create_chain+0x88>
				ncl = 2;
 800c524:	2302      	movs	r3, #2
 800c526:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800c528:	69fa      	ldr	r2, [r7, #28]
 800c52a:	69bb      	ldr	r3, [r7, #24]
 800c52c:	429a      	cmp	r2, r3
 800c52e:	d901      	bls.n	800c534 <create_chain+0x88>
 800c530:	2300      	movs	r3, #0
 800c532:	e04f      	b.n	800c5d4 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800c534:	69f9      	ldr	r1, [r7, #28]
 800c536:	6878      	ldr	r0, [r7, #4]
 800c538:	f7ff fdbf 	bl	800c0ba <get_fat>
 800c53c:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800c53e:	68fb      	ldr	r3, [r7, #12]
 800c540:	2b00      	cmp	r3, #0
 800c542:	d00e      	beq.n	800c562 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800c544:	68fb      	ldr	r3, [r7, #12]
 800c546:	2b01      	cmp	r3, #1
 800c548:	d003      	beq.n	800c552 <create_chain+0xa6>
 800c54a:	68fb      	ldr	r3, [r7, #12]
 800c54c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c550:	d101      	bne.n	800c556 <create_chain+0xaa>
 800c552:	68fb      	ldr	r3, [r7, #12]
 800c554:	e03e      	b.n	800c5d4 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800c556:	69fa      	ldr	r2, [r7, #28]
 800c558:	69bb      	ldr	r3, [r7, #24]
 800c55a:	429a      	cmp	r2, r3
 800c55c:	d1da      	bne.n	800c514 <create_chain+0x68>
 800c55e:	2300      	movs	r3, #0
 800c560:	e038      	b.n	800c5d4 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800c562:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800c564:	f04f 32ff 	mov.w	r2, #4294967295
 800c568:	69f9      	ldr	r1, [r7, #28]
 800c56a:	6938      	ldr	r0, [r7, #16]
 800c56c:	f7ff fe4d 	bl	800c20a <put_fat>
 800c570:	4603      	mov	r3, r0
 800c572:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800c574:	7dfb      	ldrb	r3, [r7, #23]
 800c576:	2b00      	cmp	r3, #0
 800c578:	d109      	bne.n	800c58e <create_chain+0xe2>
 800c57a:	683b      	ldr	r3, [r7, #0]
 800c57c:	2b00      	cmp	r3, #0
 800c57e:	d006      	beq.n	800c58e <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800c580:	69fa      	ldr	r2, [r7, #28]
 800c582:	6839      	ldr	r1, [r7, #0]
 800c584:	6938      	ldr	r0, [r7, #16]
 800c586:	f7ff fe40 	bl	800c20a <put_fat>
 800c58a:	4603      	mov	r3, r0
 800c58c:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800c58e:	7dfb      	ldrb	r3, [r7, #23]
 800c590:	2b00      	cmp	r3, #0
 800c592:	d116      	bne.n	800c5c2 <create_chain+0x116>
		fs->last_clst = ncl;
 800c594:	693b      	ldr	r3, [r7, #16]
 800c596:	69fa      	ldr	r2, [r7, #28]
 800c598:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800c59a:	693b      	ldr	r3, [r7, #16]
 800c59c:	691a      	ldr	r2, [r3, #16]
 800c59e:	693b      	ldr	r3, [r7, #16]
 800c5a0:	695b      	ldr	r3, [r3, #20]
 800c5a2:	3b02      	subs	r3, #2
 800c5a4:	429a      	cmp	r2, r3
 800c5a6:	d804      	bhi.n	800c5b2 <create_chain+0x106>
 800c5a8:	693b      	ldr	r3, [r7, #16]
 800c5aa:	691b      	ldr	r3, [r3, #16]
 800c5ac:	1e5a      	subs	r2, r3, #1
 800c5ae:	693b      	ldr	r3, [r7, #16]
 800c5b0:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800c5b2:	693b      	ldr	r3, [r7, #16]
 800c5b4:	791b      	ldrb	r3, [r3, #4]
 800c5b6:	f043 0301 	orr.w	r3, r3, #1
 800c5ba:	b2da      	uxtb	r2, r3
 800c5bc:	693b      	ldr	r3, [r7, #16]
 800c5be:	711a      	strb	r2, [r3, #4]
 800c5c0:	e007      	b.n	800c5d2 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800c5c2:	7dfb      	ldrb	r3, [r7, #23]
 800c5c4:	2b01      	cmp	r3, #1
 800c5c6:	d102      	bne.n	800c5ce <create_chain+0x122>
 800c5c8:	f04f 33ff 	mov.w	r3, #4294967295
 800c5cc:	e000      	b.n	800c5d0 <create_chain+0x124>
 800c5ce:	2301      	movs	r3, #1
 800c5d0:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800c5d2:	69fb      	ldr	r3, [r7, #28]
}
 800c5d4:	4618      	mov	r0, r3
 800c5d6:	3720      	adds	r7, #32
 800c5d8:	46bd      	mov	sp, r7
 800c5da:	bd80      	pop	{r7, pc}

0800c5dc <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800c5dc:	b480      	push	{r7}
 800c5de:	b087      	sub	sp, #28
 800c5e0:	af00      	add	r7, sp, #0
 800c5e2:	6078      	str	r0, [r7, #4]
 800c5e4:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5f0:	3304      	adds	r3, #4
 800c5f2:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800c5f4:	683b      	ldr	r3, [r7, #0]
 800c5f6:	0a5b      	lsrs	r3, r3, #9
 800c5f8:	68fa      	ldr	r2, [r7, #12]
 800c5fa:	8952      	ldrh	r2, [r2, #10]
 800c5fc:	fbb3 f3f2 	udiv	r3, r3, r2
 800c600:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800c602:	693b      	ldr	r3, [r7, #16]
 800c604:	1d1a      	adds	r2, r3, #4
 800c606:	613a      	str	r2, [r7, #16]
 800c608:	681b      	ldr	r3, [r3, #0]
 800c60a:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800c60c:	68bb      	ldr	r3, [r7, #8]
 800c60e:	2b00      	cmp	r3, #0
 800c610:	d101      	bne.n	800c616 <clmt_clust+0x3a>
 800c612:	2300      	movs	r3, #0
 800c614:	e010      	b.n	800c638 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800c616:	697a      	ldr	r2, [r7, #20]
 800c618:	68bb      	ldr	r3, [r7, #8]
 800c61a:	429a      	cmp	r2, r3
 800c61c:	d307      	bcc.n	800c62e <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800c61e:	697a      	ldr	r2, [r7, #20]
 800c620:	68bb      	ldr	r3, [r7, #8]
 800c622:	1ad3      	subs	r3, r2, r3
 800c624:	617b      	str	r3, [r7, #20]
 800c626:	693b      	ldr	r3, [r7, #16]
 800c628:	3304      	adds	r3, #4
 800c62a:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800c62c:	e7e9      	b.n	800c602 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800c62e:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800c630:	693b      	ldr	r3, [r7, #16]
 800c632:	681a      	ldr	r2, [r3, #0]
 800c634:	697b      	ldr	r3, [r7, #20]
 800c636:	4413      	add	r3, r2
}
 800c638:	4618      	mov	r0, r3
 800c63a:	371c      	adds	r7, #28
 800c63c:	46bd      	mov	sp, r7
 800c63e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c642:	4770      	bx	lr

0800c644 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800c644:	b580      	push	{r7, lr}
 800c646:	b086      	sub	sp, #24
 800c648:	af00      	add	r7, sp, #0
 800c64a:	6078      	str	r0, [r7, #4]
 800c64c:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	681b      	ldr	r3, [r3, #0]
 800c652:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800c654:	683b      	ldr	r3, [r7, #0]
 800c656:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c65a:	d204      	bcs.n	800c666 <dir_sdi+0x22>
 800c65c:	683b      	ldr	r3, [r7, #0]
 800c65e:	f003 031f 	and.w	r3, r3, #31
 800c662:	2b00      	cmp	r3, #0
 800c664:	d001      	beq.n	800c66a <dir_sdi+0x26>
		return FR_INT_ERR;
 800c666:	2302      	movs	r3, #2
 800c668:	e063      	b.n	800c732 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	683a      	ldr	r2, [r7, #0]
 800c66e:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	689b      	ldr	r3, [r3, #8]
 800c674:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800c676:	697b      	ldr	r3, [r7, #20]
 800c678:	2b00      	cmp	r3, #0
 800c67a:	d106      	bne.n	800c68a <dir_sdi+0x46>
 800c67c:	693b      	ldr	r3, [r7, #16]
 800c67e:	781b      	ldrb	r3, [r3, #0]
 800c680:	2b02      	cmp	r3, #2
 800c682:	d902      	bls.n	800c68a <dir_sdi+0x46>
		clst = fs->dirbase;
 800c684:	693b      	ldr	r3, [r7, #16]
 800c686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c688:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800c68a:	697b      	ldr	r3, [r7, #20]
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	d10c      	bne.n	800c6aa <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800c690:	683b      	ldr	r3, [r7, #0]
 800c692:	095b      	lsrs	r3, r3, #5
 800c694:	693a      	ldr	r2, [r7, #16]
 800c696:	8912      	ldrh	r2, [r2, #8]
 800c698:	4293      	cmp	r3, r2
 800c69a:	d301      	bcc.n	800c6a0 <dir_sdi+0x5c>
 800c69c:	2302      	movs	r3, #2
 800c69e:	e048      	b.n	800c732 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800c6a0:	693b      	ldr	r3, [r7, #16]
 800c6a2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	61da      	str	r2, [r3, #28]
 800c6a8:	e029      	b.n	800c6fe <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800c6aa:	693b      	ldr	r3, [r7, #16]
 800c6ac:	895b      	ldrh	r3, [r3, #10]
 800c6ae:	025b      	lsls	r3, r3, #9
 800c6b0:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800c6b2:	e019      	b.n	800c6e8 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	6979      	ldr	r1, [r7, #20]
 800c6b8:	4618      	mov	r0, r3
 800c6ba:	f7ff fcfe 	bl	800c0ba <get_fat>
 800c6be:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800c6c0:	697b      	ldr	r3, [r7, #20]
 800c6c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c6c6:	d101      	bne.n	800c6cc <dir_sdi+0x88>
 800c6c8:	2301      	movs	r3, #1
 800c6ca:	e032      	b.n	800c732 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800c6cc:	697b      	ldr	r3, [r7, #20]
 800c6ce:	2b01      	cmp	r3, #1
 800c6d0:	d904      	bls.n	800c6dc <dir_sdi+0x98>
 800c6d2:	693b      	ldr	r3, [r7, #16]
 800c6d4:	695b      	ldr	r3, [r3, #20]
 800c6d6:	697a      	ldr	r2, [r7, #20]
 800c6d8:	429a      	cmp	r2, r3
 800c6da:	d301      	bcc.n	800c6e0 <dir_sdi+0x9c>
 800c6dc:	2302      	movs	r3, #2
 800c6de:	e028      	b.n	800c732 <dir_sdi+0xee>
			ofs -= csz;
 800c6e0:	683a      	ldr	r2, [r7, #0]
 800c6e2:	68fb      	ldr	r3, [r7, #12]
 800c6e4:	1ad3      	subs	r3, r2, r3
 800c6e6:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800c6e8:	683a      	ldr	r2, [r7, #0]
 800c6ea:	68fb      	ldr	r3, [r7, #12]
 800c6ec:	429a      	cmp	r2, r3
 800c6ee:	d2e1      	bcs.n	800c6b4 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800c6f0:	6979      	ldr	r1, [r7, #20]
 800c6f2:	6938      	ldr	r0, [r7, #16]
 800c6f4:	f7ff fcc2 	bl	800c07c <clust2sect>
 800c6f8:	4602      	mov	r2, r0
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	697a      	ldr	r2, [r7, #20]
 800c702:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	69db      	ldr	r3, [r3, #28]
 800c708:	2b00      	cmp	r3, #0
 800c70a:	d101      	bne.n	800c710 <dir_sdi+0xcc>
 800c70c:	2302      	movs	r3, #2
 800c70e:	e010      	b.n	800c732 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	69da      	ldr	r2, [r3, #28]
 800c714:	683b      	ldr	r3, [r7, #0]
 800c716:	0a5b      	lsrs	r3, r3, #9
 800c718:	441a      	add	r2, r3
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800c71e:	693b      	ldr	r3, [r7, #16]
 800c720:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800c724:	683b      	ldr	r3, [r7, #0]
 800c726:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c72a:	441a      	add	r2, r3
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800c730:	2300      	movs	r3, #0
}
 800c732:	4618      	mov	r0, r3
 800c734:	3718      	adds	r7, #24
 800c736:	46bd      	mov	sp, r7
 800c738:	bd80      	pop	{r7, pc}

0800c73a <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800c73a:	b580      	push	{r7, lr}
 800c73c:	b086      	sub	sp, #24
 800c73e:	af00      	add	r7, sp, #0
 800c740:	6078      	str	r0, [r7, #4]
 800c742:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	681b      	ldr	r3, [r3, #0]
 800c748:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	695b      	ldr	r3, [r3, #20]
 800c74e:	3320      	adds	r3, #32
 800c750:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	69db      	ldr	r3, [r3, #28]
 800c756:	2b00      	cmp	r3, #0
 800c758:	d003      	beq.n	800c762 <dir_next+0x28>
 800c75a:	68bb      	ldr	r3, [r7, #8]
 800c75c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c760:	d301      	bcc.n	800c766 <dir_next+0x2c>
 800c762:	2304      	movs	r3, #4
 800c764:	e0aa      	b.n	800c8bc <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800c766:	68bb      	ldr	r3, [r7, #8]
 800c768:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c76c:	2b00      	cmp	r3, #0
 800c76e:	f040 8098 	bne.w	800c8a2 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	69db      	ldr	r3, [r3, #28]
 800c776:	1c5a      	adds	r2, r3, #1
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	699b      	ldr	r3, [r3, #24]
 800c780:	2b00      	cmp	r3, #0
 800c782:	d10b      	bne.n	800c79c <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800c784:	68bb      	ldr	r3, [r7, #8]
 800c786:	095b      	lsrs	r3, r3, #5
 800c788:	68fa      	ldr	r2, [r7, #12]
 800c78a:	8912      	ldrh	r2, [r2, #8]
 800c78c:	4293      	cmp	r3, r2
 800c78e:	f0c0 8088 	bcc.w	800c8a2 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	2200      	movs	r2, #0
 800c796:	61da      	str	r2, [r3, #28]
 800c798:	2304      	movs	r3, #4
 800c79a:	e08f      	b.n	800c8bc <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800c79c:	68bb      	ldr	r3, [r7, #8]
 800c79e:	0a5b      	lsrs	r3, r3, #9
 800c7a0:	68fa      	ldr	r2, [r7, #12]
 800c7a2:	8952      	ldrh	r2, [r2, #10]
 800c7a4:	3a01      	subs	r2, #1
 800c7a6:	4013      	ands	r3, r2
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	d17a      	bne.n	800c8a2 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800c7ac:	687a      	ldr	r2, [r7, #4]
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	699b      	ldr	r3, [r3, #24]
 800c7b2:	4619      	mov	r1, r3
 800c7b4:	4610      	mov	r0, r2
 800c7b6:	f7ff fc80 	bl	800c0ba <get_fat>
 800c7ba:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800c7bc:	697b      	ldr	r3, [r7, #20]
 800c7be:	2b01      	cmp	r3, #1
 800c7c0:	d801      	bhi.n	800c7c6 <dir_next+0x8c>
 800c7c2:	2302      	movs	r3, #2
 800c7c4:	e07a      	b.n	800c8bc <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800c7c6:	697b      	ldr	r3, [r7, #20]
 800c7c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c7cc:	d101      	bne.n	800c7d2 <dir_next+0x98>
 800c7ce:	2301      	movs	r3, #1
 800c7d0:	e074      	b.n	800c8bc <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800c7d2:	68fb      	ldr	r3, [r7, #12]
 800c7d4:	695b      	ldr	r3, [r3, #20]
 800c7d6:	697a      	ldr	r2, [r7, #20]
 800c7d8:	429a      	cmp	r2, r3
 800c7da:	d358      	bcc.n	800c88e <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800c7dc:	683b      	ldr	r3, [r7, #0]
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	d104      	bne.n	800c7ec <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	2200      	movs	r2, #0
 800c7e6:	61da      	str	r2, [r3, #28]
 800c7e8:	2304      	movs	r3, #4
 800c7ea:	e067      	b.n	800c8bc <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800c7ec:	687a      	ldr	r2, [r7, #4]
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	699b      	ldr	r3, [r3, #24]
 800c7f2:	4619      	mov	r1, r3
 800c7f4:	4610      	mov	r0, r2
 800c7f6:	f7ff fe59 	bl	800c4ac <create_chain>
 800c7fa:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800c7fc:	697b      	ldr	r3, [r7, #20]
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	d101      	bne.n	800c806 <dir_next+0xcc>
 800c802:	2307      	movs	r3, #7
 800c804:	e05a      	b.n	800c8bc <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800c806:	697b      	ldr	r3, [r7, #20]
 800c808:	2b01      	cmp	r3, #1
 800c80a:	d101      	bne.n	800c810 <dir_next+0xd6>
 800c80c:	2302      	movs	r3, #2
 800c80e:	e055      	b.n	800c8bc <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800c810:	697b      	ldr	r3, [r7, #20]
 800c812:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c816:	d101      	bne.n	800c81c <dir_next+0xe2>
 800c818:	2301      	movs	r3, #1
 800c81a:	e04f      	b.n	800c8bc <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800c81c:	68f8      	ldr	r0, [r7, #12]
 800c81e:	f7ff fb4d 	bl	800bebc <sync_window>
 800c822:	4603      	mov	r3, r0
 800c824:	2b00      	cmp	r3, #0
 800c826:	d001      	beq.n	800c82c <dir_next+0xf2>
 800c828:	2301      	movs	r3, #1
 800c82a:	e047      	b.n	800c8bc <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800c82c:	68fb      	ldr	r3, [r7, #12]
 800c82e:	3330      	adds	r3, #48	; 0x30
 800c830:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c834:	2100      	movs	r1, #0
 800c836:	4618      	mov	r0, r3
 800c838:	f7ff f977 	bl	800bb2a <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800c83c:	2300      	movs	r3, #0
 800c83e:	613b      	str	r3, [r7, #16]
 800c840:	6979      	ldr	r1, [r7, #20]
 800c842:	68f8      	ldr	r0, [r7, #12]
 800c844:	f7ff fc1a 	bl	800c07c <clust2sect>
 800c848:	4602      	mov	r2, r0
 800c84a:	68fb      	ldr	r3, [r7, #12]
 800c84c:	62da      	str	r2, [r3, #44]	; 0x2c
 800c84e:	e012      	b.n	800c876 <dir_next+0x13c>
						fs->wflag = 1;
 800c850:	68fb      	ldr	r3, [r7, #12]
 800c852:	2201      	movs	r2, #1
 800c854:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800c856:	68f8      	ldr	r0, [r7, #12]
 800c858:	f7ff fb30 	bl	800bebc <sync_window>
 800c85c:	4603      	mov	r3, r0
 800c85e:	2b00      	cmp	r3, #0
 800c860:	d001      	beq.n	800c866 <dir_next+0x12c>
 800c862:	2301      	movs	r3, #1
 800c864:	e02a      	b.n	800c8bc <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800c866:	693b      	ldr	r3, [r7, #16]
 800c868:	3301      	adds	r3, #1
 800c86a:	613b      	str	r3, [r7, #16]
 800c86c:	68fb      	ldr	r3, [r7, #12]
 800c86e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c870:	1c5a      	adds	r2, r3, #1
 800c872:	68fb      	ldr	r3, [r7, #12]
 800c874:	62da      	str	r2, [r3, #44]	; 0x2c
 800c876:	68fb      	ldr	r3, [r7, #12]
 800c878:	895b      	ldrh	r3, [r3, #10]
 800c87a:	461a      	mov	r2, r3
 800c87c:	693b      	ldr	r3, [r7, #16]
 800c87e:	4293      	cmp	r3, r2
 800c880:	d3e6      	bcc.n	800c850 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800c882:	68fb      	ldr	r3, [r7, #12]
 800c884:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c886:	693b      	ldr	r3, [r7, #16]
 800c888:	1ad2      	subs	r2, r2, r3
 800c88a:	68fb      	ldr	r3, [r7, #12]
 800c88c:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	697a      	ldr	r2, [r7, #20]
 800c892:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800c894:	6979      	ldr	r1, [r7, #20]
 800c896:	68f8      	ldr	r0, [r7, #12]
 800c898:	f7ff fbf0 	bl	800c07c <clust2sect>
 800c89c:	4602      	mov	r2, r0
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	68ba      	ldr	r2, [r7, #8]
 800c8a6:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800c8a8:	68fb      	ldr	r3, [r7, #12]
 800c8aa:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800c8ae:	68bb      	ldr	r3, [r7, #8]
 800c8b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c8b4:	441a      	add	r2, r3
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800c8ba:	2300      	movs	r3, #0
}
 800c8bc:	4618      	mov	r0, r3
 800c8be:	3718      	adds	r7, #24
 800c8c0:	46bd      	mov	sp, r7
 800c8c2:	bd80      	pop	{r7, pc}

0800c8c4 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800c8c4:	b580      	push	{r7, lr}
 800c8c6:	b086      	sub	sp, #24
 800c8c8:	af00      	add	r7, sp, #0
 800c8ca:	6078      	str	r0, [r7, #4]
 800c8cc:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	681b      	ldr	r3, [r3, #0]
 800c8d2:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800c8d4:	2100      	movs	r1, #0
 800c8d6:	6878      	ldr	r0, [r7, #4]
 800c8d8:	f7ff feb4 	bl	800c644 <dir_sdi>
 800c8dc:	4603      	mov	r3, r0
 800c8de:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800c8e0:	7dfb      	ldrb	r3, [r7, #23]
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	d12b      	bne.n	800c93e <dir_alloc+0x7a>
		n = 0;
 800c8e6:	2300      	movs	r3, #0
 800c8e8:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	69db      	ldr	r3, [r3, #28]
 800c8ee:	4619      	mov	r1, r3
 800c8f0:	68f8      	ldr	r0, [r7, #12]
 800c8f2:	f7ff fb27 	bl	800bf44 <move_window>
 800c8f6:	4603      	mov	r3, r0
 800c8f8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800c8fa:	7dfb      	ldrb	r3, [r7, #23]
 800c8fc:	2b00      	cmp	r3, #0
 800c8fe:	d11d      	bne.n	800c93c <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	6a1b      	ldr	r3, [r3, #32]
 800c904:	781b      	ldrb	r3, [r3, #0]
 800c906:	2be5      	cmp	r3, #229	; 0xe5
 800c908:	d004      	beq.n	800c914 <dir_alloc+0x50>
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	6a1b      	ldr	r3, [r3, #32]
 800c90e:	781b      	ldrb	r3, [r3, #0]
 800c910:	2b00      	cmp	r3, #0
 800c912:	d107      	bne.n	800c924 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800c914:	693b      	ldr	r3, [r7, #16]
 800c916:	3301      	adds	r3, #1
 800c918:	613b      	str	r3, [r7, #16]
 800c91a:	693a      	ldr	r2, [r7, #16]
 800c91c:	683b      	ldr	r3, [r7, #0]
 800c91e:	429a      	cmp	r2, r3
 800c920:	d102      	bne.n	800c928 <dir_alloc+0x64>
 800c922:	e00c      	b.n	800c93e <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800c924:	2300      	movs	r3, #0
 800c926:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800c928:	2101      	movs	r1, #1
 800c92a:	6878      	ldr	r0, [r7, #4]
 800c92c:	f7ff ff05 	bl	800c73a <dir_next>
 800c930:	4603      	mov	r3, r0
 800c932:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800c934:	7dfb      	ldrb	r3, [r7, #23]
 800c936:	2b00      	cmp	r3, #0
 800c938:	d0d7      	beq.n	800c8ea <dir_alloc+0x26>
 800c93a:	e000      	b.n	800c93e <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800c93c:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800c93e:	7dfb      	ldrb	r3, [r7, #23]
 800c940:	2b04      	cmp	r3, #4
 800c942:	d101      	bne.n	800c948 <dir_alloc+0x84>
 800c944:	2307      	movs	r3, #7
 800c946:	75fb      	strb	r3, [r7, #23]
	return res;
 800c948:	7dfb      	ldrb	r3, [r7, #23]
}
 800c94a:	4618      	mov	r0, r3
 800c94c:	3718      	adds	r7, #24
 800c94e:	46bd      	mov	sp, r7
 800c950:	bd80      	pop	{r7, pc}

0800c952 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800c952:	b580      	push	{r7, lr}
 800c954:	b084      	sub	sp, #16
 800c956:	af00      	add	r7, sp, #0
 800c958:	6078      	str	r0, [r7, #4]
 800c95a:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800c95c:	683b      	ldr	r3, [r7, #0]
 800c95e:	331a      	adds	r3, #26
 800c960:	4618      	mov	r0, r3
 800c962:	f7ff f83f 	bl	800b9e4 <ld_word>
 800c966:	4603      	mov	r3, r0
 800c968:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	781b      	ldrb	r3, [r3, #0]
 800c96e:	2b03      	cmp	r3, #3
 800c970:	d109      	bne.n	800c986 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800c972:	683b      	ldr	r3, [r7, #0]
 800c974:	3314      	adds	r3, #20
 800c976:	4618      	mov	r0, r3
 800c978:	f7ff f834 	bl	800b9e4 <ld_word>
 800c97c:	4603      	mov	r3, r0
 800c97e:	041b      	lsls	r3, r3, #16
 800c980:	68fa      	ldr	r2, [r7, #12]
 800c982:	4313      	orrs	r3, r2
 800c984:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800c986:	68fb      	ldr	r3, [r7, #12]
}
 800c988:	4618      	mov	r0, r3
 800c98a:	3710      	adds	r7, #16
 800c98c:	46bd      	mov	sp, r7
 800c98e:	bd80      	pop	{r7, pc}

0800c990 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800c990:	b580      	push	{r7, lr}
 800c992:	b084      	sub	sp, #16
 800c994:	af00      	add	r7, sp, #0
 800c996:	60f8      	str	r0, [r7, #12]
 800c998:	60b9      	str	r1, [r7, #8]
 800c99a:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800c99c:	68bb      	ldr	r3, [r7, #8]
 800c99e:	331a      	adds	r3, #26
 800c9a0:	687a      	ldr	r2, [r7, #4]
 800c9a2:	b292      	uxth	r2, r2
 800c9a4:	4611      	mov	r1, r2
 800c9a6:	4618      	mov	r0, r3
 800c9a8:	f7ff f857 	bl	800ba5a <st_word>
	if (fs->fs_type == FS_FAT32) {
 800c9ac:	68fb      	ldr	r3, [r7, #12]
 800c9ae:	781b      	ldrb	r3, [r3, #0]
 800c9b0:	2b03      	cmp	r3, #3
 800c9b2:	d109      	bne.n	800c9c8 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800c9b4:	68bb      	ldr	r3, [r7, #8]
 800c9b6:	f103 0214 	add.w	r2, r3, #20
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	0c1b      	lsrs	r3, r3, #16
 800c9be:	b29b      	uxth	r3, r3
 800c9c0:	4619      	mov	r1, r3
 800c9c2:	4610      	mov	r0, r2
 800c9c4:	f7ff f849 	bl	800ba5a <st_word>
	}
}
 800c9c8:	bf00      	nop
 800c9ca:	3710      	adds	r7, #16
 800c9cc:	46bd      	mov	sp, r7
 800c9ce:	bd80      	pop	{r7, pc}

0800c9d0 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800c9d0:	b580      	push	{r7, lr}
 800c9d2:	b086      	sub	sp, #24
 800c9d4:	af00      	add	r7, sp, #0
 800c9d6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	681b      	ldr	r3, [r3, #0]
 800c9dc:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800c9de:	2100      	movs	r1, #0
 800c9e0:	6878      	ldr	r0, [r7, #4]
 800c9e2:	f7ff fe2f 	bl	800c644 <dir_sdi>
 800c9e6:	4603      	mov	r3, r0
 800c9e8:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800c9ea:	7dfb      	ldrb	r3, [r7, #23]
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d001      	beq.n	800c9f4 <dir_find+0x24>
 800c9f0:	7dfb      	ldrb	r3, [r7, #23]
 800c9f2:	e03e      	b.n	800ca72 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	69db      	ldr	r3, [r3, #28]
 800c9f8:	4619      	mov	r1, r3
 800c9fa:	6938      	ldr	r0, [r7, #16]
 800c9fc:	f7ff faa2 	bl	800bf44 <move_window>
 800ca00:	4603      	mov	r3, r0
 800ca02:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800ca04:	7dfb      	ldrb	r3, [r7, #23]
 800ca06:	2b00      	cmp	r3, #0
 800ca08:	d12f      	bne.n	800ca6a <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	6a1b      	ldr	r3, [r3, #32]
 800ca0e:	781b      	ldrb	r3, [r3, #0]
 800ca10:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800ca12:	7bfb      	ldrb	r3, [r7, #15]
 800ca14:	2b00      	cmp	r3, #0
 800ca16:	d102      	bne.n	800ca1e <dir_find+0x4e>
 800ca18:	2304      	movs	r3, #4
 800ca1a:	75fb      	strb	r3, [r7, #23]
 800ca1c:	e028      	b.n	800ca70 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	6a1b      	ldr	r3, [r3, #32]
 800ca22:	330b      	adds	r3, #11
 800ca24:	781b      	ldrb	r3, [r3, #0]
 800ca26:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ca2a:	b2da      	uxtb	r2, r3
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	6a1b      	ldr	r3, [r3, #32]
 800ca34:	330b      	adds	r3, #11
 800ca36:	781b      	ldrb	r3, [r3, #0]
 800ca38:	f003 0308 	and.w	r3, r3, #8
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	d10a      	bne.n	800ca56 <dir_find+0x86>
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	6a18      	ldr	r0, [r3, #32]
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	3324      	adds	r3, #36	; 0x24
 800ca48:	220b      	movs	r2, #11
 800ca4a:	4619      	mov	r1, r3
 800ca4c:	f7ff f888 	bl	800bb60 <mem_cmp>
 800ca50:	4603      	mov	r3, r0
 800ca52:	2b00      	cmp	r3, #0
 800ca54:	d00b      	beq.n	800ca6e <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800ca56:	2100      	movs	r1, #0
 800ca58:	6878      	ldr	r0, [r7, #4]
 800ca5a:	f7ff fe6e 	bl	800c73a <dir_next>
 800ca5e:	4603      	mov	r3, r0
 800ca60:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800ca62:	7dfb      	ldrb	r3, [r7, #23]
 800ca64:	2b00      	cmp	r3, #0
 800ca66:	d0c5      	beq.n	800c9f4 <dir_find+0x24>
 800ca68:	e002      	b.n	800ca70 <dir_find+0xa0>
		if (res != FR_OK) break;
 800ca6a:	bf00      	nop
 800ca6c:	e000      	b.n	800ca70 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800ca6e:	bf00      	nop

	return res;
 800ca70:	7dfb      	ldrb	r3, [r7, #23]
}
 800ca72:	4618      	mov	r0, r3
 800ca74:	3718      	adds	r7, #24
 800ca76:	46bd      	mov	sp, r7
 800ca78:	bd80      	pop	{r7, pc}

0800ca7a <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800ca7a:	b580      	push	{r7, lr}
 800ca7c:	b084      	sub	sp, #16
 800ca7e:	af00      	add	r7, sp, #0
 800ca80:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	681b      	ldr	r3, [r3, #0]
 800ca86:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800ca88:	2101      	movs	r1, #1
 800ca8a:	6878      	ldr	r0, [r7, #4]
 800ca8c:	f7ff ff1a 	bl	800c8c4 <dir_alloc>
 800ca90:	4603      	mov	r3, r0
 800ca92:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800ca94:	7bfb      	ldrb	r3, [r7, #15]
 800ca96:	2b00      	cmp	r3, #0
 800ca98:	d11c      	bne.n	800cad4 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	69db      	ldr	r3, [r3, #28]
 800ca9e:	4619      	mov	r1, r3
 800caa0:	68b8      	ldr	r0, [r7, #8]
 800caa2:	f7ff fa4f 	bl	800bf44 <move_window>
 800caa6:	4603      	mov	r3, r0
 800caa8:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800caaa:	7bfb      	ldrb	r3, [r7, #15]
 800caac:	2b00      	cmp	r3, #0
 800caae:	d111      	bne.n	800cad4 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	6a1b      	ldr	r3, [r3, #32]
 800cab4:	2220      	movs	r2, #32
 800cab6:	2100      	movs	r1, #0
 800cab8:	4618      	mov	r0, r3
 800caba:	f7ff f836 	bl	800bb2a <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	6a18      	ldr	r0, [r3, #32]
 800cac2:	687b      	ldr	r3, [r7, #4]
 800cac4:	3324      	adds	r3, #36	; 0x24
 800cac6:	220b      	movs	r2, #11
 800cac8:	4619      	mov	r1, r3
 800caca:	f7ff f80d 	bl	800bae8 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800cace:	68bb      	ldr	r3, [r7, #8]
 800cad0:	2201      	movs	r2, #1
 800cad2:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800cad4:	7bfb      	ldrb	r3, [r7, #15]
}
 800cad6:	4618      	mov	r0, r3
 800cad8:	3710      	adds	r7, #16
 800cada:	46bd      	mov	sp, r7
 800cadc:	bd80      	pop	{r7, pc}
	...

0800cae0 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800cae0:	b580      	push	{r7, lr}
 800cae2:	b088      	sub	sp, #32
 800cae4:	af00      	add	r7, sp, #0
 800cae6:	6078      	str	r0, [r7, #4]
 800cae8:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800caea:	683b      	ldr	r3, [r7, #0]
 800caec:	681b      	ldr	r3, [r3, #0]
 800caee:	60fb      	str	r3, [r7, #12]
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	3324      	adds	r3, #36	; 0x24
 800caf4:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800caf6:	220b      	movs	r2, #11
 800caf8:	2120      	movs	r1, #32
 800cafa:	68b8      	ldr	r0, [r7, #8]
 800cafc:	f7ff f815 	bl	800bb2a <mem_set>
	si = i = 0; ni = 8;
 800cb00:	2300      	movs	r3, #0
 800cb02:	613b      	str	r3, [r7, #16]
 800cb04:	693b      	ldr	r3, [r7, #16]
 800cb06:	61fb      	str	r3, [r7, #28]
 800cb08:	2308      	movs	r3, #8
 800cb0a:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800cb0c:	69fb      	ldr	r3, [r7, #28]
 800cb0e:	1c5a      	adds	r2, r3, #1
 800cb10:	61fa      	str	r2, [r7, #28]
 800cb12:	68fa      	ldr	r2, [r7, #12]
 800cb14:	4413      	add	r3, r2
 800cb16:	781b      	ldrb	r3, [r3, #0]
 800cb18:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800cb1a:	7efb      	ldrb	r3, [r7, #27]
 800cb1c:	2b20      	cmp	r3, #32
 800cb1e:	d94e      	bls.n	800cbbe <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800cb20:	7efb      	ldrb	r3, [r7, #27]
 800cb22:	2b2f      	cmp	r3, #47	; 0x2f
 800cb24:	d006      	beq.n	800cb34 <create_name+0x54>
 800cb26:	7efb      	ldrb	r3, [r7, #27]
 800cb28:	2b5c      	cmp	r3, #92	; 0x5c
 800cb2a:	d110      	bne.n	800cb4e <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800cb2c:	e002      	b.n	800cb34 <create_name+0x54>
 800cb2e:	69fb      	ldr	r3, [r7, #28]
 800cb30:	3301      	adds	r3, #1
 800cb32:	61fb      	str	r3, [r7, #28]
 800cb34:	68fa      	ldr	r2, [r7, #12]
 800cb36:	69fb      	ldr	r3, [r7, #28]
 800cb38:	4413      	add	r3, r2
 800cb3a:	781b      	ldrb	r3, [r3, #0]
 800cb3c:	2b2f      	cmp	r3, #47	; 0x2f
 800cb3e:	d0f6      	beq.n	800cb2e <create_name+0x4e>
 800cb40:	68fa      	ldr	r2, [r7, #12]
 800cb42:	69fb      	ldr	r3, [r7, #28]
 800cb44:	4413      	add	r3, r2
 800cb46:	781b      	ldrb	r3, [r3, #0]
 800cb48:	2b5c      	cmp	r3, #92	; 0x5c
 800cb4a:	d0f0      	beq.n	800cb2e <create_name+0x4e>
			break;
 800cb4c:	e038      	b.n	800cbc0 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800cb4e:	7efb      	ldrb	r3, [r7, #27]
 800cb50:	2b2e      	cmp	r3, #46	; 0x2e
 800cb52:	d003      	beq.n	800cb5c <create_name+0x7c>
 800cb54:	693a      	ldr	r2, [r7, #16]
 800cb56:	697b      	ldr	r3, [r7, #20]
 800cb58:	429a      	cmp	r2, r3
 800cb5a:	d30c      	bcc.n	800cb76 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800cb5c:	697b      	ldr	r3, [r7, #20]
 800cb5e:	2b0b      	cmp	r3, #11
 800cb60:	d002      	beq.n	800cb68 <create_name+0x88>
 800cb62:	7efb      	ldrb	r3, [r7, #27]
 800cb64:	2b2e      	cmp	r3, #46	; 0x2e
 800cb66:	d001      	beq.n	800cb6c <create_name+0x8c>
 800cb68:	2306      	movs	r3, #6
 800cb6a:	e044      	b.n	800cbf6 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800cb6c:	2308      	movs	r3, #8
 800cb6e:	613b      	str	r3, [r7, #16]
 800cb70:	230b      	movs	r3, #11
 800cb72:	617b      	str	r3, [r7, #20]
			continue;
 800cb74:	e022      	b.n	800cbbc <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800cb76:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800cb7a:	2b00      	cmp	r3, #0
 800cb7c:	da04      	bge.n	800cb88 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800cb7e:	7efb      	ldrb	r3, [r7, #27]
 800cb80:	3b80      	subs	r3, #128	; 0x80
 800cb82:	4a1f      	ldr	r2, [pc, #124]	; (800cc00 <create_name+0x120>)
 800cb84:	5cd3      	ldrb	r3, [r2, r3]
 800cb86:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800cb88:	7efb      	ldrb	r3, [r7, #27]
 800cb8a:	4619      	mov	r1, r3
 800cb8c:	481d      	ldr	r0, [pc, #116]	; (800cc04 <create_name+0x124>)
 800cb8e:	f7ff f80e 	bl	800bbae <chk_chr>
 800cb92:	4603      	mov	r3, r0
 800cb94:	2b00      	cmp	r3, #0
 800cb96:	d001      	beq.n	800cb9c <create_name+0xbc>
 800cb98:	2306      	movs	r3, #6
 800cb9a:	e02c      	b.n	800cbf6 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800cb9c:	7efb      	ldrb	r3, [r7, #27]
 800cb9e:	2b60      	cmp	r3, #96	; 0x60
 800cba0:	d905      	bls.n	800cbae <create_name+0xce>
 800cba2:	7efb      	ldrb	r3, [r7, #27]
 800cba4:	2b7a      	cmp	r3, #122	; 0x7a
 800cba6:	d802      	bhi.n	800cbae <create_name+0xce>
 800cba8:	7efb      	ldrb	r3, [r7, #27]
 800cbaa:	3b20      	subs	r3, #32
 800cbac:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800cbae:	693b      	ldr	r3, [r7, #16]
 800cbb0:	1c5a      	adds	r2, r3, #1
 800cbb2:	613a      	str	r2, [r7, #16]
 800cbb4:	68ba      	ldr	r2, [r7, #8]
 800cbb6:	4413      	add	r3, r2
 800cbb8:	7efa      	ldrb	r2, [r7, #27]
 800cbba:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800cbbc:	e7a6      	b.n	800cb0c <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800cbbe:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800cbc0:	68fa      	ldr	r2, [r7, #12]
 800cbc2:	69fb      	ldr	r3, [r7, #28]
 800cbc4:	441a      	add	r2, r3
 800cbc6:	683b      	ldr	r3, [r7, #0]
 800cbc8:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800cbca:	693b      	ldr	r3, [r7, #16]
 800cbcc:	2b00      	cmp	r3, #0
 800cbce:	d101      	bne.n	800cbd4 <create_name+0xf4>
 800cbd0:	2306      	movs	r3, #6
 800cbd2:	e010      	b.n	800cbf6 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800cbd4:	68bb      	ldr	r3, [r7, #8]
 800cbd6:	781b      	ldrb	r3, [r3, #0]
 800cbd8:	2be5      	cmp	r3, #229	; 0xe5
 800cbda:	d102      	bne.n	800cbe2 <create_name+0x102>
 800cbdc:	68bb      	ldr	r3, [r7, #8]
 800cbde:	2205      	movs	r2, #5
 800cbe0:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800cbe2:	7efb      	ldrb	r3, [r7, #27]
 800cbe4:	2b20      	cmp	r3, #32
 800cbe6:	d801      	bhi.n	800cbec <create_name+0x10c>
 800cbe8:	2204      	movs	r2, #4
 800cbea:	e000      	b.n	800cbee <create_name+0x10e>
 800cbec:	2200      	movs	r2, #0
 800cbee:	68bb      	ldr	r3, [r7, #8]
 800cbf0:	330b      	adds	r3, #11
 800cbf2:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800cbf4:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800cbf6:	4618      	mov	r0, r3
 800cbf8:	3720      	adds	r7, #32
 800cbfa:	46bd      	mov	sp, r7
 800cbfc:	bd80      	pop	{r7, pc}
 800cbfe:	bf00      	nop
 800cc00:	0800f0ec 	.word	0x0800f0ec
 800cc04:	0800f014 	.word	0x0800f014

0800cc08 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800cc08:	b580      	push	{r7, lr}
 800cc0a:	b086      	sub	sp, #24
 800cc0c:	af00      	add	r7, sp, #0
 800cc0e:	6078      	str	r0, [r7, #4]
 800cc10:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800cc16:	693b      	ldr	r3, [r7, #16]
 800cc18:	681b      	ldr	r3, [r3, #0]
 800cc1a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800cc1c:	e002      	b.n	800cc24 <follow_path+0x1c>
 800cc1e:	683b      	ldr	r3, [r7, #0]
 800cc20:	3301      	adds	r3, #1
 800cc22:	603b      	str	r3, [r7, #0]
 800cc24:	683b      	ldr	r3, [r7, #0]
 800cc26:	781b      	ldrb	r3, [r3, #0]
 800cc28:	2b2f      	cmp	r3, #47	; 0x2f
 800cc2a:	d0f8      	beq.n	800cc1e <follow_path+0x16>
 800cc2c:	683b      	ldr	r3, [r7, #0]
 800cc2e:	781b      	ldrb	r3, [r3, #0]
 800cc30:	2b5c      	cmp	r3, #92	; 0x5c
 800cc32:	d0f4      	beq.n	800cc1e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800cc34:	693b      	ldr	r3, [r7, #16]
 800cc36:	2200      	movs	r2, #0
 800cc38:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800cc3a:	683b      	ldr	r3, [r7, #0]
 800cc3c:	781b      	ldrb	r3, [r3, #0]
 800cc3e:	2b1f      	cmp	r3, #31
 800cc40:	d80a      	bhi.n	800cc58 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	2280      	movs	r2, #128	; 0x80
 800cc46:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800cc4a:	2100      	movs	r1, #0
 800cc4c:	6878      	ldr	r0, [r7, #4]
 800cc4e:	f7ff fcf9 	bl	800c644 <dir_sdi>
 800cc52:	4603      	mov	r3, r0
 800cc54:	75fb      	strb	r3, [r7, #23]
 800cc56:	e043      	b.n	800cce0 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800cc58:	463b      	mov	r3, r7
 800cc5a:	4619      	mov	r1, r3
 800cc5c:	6878      	ldr	r0, [r7, #4]
 800cc5e:	f7ff ff3f 	bl	800cae0 <create_name>
 800cc62:	4603      	mov	r3, r0
 800cc64:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800cc66:	7dfb      	ldrb	r3, [r7, #23]
 800cc68:	2b00      	cmp	r3, #0
 800cc6a:	d134      	bne.n	800ccd6 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800cc6c:	6878      	ldr	r0, [r7, #4]
 800cc6e:	f7ff feaf 	bl	800c9d0 <dir_find>
 800cc72:	4603      	mov	r3, r0
 800cc74:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800cc7c:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800cc7e:	7dfb      	ldrb	r3, [r7, #23]
 800cc80:	2b00      	cmp	r3, #0
 800cc82:	d00a      	beq.n	800cc9a <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800cc84:	7dfb      	ldrb	r3, [r7, #23]
 800cc86:	2b04      	cmp	r3, #4
 800cc88:	d127      	bne.n	800ccda <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800cc8a:	7afb      	ldrb	r3, [r7, #11]
 800cc8c:	f003 0304 	and.w	r3, r3, #4
 800cc90:	2b00      	cmp	r3, #0
 800cc92:	d122      	bne.n	800ccda <follow_path+0xd2>
 800cc94:	2305      	movs	r3, #5
 800cc96:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800cc98:	e01f      	b.n	800ccda <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800cc9a:	7afb      	ldrb	r3, [r7, #11]
 800cc9c:	f003 0304 	and.w	r3, r3, #4
 800cca0:	2b00      	cmp	r3, #0
 800cca2:	d11c      	bne.n	800ccde <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800cca4:	693b      	ldr	r3, [r7, #16]
 800cca6:	799b      	ldrb	r3, [r3, #6]
 800cca8:	f003 0310 	and.w	r3, r3, #16
 800ccac:	2b00      	cmp	r3, #0
 800ccae:	d102      	bne.n	800ccb6 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800ccb0:	2305      	movs	r3, #5
 800ccb2:	75fb      	strb	r3, [r7, #23]
 800ccb4:	e014      	b.n	800cce0 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800ccb6:	68fb      	ldr	r3, [r7, #12]
 800ccb8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	695b      	ldr	r3, [r3, #20]
 800ccc0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ccc4:	4413      	add	r3, r2
 800ccc6:	4619      	mov	r1, r3
 800ccc8:	68f8      	ldr	r0, [r7, #12]
 800ccca:	f7ff fe42 	bl	800c952 <ld_clust>
 800ccce:	4602      	mov	r2, r0
 800ccd0:	693b      	ldr	r3, [r7, #16]
 800ccd2:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800ccd4:	e7c0      	b.n	800cc58 <follow_path+0x50>
			if (res != FR_OK) break;
 800ccd6:	bf00      	nop
 800ccd8:	e002      	b.n	800cce0 <follow_path+0xd8>
				break;
 800ccda:	bf00      	nop
 800ccdc:	e000      	b.n	800cce0 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800ccde:	bf00      	nop
			}
		}
	}

	return res;
 800cce0:	7dfb      	ldrb	r3, [r7, #23]
}
 800cce2:	4618      	mov	r0, r3
 800cce4:	3718      	adds	r7, #24
 800cce6:	46bd      	mov	sp, r7
 800cce8:	bd80      	pop	{r7, pc}

0800ccea <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800ccea:	b480      	push	{r7}
 800ccec:	b087      	sub	sp, #28
 800ccee:	af00      	add	r7, sp, #0
 800ccf0:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800ccf2:	f04f 33ff 	mov.w	r3, #4294967295
 800ccf6:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	681b      	ldr	r3, [r3, #0]
 800ccfc:	2b00      	cmp	r3, #0
 800ccfe:	d031      	beq.n	800cd64 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	681b      	ldr	r3, [r3, #0]
 800cd04:	617b      	str	r3, [r7, #20]
 800cd06:	e002      	b.n	800cd0e <get_ldnumber+0x24>
 800cd08:	697b      	ldr	r3, [r7, #20]
 800cd0a:	3301      	adds	r3, #1
 800cd0c:	617b      	str	r3, [r7, #20]
 800cd0e:	697b      	ldr	r3, [r7, #20]
 800cd10:	781b      	ldrb	r3, [r3, #0]
 800cd12:	2b20      	cmp	r3, #32
 800cd14:	d903      	bls.n	800cd1e <get_ldnumber+0x34>
 800cd16:	697b      	ldr	r3, [r7, #20]
 800cd18:	781b      	ldrb	r3, [r3, #0]
 800cd1a:	2b3a      	cmp	r3, #58	; 0x3a
 800cd1c:	d1f4      	bne.n	800cd08 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800cd1e:	697b      	ldr	r3, [r7, #20]
 800cd20:	781b      	ldrb	r3, [r3, #0]
 800cd22:	2b3a      	cmp	r3, #58	; 0x3a
 800cd24:	d11c      	bne.n	800cd60 <get_ldnumber+0x76>
			tp = *path;
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	681b      	ldr	r3, [r3, #0]
 800cd2a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800cd2c:	68fb      	ldr	r3, [r7, #12]
 800cd2e:	1c5a      	adds	r2, r3, #1
 800cd30:	60fa      	str	r2, [r7, #12]
 800cd32:	781b      	ldrb	r3, [r3, #0]
 800cd34:	3b30      	subs	r3, #48	; 0x30
 800cd36:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800cd38:	68bb      	ldr	r3, [r7, #8]
 800cd3a:	2b09      	cmp	r3, #9
 800cd3c:	d80e      	bhi.n	800cd5c <get_ldnumber+0x72>
 800cd3e:	68fa      	ldr	r2, [r7, #12]
 800cd40:	697b      	ldr	r3, [r7, #20]
 800cd42:	429a      	cmp	r2, r3
 800cd44:	d10a      	bne.n	800cd5c <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800cd46:	68bb      	ldr	r3, [r7, #8]
 800cd48:	2b00      	cmp	r3, #0
 800cd4a:	d107      	bne.n	800cd5c <get_ldnumber+0x72>
					vol = (int)i;
 800cd4c:	68bb      	ldr	r3, [r7, #8]
 800cd4e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800cd50:	697b      	ldr	r3, [r7, #20]
 800cd52:	3301      	adds	r3, #1
 800cd54:	617b      	str	r3, [r7, #20]
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	697a      	ldr	r2, [r7, #20]
 800cd5a:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800cd5c:	693b      	ldr	r3, [r7, #16]
 800cd5e:	e002      	b.n	800cd66 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800cd60:	2300      	movs	r3, #0
 800cd62:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800cd64:	693b      	ldr	r3, [r7, #16]
}
 800cd66:	4618      	mov	r0, r3
 800cd68:	371c      	adds	r7, #28
 800cd6a:	46bd      	mov	sp, r7
 800cd6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd70:	4770      	bx	lr
	...

0800cd74 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800cd74:	b580      	push	{r7, lr}
 800cd76:	b082      	sub	sp, #8
 800cd78:	af00      	add	r7, sp, #0
 800cd7a:	6078      	str	r0, [r7, #4]
 800cd7c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	2200      	movs	r2, #0
 800cd82:	70da      	strb	r2, [r3, #3]
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	f04f 32ff 	mov.w	r2, #4294967295
 800cd8a:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800cd8c:	6839      	ldr	r1, [r7, #0]
 800cd8e:	6878      	ldr	r0, [r7, #4]
 800cd90:	f7ff f8d8 	bl	800bf44 <move_window>
 800cd94:	4603      	mov	r3, r0
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	d001      	beq.n	800cd9e <check_fs+0x2a>
 800cd9a:	2304      	movs	r3, #4
 800cd9c:	e038      	b.n	800ce10 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	3330      	adds	r3, #48	; 0x30
 800cda2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800cda6:	4618      	mov	r0, r3
 800cda8:	f7fe fe1c 	bl	800b9e4 <ld_word>
 800cdac:	4603      	mov	r3, r0
 800cdae:	461a      	mov	r2, r3
 800cdb0:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800cdb4:	429a      	cmp	r2, r3
 800cdb6:	d001      	beq.n	800cdbc <check_fs+0x48>
 800cdb8:	2303      	movs	r3, #3
 800cdba:	e029      	b.n	800ce10 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800cdc2:	2be9      	cmp	r3, #233	; 0xe9
 800cdc4:	d009      	beq.n	800cdda <check_fs+0x66>
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800cdcc:	2beb      	cmp	r3, #235	; 0xeb
 800cdce:	d11e      	bne.n	800ce0e <check_fs+0x9a>
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800cdd6:	2b90      	cmp	r3, #144	; 0x90
 800cdd8:	d119      	bne.n	800ce0e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	3330      	adds	r3, #48	; 0x30
 800cdde:	3336      	adds	r3, #54	; 0x36
 800cde0:	4618      	mov	r0, r3
 800cde2:	f7fe fe17 	bl	800ba14 <ld_dword>
 800cde6:	4603      	mov	r3, r0
 800cde8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800cdec:	4a0a      	ldr	r2, [pc, #40]	; (800ce18 <check_fs+0xa4>)
 800cdee:	4293      	cmp	r3, r2
 800cdf0:	d101      	bne.n	800cdf6 <check_fs+0x82>
 800cdf2:	2300      	movs	r3, #0
 800cdf4:	e00c      	b.n	800ce10 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	3330      	adds	r3, #48	; 0x30
 800cdfa:	3352      	adds	r3, #82	; 0x52
 800cdfc:	4618      	mov	r0, r3
 800cdfe:	f7fe fe09 	bl	800ba14 <ld_dword>
 800ce02:	4603      	mov	r3, r0
 800ce04:	4a05      	ldr	r2, [pc, #20]	; (800ce1c <check_fs+0xa8>)
 800ce06:	4293      	cmp	r3, r2
 800ce08:	d101      	bne.n	800ce0e <check_fs+0x9a>
 800ce0a:	2300      	movs	r3, #0
 800ce0c:	e000      	b.n	800ce10 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800ce0e:	2302      	movs	r3, #2
}
 800ce10:	4618      	mov	r0, r3
 800ce12:	3708      	adds	r7, #8
 800ce14:	46bd      	mov	sp, r7
 800ce16:	bd80      	pop	{r7, pc}
 800ce18:	00544146 	.word	0x00544146
 800ce1c:	33544146 	.word	0x33544146

0800ce20 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800ce20:	b580      	push	{r7, lr}
 800ce22:	b096      	sub	sp, #88	; 0x58
 800ce24:	af00      	add	r7, sp, #0
 800ce26:	60f8      	str	r0, [r7, #12]
 800ce28:	60b9      	str	r1, [r7, #8]
 800ce2a:	4613      	mov	r3, r2
 800ce2c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800ce2e:	68bb      	ldr	r3, [r7, #8]
 800ce30:	2200      	movs	r2, #0
 800ce32:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800ce34:	68f8      	ldr	r0, [r7, #12]
 800ce36:	f7ff ff58 	bl	800ccea <get_ldnumber>
 800ce3a:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800ce3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ce3e:	2b00      	cmp	r3, #0
 800ce40:	da01      	bge.n	800ce46 <find_volume+0x26>
 800ce42:	230b      	movs	r3, #11
 800ce44:	e22d      	b.n	800d2a2 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800ce46:	4aa1      	ldr	r2, [pc, #644]	; (800d0cc <find_volume+0x2ac>)
 800ce48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ce4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ce4e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800ce50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce52:	2b00      	cmp	r3, #0
 800ce54:	d101      	bne.n	800ce5a <find_volume+0x3a>
 800ce56:	230c      	movs	r3, #12
 800ce58:	e223      	b.n	800d2a2 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800ce5a:	68bb      	ldr	r3, [r7, #8]
 800ce5c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ce5e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800ce60:	79fb      	ldrb	r3, [r7, #7]
 800ce62:	f023 0301 	bic.w	r3, r3, #1
 800ce66:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800ce68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce6a:	781b      	ldrb	r3, [r3, #0]
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	d01a      	beq.n	800cea6 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800ce70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce72:	785b      	ldrb	r3, [r3, #1]
 800ce74:	4618      	mov	r0, r3
 800ce76:	f7fe fd17 	bl	800b8a8 <disk_status>
 800ce7a:	4603      	mov	r3, r0
 800ce7c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800ce80:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ce84:	f003 0301 	and.w	r3, r3, #1
 800ce88:	2b00      	cmp	r3, #0
 800ce8a:	d10c      	bne.n	800cea6 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800ce8c:	79fb      	ldrb	r3, [r7, #7]
 800ce8e:	2b00      	cmp	r3, #0
 800ce90:	d007      	beq.n	800cea2 <find_volume+0x82>
 800ce92:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ce96:	f003 0304 	and.w	r3, r3, #4
 800ce9a:	2b00      	cmp	r3, #0
 800ce9c:	d001      	beq.n	800cea2 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800ce9e:	230a      	movs	r3, #10
 800cea0:	e1ff      	b.n	800d2a2 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800cea2:	2300      	movs	r3, #0
 800cea4:	e1fd      	b.n	800d2a2 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800cea6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cea8:	2200      	movs	r2, #0
 800ceaa:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800ceac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ceae:	b2da      	uxtb	r2, r3
 800ceb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ceb2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800ceb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ceb6:	785b      	ldrb	r3, [r3, #1]
 800ceb8:	4618      	mov	r0, r3
 800ceba:	f7fe fd0f 	bl	800b8dc <disk_initialize>
 800cebe:	4603      	mov	r3, r0
 800cec0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800cec4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800cec8:	f003 0301 	and.w	r3, r3, #1
 800cecc:	2b00      	cmp	r3, #0
 800cece:	d001      	beq.n	800ced4 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800ced0:	2303      	movs	r3, #3
 800ced2:	e1e6      	b.n	800d2a2 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800ced4:	79fb      	ldrb	r3, [r7, #7]
 800ced6:	2b00      	cmp	r3, #0
 800ced8:	d007      	beq.n	800ceea <find_volume+0xca>
 800ceda:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800cede:	f003 0304 	and.w	r3, r3, #4
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	d001      	beq.n	800ceea <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800cee6:	230a      	movs	r3, #10
 800cee8:	e1db      	b.n	800d2a2 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800ceea:	2300      	movs	r3, #0
 800ceec:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800ceee:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800cef0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800cef2:	f7ff ff3f 	bl	800cd74 <check_fs>
 800cef6:	4603      	mov	r3, r0
 800cef8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800cefc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800cf00:	2b02      	cmp	r3, #2
 800cf02:	d149      	bne.n	800cf98 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800cf04:	2300      	movs	r3, #0
 800cf06:	643b      	str	r3, [r7, #64]	; 0x40
 800cf08:	e01e      	b.n	800cf48 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800cf0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf0c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800cf10:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cf12:	011b      	lsls	r3, r3, #4
 800cf14:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800cf18:	4413      	add	r3, r2
 800cf1a:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800cf1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf1e:	3304      	adds	r3, #4
 800cf20:	781b      	ldrb	r3, [r3, #0]
 800cf22:	2b00      	cmp	r3, #0
 800cf24:	d006      	beq.n	800cf34 <find_volume+0x114>
 800cf26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf28:	3308      	adds	r3, #8
 800cf2a:	4618      	mov	r0, r3
 800cf2c:	f7fe fd72 	bl	800ba14 <ld_dword>
 800cf30:	4602      	mov	r2, r0
 800cf32:	e000      	b.n	800cf36 <find_volume+0x116>
 800cf34:	2200      	movs	r2, #0
 800cf36:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cf38:	009b      	lsls	r3, r3, #2
 800cf3a:	3358      	adds	r3, #88	; 0x58
 800cf3c:	443b      	add	r3, r7
 800cf3e:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800cf42:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cf44:	3301      	adds	r3, #1
 800cf46:	643b      	str	r3, [r7, #64]	; 0x40
 800cf48:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cf4a:	2b03      	cmp	r3, #3
 800cf4c:	d9dd      	bls.n	800cf0a <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800cf4e:	2300      	movs	r3, #0
 800cf50:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800cf52:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	d002      	beq.n	800cf5e <find_volume+0x13e>
 800cf58:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cf5a:	3b01      	subs	r3, #1
 800cf5c:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800cf5e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cf60:	009b      	lsls	r3, r3, #2
 800cf62:	3358      	adds	r3, #88	; 0x58
 800cf64:	443b      	add	r3, r7
 800cf66:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800cf6a:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800cf6c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cf6e:	2b00      	cmp	r3, #0
 800cf70:	d005      	beq.n	800cf7e <find_volume+0x15e>
 800cf72:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800cf74:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800cf76:	f7ff fefd 	bl	800cd74 <check_fs>
 800cf7a:	4603      	mov	r3, r0
 800cf7c:	e000      	b.n	800cf80 <find_volume+0x160>
 800cf7e:	2303      	movs	r3, #3
 800cf80:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800cf84:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800cf88:	2b01      	cmp	r3, #1
 800cf8a:	d905      	bls.n	800cf98 <find_volume+0x178>
 800cf8c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cf8e:	3301      	adds	r3, #1
 800cf90:	643b      	str	r3, [r7, #64]	; 0x40
 800cf92:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cf94:	2b03      	cmp	r3, #3
 800cf96:	d9e2      	bls.n	800cf5e <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800cf98:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800cf9c:	2b04      	cmp	r3, #4
 800cf9e:	d101      	bne.n	800cfa4 <find_volume+0x184>
 800cfa0:	2301      	movs	r3, #1
 800cfa2:	e17e      	b.n	800d2a2 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800cfa4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800cfa8:	2b01      	cmp	r3, #1
 800cfaa:	d901      	bls.n	800cfb0 <find_volume+0x190>
 800cfac:	230d      	movs	r3, #13
 800cfae:	e178      	b.n	800d2a2 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800cfb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cfb2:	3330      	adds	r3, #48	; 0x30
 800cfb4:	330b      	adds	r3, #11
 800cfb6:	4618      	mov	r0, r3
 800cfb8:	f7fe fd14 	bl	800b9e4 <ld_word>
 800cfbc:	4603      	mov	r3, r0
 800cfbe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cfc2:	d001      	beq.n	800cfc8 <find_volume+0x1a8>
 800cfc4:	230d      	movs	r3, #13
 800cfc6:	e16c      	b.n	800d2a2 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800cfc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cfca:	3330      	adds	r3, #48	; 0x30
 800cfcc:	3316      	adds	r3, #22
 800cfce:	4618      	mov	r0, r3
 800cfd0:	f7fe fd08 	bl	800b9e4 <ld_word>
 800cfd4:	4603      	mov	r3, r0
 800cfd6:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800cfd8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cfda:	2b00      	cmp	r3, #0
 800cfdc:	d106      	bne.n	800cfec <find_volume+0x1cc>
 800cfde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cfe0:	3330      	adds	r3, #48	; 0x30
 800cfe2:	3324      	adds	r3, #36	; 0x24
 800cfe4:	4618      	mov	r0, r3
 800cfe6:	f7fe fd15 	bl	800ba14 <ld_dword>
 800cfea:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800cfec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cfee:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800cff0:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800cff2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cff4:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 800cff8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cffa:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800cffc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cffe:	789b      	ldrb	r3, [r3, #2]
 800d000:	2b01      	cmp	r3, #1
 800d002:	d005      	beq.n	800d010 <find_volume+0x1f0>
 800d004:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d006:	789b      	ldrb	r3, [r3, #2]
 800d008:	2b02      	cmp	r3, #2
 800d00a:	d001      	beq.n	800d010 <find_volume+0x1f0>
 800d00c:	230d      	movs	r3, #13
 800d00e:	e148      	b.n	800d2a2 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800d010:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d012:	789b      	ldrb	r3, [r3, #2]
 800d014:	461a      	mov	r2, r3
 800d016:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d018:	fb02 f303 	mul.w	r3, r2, r3
 800d01c:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800d01e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d020:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d024:	b29a      	uxth	r2, r3
 800d026:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d028:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800d02a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d02c:	895b      	ldrh	r3, [r3, #10]
 800d02e:	2b00      	cmp	r3, #0
 800d030:	d008      	beq.n	800d044 <find_volume+0x224>
 800d032:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d034:	895b      	ldrh	r3, [r3, #10]
 800d036:	461a      	mov	r2, r3
 800d038:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d03a:	895b      	ldrh	r3, [r3, #10]
 800d03c:	3b01      	subs	r3, #1
 800d03e:	4013      	ands	r3, r2
 800d040:	2b00      	cmp	r3, #0
 800d042:	d001      	beq.n	800d048 <find_volume+0x228>
 800d044:	230d      	movs	r3, #13
 800d046:	e12c      	b.n	800d2a2 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800d048:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d04a:	3330      	adds	r3, #48	; 0x30
 800d04c:	3311      	adds	r3, #17
 800d04e:	4618      	mov	r0, r3
 800d050:	f7fe fcc8 	bl	800b9e4 <ld_word>
 800d054:	4603      	mov	r3, r0
 800d056:	461a      	mov	r2, r3
 800d058:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d05a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800d05c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d05e:	891b      	ldrh	r3, [r3, #8]
 800d060:	f003 030f 	and.w	r3, r3, #15
 800d064:	b29b      	uxth	r3, r3
 800d066:	2b00      	cmp	r3, #0
 800d068:	d001      	beq.n	800d06e <find_volume+0x24e>
 800d06a:	230d      	movs	r3, #13
 800d06c:	e119      	b.n	800d2a2 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800d06e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d070:	3330      	adds	r3, #48	; 0x30
 800d072:	3313      	adds	r3, #19
 800d074:	4618      	mov	r0, r3
 800d076:	f7fe fcb5 	bl	800b9e4 <ld_word>
 800d07a:	4603      	mov	r3, r0
 800d07c:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800d07e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d080:	2b00      	cmp	r3, #0
 800d082:	d106      	bne.n	800d092 <find_volume+0x272>
 800d084:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d086:	3330      	adds	r3, #48	; 0x30
 800d088:	3320      	adds	r3, #32
 800d08a:	4618      	mov	r0, r3
 800d08c:	f7fe fcc2 	bl	800ba14 <ld_dword>
 800d090:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800d092:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d094:	3330      	adds	r3, #48	; 0x30
 800d096:	330e      	adds	r3, #14
 800d098:	4618      	mov	r0, r3
 800d09a:	f7fe fca3 	bl	800b9e4 <ld_word>
 800d09e:	4603      	mov	r3, r0
 800d0a0:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800d0a2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800d0a4:	2b00      	cmp	r3, #0
 800d0a6:	d101      	bne.n	800d0ac <find_volume+0x28c>
 800d0a8:	230d      	movs	r3, #13
 800d0aa:	e0fa      	b.n	800d2a2 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800d0ac:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800d0ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d0b0:	4413      	add	r3, r2
 800d0b2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d0b4:	8912      	ldrh	r2, [r2, #8]
 800d0b6:	0912      	lsrs	r2, r2, #4
 800d0b8:	b292      	uxth	r2, r2
 800d0ba:	4413      	add	r3, r2
 800d0bc:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800d0be:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d0c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0c2:	429a      	cmp	r2, r3
 800d0c4:	d204      	bcs.n	800d0d0 <find_volume+0x2b0>
 800d0c6:	230d      	movs	r3, #13
 800d0c8:	e0eb      	b.n	800d2a2 <find_volume+0x482>
 800d0ca:	bf00      	nop
 800d0cc:	20001714 	.word	0x20001714
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800d0d0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d0d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0d4:	1ad3      	subs	r3, r2, r3
 800d0d6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d0d8:	8952      	ldrh	r2, [r2, #10]
 800d0da:	fbb3 f3f2 	udiv	r3, r3, r2
 800d0de:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800d0e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0e2:	2b00      	cmp	r3, #0
 800d0e4:	d101      	bne.n	800d0ea <find_volume+0x2ca>
 800d0e6:	230d      	movs	r3, #13
 800d0e8:	e0db      	b.n	800d2a2 <find_volume+0x482>
		fmt = FS_FAT32;
 800d0ea:	2303      	movs	r3, #3
 800d0ec:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800d0f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0f2:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800d0f6:	4293      	cmp	r3, r2
 800d0f8:	d802      	bhi.n	800d100 <find_volume+0x2e0>
 800d0fa:	2302      	movs	r3, #2
 800d0fc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800d100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d102:	f640 72f5 	movw	r2, #4085	; 0xff5
 800d106:	4293      	cmp	r3, r2
 800d108:	d802      	bhi.n	800d110 <find_volume+0x2f0>
 800d10a:	2301      	movs	r3, #1
 800d10c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800d110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d112:	1c9a      	adds	r2, r3, #2
 800d114:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d116:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800d118:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d11a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d11c:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800d11e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800d120:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d122:	441a      	add	r2, r3
 800d124:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d126:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 800d128:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d12a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d12c:	441a      	add	r2, r3
 800d12e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d130:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 800d132:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d136:	2b03      	cmp	r3, #3
 800d138:	d11e      	bne.n	800d178 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800d13a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d13c:	3330      	adds	r3, #48	; 0x30
 800d13e:	332a      	adds	r3, #42	; 0x2a
 800d140:	4618      	mov	r0, r3
 800d142:	f7fe fc4f 	bl	800b9e4 <ld_word>
 800d146:	4603      	mov	r3, r0
 800d148:	2b00      	cmp	r3, #0
 800d14a:	d001      	beq.n	800d150 <find_volume+0x330>
 800d14c:	230d      	movs	r3, #13
 800d14e:	e0a8      	b.n	800d2a2 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800d150:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d152:	891b      	ldrh	r3, [r3, #8]
 800d154:	2b00      	cmp	r3, #0
 800d156:	d001      	beq.n	800d15c <find_volume+0x33c>
 800d158:	230d      	movs	r3, #13
 800d15a:	e0a2      	b.n	800d2a2 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800d15c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d15e:	3330      	adds	r3, #48	; 0x30
 800d160:	332c      	adds	r3, #44	; 0x2c
 800d162:	4618      	mov	r0, r3
 800d164:	f7fe fc56 	bl	800ba14 <ld_dword>
 800d168:	4602      	mov	r2, r0
 800d16a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d16c:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800d16e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d170:	695b      	ldr	r3, [r3, #20]
 800d172:	009b      	lsls	r3, r3, #2
 800d174:	647b      	str	r3, [r7, #68]	; 0x44
 800d176:	e01f      	b.n	800d1b8 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800d178:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d17a:	891b      	ldrh	r3, [r3, #8]
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	d101      	bne.n	800d184 <find_volume+0x364>
 800d180:	230d      	movs	r3, #13
 800d182:	e08e      	b.n	800d2a2 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800d184:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d186:	6a1a      	ldr	r2, [r3, #32]
 800d188:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d18a:	441a      	add	r2, r3
 800d18c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d18e:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800d190:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d194:	2b02      	cmp	r3, #2
 800d196:	d103      	bne.n	800d1a0 <find_volume+0x380>
 800d198:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d19a:	695b      	ldr	r3, [r3, #20]
 800d19c:	005b      	lsls	r3, r3, #1
 800d19e:	e00a      	b.n	800d1b6 <find_volume+0x396>
 800d1a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d1a2:	695a      	ldr	r2, [r3, #20]
 800d1a4:	4613      	mov	r3, r2
 800d1a6:	005b      	lsls	r3, r3, #1
 800d1a8:	4413      	add	r3, r2
 800d1aa:	085a      	lsrs	r2, r3, #1
 800d1ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d1ae:	695b      	ldr	r3, [r3, #20]
 800d1b0:	f003 0301 	and.w	r3, r3, #1
 800d1b4:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800d1b6:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800d1b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d1ba:	699a      	ldr	r2, [r3, #24]
 800d1bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d1be:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800d1c2:	0a5b      	lsrs	r3, r3, #9
 800d1c4:	429a      	cmp	r2, r3
 800d1c6:	d201      	bcs.n	800d1cc <find_volume+0x3ac>
 800d1c8:	230d      	movs	r3, #13
 800d1ca:	e06a      	b.n	800d2a2 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800d1cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d1ce:	f04f 32ff 	mov.w	r2, #4294967295
 800d1d2:	611a      	str	r2, [r3, #16]
 800d1d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d1d6:	691a      	ldr	r2, [r3, #16]
 800d1d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d1da:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800d1dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d1de:	2280      	movs	r2, #128	; 0x80
 800d1e0:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800d1e2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d1e6:	2b03      	cmp	r3, #3
 800d1e8:	d149      	bne.n	800d27e <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800d1ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d1ec:	3330      	adds	r3, #48	; 0x30
 800d1ee:	3330      	adds	r3, #48	; 0x30
 800d1f0:	4618      	mov	r0, r3
 800d1f2:	f7fe fbf7 	bl	800b9e4 <ld_word>
 800d1f6:	4603      	mov	r3, r0
 800d1f8:	2b01      	cmp	r3, #1
 800d1fa:	d140      	bne.n	800d27e <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800d1fc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d1fe:	3301      	adds	r3, #1
 800d200:	4619      	mov	r1, r3
 800d202:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d204:	f7fe fe9e 	bl	800bf44 <move_window>
 800d208:	4603      	mov	r3, r0
 800d20a:	2b00      	cmp	r3, #0
 800d20c:	d137      	bne.n	800d27e <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800d20e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d210:	2200      	movs	r2, #0
 800d212:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800d214:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d216:	3330      	adds	r3, #48	; 0x30
 800d218:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800d21c:	4618      	mov	r0, r3
 800d21e:	f7fe fbe1 	bl	800b9e4 <ld_word>
 800d222:	4603      	mov	r3, r0
 800d224:	461a      	mov	r2, r3
 800d226:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800d22a:	429a      	cmp	r2, r3
 800d22c:	d127      	bne.n	800d27e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800d22e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d230:	3330      	adds	r3, #48	; 0x30
 800d232:	4618      	mov	r0, r3
 800d234:	f7fe fbee 	bl	800ba14 <ld_dword>
 800d238:	4603      	mov	r3, r0
 800d23a:	4a1c      	ldr	r2, [pc, #112]	; (800d2ac <find_volume+0x48c>)
 800d23c:	4293      	cmp	r3, r2
 800d23e:	d11e      	bne.n	800d27e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800d240:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d242:	3330      	adds	r3, #48	; 0x30
 800d244:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800d248:	4618      	mov	r0, r3
 800d24a:	f7fe fbe3 	bl	800ba14 <ld_dword>
 800d24e:	4603      	mov	r3, r0
 800d250:	4a17      	ldr	r2, [pc, #92]	; (800d2b0 <find_volume+0x490>)
 800d252:	4293      	cmp	r3, r2
 800d254:	d113      	bne.n	800d27e <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800d256:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d258:	3330      	adds	r3, #48	; 0x30
 800d25a:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800d25e:	4618      	mov	r0, r3
 800d260:	f7fe fbd8 	bl	800ba14 <ld_dword>
 800d264:	4602      	mov	r2, r0
 800d266:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d268:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800d26a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d26c:	3330      	adds	r3, #48	; 0x30
 800d26e:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800d272:	4618      	mov	r0, r3
 800d274:	f7fe fbce 	bl	800ba14 <ld_dword>
 800d278:	4602      	mov	r2, r0
 800d27a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d27c:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800d27e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d280:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800d284:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800d286:	4b0b      	ldr	r3, [pc, #44]	; (800d2b4 <find_volume+0x494>)
 800d288:	881b      	ldrh	r3, [r3, #0]
 800d28a:	3301      	adds	r3, #1
 800d28c:	b29a      	uxth	r2, r3
 800d28e:	4b09      	ldr	r3, [pc, #36]	; (800d2b4 <find_volume+0x494>)
 800d290:	801a      	strh	r2, [r3, #0]
 800d292:	4b08      	ldr	r3, [pc, #32]	; (800d2b4 <find_volume+0x494>)
 800d294:	881a      	ldrh	r2, [r3, #0]
 800d296:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d298:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800d29a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d29c:	f7fe fdea 	bl	800be74 <clear_lock>
#endif
	return FR_OK;
 800d2a0:	2300      	movs	r3, #0
}
 800d2a2:	4618      	mov	r0, r3
 800d2a4:	3758      	adds	r7, #88	; 0x58
 800d2a6:	46bd      	mov	sp, r7
 800d2a8:	bd80      	pop	{r7, pc}
 800d2aa:	bf00      	nop
 800d2ac:	41615252 	.word	0x41615252
 800d2b0:	61417272 	.word	0x61417272
 800d2b4:	20001718 	.word	0x20001718

0800d2b8 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800d2b8:	b580      	push	{r7, lr}
 800d2ba:	b084      	sub	sp, #16
 800d2bc:	af00      	add	r7, sp, #0
 800d2be:	6078      	str	r0, [r7, #4]
 800d2c0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800d2c2:	2309      	movs	r3, #9
 800d2c4:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	2b00      	cmp	r3, #0
 800d2ca:	d01c      	beq.n	800d306 <validate+0x4e>
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	681b      	ldr	r3, [r3, #0]
 800d2d0:	2b00      	cmp	r3, #0
 800d2d2:	d018      	beq.n	800d306 <validate+0x4e>
 800d2d4:	687b      	ldr	r3, [r7, #4]
 800d2d6:	681b      	ldr	r3, [r3, #0]
 800d2d8:	781b      	ldrb	r3, [r3, #0]
 800d2da:	2b00      	cmp	r3, #0
 800d2dc:	d013      	beq.n	800d306 <validate+0x4e>
 800d2de:	687b      	ldr	r3, [r7, #4]
 800d2e0:	889a      	ldrh	r2, [r3, #4]
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	681b      	ldr	r3, [r3, #0]
 800d2e6:	88db      	ldrh	r3, [r3, #6]
 800d2e8:	429a      	cmp	r2, r3
 800d2ea:	d10c      	bne.n	800d306 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	681b      	ldr	r3, [r3, #0]
 800d2f0:	785b      	ldrb	r3, [r3, #1]
 800d2f2:	4618      	mov	r0, r3
 800d2f4:	f7fe fad8 	bl	800b8a8 <disk_status>
 800d2f8:	4603      	mov	r3, r0
 800d2fa:	f003 0301 	and.w	r3, r3, #1
 800d2fe:	2b00      	cmp	r3, #0
 800d300:	d101      	bne.n	800d306 <validate+0x4e>
			res = FR_OK;
 800d302:	2300      	movs	r3, #0
 800d304:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800d306:	7bfb      	ldrb	r3, [r7, #15]
 800d308:	2b00      	cmp	r3, #0
 800d30a:	d102      	bne.n	800d312 <validate+0x5a>
 800d30c:	687b      	ldr	r3, [r7, #4]
 800d30e:	681b      	ldr	r3, [r3, #0]
 800d310:	e000      	b.n	800d314 <validate+0x5c>
 800d312:	2300      	movs	r3, #0
 800d314:	683a      	ldr	r2, [r7, #0]
 800d316:	6013      	str	r3, [r2, #0]
	return res;
 800d318:	7bfb      	ldrb	r3, [r7, #15]
}
 800d31a:	4618      	mov	r0, r3
 800d31c:	3710      	adds	r7, #16
 800d31e:	46bd      	mov	sp, r7
 800d320:	bd80      	pop	{r7, pc}
	...

0800d324 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800d324:	b580      	push	{r7, lr}
 800d326:	b088      	sub	sp, #32
 800d328:	af00      	add	r7, sp, #0
 800d32a:	60f8      	str	r0, [r7, #12]
 800d32c:	60b9      	str	r1, [r7, #8]
 800d32e:	4613      	mov	r3, r2
 800d330:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800d332:	68bb      	ldr	r3, [r7, #8]
 800d334:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800d336:	f107 0310 	add.w	r3, r7, #16
 800d33a:	4618      	mov	r0, r3
 800d33c:	f7ff fcd5 	bl	800ccea <get_ldnumber>
 800d340:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800d342:	69fb      	ldr	r3, [r7, #28]
 800d344:	2b00      	cmp	r3, #0
 800d346:	da01      	bge.n	800d34c <f_mount+0x28>
 800d348:	230b      	movs	r3, #11
 800d34a:	e02b      	b.n	800d3a4 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800d34c:	4a17      	ldr	r2, [pc, #92]	; (800d3ac <f_mount+0x88>)
 800d34e:	69fb      	ldr	r3, [r7, #28]
 800d350:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d354:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800d356:	69bb      	ldr	r3, [r7, #24]
 800d358:	2b00      	cmp	r3, #0
 800d35a:	d005      	beq.n	800d368 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800d35c:	69b8      	ldr	r0, [r7, #24]
 800d35e:	f7fe fd89 	bl	800be74 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800d362:	69bb      	ldr	r3, [r7, #24]
 800d364:	2200      	movs	r2, #0
 800d366:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800d368:	68fb      	ldr	r3, [r7, #12]
 800d36a:	2b00      	cmp	r3, #0
 800d36c:	d002      	beq.n	800d374 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800d36e:	68fb      	ldr	r3, [r7, #12]
 800d370:	2200      	movs	r2, #0
 800d372:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800d374:	68fa      	ldr	r2, [r7, #12]
 800d376:	490d      	ldr	r1, [pc, #52]	; (800d3ac <f_mount+0x88>)
 800d378:	69fb      	ldr	r3, [r7, #28]
 800d37a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800d37e:	68fb      	ldr	r3, [r7, #12]
 800d380:	2b00      	cmp	r3, #0
 800d382:	d002      	beq.n	800d38a <f_mount+0x66>
 800d384:	79fb      	ldrb	r3, [r7, #7]
 800d386:	2b01      	cmp	r3, #1
 800d388:	d001      	beq.n	800d38e <f_mount+0x6a>
 800d38a:	2300      	movs	r3, #0
 800d38c:	e00a      	b.n	800d3a4 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800d38e:	f107 010c 	add.w	r1, r7, #12
 800d392:	f107 0308 	add.w	r3, r7, #8
 800d396:	2200      	movs	r2, #0
 800d398:	4618      	mov	r0, r3
 800d39a:	f7ff fd41 	bl	800ce20 <find_volume>
 800d39e:	4603      	mov	r3, r0
 800d3a0:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800d3a2:	7dfb      	ldrb	r3, [r7, #23]
}
 800d3a4:	4618      	mov	r0, r3
 800d3a6:	3720      	adds	r7, #32
 800d3a8:	46bd      	mov	sp, r7
 800d3aa:	bd80      	pop	{r7, pc}
 800d3ac:	20001714 	.word	0x20001714

0800d3b0 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800d3b0:	b580      	push	{r7, lr}
 800d3b2:	b098      	sub	sp, #96	; 0x60
 800d3b4:	af00      	add	r7, sp, #0
 800d3b6:	60f8      	str	r0, [r7, #12]
 800d3b8:	60b9      	str	r1, [r7, #8]
 800d3ba:	4613      	mov	r3, r2
 800d3bc:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800d3be:	68fb      	ldr	r3, [r7, #12]
 800d3c0:	2b00      	cmp	r3, #0
 800d3c2:	d101      	bne.n	800d3c8 <f_open+0x18>
 800d3c4:	2309      	movs	r3, #9
 800d3c6:	e1ad      	b.n	800d724 <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800d3c8:	79fb      	ldrb	r3, [r7, #7]
 800d3ca:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d3ce:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800d3d0:	79fa      	ldrb	r2, [r7, #7]
 800d3d2:	f107 0110 	add.w	r1, r7, #16
 800d3d6:	f107 0308 	add.w	r3, r7, #8
 800d3da:	4618      	mov	r0, r3
 800d3dc:	f7ff fd20 	bl	800ce20 <find_volume>
 800d3e0:	4603      	mov	r3, r0
 800d3e2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 800d3e6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d3ea:	2b00      	cmp	r3, #0
 800d3ec:	f040 8191 	bne.w	800d712 <f_open+0x362>
		dj.obj.fs = fs;
 800d3f0:	693b      	ldr	r3, [r7, #16]
 800d3f2:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800d3f4:	68ba      	ldr	r2, [r7, #8]
 800d3f6:	f107 0314 	add.w	r3, r7, #20
 800d3fa:	4611      	mov	r1, r2
 800d3fc:	4618      	mov	r0, r3
 800d3fe:	f7ff fc03 	bl	800cc08 <follow_path>
 800d402:	4603      	mov	r3, r0
 800d404:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800d408:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d40c:	2b00      	cmp	r3, #0
 800d40e:	d11a      	bne.n	800d446 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800d410:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800d414:	b25b      	sxtb	r3, r3
 800d416:	2b00      	cmp	r3, #0
 800d418:	da03      	bge.n	800d422 <f_open+0x72>
				res = FR_INVALID_NAME;
 800d41a:	2306      	movs	r3, #6
 800d41c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800d420:	e011      	b.n	800d446 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800d422:	79fb      	ldrb	r3, [r7, #7]
 800d424:	f023 0301 	bic.w	r3, r3, #1
 800d428:	2b00      	cmp	r3, #0
 800d42a:	bf14      	ite	ne
 800d42c:	2301      	movne	r3, #1
 800d42e:	2300      	moveq	r3, #0
 800d430:	b2db      	uxtb	r3, r3
 800d432:	461a      	mov	r2, r3
 800d434:	f107 0314 	add.w	r3, r7, #20
 800d438:	4611      	mov	r1, r2
 800d43a:	4618      	mov	r0, r3
 800d43c:	f7fe fbd2 	bl	800bbe4 <chk_lock>
 800d440:	4603      	mov	r3, r0
 800d442:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800d446:	79fb      	ldrb	r3, [r7, #7]
 800d448:	f003 031c 	and.w	r3, r3, #28
 800d44c:	2b00      	cmp	r3, #0
 800d44e:	d07f      	beq.n	800d550 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800d450:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d454:	2b00      	cmp	r3, #0
 800d456:	d017      	beq.n	800d488 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800d458:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d45c:	2b04      	cmp	r3, #4
 800d45e:	d10e      	bne.n	800d47e <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800d460:	f7fe fc1c 	bl	800bc9c <enq_lock>
 800d464:	4603      	mov	r3, r0
 800d466:	2b00      	cmp	r3, #0
 800d468:	d006      	beq.n	800d478 <f_open+0xc8>
 800d46a:	f107 0314 	add.w	r3, r7, #20
 800d46e:	4618      	mov	r0, r3
 800d470:	f7ff fb03 	bl	800ca7a <dir_register>
 800d474:	4603      	mov	r3, r0
 800d476:	e000      	b.n	800d47a <f_open+0xca>
 800d478:	2312      	movs	r3, #18
 800d47a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800d47e:	79fb      	ldrb	r3, [r7, #7]
 800d480:	f043 0308 	orr.w	r3, r3, #8
 800d484:	71fb      	strb	r3, [r7, #7]
 800d486:	e010      	b.n	800d4aa <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800d488:	7ebb      	ldrb	r3, [r7, #26]
 800d48a:	f003 0311 	and.w	r3, r3, #17
 800d48e:	2b00      	cmp	r3, #0
 800d490:	d003      	beq.n	800d49a <f_open+0xea>
					res = FR_DENIED;
 800d492:	2307      	movs	r3, #7
 800d494:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800d498:	e007      	b.n	800d4aa <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800d49a:	79fb      	ldrb	r3, [r7, #7]
 800d49c:	f003 0304 	and.w	r3, r3, #4
 800d4a0:	2b00      	cmp	r3, #0
 800d4a2:	d002      	beq.n	800d4aa <f_open+0xfa>
 800d4a4:	2308      	movs	r3, #8
 800d4a6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800d4aa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d4ae:	2b00      	cmp	r3, #0
 800d4b0:	d168      	bne.n	800d584 <f_open+0x1d4>
 800d4b2:	79fb      	ldrb	r3, [r7, #7]
 800d4b4:	f003 0308 	and.w	r3, r3, #8
 800d4b8:	2b00      	cmp	r3, #0
 800d4ba:	d063      	beq.n	800d584 <f_open+0x1d4>
				dw = GET_FATTIME();
 800d4bc:	f7fb f8e6 	bl	800868c <get_fattime>
 800d4c0:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800d4c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d4c4:	330e      	adds	r3, #14
 800d4c6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d4c8:	4618      	mov	r0, r3
 800d4ca:	f7fe fae1 	bl	800ba90 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800d4ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d4d0:	3316      	adds	r3, #22
 800d4d2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d4d4:	4618      	mov	r0, r3
 800d4d6:	f7fe fadb 	bl	800ba90 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800d4da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d4dc:	330b      	adds	r3, #11
 800d4de:	2220      	movs	r2, #32
 800d4e0:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800d4e2:	693b      	ldr	r3, [r7, #16]
 800d4e4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d4e6:	4611      	mov	r1, r2
 800d4e8:	4618      	mov	r0, r3
 800d4ea:	f7ff fa32 	bl	800c952 <ld_clust>
 800d4ee:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800d4f0:	693b      	ldr	r3, [r7, #16]
 800d4f2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800d4f4:	2200      	movs	r2, #0
 800d4f6:	4618      	mov	r0, r3
 800d4f8:	f7ff fa4a 	bl	800c990 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800d4fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d4fe:	331c      	adds	r3, #28
 800d500:	2100      	movs	r1, #0
 800d502:	4618      	mov	r0, r3
 800d504:	f7fe fac4 	bl	800ba90 <st_dword>
					fs->wflag = 1;
 800d508:	693b      	ldr	r3, [r7, #16]
 800d50a:	2201      	movs	r2, #1
 800d50c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800d50e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d510:	2b00      	cmp	r3, #0
 800d512:	d037      	beq.n	800d584 <f_open+0x1d4>
						dw = fs->winsect;
 800d514:	693b      	ldr	r3, [r7, #16]
 800d516:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d518:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800d51a:	f107 0314 	add.w	r3, r7, #20
 800d51e:	2200      	movs	r2, #0
 800d520:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d522:	4618      	mov	r0, r3
 800d524:	f7fe ff5d 	bl	800c3e2 <remove_chain>
 800d528:	4603      	mov	r3, r0
 800d52a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 800d52e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d532:	2b00      	cmp	r3, #0
 800d534:	d126      	bne.n	800d584 <f_open+0x1d4>
							res = move_window(fs, dw);
 800d536:	693b      	ldr	r3, [r7, #16]
 800d538:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d53a:	4618      	mov	r0, r3
 800d53c:	f7fe fd02 	bl	800bf44 <move_window>
 800d540:	4603      	mov	r3, r0
 800d542:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800d546:	693b      	ldr	r3, [r7, #16]
 800d548:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800d54a:	3a01      	subs	r2, #1
 800d54c:	60da      	str	r2, [r3, #12]
 800d54e:	e019      	b.n	800d584 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800d550:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d554:	2b00      	cmp	r3, #0
 800d556:	d115      	bne.n	800d584 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800d558:	7ebb      	ldrb	r3, [r7, #26]
 800d55a:	f003 0310 	and.w	r3, r3, #16
 800d55e:	2b00      	cmp	r3, #0
 800d560:	d003      	beq.n	800d56a <f_open+0x1ba>
					res = FR_NO_FILE;
 800d562:	2304      	movs	r3, #4
 800d564:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800d568:	e00c      	b.n	800d584 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800d56a:	79fb      	ldrb	r3, [r7, #7]
 800d56c:	f003 0302 	and.w	r3, r3, #2
 800d570:	2b00      	cmp	r3, #0
 800d572:	d007      	beq.n	800d584 <f_open+0x1d4>
 800d574:	7ebb      	ldrb	r3, [r7, #26]
 800d576:	f003 0301 	and.w	r3, r3, #1
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d002      	beq.n	800d584 <f_open+0x1d4>
						res = FR_DENIED;
 800d57e:	2307      	movs	r3, #7
 800d580:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800d584:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d588:	2b00      	cmp	r3, #0
 800d58a:	d128      	bne.n	800d5de <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800d58c:	79fb      	ldrb	r3, [r7, #7]
 800d58e:	f003 0308 	and.w	r3, r3, #8
 800d592:	2b00      	cmp	r3, #0
 800d594:	d003      	beq.n	800d59e <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800d596:	79fb      	ldrb	r3, [r7, #7]
 800d598:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d59c:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800d59e:	693b      	ldr	r3, [r7, #16]
 800d5a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d5a2:	68fb      	ldr	r3, [r7, #12]
 800d5a4:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800d5a6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d5a8:	68fb      	ldr	r3, [r7, #12]
 800d5aa:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800d5ac:	79fb      	ldrb	r3, [r7, #7]
 800d5ae:	f023 0301 	bic.w	r3, r3, #1
 800d5b2:	2b00      	cmp	r3, #0
 800d5b4:	bf14      	ite	ne
 800d5b6:	2301      	movne	r3, #1
 800d5b8:	2300      	moveq	r3, #0
 800d5ba:	b2db      	uxtb	r3, r3
 800d5bc:	461a      	mov	r2, r3
 800d5be:	f107 0314 	add.w	r3, r7, #20
 800d5c2:	4611      	mov	r1, r2
 800d5c4:	4618      	mov	r0, r3
 800d5c6:	f7fe fb8b 	bl	800bce0 <inc_lock>
 800d5ca:	4602      	mov	r2, r0
 800d5cc:	68fb      	ldr	r3, [r7, #12]
 800d5ce:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800d5d0:	68fb      	ldr	r3, [r7, #12]
 800d5d2:	691b      	ldr	r3, [r3, #16]
 800d5d4:	2b00      	cmp	r3, #0
 800d5d6:	d102      	bne.n	800d5de <f_open+0x22e>
 800d5d8:	2302      	movs	r3, #2
 800d5da:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800d5de:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d5e2:	2b00      	cmp	r3, #0
 800d5e4:	f040 8095 	bne.w	800d712 <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800d5e8:	693b      	ldr	r3, [r7, #16]
 800d5ea:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d5ec:	4611      	mov	r1, r2
 800d5ee:	4618      	mov	r0, r3
 800d5f0:	f7ff f9af 	bl	800c952 <ld_clust>
 800d5f4:	4602      	mov	r2, r0
 800d5f6:	68fb      	ldr	r3, [r7, #12]
 800d5f8:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800d5fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d5fc:	331c      	adds	r3, #28
 800d5fe:	4618      	mov	r0, r3
 800d600:	f7fe fa08 	bl	800ba14 <ld_dword>
 800d604:	4602      	mov	r2, r0
 800d606:	68fb      	ldr	r3, [r7, #12]
 800d608:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800d60a:	68fb      	ldr	r3, [r7, #12]
 800d60c:	2200      	movs	r2, #0
 800d60e:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800d610:	693a      	ldr	r2, [r7, #16]
 800d612:	68fb      	ldr	r3, [r7, #12]
 800d614:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800d616:	693b      	ldr	r3, [r7, #16]
 800d618:	88da      	ldrh	r2, [r3, #6]
 800d61a:	68fb      	ldr	r3, [r7, #12]
 800d61c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800d61e:	68fb      	ldr	r3, [r7, #12]
 800d620:	79fa      	ldrb	r2, [r7, #7]
 800d622:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800d624:	68fb      	ldr	r3, [r7, #12]
 800d626:	2200      	movs	r2, #0
 800d628:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800d62a:	68fb      	ldr	r3, [r7, #12]
 800d62c:	2200      	movs	r2, #0
 800d62e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800d630:	68fb      	ldr	r3, [r7, #12]
 800d632:	2200      	movs	r2, #0
 800d634:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800d636:	68fb      	ldr	r3, [r7, #12]
 800d638:	3330      	adds	r3, #48	; 0x30
 800d63a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d63e:	2100      	movs	r1, #0
 800d640:	4618      	mov	r0, r3
 800d642:	f7fe fa72 	bl	800bb2a <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800d646:	79fb      	ldrb	r3, [r7, #7]
 800d648:	f003 0320 	and.w	r3, r3, #32
 800d64c:	2b00      	cmp	r3, #0
 800d64e:	d060      	beq.n	800d712 <f_open+0x362>
 800d650:	68fb      	ldr	r3, [r7, #12]
 800d652:	68db      	ldr	r3, [r3, #12]
 800d654:	2b00      	cmp	r3, #0
 800d656:	d05c      	beq.n	800d712 <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800d658:	68fb      	ldr	r3, [r7, #12]
 800d65a:	68da      	ldr	r2, [r3, #12]
 800d65c:	68fb      	ldr	r3, [r7, #12]
 800d65e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800d660:	693b      	ldr	r3, [r7, #16]
 800d662:	895b      	ldrh	r3, [r3, #10]
 800d664:	025b      	lsls	r3, r3, #9
 800d666:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800d668:	68fb      	ldr	r3, [r7, #12]
 800d66a:	689b      	ldr	r3, [r3, #8]
 800d66c:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800d66e:	68fb      	ldr	r3, [r7, #12]
 800d670:	68db      	ldr	r3, [r3, #12]
 800d672:	657b      	str	r3, [r7, #84]	; 0x54
 800d674:	e016      	b.n	800d6a4 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800d676:	68fb      	ldr	r3, [r7, #12]
 800d678:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d67a:	4618      	mov	r0, r3
 800d67c:	f7fe fd1d 	bl	800c0ba <get_fat>
 800d680:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800d682:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d684:	2b01      	cmp	r3, #1
 800d686:	d802      	bhi.n	800d68e <f_open+0x2de>
 800d688:	2302      	movs	r3, #2
 800d68a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800d68e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d690:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d694:	d102      	bne.n	800d69c <f_open+0x2ec>
 800d696:	2301      	movs	r3, #1
 800d698:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800d69c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800d69e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d6a0:	1ad3      	subs	r3, r2, r3
 800d6a2:	657b      	str	r3, [r7, #84]	; 0x54
 800d6a4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d6a8:	2b00      	cmp	r3, #0
 800d6aa:	d103      	bne.n	800d6b4 <f_open+0x304>
 800d6ac:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800d6ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d6b0:	429a      	cmp	r2, r3
 800d6b2:	d8e0      	bhi.n	800d676 <f_open+0x2c6>
				}
				fp->clust = clst;
 800d6b4:	68fb      	ldr	r3, [r7, #12]
 800d6b6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800d6b8:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800d6ba:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	d127      	bne.n	800d712 <f_open+0x362>
 800d6c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d6c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d6c8:	2b00      	cmp	r3, #0
 800d6ca:	d022      	beq.n	800d712 <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800d6cc:	693b      	ldr	r3, [r7, #16]
 800d6ce:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d6d0:	4618      	mov	r0, r3
 800d6d2:	f7fe fcd3 	bl	800c07c <clust2sect>
 800d6d6:	6478      	str	r0, [r7, #68]	; 0x44
 800d6d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d6da:	2b00      	cmp	r3, #0
 800d6dc:	d103      	bne.n	800d6e6 <f_open+0x336>
						res = FR_INT_ERR;
 800d6de:	2302      	movs	r3, #2
 800d6e0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800d6e4:	e015      	b.n	800d712 <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800d6e6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d6e8:	0a5a      	lsrs	r2, r3, #9
 800d6ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d6ec:	441a      	add	r2, r3
 800d6ee:	68fb      	ldr	r3, [r7, #12]
 800d6f0:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800d6f2:	693b      	ldr	r3, [r7, #16]
 800d6f4:	7858      	ldrb	r0, [r3, #1]
 800d6f6:	68fb      	ldr	r3, [r7, #12]
 800d6f8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d6fc:	68fb      	ldr	r3, [r7, #12]
 800d6fe:	6a1a      	ldr	r2, [r3, #32]
 800d700:	2301      	movs	r3, #1
 800d702:	f7fe f911 	bl	800b928 <disk_read>
 800d706:	4603      	mov	r3, r0
 800d708:	2b00      	cmp	r3, #0
 800d70a:	d002      	beq.n	800d712 <f_open+0x362>
 800d70c:	2301      	movs	r3, #1
 800d70e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800d712:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d716:	2b00      	cmp	r3, #0
 800d718:	d002      	beq.n	800d720 <f_open+0x370>
 800d71a:	68fb      	ldr	r3, [r7, #12]
 800d71c:	2200      	movs	r2, #0
 800d71e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800d720:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800d724:	4618      	mov	r0, r3
 800d726:	3760      	adds	r7, #96	; 0x60
 800d728:	46bd      	mov	sp, r7
 800d72a:	bd80      	pop	{r7, pc}

0800d72c <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800d72c:	b580      	push	{r7, lr}
 800d72e:	b08e      	sub	sp, #56	; 0x38
 800d730:	af00      	add	r7, sp, #0
 800d732:	60f8      	str	r0, [r7, #12]
 800d734:	60b9      	str	r1, [r7, #8]
 800d736:	607a      	str	r2, [r7, #4]
 800d738:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800d73a:	68bb      	ldr	r3, [r7, #8]
 800d73c:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 800d73e:	683b      	ldr	r3, [r7, #0]
 800d740:	2200      	movs	r2, #0
 800d742:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800d744:	68fb      	ldr	r3, [r7, #12]
 800d746:	f107 0214 	add.w	r2, r7, #20
 800d74a:	4611      	mov	r1, r2
 800d74c:	4618      	mov	r0, r3
 800d74e:	f7ff fdb3 	bl	800d2b8 <validate>
 800d752:	4603      	mov	r3, r0
 800d754:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800d758:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d75c:	2b00      	cmp	r3, #0
 800d75e:	d107      	bne.n	800d770 <f_read+0x44>
 800d760:	68fb      	ldr	r3, [r7, #12]
 800d762:	7d5b      	ldrb	r3, [r3, #21]
 800d764:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800d768:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d76c:	2b00      	cmp	r3, #0
 800d76e:	d002      	beq.n	800d776 <f_read+0x4a>
 800d770:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d774:	e115      	b.n	800d9a2 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800d776:	68fb      	ldr	r3, [r7, #12]
 800d778:	7d1b      	ldrb	r3, [r3, #20]
 800d77a:	f003 0301 	and.w	r3, r3, #1
 800d77e:	2b00      	cmp	r3, #0
 800d780:	d101      	bne.n	800d786 <f_read+0x5a>
 800d782:	2307      	movs	r3, #7
 800d784:	e10d      	b.n	800d9a2 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 800d786:	68fb      	ldr	r3, [r7, #12]
 800d788:	68da      	ldr	r2, [r3, #12]
 800d78a:	68fb      	ldr	r3, [r7, #12]
 800d78c:	699b      	ldr	r3, [r3, #24]
 800d78e:	1ad3      	subs	r3, r2, r3
 800d790:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800d792:	687a      	ldr	r2, [r7, #4]
 800d794:	6a3b      	ldr	r3, [r7, #32]
 800d796:	429a      	cmp	r2, r3
 800d798:	f240 80fe 	bls.w	800d998 <f_read+0x26c>
 800d79c:	6a3b      	ldr	r3, [r7, #32]
 800d79e:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800d7a0:	e0fa      	b.n	800d998 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800d7a2:	68fb      	ldr	r3, [r7, #12]
 800d7a4:	699b      	ldr	r3, [r3, #24]
 800d7a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d7aa:	2b00      	cmp	r3, #0
 800d7ac:	f040 80c6 	bne.w	800d93c <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800d7b0:	68fb      	ldr	r3, [r7, #12]
 800d7b2:	699b      	ldr	r3, [r3, #24]
 800d7b4:	0a5b      	lsrs	r3, r3, #9
 800d7b6:	697a      	ldr	r2, [r7, #20]
 800d7b8:	8952      	ldrh	r2, [r2, #10]
 800d7ba:	3a01      	subs	r2, #1
 800d7bc:	4013      	ands	r3, r2
 800d7be:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800d7c0:	69fb      	ldr	r3, [r7, #28]
 800d7c2:	2b00      	cmp	r3, #0
 800d7c4:	d12f      	bne.n	800d826 <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800d7c6:	68fb      	ldr	r3, [r7, #12]
 800d7c8:	699b      	ldr	r3, [r3, #24]
 800d7ca:	2b00      	cmp	r3, #0
 800d7cc:	d103      	bne.n	800d7d6 <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800d7ce:	68fb      	ldr	r3, [r7, #12]
 800d7d0:	689b      	ldr	r3, [r3, #8]
 800d7d2:	633b      	str	r3, [r7, #48]	; 0x30
 800d7d4:	e013      	b.n	800d7fe <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800d7d6:	68fb      	ldr	r3, [r7, #12]
 800d7d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d7da:	2b00      	cmp	r3, #0
 800d7dc:	d007      	beq.n	800d7ee <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800d7de:	68fb      	ldr	r3, [r7, #12]
 800d7e0:	699b      	ldr	r3, [r3, #24]
 800d7e2:	4619      	mov	r1, r3
 800d7e4:	68f8      	ldr	r0, [r7, #12]
 800d7e6:	f7fe fef9 	bl	800c5dc <clmt_clust>
 800d7ea:	6338      	str	r0, [r7, #48]	; 0x30
 800d7ec:	e007      	b.n	800d7fe <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800d7ee:	68fa      	ldr	r2, [r7, #12]
 800d7f0:	68fb      	ldr	r3, [r7, #12]
 800d7f2:	69db      	ldr	r3, [r3, #28]
 800d7f4:	4619      	mov	r1, r3
 800d7f6:	4610      	mov	r0, r2
 800d7f8:	f7fe fc5f 	bl	800c0ba <get_fat>
 800d7fc:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800d7fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d800:	2b01      	cmp	r3, #1
 800d802:	d804      	bhi.n	800d80e <f_read+0xe2>
 800d804:	68fb      	ldr	r3, [r7, #12]
 800d806:	2202      	movs	r2, #2
 800d808:	755a      	strb	r2, [r3, #21]
 800d80a:	2302      	movs	r3, #2
 800d80c:	e0c9      	b.n	800d9a2 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800d80e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d810:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d814:	d104      	bne.n	800d820 <f_read+0xf4>
 800d816:	68fb      	ldr	r3, [r7, #12]
 800d818:	2201      	movs	r2, #1
 800d81a:	755a      	strb	r2, [r3, #21]
 800d81c:	2301      	movs	r3, #1
 800d81e:	e0c0      	b.n	800d9a2 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 800d820:	68fb      	ldr	r3, [r7, #12]
 800d822:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d824:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800d826:	697a      	ldr	r2, [r7, #20]
 800d828:	68fb      	ldr	r3, [r7, #12]
 800d82a:	69db      	ldr	r3, [r3, #28]
 800d82c:	4619      	mov	r1, r3
 800d82e:	4610      	mov	r0, r2
 800d830:	f7fe fc24 	bl	800c07c <clust2sect>
 800d834:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800d836:	69bb      	ldr	r3, [r7, #24]
 800d838:	2b00      	cmp	r3, #0
 800d83a:	d104      	bne.n	800d846 <f_read+0x11a>
 800d83c:	68fb      	ldr	r3, [r7, #12]
 800d83e:	2202      	movs	r2, #2
 800d840:	755a      	strb	r2, [r3, #21]
 800d842:	2302      	movs	r3, #2
 800d844:	e0ad      	b.n	800d9a2 <f_read+0x276>
			sect += csect;
 800d846:	69ba      	ldr	r2, [r7, #24]
 800d848:	69fb      	ldr	r3, [r7, #28]
 800d84a:	4413      	add	r3, r2
 800d84c:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	0a5b      	lsrs	r3, r3, #9
 800d852:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800d854:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d856:	2b00      	cmp	r3, #0
 800d858:	d039      	beq.n	800d8ce <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800d85a:	69fa      	ldr	r2, [r7, #28]
 800d85c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d85e:	4413      	add	r3, r2
 800d860:	697a      	ldr	r2, [r7, #20]
 800d862:	8952      	ldrh	r2, [r2, #10]
 800d864:	4293      	cmp	r3, r2
 800d866:	d905      	bls.n	800d874 <f_read+0x148>
					cc = fs->csize - csect;
 800d868:	697b      	ldr	r3, [r7, #20]
 800d86a:	895b      	ldrh	r3, [r3, #10]
 800d86c:	461a      	mov	r2, r3
 800d86e:	69fb      	ldr	r3, [r7, #28]
 800d870:	1ad3      	subs	r3, r2, r3
 800d872:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d874:	697b      	ldr	r3, [r7, #20]
 800d876:	7858      	ldrb	r0, [r3, #1]
 800d878:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d87a:	69ba      	ldr	r2, [r7, #24]
 800d87c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800d87e:	f7fe f853 	bl	800b928 <disk_read>
 800d882:	4603      	mov	r3, r0
 800d884:	2b00      	cmp	r3, #0
 800d886:	d004      	beq.n	800d892 <f_read+0x166>
 800d888:	68fb      	ldr	r3, [r7, #12]
 800d88a:	2201      	movs	r2, #1
 800d88c:	755a      	strb	r2, [r3, #21]
 800d88e:	2301      	movs	r3, #1
 800d890:	e087      	b.n	800d9a2 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800d892:	68fb      	ldr	r3, [r7, #12]
 800d894:	7d1b      	ldrb	r3, [r3, #20]
 800d896:	b25b      	sxtb	r3, r3
 800d898:	2b00      	cmp	r3, #0
 800d89a:	da14      	bge.n	800d8c6 <f_read+0x19a>
 800d89c:	68fb      	ldr	r3, [r7, #12]
 800d89e:	6a1a      	ldr	r2, [r3, #32]
 800d8a0:	69bb      	ldr	r3, [r7, #24]
 800d8a2:	1ad3      	subs	r3, r2, r3
 800d8a4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d8a6:	429a      	cmp	r2, r3
 800d8a8:	d90d      	bls.n	800d8c6 <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800d8aa:	68fb      	ldr	r3, [r7, #12]
 800d8ac:	6a1a      	ldr	r2, [r3, #32]
 800d8ae:	69bb      	ldr	r3, [r7, #24]
 800d8b0:	1ad3      	subs	r3, r2, r3
 800d8b2:	025b      	lsls	r3, r3, #9
 800d8b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d8b6:	18d0      	adds	r0, r2, r3
 800d8b8:	68fb      	ldr	r3, [r7, #12]
 800d8ba:	3330      	adds	r3, #48	; 0x30
 800d8bc:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d8c0:	4619      	mov	r1, r3
 800d8c2:	f7fe f911 	bl	800bae8 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800d8c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d8c8:	025b      	lsls	r3, r3, #9
 800d8ca:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 800d8cc:	e050      	b.n	800d970 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800d8ce:	68fb      	ldr	r3, [r7, #12]
 800d8d0:	6a1b      	ldr	r3, [r3, #32]
 800d8d2:	69ba      	ldr	r2, [r7, #24]
 800d8d4:	429a      	cmp	r2, r3
 800d8d6:	d02e      	beq.n	800d936 <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800d8d8:	68fb      	ldr	r3, [r7, #12]
 800d8da:	7d1b      	ldrb	r3, [r3, #20]
 800d8dc:	b25b      	sxtb	r3, r3
 800d8de:	2b00      	cmp	r3, #0
 800d8e0:	da18      	bge.n	800d914 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d8e2:	697b      	ldr	r3, [r7, #20]
 800d8e4:	7858      	ldrb	r0, [r3, #1]
 800d8e6:	68fb      	ldr	r3, [r7, #12]
 800d8e8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d8ec:	68fb      	ldr	r3, [r7, #12]
 800d8ee:	6a1a      	ldr	r2, [r3, #32]
 800d8f0:	2301      	movs	r3, #1
 800d8f2:	f7fe f839 	bl	800b968 <disk_write>
 800d8f6:	4603      	mov	r3, r0
 800d8f8:	2b00      	cmp	r3, #0
 800d8fa:	d004      	beq.n	800d906 <f_read+0x1da>
 800d8fc:	68fb      	ldr	r3, [r7, #12]
 800d8fe:	2201      	movs	r2, #1
 800d900:	755a      	strb	r2, [r3, #21]
 800d902:	2301      	movs	r3, #1
 800d904:	e04d      	b.n	800d9a2 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 800d906:	68fb      	ldr	r3, [r7, #12]
 800d908:	7d1b      	ldrb	r3, [r3, #20]
 800d90a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d90e:	b2da      	uxtb	r2, r3
 800d910:	68fb      	ldr	r3, [r7, #12]
 800d912:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800d914:	697b      	ldr	r3, [r7, #20]
 800d916:	7858      	ldrb	r0, [r3, #1]
 800d918:	68fb      	ldr	r3, [r7, #12]
 800d91a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d91e:	2301      	movs	r3, #1
 800d920:	69ba      	ldr	r2, [r7, #24]
 800d922:	f7fe f801 	bl	800b928 <disk_read>
 800d926:	4603      	mov	r3, r0
 800d928:	2b00      	cmp	r3, #0
 800d92a:	d004      	beq.n	800d936 <f_read+0x20a>
 800d92c:	68fb      	ldr	r3, [r7, #12]
 800d92e:	2201      	movs	r2, #1
 800d930:	755a      	strb	r2, [r3, #21]
 800d932:	2301      	movs	r3, #1
 800d934:	e035      	b.n	800d9a2 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 800d936:	68fb      	ldr	r3, [r7, #12]
 800d938:	69ba      	ldr	r2, [r7, #24]
 800d93a:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800d93c:	68fb      	ldr	r3, [r7, #12]
 800d93e:	699b      	ldr	r3, [r3, #24]
 800d940:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d944:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800d948:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800d94a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d94c:	687b      	ldr	r3, [r7, #4]
 800d94e:	429a      	cmp	r2, r3
 800d950:	d901      	bls.n	800d956 <f_read+0x22a>
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800d956:	68fb      	ldr	r3, [r7, #12]
 800d958:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800d95c:	68fb      	ldr	r3, [r7, #12]
 800d95e:	699b      	ldr	r3, [r3, #24]
 800d960:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d964:	4413      	add	r3, r2
 800d966:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d968:	4619      	mov	r1, r3
 800d96a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d96c:	f7fe f8bc 	bl	800bae8 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800d970:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d972:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d974:	4413      	add	r3, r2
 800d976:	627b      	str	r3, [r7, #36]	; 0x24
 800d978:	68fb      	ldr	r3, [r7, #12]
 800d97a:	699a      	ldr	r2, [r3, #24]
 800d97c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d97e:	441a      	add	r2, r3
 800d980:	68fb      	ldr	r3, [r7, #12]
 800d982:	619a      	str	r2, [r3, #24]
 800d984:	683b      	ldr	r3, [r7, #0]
 800d986:	681a      	ldr	r2, [r3, #0]
 800d988:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d98a:	441a      	add	r2, r3
 800d98c:	683b      	ldr	r3, [r7, #0]
 800d98e:	601a      	str	r2, [r3, #0]
 800d990:	687a      	ldr	r2, [r7, #4]
 800d992:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d994:	1ad3      	subs	r3, r2, r3
 800d996:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	f47f af01 	bne.w	800d7a2 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800d9a0:	2300      	movs	r3, #0
}
 800d9a2:	4618      	mov	r0, r3
 800d9a4:	3738      	adds	r7, #56	; 0x38
 800d9a6:	46bd      	mov	sp, r7
 800d9a8:	bd80      	pop	{r7, pc}

0800d9aa <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800d9aa:	b580      	push	{r7, lr}
 800d9ac:	b086      	sub	sp, #24
 800d9ae:	af00      	add	r7, sp, #0
 800d9b0:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	f107 0208 	add.w	r2, r7, #8
 800d9b8:	4611      	mov	r1, r2
 800d9ba:	4618      	mov	r0, r3
 800d9bc:	f7ff fc7c 	bl	800d2b8 <validate>
 800d9c0:	4603      	mov	r3, r0
 800d9c2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800d9c4:	7dfb      	ldrb	r3, [r7, #23]
 800d9c6:	2b00      	cmp	r3, #0
 800d9c8:	d168      	bne.n	800da9c <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	7d1b      	ldrb	r3, [r3, #20]
 800d9ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d9d2:	2b00      	cmp	r3, #0
 800d9d4:	d062      	beq.n	800da9c <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	7d1b      	ldrb	r3, [r3, #20]
 800d9da:	b25b      	sxtb	r3, r3
 800d9dc:	2b00      	cmp	r3, #0
 800d9de:	da15      	bge.n	800da0c <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800d9e0:	68bb      	ldr	r3, [r7, #8]
 800d9e2:	7858      	ldrb	r0, [r3, #1]
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d9ea:	687b      	ldr	r3, [r7, #4]
 800d9ec:	6a1a      	ldr	r2, [r3, #32]
 800d9ee:	2301      	movs	r3, #1
 800d9f0:	f7fd ffba 	bl	800b968 <disk_write>
 800d9f4:	4603      	mov	r3, r0
 800d9f6:	2b00      	cmp	r3, #0
 800d9f8:	d001      	beq.n	800d9fe <f_sync+0x54>
 800d9fa:	2301      	movs	r3, #1
 800d9fc:	e04f      	b.n	800da9e <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	7d1b      	ldrb	r3, [r3, #20]
 800da02:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800da06:	b2da      	uxtb	r2, r3
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800da0c:	f7fa fe3e 	bl	800868c <get_fattime>
 800da10:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800da12:	68ba      	ldr	r2, [r7, #8]
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800da18:	4619      	mov	r1, r3
 800da1a:	4610      	mov	r0, r2
 800da1c:	f7fe fa92 	bl	800bf44 <move_window>
 800da20:	4603      	mov	r3, r0
 800da22:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800da24:	7dfb      	ldrb	r3, [r7, #23]
 800da26:	2b00      	cmp	r3, #0
 800da28:	d138      	bne.n	800da9c <f_sync+0xf2>
					dir = fp->dir_ptr;
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800da2e:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800da30:	68fb      	ldr	r3, [r7, #12]
 800da32:	330b      	adds	r3, #11
 800da34:	781a      	ldrb	r2, [r3, #0]
 800da36:	68fb      	ldr	r3, [r7, #12]
 800da38:	330b      	adds	r3, #11
 800da3a:	f042 0220 	orr.w	r2, r2, #32
 800da3e:	b2d2      	uxtb	r2, r2
 800da40:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	6818      	ldr	r0, [r3, #0]
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	689b      	ldr	r3, [r3, #8]
 800da4a:	461a      	mov	r2, r3
 800da4c:	68f9      	ldr	r1, [r7, #12]
 800da4e:	f7fe ff9f 	bl	800c990 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800da52:	68fb      	ldr	r3, [r7, #12]
 800da54:	f103 021c 	add.w	r2, r3, #28
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	68db      	ldr	r3, [r3, #12]
 800da5c:	4619      	mov	r1, r3
 800da5e:	4610      	mov	r0, r2
 800da60:	f7fe f816 	bl	800ba90 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800da64:	68fb      	ldr	r3, [r7, #12]
 800da66:	3316      	adds	r3, #22
 800da68:	6939      	ldr	r1, [r7, #16]
 800da6a:	4618      	mov	r0, r3
 800da6c:	f7fe f810 	bl	800ba90 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800da70:	68fb      	ldr	r3, [r7, #12]
 800da72:	3312      	adds	r3, #18
 800da74:	2100      	movs	r1, #0
 800da76:	4618      	mov	r0, r3
 800da78:	f7fd ffef 	bl	800ba5a <st_word>
					fs->wflag = 1;
 800da7c:	68bb      	ldr	r3, [r7, #8]
 800da7e:	2201      	movs	r2, #1
 800da80:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800da82:	68bb      	ldr	r3, [r7, #8]
 800da84:	4618      	mov	r0, r3
 800da86:	f7fe fa8b 	bl	800bfa0 <sync_fs>
 800da8a:	4603      	mov	r3, r0
 800da8c:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	7d1b      	ldrb	r3, [r3, #20]
 800da92:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800da96:	b2da      	uxtb	r2, r3
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800da9c:	7dfb      	ldrb	r3, [r7, #23]
}
 800da9e:	4618      	mov	r0, r3
 800daa0:	3718      	adds	r7, #24
 800daa2:	46bd      	mov	sp, r7
 800daa4:	bd80      	pop	{r7, pc}

0800daa6 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800daa6:	b580      	push	{r7, lr}
 800daa8:	b084      	sub	sp, #16
 800daaa:	af00      	add	r7, sp, #0
 800daac:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800daae:	6878      	ldr	r0, [r7, #4]
 800dab0:	f7ff ff7b 	bl	800d9aa <f_sync>
 800dab4:	4603      	mov	r3, r0
 800dab6:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800dab8:	7bfb      	ldrb	r3, [r7, #15]
 800daba:	2b00      	cmp	r3, #0
 800dabc:	d118      	bne.n	800daf0 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	f107 0208 	add.w	r2, r7, #8
 800dac4:	4611      	mov	r1, r2
 800dac6:	4618      	mov	r0, r3
 800dac8:	f7ff fbf6 	bl	800d2b8 <validate>
 800dacc:	4603      	mov	r3, r0
 800dace:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800dad0:	7bfb      	ldrb	r3, [r7, #15]
 800dad2:	2b00      	cmp	r3, #0
 800dad4:	d10c      	bne.n	800daf0 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	691b      	ldr	r3, [r3, #16]
 800dada:	4618      	mov	r0, r3
 800dadc:	f7fe f98e 	bl	800bdfc <dec_lock>
 800dae0:	4603      	mov	r3, r0
 800dae2:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800dae4:	7bfb      	ldrb	r3, [r7, #15]
 800dae6:	2b00      	cmp	r3, #0
 800dae8:	d102      	bne.n	800daf0 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	2200      	movs	r2, #0
 800daee:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800daf0:	7bfb      	ldrb	r3, [r7, #15]
}
 800daf2:	4618      	mov	r0, r3
 800daf4:	3710      	adds	r7, #16
 800daf6:	46bd      	mov	sp, r7
 800daf8:	bd80      	pop	{r7, pc}

0800dafa <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800dafa:	b580      	push	{r7, lr}
 800dafc:	b090      	sub	sp, #64	; 0x40
 800dafe:	af00      	add	r7, sp, #0
 800db00:	6078      	str	r0, [r7, #4]
 800db02:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	f107 0208 	add.w	r2, r7, #8
 800db0a:	4611      	mov	r1, r2
 800db0c:	4618      	mov	r0, r3
 800db0e:	f7ff fbd3 	bl	800d2b8 <validate>
 800db12:	4603      	mov	r3, r0
 800db14:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800db18:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800db1c:	2b00      	cmp	r3, #0
 800db1e:	d103      	bne.n	800db28 <f_lseek+0x2e>
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	7d5b      	ldrb	r3, [r3, #21]
 800db24:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800db28:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800db2c:	2b00      	cmp	r3, #0
 800db2e:	d002      	beq.n	800db36 <f_lseek+0x3c>
 800db30:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800db34:	e1e6      	b.n	800df04 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800db3a:	2b00      	cmp	r3, #0
 800db3c:	f000 80d1 	beq.w	800dce2 <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800db40:	683b      	ldr	r3, [r7, #0]
 800db42:	f1b3 3fff 	cmp.w	r3, #4294967295
 800db46:	d15a      	bne.n	800dbfe <f_lseek+0x104>
			tbl = fp->cltbl;
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800db4c:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800db4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db50:	1d1a      	adds	r2, r3, #4
 800db52:	627a      	str	r2, [r7, #36]	; 0x24
 800db54:	681b      	ldr	r3, [r3, #0]
 800db56:	617b      	str	r3, [r7, #20]
 800db58:	2302      	movs	r3, #2
 800db5a:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	689b      	ldr	r3, [r3, #8]
 800db60:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 800db62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db64:	2b00      	cmp	r3, #0
 800db66:	d03a      	beq.n	800dbde <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800db68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db6a:	613b      	str	r3, [r7, #16]
 800db6c:	2300      	movs	r3, #0
 800db6e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800db70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db72:	3302      	adds	r3, #2
 800db74:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 800db76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db78:	60fb      	str	r3, [r7, #12]
 800db7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db7c:	3301      	adds	r3, #1
 800db7e:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800db84:	4618      	mov	r0, r3
 800db86:	f7fe fa98 	bl	800c0ba <get_fat>
 800db8a:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800db8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db8e:	2b01      	cmp	r3, #1
 800db90:	d804      	bhi.n	800db9c <f_lseek+0xa2>
 800db92:	687b      	ldr	r3, [r7, #4]
 800db94:	2202      	movs	r2, #2
 800db96:	755a      	strb	r2, [r3, #21]
 800db98:	2302      	movs	r3, #2
 800db9a:	e1b3      	b.n	800df04 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800db9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dba2:	d104      	bne.n	800dbae <f_lseek+0xb4>
 800dba4:	687b      	ldr	r3, [r7, #4]
 800dba6:	2201      	movs	r2, #1
 800dba8:	755a      	strb	r2, [r3, #21]
 800dbaa:	2301      	movs	r3, #1
 800dbac:	e1aa      	b.n	800df04 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 800dbae:	68fb      	ldr	r3, [r7, #12]
 800dbb0:	3301      	adds	r3, #1
 800dbb2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dbb4:	429a      	cmp	r2, r3
 800dbb6:	d0de      	beq.n	800db76 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800dbb8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800dbba:	697b      	ldr	r3, [r7, #20]
 800dbbc:	429a      	cmp	r2, r3
 800dbbe:	d809      	bhi.n	800dbd4 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800dbc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbc2:	1d1a      	adds	r2, r3, #4
 800dbc4:	627a      	str	r2, [r7, #36]	; 0x24
 800dbc6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800dbc8:	601a      	str	r2, [r3, #0]
 800dbca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbcc:	1d1a      	adds	r2, r3, #4
 800dbce:	627a      	str	r2, [r7, #36]	; 0x24
 800dbd0:	693a      	ldr	r2, [r7, #16]
 800dbd2:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800dbd4:	68bb      	ldr	r3, [r7, #8]
 800dbd6:	695b      	ldr	r3, [r3, #20]
 800dbd8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dbda:	429a      	cmp	r2, r3
 800dbdc:	d3c4      	bcc.n	800db68 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dbe2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800dbe4:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800dbe6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800dbe8:	697b      	ldr	r3, [r7, #20]
 800dbea:	429a      	cmp	r2, r3
 800dbec:	d803      	bhi.n	800dbf6 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800dbee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbf0:	2200      	movs	r2, #0
 800dbf2:	601a      	str	r2, [r3, #0]
 800dbf4:	e184      	b.n	800df00 <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800dbf6:	2311      	movs	r3, #17
 800dbf8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800dbfc:	e180      	b.n	800df00 <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800dbfe:	687b      	ldr	r3, [r7, #4]
 800dc00:	68db      	ldr	r3, [r3, #12]
 800dc02:	683a      	ldr	r2, [r7, #0]
 800dc04:	429a      	cmp	r2, r3
 800dc06:	d902      	bls.n	800dc0e <f_lseek+0x114>
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	68db      	ldr	r3, [r3, #12]
 800dc0c:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	683a      	ldr	r2, [r7, #0]
 800dc12:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800dc14:	683b      	ldr	r3, [r7, #0]
 800dc16:	2b00      	cmp	r3, #0
 800dc18:	f000 8172 	beq.w	800df00 <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 800dc1c:	683b      	ldr	r3, [r7, #0]
 800dc1e:	3b01      	subs	r3, #1
 800dc20:	4619      	mov	r1, r3
 800dc22:	6878      	ldr	r0, [r7, #4]
 800dc24:	f7fe fcda 	bl	800c5dc <clmt_clust>
 800dc28:	4602      	mov	r2, r0
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800dc2e:	68ba      	ldr	r2, [r7, #8]
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	69db      	ldr	r3, [r3, #28]
 800dc34:	4619      	mov	r1, r3
 800dc36:	4610      	mov	r0, r2
 800dc38:	f7fe fa20 	bl	800c07c <clust2sect>
 800dc3c:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800dc3e:	69bb      	ldr	r3, [r7, #24]
 800dc40:	2b00      	cmp	r3, #0
 800dc42:	d104      	bne.n	800dc4e <f_lseek+0x154>
 800dc44:	687b      	ldr	r3, [r7, #4]
 800dc46:	2202      	movs	r2, #2
 800dc48:	755a      	strb	r2, [r3, #21]
 800dc4a:	2302      	movs	r3, #2
 800dc4c:	e15a      	b.n	800df04 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800dc4e:	683b      	ldr	r3, [r7, #0]
 800dc50:	3b01      	subs	r3, #1
 800dc52:	0a5b      	lsrs	r3, r3, #9
 800dc54:	68ba      	ldr	r2, [r7, #8]
 800dc56:	8952      	ldrh	r2, [r2, #10]
 800dc58:	3a01      	subs	r2, #1
 800dc5a:	4013      	ands	r3, r2
 800dc5c:	69ba      	ldr	r2, [r7, #24]
 800dc5e:	4413      	add	r3, r2
 800dc60:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	699b      	ldr	r3, [r3, #24]
 800dc66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dc6a:	2b00      	cmp	r3, #0
 800dc6c:	f000 8148 	beq.w	800df00 <f_lseek+0x406>
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	6a1b      	ldr	r3, [r3, #32]
 800dc74:	69ba      	ldr	r2, [r7, #24]
 800dc76:	429a      	cmp	r2, r3
 800dc78:	f000 8142 	beq.w	800df00 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800dc7c:	687b      	ldr	r3, [r7, #4]
 800dc7e:	7d1b      	ldrb	r3, [r3, #20]
 800dc80:	b25b      	sxtb	r3, r3
 800dc82:	2b00      	cmp	r3, #0
 800dc84:	da18      	bge.n	800dcb8 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800dc86:	68bb      	ldr	r3, [r7, #8]
 800dc88:	7858      	ldrb	r0, [r3, #1]
 800dc8a:	687b      	ldr	r3, [r7, #4]
 800dc8c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800dc90:	687b      	ldr	r3, [r7, #4]
 800dc92:	6a1a      	ldr	r2, [r3, #32]
 800dc94:	2301      	movs	r3, #1
 800dc96:	f7fd fe67 	bl	800b968 <disk_write>
 800dc9a:	4603      	mov	r3, r0
 800dc9c:	2b00      	cmp	r3, #0
 800dc9e:	d004      	beq.n	800dcaa <f_lseek+0x1b0>
 800dca0:	687b      	ldr	r3, [r7, #4]
 800dca2:	2201      	movs	r2, #1
 800dca4:	755a      	strb	r2, [r3, #21]
 800dca6:	2301      	movs	r3, #1
 800dca8:	e12c      	b.n	800df04 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	7d1b      	ldrb	r3, [r3, #20]
 800dcae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dcb2:	b2da      	uxtb	r2, r3
 800dcb4:	687b      	ldr	r3, [r7, #4]
 800dcb6:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800dcb8:	68bb      	ldr	r3, [r7, #8]
 800dcba:	7858      	ldrb	r0, [r3, #1]
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800dcc2:	2301      	movs	r3, #1
 800dcc4:	69ba      	ldr	r2, [r7, #24]
 800dcc6:	f7fd fe2f 	bl	800b928 <disk_read>
 800dcca:	4603      	mov	r3, r0
 800dccc:	2b00      	cmp	r3, #0
 800dcce:	d004      	beq.n	800dcda <f_lseek+0x1e0>
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	2201      	movs	r2, #1
 800dcd4:	755a      	strb	r2, [r3, #21]
 800dcd6:	2301      	movs	r3, #1
 800dcd8:	e114      	b.n	800df04 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 800dcda:	687b      	ldr	r3, [r7, #4]
 800dcdc:	69ba      	ldr	r2, [r7, #24]
 800dcde:	621a      	str	r2, [r3, #32]
 800dce0:	e10e      	b.n	800df00 <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800dce2:	687b      	ldr	r3, [r7, #4]
 800dce4:	68db      	ldr	r3, [r3, #12]
 800dce6:	683a      	ldr	r2, [r7, #0]
 800dce8:	429a      	cmp	r2, r3
 800dcea:	d908      	bls.n	800dcfe <f_lseek+0x204>
 800dcec:	687b      	ldr	r3, [r7, #4]
 800dcee:	7d1b      	ldrb	r3, [r3, #20]
 800dcf0:	f003 0302 	and.w	r3, r3, #2
 800dcf4:	2b00      	cmp	r3, #0
 800dcf6:	d102      	bne.n	800dcfe <f_lseek+0x204>
			ofs = fp->obj.objsize;
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	68db      	ldr	r3, [r3, #12]
 800dcfc:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	699b      	ldr	r3, [r3, #24]
 800dd02:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800dd04:	2300      	movs	r3, #0
 800dd06:	637b      	str	r3, [r7, #52]	; 0x34
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800dd0c:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800dd0e:	683b      	ldr	r3, [r7, #0]
 800dd10:	2b00      	cmp	r3, #0
 800dd12:	f000 80a7 	beq.w	800de64 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800dd16:	68bb      	ldr	r3, [r7, #8]
 800dd18:	895b      	ldrh	r3, [r3, #10]
 800dd1a:	025b      	lsls	r3, r3, #9
 800dd1c:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800dd1e:	6a3b      	ldr	r3, [r7, #32]
 800dd20:	2b00      	cmp	r3, #0
 800dd22:	d01b      	beq.n	800dd5c <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800dd24:	683b      	ldr	r3, [r7, #0]
 800dd26:	1e5a      	subs	r2, r3, #1
 800dd28:	69fb      	ldr	r3, [r7, #28]
 800dd2a:	fbb2 f2f3 	udiv	r2, r2, r3
 800dd2e:	6a3b      	ldr	r3, [r7, #32]
 800dd30:	1e59      	subs	r1, r3, #1
 800dd32:	69fb      	ldr	r3, [r7, #28]
 800dd34:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800dd38:	429a      	cmp	r2, r3
 800dd3a:	d30f      	bcc.n	800dd5c <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800dd3c:	6a3b      	ldr	r3, [r7, #32]
 800dd3e:	1e5a      	subs	r2, r3, #1
 800dd40:	69fb      	ldr	r3, [r7, #28]
 800dd42:	425b      	negs	r3, r3
 800dd44:	401a      	ands	r2, r3
 800dd46:	687b      	ldr	r3, [r7, #4]
 800dd48:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	699b      	ldr	r3, [r3, #24]
 800dd4e:	683a      	ldr	r2, [r7, #0]
 800dd50:	1ad3      	subs	r3, r2, r3
 800dd52:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	69db      	ldr	r3, [r3, #28]
 800dd58:	63bb      	str	r3, [r7, #56]	; 0x38
 800dd5a:	e022      	b.n	800dda2 <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	689b      	ldr	r3, [r3, #8]
 800dd60:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800dd62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd64:	2b00      	cmp	r3, #0
 800dd66:	d119      	bne.n	800dd9c <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 800dd68:	687b      	ldr	r3, [r7, #4]
 800dd6a:	2100      	movs	r1, #0
 800dd6c:	4618      	mov	r0, r3
 800dd6e:	f7fe fb9d 	bl	800c4ac <create_chain>
 800dd72:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800dd74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd76:	2b01      	cmp	r3, #1
 800dd78:	d104      	bne.n	800dd84 <f_lseek+0x28a>
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	2202      	movs	r2, #2
 800dd7e:	755a      	strb	r2, [r3, #21]
 800dd80:	2302      	movs	r3, #2
 800dd82:	e0bf      	b.n	800df04 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800dd84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd86:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dd8a:	d104      	bne.n	800dd96 <f_lseek+0x29c>
 800dd8c:	687b      	ldr	r3, [r7, #4]
 800dd8e:	2201      	movs	r2, #1
 800dd90:	755a      	strb	r2, [r3, #21]
 800dd92:	2301      	movs	r3, #1
 800dd94:	e0b6      	b.n	800df04 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 800dd96:	687b      	ldr	r3, [r7, #4]
 800dd98:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800dd9a:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800dda0:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800dda2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dda4:	2b00      	cmp	r3, #0
 800dda6:	d05d      	beq.n	800de64 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 800dda8:	e03a      	b.n	800de20 <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 800ddaa:	683a      	ldr	r2, [r7, #0]
 800ddac:	69fb      	ldr	r3, [r7, #28]
 800ddae:	1ad3      	subs	r3, r2, r3
 800ddb0:	603b      	str	r3, [r7, #0]
 800ddb2:	687b      	ldr	r3, [r7, #4]
 800ddb4:	699a      	ldr	r2, [r3, #24]
 800ddb6:	69fb      	ldr	r3, [r7, #28]
 800ddb8:	441a      	add	r2, r3
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	7d1b      	ldrb	r3, [r3, #20]
 800ddc2:	f003 0302 	and.w	r3, r3, #2
 800ddc6:	2b00      	cmp	r3, #0
 800ddc8:	d00b      	beq.n	800dde2 <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800ddca:	687b      	ldr	r3, [r7, #4]
 800ddcc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ddce:	4618      	mov	r0, r3
 800ddd0:	f7fe fb6c 	bl	800c4ac <create_chain>
 800ddd4:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800ddd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ddd8:	2b00      	cmp	r3, #0
 800ddda:	d108      	bne.n	800ddee <f_lseek+0x2f4>
							ofs = 0; break;
 800dddc:	2300      	movs	r3, #0
 800ddde:	603b      	str	r3, [r7, #0]
 800dde0:	e022      	b.n	800de28 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800dde2:	687b      	ldr	r3, [r7, #4]
 800dde4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800dde6:	4618      	mov	r0, r3
 800dde8:	f7fe f967 	bl	800c0ba <get_fat>
 800ddec:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ddee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ddf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ddf4:	d104      	bne.n	800de00 <f_lseek+0x306>
 800ddf6:	687b      	ldr	r3, [r7, #4]
 800ddf8:	2201      	movs	r2, #1
 800ddfa:	755a      	strb	r2, [r3, #21]
 800ddfc:	2301      	movs	r3, #1
 800ddfe:	e081      	b.n	800df04 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800de00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de02:	2b01      	cmp	r3, #1
 800de04:	d904      	bls.n	800de10 <f_lseek+0x316>
 800de06:	68bb      	ldr	r3, [r7, #8]
 800de08:	695b      	ldr	r3, [r3, #20]
 800de0a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800de0c:	429a      	cmp	r2, r3
 800de0e:	d304      	bcc.n	800de1a <f_lseek+0x320>
 800de10:	687b      	ldr	r3, [r7, #4]
 800de12:	2202      	movs	r2, #2
 800de14:	755a      	strb	r2, [r3, #21]
 800de16:	2302      	movs	r3, #2
 800de18:	e074      	b.n	800df04 <f_lseek+0x40a>
					fp->clust = clst;
 800de1a:	687b      	ldr	r3, [r7, #4]
 800de1c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800de1e:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800de20:	683a      	ldr	r2, [r7, #0]
 800de22:	69fb      	ldr	r3, [r7, #28]
 800de24:	429a      	cmp	r2, r3
 800de26:	d8c0      	bhi.n	800ddaa <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 800de28:	687b      	ldr	r3, [r7, #4]
 800de2a:	699a      	ldr	r2, [r3, #24]
 800de2c:	683b      	ldr	r3, [r7, #0]
 800de2e:	441a      	add	r2, r3
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800de34:	683b      	ldr	r3, [r7, #0]
 800de36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800de3a:	2b00      	cmp	r3, #0
 800de3c:	d012      	beq.n	800de64 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800de3e:	68bb      	ldr	r3, [r7, #8]
 800de40:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800de42:	4618      	mov	r0, r3
 800de44:	f7fe f91a 	bl	800c07c <clust2sect>
 800de48:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800de4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800de4c:	2b00      	cmp	r3, #0
 800de4e:	d104      	bne.n	800de5a <f_lseek+0x360>
 800de50:	687b      	ldr	r3, [r7, #4]
 800de52:	2202      	movs	r2, #2
 800de54:	755a      	strb	r2, [r3, #21]
 800de56:	2302      	movs	r3, #2
 800de58:	e054      	b.n	800df04 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 800de5a:	683b      	ldr	r3, [r7, #0]
 800de5c:	0a5b      	lsrs	r3, r3, #9
 800de5e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800de60:	4413      	add	r3, r2
 800de62:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	699a      	ldr	r2, [r3, #24]
 800de68:	687b      	ldr	r3, [r7, #4]
 800de6a:	68db      	ldr	r3, [r3, #12]
 800de6c:	429a      	cmp	r2, r3
 800de6e:	d90a      	bls.n	800de86 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 800de70:	687b      	ldr	r3, [r7, #4]
 800de72:	699a      	ldr	r2, [r3, #24]
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	7d1b      	ldrb	r3, [r3, #20]
 800de7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800de80:	b2da      	uxtb	r2, r3
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	699b      	ldr	r3, [r3, #24]
 800de8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800de8e:	2b00      	cmp	r3, #0
 800de90:	d036      	beq.n	800df00 <f_lseek+0x406>
 800de92:	687b      	ldr	r3, [r7, #4]
 800de94:	6a1b      	ldr	r3, [r3, #32]
 800de96:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800de98:	429a      	cmp	r2, r3
 800de9a:	d031      	beq.n	800df00 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	7d1b      	ldrb	r3, [r3, #20]
 800dea0:	b25b      	sxtb	r3, r3
 800dea2:	2b00      	cmp	r3, #0
 800dea4:	da18      	bge.n	800ded8 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800dea6:	68bb      	ldr	r3, [r7, #8]
 800dea8:	7858      	ldrb	r0, [r3, #1]
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	6a1a      	ldr	r2, [r3, #32]
 800deb4:	2301      	movs	r3, #1
 800deb6:	f7fd fd57 	bl	800b968 <disk_write>
 800deba:	4603      	mov	r3, r0
 800debc:	2b00      	cmp	r3, #0
 800debe:	d004      	beq.n	800deca <f_lseek+0x3d0>
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	2201      	movs	r2, #1
 800dec4:	755a      	strb	r2, [r3, #21]
 800dec6:	2301      	movs	r3, #1
 800dec8:	e01c      	b.n	800df04 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800deca:	687b      	ldr	r3, [r7, #4]
 800decc:	7d1b      	ldrb	r3, [r3, #20]
 800dece:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ded2:	b2da      	uxtb	r2, r3
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800ded8:	68bb      	ldr	r3, [r7, #8]
 800deda:	7858      	ldrb	r0, [r3, #1]
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800dee2:	2301      	movs	r3, #1
 800dee4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800dee6:	f7fd fd1f 	bl	800b928 <disk_read>
 800deea:	4603      	mov	r3, r0
 800deec:	2b00      	cmp	r3, #0
 800deee:	d004      	beq.n	800defa <f_lseek+0x400>
 800def0:	687b      	ldr	r3, [r7, #4]
 800def2:	2201      	movs	r2, #1
 800def4:	755a      	strb	r2, [r3, #21]
 800def6:	2301      	movs	r3, #1
 800def8:	e004      	b.n	800df04 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 800defa:	687b      	ldr	r3, [r7, #4]
 800defc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800defe:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800df00:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800df04:	4618      	mov	r0, r3
 800df06:	3740      	adds	r7, #64	; 0x40
 800df08:	46bd      	mov	sp, r7
 800df0a:	bd80      	pop	{r7, pc}

0800df0c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800df0c:	b480      	push	{r7}
 800df0e:	b087      	sub	sp, #28
 800df10:	af00      	add	r7, sp, #0
 800df12:	60f8      	str	r0, [r7, #12]
 800df14:	60b9      	str	r1, [r7, #8]
 800df16:	4613      	mov	r3, r2
 800df18:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800df1a:	2301      	movs	r3, #1
 800df1c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800df1e:	2300      	movs	r3, #0
 800df20:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800df22:	4b1f      	ldr	r3, [pc, #124]	; (800dfa0 <FATFS_LinkDriverEx+0x94>)
 800df24:	7a5b      	ldrb	r3, [r3, #9]
 800df26:	b2db      	uxtb	r3, r3
 800df28:	2b00      	cmp	r3, #0
 800df2a:	d131      	bne.n	800df90 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800df2c:	4b1c      	ldr	r3, [pc, #112]	; (800dfa0 <FATFS_LinkDriverEx+0x94>)
 800df2e:	7a5b      	ldrb	r3, [r3, #9]
 800df30:	b2db      	uxtb	r3, r3
 800df32:	461a      	mov	r2, r3
 800df34:	4b1a      	ldr	r3, [pc, #104]	; (800dfa0 <FATFS_LinkDriverEx+0x94>)
 800df36:	2100      	movs	r1, #0
 800df38:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800df3a:	4b19      	ldr	r3, [pc, #100]	; (800dfa0 <FATFS_LinkDriverEx+0x94>)
 800df3c:	7a5b      	ldrb	r3, [r3, #9]
 800df3e:	b2db      	uxtb	r3, r3
 800df40:	4a17      	ldr	r2, [pc, #92]	; (800dfa0 <FATFS_LinkDriverEx+0x94>)
 800df42:	009b      	lsls	r3, r3, #2
 800df44:	4413      	add	r3, r2
 800df46:	68fa      	ldr	r2, [r7, #12]
 800df48:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800df4a:	4b15      	ldr	r3, [pc, #84]	; (800dfa0 <FATFS_LinkDriverEx+0x94>)
 800df4c:	7a5b      	ldrb	r3, [r3, #9]
 800df4e:	b2db      	uxtb	r3, r3
 800df50:	461a      	mov	r2, r3
 800df52:	4b13      	ldr	r3, [pc, #76]	; (800dfa0 <FATFS_LinkDriverEx+0x94>)
 800df54:	4413      	add	r3, r2
 800df56:	79fa      	ldrb	r2, [r7, #7]
 800df58:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800df5a:	4b11      	ldr	r3, [pc, #68]	; (800dfa0 <FATFS_LinkDriverEx+0x94>)
 800df5c:	7a5b      	ldrb	r3, [r3, #9]
 800df5e:	b2db      	uxtb	r3, r3
 800df60:	1c5a      	adds	r2, r3, #1
 800df62:	b2d1      	uxtb	r1, r2
 800df64:	4a0e      	ldr	r2, [pc, #56]	; (800dfa0 <FATFS_LinkDriverEx+0x94>)
 800df66:	7251      	strb	r1, [r2, #9]
 800df68:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800df6a:	7dbb      	ldrb	r3, [r7, #22]
 800df6c:	3330      	adds	r3, #48	; 0x30
 800df6e:	b2da      	uxtb	r2, r3
 800df70:	68bb      	ldr	r3, [r7, #8]
 800df72:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800df74:	68bb      	ldr	r3, [r7, #8]
 800df76:	3301      	adds	r3, #1
 800df78:	223a      	movs	r2, #58	; 0x3a
 800df7a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800df7c:	68bb      	ldr	r3, [r7, #8]
 800df7e:	3302      	adds	r3, #2
 800df80:	222f      	movs	r2, #47	; 0x2f
 800df82:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800df84:	68bb      	ldr	r3, [r7, #8]
 800df86:	3303      	adds	r3, #3
 800df88:	2200      	movs	r2, #0
 800df8a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800df8c:	2300      	movs	r3, #0
 800df8e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800df90:	7dfb      	ldrb	r3, [r7, #23]
}
 800df92:	4618      	mov	r0, r3
 800df94:	371c      	adds	r7, #28
 800df96:	46bd      	mov	sp, r7
 800df98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df9c:	4770      	bx	lr
 800df9e:	bf00      	nop
 800dfa0:	2000173c 	.word	0x2000173c

0800dfa4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800dfa4:	b580      	push	{r7, lr}
 800dfa6:	b082      	sub	sp, #8
 800dfa8:	af00      	add	r7, sp, #0
 800dfaa:	6078      	str	r0, [r7, #4]
 800dfac:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800dfae:	2200      	movs	r2, #0
 800dfb0:	6839      	ldr	r1, [r7, #0]
 800dfb2:	6878      	ldr	r0, [r7, #4]
 800dfb4:	f7ff ffaa 	bl	800df0c <FATFS_LinkDriverEx>
 800dfb8:	4603      	mov	r3, r0
}
 800dfba:	4618      	mov	r0, r3
 800dfbc:	3708      	adds	r7, #8
 800dfbe:	46bd      	mov	sp, r7
 800dfc0:	bd80      	pop	{r7, pc}
	...

0800dfc4 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800dfc4:	b580      	push	{r7, lr}
 800dfc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800dfc8:	2201      	movs	r2, #1
 800dfca:	490e      	ldr	r1, [pc, #56]	; (800e004 <MX_USB_HOST_Init+0x40>)
 800dfcc:	480e      	ldr	r0, [pc, #56]	; (800e008 <MX_USB_HOST_Init+0x44>)
 800dfce:	f7fc f819 	bl	800a004 <USBH_Init>
 800dfd2:	4603      	mov	r3, r0
 800dfd4:	2b00      	cmp	r3, #0
 800dfd6:	d001      	beq.n	800dfdc <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800dfd8:	f7f3 f996 	bl	8001308 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_MSC_CLASS) != USBH_OK)
 800dfdc:	490b      	ldr	r1, [pc, #44]	; (800e00c <MX_USB_HOST_Init+0x48>)
 800dfde:	480a      	ldr	r0, [pc, #40]	; (800e008 <MX_USB_HOST_Init+0x44>)
 800dfe0:	f7fc f89e 	bl	800a120 <USBH_RegisterClass>
 800dfe4:	4603      	mov	r3, r0
 800dfe6:	2b00      	cmp	r3, #0
 800dfe8:	d001      	beq.n	800dfee <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800dfea:	f7f3 f98d 	bl	8001308 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800dfee:	4806      	ldr	r0, [pc, #24]	; (800e008 <MX_USB_HOST_Init+0x44>)
 800dff0:	f7fc f922 	bl	800a238 <USBH_Start>
 800dff4:	4603      	mov	r3, r0
 800dff6:	2b00      	cmp	r3, #0
 800dff8:	d001      	beq.n	800dffe <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800dffa:	f7f3 f985 	bl	8001308 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800dffe:	bf00      	nop
 800e000:	bd80      	pop	{r7, pc}
 800e002:	bf00      	nop
 800e004:	0800e025 	.word	0x0800e025
 800e008:	20001748 	.word	0x20001748
 800e00c:	2000003c 	.word	0x2000003c

0800e010 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800e010:	b580      	push	{r7, lr}
 800e012:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800e014:	4802      	ldr	r0, [pc, #8]	; (800e020 <MX_USB_HOST_Process+0x10>)
 800e016:	f7fc f91f 	bl	800a258 <USBH_Process>
}
 800e01a:	bf00      	nop
 800e01c:	bd80      	pop	{r7, pc}
 800e01e:	bf00      	nop
 800e020:	20001748 	.word	0x20001748

0800e024 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800e024:	b480      	push	{r7}
 800e026:	b083      	sub	sp, #12
 800e028:	af00      	add	r7, sp, #0
 800e02a:	6078      	str	r0, [r7, #4]
 800e02c:	460b      	mov	r3, r1
 800e02e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800e030:	78fb      	ldrb	r3, [r7, #3]
 800e032:	3b01      	subs	r3, #1
 800e034:	2b04      	cmp	r3, #4
 800e036:	d819      	bhi.n	800e06c <USBH_UserProcess+0x48>
 800e038:	a201      	add	r2, pc, #4	; (adr r2, 800e040 <USBH_UserProcess+0x1c>)
 800e03a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e03e:	bf00      	nop
 800e040:	0800e06d 	.word	0x0800e06d
 800e044:	0800e05d 	.word	0x0800e05d
 800e048:	0800e06d 	.word	0x0800e06d
 800e04c:	0800e065 	.word	0x0800e065
 800e050:	0800e055 	.word	0x0800e055
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800e054:	4b09      	ldr	r3, [pc, #36]	; (800e07c <USBH_UserProcess+0x58>)
 800e056:	2203      	movs	r2, #3
 800e058:	701a      	strb	r2, [r3, #0]
  break;
 800e05a:	e008      	b.n	800e06e <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800e05c:	4b07      	ldr	r3, [pc, #28]	; (800e07c <USBH_UserProcess+0x58>)
 800e05e:	2202      	movs	r2, #2
 800e060:	701a      	strb	r2, [r3, #0]
  break;
 800e062:	e004      	b.n	800e06e <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800e064:	4b05      	ldr	r3, [pc, #20]	; (800e07c <USBH_UserProcess+0x58>)
 800e066:	2201      	movs	r2, #1
 800e068:	701a      	strb	r2, [r3, #0]
  break;
 800e06a:	e000      	b.n	800e06e <USBH_UserProcess+0x4a>

  default:
  break;
 800e06c:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800e06e:	bf00      	nop
 800e070:	370c      	adds	r7, #12
 800e072:	46bd      	mov	sp, r7
 800e074:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e078:	4770      	bx	lr
 800e07a:	bf00      	nop
 800e07c:	20001b20 	.word	0x20001b20

0800e080 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800e080:	b580      	push	{r7, lr}
 800e082:	b08a      	sub	sp, #40	; 0x28
 800e084:	af00      	add	r7, sp, #0
 800e086:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e088:	f107 0314 	add.w	r3, r7, #20
 800e08c:	2200      	movs	r2, #0
 800e08e:	601a      	str	r2, [r3, #0]
 800e090:	605a      	str	r2, [r3, #4]
 800e092:	609a      	str	r2, [r3, #8]
 800e094:	60da      	str	r2, [r3, #12]
 800e096:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	681b      	ldr	r3, [r3, #0]
 800e09c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800e0a0:	d147      	bne.n	800e132 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e0a2:	2300      	movs	r3, #0
 800e0a4:	613b      	str	r3, [r7, #16]
 800e0a6:	4b25      	ldr	r3, [pc, #148]	; (800e13c <HAL_HCD_MspInit+0xbc>)
 800e0a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e0aa:	4a24      	ldr	r2, [pc, #144]	; (800e13c <HAL_HCD_MspInit+0xbc>)
 800e0ac:	f043 0301 	orr.w	r3, r3, #1
 800e0b0:	6313      	str	r3, [r2, #48]	; 0x30
 800e0b2:	4b22      	ldr	r3, [pc, #136]	; (800e13c <HAL_HCD_MspInit+0xbc>)
 800e0b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e0b6:	f003 0301 	and.w	r3, r3, #1
 800e0ba:	613b      	str	r3, [r7, #16]
 800e0bc:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800e0be:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e0c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800e0c4:	2300      	movs	r3, #0
 800e0c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e0c8:	2300      	movs	r3, #0
 800e0ca:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e0cc:	f107 0314 	add.w	r3, r7, #20
 800e0d0:	4619      	mov	r1, r3
 800e0d2:	481b      	ldr	r0, [pc, #108]	; (800e140 <HAL_HCD_MspInit+0xc0>)
 800e0d4:	f7f4 fb80 	bl	80027d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800e0d8:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800e0dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e0de:	2302      	movs	r3, #2
 800e0e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e0e2:	2300      	movs	r3, #0
 800e0e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e0e6:	2303      	movs	r3, #3
 800e0e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800e0ea:	230a      	movs	r3, #10
 800e0ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e0ee:	f107 0314 	add.w	r3, r7, #20
 800e0f2:	4619      	mov	r1, r3
 800e0f4:	4812      	ldr	r0, [pc, #72]	; (800e140 <HAL_HCD_MspInit+0xc0>)
 800e0f6:	f7f4 fb6f 	bl	80027d8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800e0fa:	4b10      	ldr	r3, [pc, #64]	; (800e13c <HAL_HCD_MspInit+0xbc>)
 800e0fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e0fe:	4a0f      	ldr	r2, [pc, #60]	; (800e13c <HAL_HCD_MspInit+0xbc>)
 800e100:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e104:	6353      	str	r3, [r2, #52]	; 0x34
 800e106:	2300      	movs	r3, #0
 800e108:	60fb      	str	r3, [r7, #12]
 800e10a:	4b0c      	ldr	r3, [pc, #48]	; (800e13c <HAL_HCD_MspInit+0xbc>)
 800e10c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e10e:	4a0b      	ldr	r2, [pc, #44]	; (800e13c <HAL_HCD_MspInit+0xbc>)
 800e110:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800e114:	6453      	str	r3, [r2, #68]	; 0x44
 800e116:	4b09      	ldr	r3, [pc, #36]	; (800e13c <HAL_HCD_MspInit+0xbc>)
 800e118:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e11a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e11e:	60fb      	str	r3, [r7, #12]
 800e120:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800e122:	2200      	movs	r2, #0
 800e124:	2100      	movs	r1, #0
 800e126:	2043      	movs	r0, #67	; 0x43
 800e128:	f7f3 fecf 	bl	8001eca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800e12c:	2043      	movs	r0, #67	; 0x43
 800e12e:	f7f3 fee8 	bl	8001f02 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800e132:	bf00      	nop
 800e134:	3728      	adds	r7, #40	; 0x28
 800e136:	46bd      	mov	sp, r7
 800e138:	bd80      	pop	{r7, pc}
 800e13a:	bf00      	nop
 800e13c:	40023800 	.word	0x40023800
 800e140:	40020000 	.word	0x40020000

0800e144 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800e144:	b580      	push	{r7, lr}
 800e146:	b082      	sub	sp, #8
 800e148:	af00      	add	r7, sp, #0
 800e14a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800e14c:	687b      	ldr	r3, [r7, #4]
 800e14e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800e152:	4618      	mov	r0, r3
 800e154:	f7fc fc5f 	bl	800aa16 <USBH_LL_IncTimer>
}
 800e158:	bf00      	nop
 800e15a:	3708      	adds	r7, #8
 800e15c:	46bd      	mov	sp, r7
 800e15e:	bd80      	pop	{r7, pc}

0800e160 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800e160:	b580      	push	{r7, lr}
 800e162:	b082      	sub	sp, #8
 800e164:	af00      	add	r7, sp, #0
 800e166:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800e16e:	4618      	mov	r0, r3
 800e170:	f7fc fc97 	bl	800aaa2 <USBH_LL_Connect>
}
 800e174:	bf00      	nop
 800e176:	3708      	adds	r7, #8
 800e178:	46bd      	mov	sp, r7
 800e17a:	bd80      	pop	{r7, pc}

0800e17c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800e17c:	b580      	push	{r7, lr}
 800e17e:	b082      	sub	sp, #8
 800e180:	af00      	add	r7, sp, #0
 800e182:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800e184:	687b      	ldr	r3, [r7, #4]
 800e186:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800e18a:	4618      	mov	r0, r3
 800e18c:	f7fc fca0 	bl	800aad0 <USBH_LL_Disconnect>
}
 800e190:	bf00      	nop
 800e192:	3708      	adds	r7, #8
 800e194:	46bd      	mov	sp, r7
 800e196:	bd80      	pop	{r7, pc}

0800e198 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800e198:	b480      	push	{r7}
 800e19a:	b083      	sub	sp, #12
 800e19c:	af00      	add	r7, sp, #0
 800e19e:	6078      	str	r0, [r7, #4]
 800e1a0:	460b      	mov	r3, r1
 800e1a2:	70fb      	strb	r3, [r7, #3]
 800e1a4:	4613      	mov	r3, r2
 800e1a6:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800e1a8:	bf00      	nop
 800e1aa:	370c      	adds	r7, #12
 800e1ac:	46bd      	mov	sp, r7
 800e1ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1b2:	4770      	bx	lr

0800e1b4 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800e1b4:	b580      	push	{r7, lr}
 800e1b6:	b082      	sub	sp, #8
 800e1b8:	af00      	add	r7, sp, #0
 800e1ba:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800e1c2:	4618      	mov	r0, r3
 800e1c4:	f7fc fc51 	bl	800aa6a <USBH_LL_PortEnabled>
}
 800e1c8:	bf00      	nop
 800e1ca:	3708      	adds	r7, #8
 800e1cc:	46bd      	mov	sp, r7
 800e1ce:	bd80      	pop	{r7, pc}

0800e1d0 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800e1d0:	b580      	push	{r7, lr}
 800e1d2:	b082      	sub	sp, #8
 800e1d4:	af00      	add	r7, sp, #0
 800e1d6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800e1d8:	687b      	ldr	r3, [r7, #4]
 800e1da:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800e1de:	4618      	mov	r0, r3
 800e1e0:	f7fc fc51 	bl	800aa86 <USBH_LL_PortDisabled>
}
 800e1e4:	bf00      	nop
 800e1e6:	3708      	adds	r7, #8
 800e1e8:	46bd      	mov	sp, r7
 800e1ea:	bd80      	pop	{r7, pc}

0800e1ec <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800e1ec:	b580      	push	{r7, lr}
 800e1ee:	b082      	sub	sp, #8
 800e1f0:	af00      	add	r7, sp, #0
 800e1f2:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800e1fa:	2b01      	cmp	r3, #1
 800e1fc:	d12a      	bne.n	800e254 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800e1fe:	4a18      	ldr	r2, [pc, #96]	; (800e260 <USBH_LL_Init+0x74>)
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	4a15      	ldr	r2, [pc, #84]	; (800e260 <USBH_LL_Init+0x74>)
 800e20a:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800e20e:	4b14      	ldr	r3, [pc, #80]	; (800e260 <USBH_LL_Init+0x74>)
 800e210:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800e214:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800e216:	4b12      	ldr	r3, [pc, #72]	; (800e260 <USBH_LL_Init+0x74>)
 800e218:	2208      	movs	r2, #8
 800e21a:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800e21c:	4b10      	ldr	r3, [pc, #64]	; (800e260 <USBH_LL_Init+0x74>)
 800e21e:	2201      	movs	r2, #1
 800e220:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800e222:	4b0f      	ldr	r3, [pc, #60]	; (800e260 <USBH_LL_Init+0x74>)
 800e224:	2200      	movs	r2, #0
 800e226:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800e228:	4b0d      	ldr	r3, [pc, #52]	; (800e260 <USBH_LL_Init+0x74>)
 800e22a:	2202      	movs	r2, #2
 800e22c:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800e22e:	4b0c      	ldr	r3, [pc, #48]	; (800e260 <USBH_LL_Init+0x74>)
 800e230:	2200      	movs	r2, #0
 800e232:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800e234:	480a      	ldr	r0, [pc, #40]	; (800e260 <USBH_LL_Init+0x74>)
 800e236:	f7f4 fccf 	bl	8002bd8 <HAL_HCD_Init>
 800e23a:	4603      	mov	r3, r0
 800e23c:	2b00      	cmp	r3, #0
 800e23e:	d001      	beq.n	800e244 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800e240:	f7f3 f862 	bl	8001308 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800e244:	4806      	ldr	r0, [pc, #24]	; (800e260 <USBH_LL_Init+0x74>)
 800e246:	f7f5 f8b2 	bl	80033ae <HAL_HCD_GetCurrentFrame>
 800e24a:	4603      	mov	r3, r0
 800e24c:	4619      	mov	r1, r3
 800e24e:	6878      	ldr	r0, [r7, #4]
 800e250:	f7fc fbd2 	bl	800a9f8 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800e254:	2300      	movs	r3, #0
}
 800e256:	4618      	mov	r0, r3
 800e258:	3708      	adds	r7, #8
 800e25a:	46bd      	mov	sp, r7
 800e25c:	bd80      	pop	{r7, pc}
 800e25e:	bf00      	nop
 800e260:	20001b24 	.word	0x20001b24

0800e264 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800e264:	b580      	push	{r7, lr}
 800e266:	b084      	sub	sp, #16
 800e268:	af00      	add	r7, sp, #0
 800e26a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e26c:	2300      	movs	r3, #0
 800e26e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800e270:	2300      	movs	r3, #0
 800e272:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800e27a:	4618      	mov	r0, r3
 800e27c:	f7f5 f821 	bl	80032c2 <HAL_HCD_Start>
 800e280:	4603      	mov	r3, r0
 800e282:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800e284:	7bfb      	ldrb	r3, [r7, #15]
 800e286:	4618      	mov	r0, r3
 800e288:	f000 f982 	bl	800e590 <USBH_Get_USB_Status>
 800e28c:	4603      	mov	r3, r0
 800e28e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e290:	7bbb      	ldrb	r3, [r7, #14]
}
 800e292:	4618      	mov	r0, r3
 800e294:	3710      	adds	r7, #16
 800e296:	46bd      	mov	sp, r7
 800e298:	bd80      	pop	{r7, pc}

0800e29a <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800e29a:	b580      	push	{r7, lr}
 800e29c:	b084      	sub	sp, #16
 800e29e:	af00      	add	r7, sp, #0
 800e2a0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e2a2:	2300      	movs	r3, #0
 800e2a4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800e2a6:	2300      	movs	r3, #0
 800e2a8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800e2aa:	687b      	ldr	r3, [r7, #4]
 800e2ac:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800e2b0:	4618      	mov	r0, r3
 800e2b2:	f7f5 f829 	bl	8003308 <HAL_HCD_Stop>
 800e2b6:	4603      	mov	r3, r0
 800e2b8:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800e2ba:	7bfb      	ldrb	r3, [r7, #15]
 800e2bc:	4618      	mov	r0, r3
 800e2be:	f000 f967 	bl	800e590 <USBH_Get_USB_Status>
 800e2c2:	4603      	mov	r3, r0
 800e2c4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e2c6:	7bbb      	ldrb	r3, [r7, #14]
}
 800e2c8:	4618      	mov	r0, r3
 800e2ca:	3710      	adds	r7, #16
 800e2cc:	46bd      	mov	sp, r7
 800e2ce:	bd80      	pop	{r7, pc}

0800e2d0 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800e2d0:	b580      	push	{r7, lr}
 800e2d2:	b084      	sub	sp, #16
 800e2d4:	af00      	add	r7, sp, #0
 800e2d6:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800e2d8:	2301      	movs	r3, #1
 800e2da:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800e2dc:	687b      	ldr	r3, [r7, #4]
 800e2de:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800e2e2:	4618      	mov	r0, r3
 800e2e4:	f7f5 f871 	bl	80033ca <HAL_HCD_GetCurrentSpeed>
 800e2e8:	4603      	mov	r3, r0
 800e2ea:	2b02      	cmp	r3, #2
 800e2ec:	d00c      	beq.n	800e308 <USBH_LL_GetSpeed+0x38>
 800e2ee:	2b02      	cmp	r3, #2
 800e2f0:	d80d      	bhi.n	800e30e <USBH_LL_GetSpeed+0x3e>
 800e2f2:	2b00      	cmp	r3, #0
 800e2f4:	d002      	beq.n	800e2fc <USBH_LL_GetSpeed+0x2c>
 800e2f6:	2b01      	cmp	r3, #1
 800e2f8:	d003      	beq.n	800e302 <USBH_LL_GetSpeed+0x32>
 800e2fa:	e008      	b.n	800e30e <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800e2fc:	2300      	movs	r3, #0
 800e2fe:	73fb      	strb	r3, [r7, #15]
    break;
 800e300:	e008      	b.n	800e314 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800e302:	2301      	movs	r3, #1
 800e304:	73fb      	strb	r3, [r7, #15]
    break;
 800e306:	e005      	b.n	800e314 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800e308:	2302      	movs	r3, #2
 800e30a:	73fb      	strb	r3, [r7, #15]
    break;
 800e30c:	e002      	b.n	800e314 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800e30e:	2301      	movs	r3, #1
 800e310:	73fb      	strb	r3, [r7, #15]
    break;
 800e312:	bf00      	nop
  }
  return  speed;
 800e314:	7bfb      	ldrb	r3, [r7, #15]
}
 800e316:	4618      	mov	r0, r3
 800e318:	3710      	adds	r7, #16
 800e31a:	46bd      	mov	sp, r7
 800e31c:	bd80      	pop	{r7, pc}

0800e31e <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800e31e:	b580      	push	{r7, lr}
 800e320:	b084      	sub	sp, #16
 800e322:	af00      	add	r7, sp, #0
 800e324:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e326:	2300      	movs	r3, #0
 800e328:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800e32a:	2300      	movs	r3, #0
 800e32c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800e32e:	687b      	ldr	r3, [r7, #4]
 800e330:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800e334:	4618      	mov	r0, r3
 800e336:	f7f5 f804 	bl	8003342 <HAL_HCD_ResetPort>
 800e33a:	4603      	mov	r3, r0
 800e33c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800e33e:	7bfb      	ldrb	r3, [r7, #15]
 800e340:	4618      	mov	r0, r3
 800e342:	f000 f925 	bl	800e590 <USBH_Get_USB_Status>
 800e346:	4603      	mov	r3, r0
 800e348:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e34a:	7bbb      	ldrb	r3, [r7, #14]
}
 800e34c:	4618      	mov	r0, r3
 800e34e:	3710      	adds	r7, #16
 800e350:	46bd      	mov	sp, r7
 800e352:	bd80      	pop	{r7, pc}

0800e354 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800e354:	b580      	push	{r7, lr}
 800e356:	b082      	sub	sp, #8
 800e358:	af00      	add	r7, sp, #0
 800e35a:	6078      	str	r0, [r7, #4]
 800e35c:	460b      	mov	r3, r1
 800e35e:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800e366:	78fa      	ldrb	r2, [r7, #3]
 800e368:	4611      	mov	r1, r2
 800e36a:	4618      	mov	r0, r3
 800e36c:	f7f5 f80b 	bl	8003386 <HAL_HCD_HC_GetXferCount>
 800e370:	4603      	mov	r3, r0
}
 800e372:	4618      	mov	r0, r3
 800e374:	3708      	adds	r7, #8
 800e376:	46bd      	mov	sp, r7
 800e378:	bd80      	pop	{r7, pc}

0800e37a <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800e37a:	b590      	push	{r4, r7, lr}
 800e37c:	b089      	sub	sp, #36	; 0x24
 800e37e:	af04      	add	r7, sp, #16
 800e380:	6078      	str	r0, [r7, #4]
 800e382:	4608      	mov	r0, r1
 800e384:	4611      	mov	r1, r2
 800e386:	461a      	mov	r2, r3
 800e388:	4603      	mov	r3, r0
 800e38a:	70fb      	strb	r3, [r7, #3]
 800e38c:	460b      	mov	r3, r1
 800e38e:	70bb      	strb	r3, [r7, #2]
 800e390:	4613      	mov	r3, r2
 800e392:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e394:	2300      	movs	r3, #0
 800e396:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800e398:	2300      	movs	r3, #0
 800e39a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800e39c:	687b      	ldr	r3, [r7, #4]
 800e39e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800e3a2:	787c      	ldrb	r4, [r7, #1]
 800e3a4:	78ba      	ldrb	r2, [r7, #2]
 800e3a6:	78f9      	ldrb	r1, [r7, #3]
 800e3a8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800e3aa:	9302      	str	r3, [sp, #8]
 800e3ac:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800e3b0:	9301      	str	r3, [sp, #4]
 800e3b2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800e3b6:	9300      	str	r3, [sp, #0]
 800e3b8:	4623      	mov	r3, r4
 800e3ba:	f7f4 fc6f 	bl	8002c9c <HAL_HCD_HC_Init>
 800e3be:	4603      	mov	r3, r0
 800e3c0:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800e3c2:	7bfb      	ldrb	r3, [r7, #15]
 800e3c4:	4618      	mov	r0, r3
 800e3c6:	f000 f8e3 	bl	800e590 <USBH_Get_USB_Status>
 800e3ca:	4603      	mov	r3, r0
 800e3cc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e3ce:	7bbb      	ldrb	r3, [r7, #14]
}
 800e3d0:	4618      	mov	r0, r3
 800e3d2:	3714      	adds	r7, #20
 800e3d4:	46bd      	mov	sp, r7
 800e3d6:	bd90      	pop	{r4, r7, pc}

0800e3d8 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800e3d8:	b580      	push	{r7, lr}
 800e3da:	b084      	sub	sp, #16
 800e3dc:	af00      	add	r7, sp, #0
 800e3de:	6078      	str	r0, [r7, #4]
 800e3e0:	460b      	mov	r3, r1
 800e3e2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e3e4:	2300      	movs	r3, #0
 800e3e6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800e3e8:	2300      	movs	r3, #0
 800e3ea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800e3ec:	687b      	ldr	r3, [r7, #4]
 800e3ee:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800e3f2:	78fa      	ldrb	r2, [r7, #3]
 800e3f4:	4611      	mov	r1, r2
 800e3f6:	4618      	mov	r0, r3
 800e3f8:	f7f4 fcdf 	bl	8002dba <HAL_HCD_HC_Halt>
 800e3fc:	4603      	mov	r3, r0
 800e3fe:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800e400:	7bfb      	ldrb	r3, [r7, #15]
 800e402:	4618      	mov	r0, r3
 800e404:	f000 f8c4 	bl	800e590 <USBH_Get_USB_Status>
 800e408:	4603      	mov	r3, r0
 800e40a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e40c:	7bbb      	ldrb	r3, [r7, #14]
}
 800e40e:	4618      	mov	r0, r3
 800e410:	3710      	adds	r7, #16
 800e412:	46bd      	mov	sp, r7
 800e414:	bd80      	pop	{r7, pc}

0800e416 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800e416:	b590      	push	{r4, r7, lr}
 800e418:	b089      	sub	sp, #36	; 0x24
 800e41a:	af04      	add	r7, sp, #16
 800e41c:	6078      	str	r0, [r7, #4]
 800e41e:	4608      	mov	r0, r1
 800e420:	4611      	mov	r1, r2
 800e422:	461a      	mov	r2, r3
 800e424:	4603      	mov	r3, r0
 800e426:	70fb      	strb	r3, [r7, #3]
 800e428:	460b      	mov	r3, r1
 800e42a:	70bb      	strb	r3, [r7, #2]
 800e42c:	4613      	mov	r3, r2
 800e42e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e430:	2300      	movs	r3, #0
 800e432:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800e434:	2300      	movs	r3, #0
 800e436:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800e438:	687b      	ldr	r3, [r7, #4]
 800e43a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800e43e:	787c      	ldrb	r4, [r7, #1]
 800e440:	78ba      	ldrb	r2, [r7, #2]
 800e442:	78f9      	ldrb	r1, [r7, #3]
 800e444:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800e448:	9303      	str	r3, [sp, #12]
 800e44a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800e44c:	9302      	str	r3, [sp, #8]
 800e44e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e450:	9301      	str	r3, [sp, #4]
 800e452:	f897 3020 	ldrb.w	r3, [r7, #32]
 800e456:	9300      	str	r3, [sp, #0]
 800e458:	4623      	mov	r3, r4
 800e45a:	f7f4 fcd1 	bl	8002e00 <HAL_HCD_HC_SubmitRequest>
 800e45e:	4603      	mov	r3, r0
 800e460:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800e462:	7bfb      	ldrb	r3, [r7, #15]
 800e464:	4618      	mov	r0, r3
 800e466:	f000 f893 	bl	800e590 <USBH_Get_USB_Status>
 800e46a:	4603      	mov	r3, r0
 800e46c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e46e:	7bbb      	ldrb	r3, [r7, #14]
}
 800e470:	4618      	mov	r0, r3
 800e472:	3714      	adds	r7, #20
 800e474:	46bd      	mov	sp, r7
 800e476:	bd90      	pop	{r4, r7, pc}

0800e478 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800e478:	b580      	push	{r7, lr}
 800e47a:	b082      	sub	sp, #8
 800e47c:	af00      	add	r7, sp, #0
 800e47e:	6078      	str	r0, [r7, #4]
 800e480:	460b      	mov	r3, r1
 800e482:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800e484:	687b      	ldr	r3, [r7, #4]
 800e486:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800e48a:	78fa      	ldrb	r2, [r7, #3]
 800e48c:	4611      	mov	r1, r2
 800e48e:	4618      	mov	r0, r3
 800e490:	f7f4 ff65 	bl	800335e <HAL_HCD_HC_GetURBState>
 800e494:	4603      	mov	r3, r0
}
 800e496:	4618      	mov	r0, r3
 800e498:	3708      	adds	r7, #8
 800e49a:	46bd      	mov	sp, r7
 800e49c:	bd80      	pop	{r7, pc}

0800e49e <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800e49e:	b580      	push	{r7, lr}
 800e4a0:	b082      	sub	sp, #8
 800e4a2:	af00      	add	r7, sp, #0
 800e4a4:	6078      	str	r0, [r7, #4]
 800e4a6:	460b      	mov	r3, r1
 800e4a8:	70fb      	strb	r3, [r7, #3]
      /* USER CODE BEGIN DRIVE_LOW_CHARGE_FOR_FS */

      /* USER CODE END DRIVE_LOW_CHARGE_FOR_FS */
    }
  }
  HAL_Delay(200);
 800e4aa:	20c8      	movs	r0, #200	; 0xc8
 800e4ac:	f7f3 fc0e 	bl	8001ccc <HAL_Delay>
  return USBH_OK;
 800e4b0:	2300      	movs	r3, #0
}
 800e4b2:	4618      	mov	r0, r3
 800e4b4:	3708      	adds	r7, #8
 800e4b6:	46bd      	mov	sp, r7
 800e4b8:	bd80      	pop	{r7, pc}

0800e4ba <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800e4ba:	b480      	push	{r7}
 800e4bc:	b085      	sub	sp, #20
 800e4be:	af00      	add	r7, sp, #0
 800e4c0:	6078      	str	r0, [r7, #4]
 800e4c2:	460b      	mov	r3, r1
 800e4c4:	70fb      	strb	r3, [r7, #3]
 800e4c6:	4613      	mov	r3, r2
 800e4c8:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800e4ca:	687b      	ldr	r3, [r7, #4]
 800e4cc:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800e4d0:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800e4d2:	78fb      	ldrb	r3, [r7, #3]
 800e4d4:	68fa      	ldr	r2, [r7, #12]
 800e4d6:	212c      	movs	r1, #44	; 0x2c
 800e4d8:	fb01 f303 	mul.w	r3, r1, r3
 800e4dc:	4413      	add	r3, r2
 800e4de:	333b      	adds	r3, #59	; 0x3b
 800e4e0:	781b      	ldrb	r3, [r3, #0]
 800e4e2:	2b00      	cmp	r3, #0
 800e4e4:	d009      	beq.n	800e4fa <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800e4e6:	78fb      	ldrb	r3, [r7, #3]
 800e4e8:	68fa      	ldr	r2, [r7, #12]
 800e4ea:	212c      	movs	r1, #44	; 0x2c
 800e4ec:	fb01 f303 	mul.w	r3, r1, r3
 800e4f0:	4413      	add	r3, r2
 800e4f2:	3354      	adds	r3, #84	; 0x54
 800e4f4:	78ba      	ldrb	r2, [r7, #2]
 800e4f6:	701a      	strb	r2, [r3, #0]
 800e4f8:	e008      	b.n	800e50c <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800e4fa:	78fb      	ldrb	r3, [r7, #3]
 800e4fc:	68fa      	ldr	r2, [r7, #12]
 800e4fe:	212c      	movs	r1, #44	; 0x2c
 800e500:	fb01 f303 	mul.w	r3, r1, r3
 800e504:	4413      	add	r3, r2
 800e506:	3355      	adds	r3, #85	; 0x55
 800e508:	78ba      	ldrb	r2, [r7, #2]
 800e50a:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800e50c:	2300      	movs	r3, #0
}
 800e50e:	4618      	mov	r0, r3
 800e510:	3714      	adds	r7, #20
 800e512:	46bd      	mov	sp, r7
 800e514:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e518:	4770      	bx	lr

0800e51a <USBH_LL_GetToggle>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval toggle (0/1)
  */
uint8_t USBH_LL_GetToggle(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800e51a:	b480      	push	{r7}
 800e51c:	b085      	sub	sp, #20
 800e51e:	af00      	add	r7, sp, #0
 800e520:	6078      	str	r0, [r7, #4]
 800e522:	460b      	mov	r3, r1
 800e524:	70fb      	strb	r3, [r7, #3]
  uint8_t toggle = 0;
 800e526:	2300      	movs	r3, #0
 800e528:	73fb      	strb	r3, [r7, #15]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800e52a:	687b      	ldr	r3, [r7, #4]
 800e52c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800e530:	60bb      	str	r3, [r7, #8]

  if(pHandle->hc[pipe].ep_is_in)
 800e532:	78fb      	ldrb	r3, [r7, #3]
 800e534:	68ba      	ldr	r2, [r7, #8]
 800e536:	212c      	movs	r1, #44	; 0x2c
 800e538:	fb01 f303 	mul.w	r3, r1, r3
 800e53c:	4413      	add	r3, r2
 800e53e:	333b      	adds	r3, #59	; 0x3b
 800e540:	781b      	ldrb	r3, [r3, #0]
 800e542:	2b00      	cmp	r3, #0
 800e544:	d009      	beq.n	800e55a <USBH_LL_GetToggle+0x40>
  {
    toggle = pHandle->hc[pipe].toggle_in;
 800e546:	78fb      	ldrb	r3, [r7, #3]
 800e548:	68ba      	ldr	r2, [r7, #8]
 800e54a:	212c      	movs	r1, #44	; 0x2c
 800e54c:	fb01 f303 	mul.w	r3, r1, r3
 800e550:	4413      	add	r3, r2
 800e552:	3354      	adds	r3, #84	; 0x54
 800e554:	781b      	ldrb	r3, [r3, #0]
 800e556:	73fb      	strb	r3, [r7, #15]
 800e558:	e008      	b.n	800e56c <USBH_LL_GetToggle+0x52>
  }
  else
  {
    toggle = pHandle->hc[pipe].toggle_out;
 800e55a:	78fb      	ldrb	r3, [r7, #3]
 800e55c:	68ba      	ldr	r2, [r7, #8]
 800e55e:	212c      	movs	r1, #44	; 0x2c
 800e560:	fb01 f303 	mul.w	r3, r1, r3
 800e564:	4413      	add	r3, r2
 800e566:	3355      	adds	r3, #85	; 0x55
 800e568:	781b      	ldrb	r3, [r3, #0]
 800e56a:	73fb      	strb	r3, [r7, #15]
  }
  return toggle;
 800e56c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e56e:	4618      	mov	r0, r3
 800e570:	3714      	adds	r7, #20
 800e572:	46bd      	mov	sp, r7
 800e574:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e578:	4770      	bx	lr

0800e57a <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800e57a:	b580      	push	{r7, lr}
 800e57c:	b082      	sub	sp, #8
 800e57e:	af00      	add	r7, sp, #0
 800e580:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800e582:	6878      	ldr	r0, [r7, #4]
 800e584:	f7f3 fba2 	bl	8001ccc <HAL_Delay>
}
 800e588:	bf00      	nop
 800e58a:	3708      	adds	r7, #8
 800e58c:	46bd      	mov	sp, r7
 800e58e:	bd80      	pop	{r7, pc}

0800e590 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e590:	b480      	push	{r7}
 800e592:	b085      	sub	sp, #20
 800e594:	af00      	add	r7, sp, #0
 800e596:	4603      	mov	r3, r0
 800e598:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800e59a:	2300      	movs	r3, #0
 800e59c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e59e:	79fb      	ldrb	r3, [r7, #7]
 800e5a0:	2b03      	cmp	r3, #3
 800e5a2:	d817      	bhi.n	800e5d4 <USBH_Get_USB_Status+0x44>
 800e5a4:	a201      	add	r2, pc, #4	; (adr r2, 800e5ac <USBH_Get_USB_Status+0x1c>)
 800e5a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e5aa:	bf00      	nop
 800e5ac:	0800e5bd 	.word	0x0800e5bd
 800e5b0:	0800e5c3 	.word	0x0800e5c3
 800e5b4:	0800e5c9 	.word	0x0800e5c9
 800e5b8:	0800e5cf 	.word	0x0800e5cf
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800e5bc:	2300      	movs	r3, #0
 800e5be:	73fb      	strb	r3, [r7, #15]
    break;
 800e5c0:	e00b      	b.n	800e5da <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800e5c2:	2302      	movs	r3, #2
 800e5c4:	73fb      	strb	r3, [r7, #15]
    break;
 800e5c6:	e008      	b.n	800e5da <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800e5c8:	2301      	movs	r3, #1
 800e5ca:	73fb      	strb	r3, [r7, #15]
    break;
 800e5cc:	e005      	b.n	800e5da <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800e5ce:	2302      	movs	r3, #2
 800e5d0:	73fb      	strb	r3, [r7, #15]
    break;
 800e5d2:	e002      	b.n	800e5da <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800e5d4:	2302      	movs	r3, #2
 800e5d6:	73fb      	strb	r3, [r7, #15]
    break;
 800e5d8:	bf00      	nop
  }
  return usb_status;
 800e5da:	7bfb      	ldrb	r3, [r7, #15]
}
 800e5dc:	4618      	mov	r0, r3
 800e5de:	3714      	adds	r7, #20
 800e5e0:	46bd      	mov	sp, r7
 800e5e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5e6:	4770      	bx	lr

0800e5e8 <__errno>:
 800e5e8:	4b01      	ldr	r3, [pc, #4]	; (800e5f0 <__errno+0x8>)
 800e5ea:	6818      	ldr	r0, [r3, #0]
 800e5ec:	4770      	bx	lr
 800e5ee:	bf00      	nop
 800e5f0:	2000005c 	.word	0x2000005c

0800e5f4 <__libc_init_array>:
 800e5f4:	b570      	push	{r4, r5, r6, lr}
 800e5f6:	4d0d      	ldr	r5, [pc, #52]	; (800e62c <__libc_init_array+0x38>)
 800e5f8:	4c0d      	ldr	r4, [pc, #52]	; (800e630 <__libc_init_array+0x3c>)
 800e5fa:	1b64      	subs	r4, r4, r5
 800e5fc:	10a4      	asrs	r4, r4, #2
 800e5fe:	2600      	movs	r6, #0
 800e600:	42a6      	cmp	r6, r4
 800e602:	d109      	bne.n	800e618 <__libc_init_array+0x24>
 800e604:	4d0b      	ldr	r5, [pc, #44]	; (800e634 <__libc_init_array+0x40>)
 800e606:	4c0c      	ldr	r4, [pc, #48]	; (800e638 <__libc_init_array+0x44>)
 800e608:	f000 fc9e 	bl	800ef48 <_init>
 800e60c:	1b64      	subs	r4, r4, r5
 800e60e:	10a4      	asrs	r4, r4, #2
 800e610:	2600      	movs	r6, #0
 800e612:	42a6      	cmp	r6, r4
 800e614:	d105      	bne.n	800e622 <__libc_init_array+0x2e>
 800e616:	bd70      	pop	{r4, r5, r6, pc}
 800e618:	f855 3b04 	ldr.w	r3, [r5], #4
 800e61c:	4798      	blx	r3
 800e61e:	3601      	adds	r6, #1
 800e620:	e7ee      	b.n	800e600 <__libc_init_array+0xc>
 800e622:	f855 3b04 	ldr.w	r3, [r5], #4
 800e626:	4798      	blx	r3
 800e628:	3601      	adds	r6, #1
 800e62a:	e7f2      	b.n	800e612 <__libc_init_array+0x1e>
 800e62c:	0800f1a8 	.word	0x0800f1a8
 800e630:	0800f1a8 	.word	0x0800f1a8
 800e634:	0800f1a8 	.word	0x0800f1a8
 800e638:	0800f1ac 	.word	0x0800f1ac

0800e63c <malloc>:
 800e63c:	4b02      	ldr	r3, [pc, #8]	; (800e648 <malloc+0xc>)
 800e63e:	4601      	mov	r1, r0
 800e640:	6818      	ldr	r0, [r3, #0]
 800e642:	f000 b88d 	b.w	800e760 <_malloc_r>
 800e646:	bf00      	nop
 800e648:	2000005c 	.word	0x2000005c

0800e64c <free>:
 800e64c:	4b02      	ldr	r3, [pc, #8]	; (800e658 <free+0xc>)
 800e64e:	4601      	mov	r1, r0
 800e650:	6818      	ldr	r0, [r3, #0]
 800e652:	f000 b819 	b.w	800e688 <_free_r>
 800e656:	bf00      	nop
 800e658:	2000005c 	.word	0x2000005c

0800e65c <memcpy>:
 800e65c:	440a      	add	r2, r1
 800e65e:	4291      	cmp	r1, r2
 800e660:	f100 33ff 	add.w	r3, r0, #4294967295
 800e664:	d100      	bne.n	800e668 <memcpy+0xc>
 800e666:	4770      	bx	lr
 800e668:	b510      	push	{r4, lr}
 800e66a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e66e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e672:	4291      	cmp	r1, r2
 800e674:	d1f9      	bne.n	800e66a <memcpy+0xe>
 800e676:	bd10      	pop	{r4, pc}

0800e678 <memset>:
 800e678:	4402      	add	r2, r0
 800e67a:	4603      	mov	r3, r0
 800e67c:	4293      	cmp	r3, r2
 800e67e:	d100      	bne.n	800e682 <memset+0xa>
 800e680:	4770      	bx	lr
 800e682:	f803 1b01 	strb.w	r1, [r3], #1
 800e686:	e7f9      	b.n	800e67c <memset+0x4>

0800e688 <_free_r>:
 800e688:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e68a:	2900      	cmp	r1, #0
 800e68c:	d044      	beq.n	800e718 <_free_r+0x90>
 800e68e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e692:	9001      	str	r0, [sp, #4]
 800e694:	2b00      	cmp	r3, #0
 800e696:	f1a1 0404 	sub.w	r4, r1, #4
 800e69a:	bfb8      	it	lt
 800e69c:	18e4      	addlt	r4, r4, r3
 800e69e:	f000 f903 	bl	800e8a8 <__malloc_lock>
 800e6a2:	4a1e      	ldr	r2, [pc, #120]	; (800e71c <_free_r+0x94>)
 800e6a4:	9801      	ldr	r0, [sp, #4]
 800e6a6:	6813      	ldr	r3, [r2, #0]
 800e6a8:	b933      	cbnz	r3, 800e6b8 <_free_r+0x30>
 800e6aa:	6063      	str	r3, [r4, #4]
 800e6ac:	6014      	str	r4, [r2, #0]
 800e6ae:	b003      	add	sp, #12
 800e6b0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e6b4:	f000 b8fe 	b.w	800e8b4 <__malloc_unlock>
 800e6b8:	42a3      	cmp	r3, r4
 800e6ba:	d908      	bls.n	800e6ce <_free_r+0x46>
 800e6bc:	6825      	ldr	r5, [r4, #0]
 800e6be:	1961      	adds	r1, r4, r5
 800e6c0:	428b      	cmp	r3, r1
 800e6c2:	bf01      	itttt	eq
 800e6c4:	6819      	ldreq	r1, [r3, #0]
 800e6c6:	685b      	ldreq	r3, [r3, #4]
 800e6c8:	1949      	addeq	r1, r1, r5
 800e6ca:	6021      	streq	r1, [r4, #0]
 800e6cc:	e7ed      	b.n	800e6aa <_free_r+0x22>
 800e6ce:	461a      	mov	r2, r3
 800e6d0:	685b      	ldr	r3, [r3, #4]
 800e6d2:	b10b      	cbz	r3, 800e6d8 <_free_r+0x50>
 800e6d4:	42a3      	cmp	r3, r4
 800e6d6:	d9fa      	bls.n	800e6ce <_free_r+0x46>
 800e6d8:	6811      	ldr	r1, [r2, #0]
 800e6da:	1855      	adds	r5, r2, r1
 800e6dc:	42a5      	cmp	r5, r4
 800e6de:	d10b      	bne.n	800e6f8 <_free_r+0x70>
 800e6e0:	6824      	ldr	r4, [r4, #0]
 800e6e2:	4421      	add	r1, r4
 800e6e4:	1854      	adds	r4, r2, r1
 800e6e6:	42a3      	cmp	r3, r4
 800e6e8:	6011      	str	r1, [r2, #0]
 800e6ea:	d1e0      	bne.n	800e6ae <_free_r+0x26>
 800e6ec:	681c      	ldr	r4, [r3, #0]
 800e6ee:	685b      	ldr	r3, [r3, #4]
 800e6f0:	6053      	str	r3, [r2, #4]
 800e6f2:	4421      	add	r1, r4
 800e6f4:	6011      	str	r1, [r2, #0]
 800e6f6:	e7da      	b.n	800e6ae <_free_r+0x26>
 800e6f8:	d902      	bls.n	800e700 <_free_r+0x78>
 800e6fa:	230c      	movs	r3, #12
 800e6fc:	6003      	str	r3, [r0, #0]
 800e6fe:	e7d6      	b.n	800e6ae <_free_r+0x26>
 800e700:	6825      	ldr	r5, [r4, #0]
 800e702:	1961      	adds	r1, r4, r5
 800e704:	428b      	cmp	r3, r1
 800e706:	bf04      	itt	eq
 800e708:	6819      	ldreq	r1, [r3, #0]
 800e70a:	685b      	ldreq	r3, [r3, #4]
 800e70c:	6063      	str	r3, [r4, #4]
 800e70e:	bf04      	itt	eq
 800e710:	1949      	addeq	r1, r1, r5
 800e712:	6021      	streq	r1, [r4, #0]
 800e714:	6054      	str	r4, [r2, #4]
 800e716:	e7ca      	b.n	800e6ae <_free_r+0x26>
 800e718:	b003      	add	sp, #12
 800e71a:	bd30      	pop	{r4, r5, pc}
 800e71c:	20001e28 	.word	0x20001e28

0800e720 <sbrk_aligned>:
 800e720:	b570      	push	{r4, r5, r6, lr}
 800e722:	4e0e      	ldr	r6, [pc, #56]	; (800e75c <sbrk_aligned+0x3c>)
 800e724:	460c      	mov	r4, r1
 800e726:	6831      	ldr	r1, [r6, #0]
 800e728:	4605      	mov	r5, r0
 800e72a:	b911      	cbnz	r1, 800e732 <sbrk_aligned+0x12>
 800e72c:	f000 f88c 	bl	800e848 <_sbrk_r>
 800e730:	6030      	str	r0, [r6, #0]
 800e732:	4621      	mov	r1, r4
 800e734:	4628      	mov	r0, r5
 800e736:	f000 f887 	bl	800e848 <_sbrk_r>
 800e73a:	1c43      	adds	r3, r0, #1
 800e73c:	d00a      	beq.n	800e754 <sbrk_aligned+0x34>
 800e73e:	1cc4      	adds	r4, r0, #3
 800e740:	f024 0403 	bic.w	r4, r4, #3
 800e744:	42a0      	cmp	r0, r4
 800e746:	d007      	beq.n	800e758 <sbrk_aligned+0x38>
 800e748:	1a21      	subs	r1, r4, r0
 800e74a:	4628      	mov	r0, r5
 800e74c:	f000 f87c 	bl	800e848 <_sbrk_r>
 800e750:	3001      	adds	r0, #1
 800e752:	d101      	bne.n	800e758 <sbrk_aligned+0x38>
 800e754:	f04f 34ff 	mov.w	r4, #4294967295
 800e758:	4620      	mov	r0, r4
 800e75a:	bd70      	pop	{r4, r5, r6, pc}
 800e75c:	20001e2c 	.word	0x20001e2c

0800e760 <_malloc_r>:
 800e760:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e764:	1ccd      	adds	r5, r1, #3
 800e766:	f025 0503 	bic.w	r5, r5, #3
 800e76a:	3508      	adds	r5, #8
 800e76c:	2d0c      	cmp	r5, #12
 800e76e:	bf38      	it	cc
 800e770:	250c      	movcc	r5, #12
 800e772:	2d00      	cmp	r5, #0
 800e774:	4607      	mov	r7, r0
 800e776:	db01      	blt.n	800e77c <_malloc_r+0x1c>
 800e778:	42a9      	cmp	r1, r5
 800e77a:	d905      	bls.n	800e788 <_malloc_r+0x28>
 800e77c:	230c      	movs	r3, #12
 800e77e:	603b      	str	r3, [r7, #0]
 800e780:	2600      	movs	r6, #0
 800e782:	4630      	mov	r0, r6
 800e784:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e788:	4e2e      	ldr	r6, [pc, #184]	; (800e844 <_malloc_r+0xe4>)
 800e78a:	f000 f88d 	bl	800e8a8 <__malloc_lock>
 800e78e:	6833      	ldr	r3, [r6, #0]
 800e790:	461c      	mov	r4, r3
 800e792:	bb34      	cbnz	r4, 800e7e2 <_malloc_r+0x82>
 800e794:	4629      	mov	r1, r5
 800e796:	4638      	mov	r0, r7
 800e798:	f7ff ffc2 	bl	800e720 <sbrk_aligned>
 800e79c:	1c43      	adds	r3, r0, #1
 800e79e:	4604      	mov	r4, r0
 800e7a0:	d14d      	bne.n	800e83e <_malloc_r+0xde>
 800e7a2:	6834      	ldr	r4, [r6, #0]
 800e7a4:	4626      	mov	r6, r4
 800e7a6:	2e00      	cmp	r6, #0
 800e7a8:	d140      	bne.n	800e82c <_malloc_r+0xcc>
 800e7aa:	6823      	ldr	r3, [r4, #0]
 800e7ac:	4631      	mov	r1, r6
 800e7ae:	4638      	mov	r0, r7
 800e7b0:	eb04 0803 	add.w	r8, r4, r3
 800e7b4:	f000 f848 	bl	800e848 <_sbrk_r>
 800e7b8:	4580      	cmp	r8, r0
 800e7ba:	d13a      	bne.n	800e832 <_malloc_r+0xd2>
 800e7bc:	6821      	ldr	r1, [r4, #0]
 800e7be:	3503      	adds	r5, #3
 800e7c0:	1a6d      	subs	r5, r5, r1
 800e7c2:	f025 0503 	bic.w	r5, r5, #3
 800e7c6:	3508      	adds	r5, #8
 800e7c8:	2d0c      	cmp	r5, #12
 800e7ca:	bf38      	it	cc
 800e7cc:	250c      	movcc	r5, #12
 800e7ce:	4629      	mov	r1, r5
 800e7d0:	4638      	mov	r0, r7
 800e7d2:	f7ff ffa5 	bl	800e720 <sbrk_aligned>
 800e7d6:	3001      	adds	r0, #1
 800e7d8:	d02b      	beq.n	800e832 <_malloc_r+0xd2>
 800e7da:	6823      	ldr	r3, [r4, #0]
 800e7dc:	442b      	add	r3, r5
 800e7de:	6023      	str	r3, [r4, #0]
 800e7e0:	e00e      	b.n	800e800 <_malloc_r+0xa0>
 800e7e2:	6822      	ldr	r2, [r4, #0]
 800e7e4:	1b52      	subs	r2, r2, r5
 800e7e6:	d41e      	bmi.n	800e826 <_malloc_r+0xc6>
 800e7e8:	2a0b      	cmp	r2, #11
 800e7ea:	d916      	bls.n	800e81a <_malloc_r+0xba>
 800e7ec:	1961      	adds	r1, r4, r5
 800e7ee:	42a3      	cmp	r3, r4
 800e7f0:	6025      	str	r5, [r4, #0]
 800e7f2:	bf18      	it	ne
 800e7f4:	6059      	strne	r1, [r3, #4]
 800e7f6:	6863      	ldr	r3, [r4, #4]
 800e7f8:	bf08      	it	eq
 800e7fa:	6031      	streq	r1, [r6, #0]
 800e7fc:	5162      	str	r2, [r4, r5]
 800e7fe:	604b      	str	r3, [r1, #4]
 800e800:	4638      	mov	r0, r7
 800e802:	f104 060b 	add.w	r6, r4, #11
 800e806:	f000 f855 	bl	800e8b4 <__malloc_unlock>
 800e80a:	f026 0607 	bic.w	r6, r6, #7
 800e80e:	1d23      	adds	r3, r4, #4
 800e810:	1af2      	subs	r2, r6, r3
 800e812:	d0b6      	beq.n	800e782 <_malloc_r+0x22>
 800e814:	1b9b      	subs	r3, r3, r6
 800e816:	50a3      	str	r3, [r4, r2]
 800e818:	e7b3      	b.n	800e782 <_malloc_r+0x22>
 800e81a:	6862      	ldr	r2, [r4, #4]
 800e81c:	42a3      	cmp	r3, r4
 800e81e:	bf0c      	ite	eq
 800e820:	6032      	streq	r2, [r6, #0]
 800e822:	605a      	strne	r2, [r3, #4]
 800e824:	e7ec      	b.n	800e800 <_malloc_r+0xa0>
 800e826:	4623      	mov	r3, r4
 800e828:	6864      	ldr	r4, [r4, #4]
 800e82a:	e7b2      	b.n	800e792 <_malloc_r+0x32>
 800e82c:	4634      	mov	r4, r6
 800e82e:	6876      	ldr	r6, [r6, #4]
 800e830:	e7b9      	b.n	800e7a6 <_malloc_r+0x46>
 800e832:	230c      	movs	r3, #12
 800e834:	603b      	str	r3, [r7, #0]
 800e836:	4638      	mov	r0, r7
 800e838:	f000 f83c 	bl	800e8b4 <__malloc_unlock>
 800e83c:	e7a1      	b.n	800e782 <_malloc_r+0x22>
 800e83e:	6025      	str	r5, [r4, #0]
 800e840:	e7de      	b.n	800e800 <_malloc_r+0xa0>
 800e842:	bf00      	nop
 800e844:	20001e28 	.word	0x20001e28

0800e848 <_sbrk_r>:
 800e848:	b538      	push	{r3, r4, r5, lr}
 800e84a:	4d06      	ldr	r5, [pc, #24]	; (800e864 <_sbrk_r+0x1c>)
 800e84c:	2300      	movs	r3, #0
 800e84e:	4604      	mov	r4, r0
 800e850:	4608      	mov	r0, r1
 800e852:	602b      	str	r3, [r5, #0]
 800e854:	f7f2 ff4c 	bl	80016f0 <_sbrk>
 800e858:	1c43      	adds	r3, r0, #1
 800e85a:	d102      	bne.n	800e862 <_sbrk_r+0x1a>
 800e85c:	682b      	ldr	r3, [r5, #0]
 800e85e:	b103      	cbz	r3, 800e862 <_sbrk_r+0x1a>
 800e860:	6023      	str	r3, [r4, #0]
 800e862:	bd38      	pop	{r3, r4, r5, pc}
 800e864:	20001e30 	.word	0x20001e30

0800e868 <siprintf>:
 800e868:	b40e      	push	{r1, r2, r3}
 800e86a:	b500      	push	{lr}
 800e86c:	b09c      	sub	sp, #112	; 0x70
 800e86e:	ab1d      	add	r3, sp, #116	; 0x74
 800e870:	9002      	str	r0, [sp, #8]
 800e872:	9006      	str	r0, [sp, #24]
 800e874:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800e878:	4809      	ldr	r0, [pc, #36]	; (800e8a0 <siprintf+0x38>)
 800e87a:	9107      	str	r1, [sp, #28]
 800e87c:	9104      	str	r1, [sp, #16]
 800e87e:	4909      	ldr	r1, [pc, #36]	; (800e8a4 <siprintf+0x3c>)
 800e880:	f853 2b04 	ldr.w	r2, [r3], #4
 800e884:	9105      	str	r1, [sp, #20]
 800e886:	6800      	ldr	r0, [r0, #0]
 800e888:	9301      	str	r3, [sp, #4]
 800e88a:	a902      	add	r1, sp, #8
 800e88c:	f000 f874 	bl	800e978 <_svfiprintf_r>
 800e890:	9b02      	ldr	r3, [sp, #8]
 800e892:	2200      	movs	r2, #0
 800e894:	701a      	strb	r2, [r3, #0]
 800e896:	b01c      	add	sp, #112	; 0x70
 800e898:	f85d eb04 	ldr.w	lr, [sp], #4
 800e89c:	b003      	add	sp, #12
 800e89e:	4770      	bx	lr
 800e8a0:	2000005c 	.word	0x2000005c
 800e8a4:	ffff0208 	.word	0xffff0208

0800e8a8 <__malloc_lock>:
 800e8a8:	4801      	ldr	r0, [pc, #4]	; (800e8b0 <__malloc_lock+0x8>)
 800e8aa:	f000 baf9 	b.w	800eea0 <__retarget_lock_acquire_recursive>
 800e8ae:	bf00      	nop
 800e8b0:	20001e34 	.word	0x20001e34

0800e8b4 <__malloc_unlock>:
 800e8b4:	4801      	ldr	r0, [pc, #4]	; (800e8bc <__malloc_unlock+0x8>)
 800e8b6:	f000 baf4 	b.w	800eea2 <__retarget_lock_release_recursive>
 800e8ba:	bf00      	nop
 800e8bc:	20001e34 	.word	0x20001e34

0800e8c0 <__ssputs_r>:
 800e8c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e8c4:	688e      	ldr	r6, [r1, #8]
 800e8c6:	429e      	cmp	r6, r3
 800e8c8:	4682      	mov	sl, r0
 800e8ca:	460c      	mov	r4, r1
 800e8cc:	4690      	mov	r8, r2
 800e8ce:	461f      	mov	r7, r3
 800e8d0:	d838      	bhi.n	800e944 <__ssputs_r+0x84>
 800e8d2:	898a      	ldrh	r2, [r1, #12]
 800e8d4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e8d8:	d032      	beq.n	800e940 <__ssputs_r+0x80>
 800e8da:	6825      	ldr	r5, [r4, #0]
 800e8dc:	6909      	ldr	r1, [r1, #16]
 800e8de:	eba5 0901 	sub.w	r9, r5, r1
 800e8e2:	6965      	ldr	r5, [r4, #20]
 800e8e4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e8e8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e8ec:	3301      	adds	r3, #1
 800e8ee:	444b      	add	r3, r9
 800e8f0:	106d      	asrs	r5, r5, #1
 800e8f2:	429d      	cmp	r5, r3
 800e8f4:	bf38      	it	cc
 800e8f6:	461d      	movcc	r5, r3
 800e8f8:	0553      	lsls	r3, r2, #21
 800e8fa:	d531      	bpl.n	800e960 <__ssputs_r+0xa0>
 800e8fc:	4629      	mov	r1, r5
 800e8fe:	f7ff ff2f 	bl	800e760 <_malloc_r>
 800e902:	4606      	mov	r6, r0
 800e904:	b950      	cbnz	r0, 800e91c <__ssputs_r+0x5c>
 800e906:	230c      	movs	r3, #12
 800e908:	f8ca 3000 	str.w	r3, [sl]
 800e90c:	89a3      	ldrh	r3, [r4, #12]
 800e90e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e912:	81a3      	strh	r3, [r4, #12]
 800e914:	f04f 30ff 	mov.w	r0, #4294967295
 800e918:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e91c:	6921      	ldr	r1, [r4, #16]
 800e91e:	464a      	mov	r2, r9
 800e920:	f7ff fe9c 	bl	800e65c <memcpy>
 800e924:	89a3      	ldrh	r3, [r4, #12]
 800e926:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e92a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e92e:	81a3      	strh	r3, [r4, #12]
 800e930:	6126      	str	r6, [r4, #16]
 800e932:	6165      	str	r5, [r4, #20]
 800e934:	444e      	add	r6, r9
 800e936:	eba5 0509 	sub.w	r5, r5, r9
 800e93a:	6026      	str	r6, [r4, #0]
 800e93c:	60a5      	str	r5, [r4, #8]
 800e93e:	463e      	mov	r6, r7
 800e940:	42be      	cmp	r6, r7
 800e942:	d900      	bls.n	800e946 <__ssputs_r+0x86>
 800e944:	463e      	mov	r6, r7
 800e946:	6820      	ldr	r0, [r4, #0]
 800e948:	4632      	mov	r2, r6
 800e94a:	4641      	mov	r1, r8
 800e94c:	f000 faaa 	bl	800eea4 <memmove>
 800e950:	68a3      	ldr	r3, [r4, #8]
 800e952:	1b9b      	subs	r3, r3, r6
 800e954:	60a3      	str	r3, [r4, #8]
 800e956:	6823      	ldr	r3, [r4, #0]
 800e958:	4433      	add	r3, r6
 800e95a:	6023      	str	r3, [r4, #0]
 800e95c:	2000      	movs	r0, #0
 800e95e:	e7db      	b.n	800e918 <__ssputs_r+0x58>
 800e960:	462a      	mov	r2, r5
 800e962:	f000 fab9 	bl	800eed8 <_realloc_r>
 800e966:	4606      	mov	r6, r0
 800e968:	2800      	cmp	r0, #0
 800e96a:	d1e1      	bne.n	800e930 <__ssputs_r+0x70>
 800e96c:	6921      	ldr	r1, [r4, #16]
 800e96e:	4650      	mov	r0, sl
 800e970:	f7ff fe8a 	bl	800e688 <_free_r>
 800e974:	e7c7      	b.n	800e906 <__ssputs_r+0x46>
	...

0800e978 <_svfiprintf_r>:
 800e978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e97c:	4698      	mov	r8, r3
 800e97e:	898b      	ldrh	r3, [r1, #12]
 800e980:	061b      	lsls	r3, r3, #24
 800e982:	b09d      	sub	sp, #116	; 0x74
 800e984:	4607      	mov	r7, r0
 800e986:	460d      	mov	r5, r1
 800e988:	4614      	mov	r4, r2
 800e98a:	d50e      	bpl.n	800e9aa <_svfiprintf_r+0x32>
 800e98c:	690b      	ldr	r3, [r1, #16]
 800e98e:	b963      	cbnz	r3, 800e9aa <_svfiprintf_r+0x32>
 800e990:	2140      	movs	r1, #64	; 0x40
 800e992:	f7ff fee5 	bl	800e760 <_malloc_r>
 800e996:	6028      	str	r0, [r5, #0]
 800e998:	6128      	str	r0, [r5, #16]
 800e99a:	b920      	cbnz	r0, 800e9a6 <_svfiprintf_r+0x2e>
 800e99c:	230c      	movs	r3, #12
 800e99e:	603b      	str	r3, [r7, #0]
 800e9a0:	f04f 30ff 	mov.w	r0, #4294967295
 800e9a4:	e0d1      	b.n	800eb4a <_svfiprintf_r+0x1d2>
 800e9a6:	2340      	movs	r3, #64	; 0x40
 800e9a8:	616b      	str	r3, [r5, #20]
 800e9aa:	2300      	movs	r3, #0
 800e9ac:	9309      	str	r3, [sp, #36]	; 0x24
 800e9ae:	2320      	movs	r3, #32
 800e9b0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e9b4:	f8cd 800c 	str.w	r8, [sp, #12]
 800e9b8:	2330      	movs	r3, #48	; 0x30
 800e9ba:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800eb64 <_svfiprintf_r+0x1ec>
 800e9be:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e9c2:	f04f 0901 	mov.w	r9, #1
 800e9c6:	4623      	mov	r3, r4
 800e9c8:	469a      	mov	sl, r3
 800e9ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e9ce:	b10a      	cbz	r2, 800e9d4 <_svfiprintf_r+0x5c>
 800e9d0:	2a25      	cmp	r2, #37	; 0x25
 800e9d2:	d1f9      	bne.n	800e9c8 <_svfiprintf_r+0x50>
 800e9d4:	ebba 0b04 	subs.w	fp, sl, r4
 800e9d8:	d00b      	beq.n	800e9f2 <_svfiprintf_r+0x7a>
 800e9da:	465b      	mov	r3, fp
 800e9dc:	4622      	mov	r2, r4
 800e9de:	4629      	mov	r1, r5
 800e9e0:	4638      	mov	r0, r7
 800e9e2:	f7ff ff6d 	bl	800e8c0 <__ssputs_r>
 800e9e6:	3001      	adds	r0, #1
 800e9e8:	f000 80aa 	beq.w	800eb40 <_svfiprintf_r+0x1c8>
 800e9ec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e9ee:	445a      	add	r2, fp
 800e9f0:	9209      	str	r2, [sp, #36]	; 0x24
 800e9f2:	f89a 3000 	ldrb.w	r3, [sl]
 800e9f6:	2b00      	cmp	r3, #0
 800e9f8:	f000 80a2 	beq.w	800eb40 <_svfiprintf_r+0x1c8>
 800e9fc:	2300      	movs	r3, #0
 800e9fe:	f04f 32ff 	mov.w	r2, #4294967295
 800ea02:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ea06:	f10a 0a01 	add.w	sl, sl, #1
 800ea0a:	9304      	str	r3, [sp, #16]
 800ea0c:	9307      	str	r3, [sp, #28]
 800ea0e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ea12:	931a      	str	r3, [sp, #104]	; 0x68
 800ea14:	4654      	mov	r4, sl
 800ea16:	2205      	movs	r2, #5
 800ea18:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ea1c:	4851      	ldr	r0, [pc, #324]	; (800eb64 <_svfiprintf_r+0x1ec>)
 800ea1e:	f7f1 fbd7 	bl	80001d0 <memchr>
 800ea22:	9a04      	ldr	r2, [sp, #16]
 800ea24:	b9d8      	cbnz	r0, 800ea5e <_svfiprintf_r+0xe6>
 800ea26:	06d0      	lsls	r0, r2, #27
 800ea28:	bf44      	itt	mi
 800ea2a:	2320      	movmi	r3, #32
 800ea2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ea30:	0711      	lsls	r1, r2, #28
 800ea32:	bf44      	itt	mi
 800ea34:	232b      	movmi	r3, #43	; 0x2b
 800ea36:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ea3a:	f89a 3000 	ldrb.w	r3, [sl]
 800ea3e:	2b2a      	cmp	r3, #42	; 0x2a
 800ea40:	d015      	beq.n	800ea6e <_svfiprintf_r+0xf6>
 800ea42:	9a07      	ldr	r2, [sp, #28]
 800ea44:	4654      	mov	r4, sl
 800ea46:	2000      	movs	r0, #0
 800ea48:	f04f 0c0a 	mov.w	ip, #10
 800ea4c:	4621      	mov	r1, r4
 800ea4e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ea52:	3b30      	subs	r3, #48	; 0x30
 800ea54:	2b09      	cmp	r3, #9
 800ea56:	d94e      	bls.n	800eaf6 <_svfiprintf_r+0x17e>
 800ea58:	b1b0      	cbz	r0, 800ea88 <_svfiprintf_r+0x110>
 800ea5a:	9207      	str	r2, [sp, #28]
 800ea5c:	e014      	b.n	800ea88 <_svfiprintf_r+0x110>
 800ea5e:	eba0 0308 	sub.w	r3, r0, r8
 800ea62:	fa09 f303 	lsl.w	r3, r9, r3
 800ea66:	4313      	orrs	r3, r2
 800ea68:	9304      	str	r3, [sp, #16]
 800ea6a:	46a2      	mov	sl, r4
 800ea6c:	e7d2      	b.n	800ea14 <_svfiprintf_r+0x9c>
 800ea6e:	9b03      	ldr	r3, [sp, #12]
 800ea70:	1d19      	adds	r1, r3, #4
 800ea72:	681b      	ldr	r3, [r3, #0]
 800ea74:	9103      	str	r1, [sp, #12]
 800ea76:	2b00      	cmp	r3, #0
 800ea78:	bfbb      	ittet	lt
 800ea7a:	425b      	neglt	r3, r3
 800ea7c:	f042 0202 	orrlt.w	r2, r2, #2
 800ea80:	9307      	strge	r3, [sp, #28]
 800ea82:	9307      	strlt	r3, [sp, #28]
 800ea84:	bfb8      	it	lt
 800ea86:	9204      	strlt	r2, [sp, #16]
 800ea88:	7823      	ldrb	r3, [r4, #0]
 800ea8a:	2b2e      	cmp	r3, #46	; 0x2e
 800ea8c:	d10c      	bne.n	800eaa8 <_svfiprintf_r+0x130>
 800ea8e:	7863      	ldrb	r3, [r4, #1]
 800ea90:	2b2a      	cmp	r3, #42	; 0x2a
 800ea92:	d135      	bne.n	800eb00 <_svfiprintf_r+0x188>
 800ea94:	9b03      	ldr	r3, [sp, #12]
 800ea96:	1d1a      	adds	r2, r3, #4
 800ea98:	681b      	ldr	r3, [r3, #0]
 800ea9a:	9203      	str	r2, [sp, #12]
 800ea9c:	2b00      	cmp	r3, #0
 800ea9e:	bfb8      	it	lt
 800eaa0:	f04f 33ff 	movlt.w	r3, #4294967295
 800eaa4:	3402      	adds	r4, #2
 800eaa6:	9305      	str	r3, [sp, #20]
 800eaa8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800eb74 <_svfiprintf_r+0x1fc>
 800eaac:	7821      	ldrb	r1, [r4, #0]
 800eaae:	2203      	movs	r2, #3
 800eab0:	4650      	mov	r0, sl
 800eab2:	f7f1 fb8d 	bl	80001d0 <memchr>
 800eab6:	b140      	cbz	r0, 800eaca <_svfiprintf_r+0x152>
 800eab8:	2340      	movs	r3, #64	; 0x40
 800eaba:	eba0 000a 	sub.w	r0, r0, sl
 800eabe:	fa03 f000 	lsl.w	r0, r3, r0
 800eac2:	9b04      	ldr	r3, [sp, #16]
 800eac4:	4303      	orrs	r3, r0
 800eac6:	3401      	adds	r4, #1
 800eac8:	9304      	str	r3, [sp, #16]
 800eaca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eace:	4826      	ldr	r0, [pc, #152]	; (800eb68 <_svfiprintf_r+0x1f0>)
 800ead0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ead4:	2206      	movs	r2, #6
 800ead6:	f7f1 fb7b 	bl	80001d0 <memchr>
 800eada:	2800      	cmp	r0, #0
 800eadc:	d038      	beq.n	800eb50 <_svfiprintf_r+0x1d8>
 800eade:	4b23      	ldr	r3, [pc, #140]	; (800eb6c <_svfiprintf_r+0x1f4>)
 800eae0:	bb1b      	cbnz	r3, 800eb2a <_svfiprintf_r+0x1b2>
 800eae2:	9b03      	ldr	r3, [sp, #12]
 800eae4:	3307      	adds	r3, #7
 800eae6:	f023 0307 	bic.w	r3, r3, #7
 800eaea:	3308      	adds	r3, #8
 800eaec:	9303      	str	r3, [sp, #12]
 800eaee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eaf0:	4433      	add	r3, r6
 800eaf2:	9309      	str	r3, [sp, #36]	; 0x24
 800eaf4:	e767      	b.n	800e9c6 <_svfiprintf_r+0x4e>
 800eaf6:	fb0c 3202 	mla	r2, ip, r2, r3
 800eafa:	460c      	mov	r4, r1
 800eafc:	2001      	movs	r0, #1
 800eafe:	e7a5      	b.n	800ea4c <_svfiprintf_r+0xd4>
 800eb00:	2300      	movs	r3, #0
 800eb02:	3401      	adds	r4, #1
 800eb04:	9305      	str	r3, [sp, #20]
 800eb06:	4619      	mov	r1, r3
 800eb08:	f04f 0c0a 	mov.w	ip, #10
 800eb0c:	4620      	mov	r0, r4
 800eb0e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800eb12:	3a30      	subs	r2, #48	; 0x30
 800eb14:	2a09      	cmp	r2, #9
 800eb16:	d903      	bls.n	800eb20 <_svfiprintf_r+0x1a8>
 800eb18:	2b00      	cmp	r3, #0
 800eb1a:	d0c5      	beq.n	800eaa8 <_svfiprintf_r+0x130>
 800eb1c:	9105      	str	r1, [sp, #20]
 800eb1e:	e7c3      	b.n	800eaa8 <_svfiprintf_r+0x130>
 800eb20:	fb0c 2101 	mla	r1, ip, r1, r2
 800eb24:	4604      	mov	r4, r0
 800eb26:	2301      	movs	r3, #1
 800eb28:	e7f0      	b.n	800eb0c <_svfiprintf_r+0x194>
 800eb2a:	ab03      	add	r3, sp, #12
 800eb2c:	9300      	str	r3, [sp, #0]
 800eb2e:	462a      	mov	r2, r5
 800eb30:	4b0f      	ldr	r3, [pc, #60]	; (800eb70 <_svfiprintf_r+0x1f8>)
 800eb32:	a904      	add	r1, sp, #16
 800eb34:	4638      	mov	r0, r7
 800eb36:	f3af 8000 	nop.w
 800eb3a:	1c42      	adds	r2, r0, #1
 800eb3c:	4606      	mov	r6, r0
 800eb3e:	d1d6      	bne.n	800eaee <_svfiprintf_r+0x176>
 800eb40:	89ab      	ldrh	r3, [r5, #12]
 800eb42:	065b      	lsls	r3, r3, #25
 800eb44:	f53f af2c 	bmi.w	800e9a0 <_svfiprintf_r+0x28>
 800eb48:	9809      	ldr	r0, [sp, #36]	; 0x24
 800eb4a:	b01d      	add	sp, #116	; 0x74
 800eb4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb50:	ab03      	add	r3, sp, #12
 800eb52:	9300      	str	r3, [sp, #0]
 800eb54:	462a      	mov	r2, r5
 800eb56:	4b06      	ldr	r3, [pc, #24]	; (800eb70 <_svfiprintf_r+0x1f8>)
 800eb58:	a904      	add	r1, sp, #16
 800eb5a:	4638      	mov	r0, r7
 800eb5c:	f000 f87a 	bl	800ec54 <_printf_i>
 800eb60:	e7eb      	b.n	800eb3a <_svfiprintf_r+0x1c2>
 800eb62:	bf00      	nop
 800eb64:	0800f16c 	.word	0x0800f16c
 800eb68:	0800f176 	.word	0x0800f176
 800eb6c:	00000000 	.word	0x00000000
 800eb70:	0800e8c1 	.word	0x0800e8c1
 800eb74:	0800f172 	.word	0x0800f172

0800eb78 <_printf_common>:
 800eb78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eb7c:	4616      	mov	r6, r2
 800eb7e:	4699      	mov	r9, r3
 800eb80:	688a      	ldr	r2, [r1, #8]
 800eb82:	690b      	ldr	r3, [r1, #16]
 800eb84:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800eb88:	4293      	cmp	r3, r2
 800eb8a:	bfb8      	it	lt
 800eb8c:	4613      	movlt	r3, r2
 800eb8e:	6033      	str	r3, [r6, #0]
 800eb90:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800eb94:	4607      	mov	r7, r0
 800eb96:	460c      	mov	r4, r1
 800eb98:	b10a      	cbz	r2, 800eb9e <_printf_common+0x26>
 800eb9a:	3301      	adds	r3, #1
 800eb9c:	6033      	str	r3, [r6, #0]
 800eb9e:	6823      	ldr	r3, [r4, #0]
 800eba0:	0699      	lsls	r1, r3, #26
 800eba2:	bf42      	ittt	mi
 800eba4:	6833      	ldrmi	r3, [r6, #0]
 800eba6:	3302      	addmi	r3, #2
 800eba8:	6033      	strmi	r3, [r6, #0]
 800ebaa:	6825      	ldr	r5, [r4, #0]
 800ebac:	f015 0506 	ands.w	r5, r5, #6
 800ebb0:	d106      	bne.n	800ebc0 <_printf_common+0x48>
 800ebb2:	f104 0a19 	add.w	sl, r4, #25
 800ebb6:	68e3      	ldr	r3, [r4, #12]
 800ebb8:	6832      	ldr	r2, [r6, #0]
 800ebba:	1a9b      	subs	r3, r3, r2
 800ebbc:	42ab      	cmp	r3, r5
 800ebbe:	dc26      	bgt.n	800ec0e <_printf_common+0x96>
 800ebc0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800ebc4:	1e13      	subs	r3, r2, #0
 800ebc6:	6822      	ldr	r2, [r4, #0]
 800ebc8:	bf18      	it	ne
 800ebca:	2301      	movne	r3, #1
 800ebcc:	0692      	lsls	r2, r2, #26
 800ebce:	d42b      	bmi.n	800ec28 <_printf_common+0xb0>
 800ebd0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ebd4:	4649      	mov	r1, r9
 800ebd6:	4638      	mov	r0, r7
 800ebd8:	47c0      	blx	r8
 800ebda:	3001      	adds	r0, #1
 800ebdc:	d01e      	beq.n	800ec1c <_printf_common+0xa4>
 800ebde:	6823      	ldr	r3, [r4, #0]
 800ebe0:	68e5      	ldr	r5, [r4, #12]
 800ebe2:	6832      	ldr	r2, [r6, #0]
 800ebe4:	f003 0306 	and.w	r3, r3, #6
 800ebe8:	2b04      	cmp	r3, #4
 800ebea:	bf08      	it	eq
 800ebec:	1aad      	subeq	r5, r5, r2
 800ebee:	68a3      	ldr	r3, [r4, #8]
 800ebf0:	6922      	ldr	r2, [r4, #16]
 800ebf2:	bf0c      	ite	eq
 800ebf4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ebf8:	2500      	movne	r5, #0
 800ebfa:	4293      	cmp	r3, r2
 800ebfc:	bfc4      	itt	gt
 800ebfe:	1a9b      	subgt	r3, r3, r2
 800ec00:	18ed      	addgt	r5, r5, r3
 800ec02:	2600      	movs	r6, #0
 800ec04:	341a      	adds	r4, #26
 800ec06:	42b5      	cmp	r5, r6
 800ec08:	d11a      	bne.n	800ec40 <_printf_common+0xc8>
 800ec0a:	2000      	movs	r0, #0
 800ec0c:	e008      	b.n	800ec20 <_printf_common+0xa8>
 800ec0e:	2301      	movs	r3, #1
 800ec10:	4652      	mov	r2, sl
 800ec12:	4649      	mov	r1, r9
 800ec14:	4638      	mov	r0, r7
 800ec16:	47c0      	blx	r8
 800ec18:	3001      	adds	r0, #1
 800ec1a:	d103      	bne.n	800ec24 <_printf_common+0xac>
 800ec1c:	f04f 30ff 	mov.w	r0, #4294967295
 800ec20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ec24:	3501      	adds	r5, #1
 800ec26:	e7c6      	b.n	800ebb6 <_printf_common+0x3e>
 800ec28:	18e1      	adds	r1, r4, r3
 800ec2a:	1c5a      	adds	r2, r3, #1
 800ec2c:	2030      	movs	r0, #48	; 0x30
 800ec2e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ec32:	4422      	add	r2, r4
 800ec34:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ec38:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ec3c:	3302      	adds	r3, #2
 800ec3e:	e7c7      	b.n	800ebd0 <_printf_common+0x58>
 800ec40:	2301      	movs	r3, #1
 800ec42:	4622      	mov	r2, r4
 800ec44:	4649      	mov	r1, r9
 800ec46:	4638      	mov	r0, r7
 800ec48:	47c0      	blx	r8
 800ec4a:	3001      	adds	r0, #1
 800ec4c:	d0e6      	beq.n	800ec1c <_printf_common+0xa4>
 800ec4e:	3601      	adds	r6, #1
 800ec50:	e7d9      	b.n	800ec06 <_printf_common+0x8e>
	...

0800ec54 <_printf_i>:
 800ec54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ec58:	7e0f      	ldrb	r7, [r1, #24]
 800ec5a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ec5c:	2f78      	cmp	r7, #120	; 0x78
 800ec5e:	4691      	mov	r9, r2
 800ec60:	4680      	mov	r8, r0
 800ec62:	460c      	mov	r4, r1
 800ec64:	469a      	mov	sl, r3
 800ec66:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800ec6a:	d807      	bhi.n	800ec7c <_printf_i+0x28>
 800ec6c:	2f62      	cmp	r7, #98	; 0x62
 800ec6e:	d80a      	bhi.n	800ec86 <_printf_i+0x32>
 800ec70:	2f00      	cmp	r7, #0
 800ec72:	f000 80d8 	beq.w	800ee26 <_printf_i+0x1d2>
 800ec76:	2f58      	cmp	r7, #88	; 0x58
 800ec78:	f000 80a3 	beq.w	800edc2 <_printf_i+0x16e>
 800ec7c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ec80:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ec84:	e03a      	b.n	800ecfc <_printf_i+0xa8>
 800ec86:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ec8a:	2b15      	cmp	r3, #21
 800ec8c:	d8f6      	bhi.n	800ec7c <_printf_i+0x28>
 800ec8e:	a101      	add	r1, pc, #4	; (adr r1, 800ec94 <_printf_i+0x40>)
 800ec90:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ec94:	0800eced 	.word	0x0800eced
 800ec98:	0800ed01 	.word	0x0800ed01
 800ec9c:	0800ec7d 	.word	0x0800ec7d
 800eca0:	0800ec7d 	.word	0x0800ec7d
 800eca4:	0800ec7d 	.word	0x0800ec7d
 800eca8:	0800ec7d 	.word	0x0800ec7d
 800ecac:	0800ed01 	.word	0x0800ed01
 800ecb0:	0800ec7d 	.word	0x0800ec7d
 800ecb4:	0800ec7d 	.word	0x0800ec7d
 800ecb8:	0800ec7d 	.word	0x0800ec7d
 800ecbc:	0800ec7d 	.word	0x0800ec7d
 800ecc0:	0800ee0d 	.word	0x0800ee0d
 800ecc4:	0800ed31 	.word	0x0800ed31
 800ecc8:	0800edef 	.word	0x0800edef
 800eccc:	0800ec7d 	.word	0x0800ec7d
 800ecd0:	0800ec7d 	.word	0x0800ec7d
 800ecd4:	0800ee2f 	.word	0x0800ee2f
 800ecd8:	0800ec7d 	.word	0x0800ec7d
 800ecdc:	0800ed31 	.word	0x0800ed31
 800ece0:	0800ec7d 	.word	0x0800ec7d
 800ece4:	0800ec7d 	.word	0x0800ec7d
 800ece8:	0800edf7 	.word	0x0800edf7
 800ecec:	682b      	ldr	r3, [r5, #0]
 800ecee:	1d1a      	adds	r2, r3, #4
 800ecf0:	681b      	ldr	r3, [r3, #0]
 800ecf2:	602a      	str	r2, [r5, #0]
 800ecf4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ecf8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ecfc:	2301      	movs	r3, #1
 800ecfe:	e0a3      	b.n	800ee48 <_printf_i+0x1f4>
 800ed00:	6820      	ldr	r0, [r4, #0]
 800ed02:	6829      	ldr	r1, [r5, #0]
 800ed04:	0606      	lsls	r6, r0, #24
 800ed06:	f101 0304 	add.w	r3, r1, #4
 800ed0a:	d50a      	bpl.n	800ed22 <_printf_i+0xce>
 800ed0c:	680e      	ldr	r6, [r1, #0]
 800ed0e:	602b      	str	r3, [r5, #0]
 800ed10:	2e00      	cmp	r6, #0
 800ed12:	da03      	bge.n	800ed1c <_printf_i+0xc8>
 800ed14:	232d      	movs	r3, #45	; 0x2d
 800ed16:	4276      	negs	r6, r6
 800ed18:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ed1c:	485e      	ldr	r0, [pc, #376]	; (800ee98 <_printf_i+0x244>)
 800ed1e:	230a      	movs	r3, #10
 800ed20:	e019      	b.n	800ed56 <_printf_i+0x102>
 800ed22:	680e      	ldr	r6, [r1, #0]
 800ed24:	602b      	str	r3, [r5, #0]
 800ed26:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ed2a:	bf18      	it	ne
 800ed2c:	b236      	sxthne	r6, r6
 800ed2e:	e7ef      	b.n	800ed10 <_printf_i+0xbc>
 800ed30:	682b      	ldr	r3, [r5, #0]
 800ed32:	6820      	ldr	r0, [r4, #0]
 800ed34:	1d19      	adds	r1, r3, #4
 800ed36:	6029      	str	r1, [r5, #0]
 800ed38:	0601      	lsls	r1, r0, #24
 800ed3a:	d501      	bpl.n	800ed40 <_printf_i+0xec>
 800ed3c:	681e      	ldr	r6, [r3, #0]
 800ed3e:	e002      	b.n	800ed46 <_printf_i+0xf2>
 800ed40:	0646      	lsls	r6, r0, #25
 800ed42:	d5fb      	bpl.n	800ed3c <_printf_i+0xe8>
 800ed44:	881e      	ldrh	r6, [r3, #0]
 800ed46:	4854      	ldr	r0, [pc, #336]	; (800ee98 <_printf_i+0x244>)
 800ed48:	2f6f      	cmp	r7, #111	; 0x6f
 800ed4a:	bf0c      	ite	eq
 800ed4c:	2308      	moveq	r3, #8
 800ed4e:	230a      	movne	r3, #10
 800ed50:	2100      	movs	r1, #0
 800ed52:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ed56:	6865      	ldr	r5, [r4, #4]
 800ed58:	60a5      	str	r5, [r4, #8]
 800ed5a:	2d00      	cmp	r5, #0
 800ed5c:	bfa2      	ittt	ge
 800ed5e:	6821      	ldrge	r1, [r4, #0]
 800ed60:	f021 0104 	bicge.w	r1, r1, #4
 800ed64:	6021      	strge	r1, [r4, #0]
 800ed66:	b90e      	cbnz	r6, 800ed6c <_printf_i+0x118>
 800ed68:	2d00      	cmp	r5, #0
 800ed6a:	d04d      	beq.n	800ee08 <_printf_i+0x1b4>
 800ed6c:	4615      	mov	r5, r2
 800ed6e:	fbb6 f1f3 	udiv	r1, r6, r3
 800ed72:	fb03 6711 	mls	r7, r3, r1, r6
 800ed76:	5dc7      	ldrb	r7, [r0, r7]
 800ed78:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800ed7c:	4637      	mov	r7, r6
 800ed7e:	42bb      	cmp	r3, r7
 800ed80:	460e      	mov	r6, r1
 800ed82:	d9f4      	bls.n	800ed6e <_printf_i+0x11a>
 800ed84:	2b08      	cmp	r3, #8
 800ed86:	d10b      	bne.n	800eda0 <_printf_i+0x14c>
 800ed88:	6823      	ldr	r3, [r4, #0]
 800ed8a:	07de      	lsls	r6, r3, #31
 800ed8c:	d508      	bpl.n	800eda0 <_printf_i+0x14c>
 800ed8e:	6923      	ldr	r3, [r4, #16]
 800ed90:	6861      	ldr	r1, [r4, #4]
 800ed92:	4299      	cmp	r1, r3
 800ed94:	bfde      	ittt	le
 800ed96:	2330      	movle	r3, #48	; 0x30
 800ed98:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ed9c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800eda0:	1b52      	subs	r2, r2, r5
 800eda2:	6122      	str	r2, [r4, #16]
 800eda4:	f8cd a000 	str.w	sl, [sp]
 800eda8:	464b      	mov	r3, r9
 800edaa:	aa03      	add	r2, sp, #12
 800edac:	4621      	mov	r1, r4
 800edae:	4640      	mov	r0, r8
 800edb0:	f7ff fee2 	bl	800eb78 <_printf_common>
 800edb4:	3001      	adds	r0, #1
 800edb6:	d14c      	bne.n	800ee52 <_printf_i+0x1fe>
 800edb8:	f04f 30ff 	mov.w	r0, #4294967295
 800edbc:	b004      	add	sp, #16
 800edbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800edc2:	4835      	ldr	r0, [pc, #212]	; (800ee98 <_printf_i+0x244>)
 800edc4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800edc8:	6829      	ldr	r1, [r5, #0]
 800edca:	6823      	ldr	r3, [r4, #0]
 800edcc:	f851 6b04 	ldr.w	r6, [r1], #4
 800edd0:	6029      	str	r1, [r5, #0]
 800edd2:	061d      	lsls	r5, r3, #24
 800edd4:	d514      	bpl.n	800ee00 <_printf_i+0x1ac>
 800edd6:	07df      	lsls	r7, r3, #31
 800edd8:	bf44      	itt	mi
 800edda:	f043 0320 	orrmi.w	r3, r3, #32
 800edde:	6023      	strmi	r3, [r4, #0]
 800ede0:	b91e      	cbnz	r6, 800edea <_printf_i+0x196>
 800ede2:	6823      	ldr	r3, [r4, #0]
 800ede4:	f023 0320 	bic.w	r3, r3, #32
 800ede8:	6023      	str	r3, [r4, #0]
 800edea:	2310      	movs	r3, #16
 800edec:	e7b0      	b.n	800ed50 <_printf_i+0xfc>
 800edee:	6823      	ldr	r3, [r4, #0]
 800edf0:	f043 0320 	orr.w	r3, r3, #32
 800edf4:	6023      	str	r3, [r4, #0]
 800edf6:	2378      	movs	r3, #120	; 0x78
 800edf8:	4828      	ldr	r0, [pc, #160]	; (800ee9c <_printf_i+0x248>)
 800edfa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800edfe:	e7e3      	b.n	800edc8 <_printf_i+0x174>
 800ee00:	0659      	lsls	r1, r3, #25
 800ee02:	bf48      	it	mi
 800ee04:	b2b6      	uxthmi	r6, r6
 800ee06:	e7e6      	b.n	800edd6 <_printf_i+0x182>
 800ee08:	4615      	mov	r5, r2
 800ee0a:	e7bb      	b.n	800ed84 <_printf_i+0x130>
 800ee0c:	682b      	ldr	r3, [r5, #0]
 800ee0e:	6826      	ldr	r6, [r4, #0]
 800ee10:	6961      	ldr	r1, [r4, #20]
 800ee12:	1d18      	adds	r0, r3, #4
 800ee14:	6028      	str	r0, [r5, #0]
 800ee16:	0635      	lsls	r5, r6, #24
 800ee18:	681b      	ldr	r3, [r3, #0]
 800ee1a:	d501      	bpl.n	800ee20 <_printf_i+0x1cc>
 800ee1c:	6019      	str	r1, [r3, #0]
 800ee1e:	e002      	b.n	800ee26 <_printf_i+0x1d2>
 800ee20:	0670      	lsls	r0, r6, #25
 800ee22:	d5fb      	bpl.n	800ee1c <_printf_i+0x1c8>
 800ee24:	8019      	strh	r1, [r3, #0]
 800ee26:	2300      	movs	r3, #0
 800ee28:	6123      	str	r3, [r4, #16]
 800ee2a:	4615      	mov	r5, r2
 800ee2c:	e7ba      	b.n	800eda4 <_printf_i+0x150>
 800ee2e:	682b      	ldr	r3, [r5, #0]
 800ee30:	1d1a      	adds	r2, r3, #4
 800ee32:	602a      	str	r2, [r5, #0]
 800ee34:	681d      	ldr	r5, [r3, #0]
 800ee36:	6862      	ldr	r2, [r4, #4]
 800ee38:	2100      	movs	r1, #0
 800ee3a:	4628      	mov	r0, r5
 800ee3c:	f7f1 f9c8 	bl	80001d0 <memchr>
 800ee40:	b108      	cbz	r0, 800ee46 <_printf_i+0x1f2>
 800ee42:	1b40      	subs	r0, r0, r5
 800ee44:	6060      	str	r0, [r4, #4]
 800ee46:	6863      	ldr	r3, [r4, #4]
 800ee48:	6123      	str	r3, [r4, #16]
 800ee4a:	2300      	movs	r3, #0
 800ee4c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ee50:	e7a8      	b.n	800eda4 <_printf_i+0x150>
 800ee52:	6923      	ldr	r3, [r4, #16]
 800ee54:	462a      	mov	r2, r5
 800ee56:	4649      	mov	r1, r9
 800ee58:	4640      	mov	r0, r8
 800ee5a:	47d0      	blx	sl
 800ee5c:	3001      	adds	r0, #1
 800ee5e:	d0ab      	beq.n	800edb8 <_printf_i+0x164>
 800ee60:	6823      	ldr	r3, [r4, #0]
 800ee62:	079b      	lsls	r3, r3, #30
 800ee64:	d413      	bmi.n	800ee8e <_printf_i+0x23a>
 800ee66:	68e0      	ldr	r0, [r4, #12]
 800ee68:	9b03      	ldr	r3, [sp, #12]
 800ee6a:	4298      	cmp	r0, r3
 800ee6c:	bfb8      	it	lt
 800ee6e:	4618      	movlt	r0, r3
 800ee70:	e7a4      	b.n	800edbc <_printf_i+0x168>
 800ee72:	2301      	movs	r3, #1
 800ee74:	4632      	mov	r2, r6
 800ee76:	4649      	mov	r1, r9
 800ee78:	4640      	mov	r0, r8
 800ee7a:	47d0      	blx	sl
 800ee7c:	3001      	adds	r0, #1
 800ee7e:	d09b      	beq.n	800edb8 <_printf_i+0x164>
 800ee80:	3501      	adds	r5, #1
 800ee82:	68e3      	ldr	r3, [r4, #12]
 800ee84:	9903      	ldr	r1, [sp, #12]
 800ee86:	1a5b      	subs	r3, r3, r1
 800ee88:	42ab      	cmp	r3, r5
 800ee8a:	dcf2      	bgt.n	800ee72 <_printf_i+0x21e>
 800ee8c:	e7eb      	b.n	800ee66 <_printf_i+0x212>
 800ee8e:	2500      	movs	r5, #0
 800ee90:	f104 0619 	add.w	r6, r4, #25
 800ee94:	e7f5      	b.n	800ee82 <_printf_i+0x22e>
 800ee96:	bf00      	nop
 800ee98:	0800f17d 	.word	0x0800f17d
 800ee9c:	0800f18e 	.word	0x0800f18e

0800eea0 <__retarget_lock_acquire_recursive>:
 800eea0:	4770      	bx	lr

0800eea2 <__retarget_lock_release_recursive>:
 800eea2:	4770      	bx	lr

0800eea4 <memmove>:
 800eea4:	4288      	cmp	r0, r1
 800eea6:	b510      	push	{r4, lr}
 800eea8:	eb01 0402 	add.w	r4, r1, r2
 800eeac:	d902      	bls.n	800eeb4 <memmove+0x10>
 800eeae:	4284      	cmp	r4, r0
 800eeb0:	4623      	mov	r3, r4
 800eeb2:	d807      	bhi.n	800eec4 <memmove+0x20>
 800eeb4:	1e43      	subs	r3, r0, #1
 800eeb6:	42a1      	cmp	r1, r4
 800eeb8:	d008      	beq.n	800eecc <memmove+0x28>
 800eeba:	f811 2b01 	ldrb.w	r2, [r1], #1
 800eebe:	f803 2f01 	strb.w	r2, [r3, #1]!
 800eec2:	e7f8      	b.n	800eeb6 <memmove+0x12>
 800eec4:	4402      	add	r2, r0
 800eec6:	4601      	mov	r1, r0
 800eec8:	428a      	cmp	r2, r1
 800eeca:	d100      	bne.n	800eece <memmove+0x2a>
 800eecc:	bd10      	pop	{r4, pc}
 800eece:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800eed2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800eed6:	e7f7      	b.n	800eec8 <memmove+0x24>

0800eed8 <_realloc_r>:
 800eed8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eedc:	4680      	mov	r8, r0
 800eede:	4614      	mov	r4, r2
 800eee0:	460e      	mov	r6, r1
 800eee2:	b921      	cbnz	r1, 800eeee <_realloc_r+0x16>
 800eee4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800eee8:	4611      	mov	r1, r2
 800eeea:	f7ff bc39 	b.w	800e760 <_malloc_r>
 800eeee:	b92a      	cbnz	r2, 800eefc <_realloc_r+0x24>
 800eef0:	f7ff fbca 	bl	800e688 <_free_r>
 800eef4:	4625      	mov	r5, r4
 800eef6:	4628      	mov	r0, r5
 800eef8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eefc:	f000 f81b 	bl	800ef36 <_malloc_usable_size_r>
 800ef00:	4284      	cmp	r4, r0
 800ef02:	4607      	mov	r7, r0
 800ef04:	d802      	bhi.n	800ef0c <_realloc_r+0x34>
 800ef06:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ef0a:	d812      	bhi.n	800ef32 <_realloc_r+0x5a>
 800ef0c:	4621      	mov	r1, r4
 800ef0e:	4640      	mov	r0, r8
 800ef10:	f7ff fc26 	bl	800e760 <_malloc_r>
 800ef14:	4605      	mov	r5, r0
 800ef16:	2800      	cmp	r0, #0
 800ef18:	d0ed      	beq.n	800eef6 <_realloc_r+0x1e>
 800ef1a:	42bc      	cmp	r4, r7
 800ef1c:	4622      	mov	r2, r4
 800ef1e:	4631      	mov	r1, r6
 800ef20:	bf28      	it	cs
 800ef22:	463a      	movcs	r2, r7
 800ef24:	f7ff fb9a 	bl	800e65c <memcpy>
 800ef28:	4631      	mov	r1, r6
 800ef2a:	4640      	mov	r0, r8
 800ef2c:	f7ff fbac 	bl	800e688 <_free_r>
 800ef30:	e7e1      	b.n	800eef6 <_realloc_r+0x1e>
 800ef32:	4635      	mov	r5, r6
 800ef34:	e7df      	b.n	800eef6 <_realloc_r+0x1e>

0800ef36 <_malloc_usable_size_r>:
 800ef36:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ef3a:	1f18      	subs	r0, r3, #4
 800ef3c:	2b00      	cmp	r3, #0
 800ef3e:	bfbc      	itt	lt
 800ef40:	580b      	ldrlt	r3, [r1, r0]
 800ef42:	18c0      	addlt	r0, r0, r3
 800ef44:	4770      	bx	lr
	...

0800ef48 <_init>:
 800ef48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef4a:	bf00      	nop
 800ef4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ef4e:	bc08      	pop	{r3}
 800ef50:	469e      	mov	lr, r3
 800ef52:	4770      	bx	lr

0800ef54 <_fini>:
 800ef54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef56:	bf00      	nop
 800ef58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ef5a:	bc08      	pop	{r3}
 800ef5c:	469e      	mov	lr, r3
 800ef5e:	4770      	bx	lr
