# This is the Quartus file list for 'dec_dly_comp_DUT'

set_global_assignment -name SYSTEMVERILOG_FILE ../../rtl/dec_dly_comp_rtl/dec_dly_comp/dec_dly_comp_DUT_safe_path_ver.sv
set_global_assignment -name VHDL_FILE ../../rtl/dec_dly_comp_rtl/dec_dly_comp/dec_dly_comp_DUT_safe_path.vhd 
set_global_assignment -name SYSTEMVERILOG_FILE ../../rtl/dec_dly_comp_rtl/dec_dly_comp/dec_dly_comp_DUT.sv
source ../../rtl/dec_dly_comp_rtl/dec_dly_comp/busFabric_dec_dly_comp_DUT_2o1ix4a06j686w6r6g6u0qu5xgbuoz.add.tcl
source ../../rtl/dec_dly_comp_rtl/dec_dly_comp/dec_dly_comp_DUT_DUT.add.tcl
