Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Sep 22 23:04:21 2022
| Host         : LAPTOP-CULLAKHA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file nand_gate_timing_summary_routed.rpt -pb nand_gate_timing_summary_routed.pb -rpx nand_gate_timing_summary_routed.rpx -warn_on_violation
| Design       : nand_gate
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            seg1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.429ns  (logic 4.990ns (52.928%)  route 4.438ns (47.072%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw1_IBUF_inst/O
                         net (fo=1, routed)           4.438     5.900    seg1_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.429 r  seg1_OBUF_inst/O
                         net (fo=0)                   0.000     9.429    seg1
    W6                                                                r  seg1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw4
                            (input port)
  Destination:            seg4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.408ns  (logic 4.971ns (52.832%)  route 4.438ns (47.168%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw4 (IN)
                         net (fo=0)                   0.000     0.000    sw4
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw4_IBUF_inst/O
                         net (fo=1, routed)           4.438     5.888    seg4_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.408 r  seg4_OBUF_inst/O
                         net (fo=0)                   0.000     9.408    seg4
    U5                                                                r  seg4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            seg0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.387ns  (logic 4.964ns (52.875%)  route 4.424ns (47.125%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw0_IBUF_inst/O
                         net (fo=1, routed)           4.424     5.877    seg0_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.511     9.387 r  seg0_OBUF_inst/O
                         net (fo=0)                   0.000     9.387    seg0
    W7                                                                r  seg0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw2
                            (input port)
  Destination:            seg2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.281ns  (logic 4.999ns (53.863%)  route 4.282ns (46.137%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw2 (IN)
                         net (fo=0)                   0.000     0.000    sw2
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw2_IBUF_inst/O
                         net (fo=1, routed)           4.282     5.746    seg2_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.281 r  seg2_OBUF_inst/O
                         net (fo=0)                   0.000     9.281    seg2
    U8                                                                r  seg2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw3
                            (input port)
  Destination:            seg3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.266ns  (logic 4.984ns (53.789%)  route 4.282ns (46.211%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw3 (IN)
                         net (fo=0)                   0.000     0.000    sw3
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw3_IBUF_inst/O
                         net (fo=1, routed)           4.282     5.730    seg3_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.536     9.266 r  seg3_OBUF_inst/O
                         net (fo=0)                   0.000     9.266    seg3
    V8                                                                r  seg3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw6
                            (input port)
  Destination:            seg6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.236ns  (logic 4.981ns (53.934%)  route 4.254ns (46.066%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw6 (IN)
                         net (fo=0)                   0.000     0.000    sw6
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw6_IBUF_inst/O
                         net (fo=1, routed)           4.254     5.704    seg6_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.236 r  seg6_OBUF_inst/O
                         net (fo=0)                   0.000     9.236    seg6
    U7                                                                r  seg6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw5
                            (input port)
  Destination:            seg5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.214ns  (logic 4.970ns (53.947%)  route 4.243ns (46.053%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw5 (IN)
                         net (fo=0)                   0.000     0.000    sw5
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw5_IBUF_inst/O
                         net (fo=1, routed)           4.243     5.709    seg5_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.214 r  seg5_OBUF_inst/O
                         net (fo=0)                   0.000     9.214    seg5
    V5                                                                r  seg5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw7
                            (input port)
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.163ns  (logic 4.956ns (54.090%)  route 4.207ns (45.910%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw7 (IN)
                         net (fo=0)                   0.000     0.000    sw7
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw7_IBUF_inst/O
                         net (fo=1, routed)           4.207     5.666    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.498     9.163 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000     9.163    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw7
                            (input port)
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.999ns  (logic 1.426ns (47.546%)  route 1.573ns (52.454%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw7 (IN)
                         net (fo=0)                   0.000     0.000    sw7
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw7_IBUF_inst/O
                         net (fo=1, routed)           1.573     1.800    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         1.199     2.999 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000     2.999    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw5
                            (input port)
  Destination:            seg5
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.024ns  (logic 1.440ns (47.609%)  route 1.584ns (52.391%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw5 (IN)
                         net (fo=0)                   0.000     0.000    sw5
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw5_IBUF_inst/O
                         net (fo=1, routed)           1.584     1.818    seg5_OBUF
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.024 r  seg5_OBUF_inst/O
                         net (fo=0)                   0.000     3.024    seg5
    V5                                                                r  seg5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw6
                            (input port)
  Destination:            seg6
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.027ns  (logic 1.450ns (47.914%)  route 1.576ns (52.086%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw6 (IN)
                         net (fo=0)                   0.000     0.000    sw6
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw6_IBUF_inst/O
                         net (fo=1, routed)           1.576     1.794    seg6_OBUF
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.027 r  seg6_OBUF_inst/O
                         net (fo=0)                   0.000     3.027    seg6
    U7                                                                r  seg6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw3
                            (input port)
  Destination:            seg3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.067ns  (logic 1.453ns (47.379%)  route 1.614ns (52.621%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw3 (IN)
                         net (fo=0)                   0.000     0.000    sw3
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw3_IBUF_inst/O
                         net (fo=1, routed)           1.614     1.830    seg3_OBUF
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.067 r  seg3_OBUF_inst/O
                         net (fo=0)                   0.000     3.067    seg3
    V8                                                                r  seg3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw2
                            (input port)
  Destination:            seg2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.082ns  (logic 1.468ns (47.631%)  route 1.614ns (52.369%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw2 (IN)
                         net (fo=0)                   0.000     0.000    sw2
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw2_IBUF_inst/O
                         net (fo=1, routed)           1.614     1.846    seg2_OBUF
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.082 r  seg2_OBUF_inst/O
                         net (fo=0)                   0.000     3.082    seg2
    U8                                                                r  seg2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            seg0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.102ns  (logic 1.433ns (46.181%)  route 1.670ns (53.819%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw0_IBUF_inst/O
                         net (fo=1, routed)           1.670     1.891    seg0_OBUF
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.102 r  seg0_OBUF_inst/O
                         net (fo=0)                   0.000     3.102    seg0
    W7                                                                r  seg0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw4
                            (input port)
  Destination:            seg4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.105ns  (logic 1.440ns (46.377%)  route 1.665ns (53.623%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw4 (IN)
                         net (fo=0)                   0.000     0.000    sw4
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw4_IBUF_inst/O
                         net (fo=1, routed)           1.665     1.884    seg4_OBUF
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.105 r  seg4_OBUF_inst/O
                         net (fo=0)                   0.000     3.105    seg4
    U5                                                                r  seg4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            seg1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.125ns  (logic 1.459ns (46.705%)  route 1.665ns (53.295%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw1_IBUF_inst/O
                         net (fo=1, routed)           1.665     1.895    seg1_OBUF
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.125 r  seg1_OBUF_inst/O
                         net (fo=0)                   0.000     3.125    seg1
    W6                                                                r  seg1 (OUT)
  -------------------------------------------------------------------    -------------------





