
---------- Begin Simulation Statistics ----------
simSeconds                                   0.002571                       # Number of seconds simulated (Second)
simTicks                                   2571167000                       # Number of ticks simulated (Tick)
finalTick                                  2571167000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     53.01                       # Real time elapsed on the host (Second)
hostTickRate                                 48503635                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8537164                       # Number of bytes of host memory used (Byte)
simInsts                                      4403247                       # Number of instructions simulated (Count)
simOps                                        8893406                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    83065                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     167769                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          5142335                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        16705519                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       67                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       14667340                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  92387                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              7812174                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           8277730                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   4                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             5067469                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.894411                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.857847                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   2160622     42.64%     42.64% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    143731      2.84%     45.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    206097      4.07%     49.54% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    301645      5.95%     55.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    269946      5.33%     60.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    606389     11.97%     72.79% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    741963     14.64%     87.43% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    453635      8.95%     96.38% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    183441      3.62%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               5067469                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  500138     98.60%     98.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     98.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     98.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     98.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     98.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     98.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     98.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     98.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     98.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     98.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     98.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      1      0.00%     98.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     98.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     19      0.00%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                     17      0.00%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     3      0.00%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    2      0.00%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    519      0.10%     98.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  6439      1.27%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                38      0.01%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               44      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       112605      0.77%      0.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      12275215     83.69%     84.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           33      0.00%     84.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          1439      0.01%     84.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          609      0.00%     84.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     84.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          116      0.00%     84.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     84.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     84.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     84.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     84.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     84.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          429      0.00%     84.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     84.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu         1226      0.01%     84.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     84.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt         1076      0.01%     84.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         1032      0.01%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift          258      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1417941      9.67%     94.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       851612      5.81%     99.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         1896      0.01%     99.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite         1853      0.01%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       14667340                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.852272                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              507220                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.034582                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 34983913                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                24502761                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        13738054                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     17843                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    15064                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses             8243                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    15052998                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                         8957                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          13941281                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1316877                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    726059                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            2107486                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1499982                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       790609                       # Number of stores executed (Count)
system.cpu.numRate                           2.711080                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             854                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           74866                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     4403247                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8893406                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.167851                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.167851                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.856274                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.856274                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   18184500                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  11435777                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       11181                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                       5956                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     6830173                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    5726403                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   5566443                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       63                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        1660532                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1031849                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        14666                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        17628                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 2613809                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           2357557                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            227216                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1848283                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1846128                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998834                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   84051                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  4                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            1368                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                137                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1231                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          292                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         7810704                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              63                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            226808                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      3979839                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.234615                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.835174                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         1840158     46.24%     46.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          417552     10.49%     56.73% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          269594      6.77%     63.50% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          527335     13.25%     76.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          114043      2.87%     79.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           79577      2.00%     81.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          133741      3.36%     84.98% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           84554      2.12%     87.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          513285     12.90%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      3979839                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              4403247                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8893406                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1429662                       # Number of memory references committed (Count)
system.cpu.commit.loads                        918770                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1087048                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                       6178                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8824401                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 36307                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        65386      0.74%      0.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7393738     83.14%     83.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           25      0.00%     83.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         1315      0.01%     83.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          422      0.00%     83.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     83.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          112      0.00%     83.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     83.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     83.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     83.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     83.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          328      0.00%     83.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          692      0.01%     83.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     83.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          746      0.01%     83.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          895      0.01%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift           85      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       917740     10.32%     94.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       509327      5.73%     99.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         1030      0.01%     99.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite         1565      0.02%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8893406                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        513285                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        1803446                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           1803446                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       1803446                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          1803446                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        12718                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           12718                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        12718                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          12718                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    626587500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    626587500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    626587500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    626587500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      1816164                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       1816164                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      1816164                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      1816164                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.007003                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.007003                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.007003                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.007003                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 49267.770090                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 49267.770090                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 49267.770090                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 49267.770090                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs        12894                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          289                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      44.615917                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks          601                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total               601                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         9713                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          9713                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         9713                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         9713                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data         3005                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total         3005                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data         3005                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total         3005                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    169157000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    169157000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    169157000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    169157000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.001655                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.001655                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.001655                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.001655                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 56291.846922                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 56291.846922                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 56291.846922                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 56291.846922                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                   1981                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      1293191                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         1293191                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        12081                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         12081                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    588954500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    588954500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      1305272                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      1305272                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.009256                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.009256                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 48750.475954                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 48750.475954                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         9706                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         9706                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         2375                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         2375                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    132525000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    132525000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.001820                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.001820                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data        55800                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total        55800                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       510255                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         510255                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data          637                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total          637                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data     37633000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total     37633000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       510892                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       510892                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.001247                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.001247                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 59078.492936                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 59078.492936                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            7                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            7                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data          630                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total          630                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data     36632000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total     36632000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001233                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001233                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 58146.031746                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 58146.031746                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2571167000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1006.060329                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              1806451                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               3005                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             601.148419                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              132500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1006.060329                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.982481                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.982481                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           55                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          969                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            3635333                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           3635333                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2571167000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   684087                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                999389                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   2849779                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                307212                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 227002                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1718903                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   597                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               20478972                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2710                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2571167000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2571167000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles             658396                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       10957298                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     2613809                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1930316                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       4179737                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  455168                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  211                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1530                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    587630                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 26094                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            5067469                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              4.336932                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.429188                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  1129226     22.28%     22.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   783142     15.45%     37.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   228692      4.51%     42.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    77416      1.53%     43.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    37704      0.74%     44.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   664895     13.12%     57.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    21837      0.43%     58.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    98275      1.94%     60.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  2026282     39.99%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              5067469                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.508292                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.130802                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         585795                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            585795                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        585795                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           585795                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1835                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1835                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1835                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1835                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    103321999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    103321999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    103321999                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    103321999                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       587630                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        587630                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       587630                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       587630                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.003123                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.003123                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.003123                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.003123                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 56306.266485                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 56306.266485                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 56306.266485                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 56306.266485                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs          393                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            4                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      98.250000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          904                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               904                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          424                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           424                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          424                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          424                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1411                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1411                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1411                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1411                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     81935000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     81935000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     81935000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     81935000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.002401                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.002401                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.002401                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.002401                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 58068.745571                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 58068.745571                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 58068.745571                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 58068.745571                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                    904                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       585795                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          585795                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1835                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1835                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    103321999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    103321999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       587630                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       587630                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.003123                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.003123                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 56306.266485                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 56306.266485                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          424                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          424                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1411                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1411                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     81935000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     81935000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.002401                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.002401                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 58068.745571                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 58068.745571                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2571167000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           500.724647                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               587205                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1410                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             416.457447                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               62500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   500.724647                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.977978                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.977978                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          506                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           95                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          411                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.988281                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            1176670                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           1176670                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2571167000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    227002                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     917170                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     5516                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               16705586                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 4205                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  1660532                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1031849                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    65                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       810                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     4340                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             68                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         172158                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       113815                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               285973                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 13838347                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                13746297                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  10051200                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  13501942                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.673162                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.744426                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2571167000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2571167000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                       10585                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  741762                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   33                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  68                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 520957                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    1                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    218                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             918770                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              4.082789                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            10.265885                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 910408     99.09%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  438      0.05%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  589      0.06%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  220      0.02%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   81      0.01%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   64      0.01%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   93      0.01%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  163      0.02%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  198      0.02%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  285      0.03%     99.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                473      0.05%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                755      0.08%     99.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               3801      0.41%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               1191      0.13%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              221                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               918770                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1316332                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  790609                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       580                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       141                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2571167000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  587861                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       357                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2571167000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   2571167000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 227002                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   885047                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  955789                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           2978                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   2806637                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                190016                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               19278998                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  1957                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  11055                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    663                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  26367                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            23725975                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    44692490                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 26360617                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     16496                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              10849431                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 12876538                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      89                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  67                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1111311                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         20168870                       # The number of ROB reads (Count)
system.cpu.rob.writes                        34506564                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4403247                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8893406                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    35                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    126                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                    383                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                       509                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   126                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                   383                       # number of overall hits (Count)
system.l2.overallHits::total                      509                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1284                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                 2622                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    3906                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1284                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                2622                       # number of overall misses (Count)
system.l2.overallMisses::total                   3906                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        78457500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data       160552000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          239009500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       78457500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data      160552000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         239009500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               1410                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data               3005                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                  4415                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              1410                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data              3005                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                 4415                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.910638                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.872546                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.884711                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.910638                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.872546                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.884711                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 61103.971963                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu.data 61232.646834                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::total    61190.348182                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.inst 61103.971963                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.data 61232.646834                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::total   61190.348182                       # average overall miss latency ((Cycle/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.demandMshrMisses::cpu.inst             1284                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data             2622                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                3906                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1284                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data            2622                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total               3906                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     65627500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    134332000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      199959500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     65627500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    134332000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     199959500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.910638                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.872546                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.884711                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.910638                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.872546                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.884711                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 51111.760125                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 51232.646834                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::total 51192.908346                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 51111.760125                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 51232.646834                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::total 51192.908346                       # average overall mshr miss latency ((Cycle/Count))
system.l2.replacements                              0                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu.inst             126                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                126                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1284                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1284                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     78457500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     78457500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         1410                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           1410                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.910638                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.910638                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 61103.971963                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 61103.971963                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1284                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1284                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     65627500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     65627500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.910638                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.910638                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 51111.760125                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 51111.760125                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                 56                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                    56                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data              575                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                 575                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data     35150000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total       35150000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data            631                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total               631                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.911252                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.911252                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 61130.434783                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 61130.434783                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data          575                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total             575                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data     29400000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total     29400000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.911252                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.911252                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 51130.434783                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 51130.434783                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data            327                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total               327                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         2047                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            2047                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    125402000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    125402000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data         2374                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          2374                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.862258                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.862258                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 61261.358085                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 61261.358085                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data         2047                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         2047                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    104932000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    104932000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.862258                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.862258                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 51261.358085                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 51261.358085                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          903                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              903                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          903                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          903                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks          601                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total              601                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks          601                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total          601                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2571167000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  3698.243166                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                         7297                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       3905                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.868630                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       52000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::cpu.inst      1178.768213                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      2519.474953                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::cpu.inst             0.035973                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.076888                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.112861                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           3905                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   78                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 3827                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.119171                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                      62289                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                     62289                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2571167000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.inst            82112                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data           167808                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total              249920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst        82112                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total           82112                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.numReads::cpu.inst              1283                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data              2622                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total                 3905                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.inst            31935693                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data            65265306                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total               97200999                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst        31935693                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total           31935693                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst           31935693                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data           65265306                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total              97200999                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2571167000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                3330                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                575                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               575                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           3330                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         7810                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total         7810                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    7810                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       249920                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total       249920                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   249920                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               4495                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     4495    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 4495                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2571167000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy             5580924                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           19525000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           4495                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp               3784                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty          601                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          904                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             1380                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq               631                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp              631                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           1411                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          2374                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3724                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         7991                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                  11715                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       148032                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       230784                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                  378816                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                               1                       # Total snoops (Count)
system.tol2bus.snoopTraffic                        64                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              4416                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000679                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.026058                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    4413     99.93%     99.93% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       3      0.07%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                4416                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2571167000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy            5155500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           2115000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy           4507999                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          7301                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests         2886                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
