Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Apr 17 17:39:22 2024
| Host         : C27-5CG31328K0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_basys3_timing_summary_routed.rpt -pb top_basys3_timing_summary_routed.pb -rpx top_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clkdiv_inst/f_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clkdiv_inst2/f_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: plexer_inst/f_sel_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: plexer_inst/f_sel_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.691        0.000                      0                   64        0.263        0.000                      0                   64        4.500        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.691        0.000                      0                   64        0.263        0.000                      0                   64        4.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.691ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.691ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 0.828ns (19.378%)  route 3.445ns (80.622%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.624     5.145    clkdiv_inst/CLK
    SLICE_X63Y89         FDCE                                         r  clkdiv_inst/f_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  clkdiv_inst/f_count_reg[25]/Q
                         net (fo=2, routed)           1.093     6.694    clkdiv_inst/f_count[25]
    SLICE_X63Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.818 r  clkdiv_inst/f_count[30]_i_8/O
                         net (fo=1, routed)           0.641     7.459    clkdiv_inst/f_count[30]_i_8_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.583 r  clkdiv_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          1.711     9.294    clkdiv_inst/f_count[30]_i_3_n_0
    SLICE_X63Y83         LUT4 (Prop_lut4_I0_O)        0.124     9.418 r  clkdiv_inst/f_count[1]_i_1/O
                         net (fo=1, routed)           0.000     9.418    clkdiv_inst/f_count_0[1]
    SLICE_X63Y83         FDCE                                         r  clkdiv_inst/f_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.502    14.843    clkdiv_inst/CLK
    SLICE_X63Y83         FDCE                                         r  clkdiv_inst/f_count_reg[1]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X63Y83         FDCE (Setup_fdce_C_D)        0.029    15.109    clkdiv_inst/f_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                  5.691    

Slack (MET) :             5.709ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 0.856ns (19.903%)  route 3.445ns (80.097%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.624     5.145    clkdiv_inst/CLK
    SLICE_X63Y89         FDCE                                         r  clkdiv_inst/f_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  clkdiv_inst/f_count_reg[25]/Q
                         net (fo=2, routed)           1.093     6.694    clkdiv_inst/f_count[25]
    SLICE_X63Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.818 r  clkdiv_inst/f_count[30]_i_8/O
                         net (fo=1, routed)           0.641     7.459    clkdiv_inst/f_count[30]_i_8_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.583 r  clkdiv_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          1.711     9.294    clkdiv_inst/f_count[30]_i_3_n_0
    SLICE_X63Y83         LUT4 (Prop_lut4_I0_O)        0.152     9.446 r  clkdiv_inst/f_count[3]_i_1/O
                         net (fo=1, routed)           0.000     9.446    clkdiv_inst/f_count_0[3]
    SLICE_X63Y83         FDCE                                         r  clkdiv_inst/f_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.502    14.843    clkdiv_inst/CLK
    SLICE_X63Y83         FDCE                                         r  clkdiv_inst/f_count_reg[3]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X63Y83         FDCE (Setup_fdce_C_D)        0.075    15.155    clkdiv_inst/f_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -9.446    
  -------------------------------------------------------------------
                         slack                                  5.709    

Slack (MET) :             5.841ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.828ns (20.078%)  route 3.296ns (79.922%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.624     5.145    clkdiv_inst/CLK
    SLICE_X63Y89         FDCE                                         r  clkdiv_inst/f_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  clkdiv_inst/f_count_reg[25]/Q
                         net (fo=2, routed)           1.093     6.694    clkdiv_inst/f_count[25]
    SLICE_X63Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.818 r  clkdiv_inst/f_count[30]_i_8/O
                         net (fo=1, routed)           0.641     7.459    clkdiv_inst/f_count[30]_i_8_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.583 r  clkdiv_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          1.562     9.145    clkdiv_inst/f_count[30]_i_3_n_0
    SLICE_X63Y84         LUT4 (Prop_lut4_I0_O)        0.124     9.269 r  clkdiv_inst/f_count[5]_i_1/O
                         net (fo=1, routed)           0.000     9.269    clkdiv_inst/f_count_0[5]
    SLICE_X63Y84         FDCE                                         r  clkdiv_inst/f_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.503    14.844    clkdiv_inst/CLK
    SLICE_X63Y84         FDCE                                         r  clkdiv_inst/f_count_reg[5]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X63Y84         FDCE (Setup_fdce_C_D)        0.029    15.110    clkdiv_inst/f_count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  5.841    

Slack (MET) :             5.858ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.828ns (20.116%)  route 3.288ns (79.884%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.619     5.140    clkdiv_inst/CLK
    SLICE_X63Y84         FDCE                                         r  clkdiv_inst/f_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDCE (Prop_fdce_C_Q)         0.456     5.596 f  clkdiv_inst/f_count_reg[5]/Q
                         net (fo=2, routed)           0.857     6.453    clkdiv_inst/f_count[5]
    SLICE_X63Y84         LUT4 (Prop_lut4_I0_O)        0.124     6.577 r  clkdiv_inst/f_count[30]_i_9/O
                         net (fo=1, routed)           0.431     7.007    clkdiv_inst/f_count[30]_i_9_n_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.124     7.131 r  clkdiv_inst/f_count[30]_i_4/O
                         net (fo=31, routed)          2.001     9.132    clkdiv_inst/f_count[30]_i_4_n_0
    SLICE_X63Y89         LUT4 (Prop_lut4_I1_O)        0.124     9.256 r  clkdiv_inst/f_count[25]_i_1/O
                         net (fo=1, routed)           0.000     9.256    clkdiv_inst/f_count_0[25]
    SLICE_X63Y89         FDCE                                         r  clkdiv_inst/f_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.507    14.848    clkdiv_inst/CLK
    SLICE_X63Y89         FDCE                                         r  clkdiv_inst/f_count_reg[25]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y89         FDCE (Setup_fdce_C_D)        0.029    15.114    clkdiv_inst/f_count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -9.256    
  -------------------------------------------------------------------
                         slack                                  5.858    

Slack (MET) :             5.859ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 0.856ns (20.617%)  route 3.296ns (79.383%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.624     5.145    clkdiv_inst/CLK
    SLICE_X63Y89         FDCE                                         r  clkdiv_inst/f_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  clkdiv_inst/f_count_reg[25]/Q
                         net (fo=2, routed)           1.093     6.694    clkdiv_inst/f_count[25]
    SLICE_X63Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.818 r  clkdiv_inst/f_count[30]_i_8/O
                         net (fo=1, routed)           0.641     7.459    clkdiv_inst/f_count[30]_i_8_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.583 r  clkdiv_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          1.562     9.145    clkdiv_inst/f_count[30]_i_3_n_0
    SLICE_X63Y84         LUT4 (Prop_lut4_I0_O)        0.152     9.297 r  clkdiv_inst/f_count[7]_i_1/O
                         net (fo=1, routed)           0.000     9.297    clkdiv_inst/f_count_0[7]
    SLICE_X63Y84         FDCE                                         r  clkdiv_inst/f_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.503    14.844    clkdiv_inst/CLK
    SLICE_X63Y84         FDCE                                         r  clkdiv_inst/f_count_reg[7]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X63Y84         FDCE (Setup_fdce_C_D)        0.075    15.156    clkdiv_inst/f_count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -9.297    
  -------------------------------------------------------------------
                         slack                                  5.859    

Slack (MET) :             5.860ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.828ns (20.116%)  route 3.288ns (79.884%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.619     5.140    clkdiv_inst/CLK
    SLICE_X63Y84         FDCE                                         r  clkdiv_inst/f_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDCE (Prop_fdce_C_Q)         0.456     5.596 f  clkdiv_inst/f_count_reg[5]/Q
                         net (fo=2, routed)           0.857     6.453    clkdiv_inst/f_count[5]
    SLICE_X63Y84         LUT4 (Prop_lut4_I0_O)        0.124     6.577 r  clkdiv_inst/f_count[30]_i_9/O
                         net (fo=1, routed)           0.431     7.007    clkdiv_inst/f_count[30]_i_9_n_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.124     7.131 r  clkdiv_inst/f_count[30]_i_4/O
                         net (fo=31, routed)          2.001     9.132    clkdiv_inst/f_count[30]_i_4_n_0
    SLICE_X63Y89         LUT4 (Prop_lut4_I1_O)        0.124     9.256 r  clkdiv_inst/f_count[29]_i_1/O
                         net (fo=1, routed)           0.000     9.256    clkdiv_inst/f_count_0[29]
    SLICE_X63Y89         FDCE                                         r  clkdiv_inst/f_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.507    14.848    clkdiv_inst/CLK
    SLICE_X63Y89         FDCE                                         r  clkdiv_inst/f_count_reg[29]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y89         FDCE (Setup_fdce_C_D)        0.031    15.116    clkdiv_inst/f_count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -9.256    
  -------------------------------------------------------------------
                         slack                                  5.860    

Slack (MET) :             5.874ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 0.858ns (20.694%)  route 3.288ns (79.306%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.619     5.140    clkdiv_inst/CLK
    SLICE_X63Y84         FDCE                                         r  clkdiv_inst/f_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDCE (Prop_fdce_C_Q)         0.456     5.596 f  clkdiv_inst/f_count_reg[5]/Q
                         net (fo=2, routed)           0.857     6.453    clkdiv_inst/f_count[5]
    SLICE_X63Y84         LUT4 (Prop_lut4_I0_O)        0.124     6.577 r  clkdiv_inst/f_count[30]_i_9/O
                         net (fo=1, routed)           0.431     7.007    clkdiv_inst/f_count[30]_i_9_n_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.124     7.131 r  clkdiv_inst/f_count[30]_i_4/O
                         net (fo=31, routed)          2.001     9.132    clkdiv_inst/f_count[30]_i_4_n_0
    SLICE_X63Y89         LUT4 (Prop_lut4_I1_O)        0.154     9.286 r  clkdiv_inst/f_count[30]_i_1/O
                         net (fo=1, routed)           0.000     9.286    clkdiv_inst/f_count_0[30]
    SLICE_X63Y89         FDCE                                         r  clkdiv_inst/f_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.507    14.848    clkdiv_inst/CLK
    SLICE_X63Y89         FDCE                                         r  clkdiv_inst/f_count_reg[30]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y89         FDCE (Setup_fdce_C_D)        0.075    15.160    clkdiv_inst/f_count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -9.286    
  -------------------------------------------------------------------
                         slack                                  5.874    

Slack (MET) :             5.876ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 0.856ns (20.656%)  route 3.288ns (79.344%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.619     5.140    clkdiv_inst/CLK
    SLICE_X63Y84         FDCE                                         r  clkdiv_inst/f_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDCE (Prop_fdce_C_Q)         0.456     5.596 f  clkdiv_inst/f_count_reg[5]/Q
                         net (fo=2, routed)           0.857     6.453    clkdiv_inst/f_count[5]
    SLICE_X63Y84         LUT4 (Prop_lut4_I0_O)        0.124     6.577 r  clkdiv_inst/f_count[30]_i_9/O
                         net (fo=1, routed)           0.431     7.007    clkdiv_inst/f_count[30]_i_9_n_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.124     7.131 r  clkdiv_inst/f_count[30]_i_4/O
                         net (fo=31, routed)          2.001     9.132    clkdiv_inst/f_count[30]_i_4_n_0
    SLICE_X63Y89         LUT4 (Prop_lut4_I1_O)        0.152     9.284 r  clkdiv_inst/f_count[27]_i_1/O
                         net (fo=1, routed)           0.000     9.284    clkdiv_inst/f_count_0[27]
    SLICE_X63Y89         FDCE                                         r  clkdiv_inst/f_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.507    14.848    clkdiv_inst/CLK
    SLICE_X63Y89         FDCE                                         r  clkdiv_inst/f_count_reg[27]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y89         FDCE (Setup_fdce_C_D)        0.075    15.160    clkdiv_inst/f_count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -9.284    
  -------------------------------------------------------------------
                         slack                                  5.876    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 0.828ns (20.455%)  route 3.220ns (79.545%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.624     5.145    clkdiv_inst/CLK
    SLICE_X63Y89         FDCE                                         r  clkdiv_inst/f_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  clkdiv_inst/f_count_reg[25]/Q
                         net (fo=2, routed)           1.093     6.694    clkdiv_inst/f_count[25]
    SLICE_X63Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.818 r  clkdiv_inst/f_count[30]_i_8/O
                         net (fo=1, routed)           0.641     7.459    clkdiv_inst/f_count[30]_i_8_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.583 r  clkdiv_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          1.486     9.069    clkdiv_inst/f_count[30]_i_3_n_0
    SLICE_X63Y83         LUT4 (Prop_lut4_I0_O)        0.124     9.193 r  clkdiv_inst/f_count[2]_i_1/O
                         net (fo=1, routed)           0.000     9.193    clkdiv_inst/f_count_0[2]
    SLICE_X63Y83         FDCE                                         r  clkdiv_inst/f_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.502    14.843    clkdiv_inst/CLK
    SLICE_X63Y83         FDCE                                         r  clkdiv_inst/f_count_reg[2]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X63Y83         FDCE (Setup_fdce_C_D)        0.031    15.111    clkdiv_inst/f_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -9.193    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.930ns  (required time - arrival time)
  Source:                 clkdiv_inst2/f_count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst2/f_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 0.828ns (20.515%)  route 3.208ns (79.485%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.623     5.144    clkdiv_inst2/clk
    SLICE_X61Y89         FDCE                                         r  clkdiv_inst2/f_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDCE (Prop_fdce_C_Q)         0.456     5.600 r  clkdiv_inst2/f_count_reg[25]/Q
                         net (fo=2, routed)           0.859     6.459    clkdiv_inst2/f_count_reg_n_0_[25]
    SLICE_X61Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.583 r  clkdiv_inst2/f_count[30]_i_8__0/O
                         net (fo=1, routed)           0.641     7.224    clkdiv_inst2/f_count[30]_i_8__0_n_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.348 r  clkdiv_inst2/f_count[30]_i_2__0/O
                         net (fo=31, routed)          1.708     9.056    clkdiv_inst2/f_count[30]_i_2__0_n_0
    SLICE_X61Y83         LUT4 (Prop_lut4_I0_O)        0.124     9.180 r  clkdiv_inst2/f_count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.180    clkdiv_inst2/f_count[1]
    SLICE_X61Y83         FDCE                                         r  clkdiv_inst2/f_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.501    14.842    clkdiv_inst2/clk
    SLICE_X61Y83         FDCE                                         r  clkdiv_inst2/f_count_reg[1]/C
                         clock pessimism              0.272    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X61Y83         FDCE (Setup_fdce_C_D)        0.031    15.110    clkdiv_inst2/f_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                          -9.180    
  -------------------------------------------------------------------
                         slack                                  5.930    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clkdiv_inst2/f_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst2/f_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.587     1.470    clkdiv_inst2/clk
    SLICE_X61Y83         FDCE                                         r  clkdiv_inst2/f_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  clkdiv_inst2/f_clk_reg/Q
                         net (fo=3, routed)           0.168     1.780    clkdiv_inst2/CLK
    SLICE_X61Y83         LUT4 (Prop_lut4_I3_O)        0.045     1.825 r  clkdiv_inst2/f_clk_i_1__0/O
                         net (fo=1, routed)           0.000     1.825    clkdiv_inst2/f_clk_i_1__0_n_0
    SLICE_X61Y83         FDCE                                         r  clkdiv_inst2/f_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.855     1.982    clkdiv_inst2/clk
    SLICE_X61Y83         FDCE                                         r  clkdiv_inst2/f_clk_reg/C
                         clock pessimism             -0.512     1.470    
    SLICE_X61Y83         FDCE (Hold_fdce_C_D)         0.091     1.561    clkdiv_inst2/f_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 clkdiv_inst2/f_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst2/f_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.588     1.471    clkdiv_inst2/clk
    SLICE_X61Y86         FDCE                                         r  clkdiv_inst2/f_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDCE (Prop_fdce_C_Q)         0.141     1.612 f  clkdiv_inst2/f_count_reg[0]/Q
                         net (fo=3, routed)           0.180     1.793    clkdiv_inst2/f_count_reg_n_0_[0]
    SLICE_X61Y86         LUT1 (Prop_lut1_I0_O)        0.045     1.838 r  clkdiv_inst2/f_count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.838    clkdiv_inst2/f_count[0]
    SLICE_X61Y86         FDCE                                         r  clkdiv_inst2/f_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.856     1.984    clkdiv_inst2/clk
    SLICE_X61Y86         FDCE                                         r  clkdiv_inst2/f_count_reg[0]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X61Y86         FDCE (Hold_fdce_C_D)         0.091     1.562    clkdiv_inst2/f_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.589     1.472    clkdiv_inst/CLK
    SLICE_X63Y85         FDCE                                         r  clkdiv_inst/f_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  clkdiv_inst/f_clk_reg/Q
                         net (fo=6, routed)           0.181     1.794    clkdiv_inst/led_OBUF[0]
    SLICE_X63Y85         LUT4 (Prop_lut4_I3_O)        0.045     1.839 r  clkdiv_inst/f_clk_i_1/O
                         net (fo=1, routed)           0.000     1.839    clkdiv_inst/f_clk_i_1_n_0
    SLICE_X63Y85         FDCE                                         r  clkdiv_inst/f_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.858     1.986    clkdiv_inst/CLK
    SLICE_X63Y85         FDCE                                         r  clkdiv_inst/f_clk_reg/C
                         clock pessimism             -0.514     1.472    
    SLICE_X63Y85         FDCE (Hold_fdce_C_D)         0.091     1.563    clkdiv_inst/f_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.989%)  route 0.247ns (57.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.589     1.472    clkdiv_inst/CLK
    SLICE_X63Y86         FDCE                                         r  clkdiv_inst/f_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDCE (Prop_fdce_C_Q)         0.141     1.613 f  clkdiv_inst/f_count_reg[0]/Q
                         net (fo=3, routed)           0.247     1.860    clkdiv_inst/f_count[0]
    SLICE_X63Y86         LUT1 (Prop_lut1_I0_O)        0.045     1.905 r  clkdiv_inst/f_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.905    clkdiv_inst/f_count_0[0]
    SLICE_X63Y86         FDCE                                         r  clkdiv_inst/f_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.858     1.986    clkdiv_inst/CLK
    SLICE_X63Y86         FDCE                                         r  clkdiv_inst/f_count_reg[0]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X63Y86         FDCE (Hold_fdce_C_D)         0.092     1.564    clkdiv_inst/f_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 clkdiv_inst2/f_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst2/f_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.277ns (56.037%)  route 0.217ns (43.963%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.587     1.470    clkdiv_inst2/clk
    SLICE_X61Y83         FDCE                                         r  clkdiv_inst2/f_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDCE (Prop_fdce_C_Q)         0.128     1.598 f  clkdiv_inst2/f_count_reg[3]/Q
                         net (fo=2, routed)           0.102     1.700    clkdiv_inst2/f_count_reg_n_0_[3]
    SLICE_X61Y83         LUT5 (Prop_lut5_I0_O)        0.098     1.798 r  clkdiv_inst2/f_count[30]_i_3__0/O
                         net (fo=31, routed)          0.116     1.914    clkdiv_inst2/f_count[30]_i_3__0_n_0
    SLICE_X61Y83         LUT4 (Prop_lut4_I1_O)        0.051     1.965 r  clkdiv_inst2/f_count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.965    clkdiv_inst2/f_count[4]
    SLICE_X61Y83         FDCE                                         r  clkdiv_inst2/f_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.855     1.982    clkdiv_inst2/clk
    SLICE_X61Y83         FDCE                                         r  clkdiv_inst2/f_count_reg[4]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X61Y83         FDCE (Hold_fdce_C_D)         0.107     1.577    clkdiv_inst2/f_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 clkdiv_inst2/f_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst2/f_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.271ns (55.497%)  route 0.217ns (44.503%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.587     1.470    clkdiv_inst2/clk
    SLICE_X61Y83         FDCE                                         r  clkdiv_inst2/f_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDCE (Prop_fdce_C_Q)         0.128     1.598 f  clkdiv_inst2/f_count_reg[3]/Q
                         net (fo=2, routed)           0.102     1.700    clkdiv_inst2/f_count_reg_n_0_[3]
    SLICE_X61Y83         LUT5 (Prop_lut5_I0_O)        0.098     1.798 r  clkdiv_inst2/f_count[30]_i_3__0/O
                         net (fo=31, routed)          0.116     1.914    clkdiv_inst2/f_count[30]_i_3__0_n_0
    SLICE_X61Y83         LUT4 (Prop_lut4_I1_O)        0.045     1.959 r  clkdiv_inst2/f_count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.959    clkdiv_inst2/f_count[2]
    SLICE_X61Y83         FDCE                                         r  clkdiv_inst2/f_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.855     1.982    clkdiv_inst2/clk
    SLICE_X61Y83         FDCE                                         r  clkdiv_inst2/f_count_reg[2]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X61Y83         FDCE (Hold_fdce_C_D)         0.092     1.562    clkdiv_inst2/f_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.277ns (54.897%)  route 0.228ns (45.103%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.589     1.472    clkdiv_inst/CLK
    SLICE_X63Y85         FDCE                                         r  clkdiv_inst/f_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDCE (Prop_fdce_C_Q)         0.128     1.600 f  clkdiv_inst/f_count_reg[12]/Q
                         net (fo=2, routed)           0.100     1.700    clkdiv_inst/f_count[12]
    SLICE_X63Y85         LUT5 (Prop_lut5_I1_O)        0.098     1.798 r  clkdiv_inst/f_count[30]_i_5/O
                         net (fo=31, routed)          0.128     1.926    clkdiv_inst/f_count[30]_i_5_n_0
    SLICE_X63Y85         LUT4 (Prop_lut4_I2_O)        0.051     1.977 r  clkdiv_inst/f_count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.977    clkdiv_inst/f_count_0[9]
    SLICE_X63Y85         FDCE                                         r  clkdiv_inst/f_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.858     1.986    clkdiv_inst/CLK
    SLICE_X63Y85         FDCE                                         r  clkdiv_inst/f_count_reg[9]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X63Y85         FDCE (Hold_fdce_C_D)         0.107     1.579    clkdiv_inst/f_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.271ns (54.354%)  route 0.228ns (45.646%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.589     1.472    clkdiv_inst/CLK
    SLICE_X63Y85         FDCE                                         r  clkdiv_inst/f_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDCE (Prop_fdce_C_Q)         0.128     1.600 f  clkdiv_inst/f_count_reg[12]/Q
                         net (fo=2, routed)           0.100     1.700    clkdiv_inst/f_count[12]
    SLICE_X63Y85         LUT5 (Prop_lut5_I1_O)        0.098     1.798 r  clkdiv_inst/f_count[30]_i_5/O
                         net (fo=31, routed)          0.128     1.926    clkdiv_inst/f_count[30]_i_5_n_0
    SLICE_X63Y85         LUT4 (Prop_lut4_I2_O)        0.045     1.971 r  clkdiv_inst/f_count[11]_i_1/O
                         net (fo=1, routed)           0.000     1.971    clkdiv_inst/f_count_0[11]
    SLICE_X63Y85         FDCE                                         r  clkdiv_inst/f_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.858     1.986    clkdiv_inst/CLK
    SLICE_X63Y85         FDCE                                         r  clkdiv_inst/f_count_reg[11]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X63Y85         FDCE (Hold_fdce_C_D)         0.092     1.564    clkdiv_inst/f_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.234ns (41.537%)  route 0.329ns (58.463%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.588     1.471    clkdiv_inst/CLK
    SLICE_X63Y83         FDCE                                         r  clkdiv_inst/f_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDCE (Prop_fdce_C_Q)         0.141     1.612 f  clkdiv_inst/f_count_reg[1]/Q
                         net (fo=2, routed)           0.147     1.760    clkdiv_inst/f_count[1]
    SLICE_X63Y83         LUT5 (Prop_lut5_I2_O)        0.045     1.805 r  clkdiv_inst/f_count[30]_i_4/O
                         net (fo=31, routed)          0.182     1.987    clkdiv_inst/f_count[30]_i_4_n_0
    SLICE_X63Y83         LUT4 (Prop_lut4_I1_O)        0.048     2.035 r  clkdiv_inst/f_count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.035    clkdiv_inst/f_count_0[3]
    SLICE_X63Y83         FDCE                                         r  clkdiv_inst/f_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.856     1.984    clkdiv_inst/CLK
    SLICE_X63Y83         FDCE                                         r  clkdiv_inst/f_count_reg[3]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y83         FDCE (Hold_fdce_C_D)         0.107     1.578    clkdiv_inst/f_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.231ns (41.224%)  route 0.329ns (58.776%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.588     1.471    clkdiv_inst/CLK
    SLICE_X63Y83         FDCE                                         r  clkdiv_inst/f_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDCE (Prop_fdce_C_Q)         0.141     1.612 f  clkdiv_inst/f_count_reg[1]/Q
                         net (fo=2, routed)           0.147     1.760    clkdiv_inst/f_count[1]
    SLICE_X63Y83         LUT5 (Prop_lut5_I2_O)        0.045     1.805 r  clkdiv_inst/f_count[30]_i_4/O
                         net (fo=31, routed)          0.182     1.987    clkdiv_inst/f_count[30]_i_4_n_0
    SLICE_X63Y83         LUT4 (Prop_lut4_I1_O)        0.045     2.032 r  clkdiv_inst/f_count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.032    clkdiv_inst/f_count_0[1]
    SLICE_X63Y83         FDCE                                         r  clkdiv_inst/f_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.856     1.984    clkdiv_inst/CLK
    SLICE_X63Y83         FDCE                                         r  clkdiv_inst/f_count_reg[1]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y83         FDCE (Hold_fdce_C_D)         0.091     1.562    clkdiv_inst/f_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.469    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y85   clkdiv_inst/f_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y86   clkdiv_inst/f_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y85   clkdiv_inst/f_count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y85   clkdiv_inst/f_count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y85   clkdiv_inst/f_count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y86   clkdiv_inst/f_count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y86   clkdiv_inst/f_count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y86   clkdiv_inst/f_count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y86   clkdiv_inst/f_count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85   clkdiv_inst/f_clk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   clkdiv_inst/f_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85   clkdiv_inst/f_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85   clkdiv_inst/f_count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85   clkdiv_inst/f_count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   clkdiv_inst/f_count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   clkdiv_inst/f_count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   clkdiv_inst/f_count_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   clkdiv_inst/f_count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y87   clkdiv_inst/f_count_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85   clkdiv_inst/f_clk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   clkdiv_inst/f_count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85   clkdiv_inst/f_count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85   clkdiv_inst/f_count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85   clkdiv_inst/f_count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   clkdiv_inst/f_count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   clkdiv_inst/f_count_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   clkdiv_inst/f_count_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   clkdiv_inst/f_count_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y87   clkdiv_inst/f_count_reg[17]/C



