<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Aug  1 01:24:27 2024" VIVADOVERSION="2023.2">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a35t" NAME="RIJTypeDatapath" PACKAGE="cpg236" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="CarryIn" SIGIS="data" SIGNAME="External_Ports_CarryIn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ALU_0" PORT="Carryin"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CarryOut" SIGIS="data" SIGNAME="ALU_0_Carryout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ALU_0" PORT="Carryout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="Clock" SIGIS="data" SIGNAME="External_Ports_Clock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ProgramCounter_0" PORT="CLK"/>
        <CONNECTION INSTANCE="RegFile_0" PORT="clk"/>
        <CONNECTION INSTANCE="DataMem_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="DOut" RIGHT="0" SIGIS="data" SIGNAME="WriteBackMux_0_DOut">
      <CONNECTIONS>
        <CONNECTION INSTANCE="WriteBackMux_0" PORT="DOut"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="Enable" SIGIS="data" SIGNAME="External_Ports_Enable">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ProgramCounter_0" PORT="EN"/>
        <CONNECTION INSTANCE="RegFile_0" PORT="en"/>
        <CONNECTION INSTANCE="DataMem_0" PORT="en"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="JumpTargetAddress" RIGHT="0" SIGIS="data" SIGNAME="jmpSrcMux_0_JumpTargetAddress">
      <CONNECTIONS>
        <CONNECTION INSTANCE="jmpSrcMux_0" PORT="JumpTargetAddress"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="JumpTargetAddressSrc" RIGHT="0" SIGIS="data" SIGNAME="JumpTargetAddressCalc_0_JumpTargetAddress">
      <CONNECTIONS>
        <CONNECTION INSTANCE="JumpTargetAddressCalc_0" PORT="JumpTargetAddress"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="Overflow" SIGIS="data" SIGNAME="ALU_0_Overflow">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ALU_0" PORT="Overflow"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="PCNewAddr" RIGHT="0" SIGIS="data" SIGNAME="jumpOutMux_0_PCNextAddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="jumpOutMux_0" PORT="PCNextAddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="PCOut" RIGHT="0" SIGIS="data" SIGNAME="ProgramCounter_0_CurrAddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ProgramCounter_0" PORT="CurrAddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="RSAddress" RIGHT="0" SIGIS="data" SIGNAME="RegFile_0_read_data1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RegFile_0" PORT="read_data1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="Reset" SIGIS="data" SIGNAME="External_Ports_Reset">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ProgramCounter_0" PORT="RST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="Zero" SIGIS="data" SIGNAME="ALU_0_Zero">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ALU_0" PORT="Zero"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/ALUSrcMux_0" HWVERSION="1.0" INSTANCE="ALUSrcMux_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ALUSrcMux" VLNV="xilinx.com:module_ref:ALUSrcMux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RIJTypeDatapath_ALUSrcMux_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ALUSrc" SIGIS="undef" SIGNAME="Control_0_ALUSrc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_0" PORT="ALUSrc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="B" RIGHT="0" SIGIS="undef" SIGNAME="SignExt_0_Output32Bit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SignExt_0" PORT="Output32Bit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="BOperand" RIGHT="0" SIGIS="undef" SIGNAME="ALUSrcMux_0_BOperand">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ReadRegister2" RIGHT="0" SIGIS="undef" SIGNAME="RegFile_0_read_data2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFile_0" PORT="read_data2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ALU_0" HWVERSION="1.0" INSTANCE="ALU_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ALU" VLNV="xilinx.com:module_ref:ALU:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RIJTypeDatapath_ALU_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="A" RIGHT="0" SIGIS="undef" SIGNAME="RegFile_0_read_data1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFile_0" PORT="read_data1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ALUCntl" RIGHT="0" SIGIS="undef" SIGNAME="ALU_Control_0_ALUCntl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_Control_0" PORT="ALUCntl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ALUOut" RIGHT="0" SIGIS="undef" SIGNAME="ALU_0_ALUOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="WriteBackMux_0" PORT="ALUOut"/>
            <CONNECTION INSTANCE="DataMem_0" PORT="addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="B" RIGHT="0" SIGIS="undef" SIGNAME="ALUSrcMux_0_BOperand">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALUSrcMux_0" PORT="BOperand"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Carryin" SIGIS="undef" SIGNAME="External_Ports_CarryIn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CarryIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Carryout" SIGIS="undef" SIGNAME="ALU_0_Carryout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CarryOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Overflow" SIGIS="undef" SIGNAME="ALU_0_Overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Overflow"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="Shamt" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_4_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_4" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Zero" SIGIS="undef" SIGNAME="ALU_0_Zero">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BranchLogic_0" PORT="Zero"/>
            <CONNECTION INSTANCE="External_Ports" PORT="Zero"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ALU_Control_0" HWVERSION="1.0" INSTANCE="ALU_Control_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ALU_Control" VLNV="xilinx.com:module_ref:ALU_Control:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RIJTypeDatapath_ALU_Control_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="3" NAME="ALUCntl" RIGHT="0" SIGIS="undef" SIGNAME="ALU_Control_0_ALUCntl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="ALUCntl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ALUOp" RIGHT="0" SIGIS="undef" SIGNAME="Control_0_ALUOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_0" PORT="ALUOp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="Funct" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_6_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_6" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/BranchLogic_0" HWVERSION="1.0" INSTANCE="BranchLogic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="BranchLogic" VLNV="xilinx.com:module_ref:BranchLogic:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RIJTypeDatapath_BranchLogic_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="1" NAME="Branch" RIGHT="0" SIGIS="undef" SIGNAME="Control_0_Branch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_0" PORT="Branch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BranchOut" SIGIS="undef" SIGNAME="BranchLogic_0_BranchOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BranchMux_0" PORT="BranchOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Zero" SIGIS="undef" SIGNAME="ALU_0_Zero">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="Zero"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/BranchMux_0" HWVERSION="1.0" INSTANCE="BranchMux_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="BranchMux" VLNV="xilinx.com:module_ref:BranchMux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RIJTypeDatapath_BranchMux_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="BranchAddr" RIGHT="0" SIGIS="undef" SIGNAME="branch_adder_0_BranchAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="branch_adder_0" PORT="BranchAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BranchOut" SIGIS="undef" SIGNAME="BranchLogic_0_BranchOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BranchLogic_0" PORT="BranchOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="NextAddr" RIGHT="0" SIGIS="undef" SIGNAME="BranchMux_0_NextAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jumpOutMux_0" PORT="NextAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="PCAddr" RIGHT="0" SIGIS="undef" SIGNAME="PCAdder_0_NextAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PCAdder_0" PORT="NextAddr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Control_0" HWVERSION="1.0" INSTANCE="Control_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Control" VLNV="xilinx.com:module_ref:Control:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RIJTypeDatapath_Control_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="2" NAME="ALUOp" RIGHT="0" SIGIS="undef" SIGNAME="Control_0_ALUOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_Control_0" PORT="ALUOp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ALUSrc" SIGIS="undef" SIGNAME="Control_0_ALUSrc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALUSrcMux_0" PORT="ALUSrc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="Branch" RIGHT="0" SIGIS="undef" SIGNAME="Control_0_Branch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BranchLogic_0" PORT="Branch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MemRead" SIGIS="undef" SIGNAME="Control_0_MemRead">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataMem_0" PORT="MemRead"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MemWrite" SIGIS="undef" SIGNAME="Control_0_MemWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataMem_0" PORT="MemWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="MemtoReg" RIGHT="0" SIGIS="undef" SIGNAME="Control_0_MemtoReg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="WriteBackMux_0" PORT="MemtoReg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="Opcode" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="RegDst" RIGHT="0" SIGIS="undef" SIGNAME="Control_0_RegDst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegDstMux_0" PORT="RegDst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="RegWrite" SIGIS="undef" SIGNAME="Control_0_RegWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFile_0" PORT="write_en"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DataMem_0" HWVERSION="1.0" INSTANCE="DataMem_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="DataMem" VLNV="xilinx.com:module_ref:DataMem:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RIJTypeDatapath_DataMem_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="MemRead" SIGIS="undef" SIGNAME="Control_0_MemRead">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_0" PORT="MemRead"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="MemWrite" SIGIS="undef" SIGNAME="Control_0_MemWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_0" PORT="MemWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ReadData" RIGHT="0" SIGIS="undef" SIGNAME="DataMem_0_ReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="WriteBackMux_0" PORT="ReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="WriteData" RIGHT="0" SIGIS="undef" SIGNAME="RegFile_0_read_data2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFile_0" PORT="read_data2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addr" RIGHT="0" SIGIS="undef" SIGNAME="ALU_0_ALUOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="ALUOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_Clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_Enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Enable"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/InstMem_0" HWVERSION="1.0" INSTANCE="InstMem_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="InstMem" VLNV="xilinx.com:module_ref:InstMem:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RIJTypeDatapath_InstMem_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="addr" RIGHT="0" SIGIS="undef" SIGNAME="ProgramCounter_0_CurrAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ProgramCounter_0" PORT="CurrAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="inst_out" RIGHT="0" SIGIS="undef" SIGNAME="InstMem_0_inst_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_0" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_1" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_2" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_3" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_4" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_5" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_6" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_7" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_8" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/JumpTargetAddressCalc_0" HWVERSION="1.0" INSTANCE="JumpTargetAddressCalc_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="JumpTargetAddressCalc" VLNV="xilinx.com:module_ref:JumpTargetAddressCalc:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RIJTypeDatapath_JumpTargetAddressCalc_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="25" NAME="AddressShifted" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_7_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_7" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="JumpTargetAddress" RIGHT="0" SIGIS="undef" SIGNAME="JumpTargetAddressCalc_0_JumpTargetAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jmpSrcMux_0" PORT="JumpTargetAddressSrc"/>
            <CONNECTION INSTANCE="External_Ports" PORT="JumpTargetAddressSrc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="PCAddressPlus4" RIGHT="0" SIGIS="undef" SIGNAME="PCAdder_0_NextAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PCAdder_0" PORT="NextAddr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/PCAdder_0" HWVERSION="1.0" INSTANCE="PCAdder_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="PCAdder" VLNV="xilinx.com:module_ref:PCAdder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RIJTypeDatapath_PCAdder_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="CurrAddr" RIGHT="0" SIGIS="undef" SIGNAME="ProgramCounter_0_CurrAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ProgramCounter_0" PORT="CurrAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="NextAddr" RIGHT="0" SIGIS="undef" SIGNAME="PCAdder_0_NextAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="branch_adder_0" PORT="InstructionAddr"/>
            <CONNECTION INSTANCE="BranchMux_0" PORT="PCAddr"/>
            <CONNECTION INSTANCE="JumpTargetAddressCalc_0" PORT="PCAddressPlus4"/>
            <CONNECTION INSTANCE="WriteBackMux_0" PORT="PCAddr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ProgramCounter_0" HWVERSION="1.0" INSTANCE="ProgramCounter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ProgramCounter" VLNV="xilinx.com:module_ref:ProgramCounter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RIJTypeDatapath_ProgramCounter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_Clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="CurrAddr" RIGHT="0" SIGIS="undef" SIGNAME="ProgramCounter_0_CurrAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PCAdder_0" PORT="CurrAddr"/>
            <CONNECTION INSTANCE="External_Ports" PORT="PCOut"/>
            <CONNECTION INSTANCE="InstMem_0" PORT="addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="EN" SIGIS="undef" SIGNAME="External_Ports_Enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="NextAddr" RIGHT="0" SIGIS="undef" SIGNAME="jumpOutMux_0_PCNextAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jumpOutMux_0" PORT="PCNextAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RST" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_Reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Reset"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/RegDstMux_0" HWVERSION="1.0" INSTANCE="RegDstMux_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="RegDstMux" VLNV="xilinx.com:module_ref:RegDstMux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RIJTypeDatapath_RegDstMux_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="4" NAME="RdRegister" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_3" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="RegDst" RIGHT="0" SIGIS="undef" SIGNAME="Control_0_RegDst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_0" PORT="RegDst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="RtRegister" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="WriteRegister" RIGHT="0" SIGIS="undef" SIGNAME="RegDstMux_0_WriteRegister">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFile_0" PORT="write_reg"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/RegFile_0" HWVERSION="1.0" INSTANCE="RegFile_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="RegFile" VLNV="xilinx.com:module_ref:RegFile:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RIJTypeDatapath_RegFile_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_Clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_Enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="read_data1" RIGHT="0" SIGIS="undef" SIGNAME="RegFile_0_read_data1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="A"/>
            <CONNECTION INSTANCE="jmpSrcMux_0" PORT="RSAddress"/>
            <CONNECTION INSTANCE="External_Ports" PORT="RSAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="read_data2" RIGHT="0" SIGIS="undef" SIGNAME="RegFile_0_read_data2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALUSrcMux_0" PORT="ReadRegister2"/>
            <CONNECTION INSTANCE="DataMem_0" PORT="WriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="read_reg1" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="read_reg2" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="write_data" RIGHT="0" SIGIS="undef" SIGNAME="WriteBackMux_0_DOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="WriteBackMux_0" PORT="DOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="write_en" SIGIS="undef" SIGNAME="Control_0_RegWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_0" PORT="RegWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="write_reg" RIGHT="0" SIGIS="undef" SIGNAME="RegDstMux_0_WriteRegister">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegDstMux_0" PORT="WriteRegister"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/SignExt_0" HWVERSION="1.0" INSTANCE="SignExt_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="SignExt" VLNV="xilinx.com:module_ref:SignExt:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RIJTypeDatapath_SignExt_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="Immediate" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_5_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_5" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Output32Bit" RIGHT="0" SIGIS="undef" SIGNAME="SignExt_0_Output32Bit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALUSrcMux_0" PORT="B"/>
            <CONNECTION INSTANCE="branch_adder_0" PORT="SignExtend"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/WriteBackMux_0" HWVERSION="1.0" INSTANCE="WriteBackMux_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="WriteBackMux" VLNV="xilinx.com:module_ref:WriteBackMux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RIJTypeDatapath_WriteBackMux_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="ALUOut" RIGHT="0" SIGIS="undef" SIGNAME="ALU_0_ALUOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="ALUOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="DOut" RIGHT="0" SIGIS="undef" SIGNAME="WriteBackMux_0_DOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFile_0" PORT="write_data"/>
            <CONNECTION INSTANCE="External_Ports" PORT="DOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="MemtoReg" RIGHT="0" SIGIS="undef" SIGNAME="Control_0_MemtoReg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_0" PORT="MemtoReg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="PCAddr" RIGHT="0" SIGIS="undef" SIGNAME="PCAdder_0_NextAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PCAdder_0" PORT="NextAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ReadData" RIGHT="0" SIGIS="undef" SIGNAME="DataMem_0_ReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataMem_0" PORT="ReadData"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/branch_adder_0" HWVERSION="1.0" INSTANCE="branch_adder_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="branch_adder" VLNV="xilinx.com:module_ref:branch_adder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RIJTypeDatapath_branch_adder_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="31" NAME="BranchAddr" RIGHT="0" SIGIS="undef" SIGNAME="branch_adder_0_BranchAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BranchMux_0" PORT="BranchAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="InstructionAddr" RIGHT="0" SIGIS="undef" SIGNAME="PCAdder_0_NextAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PCAdder_0" PORT="NextAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="SignExtend" RIGHT="0" SIGIS="undef" SIGNAME="SignExt_0_Output32Bit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SignExt_0" PORT="Output32Bit"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/jmpSrcMux_0" HWVERSION="1.0" INSTANCE="jmpSrcMux_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="jmpSrcMux" VLNV="xilinx.com:module_ref:jmpSrcMux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RIJTypeDatapath_jmpSrcMux_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="JumpSrc" SIGIS="undef" SIGNAME="jumpLogic_0_JumpSrc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jumpLogic_0" PORT="JumpSrc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="JumpTargetAddress" RIGHT="0" SIGIS="undef" SIGNAME="jmpSrcMux_0_JumpTargetAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jumpOutMux_0" PORT="JumpTargetAddress"/>
            <CONNECTION INSTANCE="External_Ports" PORT="JumpTargetAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="JumpTargetAddressSrc" RIGHT="0" SIGIS="undef" SIGNAME="JumpTargetAddressCalc_0_JumpTargetAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="JumpTargetAddressCalc_0" PORT="JumpTargetAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="RSAddress" RIGHT="0" SIGIS="undef" SIGNAME="RegFile_0_read_data1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFile_0" PORT="read_data1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/jumpLogic_0" HWVERSION="1.0" INSTANCE="jumpLogic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="jumpLogic" VLNV="xilinx.com:module_ref:jumpLogic:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RIJTypeDatapath_jumpLogic_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="5" NAME="Funct" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_8_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_8" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="JumpOut" SIGIS="undef" SIGNAME="jumpLogic_0_JumpOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jumpOutMux_0" PORT="JumpOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="JumpSrc" SIGIS="undef" SIGNAME="jumpLogic_0_JumpSrc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jmpSrcMux_0" PORT="JumpSrc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="Opcode" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/jumpOutMux_0" HWVERSION="1.0" INSTANCE="jumpOutMux_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="jumpOutMux" VLNV="xilinx.com:module_ref:jumpOutMux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RIJTypeDatapath_jumpOutMux_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="JumpOut" SIGIS="undef" SIGNAME="jumpLogic_0_JumpOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jumpLogic_0" PORT="JumpOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="JumpTargetAddress" RIGHT="0" SIGIS="undef" SIGNAME="jmpSrcMux_0_JumpTargetAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jmpSrcMux_0" PORT="JumpTargetAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="NextAddr" RIGHT="0" SIGIS="undef" SIGNAME="BranchMux_0_NextAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BranchMux_0" PORT="NextAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="PCNextAddr" RIGHT="0" SIGIS="undef" SIGNAME="jumpOutMux_0_PCNextAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ProgramCounter_0" PORT="NextAddr"/>
            <CONNECTION INSTANCE="External_Ports" PORT="PCNewAddr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/xlslice_0" HWVERSION="1.0" INSTANCE="xlslice_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_FROM" VALUE="31"/>
        <PARAMETER NAME="DIN_TO" VALUE="26"/>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="RIJTypeDatapath_xlslice_0_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="6"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="InstMem_0_inst_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="InstMem_0" PORT="inst_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_0" PORT="Opcode"/>
            <CONNECTION INSTANCE="jumpLogic_0" PORT="Opcode"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/xlslice_1" HWVERSION="1.0" INSTANCE="xlslice_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_FROM" VALUE="25"/>
        <PARAMETER NAME="DIN_TO" VALUE="21"/>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="RIJTypeDatapath_xlslice_1_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="InstMem_0_inst_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="InstMem_0" PORT="inst_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFile_0" PORT="read_reg1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/xlslice_2" HWVERSION="1.0" INSTANCE="xlslice_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_FROM" VALUE="20"/>
        <PARAMETER NAME="DIN_TO" VALUE="16"/>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="RIJTypeDatapath_xlslice_2_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="InstMem_0_inst_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="InstMem_0" PORT="inst_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFile_0" PORT="read_reg2"/>
            <CONNECTION INSTANCE="RegDstMux_0" PORT="RtRegister"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/xlslice_3" HWVERSION="1.0" INSTANCE="xlslice_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_FROM" VALUE="15"/>
        <PARAMETER NAME="DIN_TO" VALUE="11"/>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="RIJTypeDatapath_xlslice_3_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="InstMem_0_inst_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="InstMem_0" PORT="inst_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegDstMux_0" PORT="RdRegister"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/xlslice_4" HWVERSION="1.0" INSTANCE="xlslice_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_FROM" VALUE="10"/>
        <PARAMETER NAME="DIN_TO" VALUE="6"/>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="RIJTypeDatapath_xlslice_4_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="InstMem_0_inst_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="InstMem_0" PORT="inst_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_4_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="Shamt"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/xlslice_5" HWVERSION="1.0" INSTANCE="xlslice_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_FROM" VALUE="15"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="RIJTypeDatapath_xlslice_5_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="InstMem_0_inst_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="InstMem_0" PORT="inst_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_5_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SignExt_0" PORT="Immediate"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/xlslice_6" HWVERSION="1.0" INSTANCE="xlslice_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_FROM" VALUE="5"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="RIJTypeDatapath_xlslice_6_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="6"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="InstMem_0_inst_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="InstMem_0" PORT="inst_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_6_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_Control_0" PORT="Funct"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/xlslice_7" HWVERSION="1.0" INSTANCE="xlslice_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_FROM" VALUE="25"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="RIJTypeDatapath_xlslice_7_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="26"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="InstMem_0_inst_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="InstMem_0" PORT="inst_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="25" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_7_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="JumpTargetAddressCalc_0" PORT="AddressShifted"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/xlslice_8" HWVERSION="1.0" INSTANCE="xlslice_8" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_FROM" VALUE="5"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="RIJTypeDatapath_xlslice_8_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="6"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="InstMem_0_inst_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="InstMem_0" PORT="inst_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_8_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="jumpLogic_0" PORT="Funct"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
