\subsection{lime\+:\+:F\+P\+G\+A\+\_\+\+Mini Class Reference}
\label{classlime_1_1FPGA__Mini}\index{lime\+::\+F\+P\+G\+A\+\_\+\+Mini@{lime\+::\+F\+P\+G\+A\+\_\+\+Mini}}


{\ttfamily \#include $<$F\+P\+G\+A\+\_\+\+Mini.\+h$>$}



Inheritance diagram for lime\+:\+:F\+P\+G\+A\+\_\+\+Mini\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=248pt]{d0/d6e/classlime_1_1FPGA__Mini__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for lime\+:\+:F\+P\+G\+A\+\_\+\+Mini\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{d0/d9f/classlime_1_1FPGA__Mini__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
{\bf F\+P\+G\+A\+\_\+\+Mini} ()
\item 
virtual {\bf $\sim$\+F\+P\+G\+A\+\_\+\+Mini} ()
\item 
{\bf int} {\bf Set\+Interface\+Freq} (double f\+\_\+\+Tx\+\_\+\+Hz, double f\+\_\+\+Rx\+\_\+\+Hz, double tx\+Phase, double rx\+Phase, {\bf int} ch=0) override
\begin{DoxyCompactList}\small\item\em Configures \doxyref{F\+P\+GA}{p.}{db/dcf/classlime_1_1FPGA} P\+L\+Ls to Lime\+Light interface frequency. \end{DoxyCompactList}\item 
{\bf int} {\bf Set\+Interface\+Freq} (double f\+\_\+\+Tx\+\_\+\+Hz, double f\+\_\+\+Rx\+\_\+\+Hz, {\bf int} ch=0) override
\begin{DoxyCompactList}\small\item\em Configures \doxyref{F\+P\+GA}{p.}{db/dcf/classlime_1_1FPGA} P\+L\+Ls to Lime\+Light interface frequency. \end{DoxyCompactList}\item 
{\bf int} {\bf Upload\+W\+FM} (const {\bf void} $\ast$const $\ast${\bf samples}, uint8\+\_\+t {\bf ch\+Count}, size\+\_\+t {\bf sample\+\_\+count}, {\bf Stream\+Config\+::\+Stream\+Data\+Format} {\bf format}, {\bf int} ep\+Index) override
\end{DoxyCompactItemize}
\subsubsection*{Private Member Functions}
\begin{DoxyCompactItemize}
\item 
{\bf int} {\bf Read\+Raw\+Stream\+Data} (char $\ast${\bf buffer}, unsigned {\bf length}, {\bf int} ep\+Index, {\bf int} {\bf timeout\+\_\+ms}) override
\end{DoxyCompactItemize}
\subsubsection*{Additional Inherited Members}


\subsubsection{Detailed Description}


Definition at line {\bf 15} of file {\bf F\+P\+G\+A\+\_\+\+Mini.\+h}.



\subsubsection{Constructor \& Destructor Documentation}
\index{lime\+::\+F\+P\+G\+A\+\_\+\+Mini@{lime\+::\+F\+P\+G\+A\+\_\+\+Mini}!F\+P\+G\+A\+\_\+\+Mini@{F\+P\+G\+A\+\_\+\+Mini}}
\index{F\+P\+G\+A\+\_\+\+Mini@{F\+P\+G\+A\+\_\+\+Mini}!lime\+::\+F\+P\+G\+A\+\_\+\+Mini@{lime\+::\+F\+P\+G\+A\+\_\+\+Mini}}
\paragraph[{F\+P\+G\+A\+\_\+\+Mini()}]{\setlength{\rightskip}{0pt plus 5cm}lime\+::\+F\+P\+G\+A\+\_\+\+Mini\+::\+F\+P\+G\+A\+\_\+\+Mini (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\label{classlime_1_1FPGA__Mini_a44380fcef096ca57ef190b3152aa30cf}


Definition at line {\bf 13} of file {\bf F\+P\+G\+A\+\_\+\+Mini.\+cpp}.

\index{lime\+::\+F\+P\+G\+A\+\_\+\+Mini@{lime\+::\+F\+P\+G\+A\+\_\+\+Mini}!````~F\+P\+G\+A\+\_\+\+Mini@{$\sim$\+F\+P\+G\+A\+\_\+\+Mini}}
\index{````~F\+P\+G\+A\+\_\+\+Mini@{$\sim$\+F\+P\+G\+A\+\_\+\+Mini}!lime\+::\+F\+P\+G\+A\+\_\+\+Mini@{lime\+::\+F\+P\+G\+A\+\_\+\+Mini}}
\paragraph[{$\sim$\+F\+P\+G\+A\+\_\+\+Mini()}]{\setlength{\rightskip}{0pt plus 5cm}virtual lime\+::\+F\+P\+G\+A\+\_\+\+Mini\+::$\sim$\+F\+P\+G\+A\+\_\+\+Mini (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}\label{classlime_1_1FPGA__Mini_aedd77aff9db5e1c37979e0bc8988a50b}


Definition at line {\bf 19} of file {\bf F\+P\+G\+A\+\_\+\+Mini.\+h}.



References {\bf buffer}, {\bf ch\+Count}, {\bf format}, {\bf Read\+Raw\+Stream\+Data()}, {\bf sample\+\_\+count}, {\bf samples}, {\bf Set\+Interface\+Freq()}, {\bf timeout\+\_\+ms}, and {\bf Upload\+W\+F\+M()}.



Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d5/ddc/classlime_1_1FPGA__Mini_aedd77aff9db5e1c37979e0bc8988a50b_cgraph}
\end{center}
\end{figure}




\subsubsection{Member Function Documentation}
\index{lime\+::\+F\+P\+G\+A\+\_\+\+Mini@{lime\+::\+F\+P\+G\+A\+\_\+\+Mini}!Read\+Raw\+Stream\+Data@{Read\+Raw\+Stream\+Data}}
\index{Read\+Raw\+Stream\+Data@{Read\+Raw\+Stream\+Data}!lime\+::\+F\+P\+G\+A\+\_\+\+Mini@{lime\+::\+F\+P\+G\+A\+\_\+\+Mini}}
\paragraph[{Read\+Raw\+Stream\+Data(char $\ast$buffer, unsigned length, int ep\+Index, int timeout\+\_\+ms) override}]{\setlength{\rightskip}{0pt plus 5cm}{\bf int} lime\+::\+F\+P\+G\+A\+\_\+\+Mini\+::\+Read\+Raw\+Stream\+Data (
\begin{DoxyParamCaption}
\item[{char $\ast$}]{buffer, }
\item[{unsigned}]{length, }
\item[{{\bf int}}]{ep\+Index, }
\item[{{\bf int}}]{timeout\+\_\+ms}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [private]}, {\ttfamily [virtual]}}\label{classlime_1_1FPGA__Mini_aaad1bc75afbc99d7e579f98cbab3bb3b}


Reimplemented from {\bf lime\+::\+F\+P\+GA} \doxyref{}{p.}{db/dcf/classlime_1_1FPGA_a673cc284c3b570e85ab0d5d5e16ca347}.



Definition at line {\bf 161} of file {\bf F\+P\+G\+A\+\_\+\+Mini.\+cpp}.



References {\bf lime\+::\+I\+Connection\+::\+Abort\+Reading()}, {\bf lime\+::\+I\+Connection\+::\+Begin\+Data\+Reading()}, {\bf lime\+::\+F\+P\+G\+A\+::connection}, {\bf lime\+::\+I\+Connection\+::\+Finish\+Data\+Reading()}, {\bf lime\+::\+I\+Connection\+::\+Reset\+Stream\+Buffers()}, {\bf lime\+::\+F\+P\+G\+A\+::\+Start\+Streaming()}, {\bf lime\+::\+F\+P\+G\+A\+::\+Stop\+Streaming()}, {\bf lime\+::\+I\+Connection\+::\+Wait\+For\+Reading()}, and {\bf lime\+::\+I\+Connection\+::\+Write\+Register()}.



Referenced by {\bf $\sim$\+F\+P\+G\+A\+\_\+\+Mini()}.



Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d5/ddc/classlime_1_1FPGA__Mini_aaad1bc75afbc99d7e579f98cbab3bb3b_cgraph}
\end{center}
\end{figure}




Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d5/ddc/classlime_1_1FPGA__Mini_aaad1bc75afbc99d7e579f98cbab3bb3b_icgraph}
\end{center}
\end{figure}


\index{lime\+::\+F\+P\+G\+A\+\_\+\+Mini@{lime\+::\+F\+P\+G\+A\+\_\+\+Mini}!Set\+Interface\+Freq@{Set\+Interface\+Freq}}
\index{Set\+Interface\+Freq@{Set\+Interface\+Freq}!lime\+::\+F\+P\+G\+A\+\_\+\+Mini@{lime\+::\+F\+P\+G\+A\+\_\+\+Mini}}
\paragraph[{Set\+Interface\+Freq(double f\+\_\+\+Tx\+\_\+\+Hz, double f\+\_\+\+Rx\+\_\+\+Hz, double tx\+Phase, double rx\+Phase, int ch=0) override}]{\setlength{\rightskip}{0pt plus 5cm}{\bf int} lime\+::\+F\+P\+G\+A\+\_\+\+Mini\+::\+Set\+Interface\+Freq (
\begin{DoxyParamCaption}
\item[{double}]{f\+\_\+\+Tx\+\_\+\+Hz, }
\item[{double}]{f\+\_\+\+Rx\+\_\+\+Hz, }
\item[{double}]{tx\+Phase, }
\item[{double}]{rx\+Phase, }
\item[{{\bf int}}]{ch = {\ttfamily 0}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}\label{classlime_1_1FPGA__Mini_a5eda45a2c1e1d622b75a2a6aea63e797}


Configures \doxyref{F\+P\+GA}{p.}{db/dcf/classlime_1_1FPGA} P\+L\+Ls to Lime\+Light interface frequency. 



Reimplemented from {\bf lime\+::\+F\+P\+GA} \doxyref{}{p.}{db/dcf/classlime_1_1FPGA_acdb47b68575d5e7d5e9fafe6574f3f47}.



Definition at line {\bf 16} of file {\bf F\+P\+G\+A\+\_\+\+Mini.\+cpp}.



References {\bf lime\+::\+F\+P\+G\+A\+::\+F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock\+::bypass}, {\bf lime\+::\+F\+P\+G\+A\+::\+F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock\+::find\+Phase}, {\bf lime\+::\+F\+P\+G\+A\+::\+F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock\+::index}, {\bf lime\+::\+F\+P\+G\+A\+::\+F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock\+::out\+Frequency}, {\bf lime\+::\+F\+P\+G\+A\+::\+F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock\+::phase\+Shift\+\_\+deg}, {\bf lime\+::\+F\+P\+G\+A\+::\+Set\+Direct\+Clocking()}, {\bf lime\+::\+F\+P\+G\+A\+::\+Set\+Pll\+Frequency()}, and {\bf status}.



Referenced by {\bf Set\+Interface\+Freq()}, and {\bf $\sim$\+F\+P\+G\+A\+\_\+\+Mini()}.



Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d5/ddc/classlime_1_1FPGA__Mini_a5eda45a2c1e1d622b75a2a6aea63e797_cgraph}
\end{center}
\end{figure}




Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d5/ddc/classlime_1_1FPGA__Mini_a5eda45a2c1e1d622b75a2a6aea63e797_icgraph}
\end{center}
\end{figure}


\index{lime\+::\+F\+P\+G\+A\+\_\+\+Mini@{lime\+::\+F\+P\+G\+A\+\_\+\+Mini}!Set\+Interface\+Freq@{Set\+Interface\+Freq}}
\index{Set\+Interface\+Freq@{Set\+Interface\+Freq}!lime\+::\+F\+P\+G\+A\+\_\+\+Mini@{lime\+::\+F\+P\+G\+A\+\_\+\+Mini}}
\paragraph[{Set\+Interface\+Freq(double f\+\_\+\+Tx\+\_\+\+Hz, double f\+\_\+\+Rx\+\_\+\+Hz, int ch=0) override}]{\setlength{\rightskip}{0pt plus 5cm}{\bf int} lime\+::\+F\+P\+G\+A\+\_\+\+Mini\+::\+Set\+Interface\+Freq (
\begin{DoxyParamCaption}
\item[{double}]{f\+\_\+\+Tx\+\_\+\+Hz, }
\item[{double}]{f\+\_\+\+Rx\+\_\+\+Hz, }
\item[{{\bf int}}]{ch = {\ttfamily 0}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}\label{classlime_1_1FPGA__Mini_accf287398ba048ad7dd74a9e2ce15ae6}


Configures \doxyref{F\+P\+GA}{p.}{db/dcf/classlime_1_1FPGA} P\+L\+Ls to Lime\+Light interface frequency. 



Reimplemented from {\bf lime\+::\+F\+P\+GA} \doxyref{}{p.}{db/dcf/classlime_1_1FPGA_ad2f6a2577174abb7f137d525e963eeb8}.



Definition at line {\bf 57} of file {\bf F\+P\+G\+A\+\_\+\+Mini.\+cpp}.



References {\bf lime\+::\+F\+P\+G\+A\+::connection}, {\bf lime\+::\+F\+P\+G\+A\+::\+F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock\+::find\+Phase}, {\bf i}, {\bf lime\+::\+F\+P\+G\+A\+::\+F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock\+::index}, {\bf lime\+::\+F\+P\+G\+A\+::\+F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock\+::out\+Frequency}, {\bf lime\+::\+F\+P\+G\+A\+::\+F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock\+::phase\+Shift\+\_\+deg}, {\bf lime\+::\+I\+Connection\+::\+Read\+L\+M\+S7002\+M\+S\+P\+I()}, {\bf Set\+Interface\+Freq()}, {\bf lime\+::\+F\+P\+G\+A\+::\+Set\+Pll\+Frequency()}, {\bf status}, {\bf lime\+::\+I\+Connection\+::\+Write\+L\+M\+S7002\+M\+S\+P\+I()}, and {\bf lime\+::\+I\+Connection\+::\+Write\+Register()}.



Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d5/ddc/classlime_1_1FPGA__Mini_accf287398ba048ad7dd74a9e2ce15ae6_cgraph}
\end{center}
\end{figure}


\index{lime\+::\+F\+P\+G\+A\+\_\+\+Mini@{lime\+::\+F\+P\+G\+A\+\_\+\+Mini}!Upload\+W\+FM@{Upload\+W\+FM}}
\index{Upload\+W\+FM@{Upload\+W\+FM}!lime\+::\+F\+P\+G\+A\+\_\+\+Mini@{lime\+::\+F\+P\+G\+A\+\_\+\+Mini}}
\paragraph[{Upload\+W\+F\+M(const void $\ast$const $\ast$samples, uint8\+\_\+t ch\+Count, size\+\_\+t sample\+\_\+count, Stream\+Config\+::\+Stream\+Data\+Format format, int ep\+Index) override}]{\setlength{\rightskip}{0pt plus 5cm}{\bf int} lime\+::\+F\+P\+G\+A\+\_\+\+Mini\+::\+Upload\+W\+FM (
\begin{DoxyParamCaption}
\item[{const {\bf void} $\ast$const $\ast$}]{samples, }
\item[{uint8\+\_\+t}]{ch\+Count, }
\item[{size\+\_\+t}]{sample\+\_\+count, }
\item[{{\bf Stream\+Config\+::\+Stream\+Data\+Format}}]{format, }
\item[{{\bf int}}]{ep\+Index}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}\label{classlime_1_1FPGA__Mini_ac8037a854bd8b1e011d2bffa35f9c5dd}


Reimplemented from {\bf lime\+::\+F\+P\+GA} \doxyref{}{p.}{db/dcf/classlime_1_1FPGA_aca5222f70ee503928de003a2810ddcc5}.



Definition at line {\bf 155} of file {\bf F\+P\+G\+A\+\_\+\+Mini.\+cpp}.



References {\bf lime\+::\+Report\+Error()}.



Referenced by {\bf $\sim$\+F\+P\+G\+A\+\_\+\+Mini()}.



Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d5/ddc/classlime_1_1FPGA__Mini_ac8037a854bd8b1e011d2bffa35f9c5dd_cgraph}
\end{center}
\end{figure}




Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d5/ddc/classlime_1_1FPGA__Mini_ac8037a854bd8b1e011d2bffa35f9c5dd_icgraph}
\end{center}
\end{figure}




The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/home/erik/prefix/default/src/limesuite-\/dev/src/\+F\+P\+G\+A\+\_\+common/{\bf F\+P\+G\+A\+\_\+\+Mini.\+h}\item 
/home/erik/prefix/default/src/limesuite-\/dev/src/\+F\+P\+G\+A\+\_\+common/{\bf F\+P\+G\+A\+\_\+\+Mini.\+cpp}\end{DoxyCompactItemize}
