{'addr': {'DefVars': [None,
                      None,
                      None,
                      None,
                      None,
                      None,
                      None,
                      None,
                      None,
                      None,
                      None,
                      None,
                      None,
                      None,
                      None,
                      None],
          'Lines': ['19:C',
                    '19:C',
                    '19:C',
                    '19:C',
                    '19:C',
                    '19:C',
                    '19:C',
                    '19:C',
                    '19:C',
                    '19:C',
                    '19:C',
                    '19:C',
                    '19:C',
                    '19:C',
                    '19:C',
                    '19:C'],
          'Sensitivities': [['addr'],
                            ['addr'],
                            ['addr'],
                            ['addr'],
                            ['addr'],
                            ['addr'],
                            ['addr'],
                            ['addr'],
                            ['addr'],
                            ['addr'],
                            ['addr'],
                            ['addr'],
                            ['addr'],
                            ['addr'],
                            ['addr'],
                            ['addr']]},
 'tsel': {'DefVars': ['sel'],
          'Lines': ['16:D'],
          'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f03b0881210>]}}
