Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Sat Aug 28 05:36:18 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_112_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 Delay1No24_instance/Y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.943ns (26.533%)  route 2.611ns (73.467%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 6.656 - 4.000 ) 
    Source Clock Delay      (SCD):    3.188ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.153ns (routing 0.993ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.915ns (routing 0.902ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BC10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     1.007    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=68385, routed)       2.153     3.188    Delay1No24_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X147Y489       FDCE                                         r  Delay1No24_instance/Y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y489       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.267 r  Delay1No24_instance/Y_reg[8]/Q
                         net (fo=4, routed)           0.711     3.978    Delay1No24_instance/Q[8]
    SLICE_X154Y531       LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.102 r  Delay1No24_instance/geqOp_carry_i_12__6/O
                         net (fo=1, routed)           0.014     4.116    Sum10_4_impl_instance/FPAddSubOp_instance/S[4]
    SLICE_X154Y531       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.272 r  Sum10_4_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.298    Sum10_4_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X154Y532       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.313 r  Sum10_4_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.339    Sum10_4_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X154Y533       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.391 r  Sum10_4_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.406     4.797    Delay1No25_instance/CO[0]
    SLICE_X155Y532       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.068     4.865 r  Delay1No25_instance/shiftedFracY_d1[12]_i_4__6/O
                         net (fo=3, routed)           0.145     5.010    Delay1No24_instance/Y_reg[23]_0[0]
    SLICE_X155Y532       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     5.160 r  Delay1No24_instance/shiftedFracY_d1[32]_i_9__6/O
                         net (fo=3, routed)           0.144     5.304    Delay1No24_instance/shiftedFracY_d1[32]_i_9__6_n_0
    SLICE_X155Y533       LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     5.354 r  Delay1No24_instance/shiftedFracY_d1[12]_i_3__6/O
                         net (fo=33, routed)          0.376     5.730    Delay1No25_instance/shiftVal__5[0]
    SLICE_X153Y529       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     5.780 r  Delay1No25_instance/shiftedFracY_d1[9]_i_2__6/O
                         net (fo=4, routed)           0.342     6.122    Delay1No25_instance/level2__0[10]
    SLICE_X155Y529       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     6.271 r  Delay1No25_instance/shiftedFracY_d1[33]_i_4__6/O
                         net (fo=2, routed)           0.372     6.643    Delay1No24_instance/Y_reg[26]_0[10]
    SLICE_X151Y529       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050     6.693 r  Delay1No24_instance/shiftedFracY_d1[17]_i_1__6/O
                         net (fo=1, routed)           0.049     6.742    Sum10_4_impl_instance/FPAddSubOp_instance/shiftedFracY[6]
    SLICE_X151Y529       FDRE                                         r  Sum10_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BC10                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.408     4.408 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.408    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.408 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     4.717    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.741 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=68385, routed)       1.915     6.656    Sum10_4_impl_instance/FPAddSubOp_instance/clk
    SLR Crossing[1->2]   
    SLICE_X151Y529       FDRE                                         r  Sum10_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[17]/C
                         clock pessimism              0.450     7.105    
                         clock uncertainty           -0.035     7.070    
    SLICE_X151Y529       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.095    Sum10_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[17]
  -------------------------------------------------------------------
                         required time                          7.095    
                         arrival time                          -6.742    
  -------------------------------------------------------------------
                         slack                                  0.353    




