;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 20, @12
	SLT 20, @12
	SUB 0, 5
	CMP @127, 100
	CMP @127, 100
	ADD 210, 60
	ADD 210, 60
	CMP 12, @10
	CMP @127, 100
	SLT 20, @12
	ADD 210, 60
	JMP 0, 70
	SLT 20, @12
	JMP 0, 70
	ADD 0, 50
	ADD 210, 60
	CMP @127, 106
	ADD 210, 60
	ADD -1, <-20
	SUB -207, <-120
	SPL 0, #2
	ADD -1, <-20
	SUB @0, @2
	ADD #72, @200
	SLT 0, 0
	SLT 210, 63
	MOV @121, 103
	CMP @0, @2
	ADD #270, <1
	MOV -7, <-20
	CMP <0, 72
	SUB <0, 72
	ADD 218, 260
	ADD <11, -0
	CMP @-127, 100
	SUB @0, @2
	SUB @0, @2
	CMP @-127, 100
	CMP -207, <-120
	SUB 701, @72
	CMP @127, 100
	CMP @0, @2
	JMP 0
	SUB 701, @72
	SPL 0, <332
	CMP @0, @2
	SPL 0, <332
	SUB 701, @72
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
