0.6
2017.4
Dec 15 2017
20:57:24
/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,axi_protocol_checker_v2_0_1;axi_vip_v1_1_1;processing_system7_vip_v1_0_3;smartconnect_v1_0;xilinx_vip,,,,,,
/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sim_1/new/ttl_gen_tb.v,1515552933,verilog,,,,ttl_gen_tb,,axi_protocol_checker_v2_0_1;axi_vip_v1_1_1;processing_system7_vip_v1_0_3;smartconnect_v1_0;xilinx_vip,../../../../rp-ttl-gen.srcs/sources_1/bd/system/ipshared/02c8/hdl/verilog;../../../../rp-ttl-gen.srcs/sources_1/bd/system/ipshared/1313/hdl;../../../../rp-ttl-gen.srcs/sources_1/bd/system/ipshared/ec67/hdl;/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/new/ttl_gen.v,1515552861,verilog,,/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sim_1/new/ttl_gen_tb.v,,ttl_gen,,axi_protocol_checker_v2_0_1;axi_vip_v1_1_1;processing_system7_vip_v1_0_3;smartconnect_v1_0;xilinx_vip,../../../../rp-ttl-gen.srcs/sources_1/bd/system/ipshared/02c8/hdl/verilog;../../../../rp-ttl-gen.srcs/sources_1/bd/system/ipshared/1313/hdl;../../../../rp-ttl-gen.srcs/sources_1/bd/system/ipshared/ec67/hdl;/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
