// Seed: 3791852133
module module_0;
  id_1(
      .id_0(1'b0),
      .id_1(id_2),
      .id_2(-1'h0),
      .id_3(id_2 ? id_2 : 1),
      .id_4(id_3),
      .id_5(id_2),
      .id_6(id_3)
  );
  assign id_2 = id_2;
  wire id_4;
  reg  id_5;
  assign module_1.id_2 = 0;
  wire id_6;
  always id_5 <= -1;
endmodule
module module_1 (
    output uwire id_0,
    output tri0  id_1,
    id_8,
    output uwire id_2,
    id_9,
    output wire  id_3,
    output wor   id_4,
    output tri   id_5,
    input  tri   id_6
);
  assign id_1 = id_9;
  assign id_1 = -1;
  wire id_10, id_11;
  assign id_10 = id_10;
  assign id_5  = -1'b0;
  assign id_2  = id_6;
  module_0 modCall_1 ();
endmodule
