lbl_8001D3D4:
/* 8001D3D4 00000000  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 8001D3D8 00000004  7C 08 02 A6 */	mflr r0
/* 8001D3DC 00000008  90 01 00 24 */	stw r0, 0x24(r1)
/* 8001D3E0 0000000C  C0 24 00 00 */	lfs f1, 0(r4)
/* 8001D3E4 00000010  C0 03 00 00 */	lfs f0, 0(r3)
/* 8001D3E8 00000014  EC 01 00 28 */	fsubs f0, f1, f0
/* 8001D3EC 00000018  D8 01 00 08 */	stfd f0, 8(r1)
/* 8001D3F0 0000001C  C0 24 00 04 */	lfs f1, 4(r4)
/* 8001D3F4 00000020  C0 03 00 04 */	lfs f0, 4(r3)
/* 8001D3F8 00000024  EC 01 00 28 */	fsubs f0, f1, f0
/* 8001D3FC 00000028  D8 01 00 10 */	stfd f0, 0x10(r1)
/* 8001D400 0000002C  C0 24 00 08 */	lfs f1, 8(r4)
/* 8001D404 00000030  C0 03 00 08 */	lfs f0, 8(r3)
/* 8001D408 00000034  EC 01 00 28 */	fsubs f0, f1, f0
/* 8001D40C 00000038  D8 01 00 18 */	stfd f0, 0x18(r1)
/* 8001D410 0000003C  38 61 00 08 */	addi r3, r1, 8
/* 8001D414 00000040  7C A4 2B 78 */	mr r4, r5
/* 8001D418 00000044  4B FF FF 15 */	bl vectle_calc__FPC10DOUBLE_POSP4cXyz
/* 8001D41C 00000048  80 01 00 24 */	lwz r0, 0x24(r1)
/* 8001D420 0000004C  7C 08 03 A6 */	mtlr r0
/* 8001D424 00000050  38 21 00 20 */	addi r1, r1, 0x20
/* 8001D428 00000054  4E 80 00 20 */	blr 
