# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Led_Panel_Driver.srcs/sources_1/new/counter_5_bit.vhd" \
"../../../../Led_Panel_Driver.srcs/sources_1/new/counter_8_bit.vhd" \
"../../../../Led_Panel_Driver.srcs/sources_1/new/logic.vhd" \
"../../../../Led_Panel_Driver.srcs/sources_1/new/state_machine.vhd" \
"../../../../Led_Panel_Driver.srcs/sim_1/new/logic_tb.vhd" \

# Do not sort compile order
nosort
