{"vcs1":{"timestamp_begin":1681476445.146292490, "rt":0.73, "ut":0.22, "st":0.13}}
{"vcselab":{"timestamp_begin":1681476445.912751425, "rt":1.01, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681476446.943861989, "rt":0.77, "ut":0.06, "st":0.34}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681476444.853923637}
{"VCS_COMP_START_TIME": 1681476444.853923637}
{"VCS_COMP_END_TIME": 1681476448.348554873}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338284}}
{"stitch_vcselab": {"peak_mem": 238984}}
