# Benchmark "shift_reg_break_dv" written by ABC on Sun Jul 13 20:25:45 2025
.model shift_reg_break_dv
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins[23] ins[24] ins[25] \
 ins[26] ins[27] ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] \
 outs[7] outs[8] outs[9] outs[10] outs[11] outs[12] outs[13] outs[14] \
 outs[15] outs[16] outs[17] outs[18] outs[19] outs[20] outs[21] outs[22] \
 outs[23] outs[24] outs[25] outs[26] outs[27] outs_valid

.latch       n126 Memory[0][0]  2
.latch       n131 Memory[0][1]  2
.latch       n136 Memory[0][2]  2
.latch       n141 Memory[0][3]  2
.latch       n146 Memory[0][4]  2
.latch       n151 Memory[0][5]  2
.latch       n156 Memory[0][6]  2
.latch       n161 Memory[0][7]  2
.latch       n166 Memory[0][8]  2
.latch       n171 Memory[0][9]  2
.latch       n176 Memory[0][10]  2
.latch       n181 Memory[0][11]  2
.latch       n186 Memory[0][12]  2
.latch       n191 Memory[0][13]  2
.latch       n196 Memory[0][14]  2
.latch       n201 Memory[0][15]  2
.latch       n206 Memory[0][16]  2
.latch       n211 Memory[0][17]  2
.latch       n216 Memory[0][18]  2
.latch       n221 Memory[0][19]  2
.latch       n226 Memory[0][20]  2
.latch       n231 Memory[0][21]  2
.latch       n236 Memory[0][22]  2
.latch       n241 Memory[0][23]  2
.latch       n246 Memory[0][24]  2
.latch       n251 Memory[0][25]  2
.latch       n256 Memory[0][26]  2
.latch       n261 Memory[0][27]  2
.latch       n266 control.valid_reg  2

.names outs_ready control.valid_reg ins_ready
01 0
.names Memory[0][0] ins_ready new_n151_1
10 1
.names ins[0] ins_ready new_n152
11 1
.names new_n151_1 new_n152 n126
00 0
.names Memory[0][1] ins_ready new_n154
10 1
.names ins[1] ins_ready new_n155
11 1
.names new_n154 new_n155 n131
00 0
.names Memory[0][2] ins_ready new_n157
10 1
.names ins[2] ins_ready new_n158
11 1
.names new_n157 new_n158 n136
00 0
.names Memory[0][3] ins_ready new_n160
10 1
.names ins[3] ins_ready new_n161_1
11 1
.names new_n160 new_n161_1 n141
00 0
.names Memory[0][4] ins_ready new_n163
10 1
.names ins[4] ins_ready new_n164
11 1
.names new_n163 new_n164 n146
00 0
.names Memory[0][5] ins_ready new_n166_1
10 1
.names ins[5] ins_ready new_n167
11 1
.names new_n166_1 new_n167 n151
00 0
.names Memory[0][6] ins_ready new_n169
10 1
.names ins[6] ins_ready new_n170
11 1
.names new_n169 new_n170 n156
00 0
.names Memory[0][7] ins_ready new_n172
10 1
.names ins[7] ins_ready new_n173
11 1
.names new_n172 new_n173 n161
00 0
.names Memory[0][8] ins_ready new_n175
10 1
.names ins[8] ins_ready new_n176_1
11 1
.names new_n175 new_n176_1 n166
00 0
.names Memory[0][9] ins_ready new_n178
10 1
.names ins[9] ins_ready new_n179
11 1
.names new_n178 new_n179 n171
00 0
.names Memory[0][10] ins_ready new_n181_1
10 1
.names ins[10] ins_ready new_n182
11 1
.names new_n181_1 new_n182 n176
00 0
.names Memory[0][11] ins_ready new_n184
10 1
.names ins[11] ins_ready new_n185
11 1
.names new_n184 new_n185 n181
00 0
.names Memory[0][12] ins_ready new_n187
10 1
.names ins[12] ins_ready new_n188
11 1
.names new_n187 new_n188 n186
00 0
.names Memory[0][13] ins_ready new_n190
10 1
.names ins[13] ins_ready new_n191_1
11 1
.names new_n190 new_n191_1 n191
00 0
.names Memory[0][14] ins_ready new_n193
10 1
.names ins[14] ins_ready new_n194
11 1
.names new_n193 new_n194 n196
00 0
.names Memory[0][15] ins_ready new_n196_1
10 1
.names ins[15] ins_ready new_n197
11 1
.names new_n196_1 new_n197 n201
00 0
.names Memory[0][16] ins_ready new_n199
10 1
.names ins[16] ins_ready new_n200
11 1
.names new_n199 new_n200 n206
00 0
.names Memory[0][17] ins_ready new_n202
10 1
.names ins[17] ins_ready new_n203
11 1
.names new_n202 new_n203 n211
00 0
.names Memory[0][18] ins_ready new_n205
10 1
.names ins[18] ins_ready new_n206_1
11 1
.names new_n205 new_n206_1 n216
00 0
.names Memory[0][19] ins_ready new_n208
10 1
.names ins[19] ins_ready new_n209
11 1
.names new_n208 new_n209 n221
00 0
.names Memory[0][20] ins_ready new_n211_1
10 1
.names ins[20] ins_ready new_n212
11 1
.names new_n211_1 new_n212 n226
00 0
.names Memory[0][21] ins_ready new_n214
10 1
.names ins[21] ins_ready new_n215
11 1
.names new_n214 new_n215 n231
00 0
.names Memory[0][22] ins_ready new_n217
10 1
.names ins[22] ins_ready new_n218
11 1
.names new_n217 new_n218 n236
00 0
.names Memory[0][23] ins_ready new_n220
10 1
.names ins[23] ins_ready new_n221_1
11 1
.names new_n220 new_n221_1 n241
00 0
.names Memory[0][24] ins_ready new_n223
10 1
.names ins[24] ins_ready new_n224
11 1
.names new_n223 new_n224 n246
00 0
.names Memory[0][25] ins_ready new_n226_1
10 1
.names ins[25] ins_ready new_n227
11 1
.names new_n226_1 new_n227 n251
00 0
.names Memory[0][26] ins_ready new_n229
10 1
.names ins[26] ins_ready new_n230
11 1
.names new_n229 new_n230 n256
00 0
.names Memory[0][27] ins_ready new_n232
10 1
.names ins[27] ins_ready new_n233
11 1
.names new_n232 new_n233 n261
00 0
.names ins_valid ins_ready new_n235
01 1
.names rst new_n235 n266
00 1
.names Memory[0][0] outs[0]
1 1
.names Memory[0][1] outs[1]
1 1
.names Memory[0][2] outs[2]
1 1
.names Memory[0][3] outs[3]
1 1
.names Memory[0][4] outs[4]
1 1
.names Memory[0][5] outs[5]
1 1
.names Memory[0][6] outs[6]
1 1
.names Memory[0][7] outs[7]
1 1
.names Memory[0][8] outs[8]
1 1
.names Memory[0][9] outs[9]
1 1
.names Memory[0][10] outs[10]
1 1
.names Memory[0][11] outs[11]
1 1
.names Memory[0][12] outs[12]
1 1
.names Memory[0][13] outs[13]
1 1
.names Memory[0][14] outs[14]
1 1
.names Memory[0][15] outs[15]
1 1
.names Memory[0][16] outs[16]
1 1
.names Memory[0][17] outs[17]
1 1
.names Memory[0][18] outs[18]
1 1
.names Memory[0][19] outs[19]
1 1
.names Memory[0][20] outs[20]
1 1
.names Memory[0][21] outs[21]
1 1
.names Memory[0][22] outs[22]
1 1
.names Memory[0][23] outs[23]
1 1
.names Memory[0][24] outs[24]
1 1
.names Memory[0][25] outs[25]
1 1
.names Memory[0][26] outs[26]
1 1
.names Memory[0][27] outs[27]
1 1
.names control.valid_reg outs_valid
1 1
.end
