Analysis & Elaboration report for Computer
Fri Apr 05 21:18:45 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: VGA_controller:inst6|sprites:inst6|sprite_ROM_square:inst11
  5. Parameter Settings for User Entity Instance: VGA_controller:inst6|d_ffN:inst18
  6. Parameter Settings for User Entity Instance: VGA_controller:inst6|d_ffN:inst17
  7. Parameter Settings for User Entity Instance: VGA_controller:inst6|clk_divN:inst15
  8. Parameter Settings for User Entity Instance: VGA_controller:inst6|d_ffN:inst14
  9. Parameter Settings for User Entity Instance: VGA_controller:inst6|d_ffN:inst13
 10. Parameter Settings for User Entity Instance: CPU_regN:inst27
 11. Parameter Settings for User Entity Instance: Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20
 12. Parameter Settings for User Entity Instance: Memory:inst1|InstructionBuffer:inst6|fine_clk_divN:inst12
 13. Parameter Settings for User Entity Instance: Memory:inst1|InstructionBuffer:inst6|d_ffN:inst16
 14. Parameter Settings for User Entity Instance: Memory:inst1|InstructionBuffer:inst6|d_ffN:inst14
 15. Parameter Settings for User Entity Instance: Memory:inst1|InstructionBuffer:inst6|d_ffN:inst15
 16. Parameter Settings for User Entity Instance: Memory:inst1|InstructionBuffer:inst6|d_ffN:inst11
 17. Parameter Settings for User Entity Instance: Memory:inst1|M_RAM:inst4
 18. Parameter Settings for User Entity Instance: UART:inst44|uart_clk_divN:inst
 19. Parameter Settings for User Entity Instance: CPU:inst|CU_logic:inst27
 20. Parameter Settings for User Entity Instance: CPU:inst|ALU:inst19
 21. Parameter Settings for User Entity Instance: CPU:inst|CPU_latchN:inst11
 22. Parameter Settings for User Entity Instance: CPU:inst|systemBus_muxN:inst15
 23. Parameter Settings for User Entity Instance: CPU:inst|CPU_regN:inst6
 24. Parameter Settings for User Entity Instance: CPU:inst|CPU_regN:inst
 25. Parameter Settings for User Entity Instance: CPU:inst|CPU_regN:inst4
 26. Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst5
 27. Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst7
 28. Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst9
 29. Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst11
 30. Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst13
 31. Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst15
 32. Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst17
 33. Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst19
 34. Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst21
 35. Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst23
 36. Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst25
 37. Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst27
 38. Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst29
 39. Parameter Settings for User Entity Instance: CPU:inst|CPU_latchN:inst12
 40. Parameter Settings for User Entity Instance: CPU:inst|CPU_latchN:inst13
 41. Parameter Settings for User Entity Instance: CPU:inst|CU_decoder:inst26
 42. Parameter Settings for User Entity Instance: CPU:inst|CU_counter:inst25
 43. Parameter Settings for User Entity Instance: CPU:inst|CPU_latchN:inst60
 44. Parameter Settings for User Entity Instance: CPU:inst|CPU_regN:inst2
 45. Parameter Settings for User Entity Instance: CPU:inst|CPU_regN:inst16
 46. Parameter Settings for User Entity Instance: CPU_regN:inst24
 47. Parameter Settings for User Entity Instance: CPU_regN:inst25
 48. Parameter Settings for User Entity Instance: CPU_regN:inst26
 49. Parameter Settings for User Entity Instance: CPU_regN:inst28
 50. Parameter Settings for User Entity Instance: AudioController:inst45|muxN:inst4
 51. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst
 52. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst1
 53. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst2
 54. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst3
 55. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst15
 56. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst4
 57. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst5
 58. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst7
 59. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst16
 60. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst8
 61. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst9
 62. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst10
 63. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst14
 64. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst12
 65. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst13
 66. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst17
 67. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst18
 68. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst19
 69. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst20
 70. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst21
 71. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst22
 72. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst23
 73. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst24
 74. Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst25
 75. Analysis & Elaboration Settings
 76. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Fri Apr 05 21:18:45 2024       ;
; Quartus Prime Version         ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                 ; Computer                                    ;
; Top-level Entity Name         ; TopLevel                                    ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:inst6|sprites:inst6|sprite_ROM_square:inst11 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; M              ; 2     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:inst6|d_ffN:inst18 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; N              ; 11    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:inst6|d_ffN:inst17 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; N              ; 11    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:inst6|clk_divN:inst15 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; N              ; 18    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:inst6|d_ffN:inst14 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; N              ; 11    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:inst6|d_ffN:inst13 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; N              ; 11    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_regN:inst27 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; N              ; 1     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20 ;
+------------------------+-------+------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                   ;
+------------------------+-------+------------------------------------------------------------------------+
; NUMBER_OF_INSTRUCTIONS ; 100   ; Signed Integer                                                         ;
+------------------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst1|InstructionBuffer:inst6|fine_clk_divN:inst12 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; f              ; 9600  ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst1|InstructionBuffer:inst6|d_ffN:inst16 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst1|InstructionBuffer:inst6|d_ffN:inst14 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst1|InstructionBuffer:inst6|d_ffN:inst15 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst1|InstructionBuffer:inst6|d_ffN:inst11 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst1|M_RAM:inst4 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; ADDR_WIDTH     ; 12    ; Signed Integer                               ;
; DATA_WIDTH     ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:inst44|uart_clk_divN:inst ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; baud           ; 9600  ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|CU_logic:inst27 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; states         ; 40    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|ALU:inst19 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; N              ; 32    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|CPU_latchN:inst11 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 2     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|systemBus_muxN:inst15 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; N              ; 38    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|CPU_regN:inst6 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; N              ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|CPU_regN:inst ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; N              ; 12    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|CPU_regN:inst4 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; N              ; 38    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst5 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst7 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst9 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst11 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst13 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst15 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst17 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst19 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst21 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst23 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst25 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst27 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|GPR_selector:inst18|CPU_regN:inst29 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|CPU_latchN:inst12 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|CPU_latchN:inst13 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|CU_decoder:inst26 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 6     ; Signed Integer                                 ;
; states         ; 40    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|CU_counter:inst25 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; opcode_bits    ; 4     ; Signed Integer                                 ;
; N              ; 6     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|CPU_latchN:inst60 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 4     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|CPU_regN:inst2 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; N              ; 12    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|CPU_regN:inst16 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; N              ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_regN:inst24 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; N              ; 8     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_regN:inst25 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; N              ; 8     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_regN:inst26 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; N              ; 4     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_regN:inst28 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; N              ; 12    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|muxN:inst4 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; N              ; 13    ; Signed Integer                                        ;
; M              ; 4     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst ;
+----------------+--------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                ;
+----------------+--------+-------------------------------------------------------------------------------------+
; f              ; 493.88 ; Signed Float                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst1 ;
+----------------+--------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------+
; f              ; 466.16 ; Signed Float                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst2 ;
+----------------+--------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------+
; f              ; 440.00 ; Signed Float                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst3 ;
+----------------+--------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------+
; f              ; 415.30 ; Signed Float                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst15 ;
+----------------+--------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------+
; f              ; 392.00 ; Signed Float                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst4 ;
+----------------+--------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------+
; f              ; 369.99 ; Signed Float                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst5 ;
+----------------+--------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------+
; f              ; 349.23 ; Signed Float                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst7 ;
+----------------+--------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------+
; f              ; 329.63 ; Signed Float                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst16 ;
+----------------+--------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------+
; f              ; 311.13 ; Signed Float                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst8 ;
+----------------+--------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------+
; f              ; 293.66 ; Signed Float                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst9 ;
+----------------+--------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------+
; f              ; 277.18 ; Signed Float                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst10 ;
+----------------+--------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------+
; f              ; 261.63 ; Signed Float                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst14 ;
+----------------+--------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------+
; f              ; 246.94 ; Signed Float                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst12 ;
+----------------+--------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------+
; f              ; 233.08 ; Signed Float                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst13 ;
+----------------+--------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------+
; f              ; 220.00 ; Signed Float                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst17 ;
+----------------+--------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------+
; f              ; 207.65 ; Signed Float                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst18 ;
+----------------+--------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------+
; f              ; 196.00 ; Signed Float                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst19 ;
+----------------+--------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------+
; f              ; 185.00 ; Signed Float                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst20 ;
+----------------+--------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------+
; f              ; 174.61 ; Signed Float                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst21 ;
+----------------+--------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------+
; f              ; 164.81 ; Signed Float                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst22 ;
+----------------+--------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------+
; f              ; 155.56 ; Signed Float                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst23 ;
+----------------+--------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------+
; f              ; 146.83 ; Signed Float                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst24 ;
+----------------+--------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------+
; f              ; 138.59 ; Signed Float                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst25 ;
+----------------+--------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------+
; f              ; 130.81 ; Signed Float                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; TopLevel           ; Computer           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Fri Apr 05 21:18:36 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Computer -c Computer --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file uart/sv files/bsy_detector.sv
    Info (12023): Found entity 1: bsy_detector File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/bsy_detector.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/sv files/mux12.sv
    Info (12023): Found entity 1: mux12 File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/mux12.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file toplevel.bdf
    Info (12023): Found entity 1: TopLevel
Info (12021): Found 1 design units, including 1 entities, in source file vga/vga_controller.bdf
    Info (12023): Found entity 1: VGA_controller
Info (12021): Found 1 design units, including 1 entities, in source file vga/sprites.bdf
    Info (12023): Found entity 1: sprites
Info (12021): Found 1 design units, including 1 entities, in source file vga/rgbmux.bdf
    Info (12023): Found entity 1: rgbMUX
Info (12021): Found 1 design units, including 1 entities, in source file vga/sv files/xnor_2.sv
    Info (12023): Found entity 1: xnor_2 File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/xnor_2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/sv files/vsync_cnt.sv
    Info (12023): Found entity 1: vsync_cnt File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/vsync_cnt.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/sv files/t_ff.sv
    Info (12023): Found entity 1: t_ff File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/t_ff.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/sv files/sprite_rom_square.sv
    Info (12023): Found entity 1: sprite_ROM_square File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/sprite_ROM_square.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/sv files/sprite_mux.sv
    Info (12023): Found entity 1: sprite_MUX File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/sprite_MUX.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/sv files/selector.sv
    Info (12023): Found entity 1: selector File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/selector.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/sv files/rgb_controller.sv
    Info (12023): Found entity 1: rgb_controller File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/rgb_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/sv files/pixel_offset_controller.sv
    Info (12023): Found entity 1: pixel_offset_controller File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/pixel_offset_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/sv files/not4.sv
    Info (12023): Found entity 1: not4 File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/not4.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/sv files/hsync_cnt.sv
    Info (12023): Found entity 1: hsync_cnt File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/hsync_cnt.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/sv files/fine_clk_divn.sv
    Info (12023): Found entity 1: fine_clk_divN File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/sv files/clk_divn.sv
    Info (12023): Found entity 1: clk_divN File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/clk_divN.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart/uart.bdf
    Info (12023): Found entity 1: UART
Info (12021): Found 1 design units, including 1 entities, in source file uart/instructionbuffer.bdf
    Info (12023): Found entity 1: InstructionBuffer
Info (12021): Found 1 design units, including 1 entities, in source file uart/sv files/uart_controller.sv
    Info (12023): Found entity 1: uart_controller File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/uart_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart/sv files/uart_clk_divn.sv
    Info (12023): Found entity 1: uart_clk_divN File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/uart_clk_divN.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart/sv files/seven_seg_controller.sv
    Info (12023): Found entity 1: seven_seg_controller File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/seven_seg_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart/sv files/pulse_gen.sv
    Info (12023): Found entity 1: pulse_gen File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/pulse_gen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart/sv files/intermediaryram.sv
    Info (12023): Found entity 1: intermediaryRAM File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/intermediaryRAM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart/sv files/instructionram.sv
    Info (12023): Found entity 1: instructionRAM File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/instructionRAM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart/sv files/debug_address_countern.sv
    Info (12023): Found entity 1: debug_address_counterN File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/debug_address_counterN.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart/sv files/debouncer.sv
    Info (12023): Found entity 1: debouncer File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/debouncer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart/sv files/d_ffn.sv
    Info (12023): Found entity 1: d_ffN File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/d_ffN.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/ps2controller.bdf
    Info (12023): Found entity 1: PS2controller
Info (15248): File "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/PS2/sv files/seven_seg_controller.sv" is a duplicate of already analyzed file "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/seven_seg_controller.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file ps2/sv files/seven_seg_controller.sv
Info (12021): Found 1 design units, including 1 entities, in source file ps2/sv files/ps2_controller.sv
    Info (12023): Found entity 1: ps2_controller File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/PS2/sv files/ps2_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/sv files/break_code_detector.sv
    Info (12023): Found entity 1: break_code_detector File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/PS2/sv files/break_code_detector.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/testcircuit.bdf
    Info (12023): Found entity 1: TestCircuit
Info (12021): Found 1 design units, including 1 entities, in source file cpu/memory.bdf
    Info (12023): Found entity 1: Memory
Info (12021): Found 1 design units, including 1 entities, in source file cpu/gpr_selector.bdf
    Info (12023): Found entity 1: GPR_selector
Info (12021): Found 1 design units, including 1 entities, in source file cpu/cpu.bdf
    Info (12023): Found entity 1: CPU
Info (12021): Found 1 design units, including 1 entities, in source file cpu/sv files/testrom.sv
    Info (12023): Found entity 1: testROM File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/testROM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/sv files/systembus_muxn.sv
    Info (12023): Found entity 1: systemBus_muxN File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/systemBus_muxN.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/sv files/operand_mux.sv
    Info (12023): Found entity 1: operand_MUX File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/operand_MUX.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/sv files/m_ram.sv
    Info (12023): Found entity 1: M_RAM File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/M_RAM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/sv files/m_mux.sv
    Info (12023): Found entity 1: M_MUX File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/M_MUX.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/sv files/m_mmr_selector.sv
    Info (12023): Found entity 1: M_mmr_selector File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/M_mmr_selector.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/sv files/m_mmr_mux.sv
    Info (12023): Found entity 1: M_mmr_MUX File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/M_mmr_MUX.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/sv files/m_mmr_demux.sv
    Info (12023): Found entity 1: M_mmr_DEMUX File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/M_mmr_DEMUX.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/sv files/m_demux.sv
    Info (12023): Found entity 1: M_DEMUX File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/M_DEMUX.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/sv files/m_addr_checker.sv
    Info (12023): Found entity 1: M_addr_checker File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/M_addr_checker.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/sv files/gpr_mux.sv
    Info (12023): Found entity 1: GPR_MUX File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/GPR_MUX.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/sv files/gpr_demux.sv
    Info (12023): Found entity 1: GPR_DEMUX File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/GPR_DEMUX.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/sv files/flags_setter.sv
    Info (12023): Found entity 1: flags_setter File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/flags_setter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/sv files/dest_reg_selector.sv
    Info (12023): Found entity 1: dest_reg_selector File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/dest_reg_selector.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/sv files/cu_logic.sv
    Info (12023): Found entity 1: CU_logic File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_logic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/sv files/cu_decoder.sv
    Info (12023): Found entity 1: CU_decoder File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/sv files/cu_counter.sv
    Info (12023): Found entity 1: CU_counter File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/sv files/cpu_regn.sv
    Info (12023): Found entity 1: CPU_regN File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/sv files/cpu_latchn.sv
    Info (12023): Found entity 1: CPU_latchN File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/sv files/conc32.sv
    Info (12023): Found entity 1: conc32 File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/conc32.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/sv files/alu.sv
    Info (12023): Found entity 1: ALU File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/ALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audio/music_frequencies.bdf
    Info (12023): Found entity 1: music_frequencies
Info (12021): Found 1 design units, including 1 entities, in source file audio/audiocontroller.bdf
    Info (12023): Found entity 1: AudioController
Info (12021): Found 1 design units, including 1 entities, in source file audio/sv files/special_key_detector.sv
    Info (12023): Found entity 1: special_key_detector File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/sv files/special_key_detector.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audio/sv files/octave_mux.sv
    Info (12023): Found entity 1: octave_mux File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/sv files/octave_mux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audio/sv files/muxn.sv
    Info (12023): Found entity 1: muxN File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/sv files/muxN.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audio/sv files/key_detector.sv
    Info (12023): Found entity 1: key_detector File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/sv files/key_detector.sv Line: 1
Warning (10222): Verilog HDL Parameter Declaration warning at fine_clk_divN.sv(18): Parameter Declaration in module "fine_clk_divN" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 18
Warning (10222): Verilog HDL Parameter Declaration warning at uart_clk_divN.sv(18): Parameter Declaration in module "uart_clk_divN" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/uart_clk_divN.sv Line: 18
Warning (10222): Verilog HDL Parameter Declaration warning at testROM.sv(8): Parameter Declaration in module "testROM" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/testROM.sv Line: 8
Info (12127): Elaborating entity "TopLevel" for the top level hierarchy
Info (12128): Elaborating entity "VGA_controller" for hierarchy "VGA_controller:inst6"
Info (12128): Elaborating entity "hsync_cnt" for hierarchy "VGA_controller:inst6|hsync_cnt:inst1"
Warning (10230): Verilog HDL assignment warning at hsync_cnt.sv(25): truncated value with size 32 to match size of target (11) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/hsync_cnt.sv Line: 25
Info (12128): Elaborating entity "t_ff" for hierarchy "VGA_controller:inst6|t_ff:inst"
Info (12128): Elaborating entity "vsync_cnt" for hierarchy "VGA_controller:inst6|vsync_cnt:inst2"
Warning (10230): Verilog HDL assignment warning at vsync_cnt.sv(27): truncated value with size 32 to match size of target (11) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/vsync_cnt.sv Line: 27
Info (12128): Elaborating entity "rgb_controller" for hierarchy "VGA_controller:inst6|rgb_controller:inst4"
Warning (10036): Verilog HDL or VHDL warning at rgb_controller.sv(4): object "row_reg" assigned a value but never read File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/rgb_controller.sv Line: 4
Warning (10036): Verilog HDL or VHDL warning at rgb_controller.sv(5): object "column_reg" assigned a value but never read File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/rgb_controller.sv Line: 5
Info (12128): Elaborating entity "xnor_2" for hierarchy "VGA_controller:inst6|xnor_2:inst5"
Info (12128): Elaborating entity "mux12" for hierarchy "VGA_controller:inst6|mux12:inst8"
Info (12128): Elaborating entity "sprites" for hierarchy "VGA_controller:inst6|sprites:inst6"
Info (12128): Elaborating entity "sprite_ROM_square" for hierarchy "VGA_controller:inst6|sprites:inst6|sprite_ROM_square:inst11"
Info (12128): Elaborating entity "rgbMUX" for hierarchy "VGA_controller:inst6|sprites:inst6|rgbMUX:inst9"
Info (12128): Elaborating entity "sprite_MUX" for hierarchy "VGA_controller:inst6|sprites:inst6|rgbMUX:inst9|sprite_MUX:inst1"
Info (12128): Elaborating entity "selector" for hierarchy "VGA_controller:inst6|sprites:inst6|rgbMUX:inst9|selector:inst"
Warning (10935): Verilog HDL Casex/Casez warning at selector.sv(18): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/selector.sv Line: 18
Warning (10935): Verilog HDL Casex/Casez warning at selector.sv(24): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/selector.sv Line: 24
Info (12128): Elaborating entity "d_ffN" for hierarchy "VGA_controller:inst6|d_ffN:inst18"
Info (12128): Elaborating entity "pixel_offset_controller" for hierarchy "VGA_controller:inst6|pixel_offset_controller:inst7"
Warning (10230): Verilog HDL assignment warning at pixel_offset_controller.sv(42): truncated value with size 32 to match size of target (11) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/pixel_offset_controller.sv Line: 42
Warning (10230): Verilog HDL assignment warning at pixel_offset_controller.sv(54): truncated value with size 32 to match size of target (11) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/pixel_offset_controller.sv Line: 54
Warning (10230): Verilog HDL assignment warning at pixel_offset_controller.sv(64): truncated value with size 32 to match size of target (11) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/pixel_offset_controller.sv Line: 64
Warning (10230): Verilog HDL assignment warning at pixel_offset_controller.sv(75): truncated value with size 32 to match size of target (11) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/pixel_offset_controller.sv Line: 75
Info (12128): Elaborating entity "clk_divN" for hierarchy "VGA_controller:inst6|clk_divN:inst15"
Warning (10230): Verilog HDL assignment warning at clk_divN.sv(26): truncated value with size 32 to match size of target (18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/clk_divN.sv Line: 26
Info (12128): Elaborating entity "CPU_regN" for hierarchy "CPU_regN:inst27"
Warning (10230): Verilog HDL assignment warning at CPU_regN.sv(45): truncated value with size 32 to match size of target (1) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv Line: 45
Info (10264): Verilog HDL Case Statement information at CPU_regN.sv(35): all case item expressions in this case statement are onehot File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv Line: 35
Info (12128): Elaborating entity "Memory" for hierarchy "Memory:inst1"
Info (12128): Elaborating entity "M_MUX" for hierarchy "Memory:inst1|M_MUX:inst5"
Info (12128): Elaborating entity "InstructionBuffer" for hierarchy "Memory:inst1|InstructionBuffer:inst6"
Warning (275011): Block or symbol "d_ffN" of instance "inst11" overlaps another block or symbol
Warning (275011): Block or symbol "d_ffN" of instance "inst14" overlaps another block or symbol
Warning (275011): Block or symbol "d_ffN" of instance "inst15" overlaps another block or symbol
Warning (275011): Block or symbol "d_ffN" of instance "inst16" overlaps another block or symbol
Warning (275009): Pin "debug_sw" not connected
Info (12128): Elaborating entity "instructionRAM" for hierarchy "Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20"
Info (12128): Elaborating entity "intermediaryRAM" for hierarchy "Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1"
Warning (10036): Verilog HDL or VHDL warning at intermediaryRAM.sv(39): object "current_data_reg" assigned a value but never read File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/intermediaryRAM.sv Line: 39
Warning (10036): Verilog HDL or VHDL warning at intermediaryRAM.sv(40): object "prev_data_reg" assigned a value but never read File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/intermediaryRAM.sv Line: 40
Warning (10230): Verilog HDL assignment warning at intermediaryRAM.sv(95): truncated value with size 32 to match size of target (12) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/intermediaryRAM.sv Line: 95
Warning (10230): Verilog HDL assignment warning at intermediaryRAM.sv(129): truncated value with size 32 to match size of target (12) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/intermediaryRAM.sv Line: 129
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "Memory:inst1|InstructionBuffer:inst6|fine_clk_divN:inst12"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(19): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 19
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "d_ffN" for hierarchy "Memory:inst1|InstructionBuffer:inst6|d_ffN:inst16"
Info (12128): Elaborating entity "d_ffN" for hierarchy "Memory:inst1|InstructionBuffer:inst6|d_ffN:inst15"
Info (12128): Elaborating entity "M_DEMUX" for hierarchy "Memory:inst1|M_DEMUX:inst"
Info (12128): Elaborating entity "M_addr_checker" for hierarchy "Memory:inst1|M_addr_checker:inst1"
Warning (10036): Verilog HDL or VHDL warning at M_addr_checker.sv(15): object "state" assigned a value but never read File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/M_addr_checker.sv Line: 15
Info (12128): Elaborating entity "M_mmr_MUX" for hierarchy "Memory:inst1|M_mmr_MUX:inst40"
Info (12128): Elaborating entity "M_mmr_selector" for hierarchy "Memory:inst1|M_mmr_selector:inst10"
Warning (10230): Verilog HDL assignment warning at M_mmr_selector.sv(13): truncated value with size 12 to match size of target (7) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/M_mmr_selector.sv Line: 13
Info (12128): Elaborating entity "M_RAM" for hierarchy "Memory:inst1|M_RAM:inst4"
Info (12128): Elaborating entity "M_mmr_DEMUX" for hierarchy "Memory:inst1|M_mmr_DEMUX:inst38"
Info (12128): Elaborating entity "conc32" for hierarchy "Memory:inst1|conc32:inst2"
Info (12128): Elaborating entity "UART" for hierarchy "UART:inst44"
Warning (275085): Found inconsistent dimensions for element "data"
Warning (275085): Found inconsistent dimensions for element "data"
Warning (275085): Found inconsistent dimensions for element "data"
Warning (275080): Converted elements in bus name "data" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "data[7..0]" to "data7..0"
    Warning (275081): Converted element name(s) from "data[7..0]" to "data7..0"
Info (12128): Elaborating entity "bsy_detector" for hierarchy "UART:inst44|bsy_detector:inst2"
Info (10041): Inferred latch for "eot" at bsy_detector.sv(15) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/bsy_detector.sv Line: 15
Info (10041): Inferred latch for "data_out[0]" at bsy_detector.sv(15) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/bsy_detector.sv Line: 15
Info (10041): Inferred latch for "data_out[1]" at bsy_detector.sv(15) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/bsy_detector.sv Line: 15
Info (10041): Inferred latch for "data_out[2]" at bsy_detector.sv(15) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/bsy_detector.sv Line: 15
Info (10041): Inferred latch for "data_out[3]" at bsy_detector.sv(15) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/bsy_detector.sv Line: 15
Info (10041): Inferred latch for "data_out[4]" at bsy_detector.sv(15) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/bsy_detector.sv Line: 15
Info (10041): Inferred latch for "data_out[5]" at bsy_detector.sv(15) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/bsy_detector.sv Line: 15
Info (10041): Inferred latch for "data_out[6]" at bsy_detector.sv(15) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/bsy_detector.sv Line: 15
Info (10041): Inferred latch for "data_out[7]" at bsy_detector.sv(15) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/bsy_detector.sv Line: 15
Info (12128): Elaborating entity "uart_controller" for hierarchy "UART:inst44|uart_controller:inst1"
Warning (10230): Verilog HDL assignment warning at uart_controller.sv(35): truncated value with size 32 to match size of target (4) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/uart_controller.sv Line: 35
Info (12128): Elaborating entity "uart_clk_divN" for hierarchy "UART:inst44|uart_clk_divN:inst"
Warning (10230): Verilog HDL assignment warning at uart_clk_divN.sv(19): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/uart_clk_divN.sv Line: 19
Warning (10230): Verilog HDL assignment warning at uart_clk_divN.sv(29): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/uart_clk_divN.sv Line: 29
Warning (10230): Verilog HDL assignment warning at uart_clk_divN.sv(68): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/uart_clk_divN.sv Line: 68
Warning (10230): Verilog HDL assignment warning at uart_clk_divN.sv(86): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/uart_clk_divN.sv Line: 86
Info (12128): Elaborating entity "CPU" for hierarchy "CPU:inst"
Info (12128): Elaborating entity "CU_logic" for hierarchy "CPU:inst|CU_logic:inst27"
Warning (10036): Verilog HDL or VHDL warning at CU_logic.sv(28): object "CPUstate" assigned a value but never read File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_logic.sv Line: 28
Warning (10762): Verilog HDL Case Statement warning at CU_logic.sv(93): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_logic.sv Line: 93
Info (10264): Verilog HDL Case Statement information at CU_logic.sv(93): all case item expressions in this case statement are onehot File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_logic.sv Line: 93
Info (12128): Elaborating entity "flags_setter" for hierarchy "CPU:inst|flags_setter:inst23"
Warning (10036): Verilog HDL or VHDL warning at flags_setter.sv(15): object "instruction" assigned a value but never read File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/flags_setter.sv Line: 15
Warning (10270): Verilog HDL Case Statement warning at flags_setter.sv(36): incomplete case statement has no default case item File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/flags_setter.sv Line: 36
Info (10041): Inferred latch for "V" at flags_setter.sv(27) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/flags_setter.sv Line: 27
Info (10041): Inferred latch for "C" at flags_setter.sv(27) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/flags_setter.sv Line: 27
Info (10041): Inferred latch for "Z" at flags_setter.sv(27) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/flags_setter.sv Line: 27
Info (10041): Inferred latch for "N" at flags_setter.sv(27) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/flags_setter.sv Line: 27
Info (12128): Elaborating entity "ALU" for hierarchy "CPU:inst|ALU:inst19"
Info (12128): Elaborating entity "operand_MUX" for hierarchy "CPU:inst|operand_MUX:inst20"
Info (12128): Elaborating entity "CPU_latchN" for hierarchy "CPU:inst|CPU_latchN:inst11"
Warning (10230): Verilog HDL assignment warning at CPU_latchN.sv(50): truncated value with size 32 to match size of target (2) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 50
Warning (10270): Verilog HDL Case Statement warning at CPU_latchN.sv(40): incomplete case statement has no default case item File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 40
Info (10264): Verilog HDL Case Statement information at CPU_latchN.sv(40): all case item expressions in this case statement are onehot File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 40
Info (10041): Inferred latch for "internal_reg[0]" at CPU_latchN.sv(25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
Info (10041): Inferred latch for "internal_reg[1]" at CPU_latchN.sv(25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
Info (12128): Elaborating entity "systemBus_muxN" for hierarchy "CPU:inst|systemBus_muxN:inst15"
Info (12128): Elaborating entity "CPU_regN" for hierarchy "CPU:inst|CPU_regN:inst6"
Info (10264): Verilog HDL Case Statement information at CPU_regN.sv(35): all case item expressions in this case statement are onehot File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv Line: 35
Info (12128): Elaborating entity "CPU_regN" for hierarchy "CPU:inst|CPU_regN:inst"
Warning (10230): Verilog HDL assignment warning at CPU_regN.sv(45): truncated value with size 32 to match size of target (12) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv Line: 45
Info (10264): Verilog HDL Case Statement information at CPU_regN.sv(35): all case item expressions in this case statement are onehot File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv Line: 35
Info (12128): Elaborating entity "CPU_regN" for hierarchy "CPU:inst|CPU_regN:inst4"
Info (10264): Verilog HDL Case Statement information at CPU_regN.sv(35): all case item expressions in this case statement are onehot File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv Line: 35
Info (12128): Elaborating entity "GPR_selector" for hierarchy "CPU:inst|GPR_selector:inst18"
Warning (275083): Bus "sel2[3..0]" found using same base name as "sel", which might lead to a name conflict.
Warning (275080): Converted elements in bus name "sel" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "sel[3..0]" to "sel3..0"
    Warning (275081): Converted element name(s) from "sel[3..0]" to "sel3..0"
Warning (275080): Converted elements in bus name "sel2" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "sel2[3..0]" to "sel23..0"
Info (12128): Elaborating entity "GPR_MUX" for hierarchy "CPU:inst|GPR_selector:inst18|GPR_MUX:inst2"
Info (12128): Elaborating entity "GPR_DEMUX" for hierarchy "CPU:inst|GPR_selector:inst18|GPR_DEMUX:inst"
Info (12128): Elaborating entity "dest_reg_selector" for hierarchy "CPU:inst|dest_reg_selector:inst59"
Info (12128): Elaborating entity "CPU_latchN" for hierarchy "CPU:inst|CPU_latchN:inst12"
Warning (10230): Verilog HDL assignment warning at CPU_latchN.sv(50): truncated value with size 32 to match size of target (16) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 50
Warning (10270): Verilog HDL Case Statement warning at CPU_latchN.sv(40): incomplete case statement has no default case item File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 40
Info (10264): Verilog HDL Case Statement information at CPU_latchN.sv(40): all case item expressions in this case statement are onehot File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 40
Info (10041): Inferred latch for "internal_reg[0]" at CPU_latchN.sv(25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
Info (10041): Inferred latch for "internal_reg[1]" at CPU_latchN.sv(25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
Info (10041): Inferred latch for "internal_reg[2]" at CPU_latchN.sv(25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
Info (10041): Inferred latch for "internal_reg[3]" at CPU_latchN.sv(25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
Info (10041): Inferred latch for "internal_reg[4]" at CPU_latchN.sv(25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
Info (10041): Inferred latch for "internal_reg[5]" at CPU_latchN.sv(25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
Info (10041): Inferred latch for "internal_reg[6]" at CPU_latchN.sv(25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
Info (10041): Inferred latch for "internal_reg[7]" at CPU_latchN.sv(25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
Info (10041): Inferred latch for "internal_reg[8]" at CPU_latchN.sv(25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
Info (10041): Inferred latch for "internal_reg[9]" at CPU_latchN.sv(25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
Info (10041): Inferred latch for "internal_reg[10]" at CPU_latchN.sv(25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
Info (10041): Inferred latch for "internal_reg[11]" at CPU_latchN.sv(25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
Info (10041): Inferred latch for "internal_reg[12]" at CPU_latchN.sv(25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
Info (10041): Inferred latch for "internal_reg[13]" at CPU_latchN.sv(25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
Info (10041): Inferred latch for "internal_reg[14]" at CPU_latchN.sv(25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
Info (10041): Inferred latch for "internal_reg[15]" at CPU_latchN.sv(25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
Info (12128): Elaborating entity "CU_decoder" for hierarchy "CPU:inst|CU_decoder:inst26"
Warning (10270): Verilog HDL Case Statement warning at CU_decoder.sv(20): incomplete case statement has no default case item File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 20
Info (10041): Inferred latch for "CPU_state[0]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[1]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[2]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[3]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[4]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[5]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[6]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[7]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[8]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[9]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[10]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[11]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[12]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[13]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[14]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[15]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[16]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[17]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[18]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[19]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[20]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[21]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[22]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[23]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[24]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[25]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[26]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[27]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[28]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[29]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[30]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[31]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[32]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[33]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[34]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[35]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[36]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[37]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[38]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (10041): Inferred latch for "CPU_state[39]" at CU_decoder.sv(18) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv Line: 18
Info (12128): Elaborating entity "CU_counter" for hierarchy "CPU:inst|CU_counter:inst25"
Warning (10036): Verilog HDL or VHDL warning at CU_counter.sv(14): object "opcode_reg" assigned a value but never read File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 14
Warning (10230): Verilog HDL assignment warning at CU_counter.sv(238): truncated value with size 32 to match size of target (6) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 238
Info (10264): Verilog HDL Case Statement information at CU_counter.sv(115): all case item expressions in this case statement are onehot File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv Line: 115
Info (12128): Elaborating entity "CPU_latchN" for hierarchy "CPU:inst|CPU_latchN:inst60"
Warning (10230): Verilog HDL assignment warning at CPU_latchN.sv(50): truncated value with size 32 to match size of target (4) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 50
Warning (10270): Verilog HDL Case Statement warning at CPU_latchN.sv(40): incomplete case statement has no default case item File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 40
Info (10264): Verilog HDL Case Statement information at CPU_latchN.sv(40): all case item expressions in this case statement are onehot File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 40
Info (10041): Inferred latch for "internal_reg[0]" at CPU_latchN.sv(25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
Info (10041): Inferred latch for "internal_reg[1]" at CPU_latchN.sv(25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
Info (10041): Inferred latch for "internal_reg[2]" at CPU_latchN.sv(25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
Info (10041): Inferred latch for "internal_reg[3]" at CPU_latchN.sv(25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv Line: 25
Info (12128): Elaborating entity "debouncer" for hierarchy "debouncer:inst8"
Warning (10230): Verilog HDL assignment warning at debouncer.sv(48): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/debouncer.sv Line: 48
Warning (10230): Verilog HDL assignment warning at debouncer.sv(75): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/debouncer.sv Line: 75
Info (12128): Elaborating entity "CPU_regN" for hierarchy "CPU_regN:inst24"
Warning (10230): Verilog HDL assignment warning at CPU_regN.sv(45): truncated value with size 32 to match size of target (8) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv Line: 45
Info (10264): Verilog HDL Case Statement information at CPU_regN.sv(35): all case item expressions in this case statement are onehot File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv Line: 35
Info (12128): Elaborating entity "PS2controller" for hierarchy "PS2controller:inst3"
Info (12128): Elaborating entity "ps2_controller" for hierarchy "PS2controller:inst3|ps2_controller:inst1"
Warning (10230): Verilog HDL assignment warning at ps2_controller.sv(30): truncated value with size 32 to match size of target (4) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/PS2/sv files/ps2_controller.sv Line: 30
Info (12128): Elaborating entity "break_code_detector" for hierarchy "PS2controller:inst3|break_code_detector:inst"
Warning (10230): Verilog HDL assignment warning at break_code_detector.sv(32): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/PS2/sv files/break_code_detector.sv Line: 32
Info (12128): Elaborating entity "CPU_regN" for hierarchy "CPU_regN:inst26"
Warning (10230): Verilog HDL assignment warning at CPU_regN.sv(45): truncated value with size 32 to match size of target (4) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv Line: 45
Info (10264): Verilog HDL Case Statement information at CPU_regN.sv(35): all case item expressions in this case statement are onehot File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv Line: 35
Info (12128): Elaborating entity "AudioController" for hierarchy "AudioController:inst45"
Info (12128): Elaborating entity "muxN" for hierarchy "AudioController:inst45|muxN:inst4"
Info (12128): Elaborating entity "music_frequencies" for hierarchy "AudioController:inst45|music_frequencies:inst"
Info (12128): Elaborating entity "octave_mux" for hierarchy "AudioController:inst45|music_frequencies:inst|octave_mux:inst26"
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst1"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst2"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst3"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst15"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst4"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst5"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst7"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst16"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst8"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst9"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst10"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst14"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst12"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst13"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst17"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst18"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst19"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst20"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst21"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst22"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst23"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst24"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "fine_clk_divN" for hierarchy "AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst25"
Warning (10230): Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25) File: C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv Line: 38
Info (12128): Elaborating entity "special_key_detector" for hierarchy "AudioController:inst45|special_key_detector:inst7"
Info (12128): Elaborating entity "key_detector" for hierarchy "AudioController:inst45|key_detector:inst1"
Info (12128): Elaborating entity "seven_seg_controller" for hierarchy "seven_seg_controller:inst4"
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 90 warnings
    Info: Peak virtual memory: 4811 megabytes
    Info: Processing ended: Fri Apr 05 21:18:45 2024
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:11


