/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  reg [2:0] _01_;
  wire celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire [11:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire [14:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire [13:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = celloutsig_0_5z ? celloutsig_0_5z : in_data[4];
  assign celloutsig_1_3z = celloutsig_1_1z ? celloutsig_1_0z[4] : celloutsig_1_1z;
  assign celloutsig_0_17z = ~(celloutsig_0_14z[1] | celloutsig_0_14z[6]);
  assign celloutsig_1_8z = ~(celloutsig_1_1z | in_data[170]);
  assign celloutsig_0_12z = ~celloutsig_0_10z[5];
  assign celloutsig_0_8z = celloutsig_0_4z | ~(celloutsig_0_2z);
  assign celloutsig_0_3z = in_data[58] | celloutsig_0_1z;
  assign celloutsig_0_4z = celloutsig_0_0z | celloutsig_0_1z;
  assign celloutsig_1_18z = ~(celloutsig_1_11z ^ in_data[114]);
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _00_ <= 4'h0;
    else _00_ <= { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_5z };
  always_ff @(negedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _01_ <= 3'h0;
    else _01_ <= { celloutsig_1_5z[1], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_1z = in_data[78:54] === { in_data[90:67], celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_1z, celloutsig_0_12z, _00_, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z, _00_, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_3z, _00_ } === { celloutsig_0_11z[5:1], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_2z = { in_data[23:6], celloutsig_0_0z } === { in_data[91:76], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_5z = { in_data[14:12], celloutsig_0_1z, celloutsig_0_4z } && { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_9z = ! in_data[35:14];
  assign celloutsig_0_0z = in_data[51:43] < in_data[65:57];
  assign celloutsig_0_16z = { celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_5z } % { 1'h1, celloutsig_0_14z[5:2], celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_6z };
  assign celloutsig_1_0z = in_data[114:107] * in_data[134:127];
  assign celloutsig_1_10z = { in_data[178:174], _01_, celloutsig_1_2z, _01_ } * { celloutsig_1_5z[1:0], celloutsig_1_9z, celloutsig_1_9z, _01_, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_19z = ~ celloutsig_1_0z[7:4];
  assign celloutsig_1_4z = ~ celloutsig_1_2z;
  assign celloutsig_1_5z = ~ { celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_2z = { celloutsig_1_0z[5:4], celloutsig_1_1z } | celloutsig_1_0z[2:0];
  assign celloutsig_1_11z = | { celloutsig_1_10z[10:3], celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_0_10z = { celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z } << { celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_6z, _00_, celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_11z = { celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_4z } << { celloutsig_0_10z[8:2], _00_, celloutsig_0_1z };
  assign celloutsig_0_14z = { celloutsig_0_10z[8:3], celloutsig_0_2z, celloutsig_0_0z } << { in_data[40], celloutsig_0_8z, celloutsig_0_13z, _00_, celloutsig_0_8z };
  assign celloutsig_1_1z = ~((celloutsig_1_0z[6] & in_data[154]) | (celloutsig_1_0z[1] & in_data[96]));
  assign celloutsig_1_9z = ~((celloutsig_1_3z & celloutsig_1_4z[0]) | (in_data[139] & celloutsig_1_1z));
  assign { out_data[128], out_data[99:96], out_data[46:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
