# Reading D:/quartus/modelsim_ase/tcl/vsim/pref.tcl
# do lab9_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/ece385/Lab9/Lab9week2_aes_have_no_bug/Lab9week2_aes_have_no_bug/Lab9week1/Lab9_Avalon_Provided_2.0 {D:/OneDrive - International Campus, Zhejiang University/ece385/Lab9/Lab9week2_aes_have_no_bug/Lab9week2_aes_have_no_bug/Lab9week1/Lab9_Avalon_Provided_2.0/InvAddRoundKey.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:32:58 on Dec 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/OneDrive - International Campus, Zhejiang University/ece385/Lab9/Lab9week2_aes_have_no_bug/Lab9week2_aes_have_no_bug/Lab9week1/Lab9_Avalon_Provided_2.0" D:/OneDrive - International Campus, Zhejiang University/ece385/Lab9/Lab9week2_aes_have_no_bug/Lab9week2_aes_have_no_bug/Lab9week1/Lab9_Avalon_Provided_2.0/InvAddRoundKey.sv 
# -- Compiling module InvAddRoundKey
# 
# Top level modules:
# 	InvAddRoundKey
# End time: 19:32:58 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/ece385/Lab9/Lab9week2_aes_have_no_bug/Lab9week2_aes_have_no_bug/Lab9week1/Lab9_Avalon_Provided_2.0 {D:/OneDrive - International Campus, Zhejiang University/ece385/Lab9/Lab9week2_aes_have_no_bug/Lab9week2_aes_have_no_bug/Lab9week1/Lab9_Avalon_Provided_2.0/SubBytes.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:32:58 on Dec 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/OneDrive - International Campus, Zhejiang University/ece385/Lab9/Lab9week2_aes_have_no_bug/Lab9week2_aes_have_no_bug/Lab9week1/Lab9_Avalon_Provided_2.0" D:/OneDrive - International Campus, Zhejiang University/ece385/Lab9/Lab9week2_aes_have_no_bug/Lab9week2_aes_have_no_bug/Lab9week1/Lab9_Avalon_Provided_2.0/SubBytes.sv 
# -- Compiling module SubBytes
# -- Compiling module InvSubBytes
# 
# Top level modules:
# 	SubBytes
# 	InvSubBytes
# End time: 19:32:58 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/ece385/Lab9/Lab9week2_aes_have_no_bug/Lab9week2_aes_have_no_bug/Lab9week1/Lab9_Avalon_Provided_2.0 {D:/OneDrive - International Campus, Zhejiang University/ece385/Lab9/Lab9week2_aes_have_no_bug/Lab9week2_aes_have_no_bug/Lab9week1/Lab9_Avalon_Provided_2.0/InvShiftRows.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:32:58 on Dec 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/OneDrive - International Campus, Zhejiang University/ece385/Lab9/Lab9week2_aes_have_no_bug/Lab9week2_aes_have_no_bug/Lab9week1/Lab9_Avalon_Provided_2.0" D:/OneDrive - International Campus, Zhejiang University/ece385/Lab9/Lab9week2_aes_have_no_bug/Lab9week2_aes_have_no_bug/Lab9week1/Lab9_Avalon_Provided_2.0/InvShiftRows.sv 
# -- Compiling module InvShiftRows
# 
# Top level modules:
# 	InvShiftRows
# End time: 19:32:58 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/ece385/Lab9/Lab9week2_aes_have_no_bug/Lab9week2_aes_have_no_bug/Lab9week1/Lab9_Avalon_Provided_2.0 {D:/OneDrive - International Campus, Zhejiang University/ece385/Lab9/Lab9week2_aes_have_no_bug/Lab9week2_aes_have_no_bug/Lab9week1/Lab9_Avalon_Provided_2.0/InvMixColumns.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:32:58 on Dec 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/OneDrive - International Campus, Zhejiang University/ece385/Lab9/Lab9week2_aes_have_no_bug/Lab9week2_aes_have_no_bug/Lab9week1/Lab9_Avalon_Provided_2.0" D:/OneDrive - International Campus, Zhejiang University/ece385/Lab9/Lab9week2_aes_have_no_bug/Lab9week2_aes_have_no_bug/Lab9week1/Lab9_Avalon_Provided_2.0/InvMixColumns.sv 
# -- Compiling module InvMixColumns
# -- Compiling package InvMixColumns_sv_unit
# -- Compiling module GF_Mul_9
# -- Compiling module GF_Mul_b
# -- Compiling module GF_Mul_d
# -- Compiling module GF_Mul_e
# 
# Top level modules:
# 	InvMixColumns
# End time: 19:32:59 on Dec 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/ece385/Lab9/Lab9week2_aes_have_no_bug/Lab9week2_aes_have_no_bug/Lab9week1/Lab9_Avalon_Provided_2.0 {D:/OneDrive - International Campus, Zhejiang University/ece385/Lab9/Lab9week2_aes_have_no_bug/Lab9week2_aes_have_no_bug/Lab9week1/Lab9_Avalon_Provided_2.0/AES.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:32:59 on Dec 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/OneDrive - International Campus, Zhejiang University/ece385/Lab9/Lab9week2_aes_have_no_bug/Lab9week2_aes_have_no_bug/Lab9week1/Lab9_Avalon_Provided_2.0" D:/OneDrive - International Campus, Zhejiang University/ece385/Lab9/Lab9week2_aes_have_no_bug/Lab9week2_aes_have_no_bug/Lab9week1/Lab9_Avalon_Provided_2.0/AES.sv 
# -- Compiling module AES
# 
# Top level modules:
# 	AES
# End time: 19:32:59 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/ece385/Lab9/Lab9week2_aes_have_no_bug/Lab9week2_aes_have_no_bug/Lab9week1/Lab9_Avalon_Provided_2.0 {D:/OneDrive - International Campus, Zhejiang University/ece385/Lab9/Lab9week2_aes_have_no_bug/Lab9week2_aes_have_no_bug/Lab9week1/Lab9_Avalon_Provided_2.0/KeyExpansion.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:32:59 on Dec 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/OneDrive - International Campus, Zhejiang University/ece385/Lab9/Lab9week2_aes_have_no_bug/Lab9week2_aes_have_no_bug/Lab9week1/Lab9_Avalon_Provided_2.0" D:/OneDrive - International Campus, Zhejiang University/ece385/Lab9/Lab9week2_aes_have_no_bug/Lab9week2_aes_have_no_bug/Lab9week1/Lab9_Avalon_Provided_2.0/KeyExpansion.sv 
# -- Compiling module KeyExpansion
# -- Compiling module KeyExpansionOne
# 
# Top level modules:
# 	KeyExpansion
# End time: 19:32:59 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib nios_system
# ** Warning: (vlib-34) Library already exists at "nios_system".
# vmap nios_system nios_system
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap nios_system nios_system 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/ece385/Lab9/Lab9week2_aes_have_no_bug/Lab9week2_aes_have_no_bug/Lab9week1/Lab9_Avalon_Provided_2.0 {D:/OneDrive - International Campus, Zhejiang University/ece385/Lab9/Lab9week2_aes_have_no_bug/Lab9week2_aes_have_no_bug/Lab9week1/Lab9_Avalon_Provided_2.0/testbench_week2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:32:59 on Dec 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/OneDrive - International Campus, Zhejiang University/ece385/Lab9/Lab9week2_aes_have_no_bug/Lab9week2_aes_have_no_bug/Lab9week1/Lab9_Avalon_Provided_2.0" D:/OneDrive - International Campus, Zhejiang University/ece385/Lab9/Lab9week2_aes_have_no_bug/Lab9week2_aes_have_no_bug/Lab9week1/Lab9_Avalon_Provided_2.0/testbench_week2.sv 
# -- Compiling module testbench_week2
# 
# Top level modules:
# 	testbench_week2
# End time: 19:32:59 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L nios_system -voptargs="+acc"  testbench_week2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L nios_system -voptargs=""+acc"" testbench_week2 
# Start time: 19:33:01 on Dec 02,2020
# Loading sv_std.std
# Loading work.testbench_week2
# Loading work.AES
# Loading work.KeyExpansion
# Loading work.KeyExpansionOne
# Loading work.SubBytes
# Loading work.InvAddRoundKey
# Loading work.InvShiftRows
# Loading work.InvSubBytes
# Loading work.InvMixColumns
# Loading work.InvMixColumns_sv_unit
# Loading work.GF_Mul_9
# Loading work.GF_Mul_b
# Loading work.GF_Mul_d
# Loading work.GF_Mul_e
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 us
# ** Warning: (vsim-8315) D:/OneDrive - International Campus, Zhejiang University/ece385/Lab9/Lab9week2_aes_have_no_bug/Lab9week2_aes_have_no_bug/Lab9week1/Lab9_Avalon_Provided_2.0/AES.sv(134): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_week2/test
add wave -position end  sim:/testbench_week2/test/State
add wave -position end  sim:/testbench_week2/test/roundkey

restart -f
run 5us
# GetModuleFileName: 找不到指定的模块。
# 
# 
# ** Warning: (vsim-8315) D:/OneDrive - International Campus, Zhejiang University/ece385/Lab9/Lab9week2_aes_have_no_bug/Lab9week2_aes_have_no_bug/Lab9week1/Lab9_Avalon_Provided_2.0/AES.sv(134): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_week2/test

# End time: 20:25:47 on Dec 02,2020, Elapsed time: 0:52:46
# Errors: 0, Warnings: 2
