Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon Dec  4 10:21:48 2023
| Host         : dhep-sipm running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_tx_timing_summary_routed.rpt -pb uart_tx_timing_summary_routed.pb -rpx uart_tx_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_tx
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     7           
TIMING-18  Warning           Missing input or output delay   4           
TIMING-20  Warning           Non-clocked latch               5           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (23)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (2)

1. checking no_clock (21)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: FSM_onehot_present_state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FSM_onehot_present_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM_onehot_present_state_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: bit_index_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: bit_index_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: bit_index_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: clk_baudrate_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: trig_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (23)
-------------------------------------------------
 There are 23 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (2)
----------------------------
 There are 2 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.827        0.000                      0                  103        0.199        0.000                      0                  103        4.500        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.827        0.000                      0                  103        0.199        0.000                      0                  103        4.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.827ns  (required time - arrival time)
  Source:                 comp/counter_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 0.966ns (23.318%)  route 3.177ns (76.682%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.726     5.329    comp/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  comp/counter_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.419     5.748 f  comp/counter_out_reg[16]/Q
                         net (fo=2, routed)           1.091     6.839    comp/counter_out[16]
    SLICE_X1Y100         LUT4 (Prop_lut4_I1_O)        0.299     7.138 r  comp/counter_out[19]_i_5/O
                         net (fo=1, routed)           0.995     8.133    comp/counter_out[19]_i_5_n_0
    SLICE_X1Y97          LUT5 (Prop_lut5_I2_O)        0.124     8.257 r  comp/counter_out[19]_i_2/O
                         net (fo=20, routed)          1.090     9.347    comp/counter_out[19]_i_2_n_0
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.124     9.471 r  comp/counter_out[4]_i_1/O
                         net (fo=1, routed)           0.000     9.471    comp/counter_out_0[4]
    SLICE_X1Y96          FDRE                                         r  comp/counter_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.605    15.028    comp/clk_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  comp/counter_out_reg[4]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y96          FDRE (Setup_fdre_C_D)        0.031    15.298    comp/counter_out_reg[4]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                  5.827    

Slack (MET) :             5.841ns  (required time - arrival time)
  Source:                 comp/counter_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 0.996ns (23.869%)  route 3.177ns (76.131%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.726     5.329    comp/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  comp/counter_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.419     5.748 f  comp/counter_out_reg[16]/Q
                         net (fo=2, routed)           1.091     6.839    comp/counter_out[16]
    SLICE_X1Y100         LUT4 (Prop_lut4_I1_O)        0.299     7.138 r  comp/counter_out[19]_i_5/O
                         net (fo=1, routed)           0.995     8.133    comp/counter_out[19]_i_5_n_0
    SLICE_X1Y97          LUT5 (Prop_lut5_I2_O)        0.124     8.257 r  comp/counter_out[19]_i_2/O
                         net (fo=20, routed)          1.090     9.347    comp/counter_out[19]_i_2_n_0
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.154     9.501 r  comp/counter_out[5]_i_1/O
                         net (fo=1, routed)           0.000     9.501    comp/counter_out_0[5]
    SLICE_X1Y96          FDRE                                         r  comp/counter_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.605    15.028    comp/clk_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  comp/counter_out_reg[5]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y96          FDRE (Setup_fdre_C_D)        0.075    15.342    comp/counter_out_reg[5]
  -------------------------------------------------------------------
                         required time                         15.342    
                         arrival time                          -9.501    
  -------------------------------------------------------------------
                         slack                                  5.841    

Slack (MET) :             5.953ns  (required time - arrival time)
  Source:                 comp/counter_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 0.966ns (23.895%)  route 3.077ns (76.105%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.726     5.329    comp/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  comp/counter_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.419     5.748 f  comp/counter_out_reg[16]/Q
                         net (fo=2, routed)           1.091     6.839    comp/counter_out[16]
    SLICE_X1Y100         LUT4 (Prop_lut4_I1_O)        0.299     7.138 r  comp/counter_out[19]_i_5/O
                         net (fo=1, routed)           0.995     8.133    comp/counter_out[19]_i_5_n_0
    SLICE_X1Y97          LUT5 (Prop_lut5_I2_O)        0.124     8.257 r  comp/counter_out[19]_i_2/O
                         net (fo=20, routed)          0.990     9.247    comp/counter_out[19]_i_2_n_0
    SLICE_X1Y99          LUT2 (Prop_lut2_I0_O)        0.124     9.371 r  comp/counter_out[11]_i_1/O
                         net (fo=1, routed)           0.000     9.371    comp/counter_out_0[11]
    SLICE_X1Y99          FDRE                                         r  comp/counter_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.606    15.029    comp/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  comp/counter_out_reg[11]/C
                         clock pessimism              0.300    15.329    
                         clock uncertainty           -0.035    15.293    
    SLICE_X1Y99          FDRE (Setup_fdre_C_D)        0.031    15.324    comp/counter_out_reg[11]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                  5.953    

Slack (MET) :             5.969ns  (required time - arrival time)
  Source:                 comp/counter_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 0.994ns (24.419%)  route 3.077ns (75.581%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.726     5.329    comp/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  comp/counter_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.419     5.748 f  comp/counter_out_reg[16]/Q
                         net (fo=2, routed)           1.091     6.839    comp/counter_out[16]
    SLICE_X1Y100         LUT4 (Prop_lut4_I1_O)        0.299     7.138 r  comp/counter_out[19]_i_5/O
                         net (fo=1, routed)           0.995     8.133    comp/counter_out[19]_i_5_n_0
    SLICE_X1Y97          LUT5 (Prop_lut5_I2_O)        0.124     8.257 r  comp/counter_out[19]_i_2/O
                         net (fo=20, routed)          0.990     9.247    comp/counter_out[19]_i_2_n_0
    SLICE_X1Y99          LUT2 (Prop_lut2_I0_O)        0.152     9.399 r  comp/counter_out[12]_i_1/O
                         net (fo=1, routed)           0.000     9.399    comp/counter_out_0[12]
    SLICE_X1Y99          FDRE                                         r  comp/counter_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.606    15.029    comp/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  comp/counter_out_reg[12]/C
                         clock pessimism              0.300    15.329    
                         clock uncertainty           -0.035    15.293    
    SLICE_X1Y99          FDRE (Setup_fdre_C_D)        0.075    15.368    comp/counter_out_reg[12]
  -------------------------------------------------------------------
                         required time                         15.368    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                  5.969    

Slack (MET) :             6.044ns  (required time - arrival time)
  Source:                 comp/counter_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 0.966ns (25.334%)  route 2.847ns (74.666%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.726     5.329    comp/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  comp/counter_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.419     5.748 f  comp/counter_out_reg[16]/Q
                         net (fo=2, routed)           1.091     6.839    comp/counter_out[16]
    SLICE_X1Y100         LUT4 (Prop_lut4_I1_O)        0.299     7.138 r  comp/counter_out[19]_i_5/O
                         net (fo=1, routed)           0.995     8.133    comp/counter_out[19]_i_5_n_0
    SLICE_X1Y97          LUT5 (Prop_lut5_I2_O)        0.124     8.257 r  comp/counter_out[19]_i_2/O
                         net (fo=20, routed)          0.760     9.018    comp/counter_out[19]_i_2_n_0
    SLICE_X1Y100         LUT2 (Prop_lut2_I0_O)        0.124     9.142 r  comp/counter_out[18]_i_1/O
                         net (fo=1, routed)           0.000     9.142    comp/counter_out_0[18]
    SLICE_X1Y100         FDRE                                         r  comp/counter_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.590    15.012    comp/clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  comp/counter_out_reg[18]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X1Y100         FDRE (Setup_fdre_C_D)        0.029    15.186    comp/counter_out_reg[18]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                          -9.142    
  -------------------------------------------------------------------
                         slack                                  6.044    

Slack (MET) :             6.062ns  (required time - arrival time)
  Source:                 trig_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.828ns (24.011%)  route 2.620ns (75.989%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.709     5.311    clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  trig_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  trig_counter_reg[4]/Q
                         net (fo=2, routed)           0.679     6.447    trig_counter_reg_n_0_[4]
    SLICE_X0Y103         LUT4 (Prop_lut4_I2_O)        0.124     6.571 f  trig_counter[14]_i_6/O
                         net (fo=1, routed)           0.810     7.380    trig_counter[14]_i_6_n_0
    SLICE_X0Y104         LUT6 (Prop_lut6_I1_O)        0.124     7.504 f  trig_counter[14]_i_4/O
                         net (fo=2, routed)           0.441     7.946    trig_counter[14]_i_4_n_0
    SLICE_X0Y104         LUT3 (Prop_lut3_I2_O)        0.124     8.070 r  trig_counter[14]_i_1/O
                         net (fo=14, routed)          0.690     8.760    trig_counter[14]_i_1_n_0
    SLICE_X1Y104         FDRE                                         r  trig_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.589    15.011    clk_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  trig_counter_reg[5]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X1Y104         FDRE (Setup_fdre_C_R)       -0.429    14.822    trig_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -8.760    
  -------------------------------------------------------------------
                         slack                                  6.062    

Slack (MET) :             6.062ns  (required time - arrival time)
  Source:                 trig_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.828ns (24.011%)  route 2.620ns (75.989%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.709     5.311    clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  trig_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  trig_counter_reg[4]/Q
                         net (fo=2, routed)           0.679     6.447    trig_counter_reg_n_0_[4]
    SLICE_X0Y103         LUT4 (Prop_lut4_I2_O)        0.124     6.571 f  trig_counter[14]_i_6/O
                         net (fo=1, routed)           0.810     7.380    trig_counter[14]_i_6_n_0
    SLICE_X0Y104         LUT6 (Prop_lut6_I1_O)        0.124     7.504 f  trig_counter[14]_i_4/O
                         net (fo=2, routed)           0.441     7.946    trig_counter[14]_i_4_n_0
    SLICE_X0Y104         LUT3 (Prop_lut3_I2_O)        0.124     8.070 r  trig_counter[14]_i_1/O
                         net (fo=14, routed)          0.690     8.760    trig_counter[14]_i_1_n_0
    SLICE_X1Y104         FDRE                                         r  trig_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.589    15.011    clk_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  trig_counter_reg[6]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X1Y104         FDRE (Setup_fdre_C_R)       -0.429    14.822    trig_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -8.760    
  -------------------------------------------------------------------
                         slack                                  6.062    

Slack (MET) :             6.062ns  (required time - arrival time)
  Source:                 trig_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.828ns (24.011%)  route 2.620ns (75.989%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.709     5.311    clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  trig_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  trig_counter_reg[4]/Q
                         net (fo=2, routed)           0.679     6.447    trig_counter_reg_n_0_[4]
    SLICE_X0Y103         LUT4 (Prop_lut4_I2_O)        0.124     6.571 f  trig_counter[14]_i_6/O
                         net (fo=1, routed)           0.810     7.380    trig_counter[14]_i_6_n_0
    SLICE_X0Y104         LUT6 (Prop_lut6_I1_O)        0.124     7.504 f  trig_counter[14]_i_4/O
                         net (fo=2, routed)           0.441     7.946    trig_counter[14]_i_4_n_0
    SLICE_X0Y104         LUT3 (Prop_lut3_I2_O)        0.124     8.070 r  trig_counter[14]_i_1/O
                         net (fo=14, routed)          0.690     8.760    trig_counter[14]_i_1_n_0
    SLICE_X1Y104         FDRE                                         r  trig_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.589    15.011    clk_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  trig_counter_reg[7]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X1Y104         FDRE (Setup_fdre_C_R)       -0.429    14.822    trig_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -8.760    
  -------------------------------------------------------------------
                         slack                                  6.062    

Slack (MET) :             6.062ns  (required time - arrival time)
  Source:                 trig_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.828ns (24.011%)  route 2.620ns (75.989%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.709     5.311    clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  trig_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  trig_counter_reg[4]/Q
                         net (fo=2, routed)           0.679     6.447    trig_counter_reg_n_0_[4]
    SLICE_X0Y103         LUT4 (Prop_lut4_I2_O)        0.124     6.571 f  trig_counter[14]_i_6/O
                         net (fo=1, routed)           0.810     7.380    trig_counter[14]_i_6_n_0
    SLICE_X0Y104         LUT6 (Prop_lut6_I1_O)        0.124     7.504 f  trig_counter[14]_i_4/O
                         net (fo=2, routed)           0.441     7.946    trig_counter[14]_i_4_n_0
    SLICE_X0Y104         LUT3 (Prop_lut3_I2_O)        0.124     8.070 r  trig_counter[14]_i_1/O
                         net (fo=14, routed)          0.690     8.760    trig_counter[14]_i_1_n_0
    SLICE_X1Y104         FDRE                                         r  trig_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.589    15.011    clk_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  trig_counter_reg[8]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X1Y104         FDRE (Setup_fdre_C_R)       -0.429    14.822    trig_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -8.760    
  -------------------------------------------------------------------
                         slack                                  6.062    

Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 comp/counter_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 0.992ns (25.840%)  route 2.847ns (74.160%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.726     5.329    comp/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  comp/counter_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.419     5.748 f  comp/counter_out_reg[16]/Q
                         net (fo=2, routed)           1.091     6.839    comp/counter_out[16]
    SLICE_X1Y100         LUT4 (Prop_lut4_I1_O)        0.299     7.138 r  comp/counter_out[19]_i_5/O
                         net (fo=1, routed)           0.995     8.133    comp/counter_out[19]_i_5_n_0
    SLICE_X1Y97          LUT5 (Prop_lut5_I2_O)        0.124     8.257 r  comp/counter_out[19]_i_2/O
                         net (fo=20, routed)          0.760     9.018    comp/counter_out[19]_i_2_n_0
    SLICE_X1Y100         LUT2 (Prop_lut2_I0_O)        0.150     9.168 r  comp/counter_out[19]_i_1/O
                         net (fo=1, routed)           0.000     9.168    comp/counter_out_0[19]
    SLICE_X1Y100         FDRE                                         r  comp/counter_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.590    15.012    comp/clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  comp/counter_out_reg[19]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X1Y100         FDRE (Setup_fdre_C_D)        0.075    15.232    comp/counter_out_reg[19]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                          -9.168    
  -------------------------------------------------------------------
                         slack                                  6.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 trig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.324%)  route 0.150ns (44.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  trig_reg/Q
                         net (fo=8, routed)           0.150     1.809    trig_pin_OBUF
    SLICE_X2Y104         LUT3 (Prop_lut3_I1_O)        0.045     1.854 r  trig_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.854    trig_counter[0]_i_1_n_0
    SLICE_X2Y104         FDRE                                         r  trig_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  trig_counter_reg[0]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X2Y104         FDRE (Hold_fdre_C_D)         0.121     1.654    trig_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 button_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_buff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.191%)  route 0.157ns (45.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  button_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  button_buff_reg[0]/Q
                         net (fo=3, routed)           0.157     1.816    p_0_in1_in[1]
    SLICE_X2Y104         LUT3 (Prop_lut3_I0_O)        0.045     1.861 r  button_buff[1]_i_1/O
                         net (fo=1, routed)           0.000     1.861    button_buff[1]_i_1_n_0
    SLICE_X2Y104         FDRE                                         r  button_buff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  button_buff_reg[1]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X2Y104         FDRE (Hold_fdre_C_D)         0.120     1.653    button_buff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 comp/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_buff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.227ns (39.262%)  route 0.351ns (60.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.605     1.524    comp/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  comp/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.128     1.652 r  comp/result_reg/Q
                         net (fo=3, routed)           0.351     2.003    comp/butt_led_OBUF
    SLICE_X0Y103         LUT3 (Prop_lut3_I0_O)        0.099     2.102 r  comp/button_buff[0]_i_1/O
                         net (fo=1, routed)           0.000     2.102    comp_n_1
    SLICE_X0Y103         FDRE                                         r  button_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  button_buff_reg[0]/C
                         clock pessimism             -0.245     1.790    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.091     1.881    button_buff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 button_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.846%)  route 0.180ns (49.154%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  button_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  button_buff_reg[0]/Q
                         net (fo=3, routed)           0.180     1.838    p_0_in1_in[1]
    SLICE_X0Y104         LUT4 (Prop_lut4_I1_O)        0.045     1.883 r  trig_i_1/O
                         net (fo=1, routed)           0.000     1.883    trig_i_1_n_0
    SLICE_X0Y104         FDCE                                         r  trig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  trig_reg/C
                         clock pessimism             -0.502     1.533    
    SLICE_X0Y104         FDCE (Hold_fdce_C_D)         0.091     1.624    trig_reg
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 comp/counter_start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.141ns (27.683%)  route 0.368ns (72.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.605     1.524    comp/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  comp/counter_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  comp/counter_start_reg/Q
                         net (fo=21, routed)          0.368     2.034    comp/counter_start
    SLICE_X1Y100         FDRE                                         r  comp/counter_out_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.872     2.037    comp/clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  comp/counter_out_reg[18]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_R)        -0.018     1.773    comp/counter_out_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 comp/counter_start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp/counter_out_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.141ns (27.683%)  route 0.368ns (72.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.605     1.524    comp/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  comp/counter_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  comp/counter_start_reg/Q
                         net (fo=21, routed)          0.368     2.034    comp/counter_start
    SLICE_X1Y100         FDRE                                         r  comp/counter_out_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.872     2.037    comp/clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  comp/counter_out_reg[19]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_R)        -0.018     1.773    comp/counter_out_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 trig_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  trig_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  trig_counter_reg[12]/Q
                         net (fo=2, routed)           0.119     1.778    trig_counter_reg_n_0_[12]
    SLICE_X1Y105         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  trig_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    trig_counter_reg[12]_i_1_n_4
    SLICE_X1Y105         FDRE                                         r  trig_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  trig_counter_reg[12]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y105         FDRE (Hold_fdre_C_D)         0.105     1.622    trig_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 trig_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  trig_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  trig_counter_reg[4]/Q
                         net (fo=2, routed)           0.119     1.778    trig_counter_reg_n_0_[4]
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  trig_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    trig_counter_reg[4]_i_1_n_4
    SLICE_X1Y103         FDRE                                         r  trig_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  trig_counter_reg[4]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y103         FDRE (Hold_fdre_C_D)         0.105     1.622    trig_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 trig_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  trig_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  trig_counter_reg[8]/Q
                         net (fo=2, routed)           0.119     1.778    trig_counter_reg_n_0_[8]
    SLICE_X1Y104         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  trig_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    trig_counter_reg[8]_i_1_n_4
    SLICE_X1Y104         FDRE                                         r  trig_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  trig_counter_reg[8]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y104         FDRE (Hold_fdre_C_D)         0.105     1.622    trig_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 trig_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  trig_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  trig_counter_reg[5]/Q
                         net (fo=2, routed)           0.116     1.775    trig_counter_reg_n_0_[5]
    SLICE_X1Y104         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.890 r  trig_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.890    trig_counter_reg[8]_i_1_n_7
    SLICE_X1Y104         FDRE                                         r  trig_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  trig_counter_reg[5]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y104         FDRE (Hold_fdre_C_D)         0.105     1.622    trig_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    button_buff_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y104    button_buff_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y104    clk_baudrate_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y104    trig_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y105    trig_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y105    trig_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y105    trig_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y106    trig_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y106    trig_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    button_buff_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    button_buff_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y104    button_buff_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y104    button_buff_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y104    clk_baudrate_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y104    clk_baudrate_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y104    trig_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y104    trig_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y105    trig_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y105    trig_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    button_buff_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    button_buff_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y104    button_buff_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y104    button_buff_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y104    clk_baudrate_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y104    clk_baudrate_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y104    trig_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y104    trig_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y105    trig_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y105    trig_counter_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.247ns  (logic 4.554ns (40.493%)  route 6.693ns (59.507%))
  Logic Levels:           5  (FDPE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDPE                         0.000     0.000 r  FSM_onehot_present_state_reg[0]/C
    SLICE_X5Y104         FDPE (Prop_fdpe_C_Q)         0.627     0.627 r  FSM_onehot_present_state_reg[0]/Q
                         net (fo=3, routed)           0.596     1.223    FSM_onehot_present_state_reg_n_0_[0]
    SLICE_X5Y104         LUT2 (Prop_lut2_I0_O)        0.124     1.347 r  tx_done_reg_i_1/O
                         net (fo=4, routed)           0.839     2.187    tx_done_reg_i_1_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I5_O)        0.124     2.311 r  tx_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.433     2.744    tx_OBUF_inst_i_2_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I0_O)        0.124     2.868 r  tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.824     7.692    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    11.247 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.247    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_done_reg/G
                            (positive level-sensitive latch)
  Destination:            tx_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.195ns  (logic 4.145ns (66.910%)  route 2.050ns (33.090%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         LDCE                         0.000     0.000 r  tx_done_reg/G
    SLICE_X6Y104         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  tx_done_reg/Q
                         net (fo=1, routed)           2.050     2.675    tx_done_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520     6.195 r  tx_done_OBUF_inst/O
                         net (fo=0)                   0.000     6.195    tx_done
    H17                                                               r  tx_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bit_index_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.334ns  (logic 1.480ns (44.379%)  route 1.854ns (55.621%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=27, routed)          1.854     3.334    reset_IBUF
    SLICE_X4Y104         FDCE                                         f  bit_index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bit_index_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.334ns  (logic 1.480ns (44.379%)  route 1.854ns (55.621%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=27, routed)          1.854     3.334    reset_IBUF
    SLICE_X4Y104         FDCE                                         f  bit_index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bit_index_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.334ns  (logic 1.480ns (44.379%)  route 1.854ns (55.621%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=27, routed)          1.854     3.334    reset_IBUF
    SLICE_X4Y104         FDCE                                         f  bit_index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_onehot_present_state_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.330ns  (logic 1.480ns (44.437%)  route 1.850ns (55.563%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=27, routed)          1.850     3.330    reset_IBUF
    SLICE_X5Y104         FDPE                                         f  FSM_onehot_present_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_onehot_present_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.330ns  (logic 1.480ns (44.437%)  route 1.850ns (55.563%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=27, routed)          1.850     3.330    reset_IBUF
    SLICE_X5Y104         FDCE                                         f  FSM_onehot_present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_onehot_present_state_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.330ns  (logic 1.480ns (44.437%)  route 1.850ns (55.563%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=27, routed)          1.850     3.330    reset_IBUF
    SLICE_X5Y104         FDCE                                         f  FSM_onehot_present_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_onehot_present_state_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.330ns  (logic 1.480ns (44.437%)  route 1.850ns (55.563%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=27, routed)          1.850     3.330    reset_IBUF
    SLICE_X5Y104         FDCE                                         f  FSM_onehot_present_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_index_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bit_index_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.451ns  (logic 0.781ns (31.865%)  route 1.670ns (68.135%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDCE                         0.000     0.000 r  bit_index_reg[0]/C
    SLICE_X4Y104         FDCE (Prop_fdce_C_Q)         0.627     0.627 r  bit_index_reg[0]/Q
                         net (fo=9, routed)           1.043     1.670    bit_index[0]
    SLICE_X4Y104         LUT3 (Prop_lut3_I1_O)        0.154     1.824 r  bit_index[2]_i_1/O
                         net (fo=1, routed)           0.627     2.451    bit_index[2]_i_1_n_0
    SLICE_X4Y104         FDCE                                         r  bit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_select_counter_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            selected_frame_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.158ns (44.528%)  route 0.197ns (55.472%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         LDCE                         0.000     0.000 r  data_select_counter_reg[1]/G
    SLICE_X3Y102         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  data_select_counter_reg[1]/Q
                         net (fo=3, routed)           0.197     0.355    data_select_counter[1]
    SLICE_X3Y104         LDCE                                         r  selected_frame_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_select_counter_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            data_select_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.200ns (56.163%)  route 0.156ns (43.837%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         LDCE                         0.000     0.000 r  data_select_counter_reg[0]/G
    SLICE_X3Y102         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  data_select_counter_reg[0]/Q
                         net (fo=2, routed)           0.156     0.314    data_select_counter[0]
    SLICE_X3Y102         LUT1 (Prop_lut1_I0_O)        0.042     0.356 r  data_select_counter_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.356    data_select_counter_reg[0]_i_1_n_0
    SLICE_X3Y102         LDCE                                         r  data_select_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_index_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_present_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.239ns (60.748%)  route 0.154ns (39.252%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDCE                         0.000     0.000 r  bit_index_reg[0]/C
    SLICE_X4Y104         FDCE (Prop_fdce_C_Q)         0.194     0.194 r  bit_index_reg[0]/Q
                         net (fo=9, routed)           0.154     0.348    bit_index[0]
    SLICE_X5Y104         LUT6 (Prop_lut6_I3_O)        0.045     0.393 r  FSM_onehot_present_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.393    FSM_onehot_present_state[0]_i_1_n_0
    SLICE_X5Y104         FDPE                                         r  FSM_onehot_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_index_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_present_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.239ns (60.594%)  route 0.155ns (39.406%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDCE                         0.000     0.000 r  bit_index_reg[0]/C
    SLICE_X4Y104         FDCE (Prop_fdce_C_Q)         0.194     0.194 f  bit_index_reg[0]/Q
                         net (fo=9, routed)           0.155     0.349    bit_index[0]
    SLICE_X5Y104         LUT6 (Prop_lut6_I2_O)        0.045     0.394 r  FSM_onehot_present_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.394    FSM_onehot_present_state[1]_i_1_n_0
    SLICE_X5Y104         FDCE                                         r  FSM_onehot_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bit_index_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.239ns (60.154%)  route 0.158ns (39.846%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDCE                         0.000     0.000 r  FSM_onehot_present_state_reg[1]/C
    SLICE_X5Y104         FDCE (Prop_fdce_C_Q)         0.194     0.194 f  FSM_onehot_present_state_reg[1]/Q
                         net (fo=3, routed)           0.158     0.352    FSM_onehot_present_state_reg_n_0_[1]
    SLICE_X4Y104         LUT6 (Prop_lut6_I4_O)        0.045     0.397 r  bit_index[0]_i_1/O
                         net (fo=1, routed)           0.000     0.397    bit_index[0]_i_1_n_0
    SLICE_X4Y104         FDCE                                         r  bit_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_done_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.181ns (45.389%)  route 0.218ns (54.611%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDCE                         0.000     0.000 r  FSM_onehot_present_state_reg[3]/C
    SLICE_X5Y104         FDCE (Prop_fdce_C_Q)         0.181     0.181 r  FSM_onehot_present_state_reg[3]/Q
                         net (fo=5, routed)           0.218     0.399    FSM_onehot_present_state_reg_n_0_[3]
    SLICE_X6Y104         LDCE                                         r  tx_done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_present_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.181ns (41.326%)  route 0.257ns (58.674%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDCE                         0.000     0.000 r  FSM_onehot_present_state_reg[2]/C
    SLICE_X5Y104         FDCE (Prop_fdce_C_Q)         0.181     0.181 r  FSM_onehot_present_state_reg[2]/Q
                         net (fo=7, routed)           0.257     0.438    selected_frame__0
    SLICE_X5Y104         FDCE                                         r  FSM_onehot_present_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_present_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.445ns  (logic 0.194ns (43.627%)  route 0.251ns (56.373%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDCE                         0.000     0.000 r  FSM_onehot_present_state_reg[1]/C
    SLICE_X5Y104         FDCE (Prop_fdce_C_Q)         0.194     0.194 r  FSM_onehot_present_state_reg[1]/Q
                         net (fo=3, routed)           0.251     0.445    FSM_onehot_present_state_reg_n_0_[1]
    SLICE_X5Y104         FDCE                                         r  FSM_onehot_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_index_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bit_index_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.469ns  (logic 0.239ns (50.913%)  route 0.230ns (49.087%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDCE                         0.000     0.000 r  bit_index_reg[0]/C
    SLICE_X4Y104         FDCE (Prop_fdce_C_Q)         0.194     0.194 r  bit_index_reg[0]/Q
                         net (fo=9, routed)           0.230     0.424    bit_index[0]
    SLICE_X4Y104         LUT2 (Prop_lut2_I1_O)        0.045     0.469 r  bit_index[1]_i_1/O
                         net (fo=1, routed)           0.000     0.469    bit_index[1]_i_1_n_0
    SLICE_X4Y104         FDCE                                         r  bit_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_select_counter_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            data_select_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.546ns  (logic 0.203ns (37.186%)  route 0.343ns (62.814%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         LDCE                         0.000     0.000 r  data_select_counter_reg[0]/G
    SLICE_X3Y102         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  data_select_counter_reg[0]/Q
                         net (fo=2, routed)           0.156     0.314    data_select_counter[0]
    SLICE_X3Y102         LUT2 (Prop_lut2_I0_O)        0.045     0.359 r  data_select_counter_reg[1]_i_1/O
                         net (fo=1, routed)           0.187     0.546    data_select_counter_reg[1]_i_1_n_0
    SLICE_X3Y102         LDCE                                         r  data_select_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            butt_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.254ns  (logic 4.129ns (66.024%)  route 2.125ns (33.976%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.726     5.329    comp/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  comp/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.419     5.748 r  comp/result_reg/Q
                         net (fo=3, routed)           2.125     7.873    butt_led_OBUF
    K15                  OBUF (Prop_obuf_I_O)         3.710    11.583 r  butt_led_OBUF_inst/O
                         net (fo=0)                   0.000    11.583    butt_led
    K15                                                               r  butt_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.922ns  (logic 4.021ns (67.900%)  route 1.901ns (32.100%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.709     5.311    clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  trig_reg/Q
                         net (fo=8, routed)           1.901     7.668    trig_pin_OBUF
    C17                  OBUF (Prop_obuf_I_O)         3.565    11.233 r  trig_pin_OBUF_inst/O
                         net (fo=0)                   0.000    11.233    trig_pin
    C17                                                               r  trig_pin (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_present_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.084ns  (logic 0.580ns (53.521%)  route 0.504ns (46.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.709     5.311    clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  trig_reg/Q
                         net (fo=8, routed)           0.504     6.271    trig_pin_OBUF
    SLICE_X5Y104         LUT6 (Prop_lut6_I5_O)        0.124     6.395 r  FSM_onehot_present_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.395    FSM_onehot_present_state[0]_i_1_n_0
    SLICE_X5Y104         FDPE                                         r  FSM_onehot_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_present_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.081ns  (logic 0.580ns (53.669%)  route 0.501ns (46.331%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.709     5.311    clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  trig_reg/Q
                         net (fo=8, routed)           0.501     6.268    trig_pin_OBUF
    SLICE_X5Y104         LUT6 (Prop_lut6_I3_O)        0.124     6.392 r  FSM_onehot_present_state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.392    FSM_onehot_present_state[1]_i_1_n_0
    SLICE_X5Y104         FDCE                                         r  FSM_onehot_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_present_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.186ns (45.179%)  route 0.226ns (54.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  trig_reg/Q
                         net (fo=8, routed)           0.226     1.884    trig_pin_OBUF
    SLICE_X5Y104         LUT6 (Prop_lut6_I3_O)        0.045     1.929 r  FSM_onehot_present_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.929    FSM_onehot_present_state[1]_i_1_n_0
    SLICE_X5Y104         FDCE                                         r  FSM_onehot_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_present_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.186ns (45.070%)  route 0.227ns (54.931%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.141     1.658 f  trig_reg/Q
                         net (fo=8, routed)           0.227     1.885    trig_pin_OBUF
    SLICE_X5Y104         LUT6 (Prop_lut6_I5_O)        0.045     1.930 r  FSM_onehot_present_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.930    FSM_onehot_present_state[0]_i_1_n_0
    SLICE_X5Y104         FDPE                                         r  FSM_onehot_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.845ns  (logic 1.407ns (76.216%)  route 0.439ns (23.784%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  trig_reg/Q
                         net (fo=8, routed)           0.439     2.097    trig_pin_OBUF
    C17                  OBUF (Prop_obuf_I_O)         1.266     3.363 r  trig_pin_OBUF_inst/O
                         net (fo=0)                   0.000     3.363    trig_pin
    C17                                                               r  trig_pin (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            butt_led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.949ns  (logic 1.418ns (72.759%)  route 0.531ns (27.241%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.605     1.524    comp/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  comp/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.128     1.652 r  comp/result_reg/Q
                         net (fo=3, routed)           0.531     2.183    butt_led_OBUF
    K15                  OBUF (Prop_obuf_I_O)         1.290     3.473 r  butt_led_OBUF_inst/O
                         net (fo=0)                   0.000     3.473    butt_led
    K15                                                               r  butt_led (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trig_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.064ns  (logic 1.632ns (32.221%)  route 3.432ns (67.779%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=27, routed)          2.462     3.941    reset_IBUF
    SLICE_X0Y104         LUT2 (Prop_lut2_I1_O)        0.152     4.093 r  trig_counter[14]_i_2/O
                         net (fo=14, routed)          0.970     5.064    trig_counter0
    SLICE_X1Y103         FDRE                                         r  trig_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.589     5.011    clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  trig_counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trig_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.064ns  (logic 1.632ns (32.221%)  route 3.432ns (67.779%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=27, routed)          2.462     3.941    reset_IBUF
    SLICE_X0Y104         LUT2 (Prop_lut2_I1_O)        0.152     4.093 r  trig_counter[14]_i_2/O
                         net (fo=14, routed)          0.970     5.064    trig_counter0
    SLICE_X1Y103         FDRE                                         r  trig_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.589     5.011    clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  trig_counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trig_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.064ns  (logic 1.632ns (32.221%)  route 3.432ns (67.779%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=27, routed)          2.462     3.941    reset_IBUF
    SLICE_X0Y104         LUT2 (Prop_lut2_I1_O)        0.152     4.093 r  trig_counter[14]_i_2/O
                         net (fo=14, routed)          0.970     5.064    trig_counter0
    SLICE_X1Y103         FDRE                                         r  trig_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.589     5.011    clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  trig_counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trig_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.064ns  (logic 1.632ns (32.221%)  route 3.432ns (67.779%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=27, routed)          2.462     3.941    reset_IBUF
    SLICE_X0Y104         LUT2 (Prop_lut2_I1_O)        0.152     4.093 r  trig_counter[14]_i_2/O
                         net (fo=14, routed)          0.970     5.064    trig_counter0
    SLICE_X1Y103         FDRE                                         r  trig_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.589     5.011    clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  trig_counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trig_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.924ns  (logic 1.632ns (33.136%)  route 3.292ns (66.864%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=27, routed)          2.462     3.941    reset_IBUF
    SLICE_X0Y104         LUT2 (Prop_lut2_I1_O)        0.152     4.093 r  trig_counter[14]_i_2/O
                         net (fo=14, routed)          0.830     4.924    trig_counter0
    SLICE_X1Y104         FDRE                                         r  trig_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.589     5.011    clk_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  trig_counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trig_counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.924ns  (logic 1.632ns (33.136%)  route 3.292ns (66.864%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=27, routed)          2.462     3.941    reset_IBUF
    SLICE_X0Y104         LUT2 (Prop_lut2_I1_O)        0.152     4.093 r  trig_counter[14]_i_2/O
                         net (fo=14, routed)          0.830     4.924    trig_counter0
    SLICE_X1Y104         FDRE                                         r  trig_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.589     5.011    clk_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  trig_counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trig_counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.924ns  (logic 1.632ns (33.136%)  route 3.292ns (66.864%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=27, routed)          2.462     3.941    reset_IBUF
    SLICE_X0Y104         LUT2 (Prop_lut2_I1_O)        0.152     4.093 r  trig_counter[14]_i_2/O
                         net (fo=14, routed)          0.830     4.924    trig_counter0
    SLICE_X1Y104         FDRE                                         r  trig_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.589     5.011    clk_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  trig_counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trig_counter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.924ns  (logic 1.632ns (33.136%)  route 3.292ns (66.864%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=27, routed)          2.462     3.941    reset_IBUF
    SLICE_X0Y104         LUT2 (Prop_lut2_I1_O)        0.152     4.093 r  trig_counter[14]_i_2/O
                         net (fo=14, routed)          0.830     4.924    trig_counter0
    SLICE_X1Y104         FDRE                                         r  trig_counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.589     5.011    clk_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  trig_counter_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trig_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.755ns  (logic 1.604ns (33.721%)  route 3.152ns (66.279%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=27, routed)          2.462     3.941    reset_IBUF
    SLICE_X0Y104         LUT3 (Prop_lut3_I0_O)        0.124     4.065 r  trig_counter[14]_i_1/O
                         net (fo=14, routed)          0.690     4.755    trig_counter[14]_i_1_n_0
    SLICE_X1Y104         FDRE                                         r  trig_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.589     5.011    clk_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  trig_counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trig_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.755ns  (logic 1.604ns (33.721%)  route 3.152ns (66.279%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=27, routed)          2.462     3.941    reset_IBUF
    SLICE_X0Y104         LUT3 (Prop_lut3_I0_O)        0.124     4.065 r  trig_counter[14]_i_1/O
                         net (fo=14, routed)          0.690     4.755    trig_counter[14]_i_1_n_0
    SLICE_X1Y104         FDRE                                         r  trig_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.589     5.011    clk_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  trig_counter_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            comp/buffers_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.244ns (31.902%)  route 0.522ns (68.098%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  button_IBUF_inst/O
                         net (fo=1, routed)           0.522     0.766    comp/D[0]
    SLICE_X0Y95          FDRE                                         r  comp/buffers_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.877     2.042    comp/clk_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  comp/buffers_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_clock_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.825ns  (logic 0.247ns (30.008%)  route 0.577ns (69.992%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=27, routed)          0.577     0.825    reset_IBUF
    SLICE_X5Y100         FDCE                                         f  tx_clock_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.868     2.034    clk_IBUF_BUFG
    SLICE_X5Y100         FDCE                                         r  tx_clock_counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_clock_counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.825ns  (logic 0.247ns (30.008%)  route 0.577ns (69.992%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=27, routed)          0.577     0.825    reset_IBUF
    SLICE_X5Y100         FDCE                                         f  tx_clock_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.868     2.034    clk_IBUF_BUFG
    SLICE_X5Y100         FDCE                                         r  tx_clock_counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_clock_counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.825ns  (logic 0.247ns (30.008%)  route 0.577ns (69.992%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=27, routed)          0.577     0.825    reset_IBUF
    SLICE_X5Y100         FDCE                                         f  tx_clock_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.868     2.034    clk_IBUF_BUFG
    SLICE_X5Y100         FDCE                                         r  tx_clock_counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_clock_counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.825ns  (logic 0.247ns (30.008%)  route 0.577ns (69.992%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=27, routed)          0.577     0.825    reset_IBUF
    SLICE_X5Y100         FDCE                                         f  tx_clock_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.868     2.034    clk_IBUF_BUFG
    SLICE_X5Y100         FDCE                                         r  tx_clock_counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_clock_counter_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.247ns (29.850%)  route 0.581ns (70.150%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=27, routed)          0.581     0.829    reset_IBUF
    SLICE_X4Y100         FDPE                                         f  tx_clock_counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.868     2.034    clk_IBUF_BUFG
    SLICE_X4Y100         FDPE                                         r  tx_clock_counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_clock_counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.247ns (28.952%)  route 0.607ns (71.048%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=27, routed)          0.607     0.855    reset_IBUF
    SLICE_X5Y102         FDCE                                         f  tx_clock_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.868     2.034    clk_IBUF_BUFG
    SLICE_X5Y102         FDCE                                         r  tx_clock_counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_clock_counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.247ns (28.952%)  route 0.607ns (71.048%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=27, routed)          0.607     0.855    reset_IBUF
    SLICE_X5Y102         FDCE                                         f  tx_clock_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.868     2.034    clk_IBUF_BUFG
    SLICE_X5Y102         FDCE                                         r  tx_clock_counter_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_clock_counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.247ns (28.952%)  route 0.607ns (71.048%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=27, routed)          0.607     0.855    reset_IBUF
    SLICE_X5Y102         FDCE                                         f  tx_clock_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.868     2.034    clk_IBUF_BUFG
    SLICE_X5Y102         FDCE                                         r  tx_clock_counter_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_clock_counter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.247ns (28.952%)  route 0.607ns (71.048%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=27, routed)          0.607     0.855    reset_IBUF
    SLICE_X5Y102         FDCE                                         f  tx_clock_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.868     2.034    clk_IBUF_BUFG
    SLICE_X5Y102         FDCE                                         r  tx_clock_counter_reg[9]/C





