TOPLEVEL_LANG = verilog
VERILOG_SOURCES = $(shell pwd)/design.v
TOPLEVEL = ALU
MODULE = test_ALU

include $(shell cocotb-config --makefiles)/Makefile.sim

