

================================================================
== Vivado HLS Report for 'conv1'
================================================================
* Date:           Sun Jun  6 19:24:40 2021

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        resnet50_0
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.540|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  654417|  654417|  654417|  654417|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------+------------------------+------+------+------+------+---------+
        |                           |                        |   Latency   |   Interval  | Pipeline|
        |          Instance         |         Module         |  min |  max |  min |  max |   Type  |
        +---------------------------+------------------------+------+------+------+------+---------+
        |dataflow_parent_loop_2_U0  |dataflow_parent_loop_2  |  5842|  5842|  5842|  5842|   none  |
        +---------------------------+------------------------+------+------+------+------+---------+

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  654416|  654416|      5844|          -|          -|   112|    no    |
        +----------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|      45|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        0|    286|    32445|   62194|    -|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|      18|    -|
|Register         |        -|      -|       15|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|    286|    32460|   62257|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|     14|        3|      11|    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+------------------------+---------+-------+-------+-------+-----+
    |          Instance         |         Module         | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +---------------------------+------------------------+---------+-------+-------+-------+-----+
    |dataflow_parent_loop_2_U0  |dataflow_parent_loop_2  |        0|    286|  32445|  62194|    0|
    +---------------------------+------------------------+---------+-------+-------+-------+-----+
    |Total                      |                        |        0|    286|  32445|  62194|    0|
    +---------------------------+------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |loop_dataflow_input_count   |     +    |      0|  0|  15|           7|           1|
    |loop_dataflow_output_count  |     +    |      0|  0|  15|           7|           1|
    |bound_minus_1               |     -    |      0|  0|  15|           6|           1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|  45|          20|           3|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|    7|         14|
    |loop_dataflow_output_count  |   9|          2|    7|         14|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   14|         28|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+---+----+-----+-----------+
    |                      Name                      | FF| LUT| Bits| Const Bits|
    +------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_dataflow_parent_loop_2_U0_ap_start  |  1|   0|    1|          0|
    |loop_dataflow_input_count                       |  7|   0|    7|          0|
    |loop_dataflow_output_count                      |  7|   0|    7|          0|
    +------------------------------------------------+---+----+-----+-----------+
    |Total                                           | 15|   0|   15|          0|
    +------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|input_V_address0   | out |   13|  ap_memory |    input_V   |     array    |
|input_V_ce0        | out |    1|  ap_memory |    input_V   |     array    |
|input_V_d0         | out |  216|  ap_memory |    input_V   |     array    |
|input_V_q0         |  in |  216|  ap_memory |    input_V   |     array    |
|input_V_we0        | out |    1|  ap_memory |    input_V   |     array    |
|input_V_address1   | out |   13|  ap_memory |    input_V   |     array    |
|input_V_ce1        | out |    1|  ap_memory |    input_V   |     array    |
|input_V_d1         | out |  216|  ap_memory |    input_V   |     array    |
|input_V_q1         |  in |  216|  ap_memory |    input_V   |     array    |
|input_V_we1        | out |    1|  ap_memory |    input_V   |     array    |
|output_V_address0  | out |   15|  ap_memory |   output_V   |     array    |
|output_V_ce0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_d0        | out |  288|  ap_memory |   output_V   |     array    |
|output_V_q0        |  in |  288|  ap_memory |   output_V   |     array    |
|output_V_we0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_address1  | out |   15|  ap_memory |   output_V   |     array    |
|output_V_ce1       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_d1        | out |  288|  ap_memory |   output_V   |     array    |
|output_V_q1        |  in |  288|  ap_memory |   output_V   |     array    |
|output_V_we1       | out |    1|  ap_memory |   output_V   |     array    |
|ap_clk             |  in |    1| ap_ctrl_hs |     conv1    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |     conv1    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |     conv1    | return value |
|ap_done            | out |    1| ap_ctrl_hs |     conv1    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |     conv1    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |     conv1    | return value |
|ap_continue        |  in |    1| ap_ctrl_hs |     conv1    | return value |
+-------------------+-----+-----+------------+--------------+--------------+

