{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570444111466 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570444111475 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 07 12:28:31 2019 " "Processing started: Mon Oct 07 12:28:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570444111475 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570444111475 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off L4_klokke_Simen_Fuglestad_3a -c L4_klokke_Simen_Fuglestad_3a " "Command: quartus_map --read_settings_files=on --write_settings_files=off L4_klokke_Simen_Fuglestad_3a -c L4_klokke_Simen_Fuglestad_3a" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570444111475 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570444112190 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570444112190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l4_klokke_simen_fuglestad_3a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file l4_klokke_simen_fuglestad_3a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 L4_klokke_ERL_SF_3a-RTL " "Found design unit 1: L4_klokke_ERL_SF_3a-RTL" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570444123527 ""} { "Info" "ISGN_ENTITY_NAME" "1 L4_klokke_ERL_SF_3a " "Found entity 1: L4_klokke_ERL_SF_3a" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570444123527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570444123527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enable_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enable_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Enable_gen-rtl " "Found design unit 1: Enable_gen-rtl" {  } { { "enable_gen.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/enable_gen.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570444123532 ""} { "Info" "ISGN_ENTITY_NAME" "1 Enable_gen " "Found entity 1: Enable_gen" {  } { { "enable_gen.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/enable_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570444123532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570444123532 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "L4_klokke_ERL_SF_3a " "Elaborating entity \"L4_klokke_ERL_SF_3a\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570444123592 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 L4_klokke_Simen_Fuglestad_3a.vhd(11) " "VHDL Signal Declaration warning at L4_klokke_Simen_Fuglestad_3a.vhd(11): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570444123599 "|L4_klokke_ERL_SF_3a"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 L4_klokke_Simen_Fuglestad_3a.vhd(11) " "VHDL Signal Declaration warning at L4_klokke_Simen_Fuglestad_3a.vhd(11): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570444123599 "|L4_klokke_ERL_SF_3a"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 L4_klokke_Simen_Fuglestad_3a.vhd(11) " "VHDL Signal Declaration warning at L4_klokke_Simen_Fuglestad_3a.vhd(11): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570444123599 "|L4_klokke_ERL_SF_3a"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 L4_klokke_Simen_Fuglestad_3a.vhd(11) " "VHDL Signal Declaration warning at L4_klokke_Simen_Fuglestad_3a.vhd(11): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570444123600 "|L4_klokke_ERL_SF_3a"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 L4_klokke_Simen_Fuglestad_3a.vhd(11) " "VHDL Signal Declaration warning at L4_klokke_Simen_Fuglestad_3a.vhd(11): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570444123600 "|L4_klokke_ERL_SF_3a"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 L4_klokke_Simen_Fuglestad_3a.vhd(11) " "VHDL Signal Declaration warning at L4_klokke_Simen_Fuglestad_3a.vhd(11): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570444123600 "|L4_klokke_ERL_SF_3a"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[16..0\] L4_klokke_Simen_Fuglestad_3a.vhd(10) " "Using initial value X (don't care) for net \"LEDR\[16..0\]\" at L4_klokke_Simen_Fuglestad_3a.vhd(10)" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570444123601 "|L4_klokke_ERL_SF_3a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Enable_gen Enable_gen:enable_gen_1 " "Elaborating entity \"Enable_gen\" for hierarchy \"Enable_gen:enable_gen_1\"" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "enable_gen_1" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570444123625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a824.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a824.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a824 " "Found entity 1: altsyncram_a824" {  } { { "db/altsyncram_a824.tdf" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/db/altsyncram_a824.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570444125464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570444125464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570444125761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570444125761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570444125895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570444125895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tei.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tei " "Found entity 1: cntr_tei" {  } { { "db/cntr_tei.tdf" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/db/cntr_tei.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570444126202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570444126202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pgc " "Found entity 1: cmpr_pgc" {  } { { "db/cmpr_pgc.tdf" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/db/cmpr_pgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570444126270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570444126270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/db/cntr_m9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570444126413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570444126413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/db/cntr_ggi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570444126672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570444126672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570444126762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570444126762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570444126898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570444126898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570444126969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570444126969 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570444127603 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1570444127722 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.10.07.12:28:52 Progress: Loading slda0f62a39/alt_sld_fab_wrapper_hw.tcl " "2019.10.07.12:28:52 Progress: Loading slda0f62a39/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570444132258 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570444135553 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570444135746 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570444138552 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570444138736 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570444138932 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570444139150 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570444139160 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570444139161 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1570444139885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda0f62a39/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda0f62a39/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda0f62a39/alt_sld_fab.v" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/db/ip/slda0f62a39/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570444140154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570444140154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda0f62a39/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda0f62a39/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda0f62a39/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/db/ip/slda0f62a39/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570444140244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570444140244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda0f62a39/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda0f62a39/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda0f62a39/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/db/ip/slda0f62a39/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570444140254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570444140254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda0f62a39/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda0f62a39/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda0f62a39/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/db/ip/slda0f62a39/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570444140334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570444140334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda0f62a39/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda0f62a39/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda0f62a39/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/db/ip/slda0f62a39/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570444140418 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda0f62a39/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/db/ip/slda0f62a39/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570444140418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570444140418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda0f62a39/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda0f62a39/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda0f62a39/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/db/ip/slda0f62a39/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570444140504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570444140504 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570444142339 "|L4_klokke_ERL_SF_3a|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1570444142339 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570444142425 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 45 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 45 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1570444144342 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570444144356 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570444144356 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570444144563 "|L4_klokke_ERL_SF_3a|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570444144563 "|L4_klokke_ERL_SF_3a|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "L4_klokke_Simen_Fuglestad_3a.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad_3a/L4_klokke_Simen_Fuglestad_3a.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570444144563 "|L4_klokke_ERL_SF_3a|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1570444144563 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "880 " "Implemented 880 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570444144564 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570444144564 ""} { "Info" "ICUT_CUT_TM_LCELLS" "801 " "Implemented 801 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570444144564 ""} { "Info" "ICUT_CUT_TM_RAMS" "6 " "Implemented 6 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1570444144564 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570444144564 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570444144611 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 07 12:29:04 2019 " "Processing ended: Mon Oct 07 12:29:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570444144611 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570444144611 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570444144611 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570444144611 ""}
