<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcu50-fsvh2104-2-e</Part>
        <TopModelName>mat_mul</TopModelName>
        <TargetClockPeriod>3.33</TargetClockPeriod>
        <ClockUncertainty>0.40</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>loop auto-rewind stp (delay=4 cycles)</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.922</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>37</Best-caseLatency>
            <Average-caseLatency>37</Average-caseLatency>
            <Worst-caseLatency>37</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.123 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.123 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.123 us</Worst-caseRealTimeLatency>
            <Interval-min>36</Interval-min>
            <Interval-max>36</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3>
                <Slack>2.93</Slack>
                <TripCount>32</TripCount>
                <Latency>35</Latency>
                <AbsoluteTimeLatency>116</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>5</PipelineDepth>
                <InstanceList/>
            </VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>mat_mul.cpp:3</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3>
                    <Name>VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>mat_mul.cpp:10</SourceLocation>
                </VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>6</DSP>
            <FF>892</FF>
            <LUT>709</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2688</BRAM_18K>
            <DSP>5952</DSP>
            <FF>1743360</FF>
            <LUT>871680</LUT>
            <URAM>640</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>mat_mul</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>mat_mul</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>mat_mul</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>in1_Addr_A</name>
            <Object>in1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in1_EN_A</name>
            <Object>in1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in1_WEN_A</name>
            <Object>in1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in1_Din_A</name>
            <Object>in1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in1_Dout_A</name>
            <Object>in1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in1_Clk_A</name>
            <Object>in1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in1_Rst_A</name>
            <Object>in1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in1_Addr_B</name>
            <Object>in1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in1_EN_B</name>
            <Object>in1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in1_WEN_B</name>
            <Object>in1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in1_Din_B</name>
            <Object>in1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in1_Dout_B</name>
            <Object>in1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in1_Clk_B</name>
            <Object>in1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in1_Rst_B</name>
            <Object>in1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in2_Addr_A</name>
            <Object>in2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in2_EN_A</name>
            <Object>in2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in2_WEN_A</name>
            <Object>in2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in2_Din_A</name>
            <Object>in2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in2_Dout_A</name>
            <Object>in2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in2_Clk_A</name>
            <Object>in2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in2_Rst_A</name>
            <Object>in2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in2_Addr_B</name>
            <Object>in2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in2_EN_B</name>
            <Object>in2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in2_WEN_B</name>
            <Object>in2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in2_Din_B</name>
            <Object>in2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in2_Dout_B</name>
            <Object>in2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in2_Clk_B</name>
            <Object>in2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in2_Rst_B</name>
            <Object>in2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_Addr_A</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_EN_A</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_WEN_A</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_Din_A</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_Dout_A</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_Clk_A</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_Rst_A</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>mat_mul</ModuleName>
            <BindInstances>add_ln9_fu_235_p2 select_ln9_fu_241_p3 select_ln9_1_fu_249_p3 select_ln9_2_fu_475_p3 or_ln9_fu_257_p2 i_fu_263_p3 add_ln10_fu_275_p2 k_mid2_fu_281_p3 sum_mid2_fu_483_p3 j_fu_293_p3 add_ln16_fu_313_p2 add_ln14_1_fu_323_p2 add_ln14_2_fu_342_p2 add_ln14_3_fu_384_p2 mul_32s_32s_32_2_1_U1 mul_32s_32s_32_2_1_U2 k_fu_395_p2 xor_ln12_fu_409_p2 add_ln9_1_fu_415_p2 add_ln10_1_fu_421_p2 select_ln10_1_fu_427_p3 icmp_ln10_fu_435_p2 icmp_ln9_fu_441_p2 control_s_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>mat_mul</Name>
            <Loops>
                <VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.40</ClockUncertainty>
                    <EstimatedClockPeriod>2.922</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>37</Best-caseLatency>
                    <Average-caseLatency>37</Average-caseLatency>
                    <Worst-caseLatency>37</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.123 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.123 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.123 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>36</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=4 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3>
                        <Name>VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3</Name>
                        <Slack>2.93</Slack>
                        <TripCount>32</TripCount>
                        <Latency>35</Latency>
                        <AbsoluteTimeLatency>0.117 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>mat_mul.cpp:3</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3>
                            <Name>VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>mat_mul.cpp:10</SourceLocation>
                        </VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>892</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>709</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_235_p2" SOURCE="mat_mul.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln9_fu_241_p3" SOURCE="mat_mul.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln9_1_fu_249_p3" SOURCE="mat_mul.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln9_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln9_2_fu_475_p3" SOURCE="mat_mul.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln9_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln9_fu_257_p2" SOURCE="mat_mul.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3" OPTYPE="select" PRAGMA="" RTLNAME="i_fu_263_p3" SOURCE="mat_mul.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_275_p2" SOURCE="mat_mul.cpp:10" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3" OPTYPE="select" PRAGMA="" RTLNAME="k_mid2_fu_281_p3" SOURCE="mat_mul.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="k_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3" OPTYPE="select" PRAGMA="" RTLNAME="sum_mid2_fu_483_p3" SOURCE="mat_mul.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3" OPTYPE="select" PRAGMA="" RTLNAME="j_fu_293_p3" SOURCE="mat_mul.cpp:10" STORAGESUBTYPE="" URAM="0" VARIABLE="j" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_313_p2" SOURCE="mat_mul.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_1_fu_323_p2" SOURCE="mat_mul.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln14_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_2_fu_342_p2" SOURCE="mat_mul.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln14_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_3_fu_384_p2" SOURCE="mat_mul.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln14_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U1" SOURCE="mat_mul.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U2" SOURCE="mat_mul.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln14_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_395_p2" SOURCE="mat_mul.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="k" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln12_fu_409_p2" SOURCE="mat_mul.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_1_fu_415_p2" SOURCE="mat_mul.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_1_fu_421_p2" SOURCE="mat_mul.cpp:10" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln10_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln10_1_fu_427_p3" SOURCE="mat_mul.cpp:10" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln10_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln10_fu_435_p2" SOURCE="mat_mul.cpp:10" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln9_fu_441_p2" SOURCE="mat_mul.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln9" VISIBLE="false"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_csim code_analyzer="1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="in1" index="0" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="in1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="in1_PORTB" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="in2" index="1" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="in2_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="in2_PORTB" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out" index="2" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="out_r_PORTA" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="4" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="in1_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="32" addrWidth="32" portPrefix="in1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">64</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="in1_Addr_A">ADDR</portMap>
                <portMap portMapName="in1_EN_A">EN</portMap>
                <portMap portMapName="in1_WEN_A">WE</portMap>
                <portMap portMapName="in1_Din_A">DIN</portMap>
                <portMap portMapName="in1_Dout_A">DOUT</portMap>
                <portMap portMapName="in1_Clk_A">CLK</portMap>
                <portMap portMapName="in1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>in1_Addr_A</port>
                <port>in1_Clk_A</port>
                <port>in1_Din_A</port>
                <port>in1_Dout_A</port>
                <port>in1_EN_A</port>
                <port>in1_Rst_A</port>
                <port>in1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="in1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in1_PORTB" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="32" addrWidth="32" portPrefix="in1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">64</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="in1_Addr_B">ADDR</portMap>
                <portMap portMapName="in1_EN_B">EN</portMap>
                <portMap portMapName="in1_WEN_B">WE</portMap>
                <portMap portMapName="in1_Din_B">DIN</portMap>
                <portMap portMapName="in1_Dout_B">DOUT</portMap>
                <portMap portMapName="in1_Clk_B">CLK</portMap>
                <portMap portMapName="in1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>in1_Addr_B</port>
                <port>in1_Clk_B</port>
                <port>in1_Din_B</port>
                <port>in1_Dout_B</port>
                <port>in1_EN_B</port>
                <port>in1_Rst_B</port>
                <port>in1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="in1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in2_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="32" addrWidth="32" portPrefix="in2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">64</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="in2_Addr_A">ADDR</portMap>
                <portMap portMapName="in2_EN_A">EN</portMap>
                <portMap portMapName="in2_WEN_A">WE</portMap>
                <portMap portMapName="in2_Din_A">DIN</portMap>
                <portMap portMapName="in2_Dout_A">DOUT</portMap>
                <portMap portMapName="in2_Clk_A">CLK</portMap>
                <portMap portMapName="in2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>in2_Addr_A</port>
                <port>in2_Clk_A</port>
                <port>in2_Din_A</port>
                <port>in2_Dout_A</port>
                <port>in2_EN_A</port>
                <port>in2_Rst_A</port>
                <port>in2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="in2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in2_PORTB" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="32" addrWidth="32" portPrefix="in2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">64</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="in2_Addr_B">ADDR</portMap>
                <portMap portMapName="in2_EN_B">EN</portMap>
                <portMap portMapName="in2_WEN_B">WE</portMap>
                <portMap portMapName="in2_Din_B">DIN</portMap>
                <portMap portMapName="in2_Dout_B">DOUT</portMap>
                <portMap portMapName="in2_Clk_B">CLK</portMap>
                <portMap portMapName="in2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>in2_Addr_B</port>
                <port>in2_Clk_B</port>
                <port>in2_Din_B</port>
                <port>in2_Dout_B</port>
                <port>in2_EN_B</port>
                <port>in2_Rst_B</port>
                <port>in2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="in2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_r_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="32" addrWidth="32" portPrefix="out_r_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">64</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="out_r_Addr_A">ADDR</portMap>
                <portMap portMapName="out_r_EN_A">EN</portMap>
                <portMap portMapName="out_r_WEN_A">WE</portMap>
                <portMap portMapName="out_r_Din_A">DIN</portMap>
                <portMap portMapName="out_r_Dout_A">DOUT</portMap>
                <portMap portMapName="out_r_Clk_A">CLK</portMap>
                <portMap portMapName="out_r_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>out_r_Addr_A</port>
                <port>out_r_Clk_A</port>
                <port>out_r_Din_A</port>
                <port>out_r_Dout_A</port>
                <port>out_r_EN_A</port>
                <port>out_r_Rst_A</port>
                <port>out_r_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="3">Interface, Data Width, Address Width</keys>
                    <column name="s_axi_control">32, 4</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                </table>
            </item>
            <item name="BRAM">
                <table>
                    <keys size="3">Interface, Data Width, Address Width</keys>
                    <column name="in1_PORTA">32, 32</column>
                    <column name="in1_PORTB">32, 32</column>
                    <column name="in2_PORTA">32, 32</column>
                    <column name="in2_PORTB">32, 32</column>
                    <column name="out_r_PORTA">32, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in1">in, int*</column>
                    <column name="in2">in, int*</column>
                    <column name="out">out, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="in1">in1_PORTA, interface</column>
                    <column name="in1">in1_PORTB, interface</column>
                    <column name="in2">in2_PORTA, interface</column>
                    <column name="in2">in2_PORTB, interface</column>
                    <column name="out">out_r_PORTA, interface</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="interface" location="mat_mul.cpp:4" status="valid" parentFunction="mat_mul" variable="return" isDirective="0" options="port=return mode=s_axilite"/>
        <Pragma type="interface" location="mat_mul.cpp:5" status="valid" parentFunction="mat_mul" variable="in1" isDirective="0" options="port=in1 mode=bram"/>
        <Pragma type="interface" location="mat_mul.cpp:6" status="valid" parentFunction="mat_mul" variable="in2" isDirective="0" options="port=in2 mode=bram"/>
        <Pragma type="interface" location="mat_mul.cpp:7" status="valid" parentFunction="mat_mul" variable="out" isDirective="0" options="port=out mode=bram"/>
        <Pragma type="unroll" location="mat_mul.cpp:13" status="valid" parentFunction="mat_mul" variable="" isDirective="0" options="factor=2"/>
    </PragmaReport>
</profile>

