begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/* CPU data for iq2000.  THIS FILE IS MACHINE GENERATED WITH CGEN.  Copyright 1996-2005 Free Software Foundation, Inc.  This file is part of the GNU Binutils and/or GDB, the GNU debugger.  This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2, or (at your option) any later version.  This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for more details.  You should have received a copy of the GNU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA.  */
end_comment

begin_include
include|#
directive|include
file|"sysdep.h"
end_include

begin_include
include|#
directive|include
file|<stdio.h>
end_include

begin_include
include|#
directive|include
file|<stdarg.h>
end_include

begin_include
include|#
directive|include
file|"ansidecl.h"
end_include

begin_include
include|#
directive|include
file|"bfd.h"
end_include

begin_include
include|#
directive|include
file|"symcat.h"
end_include

begin_include
include|#
directive|include
file|"iq2000-desc.h"
end_include

begin_include
include|#
directive|include
file|"iq2000-opc.h"
end_include

begin_include
include|#
directive|include
file|"opintl.h"
end_include

begin_include
include|#
directive|include
file|"libiberty.h"
end_include

begin_include
include|#
directive|include
file|"xregex.h"
end_include

begin_comment
comment|/* Attributes.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_ATTR_ENTRY
name|bool_attr
index|[]
init|=
block|{
block|{
literal|"#f"
block|,
literal|0
block|}
block|,
block|{
literal|"#t"
block|,
literal|1
block|}
block|,
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_ATTR_ENTRY
name|MACH_attr
index|[]
name|ATTRIBUTE_UNUSED
init|=
block|{
block|{
literal|"base"
block|,
name|MACH_BASE
block|}
block|,
block|{
literal|"iq2000"
block|,
name|MACH_IQ2000
block|}
block|,
block|{
literal|"iq10"
block|,
name|MACH_IQ10
block|}
block|,
block|{
literal|"max"
block|,
name|MACH_MAX
block|}
block|,
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_ATTR_ENTRY
name|ISA_attr
index|[]
name|ATTRIBUTE_UNUSED
init|=
block|{
block|{
literal|"iq2000"
block|,
name|ISA_IQ2000
block|}
block|,
block|{
literal|"max"
block|,
name|ISA_MAX
block|}
block|,
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_ATTR_TABLE
name|iq2000_cgen_ifield_attr_table
index|[]
init|=
block|{
block|{
literal|"MACH"
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"VIRTUAL"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PCREL-ADDR"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"ABS-ADDR"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"RESERVED"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SIGN-OPT"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SIGNED"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_ATTR_TABLE
name|iq2000_cgen_hardware_attr_table
index|[]
init|=
block|{
block|{
literal|"MACH"
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"VIRTUAL"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"CACHE-ADDR"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PC"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PROFILE"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_ATTR_TABLE
name|iq2000_cgen_operand_attr_table
index|[]
init|=
block|{
block|{
literal|"MACH"
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"VIRTUAL"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PCREL-ADDR"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"ABS-ADDR"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SIGN-OPT"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SIGNED"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"NEGATIVE"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"RELAX"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SEM-ONLY"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_ATTR_TABLE
name|iq2000_cgen_insn_attr_table
index|[]
init|=
block|{
block|{
literal|"MACH"
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"ALIAS"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"VIRTUAL"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"UNCOND-CTI"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"COND-CTI"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SKIP-CTI"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"DELAY-SLOT"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"RELAXABLE"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"RELAXED"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"NO-DIS"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PBB"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"YIELD-INSN"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"LOAD-DELAY"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"EVEN-REG-NUM"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"UNSUPPORTED"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"USES-RD"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"USES-RS"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"USES-RT"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"USES-R31"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Instruction set variants.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_ISA
name|iq2000_cgen_isa_table
index|[]
init|=
block|{
block|{
literal|"iq2000"
block|,
literal|32
block|,
literal|32
block|,
literal|32
block|,
literal|32
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Machine variants.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_MACH
name|iq2000_cgen_mach_table
index|[]
init|=
block|{
block|{
literal|"iq2000"
block|,
literal|"iq2000"
block|,
name|MACH_IQ2000
block|,
literal|0
block|}
block|,
block|{
literal|"iq10"
block|,
literal|"iq10"
block|,
name|MACH_IQ10
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|iq2000_cgen_opval_gr_names_entries
index|[]
init|=
block|{
block|{
literal|"r0"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"%0"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r1"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"%1"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r2"
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"%2"
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r3"
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"%3"
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r4"
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"%4"
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r5"
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"%5"
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r6"
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"%6"
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r7"
block|,
literal|7
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"%7"
block|,
literal|7
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r8"
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"%8"
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r9"
block|,
literal|9
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"%9"
block|,
literal|9
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r10"
block|,
literal|10
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"%10"
block|,
literal|10
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r11"
block|,
literal|11
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"%11"
block|,
literal|11
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r12"
block|,
literal|12
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"%12"
block|,
literal|12
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r13"
block|,
literal|13
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"%13"
block|,
literal|13
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r14"
block|,
literal|14
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"%14"
block|,
literal|14
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r15"
block|,
literal|15
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"%15"
block|,
literal|15
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r16"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"%16"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r17"
block|,
literal|17
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"%17"
block|,
literal|17
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r18"
block|,
literal|18
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"%18"
block|,
literal|18
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r19"
block|,
literal|19
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"%19"
block|,
literal|19
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r20"
block|,
literal|20
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"%20"
block|,
literal|20
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r21"
block|,
literal|21
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"%21"
block|,
literal|21
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r22"
block|,
literal|22
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"%22"
block|,
literal|22
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r23"
block|,
literal|23
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"%23"
block|,
literal|23
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r24"
block|,
literal|24
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"%24"
block|,
literal|24
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r25"
block|,
literal|25
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"%25"
block|,
literal|25
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r26"
block|,
literal|26
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"%26"
block|,
literal|26
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r27"
block|,
literal|27
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"%27"
block|,
literal|27
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r28"
block|,
literal|28
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"%28"
block|,
literal|28
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r29"
block|,
literal|29
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"%29"
block|,
literal|29
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r30"
block|,
literal|30
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"%30"
block|,
literal|30
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r31"
block|,
literal|31
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"%31"
block|,
literal|31
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|iq2000_cgen_opval_gr_names
init|=
block|{
operator|&
name|iq2000_cgen_opval_gr_names_entries
index|[
literal|0
index|]
block|,
literal|64
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* The hardware table.  */
end_comment

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_HW_##a)
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_HW_
comment|/**/
value|a)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_decl_stmt
specifier|const
name|CGEN_HW_ENTRY
name|iq2000_cgen_hw_table
index|[]
init|=
block|{
block|{
literal|"h-memory"
block|,
name|HW_H_MEMORY
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-sint"
block|,
name|HW_H_SINT
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-uint"
block|,
name|HW_H_UINT
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-addr"
block|,
name|HW_H_ADDR
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-iaddr"
block|,
name|HW_H_IADDR
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-pc"
block|,
name|HW_H_PC
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PROFILE
argument_list|)
operator||
name|A
argument_list|(
name|PC
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-gr"
block|,
name|HW_H_GR
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|iq2000_cgen_opval_gr_names
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_undef
undef|#
directive|undef
name|A
end_undef

begin_comment
comment|/* The instruction field table.  */
end_comment

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_IFLD_##a)
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_IFLD_
comment|/**/
value|a)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_decl_stmt
specifier|const
name|CGEN_IFLD
name|iq2000_cgen_ifld_table
index|[]
init|=
block|{
block|{
name|IQ2000_F_NIL
block|,
literal|"f-nil"
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|IQ2000_F_ANYOF
block|,
literal|"f-anyof"
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|IQ2000_F_OPCODE
block|,
literal|"f-opcode"
block|,
literal|0
block|,
literal|32
block|,
literal|31
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|IQ2000_F_RS
block|,
literal|"f-rs"
block|,
literal|0
block|,
literal|32
block|,
literal|25
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|IQ2000_F_RT
block|,
literal|"f-rt"
block|,
literal|0
block|,
literal|32
block|,
literal|20
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|IQ2000_F_RD
block|,
literal|"f-rd"
block|,
literal|0
block|,
literal|32
block|,
literal|15
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|IQ2000_F_SHAMT
block|,
literal|"f-shamt"
block|,
literal|0
block|,
literal|32
block|,
literal|10
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|IQ2000_F_CP_OP
block|,
literal|"f-cp-op"
block|,
literal|0
block|,
literal|32
block|,
literal|10
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|IQ2000_F_CP_OP_10
block|,
literal|"f-cp-op-10"
block|,
literal|0
block|,
literal|32
block|,
literal|10
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|IQ2000_F_CP_GRP
block|,
literal|"f-cp-grp"
block|,
literal|0
block|,
literal|32
block|,
literal|7
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|IQ2000_F_FUNC
block|,
literal|"f-func"
block|,
literal|0
block|,
literal|32
block|,
literal|5
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|IQ2000_F_IMM
block|,
literal|"f-imm"
block|,
literal|0
block|,
literal|32
block|,
literal|15
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|IQ2000_F_RD_RS
block|,
literal|"f-rd-rs"
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|IQ2000_F_RD_RT
block|,
literal|"f-rd-rt"
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|IQ2000_F_RT_RS
block|,
literal|"f-rt-rs"
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|IQ2000_F_JTARG
block|,
literal|"f-jtarg"
block|,
literal|0
block|,
literal|32
block|,
literal|15
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|ABS_ADDR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|IQ2000_F_JTARGQ10
block|,
literal|"f-jtargq10"
block|,
literal|0
block|,
literal|32
block|,
literal|20
block|,
literal|21
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|ABS_ADDR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|IQ2000_F_OFFSET
block|,
literal|"f-offset"
block|,
literal|0
block|,
literal|32
block|,
literal|15
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PCREL_ADDR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|IQ2000_F_COUNT
block|,
literal|"f-count"
block|,
literal|0
block|,
literal|32
block|,
literal|15
block|,
literal|7
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|IQ2000_F_BYTECOUNT
block|,
literal|"f-bytecount"
block|,
literal|0
block|,
literal|32
block|,
literal|7
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|IQ2000_F_INDEX
block|,
literal|"f-index"
block|,
literal|0
block|,
literal|32
block|,
literal|8
block|,
literal|9
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|IQ2000_F_MASK
block|,
literal|"f-mask"
block|,
literal|0
block|,
literal|32
block|,
literal|9
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|IQ2000_F_MASKQ10
block|,
literal|"f-maskq10"
block|,
literal|0
block|,
literal|32
block|,
literal|10
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|IQ2000_F_MASKL
block|,
literal|"f-maskl"
block|,
literal|0
block|,
literal|32
block|,
literal|4
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|IQ2000_F_EXCODE
block|,
literal|"f-excode"
block|,
literal|0
block|,
literal|32
block|,
literal|25
block|,
literal|20
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|IQ2000_F_RSRVD
block|,
literal|"f-rsrvd"
block|,
literal|0
block|,
literal|32
block|,
literal|25
block|,
literal|10
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|IQ2000_F_10_11
block|,
literal|"f-10-11"
block|,
literal|0
block|,
literal|32
block|,
literal|10
block|,
literal|11
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|IQ2000_F_24_19
block|,
literal|"f-24-19"
block|,
literal|0
block|,
literal|32
block|,
literal|24
block|,
literal|19
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|IQ2000_F_5
block|,
literal|"f-5"
block|,
literal|0
block|,
literal|32
block|,
literal|5
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|IQ2000_F_10
block|,
literal|"f-10"
block|,
literal|0
block|,
literal|32
block|,
literal|10
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|IQ2000_F_25
block|,
literal|"f-25"
block|,
literal|0
block|,
literal|32
block|,
literal|25
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|IQ2000_F_CAM_Z
block|,
literal|"f-cam-z"
block|,
literal|0
block|,
literal|32
block|,
literal|5
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|IQ2000_F_CAM_Y
block|,
literal|"f-cam-y"
block|,
literal|0
block|,
literal|32
block|,
literal|2
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|IQ2000_F_CM_3FUNC
block|,
literal|"f-cm-3func"
block|,
literal|0
block|,
literal|32
block|,
literal|5
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|IQ2000_F_CM_4FUNC
block|,
literal|"f-cm-4func"
block|,
literal|0
block|,
literal|32
block|,
literal|5
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|IQ2000_F_CM_3Z
block|,
literal|"f-cm-3z"
block|,
literal|0
block|,
literal|32
block|,
literal|1
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|IQ2000_F_CM_4Z
block|,
literal|"f-cm-4z"
block|,
literal|0
block|,
literal|32
block|,
literal|2
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_undef
undef|#
directive|undef
name|A
end_undef

begin_comment
comment|/* multi ifield declarations */
end_comment

begin_decl_stmt
specifier|const
name|CGEN_MAYBE_MULTI_IFLD
name|IQ2000_F_RD_RS_MULTI_IFIELD
index|[]
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_MAYBE_MULTI_IFLD
name|IQ2000_F_RD_RT_MULTI_IFIELD
index|[]
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_MAYBE_MULTI_IFLD
name|IQ2000_F_RT_RS_MULTI_IFIELD
index|[]
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* multi ifield definitions */
end_comment

begin_decl_stmt
specifier|const
name|CGEN_MAYBE_MULTI_IFLD
name|IQ2000_F_RD_RS_MULTI_IFIELD
index|[]
init|=
block|{
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|iq2000_cgen_ifld_table
index|[
name|IQ2000_F_RD
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|iq2000_cgen_ifld_table
index|[
name|IQ2000_F_RS
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_MAYBE_MULTI_IFLD
name|IQ2000_F_RD_RT_MULTI_IFIELD
index|[]
init|=
block|{
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|iq2000_cgen_ifld_table
index|[
name|IQ2000_F_RD
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|iq2000_cgen_ifld_table
index|[
name|IQ2000_F_RT
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_MAYBE_MULTI_IFLD
name|IQ2000_F_RT_RS_MULTI_IFIELD
index|[]
init|=
block|{
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|iq2000_cgen_ifld_table
index|[
name|IQ2000_F_RT
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|iq2000_cgen_ifld_table
index|[
name|IQ2000_F_RS
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* The operand table.  */
end_comment

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_OPERAND_##a)
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_OPERAND_
comment|/**/
value|a)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|OPERAND
parameter_list|(
name|op
parameter_list|)
value|IQ2000_OPERAND_##op
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|OPERAND
parameter_list|(
name|op
parameter_list|)
value|IQ2000_OPERAND_
comment|/**/
value|op
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_decl_stmt
specifier|const
name|CGEN_OPERAND
name|iq2000_cgen_operand_table
index|[]
init|=
block|{
comment|/* pc: program counter */
block|{
literal|"pc"
block|,
name|IQ2000_OPERAND_PC
block|,
name|HW_H_PC
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|iq2000_cgen_ifld_table
index|[
name|IQ2000_F_NIL
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rs: register Rs */
block|{
literal|"rs"
block|,
name|IQ2000_OPERAND_RS
block|,
name|HW_H_GR
block|,
literal|25
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|iq2000_cgen_ifld_table
index|[
name|IQ2000_F_RS
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rt: register Rt */
block|{
literal|"rt"
block|,
name|IQ2000_OPERAND_RT
block|,
name|HW_H_GR
block|,
literal|20
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|iq2000_cgen_ifld_table
index|[
name|IQ2000_F_RT
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rd: register Rd */
block|{
literal|"rd"
block|,
name|IQ2000_OPERAND_RD
block|,
name|HW_H_GR
block|,
literal|15
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|iq2000_cgen_ifld_table
index|[
name|IQ2000_F_RD
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rd-rs: register Rd from Rs */
block|{
literal|"rd-rs"
block|,
name|IQ2000_OPERAND_RD_RS
block|,
name|HW_H_GR
block|,
literal|15
block|,
literal|10
block|,
block|{
literal|2
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|IQ2000_F_RD_RS_MULTI_IFIELD
index|[
literal|0
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rd-rt: register Rd from Rt */
block|{
literal|"rd-rt"
block|,
name|IQ2000_OPERAND_RD_RT
block|,
name|HW_H_GR
block|,
literal|15
block|,
literal|10
block|,
block|{
literal|2
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|IQ2000_F_RD_RT_MULTI_IFIELD
index|[
literal|0
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rt-rs: register Rt from Rs */
block|{
literal|"rt-rs"
block|,
name|IQ2000_OPERAND_RT_RS
block|,
name|HW_H_GR
block|,
literal|20
block|,
literal|10
block|,
block|{
literal|2
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|IQ2000_F_RT_RS_MULTI_IFIELD
index|[
literal|0
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* shamt: shift amount */
block|{
literal|"shamt"
block|,
name|IQ2000_OPERAND_SHAMT
block|,
name|HW_H_UINT
block|,
literal|10
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|iq2000_cgen_ifld_table
index|[
name|IQ2000_F_SHAMT
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* imm: immediate */
block|{
literal|"imm"
block|,
name|IQ2000_OPERAND_IMM
block|,
name|HW_H_UINT
block|,
literal|15
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|iq2000_cgen_ifld_table
index|[
name|IQ2000_F_IMM
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* offset: pc-relative offset */
block|{
literal|"offset"
block|,
name|IQ2000_OPERAND_OFFSET
block|,
name|HW_H_IADDR
block|,
literal|15
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|iq2000_cgen_ifld_table
index|[
name|IQ2000_F_OFFSET
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PCREL_ADDR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* baseoff: base register offset */
block|{
literal|"baseoff"
block|,
name|IQ2000_OPERAND_BASEOFF
block|,
name|HW_H_IADDR
block|,
literal|15
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|iq2000_cgen_ifld_table
index|[
name|IQ2000_F_IMM
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* jmptarg: jump target */
block|{
literal|"jmptarg"
block|,
name|IQ2000_OPERAND_JMPTARG
block|,
name|HW_H_IADDR
block|,
literal|15
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|iq2000_cgen_ifld_table
index|[
name|IQ2000_F_JTARG
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|ABS_ADDR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mask: mask */
block|{
literal|"mask"
block|,
name|IQ2000_OPERAND_MASK
block|,
name|HW_H_UINT
block|,
literal|9
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|iq2000_cgen_ifld_table
index|[
name|IQ2000_F_MASK
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* maskq10: iq10 mask */
block|{
literal|"maskq10"
block|,
name|IQ2000_OPERAND_MASKQ10
block|,
name|HW_H_UINT
block|,
literal|10
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|iq2000_cgen_ifld_table
index|[
name|IQ2000_F_MASKQ10
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* maskl: mask left */
block|{
literal|"maskl"
block|,
name|IQ2000_OPERAND_MASKL
block|,
name|HW_H_UINT
block|,
literal|4
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|iq2000_cgen_ifld_table
index|[
name|IQ2000_F_MASKL
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* count: count */
block|{
literal|"count"
block|,
name|IQ2000_OPERAND_COUNT
block|,
name|HW_H_UINT
block|,
literal|15
block|,
literal|7
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|iq2000_cgen_ifld_table
index|[
name|IQ2000_F_COUNT
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* _index: index */
block|{
literal|"_index"
block|,
name|IQ2000_OPERAND__INDEX
block|,
name|HW_H_UINT
block|,
literal|8
block|,
literal|9
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|iq2000_cgen_ifld_table
index|[
name|IQ2000_F_INDEX
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* execode: execcode */
block|{
literal|"execode"
block|,
name|IQ2000_OPERAND_EXECODE
block|,
name|HW_H_UINT
block|,
literal|25
block|,
literal|20
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|iq2000_cgen_ifld_table
index|[
name|IQ2000_F_EXCODE
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bytecount: byte count */
block|{
literal|"bytecount"
block|,
name|IQ2000_OPERAND_BYTECOUNT
block|,
name|HW_H_UINT
block|,
literal|7
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|iq2000_cgen_ifld_table
index|[
name|IQ2000_F_BYTECOUNT
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cam-y: cam global opn y */
block|{
literal|"cam-y"
block|,
name|IQ2000_OPERAND_CAM_Y
block|,
name|HW_H_UINT
block|,
literal|2
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|iq2000_cgen_ifld_table
index|[
name|IQ2000_F_CAM_Y
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cam-z: cam global mask z */
block|{
literal|"cam-z"
block|,
name|IQ2000_OPERAND_CAM_Z
block|,
name|HW_H_UINT
block|,
literal|5
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|iq2000_cgen_ifld_table
index|[
name|IQ2000_F_CAM_Z
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cm-3func: CM 3 bit fn field */
block|{
literal|"cm-3func"
block|,
name|IQ2000_OPERAND_CM_3FUNC
block|,
name|HW_H_UINT
block|,
literal|5
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|iq2000_cgen_ifld_table
index|[
name|IQ2000_F_CM_3FUNC
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cm-4func: CM 4 bit fn field */
block|{
literal|"cm-4func"
block|,
name|IQ2000_OPERAND_CM_4FUNC
block|,
name|HW_H_UINT
block|,
literal|5
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|iq2000_cgen_ifld_table
index|[
name|IQ2000_F_CM_4FUNC
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cm-3z: CM 3 bit Z field */
block|{
literal|"cm-3z"
block|,
name|IQ2000_OPERAND_CM_3Z
block|,
name|HW_H_UINT
block|,
literal|1
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|iq2000_cgen_ifld_table
index|[
name|IQ2000_F_CM_3Z
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cm-4z: CM 4 bit Z field */
block|{
literal|"cm-4z"
block|,
name|IQ2000_OPERAND_CM_4Z
block|,
name|HW_H_UINT
block|,
literal|2
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|iq2000_cgen_ifld_table
index|[
name|IQ2000_F_CM_4Z
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* base: base register */
block|{
literal|"base"
block|,
name|IQ2000_OPERAND_BASE
block|,
name|HW_H_GR
block|,
literal|25
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|iq2000_cgen_ifld_table
index|[
name|IQ2000_F_RS
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* maskr: mask right */
block|{
literal|"maskr"
block|,
name|IQ2000_OPERAND_MASKR
block|,
name|HW_H_UINT
block|,
literal|25
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|iq2000_cgen_ifld_table
index|[
name|IQ2000_F_RS
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bitnum: bit number */
block|{
literal|"bitnum"
block|,
name|IQ2000_OPERAND_BITNUM
block|,
name|HW_H_UINT
block|,
literal|20
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|iq2000_cgen_ifld_table
index|[
name|IQ2000_F_RT
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* hi16: high 16 bit immediate */
block|{
literal|"hi16"
block|,
name|IQ2000_OPERAND_HI16
block|,
name|HW_H_UINT
block|,
literal|15
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|iq2000_cgen_ifld_table
index|[
name|IQ2000_F_IMM
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lo16: 16 bit signed immediate, for low */
block|{
literal|"lo16"
block|,
name|IQ2000_OPERAND_LO16
block|,
name|HW_H_UINT
block|,
literal|15
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|iq2000_cgen_ifld_table
index|[
name|IQ2000_F_IMM
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mlo16: negated 16 bit signed immediate */
block|{
literal|"mlo16"
block|,
name|IQ2000_OPERAND_MLO16
block|,
name|HW_H_UINT
block|,
literal|15
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|iq2000_cgen_ifld_table
index|[
name|IQ2000_F_IMM
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* jmptargq10: iq10 21-bit jump offset */
block|{
literal|"jmptargq10"
block|,
name|IQ2000_OPERAND_JMPTARGQ10
block|,
name|HW_H_IADDR
block|,
literal|20
block|,
literal|21
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|iq2000_cgen_ifld_table
index|[
name|IQ2000_F_JTARGQ10
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|ABS_ADDR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sentinel */
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_undef
undef|#
directive|undef
name|A
end_undef

begin_comment
comment|/* The instruction table.  */
end_comment

begin_define
define|#
directive|define
name|OP
parameter_list|(
name|field
parameter_list|)
value|CGEN_SYNTAX_MAKE_FIELD (OPERAND (field))
end_define

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_INSN_##a)
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_INSN_
comment|/**/
value|a)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IBASE
name|iq2000_cgen_insn_table
index|[
name|MAX_INSNS
index|]
init|=
block|{
comment|/* Special null first entry.      A `num' value of zero is thus invalid.      Also, the special `invalid' insn resides here.  */
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* add ${rd-rs},$rt */
block|{
operator|-
literal|1
block|,
literal|"add2"
block|,
literal|"add"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|NO_DIS
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* add $rd,$rs,$rt */
block|{
name|IQ2000_INSN_ADD
block|,
literal|"add"
block|,
literal|"add"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addi ${rt-rs},$lo16 */
block|{
operator|-
literal|1
block|,
literal|"addi2"
block|,
literal|"addi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|NO_DIS
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addi $rt,$rs,$lo16 */
block|{
name|IQ2000_INSN_ADDI
block|,
literal|"addi"
block|,
literal|"addi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addiu ${rt-rs},$lo16 */
block|{
operator|-
literal|1
block|,
literal|"addiu2"
block|,
literal|"addiu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|NO_DIS
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addiu $rt,$rs,$lo16 */
block|{
name|IQ2000_INSN_ADDIU
block|,
literal|"addiu"
block|,
literal|"addiu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addu ${rd-rs},$rt */
block|{
operator|-
literal|1
block|,
literal|"addu2"
block|,
literal|"addu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|NO_DIS
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addu $rd,$rs,$rt */
block|{
name|IQ2000_INSN_ADDU
block|,
literal|"addu"
block|,
literal|"addu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ado16 ${rd-rs},$rt */
block|{
operator|-
literal|1
block|,
literal|"ado162"
block|,
literal|"ado16"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|NO_DIS
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ado16 $rd,$rs,$rt */
block|{
name|IQ2000_INSN_ADO16
block|,
literal|"ado16"
block|,
literal|"ado16"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* and ${rd-rs},$rt */
block|{
operator|-
literal|1
block|,
literal|"and2"
block|,
literal|"and"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|NO_DIS
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* and $rd,$rs,$rt */
block|{
name|IQ2000_INSN_AND
block|,
literal|"and"
block|,
literal|"and"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* andi ${rt-rs},$lo16 */
block|{
operator|-
literal|1
block|,
literal|"andi2"
block|,
literal|"andi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|NO_DIS
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* andi $rt,$rs,$lo16 */
block|{
name|IQ2000_INSN_ANDI
block|,
literal|"andi"
block|,
literal|"andi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* andoi ${rt-rs},$lo16 */
block|{
operator|-
literal|1
block|,
literal|"andoi2"
block|,
literal|"andoi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|NO_DIS
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* andoi $rt,$rs,$lo16 */
block|{
name|IQ2000_INSN_ANDOI
block|,
literal|"andoi"
block|,
literal|"andoi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* nor ${rd-rs},$rt */
block|{
operator|-
literal|1
block|,
literal|"nor2"
block|,
literal|"nor"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|NO_DIS
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* nor $rd,$rs,$rt */
block|{
name|IQ2000_INSN_NOR
block|,
literal|"nor"
block|,
literal|"nor"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* or ${rd-rs},$rt */
block|{
operator|-
literal|1
block|,
literal|"or2"
block|,
literal|"or"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|NO_DIS
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* or $rd,$rs,$rt */
block|{
name|IQ2000_INSN_OR
block|,
literal|"or"
block|,
literal|"or"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ori ${rt-rs},$lo16 */
block|{
operator|-
literal|1
block|,
literal|"ori2"
block|,
literal|"ori"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|NO_DIS
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ori $rt,$rs,$lo16 */
block|{
name|IQ2000_INSN_ORI
block|,
literal|"ori"
block|,
literal|"ori"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ram $rd,$rt,$shamt,$maskl,$maskr */
block|{
name|IQ2000_INSN_RAM
block|,
literal|"ram"
block|,
literal|"ram"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sll $rd,$rt,$shamt */
block|{
name|IQ2000_INSN_SLL
block|,
literal|"sll"
block|,
literal|"sll"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sllv ${rd-rt},$rs */
block|{
operator|-
literal|1
block|,
literal|"sllv2"
block|,
literal|"sllv"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|NO_DIS
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sllv $rd,$rt,$rs */
block|{
name|IQ2000_INSN_SLLV
block|,
literal|"sllv"
block|,
literal|"sllv"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* slmv ${rd-rt},$rs,$shamt */
block|{
operator|-
literal|1
block|,
literal|"slmv2"
block|,
literal|"slmv"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|NO_DIS
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* slmv $rd,$rt,$rs,$shamt */
block|{
name|IQ2000_INSN_SLMV
block|,
literal|"slmv"
block|,
literal|"slmv"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* slt ${rd-rs},$rt */
block|{
operator|-
literal|1
block|,
literal|"slt2"
block|,
literal|"slt"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|NO_DIS
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* slt $rd,$rs,$rt */
block|{
name|IQ2000_INSN_SLT
block|,
literal|"slt"
block|,
literal|"slt"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* slti ${rt-rs},$imm */
block|{
operator|-
literal|1
block|,
literal|"slti2"
block|,
literal|"slti"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|NO_DIS
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* slti $rt,$rs,$imm */
block|{
name|IQ2000_INSN_SLTI
block|,
literal|"slti"
block|,
literal|"slti"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sltiu ${rt-rs},$imm */
block|{
operator|-
literal|1
block|,
literal|"sltiu2"
block|,
literal|"sltiu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|NO_DIS
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sltiu $rt,$rs,$imm */
block|{
name|IQ2000_INSN_SLTIU
block|,
literal|"sltiu"
block|,
literal|"sltiu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sltu ${rd-rs},$rt */
block|{
operator|-
literal|1
block|,
literal|"sltu2"
block|,
literal|"sltu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|NO_DIS
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sltu $rd,$rs,$rt */
block|{
name|IQ2000_INSN_SLTU
block|,
literal|"sltu"
block|,
literal|"sltu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sra ${rd-rt},$shamt */
block|{
operator|-
literal|1
block|,
literal|"sra2"
block|,
literal|"sra"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|NO_DIS
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sra $rd,$rt,$shamt */
block|{
name|IQ2000_INSN_SRA
block|,
literal|"sra"
block|,
literal|"sra"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* srav ${rd-rt},$rs */
block|{
operator|-
literal|1
block|,
literal|"srav2"
block|,
literal|"srav"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|NO_DIS
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* srav $rd,$rt,$rs */
block|{
name|IQ2000_INSN_SRAV
block|,
literal|"srav"
block|,
literal|"srav"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* srl $rd,$rt,$shamt */
block|{
name|IQ2000_INSN_SRL
block|,
literal|"srl"
block|,
literal|"srl"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* srlv ${rd-rt},$rs */
block|{
operator|-
literal|1
block|,
literal|"srlv2"
block|,
literal|"srlv"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|NO_DIS
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* srlv $rd,$rt,$rs */
block|{
name|IQ2000_INSN_SRLV
block|,
literal|"srlv"
block|,
literal|"srlv"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* srmv ${rd-rt},$rs,$shamt */
block|{
operator|-
literal|1
block|,
literal|"srmv2"
block|,
literal|"srmv"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|NO_DIS
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* srmv $rd,$rt,$rs,$shamt */
block|{
name|IQ2000_INSN_SRMV
block|,
literal|"srmv"
block|,
literal|"srmv"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sub ${rd-rs},$rt */
block|{
operator|-
literal|1
block|,
literal|"sub2"
block|,
literal|"sub"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|NO_DIS
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sub $rd,$rs,$rt */
block|{
name|IQ2000_INSN_SUB
block|,
literal|"sub"
block|,
literal|"sub"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subu ${rd-rs},$rt */
block|{
operator|-
literal|1
block|,
literal|"subu2"
block|,
literal|"subu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|NO_DIS
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subu $rd,$rs,$rt */
block|{
name|IQ2000_INSN_SUBU
block|,
literal|"subu"
block|,
literal|"subu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* xor ${rd-rs},$rt */
block|{
operator|-
literal|1
block|,
literal|"xor2"
block|,
literal|"xor"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|NO_DIS
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* xor $rd,$rs,$rt */
block|{
name|IQ2000_INSN_XOR
block|,
literal|"xor"
block|,
literal|"xor"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* xori ${rt-rs},$lo16 */
block|{
operator|-
literal|1
block|,
literal|"xori2"
block|,
literal|"xori"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|NO_DIS
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* xori $rt,$rs,$lo16 */
block|{
name|IQ2000_INSN_XORI
block|,
literal|"xori"
block|,
literal|"xori"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bbi $rs($bitnum),$offset */
block|{
name|IQ2000_INSN_BBI
block|,
literal|"bbi"
block|,
literal|"bbi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bbin $rs($bitnum),$offset */
block|{
name|IQ2000_INSN_BBIN
block|,
literal|"bbin"
block|,
literal|"bbin"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bbv $rs,$rt,$offset */
block|{
name|IQ2000_INSN_BBV
block|,
literal|"bbv"
block|,
literal|"bbv"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bbvn $rs,$rt,$offset */
block|{
name|IQ2000_INSN_BBVN
block|,
literal|"bbvn"
block|,
literal|"bbvn"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* beq $rs,$rt,$offset */
block|{
name|IQ2000_INSN_BEQ
block|,
literal|"beq"
block|,
literal|"beq"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* beql $rs,$rt,$offset */
block|{
name|IQ2000_INSN_BEQL
block|,
literal|"beql"
block|,
literal|"beql"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|SKIP_CTI
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bgez $rs,$offset */
block|{
name|IQ2000_INSN_BGEZ
block|,
literal|"bgez"
block|,
literal|"bgez"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bgezal $rs,$offset */
block|{
name|IQ2000_INSN_BGEZAL
block|,
literal|"bgezal"
block|,
literal|"bgezal"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_R31
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bgezall $rs,$offset */
block|{
name|IQ2000_INSN_BGEZALL
block|,
literal|"bgezall"
block|,
literal|"bgezall"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_R31
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|SKIP_CTI
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bgezl $rs,$offset */
block|{
name|IQ2000_INSN_BGEZL
block|,
literal|"bgezl"
block|,
literal|"bgezl"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|SKIP_CTI
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bltz $rs,$offset */
block|{
name|IQ2000_INSN_BLTZ
block|,
literal|"bltz"
block|,
literal|"bltz"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bltzl $rs,$offset */
block|{
name|IQ2000_INSN_BLTZL
block|,
literal|"bltzl"
block|,
literal|"bltzl"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|SKIP_CTI
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bltzal $rs,$offset */
block|{
name|IQ2000_INSN_BLTZAL
block|,
literal|"bltzal"
block|,
literal|"bltzal"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_R31
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bltzall $rs,$offset */
block|{
name|IQ2000_INSN_BLTZALL
block|,
literal|"bltzall"
block|,
literal|"bltzall"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_R31
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|SKIP_CTI
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bmb0 $rs,$rt,$offset */
block|{
name|IQ2000_INSN_BMB0
block|,
literal|"bmb0"
block|,
literal|"bmb0"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bmb1 $rs,$rt,$offset */
block|{
name|IQ2000_INSN_BMB1
block|,
literal|"bmb1"
block|,
literal|"bmb1"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bmb2 $rs,$rt,$offset */
block|{
name|IQ2000_INSN_BMB2
block|,
literal|"bmb2"
block|,
literal|"bmb2"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bmb3 $rs,$rt,$offset */
block|{
name|IQ2000_INSN_BMB3
block|,
literal|"bmb3"
block|,
literal|"bmb3"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bne $rs,$rt,$offset */
block|{
name|IQ2000_INSN_BNE
block|,
literal|"bne"
block|,
literal|"bne"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bnel $rs,$rt,$offset */
block|{
name|IQ2000_INSN_BNEL
block|,
literal|"bnel"
block|,
literal|"bnel"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|SKIP_CTI
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* jalr $rd,$rs */
block|{
name|IQ2000_INSN_JALR
block|,
literal|"jalr"
block|,
literal|"jalr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* jr $rs */
block|{
name|IQ2000_INSN_JR
block|,
literal|"jr"
block|,
literal|"jr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lb $rt,$lo16($base) */
block|{
name|IQ2000_INSN_LB
block|,
literal|"lb"
block|,
literal|"lb"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|LOAD_DELAY
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lbu $rt,$lo16($base) */
block|{
name|IQ2000_INSN_LBU
block|,
literal|"lbu"
block|,
literal|"lbu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|LOAD_DELAY
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lh $rt,$lo16($base) */
block|{
name|IQ2000_INSN_LH
block|,
literal|"lh"
block|,
literal|"lh"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|LOAD_DELAY
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lhu $rt,$lo16($base) */
block|{
name|IQ2000_INSN_LHU
block|,
literal|"lhu"
block|,
literal|"lhu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|LOAD_DELAY
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lui $rt,$hi16 */
block|{
name|IQ2000_INSN_LUI
block|,
literal|"lui"
block|,
literal|"lui"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lw $rt,$lo16($base) */
block|{
name|IQ2000_INSN_LW
block|,
literal|"lw"
block|,
literal|"lw"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|LOAD_DELAY
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sb $rt,$lo16($base) */
block|{
name|IQ2000_INSN_SB
block|,
literal|"sb"
block|,
literal|"sb"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sh $rt,$lo16($base) */
block|{
name|IQ2000_INSN_SH
block|,
literal|"sh"
block|,
literal|"sh"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sw $rt,$lo16($base) */
block|{
name|IQ2000_INSN_SW
block|,
literal|"sw"
block|,
literal|"sw"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* break */
block|{
name|IQ2000_INSN_BREAK
block|,
literal|"break"
block|,
literal|"break"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* syscall */
block|{
name|IQ2000_INSN_SYSCALL
block|,
literal|"syscall"
block|,
literal|"syscall"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* andoui $rt,$rs,$hi16 */
block|{
name|IQ2000_INSN_ANDOUI
block|,
literal|"andoui"
block|,
literal|"andoui"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* andoui ${rt-rs},$hi16 */
block|{
operator|-
literal|1
block|,
literal|"andoui2"
block|,
literal|"andoui"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|NO_DIS
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* orui ${rt-rs},$hi16 */
block|{
operator|-
literal|1
block|,
literal|"orui2"
block|,
literal|"orui"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|NO_DIS
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* orui $rt,$rs,$hi16 */
block|{
name|IQ2000_INSN_ORUI
block|,
literal|"orui"
block|,
literal|"orui"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bgtz $rs,$offset */
block|{
name|IQ2000_INSN_BGTZ
block|,
literal|"bgtz"
block|,
literal|"bgtz"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bgtzl $rs,$offset */
block|{
name|IQ2000_INSN_BGTZL
block|,
literal|"bgtzl"
block|,
literal|"bgtzl"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|SKIP_CTI
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* blez $rs,$offset */
block|{
name|IQ2000_INSN_BLEZ
block|,
literal|"blez"
block|,
literal|"blez"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* blezl $rs,$offset */
block|{
name|IQ2000_INSN_BLEZL
block|,
literal|"blezl"
block|,
literal|"blezl"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|SKIP_CTI
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mrgb $rd,$rs,$rt,$mask */
block|{
name|IQ2000_INSN_MRGB
block|,
literal|"mrgb"
block|,
literal|"mrgb"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mrgb ${rd-rs},$rt,$mask */
block|{
operator|-
literal|1
block|,
literal|"mrgb2"
block|,
literal|"mrgb"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|NO_DIS
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bctxt $rs,$offset */
block|{
name|IQ2000_INSN_BCTXT
block|,
literal|"bctxt"
block|,
literal|"bctxt"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bc0f $offset */
block|{
name|IQ2000_INSN_BC0F
block|,
literal|"bc0f"
block|,
literal|"bc0f"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bc0fl $offset */
block|{
name|IQ2000_INSN_BC0FL
block|,
literal|"bc0fl"
block|,
literal|"bc0fl"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SKIP_CTI
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bc3f $offset */
block|{
name|IQ2000_INSN_BC3F
block|,
literal|"bc3f"
block|,
literal|"bc3f"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bc3fl $offset */
block|{
name|IQ2000_INSN_BC3FL
block|,
literal|"bc3fl"
block|,
literal|"bc3fl"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SKIP_CTI
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bc0t $offset */
block|{
name|IQ2000_INSN_BC0T
block|,
literal|"bc0t"
block|,
literal|"bc0t"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bc0tl $offset */
block|{
name|IQ2000_INSN_BC0TL
block|,
literal|"bc0tl"
block|,
literal|"bc0tl"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SKIP_CTI
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bc3t $offset */
block|{
name|IQ2000_INSN_BC3T
block|,
literal|"bc3t"
block|,
literal|"bc3t"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bc3tl $offset */
block|{
name|IQ2000_INSN_BC3TL
block|,
literal|"bc3tl"
block|,
literal|"bc3tl"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SKIP_CTI
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cfc0 $rt,$rd */
block|{
name|IQ2000_INSN_CFC0
block|,
literal|"cfc0"
block|,
literal|"cfc0"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|LOAD_DELAY
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cfc1 $rt,$rd */
block|{
name|IQ2000_INSN_CFC1
block|,
literal|"cfc1"
block|,
literal|"cfc1"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|LOAD_DELAY
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cfc2 $rt,$rd */
block|{
name|IQ2000_INSN_CFC2
block|,
literal|"cfc2"
block|,
literal|"cfc2"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|LOAD_DELAY
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cfc3 $rt,$rd */
block|{
name|IQ2000_INSN_CFC3
block|,
literal|"cfc3"
block|,
literal|"cfc3"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|LOAD_DELAY
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* chkhdr $rd,$rt */
block|{
name|IQ2000_INSN_CHKHDR
block|,
literal|"chkhdr"
block|,
literal|"chkhdr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|LOAD_DELAY
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ctc0 $rt,$rd */
block|{
name|IQ2000_INSN_CTC0
block|,
literal|"ctc0"
block|,
literal|"ctc0"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ctc1 $rt,$rd */
block|{
name|IQ2000_INSN_CTC1
block|,
literal|"ctc1"
block|,
literal|"ctc1"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ctc2 $rt,$rd */
block|{
name|IQ2000_INSN_CTC2
block|,
literal|"ctc2"
block|,
literal|"ctc2"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ctc3 $rt,$rd */
block|{
name|IQ2000_INSN_CTC3
block|,
literal|"ctc3"
block|,
literal|"ctc3"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* jcr $rs */
block|{
name|IQ2000_INSN_JCR
block|,
literal|"jcr"
block|,
literal|"jcr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* luc32 $rt,$rd */
block|{
name|IQ2000_INSN_LUC32
block|,
literal|"luc32"
block|,
literal|"luc32"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* luc32l $rt,$rd */
block|{
name|IQ2000_INSN_LUC32L
block|,
literal|"luc32l"
block|,
literal|"luc32l"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* luc64 $rt,$rd */
block|{
name|IQ2000_INSN_LUC64
block|,
literal|"luc64"
block|,
literal|"luc64"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* luc64l $rt,$rd */
block|{
name|IQ2000_INSN_LUC64L
block|,
literal|"luc64l"
block|,
literal|"luc64l"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* luk $rt,$rd */
block|{
name|IQ2000_INSN_LUK
block|,
literal|"luk"
block|,
literal|"luk"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lulck $rt */
block|{
name|IQ2000_INSN_LULCK
block|,
literal|"lulck"
block|,
literal|"lulck"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lum32 $rt,$rd */
block|{
name|IQ2000_INSN_LUM32
block|,
literal|"lum32"
block|,
literal|"lum32"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lum32l $rt,$rd */
block|{
name|IQ2000_INSN_LUM32L
block|,
literal|"lum32l"
block|,
literal|"lum32l"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lum64 $rt,$rd */
block|{
name|IQ2000_INSN_LUM64
block|,
literal|"lum64"
block|,
literal|"lum64"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lum64l $rt,$rd */
block|{
name|IQ2000_INSN_LUM64L
block|,
literal|"lum64l"
block|,
literal|"lum64l"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lur $rt,$rd */
block|{
name|IQ2000_INSN_LUR
block|,
literal|"lur"
block|,
literal|"lur"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lurl $rt,$rd */
block|{
name|IQ2000_INSN_LURL
block|,
literal|"lurl"
block|,
literal|"lurl"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* luulck $rt */
block|{
name|IQ2000_INSN_LUULCK
block|,
literal|"luulck"
block|,
literal|"luulck"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mfc0 $rt,$rd */
block|{
name|IQ2000_INSN_MFC0
block|,
literal|"mfc0"
block|,
literal|"mfc0"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|LOAD_DELAY
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mfc1 $rt,$rd */
block|{
name|IQ2000_INSN_MFC1
block|,
literal|"mfc1"
block|,
literal|"mfc1"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|LOAD_DELAY
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mfc2 $rt,$rd */
block|{
name|IQ2000_INSN_MFC2
block|,
literal|"mfc2"
block|,
literal|"mfc2"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|LOAD_DELAY
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mfc3 $rt,$rd */
block|{
name|IQ2000_INSN_MFC3
block|,
literal|"mfc3"
block|,
literal|"mfc3"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|LOAD_DELAY
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mtc0 $rt,$rd */
block|{
name|IQ2000_INSN_MTC0
block|,
literal|"mtc0"
block|,
literal|"mtc0"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mtc1 $rt,$rd */
block|{
name|IQ2000_INSN_MTC1
block|,
literal|"mtc1"
block|,
literal|"mtc1"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mtc2 $rt,$rd */
block|{
name|IQ2000_INSN_MTC2
block|,
literal|"mtc2"
block|,
literal|"mtc2"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mtc3 $rt,$rd */
block|{
name|IQ2000_INSN_MTC3
block|,
literal|"mtc3"
block|,
literal|"mtc3"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* pkrl $rd,$rt */
block|{
name|IQ2000_INSN_PKRL
block|,
literal|"pkrl"
block|,
literal|"pkrl"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* pkrlr1 $rt,$_index,$count */
block|{
name|IQ2000_INSN_PKRLR1
block|,
literal|"pkrlr1"
block|,
literal|"pkrlr1"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* pkrlr30 $rt,$_index,$count */
block|{
name|IQ2000_INSN_PKRLR30
block|,
literal|"pkrlr30"
block|,
literal|"pkrlr30"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rb $rd,$rt */
block|{
name|IQ2000_INSN_RB
block|,
literal|"rb"
block|,
literal|"rb"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rbr1 $rt,$_index,$count */
block|{
name|IQ2000_INSN_RBR1
block|,
literal|"rbr1"
block|,
literal|"rbr1"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rbr30 $rt,$_index,$count */
block|{
name|IQ2000_INSN_RBR30
block|,
literal|"rbr30"
block|,
literal|"rbr30"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rfe */
block|{
name|IQ2000_INSN_RFE
block|,
literal|"rfe"
block|,
literal|"rfe"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rx $rd,$rt */
block|{
name|IQ2000_INSN_RX
block|,
literal|"rx"
block|,
literal|"rx"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rxr1 $rt,$_index,$count */
block|{
name|IQ2000_INSN_RXR1
block|,
literal|"rxr1"
block|,
literal|"rxr1"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rxr30 $rt,$_index,$count */
block|{
name|IQ2000_INSN_RXR30
block|,
literal|"rxr30"
block|,
literal|"rxr30"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sleep */
block|{
name|IQ2000_INSN_SLEEP
block|,
literal|"sleep"
block|,
literal|"sleep"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* srrd $rt */
block|{
name|IQ2000_INSN_SRRD
block|,
literal|"srrd"
block|,
literal|"srrd"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* srrdl $rt */
block|{
name|IQ2000_INSN_SRRDL
block|,
literal|"srrdl"
block|,
literal|"srrdl"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* srulck $rt */
block|{
name|IQ2000_INSN_SRULCK
block|,
literal|"srulck"
block|,
literal|"srulck"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* srwr $rt,$rd */
block|{
name|IQ2000_INSN_SRWR
block|,
literal|"srwr"
block|,
literal|"srwr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* srwru $rt,$rd */
block|{
name|IQ2000_INSN_SRWRU
block|,
literal|"srwru"
block|,
literal|"srwru"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* trapqfl */
block|{
name|IQ2000_INSN_TRAPQFL
block|,
literal|"trapqfl"
block|,
literal|"trapqfl"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* trapqne */
block|{
name|IQ2000_INSN_TRAPQNE
block|,
literal|"trapqne"
block|,
literal|"trapqne"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* traprel $rt */
block|{
name|IQ2000_INSN_TRAPREL
block|,
literal|"traprel"
block|,
literal|"traprel"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* wb $rd,$rt */
block|{
name|IQ2000_INSN_WB
block|,
literal|"wb"
block|,
literal|"wb"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* wbu $rd,$rt */
block|{
name|IQ2000_INSN_WBU
block|,
literal|"wbu"
block|,
literal|"wbu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* wbr1 $rt,$_index,$count */
block|{
name|IQ2000_INSN_WBR1
block|,
literal|"wbr1"
block|,
literal|"wbr1"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* wbr1u $rt,$_index,$count */
block|{
name|IQ2000_INSN_WBR1U
block|,
literal|"wbr1u"
block|,
literal|"wbr1u"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* wbr30 $rt,$_index,$count */
block|{
name|IQ2000_INSN_WBR30
block|,
literal|"wbr30"
block|,
literal|"wbr30"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* wbr30u $rt,$_index,$count */
block|{
name|IQ2000_INSN_WBR30U
block|,
literal|"wbr30u"
block|,
literal|"wbr30u"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* wx $rd,$rt */
block|{
name|IQ2000_INSN_WX
block|,
literal|"wx"
block|,
literal|"wx"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* wxu $rd,$rt */
block|{
name|IQ2000_INSN_WXU
block|,
literal|"wxu"
block|,
literal|"wxu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* wxr1 $rt,$_index,$count */
block|{
name|IQ2000_INSN_WXR1
block|,
literal|"wxr1"
block|,
literal|"wxr1"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* wxr1u $rt,$_index,$count */
block|{
name|IQ2000_INSN_WXR1U
block|,
literal|"wxr1u"
block|,
literal|"wxr1u"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* wxr30 $rt,$_index,$count */
block|{
name|IQ2000_INSN_WXR30
block|,
literal|"wxr30"
block|,
literal|"wxr30"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* wxr30u $rt,$_index,$count */
block|{
name|IQ2000_INSN_WXR30U
block|,
literal|"wxr30u"
block|,
literal|"wxr30u"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ldw $rt,$lo16($base) */
block|{
name|IQ2000_INSN_LDW
block|,
literal|"ldw"
block|,
literal|"ldw"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|LOAD_DELAY
argument_list|)
operator||
name|A
argument_list|(
name|EVEN_REG_NUM
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sdw $rt,$lo16($base) */
block|{
name|IQ2000_INSN_SDW
block|,
literal|"sdw"
block|,
literal|"sdw"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|EVEN_REG_NUM
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* j $jmptarg */
block|{
name|IQ2000_INSN_J
block|,
literal|"j"
block|,
literal|"j"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* jal $jmptarg */
block|{
name|IQ2000_INSN_JAL
block|,
literal|"jal"
block|,
literal|"jal"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_R31
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bmb $rs,$rt,$offset */
block|{
name|IQ2000_INSN_BMB
block|,
literal|"bmb"
block|,
literal|"bmb"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ2000
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* andoui $rt,$rs,$hi16 */
block|{
name|IQ2000_INSN_ANDOUI_Q10
block|,
literal|"andoui-q10"
block|,
literal|"andoui"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* andoui ${rt-rs},$hi16 */
block|{
operator|-
literal|1
block|,
literal|"andoui2-q10"
block|,
literal|"andoui"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|NO_DIS
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* orui $rt,$rs,$hi16 */
block|{
name|IQ2000_INSN_ORUI_Q10
block|,
literal|"orui-q10"
block|,
literal|"orui"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* orui ${rt-rs},$hi16 */
block|{
operator|-
literal|1
block|,
literal|"orui2-q10"
block|,
literal|"orui"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|NO_DIS
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mrgb $rd,$rs,$rt,$maskq10 */
block|{
name|IQ2000_INSN_MRGBQ10
block|,
literal|"mrgbq10"
block|,
literal|"mrgb"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mrgb ${rd-rs},$rt,$maskq10 */
block|{
operator|-
literal|1
block|,
literal|"mrgbq102"
block|,
literal|"mrgb"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|NO_DIS
argument_list|)
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* j $jmptarg */
block|{
name|IQ2000_INSN_JQ10
block|,
literal|"jq10"
block|,
literal|"j"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* jal $rt,$jmptarg */
block|{
name|IQ2000_INSN_JALQ10
block|,
literal|"jalq10"
block|,
literal|"jal"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* jal $jmptarg */
block|{
name|IQ2000_INSN_JALQ10_2
block|,
literal|"jalq10-2"
block|,
literal|"jal"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bbil $rs($bitnum),$offset */
block|{
name|IQ2000_INSN_BBIL
block|,
literal|"bbil"
block|,
literal|"bbil"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|SKIP_CTI
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bbinl $rs($bitnum),$offset */
block|{
name|IQ2000_INSN_BBINL
block|,
literal|"bbinl"
block|,
literal|"bbinl"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|SKIP_CTI
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bbvl $rs,$rt,$offset */
block|{
name|IQ2000_INSN_BBVL
block|,
literal|"bbvl"
block|,
literal|"bbvl"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|SKIP_CTI
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bbvnl $rs,$rt,$offset */
block|{
name|IQ2000_INSN_BBVNL
block|,
literal|"bbvnl"
block|,
literal|"bbvnl"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|SKIP_CTI
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bgtzal $rs,$offset */
block|{
name|IQ2000_INSN_BGTZAL
block|,
literal|"bgtzal"
block|,
literal|"bgtzal"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_R31
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bgtzall $rs,$offset */
block|{
name|IQ2000_INSN_BGTZALL
block|,
literal|"bgtzall"
block|,
literal|"bgtzall"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_R31
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|SKIP_CTI
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* blezal $rs,$offset */
block|{
name|IQ2000_INSN_BLEZAL
block|,
literal|"blezal"
block|,
literal|"blezal"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_R31
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* blezall $rs,$offset */
block|{
name|IQ2000_INSN_BLEZALL
block|,
literal|"blezall"
block|,
literal|"blezall"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_R31
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|SKIP_CTI
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bgtz $rs,$offset */
block|{
name|IQ2000_INSN_BGTZ_Q10
block|,
literal|"bgtz-q10"
block|,
literal|"bgtz"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bgtzl $rs,$offset */
block|{
name|IQ2000_INSN_BGTZL_Q10
block|,
literal|"bgtzl-q10"
block|,
literal|"bgtzl"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|SKIP_CTI
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* blez $rs,$offset */
block|{
name|IQ2000_INSN_BLEZ_Q10
block|,
literal|"blez-q10"
block|,
literal|"blez"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* blezl $rs,$offset */
block|{
name|IQ2000_INSN_BLEZL_Q10
block|,
literal|"blezl-q10"
block|,
literal|"blezl"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|SKIP_CTI
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bmb $rs,$rt,$offset */
block|{
name|IQ2000_INSN_BMB_Q10
block|,
literal|"bmb-q10"
block|,
literal|"bmb"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bmbl $rs,$rt,$offset */
block|{
name|IQ2000_INSN_BMBL
block|,
literal|"bmbl"
block|,
literal|"bmbl"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|SKIP_CTI
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bri $rs,$offset */
block|{
name|IQ2000_INSN_BRI
block|,
literal|"bri"
block|,
literal|"bri"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|SKIP_CTI
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* brv $rs,$offset */
block|{
name|IQ2000_INSN_BRV
block|,
literal|"brv"
block|,
literal|"brv"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|SKIP_CTI
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bctx $rs,$offset */
block|{
name|IQ2000_INSN_BCTX
block|,
literal|"bctx"
block|,
literal|"bctx"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* yield */
block|{
name|IQ2000_INSN_YIELD
block|,
literal|"yield"
block|,
literal|"yield"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* crc32 $rd,$rs,$rt */
block|{
name|IQ2000_INSN_CRC32
block|,
literal|"crc32"
block|,
literal|"crc32"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* crc32b $rd,$rs,$rt */
block|{
name|IQ2000_INSN_CRC32B
block|,
literal|"crc32b"
block|,
literal|"crc32b"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cnt1s $rd,$rs */
block|{
name|IQ2000_INSN_CNT1S
block|,
literal|"cnt1s"
block|,
literal|"cnt1s"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* avail $rd */
block|{
name|IQ2000_INSN_AVAIL
block|,
literal|"avail"
block|,
literal|"avail"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* free $rd,$rs */
block|{
name|IQ2000_INSN_FREE
block|,
literal|"free"
block|,
literal|"free"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* tstod $rd,$rs */
block|{
name|IQ2000_INSN_TSTOD
block|,
literal|"tstod"
block|,
literal|"tstod"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cmphdr $rd */
block|{
name|IQ2000_INSN_CMPHDR
block|,
literal|"cmphdr"
block|,
literal|"cmphdr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mcid $rd,$rt */
block|{
name|IQ2000_INSN_MCID
block|,
literal|"mcid"
block|,
literal|"mcid"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* dba $rd */
block|{
name|IQ2000_INSN_DBA
block|,
literal|"dba"
block|,
literal|"dba"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* dbd $rd,$rs,$rt */
block|{
name|IQ2000_INSN_DBD
block|,
literal|"dbd"
block|,
literal|"dbd"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* dpwt $rd,$rs */
block|{
name|IQ2000_INSN_DPWT
block|,
literal|"dpwt"
block|,
literal|"dpwt"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* chkhdr $rd,$rs */
block|{
name|IQ2000_INSN_CHKHDRQ10
block|,
literal|"chkhdrq10"
block|,
literal|"chkhdr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rba $rd,$rs,$rt */
block|{
name|IQ2000_INSN_RBA
block|,
literal|"rba"
block|,
literal|"rba"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rbal $rd,$rs,$rt */
block|{
name|IQ2000_INSN_RBAL
block|,
literal|"rbal"
block|,
literal|"rbal"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rbar $rd,$rs,$rt */
block|{
name|IQ2000_INSN_RBAR
block|,
literal|"rbar"
block|,
literal|"rbar"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* wba $rd,$rs,$rt */
block|{
name|IQ2000_INSN_WBA
block|,
literal|"wba"
block|,
literal|"wba"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* wbau $rd,$rs,$rt */
block|{
name|IQ2000_INSN_WBAU
block|,
literal|"wbau"
block|,
literal|"wbau"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* wbac $rd,$rs,$rt */
block|{
name|IQ2000_INSN_WBAC
block|,
literal|"wbac"
block|,
literal|"wbac"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rbi $rd,$rs,$rt,$bytecount */
block|{
name|IQ2000_INSN_RBI
block|,
literal|"rbi"
block|,
literal|"rbi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rbil $rd,$rs,$rt,$bytecount */
block|{
name|IQ2000_INSN_RBIL
block|,
literal|"rbil"
block|,
literal|"rbil"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rbir $rd,$rs,$rt,$bytecount */
block|{
name|IQ2000_INSN_RBIR
block|,
literal|"rbir"
block|,
literal|"rbir"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* wbi $rd,$rs,$rt,$bytecount */
block|{
name|IQ2000_INSN_WBI
block|,
literal|"wbi"
block|,
literal|"wbi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* wbic $rd,$rs,$rt,$bytecount */
block|{
name|IQ2000_INSN_WBIC
block|,
literal|"wbic"
block|,
literal|"wbic"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* wbiu $rd,$rs,$rt,$bytecount */
block|{
name|IQ2000_INSN_WBIU
block|,
literal|"wbiu"
block|,
literal|"wbiu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* pkrli $rd,$rs,$rt,$bytecount */
block|{
name|IQ2000_INSN_PKRLI
block|,
literal|"pkrli"
block|,
literal|"pkrli"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* pkrlih $rd,$rs,$rt,$bytecount */
block|{
name|IQ2000_INSN_PKRLIH
block|,
literal|"pkrlih"
block|,
literal|"pkrlih"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* pkrliu $rd,$rs,$rt,$bytecount */
block|{
name|IQ2000_INSN_PKRLIU
block|,
literal|"pkrliu"
block|,
literal|"pkrliu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* pkrlic $rd,$rs,$rt,$bytecount */
block|{
name|IQ2000_INSN_PKRLIC
block|,
literal|"pkrlic"
block|,
literal|"pkrlic"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* pkrla $rd,$rs,$rt */
block|{
name|IQ2000_INSN_PKRLA
block|,
literal|"pkrla"
block|,
literal|"pkrla"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* pkrlau $rd,$rs,$rt */
block|{
name|IQ2000_INSN_PKRLAU
block|,
literal|"pkrlau"
block|,
literal|"pkrlau"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* pkrlah $rd,$rs,$rt */
block|{
name|IQ2000_INSN_PKRLAH
block|,
literal|"pkrlah"
block|,
literal|"pkrlah"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* pkrlac $rd,$rs,$rt */
block|{
name|IQ2000_INSN_PKRLAC
block|,
literal|"pkrlac"
block|,
literal|"pkrlac"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lock $rd,$rt */
block|{
name|IQ2000_INSN_LOCK
block|,
literal|"lock"
block|,
literal|"lock"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* unlk $rd,$rt */
block|{
name|IQ2000_INSN_UNLK
block|,
literal|"unlk"
block|,
literal|"unlk"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* swrd $rd,$rt */
block|{
name|IQ2000_INSN_SWRD
block|,
literal|"swrd"
block|,
literal|"swrd"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* swrdl $rd,$rt */
block|{
name|IQ2000_INSN_SWRDL
block|,
literal|"swrdl"
block|,
literal|"swrdl"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* swwr $rd,$rs,$rt */
block|{
name|IQ2000_INSN_SWWR
block|,
literal|"swwr"
block|,
literal|"swwr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* swwru $rd,$rs,$rt */
block|{
name|IQ2000_INSN_SWWRU
block|,
literal|"swwru"
block|,
literal|"swwru"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* dwrd $rd,$rt */
block|{
name|IQ2000_INSN_DWRD
block|,
literal|"dwrd"
block|,
literal|"dwrd"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|EVEN_REG_NUM
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* dwrdl $rd,$rt */
block|{
name|IQ2000_INSN_DWRDL
block|,
literal|"dwrdl"
block|,
literal|"dwrdl"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|EVEN_REG_NUM
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cam36 $rd,$rt,${cam-z},${cam-y} */
block|{
name|IQ2000_INSN_CAM36
block|,
literal|"cam36"
block|,
literal|"cam36"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cam72 $rd,$rt,${cam-y},${cam-z} */
block|{
name|IQ2000_INSN_CAM72
block|,
literal|"cam72"
block|,
literal|"cam72"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cam144 $rd,$rt,${cam-y},${cam-z} */
block|{
name|IQ2000_INSN_CAM144
block|,
literal|"cam144"
block|,
literal|"cam144"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cam288 $rd,$rt,${cam-y},${cam-z} */
block|{
name|IQ2000_INSN_CAM288
block|,
literal|"cam288"
block|,
literal|"cam288"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cm32and $rd,$rs,$rt */
block|{
name|IQ2000_INSN_CM32AND
block|,
literal|"cm32and"
block|,
literal|"cm32and"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cm32andn $rd,$rs,$rt */
block|{
name|IQ2000_INSN_CM32ANDN
block|,
literal|"cm32andn"
block|,
literal|"cm32andn"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cm32or $rd,$rs,$rt */
block|{
name|IQ2000_INSN_CM32OR
block|,
literal|"cm32or"
block|,
literal|"cm32or"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cm32ra $rd,$rs,$rt */
block|{
name|IQ2000_INSN_CM32RA
block|,
literal|"cm32ra"
block|,
literal|"cm32ra"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cm32rd $rd,$rt */
block|{
name|IQ2000_INSN_CM32RD
block|,
literal|"cm32rd"
block|,
literal|"cm32rd"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cm32ri $rd,$rt */
block|{
name|IQ2000_INSN_CM32RI
block|,
literal|"cm32ri"
block|,
literal|"cm32ri"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cm32rs $rd,$rs,$rt */
block|{
name|IQ2000_INSN_CM32RS
block|,
literal|"cm32rs"
block|,
literal|"cm32rs"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cm32sa $rd,$rs,$rt */
block|{
name|IQ2000_INSN_CM32SA
block|,
literal|"cm32sa"
block|,
literal|"cm32sa"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cm32sd $rd,$rt */
block|{
name|IQ2000_INSN_CM32SD
block|,
literal|"cm32sd"
block|,
literal|"cm32sd"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cm32si $rd,$rt */
block|{
name|IQ2000_INSN_CM32SI
block|,
literal|"cm32si"
block|,
literal|"cm32si"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cm32ss $rd,$rs,$rt */
block|{
name|IQ2000_INSN_CM32SS
block|,
literal|"cm32ss"
block|,
literal|"cm32ss"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cm32xor $rd,$rs,$rt */
block|{
name|IQ2000_INSN_CM32XOR
block|,
literal|"cm32xor"
block|,
literal|"cm32xor"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cm64clr $rd,$rt */
block|{
name|IQ2000_INSN_CM64CLR
block|,
literal|"cm64clr"
block|,
literal|"cm64clr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|EVEN_REG_NUM
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cm64ra $rd,$rs,$rt */
block|{
name|IQ2000_INSN_CM64RA
block|,
literal|"cm64ra"
block|,
literal|"cm64ra"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|EVEN_REG_NUM
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cm64rd $rd,$rt */
block|{
name|IQ2000_INSN_CM64RD
block|,
literal|"cm64rd"
block|,
literal|"cm64rd"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|EVEN_REG_NUM
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cm64ri $rd,$rt */
block|{
name|IQ2000_INSN_CM64RI
block|,
literal|"cm64ri"
block|,
literal|"cm64ri"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|EVEN_REG_NUM
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cm64ria2 $rd,$rs,$rt */
block|{
name|IQ2000_INSN_CM64RIA2
block|,
literal|"cm64ria2"
block|,
literal|"cm64ria2"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|EVEN_REG_NUM
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cm64rs $rd,$rs,$rt */
block|{
name|IQ2000_INSN_CM64RS
block|,
literal|"cm64rs"
block|,
literal|"cm64rs"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|EVEN_REG_NUM
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cm64sa $rd,$rs,$rt */
block|{
name|IQ2000_INSN_CM64SA
block|,
literal|"cm64sa"
block|,
literal|"cm64sa"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|EVEN_REG_NUM
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cm64sd $rd,$rt */
block|{
name|IQ2000_INSN_CM64SD
block|,
literal|"cm64sd"
block|,
literal|"cm64sd"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|EVEN_REG_NUM
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cm64si $rd,$rt */
block|{
name|IQ2000_INSN_CM64SI
block|,
literal|"cm64si"
block|,
literal|"cm64si"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|EVEN_REG_NUM
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cm64sia2 $rd,$rs,$rt */
block|{
name|IQ2000_INSN_CM64SIA2
block|,
literal|"cm64sia2"
block|,
literal|"cm64sia2"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|EVEN_REG_NUM
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cm64ss $rd,$rs,$rt */
block|{
name|IQ2000_INSN_CM64SS
block|,
literal|"cm64ss"
block|,
literal|"cm64ss"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|EVEN_REG_NUM
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cm128ria2 $rd,$rs,$rt */
block|{
name|IQ2000_INSN_CM128RIA2
block|,
literal|"cm128ria2"
block|,
literal|"cm128ria2"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|EVEN_REG_NUM
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cm128ria3 $rd,$rs,$rt,${cm-3z} */
block|{
name|IQ2000_INSN_CM128RIA3
block|,
literal|"cm128ria3"
block|,
literal|"cm128ria3"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|EVEN_REG_NUM
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cm128ria4 $rd,$rs,$rt,${cm-4z} */
block|{
name|IQ2000_INSN_CM128RIA4
block|,
literal|"cm128ria4"
block|,
literal|"cm128ria4"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cm128sia2 $rd,$rs,$rt */
block|{
name|IQ2000_INSN_CM128SIA2
block|,
literal|"cm128sia2"
block|,
literal|"cm128sia2"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|EVEN_REG_NUM
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cm128sia3 $rd,$rs,$rt,${cm-3z} */
block|{
name|IQ2000_INSN_CM128SIA3
block|,
literal|"cm128sia3"
block|,
literal|"cm128sia3"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
operator||
name|A
argument_list|(
name|EVEN_REG_NUM
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cm128sia4 $rd,$rs,$rt,${cm-4z} */
block|{
name|IQ2000_INSN_CM128SIA4
block|,
literal|"cm128sia4"
block|,
literal|"cm128sia4"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cm128vsa $rd,$rs,$rt */
block|{
name|IQ2000_INSN_CM128VSA
block|,
literal|"cm128vsa"
block|,
literal|"cm128vsa"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|USES_RT
argument_list|)
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cfc $rd,$rt */
block|{
name|IQ2000_INSN_CFC
block|,
literal|"cfc"
block|,
literal|"cfc"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|YIELD_INSN
argument_list|)
operator||
name|A
argument_list|(
name|USES_RD
argument_list|)
operator||
name|A
argument_list|(
name|LOAD_DELAY
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ctc $rs,$rt */
block|{
name|IQ2000_INSN_CTC
block|,
literal|"ctc"
block|,
literal|"ctc"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_RS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_IQ10
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_undef
undef|#
directive|undef
name|OP
end_undef

begin_undef
undef|#
directive|undef
name|A
end_undef

begin_comment
comment|/* Initialize anything needed to be done once, before any cpu_open call.  */
end_comment

begin_function
specifier|static
name|void
name|init_tables
parameter_list|(
name|void
parameter_list|)
block|{ }
end_function

begin_function_decl
specifier|static
specifier|const
name|CGEN_MACH
modifier|*
name|lookup_mach_via_bfd_name
parameter_list|(
specifier|const
name|CGEN_MACH
modifier|*
parameter_list|,
specifier|const
name|char
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|build_hw_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|build_ifield_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|build_operand_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|build_insn_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|iq2000_cgen_rebuild_tables
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_comment
comment|/* Subroutine of iq2000_cgen_cpu_open to look up a mach via its bfd name.  */
end_comment

begin_function
specifier|static
specifier|const
name|CGEN_MACH
modifier|*
name|lookup_mach_via_bfd_name
parameter_list|(
specifier|const
name|CGEN_MACH
modifier|*
name|table
parameter_list|,
specifier|const
name|char
modifier|*
name|name
parameter_list|)
block|{
while|while
condition|(
name|table
operator|->
name|name
condition|)
block|{
if|if
condition|(
name|strcmp
argument_list|(
name|name
argument_list|,
name|table
operator|->
name|bfd_name
argument_list|)
operator|==
literal|0
condition|)
return|return
name|table
return|;
operator|++
name|table
expr_stmt|;
block|}
name|abort
argument_list|()
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Subroutine of iq2000_cgen_cpu_open to build the hardware table.  */
end_comment

begin_function
specifier|static
name|void
name|build_hw_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
name|cd
parameter_list|)
block|{
name|int
name|i
decl_stmt|;
name|int
name|machs
init|=
name|cd
operator|->
name|machs
decl_stmt|;
specifier|const
name|CGEN_HW_ENTRY
modifier|*
name|init
init|=
operator|&
name|iq2000_cgen_hw_table
index|[
literal|0
index|]
decl_stmt|;
comment|/* MAX_HW is only an upper bound on the number of selected entries.      However each entry is indexed by it's enum so there can be holes in      the table.  */
specifier|const
name|CGEN_HW_ENTRY
modifier|*
modifier|*
name|selected
init|=
operator|(
specifier|const
name|CGEN_HW_ENTRY
operator|*
operator|*
operator|)
name|xmalloc
argument_list|(
name|MAX_HW
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_HW_ENTRY
operator|*
argument_list|)
argument_list|)
decl_stmt|;
name|cd
operator|->
name|hw_table
operator|.
name|init_entries
operator|=
name|init
expr_stmt|;
name|cd
operator|->
name|hw_table
operator|.
name|entry_size
operator|=
sizeof|sizeof
argument_list|(
name|CGEN_HW_ENTRY
argument_list|)
expr_stmt|;
name|memset
argument_list|(
name|selected
argument_list|,
literal|0
argument_list|,
name|MAX_HW
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_HW_ENTRY
operator|*
argument_list|)
argument_list|)
expr_stmt|;
comment|/* ??? For now we just use machs to determine which ones we want.  */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|init
index|[
name|i
index|]
operator|.
name|name
operator|!=
name|NULL
condition|;
operator|++
name|i
control|)
if|if
condition|(
name|CGEN_HW_ATTR_VALUE
argument_list|(
operator|&
name|init
index|[
name|i
index|]
argument_list|,
name|CGEN_HW_MACH
argument_list|)
operator|&
name|machs
condition|)
name|selected
index|[
name|init
index|[
name|i
index|]
operator|.
name|type
index|]
operator|=
operator|&
name|init
index|[
name|i
index|]
expr_stmt|;
name|cd
operator|->
name|hw_table
operator|.
name|entries
operator|=
name|selected
expr_stmt|;
name|cd
operator|->
name|hw_table
operator|.
name|num_entries
operator|=
name|MAX_HW
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Subroutine of iq2000_cgen_cpu_open to build the hardware table.  */
end_comment

begin_function
specifier|static
name|void
name|build_ifield_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
name|cd
parameter_list|)
block|{
name|cd
operator|->
name|ifld_table
operator|=
operator|&
name|iq2000_cgen_ifld_table
index|[
literal|0
index|]
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Subroutine of iq2000_cgen_cpu_open to build the hardware table.  */
end_comment

begin_function
specifier|static
name|void
name|build_operand_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
name|cd
parameter_list|)
block|{
name|int
name|i
decl_stmt|;
name|int
name|machs
init|=
name|cd
operator|->
name|machs
decl_stmt|;
specifier|const
name|CGEN_OPERAND
modifier|*
name|init
init|=
operator|&
name|iq2000_cgen_operand_table
index|[
literal|0
index|]
decl_stmt|;
comment|/* MAX_OPERANDS is only an upper bound on the number of selected entries.      However each entry is indexed by it's enum so there can be holes in      the table.  */
specifier|const
name|CGEN_OPERAND
modifier|*
modifier|*
name|selected
init|=
name|xmalloc
argument_list|(
name|MAX_OPERANDS
operator|*
sizeof|sizeof
argument_list|(
operator|*
name|selected
argument_list|)
argument_list|)
decl_stmt|;
name|cd
operator|->
name|operand_table
operator|.
name|init_entries
operator|=
name|init
expr_stmt|;
name|cd
operator|->
name|operand_table
operator|.
name|entry_size
operator|=
sizeof|sizeof
argument_list|(
name|CGEN_OPERAND
argument_list|)
expr_stmt|;
name|memset
argument_list|(
name|selected
argument_list|,
literal|0
argument_list|,
name|MAX_OPERANDS
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_OPERAND
operator|*
argument_list|)
argument_list|)
expr_stmt|;
comment|/* ??? For now we just use mach to determine which ones we want.  */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|init
index|[
name|i
index|]
operator|.
name|name
operator|!=
name|NULL
condition|;
operator|++
name|i
control|)
if|if
condition|(
name|CGEN_OPERAND_ATTR_VALUE
argument_list|(
operator|&
name|init
index|[
name|i
index|]
argument_list|,
name|CGEN_OPERAND_MACH
argument_list|)
operator|&
name|machs
condition|)
name|selected
index|[
name|init
index|[
name|i
index|]
operator|.
name|type
index|]
operator|=
operator|&
name|init
index|[
name|i
index|]
expr_stmt|;
name|cd
operator|->
name|operand_table
operator|.
name|entries
operator|=
name|selected
expr_stmt|;
name|cd
operator|->
name|operand_table
operator|.
name|num_entries
operator|=
name|MAX_OPERANDS
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Subroutine of iq2000_cgen_cpu_open to build the hardware table.    ??? This could leave out insns not supported by the specified mach/isa,    but that would cause errors like "foo only supported by bar" to become    "unknown insn", so for now we include all insns and require the app to    do the checking later.    ??? On the other hand, parsing of such insns may require their hardware or    operand elements to be in the table [which they mightn't be].  */
end_comment

begin_function
specifier|static
name|void
name|build_insn_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
name|cd
parameter_list|)
block|{
name|int
name|i
decl_stmt|;
specifier|const
name|CGEN_IBASE
modifier|*
name|ib
init|=
operator|&
name|iq2000_cgen_insn_table
index|[
literal|0
index|]
decl_stmt|;
name|CGEN_INSN
modifier|*
name|insns
init|=
name|xmalloc
argument_list|(
name|MAX_INSNS
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_INSN
argument_list|)
argument_list|)
decl_stmt|;
name|memset
argument_list|(
name|insns
argument_list|,
literal|0
argument_list|,
name|MAX_INSNS
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_INSN
argument_list|)
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|MAX_INSNS
condition|;
operator|++
name|i
control|)
name|insns
index|[
name|i
index|]
operator|.
name|base
operator|=
operator|&
name|ib
index|[
name|i
index|]
expr_stmt|;
name|cd
operator|->
name|insn_table
operator|.
name|init_entries
operator|=
name|insns
expr_stmt|;
name|cd
operator|->
name|insn_table
operator|.
name|entry_size
operator|=
sizeof|sizeof
argument_list|(
name|CGEN_IBASE
argument_list|)
expr_stmt|;
name|cd
operator|->
name|insn_table
operator|.
name|num_init_entries
operator|=
name|MAX_INSNS
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Subroutine of iq2000_cgen_cpu_open to rebuild the tables.  */
end_comment

begin_function
specifier|static
name|void
name|iq2000_cgen_rebuild_tables
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
name|cd
parameter_list|)
block|{
name|int
name|i
decl_stmt|;
name|CGEN_BITSET
modifier|*
name|isas
init|=
name|cd
operator|->
name|isas
decl_stmt|;
name|unsigned
name|int
name|machs
init|=
name|cd
operator|->
name|machs
decl_stmt|;
name|cd
operator|->
name|int_insn_p
operator|=
name|CGEN_INT_INSN_P
expr_stmt|;
comment|/* Data derived from the isa spec.  */
define|#
directive|define
name|UNSET
value|(CGEN_SIZE_UNKNOWN + 1)
name|cd
operator|->
name|default_insn_bitsize
operator|=
name|UNSET
expr_stmt|;
name|cd
operator|->
name|base_insn_bitsize
operator|=
name|UNSET
expr_stmt|;
name|cd
operator|->
name|min_insn_bitsize
operator|=
literal|65535
expr_stmt|;
comment|/* Some ridiculously big number.  */
name|cd
operator|->
name|max_insn_bitsize
operator|=
literal|0
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|MAX_ISAS
condition|;
operator|++
name|i
control|)
if|if
condition|(
name|cgen_bitset_contains
argument_list|(
name|isas
argument_list|,
name|i
argument_list|)
condition|)
block|{
specifier|const
name|CGEN_ISA
modifier|*
name|isa
init|=
operator|&
name|iq2000_cgen_isa_table
index|[
name|i
index|]
decl_stmt|;
comment|/* Default insn sizes of all selected isas must be 	   equal or we set the result to 0, meaning "unknown".  */
if|if
condition|(
name|cd
operator|->
name|default_insn_bitsize
operator|==
name|UNSET
condition|)
name|cd
operator|->
name|default_insn_bitsize
operator|=
name|isa
operator|->
name|default_insn_bitsize
expr_stmt|;
elseif|else
if|if
condition|(
name|isa
operator|->
name|default_insn_bitsize
operator|==
name|cd
operator|->
name|default_insn_bitsize
condition|)
empty_stmt|;
comment|/* This is ok.  */
else|else
name|cd
operator|->
name|default_insn_bitsize
operator|=
name|CGEN_SIZE_UNKNOWN
expr_stmt|;
comment|/* Base insn sizes of all selected isas must be equal 	   or we set the result to 0, meaning "unknown".  */
if|if
condition|(
name|cd
operator|->
name|base_insn_bitsize
operator|==
name|UNSET
condition|)
name|cd
operator|->
name|base_insn_bitsize
operator|=
name|isa
operator|->
name|base_insn_bitsize
expr_stmt|;
elseif|else
if|if
condition|(
name|isa
operator|->
name|base_insn_bitsize
operator|==
name|cd
operator|->
name|base_insn_bitsize
condition|)
empty_stmt|;
comment|/* This is ok.  */
else|else
name|cd
operator|->
name|base_insn_bitsize
operator|=
name|CGEN_SIZE_UNKNOWN
expr_stmt|;
comment|/* Set min,max insn sizes.  */
if|if
condition|(
name|isa
operator|->
name|min_insn_bitsize
operator|<
name|cd
operator|->
name|min_insn_bitsize
condition|)
name|cd
operator|->
name|min_insn_bitsize
operator|=
name|isa
operator|->
name|min_insn_bitsize
expr_stmt|;
if|if
condition|(
name|isa
operator|->
name|max_insn_bitsize
operator|>
name|cd
operator|->
name|max_insn_bitsize
condition|)
name|cd
operator|->
name|max_insn_bitsize
operator|=
name|isa
operator|->
name|max_insn_bitsize
expr_stmt|;
block|}
comment|/* Data derived from the mach spec.  */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|MAX_MACHS
condition|;
operator|++
name|i
control|)
if|if
condition|(
operator|(
operator|(
literal|1
operator|<<
name|i
operator|)
operator|&
name|machs
operator|)
operator|!=
literal|0
condition|)
block|{
specifier|const
name|CGEN_MACH
modifier|*
name|mach
init|=
operator|&
name|iq2000_cgen_mach_table
index|[
name|i
index|]
decl_stmt|;
if|if
condition|(
name|mach
operator|->
name|insn_chunk_bitsize
operator|!=
literal|0
condition|)
block|{
if|if
condition|(
name|cd
operator|->
name|insn_chunk_bitsize
operator|!=
literal|0
operator|&&
name|cd
operator|->
name|insn_chunk_bitsize
operator|!=
name|mach
operator|->
name|insn_chunk_bitsize
condition|)
block|{
name|fprintf
argument_list|(
name|stderr
argument_list|,
literal|"iq2000_cgen_rebuild_tables: conflicting insn-chunk-bitsize values: `%d' vs. `%d'\n"
argument_list|,
name|cd
operator|->
name|insn_chunk_bitsize
argument_list|,
name|mach
operator|->
name|insn_chunk_bitsize
argument_list|)
expr_stmt|;
name|abort
argument_list|()
expr_stmt|;
block|}
name|cd
operator|->
name|insn_chunk_bitsize
operator|=
name|mach
operator|->
name|insn_chunk_bitsize
expr_stmt|;
block|}
block|}
comment|/* Determine which hw elements are used by MACH.  */
name|build_hw_table
argument_list|(
name|cd
argument_list|)
expr_stmt|;
comment|/* Build the ifield table.  */
name|build_ifield_table
argument_list|(
name|cd
argument_list|)
expr_stmt|;
comment|/* Determine which operands are used by MACH/ISA.  */
name|build_operand_table
argument_list|(
name|cd
argument_list|)
expr_stmt|;
comment|/* Build the instruction table.  */
name|build_insn_table
argument_list|(
name|cd
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Initialize a cpu table and return a descriptor.    It's much like opening a file, and must be the first function called.    The arguments are a set of (type/value) pairs, terminated with    CGEN_CPU_OPEN_END.     Currently supported values:    CGEN_CPU_OPEN_ISAS:    bitmap of values in enum isa_attr    CGEN_CPU_OPEN_MACHS:   bitmap of values in enum mach_attr    CGEN_CPU_OPEN_BFDMACH: specify 1 mach using bfd name    CGEN_CPU_OPEN_ENDIAN:  specify endian choice    CGEN_CPU_OPEN_END:     terminates arguments     ??? Simultaneous multiple isas might not make sense, but it's not (yet)    precluded.     ??? We only support ISO C stdargs here, not K&R.    Laziness, plus experiment to see if anything requires K&R - eventually    K&R will no longer be supported - e.g. GDB is currently trying this.  */
end_comment

begin_function
name|CGEN_CPU_DESC
name|iq2000_cgen_cpu_open
parameter_list|(
name|enum
name|cgen_cpu_open_arg
name|arg_type
parameter_list|,
modifier|...
parameter_list|)
block|{
name|CGEN_CPU_TABLE
modifier|*
name|cd
init|=
operator|(
name|CGEN_CPU_TABLE
operator|*
operator|)
name|xmalloc
argument_list|(
sizeof|sizeof
argument_list|(
name|CGEN_CPU_TABLE
argument_list|)
argument_list|)
decl_stmt|;
specifier|static
name|int
name|init_p
decl_stmt|;
name|CGEN_BITSET
modifier|*
name|isas
init|=
literal|0
decl_stmt|;
comment|/* 0 = "unspecified" */
name|unsigned
name|int
name|machs
init|=
literal|0
decl_stmt|;
comment|/* 0 = "unspecified" */
name|enum
name|cgen_endian
name|endian
init|=
name|CGEN_ENDIAN_UNKNOWN
decl_stmt|;
name|va_list
name|ap
decl_stmt|;
if|if
condition|(
operator|!
name|init_p
condition|)
block|{
name|init_tables
argument_list|()
expr_stmt|;
name|init_p
operator|=
literal|1
expr_stmt|;
block|}
name|memset
argument_list|(
name|cd
argument_list|,
literal|0
argument_list|,
sizeof|sizeof
argument_list|(
operator|*
name|cd
argument_list|)
argument_list|)
expr_stmt|;
name|va_start
argument_list|(
name|ap
argument_list|,
name|arg_type
argument_list|)
expr_stmt|;
while|while
condition|(
name|arg_type
operator|!=
name|CGEN_CPU_OPEN_END
condition|)
block|{
switch|switch
condition|(
name|arg_type
condition|)
block|{
case|case
name|CGEN_CPU_OPEN_ISAS
case|:
name|isas
operator|=
name|va_arg
argument_list|(
name|ap
argument_list|,
name|CGEN_BITSET
operator|*
argument_list|)
expr_stmt|;
break|break;
case|case
name|CGEN_CPU_OPEN_MACHS
case|:
name|machs
operator|=
name|va_arg
argument_list|(
argument|ap
argument_list|,
argument|unsigned int
argument_list|)
expr_stmt|;
break|break;
case|case
name|CGEN_CPU_OPEN_BFDMACH
case|:
block|{
specifier|const
name|char
modifier|*
name|name
init|=
name|va_arg
argument_list|(
name|ap
argument_list|,
specifier|const
name|char
operator|*
argument_list|)
decl_stmt|;
specifier|const
name|CGEN_MACH
modifier|*
name|mach
init|=
name|lookup_mach_via_bfd_name
argument_list|(
name|iq2000_cgen_mach_table
argument_list|,
name|name
argument_list|)
decl_stmt|;
name|machs
operator||=
literal|1
operator|<<
name|mach
operator|->
name|num
expr_stmt|;
break|break;
block|}
case|case
name|CGEN_CPU_OPEN_ENDIAN
case|:
name|endian
operator|=
name|va_arg
argument_list|(
name|ap
argument_list|,
expr|enum
name|cgen_endian
argument_list|)
expr_stmt|;
break|break;
default|default :
name|fprintf
argument_list|(
name|stderr
argument_list|,
literal|"iq2000_cgen_cpu_open: unsupported argument `%d'\n"
argument_list|,
name|arg_type
argument_list|)
expr_stmt|;
name|abort
argument_list|()
expr_stmt|;
comment|/* ??? return NULL? */
block|}
name|arg_type
operator|=
name|va_arg
argument_list|(
name|ap
argument_list|,
expr|enum
name|cgen_cpu_open_arg
argument_list|)
expr_stmt|;
block|}
name|va_end
argument_list|(
name|ap
argument_list|)
expr_stmt|;
comment|/* Mach unspecified means "all".  */
if|if
condition|(
name|machs
operator|==
literal|0
condition|)
name|machs
operator|=
operator|(
literal|1
operator|<<
name|MAX_MACHS
operator|)
operator|-
literal|1
expr_stmt|;
comment|/* Base mach is always selected.  */
name|machs
operator||=
literal|1
expr_stmt|;
if|if
condition|(
name|endian
operator|==
name|CGEN_ENDIAN_UNKNOWN
condition|)
block|{
comment|/* ??? If target has only one, could have a default.  */
name|fprintf
argument_list|(
name|stderr
argument_list|,
literal|"iq2000_cgen_cpu_open: no endianness specified\n"
argument_list|)
expr_stmt|;
name|abort
argument_list|()
expr_stmt|;
block|}
name|cd
operator|->
name|isas
operator|=
name|cgen_bitset_copy
argument_list|(
name|isas
argument_list|)
expr_stmt|;
name|cd
operator|->
name|machs
operator|=
name|machs
expr_stmt|;
name|cd
operator|->
name|endian
operator|=
name|endian
expr_stmt|;
comment|/* FIXME: for the sparc case we can determine insn-endianness statically.      The worry here is where both data and insn endian can be independently      chosen, in which case this function will need another argument.      Actually, will want to allow for more arguments in the future anyway.  */
name|cd
operator|->
name|insn_endian
operator|=
name|endian
expr_stmt|;
comment|/* Table (re)builder.  */
name|cd
operator|->
name|rebuild_tables
operator|=
name|iq2000_cgen_rebuild_tables
expr_stmt|;
name|iq2000_cgen_rebuild_tables
argument_list|(
name|cd
argument_list|)
expr_stmt|;
comment|/* Default to not allowing signed overflow.  */
name|cd
operator|->
name|signed_overflow_ok_p
operator|=
literal|0
expr_stmt|;
return|return
operator|(
name|CGEN_CPU_DESC
operator|)
name|cd
return|;
block|}
end_function

begin_comment
comment|/* Cover fn to iq2000_cgen_cpu_open to handle the simple case of 1 isa, 1 mach.    MACH_NAME is the bfd name of the mach.  */
end_comment

begin_function
name|CGEN_CPU_DESC
name|iq2000_cgen_cpu_open_1
parameter_list|(
specifier|const
name|char
modifier|*
name|mach_name
parameter_list|,
name|enum
name|cgen_endian
name|endian
parameter_list|)
block|{
return|return
name|iq2000_cgen_cpu_open
argument_list|(
name|CGEN_CPU_OPEN_BFDMACH
argument_list|,
name|mach_name
argument_list|,
name|CGEN_CPU_OPEN_ENDIAN
argument_list|,
name|endian
argument_list|,
name|CGEN_CPU_OPEN_END
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/* Close a cpu table.    ??? This can live in a machine independent file, but there's currently    no place to put this file (there's no libcgen).  libopcodes is the wrong    place as some simulator ports use this but they don't use libopcodes.  */
end_comment

begin_function
name|void
name|iq2000_cgen_cpu_close
parameter_list|(
name|CGEN_CPU_DESC
name|cd
parameter_list|)
block|{
name|unsigned
name|int
name|i
decl_stmt|;
specifier|const
name|CGEN_INSN
modifier|*
name|insns
decl_stmt|;
if|if
condition|(
name|cd
operator|->
name|macro_insn_table
operator|.
name|init_entries
condition|)
block|{
name|insns
operator|=
name|cd
operator|->
name|macro_insn_table
operator|.
name|init_entries
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|cd
operator|->
name|macro_insn_table
operator|.
name|num_init_entries
condition|;
operator|++
name|i
operator|,
operator|++
name|insns
control|)
if|if
condition|(
name|CGEN_INSN_RX
argument_list|(
operator|(
name|insns
operator|)
argument_list|)
condition|)
name|regfree
argument_list|(
name|CGEN_INSN_RX
argument_list|(
name|insns
argument_list|)
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|cd
operator|->
name|insn_table
operator|.
name|init_entries
condition|)
block|{
name|insns
operator|=
name|cd
operator|->
name|insn_table
operator|.
name|init_entries
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|cd
operator|->
name|insn_table
operator|.
name|num_init_entries
condition|;
operator|++
name|i
operator|,
operator|++
name|insns
control|)
if|if
condition|(
name|CGEN_INSN_RX
argument_list|(
name|insns
argument_list|)
condition|)
name|regfree
argument_list|(
name|CGEN_INSN_RX
argument_list|(
name|insns
argument_list|)
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|cd
operator|->
name|macro_insn_table
operator|.
name|init_entries
condition|)
name|free
argument_list|(
operator|(
name|CGEN_INSN
operator|*
operator|)
name|cd
operator|->
name|macro_insn_table
operator|.
name|init_entries
argument_list|)
expr_stmt|;
if|if
condition|(
name|cd
operator|->
name|insn_table
operator|.
name|init_entries
condition|)
name|free
argument_list|(
operator|(
name|CGEN_INSN
operator|*
operator|)
name|cd
operator|->
name|insn_table
operator|.
name|init_entries
argument_list|)
expr_stmt|;
if|if
condition|(
name|cd
operator|->
name|hw_table
operator|.
name|entries
condition|)
name|free
argument_list|(
operator|(
name|CGEN_HW_ENTRY
operator|*
operator|)
name|cd
operator|->
name|hw_table
operator|.
name|entries
argument_list|)
expr_stmt|;
if|if
condition|(
name|cd
operator|->
name|operand_table
operator|.
name|entries
condition|)
name|free
argument_list|(
operator|(
name|CGEN_HW_ENTRY
operator|*
operator|)
name|cd
operator|->
name|operand_table
operator|.
name|entries
argument_list|)
expr_stmt|;
name|free
argument_list|(
name|cd
argument_list|)
expr_stmt|;
block|}
end_function

end_unit

