INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:32:49 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.018ns  (required time - arrival time)
  Source:                 buffer71/control/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            buffer130/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.200ns  (clk rise@7.200ns - clk rise@0.000ns)
  Data Path Delay:        5.953ns  (logic 1.044ns (17.538%)  route 4.909ns (82.462%))
  Logic Levels:           12  (LUT2=2 LUT3=2 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.683 - 7.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2337, unset)         0.508     0.508    buffer71/control/clk
    SLICE_X40Y88         FDRE                                         r  buffer71/control/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer71/control/outputValid_reg/Q
                         net (fo=31, routed)          0.596     1.358    fork52/control/generateBlocks[1].regblock/buffer71_outs_valid
    SLICE_X37Y91         LUT2 (Prop_lut2_I1_O)        0.043     1.401 r  fork52/control/generateBlocks[1].regblock/dataReg[0]_i_2__7/O
                         net (fo=13, routed)          0.344     1.745    buffer134/fifo/fork52_outs_1_valid
    SLICE_X36Y91         LUT6 (Prop_lut6_I0_O)        0.043     1.788 r  buffer134/fifo/transmitValue_i_4__31/O
                         net (fo=8, routed)           0.331     2.119    buffer72/control/cond_br25_falseOut_valid
    SLICE_X32Y91         LUT6 (Prop_lut6_I4_O)        0.043     2.162 r  buffer72/control/dataReg[0]_i_2__4/O
                         net (fo=7, routed)           0.333     2.495    buffer232/fifo/cond_br27_falseOut_valid
    SLICE_X31Y91         LUT3 (Prop_lut3_I1_O)        0.049     2.544 r  buffer232/fifo/fullReg_i_2__31/O
                         net (fo=10, routed)          0.241     2.784    control_merge11/fork_valid/generateBlocks[1].regblock/tehbOut_valid_11
    SLICE_X29Y90         LUT6 (Prop_lut6_I3_O)        0.129     2.913 r  control_merge11/fork_valid/generateBlocks[1].regblock/transmitValue_i_2__99/O
                         net (fo=9, routed)           0.378     3.291    fork71/control/generateBlocks[1].regblock/control_merge11_index_valid
    SLICE_X28Y91         LUT2 (Prop_lut2_I1_O)        0.052     3.343 r  fork71/control/generateBlocks[1].regblock/G_storeEn_INST_0_i_6/O
                         net (fo=3, routed)           0.205     3.548    control_merge11/tehb/control/fork71_outs_1_valid
    SLICE_X29Y91         LUT6 (Prop_lut6_I1_O)        0.131     3.679 r  control_merge11/tehb/control/G_storeEn_INST_0_i_4/O
                         net (fo=3, routed)           0.419     4.098    fork73/control/generateBlocks[1].regblock/buffer95_outs_valid
    SLICE_X22Y90         LUT6 (Prop_lut6_I2_O)        0.043     4.141 f  fork73/control/generateBlocks[1].regblock/G_storeAddr[6]_INST_0_i_1/O
                         net (fo=52, routed)          0.520     4.661    fork90/control/generateBlocks[3].regblock/store5_dataToMem_ready
    SLICE_X10Y93         LUT6 (Prop_lut6_I4_O)        0.043     4.704 f  fork90/control/generateBlocks[3].regblock/join_inputs/Head[0]_i_2__6/O
                         net (fo=5, routed)           0.248     4.952    fork83/control/generateBlocks[5].regblock/buffer204_outs_ready
    SLICE_X8Y93          LUT3 (Prop_lut3_I1_O)        0.045     4.997 r  fork83/control/generateBlocks[5].regblock/transmitValue_i_2__21/O
                         net (fo=2, routed)           0.527     5.525    fork83/control/generateBlocks[5].regblock/transmitValue_i_2__21_n_0
    SLICE_X8Y91          LUT6 (Prop_lut6_I0_O)        0.126     5.651 r  fork83/control/generateBlocks[5].regblock/transmitValue_i_3__7/O
                         net (fo=13, routed)          0.508     6.159    fork82/control/generateBlocks[0].regblock/anyBlockStop
    SLICE_X21Y93         LUT6 (Prop_lut6_I3_O)        0.043     6.202 r  fork82/control/generateBlocks[0].regblock/dataReg[4]_i_1__6/O
                         net (fo=5, routed)           0.259     6.461    buffer130/E[0]
    SLICE_X22Y93         FDRE                                         r  buffer130/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.200     7.200 r  
                                                      0.000     7.200 r  clk (IN)
                         net (fo=2337, unset)         0.483     7.683    buffer130/clk
    SLICE_X22Y93         FDRE                                         r  buffer130/dataReg_reg[0]/C
                         clock pessimism              0.000     7.683    
                         clock uncertainty           -0.035     7.647    
    SLICE_X22Y93         FDRE (Setup_fdre_C_CE)      -0.169     7.478    buffer130/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.478    
                         arrival time                          -6.461    
  -------------------------------------------------------------------
                         slack                                  1.018    




