#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Oct  9 14:14:23 2024
# Process ID: 18736
# Current directory: H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21740 H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.xpr
# Log file: H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/vivado.log
# Journal file: H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface\vivado.jou
# Running On        :ARM148-04
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :12th Gen Intel(R) Core(TM) i7-12700
# CPU Frequency     :2112 MHz
# CPU Physical cores:12
# CPU Logical cores :20
# Host memory       :34050 MB
# Swap memory       :5100 MB
# Total Virtual     :39151 MB
# Available Virtual :29442 MB
#-----------------------------------------------------------
start_gui
open_project H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24c/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24i/1.0/board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kd240_som/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1546.805 ; gain = 320.090
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hostif_test_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'hostif_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hostif_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hostif_test
Compiling module xil_defaultlib.hostif_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hostif_test_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1585.555 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hostif_test_tb_behav -key {Behavioral:sim_1:Functional:hostif_test_tb} -tclbatch {hostif_test_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source hostif_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 255 ns : File "H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv" Line 79
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hostif_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1599.996 ; gain = 14.441
add_bp {H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv} 51
remove_bps -file {H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv} -line 51
add_bp {H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv} 44
add_bp {H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv} 45
add_bp {H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv} 51
add_bp {H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv} 52
add_bp {H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv} 53
add_bp {H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv} 54
add_bp {H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv} 57
add_bp {H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv} 58
add_bp {H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv} 62
add_bp {H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv} 63
add_bp {H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv} 64
add_bp {H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv} 65
add_bp {H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv} 66
add_bp {H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv} 67
add_bp {H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv} 68
add_bp {H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv} 69
add_bp {H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv} 72
add_bp {H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv} 78
add_bp {H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv} 79
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hostif_test_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'hostif_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hostif_test_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hostif_test_tb_behav -key {Behavioral:sim_1:Functional:hostif_test_tb} -tclbatch {hostif_test_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source hostif_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv" Line 44
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hostif_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1605.305 ; gain = 5.309
remove_bps -file {H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv} -line 44
remove_bps -file {H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv} -line 45
remove_bps -file {H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv} -line 51
remove_bps -file {H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv} -line 52
add_bp {H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv} 52
remove_bps -file {H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv} -line 52
remove_bps -file {H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv} -line 53
remove_bps -file {H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv} -line 54
remove_bps -file {H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv} -line 57
remove_bps -file {H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv} -line 58
remove_bps -file {H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv} -line 62
remove_bps -file {H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv} -line 63
remove_bps -file {H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv} -line 64
remove_bps -file {H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv} -line 65
remove_bps -file {H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv} -line 66
remove_bps -file {H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv} -line 67
remove_bps -file {H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv} -line 68
remove_bps -file {H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv} -line 69
remove_bps -file {H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv} -line 72
remove_bps -file {H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv} -line 78
remove_bps -file {H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv} -line 79
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hostif_test_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'hostif_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hostif_test_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hostif_test_tb_behav -key {Behavioral:sim_1:Functional:hostif_test_tb} -tclbatch {hostif_test_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source hostif_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 255 ns : File "H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv" Line 79
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hostif_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1605.305 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sim_1\new\hostif_test_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hostif_test_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'hostif_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hostif_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hostif_test
Compiling module xil_defaultlib.hostif_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hostif_test_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hostif_test_tb_behav -key {Behavioral:sim_1:Functional:hostif_test_tb} -tclbatch {hostif_test_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source hostif_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0, clk100MHZ: 0
Time: 5000, clk100MHZ: 1
Time: 10000, clk100MHZ: 0
Time: 15000, clk100MHZ: 1
Time: 20000, clk100MHZ: 0
Time: 25000, clk100MHZ: 1
Time: 30000, clk100MHZ: 0
Time: 35000, clk100MHZ: 1
Time: 40000, clk100MHZ: 0
Time: 45000, clk100MHZ: 1
Time: 50000, clk100MHZ: 0
Time: 55000, clk100MHZ: 1
Time: 60000, clk100MHZ: 0
Time: 65000, clk100MHZ: 1
Time: 70000, clk100MHZ: 0
Time: 75000, clk100MHZ: 1
Time: 80000, clk100MHZ: 0
Time: 85000, clk100MHZ: 1
Time: 90000, clk100MHZ: 0
Time: 95000, clk100MHZ: 1
Time: 100000, clk100MHZ: 0
Time: 105000, clk100MHZ: 1
Time: 110000, clk100MHZ: 0
Time: 115000, clk100MHZ: 1
Time: 120000, clk100MHZ: 0
Time: 125000, clk100MHZ: 1
Time: 130000, clk100MHZ: 0
Time: 135000, clk100MHZ: 1
Time: 140000, clk100MHZ: 0
Time: 145000, clk100MHZ: 1
Time: 150000, clk100MHZ: 0
Time: 155000, clk100MHZ: 1
Time: 160000, clk100MHZ: 0
Time: 165000, clk100MHZ: 1
Time: 170000, clk100MHZ: 0
Time: 175000, clk100MHZ: 1
Time: 180000, clk100MHZ: 0
Time: 185000, clk100MHZ: 1
Time: 190000, clk100MHZ: 0
Time: 195000, clk100MHZ: 1
Time: 200000, clk100MHZ: 0
Time: 205000, clk100MHZ: 1
Time: 210000, clk100MHZ: 0
Time: 215000, clk100MHZ: 1
Time: 220000, clk100MHZ: 0
Time: 225000, clk100MHZ: 1
Time: 230000, clk100MHZ: 0
Time: 235000, clk100MHZ: 1
Time: 240000, clk100MHZ: 0
Time: 245000, clk100MHZ: 1
Time: 250000, clk100MHZ: 0
$finish called at time : 255 ns : File "H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv" Line 82
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hostif_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1609.605 ; gain = 4.301
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sim_1\new\hostif_test_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hostif_test_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'hostif_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hostif_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hostif_test
Compiling module xil_defaultlib.hostif_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hostif_test_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hostif_test_tb_behav -key {Behavioral:sim_1:Functional:hostif_test_tb} -tclbatch {hostif_test_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source hostif_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0, clk100MHZ: 0
Time: 5000, clk100MHZ: 1
Time: 10000, clk100MHZ: 0
Time: 15000, clk100MHZ: 1
Time: 20000, clk100MHZ: 0
Time: 25000, clk100MHZ: 1
Time: 30000, clk100MHZ: 0
Time: 35000, clk100MHZ: 1
Time: 40000, clk100MHZ: 0
Time: 45000, clk100MHZ: 1
Time: 50000, clk100MHZ: 0
Time: 55000, clk100MHZ: 1
Time: 60000, clk100MHZ: 0
Time: 65000, clk100MHZ: 1
Time: 70000, clk100MHZ: 0
Time: 75000, clk100MHZ: 1
Time: 80000, clk100MHZ: 0
Time: 85000, clk100MHZ: 1
Time: 90000, clk100MHZ: 0
Time: 95000, clk100MHZ: 1
Time: 100000, clk100MHZ: 0
Time: 105000, clk100MHZ: 1
Time: 110000, clk100MHZ: 0
Time: 115000, clk100MHZ: 1
Time: 120000, clk100MHZ: 0
Time: 125000, clk100MHZ: 1
Time: 130000, clk100MHZ: 0
Time: 135000, clk100MHZ: 1
Time: 140000, clk100MHZ: 0
Time: 145000, clk100MHZ: 1
Time: 150000, clk100MHZ: 0
Time: 155000, clk100MHZ: 1
Time: 160000, clk100MHZ: 0
Time: 165000, clk100MHZ: 1
Time: 170000, clk100MHZ: 0
Time: 175000, clk100MHZ: 1
Time: 180000, clk100MHZ: 0
Time: 185000, clk100MHZ: 1
Time: 190000, clk100MHZ: 0
Time: 195000, clk100MHZ: 1
Time: 200000, clk100MHZ: 0
Time: 205000, clk100MHZ: 1
Time: 210000, clk100MHZ: 0
Time: 215000, clk100MHZ: 1
Time: 220000, clk100MHZ: 0
Time: 225000, clk100MHZ: 1
Time: 230000, clk100MHZ: 0
Time: 235000, clk100MHZ: 1
Time: 240000, clk100MHZ: 0
Time: 245000, clk100MHZ: 1
Time: 250000, clk100MHZ: 0
$finish called at time : 255 ns : File "H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv" Line 82
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hostif_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1609.887 ; gain = 0.281
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sim_1\new\hostif_test_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hostif_test_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'hostif_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hostif_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hostif_test
Compiling module xil_defaultlib.hostif_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hostif_test_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hostif_test_tb_behav -key {Behavioral:sim_1:Functional:hostif_test_tb} -tclbatch {hostif_test_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source hostif_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0, clk100MHZ: 0
Time: 5000, clk100MHZ: 1
Time: 10000, clk100MHZ: 0
Time: 15000, clk100MHZ: 1
Time: 20000, clk100MHZ: 0
Time: 25000, clk100MHZ: 1
Time: 30000, clk100MHZ: 0
Time: 35000, clk100MHZ: 1
Time: 40000, clk100MHZ: 0
Time: 45000, clk100MHZ: 1
Time: 50000, clk100MHZ: 0
Time: 55000, clk100MHZ: 1
Time: 60000, clk100MHZ: 0
Time: 65000, clk100MHZ: 1
Time: 70000, clk100MHZ: 0
Time: 75000, clk100MHZ: 1
Time: 80000, clk100MHZ: 0
Time: 85000, clk100MHZ: 1
Time: 90000, clk100MHZ: 0
Time: 95000, clk100MHZ: 1
Time: 100000, clk100MHZ: 0
Time: 105000, clk100MHZ: 1
Time: 110000, clk100MHZ: 0
Time: 115000, clk100MHZ: 1
Time: 120000, clk100MHZ: 0
Time: 125000, clk100MHZ: 1
Time: 130000, clk100MHZ: 0
Time: 135000, clk100MHZ: 1
Time: 140000, clk100MHZ: 0
Time: 145000, clk100MHZ: 1
Time: 150000, clk100MHZ: 0
Time: 155000, clk100MHZ: 1
Time: 160000, clk100MHZ: 0
Time: 165000, clk100MHZ: 1
Time: 170000, clk100MHZ: 0
Time: 175000, clk100MHZ: 1
Time: 180000, clk100MHZ: 0
Time: 185000, clk100MHZ: 1
Time: 190000, clk100MHZ: 0
Time: 195000, clk100MHZ: 1
Time: 200000, clk100MHZ: 0
Time: 205000, clk100MHZ: 1
Time: 210000, clk100MHZ: 0
Time: 215000, clk100MHZ: 1
Time: 220000, clk100MHZ: 0
Time: 225000, clk100MHZ: 1
Time: 230000, clk100MHZ: 0
Time: 235000, clk100MHZ: 1
Time: 240000, clk100MHZ: 0
Time: 245000, clk100MHZ: 1
Time: 250000, clk100MHZ: 0
$finish called at time : 255 ns : File "H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv" Line 84
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hostif_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1611.504 ; gain = 1.617
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sim_1\new\hostif_test_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hostif_test_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'hostif_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hostif_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hostif_test
Compiling module xil_defaultlib.hostif_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hostif_test_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hostif_test_tb_behav -key {Behavioral:sim_1:Functional:hostif_test_tb} -tclbatch {hostif_test_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source hostif_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0, clk100MHZ: 0
Time: 5000, clk100MHZ: 1
Time: 10000, clk100MHZ: 0
Time: 15000, clk100MHZ: 1
Time: 20000, clk100MHZ: 0
Time: 25000, clk100MHZ: 1
Time: 30000, clk100MHZ: 0
Time: 35000, clk100MHZ: 1
Time: 40000, clk100MHZ: 0
Time: 45000, clk100MHZ: 1
Time: 50000, clk100MHZ: 0
Time: 55000, clk100MHZ: 1
Time: 60000, clk100MHZ: 0
Time: 65000, clk100MHZ: 1
Time: 70000, clk100MHZ: 0
Time: 75000, clk100MHZ: 1
Time: 80000, clk100MHZ: 0
Time: 85000, clk100MHZ: 1
Time: 90000, clk100MHZ: 0
Time: 95000, clk100MHZ: 1
Time: 100000, clk100MHZ: 0
Time: 105000, clk100MHZ: 1
Time: 110000, clk100MHZ: 0
Time: 115000, clk100MHZ: 1
Time: 120000, clk100MHZ: 0
Time: 125000, clk100MHZ: 1
Time: 130000, clk100MHZ: 0
Time: 135000, clk100MHZ: 1
Time: 140000, clk100MHZ: 0
Time: 145000, clk100MHZ: 1
Time: 150000, clk100MHZ: 0
Time: 155000, clk100MHZ: 1
Time: 160000, clk100MHZ: 0
Time: 165000, clk100MHZ: 1
Time: 170000, clk100MHZ: 0
Time: 175000, clk100MHZ: 1
Time: 180000, clk100MHZ: 0
Time: 185000, clk100MHZ: 1
Time: 190000, clk100MHZ: 0
Time: 195000, clk100MHZ: 1
Time: 200000, clk100MHZ: 0
Time: 205000, clk100MHZ: 1
Time: 210000, clk100MHZ: 0
Time: 215000, clk100MHZ: 1
Time: 220000, clk100MHZ: 0
Time: 225000, clk100MHZ: 1
Time: 230000, clk100MHZ: 0
Time: 235000, clk100MHZ: 1
Time: 240000, clk100MHZ: 0
Time: 245000, clk100MHZ: 1
Time: 250000, clk100MHZ: 0
$finish called at time : 255 ns : File "H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv" Line 86
xsim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1630.254 ; gain = 18.750
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hostif_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1630.254 ; gain = 18.750
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sim_1\new\hostif_test_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hostif_test_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'hostif_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hostif_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hostif_test
Compiling module xil_defaultlib.hostif_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hostif_test_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hostif_test_tb_behav -key {Behavioral:sim_1:Functional:hostif_test_tb} -tclbatch {hostif_test_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source hostif_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0, clk100MHZ: 0
Time: 5000, clk100MHZ: 1
Time: 10000, clk100MHZ: 0
Time: 15000, clk100MHZ: 1
Time: 20000, clk100MHZ: 0
Time: 25000, clk100MHZ: 1
Time: 30000, clk100MHZ: 0
Time: 35000, clk100MHZ: 1
Time: 40000, clk100MHZ: 0
Time: 45000, clk100MHZ: 1
Time: 50000, clk100MHZ: 0
Time: 55000, clk100MHZ: 1
Time: 60000, clk100MHZ: 0
Time: 65000, clk100MHZ: 1
Time: 70000, clk100MHZ: 0
Time: 75000, clk100MHZ: 1
Time: 80000, clk100MHZ: 0
Time: 85000, clk100MHZ: 1
Time: 90000, clk100MHZ: 0
Time: 95000, clk100MHZ: 1
Time: 100000, clk100MHZ: 0
Time: 105000, clk100MHZ: 1
Time: 110000, clk100MHZ: 0
Time: 115000, clk100MHZ: 1
Time: 120000, clk100MHZ: 0
Time: 125000, clk100MHZ: 1
Time: 130000, clk100MHZ: 0
Time: 135000, clk100MHZ: 1
Time: 140000, clk100MHZ: 0
Time: 145000, clk100MHZ: 1
Time: 150000, clk100MHZ: 0
Time: 155000, clk100MHZ: 1
Time: 160000, clk100MHZ: 0
Time: 165000, clk100MHZ: 1
Time: 170000, clk100MHZ: 0
Time: 175000, clk100MHZ: 1
Time: 180000, clk100MHZ: 0
Time: 185000, clk100MHZ: 1
Time: 190000, clk100MHZ: 0
Time: 195000, clk100MHZ: 1
Time: 200000, clk100MHZ: 0
Time: 205000, clk100MHZ: 1
Time: 210000, clk100MHZ: 0
Time: 215000, clk100MHZ: 1
Time: 220000, clk100MHZ: 0
Time: 225000, clk100MHZ: 1
Time: 230000, clk100MHZ: 0
Time: 235000, clk100MHZ: 1
Time: 240000, clk100MHZ: 0
Time: 245000, clk100MHZ: 1
Time: 250000, clk100MHZ: 0
Time: 255000, clk100MHZ: 1
Time: 260000, clk100MHZ: 0
Time: 265000, clk100MHZ: 1
Time: 270000, clk100MHZ: 0
Time: 275000, clk100MHZ: 1
Time: 280000, clk100MHZ: 0
Time: 285000, clk100MHZ: 1
Time: 290000, clk100MHZ: 0
Time: 295000, clk100MHZ: 1
Time: 300000, clk100MHZ: 0
Time: 305000, clk100MHZ: 1
Time: 310000, clk100MHZ: 0
Time: 315000, clk100MHZ: 1
Time: 320000, clk100MHZ: 0
Time: 325000, clk100MHZ: 1
Time: 330000, clk100MHZ: 0
Time: 335000, clk100MHZ: 1
Time: 340000, clk100MHZ: 0
Time: 345000, clk100MHZ: 1
Time: 350000, clk100MHZ: 0
Time: 355000, clk100MHZ: 1
Time: 360000, clk100MHZ: 0
Time: 365000, clk100MHZ: 1
Time: 370000, clk100MHZ: 0
Time: 375000, clk100MHZ: 1
Time: 380000, clk100MHZ: 0
Time: 385000, clk100MHZ: 1
Time: 390000, clk100MHZ: 0
Time: 395000, clk100MHZ: 1
Time: 400000, clk100MHZ: 0
Time: 405000, clk100MHZ: 1
Time: 410000, clk100MHZ: 0
Time: 415000, clk100MHZ: 1
Time: 420000, clk100MHZ: 0
Time: 425000, clk100MHZ: 1
Time: 430000, clk100MHZ: 0
Time: 435000, clk100MHZ: 1
Time: 440000, clk100MHZ: 0
Time: 445000, clk100MHZ: 1
Time: 450000, clk100MHZ: 0
Time: 455000, clk100MHZ: 1
Time: 460000, clk100MHZ: 0
Time: 465000, clk100MHZ: 1
Time: 470000, clk100MHZ: 0
Time: 475000, clk100MHZ: 1
Time: 480000, clk100MHZ: 0
Time: 485000, clk100MHZ: 1
Time: 490000, clk100MHZ: 0
Time: 495000, clk100MHZ: 1
Time: 500000, clk100MHZ: 0
Time: 505000, clk100MHZ: 1
Time: 510000, clk100MHZ: 0
Time: 515000, clk100MHZ: 1
Time: 520000, clk100MHZ: 0
Time: 525000, clk100MHZ: 1
Time: 530000, clk100MHZ: 0
Time: 535000, clk100MHZ: 1
Time: 540000, clk100MHZ: 0
Time: 545000, clk100MHZ: 1
Time: 550000, clk100MHZ: 0
Time: 555000, clk100MHZ: 1
Time: 560000, clk100MHZ: 0
Time: 565000, clk100MHZ: 1
Time: 570000, clk100MHZ: 0
Time: 575000, clk100MHZ: 1
Time: 580000, clk100MHZ: 0
Time: 585000, clk100MHZ: 1
Time: 590000, clk100MHZ: 0
Time: 595000, clk100MHZ: 1
Time: 600000, clk100MHZ: 0
Time: 605000, clk100MHZ: 1
Time: 610000, clk100MHZ: 0
Time: 615000, clk100MHZ: 1
Time: 620000, clk100MHZ: 0
Time: 625000, clk100MHZ: 1
Time: 630000, clk100MHZ: 0
Time: 635000, clk100MHZ: 1
Time: 640000, clk100MHZ: 0
Time: 645000, clk100MHZ: 1
Time: 650000, clk100MHZ: 0
Time: 655000, clk100MHZ: 1
Time: 660000, clk100MHZ: 0
Time: 665000, clk100MHZ: 1
Time: 670000, clk100MHZ: 0
Time: 675000, clk100MHZ: 1
Time: 680000, clk100MHZ: 0
Time: 685000, clk100MHZ: 1
Time: 690000, clk100MHZ: 0
Time: 695000, clk100MHZ: 1
Time: 700000, clk100MHZ: 0
Time: 705000, clk100MHZ: 1
Time: 710000, clk100MHZ: 0
Time: 715000, clk100MHZ: 1
Time: 720000, clk100MHZ: 0
Time: 725000, clk100MHZ: 1
Time: 730000, clk100MHZ: 0
Time: 735000, clk100MHZ: 1
Time: 740000, clk100MHZ: 0
Time: 745000, clk100MHZ: 1
Time: 750000, clk100MHZ: 0
Time: 755000, clk100MHZ: 1
Time: 760000, clk100MHZ: 0
Time: 765000, clk100MHZ: 1
Time: 770000, clk100MHZ: 0
Time: 775000, clk100MHZ: 1
Time: 780000, clk100MHZ: 0
Time: 785000, clk100MHZ: 1
Time: 790000, clk100MHZ: 0
Time: 795000, clk100MHZ: 1
Time: 800000, clk100MHZ: 0
Time: 805000, clk100MHZ: 1
Time: 810000, clk100MHZ: 0
Time: 815000, clk100MHZ: 1
Time: 820000, clk100MHZ: 0
Time: 825000, clk100MHZ: 1
Time: 830000, clk100MHZ: 0
Time: 835000, clk100MHZ: 1
Time: 840000, clk100MHZ: 0
Time: 845000, clk100MHZ: 1
Time: 850000, clk100MHZ: 0
Time: 855000, clk100MHZ: 1
Time: 860000, clk100MHZ: 0
Time: 865000, clk100MHZ: 1
Time: 870000, clk100MHZ: 0
Time: 875000, clk100MHZ: 1
Time: 880000, clk100MHZ: 0
Time: 885000, clk100MHZ: 1
Time: 890000, clk100MHZ: 0
Time: 895000, clk100MHZ: 1
Time: 900000, clk100MHZ: 0
Time: 905000, clk100MHZ: 1
Time: 910000, clk100MHZ: 0
Time: 915000, clk100MHZ: 1
Time: 920000, clk100MHZ: 0
Time: 925000, clk100MHZ: 1
Time: 930000, clk100MHZ: 0
Time: 935000, clk100MHZ: 1
Time: 940000, clk100MHZ: 0
Time: 945000, clk100MHZ: 1
Time: 950000, clk100MHZ: 0
Time: 955000, clk100MHZ: 1
Time: 960000, clk100MHZ: 0
Time: 965000, clk100MHZ: 1
Time: 970000, clk100MHZ: 0
Time: 975000, clk100MHZ: 1
Time: 980000, clk100MHZ: 0
Time: 985000, clk100MHZ: 1
Time: 990000, clk100MHZ: 0
Time: 995000, clk100MHZ: 1
Time: 1000000, clk100MHZ: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hostif_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1656.508 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hostif_test_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'hostif_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hostif_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hostif_test
Compiling module xil_defaultlib.hostif_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hostif_test_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1656.508 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hostif_test_tb_behav -key {Behavioral:sim_1:Functional:hostif_test_tb} -tclbatch {hostif_test_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source hostif_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0, clk100MHZ: 0
Time: 5000, clk100MHZ: 1
Time: 10000, clk100MHZ: 0
Time: 15000, clk100MHZ: 1
Time: 20000, clk100MHZ: 0
Time: 25000, clk100MHZ: 1
Time: 30000, clk100MHZ: 0
Time: 35000, clk100MHZ: 1
Time: 40000, clk100MHZ: 0
Time: 45000, clk100MHZ: 1
Time: 50000, clk100MHZ: 0
Time: 55000, clk100MHZ: 1
Time: 60000, clk100MHZ: 0
Time: 65000, clk100MHZ: 1
Time: 70000, clk100MHZ: 0
Time: 75000, clk100MHZ: 1
Time: 80000, clk100MHZ: 0
Time: 85000, clk100MHZ: 1
Time: 90000, clk100MHZ: 0
Time: 95000, clk100MHZ: 1
Time: 100000, clk100MHZ: 0
Time: 105000, clk100MHZ: 1
Time: 110000, clk100MHZ: 0
Time: 115000, clk100MHZ: 1
Time: 120000, clk100MHZ: 0
Time: 125000, clk100MHZ: 1
Time: 130000, clk100MHZ: 0
Time: 135000, clk100MHZ: 1
Time: 140000, clk100MHZ: 0
Time: 145000, clk100MHZ: 1
Time: 150000, clk100MHZ: 0
Time: 155000, clk100MHZ: 1
Time: 160000, clk100MHZ: 0
Time: 165000, clk100MHZ: 1
Time: 170000, clk100MHZ: 0
Time: 175000, clk100MHZ: 1
Time: 180000, clk100MHZ: 0
Time: 185000, clk100MHZ: 1
Time: 190000, clk100MHZ: 0
Time: 195000, clk100MHZ: 1
Time: 200000, clk100MHZ: 0
Time: 205000, clk100MHZ: 1
Time: 210000, clk100MHZ: 0
Time: 215000, clk100MHZ: 1
Time: 220000, clk100MHZ: 0
Time: 225000, clk100MHZ: 1
Time: 230000, clk100MHZ: 0
Time: 235000, clk100MHZ: 1
Time: 240000, clk100MHZ: 0
Time: 245000, clk100MHZ: 1
Time: 250000, clk100MHZ: 0
Time: 255000, clk100MHZ: 1
Time: 260000, clk100MHZ: 0
Time: 265000, clk100MHZ: 1
Time: 270000, clk100MHZ: 0
Time: 275000, clk100MHZ: 1
Time: 280000, clk100MHZ: 0
Time: 285000, clk100MHZ: 1
Time: 290000, clk100MHZ: 0
Time: 295000, clk100MHZ: 1
Time: 300000, clk100MHZ: 0
Time: 305000, clk100MHZ: 1
Time: 310000, clk100MHZ: 0
Time: 315000, clk100MHZ: 1
Time: 320000, clk100MHZ: 0
Time: 325000, clk100MHZ: 1
Time: 330000, clk100MHZ: 0
Time: 335000, clk100MHZ: 1
Time: 340000, clk100MHZ: 0
Time: 345000, clk100MHZ: 1
Time: 350000, clk100MHZ: 0
Time: 355000, clk100MHZ: 1
Time: 360000, clk100MHZ: 0
Time: 365000, clk100MHZ: 1
Time: 370000, clk100MHZ: 0
Time: 375000, clk100MHZ: 1
Time: 380000, clk100MHZ: 0
Time: 385000, clk100MHZ: 1
Time: 390000, clk100MHZ: 0
Time: 395000, clk100MHZ: 1
Time: 400000, clk100MHZ: 0
Time: 405000, clk100MHZ: 1
Time: 410000, clk100MHZ: 0
Time: 415000, clk100MHZ: 1
Time: 420000, clk100MHZ: 0
Time: 425000, clk100MHZ: 1
Time: 430000, clk100MHZ: 0
Time: 435000, clk100MHZ: 1
Time: 440000, clk100MHZ: 0
Time: 445000, clk100MHZ: 1
Time: 450000, clk100MHZ: 0
Time: 455000, clk100MHZ: 1
Time: 460000, clk100MHZ: 0
Time: 465000, clk100MHZ: 1
Time: 470000, clk100MHZ: 0
Time: 475000, clk100MHZ: 1
Time: 480000, clk100MHZ: 0
Time: 485000, clk100MHZ: 1
Time: 490000, clk100MHZ: 0
Time: 495000, clk100MHZ: 1
Time: 500000, clk100MHZ: 0
Time: 505000, clk100MHZ: 1
Time: 510000, clk100MHZ: 0
Time: 515000, clk100MHZ: 1
Time: 520000, clk100MHZ: 0
Time: 525000, clk100MHZ: 1
Time: 530000, clk100MHZ: 0
Time: 535000, clk100MHZ: 1
Time: 540000, clk100MHZ: 0
Time: 545000, clk100MHZ: 1
Time: 550000, clk100MHZ: 0
Time: 555000, clk100MHZ: 1
Time: 560000, clk100MHZ: 0
Time: 565000, clk100MHZ: 1
Time: 570000, clk100MHZ: 0
Time: 575000, clk100MHZ: 1
Time: 580000, clk100MHZ: 0
Time: 585000, clk100MHZ: 1
Time: 590000, clk100MHZ: 0
Time: 595000, clk100MHZ: 1
Time: 600000, clk100MHZ: 0
Time: 605000, clk100MHZ: 1
Time: 610000, clk100MHZ: 0
Time: 615000, clk100MHZ: 1
Time: 620000, clk100MHZ: 0
Time: 625000, clk100MHZ: 1
Time: 630000, clk100MHZ: 0
Time: 635000, clk100MHZ: 1
Time: 640000, clk100MHZ: 0
Time: 645000, clk100MHZ: 1
Time: 650000, clk100MHZ: 0
Time: 655000, clk100MHZ: 1
Time: 660000, clk100MHZ: 0
Time: 665000, clk100MHZ: 1
Time: 670000, clk100MHZ: 0
Time: 675000, clk100MHZ: 1
Time: 680000, clk100MHZ: 0
Time: 685000, clk100MHZ: 1
Time: 690000, clk100MHZ: 0
Time: 695000, clk100MHZ: 1
Time: 700000, clk100MHZ: 0
Time: 705000, clk100MHZ: 1
Time: 710000, clk100MHZ: 0
Time: 715000, clk100MHZ: 1
Time: 720000, clk100MHZ: 0
Time: 725000, clk100MHZ: 1
Time: 730000, clk100MHZ: 0
Time: 735000, clk100MHZ: 1
Time: 740000, clk100MHZ: 0
Time: 745000, clk100MHZ: 1
Time: 750000, clk100MHZ: 0
Time: 755000, clk100MHZ: 1
Time: 760000, clk100MHZ: 0
Time: 765000, clk100MHZ: 1
Time: 770000, clk100MHZ: 0
Time: 775000, clk100MHZ: 1
Time: 780000, clk100MHZ: 0
Time: 785000, clk100MHZ: 1
Time: 790000, clk100MHZ: 0
Time: 795000, clk100MHZ: 1
Time: 800000, clk100MHZ: 0
Time: 805000, clk100MHZ: 1
Time: 810000, clk100MHZ: 0
Time: 815000, clk100MHZ: 1
Time: 820000, clk100MHZ: 0
Time: 825000, clk100MHZ: 1
Time: 830000, clk100MHZ: 0
Time: 835000, clk100MHZ: 1
Time: 840000, clk100MHZ: 0
Time: 845000, clk100MHZ: 1
Time: 850000, clk100MHZ: 0
Time: 855000, clk100MHZ: 1
Time: 860000, clk100MHZ: 0
Time: 865000, clk100MHZ: 1
Time: 870000, clk100MHZ: 0
Time: 875000, clk100MHZ: 1
Time: 880000, clk100MHZ: 0
Time: 885000, clk100MHZ: 1
Time: 890000, clk100MHZ: 0
Time: 895000, clk100MHZ: 1
Time: 900000, clk100MHZ: 0
Time: 905000, clk100MHZ: 1
Time: 910000, clk100MHZ: 0
Time: 915000, clk100MHZ: 1
Time: 920000, clk100MHZ: 0
Time: 925000, clk100MHZ: 1
Time: 930000, clk100MHZ: 0
Time: 935000, clk100MHZ: 1
Time: 940000, clk100MHZ: 0
Time: 945000, clk100MHZ: 1
Time: 950000, clk100MHZ: 0
Time: 955000, clk100MHZ: 1
Time: 960000, clk100MHZ: 0
Time: 965000, clk100MHZ: 1
Time: 970000, clk100MHZ: 0
Time: 975000, clk100MHZ: 1
Time: 980000, clk100MHZ: 0
Time: 985000, clk100MHZ: 1
Time: 990000, clk100MHZ: 0
Time: 995000, clk100MHZ: 1
Time: 1000000, clk100MHZ: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hostif_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1656.508 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sim_1\new\hostif_test_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sim_1\new\hostif_test_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hostif_test_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'hostif_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hostif_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hostif_test
Compiling module xil_defaultlib.hostif_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hostif_test_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1694.742 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hostif_test_tb_behav -key {Behavioral:sim_1:Functional:hostif_test_tb} -tclbatch {hostif_test_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source hostif_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0, clk100MHZ: 0
Time: 5000, clk100MHZ: 1
Time: 10000, clk100MHZ: 0
Time: 15000, clk100MHZ: 1
Time: 20000, clk100MHZ: 0
Time: 25000, clk100MHZ: 1
Time: 30000, clk100MHZ: 0
Time: 35000, clk100MHZ: 1
Time: 40000, clk100MHZ: 0
Time: 45000, clk100MHZ: 1
Time: 50000, clk100MHZ: 0
Time: 55000, clk100MHZ: 1
Time: 60000, clk100MHZ: 0
Time: 65000, clk100MHZ: 1
Time: 70000, clk100MHZ: 0
Time: 75000, clk100MHZ: 1
Time: 80000, clk100MHZ: 0
Time: 85000, clk100MHZ: 1
Time: 90000, clk100MHZ: 0
Time: 95000, clk100MHZ: 1
Time: 100000, clk100MHZ: 0
Time: 105000, clk100MHZ: 1
Time: 110000, clk100MHZ: 0
Time: 115000, clk100MHZ: 1
Time: 120000, clk100MHZ: 0
Time: 125000, clk100MHZ: 1
Time: 130000, clk100MHZ: 0
Time: 135000, clk100MHZ: 1
Time: 140000, clk100MHZ: 0
Time: 145000, clk100MHZ: 1
Time: 150000, clk100MHZ: 0
Time: 155000, clk100MHZ: 1
Time: 160000, clk100MHZ: 0
Time: 165000, clk100MHZ: 1
Time: 170000, clk100MHZ: 0
Time: 175000, clk100MHZ: 1
Time: 180000, clk100MHZ: 0
Time: 185000, clk100MHZ: 1
Time: 190000, clk100MHZ: 0
Time: 195000, clk100MHZ: 1
Time: 200000, clk100MHZ: 0
Time: 205000, clk100MHZ: 1
Time: 210000, clk100MHZ: 0
Time: 215000, clk100MHZ: 1
Time: 220000, clk100MHZ: 0
Time: 225000, clk100MHZ: 1
Time: 230000, clk100MHZ: 0
Time: 235000, clk100MHZ: 1
Time: 240000, clk100MHZ: 0
Time: 245000, clk100MHZ: 1
Time: 250000, clk100MHZ: 0
Time: 255000, clk100MHZ: 1
Time: 260000, clk100MHZ: 0
Time: 265000, clk100MHZ: 1
Time: 270000, clk100MHZ: 0
Time: 275000, clk100MHZ: 1
Time: 280000, clk100MHZ: 0
Time: 285000, clk100MHZ: 1
Time: 290000, clk100MHZ: 0
Time: 295000, clk100MHZ: 1
Time: 300000, clk100MHZ: 0
Time: 305000, clk100MHZ: 1
Time: 310000, clk100MHZ: 0
Time: 315000, clk100MHZ: 1
Time: 320000, clk100MHZ: 0
Time: 325000, clk100MHZ: 1
Time: 330000, clk100MHZ: 0
Time: 335000, clk100MHZ: 1
Time: 340000, clk100MHZ: 0
Time: 345000, clk100MHZ: 1
Time: 350000, clk100MHZ: 0
Time: 355000, clk100MHZ: 1
Time: 360000, clk100MHZ: 0
Time: 365000, clk100MHZ: 1
Time: 370000, clk100MHZ: 0
Time: 375000, clk100MHZ: 1
Time: 380000, clk100MHZ: 0
Time: 385000, clk100MHZ: 1
Time: 390000, clk100MHZ: 0
Time: 395000, clk100MHZ: 1
Time: 400000, clk100MHZ: 0
Time: 405000, clk100MHZ: 1
Time: 410000, clk100MHZ: 0
Time: 415000, clk100MHZ: 1
Time: 420000, clk100MHZ: 0
Time: 425000, clk100MHZ: 1
Time: 430000, clk100MHZ: 0
Time: 435000, clk100MHZ: 1
Time: 440000, clk100MHZ: 0
Time: 445000, clk100MHZ: 1
Time: 450000, clk100MHZ: 0
Time: 455000, clk100MHZ: 1
Time: 460000, clk100MHZ: 0
Time: 465000, clk100MHZ: 1
Time: 470000, clk100MHZ: 0
Time: 475000, clk100MHZ: 1
Time: 480000, clk100MHZ: 0
Time: 485000, clk100MHZ: 1
Time: 490000, clk100MHZ: 0
Time: 495000, clk100MHZ: 1
Time: 500000, clk100MHZ: 0
Time: 505000, clk100MHZ: 1
Time: 510000, clk100MHZ: 0
Time: 515000, clk100MHZ: 1
Time: 520000, clk100MHZ: 0
Time: 525000, clk100MHZ: 1
Time: 530000, clk100MHZ: 0
Time: 535000, clk100MHZ: 1
Time: 540000, clk100MHZ: 0
Time: 545000, clk100MHZ: 1
Time: 550000, clk100MHZ: 0
Time: 555000, clk100MHZ: 1
Time: 560000, clk100MHZ: 0
Time: 565000, clk100MHZ: 1
Time: 570000, clk100MHZ: 0
Time: 575000, clk100MHZ: 1
Time: 580000, clk100MHZ: 0
Time: 585000, clk100MHZ: 1
Time: 590000, clk100MHZ: 0
Time: 595000, clk100MHZ: 1
Time: 600000, clk100MHZ: 0
Time: 605000, clk100MHZ: 1
Time: 610000, clk100MHZ: 0
Time: 615000, clk100MHZ: 1
Time: 620000, clk100MHZ: 0
Time: 625000, clk100MHZ: 1
Time: 630000, clk100MHZ: 0
Time: 635000, clk100MHZ: 1
Time: 640000, clk100MHZ: 0
Time: 645000, clk100MHZ: 1
Time: 650000, clk100MHZ: 0
Time: 655000, clk100MHZ: 1
Time: 660000, clk100MHZ: 0
Time: 665000, clk100MHZ: 1
Time: 670000, clk100MHZ: 0
Time: 675000, clk100MHZ: 1
Time: 680000, clk100MHZ: 0
Time: 685000, clk100MHZ: 1
Time: 690000, clk100MHZ: 0
Time: 695000, clk100MHZ: 1
Time: 700000, clk100MHZ: 0
Time: 705000, clk100MHZ: 1
Time: 710000, clk100MHZ: 0
Time: 715000, clk100MHZ: 1
Time: 720000, clk100MHZ: 0
Time: 725000, clk100MHZ: 1
Time: 730000, clk100MHZ: 0
Time: 735000, clk100MHZ: 1
Time: 740000, clk100MHZ: 0
Time: 745000, clk100MHZ: 1
Time: 750000, clk100MHZ: 0
Time: 755000, clk100MHZ: 1
Time: 760000, clk100MHZ: 0
Time: 765000, clk100MHZ: 1
Time: 770000, clk100MHZ: 0
Time: 775000, clk100MHZ: 1
Time: 780000, clk100MHZ: 0
Time: 785000, clk100MHZ: 1
Time: 790000, clk100MHZ: 0
Time: 795000, clk100MHZ: 1
Time: 800000, clk100MHZ: 0
Time: 805000, clk100MHZ: 1
Time: 810000, clk100MHZ: 0
Time: 815000, clk100MHZ: 1
Time: 820000, clk100MHZ: 0
Time: 825000, clk100MHZ: 1
Time: 830000, clk100MHZ: 0
Time: 835000, clk100MHZ: 1
Time: 840000, clk100MHZ: 0
Time: 845000, clk100MHZ: 1
Time: 850000, clk100MHZ: 0
Time: 855000, clk100MHZ: 1
Time: 860000, clk100MHZ: 0
Time: 865000, clk100MHZ: 1
Time: 870000, clk100MHZ: 0
Time: 875000, clk100MHZ: 1
Time: 880000, clk100MHZ: 0
Time: 885000, clk100MHZ: 1
Time: 890000, clk100MHZ: 0
Time: 895000, clk100MHZ: 1
Time: 900000, clk100MHZ: 0
Time: 905000, clk100MHZ: 1
Time: 910000, clk100MHZ: 0
Time: 915000, clk100MHZ: 1
Time: 920000, clk100MHZ: 0
Time: 925000, clk100MHZ: 1
Time: 930000, clk100MHZ: 0
Time: 935000, clk100MHZ: 1
Time: 940000, clk100MHZ: 0
Time: 945000, clk100MHZ: 1
Time: 950000, clk100MHZ: 0
Time: 955000, clk100MHZ: 1
Time: 960000, clk100MHZ: 0
Time: 965000, clk100MHZ: 1
Time: 970000, clk100MHZ: 0
Time: 975000, clk100MHZ: 1
Time: 980000, clk100MHZ: 0
Time: 985000, clk100MHZ: 1
Time: 990000, clk100MHZ: 0
Time: 995000, clk100MHZ: 1
Time: 1000000, clk100MHZ: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hostif_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1694.742 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sim_1\new\hostif_test_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hostif_test_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'hostif_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hostif_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hostif_test
Compiling module xil_defaultlib.hostif_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hostif_test_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hostif_test_tb_behav -key {Behavioral:sim_1:Functional:hostif_test_tb} -tclbatch {hostif_test_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source hostif_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0, clk100MHZ: 0
Time: 5000, clk100MHZ: 1
Time: 10000, clk100MHZ: 0
Time: 15000, clk100MHZ: 1
Time: 20000, clk100MHZ: 0
Time: 25000, clk100MHZ: 1
Time: 30000, clk100MHZ: 0
Time: 35000, clk100MHZ: 1
Time: 40000, clk100MHZ: 0
Time: 45000, clk100MHZ: 1
Time: 50000, clk100MHZ: 0
Time: 55000, clk100MHZ: 1
Time: 60000, clk100MHZ: 0
Time: 65000, clk100MHZ: 1
Time: 70000, clk100MHZ: 0
Time: 75000, clk100MHZ: 1
Time: 80000, clk100MHZ: 0
Time: 85000, clk100MHZ: 1
Time: 90000, clk100MHZ: 0
Time: 95000, clk100MHZ: 1
Time: 100000, clk100MHZ: 0
Time: 105000, clk100MHZ: 1
Time: 110000, clk100MHZ: 0
Time: 115000, clk100MHZ: 1
Time: 120000, clk100MHZ: 0
Time: 125000, clk100MHZ: 1
Time: 130000, clk100MHZ: 0
Time: 135000, clk100MHZ: 1
Time: 140000, clk100MHZ: 0
Time: 145000, clk100MHZ: 1
Time: 150000, clk100MHZ: 0
Time: 155000, clk100MHZ: 1
Time: 160000, clk100MHZ: 0
Time: 165000, clk100MHZ: 1
Time: 170000, clk100MHZ: 0
Time: 175000, clk100MHZ: 1
Time: 180000, clk100MHZ: 0
Time: 185000, clk100MHZ: 1
Time: 190000, clk100MHZ: 0
Time: 195000, clk100MHZ: 1
Time: 200000, clk100MHZ: 0
Time: 205000, clk100MHZ: 1
Time: 210000, clk100MHZ: 0
Time: 215000, clk100MHZ: 1
Time: 220000, clk100MHZ: 0
Time: 225000, clk100MHZ: 1
Time: 230000, clk100MHZ: 0
Time: 235000, clk100MHZ: 1
Time: 240000, clk100MHZ: 0
Time: 245000, clk100MHZ: 1
Time: 250000, clk100MHZ: 0
Time: 255000, clk100MHZ: 1
Time: 260000, clk100MHZ: 0
Time: 265000, clk100MHZ: 1
Time: 270000, clk100MHZ: 0
Time: 275000, clk100MHZ: 1
Time: 280000, clk100MHZ: 0
Time: 285000, clk100MHZ: 1
Time: 290000, clk100MHZ: 0
Time: 295000, clk100MHZ: 1
Time: 300000, clk100MHZ: 0
Time: 305000, clk100MHZ: 1
Time: 310000, clk100MHZ: 0
Time: 315000, clk100MHZ: 1
Time: 320000, clk100MHZ: 0
Time: 325000, clk100MHZ: 1
Time: 330000, clk100MHZ: 0
Time: 335000, clk100MHZ: 1
Time: 340000, clk100MHZ: 0
Time: 345000, clk100MHZ: 1
Time: 350000, clk100MHZ: 0
Time: 355000, clk100MHZ: 1
Time: 360000, clk100MHZ: 0
Time: 365000, clk100MHZ: 1
Time: 370000, clk100MHZ: 0
Time: 375000, clk100MHZ: 1
Time: 380000, clk100MHZ: 0
Time: 385000, clk100MHZ: 1
Time: 390000, clk100MHZ: 0
Time: 395000, clk100MHZ: 1
Time: 400000, clk100MHZ: 0
Time: 405000, clk100MHZ: 1
Time: 410000, clk100MHZ: 0
Time: 415000, clk100MHZ: 1
Time: 420000, clk100MHZ: 0
Time: 425000, clk100MHZ: 1
Time: 430000, clk100MHZ: 0
Time: 435000, clk100MHZ: 1
Time: 440000, clk100MHZ: 0
Time: 445000, clk100MHZ: 1
Time: 450000, clk100MHZ: 0
Time: 455000, clk100MHZ: 1
Time: 460000, clk100MHZ: 0
Time: 465000, clk100MHZ: 1
Time: 470000, clk100MHZ: 0
Time: 475000, clk100MHZ: 1
Time: 480000, clk100MHZ: 0
Time: 485000, clk100MHZ: 1
Time: 490000, clk100MHZ: 0
Time: 495000, clk100MHZ: 1
Time: 500000, clk100MHZ: 0
Time: 505000, clk100MHZ: 1
Time: 510000, clk100MHZ: 0
Time: 515000, clk100MHZ: 1
Time: 520000, clk100MHZ: 0
Time: 525000, clk100MHZ: 1
Time: 530000, clk100MHZ: 0
Time: 535000, clk100MHZ: 1
Time: 540000, clk100MHZ: 0
Time: 545000, clk100MHZ: 1
Time: 550000, clk100MHZ: 0
Time: 555000, clk100MHZ: 1
Time: 560000, clk100MHZ: 0
Time: 565000, clk100MHZ: 1
Time: 570000, clk100MHZ: 0
Time: 575000, clk100MHZ: 1
Time: 580000, clk100MHZ: 0
Time: 585000, clk100MHZ: 1
Time: 590000, clk100MHZ: 0
Time: 595000, clk100MHZ: 1
Time: 600000, clk100MHZ: 0
Time: 605000, clk100MHZ: 1
Time: 610000, clk100MHZ: 0
Time: 615000, clk100MHZ: 1
Time: 620000, clk100MHZ: 0
Time: 625000, clk100MHZ: 1
Time: 630000, clk100MHZ: 0
Time: 635000, clk100MHZ: 1
Time: 640000, clk100MHZ: 0
Time: 645000, clk100MHZ: 1
Time: 650000, clk100MHZ: 0
Time: 655000, clk100MHZ: 1
Time: 660000, clk100MHZ: 0
Time: 665000, clk100MHZ: 1
Time: 670000, clk100MHZ: 0
Time: 675000, clk100MHZ: 1
Time: 680000, clk100MHZ: 0
Time: 685000, clk100MHZ: 1
Time: 690000, clk100MHZ: 0
Time: 695000, clk100MHZ: 1
Time: 700000, clk100MHZ: 0
Time: 705000, clk100MHZ: 1
Time: 710000, clk100MHZ: 0
Time: 715000, clk100MHZ: 1
Time: 720000, clk100MHZ: 0
Time: 725000, clk100MHZ: 1
Time: 730000, clk100MHZ: 0
Time: 735000, clk100MHZ: 1
Time: 740000, clk100MHZ: 0
Time: 745000, clk100MHZ: 1
Time: 750000, clk100MHZ: 0
Time: 755000, clk100MHZ: 1
Time: 760000, clk100MHZ: 0
Time: 765000, clk100MHZ: 1
Time: 770000, clk100MHZ: 0
Time: 775000, clk100MHZ: 1
Time: 780000, clk100MHZ: 0
Time: 785000, clk100MHZ: 1
Time: 790000, clk100MHZ: 0
Time: 795000, clk100MHZ: 1
Time: 800000, clk100MHZ: 0
Time: 805000, clk100MHZ: 1
Time: 810000, clk100MHZ: 0
Time: 815000, clk100MHZ: 1
Time: 820000, clk100MHZ: 0
Time: 825000, clk100MHZ: 1
Time: 830000, clk100MHZ: 0
Time: 835000, clk100MHZ: 1
Time: 840000, clk100MHZ: 0
Time: 845000, clk100MHZ: 1
Time: 850000, clk100MHZ: 0
Time: 855000, clk100MHZ: 1
Time: 860000, clk100MHZ: 0
Time: 865000, clk100MHZ: 1
Time: 870000, clk100MHZ: 0
Time: 875000, clk100MHZ: 1
Time: 880000, clk100MHZ: 0
Time: 885000, clk100MHZ: 1
Time: 890000, clk100MHZ: 0
Time: 895000, clk100MHZ: 1
Time: 900000, clk100MHZ: 0
Time: 905000, clk100MHZ: 1
Time: 910000, clk100MHZ: 0
Time: 915000, clk100MHZ: 1
Time: 920000, clk100MHZ: 0
Time: 925000, clk100MHZ: 1
Time: 930000, clk100MHZ: 0
Time: 935000, clk100MHZ: 1
Time: 940000, clk100MHZ: 0
Time: 945000, clk100MHZ: 1
Time: 950000, clk100MHZ: 0
Time: 955000, clk100MHZ: 1
Time: 960000, clk100MHZ: 0
Time: 965000, clk100MHZ: 1
Time: 970000, clk100MHZ: 0
Time: 975000, clk100MHZ: 1
Time: 980000, clk100MHZ: 0
Time: 985000, clk100MHZ: 1
Time: 990000, clk100MHZ: 0
Time: 995000, clk100MHZ: 1
Time: 1000000, clk100MHZ: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hostif_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1694.742 ; gain = 0.000
add_bp {H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv} 96
remove_bps -file {H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv} -line 96
add_bp {H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv} 69
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hostif_test_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'hostif_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hostif_test_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hostif_test_tb_behav -key {Behavioral:sim_1:Functional:hostif_test_tb} -tclbatch {hostif_test_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source hostif_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0, clk100MHZ: 0
Time: 5000, clk100MHZ: 1
Time: 10000, clk100MHZ: 0
Time: 15000, clk100MHZ: 1
Time: 20000, clk100MHZ: 0
Stopped at time : 25 ns : File "H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv" Line 69
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hostif_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2383.453 ; gain = 0.000
remove_bps -file {H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv} -line 69
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hostif_test_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'hostif_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hostif_test_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hostif_test_tb_behav -key {Behavioral:sim_1:Functional:hostif_test_tb} -tclbatch {hostif_test_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source hostif_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0, clk100MHZ: 0
Time: 5000, clk100MHZ: 1
Time: 10000, clk100MHZ: 0
Time: 15000, clk100MHZ: 1
Time: 20000, clk100MHZ: 0
Time: 25000, clk100MHZ: 1
Time: 30000, clk100MHZ: 0
Time: 35000, clk100MHZ: 1
Time: 40000, clk100MHZ: 0
Time: 45000, clk100MHZ: 1
Time: 50000, clk100MHZ: 0
Time: 55000, clk100MHZ: 1
Time: 60000, clk100MHZ: 0
Time: 65000, clk100MHZ: 1
Time: 70000, clk100MHZ: 0
Time: 75000, clk100MHZ: 1
Time: 80000, clk100MHZ: 0
Time: 85000, clk100MHZ: 1
Time: 90000, clk100MHZ: 0
Time: 95000, clk100MHZ: 1
Time: 100000, clk100MHZ: 0
Time: 105000, clk100MHZ: 1
Time: 110000, clk100MHZ: 0
Time: 115000, clk100MHZ: 1
Time: 120000, clk100MHZ: 0
Time: 125000, clk100MHZ: 1
Time: 130000, clk100MHZ: 0
Time: 135000, clk100MHZ: 1
Time: 140000, clk100MHZ: 0
Time: 145000, clk100MHZ: 1
Time: 150000, clk100MHZ: 0
Time: 155000, clk100MHZ: 1
Time: 160000, clk100MHZ: 0
Time: 165000, clk100MHZ: 1
Time: 170000, clk100MHZ: 0
Time: 175000, clk100MHZ: 1
Time: 180000, clk100MHZ: 0
Time: 185000, clk100MHZ: 1
Time: 190000, clk100MHZ: 0
Time: 195000, clk100MHZ: 1
Time: 200000, clk100MHZ: 0
Time: 205000, clk100MHZ: 1
Time: 210000, clk100MHZ: 0
Time: 215000, clk100MHZ: 1
Time: 220000, clk100MHZ: 0
Time: 225000, clk100MHZ: 1
Time: 230000, clk100MHZ: 0
Time: 235000, clk100MHZ: 1
Time: 240000, clk100MHZ: 0
Time: 245000, clk100MHZ: 1
Time: 250000, clk100MHZ: 0
Time: 255000, clk100MHZ: 1
Time: 260000, clk100MHZ: 0
Time: 265000, clk100MHZ: 1
Time: 270000, clk100MHZ: 0
Time: 275000, clk100MHZ: 1
Time: 280000, clk100MHZ: 0
Time: 285000, clk100MHZ: 1
Time: 290000, clk100MHZ: 0
Time: 295000, clk100MHZ: 1
Time: 300000, clk100MHZ: 0
Time: 305000, clk100MHZ: 1
Time: 310000, clk100MHZ: 0
Time: 315000, clk100MHZ: 1
Time: 320000, clk100MHZ: 0
Time: 325000, clk100MHZ: 1
Time: 330000, clk100MHZ: 0
Time: 335000, clk100MHZ: 1
Time: 340000, clk100MHZ: 0
Time: 345000, clk100MHZ: 1
Time: 350000, clk100MHZ: 0
Time: 355000, clk100MHZ: 1
Time: 360000, clk100MHZ: 0
Time: 365000, clk100MHZ: 1
Time: 370000, clk100MHZ: 0
Time: 375000, clk100MHZ: 1
Time: 380000, clk100MHZ: 0
Time: 385000, clk100MHZ: 1
Time: 390000, clk100MHZ: 0
Time: 395000, clk100MHZ: 1
Time: 400000, clk100MHZ: 0
Time: 405000, clk100MHZ: 1
Time: 410000, clk100MHZ: 0
Time: 415000, clk100MHZ: 1
Time: 420000, clk100MHZ: 0
Time: 425000, clk100MHZ: 1
Time: 430000, clk100MHZ: 0
Time: 435000, clk100MHZ: 1
Time: 440000, clk100MHZ: 0
Time: 445000, clk100MHZ: 1
Time: 450000, clk100MHZ: 0
Time: 455000, clk100MHZ: 1
Time: 460000, clk100MHZ: 0
Time: 465000, clk100MHZ: 1
Time: 470000, clk100MHZ: 0
Time: 475000, clk100MHZ: 1
Time: 480000, clk100MHZ: 0
Time: 485000, clk100MHZ: 1
Time: 490000, clk100MHZ: 0
Time: 495000, clk100MHZ: 1
Time: 500000, clk100MHZ: 0
Time: 505000, clk100MHZ: 1
Time: 510000, clk100MHZ: 0
Time: 515000, clk100MHZ: 1
Time: 520000, clk100MHZ: 0
Time: 525000, clk100MHZ: 1
Time: 530000, clk100MHZ: 0
Time: 535000, clk100MHZ: 1
Time: 540000, clk100MHZ: 0
Time: 545000, clk100MHZ: 1
Time: 550000, clk100MHZ: 0
Time: 555000, clk100MHZ: 1
Time: 560000, clk100MHZ: 0
Time: 565000, clk100MHZ: 1
Time: 570000, clk100MHZ: 0
Time: 575000, clk100MHZ: 1
Time: 580000, clk100MHZ: 0
Time: 585000, clk100MHZ: 1
Time: 590000, clk100MHZ: 0
Time: 595000, clk100MHZ: 1
Time: 600000, clk100MHZ: 0
Time: 605000, clk100MHZ: 1
Time: 610000, clk100MHZ: 0
Time: 615000, clk100MHZ: 1
Time: 620000, clk100MHZ: 0
Time: 625000, clk100MHZ: 1
Time: 630000, clk100MHZ: 0
Time: 635000, clk100MHZ: 1
Time: 640000, clk100MHZ: 0
Time: 645000, clk100MHZ: 1
Time: 650000, clk100MHZ: 0
Time: 655000, clk100MHZ: 1
Time: 660000, clk100MHZ: 0
Time: 665000, clk100MHZ: 1
Time: 670000, clk100MHZ: 0
Time: 675000, clk100MHZ: 1
Time: 680000, clk100MHZ: 0
Time: 685000, clk100MHZ: 1
Time: 690000, clk100MHZ: 0
Time: 695000, clk100MHZ: 1
Time: 700000, clk100MHZ: 0
Time: 705000, clk100MHZ: 1
Time: 710000, clk100MHZ: 0
Time: 715000, clk100MHZ: 1
Time: 720000, clk100MHZ: 0
Time: 725000, clk100MHZ: 1
Time: 730000, clk100MHZ: 0
Time: 735000, clk100MHZ: 1
Time: 740000, clk100MHZ: 0
Time: 745000, clk100MHZ: 1
Time: 750000, clk100MHZ: 0
Time: 755000, clk100MHZ: 1
Time: 760000, clk100MHZ: 0
Time: 765000, clk100MHZ: 1
Time: 770000, clk100MHZ: 0
Time: 775000, clk100MHZ: 1
Time: 780000, clk100MHZ: 0
Time: 785000, clk100MHZ: 1
Time: 790000, clk100MHZ: 0
Time: 795000, clk100MHZ: 1
Time: 800000, clk100MHZ: 0
Time: 805000, clk100MHZ: 1
Time: 810000, clk100MHZ: 0
Time: 815000, clk100MHZ: 1
Time: 820000, clk100MHZ: 0
Time: 825000, clk100MHZ: 1
Time: 830000, clk100MHZ: 0
Time: 835000, clk100MHZ: 1
Time: 840000, clk100MHZ: 0
Time: 845000, clk100MHZ: 1
Time: 850000, clk100MHZ: 0
Time: 855000, clk100MHZ: 1
Time: 860000, clk100MHZ: 0
Time: 865000, clk100MHZ: 1
Time: 870000, clk100MHZ: 0
Time: 875000, clk100MHZ: 1
Time: 880000, clk100MHZ: 0
Time: 885000, clk100MHZ: 1
Time: 890000, clk100MHZ: 0
Time: 895000, clk100MHZ: 1
Time: 900000, clk100MHZ: 0
Time: 905000, clk100MHZ: 1
Time: 910000, clk100MHZ: 0
Time: 915000, clk100MHZ: 1
Time: 920000, clk100MHZ: 0
Time: 925000, clk100MHZ: 1
Time: 930000, clk100MHZ: 0
Time: 935000, clk100MHZ: 1
Time: 940000, clk100MHZ: 0
Time: 945000, clk100MHZ: 1
Time: 950000, clk100MHZ: 0
Time: 955000, clk100MHZ: 1
Time: 960000, clk100MHZ: 0
Time: 965000, clk100MHZ: 1
Time: 970000, clk100MHZ: 0
Time: 975000, clk100MHZ: 1
Time: 980000, clk100MHZ: 0
Time: 985000, clk100MHZ: 1
Time: 990000, clk100MHZ: 0
Time: 995000, clk100MHZ: 1
Time: 1000000, clk100MHZ: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hostif_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 2707.355 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sim_1\new\hostif_test_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hostif_test_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'hostif_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hostif_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hostif_test
Compiling module xil_defaultlib.hostif_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hostif_test_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hostif_test_tb_behav -key {Behavioral:sim_1:Functional:hostif_test_tb} -tclbatch {hostif_test_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source hostif_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0, clk100MHZ: 0
Time: 5000, clk100MHZ: 1
Time: 10000, clk100MHZ: 0
Time: 15000, clk100MHZ: 1
Time: 20000, clk100MHZ: 0
Time: 25000, clk100MHZ: 1
Time: 30000, clk100MHZ: 0
Time: 35000, clk100MHZ: 1
Time: 40000, clk100MHZ: 0
Time: 45000, clk100MHZ: 1
Time: 50000, clk100MHZ: 0
Time: 55000, clk100MHZ: 1
Time: 60000, clk100MHZ: 0
Time: 65000, clk100MHZ: 1
Time: 70000, clk100MHZ: 0
Time: 75000, clk100MHZ: 1
Time: 80000, clk100MHZ: 0
Time: 85000, clk100MHZ: 1
Time: 90000, clk100MHZ: 0
Time: 95000, clk100MHZ: 1
Time: 100000, clk100MHZ: 0
Time: 105000, clk100MHZ: 1
Time: 110000, clk100MHZ: 0
Time: 115000, clk100MHZ: 1
Time: 120000, clk100MHZ: 0
Time: 125000, clk100MHZ: 1
Time: 130000, clk100MHZ: 0
Time: 135000, clk100MHZ: 1
Time: 140000, clk100MHZ: 0
Time: 145000, clk100MHZ: 1
Time: 150000, clk100MHZ: 0
Time: 155000, clk100MHZ: 1
Time: 160000, clk100MHZ: 0
Time: 165000, clk100MHZ: 1
Time: 170000, clk100MHZ: 0
Time: 175000, clk100MHZ: 1
Time: 180000, clk100MHZ: 0
Time: 185000, clk100MHZ: 1
Time: 190000, clk100MHZ: 0
Time: 195000, clk100MHZ: 1
Time: 200000, clk100MHZ: 0
Time: 205000, clk100MHZ: 1
Time: 210000, clk100MHZ: 0
Time: 215000, clk100MHZ: 1
Time: 220000, clk100MHZ: 0
Time: 225000, clk100MHZ: 1
Time: 230000, clk100MHZ: 0
Time: 235000, clk100MHZ: 1
Time: 240000, clk100MHZ: 0
Time: 245000, clk100MHZ: 1
Time: 250000, clk100MHZ: 0
Time: 255000, clk100MHZ: 1
Time: 260000, clk100MHZ: 0
Time: 265000, clk100MHZ: 1
Time: 270000, clk100MHZ: 0
Time: 275000, clk100MHZ: 1
Time: 280000, clk100MHZ: 0
Time: 285000, clk100MHZ: 1
Time: 290000, clk100MHZ: 0
Time: 295000, clk100MHZ: 1
Time: 300000, clk100MHZ: 0
Time: 305000, clk100MHZ: 1
Time: 310000, clk100MHZ: 0
Time: 315000, clk100MHZ: 1
Time: 320000, clk100MHZ: 0
Time: 325000, clk100MHZ: 1
Time: 330000, clk100MHZ: 0
Time: 335000, clk100MHZ: 1
Time: 340000, clk100MHZ: 0
Time: 345000, clk100MHZ: 1
Time: 350000, clk100MHZ: 0
Time: 355000, clk100MHZ: 1
Time: 360000, clk100MHZ: 0
Time: 365000, clk100MHZ: 1
Time: 370000, clk100MHZ: 0
Time: 375000, clk100MHZ: 1
Time: 380000, clk100MHZ: 0
Time: 385000, clk100MHZ: 1
Time: 390000, clk100MHZ: 0
Time: 395000, clk100MHZ: 1
Time: 400000, clk100MHZ: 0
Time: 405000, clk100MHZ: 1
Time: 410000, clk100MHZ: 0
Time: 415000, clk100MHZ: 1
Time: 420000, clk100MHZ: 0
Time: 425000, clk100MHZ: 1
Time: 430000, clk100MHZ: 0
Time: 435000, clk100MHZ: 1
Time: 440000, clk100MHZ: 0
Time: 445000, clk100MHZ: 1
Time: 450000, clk100MHZ: 0
Time: 455000, clk100MHZ: 1
Time: 460000, clk100MHZ: 0
Time: 465000, clk100MHZ: 1
Time: 470000, clk100MHZ: 0
Time: 475000, clk100MHZ: 1
Time: 480000, clk100MHZ: 0
Time: 485000, clk100MHZ: 1
Time: 490000, clk100MHZ: 0
Time: 495000, clk100MHZ: 1
Time: 500000, clk100MHZ: 0
Time: 505000, clk100MHZ: 1
Time: 510000, clk100MHZ: 0
Time: 515000, clk100MHZ: 1
Time: 520000, clk100MHZ: 0
Time: 525000, clk100MHZ: 1
Time: 530000, clk100MHZ: 0
Time: 535000, clk100MHZ: 1
Time: 540000, clk100MHZ: 0
Time: 545000, clk100MHZ: 1
Time: 550000, clk100MHZ: 0
Time: 555000, clk100MHZ: 1
Time: 560000, clk100MHZ: 0
Time: 565000, clk100MHZ: 1
Time: 570000, clk100MHZ: 0
Time: 575000, clk100MHZ: 1
Time: 580000, clk100MHZ: 0
Time: 585000, clk100MHZ: 1
Time: 590000, clk100MHZ: 0
Time: 595000, clk100MHZ: 1
Time: 600000, clk100MHZ: 0
Time: 605000, clk100MHZ: 1
Time: 610000, clk100MHZ: 0
Time: 615000, clk100MHZ: 1
Time: 620000, clk100MHZ: 0
Time: 625000, clk100MHZ: 1
Time: 630000, clk100MHZ: 0
Time: 635000, clk100MHZ: 1
Time: 640000, clk100MHZ: 0
Time: 645000, clk100MHZ: 1
Time: 650000, clk100MHZ: 0
Time: 655000, clk100MHZ: 1
Time: 660000, clk100MHZ: 0
Time: 665000, clk100MHZ: 1
Time: 670000, clk100MHZ: 0
Time: 675000, clk100MHZ: 1
Time: 680000, clk100MHZ: 0
Time: 685000, clk100MHZ: 1
Time: 690000, clk100MHZ: 0
Time: 695000, clk100MHZ: 1
Time: 700000, clk100MHZ: 0
Time: 705000, clk100MHZ: 1
Time: 710000, clk100MHZ: 0
Time: 715000, clk100MHZ: 1
Time: 720000, clk100MHZ: 0
Time: 725000, clk100MHZ: 1
Time: 730000, clk100MHZ: 0
Time: 735000, clk100MHZ: 1
Time: 740000, clk100MHZ: 0
Time: 745000, clk100MHZ: 1
Time: 750000, clk100MHZ: 0
Time: 755000, clk100MHZ: 1
Time: 760000, clk100MHZ: 0
Time: 765000, clk100MHZ: 1
Time: 770000, clk100MHZ: 0
Time: 775000, clk100MHZ: 1
Time: 780000, clk100MHZ: 0
Time: 785000, clk100MHZ: 1
Time: 790000, clk100MHZ: 0
Time: 795000, clk100MHZ: 1
Time: 800000, clk100MHZ: 0
Time: 805000, clk100MHZ: 1
Time: 810000, clk100MHZ: 0
Time: 815000, clk100MHZ: 1
Time: 820000, clk100MHZ: 0
Time: 825000, clk100MHZ: 1
Time: 830000, clk100MHZ: 0
Time: 835000, clk100MHZ: 1
Time: 840000, clk100MHZ: 0
Time: 845000, clk100MHZ: 1
Time: 850000, clk100MHZ: 0
Time: 855000, clk100MHZ: 1
Time: 860000, clk100MHZ: 0
Time: 865000, clk100MHZ: 1
Time: 870000, clk100MHZ: 0
Time: 875000, clk100MHZ: 1
Time: 880000, clk100MHZ: 0
Time: 885000, clk100MHZ: 1
Time: 890000, clk100MHZ: 0
Time: 895000, clk100MHZ: 1
Time: 900000, clk100MHZ: 0
Time: 905000, clk100MHZ: 1
Time: 910000, clk100MHZ: 0
Time: 915000, clk100MHZ: 1
Time: 920000, clk100MHZ: 0
Time: 925000, clk100MHZ: 1
Time: 930000, clk100MHZ: 0
Time: 935000, clk100MHZ: 1
Time: 940000, clk100MHZ: 0
Time: 945000, clk100MHZ: 1
Time: 950000, clk100MHZ: 0
Time: 955000, clk100MHZ: 1
Time: 960000, clk100MHZ: 0
Time: 965000, clk100MHZ: 1
Time: 970000, clk100MHZ: 0
Time: 975000, clk100MHZ: 1
Time: 980000, clk100MHZ: 0
Time: 985000, clk100MHZ: 1
Time: 990000, clk100MHZ: 0
Time: 995000, clk100MHZ: 1
Time: 1000000, clk100MHZ: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hostif_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2707.355 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sim_1\new\hostif_test_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hostif_test_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'hostif_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hostif_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hostif_test
Compiling module xil_defaultlib.hostif_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hostif_test_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hostif_test_tb_behav -key {Behavioral:sim_1:Functional:hostif_test_tb} -tclbatch {hostif_test_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source hostif_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0, clk100MHZ: 0
Time: 5000, clk100MHZ: 1
Time: 10000, clk100MHZ: 0
Time: 15000, clk100MHZ: 1
Time: 20000, clk100MHZ: 0
Time: 25000, clk100MHZ: 1
Time: 30000, clk100MHZ: 0
Time: 35000, clk100MHZ: 1
Time: 40000, clk100MHZ: 0
Time: 45000, clk100MHZ: 1
Time: 50000, clk100MHZ: 0
Time: 55000, clk100MHZ: 1
Time: 60000, clk100MHZ: 0
Time: 65000, clk100MHZ: 1
Time: 70000, clk100MHZ: 0
Time: 75000, clk100MHZ: 1
Time: 80000, clk100MHZ: 0
Time: 85000, clk100MHZ: 1
Time: 90000, clk100MHZ: 0
Time: 95000, clk100MHZ: 1
Time: 100000, clk100MHZ: 0
Time: 105000, clk100MHZ: 1
Time: 110000, clk100MHZ: 0
Time: 115000, clk100MHZ: 1
Time: 120000, clk100MHZ: 0
Time: 125000, clk100MHZ: 1
Time: 130000, clk100MHZ: 0
Time: 135000, clk100MHZ: 1
Time: 140000, clk100MHZ: 0
Time: 145000, clk100MHZ: 1
Time: 150000, clk100MHZ: 0
Time: 155000, clk100MHZ: 1
Time: 160000, clk100MHZ: 0
Time: 165000, clk100MHZ: 1
Time: 170000, clk100MHZ: 0
Time: 175000, clk100MHZ: 1
Time: 180000, clk100MHZ: 0
Time: 185000, clk100MHZ: 1
Time: 190000, clk100MHZ: 0
Time: 195000, clk100MHZ: 1
Time: 200000, clk100MHZ: 0
Time: 205000, clk100MHZ: 1
Time: 210000, clk100MHZ: 0
Time: 215000, clk100MHZ: 1
Time: 220000, clk100MHZ: 0
Time: 225000, clk100MHZ: 1
Time: 230000, clk100MHZ: 0
Time: 235000, clk100MHZ: 1
Time: 240000, clk100MHZ: 0
Time: 245000, clk100MHZ: 1
Time: 250000, clk100MHZ: 0
Time: 255000, clk100MHZ: 1
Time: 260000, clk100MHZ: 0
Time: 265000, clk100MHZ: 1
Time: 270000, clk100MHZ: 0
Time: 275000, clk100MHZ: 1
Time: 280000, clk100MHZ: 0
Time: 285000, clk100MHZ: 1
Time: 290000, clk100MHZ: 0
Time: 295000, clk100MHZ: 1
Time: 300000, clk100MHZ: 0
Time: 305000, clk100MHZ: 1
Time: 310000, clk100MHZ: 0
Time: 315000, clk100MHZ: 1
Time: 320000, clk100MHZ: 0
Time: 325000, clk100MHZ: 1
Time: 330000, clk100MHZ: 0
Time: 335000, clk100MHZ: 1
Time: 340000, clk100MHZ: 0
Time: 345000, clk100MHZ: 1
Time: 350000, clk100MHZ: 0
Time: 355000, clk100MHZ: 1
Time: 360000, clk100MHZ: 0
Time: 365000, clk100MHZ: 1
Time: 370000, clk100MHZ: 0
Time: 375000, clk100MHZ: 1
Time: 380000, clk100MHZ: 0
Time: 385000, clk100MHZ: 1
Time: 390000, clk100MHZ: 0
Time: 395000, clk100MHZ: 1
Time: 400000, clk100MHZ: 0
Time: 405000, clk100MHZ: 1
Time: 410000, clk100MHZ: 0
Time: 415000, clk100MHZ: 1
Time: 420000, clk100MHZ: 0
Time: 425000, clk100MHZ: 1
Time: 430000, clk100MHZ: 0
Time: 435000, clk100MHZ: 1
Time: 440000, clk100MHZ: 0
Time: 445000, clk100MHZ: 1
Time: 450000, clk100MHZ: 0
Time: 455000, clk100MHZ: 1
Time: 460000, clk100MHZ: 0
Time: 465000, clk100MHZ: 1
Time: 470000, clk100MHZ: 0
Time: 475000, clk100MHZ: 1
Time: 480000, clk100MHZ: 0
Time: 485000, clk100MHZ: 1
Time: 490000, clk100MHZ: 0
Time: 495000, clk100MHZ: 1
Time: 500000, clk100MHZ: 0
Time: 505000, clk100MHZ: 1
Time: 510000, clk100MHZ: 0
Time: 515000, clk100MHZ: 1
Time: 520000, clk100MHZ: 0
Time: 525000, clk100MHZ: 1
Time: 530000, clk100MHZ: 0
Time: 535000, clk100MHZ: 1
Time: 540000, clk100MHZ: 0
Time: 545000, clk100MHZ: 1
Time: 550000, clk100MHZ: 0
Time: 555000, clk100MHZ: 1
Time: 560000, clk100MHZ: 0
Time: 565000, clk100MHZ: 1
Time: 570000, clk100MHZ: 0
Time: 575000, clk100MHZ: 1
Time: 580000, clk100MHZ: 0
Time: 585000, clk100MHZ: 1
Time: 590000, clk100MHZ: 0
Time: 595000, clk100MHZ: 1
Time: 600000, clk100MHZ: 0
Time: 605000, clk100MHZ: 1
Time: 610000, clk100MHZ: 0
Time: 615000, clk100MHZ: 1
Time: 620000, clk100MHZ: 0
Time: 625000, clk100MHZ: 1
Time: 630000, clk100MHZ: 0
Time: 635000, clk100MHZ: 1
Time: 640000, clk100MHZ: 0
Time: 645000, clk100MHZ: 1
Time: 650000, clk100MHZ: 0
Time: 655000, clk100MHZ: 1
Time: 660000, clk100MHZ: 0
Time: 665000, clk100MHZ: 1
Time: 670000, clk100MHZ: 0
Time: 675000, clk100MHZ: 1
Time: 680000, clk100MHZ: 0
Time: 685000, clk100MHZ: 1
Time: 690000, clk100MHZ: 0
Time: 695000, clk100MHZ: 1
Time: 700000, clk100MHZ: 0
Time: 705000, clk100MHZ: 1
Time: 710000, clk100MHZ: 0
Time: 715000, clk100MHZ: 1
Time: 720000, clk100MHZ: 0
Time: 725000, clk100MHZ: 1
Time: 730000, clk100MHZ: 0
Time: 735000, clk100MHZ: 1
Time: 740000, clk100MHZ: 0
Time: 745000, clk100MHZ: 1
Time: 750000, clk100MHZ: 0
Time: 755000, clk100MHZ: 1
Time: 760000, clk100MHZ: 0
Time: 765000, clk100MHZ: 1
Time: 770000, clk100MHZ: 0
Time: 775000, clk100MHZ: 1
Time: 780000, clk100MHZ: 0
Time: 785000, clk100MHZ: 1
Time: 790000, clk100MHZ: 0
Time: 795000, clk100MHZ: 1
Time: 800000, clk100MHZ: 0
Time: 805000, clk100MHZ: 1
Time: 810000, clk100MHZ: 0
Time: 815000, clk100MHZ: 1
Time: 820000, clk100MHZ: 0
Time: 825000, clk100MHZ: 1
Time: 830000, clk100MHZ: 0
Time: 835000, clk100MHZ: 1
Time: 840000, clk100MHZ: 0
Time: 845000, clk100MHZ: 1
Time: 850000, clk100MHZ: 0
Time: 855000, clk100MHZ: 1
Time: 860000, clk100MHZ: 0
Time: 865000, clk100MHZ: 1
Time: 870000, clk100MHZ: 0
Time: 875000, clk100MHZ: 1
Time: 880000, clk100MHZ: 0
Time: 885000, clk100MHZ: 1
Time: 890000, clk100MHZ: 0
Time: 895000, clk100MHZ: 1
Time: 900000, clk100MHZ: 0
Time: 905000, clk100MHZ: 1
Time: 910000, clk100MHZ: 0
Time: 915000, clk100MHZ: 1
Time: 920000, clk100MHZ: 0
Time: 925000, clk100MHZ: 1
Time: 930000, clk100MHZ: 0
Time: 935000, clk100MHZ: 1
Time: 940000, clk100MHZ: 0
Time: 945000, clk100MHZ: 1
Time: 950000, clk100MHZ: 0
Time: 955000, clk100MHZ: 1
Time: 960000, clk100MHZ: 0
Time: 965000, clk100MHZ: 1
Time: 970000, clk100MHZ: 0
Time: 975000, clk100MHZ: 1
Time: 980000, clk100MHZ: 0
Time: 985000, clk100MHZ: 1
Time: 990000, clk100MHZ: 0
Time: 995000, clk100MHZ: 1
Time: 1000000, clk100MHZ: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hostif_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2707.355 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sim_1\new\hostif_test_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hostif_test_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'hostif_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hostif_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hostif_test
Compiling module xil_defaultlib.hostif_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hostif_test_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hostif_test_tb_behav -key {Behavioral:sim_1:Functional:hostif_test_tb} -tclbatch {hostif_test_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source hostif_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0, clk100MHZ: 0
Time: 5000, clk100MHZ: 1
Time: 10000, clk100MHZ: 0
Time: 15000, clk100MHZ: 1
Time: 20000, clk100MHZ: 0
Time: 25000, clk100MHZ: 1
Time: 30000, clk100MHZ: 0
Time: 35000, clk100MHZ: 1
Time: 40000, clk100MHZ: 0
Time: 45000, clk100MHZ: 1
Time: 50000, clk100MHZ: 0
Time: 55000, clk100MHZ: 1
Time: 60000, clk100MHZ: 0
Time: 65000, clk100MHZ: 1
Time: 70000, clk100MHZ: 0
Time: 75000, clk100MHZ: 1
Time: 80000, clk100MHZ: 0
Time: 85000, clk100MHZ: 1
Time: 90000, clk100MHZ: 0
Time: 95000, clk100MHZ: 1
Time: 100000, clk100MHZ: 0
Time: 105000, clk100MHZ: 1
Time: 110000, clk100MHZ: 0
Time: 115000, clk100MHZ: 1
Time: 120000, clk100MHZ: 0
Time: 125000, clk100MHZ: 1
Time: 130000, clk100MHZ: 0
Time: 135000, clk100MHZ: 1
Time: 140000, clk100MHZ: 0
Time: 145000, clk100MHZ: 1
Time: 150000, clk100MHZ: 0
Time: 155000, clk100MHZ: 1
Time: 160000, clk100MHZ: 0
$finish called at time : 165 ns : File "H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv" Line 86
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hostif_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2707.355 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sim_1\new\hostif_test_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hostif_test_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'hostif_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hostif_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'transfer' is not declared [H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv:56]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2707.355 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hostif_test_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'hostif_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hostif_test_tb_vlog.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2707.355 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'transfer' is not declared [H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv:56]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2707.355 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2707.355 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sim_1\new\hostif_test_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hostif_test_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'hostif_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hostif_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hostif_test
Compiling module xil_defaultlib.hostif_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hostif_test_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hostif_test_tb_behav -key {Behavioral:sim_1:Functional:hostif_test_tb} -tclbatch {hostif_test_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source hostif_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0, clk100MHZ: 0
Time: 5000, clk100MHZ: 1
Time: 10000, clk100MHZ: 0
Time: 15000, clk100MHZ: 1
Time: 20000, clk100MHZ: 0
Time: 25000, clk100MHZ: 1
Time: 30000, clk100MHZ: 0
Time: 35000, clk100MHZ: 1
Time: 40000, clk100MHZ: 0
Time: 45000, clk100MHZ: 1
Time: 50000, clk100MHZ: 0
Time: 55000, clk100MHZ: 1
Time: 60000, clk100MHZ: 0
Time: 65000, clk100MHZ: 1
Time: 70000, clk100MHZ: 0
Time: 75000, clk100MHZ: 1
Time: 80000, clk100MHZ: 0
Time: 85000, clk100MHZ: 1
Time: 90000, clk100MHZ: 0
Time: 95000, clk100MHZ: 1
Time: 100000, clk100MHZ: 0
Time: 105000, clk100MHZ: 1
Time: 110000, clk100MHZ: 0
Time: 115000, clk100MHZ: 1
Time: 120000, clk100MHZ: 0
Time: 125000, clk100MHZ: 1
Time: 130000, clk100MHZ: 0
Time: 135000, clk100MHZ: 1
Time: 140000, clk100MHZ: 0
Time: 145000, clk100MHZ: 1
Time: 150000, clk100MHZ: 0
Time: 155000, clk100MHZ: 1
Time: 160000, clk100MHZ: 0
$finish called at time : 165 ns : File "H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv" Line 87
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hostif_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2707.355 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sim_1\new\hostif_test_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hostif_test_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'hostif_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hostif_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hostif_test
Compiling module xil_defaultlib.hostif_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hostif_test_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hostif_test_tb_behav -key {Behavioral:sim_1:Functional:hostif_test_tb} -tclbatch {hostif_test_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source hostif_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0, clk100MHZ: 0
Time: 5000, clk100MHZ: 1
Time: 10000, clk100MHZ: 0
Time: 15000, clk100MHZ: 1
Time: 20000, clk100MHZ: 0
Time: 25000, clk100MHZ: 1
Time: 30000, clk100MHZ: 0
Time: 35000, clk100MHZ: 1
Time: 40000, clk100MHZ: 0
Time: 45000, clk100MHZ: 1
Time: 50000, clk100MHZ: 0
Time: 55000, clk100MHZ: 1
Time: 60000, clk100MHZ: 0
Time: 65000, clk100MHZ: 1
Time: 70000, clk100MHZ: 0
Time: 75000, clk100MHZ: 1
Time: 80000, clk100MHZ: 0
Time: 85000, clk100MHZ: 1
Time: 90000, clk100MHZ: 0
Time: 95000, clk100MHZ: 1
Time: 100000, clk100MHZ: 0
Time: 105000, clk100MHZ: 1
Time: 110000, clk100MHZ: 0
Time: 115000, clk100MHZ: 1
Time: 120000, clk100MHZ: 0
Time: 125000, clk100MHZ: 1
Time: 130000, clk100MHZ: 0
Time: 135000, clk100MHZ: 1
Time: 140000, clk100MHZ: 0
Time: 145000, clk100MHZ: 1
Time: 150000, clk100MHZ: 0
Time: 155000, clk100MHZ: 1
Time: 160000, clk100MHZ: 0
$finish called at time : 165 ns : File "H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv" Line 87
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hostif_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2707.355 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sim_1\new\hostif_test_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hostif_test_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'hostif_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hostif_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hostif_test
Compiling module xil_defaultlib.hostif_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hostif_test_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hostif_test_tb_behav -key {Behavioral:sim_1:Functional:hostif_test_tb} -tclbatch {hostif_test_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source hostif_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0, clk100MHZ: 0
Time: 5000, clk100MHZ: 1
Time: 10000, clk100MHZ: 0
Time: 15000, clk100MHZ: 1
Time: 20000, clk100MHZ: 0
Time: 25000, clk100MHZ: 1
Time: 30000, clk100MHZ: 0
Time: 35000, clk100MHZ: 1
Time: 40000, clk100MHZ: 0
Time: 45000, clk100MHZ: 1
Time: 50000, clk100MHZ: 0
Time: 55000, clk100MHZ: 1
Time: 60000, clk100MHZ: 0
Time: 65000, clk100MHZ: 1
Time: 70000, clk100MHZ: 0
Time: 75000, clk100MHZ: 1
Time: 80000, clk100MHZ: 0
Time: 85000, clk100MHZ: 1
Time: 90000, clk100MHZ: 0
Time: 95000, clk100MHZ: 1
Time: 100000, clk100MHZ: 0
Time: 105000, clk100MHZ: 1
Time: 110000, clk100MHZ: 0
Time: 115000, clk100MHZ: 1
Time: 120000, clk100MHZ: 0
Time: 125000, clk100MHZ: 1
Time: 130000, clk100MHZ: 0
Time: 135000, clk100MHZ: 1
Time: 140000, clk100MHZ: 0
Time: 145000, clk100MHZ: 1
Time: 150000, clk100MHZ: 0
Time: 155000, clk100MHZ: 1
Time: 160000, clk100MHZ: 0
$finish called at time : 165 ns : File "H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv" Line 89
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hostif_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 2707.355 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sim_1\new\hostif_test_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:\Senior_Project\Physics-Gpu-2025\Nick\host_interface\host_interface.srcs\sources_1\new\hostif_test.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hostif_test_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'hostif_test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hostif_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sources_1/new/hostif_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hostif_test_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hostif_test
Compiling module xil_defaultlib.hostif_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hostif_test_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2707.355 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hostif_test_tb_behav -key {Behavioral:sim_1:Functional:hostif_test_tb} -tclbatch {hostif_test_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source hostif_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0, clk100MHZ: 0
Time: 5000, clk100MHZ: 1
Time: 10000, clk100MHZ: 0
Time: 15000, clk100MHZ: 1
Time: 20000, clk100MHZ: 0
Time: 25000, clk100MHZ: 1
Time: 30000, clk100MHZ: 0
Time: 35000, clk100MHZ: 1
Time: 40000, clk100MHZ: 0
Time: 45000, clk100MHZ: 1
Time: 50000, clk100MHZ: 0
Time: 55000, clk100MHZ: 1
Time: 60000, clk100MHZ: 0
Time: 65000, clk100MHZ: 1
Time: 70000, clk100MHZ: 0
Time: 75000, clk100MHZ: 1
Time: 80000, clk100MHZ: 0
Time: 85000, clk100MHZ: 1
Time: 90000, clk100MHZ: 0
Time: 95000, clk100MHZ: 1
Time: 100000, clk100MHZ: 0
Time: 105000, clk100MHZ: 1
Time: 110000, clk100MHZ: 0
Time: 115000, clk100MHZ: 1
Time: 120000, clk100MHZ: 0
Time: 125000, clk100MHZ: 1
Time: 130000, clk100MHZ: 0
Time: 135000, clk100MHZ: 1
Time: 140000, clk100MHZ: 0
Time: 145000, clk100MHZ: 1
Time: 150000, clk100MHZ: 0
Time: 155000, clk100MHZ: 1
Time: 160000, clk100MHZ: 0
Time: 165000, clk100MHZ: 1
Time: 170000, clk100MHZ: 0
Time: 175000, clk100MHZ: 1
Time: 180000, clk100MHZ: 0
Time: 185000, clk100MHZ: 1
Time: 190000, clk100MHZ: 0
Time: 195000, clk100MHZ: 1
Time: 200000, clk100MHZ: 0
Time: 205000, clk100MHZ: 1
Time: 210000, clk100MHZ: 0
Time: 215000, clk100MHZ: 1
Time: 220000, clk100MHZ: 0
$finish called at time : 225 ns : File "H:/Senior_Project/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv" Line 101
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hostif_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 2707.355 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct  9 15:59:45 2024...
