
            Lattice Mapping Report File for Design Module 'rom00'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     rom00_rom0.ngd -o rom00_rom0_map.ncd -pr rom00_rom0.prf -mp rom00_rom0.mrp
     -lpf C:/Users/migue/OneDrive/Documentos/ADC/10-Tareas-Relacion-2doParcial/0
     3-Practicas/04-rom00/rom0/rom00_rom0_synplify.lpf -lpf C:/Users/migue/OneDr
     ive/Documentos/ADC/10-Tareas-Relacion-2doParcial/03-Practicas/04-rom00/rom0
     0.lpf -c 0 -gui -msgset C:/Users/migue/OneDrive/Documentos/ADC/10-Tareas-Re
     lacion-2doParcial/03-Practicas/04-rom00/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.12.0.240.2
Mapped on:  05/09/22  12:43:37

Design Summary
--------------

   Number of registers:     27 out of  7209 (0%)
      PFU registers:           27 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        39 out of  3432 (1%)
      SLICEs as Logic/ROM:     39 out of  3432 (1%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         12 out of  3432 (0%)
   Number of LUT4s:         77 out of  6864 (1%)
      Number used as logic LUTs:         53
      Number used as distributed RAM:     0
      Number used as ripple logic:       24
      Number used as shift registers:     0
   Number of PIO sites used: 24 + 4(JTAG) out of 115 (24%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  2
     Net clk0_c: 2 loads, 2 rising, 0 falling (Driver: RO00/C01/oscOut )

                                    Page 1




Design:  rom00                                         Date:  05/09/22  12:43:37

Design Summary (cont)
---------------------
     Net RO00/clkaux: 13 loads, 13 rising, 0 falling (Driver: RO00/C00/OSCInst0
     )
   Number of Clock Enables:  0
   Number of LSRs:  2
     Net RO00/C01/oscOut_0_sqmuxa_0_a2_0_RNIUF87D: 12 loads, 12 LSLICEs
     Net en0_c: 2 loads, 2 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net RO00/C01/oscOut_0_sqmuxa_0_a2_0_RNIUF87D: 13 loads
     Net outcontrd0_c[0]: 12 loads
     Net outcontrd0_c[1]: 12 loads
     Net outcontrd0_c[2]: 12 loads
     Net outcontrd0_c[3]: 12 loads
     Net cdiv0_c[1]: 9 loads
     Net cdiv0_c[0]: 8 loads
     Net cdiv0_c[2]: 7 loads
     Net RO00/C01/sdiv[18]: 6 loads
     Net RO00/C01/sdiv[15]: 5 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| clk0                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[0]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outtransist0[3]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outtransist0[2]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outtransist0[1]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outtransist0[0]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outrom0[6]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outrom0[5]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outrom0[4]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  rom00                                         Date:  05/09/22  12:43:37

IO (PIO) Attributes (cont)
--------------------------
| outrom0[3]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outrom0[2]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outrom0[1]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outrom0[0]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontrd0[5]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontrd0[4]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontrd0[3]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontrd0[2]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontrd0[1]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontrd0[0]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| en0                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[4]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[3]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[2]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[1]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block GSR_INST undriven or does not drive anything - clipped.
Block RO00/C01/VCC undriven or does not drive anything - clipped.
Block RO01/VCC undriven or does not drive anything - clipped.
Signal en0_c_i was merged into signal en0_c
Signal RO00/C00/GND undriven or does not drive anything - clipped.
Signal RO00/C01/GND undriven or does not drive anything - clipped.
Signal RO00/C00/OSCInst0_SEDSTDBY undriven or does not drive anything - clipped.
     
Signal RO00/C01/un1_sdiv_s_21_0_S1 undriven or does not drive anything -
     clipped.
Signal RO00/C01/un1_sdiv_s_21_0_COUT undriven or does not drive anything -
     clipped.
Signal RO00/C01/un1_sdiv_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal RO00/C01/N_1 undriven or does not drive anything - clipped.
Block en0_pad_RNINM18 was optimized away.
Block RO00/C00/GND was optimized away.
Block RO00/C01/GND was optimized away.

     



                                    Page 3




Design:  rom00                                         Date:  05/09/22  12:43:37

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                RO00/C00/OSCInst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     RO00/clkaux
  OSC Nominal Frequency (MHz):                      2.08

ASIC Components
---------------

Instance Name: RO00/C00/OSCInst0
         Type: OSCH

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 58 MB
        




































                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights
     reserved.
