Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/proton/Lab/Lab13/ShiftReg8b/shift_reg_sim_isim_beh.exe -prj /home/proton/Lab/Lab13/ShiftReg8b/shift_reg_sim_beh.prj work.shift_reg_sim work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 20
Turning on mult-threading, number of parallel sub-compilation jobs: 40 
Determining compilation order of HDL files
Analyzing Verilog file "/home/proton/Lab/Lab13/ShiftReg8b/shift_reg.v" into library work
Analyzing Verilog file "/home/proton/Lab/Lab13/ShiftReg8b/shift_reg_sim.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 82692 KB
Fuse CPU Usage: 780 ms
Compiling module FD
Compiling module shift_reg
Compiling module shift_reg_sim
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable /home/proton/Lab/Lab13/ShiftReg8b/shift_reg_sim_isim_beh.exe
Fuse Memory Usage: 2740200 KB
Fuse CPU Usage: 790 ms
GCC CPU Usage: 210 ms
