<snippet>
	<description>begin .. end</description>
	<content><![CDATA[begin ${0:: }
end]]></content>
	<tabTrigger>beg</tabTrigger>
	<scope>source.systemverilog</scope>
</snippet>
