

================================================================
== Vivado HLS Report for 'dct_Loop_Xpose_Row_Outer_Loop_proc'
================================================================
* Date:           Fri Mar 13 22:15:20 2015

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        DCT_HLS_Project
* Solution:       solution5
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      4.78|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   67|   67|   67|   67|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |   65|   65|         3|          1|          1|    64|    yes   |
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     54|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     19|
|Register         |        -|      -|      39|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      39|     73|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_141_p2                    |     +    |      0|  0|   4|           4|           1|
    |indvar_flatten_next_fu_107_p2  |     +    |      0|  0|   7|           7|           1|
    |j6_fu_127_p2                   |     +    |      0|  0|   4|           4|           1|
    |p_addr1_fu_161_p2              |     +    |      0|  0|   8|           8|           8|
    |p_addr5_fu_186_p2              |     +    |      0|  0|   8|           8|           8|
    |i_1_i_mid2_fu_119_p3           |  Select  |      0|  0|   4|           1|           1|
    |j_0_i_mid2_fu_133_p3           |  Select  |      0|  0|   4|           1|           4|
    |exitcond5_i8_fu_113_p2         |   icmp   |      0|  0|   5|           4|           5|
    |exitcond_flatten_fu_101_p2     |   icmp   |      0|  0|   8|           7|           8|
    |ap_sig_bdd_76                  |    or    |      0|  0|   2|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|  54|          45|          38|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |i_1_i_reg_89           |   4|          2|    4|          8|
    |indvar_flatten_reg_67  |   7|          2|    7|         14|
    |j_0_i_phi_fu_82_p4     |   4|          2|    4|          8|
    |j_0_i_reg_78           |   4|          2|    4|          8|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  19|          8|   19|         38|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+---+-----+-----------+
    |                      Name                     | FF| Bits| Const Bits|
    +-----------------------------------------------+---+-----+-----------+
    |ap_CS_fsm                                      |  2|    2|          0|
    |ap_done_reg                                    |  1|    1|          0|
    |ap_reg_ppiten_pp0_it0                          |  1|    1|          0|
    |ap_reg_ppiten_pp0_it1                          |  1|    1|          0|
    |ap_reg_ppiten_pp0_it2                          |  1|    1|          0|
    |ap_reg_ppstg_exitcond_flatten_reg_197_pp0_it1  |  1|    1|          0|
    |ap_reg_ppstg_i_1_i_mid2_reg_206_pp0_it1        |  4|    4|          0|
    |ap_reg_ppstg_j_0_i_mid2_reg_212_pp0_it1        |  4|    4|          0|
    |exitcond_flatten_reg_197                       |  1|    1|          0|
    |i_1_i_mid2_reg_206                             |  4|    4|          0|
    |i_1_i_reg_89                                   |  4|    4|          0|
    |indvar_flatten_reg_67                          |  7|    7|          0|
    |j_0_i_mid2_reg_212                             |  4|    4|          0|
    |j_0_i_reg_78                                   |  4|    4|          0|
    +-----------------------------------------------+---+-----+-----------+
    |Total                                          | 39|   39|          0|
    +-----------------------------------------------+---+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+---------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | dct_Loop_Xpose_Row_Outer_Loop_proc | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | dct_Loop_Xpose_Row_Outer_Loop_proc | return value |
|ap_start             |  in |    1| ap_ctrl_hs | dct_Loop_Xpose_Row_Outer_Loop_proc | return value |
|ap_done              | out |    1| ap_ctrl_hs | dct_Loop_Xpose_Row_Outer_Loop_proc | return value |
|ap_continue          |  in |    1| ap_ctrl_hs | dct_Loop_Xpose_Row_Outer_Loop_proc | return value |
|ap_idle              | out |    1| ap_ctrl_hs | dct_Loop_Xpose_Row_Outer_Loop_proc | return value |
|ap_ready             | out |    1| ap_ctrl_hs | dct_Loop_Xpose_Row_Outer_Loop_proc | return value |
|row_outbuf_address0  | out |    6|  ap_memory |             row_outbuf             |     array    |
|row_outbuf_ce0       | out |    1|  ap_memory |             row_outbuf             |     array    |
|row_outbuf_q0        |  in |   16|  ap_memory |             row_outbuf             |     array    |
|col_inbuf_address0   | out |    6|  ap_memory |              col_inbuf             |     array    |
|col_inbuf_ce0        | out |    1|  ap_memory |              col_inbuf             |     array    |
|col_inbuf_we0        | out |    1|  ap_memory |              col_inbuf             |     array    |
|col_inbuf_d0         | out |   16|  ap_memory |              col_inbuf             |     array    |
+---------------------+-----+-----+------------+------------------------------------+--------------+

