
2022-10-14.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002824  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  080029ac  080029ac  000129ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080029f4  080029f4  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080029f4  080029f4  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080029f4  080029f4  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080029f4  080029f4  000129f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080029f8  080029f8  000129f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080029fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
 10 .bss          000000b8  2000000c  2000000c  0002000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200000c4  200000c4  0002000c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009c6e  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000015dc  00000000  00000000  00029caa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000780  00000000  00000000  0002b288  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000006f8  00000000  00000000  0002ba08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001e9e6  00000000  00000000  0002c100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000a182  00000000  00000000  0004aae6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b6f69  00000000  00000000  00054c68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0010bbd1  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001dc4  00000000  00000000  0010bc24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002994 	.word	0x08002994

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08002994 	.word	0x08002994

080001c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001c8:	b590      	push	{r4, r7, lr}
 80001ca:	b087      	sub	sp, #28
 80001cc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001ce:	f000 fa3f 	bl	8000650 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d2:	f000 f82b 	bl	800022c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001d6:	f000 f8c5 	bl	8000364 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80001da:	f000 f893 	bl	8000304 <MX_USART2_UART_Init>
  MX_DAC1_Init();
 80001de:	f000 f867 	bl	80002b0 <MX_DAC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_DAC_Start(&hdac1,DAC_CHANNEL_1);
 80001e2:	2100      	movs	r1, #0
 80001e4:	480e      	ldr	r0, [pc, #56]	; (8000220 <main+0x58>)
 80001e6:	f000 fbc4 	bl	8000972 <HAL_DAC_Start>

  uint32_t DAC_OUT[4] = {0, 1241, 2482, 3723};
 80001ea:	4b0e      	ldr	r3, [pc, #56]	; (8000224 <main+0x5c>)
 80001ec:	1d3c      	adds	r4, r7, #4
 80001ee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80001f0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint8_t i = 0;
 80001f4:	2300      	movs	r3, #0
 80001f6:	75fb      	strb	r3, [r7, #23]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  DAC1->DHR12R1 = DAC_OUT[i++];
 80001f8:	7dfb      	ldrb	r3, [r7, #23]
 80001fa:	1c5a      	adds	r2, r3, #1
 80001fc:	75fa      	strb	r2, [r7, #23]
 80001fe:	4a0a      	ldr	r2, [pc, #40]	; (8000228 <main+0x60>)
 8000200:	009b      	lsls	r3, r3, #2
 8000202:	3318      	adds	r3, #24
 8000204:	443b      	add	r3, r7
 8000206:	f853 3c14 	ldr.w	r3, [r3, #-20]
 800020a:	6093      	str	r3, [r2, #8]
	    if(i == 4){
 800020c:	7dfb      	ldrb	r3, [r7, #23]
 800020e:	2b04      	cmp	r3, #4
 8000210:	d101      	bne.n	8000216 <main+0x4e>
	    i = 0;
 8000212:	2300      	movs	r3, #0
 8000214:	75fb      	strb	r3, [r7, #23]
	    }
	    HAL_Delay(50);
 8000216:	2032      	movs	r0, #50	; 0x32
 8000218:	f000 fa80 	bl	800071c <HAL_Delay>
	  DAC1->DHR12R1 = DAC_OUT[i++];
 800021c:	e7ec      	b.n	80001f8 <main+0x30>
 800021e:	bf00      	nop
 8000220:	20000028 	.word	0x20000028
 8000224:	080029ac 	.word	0x080029ac
 8000228:	40007400 	.word	0x40007400

0800022c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800022c:	b580      	push	{r7, lr}
 800022e:	b090      	sub	sp, #64	; 0x40
 8000230:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000232:	f107 0318 	add.w	r3, r7, #24
 8000236:	2228      	movs	r2, #40	; 0x28
 8000238:	2100      	movs	r1, #0
 800023a:	4618      	mov	r0, r3
 800023c:	f002 fba2 	bl	8002984 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000240:	1d3b      	adds	r3, r7, #4
 8000242:	2200      	movs	r2, #0
 8000244:	601a      	str	r2, [r3, #0]
 8000246:	605a      	str	r2, [r3, #4]
 8000248:	609a      	str	r2, [r3, #8]
 800024a:	60da      	str	r2, [r3, #12]
 800024c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800024e:	2302      	movs	r3, #2
 8000250:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000252:	2301      	movs	r3, #1
 8000254:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000256:	2310      	movs	r3, #16
 8000258:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800025a:	2302      	movs	r3, #2
 800025c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800025e:	2300      	movs	r3, #0
 8000260:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000262:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8000266:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000268:	f107 0318 	add.w	r3, r7, #24
 800026c:	4618      	mov	r0, r3
 800026e:	f000 fdbd 	bl	8000dec <HAL_RCC_OscConfig>
 8000272:	4603      	mov	r3, r0
 8000274:	2b00      	cmp	r3, #0
 8000276:	d001      	beq.n	800027c <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000278:	f000 f8da 	bl	8000430 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800027c:	230f      	movs	r3, #15
 800027e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000280:	2302      	movs	r3, #2
 8000282:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000284:	2300      	movs	r3, #0
 8000286:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000288:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800028c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800028e:	2300      	movs	r3, #0
 8000290:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000292:	1d3b      	adds	r3, r7, #4
 8000294:	2102      	movs	r1, #2
 8000296:	4618      	mov	r0, r3
 8000298:	f001 fde6 	bl	8001e68 <HAL_RCC_ClockConfig>
 800029c:	4603      	mov	r3, r0
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d001      	beq.n	80002a6 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80002a2:	f000 f8c5 	bl	8000430 <Error_Handler>
  }
}
 80002a6:	bf00      	nop
 80002a8:	3740      	adds	r7, #64	; 0x40
 80002aa:	46bd      	mov	sp, r7
 80002ac:	bd80      	pop	{r7, pc}
	...

080002b0 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80002b0:	b580      	push	{r7, lr}
 80002b2:	b084      	sub	sp, #16
 80002b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80002b6:	1d3b      	adds	r3, r7, #4
 80002b8:	2200      	movs	r2, #0
 80002ba:	601a      	str	r2, [r3, #0]
 80002bc:	605a      	str	r2, [r3, #4]
 80002be:	609a      	str	r2, [r3, #8]

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80002c0:	4b0e      	ldr	r3, [pc, #56]	; (80002fc <MX_DAC1_Init+0x4c>)
 80002c2:	4a0f      	ldr	r2, [pc, #60]	; (8000300 <MX_DAC1_Init+0x50>)
 80002c4:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80002c6:	480d      	ldr	r0, [pc, #52]	; (80002fc <MX_DAC1_Init+0x4c>)
 80002c8:	f000 fb31 	bl	800092e <HAL_DAC_Init>
 80002cc:	4603      	mov	r3, r0
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	d001      	beq.n	80002d6 <MX_DAC1_Init+0x26>
  {
    Error_Handler();
 80002d2:	f000 f8ad 	bl	8000430 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80002d6:	2300      	movs	r3, #0
 80002d8:	607b      	str	r3, [r7, #4]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80002da:	2300      	movs	r3, #0
 80002dc:	60bb      	str	r3, [r7, #8]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80002de:	1d3b      	adds	r3, r7, #4
 80002e0:	2200      	movs	r2, #0
 80002e2:	4619      	mov	r1, r3
 80002e4:	4805      	ldr	r0, [pc, #20]	; (80002fc <MX_DAC1_Init+0x4c>)
 80002e6:	f000 fb8f 	bl	8000a08 <HAL_DAC_ConfigChannel>
 80002ea:	4603      	mov	r3, r0
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d001      	beq.n	80002f4 <MX_DAC1_Init+0x44>
  {
    Error_Handler();
 80002f0:	f000 f89e 	bl	8000430 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80002f4:	bf00      	nop
 80002f6:	3710      	adds	r7, #16
 80002f8:	46bd      	mov	sp, r7
 80002fa:	bd80      	pop	{r7, pc}
 80002fc:	20000028 	.word	0x20000028
 8000300:	40007400 	.word	0x40007400

08000304 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000304:	b580      	push	{r7, lr}
 8000306:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000308:	4b14      	ldr	r3, [pc, #80]	; (800035c <MX_USART2_UART_Init+0x58>)
 800030a:	4a15      	ldr	r2, [pc, #84]	; (8000360 <MX_USART2_UART_Init+0x5c>)
 800030c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800030e:	4b13      	ldr	r3, [pc, #76]	; (800035c <MX_USART2_UART_Init+0x58>)
 8000310:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8000314:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000316:	4b11      	ldr	r3, [pc, #68]	; (800035c <MX_USART2_UART_Init+0x58>)
 8000318:	2200      	movs	r2, #0
 800031a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800031c:	4b0f      	ldr	r3, [pc, #60]	; (800035c <MX_USART2_UART_Init+0x58>)
 800031e:	2200      	movs	r2, #0
 8000320:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000322:	4b0e      	ldr	r3, [pc, #56]	; (800035c <MX_USART2_UART_Init+0x58>)
 8000324:	2200      	movs	r2, #0
 8000326:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000328:	4b0c      	ldr	r3, [pc, #48]	; (800035c <MX_USART2_UART_Init+0x58>)
 800032a:	220c      	movs	r2, #12
 800032c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800032e:	4b0b      	ldr	r3, [pc, #44]	; (800035c <MX_USART2_UART_Init+0x58>)
 8000330:	2200      	movs	r2, #0
 8000332:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000334:	4b09      	ldr	r3, [pc, #36]	; (800035c <MX_USART2_UART_Init+0x58>)
 8000336:	2200      	movs	r2, #0
 8000338:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800033a:	4b08      	ldr	r3, [pc, #32]	; (800035c <MX_USART2_UART_Init+0x58>)
 800033c:	2200      	movs	r2, #0
 800033e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000340:	4b06      	ldr	r3, [pc, #24]	; (800035c <MX_USART2_UART_Init+0x58>)
 8000342:	2200      	movs	r2, #0
 8000344:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000346:	4805      	ldr	r0, [pc, #20]	; (800035c <MX_USART2_UART_Init+0x58>)
 8000348:	f001 ffc4 	bl	80022d4 <HAL_UART_Init>
 800034c:	4603      	mov	r3, r0
 800034e:	2b00      	cmp	r3, #0
 8000350:	d001      	beq.n	8000356 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000352:	f000 f86d 	bl	8000430 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000356:	bf00      	nop
 8000358:	bd80      	pop	{r7, pc}
 800035a:	bf00      	nop
 800035c:	2000003c 	.word	0x2000003c
 8000360:	40004400 	.word	0x40004400

08000364 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000364:	b580      	push	{r7, lr}
 8000366:	b08a      	sub	sp, #40	; 0x28
 8000368:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800036a:	f107 0314 	add.w	r3, r7, #20
 800036e:	2200      	movs	r2, #0
 8000370:	601a      	str	r2, [r3, #0]
 8000372:	605a      	str	r2, [r3, #4]
 8000374:	609a      	str	r2, [r3, #8]
 8000376:	60da      	str	r2, [r3, #12]
 8000378:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800037a:	4b2b      	ldr	r3, [pc, #172]	; (8000428 <MX_GPIO_Init+0xc4>)
 800037c:	695b      	ldr	r3, [r3, #20]
 800037e:	4a2a      	ldr	r2, [pc, #168]	; (8000428 <MX_GPIO_Init+0xc4>)
 8000380:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000384:	6153      	str	r3, [r2, #20]
 8000386:	4b28      	ldr	r3, [pc, #160]	; (8000428 <MX_GPIO_Init+0xc4>)
 8000388:	695b      	ldr	r3, [r3, #20]
 800038a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800038e:	613b      	str	r3, [r7, #16]
 8000390:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000392:	4b25      	ldr	r3, [pc, #148]	; (8000428 <MX_GPIO_Init+0xc4>)
 8000394:	695b      	ldr	r3, [r3, #20]
 8000396:	4a24      	ldr	r2, [pc, #144]	; (8000428 <MX_GPIO_Init+0xc4>)
 8000398:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800039c:	6153      	str	r3, [r2, #20]
 800039e:	4b22      	ldr	r3, [pc, #136]	; (8000428 <MX_GPIO_Init+0xc4>)
 80003a0:	695b      	ldr	r3, [r3, #20]
 80003a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80003a6:	60fb      	str	r3, [r7, #12]
 80003a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003aa:	4b1f      	ldr	r3, [pc, #124]	; (8000428 <MX_GPIO_Init+0xc4>)
 80003ac:	695b      	ldr	r3, [r3, #20]
 80003ae:	4a1e      	ldr	r2, [pc, #120]	; (8000428 <MX_GPIO_Init+0xc4>)
 80003b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80003b4:	6153      	str	r3, [r2, #20]
 80003b6:	4b1c      	ldr	r3, [pc, #112]	; (8000428 <MX_GPIO_Init+0xc4>)
 80003b8:	695b      	ldr	r3, [r3, #20]
 80003ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80003be:	60bb      	str	r3, [r7, #8]
 80003c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003c2:	4b19      	ldr	r3, [pc, #100]	; (8000428 <MX_GPIO_Init+0xc4>)
 80003c4:	695b      	ldr	r3, [r3, #20]
 80003c6:	4a18      	ldr	r2, [pc, #96]	; (8000428 <MX_GPIO_Init+0xc4>)
 80003c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80003cc:	6153      	str	r3, [r2, #20]
 80003ce:	4b16      	ldr	r3, [pc, #88]	; (8000428 <MX_GPIO_Init+0xc4>)
 80003d0:	695b      	ldr	r3, [r3, #20]
 80003d2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80003d6:	607b      	str	r3, [r7, #4]
 80003d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80003da:	2200      	movs	r2, #0
 80003dc:	2120      	movs	r1, #32
 80003de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003e2:	f000 fceb 	bl	8000dbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80003e6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80003ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80003ec:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80003f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003f2:	2300      	movs	r3, #0
 80003f4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80003f6:	f107 0314 	add.w	r3, r7, #20
 80003fa:	4619      	mov	r1, r3
 80003fc:	480b      	ldr	r0, [pc, #44]	; (800042c <MX_GPIO_Init+0xc8>)
 80003fe:	f000 fb6b 	bl	8000ad8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000402:	2320      	movs	r3, #32
 8000404:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000406:	2301      	movs	r3, #1
 8000408:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800040a:	2300      	movs	r3, #0
 800040c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800040e:	2300      	movs	r3, #0
 8000410:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000412:	f107 0314 	add.w	r3, r7, #20
 8000416:	4619      	mov	r1, r3
 8000418:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800041c:	f000 fb5c 	bl	8000ad8 <HAL_GPIO_Init>

}
 8000420:	bf00      	nop
 8000422:	3728      	adds	r7, #40	; 0x28
 8000424:	46bd      	mov	sp, r7
 8000426:	bd80      	pop	{r7, pc}
 8000428:	40021000 	.word	0x40021000
 800042c:	48000800 	.word	0x48000800

08000430 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000430:	b480      	push	{r7}
 8000432:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000434:	b672      	cpsid	i
}
 8000436:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000438:	e7fe      	b.n	8000438 <Error_Handler+0x8>
	...

0800043c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800043c:	b580      	push	{r7, lr}
 800043e:	b082      	sub	sp, #8
 8000440:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000442:	4b0f      	ldr	r3, [pc, #60]	; (8000480 <HAL_MspInit+0x44>)
 8000444:	699b      	ldr	r3, [r3, #24]
 8000446:	4a0e      	ldr	r2, [pc, #56]	; (8000480 <HAL_MspInit+0x44>)
 8000448:	f043 0301 	orr.w	r3, r3, #1
 800044c:	6193      	str	r3, [r2, #24]
 800044e:	4b0c      	ldr	r3, [pc, #48]	; (8000480 <HAL_MspInit+0x44>)
 8000450:	699b      	ldr	r3, [r3, #24]
 8000452:	f003 0301 	and.w	r3, r3, #1
 8000456:	607b      	str	r3, [r7, #4]
 8000458:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800045a:	4b09      	ldr	r3, [pc, #36]	; (8000480 <HAL_MspInit+0x44>)
 800045c:	69db      	ldr	r3, [r3, #28]
 800045e:	4a08      	ldr	r2, [pc, #32]	; (8000480 <HAL_MspInit+0x44>)
 8000460:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000464:	61d3      	str	r3, [r2, #28]
 8000466:	4b06      	ldr	r3, [pc, #24]	; (8000480 <HAL_MspInit+0x44>)
 8000468:	69db      	ldr	r3, [r3, #28]
 800046a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800046e:	603b      	str	r3, [r7, #0]
 8000470:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000472:	2007      	movs	r0, #7
 8000474:	f000 fa28 	bl	80008c8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000478:	bf00      	nop
 800047a:	3708      	adds	r7, #8
 800047c:	46bd      	mov	sp, r7
 800047e:	bd80      	pop	{r7, pc}
 8000480:	40021000 	.word	0x40021000

08000484 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	b08a      	sub	sp, #40	; 0x28
 8000488:	af00      	add	r7, sp, #0
 800048a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800048c:	f107 0314 	add.w	r3, r7, #20
 8000490:	2200      	movs	r2, #0
 8000492:	601a      	str	r2, [r3, #0]
 8000494:	605a      	str	r2, [r3, #4]
 8000496:	609a      	str	r2, [r3, #8]
 8000498:	60da      	str	r2, [r3, #12]
 800049a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	681b      	ldr	r3, [r3, #0]
 80004a0:	4a15      	ldr	r2, [pc, #84]	; (80004f8 <HAL_DAC_MspInit+0x74>)
 80004a2:	4293      	cmp	r3, r2
 80004a4:	d124      	bne.n	80004f0 <HAL_DAC_MspInit+0x6c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80004a6:	4b15      	ldr	r3, [pc, #84]	; (80004fc <HAL_DAC_MspInit+0x78>)
 80004a8:	69db      	ldr	r3, [r3, #28]
 80004aa:	4a14      	ldr	r2, [pc, #80]	; (80004fc <HAL_DAC_MspInit+0x78>)
 80004ac:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80004b0:	61d3      	str	r3, [r2, #28]
 80004b2:	4b12      	ldr	r3, [pc, #72]	; (80004fc <HAL_DAC_MspInit+0x78>)
 80004b4:	69db      	ldr	r3, [r3, #28]
 80004b6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80004ba:	613b      	str	r3, [r7, #16]
 80004bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004be:	4b0f      	ldr	r3, [pc, #60]	; (80004fc <HAL_DAC_MspInit+0x78>)
 80004c0:	695b      	ldr	r3, [r3, #20]
 80004c2:	4a0e      	ldr	r2, [pc, #56]	; (80004fc <HAL_DAC_MspInit+0x78>)
 80004c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80004c8:	6153      	str	r3, [r2, #20]
 80004ca:	4b0c      	ldr	r3, [pc, #48]	; (80004fc <HAL_DAC_MspInit+0x78>)
 80004cc:	695b      	ldr	r3, [r3, #20]
 80004ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80004d2:	60fb      	str	r3, [r7, #12]
 80004d4:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80004d6:	2310      	movs	r3, #16
 80004d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80004da:	2303      	movs	r3, #3
 80004dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004de:	2300      	movs	r3, #0
 80004e0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004e2:	f107 0314 	add.w	r3, r7, #20
 80004e6:	4619      	mov	r1, r3
 80004e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80004ec:	f000 faf4 	bl	8000ad8 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 80004f0:	bf00      	nop
 80004f2:	3728      	adds	r7, #40	; 0x28
 80004f4:	46bd      	mov	sp, r7
 80004f6:	bd80      	pop	{r7, pc}
 80004f8:	40007400 	.word	0x40007400
 80004fc:	40021000 	.word	0x40021000

08000500 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	b08a      	sub	sp, #40	; 0x28
 8000504:	af00      	add	r7, sp, #0
 8000506:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000508:	f107 0314 	add.w	r3, r7, #20
 800050c:	2200      	movs	r2, #0
 800050e:	601a      	str	r2, [r3, #0]
 8000510:	605a      	str	r2, [r3, #4]
 8000512:	609a      	str	r2, [r3, #8]
 8000514:	60da      	str	r2, [r3, #12]
 8000516:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	4a17      	ldr	r2, [pc, #92]	; (800057c <HAL_UART_MspInit+0x7c>)
 800051e:	4293      	cmp	r3, r2
 8000520:	d128      	bne.n	8000574 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000522:	4b17      	ldr	r3, [pc, #92]	; (8000580 <HAL_UART_MspInit+0x80>)
 8000524:	69db      	ldr	r3, [r3, #28]
 8000526:	4a16      	ldr	r2, [pc, #88]	; (8000580 <HAL_UART_MspInit+0x80>)
 8000528:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800052c:	61d3      	str	r3, [r2, #28]
 800052e:	4b14      	ldr	r3, [pc, #80]	; (8000580 <HAL_UART_MspInit+0x80>)
 8000530:	69db      	ldr	r3, [r3, #28]
 8000532:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000536:	613b      	str	r3, [r7, #16]
 8000538:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800053a:	4b11      	ldr	r3, [pc, #68]	; (8000580 <HAL_UART_MspInit+0x80>)
 800053c:	695b      	ldr	r3, [r3, #20]
 800053e:	4a10      	ldr	r2, [pc, #64]	; (8000580 <HAL_UART_MspInit+0x80>)
 8000540:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000544:	6153      	str	r3, [r2, #20]
 8000546:	4b0e      	ldr	r3, [pc, #56]	; (8000580 <HAL_UART_MspInit+0x80>)
 8000548:	695b      	ldr	r3, [r3, #20]
 800054a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800054e:	60fb      	str	r3, [r7, #12]
 8000550:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000552:	230c      	movs	r3, #12
 8000554:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000556:	2302      	movs	r3, #2
 8000558:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800055a:	2300      	movs	r3, #0
 800055c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800055e:	2303      	movs	r3, #3
 8000560:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000562:	2307      	movs	r3, #7
 8000564:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000566:	f107 0314 	add.w	r3, r7, #20
 800056a:	4619      	mov	r1, r3
 800056c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000570:	f000 fab2 	bl	8000ad8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000574:	bf00      	nop
 8000576:	3728      	adds	r7, #40	; 0x28
 8000578:	46bd      	mov	sp, r7
 800057a:	bd80      	pop	{r7, pc}
 800057c:	40004400 	.word	0x40004400
 8000580:	40021000 	.word	0x40021000

08000584 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000584:	b480      	push	{r7}
 8000586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000588:	e7fe      	b.n	8000588 <NMI_Handler+0x4>

0800058a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800058a:	b480      	push	{r7}
 800058c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800058e:	e7fe      	b.n	800058e <HardFault_Handler+0x4>

08000590 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000590:	b480      	push	{r7}
 8000592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000594:	e7fe      	b.n	8000594 <MemManage_Handler+0x4>

08000596 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000596:	b480      	push	{r7}
 8000598:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800059a:	e7fe      	b.n	800059a <BusFault_Handler+0x4>

0800059c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800059c:	b480      	push	{r7}
 800059e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005a0:	e7fe      	b.n	80005a0 <UsageFault_Handler+0x4>

080005a2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005a2:	b480      	push	{r7}
 80005a4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80005a6:	bf00      	nop
 80005a8:	46bd      	mov	sp, r7
 80005aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ae:	4770      	bx	lr

080005b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005b0:	b480      	push	{r7}
 80005b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005b4:	bf00      	nop
 80005b6:	46bd      	mov	sp, r7
 80005b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005bc:	4770      	bx	lr

080005be <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005be:	b480      	push	{r7}
 80005c0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005c2:	bf00      	nop
 80005c4:	46bd      	mov	sp, r7
 80005c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ca:	4770      	bx	lr

080005cc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005d0:	f000 f884 	bl	80006dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005d4:	bf00      	nop
 80005d6:	bd80      	pop	{r7, pc}

080005d8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80005d8:	b480      	push	{r7}
 80005da:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80005dc:	4b06      	ldr	r3, [pc, #24]	; (80005f8 <SystemInit+0x20>)
 80005de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80005e2:	4a05      	ldr	r2, [pc, #20]	; (80005f8 <SystemInit+0x20>)
 80005e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80005e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80005ec:	bf00      	nop
 80005ee:	46bd      	mov	sp, r7
 80005f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f4:	4770      	bx	lr
 80005f6:	bf00      	nop
 80005f8:	e000ed00 	.word	0xe000ed00

080005fc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80005fc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000634 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000600:	480d      	ldr	r0, [pc, #52]	; (8000638 <LoopForever+0x6>)
  ldr r1, =_edata
 8000602:	490e      	ldr	r1, [pc, #56]	; (800063c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000604:	4a0e      	ldr	r2, [pc, #56]	; (8000640 <LoopForever+0xe>)
  movs r3, #0
 8000606:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000608:	e002      	b.n	8000610 <LoopCopyDataInit>

0800060a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800060a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800060c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800060e:	3304      	adds	r3, #4

08000610 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000610:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000612:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000614:	d3f9      	bcc.n	800060a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000616:	4a0b      	ldr	r2, [pc, #44]	; (8000644 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000618:	4c0b      	ldr	r4, [pc, #44]	; (8000648 <LoopForever+0x16>)
  movs r3, #0
 800061a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800061c:	e001      	b.n	8000622 <LoopFillZerobss>

0800061e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800061e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000620:	3204      	adds	r2, #4

08000622 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000622:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000624:	d3fb      	bcc.n	800061e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000626:	f7ff ffd7 	bl	80005d8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800062a:	f002 f987 	bl	800293c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800062e:	f7ff fdcb 	bl	80001c8 <main>

08000632 <LoopForever>:

LoopForever:
    b LoopForever
 8000632:	e7fe      	b.n	8000632 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000634:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8000638:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800063c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000640:	080029fc 	.word	0x080029fc
  ldr r2, =_sbss
 8000644:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000648:	200000c4 	.word	0x200000c4

0800064c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800064c:	e7fe      	b.n	800064c <ADC1_2_IRQHandler>
	...

08000650 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000654:	4b08      	ldr	r3, [pc, #32]	; (8000678 <HAL_Init+0x28>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	4a07      	ldr	r2, [pc, #28]	; (8000678 <HAL_Init+0x28>)
 800065a:	f043 0310 	orr.w	r3, r3, #16
 800065e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000660:	2003      	movs	r0, #3
 8000662:	f000 f931 	bl	80008c8 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000666:	2000      	movs	r0, #0
 8000668:	f000 f808 	bl	800067c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800066c:	f7ff fee6 	bl	800043c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000670:	2300      	movs	r3, #0
}
 8000672:	4618      	mov	r0, r3
 8000674:	bd80      	pop	{r7, pc}
 8000676:	bf00      	nop
 8000678:	40022000 	.word	0x40022000

0800067c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b082      	sub	sp, #8
 8000680:	af00      	add	r7, sp, #0
 8000682:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000684:	4b12      	ldr	r3, [pc, #72]	; (80006d0 <HAL_InitTick+0x54>)
 8000686:	681a      	ldr	r2, [r3, #0]
 8000688:	4b12      	ldr	r3, [pc, #72]	; (80006d4 <HAL_InitTick+0x58>)
 800068a:	781b      	ldrb	r3, [r3, #0]
 800068c:	4619      	mov	r1, r3
 800068e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000692:	fbb3 f3f1 	udiv	r3, r3, r1
 8000696:	fbb2 f3f3 	udiv	r3, r2, r3
 800069a:	4618      	mov	r0, r3
 800069c:	f000 f93b 	bl	8000916 <HAL_SYSTICK_Config>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d001      	beq.n	80006aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80006a6:	2301      	movs	r3, #1
 80006a8:	e00e      	b.n	80006c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	2b0f      	cmp	r3, #15
 80006ae:	d80a      	bhi.n	80006c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006b0:	2200      	movs	r2, #0
 80006b2:	6879      	ldr	r1, [r7, #4]
 80006b4:	f04f 30ff 	mov.w	r0, #4294967295
 80006b8:	f000 f911 	bl	80008de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80006bc:	4a06      	ldr	r2, [pc, #24]	; (80006d8 <HAL_InitTick+0x5c>)
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80006c2:	2300      	movs	r3, #0
 80006c4:	e000      	b.n	80006c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80006c6:	2301      	movs	r3, #1
}
 80006c8:	4618      	mov	r0, r3
 80006ca:	3708      	adds	r7, #8
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bd80      	pop	{r7, pc}
 80006d0:	20000000 	.word	0x20000000
 80006d4:	20000008 	.word	0x20000008
 80006d8:	20000004 	.word	0x20000004

080006dc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006dc:	b480      	push	{r7}
 80006de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80006e0:	4b06      	ldr	r3, [pc, #24]	; (80006fc <HAL_IncTick+0x20>)
 80006e2:	781b      	ldrb	r3, [r3, #0]
 80006e4:	461a      	mov	r2, r3
 80006e6:	4b06      	ldr	r3, [pc, #24]	; (8000700 <HAL_IncTick+0x24>)
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	4413      	add	r3, r2
 80006ec:	4a04      	ldr	r2, [pc, #16]	; (8000700 <HAL_IncTick+0x24>)
 80006ee:	6013      	str	r3, [r2, #0]
}
 80006f0:	bf00      	nop
 80006f2:	46bd      	mov	sp, r7
 80006f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f8:	4770      	bx	lr
 80006fa:	bf00      	nop
 80006fc:	20000008 	.word	0x20000008
 8000700:	200000c0 	.word	0x200000c0

08000704 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000704:	b480      	push	{r7}
 8000706:	af00      	add	r7, sp, #0
  return uwTick;  
 8000708:	4b03      	ldr	r3, [pc, #12]	; (8000718 <HAL_GetTick+0x14>)
 800070a:	681b      	ldr	r3, [r3, #0]
}
 800070c:	4618      	mov	r0, r3
 800070e:	46bd      	mov	sp, r7
 8000710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000714:	4770      	bx	lr
 8000716:	bf00      	nop
 8000718:	200000c0 	.word	0x200000c0

0800071c <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b084      	sub	sp, #16
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000724:	f7ff ffee 	bl	8000704 <HAL_GetTick>
 8000728:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800072e:	68fb      	ldr	r3, [r7, #12]
 8000730:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000734:	d005      	beq.n	8000742 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000736:	4b0a      	ldr	r3, [pc, #40]	; (8000760 <HAL_Delay+0x44>)
 8000738:	781b      	ldrb	r3, [r3, #0]
 800073a:	461a      	mov	r2, r3
 800073c:	68fb      	ldr	r3, [r7, #12]
 800073e:	4413      	add	r3, r2
 8000740:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000742:	bf00      	nop
 8000744:	f7ff ffde 	bl	8000704 <HAL_GetTick>
 8000748:	4602      	mov	r2, r0
 800074a:	68bb      	ldr	r3, [r7, #8]
 800074c:	1ad3      	subs	r3, r2, r3
 800074e:	68fa      	ldr	r2, [r7, #12]
 8000750:	429a      	cmp	r2, r3
 8000752:	d8f7      	bhi.n	8000744 <HAL_Delay+0x28>
  {
  }
}
 8000754:	bf00      	nop
 8000756:	bf00      	nop
 8000758:	3710      	adds	r7, #16
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}
 800075e:	bf00      	nop
 8000760:	20000008 	.word	0x20000008

08000764 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000764:	b480      	push	{r7}
 8000766:	b085      	sub	sp, #20
 8000768:	af00      	add	r7, sp, #0
 800076a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	f003 0307 	and.w	r3, r3, #7
 8000772:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000774:	4b0c      	ldr	r3, [pc, #48]	; (80007a8 <__NVIC_SetPriorityGrouping+0x44>)
 8000776:	68db      	ldr	r3, [r3, #12]
 8000778:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800077a:	68ba      	ldr	r2, [r7, #8]
 800077c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000780:	4013      	ands	r3, r2
 8000782:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000784:	68fb      	ldr	r3, [r7, #12]
 8000786:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000788:	68bb      	ldr	r3, [r7, #8]
 800078a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800078c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000790:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000794:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000796:	4a04      	ldr	r2, [pc, #16]	; (80007a8 <__NVIC_SetPriorityGrouping+0x44>)
 8000798:	68bb      	ldr	r3, [r7, #8]
 800079a:	60d3      	str	r3, [r2, #12]
}
 800079c:	bf00      	nop
 800079e:	3714      	adds	r7, #20
 80007a0:	46bd      	mov	sp, r7
 80007a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a6:	4770      	bx	lr
 80007a8:	e000ed00 	.word	0xe000ed00

080007ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007ac:	b480      	push	{r7}
 80007ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007b0:	4b04      	ldr	r3, [pc, #16]	; (80007c4 <__NVIC_GetPriorityGrouping+0x18>)
 80007b2:	68db      	ldr	r3, [r3, #12]
 80007b4:	0a1b      	lsrs	r3, r3, #8
 80007b6:	f003 0307 	and.w	r3, r3, #7
}
 80007ba:	4618      	mov	r0, r3
 80007bc:	46bd      	mov	sp, r7
 80007be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c2:	4770      	bx	lr
 80007c4:	e000ed00 	.word	0xe000ed00

080007c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007c8:	b480      	push	{r7}
 80007ca:	b083      	sub	sp, #12
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	4603      	mov	r3, r0
 80007d0:	6039      	str	r1, [r7, #0]
 80007d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007d8:	2b00      	cmp	r3, #0
 80007da:	db0a      	blt.n	80007f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007dc:	683b      	ldr	r3, [r7, #0]
 80007de:	b2da      	uxtb	r2, r3
 80007e0:	490c      	ldr	r1, [pc, #48]	; (8000814 <__NVIC_SetPriority+0x4c>)
 80007e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007e6:	0112      	lsls	r2, r2, #4
 80007e8:	b2d2      	uxtb	r2, r2
 80007ea:	440b      	add	r3, r1
 80007ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80007f0:	e00a      	b.n	8000808 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007f2:	683b      	ldr	r3, [r7, #0]
 80007f4:	b2da      	uxtb	r2, r3
 80007f6:	4908      	ldr	r1, [pc, #32]	; (8000818 <__NVIC_SetPriority+0x50>)
 80007f8:	79fb      	ldrb	r3, [r7, #7]
 80007fa:	f003 030f 	and.w	r3, r3, #15
 80007fe:	3b04      	subs	r3, #4
 8000800:	0112      	lsls	r2, r2, #4
 8000802:	b2d2      	uxtb	r2, r2
 8000804:	440b      	add	r3, r1
 8000806:	761a      	strb	r2, [r3, #24]
}
 8000808:	bf00      	nop
 800080a:	370c      	adds	r7, #12
 800080c:	46bd      	mov	sp, r7
 800080e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000812:	4770      	bx	lr
 8000814:	e000e100 	.word	0xe000e100
 8000818:	e000ed00 	.word	0xe000ed00

0800081c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800081c:	b480      	push	{r7}
 800081e:	b089      	sub	sp, #36	; 0x24
 8000820:	af00      	add	r7, sp, #0
 8000822:	60f8      	str	r0, [r7, #12]
 8000824:	60b9      	str	r1, [r7, #8]
 8000826:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000828:	68fb      	ldr	r3, [r7, #12]
 800082a:	f003 0307 	and.w	r3, r3, #7
 800082e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000830:	69fb      	ldr	r3, [r7, #28]
 8000832:	f1c3 0307 	rsb	r3, r3, #7
 8000836:	2b04      	cmp	r3, #4
 8000838:	bf28      	it	cs
 800083a:	2304      	movcs	r3, #4
 800083c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800083e:	69fb      	ldr	r3, [r7, #28]
 8000840:	3304      	adds	r3, #4
 8000842:	2b06      	cmp	r3, #6
 8000844:	d902      	bls.n	800084c <NVIC_EncodePriority+0x30>
 8000846:	69fb      	ldr	r3, [r7, #28]
 8000848:	3b03      	subs	r3, #3
 800084a:	e000      	b.n	800084e <NVIC_EncodePriority+0x32>
 800084c:	2300      	movs	r3, #0
 800084e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000850:	f04f 32ff 	mov.w	r2, #4294967295
 8000854:	69bb      	ldr	r3, [r7, #24]
 8000856:	fa02 f303 	lsl.w	r3, r2, r3
 800085a:	43da      	mvns	r2, r3
 800085c:	68bb      	ldr	r3, [r7, #8]
 800085e:	401a      	ands	r2, r3
 8000860:	697b      	ldr	r3, [r7, #20]
 8000862:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000864:	f04f 31ff 	mov.w	r1, #4294967295
 8000868:	697b      	ldr	r3, [r7, #20]
 800086a:	fa01 f303 	lsl.w	r3, r1, r3
 800086e:	43d9      	mvns	r1, r3
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000874:	4313      	orrs	r3, r2
         );
}
 8000876:	4618      	mov	r0, r3
 8000878:	3724      	adds	r7, #36	; 0x24
 800087a:	46bd      	mov	sp, r7
 800087c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000880:	4770      	bx	lr
	...

08000884 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b082      	sub	sp, #8
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	3b01      	subs	r3, #1
 8000890:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000894:	d301      	bcc.n	800089a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000896:	2301      	movs	r3, #1
 8000898:	e00f      	b.n	80008ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800089a:	4a0a      	ldr	r2, [pc, #40]	; (80008c4 <SysTick_Config+0x40>)
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	3b01      	subs	r3, #1
 80008a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008a2:	210f      	movs	r1, #15
 80008a4:	f04f 30ff 	mov.w	r0, #4294967295
 80008a8:	f7ff ff8e 	bl	80007c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008ac:	4b05      	ldr	r3, [pc, #20]	; (80008c4 <SysTick_Config+0x40>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008b2:	4b04      	ldr	r3, [pc, #16]	; (80008c4 <SysTick_Config+0x40>)
 80008b4:	2207      	movs	r2, #7
 80008b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008b8:	2300      	movs	r3, #0
}
 80008ba:	4618      	mov	r0, r3
 80008bc:	3708      	adds	r7, #8
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	e000e010 	.word	0xe000e010

080008c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b082      	sub	sp, #8
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80008d0:	6878      	ldr	r0, [r7, #4]
 80008d2:	f7ff ff47 	bl	8000764 <__NVIC_SetPriorityGrouping>
}
 80008d6:	bf00      	nop
 80008d8:	3708      	adds	r7, #8
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}

080008de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008de:	b580      	push	{r7, lr}
 80008e0:	b086      	sub	sp, #24
 80008e2:	af00      	add	r7, sp, #0
 80008e4:	4603      	mov	r3, r0
 80008e6:	60b9      	str	r1, [r7, #8]
 80008e8:	607a      	str	r2, [r7, #4]
 80008ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80008ec:	2300      	movs	r3, #0
 80008ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80008f0:	f7ff ff5c 	bl	80007ac <__NVIC_GetPriorityGrouping>
 80008f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80008f6:	687a      	ldr	r2, [r7, #4]
 80008f8:	68b9      	ldr	r1, [r7, #8]
 80008fa:	6978      	ldr	r0, [r7, #20]
 80008fc:	f7ff ff8e 	bl	800081c <NVIC_EncodePriority>
 8000900:	4602      	mov	r2, r0
 8000902:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000906:	4611      	mov	r1, r2
 8000908:	4618      	mov	r0, r3
 800090a:	f7ff ff5d 	bl	80007c8 <__NVIC_SetPriority>
}
 800090e:	bf00      	nop
 8000910:	3718      	adds	r7, #24
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}

08000916 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000916:	b580      	push	{r7, lr}
 8000918:	b082      	sub	sp, #8
 800091a:	af00      	add	r7, sp, #0
 800091c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800091e:	6878      	ldr	r0, [r7, #4]
 8000920:	f7ff ffb0 	bl	8000884 <SysTick_Config>
 8000924:	4603      	mov	r3, r0
}
 8000926:	4618      	mov	r0, r3
 8000928:	3708      	adds	r7, #8
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}

0800092e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 800092e:	b580      	push	{r7, lr}
 8000930:	b082      	sub	sp, #8
 8000932:	af00      	add	r7, sp, #0
 8000934:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	2b00      	cmp	r3, #0
 800093a:	d101      	bne.n	8000940 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 800093c:	2301      	movs	r3, #1
 800093e:	e014      	b.n	800096a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	791b      	ldrb	r3, [r3, #4]
 8000944:	b2db      	uxtb	r3, r3
 8000946:	2b00      	cmp	r3, #0
 8000948:	d105      	bne.n	8000956 <HAL_DAC_Init+0x28>
    hdac->MspDeInitCallback             = HAL_DAC_MspDeInit;
  }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	2200      	movs	r2, #0
 800094e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8000950:	6878      	ldr	r0, [r7, #4]
 8000952:	f7ff fd97 	bl	8000484 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	2202      	movs	r2, #2
 800095a:	711a      	strb	r2, [r3, #4]
       
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	2200      	movs	r2, #0
 8000960:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	2201      	movs	r2, #1
 8000966:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8000968:	2300      	movs	r3, #0
}
 800096a:	4618      	mov	r0, r3
 800096c:	3708      	adds	r7, #8
 800096e:	46bd      	mov	sp, r7
 8000970:	bd80      	pop	{r7, pc}

08000972 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC1 Channel1 or DAC2 Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC1 Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8000972:	b480      	push	{r7}
 8000974:	b083      	sub	sp, #12
 8000976:	af00      	add	r7, sp, #0
 8000978:	6078      	str	r0, [r7, #4]
 800097a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	795b      	ldrb	r3, [r3, #5]
 8000980:	2b01      	cmp	r3, #1
 8000982:	d101      	bne.n	8000988 <HAL_DAC_Start+0x16>
 8000984:	2302      	movs	r3, #2
 8000986:	e039      	b.n	80009fc <HAL_DAC_Start+0x8a>
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	2201      	movs	r2, #1
 800098c:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	2202      	movs	r2, #2
 8000992:	711a      	strb	r2, [r3, #4]
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	6819      	ldr	r1, [r3, #0]
 800099a:	2201      	movs	r2, #1
 800099c:	683b      	ldr	r3, [r7, #0]
 800099e:	409a      	lsls	r2, r3
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	430a      	orrs	r2, r1
 80009a6:	601a      	str	r2, [r3, #0]
  
  if(Channel == DAC_CHANNEL_1)
 80009a8:	683b      	ldr	r3, [r7, #0]
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d10f      	bne.n	80009ce <HAL_DAC_Start+0x5c>
  {
    /* Check if software trigger enabled */
    if((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == (DAC_CR_TEN1 | DAC_CR_TSEL1))
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 80009b8:	2b3c      	cmp	r3, #60	; 0x3c
 80009ba:	d118      	bne.n	80009ee <HAL_DAC_Start+0x7c>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	685a      	ldr	r2, [r3, #4]
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	f042 0201 	orr.w	r2, r2, #1
 80009ca:	605a      	str	r2, [r3, #4]
 80009cc:	e00f      	b.n	80009ee <HAL_DAC_Start+0x7c>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_CR_TEN2 | DAC_CR_TSEL2))
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80009d8:	f5b3 1f70 	cmp.w	r3, #3932160	; 0x3c0000
 80009dc:	d107      	bne.n	80009ee <HAL_DAC_Start+0x7c>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	685a      	ldr	r2, [r3, #4]
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	f042 0202 	orr.w	r2, r2, #2
 80009ec:	605a      	str	r2, [r3, #4]
    }
  }
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	2201      	movs	r2, #1
 80009f2:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	2200      	movs	r2, #0
 80009f8:	715a      	strb	r2, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
 80009fa:	2300      	movs	r3, #0
}
 80009fc:	4618      	mov	r0, r3
 80009fe:	370c      	adds	r7, #12
 8000a00:	46bd      	mov	sp, r7
 8000a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a06:	4770      	bx	lr

08000a08 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC2 Channel1 selected 
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	b087      	sub	sp, #28
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	60f8      	str	r0, [r7, #12]
 8000a10:	60b9      	str	r1, [r7, #8]
 8000a12:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8000a14:	2300      	movs	r3, #0
 8000a16:	617b      	str	r3, [r7, #20]
 8000a18:	2300      	movs	r3, #0
 8000a1a:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));    
#endif /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  assert_param(IS_DAC_CHANNEL(Channel));   
 
  /* Process locked */
  __HAL_LOCK(hdac);
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	795b      	ldrb	r3, [r3, #5]
 8000a20:	2b01      	cmp	r3, #1
 8000a22:	d101      	bne.n	8000a28 <HAL_DAC_ConfigChannel+0x20>
 8000a24:	2302      	movs	r3, #2
 8000a26:	e04e      	b.n	8000ac6 <HAL_DAC_ConfigChannel+0xbe>
 8000a28:	68fb      	ldr	r3, [r7, #12]
 8000a2a:	2201      	movs	r2, #1
 8000a2c:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8000a2e:	68fb      	ldr	r3, [r7, #12]
 8000a30:	2202      	movs	r2, #2
 8000a32:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8000a34:	68fb      	ldr	r3, [r7, #12]
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output or switch output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value OR */   
  /* Set OUTEN bit according to DAC_OutputSwitch value */   
#if defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
  if ((hdac->Instance == DAC1) && (Channel == DAC_CHANNEL_1)) 
 8000a3c:	68fb      	ldr	r3, [r7, #12]
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	4a24      	ldr	r2, [pc, #144]	; (8000ad4 <HAL_DAC_ConfigChannel+0xcc>)
 8000a42:	4293      	cmp	r3, r2
 8000a44:	d112      	bne.n	8000a6c <HAL_DAC_ConfigChannel+0x64>
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d10f      	bne.n	8000a6c <HAL_DAC_ConfigChannel+0x64>
  {
    /* Output Buffer (BOFF1) control */
    tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8000a4c:	f640 72fe 	movw	r2, #4094	; 0xffe
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	fa02 f303 	lsl.w	r3, r2, r3
 8000a56:	43db      	mvns	r3, r3
 8000a58:	697a      	ldr	r2, [r7, #20]
 8000a5a:	4013      	ands	r3, r2
 8000a5c:	617b      	str	r3, [r7, #20]
    tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);    
 8000a5e:	68bb      	ldr	r3, [r7, #8]
 8000a60:	681a      	ldr	r2, [r3, #0]
 8000a62:	68bb      	ldr	r3, [r7, #8]
 8000a64:	685b      	ldr	r3, [r3, #4]
 8000a66:	4313      	orrs	r3, r2
 8000a68:	613b      	str	r3, [r7, #16]
 8000a6a:	e00e      	b.n	8000a8a <HAL_DAC_ConfigChannel+0x82>
  }
  else /* DAC1 channel 2U & DAC2 channel 1U */
  {
    /* Output Switch (OUTEN) control */
    tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_OUTEN1)) << Channel);    
 8000a6c:	f640 72fe 	movw	r2, #4094	; 0xffe
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	fa02 f303 	lsl.w	r3, r2, r3
 8000a76:	43db      	mvns	r3, r3
 8000a78:	697a      	ldr	r2, [r7, #20]
 8000a7a:	4013      	ands	r3, r2
 8000a7c:	617b      	str	r3, [r7, #20]
    tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputSwitch);    
 8000a7e:	68bb      	ldr	r3, [r7, #8]
 8000a80:	681a      	ldr	r2, [r3, #0]
 8000a82:	68bb      	ldr	r3, [r7, #8]
 8000a84:	689b      	ldr	r3, [r3, #8]
 8000a86:	4313      	orrs	r3, r2
 8000a88:	613b      	str	r3, [r7, #16]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
#endif  /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8000a8a:	693a      	ldr	r2, [r7, #16]
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a92:	697a      	ldr	r2, [r7, #20]
 8000a94:	4313      	orrs	r3, r2
 8000a96:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8000a98:	68fb      	ldr	r3, [r7, #12]
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	697a      	ldr	r2, [r7, #20]
 8000a9e:	601a      	str	r2, [r3, #0]
  
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	6819      	ldr	r1, [r3, #0]
 8000aa6:	22c0      	movs	r2, #192	; 0xc0
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8000aae:	43da      	mvns	r2, r3
 8000ab0:	68fb      	ldr	r3, [r7, #12]
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	400a      	ands	r2, r1
 8000ab6:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	2201      	movs	r2, #1
 8000abc:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8000abe:	68fb      	ldr	r3, [r7, #12]
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8000ac4:	2300      	movs	r3, #0
}
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	371c      	adds	r7, #28
 8000aca:	46bd      	mov	sp, r7
 8000acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop
 8000ad4:	40007400 	.word	0x40007400

08000ad8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	b087      	sub	sp, #28
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
 8000ae0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ae6:	e14e      	b.n	8000d86 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000ae8:	683b      	ldr	r3, [r7, #0]
 8000aea:	681a      	ldr	r2, [r3, #0]
 8000aec:	2101      	movs	r1, #1
 8000aee:	697b      	ldr	r3, [r7, #20]
 8000af0:	fa01 f303 	lsl.w	r3, r1, r3
 8000af4:	4013      	ands	r3, r2
 8000af6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	f000 8140 	beq.w	8000d80 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000b00:	683b      	ldr	r3, [r7, #0]
 8000b02:	685b      	ldr	r3, [r3, #4]
 8000b04:	f003 0303 	and.w	r3, r3, #3
 8000b08:	2b01      	cmp	r3, #1
 8000b0a:	d005      	beq.n	8000b18 <HAL_GPIO_Init+0x40>
 8000b0c:	683b      	ldr	r3, [r7, #0]
 8000b0e:	685b      	ldr	r3, [r3, #4]
 8000b10:	f003 0303 	and.w	r3, r3, #3
 8000b14:	2b02      	cmp	r3, #2
 8000b16:	d130      	bne.n	8000b7a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	689b      	ldr	r3, [r3, #8]
 8000b1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000b1e:	697b      	ldr	r3, [r7, #20]
 8000b20:	005b      	lsls	r3, r3, #1
 8000b22:	2203      	movs	r2, #3
 8000b24:	fa02 f303 	lsl.w	r3, r2, r3
 8000b28:	43db      	mvns	r3, r3
 8000b2a:	693a      	ldr	r2, [r7, #16]
 8000b2c:	4013      	ands	r3, r2
 8000b2e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000b30:	683b      	ldr	r3, [r7, #0]
 8000b32:	68da      	ldr	r2, [r3, #12]
 8000b34:	697b      	ldr	r3, [r7, #20]
 8000b36:	005b      	lsls	r3, r3, #1
 8000b38:	fa02 f303 	lsl.w	r3, r2, r3
 8000b3c:	693a      	ldr	r2, [r7, #16]
 8000b3e:	4313      	orrs	r3, r2
 8000b40:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	693a      	ldr	r2, [r7, #16]
 8000b46:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	685b      	ldr	r3, [r3, #4]
 8000b4c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000b4e:	2201      	movs	r2, #1
 8000b50:	697b      	ldr	r3, [r7, #20]
 8000b52:	fa02 f303 	lsl.w	r3, r2, r3
 8000b56:	43db      	mvns	r3, r3
 8000b58:	693a      	ldr	r2, [r7, #16]
 8000b5a:	4013      	ands	r3, r2
 8000b5c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000b5e:	683b      	ldr	r3, [r7, #0]
 8000b60:	685b      	ldr	r3, [r3, #4]
 8000b62:	091b      	lsrs	r3, r3, #4
 8000b64:	f003 0201 	and.w	r2, r3, #1
 8000b68:	697b      	ldr	r3, [r7, #20]
 8000b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b6e:	693a      	ldr	r2, [r7, #16]
 8000b70:	4313      	orrs	r3, r2
 8000b72:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	693a      	ldr	r2, [r7, #16]
 8000b78:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000b7a:	683b      	ldr	r3, [r7, #0]
 8000b7c:	685b      	ldr	r3, [r3, #4]
 8000b7e:	f003 0303 	and.w	r3, r3, #3
 8000b82:	2b03      	cmp	r3, #3
 8000b84:	d017      	beq.n	8000bb6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	68db      	ldr	r3, [r3, #12]
 8000b8a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000b8c:	697b      	ldr	r3, [r7, #20]
 8000b8e:	005b      	lsls	r3, r3, #1
 8000b90:	2203      	movs	r2, #3
 8000b92:	fa02 f303 	lsl.w	r3, r2, r3
 8000b96:	43db      	mvns	r3, r3
 8000b98:	693a      	ldr	r2, [r7, #16]
 8000b9a:	4013      	ands	r3, r2
 8000b9c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000b9e:	683b      	ldr	r3, [r7, #0]
 8000ba0:	689a      	ldr	r2, [r3, #8]
 8000ba2:	697b      	ldr	r3, [r7, #20]
 8000ba4:	005b      	lsls	r3, r3, #1
 8000ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8000baa:	693a      	ldr	r2, [r7, #16]
 8000bac:	4313      	orrs	r3, r2
 8000bae:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	693a      	ldr	r2, [r7, #16]
 8000bb4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000bb6:	683b      	ldr	r3, [r7, #0]
 8000bb8:	685b      	ldr	r3, [r3, #4]
 8000bba:	f003 0303 	and.w	r3, r3, #3
 8000bbe:	2b02      	cmp	r3, #2
 8000bc0:	d123      	bne.n	8000c0a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000bc2:	697b      	ldr	r3, [r7, #20]
 8000bc4:	08da      	lsrs	r2, r3, #3
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	3208      	adds	r2, #8
 8000bca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000bce:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000bd0:	697b      	ldr	r3, [r7, #20]
 8000bd2:	f003 0307 	and.w	r3, r3, #7
 8000bd6:	009b      	lsls	r3, r3, #2
 8000bd8:	220f      	movs	r2, #15
 8000bda:	fa02 f303 	lsl.w	r3, r2, r3
 8000bde:	43db      	mvns	r3, r3
 8000be0:	693a      	ldr	r2, [r7, #16]
 8000be2:	4013      	ands	r3, r2
 8000be4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000be6:	683b      	ldr	r3, [r7, #0]
 8000be8:	691a      	ldr	r2, [r3, #16]
 8000bea:	697b      	ldr	r3, [r7, #20]
 8000bec:	f003 0307 	and.w	r3, r3, #7
 8000bf0:	009b      	lsls	r3, r3, #2
 8000bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8000bf6:	693a      	ldr	r2, [r7, #16]
 8000bf8:	4313      	orrs	r3, r2
 8000bfa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000bfc:	697b      	ldr	r3, [r7, #20]
 8000bfe:	08da      	lsrs	r2, r3, #3
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	3208      	adds	r2, #8
 8000c04:	6939      	ldr	r1, [r7, #16]
 8000c06:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000c10:	697b      	ldr	r3, [r7, #20]
 8000c12:	005b      	lsls	r3, r3, #1
 8000c14:	2203      	movs	r2, #3
 8000c16:	fa02 f303 	lsl.w	r3, r2, r3
 8000c1a:	43db      	mvns	r3, r3
 8000c1c:	693a      	ldr	r2, [r7, #16]
 8000c1e:	4013      	ands	r3, r2
 8000c20:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000c22:	683b      	ldr	r3, [r7, #0]
 8000c24:	685b      	ldr	r3, [r3, #4]
 8000c26:	f003 0203 	and.w	r2, r3, #3
 8000c2a:	697b      	ldr	r3, [r7, #20]
 8000c2c:	005b      	lsls	r3, r3, #1
 8000c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c32:	693a      	ldr	r2, [r7, #16]
 8000c34:	4313      	orrs	r3, r2
 8000c36:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	693a      	ldr	r2, [r7, #16]
 8000c3c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000c3e:	683b      	ldr	r3, [r7, #0]
 8000c40:	685b      	ldr	r3, [r3, #4]
 8000c42:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	f000 809a 	beq.w	8000d80 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c4c:	4b55      	ldr	r3, [pc, #340]	; (8000da4 <HAL_GPIO_Init+0x2cc>)
 8000c4e:	699b      	ldr	r3, [r3, #24]
 8000c50:	4a54      	ldr	r2, [pc, #336]	; (8000da4 <HAL_GPIO_Init+0x2cc>)
 8000c52:	f043 0301 	orr.w	r3, r3, #1
 8000c56:	6193      	str	r3, [r2, #24]
 8000c58:	4b52      	ldr	r3, [pc, #328]	; (8000da4 <HAL_GPIO_Init+0x2cc>)
 8000c5a:	699b      	ldr	r3, [r3, #24]
 8000c5c:	f003 0301 	and.w	r3, r3, #1
 8000c60:	60bb      	str	r3, [r7, #8]
 8000c62:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000c64:	4a50      	ldr	r2, [pc, #320]	; (8000da8 <HAL_GPIO_Init+0x2d0>)
 8000c66:	697b      	ldr	r3, [r7, #20]
 8000c68:	089b      	lsrs	r3, r3, #2
 8000c6a:	3302      	adds	r3, #2
 8000c6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c70:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000c72:	697b      	ldr	r3, [r7, #20]
 8000c74:	f003 0303 	and.w	r3, r3, #3
 8000c78:	009b      	lsls	r3, r3, #2
 8000c7a:	220f      	movs	r2, #15
 8000c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c80:	43db      	mvns	r3, r3
 8000c82:	693a      	ldr	r2, [r7, #16]
 8000c84:	4013      	ands	r3, r2
 8000c86:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000c8e:	d013      	beq.n	8000cb8 <HAL_GPIO_Init+0x1e0>
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	4a46      	ldr	r2, [pc, #280]	; (8000dac <HAL_GPIO_Init+0x2d4>)
 8000c94:	4293      	cmp	r3, r2
 8000c96:	d00d      	beq.n	8000cb4 <HAL_GPIO_Init+0x1dc>
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	4a45      	ldr	r2, [pc, #276]	; (8000db0 <HAL_GPIO_Init+0x2d8>)
 8000c9c:	4293      	cmp	r3, r2
 8000c9e:	d007      	beq.n	8000cb0 <HAL_GPIO_Init+0x1d8>
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	4a44      	ldr	r2, [pc, #272]	; (8000db4 <HAL_GPIO_Init+0x2dc>)
 8000ca4:	4293      	cmp	r3, r2
 8000ca6:	d101      	bne.n	8000cac <HAL_GPIO_Init+0x1d4>
 8000ca8:	2303      	movs	r3, #3
 8000caa:	e006      	b.n	8000cba <HAL_GPIO_Init+0x1e2>
 8000cac:	2305      	movs	r3, #5
 8000cae:	e004      	b.n	8000cba <HAL_GPIO_Init+0x1e2>
 8000cb0:	2302      	movs	r3, #2
 8000cb2:	e002      	b.n	8000cba <HAL_GPIO_Init+0x1e2>
 8000cb4:	2301      	movs	r3, #1
 8000cb6:	e000      	b.n	8000cba <HAL_GPIO_Init+0x1e2>
 8000cb8:	2300      	movs	r3, #0
 8000cba:	697a      	ldr	r2, [r7, #20]
 8000cbc:	f002 0203 	and.w	r2, r2, #3
 8000cc0:	0092      	lsls	r2, r2, #2
 8000cc2:	4093      	lsls	r3, r2
 8000cc4:	693a      	ldr	r2, [r7, #16]
 8000cc6:	4313      	orrs	r3, r2
 8000cc8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000cca:	4937      	ldr	r1, [pc, #220]	; (8000da8 <HAL_GPIO_Init+0x2d0>)
 8000ccc:	697b      	ldr	r3, [r7, #20]
 8000cce:	089b      	lsrs	r3, r3, #2
 8000cd0:	3302      	adds	r3, #2
 8000cd2:	693a      	ldr	r2, [r7, #16]
 8000cd4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000cd8:	4b37      	ldr	r3, [pc, #220]	; (8000db8 <HAL_GPIO_Init+0x2e0>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	43db      	mvns	r3, r3
 8000ce2:	693a      	ldr	r2, [r7, #16]
 8000ce4:	4013      	ands	r3, r2
 8000ce6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000ce8:	683b      	ldr	r3, [r7, #0]
 8000cea:	685b      	ldr	r3, [r3, #4]
 8000cec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d003      	beq.n	8000cfc <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8000cf4:	693a      	ldr	r2, [r7, #16]
 8000cf6:	68fb      	ldr	r3, [r7, #12]
 8000cf8:	4313      	orrs	r3, r2
 8000cfa:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000cfc:	4a2e      	ldr	r2, [pc, #184]	; (8000db8 <HAL_GPIO_Init+0x2e0>)
 8000cfe:	693b      	ldr	r3, [r7, #16]
 8000d00:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000d02:	4b2d      	ldr	r3, [pc, #180]	; (8000db8 <HAL_GPIO_Init+0x2e0>)
 8000d04:	685b      	ldr	r3, [r3, #4]
 8000d06:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	43db      	mvns	r3, r3
 8000d0c:	693a      	ldr	r2, [r7, #16]
 8000d0e:	4013      	ands	r3, r2
 8000d10:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000d12:	683b      	ldr	r3, [r7, #0]
 8000d14:	685b      	ldr	r3, [r3, #4]
 8000d16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d003      	beq.n	8000d26 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8000d1e:	693a      	ldr	r2, [r7, #16]
 8000d20:	68fb      	ldr	r3, [r7, #12]
 8000d22:	4313      	orrs	r3, r2
 8000d24:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000d26:	4a24      	ldr	r2, [pc, #144]	; (8000db8 <HAL_GPIO_Init+0x2e0>)
 8000d28:	693b      	ldr	r3, [r7, #16]
 8000d2a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000d2c:	4b22      	ldr	r3, [pc, #136]	; (8000db8 <HAL_GPIO_Init+0x2e0>)
 8000d2e:	689b      	ldr	r3, [r3, #8]
 8000d30:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d32:	68fb      	ldr	r3, [r7, #12]
 8000d34:	43db      	mvns	r3, r3
 8000d36:	693a      	ldr	r2, [r7, #16]
 8000d38:	4013      	ands	r3, r2
 8000d3a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000d3c:	683b      	ldr	r3, [r7, #0]
 8000d3e:	685b      	ldr	r3, [r3, #4]
 8000d40:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d003      	beq.n	8000d50 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8000d48:	693a      	ldr	r2, [r7, #16]
 8000d4a:	68fb      	ldr	r3, [r7, #12]
 8000d4c:	4313      	orrs	r3, r2
 8000d4e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000d50:	4a19      	ldr	r2, [pc, #100]	; (8000db8 <HAL_GPIO_Init+0x2e0>)
 8000d52:	693b      	ldr	r3, [r7, #16]
 8000d54:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000d56:	4b18      	ldr	r3, [pc, #96]	; (8000db8 <HAL_GPIO_Init+0x2e0>)
 8000d58:	68db      	ldr	r3, [r3, #12]
 8000d5a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d5c:	68fb      	ldr	r3, [r7, #12]
 8000d5e:	43db      	mvns	r3, r3
 8000d60:	693a      	ldr	r2, [r7, #16]
 8000d62:	4013      	ands	r3, r2
 8000d64:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000d66:	683b      	ldr	r3, [r7, #0]
 8000d68:	685b      	ldr	r3, [r3, #4]
 8000d6a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d003      	beq.n	8000d7a <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8000d72:	693a      	ldr	r2, [r7, #16]
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	4313      	orrs	r3, r2
 8000d78:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000d7a:	4a0f      	ldr	r2, [pc, #60]	; (8000db8 <HAL_GPIO_Init+0x2e0>)
 8000d7c:	693b      	ldr	r3, [r7, #16]
 8000d7e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000d80:	697b      	ldr	r3, [r7, #20]
 8000d82:	3301      	adds	r3, #1
 8000d84:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d86:	683b      	ldr	r3, [r7, #0]
 8000d88:	681a      	ldr	r2, [r3, #0]
 8000d8a:	697b      	ldr	r3, [r7, #20]
 8000d8c:	fa22 f303 	lsr.w	r3, r2, r3
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	f47f aea9 	bne.w	8000ae8 <HAL_GPIO_Init+0x10>
  }
}
 8000d96:	bf00      	nop
 8000d98:	bf00      	nop
 8000d9a:	371c      	adds	r7, #28
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da2:	4770      	bx	lr
 8000da4:	40021000 	.word	0x40021000
 8000da8:	40010000 	.word	0x40010000
 8000dac:	48000400 	.word	0x48000400
 8000db0:	48000800 	.word	0x48000800
 8000db4:	48000c00 	.word	0x48000c00
 8000db8:	40010400 	.word	0x40010400

08000dbc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b083      	sub	sp, #12
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
 8000dc4:	460b      	mov	r3, r1
 8000dc6:	807b      	strh	r3, [r7, #2]
 8000dc8:	4613      	mov	r3, r2
 8000dca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000dcc:	787b      	ldrb	r3, [r7, #1]
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d003      	beq.n	8000dda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000dd2:	887a      	ldrh	r2, [r7, #2]
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000dd8:	e002      	b.n	8000de0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000dda:	887a      	ldrh	r2, [r7, #2]
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000de0:	bf00      	nop
 8000de2:	370c      	adds	r7, #12
 8000de4:	46bd      	mov	sp, r7
 8000de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dea:	4770      	bx	lr

08000dec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8000df2:	af00      	add	r7, sp, #0
 8000df4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000df8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000dfc:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000dfe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000e02:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d102      	bne.n	8000e12 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8000e0c:	2301      	movs	r3, #1
 8000e0e:	f001 b823 	b.w	8001e58 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e12:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000e16:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	f003 0301 	and.w	r3, r3, #1
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	f000 817d 	beq.w	8001122 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000e28:	4bbc      	ldr	r3, [pc, #752]	; (800111c <HAL_RCC_OscConfig+0x330>)
 8000e2a:	685b      	ldr	r3, [r3, #4]
 8000e2c:	f003 030c 	and.w	r3, r3, #12
 8000e30:	2b04      	cmp	r3, #4
 8000e32:	d00c      	beq.n	8000e4e <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000e34:	4bb9      	ldr	r3, [pc, #740]	; (800111c <HAL_RCC_OscConfig+0x330>)
 8000e36:	685b      	ldr	r3, [r3, #4]
 8000e38:	f003 030c 	and.w	r3, r3, #12
 8000e3c:	2b08      	cmp	r3, #8
 8000e3e:	d15c      	bne.n	8000efa <HAL_RCC_OscConfig+0x10e>
 8000e40:	4bb6      	ldr	r3, [pc, #728]	; (800111c <HAL_RCC_OscConfig+0x330>)
 8000e42:	685b      	ldr	r3, [r3, #4]
 8000e44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e4c:	d155      	bne.n	8000efa <HAL_RCC_OscConfig+0x10e>
 8000e4e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e52:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e56:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8000e5a:	fa93 f3a3 	rbit	r3, r3
 8000e5e:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000e62:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e66:	fab3 f383 	clz	r3, r3
 8000e6a:	b2db      	uxtb	r3, r3
 8000e6c:	095b      	lsrs	r3, r3, #5
 8000e6e:	b2db      	uxtb	r3, r3
 8000e70:	f043 0301 	orr.w	r3, r3, #1
 8000e74:	b2db      	uxtb	r3, r3
 8000e76:	2b01      	cmp	r3, #1
 8000e78:	d102      	bne.n	8000e80 <HAL_RCC_OscConfig+0x94>
 8000e7a:	4ba8      	ldr	r3, [pc, #672]	; (800111c <HAL_RCC_OscConfig+0x330>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	e015      	b.n	8000eac <HAL_RCC_OscConfig+0xc0>
 8000e80:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e84:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e88:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8000e8c:	fa93 f3a3 	rbit	r3, r3
 8000e90:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000e94:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e98:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000e9c:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8000ea0:	fa93 f3a3 	rbit	r3, r3
 8000ea4:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8000ea8:	4b9c      	ldr	r3, [pc, #624]	; (800111c <HAL_RCC_OscConfig+0x330>)
 8000eaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000eac:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000eb0:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8000eb4:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000eb8:	fa92 f2a2 	rbit	r2, r2
 8000ebc:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8000ec0:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8000ec4:	fab2 f282 	clz	r2, r2
 8000ec8:	b2d2      	uxtb	r2, r2
 8000eca:	f042 0220 	orr.w	r2, r2, #32
 8000ece:	b2d2      	uxtb	r2, r2
 8000ed0:	f002 021f 	and.w	r2, r2, #31
 8000ed4:	2101      	movs	r1, #1
 8000ed6:	fa01 f202 	lsl.w	r2, r1, r2
 8000eda:	4013      	ands	r3, r2
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	f000 811f 	beq.w	8001120 <HAL_RCC_OscConfig+0x334>
 8000ee2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000ee6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	685b      	ldr	r3, [r3, #4]
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	f040 8116 	bne.w	8001120 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8000ef4:	2301      	movs	r3, #1
 8000ef6:	f000 bfaf 	b.w	8001e58 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000efa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000efe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	685b      	ldr	r3, [r3, #4]
 8000f06:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f0a:	d106      	bne.n	8000f1a <HAL_RCC_OscConfig+0x12e>
 8000f0c:	4b83      	ldr	r3, [pc, #524]	; (800111c <HAL_RCC_OscConfig+0x330>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	4a82      	ldr	r2, [pc, #520]	; (800111c <HAL_RCC_OscConfig+0x330>)
 8000f12:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f16:	6013      	str	r3, [r2, #0]
 8000f18:	e036      	b.n	8000f88 <HAL_RCC_OscConfig+0x19c>
 8000f1a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000f1e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	685b      	ldr	r3, [r3, #4]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d10c      	bne.n	8000f44 <HAL_RCC_OscConfig+0x158>
 8000f2a:	4b7c      	ldr	r3, [pc, #496]	; (800111c <HAL_RCC_OscConfig+0x330>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	4a7b      	ldr	r2, [pc, #492]	; (800111c <HAL_RCC_OscConfig+0x330>)
 8000f30:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f34:	6013      	str	r3, [r2, #0]
 8000f36:	4b79      	ldr	r3, [pc, #484]	; (800111c <HAL_RCC_OscConfig+0x330>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	4a78      	ldr	r2, [pc, #480]	; (800111c <HAL_RCC_OscConfig+0x330>)
 8000f3c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f40:	6013      	str	r3, [r2, #0]
 8000f42:	e021      	b.n	8000f88 <HAL_RCC_OscConfig+0x19c>
 8000f44:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000f48:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	685b      	ldr	r3, [r3, #4]
 8000f50:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000f54:	d10c      	bne.n	8000f70 <HAL_RCC_OscConfig+0x184>
 8000f56:	4b71      	ldr	r3, [pc, #452]	; (800111c <HAL_RCC_OscConfig+0x330>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	4a70      	ldr	r2, [pc, #448]	; (800111c <HAL_RCC_OscConfig+0x330>)
 8000f5c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f60:	6013      	str	r3, [r2, #0]
 8000f62:	4b6e      	ldr	r3, [pc, #440]	; (800111c <HAL_RCC_OscConfig+0x330>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	4a6d      	ldr	r2, [pc, #436]	; (800111c <HAL_RCC_OscConfig+0x330>)
 8000f68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f6c:	6013      	str	r3, [r2, #0]
 8000f6e:	e00b      	b.n	8000f88 <HAL_RCC_OscConfig+0x19c>
 8000f70:	4b6a      	ldr	r3, [pc, #424]	; (800111c <HAL_RCC_OscConfig+0x330>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	4a69      	ldr	r2, [pc, #420]	; (800111c <HAL_RCC_OscConfig+0x330>)
 8000f76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f7a:	6013      	str	r3, [r2, #0]
 8000f7c:	4b67      	ldr	r3, [pc, #412]	; (800111c <HAL_RCC_OscConfig+0x330>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	4a66      	ldr	r2, [pc, #408]	; (800111c <HAL_RCC_OscConfig+0x330>)
 8000f82:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f86:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000f88:	4b64      	ldr	r3, [pc, #400]	; (800111c <HAL_RCC_OscConfig+0x330>)
 8000f8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f8c:	f023 020f 	bic.w	r2, r3, #15
 8000f90:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000f94:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	689b      	ldr	r3, [r3, #8]
 8000f9c:	495f      	ldr	r1, [pc, #380]	; (800111c <HAL_RCC_OscConfig+0x330>)
 8000f9e:	4313      	orrs	r3, r2
 8000fa0:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000fa2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000fa6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	685b      	ldr	r3, [r3, #4]
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d059      	beq.n	8001066 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fb2:	f7ff fba7 	bl	8000704 <HAL_GetTick>
 8000fb6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fba:	e00a      	b.n	8000fd2 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000fbc:	f7ff fba2 	bl	8000704 <HAL_GetTick>
 8000fc0:	4602      	mov	r2, r0
 8000fc2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000fc6:	1ad3      	subs	r3, r2, r3
 8000fc8:	2b64      	cmp	r3, #100	; 0x64
 8000fca:	d902      	bls.n	8000fd2 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8000fcc:	2303      	movs	r3, #3
 8000fce:	f000 bf43 	b.w	8001e58 <HAL_RCC_OscConfig+0x106c>
 8000fd2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000fd6:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fda:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8000fde:	fa93 f3a3 	rbit	r3, r3
 8000fe2:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8000fe6:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fea:	fab3 f383 	clz	r3, r3
 8000fee:	b2db      	uxtb	r3, r3
 8000ff0:	095b      	lsrs	r3, r3, #5
 8000ff2:	b2db      	uxtb	r3, r3
 8000ff4:	f043 0301 	orr.w	r3, r3, #1
 8000ff8:	b2db      	uxtb	r3, r3
 8000ffa:	2b01      	cmp	r3, #1
 8000ffc:	d102      	bne.n	8001004 <HAL_RCC_OscConfig+0x218>
 8000ffe:	4b47      	ldr	r3, [pc, #284]	; (800111c <HAL_RCC_OscConfig+0x330>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	e015      	b.n	8001030 <HAL_RCC_OscConfig+0x244>
 8001004:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001008:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800100c:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8001010:	fa93 f3a3 	rbit	r3, r3
 8001014:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8001018:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800101c:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8001020:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8001024:	fa93 f3a3 	rbit	r3, r3
 8001028:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 800102c:	4b3b      	ldr	r3, [pc, #236]	; (800111c <HAL_RCC_OscConfig+0x330>)
 800102e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001030:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001034:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8001038:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 800103c:	fa92 f2a2 	rbit	r2, r2
 8001040:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8001044:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8001048:	fab2 f282 	clz	r2, r2
 800104c:	b2d2      	uxtb	r2, r2
 800104e:	f042 0220 	orr.w	r2, r2, #32
 8001052:	b2d2      	uxtb	r2, r2
 8001054:	f002 021f 	and.w	r2, r2, #31
 8001058:	2101      	movs	r1, #1
 800105a:	fa01 f202 	lsl.w	r2, r1, r2
 800105e:	4013      	ands	r3, r2
 8001060:	2b00      	cmp	r3, #0
 8001062:	d0ab      	beq.n	8000fbc <HAL_RCC_OscConfig+0x1d0>
 8001064:	e05d      	b.n	8001122 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001066:	f7ff fb4d 	bl	8000704 <HAL_GetTick>
 800106a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800106e:	e00a      	b.n	8001086 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001070:	f7ff fb48 	bl	8000704 <HAL_GetTick>
 8001074:	4602      	mov	r2, r0
 8001076:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800107a:	1ad3      	subs	r3, r2, r3
 800107c:	2b64      	cmp	r3, #100	; 0x64
 800107e:	d902      	bls.n	8001086 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8001080:	2303      	movs	r3, #3
 8001082:	f000 bee9 	b.w	8001e58 <HAL_RCC_OscConfig+0x106c>
 8001086:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800108a:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800108e:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8001092:	fa93 f3a3 	rbit	r3, r3
 8001096:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 800109a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800109e:	fab3 f383 	clz	r3, r3
 80010a2:	b2db      	uxtb	r3, r3
 80010a4:	095b      	lsrs	r3, r3, #5
 80010a6:	b2db      	uxtb	r3, r3
 80010a8:	f043 0301 	orr.w	r3, r3, #1
 80010ac:	b2db      	uxtb	r3, r3
 80010ae:	2b01      	cmp	r3, #1
 80010b0:	d102      	bne.n	80010b8 <HAL_RCC_OscConfig+0x2cc>
 80010b2:	4b1a      	ldr	r3, [pc, #104]	; (800111c <HAL_RCC_OscConfig+0x330>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	e015      	b.n	80010e4 <HAL_RCC_OscConfig+0x2f8>
 80010b8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80010bc:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010c0:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 80010c4:	fa93 f3a3 	rbit	r3, r3
 80010c8:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80010cc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80010d0:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80010d4:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 80010d8:	fa93 f3a3 	rbit	r3, r3
 80010dc:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 80010e0:	4b0e      	ldr	r3, [pc, #56]	; (800111c <HAL_RCC_OscConfig+0x330>)
 80010e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010e4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80010e8:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 80010ec:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80010f0:	fa92 f2a2 	rbit	r2, r2
 80010f4:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 80010f8:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 80010fc:	fab2 f282 	clz	r2, r2
 8001100:	b2d2      	uxtb	r2, r2
 8001102:	f042 0220 	orr.w	r2, r2, #32
 8001106:	b2d2      	uxtb	r2, r2
 8001108:	f002 021f 	and.w	r2, r2, #31
 800110c:	2101      	movs	r1, #1
 800110e:	fa01 f202 	lsl.w	r2, r1, r2
 8001112:	4013      	ands	r3, r2
 8001114:	2b00      	cmp	r3, #0
 8001116:	d1ab      	bne.n	8001070 <HAL_RCC_OscConfig+0x284>
 8001118:	e003      	b.n	8001122 <HAL_RCC_OscConfig+0x336>
 800111a:	bf00      	nop
 800111c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001120:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001122:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001126:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f003 0302 	and.w	r3, r3, #2
 8001132:	2b00      	cmp	r3, #0
 8001134:	f000 817d 	beq.w	8001432 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001138:	4ba6      	ldr	r3, [pc, #664]	; (80013d4 <HAL_RCC_OscConfig+0x5e8>)
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	f003 030c 	and.w	r3, r3, #12
 8001140:	2b00      	cmp	r3, #0
 8001142:	d00b      	beq.n	800115c <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001144:	4ba3      	ldr	r3, [pc, #652]	; (80013d4 <HAL_RCC_OscConfig+0x5e8>)
 8001146:	685b      	ldr	r3, [r3, #4]
 8001148:	f003 030c 	and.w	r3, r3, #12
 800114c:	2b08      	cmp	r3, #8
 800114e:	d172      	bne.n	8001236 <HAL_RCC_OscConfig+0x44a>
 8001150:	4ba0      	ldr	r3, [pc, #640]	; (80013d4 <HAL_RCC_OscConfig+0x5e8>)
 8001152:	685b      	ldr	r3, [r3, #4]
 8001154:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001158:	2b00      	cmp	r3, #0
 800115a:	d16c      	bne.n	8001236 <HAL_RCC_OscConfig+0x44a>
 800115c:	2302      	movs	r3, #2
 800115e:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001162:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8001166:	fa93 f3a3 	rbit	r3, r3
 800116a:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 800116e:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001172:	fab3 f383 	clz	r3, r3
 8001176:	b2db      	uxtb	r3, r3
 8001178:	095b      	lsrs	r3, r3, #5
 800117a:	b2db      	uxtb	r3, r3
 800117c:	f043 0301 	orr.w	r3, r3, #1
 8001180:	b2db      	uxtb	r3, r3
 8001182:	2b01      	cmp	r3, #1
 8001184:	d102      	bne.n	800118c <HAL_RCC_OscConfig+0x3a0>
 8001186:	4b93      	ldr	r3, [pc, #588]	; (80013d4 <HAL_RCC_OscConfig+0x5e8>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	e013      	b.n	80011b4 <HAL_RCC_OscConfig+0x3c8>
 800118c:	2302      	movs	r3, #2
 800118e:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001192:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8001196:	fa93 f3a3 	rbit	r3, r3
 800119a:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 800119e:	2302      	movs	r3, #2
 80011a0:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80011a4:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80011a8:	fa93 f3a3 	rbit	r3, r3
 80011ac:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 80011b0:	4b88      	ldr	r3, [pc, #544]	; (80013d4 <HAL_RCC_OscConfig+0x5e8>)
 80011b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011b4:	2202      	movs	r2, #2
 80011b6:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 80011ba:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80011be:	fa92 f2a2 	rbit	r2, r2
 80011c2:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 80011c6:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 80011ca:	fab2 f282 	clz	r2, r2
 80011ce:	b2d2      	uxtb	r2, r2
 80011d0:	f042 0220 	orr.w	r2, r2, #32
 80011d4:	b2d2      	uxtb	r2, r2
 80011d6:	f002 021f 	and.w	r2, r2, #31
 80011da:	2101      	movs	r1, #1
 80011dc:	fa01 f202 	lsl.w	r2, r1, r2
 80011e0:	4013      	ands	r3, r2
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d00a      	beq.n	80011fc <HAL_RCC_OscConfig+0x410>
 80011e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80011ea:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	691b      	ldr	r3, [r3, #16]
 80011f2:	2b01      	cmp	r3, #1
 80011f4:	d002      	beq.n	80011fc <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 80011f6:	2301      	movs	r3, #1
 80011f8:	f000 be2e 	b.w	8001e58 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011fc:	4b75      	ldr	r3, [pc, #468]	; (80013d4 <HAL_RCC_OscConfig+0x5e8>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001204:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001208:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	695b      	ldr	r3, [r3, #20]
 8001210:	21f8      	movs	r1, #248	; 0xf8
 8001212:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001216:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 800121a:	fa91 f1a1 	rbit	r1, r1
 800121e:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8001222:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8001226:	fab1 f181 	clz	r1, r1
 800122a:	b2c9      	uxtb	r1, r1
 800122c:	408b      	lsls	r3, r1
 800122e:	4969      	ldr	r1, [pc, #420]	; (80013d4 <HAL_RCC_OscConfig+0x5e8>)
 8001230:	4313      	orrs	r3, r2
 8001232:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001234:	e0fd      	b.n	8001432 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001236:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800123a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	691b      	ldr	r3, [r3, #16]
 8001242:	2b00      	cmp	r3, #0
 8001244:	f000 8088 	beq.w	8001358 <HAL_RCC_OscConfig+0x56c>
 8001248:	2301      	movs	r3, #1
 800124a:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800124e:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8001252:	fa93 f3a3 	rbit	r3, r3
 8001256:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 800125a:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800125e:	fab3 f383 	clz	r3, r3
 8001262:	b2db      	uxtb	r3, r3
 8001264:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001268:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800126c:	009b      	lsls	r3, r3, #2
 800126e:	461a      	mov	r2, r3
 8001270:	2301      	movs	r3, #1
 8001272:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001274:	f7ff fa46 	bl	8000704 <HAL_GetTick>
 8001278:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800127c:	e00a      	b.n	8001294 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800127e:	f7ff fa41 	bl	8000704 <HAL_GetTick>
 8001282:	4602      	mov	r2, r0
 8001284:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001288:	1ad3      	subs	r3, r2, r3
 800128a:	2b02      	cmp	r3, #2
 800128c:	d902      	bls.n	8001294 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 800128e:	2303      	movs	r3, #3
 8001290:	f000 bde2 	b.w	8001e58 <HAL_RCC_OscConfig+0x106c>
 8001294:	2302      	movs	r3, #2
 8001296:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800129a:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 800129e:	fa93 f3a3 	rbit	r3, r3
 80012a2:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 80012a6:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012aa:	fab3 f383 	clz	r3, r3
 80012ae:	b2db      	uxtb	r3, r3
 80012b0:	095b      	lsrs	r3, r3, #5
 80012b2:	b2db      	uxtb	r3, r3
 80012b4:	f043 0301 	orr.w	r3, r3, #1
 80012b8:	b2db      	uxtb	r3, r3
 80012ba:	2b01      	cmp	r3, #1
 80012bc:	d102      	bne.n	80012c4 <HAL_RCC_OscConfig+0x4d8>
 80012be:	4b45      	ldr	r3, [pc, #276]	; (80013d4 <HAL_RCC_OscConfig+0x5e8>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	e013      	b.n	80012ec <HAL_RCC_OscConfig+0x500>
 80012c4:	2302      	movs	r3, #2
 80012c6:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012ca:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80012ce:	fa93 f3a3 	rbit	r3, r3
 80012d2:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80012d6:	2302      	movs	r3, #2
 80012d8:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80012dc:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80012e0:	fa93 f3a3 	rbit	r3, r3
 80012e4:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 80012e8:	4b3a      	ldr	r3, [pc, #232]	; (80013d4 <HAL_RCC_OscConfig+0x5e8>)
 80012ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012ec:	2202      	movs	r2, #2
 80012ee:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 80012f2:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80012f6:	fa92 f2a2 	rbit	r2, r2
 80012fa:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 80012fe:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8001302:	fab2 f282 	clz	r2, r2
 8001306:	b2d2      	uxtb	r2, r2
 8001308:	f042 0220 	orr.w	r2, r2, #32
 800130c:	b2d2      	uxtb	r2, r2
 800130e:	f002 021f 	and.w	r2, r2, #31
 8001312:	2101      	movs	r1, #1
 8001314:	fa01 f202 	lsl.w	r2, r1, r2
 8001318:	4013      	ands	r3, r2
 800131a:	2b00      	cmp	r3, #0
 800131c:	d0af      	beq.n	800127e <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800131e:	4b2d      	ldr	r3, [pc, #180]	; (80013d4 <HAL_RCC_OscConfig+0x5e8>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001326:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800132a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	695b      	ldr	r3, [r3, #20]
 8001332:	21f8      	movs	r1, #248	; 0xf8
 8001334:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001338:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800133c:	fa91 f1a1 	rbit	r1, r1
 8001340:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8001344:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8001348:	fab1 f181 	clz	r1, r1
 800134c:	b2c9      	uxtb	r1, r1
 800134e:	408b      	lsls	r3, r1
 8001350:	4920      	ldr	r1, [pc, #128]	; (80013d4 <HAL_RCC_OscConfig+0x5e8>)
 8001352:	4313      	orrs	r3, r2
 8001354:	600b      	str	r3, [r1, #0]
 8001356:	e06c      	b.n	8001432 <HAL_RCC_OscConfig+0x646>
 8001358:	2301      	movs	r3, #1
 800135a:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800135e:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001362:	fa93 f3a3 	rbit	r3, r3
 8001366:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 800136a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800136e:	fab3 f383 	clz	r3, r3
 8001372:	b2db      	uxtb	r3, r3
 8001374:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001378:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800137c:	009b      	lsls	r3, r3, #2
 800137e:	461a      	mov	r2, r3
 8001380:	2300      	movs	r3, #0
 8001382:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001384:	f7ff f9be 	bl	8000704 <HAL_GetTick>
 8001388:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800138c:	e00a      	b.n	80013a4 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800138e:	f7ff f9b9 	bl	8000704 <HAL_GetTick>
 8001392:	4602      	mov	r2, r0
 8001394:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001398:	1ad3      	subs	r3, r2, r3
 800139a:	2b02      	cmp	r3, #2
 800139c:	d902      	bls.n	80013a4 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 800139e:	2303      	movs	r3, #3
 80013a0:	f000 bd5a 	b.w	8001e58 <HAL_RCC_OscConfig+0x106c>
 80013a4:	2302      	movs	r3, #2
 80013a6:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013aa:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80013ae:	fa93 f3a3 	rbit	r3, r3
 80013b2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 80013b6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013ba:	fab3 f383 	clz	r3, r3
 80013be:	b2db      	uxtb	r3, r3
 80013c0:	095b      	lsrs	r3, r3, #5
 80013c2:	b2db      	uxtb	r3, r3
 80013c4:	f043 0301 	orr.w	r3, r3, #1
 80013c8:	b2db      	uxtb	r3, r3
 80013ca:	2b01      	cmp	r3, #1
 80013cc:	d104      	bne.n	80013d8 <HAL_RCC_OscConfig+0x5ec>
 80013ce:	4b01      	ldr	r3, [pc, #4]	; (80013d4 <HAL_RCC_OscConfig+0x5e8>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	e015      	b.n	8001400 <HAL_RCC_OscConfig+0x614>
 80013d4:	40021000 	.word	0x40021000
 80013d8:	2302      	movs	r3, #2
 80013da:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013de:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80013e2:	fa93 f3a3 	rbit	r3, r3
 80013e6:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80013ea:	2302      	movs	r3, #2
 80013ec:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80013f0:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80013f4:	fa93 f3a3 	rbit	r3, r3
 80013f8:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80013fc:	4bc8      	ldr	r3, [pc, #800]	; (8001720 <HAL_RCC_OscConfig+0x934>)
 80013fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001400:	2202      	movs	r2, #2
 8001402:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8001406:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800140a:	fa92 f2a2 	rbit	r2, r2
 800140e:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8001412:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8001416:	fab2 f282 	clz	r2, r2
 800141a:	b2d2      	uxtb	r2, r2
 800141c:	f042 0220 	orr.w	r2, r2, #32
 8001420:	b2d2      	uxtb	r2, r2
 8001422:	f002 021f 	and.w	r2, r2, #31
 8001426:	2101      	movs	r1, #1
 8001428:	fa01 f202 	lsl.w	r2, r1, r2
 800142c:	4013      	ands	r3, r2
 800142e:	2b00      	cmp	r3, #0
 8001430:	d1ad      	bne.n	800138e <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001432:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001436:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f003 0308 	and.w	r3, r3, #8
 8001442:	2b00      	cmp	r3, #0
 8001444:	f000 8110 	beq.w	8001668 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001448:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800144c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	699b      	ldr	r3, [r3, #24]
 8001454:	2b00      	cmp	r3, #0
 8001456:	d079      	beq.n	800154c <HAL_RCC_OscConfig+0x760>
 8001458:	2301      	movs	r3, #1
 800145a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800145e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001462:	fa93 f3a3 	rbit	r3, r3
 8001466:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 800146a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800146e:	fab3 f383 	clz	r3, r3
 8001472:	b2db      	uxtb	r3, r3
 8001474:	461a      	mov	r2, r3
 8001476:	4bab      	ldr	r3, [pc, #684]	; (8001724 <HAL_RCC_OscConfig+0x938>)
 8001478:	4413      	add	r3, r2
 800147a:	009b      	lsls	r3, r3, #2
 800147c:	461a      	mov	r2, r3
 800147e:	2301      	movs	r3, #1
 8001480:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001482:	f7ff f93f 	bl	8000704 <HAL_GetTick>
 8001486:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800148a:	e00a      	b.n	80014a2 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800148c:	f7ff f93a 	bl	8000704 <HAL_GetTick>
 8001490:	4602      	mov	r2, r0
 8001492:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001496:	1ad3      	subs	r3, r2, r3
 8001498:	2b02      	cmp	r3, #2
 800149a:	d902      	bls.n	80014a2 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 800149c:	2303      	movs	r3, #3
 800149e:	f000 bcdb 	b.w	8001e58 <HAL_RCC_OscConfig+0x106c>
 80014a2:	2302      	movs	r3, #2
 80014a4:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014a8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80014ac:	fa93 f3a3 	rbit	r3, r3
 80014b0:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80014b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014b8:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80014bc:	2202      	movs	r2, #2
 80014be:	601a      	str	r2, [r3, #0]
 80014c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014c4:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	fa93 f2a3 	rbit	r2, r3
 80014ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014d2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80014d6:	601a      	str	r2, [r3, #0]
 80014d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014dc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80014e0:	2202      	movs	r2, #2
 80014e2:	601a      	str	r2, [r3, #0]
 80014e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014e8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	fa93 f2a3 	rbit	r2, r3
 80014f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014f6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80014fa:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014fc:	4b88      	ldr	r3, [pc, #544]	; (8001720 <HAL_RCC_OscConfig+0x934>)
 80014fe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001500:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001504:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001508:	2102      	movs	r1, #2
 800150a:	6019      	str	r1, [r3, #0]
 800150c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001510:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	fa93 f1a3 	rbit	r1, r3
 800151a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800151e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001522:	6019      	str	r1, [r3, #0]
  return result;
 8001524:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001528:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	fab3 f383 	clz	r3, r3
 8001532:	b2db      	uxtb	r3, r3
 8001534:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001538:	b2db      	uxtb	r3, r3
 800153a:	f003 031f 	and.w	r3, r3, #31
 800153e:	2101      	movs	r1, #1
 8001540:	fa01 f303 	lsl.w	r3, r1, r3
 8001544:	4013      	ands	r3, r2
 8001546:	2b00      	cmp	r3, #0
 8001548:	d0a0      	beq.n	800148c <HAL_RCC_OscConfig+0x6a0>
 800154a:	e08d      	b.n	8001668 <HAL_RCC_OscConfig+0x87c>
 800154c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001550:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8001554:	2201      	movs	r2, #1
 8001556:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001558:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800155c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	fa93 f2a3 	rbit	r2, r3
 8001566:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800156a:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800156e:	601a      	str	r2, [r3, #0]
  return result;
 8001570:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001574:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8001578:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800157a:	fab3 f383 	clz	r3, r3
 800157e:	b2db      	uxtb	r3, r3
 8001580:	461a      	mov	r2, r3
 8001582:	4b68      	ldr	r3, [pc, #416]	; (8001724 <HAL_RCC_OscConfig+0x938>)
 8001584:	4413      	add	r3, r2
 8001586:	009b      	lsls	r3, r3, #2
 8001588:	461a      	mov	r2, r3
 800158a:	2300      	movs	r3, #0
 800158c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800158e:	f7ff f8b9 	bl	8000704 <HAL_GetTick>
 8001592:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001596:	e00a      	b.n	80015ae <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001598:	f7ff f8b4 	bl	8000704 <HAL_GetTick>
 800159c:	4602      	mov	r2, r0
 800159e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80015a2:	1ad3      	subs	r3, r2, r3
 80015a4:	2b02      	cmp	r3, #2
 80015a6:	d902      	bls.n	80015ae <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 80015a8:	2303      	movs	r3, #3
 80015aa:	f000 bc55 	b.w	8001e58 <HAL_RCC_OscConfig+0x106c>
 80015ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015b2:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80015b6:	2202      	movs	r2, #2
 80015b8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015be:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	fa93 f2a3 	rbit	r2, r3
 80015c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015cc:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80015d0:	601a      	str	r2, [r3, #0]
 80015d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015d6:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80015da:	2202      	movs	r2, #2
 80015dc:	601a      	str	r2, [r3, #0]
 80015de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015e2:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	fa93 f2a3 	rbit	r2, r3
 80015ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015f0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80015f4:	601a      	str	r2, [r3, #0]
 80015f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015fa:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80015fe:	2202      	movs	r2, #2
 8001600:	601a      	str	r2, [r3, #0]
 8001602:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001606:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	fa93 f2a3 	rbit	r2, r3
 8001610:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001614:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001618:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800161a:	4b41      	ldr	r3, [pc, #260]	; (8001720 <HAL_RCC_OscConfig+0x934>)
 800161c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800161e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001622:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8001626:	2102      	movs	r1, #2
 8001628:	6019      	str	r1, [r3, #0]
 800162a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800162e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	fa93 f1a3 	rbit	r1, r3
 8001638:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800163c:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8001640:	6019      	str	r1, [r3, #0]
  return result;
 8001642:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001646:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	fab3 f383 	clz	r3, r3
 8001650:	b2db      	uxtb	r3, r3
 8001652:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001656:	b2db      	uxtb	r3, r3
 8001658:	f003 031f 	and.w	r3, r3, #31
 800165c:	2101      	movs	r1, #1
 800165e:	fa01 f303 	lsl.w	r3, r1, r3
 8001662:	4013      	ands	r3, r2
 8001664:	2b00      	cmp	r3, #0
 8001666:	d197      	bne.n	8001598 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001668:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800166c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f003 0304 	and.w	r3, r3, #4
 8001678:	2b00      	cmp	r3, #0
 800167a:	f000 81a1 	beq.w	80019c0 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800167e:	2300      	movs	r3, #0
 8001680:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001684:	4b26      	ldr	r3, [pc, #152]	; (8001720 <HAL_RCC_OscConfig+0x934>)
 8001686:	69db      	ldr	r3, [r3, #28]
 8001688:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800168c:	2b00      	cmp	r3, #0
 800168e:	d116      	bne.n	80016be <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001690:	4b23      	ldr	r3, [pc, #140]	; (8001720 <HAL_RCC_OscConfig+0x934>)
 8001692:	69db      	ldr	r3, [r3, #28]
 8001694:	4a22      	ldr	r2, [pc, #136]	; (8001720 <HAL_RCC_OscConfig+0x934>)
 8001696:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800169a:	61d3      	str	r3, [r2, #28]
 800169c:	4b20      	ldr	r3, [pc, #128]	; (8001720 <HAL_RCC_OscConfig+0x934>)
 800169e:	69db      	ldr	r3, [r3, #28]
 80016a0:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80016a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016a8:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80016ac:	601a      	str	r2, [r3, #0]
 80016ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016b2:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80016b6:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80016b8:	2301      	movs	r3, #1
 80016ba:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016be:	4b1a      	ldr	r3, [pc, #104]	; (8001728 <HAL_RCC_OscConfig+0x93c>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d11a      	bne.n	8001700 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80016ca:	4b17      	ldr	r3, [pc, #92]	; (8001728 <HAL_RCC_OscConfig+0x93c>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	4a16      	ldr	r2, [pc, #88]	; (8001728 <HAL_RCC_OscConfig+0x93c>)
 80016d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016d4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016d6:	f7ff f815 	bl	8000704 <HAL_GetTick>
 80016da:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016de:	e009      	b.n	80016f4 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016e0:	f7ff f810 	bl	8000704 <HAL_GetTick>
 80016e4:	4602      	mov	r2, r0
 80016e6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80016ea:	1ad3      	subs	r3, r2, r3
 80016ec:	2b64      	cmp	r3, #100	; 0x64
 80016ee:	d901      	bls.n	80016f4 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 80016f0:	2303      	movs	r3, #3
 80016f2:	e3b1      	b.n	8001e58 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016f4:	4b0c      	ldr	r3, [pc, #48]	; (8001728 <HAL_RCC_OscConfig+0x93c>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d0ef      	beq.n	80016e0 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001700:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001704:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	68db      	ldr	r3, [r3, #12]
 800170c:	2b01      	cmp	r3, #1
 800170e:	d10d      	bne.n	800172c <HAL_RCC_OscConfig+0x940>
 8001710:	4b03      	ldr	r3, [pc, #12]	; (8001720 <HAL_RCC_OscConfig+0x934>)
 8001712:	6a1b      	ldr	r3, [r3, #32]
 8001714:	4a02      	ldr	r2, [pc, #8]	; (8001720 <HAL_RCC_OscConfig+0x934>)
 8001716:	f043 0301 	orr.w	r3, r3, #1
 800171a:	6213      	str	r3, [r2, #32]
 800171c:	e03c      	b.n	8001798 <HAL_RCC_OscConfig+0x9ac>
 800171e:	bf00      	nop
 8001720:	40021000 	.word	0x40021000
 8001724:	10908120 	.word	0x10908120
 8001728:	40007000 	.word	0x40007000
 800172c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001730:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	68db      	ldr	r3, [r3, #12]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d10c      	bne.n	8001756 <HAL_RCC_OscConfig+0x96a>
 800173c:	4bc1      	ldr	r3, [pc, #772]	; (8001a44 <HAL_RCC_OscConfig+0xc58>)
 800173e:	6a1b      	ldr	r3, [r3, #32]
 8001740:	4ac0      	ldr	r2, [pc, #768]	; (8001a44 <HAL_RCC_OscConfig+0xc58>)
 8001742:	f023 0301 	bic.w	r3, r3, #1
 8001746:	6213      	str	r3, [r2, #32]
 8001748:	4bbe      	ldr	r3, [pc, #760]	; (8001a44 <HAL_RCC_OscConfig+0xc58>)
 800174a:	6a1b      	ldr	r3, [r3, #32]
 800174c:	4abd      	ldr	r2, [pc, #756]	; (8001a44 <HAL_RCC_OscConfig+0xc58>)
 800174e:	f023 0304 	bic.w	r3, r3, #4
 8001752:	6213      	str	r3, [r2, #32]
 8001754:	e020      	b.n	8001798 <HAL_RCC_OscConfig+0x9ac>
 8001756:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800175a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	68db      	ldr	r3, [r3, #12]
 8001762:	2b05      	cmp	r3, #5
 8001764:	d10c      	bne.n	8001780 <HAL_RCC_OscConfig+0x994>
 8001766:	4bb7      	ldr	r3, [pc, #732]	; (8001a44 <HAL_RCC_OscConfig+0xc58>)
 8001768:	6a1b      	ldr	r3, [r3, #32]
 800176a:	4ab6      	ldr	r2, [pc, #728]	; (8001a44 <HAL_RCC_OscConfig+0xc58>)
 800176c:	f043 0304 	orr.w	r3, r3, #4
 8001770:	6213      	str	r3, [r2, #32]
 8001772:	4bb4      	ldr	r3, [pc, #720]	; (8001a44 <HAL_RCC_OscConfig+0xc58>)
 8001774:	6a1b      	ldr	r3, [r3, #32]
 8001776:	4ab3      	ldr	r2, [pc, #716]	; (8001a44 <HAL_RCC_OscConfig+0xc58>)
 8001778:	f043 0301 	orr.w	r3, r3, #1
 800177c:	6213      	str	r3, [r2, #32]
 800177e:	e00b      	b.n	8001798 <HAL_RCC_OscConfig+0x9ac>
 8001780:	4bb0      	ldr	r3, [pc, #704]	; (8001a44 <HAL_RCC_OscConfig+0xc58>)
 8001782:	6a1b      	ldr	r3, [r3, #32]
 8001784:	4aaf      	ldr	r2, [pc, #700]	; (8001a44 <HAL_RCC_OscConfig+0xc58>)
 8001786:	f023 0301 	bic.w	r3, r3, #1
 800178a:	6213      	str	r3, [r2, #32]
 800178c:	4bad      	ldr	r3, [pc, #692]	; (8001a44 <HAL_RCC_OscConfig+0xc58>)
 800178e:	6a1b      	ldr	r3, [r3, #32]
 8001790:	4aac      	ldr	r2, [pc, #688]	; (8001a44 <HAL_RCC_OscConfig+0xc58>)
 8001792:	f023 0304 	bic.w	r3, r3, #4
 8001796:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001798:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800179c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	68db      	ldr	r3, [r3, #12]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	f000 8081 	beq.w	80018ac <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017aa:	f7fe ffab 	bl	8000704 <HAL_GetTick>
 80017ae:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017b2:	e00b      	b.n	80017cc <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017b4:	f7fe ffa6 	bl	8000704 <HAL_GetTick>
 80017b8:	4602      	mov	r2, r0
 80017ba:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80017be:	1ad3      	subs	r3, r2, r3
 80017c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80017c4:	4293      	cmp	r3, r2
 80017c6:	d901      	bls.n	80017cc <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 80017c8:	2303      	movs	r3, #3
 80017ca:	e345      	b.n	8001e58 <HAL_RCC_OscConfig+0x106c>
 80017cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017d0:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80017d4:	2202      	movs	r2, #2
 80017d6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017dc:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	fa93 f2a3 	rbit	r2, r3
 80017e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017ea:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80017ee:	601a      	str	r2, [r3, #0]
 80017f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017f4:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80017f8:	2202      	movs	r2, #2
 80017fa:	601a      	str	r2, [r3, #0]
 80017fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001800:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	fa93 f2a3 	rbit	r2, r3
 800180a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800180e:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8001812:	601a      	str	r2, [r3, #0]
  return result;
 8001814:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001818:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800181c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800181e:	fab3 f383 	clz	r3, r3
 8001822:	b2db      	uxtb	r3, r3
 8001824:	095b      	lsrs	r3, r3, #5
 8001826:	b2db      	uxtb	r3, r3
 8001828:	f043 0302 	orr.w	r3, r3, #2
 800182c:	b2db      	uxtb	r3, r3
 800182e:	2b02      	cmp	r3, #2
 8001830:	d102      	bne.n	8001838 <HAL_RCC_OscConfig+0xa4c>
 8001832:	4b84      	ldr	r3, [pc, #528]	; (8001a44 <HAL_RCC_OscConfig+0xc58>)
 8001834:	6a1b      	ldr	r3, [r3, #32]
 8001836:	e013      	b.n	8001860 <HAL_RCC_OscConfig+0xa74>
 8001838:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800183c:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8001840:	2202      	movs	r2, #2
 8001842:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001844:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001848:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	fa93 f2a3 	rbit	r2, r3
 8001852:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001856:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 800185a:	601a      	str	r2, [r3, #0]
 800185c:	4b79      	ldr	r3, [pc, #484]	; (8001a44 <HAL_RCC_OscConfig+0xc58>)
 800185e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001860:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001864:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8001868:	2102      	movs	r1, #2
 800186a:	6011      	str	r1, [r2, #0]
 800186c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001870:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8001874:	6812      	ldr	r2, [r2, #0]
 8001876:	fa92 f1a2 	rbit	r1, r2
 800187a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800187e:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8001882:	6011      	str	r1, [r2, #0]
  return result;
 8001884:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001888:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800188c:	6812      	ldr	r2, [r2, #0]
 800188e:	fab2 f282 	clz	r2, r2
 8001892:	b2d2      	uxtb	r2, r2
 8001894:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001898:	b2d2      	uxtb	r2, r2
 800189a:	f002 021f 	and.w	r2, r2, #31
 800189e:	2101      	movs	r1, #1
 80018a0:	fa01 f202 	lsl.w	r2, r1, r2
 80018a4:	4013      	ands	r3, r2
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d084      	beq.n	80017b4 <HAL_RCC_OscConfig+0x9c8>
 80018aa:	e07f      	b.n	80019ac <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018ac:	f7fe ff2a 	bl	8000704 <HAL_GetTick>
 80018b0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018b4:	e00b      	b.n	80018ce <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018b6:	f7fe ff25 	bl	8000704 <HAL_GetTick>
 80018ba:	4602      	mov	r2, r0
 80018bc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80018c0:	1ad3      	subs	r3, r2, r3
 80018c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80018c6:	4293      	cmp	r3, r2
 80018c8:	d901      	bls.n	80018ce <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 80018ca:	2303      	movs	r3, #3
 80018cc:	e2c4      	b.n	8001e58 <HAL_RCC_OscConfig+0x106c>
 80018ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018d2:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80018d6:	2202      	movs	r2, #2
 80018d8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018de:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	fa93 f2a3 	rbit	r2, r3
 80018e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018ec:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80018f0:	601a      	str	r2, [r3, #0]
 80018f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018f6:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80018fa:	2202      	movs	r2, #2
 80018fc:	601a      	str	r2, [r3, #0]
 80018fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001902:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	fa93 f2a3 	rbit	r2, r3
 800190c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001910:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8001914:	601a      	str	r2, [r3, #0]
  return result;
 8001916:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800191a:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800191e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001920:	fab3 f383 	clz	r3, r3
 8001924:	b2db      	uxtb	r3, r3
 8001926:	095b      	lsrs	r3, r3, #5
 8001928:	b2db      	uxtb	r3, r3
 800192a:	f043 0302 	orr.w	r3, r3, #2
 800192e:	b2db      	uxtb	r3, r3
 8001930:	2b02      	cmp	r3, #2
 8001932:	d102      	bne.n	800193a <HAL_RCC_OscConfig+0xb4e>
 8001934:	4b43      	ldr	r3, [pc, #268]	; (8001a44 <HAL_RCC_OscConfig+0xc58>)
 8001936:	6a1b      	ldr	r3, [r3, #32]
 8001938:	e013      	b.n	8001962 <HAL_RCC_OscConfig+0xb76>
 800193a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800193e:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8001942:	2202      	movs	r2, #2
 8001944:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001946:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800194a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	fa93 f2a3 	rbit	r2, r3
 8001954:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001958:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 800195c:	601a      	str	r2, [r3, #0]
 800195e:	4b39      	ldr	r3, [pc, #228]	; (8001a44 <HAL_RCC_OscConfig+0xc58>)
 8001960:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001962:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001966:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800196a:	2102      	movs	r1, #2
 800196c:	6011      	str	r1, [r2, #0]
 800196e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001972:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8001976:	6812      	ldr	r2, [r2, #0]
 8001978:	fa92 f1a2 	rbit	r1, r2
 800197c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001980:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8001984:	6011      	str	r1, [r2, #0]
  return result;
 8001986:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800198a:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800198e:	6812      	ldr	r2, [r2, #0]
 8001990:	fab2 f282 	clz	r2, r2
 8001994:	b2d2      	uxtb	r2, r2
 8001996:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800199a:	b2d2      	uxtb	r2, r2
 800199c:	f002 021f 	and.w	r2, r2, #31
 80019a0:	2101      	movs	r1, #1
 80019a2:	fa01 f202 	lsl.w	r2, r1, r2
 80019a6:	4013      	ands	r3, r2
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d184      	bne.n	80018b6 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80019ac:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80019b0:	2b01      	cmp	r3, #1
 80019b2:	d105      	bne.n	80019c0 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80019b4:	4b23      	ldr	r3, [pc, #140]	; (8001a44 <HAL_RCC_OscConfig+0xc58>)
 80019b6:	69db      	ldr	r3, [r3, #28]
 80019b8:	4a22      	ldr	r2, [pc, #136]	; (8001a44 <HAL_RCC_OscConfig+0xc58>)
 80019ba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80019be:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80019c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019c4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	69db      	ldr	r3, [r3, #28]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	f000 8242 	beq.w	8001e56 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80019d2:	4b1c      	ldr	r3, [pc, #112]	; (8001a44 <HAL_RCC_OscConfig+0xc58>)
 80019d4:	685b      	ldr	r3, [r3, #4]
 80019d6:	f003 030c 	and.w	r3, r3, #12
 80019da:	2b08      	cmp	r3, #8
 80019dc:	f000 8213 	beq.w	8001e06 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80019e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019e4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	69db      	ldr	r3, [r3, #28]
 80019ec:	2b02      	cmp	r3, #2
 80019ee:	f040 8162 	bne.w	8001cb6 <HAL_RCC_OscConfig+0xeca>
 80019f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019f6:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80019fa:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80019fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a00:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a04:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	fa93 f2a3 	rbit	r2, r3
 8001a0e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a12:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8001a16:	601a      	str	r2, [r3, #0]
  return result;
 8001a18:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a1c:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8001a20:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a22:	fab3 f383 	clz	r3, r3
 8001a26:	b2db      	uxtb	r3, r3
 8001a28:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001a2c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001a30:	009b      	lsls	r3, r3, #2
 8001a32:	461a      	mov	r2, r3
 8001a34:	2300      	movs	r3, #0
 8001a36:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a38:	f7fe fe64 	bl	8000704 <HAL_GetTick>
 8001a3c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a40:	e00c      	b.n	8001a5c <HAL_RCC_OscConfig+0xc70>
 8001a42:	bf00      	nop
 8001a44:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a48:	f7fe fe5c 	bl	8000704 <HAL_GetTick>
 8001a4c:	4602      	mov	r2, r0
 8001a4e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001a52:	1ad3      	subs	r3, r2, r3
 8001a54:	2b02      	cmp	r3, #2
 8001a56:	d901      	bls.n	8001a5c <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8001a58:	2303      	movs	r3, #3
 8001a5a:	e1fd      	b.n	8001e58 <HAL_RCC_OscConfig+0x106c>
 8001a5c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a60:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8001a64:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a68:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a6a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a6e:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	fa93 f2a3 	rbit	r2, r3
 8001a78:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a7c:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001a80:	601a      	str	r2, [r3, #0]
  return result;
 8001a82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a86:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001a8a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a8c:	fab3 f383 	clz	r3, r3
 8001a90:	b2db      	uxtb	r3, r3
 8001a92:	095b      	lsrs	r3, r3, #5
 8001a94:	b2db      	uxtb	r3, r3
 8001a96:	f043 0301 	orr.w	r3, r3, #1
 8001a9a:	b2db      	uxtb	r3, r3
 8001a9c:	2b01      	cmp	r3, #1
 8001a9e:	d102      	bne.n	8001aa6 <HAL_RCC_OscConfig+0xcba>
 8001aa0:	4bb0      	ldr	r3, [pc, #704]	; (8001d64 <HAL_RCC_OscConfig+0xf78>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	e027      	b.n	8001af6 <HAL_RCC_OscConfig+0xd0a>
 8001aa6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001aaa:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001aae:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ab2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ab4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ab8:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	fa93 f2a3 	rbit	r2, r3
 8001ac2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ac6:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001aca:	601a      	str	r2, [r3, #0]
 8001acc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ad0:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001ad4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ad8:	601a      	str	r2, [r3, #0]
 8001ada:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ade:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	fa93 f2a3 	rbit	r2, r3
 8001ae8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001aec:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001af0:	601a      	str	r2, [r3, #0]
 8001af2:	4b9c      	ldr	r3, [pc, #624]	; (8001d64 <HAL_RCC_OscConfig+0xf78>)
 8001af4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001af6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001afa:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8001afe:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001b02:	6011      	str	r1, [r2, #0]
 8001b04:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001b08:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8001b0c:	6812      	ldr	r2, [r2, #0]
 8001b0e:	fa92 f1a2 	rbit	r1, r2
 8001b12:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001b16:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8001b1a:	6011      	str	r1, [r2, #0]
  return result;
 8001b1c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001b20:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8001b24:	6812      	ldr	r2, [r2, #0]
 8001b26:	fab2 f282 	clz	r2, r2
 8001b2a:	b2d2      	uxtb	r2, r2
 8001b2c:	f042 0220 	orr.w	r2, r2, #32
 8001b30:	b2d2      	uxtb	r2, r2
 8001b32:	f002 021f 	and.w	r2, r2, #31
 8001b36:	2101      	movs	r1, #1
 8001b38:	fa01 f202 	lsl.w	r2, r1, r2
 8001b3c:	4013      	ands	r3, r2
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d182      	bne.n	8001a48 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b42:	4b88      	ldr	r3, [pc, #544]	; (8001d64 <HAL_RCC_OscConfig+0xf78>)
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001b4a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b4e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001b56:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b5a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	6a1b      	ldr	r3, [r3, #32]
 8001b62:	430b      	orrs	r3, r1
 8001b64:	497f      	ldr	r1, [pc, #508]	; (8001d64 <HAL_RCC_OscConfig+0xf78>)
 8001b66:	4313      	orrs	r3, r2
 8001b68:	604b      	str	r3, [r1, #4]
 8001b6a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b6e:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001b72:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001b76:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b78:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b7c:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	fa93 f2a3 	rbit	r2, r3
 8001b86:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b8a:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001b8e:	601a      	str	r2, [r3, #0]
  return result;
 8001b90:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b94:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001b98:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b9a:	fab3 f383 	clz	r3, r3
 8001b9e:	b2db      	uxtb	r3, r3
 8001ba0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001ba4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001ba8:	009b      	lsls	r3, r3, #2
 8001baa:	461a      	mov	r2, r3
 8001bac:	2301      	movs	r3, #1
 8001bae:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bb0:	f7fe fda8 	bl	8000704 <HAL_GetTick>
 8001bb4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001bb8:	e009      	b.n	8001bce <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001bba:	f7fe fda3 	bl	8000704 <HAL_GetTick>
 8001bbe:	4602      	mov	r2, r0
 8001bc0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001bc4:	1ad3      	subs	r3, r2, r3
 8001bc6:	2b02      	cmp	r3, #2
 8001bc8:	d901      	bls.n	8001bce <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8001bca:	2303      	movs	r3, #3
 8001bcc:	e144      	b.n	8001e58 <HAL_RCC_OscConfig+0x106c>
 8001bce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bd2:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8001bd6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001bda:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bdc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001be0:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	fa93 f2a3 	rbit	r2, r3
 8001bea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bee:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8001bf2:	601a      	str	r2, [r3, #0]
  return result;
 8001bf4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bf8:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8001bfc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001bfe:	fab3 f383 	clz	r3, r3
 8001c02:	b2db      	uxtb	r3, r3
 8001c04:	095b      	lsrs	r3, r3, #5
 8001c06:	b2db      	uxtb	r3, r3
 8001c08:	f043 0301 	orr.w	r3, r3, #1
 8001c0c:	b2db      	uxtb	r3, r3
 8001c0e:	2b01      	cmp	r3, #1
 8001c10:	d102      	bne.n	8001c18 <HAL_RCC_OscConfig+0xe2c>
 8001c12:	4b54      	ldr	r3, [pc, #336]	; (8001d64 <HAL_RCC_OscConfig+0xf78>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	e027      	b.n	8001c68 <HAL_RCC_OscConfig+0xe7c>
 8001c18:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c1c:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8001c20:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001c24:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c26:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c2a:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	fa93 f2a3 	rbit	r2, r3
 8001c34:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c38:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8001c3c:	601a      	str	r2, [r3, #0]
 8001c3e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c42:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001c46:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001c4a:	601a      	str	r2, [r3, #0]
 8001c4c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c50:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	fa93 f2a3 	rbit	r2, r3
 8001c5a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c5e:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8001c62:	601a      	str	r2, [r3, #0]
 8001c64:	4b3f      	ldr	r3, [pc, #252]	; (8001d64 <HAL_RCC_OscConfig+0xf78>)
 8001c66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c68:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001c6c:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8001c70:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001c74:	6011      	str	r1, [r2, #0]
 8001c76:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001c7a:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8001c7e:	6812      	ldr	r2, [r2, #0]
 8001c80:	fa92 f1a2 	rbit	r1, r2
 8001c84:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001c88:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8001c8c:	6011      	str	r1, [r2, #0]
  return result;
 8001c8e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001c92:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8001c96:	6812      	ldr	r2, [r2, #0]
 8001c98:	fab2 f282 	clz	r2, r2
 8001c9c:	b2d2      	uxtb	r2, r2
 8001c9e:	f042 0220 	orr.w	r2, r2, #32
 8001ca2:	b2d2      	uxtb	r2, r2
 8001ca4:	f002 021f 	and.w	r2, r2, #31
 8001ca8:	2101      	movs	r1, #1
 8001caa:	fa01 f202 	lsl.w	r2, r1, r2
 8001cae:	4013      	ands	r3, r2
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d082      	beq.n	8001bba <HAL_RCC_OscConfig+0xdce>
 8001cb4:	e0cf      	b.n	8001e56 <HAL_RCC_OscConfig+0x106a>
 8001cb6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001cba:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8001cbe:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001cc2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cc4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001cc8:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	fa93 f2a3 	rbit	r2, r3
 8001cd2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001cd6:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8001cda:	601a      	str	r2, [r3, #0]
  return result;
 8001cdc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ce0:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8001ce4:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ce6:	fab3 f383 	clz	r3, r3
 8001cea:	b2db      	uxtb	r3, r3
 8001cec:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001cf0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001cf4:	009b      	lsls	r3, r3, #2
 8001cf6:	461a      	mov	r2, r3
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cfc:	f7fe fd02 	bl	8000704 <HAL_GetTick>
 8001d00:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d04:	e009      	b.n	8001d1a <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d06:	f7fe fcfd 	bl	8000704 <HAL_GetTick>
 8001d0a:	4602      	mov	r2, r0
 8001d0c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001d10:	1ad3      	subs	r3, r2, r3
 8001d12:	2b02      	cmp	r3, #2
 8001d14:	d901      	bls.n	8001d1a <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8001d16:	2303      	movs	r3, #3
 8001d18:	e09e      	b.n	8001e58 <HAL_RCC_OscConfig+0x106c>
 8001d1a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d1e:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001d22:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001d26:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d28:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d2c:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	fa93 f2a3 	rbit	r2, r3
 8001d36:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d3a:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8001d3e:	601a      	str	r2, [r3, #0]
  return result;
 8001d40:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d44:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8001d48:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d4a:	fab3 f383 	clz	r3, r3
 8001d4e:	b2db      	uxtb	r3, r3
 8001d50:	095b      	lsrs	r3, r3, #5
 8001d52:	b2db      	uxtb	r3, r3
 8001d54:	f043 0301 	orr.w	r3, r3, #1
 8001d58:	b2db      	uxtb	r3, r3
 8001d5a:	2b01      	cmp	r3, #1
 8001d5c:	d104      	bne.n	8001d68 <HAL_RCC_OscConfig+0xf7c>
 8001d5e:	4b01      	ldr	r3, [pc, #4]	; (8001d64 <HAL_RCC_OscConfig+0xf78>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	e029      	b.n	8001db8 <HAL_RCC_OscConfig+0xfcc>
 8001d64:	40021000 	.word	0x40021000
 8001d68:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d6c:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8001d70:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001d74:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d76:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d7a:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	fa93 f2a3 	rbit	r2, r3
 8001d84:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d88:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8001d8c:	601a      	str	r2, [r3, #0]
 8001d8e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d92:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8001d96:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001d9a:	601a      	str	r2, [r3, #0]
 8001d9c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001da0:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	fa93 f2a3 	rbit	r2, r3
 8001daa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001dae:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8001db2:	601a      	str	r2, [r3, #0]
 8001db4:	4b2b      	ldr	r3, [pc, #172]	; (8001e64 <HAL_RCC_OscConfig+0x1078>)
 8001db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001db8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001dbc:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8001dc0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001dc4:	6011      	str	r1, [r2, #0]
 8001dc6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001dca:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8001dce:	6812      	ldr	r2, [r2, #0]
 8001dd0:	fa92 f1a2 	rbit	r1, r2
 8001dd4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001dd8:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8001ddc:	6011      	str	r1, [r2, #0]
  return result;
 8001dde:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001de2:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8001de6:	6812      	ldr	r2, [r2, #0]
 8001de8:	fab2 f282 	clz	r2, r2
 8001dec:	b2d2      	uxtb	r2, r2
 8001dee:	f042 0220 	orr.w	r2, r2, #32
 8001df2:	b2d2      	uxtb	r2, r2
 8001df4:	f002 021f 	and.w	r2, r2, #31
 8001df8:	2101      	movs	r1, #1
 8001dfa:	fa01 f202 	lsl.w	r2, r1, r2
 8001dfe:	4013      	ands	r3, r2
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d180      	bne.n	8001d06 <HAL_RCC_OscConfig+0xf1a>
 8001e04:	e027      	b.n	8001e56 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e06:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e0a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	69db      	ldr	r3, [r3, #28]
 8001e12:	2b01      	cmp	r3, #1
 8001e14:	d101      	bne.n	8001e1a <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8001e16:	2301      	movs	r3, #1
 8001e18:	e01e      	b.n	8001e58 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001e1a:	4b12      	ldr	r3, [pc, #72]	; (8001e64 <HAL_RCC_OscConfig+0x1078>)
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001e22:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001e26:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001e2a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e2e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	6a1b      	ldr	r3, [r3, #32]
 8001e36:	429a      	cmp	r2, r3
 8001e38:	d10b      	bne.n	8001e52 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8001e3a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001e3e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001e42:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e46:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001e4e:	429a      	cmp	r2, r3
 8001e50:	d001      	beq.n	8001e56 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8001e52:	2301      	movs	r3, #1
 8001e54:	e000      	b.n	8001e58 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8001e56:	2300      	movs	r3, #0
}
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	40021000 	.word	0x40021000

08001e68 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b09e      	sub	sp, #120	; 0x78
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
 8001e70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001e72:	2300      	movs	r3, #0
 8001e74:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d101      	bne.n	8001e80 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	e162      	b.n	8002146 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001e80:	4b90      	ldr	r3, [pc, #576]	; (80020c4 <HAL_RCC_ClockConfig+0x25c>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f003 0307 	and.w	r3, r3, #7
 8001e88:	683a      	ldr	r2, [r7, #0]
 8001e8a:	429a      	cmp	r2, r3
 8001e8c:	d910      	bls.n	8001eb0 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e8e:	4b8d      	ldr	r3, [pc, #564]	; (80020c4 <HAL_RCC_ClockConfig+0x25c>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f023 0207 	bic.w	r2, r3, #7
 8001e96:	498b      	ldr	r1, [pc, #556]	; (80020c4 <HAL_RCC_ClockConfig+0x25c>)
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	4313      	orrs	r3, r2
 8001e9c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e9e:	4b89      	ldr	r3, [pc, #548]	; (80020c4 <HAL_RCC_ClockConfig+0x25c>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f003 0307 	and.w	r3, r3, #7
 8001ea6:	683a      	ldr	r2, [r7, #0]
 8001ea8:	429a      	cmp	r2, r3
 8001eaa:	d001      	beq.n	8001eb0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001eac:	2301      	movs	r3, #1
 8001eae:	e14a      	b.n	8002146 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f003 0302 	and.w	r3, r3, #2
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d008      	beq.n	8001ece <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ebc:	4b82      	ldr	r3, [pc, #520]	; (80020c8 <HAL_RCC_ClockConfig+0x260>)
 8001ebe:	685b      	ldr	r3, [r3, #4]
 8001ec0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	689b      	ldr	r3, [r3, #8]
 8001ec8:	497f      	ldr	r1, [pc, #508]	; (80020c8 <HAL_RCC_ClockConfig+0x260>)
 8001eca:	4313      	orrs	r3, r2
 8001ecc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f003 0301 	and.w	r3, r3, #1
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	f000 80dc 	beq.w	8002094 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	2b01      	cmp	r3, #1
 8001ee2:	d13c      	bne.n	8001f5e <HAL_RCC_ClockConfig+0xf6>
 8001ee4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001ee8:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eea:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001eec:	fa93 f3a3 	rbit	r3, r3
 8001ef0:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001ef2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ef4:	fab3 f383 	clz	r3, r3
 8001ef8:	b2db      	uxtb	r3, r3
 8001efa:	095b      	lsrs	r3, r3, #5
 8001efc:	b2db      	uxtb	r3, r3
 8001efe:	f043 0301 	orr.w	r3, r3, #1
 8001f02:	b2db      	uxtb	r3, r3
 8001f04:	2b01      	cmp	r3, #1
 8001f06:	d102      	bne.n	8001f0e <HAL_RCC_ClockConfig+0xa6>
 8001f08:	4b6f      	ldr	r3, [pc, #444]	; (80020c8 <HAL_RCC_ClockConfig+0x260>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	e00f      	b.n	8001f2e <HAL_RCC_ClockConfig+0xc6>
 8001f0e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001f12:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f14:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001f16:	fa93 f3a3 	rbit	r3, r3
 8001f1a:	667b      	str	r3, [r7, #100]	; 0x64
 8001f1c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001f20:	663b      	str	r3, [r7, #96]	; 0x60
 8001f22:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001f24:	fa93 f3a3 	rbit	r3, r3
 8001f28:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001f2a:	4b67      	ldr	r3, [pc, #412]	; (80020c8 <HAL_RCC_ClockConfig+0x260>)
 8001f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f2e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001f32:	65ba      	str	r2, [r7, #88]	; 0x58
 8001f34:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001f36:	fa92 f2a2 	rbit	r2, r2
 8001f3a:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8001f3c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001f3e:	fab2 f282 	clz	r2, r2
 8001f42:	b2d2      	uxtb	r2, r2
 8001f44:	f042 0220 	orr.w	r2, r2, #32
 8001f48:	b2d2      	uxtb	r2, r2
 8001f4a:	f002 021f 	and.w	r2, r2, #31
 8001f4e:	2101      	movs	r1, #1
 8001f50:	fa01 f202 	lsl.w	r2, r1, r2
 8001f54:	4013      	ands	r3, r2
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d17b      	bne.n	8002052 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	e0f3      	b.n	8002146 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	2b02      	cmp	r3, #2
 8001f64:	d13c      	bne.n	8001fe0 <HAL_RCC_ClockConfig+0x178>
 8001f66:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001f6a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f6c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001f6e:	fa93 f3a3 	rbit	r3, r3
 8001f72:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001f74:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f76:	fab3 f383 	clz	r3, r3
 8001f7a:	b2db      	uxtb	r3, r3
 8001f7c:	095b      	lsrs	r3, r3, #5
 8001f7e:	b2db      	uxtb	r3, r3
 8001f80:	f043 0301 	orr.w	r3, r3, #1
 8001f84:	b2db      	uxtb	r3, r3
 8001f86:	2b01      	cmp	r3, #1
 8001f88:	d102      	bne.n	8001f90 <HAL_RCC_ClockConfig+0x128>
 8001f8a:	4b4f      	ldr	r3, [pc, #316]	; (80020c8 <HAL_RCC_ClockConfig+0x260>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	e00f      	b.n	8001fb0 <HAL_RCC_ClockConfig+0x148>
 8001f90:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001f94:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001f98:	fa93 f3a3 	rbit	r3, r3
 8001f9c:	647b      	str	r3, [r7, #68]	; 0x44
 8001f9e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001fa2:	643b      	str	r3, [r7, #64]	; 0x40
 8001fa4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001fa6:	fa93 f3a3 	rbit	r3, r3
 8001faa:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001fac:	4b46      	ldr	r3, [pc, #280]	; (80020c8 <HAL_RCC_ClockConfig+0x260>)
 8001fae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fb0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001fb4:	63ba      	str	r2, [r7, #56]	; 0x38
 8001fb6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001fb8:	fa92 f2a2 	rbit	r2, r2
 8001fbc:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8001fbe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001fc0:	fab2 f282 	clz	r2, r2
 8001fc4:	b2d2      	uxtb	r2, r2
 8001fc6:	f042 0220 	orr.w	r2, r2, #32
 8001fca:	b2d2      	uxtb	r2, r2
 8001fcc:	f002 021f 	and.w	r2, r2, #31
 8001fd0:	2101      	movs	r1, #1
 8001fd2:	fa01 f202 	lsl.w	r2, r1, r2
 8001fd6:	4013      	ands	r3, r2
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d13a      	bne.n	8002052 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001fdc:	2301      	movs	r3, #1
 8001fde:	e0b2      	b.n	8002146 <HAL_RCC_ClockConfig+0x2de>
 8001fe0:	2302      	movs	r3, #2
 8001fe2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fe4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fe6:	fa93 f3a3 	rbit	r3, r3
 8001fea:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001fec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fee:	fab3 f383 	clz	r3, r3
 8001ff2:	b2db      	uxtb	r3, r3
 8001ff4:	095b      	lsrs	r3, r3, #5
 8001ff6:	b2db      	uxtb	r3, r3
 8001ff8:	f043 0301 	orr.w	r3, r3, #1
 8001ffc:	b2db      	uxtb	r3, r3
 8001ffe:	2b01      	cmp	r3, #1
 8002000:	d102      	bne.n	8002008 <HAL_RCC_ClockConfig+0x1a0>
 8002002:	4b31      	ldr	r3, [pc, #196]	; (80020c8 <HAL_RCC_ClockConfig+0x260>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	e00d      	b.n	8002024 <HAL_RCC_ClockConfig+0x1bc>
 8002008:	2302      	movs	r3, #2
 800200a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800200c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800200e:	fa93 f3a3 	rbit	r3, r3
 8002012:	627b      	str	r3, [r7, #36]	; 0x24
 8002014:	2302      	movs	r3, #2
 8002016:	623b      	str	r3, [r7, #32]
 8002018:	6a3b      	ldr	r3, [r7, #32]
 800201a:	fa93 f3a3 	rbit	r3, r3
 800201e:	61fb      	str	r3, [r7, #28]
 8002020:	4b29      	ldr	r3, [pc, #164]	; (80020c8 <HAL_RCC_ClockConfig+0x260>)
 8002022:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002024:	2202      	movs	r2, #2
 8002026:	61ba      	str	r2, [r7, #24]
 8002028:	69ba      	ldr	r2, [r7, #24]
 800202a:	fa92 f2a2 	rbit	r2, r2
 800202e:	617a      	str	r2, [r7, #20]
  return result;
 8002030:	697a      	ldr	r2, [r7, #20]
 8002032:	fab2 f282 	clz	r2, r2
 8002036:	b2d2      	uxtb	r2, r2
 8002038:	f042 0220 	orr.w	r2, r2, #32
 800203c:	b2d2      	uxtb	r2, r2
 800203e:	f002 021f 	and.w	r2, r2, #31
 8002042:	2101      	movs	r1, #1
 8002044:	fa01 f202 	lsl.w	r2, r1, r2
 8002048:	4013      	ands	r3, r2
 800204a:	2b00      	cmp	r3, #0
 800204c:	d101      	bne.n	8002052 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800204e:	2301      	movs	r3, #1
 8002050:	e079      	b.n	8002146 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002052:	4b1d      	ldr	r3, [pc, #116]	; (80020c8 <HAL_RCC_ClockConfig+0x260>)
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	f023 0203 	bic.w	r2, r3, #3
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	491a      	ldr	r1, [pc, #104]	; (80020c8 <HAL_RCC_ClockConfig+0x260>)
 8002060:	4313      	orrs	r3, r2
 8002062:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002064:	f7fe fb4e 	bl	8000704 <HAL_GetTick>
 8002068:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800206a:	e00a      	b.n	8002082 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800206c:	f7fe fb4a 	bl	8000704 <HAL_GetTick>
 8002070:	4602      	mov	r2, r0
 8002072:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002074:	1ad3      	subs	r3, r2, r3
 8002076:	f241 3288 	movw	r2, #5000	; 0x1388
 800207a:	4293      	cmp	r3, r2
 800207c:	d901      	bls.n	8002082 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800207e:	2303      	movs	r3, #3
 8002080:	e061      	b.n	8002146 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002082:	4b11      	ldr	r3, [pc, #68]	; (80020c8 <HAL_RCC_ClockConfig+0x260>)
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	f003 020c 	and.w	r2, r3, #12
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	009b      	lsls	r3, r3, #2
 8002090:	429a      	cmp	r2, r3
 8002092:	d1eb      	bne.n	800206c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002094:	4b0b      	ldr	r3, [pc, #44]	; (80020c4 <HAL_RCC_ClockConfig+0x25c>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f003 0307 	and.w	r3, r3, #7
 800209c:	683a      	ldr	r2, [r7, #0]
 800209e:	429a      	cmp	r2, r3
 80020a0:	d214      	bcs.n	80020cc <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020a2:	4b08      	ldr	r3, [pc, #32]	; (80020c4 <HAL_RCC_ClockConfig+0x25c>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f023 0207 	bic.w	r2, r3, #7
 80020aa:	4906      	ldr	r1, [pc, #24]	; (80020c4 <HAL_RCC_ClockConfig+0x25c>)
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	4313      	orrs	r3, r2
 80020b0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80020b2:	4b04      	ldr	r3, [pc, #16]	; (80020c4 <HAL_RCC_ClockConfig+0x25c>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f003 0307 	and.w	r3, r3, #7
 80020ba:	683a      	ldr	r2, [r7, #0]
 80020bc:	429a      	cmp	r2, r3
 80020be:	d005      	beq.n	80020cc <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80020c0:	2301      	movs	r3, #1
 80020c2:	e040      	b.n	8002146 <HAL_RCC_ClockConfig+0x2de>
 80020c4:	40022000 	.word	0x40022000
 80020c8:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f003 0304 	and.w	r3, r3, #4
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d008      	beq.n	80020ea <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80020d8:	4b1d      	ldr	r3, [pc, #116]	; (8002150 <HAL_RCC_ClockConfig+0x2e8>)
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	68db      	ldr	r3, [r3, #12]
 80020e4:	491a      	ldr	r1, [pc, #104]	; (8002150 <HAL_RCC_ClockConfig+0x2e8>)
 80020e6:	4313      	orrs	r3, r2
 80020e8:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f003 0308 	and.w	r3, r3, #8
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d009      	beq.n	800210a <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80020f6:	4b16      	ldr	r3, [pc, #88]	; (8002150 <HAL_RCC_ClockConfig+0x2e8>)
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	691b      	ldr	r3, [r3, #16]
 8002102:	00db      	lsls	r3, r3, #3
 8002104:	4912      	ldr	r1, [pc, #72]	; (8002150 <HAL_RCC_ClockConfig+0x2e8>)
 8002106:	4313      	orrs	r3, r2
 8002108:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800210a:	f000 f829 	bl	8002160 <HAL_RCC_GetSysClockFreq>
 800210e:	4601      	mov	r1, r0
 8002110:	4b0f      	ldr	r3, [pc, #60]	; (8002150 <HAL_RCC_ClockConfig+0x2e8>)
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002118:	22f0      	movs	r2, #240	; 0xf0
 800211a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800211c:	693a      	ldr	r2, [r7, #16]
 800211e:	fa92 f2a2 	rbit	r2, r2
 8002122:	60fa      	str	r2, [r7, #12]
  return result;
 8002124:	68fa      	ldr	r2, [r7, #12]
 8002126:	fab2 f282 	clz	r2, r2
 800212a:	b2d2      	uxtb	r2, r2
 800212c:	40d3      	lsrs	r3, r2
 800212e:	4a09      	ldr	r2, [pc, #36]	; (8002154 <HAL_RCC_ClockConfig+0x2ec>)
 8002130:	5cd3      	ldrb	r3, [r2, r3]
 8002132:	fa21 f303 	lsr.w	r3, r1, r3
 8002136:	4a08      	ldr	r2, [pc, #32]	; (8002158 <HAL_RCC_ClockConfig+0x2f0>)
 8002138:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800213a:	4b08      	ldr	r3, [pc, #32]	; (800215c <HAL_RCC_ClockConfig+0x2f4>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4618      	mov	r0, r3
 8002140:	f7fe fa9c 	bl	800067c <HAL_InitTick>
  
  return HAL_OK;
 8002144:	2300      	movs	r3, #0
}
 8002146:	4618      	mov	r0, r3
 8002148:	3778      	adds	r7, #120	; 0x78
 800214a:	46bd      	mov	sp, r7
 800214c:	bd80      	pop	{r7, pc}
 800214e:	bf00      	nop
 8002150:	40021000 	.word	0x40021000
 8002154:	080029bc 	.word	0x080029bc
 8002158:	20000000 	.word	0x20000000
 800215c:	20000004 	.word	0x20000004

08002160 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002160:	b480      	push	{r7}
 8002162:	b08b      	sub	sp, #44	; 0x2c
 8002164:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002166:	2300      	movs	r3, #0
 8002168:	61fb      	str	r3, [r7, #28]
 800216a:	2300      	movs	r3, #0
 800216c:	61bb      	str	r3, [r7, #24]
 800216e:	2300      	movs	r3, #0
 8002170:	627b      	str	r3, [r7, #36]	; 0x24
 8002172:	2300      	movs	r3, #0
 8002174:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002176:	2300      	movs	r3, #0
 8002178:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800217a:	4b29      	ldr	r3, [pc, #164]	; (8002220 <HAL_RCC_GetSysClockFreq+0xc0>)
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002180:	69fb      	ldr	r3, [r7, #28]
 8002182:	f003 030c 	and.w	r3, r3, #12
 8002186:	2b04      	cmp	r3, #4
 8002188:	d002      	beq.n	8002190 <HAL_RCC_GetSysClockFreq+0x30>
 800218a:	2b08      	cmp	r3, #8
 800218c:	d003      	beq.n	8002196 <HAL_RCC_GetSysClockFreq+0x36>
 800218e:	e03c      	b.n	800220a <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002190:	4b24      	ldr	r3, [pc, #144]	; (8002224 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002192:	623b      	str	r3, [r7, #32]
      break;
 8002194:	e03c      	b.n	8002210 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002196:	69fb      	ldr	r3, [r7, #28]
 8002198:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800219c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80021a0:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021a2:	68ba      	ldr	r2, [r7, #8]
 80021a4:	fa92 f2a2 	rbit	r2, r2
 80021a8:	607a      	str	r2, [r7, #4]
  return result;
 80021aa:	687a      	ldr	r2, [r7, #4]
 80021ac:	fab2 f282 	clz	r2, r2
 80021b0:	b2d2      	uxtb	r2, r2
 80021b2:	40d3      	lsrs	r3, r2
 80021b4:	4a1c      	ldr	r2, [pc, #112]	; (8002228 <HAL_RCC_GetSysClockFreq+0xc8>)
 80021b6:	5cd3      	ldrb	r3, [r2, r3]
 80021b8:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80021ba:	4b19      	ldr	r3, [pc, #100]	; (8002220 <HAL_RCC_GetSysClockFreq+0xc0>)
 80021bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021be:	f003 030f 	and.w	r3, r3, #15
 80021c2:	220f      	movs	r2, #15
 80021c4:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021c6:	693a      	ldr	r2, [r7, #16]
 80021c8:	fa92 f2a2 	rbit	r2, r2
 80021cc:	60fa      	str	r2, [r7, #12]
  return result;
 80021ce:	68fa      	ldr	r2, [r7, #12]
 80021d0:	fab2 f282 	clz	r2, r2
 80021d4:	b2d2      	uxtb	r2, r2
 80021d6:	40d3      	lsrs	r3, r2
 80021d8:	4a14      	ldr	r2, [pc, #80]	; (800222c <HAL_RCC_GetSysClockFreq+0xcc>)
 80021da:	5cd3      	ldrb	r3, [r2, r3]
 80021dc:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80021de:	69fb      	ldr	r3, [r7, #28]
 80021e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d008      	beq.n	80021fa <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80021e8:	4a0e      	ldr	r2, [pc, #56]	; (8002224 <HAL_RCC_GetSysClockFreq+0xc4>)
 80021ea:	69bb      	ldr	r3, [r7, #24]
 80021ec:	fbb2 f2f3 	udiv	r2, r2, r3
 80021f0:	697b      	ldr	r3, [r7, #20]
 80021f2:	fb02 f303 	mul.w	r3, r2, r3
 80021f6:	627b      	str	r3, [r7, #36]	; 0x24
 80021f8:	e004      	b.n	8002204 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80021fa:	697b      	ldr	r3, [r7, #20]
 80021fc:	4a0c      	ldr	r2, [pc, #48]	; (8002230 <HAL_RCC_GetSysClockFreq+0xd0>)
 80021fe:	fb02 f303 	mul.w	r3, r2, r3
 8002202:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002206:	623b      	str	r3, [r7, #32]
      break;
 8002208:	e002      	b.n	8002210 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800220a:	4b06      	ldr	r3, [pc, #24]	; (8002224 <HAL_RCC_GetSysClockFreq+0xc4>)
 800220c:	623b      	str	r3, [r7, #32]
      break;
 800220e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002210:	6a3b      	ldr	r3, [r7, #32]
}
 8002212:	4618      	mov	r0, r3
 8002214:	372c      	adds	r7, #44	; 0x2c
 8002216:	46bd      	mov	sp, r7
 8002218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221c:	4770      	bx	lr
 800221e:	bf00      	nop
 8002220:	40021000 	.word	0x40021000
 8002224:	007a1200 	.word	0x007a1200
 8002228:	080029d4 	.word	0x080029d4
 800222c:	080029e4 	.word	0x080029e4
 8002230:	003d0900 	.word	0x003d0900

08002234 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002234:	b480      	push	{r7}
 8002236:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002238:	4b03      	ldr	r3, [pc, #12]	; (8002248 <HAL_RCC_GetHCLKFreq+0x14>)
 800223a:	681b      	ldr	r3, [r3, #0]
}
 800223c:	4618      	mov	r0, r3
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr
 8002246:	bf00      	nop
 8002248:	20000000 	.word	0x20000000

0800224c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b082      	sub	sp, #8
 8002250:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002252:	f7ff ffef 	bl	8002234 <HAL_RCC_GetHCLKFreq>
 8002256:	4601      	mov	r1, r0
 8002258:	4b0b      	ldr	r3, [pc, #44]	; (8002288 <HAL_RCC_GetPCLK1Freq+0x3c>)
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002260:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002264:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002266:	687a      	ldr	r2, [r7, #4]
 8002268:	fa92 f2a2 	rbit	r2, r2
 800226c:	603a      	str	r2, [r7, #0]
  return result;
 800226e:	683a      	ldr	r2, [r7, #0]
 8002270:	fab2 f282 	clz	r2, r2
 8002274:	b2d2      	uxtb	r2, r2
 8002276:	40d3      	lsrs	r3, r2
 8002278:	4a04      	ldr	r2, [pc, #16]	; (800228c <HAL_RCC_GetPCLK1Freq+0x40>)
 800227a:	5cd3      	ldrb	r3, [r2, r3]
 800227c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002280:	4618      	mov	r0, r3
 8002282:	3708      	adds	r7, #8
 8002284:	46bd      	mov	sp, r7
 8002286:	bd80      	pop	{r7, pc}
 8002288:	40021000 	.word	0x40021000
 800228c:	080029cc 	.word	0x080029cc

08002290 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b082      	sub	sp, #8
 8002294:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002296:	f7ff ffcd 	bl	8002234 <HAL_RCC_GetHCLKFreq>
 800229a:	4601      	mov	r1, r0
 800229c:	4b0b      	ldr	r3, [pc, #44]	; (80022cc <HAL_RCC_GetPCLK2Freq+0x3c>)
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80022a4:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80022a8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022aa:	687a      	ldr	r2, [r7, #4]
 80022ac:	fa92 f2a2 	rbit	r2, r2
 80022b0:	603a      	str	r2, [r7, #0]
  return result;
 80022b2:	683a      	ldr	r2, [r7, #0]
 80022b4:	fab2 f282 	clz	r2, r2
 80022b8:	b2d2      	uxtb	r2, r2
 80022ba:	40d3      	lsrs	r3, r2
 80022bc:	4a04      	ldr	r2, [pc, #16]	; (80022d0 <HAL_RCC_GetPCLK2Freq+0x40>)
 80022be:	5cd3      	ldrb	r3, [r2, r3]
 80022c0:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80022c4:	4618      	mov	r0, r3
 80022c6:	3708      	adds	r7, #8
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	40021000 	.word	0x40021000
 80022d0:	080029cc 	.word	0x080029cc

080022d4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b082      	sub	sp, #8
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d101      	bne.n	80022e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80022e2:	2301      	movs	r3, #1
 80022e4:	e040      	b.n	8002368 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d106      	bne.n	80022fc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2200      	movs	r2, #0
 80022f2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80022f6:	6878      	ldr	r0, [r7, #4]
 80022f8:	f7fe f902 	bl	8000500 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2224      	movs	r2, #36	; 0x24
 8002300:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	681a      	ldr	r2, [r3, #0]
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f022 0201 	bic.w	r2, r2, #1
 8002310:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002312:	6878      	ldr	r0, [r7, #4]
 8002314:	f000 f82c 	bl	8002370 <UART_SetConfig>
 8002318:	4603      	mov	r3, r0
 800231a:	2b01      	cmp	r3, #1
 800231c:	d101      	bne.n	8002322 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800231e:	2301      	movs	r3, #1
 8002320:	e022      	b.n	8002368 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002326:	2b00      	cmp	r3, #0
 8002328:	d002      	beq.n	8002330 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800232a:	6878      	ldr	r0, [r7, #4]
 800232c:	f000 f956 	bl	80025dc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	685a      	ldr	r2, [r3, #4]
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800233e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	689a      	ldr	r2, [r3, #8]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800234e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	681a      	ldr	r2, [r3, #0]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f042 0201 	orr.w	r2, r2, #1
 800235e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002360:	6878      	ldr	r0, [r7, #4]
 8002362:	f000 f9dd 	bl	8002720 <UART_CheckIdleState>
 8002366:	4603      	mov	r3, r0
}
 8002368:	4618      	mov	r0, r3
 800236a:	3708      	adds	r7, #8
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}

08002370 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b088      	sub	sp, #32
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002378:	2300      	movs	r3, #0
 800237a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	689a      	ldr	r2, [r3, #8]
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	691b      	ldr	r3, [r3, #16]
 8002384:	431a      	orrs	r2, r3
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	695b      	ldr	r3, [r3, #20]
 800238a:	431a      	orrs	r2, r3
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	69db      	ldr	r3, [r3, #28]
 8002390:	4313      	orrs	r3, r2
 8002392:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	681a      	ldr	r2, [r3, #0]
 800239a:	4b8a      	ldr	r3, [pc, #552]	; (80025c4 <UART_SetConfig+0x254>)
 800239c:	4013      	ands	r3, r2
 800239e:	687a      	ldr	r2, [r7, #4]
 80023a0:	6812      	ldr	r2, [r2, #0]
 80023a2:	6979      	ldr	r1, [r7, #20]
 80023a4:	430b      	orrs	r3, r1
 80023a6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	685b      	ldr	r3, [r3, #4]
 80023ae:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	68da      	ldr	r2, [r3, #12]
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	430a      	orrs	r2, r1
 80023bc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	699b      	ldr	r3, [r3, #24]
 80023c2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6a1b      	ldr	r3, [r3, #32]
 80023c8:	697a      	ldr	r2, [r7, #20]
 80023ca:	4313      	orrs	r3, r2
 80023cc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	689b      	ldr	r3, [r3, #8]
 80023d4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	697a      	ldr	r2, [r7, #20]
 80023de:	430a      	orrs	r2, r1
 80023e0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	4a78      	ldr	r2, [pc, #480]	; (80025c8 <UART_SetConfig+0x258>)
 80023e8:	4293      	cmp	r3, r2
 80023ea:	d120      	bne.n	800242e <UART_SetConfig+0xbe>
 80023ec:	4b77      	ldr	r3, [pc, #476]	; (80025cc <UART_SetConfig+0x25c>)
 80023ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023f0:	f003 0303 	and.w	r3, r3, #3
 80023f4:	2b03      	cmp	r3, #3
 80023f6:	d817      	bhi.n	8002428 <UART_SetConfig+0xb8>
 80023f8:	a201      	add	r2, pc, #4	; (adr r2, 8002400 <UART_SetConfig+0x90>)
 80023fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023fe:	bf00      	nop
 8002400:	08002411 	.word	0x08002411
 8002404:	0800241d 	.word	0x0800241d
 8002408:	08002423 	.word	0x08002423
 800240c:	08002417 	.word	0x08002417
 8002410:	2300      	movs	r3, #0
 8002412:	77fb      	strb	r3, [r7, #31]
 8002414:	e01d      	b.n	8002452 <UART_SetConfig+0xe2>
 8002416:	2302      	movs	r3, #2
 8002418:	77fb      	strb	r3, [r7, #31]
 800241a:	e01a      	b.n	8002452 <UART_SetConfig+0xe2>
 800241c:	2304      	movs	r3, #4
 800241e:	77fb      	strb	r3, [r7, #31]
 8002420:	e017      	b.n	8002452 <UART_SetConfig+0xe2>
 8002422:	2308      	movs	r3, #8
 8002424:	77fb      	strb	r3, [r7, #31]
 8002426:	e014      	b.n	8002452 <UART_SetConfig+0xe2>
 8002428:	2310      	movs	r3, #16
 800242a:	77fb      	strb	r3, [r7, #31]
 800242c:	e011      	b.n	8002452 <UART_SetConfig+0xe2>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4a67      	ldr	r2, [pc, #412]	; (80025d0 <UART_SetConfig+0x260>)
 8002434:	4293      	cmp	r3, r2
 8002436:	d102      	bne.n	800243e <UART_SetConfig+0xce>
 8002438:	2300      	movs	r3, #0
 800243a:	77fb      	strb	r3, [r7, #31]
 800243c:	e009      	b.n	8002452 <UART_SetConfig+0xe2>
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4a64      	ldr	r2, [pc, #400]	; (80025d4 <UART_SetConfig+0x264>)
 8002444:	4293      	cmp	r3, r2
 8002446:	d102      	bne.n	800244e <UART_SetConfig+0xde>
 8002448:	2300      	movs	r3, #0
 800244a:	77fb      	strb	r3, [r7, #31]
 800244c:	e001      	b.n	8002452 <UART_SetConfig+0xe2>
 800244e:	2310      	movs	r3, #16
 8002450:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	69db      	ldr	r3, [r3, #28]
 8002456:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800245a:	d15b      	bne.n	8002514 <UART_SetConfig+0x1a4>
  {
    switch (clocksource)
 800245c:	7ffb      	ldrb	r3, [r7, #31]
 800245e:	2b08      	cmp	r3, #8
 8002460:	d827      	bhi.n	80024b2 <UART_SetConfig+0x142>
 8002462:	a201      	add	r2, pc, #4	; (adr r2, 8002468 <UART_SetConfig+0xf8>)
 8002464:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002468:	0800248d 	.word	0x0800248d
 800246c:	08002495 	.word	0x08002495
 8002470:	0800249d 	.word	0x0800249d
 8002474:	080024b3 	.word	0x080024b3
 8002478:	080024a3 	.word	0x080024a3
 800247c:	080024b3 	.word	0x080024b3
 8002480:	080024b3 	.word	0x080024b3
 8002484:	080024b3 	.word	0x080024b3
 8002488:	080024ab 	.word	0x080024ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800248c:	f7ff fede 	bl	800224c <HAL_RCC_GetPCLK1Freq>
 8002490:	61b8      	str	r0, [r7, #24]
        break;
 8002492:	e013      	b.n	80024bc <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002494:	f7ff fefc 	bl	8002290 <HAL_RCC_GetPCLK2Freq>
 8002498:	61b8      	str	r0, [r7, #24]
        break;
 800249a:	e00f      	b.n	80024bc <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800249c:	4b4e      	ldr	r3, [pc, #312]	; (80025d8 <UART_SetConfig+0x268>)
 800249e:	61bb      	str	r3, [r7, #24]
        break;
 80024a0:	e00c      	b.n	80024bc <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80024a2:	f7ff fe5d 	bl	8002160 <HAL_RCC_GetSysClockFreq>
 80024a6:	61b8      	str	r0, [r7, #24]
        break;
 80024a8:	e008      	b.n	80024bc <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80024aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80024ae:	61bb      	str	r3, [r7, #24]
        break;
 80024b0:	e004      	b.n	80024bc <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 80024b2:	2300      	movs	r3, #0
 80024b4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80024b6:	2301      	movs	r3, #1
 80024b8:	77bb      	strb	r3, [r7, #30]
        break;
 80024ba:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80024bc:	69bb      	ldr	r3, [r7, #24]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d074      	beq.n	80025ac <UART_SetConfig+0x23c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80024c2:	69bb      	ldr	r3, [r7, #24]
 80024c4:	005a      	lsls	r2, r3, #1
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	085b      	lsrs	r3, r3, #1
 80024cc:	441a      	add	r2, r3
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80024d6:	b29b      	uxth	r3, r3
 80024d8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80024da:	693b      	ldr	r3, [r7, #16]
 80024dc:	2b0f      	cmp	r3, #15
 80024de:	d916      	bls.n	800250e <UART_SetConfig+0x19e>
 80024e0:	693b      	ldr	r3, [r7, #16]
 80024e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024e6:	d212      	bcs.n	800250e <UART_SetConfig+0x19e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80024e8:	693b      	ldr	r3, [r7, #16]
 80024ea:	b29b      	uxth	r3, r3
 80024ec:	f023 030f 	bic.w	r3, r3, #15
 80024f0:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80024f2:	693b      	ldr	r3, [r7, #16]
 80024f4:	085b      	lsrs	r3, r3, #1
 80024f6:	b29b      	uxth	r3, r3
 80024f8:	f003 0307 	and.w	r3, r3, #7
 80024fc:	b29a      	uxth	r2, r3
 80024fe:	89fb      	ldrh	r3, [r7, #14]
 8002500:	4313      	orrs	r3, r2
 8002502:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	89fa      	ldrh	r2, [r7, #14]
 800250a:	60da      	str	r2, [r3, #12]
 800250c:	e04e      	b.n	80025ac <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 800250e:	2301      	movs	r3, #1
 8002510:	77bb      	strb	r3, [r7, #30]
 8002512:	e04b      	b.n	80025ac <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002514:	7ffb      	ldrb	r3, [r7, #31]
 8002516:	2b08      	cmp	r3, #8
 8002518:	d827      	bhi.n	800256a <UART_SetConfig+0x1fa>
 800251a:	a201      	add	r2, pc, #4	; (adr r2, 8002520 <UART_SetConfig+0x1b0>)
 800251c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002520:	08002545 	.word	0x08002545
 8002524:	0800254d 	.word	0x0800254d
 8002528:	08002555 	.word	0x08002555
 800252c:	0800256b 	.word	0x0800256b
 8002530:	0800255b 	.word	0x0800255b
 8002534:	0800256b 	.word	0x0800256b
 8002538:	0800256b 	.word	0x0800256b
 800253c:	0800256b 	.word	0x0800256b
 8002540:	08002563 	.word	0x08002563
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002544:	f7ff fe82 	bl	800224c <HAL_RCC_GetPCLK1Freq>
 8002548:	61b8      	str	r0, [r7, #24]
        break;
 800254a:	e013      	b.n	8002574 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800254c:	f7ff fea0 	bl	8002290 <HAL_RCC_GetPCLK2Freq>
 8002550:	61b8      	str	r0, [r7, #24]
        break;
 8002552:	e00f      	b.n	8002574 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002554:	4b20      	ldr	r3, [pc, #128]	; (80025d8 <UART_SetConfig+0x268>)
 8002556:	61bb      	str	r3, [r7, #24]
        break;
 8002558:	e00c      	b.n	8002574 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800255a:	f7ff fe01 	bl	8002160 <HAL_RCC_GetSysClockFreq>
 800255e:	61b8      	str	r0, [r7, #24]
        break;
 8002560:	e008      	b.n	8002574 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002562:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002566:	61bb      	str	r3, [r7, #24]
        break;
 8002568:	e004      	b.n	8002574 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 800256a:	2300      	movs	r3, #0
 800256c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800256e:	2301      	movs	r3, #1
 8002570:	77bb      	strb	r3, [r7, #30]
        break;
 8002572:	bf00      	nop
    }

    if (pclk != 0U)
 8002574:	69bb      	ldr	r3, [r7, #24]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d018      	beq.n	80025ac <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	685b      	ldr	r3, [r3, #4]
 800257e:	085a      	lsrs	r2, r3, #1
 8002580:	69bb      	ldr	r3, [r7, #24]
 8002582:	441a      	add	r2, r3
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	fbb2 f3f3 	udiv	r3, r2, r3
 800258c:	b29b      	uxth	r3, r3
 800258e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002590:	693b      	ldr	r3, [r7, #16]
 8002592:	2b0f      	cmp	r3, #15
 8002594:	d908      	bls.n	80025a8 <UART_SetConfig+0x238>
 8002596:	693b      	ldr	r3, [r7, #16]
 8002598:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800259c:	d204      	bcs.n	80025a8 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = usartdiv;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	693a      	ldr	r2, [r7, #16]
 80025a4:	60da      	str	r2, [r3, #12]
 80025a6:	e001      	b.n	80025ac <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80025a8:	2301      	movs	r3, #1
 80025aa:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2200      	movs	r2, #0
 80025b0:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2200      	movs	r2, #0
 80025b6:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80025b8:	7fbb      	ldrb	r3, [r7, #30]
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	3720      	adds	r7, #32
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	bf00      	nop
 80025c4:	efff69f3 	.word	0xefff69f3
 80025c8:	40013800 	.word	0x40013800
 80025cc:	40021000 	.word	0x40021000
 80025d0:	40004400 	.word	0x40004400
 80025d4:	40004800 	.word	0x40004800
 80025d8:	007a1200 	.word	0x007a1200

080025dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80025dc:	b480      	push	{r7}
 80025de:	b083      	sub	sp, #12
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025e8:	f003 0301 	and.w	r3, r3, #1
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d00a      	beq.n	8002606 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	685b      	ldr	r3, [r3, #4]
 80025f6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	430a      	orrs	r2, r1
 8002604:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800260a:	f003 0302 	and.w	r3, r3, #2
 800260e:	2b00      	cmp	r3, #0
 8002610:	d00a      	beq.n	8002628 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	430a      	orrs	r2, r1
 8002626:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800262c:	f003 0304 	and.w	r3, r3, #4
 8002630:	2b00      	cmp	r3, #0
 8002632:	d00a      	beq.n	800264a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	430a      	orrs	r2, r1
 8002648:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800264e:	f003 0308 	and.w	r3, r3, #8
 8002652:	2b00      	cmp	r3, #0
 8002654:	d00a      	beq.n	800266c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	430a      	orrs	r2, r1
 800266a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002670:	f003 0310 	and.w	r3, r3, #16
 8002674:	2b00      	cmp	r3, #0
 8002676:	d00a      	beq.n	800268e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	689b      	ldr	r3, [r3, #8]
 800267e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	430a      	orrs	r2, r1
 800268c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002692:	f003 0320 	and.w	r3, r3, #32
 8002696:	2b00      	cmp	r3, #0
 8002698:	d00a      	beq.n	80026b0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	689b      	ldr	r3, [r3, #8]
 80026a0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	430a      	orrs	r2, r1
 80026ae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d01a      	beq.n	80026f2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	430a      	orrs	r2, r1
 80026d0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026d6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80026da:	d10a      	bne.n	80026f2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	430a      	orrs	r2, r1
 80026f0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d00a      	beq.n	8002714 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	430a      	orrs	r2, r1
 8002712:	605a      	str	r2, [r3, #4]
  }
}
 8002714:	bf00      	nop
 8002716:	370c      	adds	r7, #12
 8002718:	46bd      	mov	sp, r7
 800271a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271e:	4770      	bx	lr

08002720 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b086      	sub	sp, #24
 8002724:	af02      	add	r7, sp, #8
 8002726:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2200      	movs	r2, #0
 800272c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002730:	f7fd ffe8 	bl	8000704 <HAL_GetTick>
 8002734:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f003 0308 	and.w	r3, r3, #8
 8002740:	2b08      	cmp	r3, #8
 8002742:	d10e      	bne.n	8002762 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002744:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002748:	9300      	str	r3, [sp, #0]
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	2200      	movs	r2, #0
 800274e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002752:	6878      	ldr	r0, [r7, #4]
 8002754:	f000 f82d 	bl	80027b2 <UART_WaitOnFlagUntilTimeout>
 8002758:	4603      	mov	r3, r0
 800275a:	2b00      	cmp	r3, #0
 800275c:	d001      	beq.n	8002762 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800275e:	2303      	movs	r3, #3
 8002760:	e023      	b.n	80027aa <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f003 0304 	and.w	r3, r3, #4
 800276c:	2b04      	cmp	r3, #4
 800276e:	d10e      	bne.n	800278e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002770:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002774:	9300      	str	r3, [sp, #0]
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	2200      	movs	r2, #0
 800277a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800277e:	6878      	ldr	r0, [r7, #4]
 8002780:	f000 f817 	bl	80027b2 <UART_WaitOnFlagUntilTimeout>
 8002784:	4603      	mov	r3, r0
 8002786:	2b00      	cmp	r3, #0
 8002788:	d001      	beq.n	800278e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800278a:	2303      	movs	r3, #3
 800278c:	e00d      	b.n	80027aa <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2220      	movs	r2, #32
 8002792:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2220      	movs	r2, #32
 8002798:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2200      	movs	r2, #0
 800279e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2200      	movs	r2, #0
 80027a4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80027a8:	2300      	movs	r3, #0
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	3710      	adds	r7, #16
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bd80      	pop	{r7, pc}

080027b2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80027b2:	b580      	push	{r7, lr}
 80027b4:	b09c      	sub	sp, #112	; 0x70
 80027b6:	af00      	add	r7, sp, #0
 80027b8:	60f8      	str	r0, [r7, #12]
 80027ba:	60b9      	str	r1, [r7, #8]
 80027bc:	603b      	str	r3, [r7, #0]
 80027be:	4613      	mov	r3, r2
 80027c0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80027c2:	e0a5      	b.n	8002910 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027c4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80027c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027ca:	f000 80a1 	beq.w	8002910 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027ce:	f7fd ff99 	bl	8000704 <HAL_GetTick>
 80027d2:	4602      	mov	r2, r0
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	1ad3      	subs	r3, r2, r3
 80027d8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80027da:	429a      	cmp	r2, r3
 80027dc:	d302      	bcc.n	80027e4 <UART_WaitOnFlagUntilTimeout+0x32>
 80027de:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d13e      	bne.n	8002862 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80027ec:	e853 3f00 	ldrex	r3, [r3]
 80027f0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80027f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80027f4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80027f8:	667b      	str	r3, [r7, #100]	; 0x64
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	461a      	mov	r2, r3
 8002800:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002802:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002804:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002806:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8002808:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800280a:	e841 2300 	strex	r3, r2, [r1]
 800280e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8002810:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002812:	2b00      	cmp	r3, #0
 8002814:	d1e6      	bne.n	80027e4 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	3308      	adds	r3, #8
 800281c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800281e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002820:	e853 3f00 	ldrex	r3, [r3]
 8002824:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002826:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002828:	f023 0301 	bic.w	r3, r3, #1
 800282c:	663b      	str	r3, [r7, #96]	; 0x60
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	3308      	adds	r3, #8
 8002834:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002836:	64ba      	str	r2, [r7, #72]	; 0x48
 8002838:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800283a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800283c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800283e:	e841 2300 	strex	r3, r2, [r1]
 8002842:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8002844:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002846:	2b00      	cmp	r3, #0
 8002848:	d1e5      	bne.n	8002816 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	2220      	movs	r2, #32
 800284e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	2220      	movs	r2, #32
 8002854:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	2200      	movs	r2, #0
 800285a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800285e:	2303      	movs	r3, #3
 8002860:	e067      	b.n	8002932 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f003 0304 	and.w	r3, r3, #4
 800286c:	2b00      	cmp	r3, #0
 800286e:	d04f      	beq.n	8002910 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	69db      	ldr	r3, [r3, #28]
 8002876:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800287a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800287e:	d147      	bne.n	8002910 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002888:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002890:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002892:	e853 3f00 	ldrex	r3, [r3]
 8002896:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800289a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800289e:	66fb      	str	r3, [r7, #108]	; 0x6c
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	461a      	mov	r2, r3
 80028a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80028a8:	637b      	str	r3, [r7, #52]	; 0x34
 80028aa:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028ac:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80028ae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80028b0:	e841 2300 	strex	r3, r2, [r1]
 80028b4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80028b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d1e6      	bne.n	800288a <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	3308      	adds	r3, #8
 80028c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028c4:	697b      	ldr	r3, [r7, #20]
 80028c6:	e853 3f00 	ldrex	r3, [r3]
 80028ca:	613b      	str	r3, [r7, #16]
   return(result);
 80028cc:	693b      	ldr	r3, [r7, #16]
 80028ce:	f023 0301 	bic.w	r3, r3, #1
 80028d2:	66bb      	str	r3, [r7, #104]	; 0x68
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	3308      	adds	r3, #8
 80028da:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80028dc:	623a      	str	r2, [r7, #32]
 80028de:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028e0:	69f9      	ldr	r1, [r7, #28]
 80028e2:	6a3a      	ldr	r2, [r7, #32]
 80028e4:	e841 2300 	strex	r3, r2, [r1]
 80028e8:	61bb      	str	r3, [r7, #24]
   return(result);
 80028ea:	69bb      	ldr	r3, [r7, #24]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d1e5      	bne.n	80028bc <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	2220      	movs	r2, #32
 80028f4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	2220      	movs	r2, #32
 80028fa:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	2220      	movs	r2, #32
 8002900:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	2200      	movs	r2, #0
 8002908:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800290c:	2303      	movs	r3, #3
 800290e:	e010      	b.n	8002932 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	69da      	ldr	r2, [r3, #28]
 8002916:	68bb      	ldr	r3, [r7, #8]
 8002918:	4013      	ands	r3, r2
 800291a:	68ba      	ldr	r2, [r7, #8]
 800291c:	429a      	cmp	r2, r3
 800291e:	bf0c      	ite	eq
 8002920:	2301      	moveq	r3, #1
 8002922:	2300      	movne	r3, #0
 8002924:	b2db      	uxtb	r3, r3
 8002926:	461a      	mov	r2, r3
 8002928:	79fb      	ldrb	r3, [r7, #7]
 800292a:	429a      	cmp	r2, r3
 800292c:	f43f af4a 	beq.w	80027c4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002930:	2300      	movs	r3, #0
}
 8002932:	4618      	mov	r0, r3
 8002934:	3770      	adds	r7, #112	; 0x70
 8002936:	46bd      	mov	sp, r7
 8002938:	bd80      	pop	{r7, pc}
	...

0800293c <__libc_init_array>:
 800293c:	b570      	push	{r4, r5, r6, lr}
 800293e:	4d0d      	ldr	r5, [pc, #52]	; (8002974 <__libc_init_array+0x38>)
 8002940:	4c0d      	ldr	r4, [pc, #52]	; (8002978 <__libc_init_array+0x3c>)
 8002942:	1b64      	subs	r4, r4, r5
 8002944:	10a4      	asrs	r4, r4, #2
 8002946:	2600      	movs	r6, #0
 8002948:	42a6      	cmp	r6, r4
 800294a:	d109      	bne.n	8002960 <__libc_init_array+0x24>
 800294c:	4d0b      	ldr	r5, [pc, #44]	; (800297c <__libc_init_array+0x40>)
 800294e:	4c0c      	ldr	r4, [pc, #48]	; (8002980 <__libc_init_array+0x44>)
 8002950:	f000 f820 	bl	8002994 <_init>
 8002954:	1b64      	subs	r4, r4, r5
 8002956:	10a4      	asrs	r4, r4, #2
 8002958:	2600      	movs	r6, #0
 800295a:	42a6      	cmp	r6, r4
 800295c:	d105      	bne.n	800296a <__libc_init_array+0x2e>
 800295e:	bd70      	pop	{r4, r5, r6, pc}
 8002960:	f855 3b04 	ldr.w	r3, [r5], #4
 8002964:	4798      	blx	r3
 8002966:	3601      	adds	r6, #1
 8002968:	e7ee      	b.n	8002948 <__libc_init_array+0xc>
 800296a:	f855 3b04 	ldr.w	r3, [r5], #4
 800296e:	4798      	blx	r3
 8002970:	3601      	adds	r6, #1
 8002972:	e7f2      	b.n	800295a <__libc_init_array+0x1e>
 8002974:	080029f4 	.word	0x080029f4
 8002978:	080029f4 	.word	0x080029f4
 800297c:	080029f4 	.word	0x080029f4
 8002980:	080029f8 	.word	0x080029f8

08002984 <memset>:
 8002984:	4402      	add	r2, r0
 8002986:	4603      	mov	r3, r0
 8002988:	4293      	cmp	r3, r2
 800298a:	d100      	bne.n	800298e <memset+0xa>
 800298c:	4770      	bx	lr
 800298e:	f803 1b01 	strb.w	r1, [r3], #1
 8002992:	e7f9      	b.n	8002988 <memset+0x4>

08002994 <_init>:
 8002994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002996:	bf00      	nop
 8002998:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800299a:	bc08      	pop	{r3}
 800299c:	469e      	mov	lr, r3
 800299e:	4770      	bx	lr

080029a0 <_fini>:
 80029a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029a2:	bf00      	nop
 80029a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029a6:	bc08      	pop	{r3}
 80029a8:	469e      	mov	lr, r3
 80029aa:	4770      	bx	lr
