 Instruction Set Features for Protection<body>

  Instruction Set Features for Protection  
      Modal Orientation
 
  Key processor state: CP0 registers
  Access controlled by special instructions which check processor mode for execution
  Processor state reflects the CPU mode
  Unauthorized accesses are trapped and handled by a privileged routine
       Privilege mode: Kernel, supervisor, user
 
  changes via: traps to privileged handlers which limit functionality and entry points
  Base protection bootstrapped with special power-on traps and bootstrap routines       
 
     Previous slide   
     Next slide   
     Back to first slide   
     View graphic version   
  </body> 