Physical Design Stage, Core Area (um^2), Standard Cell Area (um^2), Macro Area (um^2), Report Area (um^2), Total Power (mW), Leakage Power (mW), Dynamic Power (mW), Wirelength(um), WS(ns), TNS(ns), Congestion(H), Congestion(V)
postSynth,24.318,17.024,0,17.024,0.00540591,0.00030305,0.00510287,0,0.000,0.000,,
postRoute,24.738,17.024,0,17.024,0.00563431,0.00030305,0.00533126,88.78,0.000,0.000,,
postRouteOpt,24.738,26.068,0,17.024,0.00563431,0.00030305,0.00533126,88.78,0.000,0.000,,
