lbl_80B9BD30:
/* 80B9BD30 00000000  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 80B9BD34 00000004  7C 08 02 A6 */	mflr r0
/* 80B9BD38 00000008  90 01 00 24 */	stw r0, 0x24(r1)
/* 80B9BD3C 0000000C  39 61 00 20 */	addi r11, r1, 0x20
/* 80B9BD40 00000010  4B FF FC 59 */	bl _savegpr_29
/* 80B9BD44 00000014  7C 7D 1B 78 */	mr r29, r3
/* 80B9BD48 00000018  7C 9E 23 78 */	mr r30, r4
/* 80B9BD4C 0000001C  7C BF 2B 78 */	mr r31, r5
/* 80B9BD50 00000020  38 7D 09 48 */	addi r3, r29, 0x948
/* 80B9BD54 00000024  4B FF FC 45 */	bl __ptmf_cmpr
/* 80B9BD58 00000028  2C 03 00 00 */	cmpwi r3, 0
/* 80B9BD5C 0000002C  41 82 00 64 */	beq lbl_80B9BDC0
/* 80B9BD60 00000030  38 7D 09 48 */	addi r3, r29, 0x948
/* 80B9BD64 00000034  4B FF FC 35 */	bl __ptmf_test
/* 80B9BD68 00000038  2C 03 00 00 */	cmpwi r3, 0
/* 80B9BD6C 0000003C  41 82 00 20 */	beq lbl_80B9BD8C
/* 80B9BD70 00000040  38 00 FF FF */	li r0, -1
/* 80B9BD74 00000044  B0 1D 09 54 */	sth r0, 0x954(r29)
/* 80B9BD78 00000048  7F A3 EB 78 */	mr r3, r29
/* 80B9BD7C 0000004C  7F E4 FB 78 */	mr r4, r31
/* 80B9BD80 00000050  39 9D 09 48 */	addi r12, r29, 0x948
/* 80B9BD84 00000054  4B FF FC 15 */	bl __ptmf_scall
/* 80B9BD88 00000058  60 00 00 00 */	nop 
lbl_80B9BD8C:
/* 80B9BD8C 00000000  38 00 00 00 */	li r0, 0
/* 80B9BD90 00000004  B0 1D 09 54 */	sth r0, 0x954(r29)
/* 80B9BD94 00000008  80 7E 00 00 */	lwz r3, 0(r30)
/* 80B9BD98 0000000C  80 1E 00 04 */	lwz r0, 4(r30)
/* 80B9BD9C 00000010  90 7D 09 48 */	stw r3, 0x948(r29)
/* 80B9BDA0 00000014  90 1D 09 4C */	stw r0, 0x94c(r29)
/* 80B9BDA4 00000018  80 1E 00 08 */	lwz r0, 8(r30)
/* 80B9BDA8 0000001C  90 1D 09 50 */	stw r0, 0x950(r29)
/* 80B9BDAC 00000020  7F A3 EB 78 */	mr r3, r29
/* 80B9BDB0 00000024  7F E4 FB 78 */	mr r4, r31
/* 80B9BDB4 00000028  39 9D 09 48 */	addi r12, r29, 0x948
/* 80B9BDB8 0000002C  4B FF FB E1 */	bl __ptmf_scall
/* 80B9BDBC 00000030  60 00 00 00 */	nop 
lbl_80B9BDC0:
/* 80B9BDC0 00000000  39 61 00 20 */	addi r11, r1, 0x20
/* 80B9BDC4 00000004  4B FF FB D5 */	bl _restgpr_29
/* 80B9BDC8 00000008  80 01 00 24 */	lwz r0, 0x24(r1)
/* 80B9BDCC 0000000C  7C 08 03 A6 */	mtlr r0
/* 80B9BDD0 00000010  38 21 00 20 */	addi r1, r1, 0x20
/* 80B9BDD4 00000014  4E 80 00 20 */	blr 
