// Seed: 1629535959
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  assign module_2.id_0 = 0;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_9;
endprogram
module module_1 (
    input tri   id_0,
    input wire  id_1,
    input uwire id_2
);
  logic id_4 = -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 #(
    parameter id_8 = 32'd44
) (
    input  uwire id_0,
    output wire  id_1
    , id_10,
    input  tri   id_2,
    input  tri1  id_3,
    input  uwire id_4,
    input  wor   id_5,
    output tri   id_6,
    input  tri0  id_7,
    input  tri1  _id_8
);
  logic id_11;
  ;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_11,
      id_10,
      id_11,
      id_10,
      id_10
  );
  logic id_12;
  always_ff #id_13 id_12[id_8] = 1;
  assign id_10 = 1;
endmodule
