// Seed: 500552694
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  task id_5;
    id_2 = 1'd0 & 1;
  endtask
  id_6(
      1, 1, 1, id_1.id_4
  );
  wire id_7;
endmodule
module module_1 (
    output wire id_0,
    input  wire id_1,
    input  wire id_2
    , id_6,
    input  wire id_3,
    output tri0 id_4
);
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7
  );
  assign id_6 = "";
endmodule
