#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr 20 14:18:07 2021
# Process ID: 14760
# Current directory: C:/Users/valer/Documents/desd-labs/LAB1_C3/LAB1_C3.runs/synth_1
# Command line: vivado.exe -log TOP_KIT.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_KIT.tcl
# Log file: C:/Users/valer/Documents/desd-labs/LAB1_C3/LAB1_C3.runs/synth_1/TOP_KIT.vds
# Journal file: C:/Users/valer/Documents/desd-labs/LAB1_C3/LAB1_C3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP_KIT.tcl -notrace
Command: synth_design -top TOP_KIT -part xc7a35tcpg236-1 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4236
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.953 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_KIT' [C:/Users/valer/Documents/desd-labs/LAB1_C3/LAB1_C3.srcs/sources_1/new/TOP_KIT.vhd:53]
	Parameter CLK_PERIOD_NS bound to: 10 - type: integer 
	Parameter MIN_KITT_CAR_STEP_MS bound to: 1 - type: integer 
	Parameter NUM_OF_SWS bound to: 16 - type: integer 
	Parameter NUM_OF_LEDS bound to: 16 - type: integer 
	Parameter TAIL_LENGTH bound to: 4 - type: integer 
	Parameter TAIL_LENGTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'PWM_tails' declared at 'C:/Users/valer/Documents/desd-labs/LAB1_C3/LAB1_C3.srcs/sources_1/imports/SOURCES/PWM_tails.vhd:18' bound to instance 'inst_pwm_tail_generation' of component 'PWM_tails' [C:/Users/valer/Documents/desd-labs/LAB1_C3/LAB1_C3.srcs/sources_1/new/TOP_KIT.vhd:113]
INFO: [Synth 8-638] synthesizing module 'PWM_tails' [C:/Users/valer/Documents/desd-labs/LAB1_C3/LAB1_C3.srcs/sources_1/imports/SOURCES/PWM_tails.vhd:33]
	Parameter TAIL_LENGTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PWM_tails' (1#1) [C:/Users/valer/Documents/desd-labs/LAB1_C3/LAB1_C3.srcs/sources_1/imports/SOURCES/PWM_tails.vhd:33]
	Parameter NUM_OF_LEDS bound to: 16 - type: integer 
	Parameter TAIL_LENGTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Kitt_Mux' declared at 'C:/Users/valer/Documents/desd-labs/LAB1_C3/LAB1_C3.srcs/sources_1/imports/SOURCES/Kitt_Mux.vhd:15' bound to instance 'inst_kitt_mux' of component 'Kitt_Mux' [C:/Users/valer/Documents/desd-labs/LAB1_C3/LAB1_C3.srcs/sources_1/new/TOP_KIT.vhd:128]
INFO: [Synth 8-638] synthesizing module 'Kitt_Mux' [C:/Users/valer/Documents/desd-labs/LAB1_C3/LAB1_C3.srcs/sources_1/imports/SOURCES/Kitt_Mux.vhd:32]
	Parameter NUM_OF_LEDS bound to: 16 - type: integer 
	Parameter TAIL_LENGTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Kitt_Mux' (2#1) [C:/Users/valer/Documents/desd-labs/LAB1_C3/LAB1_C3.srcs/sources_1/imports/SOURCES/Kitt_Mux.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'TOP_KIT' (3#1) [C:/Users/valer/Documents/desd-labs/LAB1_C3/LAB1_C3.srcs/sources_1/new/TOP_KIT.vhd:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.953 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.953 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.953 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1000.953 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/valer/Documents/desd-labs/LAB1_C3/LAB1_C3.srcs/constrs_1/imports/new/basys3.xdc]
Finished Parsing XDC File [C:/Users/valer/Documents/desd-labs/LAB1_C3/LAB1_C3.srcs/constrs_1/imports/new/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/valer/Documents/desd-labs/LAB1_C3/LAB1_C3.srcs/constrs_1/imports/new/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_KIT_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_KIT_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1000.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1000.953 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1000.953 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1000.953 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1000.953 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1000.953 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 30    
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 6     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1000.953 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1000.953 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1000.953 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1000.953 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1000.953 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1000.953 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT2   |     4|
|4     |LUT3   |    31|
|5     |LUT4   |    23|
|6     |LUT5   |     4|
|7     |LUT6   |    56|
|8     |FDCE   |   150|
|9     |FDPE   |    73|
|10    |FDRE   |     1|
|11    |IBUF   |    18|
|12    |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1000.953 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 1000.953 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1000.953 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1011.359 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1011.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 1011.359 ; gain = 10.406
INFO: [Common 17-1381] The checkpoint 'C:/Users/valer/Documents/desd-labs/LAB1_C3/LAB1_C3.runs/synth_1/TOP_KIT.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_KIT_utilization_synth.rpt -pb TOP_KIT_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 20 14:19:06 2021...
