#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Aug 07 05:39:42 2017
# Process ID: 3724
# Current directory: C:/SHE_0_60_9
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4612 C:\SHE_0_60_9\SHE_0_60_9.xpr
# Log file: C:/SHE_0_60_9/vivado.log
# Journal file: C:/SHE_0_60_9\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/SHE_0_60_9/SHE_0_60_9.xpr
update_compile_order -fileset sources_1
launch_sdk -workspace C:/SHE_0_60_9/SHE_0_60_9.sdk -hwspec C:/SHE_0_60_9/SHE_0_60_9.sdk/design_1_wrapper.hdf
open_bd_design {C:/SHE_0_60_9/SHE_0_60_9.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:lte_3gpp_mimo_decoder:3.0 lte_3gpp_mimo_decoder_0
endgroup
delete_bd_objs [get_bd_cells lte_3gpp_mimo_decoder_0]
delete_bd_objs [get_bd_nets Write_register_m_inst_0_ma] [get_bd_nets Write_register_m_inst_0_Fsw] [get_bd_nets Write_register_m_inst_0_ena] [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_cells Write_register_m_inst_0]
set_property  ip_repo_paths  c:/SHE_0_60_9 [current_project]
update_ip_catalog
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Write_register_m_inst:1.0 Write_register_m_inst_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins Write_register_m_inst_0/S00_AXI]
connect_bd_net [get_bd_pins Write_register_m_inst_0/ma] [get_bd_pins Modulador_m_instant_0/ma2]
connect_bd_net [get_bd_pins Write_register_m_inst_0/Fsw] [get_bd_pins Modulador_m_instant_0/Fsw2]
connect_bd_net [get_bd_pins Write_register_m_inst_0/ena] [get_bd_pins Modulador_m_instant_0/ena]
ipx::edit_ip_in_project -upgrade true -name Write_register_m_inst_v1_0_project -directory C:/SHE_0_60_9/SHE_0_60_9.tmp/Write_register_m_inst_v1_0_project c:/SHE_0_60_9/ip_repo_modif/Write_register_m_inst_1.0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close_project
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_nets Write_register_m_inst_0_ma] [get_bd_nets Write_register_m_inst_0_Fsw] [get_bd_nets Write_register_m_inst_0_ena] [get_bd_cells Write_register_m_inst_0]
set_property  ip_repo_paths  {c:/SHE_0_60_9 C:/ip_repo} [current_project]
update_ip_catalog
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Write_register_m_inst:1.0 Write_register_m_inst_0
endgroup
delete_bd_objs [get_bd_cells Write_register_m_inst_0]
set_property  ip_repo_paths  c:/ip_repo [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/ip_repo C:/SHE_0_60_9} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Write_register_m_inst:1.0 Write_register_m_inst_0
endgroup
ipx::edit_ip_in_project -upgrade true -name Write_register_m_inst_v1_0_project -directory C:/SHE_0_60_9/SHE_0_60_9.tmp/Write_register_m_inst_v1_0_project c:/ip_repo/Write_register_m_inst_1.0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 6 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {C:\ip_repo\Write_register_m_inst_1.0\xilinx.com_user_Write_register_m_inst_1.0.zip} [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/ip_repo
delete_bd_objs [get_bd_cells Write_register_m_inst_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Write_register_m_inst:1.0 Write_register_m_inst_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins Write_register_m_inst_0/S00_AXI]
connect_bd_net [get_bd_pins Write_register_m_inst_0/ma] [get_bd_pins Modulador_m_instant_0/ma2]
connect_bd_net [get_bd_pins Write_register_m_inst_0/Fsw] [get_bd_pins Modulador_m_instant_0/Fsw2]
connect_bd_net [get_bd_pins Write_register_m_inst_0/ena] [get_bd_pins Modulador_m_instant_0/ena]
regenerate_bd_layout
validate_bd_design
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_nets rst_processing_system7_0_100M_interconnect_aresetn] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_cells processing_system7_0_axi_periph]
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_nets processing_system7_0_FCLK_CLK1] [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_cells rst_processing_system7_0_100M]
delete_bd_objs [get_bd_intf_ports DDR]
delete_bd_objs [get_bd_intf_ports FIXED_IO]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins Write_register_m_inst_0/S00_AXI]
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {250} CONFIG.PCW_EN_CLK1_PORT {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins Modulador_m_instant_0/Clk_inv]
save_bd_design
validate_bd_design
report_ip_status -name ip_status 
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force C:/SHE_0_60_9/SHE_0_60_9.runs/impl_1/design_1_wrapper.sysdef C:/SHE_0_60_9/SHE_0_60_9.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/SHE_0_60_9/SHE_0_60_9.sdk -hwspec C:/SHE_0_60_9/SHE_0_60_9.sdk/design_1_wrapper.hdf
launch_sdk -workspace C:/SHE_0_60_9/SHE_0_60_9.sdk -hwspec C:/SHE_0_60_9/SHE_0_60_9.sdk/design_1_wrapper.hdf
launch_sdk -workspace C:/SHE_0_60_9/SHE_0_60_9.sdk -hwspec C:/SHE_0_60_9/SHE_0_60_9.sdk/design_1_wrapper.hdf
