‘timescale 1 ns / 1 ps
// /////////////////////////////////////////////////////
// Memory module wh ich h o l d s a l l o f t h e i n s t r u c t i o n s
// needed by t h e MIPS p r o c e s s o r
// /////////////////////////////////////////////////////
module instruction_memory(
	input [31:0] addr,
	output reg [31:0] data
);

reg [31:0] MEM[0:127];

initial
begin
	MEM[0] <= ’hA00000AA;
	MEM[1] <= ’h10000011;
	MEM[2] <= ’h20000022;
	MEM[3] <= ’h30000033;
	MEM[4] <= ’h40000044;
	MEM[5] <= ’h50000055;
	MEM[6] <= ’h60000066;
	MEM[7] <= ’h70000077;
	MEM[8] <= ’h80000088;
	MEM[9] <= ’h90000099;
end

always @(addr)
begin
	data <= MEM[addr];
end
endmodule