/**
 * \brief Instance header file for ATSAMD21J18A
 *
 * Copyright (c) 2021 Microchip Technology Inc. and its subsidiaries.
 *
 * Subject to your compliance with these terms, you may use Microchip software and any derivatives
 * exclusively with Microchip products. It is your responsibility to comply with third party license
 * terms applicable to your use of third party software (including open source software) that may
 * accompany Microchip software.
 *
 * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY,
 * APPLY TO THIS SOFTWARE, INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND
 * FITNESS FOR A PARTICULAR PURPOSE.
 *
 * IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL
 * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE SOFTWARE, HOWEVER CAUSED, EVEN IF
 * MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT
 * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THIS SOFTWARE WILL NOT
 * EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE.
 *
 */

/* file generated from device description version 2019-11-25T06:52:33Z */
#ifndef _SAMD21_TC5_INSTANCE_
#define _SAMD21_TC5_INSTANCE_


/* ========== Instance Parameter definitions for TC5 peripheral ========== */
#define TC5_CC8_NUM                              _UL_(2)    /* Number of 8-bit Counters */
#define TC5_CC16_NUM                             _UL_(2)    /* Number of 16-bit Counters */
#define TC5_CC32_NUM                             _UL_(2)    /* Number of 32-bit Counters */
#define TC5_DITHERING_EXT                        _UL_(0)    /* Dithering feature implemented */
#define TC5_DMAC_ID_OVF                          _UL_(30)   /* Indexes of DMA Overflow trigger */
#define TC5_DMAC_ID_MC0                          _UL_(21)   /* Indexes of DMA Match/Compare 0 trigger */
#define TC5_DMAC_ID_MC1                          _UL_(32)   /* Indexes of DMA Match/Compare 1 trigger */
#define TC5_GCLK_ID                              _UL_(28)   /* Index of Generic Clock */
#define TC5_MASTER                               _UL_(0)    
#define TC5_OW_NUM                               _UL_(2)    /* Number of Output Waveforms */
#define TC5_PERIOD_EXT                           _UL_(0)    /* Period feature implemented */
#define TC5_SHADOW_EXT                           _UL_(0)    /* Shadow feature implemented */
#define TC5_INSTANCE_ID                          _UL_(77)   

#endif /* _SAMD21_TC5_INSTANCE_ */
