$date
  Thu Aug 17 10:50:41 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module bookutility $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module countergeneric_tb $end
$var reg 4 ! tq[3:0] $end
$var reg 1 " treset $end
$var reg 1 # tclk $end
$var reg 1 $ clockenable $end
$scope module uut $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$var reg 4 ' q[3:0] $end
$var reg 4 ( count[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000 !
U"
0#
1$
0%
U&
b0000 '
b0000 (
#5000000
b0001 !
1#
1%
b0001 '
b0001 (
#10000000
0#
0%
#15000000
b0010 !
1#
1%
b0010 '
b0010 (
#20000000
0#
0%
#25000000
b0011 !
1#
1%
b0011 '
b0011 (
#30000000
0#
0%
#35000000
b0100 !
1#
1%
b0100 '
b0100 (
#40000000
b0000 !
1"
0#
0%
1&
b0000 '
b0000 (
#45000000
1#
1%
#50000000
0"
0#
0%
0&
#55000000
b0001 !
1#
1%
b0001 '
b0001 (
#60000000
0#
0%
#65000000
b0010 !
1#
1%
b0010 '
b0010 (
#70000000
0#
0%
#75000000
b0011 !
1#
1%
b0011 '
b0011 (
#80000000
0#
0%
#85000000
b0100 !
1#
1%
b0100 '
b0100 (
#90000000
0#
0%
#95000000
b0101 !
1#
1%
b0101 '
b0101 (
#100000000
0#
0%
#105000000
b0110 !
1#
1%
b0110 '
b0110 (
#110000000
0#
0%
#115000000
b0111 !
1#
1%
b0111 '
b0111 (
#120000000
0#
0%
#125000000
b1000 !
1#
1%
b1000 '
b1000 (
#130000000
0#
0%
#135000000
b1001 !
1#
1%
b1001 '
b1001 (
#140000000
0#
0%
#145000000
b1010 !
1#
1%
b1010 '
b1010 (
#150000000
0#
0%
#155000000
b1011 !
1#
1%
b1011 '
b1011 (
#160000000
0#
0%
#165000000
b1100 !
1#
1%
b1100 '
b1100 (
#170000000
0#
0%
#175000000
b1101 !
1#
1%
b1101 '
b1101 (
#180000000
0#
0%
#185000000
b1110 !
1#
1%
b1110 '
b1110 (
#190000000
0#
0%
#195000000
b1111 !
1#
1%
b1111 '
b1111 (
#200000000
0#
0%
#205000000
b0000 !
1#
1%
b0000 '
b0000 (
#210000000
0#
0%
#215000000
b0001 !
1#
1%
b0001 '
b0001 (
#220000000
0#
0$
0%
#225000000
b0010 !
1#
1%
b0010 '
b0010 (
