--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf rtc_ds1302.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6653 paths analyzed, 911 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.005ns.
--------------------------------------------------------------------------------

Paths for end point seg_bcd_m0/seg_scan_m0/scan_sel_0 (SLICE_X8Y53.CE), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg_bcd_m0/seg_scan_m0/scan_timer_0 (FF)
  Destination:          seg_bcd_m0/seg_scan_m0/scan_sel_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.995ns (Levels of Logic = 3)
  Clock Path Skew:      0.025ns (0.684 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg_bcd_m0/seg_scan_m0/scan_timer_0 to seg_bcd_m0/seg_scan_m0/scan_sel_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.AQ       Tcko                  0.476   seg_bcd_m0/seg_scan_m0/scan_timer<3>
                                                       seg_bcd_m0/seg_scan_m0/scan_timer_0
    SLICE_X6Y32.A2       net (fanout=2)        1.129   seg_bcd_m0/seg_scan_m0/scan_timer<0>
    SLICE_X6Y32.COUT     Topcya                0.472   seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<3>
                                                       seg_bcd_m0/seg_scan_m0/Mcompar_n0000_lut<0>
                                                       seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<3>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<3>
    SLICE_X6Y33.CMUX     Tcinc                 0.296   seg_bcd_m0/seg_scan_m0/GND_4_o_scan_timer[31]_LessThan_2_o_inv
                                                       seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<6>_inv1_cy
    SLICE_X8Y53.C3       net (fanout=17)       1.908   seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<6>
    SLICE_X8Y53.C        Tilo                  0.255   seg_bcd_m0/seg_scan_m0/scan_sel<2>
                                                       seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<6>_inv_INV_0
    SLICE_X8Y53.CE       net (fanout=1)        0.143   seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<6>_inv
    SLICE_X8Y53.CLK      Tceck                 0.313   seg_bcd_m0/seg_scan_m0/scan_sel<2>
                                                       seg_bcd_m0/seg_scan_m0/scan_sel_0
    -------------------------------------------------  ---------------------------
    Total                                      4.995ns (1.812ns logic, 3.183ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg_bcd_m0/seg_scan_m0/scan_timer_4 (FF)
  Destination:          seg_bcd_m0/seg_scan_m0/scan_sel_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.830ns (Levels of Logic = 3)
  Clock Path Skew:      0.026ns (0.684 - 0.658)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg_bcd_m0/seg_scan_m0/scan_timer_4 to seg_bcd_m0/seg_scan_m0/scan_sel_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y35.AQ       Tcko                  0.476   seg_bcd_m0/seg_scan_m0/scan_timer<7>
                                                       seg_bcd_m0/seg_scan_m0/scan_timer_4
    SLICE_X6Y32.A1       net (fanout=2)        0.941   seg_bcd_m0/seg_scan_m0/scan_timer<4>
    SLICE_X6Y32.COUT     Topcya                0.495   seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<3>
                                                       seg_bcd_m0/seg_scan_m0/Mcompar_n0000_lutdi
                                                       seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<3>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<3>
    SLICE_X6Y33.CMUX     Tcinc                 0.296   seg_bcd_m0/seg_scan_m0/GND_4_o_scan_timer[31]_LessThan_2_o_inv
                                                       seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<6>_inv1_cy
    SLICE_X8Y53.C3       net (fanout=17)       1.908   seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<6>
    SLICE_X8Y53.C        Tilo                  0.255   seg_bcd_m0/seg_scan_m0/scan_sel<2>
                                                       seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<6>_inv_INV_0
    SLICE_X8Y53.CE       net (fanout=1)        0.143   seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<6>_inv
    SLICE_X8Y53.CLK      Tceck                 0.313   seg_bcd_m0/seg_scan_m0/scan_sel<2>
                                                       seg_bcd_m0/seg_scan_m0/scan_sel_0
    -------------------------------------------------  ---------------------------
    Total                                      4.830ns (1.835ns logic, 2.995ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg_bcd_m0/seg_scan_m0/scan_timer_4 (FF)
  Destination:          seg_bcd_m0/seg_scan_m0/scan_sel_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.807ns (Levels of Logic = 3)
  Clock Path Skew:      0.026ns (0.684 - 0.658)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg_bcd_m0/seg_scan_m0/scan_timer_4 to seg_bcd_m0/seg_scan_m0/scan_sel_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y35.AQ       Tcko                  0.476   seg_bcd_m0/seg_scan_m0/scan_timer<7>
                                                       seg_bcd_m0/seg_scan_m0/scan_timer_4
    SLICE_X6Y32.A1       net (fanout=2)        0.941   seg_bcd_m0/seg_scan_m0/scan_timer<4>
    SLICE_X6Y32.COUT     Topcya                0.472   seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<3>
                                                       seg_bcd_m0/seg_scan_m0/Mcompar_n0000_lut<0>
                                                       seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<3>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<3>
    SLICE_X6Y33.CMUX     Tcinc                 0.296   seg_bcd_m0/seg_scan_m0/GND_4_o_scan_timer[31]_LessThan_2_o_inv
                                                       seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<6>_inv1_cy
    SLICE_X8Y53.C3       net (fanout=17)       1.908   seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<6>
    SLICE_X8Y53.C        Tilo                  0.255   seg_bcd_m0/seg_scan_m0/scan_sel<2>
                                                       seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<6>_inv_INV_0
    SLICE_X8Y53.CE       net (fanout=1)        0.143   seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<6>_inv
    SLICE_X8Y53.CLK      Tceck                 0.313   seg_bcd_m0/seg_scan_m0/scan_sel<2>
                                                       seg_bcd_m0/seg_scan_m0/scan_sel_0
    -------------------------------------------------  ---------------------------
    Total                                      4.807ns (1.812ns logic, 2.995ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point seg_bcd_m0/seg_scan_m0/scan_sel_1 (SLICE_X8Y53.CE), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg_bcd_m0/seg_scan_m0/scan_timer_0 (FF)
  Destination:          seg_bcd_m0/seg_scan_m0/scan_sel_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.970ns (Levels of Logic = 3)
  Clock Path Skew:      0.025ns (0.684 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg_bcd_m0/seg_scan_m0/scan_timer_0 to seg_bcd_m0/seg_scan_m0/scan_sel_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.AQ       Tcko                  0.476   seg_bcd_m0/seg_scan_m0/scan_timer<3>
                                                       seg_bcd_m0/seg_scan_m0/scan_timer_0
    SLICE_X6Y32.A2       net (fanout=2)        1.129   seg_bcd_m0/seg_scan_m0/scan_timer<0>
    SLICE_X6Y32.COUT     Topcya                0.472   seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<3>
                                                       seg_bcd_m0/seg_scan_m0/Mcompar_n0000_lut<0>
                                                       seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<3>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<3>
    SLICE_X6Y33.CMUX     Tcinc                 0.296   seg_bcd_m0/seg_scan_m0/GND_4_o_scan_timer[31]_LessThan_2_o_inv
                                                       seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<6>_inv1_cy
    SLICE_X8Y53.C3       net (fanout=17)       1.908   seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<6>
    SLICE_X8Y53.C        Tilo                  0.255   seg_bcd_m0/seg_scan_m0/scan_sel<2>
                                                       seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<6>_inv_INV_0
    SLICE_X8Y53.CE       net (fanout=1)        0.143   seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<6>_inv
    SLICE_X8Y53.CLK      Tceck                 0.288   seg_bcd_m0/seg_scan_m0/scan_sel<2>
                                                       seg_bcd_m0/seg_scan_m0/scan_sel_1
    -------------------------------------------------  ---------------------------
    Total                                      4.970ns (1.787ns logic, 3.183ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg_bcd_m0/seg_scan_m0/scan_timer_4 (FF)
  Destination:          seg_bcd_m0/seg_scan_m0/scan_sel_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.805ns (Levels of Logic = 3)
  Clock Path Skew:      0.026ns (0.684 - 0.658)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg_bcd_m0/seg_scan_m0/scan_timer_4 to seg_bcd_m0/seg_scan_m0/scan_sel_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y35.AQ       Tcko                  0.476   seg_bcd_m0/seg_scan_m0/scan_timer<7>
                                                       seg_bcd_m0/seg_scan_m0/scan_timer_4
    SLICE_X6Y32.A1       net (fanout=2)        0.941   seg_bcd_m0/seg_scan_m0/scan_timer<4>
    SLICE_X6Y32.COUT     Topcya                0.495   seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<3>
                                                       seg_bcd_m0/seg_scan_m0/Mcompar_n0000_lutdi
                                                       seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<3>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<3>
    SLICE_X6Y33.CMUX     Tcinc                 0.296   seg_bcd_m0/seg_scan_m0/GND_4_o_scan_timer[31]_LessThan_2_o_inv
                                                       seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<6>_inv1_cy
    SLICE_X8Y53.C3       net (fanout=17)       1.908   seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<6>
    SLICE_X8Y53.C        Tilo                  0.255   seg_bcd_m0/seg_scan_m0/scan_sel<2>
                                                       seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<6>_inv_INV_0
    SLICE_X8Y53.CE       net (fanout=1)        0.143   seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<6>_inv
    SLICE_X8Y53.CLK      Tceck                 0.288   seg_bcd_m0/seg_scan_m0/scan_sel<2>
                                                       seg_bcd_m0/seg_scan_m0/scan_sel_1
    -------------------------------------------------  ---------------------------
    Total                                      4.805ns (1.810ns logic, 2.995ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg_bcd_m0/seg_scan_m0/scan_timer_4 (FF)
  Destination:          seg_bcd_m0/seg_scan_m0/scan_sel_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.782ns (Levels of Logic = 3)
  Clock Path Skew:      0.026ns (0.684 - 0.658)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg_bcd_m0/seg_scan_m0/scan_timer_4 to seg_bcd_m0/seg_scan_m0/scan_sel_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y35.AQ       Tcko                  0.476   seg_bcd_m0/seg_scan_m0/scan_timer<7>
                                                       seg_bcd_m0/seg_scan_m0/scan_timer_4
    SLICE_X6Y32.A1       net (fanout=2)        0.941   seg_bcd_m0/seg_scan_m0/scan_timer<4>
    SLICE_X6Y32.COUT     Topcya                0.472   seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<3>
                                                       seg_bcd_m0/seg_scan_m0/Mcompar_n0000_lut<0>
                                                       seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<3>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<3>
    SLICE_X6Y33.CMUX     Tcinc                 0.296   seg_bcd_m0/seg_scan_m0/GND_4_o_scan_timer[31]_LessThan_2_o_inv
                                                       seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<6>_inv1_cy
    SLICE_X8Y53.C3       net (fanout=17)       1.908   seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<6>
    SLICE_X8Y53.C        Tilo                  0.255   seg_bcd_m0/seg_scan_m0/scan_sel<2>
                                                       seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<6>_inv_INV_0
    SLICE_X8Y53.CE       net (fanout=1)        0.143   seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<6>_inv
    SLICE_X8Y53.CLK      Tceck                 0.288   seg_bcd_m0/seg_scan_m0/scan_sel<2>
                                                       seg_bcd_m0/seg_scan_m0/scan_sel_1
    -------------------------------------------------  ---------------------------
    Total                                      4.782ns (1.787ns logic, 2.995ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Paths for end point seg_bcd_m0/seg_scan_m0/scan_sel_2 (SLICE_X8Y53.CE), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg_bcd_m0/seg_scan_m0/scan_timer_0 (FF)
  Destination:          seg_bcd_m0/seg_scan_m0/scan_sel_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.935ns (Levels of Logic = 3)
  Clock Path Skew:      0.025ns (0.684 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg_bcd_m0/seg_scan_m0/scan_timer_0 to seg_bcd_m0/seg_scan_m0/scan_sel_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.AQ       Tcko                  0.476   seg_bcd_m0/seg_scan_m0/scan_timer<3>
                                                       seg_bcd_m0/seg_scan_m0/scan_timer_0
    SLICE_X6Y32.A2       net (fanout=2)        1.129   seg_bcd_m0/seg_scan_m0/scan_timer<0>
    SLICE_X6Y32.COUT     Topcya                0.472   seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<3>
                                                       seg_bcd_m0/seg_scan_m0/Mcompar_n0000_lut<0>
                                                       seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<3>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<3>
    SLICE_X6Y33.CMUX     Tcinc                 0.296   seg_bcd_m0/seg_scan_m0/GND_4_o_scan_timer[31]_LessThan_2_o_inv
                                                       seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<6>_inv1_cy
    SLICE_X8Y53.C3       net (fanout=17)       1.908   seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<6>
    SLICE_X8Y53.C        Tilo                  0.255   seg_bcd_m0/seg_scan_m0/scan_sel<2>
                                                       seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<6>_inv_INV_0
    SLICE_X8Y53.CE       net (fanout=1)        0.143   seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<6>_inv
    SLICE_X8Y53.CLK      Tceck                 0.253   seg_bcd_m0/seg_scan_m0/scan_sel<2>
                                                       seg_bcd_m0/seg_scan_m0/scan_sel_2
    -------------------------------------------------  ---------------------------
    Total                                      4.935ns (1.752ns logic, 3.183ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg_bcd_m0/seg_scan_m0/scan_timer_4 (FF)
  Destination:          seg_bcd_m0/seg_scan_m0/scan_sel_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.770ns (Levels of Logic = 3)
  Clock Path Skew:      0.026ns (0.684 - 0.658)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg_bcd_m0/seg_scan_m0/scan_timer_4 to seg_bcd_m0/seg_scan_m0/scan_sel_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y35.AQ       Tcko                  0.476   seg_bcd_m0/seg_scan_m0/scan_timer<7>
                                                       seg_bcd_m0/seg_scan_m0/scan_timer_4
    SLICE_X6Y32.A1       net (fanout=2)        0.941   seg_bcd_m0/seg_scan_m0/scan_timer<4>
    SLICE_X6Y32.COUT     Topcya                0.495   seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<3>
                                                       seg_bcd_m0/seg_scan_m0/Mcompar_n0000_lutdi
                                                       seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<3>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<3>
    SLICE_X6Y33.CMUX     Tcinc                 0.296   seg_bcd_m0/seg_scan_m0/GND_4_o_scan_timer[31]_LessThan_2_o_inv
                                                       seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<6>_inv1_cy
    SLICE_X8Y53.C3       net (fanout=17)       1.908   seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<6>
    SLICE_X8Y53.C        Tilo                  0.255   seg_bcd_m0/seg_scan_m0/scan_sel<2>
                                                       seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<6>_inv_INV_0
    SLICE_X8Y53.CE       net (fanout=1)        0.143   seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<6>_inv
    SLICE_X8Y53.CLK      Tceck                 0.253   seg_bcd_m0/seg_scan_m0/scan_sel<2>
                                                       seg_bcd_m0/seg_scan_m0/scan_sel_2
    -------------------------------------------------  ---------------------------
    Total                                      4.770ns (1.775ns logic, 2.995ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg_bcd_m0/seg_scan_m0/scan_timer_4 (FF)
  Destination:          seg_bcd_m0/seg_scan_m0/scan_sel_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.747ns (Levels of Logic = 3)
  Clock Path Skew:      0.026ns (0.684 - 0.658)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg_bcd_m0/seg_scan_m0/scan_timer_4 to seg_bcd_m0/seg_scan_m0/scan_sel_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y35.AQ       Tcko                  0.476   seg_bcd_m0/seg_scan_m0/scan_timer<7>
                                                       seg_bcd_m0/seg_scan_m0/scan_timer_4
    SLICE_X6Y32.A1       net (fanout=2)        0.941   seg_bcd_m0/seg_scan_m0/scan_timer<4>
    SLICE_X6Y32.COUT     Topcya                0.472   seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<3>
                                                       seg_bcd_m0/seg_scan_m0/Mcompar_n0000_lut<0>
                                                       seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<3>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<3>
    SLICE_X6Y33.CMUX     Tcinc                 0.296   seg_bcd_m0/seg_scan_m0/GND_4_o_scan_timer[31]_LessThan_2_o_inv
                                                       seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<6>_inv1_cy
    SLICE_X8Y53.C3       net (fanout=17)       1.908   seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<6>
    SLICE_X8Y53.C        Tilo                  0.255   seg_bcd_m0/seg_scan_m0/scan_sel<2>
                                                       seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<6>_inv_INV_0
    SLICE_X8Y53.CE       net (fanout=1)        0.143   seg_bcd_m0/seg_scan_m0/Mcompar_n0000_cy<6>_inv
    SLICE_X8Y53.CLK      Tceck                 0.253   seg_bcd_m0/seg_scan_m0/scan_sel<2>
                                                       seg_bcd_m0/seg_scan_m0/scan_sel_2
    -------------------------------------------------  ---------------------------
    Total                                      4.747ns (1.752ns logic, 2.995ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/MISO_shift_5 (SLICE_X10Y47.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.389ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/MISO_shift_4 (FF)
  Destination:          ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/MISO_shift_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.389ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/MISO_shift_4 to ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/MISO_shift_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y47.CQ      Tcko                  0.200   ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/MISO_shift<6>
                                                       ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/MISO_shift_4
    SLICE_X10Y47.C5      net (fanout=2)        0.068   ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/MISO_shift<4>
    SLICE_X10Y47.CLK     Tah         (-Th)    -0.121   ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/MISO_shift<6>
                                                       ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/Mmux_MISO_shift[7]_GND_10_o_mux_46_OUT31
                                                       ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/MISO_shift_5
    -------------------------------------------------  ---------------------------
    Total                                      0.389ns (0.321ns logic, 0.068ns route)
                                                       (82.5% logic, 17.5% route)

--------------------------------------------------------------------------------

Paths for end point ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/MISO_shift_3 (SLICE_X10Y47.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/MISO_shift_2 (FF)
  Destination:          ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/MISO_shift_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.398ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/MISO_shift_2 to ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/MISO_shift_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y47.BQ      Tcko                  0.200   ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/MISO_shift<6>
                                                       ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/MISO_shift_2
    SLICE_X10Y47.B5      net (fanout=2)        0.077   ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/MISO_shift<2>
    SLICE_X10Y47.CLK     Tah         (-Th)    -0.121   ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/MISO_shift<6>
                                                       ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/Mmux_MISO_shift[7]_GND_10_o_mux_46_OUT51
                                                       ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/MISO_shift_3
    -------------------------------------------------  ---------------------------
    Total                                      0.398ns (0.321ns logic, 0.077ns route)
                                                       (80.7% logic, 19.3% route)

--------------------------------------------------------------------------------

Paths for end point ds1302_test_m0/ds1302_m0/ds1302_io_m0/read_data_6 (SLICE_X11Y47.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.402ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/MISO_shift_1 (FF)
  Destination:          ds1302_test_m0/ds1302_m0/ds1302_io_m0/read_data_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/MISO_shift_1 to ds1302_test_m0/ds1302_m0/ds1302_io_m0/read_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y47.AMUX    Tshcko                0.238   ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/MISO_shift<6>
                                                       ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/MISO_shift_1
    SLICE_X11Y47.CX      net (fanout=2)        0.107   ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/MISO_shift<1>
    SLICE_X11Y47.CLK     Tckdi       (-Th)    -0.059   ds1302_test_m0/ds1302_m0/ds1302_io_m0/read_data<7>
                                                       ds1302_test_m0/ds1302_m0/ds1302_io_m0/read_data_6
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.297ns logic, 0.107ns route)
                                                       (73.5% logic, 26.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/clk_cnt<3>/CLK
  Logical resource: ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/clk_cnt_0/CK
  Location pin: SLICE_X16Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/clk_cnt<3>/SR
  Logical resource: ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/clk_cnt_0/SR
  Location pin: SLICE_X16Y37.SR
  Clock network: seg_bcd_m0/seg_scan_m0/rst_n_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.005|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6653 paths, 0 nets, and 945 connections

Design statistics:
   Minimum period:   5.005ns{1}   (Maximum frequency: 199.800MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Jun 08 01:10:18 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4573 MB



