#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Wed Nov 05 08:13:12 2025
# Process ID: 5844
# Log file: C:/Xilinx/ise_projects/music_playing/planAhead_run_1/planAhead.log
# Journal file: C:/Xilinx/ise_projects/music_playing/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Xilinx/ise_projects/music_playing/pa.fromNetlist.tcl
startgroup
set_property package_pin P125 [get_ports clk]
endgroup
set_property package_pin "" [get_ports [list  final_clk_out]]
set_property package_pin "" [get_ports [list  key_in]]
startgroup
set_property package_pin P3 [get_ports final_clk_out]
endgroup
startgroup
set_property package_pin P139 [get_ports key_in]
endgroup
startgroup
set_property package_pin P4 [get_ports led_mode0]
endgroup
startgroup
set_property package_pin P5 [get_ports led_mode1]
endgroup
startgroup
set_property package_pin P6 [get_ports led_mode2]
endgroup
startgroup
set_property package_pin P135 [get_ports rst_n]
endgroup
set_property iostandard LVCMOS33 [get_ports [list clk]]
set_property iostandard LVCMOS33 [get_ports [list final_clk_out]]
set_property iostandard LVCMOS33 [get_ports [list key_in]]
set_property iostandard LVCMOS33 [get_ports [list led_mode0]]
set_property iostandard LVCMOS33 [get_ports [list led_mode1]]
set_property iostandard LVCMOS33 [get_ports [list led_mode2]]
save_constraints
set_property iostandard LVCMOS33 [get_ports [list rst_n]]
save_constraints
startgroup
set_property package_pin P3 [get_ports final_clk_out]
endgroup
