{"vcs1":{"timestamp_begin":1684262771.295823274, "rt":1.28, "ut":0.37, "st":0.21}}
{"vcselab":{"timestamp_begin":1684262772.661037802, "rt":1.19, "ut":0.44, "st":0.16}}
{"link":{"timestamp_begin":1684262773.918334637, "rt":0.46, "ut":0.23, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684262770.646354172}
{"VCS_COMP_START_TIME": 1684262770.646354172}
{"VCS_COMP_END_TIME": 1684262775.872628225}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330308}}
{"stitch_vcselab": {"peak_mem": 211888}}
