
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity mux_dataflow is
    Port ( a : in  STD_LOGIC;
           b : in  STD_LOGIC;
           c : in  STD_LOGIC;
           d : in  STD_LOGIC;
           s0 : in  STD_LOGIC;
           s1 : in  STD_LOGIC;
           y : out  STD_LOGIC);
end mux_dataflow;

architecture dataflow of mux_dataflow is

begin
y<=((not s0) and (not s1) and (a))or ((not s0) and (s1) and (b))or ((s0) and (not s1) and (c))or((s0) and (s1) and (d));


end dataflow;

