<!DOCTYPE html>

<html class="NDPage NDContentPage"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><meta http-equiv="X-UA-Compatible" content="IE=edge"><title>uvm_runtime_phases.svh</title><link rel="stylesheet" type="text/css" href="../styles/main.css" /><script type="text/javascript" src="../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.3 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');">

<script type="text/javascript">var q = window.location.search;if (q.startsWith("?Theme=")){var t = q.slice(7);var e = t.indexOf(";");if (e != -1){  t = t.slice(0, e);  }document.documentElement.classList.add(t + "Theme")}</script>

<a name="UVM_Run-Time_Phases"></a><a name="Topic1864"></a><div class="CTopic TSection LSystemVerilog first">
 <div class="CTitle">UVM Run-Time Phases</div>
 <div class="CBody"><p>The run-time schedule is the pre-defined phase schedule which runs concurrently to the <a href="../index.html#File5:uvm_common_phases.svh:uvm_run_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1751);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_run_phase</a> global run phase.&nbsp; By default, all <a href="../index.html#File12:uvm_component.svh:uvm_component" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1561);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_component</a>s using the run-time schedule are synchronized with respect to the pre-defined phases in the schedule.&nbsp; It is possible for components to belong to different domains in which case their schedules can be unsynchronized.</p><p>The run-time phases are executed in the sequence they are specified below.</p></div>
</div>

<a name="uvm_pre_reset_phase"></a><a name="Topic1865"></a><div class="CTopic TClass LSystemVerilog">
 <div class="CTitle">uvm_pre_reset_phase</div>
 <div class="NDClassPrototype HasParents" id="NDClassPrototype1865"><a class="CPEntry Parent TClass" href="../index.html#File5:uvm_task_phase.svh:uvm_task_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1880);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_task_phase</div></a><div class="CPEntry TClass Current"><div class="CPName">uvm_pre_reset_phase</div></div></div>
 <div class="CBody"><p>Before reset is asserted.</p><p><a href="../index.html#File5:uvm_task_phase.svh:uvm_task_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1880);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_task_phase</a> that calls the &lt;uvm_component::pre_reset_phase&gt; method. This phase starts at the same time as the <a href="../index.html#File5:uvm_common_phases.svh:uvm_run_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1751);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_run_phase</a> unless a user defined phase is inserted in front of this phase.</p><div class="CHeading">Upon Entry</div><ul><li><p>Indicates that power has been applied but not necessarily valid or stable.</p></li><li><p>There should not have been any active clock edges before entry into this phase.</p></li></ul><div class="CHeading">Typical Uses</div><ul><li><p>Wait for power good.</p></li><li><p>Components connected to virtual interfaces should initialize their output to X's or Z's.</p></li><li><p>Initialize the clock signals to a valid value</p></li><li><p>Assign reset signals to X (power-on reset).</p></li><li><p>Wait for reset signal to be asserted if not driven by the verification environment.</p></li></ul><div class="CHeading">Exit Criteria</div><ul><li><p>Reset signal, if driven by the verification environment, is ready to be asserted.</p></li><li><p>Reset signal, if not driven by the verification environment, is asserted.</p></li></ul></div>
</div>

<a name="uvm_reset_phase"></a><a name="Topic1866"></a><div class="CTopic TClass LSystemVerilog">
 <div class="CTitle">uvm_reset_phase</div>
 <div class="NDClassPrototype HasParents" id="NDClassPrototype1866"><a class="CPEntry Parent TClass" href="../index.html#File5:uvm_task_phase.svh:uvm_task_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1880);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_task_phase</div></a><div class="CPEntry TClass Current"><div class="CPName">uvm_reset_phase</div></div></div>
 <div class="CBody"><p>Reset is asserted.</p><p><a href="../index.html#File5:uvm_task_phase.svh:uvm_task_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1880);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_task_phase</a> that calls the &lt;uvm_component::reset_phase&gt; method.</p><div class="CHeading">Upon Entry</div><ul><li><p>Indicates that the hardware reset signal is ready to be asserted.</p></li></ul><div class="CHeading">Typical Uses</div><ul><li><p>Assert reset signals.</p></li><li><p>Components connected to virtual interfaces should drive their output to their specified reset or idle value.</p></li><li><p>Components and environments should initialize their state variables.</p></li><li><p>Clock generators start generating active edges.</p></li><li><p>De-assert the reset signal(s)&nbsp; just before exit.</p></li><li><p>Wait for the reset signal(s) to be de-asserted.</p></li></ul><div class="CHeading">Exit Criteria</div><ul><li><p>Reset signal has just been de-asserted.</p></li><li><p>Main or base clock is working and stable.</p></li><li><p>At least one active clock edge has occurred.</p></li><li><p>Output signals and state variables have been initialized.</p></li></ul></div>
</div>

<a name="uvm_post_reset_phase"></a><a name="Topic1867"></a><div class="CTopic TClass LSystemVerilog">
 <div class="CTitle">uvm_post_reset_phase</div>
 <div class="NDClassPrototype HasParents" id="NDClassPrototype1867"><a class="CPEntry Parent TClass" href="../index.html#File5:uvm_task_phase.svh:uvm_task_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1880);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_task_phase</div></a><div class="CPEntry TClass Current"><div class="CPName">uvm_post_reset_phase</div></div></div>
 <div class="CBody"><p>After reset is de-asserted.</p><p><a href="../index.html#File5:uvm_task_phase.svh:uvm_task_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1880);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_task_phase</a> that calls the &lt;uvm_component::post_reset_phase&gt; method.</p><div class="CHeading">Upon Entry</div><ul><li><p>Indicates that the DUT reset signal has been de-asserted.</p></li></ul><div class="CHeading">Typical Uses</div><ul><li><p>Components should start behavior appropriate for reset being inactive.&nbsp; For example, components may start to transmit idle transactions or interface training and rate negotiation.&nbsp; This behavior typically continues beyond the end of this phase.</p></li></ul><div class="CHeading">Exit Criteria</div><ul><li><p>The testbench and the DUT are in a known, active state.</p></li></ul></div>
</div>

<a name="uvm_pre_configure_phase"></a><a name="Topic1868"></a><div class="CTopic TClass LSystemVerilog">
 <div class="CTitle">uvm_pre_configure_phase</div>
 <div class="NDClassPrototype HasParents" id="NDClassPrototype1868"><a class="CPEntry Parent TClass" href="../index.html#File5:uvm_task_phase.svh:uvm_task_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1880);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_task_phase</div></a><div class="CPEntry TClass Current"><div class="CPName">uvm_pre_configure_phase</div></div></div>
 <div class="CBody"><p>Before the DUT is configured by the SW.</p><p><a href="../index.html#File5:uvm_task_phase.svh:uvm_task_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1880);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_task_phase</a> that calls the &lt;uvm_component::pre_configure_phase&gt; method.</p><div class="CHeading">Upon Entry</div><ul><li><p>Indicates that the DUT has been completed reset and is ready to be configured.</p></li></ul><div class="CHeading">Typical Uses</div><ul><li><p>Procedurally modify the DUT configuration information as described in the environment (and that will be eventually uploaded into the DUT).</p></li><li><p>Wait for components required for DUT configuration to complete training and rate negotiation.</p></li></ul><div class="CHeading">Exit Criteria</div><ul><li><p>DUT configuration information is defined.</p></li></ul></div>
</div>

<a name="uvm_configure_phase"></a><a name="Topic1869"></a><div class="CTopic TClass LSystemVerilog">
 <div class="CTitle">uvm_configure_phase</div>
 <div class="NDClassPrototype HasParents" id="NDClassPrototype1869"><a class="CPEntry Parent TClass" href="../index.html#File5:uvm_task_phase.svh:uvm_task_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1880);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_task_phase</div></a><div class="CPEntry TClass Current"><div class="CPName">uvm_configure_phase</div></div></div>
 <div class="CBody"><p>The SW configures the DUT.</p><p><a href="../index.html#File5:uvm_task_phase.svh:uvm_task_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1880);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_task_phase</a> that calls the &lt;uvm_component::configure_phase&gt; method.</p><div class="CHeading">Upon Entry</div><ul><li><p>Indicates that the DUT is ready to be configured.</p></li></ul><div class="CHeading">Typical Uses</div><ul><li><p>Components required for DUT configuration execute transactions normally.</p></li><li><p>Set signals and program the DUT and memories (e.g. read/write operations and sequences) to match the desired configuration for the test and environment.</p></li></ul><div class="CHeading">Exit Criteria</div><ul><li><p>The DUT has been configured and is ready to operate normally.</p></li></ul></div>
</div>

<a name="uvm_post_configure_phase"></a><a name="Topic1870"></a><div class="CTopic TClass LSystemVerilog">
 <div class="CTitle">uvm_post_configure_phase</div>
 <div class="NDClassPrototype HasParents" id="NDClassPrototype1870"><a class="CPEntry Parent TClass" href="../index.html#File5:uvm_task_phase.svh:uvm_task_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1880);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_task_phase</div></a><div class="CPEntry TClass Current"><div class="CPName">uvm_post_configure_phase</div></div></div>
 <div class="CBody"><p>After the SW has configured the DUT.</p><p><a href="../index.html#File5:uvm_task_phase.svh:uvm_task_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1880);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_task_phase</a> that calls the &lt;uvm_component::post_configure_phase&gt; method.</p><div class="CHeading">Upon Entry</div><ul><li><p>Indicates that the configuration information has been fully uploaded.</p></li></ul><div class="CHeading">Typical Uses</div><ul><li><p>Wait for configuration information to fully propagate and take effect.</p></li><li><p>Wait for components to complete training and rate negotiation.</p></li><li><p>Enable the DUT.</p></li><li><p>Sample DUT configuration coverage.</p></li></ul><div class="CHeading">Exit Criteria</div><ul><li><p>The DUT has been fully configured and enabled and is ready to start operating normally.</p></li></ul></div>
</div>

<a name="uvm_pre_main_phase"></a><a name="Topic1871"></a><div class="CTopic TClass LSystemVerilog">
 <div class="CTitle">uvm_pre_main_phase</div>
 <div class="NDClassPrototype HasParents" id="NDClassPrototype1871"><a class="CPEntry Parent TClass" href="../index.html#File5:uvm_task_phase.svh:uvm_task_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1880);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_task_phase</div></a><div class="CPEntry TClass Current"><div class="CPName">uvm_pre_main_phase</div></div></div>
 <div class="CBody"><p>Before the primary test stimulus starts.</p><p><a href="../index.html#File5:uvm_task_phase.svh:uvm_task_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1880);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_task_phase</a> that calls the &lt;uvm_component::pre_main_phase&gt; method.</p><div class="CHeading">Upon Entry</div><ul><li><p>Indicates that the DUT has been fully configured.</p></li></ul><div class="CHeading">Typical Uses</div><ul><li><p>Wait for components to complete training and rate negotiation.</p></li></ul><div class="CHeading">Exit Criteria</div><ul><li><p>All components have completed training and rate negotiation.</p></li><li><p>All components are ready to generate and/or observe normal stimulus.</p></li></ul></div>
</div>

<a name="uvm_main_phase"></a><a name="Topic1872"></a><div class="CTopic TClass LSystemVerilog">
 <div class="CTitle">uvm_main_phase</div>
 <div class="NDClassPrototype HasParents" id="NDClassPrototype1872"><a class="CPEntry Parent TClass" href="../index.html#File5:uvm_task_phase.svh:uvm_task_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1880);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_task_phase</div></a><div class="CPEntry TClass Current"><div class="CPName">uvm_main_phase</div></div></div>
 <div class="CBody"><p>Primary test stimulus.</p><p><a href="../index.html#File5:uvm_task_phase.svh:uvm_task_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1880);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_task_phase</a> that calls the &lt;uvm_component::main_phase&gt; method.</p><div class="CHeading">Upon Entry</div><ul><li><p>The stimulus associated with the test objectives is ready to be applied.</p></li></ul><div class="CHeading">Typical Uses</div><ul><li><p>Components execute transactions normally.</p></li><li><p>Data stimulus sequences are started.</p></li><li><p>Wait for a time-out or certain amount of time, or completion of stimulus sequences.</p></li></ul><div class="CHeading">Exit Criteria</div><ul><li><p>Enough stimulus has been applied to meet the primary stimulus objective of the test.</p></li></ul></div>
</div>

<a name="uvm_post_main_phase"></a><a name="Topic1873"></a><div class="CTopic TClass LSystemVerilog">
 <div class="CTitle">uvm_post_main_phase</div>
 <div class="NDClassPrototype HasParents" id="NDClassPrototype1873"><a class="CPEntry Parent TClass" href="../index.html#File5:uvm_task_phase.svh:uvm_task_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1880);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_task_phase</div></a><div class="CPEntry TClass Current"><div class="CPName">uvm_post_main_phase</div></div></div>
 <div class="CBody"><p>After enough of the primary test stimulus.</p><p><a href="../index.html#File5:uvm_task_phase.svh:uvm_task_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1880);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_task_phase</a> that calls the &lt;uvm_component::post_main_phase&gt; method.</p><div class="CHeading">Upon Entry</div><ul><li><p>The primary stimulus objective of the test has been met.</p></li></ul><div class="CHeading">Typical Uses</div><ul><li><p>Included for symmetry.</p></li></ul><div class="CHeading">Exit Criteria</div><ul><li><p>None.</p></li></ul></div>
</div>

<a name="uvm_pre_shutdown_phase"></a><a name="Topic1874"></a><div class="CTopic TClass LSystemVerilog">
 <div class="CTitle">uvm_pre_shutdown_phase</div>
 <div class="NDClassPrototype HasParents" id="NDClassPrototype1874"><a class="CPEntry Parent TClass" href="../index.html#File5:uvm_task_phase.svh:uvm_task_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1880);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_task_phase</div></a><div class="CPEntry TClass Current"><div class="CPName">uvm_pre_shutdown_phase</div></div></div>
 <div class="CBody"><p>Before things settle down.</p><p><a href="../index.html#File5:uvm_task_phase.svh:uvm_task_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1880);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_task_phase</a> that calls the &lt;uvm_component::pre_shutdown_phase&gt; method.</p><div class="CHeading">Upon Entry</div><ul><li><p>None.</p></li></ul><div class="CHeading">Typical Uses</div><ul><li><p>Included for symmetry.</p></li></ul><div class="CHeading">Exit Criteria</div><ul><li><p>None.</p></li></ul></div>
</div>

<a name="uvm_shutdown_phase"></a><a name="Topic1875"></a><div class="CTopic TClass LSystemVerilog">
 <div class="CTitle">uvm_shutdown_phase</div>
 <div class="NDClassPrototype HasParents" id="NDClassPrototype1875"><a class="CPEntry Parent TClass" href="../index.html#File5:uvm_task_phase.svh:uvm_task_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1880);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_task_phase</div></a><div class="CPEntry TClass Current"><div class="CPName">uvm_shutdown_phase</div></div></div>
 <div class="CBody"><p>Letting things settle down.</p><p><a href="../index.html#File5:uvm_task_phase.svh:uvm_task_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1880);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_task_phase</a> that calls the &lt;uvm_component::shutdown_phase&gt; method.</p><div class="CHeading">Upon Entry</div><ul><li><p>None.</p></li></ul><div class="CHeading">Typical Uses</div><ul><li><p>Wait for all data to be drained out of the DUT.</p></li><li><p>Extract data still buffered in the DUT, usually through read/write operations or sequences.</p></li></ul><div class="CHeading">Exit Criteria</div><ul><li><p>All data has been drained or extracted from the DUT.</p></li><li><p>All interfaces are idle.</p></li></ul></div>
</div>

<a name="uvm_post_shutdown_phase"></a><a name="Topic1876"></a><div class="CTopic TClass LSystemVerilog last">
 <div class="CTitle">uvm_post_shutdown_phase</div>
 <div class="NDClassPrototype HasParents" id="NDClassPrototype1876"><a class="CPEntry Parent TClass" href="../index.html#File5:uvm_task_phase.svh:uvm_task_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1880);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_task_phase</div></a><div class="CPEntry TClass Current"><div class="CPName">uvm_post_shutdown_phase</div></div></div>
 <div class="CBody"><p>After things have settled down.</p><p><a href="../index.html#File5:uvm_task_phase.svh:uvm_task_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1880);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_task_phase</a> that calls the &lt;uvm_component::post_shutdown_phase&gt; method.&nbsp; The end of this phase is synchronized to the end of the <a href="../index.html#File5:uvm_common_phases.svh:uvm_run_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1751);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_run_phase</a> phase unless a user defined phase is added after this phase.</p><div class="CHeading">Upon Entry</div><ul><li><p>No more &quot;data&quot; stimulus is applied to the DUT.</p></li></ul><div class="CHeading">Typical Uses</div><ul><li><p>Perform final checks that require run-time access to the DUT (e.g. read accounting registers or dump the content of memories).</p></li></ul><div class="CHeading">Exit Criteria</div><ul><li><p>All run-time checks have been satisfied.</p></li><li><p>The <a href="../index.html#File5:uvm_common_phases.svh:uvm_run_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1751);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_run_phase</a> phase is ready to end.</p></li></ul></div>
</div>

</body></html>