$date
	Sat Oct 31 09:32:53 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 13 ! data [12:0] $end
$var reg 7 " address [6:0] $end
$scope module U1 $end
$var wire 7 # address [6:0] $end
$var reg 13 $ data [12:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
bx #
bx "
bx !
$end
#5
b1000000001000 !
b1000000001000 $
bx0 "
bx0 #
#10
b100000001000 !
b100000001000 $
b1x1 "
b1x1 #
#15
b1011100100000 !
b1011100100000 $
b1111xx1 "
b1111xx1 #
#20
b1000000001000 !
b1000000001000 $
b0x1 "
b0x1 #
#25
b11100000010 !
b11100000010 $
b1110xx1 "
b1110xx1 #
#30
b1111111111111 !
b1111111111111 $
b1111111 "
b1111111 #
#70
