INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vitis_HLS/2021.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling lab7_z4_test.cpp_pre.cpp.tb.cpp
   Compiling lab7_z4.cpp_pre.cpp.tb.cpp
   Compiling apatb_lab7_z4.cpp
   Compiling apatb_lab7_z4_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
----------Pass!------------


C:\Xilinx_trn\HLS2023\lab7_z4\lab7_z4\sol1\sim\verilog>set PATH= 

C:\Xilinx_trn\HLS2023\lab7_z4\lab7_z4\sol1\sim\verilog>call C:/Xilinx/Vivado/2021.2/bin/xelab xil_defaultlib.apatb_lab7_z4_top glbl -Oenable_linking_all_libraries  -prj lab7_z4.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib "ieee_proposed=./ieee_proposed" -s lab7_z4 -debug wave 
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_lab7_z4_top glbl -Oenable_linking_all_libraries -prj lab7_z4.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s lab7_z4 -debug wave 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab7_z4/lab7_z4/sol1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab7_z4/lab7_z4/sol1/sim/verilog/AESL_automem_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab7_z4/lab7_z4/sol1/sim/verilog/AESL_automem_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab7_z4/lab7_z4/sol1/sim/verilog/AESL_automem_c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_c
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab7_z4/lab7_z4/sol1/sim/verilog/lab7_z4.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_lab7_z4_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab7_z4/lab7_z4/sol1/sim/verilog/lab7_z4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab7_z4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab7_z4/lab7_z4/sol1/sim/verilog/lab7_z4_mul_256s_256s_256_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab7_z4_mul_256s_256s_256_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab7_z4/lab7_z4/sol1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.lab7_z4_mul_256s_256s_256_2_1(NU...
Compiling module xil_defaultlib.lab7_z4
Compiling module xil_defaultlib.AESL_automem_a
Compiling module xil_defaultlib.AESL_automem_b
Compiling module xil_defaultlib.AESL_automem_c
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=6)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_lab7_z4_top
Compiling module work.glbl
Built simulation snapshot lab7_z4

****** xsim v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/lab7_z4/xsim_script.tcl
# xsim {lab7_z4} -view {{lab7_z4_dataflow_ana.wcfg}} -tclbatch {lab7_z4.tcl} -protoinst {lab7_z4.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file lab7_z4.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_lab7_z4_top/AESL_inst_lab7_z4//AESL_inst_lab7_z4_activity
Time resolution is 1 ps
open_wave_config lab7_z4_dataflow_ana.wcfg
source lab7_z4.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_lab7_z4_top/AESL_inst_lab7_z4/a_d0 -into $return_group -radix hex
## add_wave /apatb_lab7_z4_top/AESL_inst_lab7_z4/a_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab7_z4_top/AESL_inst_lab7_z4/a_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab7_z4_top/AESL_inst_lab7_z4/a_address0 -into $return_group -radix hex
## add_wave /apatb_lab7_z4_top/AESL_inst_lab7_z4/ap_local_deadlock -into $return_group -radix hex
## add_wave /apatb_lab7_z4_top/AESL_inst_lab7_z4/ap_local_block -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinputgroup]
## add_wave /apatb_lab7_z4_top/AESL_inst_lab7_z4/c_q0 -into $return_group -radix hex
## add_wave /apatb_lab7_z4_top/AESL_inst_lab7_z4/c_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab7_z4_top/AESL_inst_lab7_z4/c_address0 -into $return_group -radix hex
## add_wave /apatb_lab7_z4_top/AESL_inst_lab7_z4/b_q0 -into $return_group -radix hex
## add_wave /apatb_lab7_z4_top/AESL_inst_lab7_z4/b_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab7_z4_top/AESL_inst_lab7_z4/b_address0 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_lab7_z4_top/AESL_inst_lab7_z4/ap_start -into $blocksiggroup
## add_wave /apatb_lab7_z4_top/AESL_inst_lab7_z4/ap_done -into $blocksiggroup
## add_wave /apatb_lab7_z4_top/AESL_inst_lab7_z4/ap_idle -into $blocksiggroup
## add_wave /apatb_lab7_z4_top/AESL_inst_lab7_z4/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_lab7_z4_top/AESL_inst_lab7_z4/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_lab7_z4_top/AESL_inst_lab7_z4/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_lab7_z4_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab7_z4_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab7_z4_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab7_z4_top/LENGTH_a -into $tb_portdepth_group -radix hex
## add_wave /apatb_lab7_z4_top/LENGTH_b -into $tb_portdepth_group -radix hex
## add_wave /apatb_lab7_z4_top/LENGTH_c -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_lab7_z4_top/a_d0 -into $tb_return_group -radix hex
## add_wave /apatb_lab7_z4_top/a_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab7_z4_top/a_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab7_z4_top/a_address0 -into $tb_return_group -radix hex
## add_wave /apatb_lab7_z4_top/ap_local_deadlock -into $tb_return_group -radix hex
## add_wave /apatb_lab7_z4_top/ap_local_block -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]
## add_wave /apatb_lab7_z4_top/c_q0 -into $tb_return_group -radix hex
## add_wave /apatb_lab7_z4_top/c_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab7_z4_top/c_address0 -into $tb_return_group -radix hex
## add_wave /apatb_lab7_z4_top/b_q0 -into $tb_return_group -radix hex
## add_wave /apatb_lab7_z4_top/b_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab7_z4_top/b_address0 -into $tb_return_group -radix hex
## save_wave_config lab7_z4.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 3 [0.00%] @ "125000"
// RTL Simulation : 1 / 3 [100.00%] @ "6555000"
// RTL Simulation : 2 / 3 [100.00%] @ "12975000"
// RTL Simulation : 3 / 3 [100.00%] @ "19395000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 19455 ns : File "C:/Xilinx_trn/HLS2023/lab7_z4/lab7_z4/sol1/sim/verilog/lab7_z4.autotb.v" Line 350
## quit
INFO: [Common 17-206] Exiting xsim at Sat Dec  2 15:43:08 2023...
----------Pass!------------

INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
