// Seed: 1242030200
module module_0 #(
    parameter id_1 = 32'd17
);
  wire _id_1;
  parameter [id_1 : 1  ==  -1] id_2 = 1 != 1;
  assign id_1 = id_2;
  logic [id_1 : 1] id_3, id_4, id_5, id_6, id_7, id_8, id_9;
  wire id_10;
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    input tri0 id_2,
    input supply0 id_3,
    output supply0 id_4,
    input tri id_5,
    input supply0 id_6,
    input wor id_7,
    output uwire id_8,
    input supply0 id_9,
    input tri1 id_10,
    input supply0 id_11,
    output supply1 id_12
    , id_19,
    input uwire id_13,
    input tri0 id_14,
    input tri1 id_15,
    input tri0 id_16,
    input wor id_17
);
  assign id_19[-1'h0] = (1) - 1;
  wire [1 : -1] id_20;
  module_0 modCall_1 ();
endmodule
