Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Apr  7 10:49:30 2021
| Host         : sebastian-ZBook running 64-bit Linux Mint 20
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   344 |
| Unused register locations in slices containing registers |  1088 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           17 |
|      2 |            2 |
|      3 |           12 |
|      4 |           68 |
|      5 |           11 |
|      6 |           19 |
|      7 |            6 |
|      8 |           39 |
|      9 |           22 |
|     10 |            6 |
|     11 |            4 |
|     12 |           20 |
|     13 |            9 |
|     14 |            2 |
|     15 |            2 |
|    16+ |          105 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             511 |          193 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             533 |          259 |
| Yes          | No                    | No                     |            2581 |          715 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1575 |          501 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                   |                                                                                            Enable Signal                                                                                            |                                                                                           Set/Reset Signal                                                                                          | Slice Load Count | Bel Load Count |
+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0          | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[1]_i_1_n_0 |                1 |              1 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                      | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg[10]_i_1__8_n_0                                                       |                1 |              1 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                 |                                                                                                                                                                                                     |                1 |              2 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push                                                     |                                                                                                                                                                                                     |                1 |              2 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.r_last_offset_0                                                                                                 |                                                                                                                                                                                                     |                1 |              3 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                2 |              3 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                         |                                                                                                                                                                                                     |                1 |              3 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                1 |              3 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                3 |              3 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                3 |              3 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                3 |              3 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                3 |              3 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                 |                                                                                                                                                                                                     |                1 |              3 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                3 |              3 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                2 |              3 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/shift_qual                                                                        |                                                                                                                                                                                                     |                1 |              3 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[3]_i_1__0_n_0                                            | mem1/Lab6_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                           |                1 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read[3]_i_1__2_n_0                                         | mem1/Lab6_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                           |                2 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/r_push_r                                                                             |                                                                                                                                                                                                     |                1 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_cnt                                                          | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_2                                                        |                1 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[3]_i_1__1_n_0                                                | mem1/Lab6_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                           |                2 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/gen_pipelined.state_reg[0][0]                                          | mem1/Lab6_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                     |                2 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                      | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                          |                2 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/FSM_sequential_state_reg[1]_0[0]                                    |                                                                                                                                                                                                     |                1 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                    | mem1/Lab6_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                     |                1 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                               |                                                                                                                                                                                                     |                1 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.mesg_reg                                       |                                                                                                                                                                                                     |                2 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/free_ready                                                   | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                   |                1 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                        | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_0                                                        |                1 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                        | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg                                                          |                1 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                        | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_1                                                        |                2 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                      |                                                                                                                                                                                                     |                3 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                    | mem1/Lab6_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                     |                1 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                 | mem1/Lab6_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                     |                1 |              4 |
|  clk_8ns_IBUF_BUFG                               | FSM_onehot_memory_state[3]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                     |                1 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                      | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                2 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__9_n_0                                        | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                2 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/fifoaddr[3]_i_1__10_n_0                                                  | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                1 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/last_beat_reg                                                 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                2 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/last_beat_reg                                                 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                2 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__6_n_0                                        | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                2 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/fifoaddr[3]_i_1__7_n_0                                                   | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                1 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/E[0]                                                                   | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                1 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/last_beat_reg                                                 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                2 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__3_n_0                                        | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                2 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                   | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                1 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__11_n_0                                                                     | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                1 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg                                                 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                2 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                        | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                1 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                   | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                1 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/E[0]                                                           | mem1/Lab6_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                           |                1 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__12_n_0                                                          | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                1 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg                                                                    | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                2 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr                                                                                                       | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                     |                1 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                            | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                1 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[0]                                                                                      | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                1 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                               |                                                                                                                                                                                                     |                1 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_pipelined.mesg_reg                                       |                                                                                                                                                                                                     |                1 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/free_ready                                                   | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                   |                1 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                        | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_0                                                        |                2 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                        | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg                                                          |                2 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                        | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_1                                                        |                1 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                      |                                                                                                                                                                                                     |                2 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                      | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                          |                1 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/p_1_in                                                                               |                3 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                       |                2 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                        |                2 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                               | mem1/Lab6_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                        |                1 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                4 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/ar_pipe/p_0_in                                                                               |                4 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                   | mem1/Lab6_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                               |                3 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/D[6]                                                                                                                                                      | mem1/Lab6_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                         |                1 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                          |                2 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/FSM_sequential_state_reg[1]_0[0]                                    |                                                                                                                                                                                                     |                2 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                          |                2 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_cnt                                                          | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_2                                                        |                1 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/areset_reg                                                             |                1 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              4 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[s_ready_i]_0[0]                                                                                                          | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                     |                2 |              5 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0          |                                                                                                                                                                                                     |                3 |              5 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                               | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                     |                2 |              5 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                               | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                     |                1 |              5 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/b_pipe/m_payload_i[4]_i_1_n_0                                                                |                                                                                                                                                                                                     |                2 |              5 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                      |                                                                                                                                                                                                     |                2 |              5 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                  | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                3 |              5 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                               | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                3 |              5 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/fifoaddr                                                               | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                3 |              5 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/fifoaddr                                                               | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                4 |              5 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/fifoaddr                                                               | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                3 |              5 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                     |                3 |              6 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              6 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                         | mem1/Lab6_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                  |                1 |              6 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                        |                                                                                                                                                                                                     |                2 |              6 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              6 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                 |                                                                                                                                                                                                     |                2 |              6 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                4 |              6 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              6 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                2 |              6 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                        | mem1/Lab6_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                 |                1 |              6 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              6 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual   |                                                                                                                                                                                                     |                2 |              6 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr  | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              6 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr  | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                2 |              6 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr  | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              6 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |              6 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr  | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              6 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[10].srl_nx1/shift_qual                                                             |                                                                                                                                                                                                     |                2 |              6 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              6 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                |                2 |              7 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              7 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push144_out                                                                         |                                                                                                                                                                                                     |                1 |              7 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              7 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |              7 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                5 |              7 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                          |                                                                                                                                                                                                     |                2 |              8 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_pipelined.mesg_reg                                                   |                                                                                                                                                                                                     |                2 |              8 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                               |                                                                                                                                                                                                     |                2 |              8 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/E[0]                                                                   | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                3 |              8 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/E[0]                                                                     | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                3 |              8 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                        |                                                                                                                                                                                                     |                2 |              8 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_pipelined.mesg_reg                                                   |                                                                                                                                                                                                     |                3 |              8 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                        |                                                                                                                                                                                                     |                3 |              8 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                               |                                                                                                                                                                                                     |                2 |              8 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_pipelined.mesg_reg                                                   |                                                                                                                                                                                                     |                2 |              8 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                          |                                                                                                                                                                                                     |                2 |              8 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                   | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                3 |              8 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_thread_loop[1].rlast_i_reg[1][0]                                   | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                3 |              8 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                        |                                                                                                                                                                                                     |                2 |              8 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                          |                                                                                                                                                                                                     |                3 |              8 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                   |                                                                                                                                                                                                     |                3 |              8 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                        | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                     |                4 |              8 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                          |                                                                                                                                                                                                     |                2 |              8 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                               |                                                                                                                                                                                                     |                2 |              8 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              8 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                        | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                3 |              8 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                               |                                                                                                                                                                                                     |                2 |              8 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                  |                                                                                                                                                                                                     |                3 |              8 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                        |                                                                                                                                                                                                     |                3 |              8 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                           |                                                                                                                                                                                                     |                4 |              8 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                  |                                                                                                                                                                                                     |                1 |              8 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                   |                                                                                                                                                                                                     |                4 |              8 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                       | mem1/Lab6_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                               |                4 |              8 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                         |                2 |              8 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                 |                                                                                                                                                                                                     |                1 |              8 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                        |                                                                                                                                                                                                     |                2 |              8 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[s_ready_i][0]                                                |                                                                                                                                                                                                     |                3 |              8 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                     |                2 |              8 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr             | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                4 |              8 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                           |                                                                                                                                                                                                     |                3 |              8 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                         |                3 |              8 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                     |                3 |              8 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                 |                                                                                                                                                                                                     |                1 |              8 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr             | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                4 |              8 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                   |                                                                                                                                                                                                     |                2 |              9 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                          | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                3 |              9 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                           | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                4 |              9 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1_n_0                                 |                                                                                                                                                                                                     |                2 |              9 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/count                                                           | mem1/Lab6_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                  |                2 |              9 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg_0[0]                                            | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                3 |              9 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                6 |              9 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                4 |              9 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                         | mem1/Lab6_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/SR[0]                                                          |                2 |              9 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                           |                4 |              9 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/E[0]                                                          | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                4 |              9 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              9 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/E[0]                                                          | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                3 |              9 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                             | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                2 |              9 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                3 |              9 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                           | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                    |                3 |              9 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/E[0]                                                          | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                5 |              9 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                           | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                2 |              9 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[2]                                                                        |                                                                                                                                                                                                     |                5 |              9 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[1]                                                                        |                                                                                                                                                                                                     |                4 |              9 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_len_qq                                                    | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                3 |              9 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[0]                                                                        |                                                                                                                                                                                                     |                5 |              9 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |             10 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/s_rvalid_reg_reg[0]                                                    | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                4 |             10 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_thread_loop[3].rlast_i_reg[3][0]                                     | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                4 |             10 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_thread_loop[1].r_cmd_active_reg[1]_0[0]                            | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                4 |             10 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                          | mem1/Lab6_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                                        |                4 |             10 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/gen_thread_loop[2].r_cmd_active_reg[2]_0[0]                            | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                3 |             10 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/b_push                                                          |                                                                                                                                                                                                     |                2 |             11 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/first_beat                                                      |                                                                                                                                                                                                     |                6 |             11 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                     |                6 |             11 |
|  clk_8ns_IBUF_BUFG                               | bram_addr                                                                                                                                                                                           |                                                                                                                                                                                                     |                4 |             11 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                5 |             12 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                4 |             12 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                5 |             12 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                  | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                5 |             12 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                4 |             12 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                  | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                4 |             12 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                4 |             12 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                4 |             12 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |             12 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                3 |             12 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                4 |             12 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                  | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                5 |             12 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                3 |             12 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                  | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                5 |             12 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                4 |             12 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                6 |             12 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                     |                7 |             12 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                   | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                     |                2 |             12 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                4 |             12 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                5 |             12 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                       | mem1/Lab6_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                               |                3 |             13 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_id                                                           |                                                                                                                                                                                                     |                3 |             13 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[3]                                       |                                                                                                                                                                                                     |                3 |             13 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[2]                                       |                                                                                                                                                                                                     |                3 |             13 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[1]                                       |                                                                                                                                                                                                     |                7 |             13 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_id                                                           |                                                                                                                                                                                                     |                5 |             13 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[3]                                       |                                                                                                                                                                                                     |                4 |             13 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[2]                                       |                                                                                                                                                                                                     |                4 |             13 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[1]                                       |                                                                                                                                                                                                     |                4 |             13 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                          |                                                                                                                                                                                                     |                4 |             14 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                           |                                                                                                                                                                                                     |                4 |             14 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                        |                                                                                                                                                                                                     |                4 |             15 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                     |                4 |             15 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/do_reg[15]_i_1_n_0                                                                                                                                        |                4 |             16 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                     |                2 |             16 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                     |                2 |             16 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                     |                2 |             16 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                         | mem1/Lab6_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                         |                4 |             17 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                           |                                                                                                                                                                                                     |                3 |             19 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                     |                5 |             19 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                     |               11 |             19 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                                     |                5 |             20 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                            |                                                                                                                                                                                                     |                4 |             20 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/m_payload_i[35]_i_1_n_0                                                              |                                                                                                                                                                                                     |                7 |             20 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                          | mem1/Lab6_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                  |                4 |             20 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                            |                                                                                                                                                                                                     |                4 |             22 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                                     |                7 |             22 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/ar_pipe/m_payload_i[229]_i_1_n_0                                                             |                                                                                                                                                                                                     |                4 |             23 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/sel                                                                   |                                                                                                                                                                                                     |                4 |             23 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                8 |             24 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                9 |             24 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                8 |             24 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                9 |             24 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                6 |             24 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                  | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                8 |             24 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                9 |             24 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                  | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                8 |             24 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                        | mem1/Lab6_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                    |                8 |             25 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                8 |             26 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                  |                9 |             26 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i[37]_i_1_n_0                                                               |                                                                                                                                                                                                     |                5 |             27 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___2_n_0                                                                                 |                                                                                                                                                                                                     |                5 |             27 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                             |                                                                                                                                                                                                     |                9 |             27 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                |                                                                                                                                                                                                     |                5 |             27 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___2_n_0                                                                                 |                                                                                                                                                                                                     |                8 |             28 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                |                                                                                                                                                                                                     |                8 |             28 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                8 |             29 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |               10 |             29 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                8 |             31 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                               |               15 |             31 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                               |                                                                                                                                                                                                     |                8 |             32 |
|  clk_8ns_IBUF_BUFG                               | mem_addr                                                                                                                                                                                            | mem_addr0                                                                                                                                                                                           |                8 |             32 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                     |                4 |             32 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                | mem1/Lab6_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0           |                6 |             32 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                              | mem1/Lab6_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                               |                5 |             32 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                                     |                5 |             33 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                            |                                                                                                                                                                                                     |                5 |             33 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i                                                          |                                                                                                                                                                                                     |                7 |             35 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/i___5_n_0                                                           |                                                                                                                                                                                                     |                7 |             35 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/E[0]                                                                |                                                                                                                                                                                                     |                9 |             35 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/i___5_n_0                                                           |                                                                                                                                                                                                     |                6 |             35 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/m_vector_i                                                          |                                                                                                                                                                                                     |                8 |             35 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/E[0]                                                                |                                                                                                                                                                                                     |               10 |             35 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                    |                                                                                                                                                                                                     |                8 |             35 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                     |                                                                                                                                                                                                     |                9 |             35 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                    |                                                                                                                                                                                                     |                6 |             35 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                  |                                                                                                                                                                                                     |                6 |             35 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                    | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                7 |             35 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/m_valid_i                                                     |                                                                                                                                                                                                     |               10 |             36 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/gen_srls[40].srl_nx1/push                                              |                                                                                                                                                                                                     |               10 |             36 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/m_valid_i                                                     |                                                                                                                                                                                                     |                9 |             36 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_srls[4].srl_nx1/gen_rd_b.doutb_reg_reg[17]                         |                                                                                                                                                                                                     |                9 |             36 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/gen_srls[40].srl_nx1/push                                              |                                                                                                                                                                                                     |                9 |             36 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/m_valid_i                                                     |                                                                                                                                                                                                     |                9 |             36 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[40].srl_nx1/push                                              |                                                                                                                                                                                                     |               10 |             36 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_shelf[1][40]_i_1_n_0                                                              |                                                                                                                                                                                                     |               15 |             36 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                |                                                                                                                                                                                                     |               12 |             36 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_shelf[2][40]_i_1_n_0                                                              |                                                                                                                                                                                                     |               13 |             36 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_shelf[3][40]_i_1_n_0                                                              |                                                                                                                                                                                                     |               10 |             36 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/m_valid_i                                                     |                                                                                                                                                                                                     |               10 |             36 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_reg                                                                                            |                                                                                                                                                                                                     |               19 |             37 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                          |                                                                                                                                                                                                     |                6 |             37 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                           |                                                                                                                                                                                                     |                7 |             37 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                            |                                                                                                                                                                                                     |                8 |             37 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                                     |                6 |             37 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                |                                                                                                                                                                                                     |               11 |             38 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state_reg[1]_1[0]   |                                                                                                                                                                                                     |               12 |             39 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                     |                5 |             40 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                     |                5 |             40 |
|  clk_8ns_IBUF_BUFG                               |                                                                                                                                                                                                     |                                                                                                                                                                                                     |               13 |             41 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                    | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                8 |             41 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                9 |             42 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                9 |             43 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                          |                                                                                                                                                                                                     |               14 |             47 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                9 |             47 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                           |                                                                                                                                                                                                     |               17 |             47 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                     | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                9 |             47 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                9 |             47 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                     |                6 |             48 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                     |                6 |             48 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                     |                6 |             48 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                         |                                                                                                                                                                                                     |               11 |             52 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                       |                                                                                                                                                                                                     |               12 |             52 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                       |                                                                                                                                                                                                     |               13 |             52 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                         |                                                                                                                                                                                                     |               12 |             52 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                   |               29 |             54 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                     |                7 |             56 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                     |                7 |             56 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                     |                7 |             56 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                     |                7 |             56 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                     |                7 |             56 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab6_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                     |                7 |             56 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |               44 |             69 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | mem1/Lab6_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                         |               24 |            115 |
|  clk_8ns_IBUF_BUFG                               | values_red                                                                                                                                                                                          |                                                                                                                                                                                                     |               59 |            192 |
|  clk_8ns_IBUF_BUFG                               | ocr_red                                                                                                                                                                                             |                                                                                                                                                                                                     |               56 |            192 |
|  clk_8ns_IBUF_BUFG                               | ocr_blue_sync                                                                                                                                                                                       |                                                                                                                                                                                                     |               60 |            195 |
|  mem1/Lab6_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     |                                                                                                                                                                                                     |              182 |            474 |
+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


