MIPS32 Multi-Cycle

-----Cycle 1-----
Registers:
4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
0	0	-	and $zero, $zero, $zero	and	$zero	$zero	-	-	-	-	-	-	-	-	-	0	0	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:

-----Cycle 2-----
Registers:
4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
4	0	-	and $zero, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$zero	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:

-----Cycle 3-----
Registers:
4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
4	0	-	and $zero, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$zero	0	0	0	0	0	0	4	0	4	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:

-----Cycle 4-----
Registers:
4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
4	4	-	and $zero, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$zero	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:

-----Cycle 5-----
Registers:
8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
4	4	-	and $at, $zero, $zero	and	$zero	$zero	-	-	-	-	-	-	-	-	-	0	4	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:

-----Cycle 6-----
Registers:
8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
8	4	-	and $at, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$at	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:

-----Cycle 7-----
Registers:
8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
8	4	-	and $at, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$at	0	0	0	0	0	4	4	0	8	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:

-----Cycle 8-----
Registers:
8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
8	8	-	and $at, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$at	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:

-----Cycle 9-----
Registers:
c	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
8	8	-	and $v0, $zero, $zero	and	$zero	$zero	-	-	-	-	-	-	-	-	-	0	8	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:

-----Cycle 10-----
Registers:
c	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
c	8	-	and $v0, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$v0	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:

-----Cycle 11-----
Registers:
c	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
c	8	-	and $v0, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$v0	0	0	0	0	0	8	4	0	c	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:

-----Cycle 12-----
Registers:
c	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
c	c	-	and $v0, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$v0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:

-----Cycle 13-----
Registers:
10	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
c	c	-	and $v1, $zero, $zero	and	$zero	$zero	-	-	-	-	-	-	-	-	-	0	c	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:

-----Cycle 14-----
Registers:
10	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
10	c	-	and $v1, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$v1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:

-----Cycle 15-----
Registers:
10	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
10	c	-	and $v1, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$v1	0	0	0	0	0	c	4	0	10	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:

-----Cycle 16-----
Registers:
10	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
10	10	-	and $v1, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$v1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:

-----Cycle 17-----
Registers:
14	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
10	10	-	and $a0, $zero, $zero	and	$zero	$zero	-	-	-	-	-	-	-	-	-	0	10	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:

-----Cycle 18-----
Registers:
14	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
14	10	-	and $a0, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$a0	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:

-----Cycle 19-----
Registers:
14	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
14	10	-	and $a0, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$a0	0	0	0	0	0	10	4	0	14	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:

-----Cycle 20-----
Registers:
14	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
14	14	-	and $a0, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$a0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:

-----Cycle 21-----
Registers:
18	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
14	14	-	and $a1, $zero, $zero	and	$zero	$zero	-	-	-	-	-	-	-	-	-	0	14	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:

-----Cycle 22-----
Registers:
18	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
18	14	-	and $a1, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$a1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:

-----Cycle 23-----
Registers:
18	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
18	14	-	and $a1, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$a1	0	0	0	0	0	14	4	0	18	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:

-----Cycle 24-----
Registers:
18	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
18	18	-	and $a1, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$a1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:

-----Cycle 25-----
Registers:
1c	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
18	18	-	and $a2, $zero, $zero	and	$zero	$zero	-	-	-	-	-	-	-	-	-	0	18	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:

-----Cycle 26-----
Registers:
1c	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
1c	18	-	and $a2, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$a2	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:

-----Cycle 27-----
Registers:
1c	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
1c	18	-	and $a2, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$a2	0	0	0	0	0	18	4	0	1c	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:

-----Cycle 28-----
Registers:
1c	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
1c	1c	-	and $a2, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$a2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:

-----Cycle 29-----
Registers:
20	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
1c	1c	-	and $a3, $zero, $zero	and	$zero	$zero	-	-	-	-	-	-	-	-	-	0	1c	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:

-----Cycle 30-----
Registers:
20	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
20	1c	-	and $a3, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$a3	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:

-----Cycle 31-----
Registers:
20	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
20	1c	-	and $a3, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$a3	0	0	0	0	0	1c	4	0	20	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:

-----Cycle 32-----
Registers:
20	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
20	20	-	and $a3, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$a3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:

-----Cycle 33-----
Registers:
24	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
20	20	-	and $t0, $zero, $zero	and	$zero	$zero	-	-	-	-	-	-	-	-	-	0	20	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:

-----Cycle 34-----
Registers:
24	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
24	20	-	and $t0, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$t0	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:

-----Cycle 35-----
Registers:
24	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
24	20	-	and $t0, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$t0	0	0	0	0	0	20	4	0	24	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:

-----Cycle 36-----
Registers:
24	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
24	24	-	and $t0, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$t0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:

-----Cycle 37-----
Registers:
28	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
24	24	-	and $t1, $zero, $zero	and	$zero	$zero	-	-	-	-	-	-	-	-	-	0	24	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:

-----Cycle 38-----
Registers:
28	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
28	24	-	and $t1, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$t1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:

-----Cycle 39-----
Registers:
28	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
28	24	-	and $t1, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$t1	0	0	0	0	0	24	4	0	28	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:

-----Cycle 40-----
Registers:
28	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
28	28	-	and $t1, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$t1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:

-----Cycle 41-----
Registers:
2c	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
28	28	-	and $t2, $zero, $zero	and	$zero	$zero	-	-	-	-	-	-	-	-	-	0	28	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:

-----Cycle 42-----
Registers:
2c	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
2c	28	-	and $t2, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$t2	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:

-----Cycle 43-----
Registers:
2c	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
2c	28	-	and $t2, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$t2	0	0	0	0	0	28	4	0	2c	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:

-----Cycle 44-----
Registers:
2c	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
2c	2c	-	and $t2, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$t2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:

-----Cycle 45-----
Registers:
30	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
2c	2c	-	and $t3, $zero, $zero	and	$zero	$zero	-	-	-	-	-	-	-	-	-	0	2c	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:

-----Cycle 46-----
Registers:
30	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
30	2c	-	and $t3, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$t3	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:

-----Cycle 47-----
Registers:
30	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
30	2c	-	and $t3, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$t3	0	0	0	0	0	2c	4	0	30	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:

-----Cycle 48-----
Registers:
30	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
30	30	-	and $t3, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$t3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:

-----Cycle 49-----
Registers:
34	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
30	30	-	and $t4, $zero, $zero	and	$zero	$zero	-	-	-	-	-	-	-	-	-	0	30	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:

-----Cycle 50-----
Registers:
34	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
34	30	-	and $t4, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$t4	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:

-----Cycle 51-----
Registers:
34	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
34	30	-	and $t4, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$t4	0	0	0	0	0	30	4	0	34	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:

-----Cycle 52-----
Registers:
34	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
34	34	-	and $t4, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$t4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:

-----Cycle 53-----
Registers:
38	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
34	34	-	and $t5, $zero, $zero	and	$zero	$zero	-	-	-	-	-	-	-	-	-	0	34	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:

-----Cycle 54-----
Registers:
38	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
38	34	-	and $t5, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$t5	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:

-----Cycle 55-----
Registers:
38	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
38	34	-	and $t5, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$t5	0	0	0	0	0	34	4	0	38	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:

-----Cycle 56-----
Registers:
38	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
38	38	-	and $t5, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$t5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:

-----Cycle 57-----
Registers:
3c	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
38	38	-	and $t6, $zero, $zero	and	$zero	$zero	-	-	-	-	-	-	-	-	-	0	38	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:

-----Cycle 58-----
Registers:
3c	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
3c	38	-	and $t6, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$t6	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:

-----Cycle 59-----
Registers:
3c	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
3c	38	-	and $t6, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$t6	0	0	0	0	0	38	4	0	3c	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:

-----Cycle 60-----
Registers:
3c	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
3c	3c	-	and $t6, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$t6	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:

-----Cycle 61-----
Registers:
40	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
3c	3c	-	and $t7, $zero, $zero	and	$zero	$zero	-	-	-	-	-	-	-	-	-	0	3c	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:

-----Cycle 62-----
Registers:
40	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
40	3c	-	and $t7, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$t7	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:

-----Cycle 63-----
Registers:
40	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
40	3c	-	and $t7, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$t7	0	0	0	0	0	3c	4	0	40	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:

-----Cycle 64-----
Registers:
40	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
40	40	-	and $t7, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$t7	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:

-----Cycle 65-----
Registers:
44	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
40	40	-	and $s0, $zero, $zero	and	$zero	$zero	-	-	-	-	-	-	-	-	-	0	40	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:

-----Cycle 66-----
Registers:
44	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
44	40	-	and $s0, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$s0	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:

-----Cycle 67-----
Registers:
44	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
44	40	-	and $s0, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$s0	0	0	0	0	0	40	4	0	44	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:

-----Cycle 68-----
Registers:
44	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
44	44	-	and $s0, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$s0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:

-----Cycle 69-----
Registers:
48	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
44	44	-	and $s1, $zero, $zero	and	$zero	$zero	-	-	-	-	-	-	-	-	-	0	44	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:

-----Cycle 70-----
Registers:
48	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
48	44	-	and $s1, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$s1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:

-----Cycle 71-----
Registers:
48	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
48	44	-	and $s1, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$s1	0	0	0	0	0	44	4	0	48	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:

-----Cycle 72-----
Registers:
48	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
48	48	-	and $s1, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$s1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:

-----Cycle 73-----
Registers:
4c	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
48	48	-	and $s2, $zero, $zero	and	$zero	$zero	-	-	-	-	-	-	-	-	-	0	48	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:

-----Cycle 74-----
Registers:
4c	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
4c	48	-	and $s2, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$s2	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:

-----Cycle 75-----
Registers:
4c	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
4c	48	-	and $s2, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$s2	0	0	0	0	0	48	4	0	4c	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:

-----Cycle 76-----
Registers:
4c	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
4c	4c	-	and $s2, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$s2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:

-----Cycle 77-----
Registers:
50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
4c	4c	-	and $s3, $zero, $zero	and	$zero	$zero	-	-	-	-	-	-	-	-	-	0	4c	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:

-----Cycle 78-----
Registers:
50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
50	4c	-	and $s3, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$s3	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:

-----Cycle 79-----
Registers:
50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
50	4c	-	and $s3, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$s3	0	0	0	0	0	4c	4	0	50	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:

-----Cycle 80-----
Registers:
50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
50	50	-	and $s3, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$s3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:

-----Cycle 81-----
Registers:
54	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
50	50	-	and $s4, $zero, $zero	and	$zero	$zero	-	-	-	-	-	-	-	-	-	0	50	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:

-----Cycle 82-----
Registers:
54	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
54	50	-	and $s4, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$s4	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:

-----Cycle 83-----
Registers:
54	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
54	50	-	and $s4, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$s4	0	0	0	0	0	50	4	0	54	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:

-----Cycle 84-----
Registers:
54	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
54	54	-	and $s4, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$s4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:

-----Cycle 85-----
Registers:
58	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
54	54	-	and $s5, $zero, $zero	and	$zero	$zero	-	-	-	-	-	-	-	-	-	0	54	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:

-----Cycle 86-----
Registers:
58	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
58	54	-	and $s5, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$s5	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:

-----Cycle 87-----
Registers:
58	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
58	54	-	and $s5, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$s5	0	0	0	0	0	54	4	0	58	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:

-----Cycle 88-----
Registers:
58	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
58	58	-	and $s5, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$s5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:

-----Cycle 89-----
Registers:
5c	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
58	58	-	and $s6, $zero, $zero	and	$zero	$zero	-	-	-	-	-	-	-	-	-	0	58	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:

-----Cycle 90-----
Registers:
5c	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
5c	58	-	and $s6, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$s6	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:

-----Cycle 91-----
Registers:
5c	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
5c	58	-	and $s6, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$s6	0	0	0	0	0	58	4	0	5c	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:

-----Cycle 92-----
Registers:
5c	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
5c	5c	-	and $s6, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$s6	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:

-----Cycle 93-----
Registers:
60	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
5c	5c	-	and $s7, $zero, $zero	and	$zero	$zero	-	-	-	-	-	-	-	-	-	0	5c	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:

-----Cycle 94-----
Registers:
60	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
60	5c	-	and $s7, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$s7	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:

-----Cycle 95-----
Registers:
60	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
60	5c	-	and $s7, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$s7	0	0	0	0	0	5c	4	0	60	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:

-----Cycle 96-----
Registers:
60	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
60	60	-	and $s7, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$s7	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:

-----Cycle 97-----
Registers:
64	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
60	60	-	and $t8, $zero, $zero	and	$zero	$zero	-	-	-	-	-	-	-	-	-	0	60	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:

-----Cycle 98-----
Registers:
64	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
64	60	-	and $t8, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$t8	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:

-----Cycle 99-----
Registers:
64	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
64	60	-	and $t8, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$t8	0	0	0	0	0	60	4	0	64	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:

-----Cycle 100-----
Registers:
64	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
64	64	-	and $t8, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$t8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:

-----Cycle 101-----
Registers:
68	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
64	64	-	and $t9, $zero, $zero	and	$zero	$zero	-	-	-	-	-	-	-	-	-	0	64	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:

-----Cycle 102-----
Registers:
68	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
68	64	-	and $t9, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$t9	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:

-----Cycle 103-----
Registers:
68	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
68	64	-	and $t9, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$t9	0	0	0	0	0	64	4	0	68	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:

-----Cycle 104-----
Registers:
68	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
68	68	-	and $t9, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$t9	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:

-----Cycle 105-----
Registers:
6c	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
68	68	-	and $k0, $zero, $zero	and	$zero	$zero	-	-	-	-	-	-	-	-	-	0	68	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:

-----Cycle 106-----
Registers:
6c	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
6c	68	-	and $k0, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$k0	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:

-----Cycle 107-----
Registers:
6c	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
6c	68	-	and $k0, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$k0	0	0	0	0	0	68	4	0	6c	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:

-----Cycle 108-----
Registers:
6c	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
6c	6c	-	and $k0, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$k0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:

-----Cycle 109-----
Registers:
70	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
6c	6c	-	and $k1, $zero, $zero	and	$zero	$zero	-	-	-	-	-	-	-	-	-	0	6c	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:

-----Cycle 110-----
Registers:
70	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
70	6c	-	and $k1, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$k1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:

-----Cycle 111-----
Registers:
70	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
70	6c	-	and $k1, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$k1	0	0	0	0	0	6c	4	0	70	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:

-----Cycle 112-----
Registers:
70	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
70	70	-	and $k1, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$k1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:

-----Cycle 113-----
Registers:
74	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
70	70	-	and $fp, $zero, $zero	and	$zero	$zero	-	-	-	-	-	-	-	-	-	0	70	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:

-----Cycle 114-----
Registers:
74	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
74	70	-	and $fp, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$fp	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:

-----Cycle 115-----
Registers:
74	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
74	70	-	and $fp, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$fp	0	0	0	0	0	70	4	0	74	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:

-----Cycle 116-----
Registers:
74	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
74	74	-	and $fp, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$fp	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:

-----Cycle 117-----
Registers:
78	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
74	74	-	and $ra, $zero, $zero	and	$zero	$zero	-	-	-	-	-	-	-	-	-	0	74	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:

-----Cycle 118-----
Registers:
78	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
78	74	-	and $ra, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$ra	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:

-----Cycle 119-----
Registers:
78	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
78	74	-	and $ra, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$ra	0	0	0	0	0	74	4	0	78	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:

-----Cycle 120-----
Registers:
78	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
78	78	-	and $ra, $zero, $zero	and	$zero	$zero	-	0	$zero	$zero	$ra	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:

-----Cycle 121-----
Registers:
7c	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
78	78	-	addi $t1, $zero, 1	addi	$zero	$t1	0	-	-	-	-	-	-	-	-	0	78	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:

-----Cycle 122-----
Registers:
7c	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
7c	78	-	addi $t1, $zero, 1	addi	$zero	$t1	1	0	$zero	$t1	$t1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:

-----Cycle 123-----
Registers:
7c	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
7c	78	-	addi $t1, $zero, 1	addi	$zero	$t1	1	0	$zero	$t1	$t1	1	0	1	0	1	78	4	0	7c	0	0	0	0	0	0	0	10	00	10	1	0	-

Memory State:

-----Cycle 124-----
Registers:
7c	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
7c	7c	-	addi $t1, $zero, 1	addi	$zero	$t1	1	0	$zero	$t1	$t1	1	0	1	0	1	0	1	0	1	0	0	0	0	0	0	0	00	00	00	0	1	0

Memory State:

-----Cycle 125-----
Registers:
80	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
7c	7c	-	sw $t1, 0($gp)	sw	$gp	$t1	1	-	-	-	-	-	-	-	-	0	7c	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:

-----Cycle 126-----
Registers:
80	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
80	7c	-	sw $t1, 0($gp)	sw	$gp	$t1	0	0	$gp	$t1	-	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:

-----Cycle 127-----
Registers:
80	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
80	7c	-	sw $t1, 0($gp)	sw	$gp	$t1	0	0	$gp	$t1	-	-	10008000	0	10008000	0	7c	4	0	80	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:

-----Cycle 128-----
Registers:
80	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
80	80	10008000	sw $t1, 0($gp)	sw	$gp	$t1	0	0	$gp	$t1	-	-	10008000	0	10008000	0	10008000	0	0	10008000	0	0	1	0	1	0	0	00	00	00	0	0	0

Memory State:
1	
-----Cycle 129-----
Registers:
84	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
80	80	-	addi $t1, $zero, 2	addi	$zero	$t1	0	-	-	-	-	-	-	-	-	0	80	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	
-----Cycle 130-----
Registers:
84	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
84	80	-	addi $t1, $zero, 2	addi	$zero	$t1	2	0	$zero	$t1	$t1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	
-----Cycle 131-----
Registers:
84	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
84	80	-	addi $t1, $zero, 2	addi	$zero	$t1	2	0	$zero	$t1	$t1	2	0	2	0	2	80	4	0	84	0	0	0	0	0	0	0	10	00	10	1	0	-

Memory State:
1	
-----Cycle 132-----
Registers:
84	0	0	0	0	0	0	0	0	0	2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
84	84	-	addi $t1, $zero, 2	addi	$zero	$t1	2	0	$zero	$t1	$t1	2	0	2	0	2	0	2	0	2	0	0	0	0	0	0	0	00	00	00	0	1	0

Memory State:
1	
-----Cycle 133-----
Registers:
88	0	0	0	0	0	0	0	0	0	2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
84	84	-	sw $t1, 4($gp)	sw	$gp	$t1	2	-	-	-	-	-	-	-	-	0	84	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	
-----Cycle 134-----
Registers:
88	0	0	0	0	0	0	0	0	0	2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
88	84	-	sw $t1, 4($gp)	sw	$gp	$t1	4	0	$gp	$t1	-	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	
-----Cycle 135-----
Registers:
88	0	0	0	0	0	0	0	0	0	2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
88	84	-	sw $t1, 4($gp)	sw	$gp	$t1	4	0	$gp	$t1	-	-	10008000	4	10008000	4	84	4	0	88	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	
-----Cycle 136-----
Registers:
88	0	0	0	0	0	0	0	0	0	2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
88	88	10008000	sw $t1, 4($gp)	sw	$gp	$t1	4	0	$gp	$t1	-	-	10008000	4	10008000	4	10008000	4	0	10008004	0	0	1	0	1	0	0	00	00	00	0	0	0

Memory State:
1	2	
-----Cycle 137-----
Registers:
8c	0	0	0	0	0	0	0	0	0	2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
88	88	-	addi $t1, $zero, 3	addi	$zero	$t1	4	-	-	-	-	-	-	-	-	0	88	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	
-----Cycle 138-----
Registers:
8c	0	0	0	0	0	0	0	0	0	2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
8c	88	-	addi $t1, $zero, 3	addi	$zero	$t1	3	0	$zero	$t1	$t1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	
-----Cycle 139-----
Registers:
8c	0	0	0	0	0	0	0	0	0	2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
8c	88	-	addi $t1, $zero, 3	addi	$zero	$t1	3	0	$zero	$t1	$t1	3	0	3	0	3	88	4	0	8c	0	0	0	0	0	0	0	10	00	10	1	0	-

Memory State:
1	2	
-----Cycle 140-----
Registers:
8c	0	0	0	0	0	0	0	0	0	3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
8c	8c	-	addi $t1, $zero, 3	addi	$zero	$t1	3	0	$zero	$t1	$t1	3	0	3	0	3	0	3	0	3	0	0	0	0	0	0	0	00	00	00	0	1	0

Memory State:
1	2	
-----Cycle 141-----
Registers:
90	0	0	0	0	0	0	0	0	0	3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
8c	8c	-	sw $t1, 8($gp)	sw	$gp	$t1	3	-	-	-	-	-	-	-	-	0	8c	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	
-----Cycle 142-----
Registers:
90	0	0	0	0	0	0	0	0	0	3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
90	8c	-	sw $t1, 8($gp)	sw	$gp	$t1	8	0	$gp	$t1	-	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	
-----Cycle 143-----
Registers:
90	0	0	0	0	0	0	0	0	0	3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
90	8c	-	sw $t1, 8($gp)	sw	$gp	$t1	8	0	$gp	$t1	-	-	10008000	8	10008000	8	8c	4	0	90	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	
-----Cycle 144-----
Registers:
90	0	0	0	0	0	0	0	0	0	3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
90	90	10008000	sw $t1, 8($gp)	sw	$gp	$t1	8	0	$gp	$t1	-	-	10008000	8	10008000	8	10008000	8	0	10008008	0	0	1	0	1	0	0	00	00	00	0	0	0

Memory State:
1	2	3	
-----Cycle 145-----
Registers:
94	0	0	0	0	0	0	0	0	0	3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
90	90	-	addi $t1, $zero, 4	addi	$zero	$t1	8	-	-	-	-	-	-	-	-	0	90	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	
-----Cycle 146-----
Registers:
94	0	0	0	0	0	0	0	0	0	3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
94	90	-	addi $t1, $zero, 4	addi	$zero	$t1	4	0	$zero	$t1	$t1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	
-----Cycle 147-----
Registers:
94	0	0	0	0	0	0	0	0	0	3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
94	90	-	addi $t1, $zero, 4	addi	$zero	$t1	4	0	$zero	$t1	$t1	4	0	4	0	4	90	4	0	94	0	0	0	0	0	0	0	10	00	10	1	0	-

Memory State:
1	2	3	
-----Cycle 148-----
Registers:
94	0	0	0	0	0	0	0	0	0	4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
94	94	-	addi $t1, $zero, 4	addi	$zero	$t1	4	0	$zero	$t1	$t1	4	0	4	0	4	0	4	0	4	0	0	0	0	0	0	0	00	00	00	0	1	0

Memory State:
1	2	3	
-----Cycle 149-----
Registers:
98	0	0	0	0	0	0	0	0	0	4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
94	94	-	sw $t1, 12($gp)	sw	$gp	$t1	4	-	-	-	-	-	-	-	-	0	94	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	
-----Cycle 150-----
Registers:
98	0	0	0	0	0	0	0	0	0	4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
98	94	-	sw $t1, 12($gp)	sw	$gp	$t1	c	0	$gp	$t1	-	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	
-----Cycle 151-----
Registers:
98	0	0	0	0	0	0	0	0	0	4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
98	94	-	sw $t1, 12($gp)	sw	$gp	$t1	c	0	$gp	$t1	-	-	10008000	c	10008000	c	94	4	0	98	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	
-----Cycle 152-----
Registers:
98	0	0	0	0	0	0	0	0	0	4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
98	98	10008000	sw $t1, 12($gp)	sw	$gp	$t1	c	0	$gp	$t1	-	-	10008000	c	10008000	c	10008000	c	0	1000800c	0	0	1	0	1	0	0	00	00	00	0	0	0

Memory State:
1	2	3	4	
-----Cycle 153-----
Registers:
9c	0	0	0	0	0	0	0	0	0	4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
98	98	-	addi $t1, $zero, 5	addi	$zero	$t1	c	-	-	-	-	-	-	-	-	0	98	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	
-----Cycle 154-----
Registers:
9c	0	0	0	0	0	0	0	0	0	4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
9c	98	-	addi $t1, $zero, 5	addi	$zero	$t1	5	0	$zero	$t1	$t1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	
-----Cycle 155-----
Registers:
9c	0	0	0	0	0	0	0	0	0	4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
9c	98	-	addi $t1, $zero, 5	addi	$zero	$t1	5	0	$zero	$t1	$t1	5	0	5	0	5	98	4	0	9c	0	0	0	0	0	0	0	10	00	10	1	0	-

Memory State:
1	2	3	4	
-----Cycle 156-----
Registers:
9c	0	0	0	0	0	0	0	0	0	5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
9c	9c	-	addi $t1, $zero, 5	addi	$zero	$t1	5	0	$zero	$t1	$t1	5	0	5	0	5	0	5	0	5	0	0	0	0	0	0	0	00	00	00	0	1	0

Memory State:
1	2	3	4	
-----Cycle 157-----
Registers:
a0	0	0	0	0	0	0	0	0	0	5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
9c	9c	-	sw $t1, 16($gp)	sw	$gp	$t1	5	-	-	-	-	-	-	-	-	0	9c	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	
-----Cycle 158-----
Registers:
a0	0	0	0	0	0	0	0	0	0	5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
a0	9c	-	sw $t1, 16($gp)	sw	$gp	$t1	10	0	$gp	$t1	-	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	
-----Cycle 159-----
Registers:
a0	0	0	0	0	0	0	0	0	0	5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
a0	9c	-	sw $t1, 16($gp)	sw	$gp	$t1	10	0	$gp	$t1	-	-	10008000	10	10008000	10	9c	4	0	a0	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	
-----Cycle 160-----
Registers:
a0	0	0	0	0	0	0	0	0	0	5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
a0	a0	10008000	sw $t1, 16($gp)	sw	$gp	$t1	10	0	$gp	$t1	-	-	10008000	10	10008000	10	10008000	10	0	10008010	0	0	1	0	1	0	0	00	00	00	0	0	0

Memory State:
1	2	3	4	5	
-----Cycle 161-----
Registers:
a4	0	0	0	0	0	0	0	0	0	5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
a0	a0	-	addi $t1, $zero, 6	addi	$zero	$t1	10	-	-	-	-	-	-	-	-	0	a0	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	
-----Cycle 162-----
Registers:
a4	0	0	0	0	0	0	0	0	0	5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
a4	a0	-	addi $t1, $zero, 6	addi	$zero	$t1	6	0	$zero	$t1	$t1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	
-----Cycle 163-----
Registers:
a4	0	0	0	0	0	0	0	0	0	5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
a4	a0	-	addi $t1, $zero, 6	addi	$zero	$t1	6	0	$zero	$t1	$t1	6	0	6	0	6	a0	4	0	a4	0	0	0	0	0	0	0	10	00	10	1	0	-

Memory State:
1	2	3	4	5	
-----Cycle 164-----
Registers:
a4	0	0	0	0	0	0	0	0	0	6	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
a4	a4	-	addi $t1, $zero, 6	addi	$zero	$t1	6	0	$zero	$t1	$t1	6	0	6	0	6	0	6	0	6	0	0	0	0	0	0	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	
-----Cycle 165-----
Registers:
a8	0	0	0	0	0	0	0	0	0	6	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
a4	a4	-	sw $t1, 20($gp)	sw	$gp	$t1	6	-	-	-	-	-	-	-	-	0	a4	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	
-----Cycle 166-----
Registers:
a8	0	0	0	0	0	0	0	0	0	6	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
a8	a4	-	sw $t1, 20($gp)	sw	$gp	$t1	14	0	$gp	$t1	-	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	
-----Cycle 167-----
Registers:
a8	0	0	0	0	0	0	0	0	0	6	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
a8	a4	-	sw $t1, 20($gp)	sw	$gp	$t1	14	0	$gp	$t1	-	-	10008000	14	10008000	14	a4	4	0	a8	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	
-----Cycle 168-----
Registers:
a8	0	0	0	0	0	0	0	0	0	6	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
a8	a8	10008000	sw $t1, 20($gp)	sw	$gp	$t1	14	0	$gp	$t1	-	-	10008000	14	10008000	14	10008000	14	0	10008014	0	0	1	0	1	0	0	00	00	00	0	0	0

Memory State:
1	2	3	4	5	6	
-----Cycle 169-----
Registers:
ac	0	0	0	0	0	0	0	0	0	6	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
a8	a8	-	addi $t1, $zero, 7	addi	$zero	$t1	14	-	-	-	-	-	-	-	-	0	a8	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	
-----Cycle 170-----
Registers:
ac	0	0	0	0	0	0	0	0	0	6	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
ac	a8	-	addi $t1, $zero, 7	addi	$zero	$t1	7	0	$zero	$t1	$t1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	
-----Cycle 171-----
Registers:
ac	0	0	0	0	0	0	0	0	0	6	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
ac	a8	-	addi $t1, $zero, 7	addi	$zero	$t1	7	0	$zero	$t1	$t1	7	0	7	0	7	a8	4	0	ac	0	0	0	0	0	0	0	10	00	10	1	0	-

Memory State:
1	2	3	4	5	6	
-----Cycle 172-----
Registers:
ac	0	0	0	0	0	0	0	0	0	7	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
ac	ac	-	addi $t1, $zero, 7	addi	$zero	$t1	7	0	$zero	$t1	$t1	7	0	7	0	7	0	7	0	7	0	0	0	0	0	0	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	
-----Cycle 173-----
Registers:
b0	0	0	0	0	0	0	0	0	0	7	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
ac	ac	-	sw $t1, 24($gp)	sw	$gp	$t1	7	-	-	-	-	-	-	-	-	0	ac	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	
-----Cycle 174-----
Registers:
b0	0	0	0	0	0	0	0	0	0	7	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
b0	ac	-	sw $t1, 24($gp)	sw	$gp	$t1	18	0	$gp	$t1	-	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	
-----Cycle 175-----
Registers:
b0	0	0	0	0	0	0	0	0	0	7	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
b0	ac	-	sw $t1, 24($gp)	sw	$gp	$t1	18	0	$gp	$t1	-	-	10008000	18	10008000	18	ac	4	0	b0	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	
-----Cycle 176-----
Registers:
b0	0	0	0	0	0	0	0	0	0	7	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
b0	b0	10008000	sw $t1, 24($gp)	sw	$gp	$t1	18	0	$gp	$t1	-	-	10008000	18	10008000	18	10008000	18	0	10008018	0	0	1	0	1	0	0	00	00	00	0	0	0

Memory State:
1	2	3	4	5	6	7	
-----Cycle 177-----
Registers:
b4	0	0	0	0	0	0	0	0	0	7	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
b0	b0	-	addi $t1, $zero, 8	addi	$zero	$t1	18	-	-	-	-	-	-	-	-	0	b0	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	
-----Cycle 178-----
Registers:
b4	0	0	0	0	0	0	0	0	0	7	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
b4	b0	-	addi $t1, $zero, 8	addi	$zero	$t1	8	0	$zero	$t1	$t1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	
-----Cycle 179-----
Registers:
b4	0	0	0	0	0	0	0	0	0	7	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
b4	b0	-	addi $t1, $zero, 8	addi	$zero	$t1	8	0	$zero	$t1	$t1	8	0	8	0	8	b0	4	0	b4	0	0	0	0	0	0	0	10	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	
-----Cycle 180-----
Registers:
b4	0	0	0	0	0	0	0	0	0	8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
b4	b4	-	addi $t1, $zero, 8	addi	$zero	$t1	8	0	$zero	$t1	$t1	8	0	8	0	8	0	8	0	8	0	0	0	0	0	0	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	
-----Cycle 181-----
Registers:
b8	0	0	0	0	0	0	0	0	0	8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
b4	b4	-	sw $t1, 28($gp)	sw	$gp	$t1	8	-	-	-	-	-	-	-	-	0	b4	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	
-----Cycle 182-----
Registers:
b8	0	0	0	0	0	0	0	0	0	8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
b8	b4	-	sw $t1, 28($gp)	sw	$gp	$t1	1c	0	$gp	$t1	-	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	
-----Cycle 183-----
Registers:
b8	0	0	0	0	0	0	0	0	0	8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
b8	b4	-	sw $t1, 28($gp)	sw	$gp	$t1	1c	0	$gp	$t1	-	-	10008000	1c	10008000	1c	b4	4	0	b8	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	
-----Cycle 184-----
Registers:
b8	0	0	0	0	0	0	0	0	0	8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
b8	b8	10008000	sw $t1, 28($gp)	sw	$gp	$t1	1c	0	$gp	$t1	-	-	10008000	1c	10008000	1c	10008000	1c	0	1000801c	0	0	1	0	1	0	0	00	00	00	0	0	0

Memory State:
1	2	3	4	5	6	7	8	
-----Cycle 185-----
Registers:
bc	0	0	0	0	0	0	0	0	0	8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
b8	b8	-	addi $t1, $zero, 9	addi	$zero	$t1	1c	-	-	-	-	-	-	-	-	0	b8	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	
-----Cycle 186-----
Registers:
bc	0	0	0	0	0	0	0	0	0	8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
bc	b8	-	addi $t1, $zero, 9	addi	$zero	$t1	9	0	$zero	$t1	$t1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	
-----Cycle 187-----
Registers:
bc	0	0	0	0	0	0	0	0	0	8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
bc	b8	-	addi $t1, $zero, 9	addi	$zero	$t1	9	0	$zero	$t1	$t1	9	0	9	0	9	b8	4	0	bc	0	0	0	0	0	0	0	10	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	
-----Cycle 188-----
Registers:
bc	0	0	0	0	0	0	0	0	0	9	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
bc	bc	-	addi $t1, $zero, 9	addi	$zero	$t1	9	0	$zero	$t1	$t1	9	0	9	0	9	0	9	0	9	0	0	0	0	0	0	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	
-----Cycle 189-----
Registers:
c0	0	0	0	0	0	0	0	0	0	9	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
bc	bc	-	sw $t1, 32($gp)	sw	$gp	$t1	9	-	-	-	-	-	-	-	-	0	bc	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	
-----Cycle 190-----
Registers:
c0	0	0	0	0	0	0	0	0	0	9	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
c0	bc	-	sw $t1, 32($gp)	sw	$gp	$t1	20	0	$gp	$t1	-	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	
-----Cycle 191-----
Registers:
c0	0	0	0	0	0	0	0	0	0	9	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
c0	bc	-	sw $t1, 32($gp)	sw	$gp	$t1	20	0	$gp	$t1	-	-	10008000	20	10008000	20	bc	4	0	c0	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	
-----Cycle 192-----
Registers:
c0	0	0	0	0	0	0	0	0	0	9	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
c0	c0	10008000	sw $t1, 32($gp)	sw	$gp	$t1	20	0	$gp	$t1	-	-	10008000	20	10008000	20	10008000	20	0	10008020	0	0	1	0	1	0	0	00	00	00	0	0	0

Memory State:
1	2	3	4	5	6	7	8	9	
-----Cycle 193-----
Registers:
c4	0	0	0	0	0	0	0	0	0	9	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
c0	c0	-	addi $t1, $zero, 10	addi	$zero	$t1	20	-	-	-	-	-	-	-	-	0	c0	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	
-----Cycle 194-----
Registers:
c4	0	0	0	0	0	0	0	0	0	9	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
c4	c0	-	addi $t1, $zero, 10	addi	$zero	$t1	a	0	$zero	$t1	$t1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	
-----Cycle 195-----
Registers:
c4	0	0	0	0	0	0	0	0	0	9	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
c4	c0	-	addi $t1, $zero, 10	addi	$zero	$t1	a	0	$zero	$t1	$t1	a	0	a	0	a	c0	4	0	c4	0	0	0	0	0	0	0	10	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	
-----Cycle 196-----
Registers:
c4	0	0	0	0	0	0	0	0	0	a	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
c4	c4	-	addi $t1, $zero, 10	addi	$zero	$t1	a	0	$zero	$t1	$t1	a	0	a	0	a	0	a	0	a	0	0	0	0	0	0	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	
-----Cycle 197-----
Registers:
c8	0	0	0	0	0	0	0	0	0	a	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
c4	c4	-	sw $t1, 36($gp)	sw	$gp	$t1	a	-	-	-	-	-	-	-	-	0	c4	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	
-----Cycle 198-----
Registers:
c8	0	0	0	0	0	0	0	0	0	a	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
c8	c4	-	sw $t1, 36($gp)	sw	$gp	$t1	24	0	$gp	$t1	-	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	
-----Cycle 199-----
Registers:
c8	0	0	0	0	0	0	0	0	0	a	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
c8	c4	-	sw $t1, 36($gp)	sw	$gp	$t1	24	0	$gp	$t1	-	-	10008000	24	10008000	24	c4	4	0	c8	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	
-----Cycle 200-----
Registers:
c8	0	0	0	0	0	0	0	0	0	a	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
c8	c8	10008000	sw $t1, 36($gp)	sw	$gp	$t1	24	0	$gp	$t1	-	-	10008000	24	10008000	24	10008000	24	0	10008024	0	0	1	0	1	0	0	00	00	00	0	0	0

Memory State:
1	2	3	4	5	6	7	8	9	a	
-----Cycle 201-----
Registers:
cc	0	0	0	0	0	0	0	0	0	a	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
c8	c8	-	addi $t1, $zero, 11	addi	$zero	$t1	24	-	-	-	-	-	-	-	-	0	c8	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	
-----Cycle 202-----
Registers:
cc	0	0	0	0	0	0	0	0	0	a	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
cc	c8	-	addi $t1, $zero, 11	addi	$zero	$t1	b	0	$zero	$t1	$t1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	
-----Cycle 203-----
Registers:
cc	0	0	0	0	0	0	0	0	0	a	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
cc	c8	-	addi $t1, $zero, 11	addi	$zero	$t1	b	0	$zero	$t1	$t1	b	0	b	0	b	c8	4	0	cc	0	0	0	0	0	0	0	10	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	
-----Cycle 204-----
Registers:
cc	0	0	0	0	0	0	0	0	0	b	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
cc	cc	-	addi $t1, $zero, 11	addi	$zero	$t1	b	0	$zero	$t1	$t1	b	0	b	0	b	0	b	0	b	0	0	0	0	0	0	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	
-----Cycle 205-----
Registers:
d0	0	0	0	0	0	0	0	0	0	b	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
cc	cc	-	sw $t1, 40($gp)	sw	$gp	$t1	b	-	-	-	-	-	-	-	-	0	cc	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	
-----Cycle 206-----
Registers:
d0	0	0	0	0	0	0	0	0	0	b	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
d0	cc	-	sw $t1, 40($gp)	sw	$gp	$t1	28	0	$gp	$t1	-	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	
-----Cycle 207-----
Registers:
d0	0	0	0	0	0	0	0	0	0	b	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
d0	cc	-	sw $t1, 40($gp)	sw	$gp	$t1	28	0	$gp	$t1	-	-	10008000	28	10008000	28	cc	4	0	d0	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	
-----Cycle 208-----
Registers:
d0	0	0	0	0	0	0	0	0	0	b	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
d0	d0	10008000	sw $t1, 40($gp)	sw	$gp	$t1	28	0	$gp	$t1	-	-	10008000	28	10008000	28	10008000	28	0	10008028	0	0	1	0	1	0	0	00	00	00	0	0	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	
-----Cycle 209-----
Registers:
d4	0	0	0	0	0	0	0	0	0	b	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
d0	d0	-	addi $t1, $zero, 12	addi	$zero	$t1	28	-	-	-	-	-	-	-	-	0	d0	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	
-----Cycle 210-----
Registers:
d4	0	0	0	0	0	0	0	0	0	b	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
d4	d0	-	addi $t1, $zero, 12	addi	$zero	$t1	c	0	$zero	$t1	$t1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	
-----Cycle 211-----
Registers:
d4	0	0	0	0	0	0	0	0	0	b	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
d4	d0	-	addi $t1, $zero, 12	addi	$zero	$t1	c	0	$zero	$t1	$t1	c	0	c	0	c	d0	4	0	d4	0	0	0	0	0	0	0	10	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	
-----Cycle 212-----
Registers:
d4	0	0	0	0	0	0	0	0	0	c	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
d4	d4	-	addi $t1, $zero, 12	addi	$zero	$t1	c	0	$zero	$t1	$t1	c	0	c	0	c	0	c	0	c	0	0	0	0	0	0	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	
-----Cycle 213-----
Registers:
d8	0	0	0	0	0	0	0	0	0	c	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
d4	d4	-	sw $t1, 44($gp)	sw	$gp	$t1	c	-	-	-	-	-	-	-	-	0	d4	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	
-----Cycle 214-----
Registers:
d8	0	0	0	0	0	0	0	0	0	c	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
d8	d4	-	sw $t1, 44($gp)	sw	$gp	$t1	2c	0	$gp	$t1	-	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	
-----Cycle 215-----
Registers:
d8	0	0	0	0	0	0	0	0	0	c	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
d8	d4	-	sw $t1, 44($gp)	sw	$gp	$t1	2c	0	$gp	$t1	-	-	10008000	2c	10008000	2c	d4	4	0	d8	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	
-----Cycle 216-----
Registers:
d8	0	0	0	0	0	0	0	0	0	c	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
d8	d8	10008000	sw $t1, 44($gp)	sw	$gp	$t1	2c	0	$gp	$t1	-	-	10008000	2c	10008000	2c	10008000	2c	0	1000802c	0	0	1	0	1	0	0	00	00	00	0	0	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	
-----Cycle 217-----
Registers:
dc	0	0	0	0	0	0	0	0	0	c	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
d8	d8	-	addi $t1, $zero, 13	addi	$zero	$t1	2c	-	-	-	-	-	-	-	-	0	d8	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	
-----Cycle 218-----
Registers:
dc	0	0	0	0	0	0	0	0	0	c	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
dc	d8	-	addi $t1, $zero, 13	addi	$zero	$t1	d	0	$zero	$t1	$t1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	
-----Cycle 219-----
Registers:
dc	0	0	0	0	0	0	0	0	0	c	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
dc	d8	-	addi $t1, $zero, 13	addi	$zero	$t1	d	0	$zero	$t1	$t1	d	0	d	0	d	d8	4	0	dc	0	0	0	0	0	0	0	10	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	
-----Cycle 220-----
Registers:
dc	0	0	0	0	0	0	0	0	0	d	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
dc	dc	-	addi $t1, $zero, 13	addi	$zero	$t1	d	0	$zero	$t1	$t1	d	0	d	0	d	0	d	0	d	0	0	0	0	0	0	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	
-----Cycle 221-----
Registers:
e0	0	0	0	0	0	0	0	0	0	d	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
dc	dc	-	sw $t1, 48($gp)	sw	$gp	$t1	d	-	-	-	-	-	-	-	-	0	dc	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	
-----Cycle 222-----
Registers:
e0	0	0	0	0	0	0	0	0	0	d	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
e0	dc	-	sw $t1, 48($gp)	sw	$gp	$t1	30	0	$gp	$t1	-	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	
-----Cycle 223-----
Registers:
e0	0	0	0	0	0	0	0	0	0	d	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
e0	dc	-	sw $t1, 48($gp)	sw	$gp	$t1	30	0	$gp	$t1	-	-	10008000	30	10008000	30	dc	4	0	e0	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	
-----Cycle 224-----
Registers:
e0	0	0	0	0	0	0	0	0	0	d	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
e0	e0	10008000	sw $t1, 48($gp)	sw	$gp	$t1	30	0	$gp	$t1	-	-	10008000	30	10008000	30	10008000	30	0	10008030	0	0	1	0	1	0	0	00	00	00	0	0	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	
-----Cycle 225-----
Registers:
e4	0	0	0	0	0	0	0	0	0	d	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
e0	e0	-	addi $t1, $zero, 14	addi	$zero	$t1	30	-	-	-	-	-	-	-	-	0	e0	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	
-----Cycle 226-----
Registers:
e4	0	0	0	0	0	0	0	0	0	d	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
e4	e0	-	addi $t1, $zero, 14	addi	$zero	$t1	e	0	$zero	$t1	$t1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	
-----Cycle 227-----
Registers:
e4	0	0	0	0	0	0	0	0	0	d	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
e4	e0	-	addi $t1, $zero, 14	addi	$zero	$t1	e	0	$zero	$t1	$t1	e	0	e	0	e	e0	4	0	e4	0	0	0	0	0	0	0	10	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	
-----Cycle 228-----
Registers:
e4	0	0	0	0	0	0	0	0	0	e	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
e4	e4	-	addi $t1, $zero, 14	addi	$zero	$t1	e	0	$zero	$t1	$t1	e	0	e	0	e	0	e	0	e	0	0	0	0	0	0	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	
-----Cycle 229-----
Registers:
e8	0	0	0	0	0	0	0	0	0	e	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
e4	e4	-	sw $t1, 52($gp)	sw	$gp	$t1	e	-	-	-	-	-	-	-	-	0	e4	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	
-----Cycle 230-----
Registers:
e8	0	0	0	0	0	0	0	0	0	e	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
e8	e4	-	sw $t1, 52($gp)	sw	$gp	$t1	34	0	$gp	$t1	-	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	
-----Cycle 231-----
Registers:
e8	0	0	0	0	0	0	0	0	0	e	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
e8	e4	-	sw $t1, 52($gp)	sw	$gp	$t1	34	0	$gp	$t1	-	-	10008000	34	10008000	34	e4	4	0	e8	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	
-----Cycle 232-----
Registers:
e8	0	0	0	0	0	0	0	0	0	e	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
e8	e8	10008000	sw $t1, 52($gp)	sw	$gp	$t1	34	0	$gp	$t1	-	-	10008000	34	10008000	34	10008000	34	0	10008034	0	0	1	0	1	0	0	00	00	00	0	0	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	
-----Cycle 233-----
Registers:
ec	0	0	0	0	0	0	0	0	0	e	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
e8	e8	-	addi $t1, $zero, 15	addi	$zero	$t1	34	-	-	-	-	-	-	-	-	0	e8	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	
-----Cycle 234-----
Registers:
ec	0	0	0	0	0	0	0	0	0	e	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
ec	e8	-	addi $t1, $zero, 15	addi	$zero	$t1	f	0	$zero	$t1	$t1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	
-----Cycle 235-----
Registers:
ec	0	0	0	0	0	0	0	0	0	e	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
ec	e8	-	addi $t1, $zero, 15	addi	$zero	$t1	f	0	$zero	$t1	$t1	f	0	f	0	f	e8	4	0	ec	0	0	0	0	0	0	0	10	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	
-----Cycle 236-----
Registers:
ec	0	0	0	0	0	0	0	0	0	f	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
ec	ec	-	addi $t1, $zero, 15	addi	$zero	$t1	f	0	$zero	$t1	$t1	f	0	f	0	f	0	f	0	f	0	0	0	0	0	0	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	
-----Cycle 237-----
Registers:
f0	0	0	0	0	0	0	0	0	0	f	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
ec	ec	-	sw $t1, 56($gp)	sw	$gp	$t1	f	-	-	-	-	-	-	-	-	0	ec	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	
-----Cycle 238-----
Registers:
f0	0	0	0	0	0	0	0	0	0	f	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
f0	ec	-	sw $t1, 56($gp)	sw	$gp	$t1	38	0	$gp	$t1	-	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	
-----Cycle 239-----
Registers:
f0	0	0	0	0	0	0	0	0	0	f	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
f0	ec	-	sw $t1, 56($gp)	sw	$gp	$t1	38	0	$gp	$t1	-	-	10008000	38	10008000	38	ec	4	0	f0	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	
-----Cycle 240-----
Registers:
f0	0	0	0	0	0	0	0	0	0	f	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
f0	f0	10008000	sw $t1, 56($gp)	sw	$gp	$t1	38	0	$gp	$t1	-	-	10008000	38	10008000	38	10008000	38	0	10008038	0	0	1	0	1	0	0	00	00	00	0	0	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	
-----Cycle 241-----
Registers:
f4	0	0	0	0	0	0	0	0	0	f	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
f0	f0	-	addi $t1, $zero, 16	addi	$zero	$t1	38	-	-	-	-	-	-	-	-	0	f0	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	
-----Cycle 242-----
Registers:
f4	0	0	0	0	0	0	0	0	0	f	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
f4	f0	-	addi $t1, $zero, 16	addi	$zero	$t1	10	0	$zero	$t1	$t1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	
-----Cycle 243-----
Registers:
f4	0	0	0	0	0	0	0	0	0	f	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
f4	f0	-	addi $t1, $zero, 16	addi	$zero	$t1	10	0	$zero	$t1	$t1	10	0	10	0	10	f0	4	0	f4	0	0	0	0	0	0	0	10	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	
-----Cycle 244-----
Registers:
f4	0	0	0	0	0	0	0	0	0	10	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
f4	f4	-	addi $t1, $zero, 16	addi	$zero	$t1	10	0	$zero	$t1	$t1	10	0	10	0	10	0	10	0	10	0	0	0	0	0	0	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	
-----Cycle 245-----
Registers:
f8	0	0	0	0	0	0	0	0	0	10	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
f4	f4	-	sw $t1, 60($gp)	sw	$gp	$t1	10	-	-	-	-	-	-	-	-	0	f4	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	
-----Cycle 246-----
Registers:
f8	0	0	0	0	0	0	0	0	0	10	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
f8	f4	-	sw $t1, 60($gp)	sw	$gp	$t1	3c	0	$gp	$t1	-	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	
-----Cycle 247-----
Registers:
f8	0	0	0	0	0	0	0	0	0	10	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
f8	f4	-	sw $t1, 60($gp)	sw	$gp	$t1	3c	0	$gp	$t1	-	-	10008000	3c	10008000	3c	f4	4	0	f8	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	
-----Cycle 248-----
Registers:
f8	0	0	0	0	0	0	0	0	0	10	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
f8	f8	10008000	sw $t1, 60($gp)	sw	$gp	$t1	3c	0	$gp	$t1	-	-	10008000	3c	10008000	3c	10008000	3c	0	1000803c	0	0	1	0	1	0	0	00	00	00	0	0	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	
-----Cycle 249-----
Registers:
fc	0	0	0	0	0	0	0	0	0	10	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
f8	f8	-	addi $t1, $zero, 2	addi	$zero	$t1	3c	-	-	-	-	-	-	-	-	0	f8	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	
-----Cycle 250-----
Registers:
fc	0	0	0	0	0	0	0	0	0	10	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
fc	f8	-	addi $t1, $zero, 2	addi	$zero	$t1	2	0	$zero	$t1	$t1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	
-----Cycle 251-----
Registers:
fc	0	0	0	0	0	0	0	0	0	10	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
fc	f8	-	addi $t1, $zero, 2	addi	$zero	$t1	2	0	$zero	$t1	$t1	2	0	2	0	2	f8	4	0	fc	0	0	0	0	0	0	0	10	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	
-----Cycle 252-----
Registers:
fc	0	0	0	0	0	0	0	0	0	2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
fc	fc	-	addi $t1, $zero, 2	addi	$zero	$t1	2	0	$zero	$t1	$t1	2	0	2	0	2	0	2	0	2	0	0	0	0	0	0	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	
-----Cycle 253-----
Registers:
100	0	0	0	0	0	0	0	0	0	2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
fc	fc	-	sw $t1, 64($gp)	sw	$gp	$t1	2	-	-	-	-	-	-	-	-	0	fc	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	
-----Cycle 254-----
Registers:
100	0	0	0	0	0	0	0	0	0	2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
100	fc	-	sw $t1, 64($gp)	sw	$gp	$t1	40	0	$gp	$t1	-	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	
-----Cycle 255-----
Registers:
100	0	0	0	0	0	0	0	0	0	2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
100	fc	-	sw $t1, 64($gp)	sw	$gp	$t1	40	0	$gp	$t1	-	-	10008000	40	10008000	40	fc	4	0	100	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	
-----Cycle 256-----
Registers:
100	0	0	0	0	0	0	0	0	0	2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
100	100	10008000	sw $t1, 64($gp)	sw	$gp	$t1	40	0	$gp	$t1	-	-	10008000	40	10008000	40	10008000	40	0	10008040	0	0	1	0	1	0	0	00	00	00	0	0	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	
-----Cycle 257-----
Registers:
104	0	0	0	0	0	0	0	0	0	2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
100	100	-	sw $t1, 68($gp)	sw	$gp	$t1	40	-	-	-	-	-	-	-	-	0	100	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	
-----Cycle 258-----
Registers:
104	0	0	0	0	0	0	0	0	0	2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
104	100	-	sw $t1, 68($gp)	sw	$gp	$t1	44	0	$gp	$t1	-	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	
-----Cycle 259-----
Registers:
104	0	0	0	0	0	0	0	0	0	2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
104	100	-	sw $t1, 68($gp)	sw	$gp	$t1	44	0	$gp	$t1	-	-	10008000	44	10008000	44	100	4	0	104	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	
-----Cycle 260-----
Registers:
104	0	0	0	0	0	0	0	0	0	2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
104	104	10008000	sw $t1, 68($gp)	sw	$gp	$t1	44	0	$gp	$t1	-	-	10008000	44	10008000	44	10008000	44	0	10008044	0	0	1	0	1	0	0	00	00	00	0	0	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	
-----Cycle 261-----
Registers:
108	0	0	0	0	0	0	0	0	0	2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
104	104	-	sw $t1, 72($gp)	sw	$gp	$t1	44	-	-	-	-	-	-	-	-	0	104	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	
-----Cycle 262-----
Registers:
108	0	0	0	0	0	0	0	0	0	2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
108	104	-	sw $t1, 72($gp)	sw	$gp	$t1	48	0	$gp	$t1	-	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	
-----Cycle 263-----
Registers:
108	0	0	0	0	0	0	0	0	0	2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
108	104	-	sw $t1, 72($gp)	sw	$gp	$t1	48	0	$gp	$t1	-	-	10008000	48	10008000	48	104	4	0	108	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	
-----Cycle 264-----
Registers:
108	0	0	0	0	0	0	0	0	0	2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
108	108	10008000	sw $t1, 72($gp)	sw	$gp	$t1	48	0	$gp	$t1	-	-	10008000	48	10008000	48	10008000	48	0	10008048	0	0	1	0	1	0	0	00	00	00	0	0	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	
-----Cycle 265-----
Registers:
10c	0	0	0	0	0	0	0	0	0	2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
108	108	-	sw $t1, 76($gp)	sw	$gp	$t1	48	-	-	-	-	-	-	-	-	0	108	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	
-----Cycle 266-----
Registers:
10c	0	0	0	0	0	0	0	0	0	2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
10c	108	-	sw $t1, 76($gp)	sw	$gp	$t1	4c	0	$gp	$t1	-	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	
-----Cycle 267-----
Registers:
10c	0	0	0	0	0	0	0	0	0	2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
10c	108	-	sw $t1, 76($gp)	sw	$gp	$t1	4c	0	$gp	$t1	-	-	10008000	4c	10008000	4c	108	4	0	10c	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	
-----Cycle 268-----
Registers:
10c	0	0	0	0	0	0	0	0	0	2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
10c	10c	10008000	sw $t1, 76($gp)	sw	$gp	$t1	4c	0	$gp	$t1	-	-	10008000	4c	10008000	4c	10008000	4c	0	1000804c	0	0	1	0	1	0	0	00	00	00	0	0	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 269-----
Registers:
110	0	0	0	0	0	0	0	0	0	2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
10c	10c	-	addi $t0, $gp, 0	addi	$gp	$t0	4c	-	-	-	-	-	-	-	-	0	10c	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 270-----
Registers:
110	0	0	0	0	0	0	0	0	0	2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
110	10c	-	addi $t0, $gp, 0	addi	$gp	$t0	0	0	$gp	$t0	$t0	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 271-----
Registers:
110	0	0	0	0	0	0	0	0	0	2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
110	10c	-	addi $t0, $gp, 0	addi	$gp	$t0	0	0	$gp	$t0	$t0	0	10008000	0	10008000	0	10c	4	0	110	0	0	0	0	0	0	0	10	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 272-----
Registers:
110	0	0	0	0	0	0	0	0	10008000	2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
110	110	-	addi $t0, $gp, 0	addi	$gp	$t0	0	0	$gp	$t0	$t0	0	10008000	0	10008000	0	10008000	0	0	10008000	0	0	0	0	0	0	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 273-----
Registers:
114	0	0	0	0	0	0	0	0	10008000	2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
110	110	-	addi $t1, $gp, 64	addi	$gp	$t1	0	-	-	-	-	-	-	-	-	0	110	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 274-----
Registers:
114	0	0	0	0	0	0	0	0	10008000	2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
114	110	-	addi $t1, $gp, 64	addi	$gp	$t1	40	0	$gp	$t1	$t1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 275-----
Registers:
114	0	0	0	0	0	0	0	0	10008000	2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
114	110	-	addi $t1, $gp, 64	addi	$gp	$t1	40	0	$gp	$t1	$t1	40	10008000	40	10008000	40	110	4	0	114	0	0	0	0	0	0	0	10	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 276-----
Registers:
114	0	0	0	0	0	0	0	0	10008000	10008040	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
114	114	-	addi $t1, $gp, 64	addi	$gp	$t1	40	0	$gp	$t1	$t1	40	10008000	40	10008000	40	10008000	40	0	10008040	0	0	0	0	0	0	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 277-----
Registers:
118	0	0	0	0	0	0	0	0	10008000	10008040	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
114	114	-	addi $t6, $t6, 4	addi	$t6	$t6	40	-	-	-	-	-	-	-	-	0	114	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 278-----
Registers:
118	0	0	0	0	0	0	0	0	10008000	10008040	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
118	114	-	addi $t6, $t6, 4	addi	$t6	$t6	4	0	$t6	$t6	$t6	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 279-----
Registers:
118	0	0	0	0	0	0	0	0	10008000	10008040	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
118	114	-	addi $t6, $t6, 4	addi	$t6	$t6	4	0	$t6	$t6	$t6	4	0	4	0	4	114	4	0	118	0	0	0	0	0	0	0	10	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 280-----
Registers:
118	0	0	0	0	0	0	0	0	10008000	10008040	0	0	0	0	4	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
118	118	-	addi $t6, $t6, 4	addi	$t6	$t6	4	0	$t6	$t6	$t6	4	0	4	0	4	0	4	0	4	0	0	0	0	0	0	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 281-----
Registers:
11c	0	0	0	0	0	0	0	0	10008000	10008040	0	0	0	0	4	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
118	118	-	addi $t7, $t7, 16	addi	$t7	$t7	4	-	-	-	-	-	-	-	-	0	118	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 282-----
Registers:
11c	0	0	0	0	0	0	0	0	10008000	10008040	0	0	0	0	4	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
11c	118	-	addi $t7, $t7, 16	addi	$t7	$t7	10	0	$t7	$t7	$t7	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 283-----
Registers:
11c	0	0	0	0	0	0	0	0	10008000	10008040	0	0	0	0	4	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
11c	118	-	addi $t7, $t7, 16	addi	$t7	$t7	10	0	$t7	$t7	$t7	10	0	10	0	10	118	4	0	11c	0	0	0	0	0	0	0	10	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 284-----
Registers:
11c	0	0	0	0	0	0	0	0	10008000	10008040	0	0	0	0	4	10	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
11c	11c	-	addi $t7, $t7, 16	addi	$t7	$t7	10	0	$t7	$t7	$t7	10	0	10	0	10	0	10	0	10	0	0	0	0	0	0	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 285-----
Registers:
120	0	0	0	0	0	0	0	0	10008000	10008040	0	0	0	0	4	10	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
11c	11c	-	addi $t8, $gp, 16	addi	$gp	$t8	10	-	-	-	-	-	-	-	-	0	11c	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 286-----
Registers:
120	0	0	0	0	0	0	0	0	10008000	10008040	0	0	0	0	4	10	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
120	11c	-	addi $t8, $gp, 16	addi	$gp	$t8	10	0	$gp	$t8	$t8	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 287-----
Registers:
120	0	0	0	0	0	0	0	0	10008000	10008040	0	0	0	0	4	10	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
120	11c	-	addi $t8, $gp, 16	addi	$gp	$t8	10	0	$gp	$t8	$t8	10	10008000	10	10008000	10	11c	4	0	120	0	0	0	0	0	0	0	10	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 288-----
Registers:
120	0	0	0	0	0	0	0	0	10008000	10008040	0	0	0	0	4	10	0	0	0	0	0	0	0	0	10008010	0	0	0	10008000	7ffffffc	0	0	

Monitors:
120	120	-	addi $t8, $gp, 16	addi	$gp	$t8	10	0	$gp	$t8	$t8	10	10008000	10	10008000	10	10008000	10	0	10008010	0	0	0	0	0	0	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 289-----
Registers:
124	0	0	0	0	0	0	0	0	10008000	10008040	0	0	0	0	4	10	0	0	0	0	0	0	0	0	10008010	0	0	0	10008000	7ffffffc	0	0	

Monitors:
120	120	-	addi $t9, $gp, 80	addi	$gp	$t9	10	-	-	-	-	-	-	-	-	0	120	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 290-----
Registers:
124	0	0	0	0	0	0	0	0	10008000	10008040	0	0	0	0	4	10	0	0	0	0	0	0	0	0	10008010	0	0	0	10008000	7ffffffc	0	0	

Monitors:
124	120	-	addi $t9, $gp, 80	addi	$gp	$t9	50	0	$gp	$t9	$t9	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 291-----
Registers:
124	0	0	0	0	0	0	0	0	10008000	10008040	0	0	0	0	4	10	0	0	0	0	0	0	0	0	10008010	0	0	0	10008000	7ffffffc	0	0	

Monitors:
124	120	-	addi $t9, $gp, 80	addi	$gp	$t9	50	0	$gp	$t9	$t9	50	10008000	50	10008000	50	120	4	0	124	0	0	0	0	0	0	0	10	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 292-----
Registers:
124	0	0	0	0	0	0	0	0	10008000	10008040	0	0	0	0	4	10	0	0	0	0	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
124	124	-	addi $t9, $gp, 80	addi	$gp	$t9	50	0	$gp	$t9	$t9	50	10008000	50	10008000	50	10008000	50	0	10008050	0	0	0	0	0	0	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 293-----
Registers:
128	0	0	0	0	0	0	0	0	10008000	10008040	0	0	0	0	4	10	0	0	0	0	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
124	124	-	lw $s0, 0($t0)	lw	$t0	$s0	50	-	-	-	-	-	-	-	-	0	124	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 294-----
Registers:
128	0	0	0	0	0	0	0	0	10008000	10008040	0	0	0	0	4	10	0	0	0	0	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
128	124	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 295-----
Registers:
128	0	0	0	0	0	0	0	0	10008000	10008040	0	0	0	0	4	10	0	0	0	0	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
128	124	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	0	10008000	0	10008000	0	124	4	0	128	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 296-----
Registers:
128	0	0	0	0	0	0	0	0	10008000	10008040	0	0	0	0	4	10	0	0	0	0	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
128	124	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	1	10008000	0	10008000	0	10008000	0	0	10008000	0	0	1	1	0	0	0	00	00	00	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 297-----
Registers:
128	0	0	0	0	0	0	0	0	10008000	10008040	0	0	0	0	4	10	1	0	0	0	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
128	128	-	0	lw	$t0	$s0	0	1	$t0	$s0	$s0	1	10008000	0	10008000	0	10008000	0	0	10008000	0	0	0	0	0	1	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 298-----
Registers:
12c	0	0	0	0	0	0	0	0	10008000	10008040	0	0	0	0	4	10	1	0	0	0	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
128	128	-	lw $s1, 0($t1)	lw	$t1	$s1	0	-	-	-	-	-	-	-	-	0	128	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 299-----
Registers:
12c	0	0	0	0	0	0	0	0	10008000	10008040	0	0	0	0	4	10	1	0	0	0	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
12c	128	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 300-----
Registers:
12c	0	0	0	0	0	0	0	0	10008000	10008040	0	0	0	0	4	10	1	0	0	0	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
12c	128	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	0	10008040	0	10008040	0	128	4	0	12c	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 301-----
Registers:
12c	0	0	0	0	0	0	0	0	10008000	10008040	0	0	0	0	4	10	1	0	0	0	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
12c	128	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	2	10008040	0	10008040	0	10008040	0	0	10008040	0	0	1	1	0	0	0	00	00	00	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 302-----
Registers:
12c	0	0	0	0	0	0	0	0	10008000	10008040	0	0	0	0	4	10	1	2	0	0	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
12c	12c	-	0	lw	$t1	$s1	0	2	$t1	$s1	$s1	2	10008040	0	10008040	0	10008040	0	0	10008040	0	0	0	0	0	1	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 303-----
Registers:
130	0	0	0	0	0	0	0	0	10008000	10008040	0	0	0	0	4	10	1	2	0	0	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
12c	12c	-	sll $s2, $s0, 1	sll	-	$s0	1	-	-	-	-	-	-	-	-	0	12c	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 304-----
Registers:
130	0	0	0	0	0	0	0	0	10008000	10008040	0	0	0	0	4	10	1	2	0	0	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
130	12c	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 305-----
Registers:
130	0	0	0	0	0	0	0	0	10008000	10008040	0	0	0	0	4	10	1	2	0	0	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
130	12c	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	1	-	1	-	12c	4	0	130	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 306-----
Registers:
130	0	0	0	0	0	0	0	0	10008000	10008040	0	0	0	0	4	10	1	2	2	0	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
130	130	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	1	-	1	-	1	1	0	2	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 307-----
Registers:
134	0	0	0	0	0	0	0	0	10008000	10008040	0	0	0	0	4	10	1	2	2	0	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
130	130	-	add $s3, $s3, $s2	add	$s3	$s2	-	-	-	-	-	-	-	-	-	0	130	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 308-----
Registers:
134	0	0	0	0	0	0	0	0	10008000	10008040	0	0	0	0	4	10	1	2	2	0	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
134	130	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 309-----
Registers:
134	0	0	0	0	0	0	0	0	10008000	10008040	0	0	0	0	4	10	1	2	2	0	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
134	130	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	2	0	2	0	2	130	4	0	134	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 310-----
Registers:
134	0	0	0	0	0	0	0	0	10008000	10008040	0	0	0	0	4	10	1	2	2	2	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
134	134	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	2	0	2	0	2	0	2	0	2	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 311-----
Registers:
138	0	0	0	0	0	0	0	0	10008000	10008040	0	0	0	0	4	10	1	2	2	2	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
134	134	-	add $t0, $t0, $t6	add	$t0	$t6	-	-	-	-	-	-	-	-	-	0	134	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 312-----
Registers:
138	0	0	0	0	0	0	0	0	10008000	10008040	0	0	0	0	4	10	1	2	2	2	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
138	134	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 313-----
Registers:
138	0	0	0	0	0	0	0	0	10008000	10008040	0	0	0	0	4	10	1	2	2	2	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
138	134	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	4	10008000	4	10008000	4	134	4	0	138	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 314-----
Registers:
138	0	0	0	0	0	0	0	0	10008004	10008040	0	0	0	0	4	10	1	2	2	2	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
138	138	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	4	10008000	4	10008000	4	10008000	4	0	10008004	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 315-----
Registers:
13c	0	0	0	0	0	0	0	0	10008004	10008040	0	0	0	0	4	10	1	2	2	2	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
138	138	-	add $t1, $t1, $t6	add	$t1	$t6	-	-	-	-	-	-	-	-	-	0	138	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 316-----
Registers:
13c	0	0	0	0	0	0	0	0	10008004	10008040	0	0	0	0	4	10	1	2	2	2	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
13c	138	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 317-----
Registers:
13c	0	0	0	0	0	0	0	0	10008004	10008040	0	0	0	0	4	10	1	2	2	2	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
13c	138	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	4	10008040	4	10008040	4	138	4	0	13c	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 318-----
Registers:
13c	0	0	0	0	0	0	0	0	10008004	10008044	0	0	0	0	4	10	1	2	2	2	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
13c	13c	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	4	10008040	4	10008040	4	10008040	4	0	10008044	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 319-----
Registers:
140	0	0	0	0	0	0	0	0	10008004	10008044	0	0	0	0	4	10	1	2	2	2	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
13c	13c	-	bne $t0, $t8, row1	bne	$t0	$t8	0	-	-	-	-	-	-	-	-	0	13c	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 320-----
Registers:
140	0	0	0	0	0	0	0	0	10008004	10008044	0	0	0	0	4	10	1	2	2	2	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
140	13c	-	bne $t0, $t8, row1	bne	$t0	$t8	0	0	$t0	$t8	-	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 321-----
Registers:
124	0	0	0	0	0	0	0	0	10008004	10008044	0	0	0	0	4	10	1	2	2	2	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
124	124	-	bne $t0, $t8, row1	bne	$t0	$t8	0	0	$t0	$t8	-	-	10008004	10008010	10008004	10008010	13c	124	0	124	1	0	0	0	0	0	0	01	01	00	1	0	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 322-----
Registers:
128	0	0	0	0	0	0	0	0	10008004	10008044	0	0	0	0	4	10	1	2	2	2	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
124	124	-	lw $s0, 0($t0)	lw	$t0	$s0	0	-	-	-	-	-	-	-	-	0	124	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 323-----
Registers:
128	0	0	0	0	0	0	0	0	10008004	10008044	0	0	0	0	4	10	1	2	2	2	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
128	124	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 324-----
Registers:
128	0	0	0	0	0	0	0	0	10008004	10008044	0	0	0	0	4	10	1	2	2	2	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
128	124	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	0	10008004	0	10008004	0	124	4	0	128	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 325-----
Registers:
128	0	0	0	0	0	0	0	0	10008004	10008044	0	0	0	0	4	10	1	2	2	2	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
128	124	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	2	10008004	0	10008004	0	10008004	0	0	10008004	0	0	1	1	0	0	0	00	00	00	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 326-----
Registers:
128	0	0	0	0	0	0	0	0	10008004	10008044	0	0	0	0	4	10	2	2	2	2	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
128	128	-	0	lw	$t0	$s0	0	2	$t0	$s0	$s0	2	10008004	0	10008004	0	10008004	0	0	10008004	0	0	0	0	0	1	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 327-----
Registers:
12c	0	0	0	0	0	0	0	0	10008004	10008044	0	0	0	0	4	10	2	2	2	2	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
128	128	-	lw $s1, 0($t1)	lw	$t1	$s1	0	-	-	-	-	-	-	-	-	0	128	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 328-----
Registers:
12c	0	0	0	0	0	0	0	0	10008004	10008044	0	0	0	0	4	10	2	2	2	2	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
12c	128	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 329-----
Registers:
12c	0	0	0	0	0	0	0	0	10008004	10008044	0	0	0	0	4	10	2	2	2	2	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
12c	128	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	0	10008044	0	10008044	0	128	4	0	12c	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 330-----
Registers:
12c	0	0	0	0	0	0	0	0	10008004	10008044	0	0	0	0	4	10	2	2	2	2	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
12c	128	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	2	10008044	0	10008044	0	10008044	0	0	10008044	0	0	1	1	0	0	0	00	00	00	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 331-----
Registers:
12c	0	0	0	0	0	0	0	0	10008004	10008044	0	0	0	0	4	10	2	2	2	2	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
12c	12c	-	0	lw	$t1	$s1	0	2	$t1	$s1	$s1	2	10008044	0	10008044	0	10008044	0	0	10008044	0	0	0	0	0	1	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 332-----
Registers:
130	0	0	0	0	0	0	0	0	10008004	10008044	0	0	0	0	4	10	2	2	2	2	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
12c	12c	-	sll $s2, $s0, 1	sll	-	$s0	1	-	-	-	-	-	-	-	-	0	12c	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 333-----
Registers:
130	0	0	0	0	0	0	0	0	10008004	10008044	0	0	0	0	4	10	2	2	2	2	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
130	12c	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 334-----
Registers:
130	0	0	0	0	0	0	0	0	10008004	10008044	0	0	0	0	4	10	2	2	2	2	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
130	12c	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	2	-	2	-	12c	4	0	130	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 335-----
Registers:
130	0	0	0	0	0	0	0	0	10008004	10008044	0	0	0	0	4	10	2	2	4	2	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
130	130	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	2	-	2	-	2	1	0	4	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 336-----
Registers:
134	0	0	0	0	0	0	0	0	10008004	10008044	0	0	0	0	4	10	2	2	4	2	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
130	130	-	add $s3, $s3, $s2	add	$s3	$s2	-	-	-	-	-	-	-	-	-	0	130	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 337-----
Registers:
134	0	0	0	0	0	0	0	0	10008004	10008044	0	0	0	0	4	10	2	2	4	2	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
134	130	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 338-----
Registers:
134	0	0	0	0	0	0	0	0	10008004	10008044	0	0	0	0	4	10	2	2	4	2	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
134	130	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	4	2	4	2	4	130	4	0	134	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 339-----
Registers:
134	0	0	0	0	0	0	0	0	10008004	10008044	0	0	0	0	4	10	2	2	4	6	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
134	134	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	4	2	4	2	4	2	4	0	6	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 340-----
Registers:
138	0	0	0	0	0	0	0	0	10008004	10008044	0	0	0	0	4	10	2	2	4	6	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
134	134	-	add $t0, $t0, $t6	add	$t0	$t6	-	-	-	-	-	-	-	-	-	0	134	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 341-----
Registers:
138	0	0	0	0	0	0	0	0	10008004	10008044	0	0	0	0	4	10	2	2	4	6	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
138	134	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 342-----
Registers:
138	0	0	0	0	0	0	0	0	10008004	10008044	0	0	0	0	4	10	2	2	4	6	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
138	134	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	4	10008004	4	10008004	4	134	4	0	138	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 343-----
Registers:
138	0	0	0	0	0	0	0	0	10008008	10008044	0	0	0	0	4	10	2	2	4	6	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
138	138	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	4	10008004	4	10008004	4	10008004	4	0	10008008	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 344-----
Registers:
13c	0	0	0	0	0	0	0	0	10008008	10008044	0	0	0	0	4	10	2	2	4	6	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
138	138	-	add $t1, $t1, $t6	add	$t1	$t6	-	-	-	-	-	-	-	-	-	0	138	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 345-----
Registers:
13c	0	0	0	0	0	0	0	0	10008008	10008044	0	0	0	0	4	10	2	2	4	6	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
13c	138	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 346-----
Registers:
13c	0	0	0	0	0	0	0	0	10008008	10008044	0	0	0	0	4	10	2	2	4	6	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
13c	138	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	4	10008044	4	10008044	4	138	4	0	13c	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 347-----
Registers:
13c	0	0	0	0	0	0	0	0	10008008	10008048	0	0	0	0	4	10	2	2	4	6	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
13c	13c	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	4	10008044	4	10008044	4	10008044	4	0	10008048	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 348-----
Registers:
140	0	0	0	0	0	0	0	0	10008008	10008048	0	0	0	0	4	10	2	2	4	6	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
13c	13c	-	bne $t0, $t8, row1	bne	$t0	$t8	0	-	-	-	-	-	-	-	-	0	13c	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 349-----
Registers:
140	0	0	0	0	0	0	0	0	10008008	10008048	0	0	0	0	4	10	2	2	4	6	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
140	13c	-	bne $t0, $t8, row1	bne	$t0	$t8	0	0	$t0	$t8	-	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 350-----
Registers:
124	0	0	0	0	0	0	0	0	10008008	10008048	0	0	0	0	4	10	2	2	4	6	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
124	124	-	bne $t0, $t8, row1	bne	$t0	$t8	0	0	$t0	$t8	-	-	10008008	10008010	10008008	10008010	13c	124	0	124	1	0	0	0	0	0	0	01	01	00	1	0	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 351-----
Registers:
128	0	0	0	0	0	0	0	0	10008008	10008048	0	0	0	0	4	10	2	2	4	6	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
124	124	-	lw $s0, 0($t0)	lw	$t0	$s0	0	-	-	-	-	-	-	-	-	0	124	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 352-----
Registers:
128	0	0	0	0	0	0	0	0	10008008	10008048	0	0	0	0	4	10	2	2	4	6	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
128	124	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 353-----
Registers:
128	0	0	0	0	0	0	0	0	10008008	10008048	0	0	0	0	4	10	2	2	4	6	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
128	124	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	0	10008008	0	10008008	0	124	4	0	128	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 354-----
Registers:
128	0	0	0	0	0	0	0	0	10008008	10008048	0	0	0	0	4	10	2	2	4	6	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
128	124	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	3	10008008	0	10008008	0	10008008	0	0	10008008	0	0	1	1	0	0	0	00	00	00	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 355-----
Registers:
128	0	0	0	0	0	0	0	0	10008008	10008048	0	0	0	0	4	10	3	2	4	6	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
128	128	-	0	lw	$t0	$s0	0	3	$t0	$s0	$s0	3	10008008	0	10008008	0	10008008	0	0	10008008	0	0	0	0	0	1	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 356-----
Registers:
12c	0	0	0	0	0	0	0	0	10008008	10008048	0	0	0	0	4	10	3	2	4	6	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
128	128	-	lw $s1, 0($t1)	lw	$t1	$s1	0	-	-	-	-	-	-	-	-	0	128	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 357-----
Registers:
12c	0	0	0	0	0	0	0	0	10008008	10008048	0	0	0	0	4	10	3	2	4	6	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
12c	128	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 358-----
Registers:
12c	0	0	0	0	0	0	0	0	10008008	10008048	0	0	0	0	4	10	3	2	4	6	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
12c	128	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	0	10008048	0	10008048	0	128	4	0	12c	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 359-----
Registers:
12c	0	0	0	0	0	0	0	0	10008008	10008048	0	0	0	0	4	10	3	2	4	6	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
12c	128	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	2	10008048	0	10008048	0	10008048	0	0	10008048	0	0	1	1	0	0	0	00	00	00	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 360-----
Registers:
12c	0	0	0	0	0	0	0	0	10008008	10008048	0	0	0	0	4	10	3	2	4	6	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
12c	12c	-	0	lw	$t1	$s1	0	2	$t1	$s1	$s1	2	10008048	0	10008048	0	10008048	0	0	10008048	0	0	0	0	0	1	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 361-----
Registers:
130	0	0	0	0	0	0	0	0	10008008	10008048	0	0	0	0	4	10	3	2	4	6	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
12c	12c	-	sll $s2, $s0, 1	sll	-	$s0	1	-	-	-	-	-	-	-	-	0	12c	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 362-----
Registers:
130	0	0	0	0	0	0	0	0	10008008	10008048	0	0	0	0	4	10	3	2	4	6	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
130	12c	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 363-----
Registers:
130	0	0	0	0	0	0	0	0	10008008	10008048	0	0	0	0	4	10	3	2	4	6	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
130	12c	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	3	-	3	-	12c	4	0	130	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 364-----
Registers:
130	0	0	0	0	0	0	0	0	10008008	10008048	0	0	0	0	4	10	3	2	6	6	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
130	130	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	3	-	3	-	3	1	0	6	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 365-----
Registers:
134	0	0	0	0	0	0	0	0	10008008	10008048	0	0	0	0	4	10	3	2	6	6	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
130	130	-	add $s3, $s3, $s2	add	$s3	$s2	-	-	-	-	-	-	-	-	-	0	130	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 366-----
Registers:
134	0	0	0	0	0	0	0	0	10008008	10008048	0	0	0	0	4	10	3	2	6	6	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
134	130	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 367-----
Registers:
134	0	0	0	0	0	0	0	0	10008008	10008048	0	0	0	0	4	10	3	2	6	6	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
134	130	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	6	6	6	6	6	130	4	0	134	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 368-----
Registers:
134	0	0	0	0	0	0	0	0	10008008	10008048	0	0	0	0	4	10	3	2	6	c	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
134	134	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	6	6	6	6	6	6	6	0	c	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 369-----
Registers:
138	0	0	0	0	0	0	0	0	10008008	10008048	0	0	0	0	4	10	3	2	6	c	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
134	134	-	add $t0, $t0, $t6	add	$t0	$t6	-	-	-	-	-	-	-	-	-	0	134	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 370-----
Registers:
138	0	0	0	0	0	0	0	0	10008008	10008048	0	0	0	0	4	10	3	2	6	c	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
138	134	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 371-----
Registers:
138	0	0	0	0	0	0	0	0	10008008	10008048	0	0	0	0	4	10	3	2	6	c	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
138	134	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	4	10008008	4	10008008	4	134	4	0	138	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 372-----
Registers:
138	0	0	0	0	0	0	0	0	1000800c	10008048	0	0	0	0	4	10	3	2	6	c	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
138	138	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	4	10008008	4	10008008	4	10008008	4	0	1000800c	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 373-----
Registers:
13c	0	0	0	0	0	0	0	0	1000800c	10008048	0	0	0	0	4	10	3	2	6	c	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
138	138	-	add $t1, $t1, $t6	add	$t1	$t6	-	-	-	-	-	-	-	-	-	0	138	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 374-----
Registers:
13c	0	0	0	0	0	0	0	0	1000800c	10008048	0	0	0	0	4	10	3	2	6	c	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
13c	138	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 375-----
Registers:
13c	0	0	0	0	0	0	0	0	1000800c	10008048	0	0	0	0	4	10	3	2	6	c	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
13c	138	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	4	10008048	4	10008048	4	138	4	0	13c	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 376-----
Registers:
13c	0	0	0	0	0	0	0	0	1000800c	1000804c	0	0	0	0	4	10	3	2	6	c	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
13c	13c	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	4	10008048	4	10008048	4	10008048	4	0	1000804c	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 377-----
Registers:
140	0	0	0	0	0	0	0	0	1000800c	1000804c	0	0	0	0	4	10	3	2	6	c	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
13c	13c	-	bne $t0, $t8, row1	bne	$t0	$t8	0	-	-	-	-	-	-	-	-	0	13c	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 378-----
Registers:
140	0	0	0	0	0	0	0	0	1000800c	1000804c	0	0	0	0	4	10	3	2	6	c	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
140	13c	-	bne $t0, $t8, row1	bne	$t0	$t8	0	0	$t0	$t8	-	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 379-----
Registers:
124	0	0	0	0	0	0	0	0	1000800c	1000804c	0	0	0	0	4	10	3	2	6	c	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
124	124	-	bne $t0, $t8, row1	bne	$t0	$t8	0	0	$t0	$t8	-	-	1000800c	10008010	1000800c	10008010	13c	124	0	124	1	0	0	0	0	0	0	01	01	00	1	0	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 380-----
Registers:
128	0	0	0	0	0	0	0	0	1000800c	1000804c	0	0	0	0	4	10	3	2	6	c	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
124	124	-	lw $s0, 0($t0)	lw	$t0	$s0	0	-	-	-	-	-	-	-	-	0	124	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 381-----
Registers:
128	0	0	0	0	0	0	0	0	1000800c	1000804c	0	0	0	0	4	10	3	2	6	c	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
128	124	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 382-----
Registers:
128	0	0	0	0	0	0	0	0	1000800c	1000804c	0	0	0	0	4	10	3	2	6	c	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
128	124	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	0	1000800c	0	1000800c	0	124	4	0	128	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 383-----
Registers:
128	0	0	0	0	0	0	0	0	1000800c	1000804c	0	0	0	0	4	10	3	2	6	c	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
128	124	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	4	1000800c	0	1000800c	0	1000800c	0	0	1000800c	0	0	1	1	0	0	0	00	00	00	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 384-----
Registers:
128	0	0	0	0	0	0	0	0	1000800c	1000804c	0	0	0	0	4	10	4	2	6	c	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
128	128	-	0	lw	$t0	$s0	0	4	$t0	$s0	$s0	4	1000800c	0	1000800c	0	1000800c	0	0	1000800c	0	0	0	0	0	1	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 385-----
Registers:
12c	0	0	0	0	0	0	0	0	1000800c	1000804c	0	0	0	0	4	10	4	2	6	c	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
128	128	-	lw $s1, 0($t1)	lw	$t1	$s1	0	-	-	-	-	-	-	-	-	0	128	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 386-----
Registers:
12c	0	0	0	0	0	0	0	0	1000800c	1000804c	0	0	0	0	4	10	4	2	6	c	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
12c	128	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 387-----
Registers:
12c	0	0	0	0	0	0	0	0	1000800c	1000804c	0	0	0	0	4	10	4	2	6	c	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
12c	128	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	0	1000804c	0	1000804c	0	128	4	0	12c	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 388-----
Registers:
12c	0	0	0	0	0	0	0	0	1000800c	1000804c	0	0	0	0	4	10	4	2	6	c	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
12c	128	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	2	1000804c	0	1000804c	0	1000804c	0	0	1000804c	0	0	1	1	0	0	0	00	00	00	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 389-----
Registers:
12c	0	0	0	0	0	0	0	0	1000800c	1000804c	0	0	0	0	4	10	4	2	6	c	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
12c	12c	-	0	lw	$t1	$s1	0	2	$t1	$s1	$s1	2	1000804c	0	1000804c	0	1000804c	0	0	1000804c	0	0	0	0	0	1	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 390-----
Registers:
130	0	0	0	0	0	0	0	0	1000800c	1000804c	0	0	0	0	4	10	4	2	6	c	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
12c	12c	-	sll $s2, $s0, 1	sll	-	$s0	1	-	-	-	-	-	-	-	-	0	12c	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 391-----
Registers:
130	0	0	0	0	0	0	0	0	1000800c	1000804c	0	0	0	0	4	10	4	2	6	c	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
130	12c	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 392-----
Registers:
130	0	0	0	0	0	0	0	0	1000800c	1000804c	0	0	0	0	4	10	4	2	6	c	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
130	12c	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	4	-	4	-	12c	4	0	130	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 393-----
Registers:
130	0	0	0	0	0	0	0	0	1000800c	1000804c	0	0	0	0	4	10	4	2	8	c	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
130	130	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	4	-	4	-	4	1	0	8	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 394-----
Registers:
134	0	0	0	0	0	0	0	0	1000800c	1000804c	0	0	0	0	4	10	4	2	8	c	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
130	130	-	add $s3, $s3, $s2	add	$s3	$s2	-	-	-	-	-	-	-	-	-	0	130	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 395-----
Registers:
134	0	0	0	0	0	0	0	0	1000800c	1000804c	0	0	0	0	4	10	4	2	8	c	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
134	130	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 396-----
Registers:
134	0	0	0	0	0	0	0	0	1000800c	1000804c	0	0	0	0	4	10	4	2	8	c	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
134	130	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	8	c	8	c	8	130	4	0	134	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 397-----
Registers:
134	0	0	0	0	0	0	0	0	1000800c	1000804c	0	0	0	0	4	10	4	2	8	14	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
134	134	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	8	c	8	c	8	c	8	0	14	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 398-----
Registers:
138	0	0	0	0	0	0	0	0	1000800c	1000804c	0	0	0	0	4	10	4	2	8	14	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
134	134	-	add $t0, $t0, $t6	add	$t0	$t6	-	-	-	-	-	-	-	-	-	0	134	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 399-----
Registers:
138	0	0	0	0	0	0	0	0	1000800c	1000804c	0	0	0	0	4	10	4	2	8	14	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
138	134	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 400-----
Registers:
138	0	0	0	0	0	0	0	0	1000800c	1000804c	0	0	0	0	4	10	4	2	8	14	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
138	134	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	4	1000800c	4	1000800c	4	134	4	0	138	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 401-----
Registers:
138	0	0	0	0	0	0	0	0	10008010	1000804c	0	0	0	0	4	10	4	2	8	14	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
138	138	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	4	1000800c	4	1000800c	4	1000800c	4	0	10008010	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 402-----
Registers:
13c	0	0	0	0	0	0	0	0	10008010	1000804c	0	0	0	0	4	10	4	2	8	14	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
138	138	-	add $t1, $t1, $t6	add	$t1	$t6	-	-	-	-	-	-	-	-	-	0	138	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 403-----
Registers:
13c	0	0	0	0	0	0	0	0	10008010	1000804c	0	0	0	0	4	10	4	2	8	14	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
13c	138	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 404-----
Registers:
13c	0	0	0	0	0	0	0	0	10008010	1000804c	0	0	0	0	4	10	4	2	8	14	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
13c	138	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	4	1000804c	4	1000804c	4	138	4	0	13c	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 405-----
Registers:
13c	0	0	0	0	0	0	0	0	10008010	10008050	0	0	0	0	4	10	4	2	8	14	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
13c	13c	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	4	1000804c	4	1000804c	4	1000804c	4	0	10008050	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 406-----
Registers:
140	0	0	0	0	0	0	0	0	10008010	10008050	0	0	0	0	4	10	4	2	8	14	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
13c	13c	-	bne $t0, $t8, row1	bne	$t0	$t8	0	-	-	-	-	-	-	-	-	0	13c	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 407-----
Registers:
140	0	0	0	0	0	0	0	0	10008010	10008050	0	0	0	0	4	10	4	2	8	14	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
140	13c	-	bne $t0, $t8, row1	bne	$t0	$t8	0	0	$t0	$t8	-	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 408-----
Registers:
140	0	0	0	0	0	0	0	0	10008010	10008050	0	0	0	0	4	10	4	2	8	14	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
140	140	-	bne $t0, $t8, row1	bne	$t0	$t8	0	0	$t0	$t8	-	-	10008010	10008010	10008010	10008010	13c	124	0	124	1	0	0	0	0	0	0	01	01	00	1	0	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 409-----
Registers:
144	0	0	0	0	0	0	0	0	10008010	10008050	0	0	0	0	4	10	4	2	8	14	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
140	140	-	sw $s3, 0($t9)	sw	$t9	$s3	0	-	-	-	-	-	-	-	-	0	140	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 410-----
Registers:
144	0	0	0	0	0	0	0	0	10008010	10008050	0	0	0	0	4	10	4	2	8	14	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
144	140	-	sw $s3, 0($t9)	sw	$t9	$s3	0	0	$t9	$s3	-	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 411-----
Registers:
144	0	0	0	0	0	0	0	0	10008010	10008050	0	0	0	0	4	10	4	2	8	14	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
144	140	-	sw $s3, 0($t9)	sw	$t9	$s3	0	0	$t9	$s3	-	-	10008050	0	10008050	0	140	4	0	144	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	
-----Cycle 412-----
Registers:
144	0	0	0	0	0	0	0	0	10008010	10008050	0	0	0	0	4	10	4	2	8	14	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
144	144	10008050	sw $s3, 0($t9)	sw	$t9	$s3	0	0	$t9	$s3	-	-	10008050	0	10008050	0	10008050	0	0	10008050	0	0	1	0	1	0	0	00	00	00	0	0	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 413-----
Registers:
148	0	0	0	0	0	0	0	0	10008010	10008050	0	0	0	0	4	10	4	2	8	14	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
144	144	-	addi $t1, $gp, 64	addi	$gp	$t1	0	-	-	-	-	-	-	-	-	0	144	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 414-----
Registers:
148	0	0	0	0	0	0	0	0	10008010	10008050	0	0	0	0	4	10	4	2	8	14	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
148	144	-	addi $t1, $gp, 64	addi	$gp	$t1	40	0	$gp	$t1	$t1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 415-----
Registers:
148	0	0	0	0	0	0	0	0	10008010	10008050	0	0	0	0	4	10	4	2	8	14	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
148	144	-	addi $t1, $gp, 64	addi	$gp	$t1	40	0	$gp	$t1	$t1	40	10008000	40	10008000	40	144	4	0	148	0	0	0	0	0	0	0	10	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 416-----
Registers:
148	0	0	0	0	0	0	0	0	10008010	10008040	0	0	0	0	4	10	4	2	8	14	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
148	148	-	addi $t1, $gp, 64	addi	$gp	$t1	40	0	$gp	$t1	$t1	40	10008000	40	10008000	40	10008000	40	0	10008040	0	0	0	0	0	0	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 417-----
Registers:
14c	0	0	0	0	0	0	0	0	10008010	10008040	0	0	0	0	4	10	4	2	8	14	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
148	148	-	addi $s3, $zero, 0	addi	$zero	$s3	40	-	-	-	-	-	-	-	-	0	148	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 418-----
Registers:
14c	0	0	0	0	0	0	0	0	10008010	10008040	0	0	0	0	4	10	4	2	8	14	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
14c	148	-	addi $s3, $zero, 0	addi	$zero	$s3	0	0	$zero	$s3	$s3	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 419-----
Registers:
14c	0	0	0	0	0	0	0	0	10008010	10008040	0	0	0	0	4	10	4	2	8	14	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
14c	148	-	addi $s3, $zero, 0	addi	$zero	$s3	0	0	$zero	$s3	$s3	0	0	0	0	0	148	4	0	14c	0	0	0	0	0	0	0	10	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 420-----
Registers:
14c	0	0	0	0	0	0	0	0	10008010	10008040	0	0	0	0	4	10	4	2	8	0	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
14c	14c	-	addi $s3, $zero, 0	addi	$zero	$s3	0	0	$zero	$s3	$s3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 421-----
Registers:
150	0	0	0	0	0	0	0	0	10008010	10008040	0	0	0	0	4	10	4	2	8	0	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
14c	14c	-	add $t8, $t8, $t7	add	$t8	$t7	-	-	-	-	-	-	-	-	-	0	14c	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 422-----
Registers:
150	0	0	0	0	0	0	0	0	10008010	10008040	0	0	0	0	4	10	4	2	8	0	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
150	14c	-	add $t8, $t8, $t7	add	$t8	$t7	-	0	$t8	$t7	$t8	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 423-----
Registers:
150	0	0	0	0	0	0	0	0	10008010	10008040	0	0	0	0	4	10	4	2	8	0	0	0	0	0	10008010	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
150	14c	-	add $t8, $t8, $t7	add	$t8	$t7	-	0	$t8	$t7	$t8	10	10008010	10	10008010	10	14c	4	0	150	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 424-----
Registers:
150	0	0	0	0	0	0	0	0	10008010	10008040	0	0	0	0	4	10	4	2	8	0	0	0	0	0	10008020	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
150	150	-	add $t8, $t8, $t7	add	$t8	$t7	-	0	$t8	$t7	$t8	10	10008010	10	10008010	10	10008010	10	0	10008020	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 425-----
Registers:
154	0	0	0	0	0	0	0	0	10008010	10008040	0	0	0	0	4	10	4	2	8	0	0	0	0	0	10008020	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
150	150	-	addi $t9, $t9, 4	addi	$t9	$t9	0	-	-	-	-	-	-	-	-	0	150	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 426-----
Registers:
154	0	0	0	0	0	0	0	0	10008010	10008040	0	0	0	0	4	10	4	2	8	0	0	0	0	0	10008020	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
154	150	-	addi $t9, $t9, 4	addi	$t9	$t9	4	0	$t9	$t9	$t9	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 427-----
Registers:
154	0	0	0	0	0	0	0	0	10008010	10008040	0	0	0	0	4	10	4	2	8	0	0	0	0	0	10008020	10008050	0	0	10008000	7ffffffc	0	0	

Monitors:
154	150	-	addi $t9, $t9, 4	addi	$t9	$t9	4	0	$t9	$t9	$t9	4	10008050	4	10008050	4	150	4	0	154	0	0	0	0	0	0	0	10	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 428-----
Registers:
154	0	0	0	0	0	0	0	0	10008010	10008040	0	0	0	0	4	10	4	2	8	0	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
154	154	-	addi $t9, $t9, 4	addi	$t9	$t9	4	0	$t9	$t9	$t9	4	10008050	4	10008050	4	10008050	4	0	10008054	0	0	0	0	0	0	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 429-----
Registers:
158	0	0	0	0	0	0	0	0	10008010	10008040	0	0	0	0	4	10	4	2	8	0	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
154	154	-	lw $s0, 0($t0)	lw	$t0	$s0	4	-	-	-	-	-	-	-	-	0	154	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 430-----
Registers:
158	0	0	0	0	0	0	0	0	10008010	10008040	0	0	0	0	4	10	4	2	8	0	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
158	154	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 431-----
Registers:
158	0	0	0	0	0	0	0	0	10008010	10008040	0	0	0	0	4	10	4	2	8	0	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
158	154	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	0	10008010	0	10008010	0	154	4	0	158	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 432-----
Registers:
158	0	0	0	0	0	0	0	0	10008010	10008040	0	0	0	0	4	10	4	2	8	0	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
158	154	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	5	10008010	0	10008010	0	10008010	0	0	10008010	0	0	1	1	0	0	0	00	00	00	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 433-----
Registers:
158	0	0	0	0	0	0	0	0	10008010	10008040	0	0	0	0	4	10	5	2	8	0	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
158	158	-	0	lw	$t0	$s0	0	5	$t0	$s0	$s0	5	10008010	0	10008010	0	10008010	0	0	10008010	0	0	0	0	0	1	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 434-----
Registers:
15c	0	0	0	0	0	0	0	0	10008010	10008040	0	0	0	0	4	10	5	2	8	0	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
158	158	-	lw $s1, 0($t1)	lw	$t1	$s1	0	-	-	-	-	-	-	-	-	0	158	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 435-----
Registers:
15c	0	0	0	0	0	0	0	0	10008010	10008040	0	0	0	0	4	10	5	2	8	0	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
15c	158	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 436-----
Registers:
15c	0	0	0	0	0	0	0	0	10008010	10008040	0	0	0	0	4	10	5	2	8	0	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
15c	158	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	0	10008040	0	10008040	0	158	4	0	15c	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 437-----
Registers:
15c	0	0	0	0	0	0	0	0	10008010	10008040	0	0	0	0	4	10	5	2	8	0	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
15c	158	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	2	10008040	0	10008040	0	10008040	0	0	10008040	0	0	1	1	0	0	0	00	00	00	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 438-----
Registers:
15c	0	0	0	0	0	0	0	0	10008010	10008040	0	0	0	0	4	10	5	2	8	0	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
15c	15c	-	0	lw	$t1	$s1	0	2	$t1	$s1	$s1	2	10008040	0	10008040	0	10008040	0	0	10008040	0	0	0	0	0	1	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 439-----
Registers:
160	0	0	0	0	0	0	0	0	10008010	10008040	0	0	0	0	4	10	5	2	8	0	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
15c	15c	-	sll $s2, $s0, 1	sll	-	$s0	1	-	-	-	-	-	-	-	-	0	15c	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 440-----
Registers:
160	0	0	0	0	0	0	0	0	10008010	10008040	0	0	0	0	4	10	5	2	8	0	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
160	15c	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 441-----
Registers:
160	0	0	0	0	0	0	0	0	10008010	10008040	0	0	0	0	4	10	5	2	8	0	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
160	15c	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	5	-	5	-	15c	4	0	160	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 442-----
Registers:
160	0	0	0	0	0	0	0	0	10008010	10008040	0	0	0	0	4	10	5	2	a	0	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
160	160	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	5	-	5	-	5	1	0	a	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 443-----
Registers:
164	0	0	0	0	0	0	0	0	10008010	10008040	0	0	0	0	4	10	5	2	a	0	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
160	160	-	add $s3, $s3, $s2	add	$s3	$s2	-	-	-	-	-	-	-	-	-	0	160	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 444-----
Registers:
164	0	0	0	0	0	0	0	0	10008010	10008040	0	0	0	0	4	10	5	2	a	0	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
164	160	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 445-----
Registers:
164	0	0	0	0	0	0	0	0	10008010	10008040	0	0	0	0	4	10	5	2	a	0	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
164	160	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	a	0	a	0	a	160	4	0	164	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 446-----
Registers:
164	0	0	0	0	0	0	0	0	10008010	10008040	0	0	0	0	4	10	5	2	a	a	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
164	164	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	a	0	a	0	a	0	a	0	a	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 447-----
Registers:
168	0	0	0	0	0	0	0	0	10008010	10008040	0	0	0	0	4	10	5	2	a	a	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
164	164	-	add $t0, $t0, $t6	add	$t0	$t6	-	-	-	-	-	-	-	-	-	0	164	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 448-----
Registers:
168	0	0	0	0	0	0	0	0	10008010	10008040	0	0	0	0	4	10	5	2	a	a	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
168	164	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 449-----
Registers:
168	0	0	0	0	0	0	0	0	10008010	10008040	0	0	0	0	4	10	5	2	a	a	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
168	164	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	4	10008010	4	10008010	4	164	4	0	168	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 450-----
Registers:
168	0	0	0	0	0	0	0	0	10008014	10008040	0	0	0	0	4	10	5	2	a	a	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
168	168	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	4	10008010	4	10008010	4	10008010	4	0	10008014	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 451-----
Registers:
16c	0	0	0	0	0	0	0	0	10008014	10008040	0	0	0	0	4	10	5	2	a	a	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
168	168	-	add $t1, $t1, $t6	add	$t1	$t6	-	-	-	-	-	-	-	-	-	0	168	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 452-----
Registers:
16c	0	0	0	0	0	0	0	0	10008014	10008040	0	0	0	0	4	10	5	2	a	a	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
16c	168	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 453-----
Registers:
16c	0	0	0	0	0	0	0	0	10008014	10008040	0	0	0	0	4	10	5	2	a	a	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
16c	168	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	4	10008040	4	10008040	4	168	4	0	16c	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 454-----
Registers:
16c	0	0	0	0	0	0	0	0	10008014	10008044	0	0	0	0	4	10	5	2	a	a	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
16c	16c	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	4	10008040	4	10008040	4	10008040	4	0	10008044	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 455-----
Registers:
170	0	0	0	0	0	0	0	0	10008014	10008044	0	0	0	0	4	10	5	2	a	a	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
16c	16c	-	bne $t0, $t8, row2	bne	$t0	$t8	0	-	-	-	-	-	-	-	-	0	16c	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 456-----
Registers:
170	0	0	0	0	0	0	0	0	10008014	10008044	0	0	0	0	4	10	5	2	a	a	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
170	16c	-	bne $t0, $t8, row2	bne	$t0	$t8	0	0	$t0	$t8	-	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 457-----
Registers:
154	0	0	0	0	0	0	0	0	10008014	10008044	0	0	0	0	4	10	5	2	a	a	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
154	154	-	bne $t0, $t8, row2	bne	$t0	$t8	0	0	$t0	$t8	-	-	10008014	10008020	10008014	10008020	16c	154	0	154	1	0	0	0	0	0	0	01	01	00	1	0	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 458-----
Registers:
158	0	0	0	0	0	0	0	0	10008014	10008044	0	0	0	0	4	10	5	2	a	a	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
154	154	-	lw $s0, 0($t0)	lw	$t0	$s0	0	-	-	-	-	-	-	-	-	0	154	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 459-----
Registers:
158	0	0	0	0	0	0	0	0	10008014	10008044	0	0	0	0	4	10	5	2	a	a	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
158	154	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 460-----
Registers:
158	0	0	0	0	0	0	0	0	10008014	10008044	0	0	0	0	4	10	5	2	a	a	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
158	154	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	0	10008014	0	10008014	0	154	4	0	158	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 461-----
Registers:
158	0	0	0	0	0	0	0	0	10008014	10008044	0	0	0	0	4	10	5	2	a	a	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
158	154	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	6	10008014	0	10008014	0	10008014	0	0	10008014	0	0	1	1	0	0	0	00	00	00	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 462-----
Registers:
158	0	0	0	0	0	0	0	0	10008014	10008044	0	0	0	0	4	10	6	2	a	a	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
158	158	-	0	lw	$t0	$s0	0	6	$t0	$s0	$s0	6	10008014	0	10008014	0	10008014	0	0	10008014	0	0	0	0	0	1	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 463-----
Registers:
15c	0	0	0	0	0	0	0	0	10008014	10008044	0	0	0	0	4	10	6	2	a	a	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
158	158	-	lw $s1, 0($t1)	lw	$t1	$s1	0	-	-	-	-	-	-	-	-	0	158	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 464-----
Registers:
15c	0	0	0	0	0	0	0	0	10008014	10008044	0	0	0	0	4	10	6	2	a	a	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
15c	158	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 465-----
Registers:
15c	0	0	0	0	0	0	0	0	10008014	10008044	0	0	0	0	4	10	6	2	a	a	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
15c	158	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	0	10008044	0	10008044	0	158	4	0	15c	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 466-----
Registers:
15c	0	0	0	0	0	0	0	0	10008014	10008044	0	0	0	0	4	10	6	2	a	a	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
15c	158	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	2	10008044	0	10008044	0	10008044	0	0	10008044	0	0	1	1	0	0	0	00	00	00	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 467-----
Registers:
15c	0	0	0	0	0	0	0	0	10008014	10008044	0	0	0	0	4	10	6	2	a	a	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
15c	15c	-	0	lw	$t1	$s1	0	2	$t1	$s1	$s1	2	10008044	0	10008044	0	10008044	0	0	10008044	0	0	0	0	0	1	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 468-----
Registers:
160	0	0	0	0	0	0	0	0	10008014	10008044	0	0	0	0	4	10	6	2	a	a	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
15c	15c	-	sll $s2, $s0, 1	sll	-	$s0	1	-	-	-	-	-	-	-	-	0	15c	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 469-----
Registers:
160	0	0	0	0	0	0	0	0	10008014	10008044	0	0	0	0	4	10	6	2	a	a	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
160	15c	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 470-----
Registers:
160	0	0	0	0	0	0	0	0	10008014	10008044	0	0	0	0	4	10	6	2	a	a	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
160	15c	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	6	-	6	-	15c	4	0	160	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 471-----
Registers:
160	0	0	0	0	0	0	0	0	10008014	10008044	0	0	0	0	4	10	6	2	c	a	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
160	160	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	6	-	6	-	6	1	0	c	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 472-----
Registers:
164	0	0	0	0	0	0	0	0	10008014	10008044	0	0	0	0	4	10	6	2	c	a	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
160	160	-	add $s3, $s3, $s2	add	$s3	$s2	-	-	-	-	-	-	-	-	-	0	160	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 473-----
Registers:
164	0	0	0	0	0	0	0	0	10008014	10008044	0	0	0	0	4	10	6	2	c	a	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
164	160	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 474-----
Registers:
164	0	0	0	0	0	0	0	0	10008014	10008044	0	0	0	0	4	10	6	2	c	a	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
164	160	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	c	a	c	a	c	160	4	0	164	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 475-----
Registers:
164	0	0	0	0	0	0	0	0	10008014	10008044	0	0	0	0	4	10	6	2	c	16	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
164	164	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	c	a	c	a	c	a	c	0	16	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 476-----
Registers:
168	0	0	0	0	0	0	0	0	10008014	10008044	0	0	0	0	4	10	6	2	c	16	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
164	164	-	add $t0, $t0, $t6	add	$t0	$t6	-	-	-	-	-	-	-	-	-	0	164	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 477-----
Registers:
168	0	0	0	0	0	0	0	0	10008014	10008044	0	0	0	0	4	10	6	2	c	16	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
168	164	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 478-----
Registers:
168	0	0	0	0	0	0	0	0	10008014	10008044	0	0	0	0	4	10	6	2	c	16	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
168	164	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	4	10008014	4	10008014	4	164	4	0	168	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 479-----
Registers:
168	0	0	0	0	0	0	0	0	10008018	10008044	0	0	0	0	4	10	6	2	c	16	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
168	168	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	4	10008014	4	10008014	4	10008014	4	0	10008018	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 480-----
Registers:
16c	0	0	0	0	0	0	0	0	10008018	10008044	0	0	0	0	4	10	6	2	c	16	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
168	168	-	add $t1, $t1, $t6	add	$t1	$t6	-	-	-	-	-	-	-	-	-	0	168	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 481-----
Registers:
16c	0	0	0	0	0	0	0	0	10008018	10008044	0	0	0	0	4	10	6	2	c	16	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
16c	168	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 482-----
Registers:
16c	0	0	0	0	0	0	0	0	10008018	10008044	0	0	0	0	4	10	6	2	c	16	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
16c	168	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	4	10008044	4	10008044	4	168	4	0	16c	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 483-----
Registers:
16c	0	0	0	0	0	0	0	0	10008018	10008048	0	0	0	0	4	10	6	2	c	16	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
16c	16c	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	4	10008044	4	10008044	4	10008044	4	0	10008048	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 484-----
Registers:
170	0	0	0	0	0	0	0	0	10008018	10008048	0	0	0	0	4	10	6	2	c	16	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
16c	16c	-	bne $t0, $t8, row2	bne	$t0	$t8	0	-	-	-	-	-	-	-	-	0	16c	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 485-----
Registers:
170	0	0	0	0	0	0	0	0	10008018	10008048	0	0	0	0	4	10	6	2	c	16	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
170	16c	-	bne $t0, $t8, row2	bne	$t0	$t8	0	0	$t0	$t8	-	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 486-----
Registers:
154	0	0	0	0	0	0	0	0	10008018	10008048	0	0	0	0	4	10	6	2	c	16	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
154	154	-	bne $t0, $t8, row2	bne	$t0	$t8	0	0	$t0	$t8	-	-	10008018	10008020	10008018	10008020	16c	154	0	154	1	0	0	0	0	0	0	01	01	00	1	0	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 487-----
Registers:
158	0	0	0	0	0	0	0	0	10008018	10008048	0	0	0	0	4	10	6	2	c	16	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
154	154	-	lw $s0, 0($t0)	lw	$t0	$s0	0	-	-	-	-	-	-	-	-	0	154	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 488-----
Registers:
158	0	0	0	0	0	0	0	0	10008018	10008048	0	0	0	0	4	10	6	2	c	16	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
158	154	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 489-----
Registers:
158	0	0	0	0	0	0	0	0	10008018	10008048	0	0	0	0	4	10	6	2	c	16	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
158	154	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	0	10008018	0	10008018	0	154	4	0	158	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 490-----
Registers:
158	0	0	0	0	0	0	0	0	10008018	10008048	0	0	0	0	4	10	6	2	c	16	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
158	154	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	7	10008018	0	10008018	0	10008018	0	0	10008018	0	0	1	1	0	0	0	00	00	00	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 491-----
Registers:
158	0	0	0	0	0	0	0	0	10008018	10008048	0	0	0	0	4	10	7	2	c	16	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
158	158	-	0	lw	$t0	$s0	0	7	$t0	$s0	$s0	7	10008018	0	10008018	0	10008018	0	0	10008018	0	0	0	0	0	1	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 492-----
Registers:
15c	0	0	0	0	0	0	0	0	10008018	10008048	0	0	0	0	4	10	7	2	c	16	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
158	158	-	lw $s1, 0($t1)	lw	$t1	$s1	0	-	-	-	-	-	-	-	-	0	158	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 493-----
Registers:
15c	0	0	0	0	0	0	0	0	10008018	10008048	0	0	0	0	4	10	7	2	c	16	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
15c	158	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 494-----
Registers:
15c	0	0	0	0	0	0	0	0	10008018	10008048	0	0	0	0	4	10	7	2	c	16	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
15c	158	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	0	10008048	0	10008048	0	158	4	0	15c	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 495-----
Registers:
15c	0	0	0	0	0	0	0	0	10008018	10008048	0	0	0	0	4	10	7	2	c	16	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
15c	158	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	2	10008048	0	10008048	0	10008048	0	0	10008048	0	0	1	1	0	0	0	00	00	00	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 496-----
Registers:
15c	0	0	0	0	0	0	0	0	10008018	10008048	0	0	0	0	4	10	7	2	c	16	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
15c	15c	-	0	lw	$t1	$s1	0	2	$t1	$s1	$s1	2	10008048	0	10008048	0	10008048	0	0	10008048	0	0	0	0	0	1	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 497-----
Registers:
160	0	0	0	0	0	0	0	0	10008018	10008048	0	0	0	0	4	10	7	2	c	16	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
15c	15c	-	sll $s2, $s0, 1	sll	-	$s0	1	-	-	-	-	-	-	-	-	0	15c	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 498-----
Registers:
160	0	0	0	0	0	0	0	0	10008018	10008048	0	0	0	0	4	10	7	2	c	16	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
160	15c	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 499-----
Registers:
160	0	0	0	0	0	0	0	0	10008018	10008048	0	0	0	0	4	10	7	2	c	16	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
160	15c	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	7	-	7	-	15c	4	0	160	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 500-----
Registers:
160	0	0	0	0	0	0	0	0	10008018	10008048	0	0	0	0	4	10	7	2	e	16	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
160	160	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	7	-	7	-	7	1	0	e	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 501-----
Registers:
164	0	0	0	0	0	0	0	0	10008018	10008048	0	0	0	0	4	10	7	2	e	16	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
160	160	-	add $s3, $s3, $s2	add	$s3	$s2	-	-	-	-	-	-	-	-	-	0	160	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 502-----
Registers:
164	0	0	0	0	0	0	0	0	10008018	10008048	0	0	0	0	4	10	7	2	e	16	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
164	160	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 503-----
Registers:
164	0	0	0	0	0	0	0	0	10008018	10008048	0	0	0	0	4	10	7	2	e	16	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
164	160	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	e	16	e	16	e	160	4	0	164	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 504-----
Registers:
164	0	0	0	0	0	0	0	0	10008018	10008048	0	0	0	0	4	10	7	2	e	24	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
164	164	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	e	16	e	16	e	16	e	0	24	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 505-----
Registers:
168	0	0	0	0	0	0	0	0	10008018	10008048	0	0	0	0	4	10	7	2	e	24	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
164	164	-	add $t0, $t0, $t6	add	$t0	$t6	-	-	-	-	-	-	-	-	-	0	164	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 506-----
Registers:
168	0	0	0	0	0	0	0	0	10008018	10008048	0	0	0	0	4	10	7	2	e	24	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
168	164	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 507-----
Registers:
168	0	0	0	0	0	0	0	0	10008018	10008048	0	0	0	0	4	10	7	2	e	24	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
168	164	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	4	10008018	4	10008018	4	164	4	0	168	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 508-----
Registers:
168	0	0	0	0	0	0	0	0	1000801c	10008048	0	0	0	0	4	10	7	2	e	24	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
168	168	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	4	10008018	4	10008018	4	10008018	4	0	1000801c	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 509-----
Registers:
16c	0	0	0	0	0	0	0	0	1000801c	10008048	0	0	0	0	4	10	7	2	e	24	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
168	168	-	add $t1, $t1, $t6	add	$t1	$t6	-	-	-	-	-	-	-	-	-	0	168	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 510-----
Registers:
16c	0	0	0	0	0	0	0	0	1000801c	10008048	0	0	0	0	4	10	7	2	e	24	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
16c	168	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 511-----
Registers:
16c	0	0	0	0	0	0	0	0	1000801c	10008048	0	0	0	0	4	10	7	2	e	24	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
16c	168	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	4	10008048	4	10008048	4	168	4	0	16c	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 512-----
Registers:
16c	0	0	0	0	0	0	0	0	1000801c	1000804c	0	0	0	0	4	10	7	2	e	24	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
16c	16c	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	4	10008048	4	10008048	4	10008048	4	0	1000804c	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 513-----
Registers:
170	0	0	0	0	0	0	0	0	1000801c	1000804c	0	0	0	0	4	10	7	2	e	24	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
16c	16c	-	bne $t0, $t8, row2	bne	$t0	$t8	0	-	-	-	-	-	-	-	-	0	16c	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 514-----
Registers:
170	0	0	0	0	0	0	0	0	1000801c	1000804c	0	0	0	0	4	10	7	2	e	24	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
170	16c	-	bne $t0, $t8, row2	bne	$t0	$t8	0	0	$t0	$t8	-	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 515-----
Registers:
154	0	0	0	0	0	0	0	0	1000801c	1000804c	0	0	0	0	4	10	7	2	e	24	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
154	154	-	bne $t0, $t8, row2	bne	$t0	$t8	0	0	$t0	$t8	-	-	1000801c	10008020	1000801c	10008020	16c	154	0	154	1	0	0	0	0	0	0	01	01	00	1	0	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 516-----
Registers:
158	0	0	0	0	0	0	0	0	1000801c	1000804c	0	0	0	0	4	10	7	2	e	24	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
154	154	-	lw $s0, 0($t0)	lw	$t0	$s0	0	-	-	-	-	-	-	-	-	0	154	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 517-----
Registers:
158	0	0	0	0	0	0	0	0	1000801c	1000804c	0	0	0	0	4	10	7	2	e	24	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
158	154	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 518-----
Registers:
158	0	0	0	0	0	0	0	0	1000801c	1000804c	0	0	0	0	4	10	7	2	e	24	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
158	154	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	0	1000801c	0	1000801c	0	154	4	0	158	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 519-----
Registers:
158	0	0	0	0	0	0	0	0	1000801c	1000804c	0	0	0	0	4	10	7	2	e	24	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
158	154	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	8	1000801c	0	1000801c	0	1000801c	0	0	1000801c	0	0	1	1	0	0	0	00	00	00	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 520-----
Registers:
158	0	0	0	0	0	0	0	0	1000801c	1000804c	0	0	0	0	4	10	8	2	e	24	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
158	158	-	0	lw	$t0	$s0	0	8	$t0	$s0	$s0	8	1000801c	0	1000801c	0	1000801c	0	0	1000801c	0	0	0	0	0	1	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 521-----
Registers:
15c	0	0	0	0	0	0	0	0	1000801c	1000804c	0	0	0	0	4	10	8	2	e	24	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
158	158	-	lw $s1, 0($t1)	lw	$t1	$s1	0	-	-	-	-	-	-	-	-	0	158	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 522-----
Registers:
15c	0	0	0	0	0	0	0	0	1000801c	1000804c	0	0	0	0	4	10	8	2	e	24	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
15c	158	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 523-----
Registers:
15c	0	0	0	0	0	0	0	0	1000801c	1000804c	0	0	0	0	4	10	8	2	e	24	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
15c	158	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	0	1000804c	0	1000804c	0	158	4	0	15c	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 524-----
Registers:
15c	0	0	0	0	0	0	0	0	1000801c	1000804c	0	0	0	0	4	10	8	2	e	24	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
15c	158	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	2	1000804c	0	1000804c	0	1000804c	0	0	1000804c	0	0	1	1	0	0	0	00	00	00	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 525-----
Registers:
15c	0	0	0	0	0	0	0	0	1000801c	1000804c	0	0	0	0	4	10	8	2	e	24	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
15c	15c	-	0	lw	$t1	$s1	0	2	$t1	$s1	$s1	2	1000804c	0	1000804c	0	1000804c	0	0	1000804c	0	0	0	0	0	1	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 526-----
Registers:
160	0	0	0	0	0	0	0	0	1000801c	1000804c	0	0	0	0	4	10	8	2	e	24	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
15c	15c	-	sll $s2, $s0, 1	sll	-	$s0	1	-	-	-	-	-	-	-	-	0	15c	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 527-----
Registers:
160	0	0	0	0	0	0	0	0	1000801c	1000804c	0	0	0	0	4	10	8	2	e	24	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
160	15c	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 528-----
Registers:
160	0	0	0	0	0	0	0	0	1000801c	1000804c	0	0	0	0	4	10	8	2	e	24	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
160	15c	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	8	-	8	-	15c	4	0	160	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 529-----
Registers:
160	0	0	0	0	0	0	0	0	1000801c	1000804c	0	0	0	0	4	10	8	2	10	24	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
160	160	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	8	-	8	-	8	1	0	10	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 530-----
Registers:
164	0	0	0	0	0	0	0	0	1000801c	1000804c	0	0	0	0	4	10	8	2	10	24	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
160	160	-	add $s3, $s3, $s2	add	$s3	$s2	-	-	-	-	-	-	-	-	-	0	160	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 531-----
Registers:
164	0	0	0	0	0	0	0	0	1000801c	1000804c	0	0	0	0	4	10	8	2	10	24	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
164	160	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 532-----
Registers:
164	0	0	0	0	0	0	0	0	1000801c	1000804c	0	0	0	0	4	10	8	2	10	24	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
164	160	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	10	24	10	24	10	160	4	0	164	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 533-----
Registers:
164	0	0	0	0	0	0	0	0	1000801c	1000804c	0	0	0	0	4	10	8	2	10	34	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
164	164	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	10	24	10	24	10	24	10	0	34	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 534-----
Registers:
168	0	0	0	0	0	0	0	0	1000801c	1000804c	0	0	0	0	4	10	8	2	10	34	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
164	164	-	add $t0, $t0, $t6	add	$t0	$t6	-	-	-	-	-	-	-	-	-	0	164	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 535-----
Registers:
168	0	0	0	0	0	0	0	0	1000801c	1000804c	0	0	0	0	4	10	8	2	10	34	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
168	164	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 536-----
Registers:
168	0	0	0	0	0	0	0	0	1000801c	1000804c	0	0	0	0	4	10	8	2	10	34	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
168	164	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	4	1000801c	4	1000801c	4	164	4	0	168	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 537-----
Registers:
168	0	0	0	0	0	0	0	0	10008020	1000804c	0	0	0	0	4	10	8	2	10	34	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
168	168	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	4	1000801c	4	1000801c	4	1000801c	4	0	10008020	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 538-----
Registers:
16c	0	0	0	0	0	0	0	0	10008020	1000804c	0	0	0	0	4	10	8	2	10	34	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
168	168	-	add $t1, $t1, $t6	add	$t1	$t6	-	-	-	-	-	-	-	-	-	0	168	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 539-----
Registers:
16c	0	0	0	0	0	0	0	0	10008020	1000804c	0	0	0	0	4	10	8	2	10	34	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
16c	168	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 540-----
Registers:
16c	0	0	0	0	0	0	0	0	10008020	1000804c	0	0	0	0	4	10	8	2	10	34	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
16c	168	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	4	1000804c	4	1000804c	4	168	4	0	16c	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 541-----
Registers:
16c	0	0	0	0	0	0	0	0	10008020	10008050	0	0	0	0	4	10	8	2	10	34	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
16c	16c	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	4	1000804c	4	1000804c	4	1000804c	4	0	10008050	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 542-----
Registers:
170	0	0	0	0	0	0	0	0	10008020	10008050	0	0	0	0	4	10	8	2	10	34	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
16c	16c	-	bne $t0, $t8, row2	bne	$t0	$t8	0	-	-	-	-	-	-	-	-	0	16c	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 543-----
Registers:
170	0	0	0	0	0	0	0	0	10008020	10008050	0	0	0	0	4	10	8	2	10	34	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
170	16c	-	bne $t0, $t8, row2	bne	$t0	$t8	0	0	$t0	$t8	-	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 544-----
Registers:
170	0	0	0	0	0	0	0	0	10008020	10008050	0	0	0	0	4	10	8	2	10	34	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
170	170	-	bne $t0, $t8, row2	bne	$t0	$t8	0	0	$t0	$t8	-	-	10008020	10008020	10008020	10008020	16c	154	0	154	1	0	0	0	0	0	0	01	01	00	1	0	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 545-----
Registers:
174	0	0	0	0	0	0	0	0	10008020	10008050	0	0	0	0	4	10	8	2	10	34	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
170	170	-	sw $s3, 0($t9)	sw	$t9	$s3	0	-	-	-	-	-	-	-	-	0	170	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 546-----
Registers:
174	0	0	0	0	0	0	0	0	10008020	10008050	0	0	0	0	4	10	8	2	10	34	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
174	170	-	sw $s3, 0($t9)	sw	$t9	$s3	0	0	$t9	$s3	-	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 547-----
Registers:
174	0	0	0	0	0	0	0	0	10008020	10008050	0	0	0	0	4	10	8	2	10	34	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
174	170	-	sw $s3, 0($t9)	sw	$t9	$s3	0	0	$t9	$s3	-	-	10008054	0	10008054	0	170	4	0	174	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	
-----Cycle 548-----
Registers:
174	0	0	0	0	0	0	0	0	10008020	10008050	0	0	0	0	4	10	8	2	10	34	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
174	174	10008054	sw $s3, 0($t9)	sw	$t9	$s3	0	0	$t9	$s3	-	-	10008054	0	10008054	0	10008054	0	0	10008054	0	0	1	0	1	0	0	00	00	00	0	0	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 549-----
Registers:
178	0	0	0	0	0	0	0	0	10008020	10008050	0	0	0	0	4	10	8	2	10	34	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
174	174	-	addi $t1, $gp, 64	addi	$gp	$t1	0	-	-	-	-	-	-	-	-	0	174	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 550-----
Registers:
178	0	0	0	0	0	0	0	0	10008020	10008050	0	0	0	0	4	10	8	2	10	34	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
178	174	-	addi $t1, $gp, 64	addi	$gp	$t1	40	0	$gp	$t1	$t1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 551-----
Registers:
178	0	0	0	0	0	0	0	0	10008020	10008050	0	0	0	0	4	10	8	2	10	34	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
178	174	-	addi $t1, $gp, 64	addi	$gp	$t1	40	0	$gp	$t1	$t1	40	10008000	40	10008000	40	174	4	0	178	0	0	0	0	0	0	0	10	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 552-----
Registers:
178	0	0	0	0	0	0	0	0	10008020	10008040	0	0	0	0	4	10	8	2	10	34	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
178	178	-	addi $t1, $gp, 64	addi	$gp	$t1	40	0	$gp	$t1	$t1	40	10008000	40	10008000	40	10008000	40	0	10008040	0	0	0	0	0	0	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 553-----
Registers:
17c	0	0	0	0	0	0	0	0	10008020	10008040	0	0	0	0	4	10	8	2	10	34	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
178	178	-	addi $s3, $zero, 0	addi	$zero	$s3	40	-	-	-	-	-	-	-	-	0	178	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 554-----
Registers:
17c	0	0	0	0	0	0	0	0	10008020	10008040	0	0	0	0	4	10	8	2	10	34	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
17c	178	-	addi $s3, $zero, 0	addi	$zero	$s3	0	0	$zero	$s3	$s3	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 555-----
Registers:
17c	0	0	0	0	0	0	0	0	10008020	10008040	0	0	0	0	4	10	8	2	10	34	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
17c	178	-	addi $s3, $zero, 0	addi	$zero	$s3	0	0	$zero	$s3	$s3	0	0	0	0	0	178	4	0	17c	0	0	0	0	0	0	0	10	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 556-----
Registers:
17c	0	0	0	0	0	0	0	0	10008020	10008040	0	0	0	0	4	10	8	2	10	0	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
17c	17c	-	addi $s3, $zero, 0	addi	$zero	$s3	0	0	$zero	$s3	$s3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 557-----
Registers:
180	0	0	0	0	0	0	0	0	10008020	10008040	0	0	0	0	4	10	8	2	10	0	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
17c	17c	-	add $t8, $t8, $t7	add	$t8	$t7	-	-	-	-	-	-	-	-	-	0	17c	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 558-----
Registers:
180	0	0	0	0	0	0	0	0	10008020	10008040	0	0	0	0	4	10	8	2	10	0	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
180	17c	-	add $t8, $t8, $t7	add	$t8	$t7	-	0	$t8	$t7	$t8	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 559-----
Registers:
180	0	0	0	0	0	0	0	0	10008020	10008040	0	0	0	0	4	10	8	2	10	0	0	0	0	0	10008020	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
180	17c	-	add $t8, $t8, $t7	add	$t8	$t7	-	0	$t8	$t7	$t8	10	10008020	10	10008020	10	17c	4	0	180	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 560-----
Registers:
180	0	0	0	0	0	0	0	0	10008020	10008040	0	0	0	0	4	10	8	2	10	0	0	0	0	0	10008030	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
180	180	-	add $t8, $t8, $t7	add	$t8	$t7	-	0	$t8	$t7	$t8	10	10008020	10	10008020	10	10008020	10	0	10008030	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 561-----
Registers:
184	0	0	0	0	0	0	0	0	10008020	10008040	0	0	0	0	4	10	8	2	10	0	0	0	0	0	10008030	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
180	180	-	addi $t9, $t9, 4	addi	$t9	$t9	0	-	-	-	-	-	-	-	-	0	180	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 562-----
Registers:
184	0	0	0	0	0	0	0	0	10008020	10008040	0	0	0	0	4	10	8	2	10	0	0	0	0	0	10008030	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
184	180	-	addi $t9, $t9, 4	addi	$t9	$t9	4	0	$t9	$t9	$t9	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 563-----
Registers:
184	0	0	0	0	0	0	0	0	10008020	10008040	0	0	0	0	4	10	8	2	10	0	0	0	0	0	10008030	10008054	0	0	10008000	7ffffffc	0	0	

Monitors:
184	180	-	addi $t9, $t9, 4	addi	$t9	$t9	4	0	$t9	$t9	$t9	4	10008054	4	10008054	4	180	4	0	184	0	0	0	0	0	0	0	10	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 564-----
Registers:
184	0	0	0	0	0	0	0	0	10008020	10008040	0	0	0	0	4	10	8	2	10	0	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
184	184	-	addi $t9, $t9, 4	addi	$t9	$t9	4	0	$t9	$t9	$t9	4	10008054	4	10008054	4	10008054	4	0	10008058	0	0	0	0	0	0	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 565-----
Registers:
188	0	0	0	0	0	0	0	0	10008020	10008040	0	0	0	0	4	10	8	2	10	0	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
184	184	-	lw $s0, 0($t0)	lw	$t0	$s0	4	-	-	-	-	-	-	-	-	0	184	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 566-----
Registers:
188	0	0	0	0	0	0	0	0	10008020	10008040	0	0	0	0	4	10	8	2	10	0	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
188	184	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 567-----
Registers:
188	0	0	0	0	0	0	0	0	10008020	10008040	0	0	0	0	4	10	8	2	10	0	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
188	184	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	0	10008020	0	10008020	0	184	4	0	188	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 568-----
Registers:
188	0	0	0	0	0	0	0	0	10008020	10008040	0	0	0	0	4	10	8	2	10	0	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
188	184	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	9	10008020	0	10008020	0	10008020	0	0	10008020	0	0	1	1	0	0	0	00	00	00	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 569-----
Registers:
188	0	0	0	0	0	0	0	0	10008020	10008040	0	0	0	0	4	10	9	2	10	0	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
188	188	-	0	lw	$t0	$s0	0	9	$t0	$s0	$s0	9	10008020	0	10008020	0	10008020	0	0	10008020	0	0	0	0	0	1	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 570-----
Registers:
18c	0	0	0	0	0	0	0	0	10008020	10008040	0	0	0	0	4	10	9	2	10	0	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
188	188	-	lw $s1, 0($t1)	lw	$t1	$s1	0	-	-	-	-	-	-	-	-	0	188	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 571-----
Registers:
18c	0	0	0	0	0	0	0	0	10008020	10008040	0	0	0	0	4	10	9	2	10	0	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
18c	188	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 572-----
Registers:
18c	0	0	0	0	0	0	0	0	10008020	10008040	0	0	0	0	4	10	9	2	10	0	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
18c	188	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	0	10008040	0	10008040	0	188	4	0	18c	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 573-----
Registers:
18c	0	0	0	0	0	0	0	0	10008020	10008040	0	0	0	0	4	10	9	2	10	0	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
18c	188	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	2	10008040	0	10008040	0	10008040	0	0	10008040	0	0	1	1	0	0	0	00	00	00	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 574-----
Registers:
18c	0	0	0	0	0	0	0	0	10008020	10008040	0	0	0	0	4	10	9	2	10	0	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
18c	18c	-	0	lw	$t1	$s1	0	2	$t1	$s1	$s1	2	10008040	0	10008040	0	10008040	0	0	10008040	0	0	0	0	0	1	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 575-----
Registers:
190	0	0	0	0	0	0	0	0	10008020	10008040	0	0	0	0	4	10	9	2	10	0	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
18c	18c	-	sll $s2, $s0, 1	sll	-	$s0	1	-	-	-	-	-	-	-	-	0	18c	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 576-----
Registers:
190	0	0	0	0	0	0	0	0	10008020	10008040	0	0	0	0	4	10	9	2	10	0	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
190	18c	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 577-----
Registers:
190	0	0	0	0	0	0	0	0	10008020	10008040	0	0	0	0	4	10	9	2	10	0	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
190	18c	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	9	-	9	-	18c	4	0	190	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 578-----
Registers:
190	0	0	0	0	0	0	0	0	10008020	10008040	0	0	0	0	4	10	9	2	12	0	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
190	190	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	9	-	9	-	9	1	0	12	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 579-----
Registers:
194	0	0	0	0	0	0	0	0	10008020	10008040	0	0	0	0	4	10	9	2	12	0	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
190	190	-	add $s3, $s3, $s2	add	$s3	$s2	-	-	-	-	-	-	-	-	-	0	190	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 580-----
Registers:
194	0	0	0	0	0	0	0	0	10008020	10008040	0	0	0	0	4	10	9	2	12	0	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
194	190	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 581-----
Registers:
194	0	0	0	0	0	0	0	0	10008020	10008040	0	0	0	0	4	10	9	2	12	0	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
194	190	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	12	0	12	0	12	190	4	0	194	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 582-----
Registers:
194	0	0	0	0	0	0	0	0	10008020	10008040	0	0	0	0	4	10	9	2	12	12	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
194	194	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	12	0	12	0	12	0	12	0	12	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 583-----
Registers:
198	0	0	0	0	0	0	0	0	10008020	10008040	0	0	0	0	4	10	9	2	12	12	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
194	194	-	add $t0, $t0, $t6	add	$t0	$t6	-	-	-	-	-	-	-	-	-	0	194	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 584-----
Registers:
198	0	0	0	0	0	0	0	0	10008020	10008040	0	0	0	0	4	10	9	2	12	12	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
198	194	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 585-----
Registers:
198	0	0	0	0	0	0	0	0	10008020	10008040	0	0	0	0	4	10	9	2	12	12	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
198	194	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	4	10008020	4	10008020	4	194	4	0	198	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 586-----
Registers:
198	0	0	0	0	0	0	0	0	10008024	10008040	0	0	0	0	4	10	9	2	12	12	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
198	198	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	4	10008020	4	10008020	4	10008020	4	0	10008024	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 587-----
Registers:
19c	0	0	0	0	0	0	0	0	10008024	10008040	0	0	0	0	4	10	9	2	12	12	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
198	198	-	add $t1, $t1, $t6	add	$t1	$t6	-	-	-	-	-	-	-	-	-	0	198	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 588-----
Registers:
19c	0	0	0	0	0	0	0	0	10008024	10008040	0	0	0	0	4	10	9	2	12	12	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
19c	198	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 589-----
Registers:
19c	0	0	0	0	0	0	0	0	10008024	10008040	0	0	0	0	4	10	9	2	12	12	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
19c	198	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	4	10008040	4	10008040	4	198	4	0	19c	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 590-----
Registers:
19c	0	0	0	0	0	0	0	0	10008024	10008044	0	0	0	0	4	10	9	2	12	12	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
19c	19c	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	4	10008040	4	10008040	4	10008040	4	0	10008044	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 591-----
Registers:
1a0	0	0	0	0	0	0	0	0	10008024	10008044	0	0	0	0	4	10	9	2	12	12	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
19c	19c	-	bne $t0, $t8, row3	bne	$t0	$t8	0	-	-	-	-	-	-	-	-	0	19c	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 592-----
Registers:
1a0	0	0	0	0	0	0	0	0	10008024	10008044	0	0	0	0	4	10	9	2	12	12	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
1a0	19c	-	bne $t0, $t8, row3	bne	$t0	$t8	0	0	$t0	$t8	-	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 593-----
Registers:
184	0	0	0	0	0	0	0	0	10008024	10008044	0	0	0	0	4	10	9	2	12	12	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
184	184	-	bne $t0, $t8, row3	bne	$t0	$t8	0	0	$t0	$t8	-	-	10008024	10008030	10008024	10008030	19c	184	0	184	1	0	0	0	0	0	0	01	01	00	1	0	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 594-----
Registers:
188	0	0	0	0	0	0	0	0	10008024	10008044	0	0	0	0	4	10	9	2	12	12	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
184	184	-	lw $s0, 0($t0)	lw	$t0	$s0	0	-	-	-	-	-	-	-	-	0	184	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 595-----
Registers:
188	0	0	0	0	0	0	0	0	10008024	10008044	0	0	0	0	4	10	9	2	12	12	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
188	184	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 596-----
Registers:
188	0	0	0	0	0	0	0	0	10008024	10008044	0	0	0	0	4	10	9	2	12	12	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
188	184	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	0	10008024	0	10008024	0	184	4	0	188	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 597-----
Registers:
188	0	0	0	0	0	0	0	0	10008024	10008044	0	0	0	0	4	10	9	2	12	12	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
188	184	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	a	10008024	0	10008024	0	10008024	0	0	10008024	0	0	1	1	0	0	0	00	00	00	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 598-----
Registers:
188	0	0	0	0	0	0	0	0	10008024	10008044	0	0	0	0	4	10	a	2	12	12	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
188	188	-	0	lw	$t0	$s0	0	a	$t0	$s0	$s0	a	10008024	0	10008024	0	10008024	0	0	10008024	0	0	0	0	0	1	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 599-----
Registers:
18c	0	0	0	0	0	0	0	0	10008024	10008044	0	0	0	0	4	10	a	2	12	12	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
188	188	-	lw $s1, 0($t1)	lw	$t1	$s1	0	-	-	-	-	-	-	-	-	0	188	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 600-----
Registers:
18c	0	0	0	0	0	0	0	0	10008024	10008044	0	0	0	0	4	10	a	2	12	12	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
18c	188	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 601-----
Registers:
18c	0	0	0	0	0	0	0	0	10008024	10008044	0	0	0	0	4	10	a	2	12	12	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
18c	188	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	0	10008044	0	10008044	0	188	4	0	18c	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 602-----
Registers:
18c	0	0	0	0	0	0	0	0	10008024	10008044	0	0	0	0	4	10	a	2	12	12	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
18c	188	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	2	10008044	0	10008044	0	10008044	0	0	10008044	0	0	1	1	0	0	0	00	00	00	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 603-----
Registers:
18c	0	0	0	0	0	0	0	0	10008024	10008044	0	0	0	0	4	10	a	2	12	12	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
18c	18c	-	0	lw	$t1	$s1	0	2	$t1	$s1	$s1	2	10008044	0	10008044	0	10008044	0	0	10008044	0	0	0	0	0	1	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 604-----
Registers:
190	0	0	0	0	0	0	0	0	10008024	10008044	0	0	0	0	4	10	a	2	12	12	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
18c	18c	-	sll $s2, $s0, 1	sll	-	$s0	1	-	-	-	-	-	-	-	-	0	18c	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 605-----
Registers:
190	0	0	0	0	0	0	0	0	10008024	10008044	0	0	0	0	4	10	a	2	12	12	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
190	18c	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 606-----
Registers:
190	0	0	0	0	0	0	0	0	10008024	10008044	0	0	0	0	4	10	a	2	12	12	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
190	18c	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	a	-	a	-	18c	4	0	190	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 607-----
Registers:
190	0	0	0	0	0	0	0	0	10008024	10008044	0	0	0	0	4	10	a	2	14	12	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
190	190	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	a	-	a	-	a	1	0	14	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 608-----
Registers:
194	0	0	0	0	0	0	0	0	10008024	10008044	0	0	0	0	4	10	a	2	14	12	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
190	190	-	add $s3, $s3, $s2	add	$s3	$s2	-	-	-	-	-	-	-	-	-	0	190	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 609-----
Registers:
194	0	0	0	0	0	0	0	0	10008024	10008044	0	0	0	0	4	10	a	2	14	12	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
194	190	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 610-----
Registers:
194	0	0	0	0	0	0	0	0	10008024	10008044	0	0	0	0	4	10	a	2	14	12	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
194	190	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	14	12	14	12	14	190	4	0	194	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 611-----
Registers:
194	0	0	0	0	0	0	0	0	10008024	10008044	0	0	0	0	4	10	a	2	14	26	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
194	194	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	14	12	14	12	14	12	14	0	26	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 612-----
Registers:
198	0	0	0	0	0	0	0	0	10008024	10008044	0	0	0	0	4	10	a	2	14	26	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
194	194	-	add $t0, $t0, $t6	add	$t0	$t6	-	-	-	-	-	-	-	-	-	0	194	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 613-----
Registers:
198	0	0	0	0	0	0	0	0	10008024	10008044	0	0	0	0	4	10	a	2	14	26	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
198	194	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 614-----
Registers:
198	0	0	0	0	0	0	0	0	10008024	10008044	0	0	0	0	4	10	a	2	14	26	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
198	194	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	4	10008024	4	10008024	4	194	4	0	198	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 615-----
Registers:
198	0	0	0	0	0	0	0	0	10008028	10008044	0	0	0	0	4	10	a	2	14	26	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
198	198	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	4	10008024	4	10008024	4	10008024	4	0	10008028	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 616-----
Registers:
19c	0	0	0	0	0	0	0	0	10008028	10008044	0	0	0	0	4	10	a	2	14	26	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
198	198	-	add $t1, $t1, $t6	add	$t1	$t6	-	-	-	-	-	-	-	-	-	0	198	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 617-----
Registers:
19c	0	0	0	0	0	0	0	0	10008028	10008044	0	0	0	0	4	10	a	2	14	26	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
19c	198	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 618-----
Registers:
19c	0	0	0	0	0	0	0	0	10008028	10008044	0	0	0	0	4	10	a	2	14	26	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
19c	198	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	4	10008044	4	10008044	4	198	4	0	19c	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 619-----
Registers:
19c	0	0	0	0	0	0	0	0	10008028	10008048	0	0	0	0	4	10	a	2	14	26	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
19c	19c	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	4	10008044	4	10008044	4	10008044	4	0	10008048	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 620-----
Registers:
1a0	0	0	0	0	0	0	0	0	10008028	10008048	0	0	0	0	4	10	a	2	14	26	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
19c	19c	-	bne $t0, $t8, row3	bne	$t0	$t8	0	-	-	-	-	-	-	-	-	0	19c	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 621-----
Registers:
1a0	0	0	0	0	0	0	0	0	10008028	10008048	0	0	0	0	4	10	a	2	14	26	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
1a0	19c	-	bne $t0, $t8, row3	bne	$t0	$t8	0	0	$t0	$t8	-	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 622-----
Registers:
184	0	0	0	0	0	0	0	0	10008028	10008048	0	0	0	0	4	10	a	2	14	26	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
184	184	-	bne $t0, $t8, row3	bne	$t0	$t8	0	0	$t0	$t8	-	-	10008028	10008030	10008028	10008030	19c	184	0	184	1	0	0	0	0	0	0	01	01	00	1	0	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 623-----
Registers:
188	0	0	0	0	0	0	0	0	10008028	10008048	0	0	0	0	4	10	a	2	14	26	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
184	184	-	lw $s0, 0($t0)	lw	$t0	$s0	0	-	-	-	-	-	-	-	-	0	184	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 624-----
Registers:
188	0	0	0	0	0	0	0	0	10008028	10008048	0	0	0	0	4	10	a	2	14	26	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
188	184	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 625-----
Registers:
188	0	0	0	0	0	0	0	0	10008028	10008048	0	0	0	0	4	10	a	2	14	26	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
188	184	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	0	10008028	0	10008028	0	184	4	0	188	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 626-----
Registers:
188	0	0	0	0	0	0	0	0	10008028	10008048	0	0	0	0	4	10	a	2	14	26	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
188	184	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	b	10008028	0	10008028	0	10008028	0	0	10008028	0	0	1	1	0	0	0	00	00	00	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 627-----
Registers:
188	0	0	0	0	0	0	0	0	10008028	10008048	0	0	0	0	4	10	b	2	14	26	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
188	188	-	0	lw	$t0	$s0	0	b	$t0	$s0	$s0	b	10008028	0	10008028	0	10008028	0	0	10008028	0	0	0	0	0	1	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 628-----
Registers:
18c	0	0	0	0	0	0	0	0	10008028	10008048	0	0	0	0	4	10	b	2	14	26	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
188	188	-	lw $s1, 0($t1)	lw	$t1	$s1	0	-	-	-	-	-	-	-	-	0	188	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 629-----
Registers:
18c	0	0	0	0	0	0	0	0	10008028	10008048	0	0	0	0	4	10	b	2	14	26	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
18c	188	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 630-----
Registers:
18c	0	0	0	0	0	0	0	0	10008028	10008048	0	0	0	0	4	10	b	2	14	26	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
18c	188	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	0	10008048	0	10008048	0	188	4	0	18c	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 631-----
Registers:
18c	0	0	0	0	0	0	0	0	10008028	10008048	0	0	0	0	4	10	b	2	14	26	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
18c	188	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	2	10008048	0	10008048	0	10008048	0	0	10008048	0	0	1	1	0	0	0	00	00	00	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 632-----
Registers:
18c	0	0	0	0	0	0	0	0	10008028	10008048	0	0	0	0	4	10	b	2	14	26	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
18c	18c	-	0	lw	$t1	$s1	0	2	$t1	$s1	$s1	2	10008048	0	10008048	0	10008048	0	0	10008048	0	0	0	0	0	1	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 633-----
Registers:
190	0	0	0	0	0	0	0	0	10008028	10008048	0	0	0	0	4	10	b	2	14	26	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
18c	18c	-	sll $s2, $s0, 1	sll	-	$s0	1	-	-	-	-	-	-	-	-	0	18c	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 634-----
Registers:
190	0	0	0	0	0	0	0	0	10008028	10008048	0	0	0	0	4	10	b	2	14	26	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
190	18c	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 635-----
Registers:
190	0	0	0	0	0	0	0	0	10008028	10008048	0	0	0	0	4	10	b	2	14	26	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
190	18c	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	b	-	b	-	18c	4	0	190	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 636-----
Registers:
190	0	0	0	0	0	0	0	0	10008028	10008048	0	0	0	0	4	10	b	2	16	26	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
190	190	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	b	-	b	-	b	1	0	16	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 637-----
Registers:
194	0	0	0	0	0	0	0	0	10008028	10008048	0	0	0	0	4	10	b	2	16	26	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
190	190	-	add $s3, $s3, $s2	add	$s3	$s2	-	-	-	-	-	-	-	-	-	0	190	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 638-----
Registers:
194	0	0	0	0	0	0	0	0	10008028	10008048	0	0	0	0	4	10	b	2	16	26	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
194	190	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 639-----
Registers:
194	0	0	0	0	0	0	0	0	10008028	10008048	0	0	0	0	4	10	b	2	16	26	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
194	190	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	16	26	16	26	16	190	4	0	194	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 640-----
Registers:
194	0	0	0	0	0	0	0	0	10008028	10008048	0	0	0	0	4	10	b	2	16	3c	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
194	194	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	16	26	16	26	16	26	16	0	3c	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 641-----
Registers:
198	0	0	0	0	0	0	0	0	10008028	10008048	0	0	0	0	4	10	b	2	16	3c	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
194	194	-	add $t0, $t0, $t6	add	$t0	$t6	-	-	-	-	-	-	-	-	-	0	194	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 642-----
Registers:
198	0	0	0	0	0	0	0	0	10008028	10008048	0	0	0	0	4	10	b	2	16	3c	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
198	194	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 643-----
Registers:
198	0	0	0	0	0	0	0	0	10008028	10008048	0	0	0	0	4	10	b	2	16	3c	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
198	194	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	4	10008028	4	10008028	4	194	4	0	198	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 644-----
Registers:
198	0	0	0	0	0	0	0	0	1000802c	10008048	0	0	0	0	4	10	b	2	16	3c	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
198	198	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	4	10008028	4	10008028	4	10008028	4	0	1000802c	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 645-----
Registers:
19c	0	0	0	0	0	0	0	0	1000802c	10008048	0	0	0	0	4	10	b	2	16	3c	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
198	198	-	add $t1, $t1, $t6	add	$t1	$t6	-	-	-	-	-	-	-	-	-	0	198	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 646-----
Registers:
19c	0	0	0	0	0	0	0	0	1000802c	10008048	0	0	0	0	4	10	b	2	16	3c	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
19c	198	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 647-----
Registers:
19c	0	0	0	0	0	0	0	0	1000802c	10008048	0	0	0	0	4	10	b	2	16	3c	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
19c	198	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	4	10008048	4	10008048	4	198	4	0	19c	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 648-----
Registers:
19c	0	0	0	0	0	0	0	0	1000802c	1000804c	0	0	0	0	4	10	b	2	16	3c	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
19c	19c	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	4	10008048	4	10008048	4	10008048	4	0	1000804c	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 649-----
Registers:
1a0	0	0	0	0	0	0	0	0	1000802c	1000804c	0	0	0	0	4	10	b	2	16	3c	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
19c	19c	-	bne $t0, $t8, row3	bne	$t0	$t8	0	-	-	-	-	-	-	-	-	0	19c	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 650-----
Registers:
1a0	0	0	0	0	0	0	0	0	1000802c	1000804c	0	0	0	0	4	10	b	2	16	3c	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
1a0	19c	-	bne $t0, $t8, row3	bne	$t0	$t8	0	0	$t0	$t8	-	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 651-----
Registers:
184	0	0	0	0	0	0	0	0	1000802c	1000804c	0	0	0	0	4	10	b	2	16	3c	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
184	184	-	bne $t0, $t8, row3	bne	$t0	$t8	0	0	$t0	$t8	-	-	1000802c	10008030	1000802c	10008030	19c	184	0	184	1	0	0	0	0	0	0	01	01	00	1	0	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 652-----
Registers:
188	0	0	0	0	0	0	0	0	1000802c	1000804c	0	0	0	0	4	10	b	2	16	3c	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
184	184	-	lw $s0, 0($t0)	lw	$t0	$s0	0	-	-	-	-	-	-	-	-	0	184	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 653-----
Registers:
188	0	0	0	0	0	0	0	0	1000802c	1000804c	0	0	0	0	4	10	b	2	16	3c	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
188	184	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 654-----
Registers:
188	0	0	0	0	0	0	0	0	1000802c	1000804c	0	0	0	0	4	10	b	2	16	3c	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
188	184	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	0	1000802c	0	1000802c	0	184	4	0	188	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 655-----
Registers:
188	0	0	0	0	0	0	0	0	1000802c	1000804c	0	0	0	0	4	10	b	2	16	3c	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
188	184	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	c	1000802c	0	1000802c	0	1000802c	0	0	1000802c	0	0	1	1	0	0	0	00	00	00	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 656-----
Registers:
188	0	0	0	0	0	0	0	0	1000802c	1000804c	0	0	0	0	4	10	c	2	16	3c	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
188	188	-	0	lw	$t0	$s0	0	c	$t0	$s0	$s0	c	1000802c	0	1000802c	0	1000802c	0	0	1000802c	0	0	0	0	0	1	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 657-----
Registers:
18c	0	0	0	0	0	0	0	0	1000802c	1000804c	0	0	0	0	4	10	c	2	16	3c	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
188	188	-	lw $s1, 0($t1)	lw	$t1	$s1	0	-	-	-	-	-	-	-	-	0	188	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 658-----
Registers:
18c	0	0	0	0	0	0	0	0	1000802c	1000804c	0	0	0	0	4	10	c	2	16	3c	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
18c	188	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 659-----
Registers:
18c	0	0	0	0	0	0	0	0	1000802c	1000804c	0	0	0	0	4	10	c	2	16	3c	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
18c	188	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	0	1000804c	0	1000804c	0	188	4	0	18c	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 660-----
Registers:
18c	0	0	0	0	0	0	0	0	1000802c	1000804c	0	0	0	0	4	10	c	2	16	3c	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
18c	188	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	2	1000804c	0	1000804c	0	1000804c	0	0	1000804c	0	0	1	1	0	0	0	00	00	00	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 661-----
Registers:
18c	0	0	0	0	0	0	0	0	1000802c	1000804c	0	0	0	0	4	10	c	2	16	3c	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
18c	18c	-	0	lw	$t1	$s1	0	2	$t1	$s1	$s1	2	1000804c	0	1000804c	0	1000804c	0	0	1000804c	0	0	0	0	0	1	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 662-----
Registers:
190	0	0	0	0	0	0	0	0	1000802c	1000804c	0	0	0	0	4	10	c	2	16	3c	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
18c	18c	-	sll $s2, $s0, 1	sll	-	$s0	1	-	-	-	-	-	-	-	-	0	18c	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 663-----
Registers:
190	0	0	0	0	0	0	0	0	1000802c	1000804c	0	0	0	0	4	10	c	2	16	3c	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
190	18c	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 664-----
Registers:
190	0	0	0	0	0	0	0	0	1000802c	1000804c	0	0	0	0	4	10	c	2	16	3c	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
190	18c	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	c	-	c	-	18c	4	0	190	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 665-----
Registers:
190	0	0	0	0	0	0	0	0	1000802c	1000804c	0	0	0	0	4	10	c	2	18	3c	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
190	190	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	c	-	c	-	c	1	0	18	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 666-----
Registers:
194	0	0	0	0	0	0	0	0	1000802c	1000804c	0	0	0	0	4	10	c	2	18	3c	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
190	190	-	add $s3, $s3, $s2	add	$s3	$s2	-	-	-	-	-	-	-	-	-	0	190	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 667-----
Registers:
194	0	0	0	0	0	0	0	0	1000802c	1000804c	0	0	0	0	4	10	c	2	18	3c	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
194	190	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 668-----
Registers:
194	0	0	0	0	0	0	0	0	1000802c	1000804c	0	0	0	0	4	10	c	2	18	3c	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
194	190	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	18	3c	18	3c	18	190	4	0	194	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 669-----
Registers:
194	0	0	0	0	0	0	0	0	1000802c	1000804c	0	0	0	0	4	10	c	2	18	54	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
194	194	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	18	3c	18	3c	18	3c	18	0	54	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 670-----
Registers:
198	0	0	0	0	0	0	0	0	1000802c	1000804c	0	0	0	0	4	10	c	2	18	54	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
194	194	-	add $t0, $t0, $t6	add	$t0	$t6	-	-	-	-	-	-	-	-	-	0	194	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 671-----
Registers:
198	0	0	0	0	0	0	0	0	1000802c	1000804c	0	0	0	0	4	10	c	2	18	54	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
198	194	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 672-----
Registers:
198	0	0	0	0	0	0	0	0	1000802c	1000804c	0	0	0	0	4	10	c	2	18	54	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
198	194	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	4	1000802c	4	1000802c	4	194	4	0	198	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 673-----
Registers:
198	0	0	0	0	0	0	0	0	10008030	1000804c	0	0	0	0	4	10	c	2	18	54	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
198	198	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	4	1000802c	4	1000802c	4	1000802c	4	0	10008030	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 674-----
Registers:
19c	0	0	0	0	0	0	0	0	10008030	1000804c	0	0	0	0	4	10	c	2	18	54	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
198	198	-	add $t1, $t1, $t6	add	$t1	$t6	-	-	-	-	-	-	-	-	-	0	198	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 675-----
Registers:
19c	0	0	0	0	0	0	0	0	10008030	1000804c	0	0	0	0	4	10	c	2	18	54	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
19c	198	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 676-----
Registers:
19c	0	0	0	0	0	0	0	0	10008030	1000804c	0	0	0	0	4	10	c	2	18	54	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
19c	198	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	4	1000804c	4	1000804c	4	198	4	0	19c	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 677-----
Registers:
19c	0	0	0	0	0	0	0	0	10008030	10008050	0	0	0	0	4	10	c	2	18	54	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
19c	19c	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	4	1000804c	4	1000804c	4	1000804c	4	0	10008050	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 678-----
Registers:
1a0	0	0	0	0	0	0	0	0	10008030	10008050	0	0	0	0	4	10	c	2	18	54	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
19c	19c	-	bne $t0, $t8, row3	bne	$t0	$t8	0	-	-	-	-	-	-	-	-	0	19c	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 679-----
Registers:
1a0	0	0	0	0	0	0	0	0	10008030	10008050	0	0	0	0	4	10	c	2	18	54	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
1a0	19c	-	bne $t0, $t8, row3	bne	$t0	$t8	0	0	$t0	$t8	-	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 680-----
Registers:
1a0	0	0	0	0	0	0	0	0	10008030	10008050	0	0	0	0	4	10	c	2	18	54	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
1a0	1a0	-	bne $t0, $t8, row3	bne	$t0	$t8	0	0	$t0	$t8	-	-	10008030	10008030	10008030	10008030	19c	184	0	184	1	0	0	0	0	0	0	01	01	00	1	0	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 681-----
Registers:
1a4	0	0	0	0	0	0	0	0	10008030	10008050	0	0	0	0	4	10	c	2	18	54	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
1a0	1a0	-	sw $s3, 0($t9)	sw	$t9	$s3	0	-	-	-	-	-	-	-	-	0	1a0	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 682-----
Registers:
1a4	0	0	0	0	0	0	0	0	10008030	10008050	0	0	0	0	4	10	c	2	18	54	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
1a4	1a0	-	sw $s3, 0($t9)	sw	$t9	$s3	0	0	$t9	$s3	-	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 683-----
Registers:
1a4	0	0	0	0	0	0	0	0	10008030	10008050	0	0	0	0	4	10	c	2	18	54	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
1a4	1a0	-	sw $s3, 0($t9)	sw	$t9	$s3	0	0	$t9	$s3	-	-	10008058	0	10008058	0	1a0	4	0	1a4	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	
-----Cycle 684-----
Registers:
1a4	0	0	0	0	0	0	0	0	10008030	10008050	0	0	0	0	4	10	c	2	18	54	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
1a4	1a4	10008058	sw $s3, 0($t9)	sw	$t9	$s3	0	0	$t9	$s3	-	-	10008058	0	10008058	0	10008058	0	0	10008058	0	0	1	0	1	0	0	00	00	00	0	0	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 685-----
Registers:
1a8	0	0	0	0	0	0	0	0	10008030	10008050	0	0	0	0	4	10	c	2	18	54	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
1a4	1a4	-	addi $t1, $gp, 64	addi	$gp	$t1	0	-	-	-	-	-	-	-	-	0	1a4	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 686-----
Registers:
1a8	0	0	0	0	0	0	0	0	10008030	10008050	0	0	0	0	4	10	c	2	18	54	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
1a8	1a4	-	addi $t1, $gp, 64	addi	$gp	$t1	40	0	$gp	$t1	$t1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 687-----
Registers:
1a8	0	0	0	0	0	0	0	0	10008030	10008050	0	0	0	0	4	10	c	2	18	54	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
1a8	1a4	-	addi $t1, $gp, 64	addi	$gp	$t1	40	0	$gp	$t1	$t1	40	10008000	40	10008000	40	1a4	4	0	1a8	0	0	0	0	0	0	0	10	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 688-----
Registers:
1a8	0	0	0	0	0	0	0	0	10008030	10008040	0	0	0	0	4	10	c	2	18	54	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
1a8	1a8	-	addi $t1, $gp, 64	addi	$gp	$t1	40	0	$gp	$t1	$t1	40	10008000	40	10008000	40	10008000	40	0	10008040	0	0	0	0	0	0	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 689-----
Registers:
1ac	0	0	0	0	0	0	0	0	10008030	10008040	0	0	0	0	4	10	c	2	18	54	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
1a8	1a8	-	addi $s3, $zero, 0	addi	$zero	$s3	40	-	-	-	-	-	-	-	-	0	1a8	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 690-----
Registers:
1ac	0	0	0	0	0	0	0	0	10008030	10008040	0	0	0	0	4	10	c	2	18	54	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
1ac	1a8	-	addi $s3, $zero, 0	addi	$zero	$s3	0	0	$zero	$s3	$s3	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 691-----
Registers:
1ac	0	0	0	0	0	0	0	0	10008030	10008040	0	0	0	0	4	10	c	2	18	54	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
1ac	1a8	-	addi $s3, $zero, 0	addi	$zero	$s3	0	0	$zero	$s3	$s3	0	0	0	0	0	1a8	4	0	1ac	0	0	0	0	0	0	0	10	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 692-----
Registers:
1ac	0	0	0	0	0	0	0	0	10008030	10008040	0	0	0	0	4	10	c	2	18	0	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
1ac	1ac	-	addi $s3, $zero, 0	addi	$zero	$s3	0	0	$zero	$s3	$s3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 693-----
Registers:
1b0	0	0	0	0	0	0	0	0	10008030	10008040	0	0	0	0	4	10	c	2	18	0	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
1ac	1ac	-	add $t8, $t8, $t7	add	$t8	$t7	-	-	-	-	-	-	-	-	-	0	1ac	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 694-----
Registers:
1b0	0	0	0	0	0	0	0	0	10008030	10008040	0	0	0	0	4	10	c	2	18	0	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
1b0	1ac	-	add $t8, $t8, $t7	add	$t8	$t7	-	0	$t8	$t7	$t8	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 695-----
Registers:
1b0	0	0	0	0	0	0	0	0	10008030	10008040	0	0	0	0	4	10	c	2	18	0	0	0	0	0	10008030	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
1b0	1ac	-	add $t8, $t8, $t7	add	$t8	$t7	-	0	$t8	$t7	$t8	10	10008030	10	10008030	10	1ac	4	0	1b0	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 696-----
Registers:
1b0	0	0	0	0	0	0	0	0	10008030	10008040	0	0	0	0	4	10	c	2	18	0	0	0	0	0	10008040	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
1b0	1b0	-	add $t8, $t8, $t7	add	$t8	$t7	-	0	$t8	$t7	$t8	10	10008030	10	10008030	10	10008030	10	0	10008040	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 697-----
Registers:
1b4	0	0	0	0	0	0	0	0	10008030	10008040	0	0	0	0	4	10	c	2	18	0	0	0	0	0	10008040	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
1b0	1b0	-	addi $t9, $t9, 4	addi	$t9	$t9	0	-	-	-	-	-	-	-	-	0	1b0	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 698-----
Registers:
1b4	0	0	0	0	0	0	0	0	10008030	10008040	0	0	0	0	4	10	c	2	18	0	0	0	0	0	10008040	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
1b4	1b0	-	addi $t9, $t9, 4	addi	$t9	$t9	4	0	$t9	$t9	$t9	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 699-----
Registers:
1b4	0	0	0	0	0	0	0	0	10008030	10008040	0	0	0	0	4	10	c	2	18	0	0	0	0	0	10008040	10008058	0	0	10008000	7ffffffc	0	0	

Monitors:
1b4	1b0	-	addi $t9, $t9, 4	addi	$t9	$t9	4	0	$t9	$t9	$t9	4	10008058	4	10008058	4	1b0	4	0	1b4	0	0	0	0	0	0	0	10	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 700-----
Registers:
1b4	0	0	0	0	0	0	0	0	10008030	10008040	0	0	0	0	4	10	c	2	18	0	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1b4	1b4	-	addi $t9, $t9, 4	addi	$t9	$t9	4	0	$t9	$t9	$t9	4	10008058	4	10008058	4	10008058	4	0	1000805c	0	0	0	0	0	0	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 701-----
Registers:
1b8	0	0	0	0	0	0	0	0	10008030	10008040	0	0	0	0	4	10	c	2	18	0	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1b4	1b4	-	lw $s0, 0($t0)	lw	$t0	$s0	4	-	-	-	-	-	-	-	-	0	1b4	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 702-----
Registers:
1b8	0	0	0	0	0	0	0	0	10008030	10008040	0	0	0	0	4	10	c	2	18	0	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1b8	1b4	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 703-----
Registers:
1b8	0	0	0	0	0	0	0	0	10008030	10008040	0	0	0	0	4	10	c	2	18	0	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1b8	1b4	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	0	10008030	0	10008030	0	1b4	4	0	1b8	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 704-----
Registers:
1b8	0	0	0	0	0	0	0	0	10008030	10008040	0	0	0	0	4	10	c	2	18	0	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1b8	1b4	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	d	10008030	0	10008030	0	10008030	0	0	10008030	0	0	1	1	0	0	0	00	00	00	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 705-----
Registers:
1b8	0	0	0	0	0	0	0	0	10008030	10008040	0	0	0	0	4	10	d	2	18	0	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1b8	1b8	-	0	lw	$t0	$s0	0	d	$t0	$s0	$s0	d	10008030	0	10008030	0	10008030	0	0	10008030	0	0	0	0	0	1	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 706-----
Registers:
1bc	0	0	0	0	0	0	0	0	10008030	10008040	0	0	0	0	4	10	d	2	18	0	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1b8	1b8	-	lw $s1, 0($t1)	lw	$t1	$s1	0	-	-	-	-	-	-	-	-	0	1b8	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 707-----
Registers:
1bc	0	0	0	0	0	0	0	0	10008030	10008040	0	0	0	0	4	10	d	2	18	0	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1bc	1b8	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 708-----
Registers:
1bc	0	0	0	0	0	0	0	0	10008030	10008040	0	0	0	0	4	10	d	2	18	0	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1bc	1b8	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	0	10008040	0	10008040	0	1b8	4	0	1bc	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 709-----
Registers:
1bc	0	0	0	0	0	0	0	0	10008030	10008040	0	0	0	0	4	10	d	2	18	0	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1bc	1b8	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	2	10008040	0	10008040	0	10008040	0	0	10008040	0	0	1	1	0	0	0	00	00	00	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 710-----
Registers:
1bc	0	0	0	0	0	0	0	0	10008030	10008040	0	0	0	0	4	10	d	2	18	0	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1bc	1bc	-	0	lw	$t1	$s1	0	2	$t1	$s1	$s1	2	10008040	0	10008040	0	10008040	0	0	10008040	0	0	0	0	0	1	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 711-----
Registers:
1c0	0	0	0	0	0	0	0	0	10008030	10008040	0	0	0	0	4	10	d	2	18	0	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1bc	1bc	-	sll $s2, $s0, 1	sll	-	$s0	1	-	-	-	-	-	-	-	-	0	1bc	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 712-----
Registers:
1c0	0	0	0	0	0	0	0	0	10008030	10008040	0	0	0	0	4	10	d	2	18	0	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c0	1bc	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 713-----
Registers:
1c0	0	0	0	0	0	0	0	0	10008030	10008040	0	0	0	0	4	10	d	2	18	0	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c0	1bc	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	d	-	d	-	1bc	4	0	1c0	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 714-----
Registers:
1c0	0	0	0	0	0	0	0	0	10008030	10008040	0	0	0	0	4	10	d	2	1a	0	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c0	1c0	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	d	-	d	-	d	1	0	1a	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 715-----
Registers:
1c4	0	0	0	0	0	0	0	0	10008030	10008040	0	0	0	0	4	10	d	2	1a	0	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c0	1c0	-	add $s3, $s3, $s2	add	$s3	$s2	-	-	-	-	-	-	-	-	-	0	1c0	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 716-----
Registers:
1c4	0	0	0	0	0	0	0	0	10008030	10008040	0	0	0	0	4	10	d	2	1a	0	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c4	1c0	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 717-----
Registers:
1c4	0	0	0	0	0	0	0	0	10008030	10008040	0	0	0	0	4	10	d	2	1a	0	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c4	1c0	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	1a	0	1a	0	1a	1c0	4	0	1c4	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 718-----
Registers:
1c4	0	0	0	0	0	0	0	0	10008030	10008040	0	0	0	0	4	10	d	2	1a	1a	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c4	1c4	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	1a	0	1a	0	1a	0	1a	0	1a	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 719-----
Registers:
1c8	0	0	0	0	0	0	0	0	10008030	10008040	0	0	0	0	4	10	d	2	1a	1a	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c4	1c4	-	add $t0, $t0, $t6	add	$t0	$t6	-	-	-	-	-	-	-	-	-	0	1c4	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 720-----
Registers:
1c8	0	0	0	0	0	0	0	0	10008030	10008040	0	0	0	0	4	10	d	2	1a	1a	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c8	1c4	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 721-----
Registers:
1c8	0	0	0	0	0	0	0	0	10008030	10008040	0	0	0	0	4	10	d	2	1a	1a	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c8	1c4	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	4	10008030	4	10008030	4	1c4	4	0	1c8	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 722-----
Registers:
1c8	0	0	0	0	0	0	0	0	10008034	10008040	0	0	0	0	4	10	d	2	1a	1a	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c8	1c8	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	4	10008030	4	10008030	4	10008030	4	0	10008034	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 723-----
Registers:
1cc	0	0	0	0	0	0	0	0	10008034	10008040	0	0	0	0	4	10	d	2	1a	1a	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c8	1c8	-	add $t1, $t1, $t6	add	$t1	$t6	-	-	-	-	-	-	-	-	-	0	1c8	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 724-----
Registers:
1cc	0	0	0	0	0	0	0	0	10008034	10008040	0	0	0	0	4	10	d	2	1a	1a	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1cc	1c8	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 725-----
Registers:
1cc	0	0	0	0	0	0	0	0	10008034	10008040	0	0	0	0	4	10	d	2	1a	1a	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1cc	1c8	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	4	10008040	4	10008040	4	1c8	4	0	1cc	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 726-----
Registers:
1cc	0	0	0	0	0	0	0	0	10008034	10008044	0	0	0	0	4	10	d	2	1a	1a	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1cc	1cc	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	4	10008040	4	10008040	4	10008040	4	0	10008044	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 727-----
Registers:
1d0	0	0	0	0	0	0	0	0	10008034	10008044	0	0	0	0	4	10	d	2	1a	1a	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1cc	1cc	-	bne $t0, $t8, row4	bne	$t0	$t8	0	-	-	-	-	-	-	-	-	0	1cc	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 728-----
Registers:
1d0	0	0	0	0	0	0	0	0	10008034	10008044	0	0	0	0	4	10	d	2	1a	1a	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1d0	1cc	-	bne $t0, $t8, row4	bne	$t0	$t8	0	0	$t0	$t8	-	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 729-----
Registers:
1b4	0	0	0	0	0	0	0	0	10008034	10008044	0	0	0	0	4	10	d	2	1a	1a	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1b4	1b4	-	bne $t0, $t8, row4	bne	$t0	$t8	0	0	$t0	$t8	-	-	10008034	10008040	10008034	10008040	1cc	1b4	0	1b4	1	0	0	0	0	0	0	01	01	00	1	0	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 730-----
Registers:
1b8	0	0	0	0	0	0	0	0	10008034	10008044	0	0	0	0	4	10	d	2	1a	1a	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1b4	1b4	-	lw $s0, 0($t0)	lw	$t0	$s0	0	-	-	-	-	-	-	-	-	0	1b4	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 731-----
Registers:
1b8	0	0	0	0	0	0	0	0	10008034	10008044	0	0	0	0	4	10	d	2	1a	1a	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1b8	1b4	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 732-----
Registers:
1b8	0	0	0	0	0	0	0	0	10008034	10008044	0	0	0	0	4	10	d	2	1a	1a	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1b8	1b4	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	0	10008034	0	10008034	0	1b4	4	0	1b8	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 733-----
Registers:
1b8	0	0	0	0	0	0	0	0	10008034	10008044	0	0	0	0	4	10	d	2	1a	1a	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1b8	1b4	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	e	10008034	0	10008034	0	10008034	0	0	10008034	0	0	1	1	0	0	0	00	00	00	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 734-----
Registers:
1b8	0	0	0	0	0	0	0	0	10008034	10008044	0	0	0	0	4	10	e	2	1a	1a	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1b8	1b8	-	0	lw	$t0	$s0	0	e	$t0	$s0	$s0	e	10008034	0	10008034	0	10008034	0	0	10008034	0	0	0	0	0	1	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 735-----
Registers:
1bc	0	0	0	0	0	0	0	0	10008034	10008044	0	0	0	0	4	10	e	2	1a	1a	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1b8	1b8	-	lw $s1, 0($t1)	lw	$t1	$s1	0	-	-	-	-	-	-	-	-	0	1b8	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 736-----
Registers:
1bc	0	0	0	0	0	0	0	0	10008034	10008044	0	0	0	0	4	10	e	2	1a	1a	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1bc	1b8	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 737-----
Registers:
1bc	0	0	0	0	0	0	0	0	10008034	10008044	0	0	0	0	4	10	e	2	1a	1a	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1bc	1b8	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	0	10008044	0	10008044	0	1b8	4	0	1bc	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 738-----
Registers:
1bc	0	0	0	0	0	0	0	0	10008034	10008044	0	0	0	0	4	10	e	2	1a	1a	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1bc	1b8	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	2	10008044	0	10008044	0	10008044	0	0	10008044	0	0	1	1	0	0	0	00	00	00	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 739-----
Registers:
1bc	0	0	0	0	0	0	0	0	10008034	10008044	0	0	0	0	4	10	e	2	1a	1a	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1bc	1bc	-	0	lw	$t1	$s1	0	2	$t1	$s1	$s1	2	10008044	0	10008044	0	10008044	0	0	10008044	0	0	0	0	0	1	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 740-----
Registers:
1c0	0	0	0	0	0	0	0	0	10008034	10008044	0	0	0	0	4	10	e	2	1a	1a	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1bc	1bc	-	sll $s2, $s0, 1	sll	-	$s0	1	-	-	-	-	-	-	-	-	0	1bc	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 741-----
Registers:
1c0	0	0	0	0	0	0	0	0	10008034	10008044	0	0	0	0	4	10	e	2	1a	1a	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c0	1bc	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 742-----
Registers:
1c0	0	0	0	0	0	0	0	0	10008034	10008044	0	0	0	0	4	10	e	2	1a	1a	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c0	1bc	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	e	-	e	-	1bc	4	0	1c0	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 743-----
Registers:
1c0	0	0	0	0	0	0	0	0	10008034	10008044	0	0	0	0	4	10	e	2	1c	1a	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c0	1c0	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	e	-	e	-	e	1	0	1c	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 744-----
Registers:
1c4	0	0	0	0	0	0	0	0	10008034	10008044	0	0	0	0	4	10	e	2	1c	1a	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c0	1c0	-	add $s3, $s3, $s2	add	$s3	$s2	-	-	-	-	-	-	-	-	-	0	1c0	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 745-----
Registers:
1c4	0	0	0	0	0	0	0	0	10008034	10008044	0	0	0	0	4	10	e	2	1c	1a	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c4	1c0	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 746-----
Registers:
1c4	0	0	0	0	0	0	0	0	10008034	10008044	0	0	0	0	4	10	e	2	1c	1a	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c4	1c0	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	1c	1a	1c	1a	1c	1c0	4	0	1c4	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 747-----
Registers:
1c4	0	0	0	0	0	0	0	0	10008034	10008044	0	0	0	0	4	10	e	2	1c	36	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c4	1c4	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	1c	1a	1c	1a	1c	1a	1c	0	36	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 748-----
Registers:
1c8	0	0	0	0	0	0	0	0	10008034	10008044	0	0	0	0	4	10	e	2	1c	36	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c4	1c4	-	add $t0, $t0, $t6	add	$t0	$t6	-	-	-	-	-	-	-	-	-	0	1c4	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 749-----
Registers:
1c8	0	0	0	0	0	0	0	0	10008034	10008044	0	0	0	0	4	10	e	2	1c	36	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c8	1c4	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 750-----
Registers:
1c8	0	0	0	0	0	0	0	0	10008034	10008044	0	0	0	0	4	10	e	2	1c	36	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c8	1c4	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	4	10008034	4	10008034	4	1c4	4	0	1c8	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 751-----
Registers:
1c8	0	0	0	0	0	0	0	0	10008038	10008044	0	0	0	0	4	10	e	2	1c	36	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c8	1c8	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	4	10008034	4	10008034	4	10008034	4	0	10008038	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 752-----
Registers:
1cc	0	0	0	0	0	0	0	0	10008038	10008044	0	0	0	0	4	10	e	2	1c	36	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c8	1c8	-	add $t1, $t1, $t6	add	$t1	$t6	-	-	-	-	-	-	-	-	-	0	1c8	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 753-----
Registers:
1cc	0	0	0	0	0	0	0	0	10008038	10008044	0	0	0	0	4	10	e	2	1c	36	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1cc	1c8	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 754-----
Registers:
1cc	0	0	0	0	0	0	0	0	10008038	10008044	0	0	0	0	4	10	e	2	1c	36	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1cc	1c8	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	4	10008044	4	10008044	4	1c8	4	0	1cc	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 755-----
Registers:
1cc	0	0	0	0	0	0	0	0	10008038	10008048	0	0	0	0	4	10	e	2	1c	36	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1cc	1cc	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	4	10008044	4	10008044	4	10008044	4	0	10008048	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 756-----
Registers:
1d0	0	0	0	0	0	0	0	0	10008038	10008048	0	0	0	0	4	10	e	2	1c	36	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1cc	1cc	-	bne $t0, $t8, row4	bne	$t0	$t8	0	-	-	-	-	-	-	-	-	0	1cc	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 757-----
Registers:
1d0	0	0	0	0	0	0	0	0	10008038	10008048	0	0	0	0	4	10	e	2	1c	36	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1d0	1cc	-	bne $t0, $t8, row4	bne	$t0	$t8	0	0	$t0	$t8	-	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 758-----
Registers:
1b4	0	0	0	0	0	0	0	0	10008038	10008048	0	0	0	0	4	10	e	2	1c	36	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1b4	1b4	-	bne $t0, $t8, row4	bne	$t0	$t8	0	0	$t0	$t8	-	-	10008038	10008040	10008038	10008040	1cc	1b4	0	1b4	1	0	0	0	0	0	0	01	01	00	1	0	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 759-----
Registers:
1b8	0	0	0	0	0	0	0	0	10008038	10008048	0	0	0	0	4	10	e	2	1c	36	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1b4	1b4	-	lw $s0, 0($t0)	lw	$t0	$s0	0	-	-	-	-	-	-	-	-	0	1b4	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 760-----
Registers:
1b8	0	0	0	0	0	0	0	0	10008038	10008048	0	0	0	0	4	10	e	2	1c	36	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1b8	1b4	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 761-----
Registers:
1b8	0	0	0	0	0	0	0	0	10008038	10008048	0	0	0	0	4	10	e	2	1c	36	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1b8	1b4	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	0	10008038	0	10008038	0	1b4	4	0	1b8	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 762-----
Registers:
1b8	0	0	0	0	0	0	0	0	10008038	10008048	0	0	0	0	4	10	e	2	1c	36	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1b8	1b4	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	f	10008038	0	10008038	0	10008038	0	0	10008038	0	0	1	1	0	0	0	00	00	00	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 763-----
Registers:
1b8	0	0	0	0	0	0	0	0	10008038	10008048	0	0	0	0	4	10	f	2	1c	36	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1b8	1b8	-	0	lw	$t0	$s0	0	f	$t0	$s0	$s0	f	10008038	0	10008038	0	10008038	0	0	10008038	0	0	0	0	0	1	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 764-----
Registers:
1bc	0	0	0	0	0	0	0	0	10008038	10008048	0	0	0	0	4	10	f	2	1c	36	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1b8	1b8	-	lw $s1, 0($t1)	lw	$t1	$s1	0	-	-	-	-	-	-	-	-	0	1b8	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 765-----
Registers:
1bc	0	0	0	0	0	0	0	0	10008038	10008048	0	0	0	0	4	10	f	2	1c	36	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1bc	1b8	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 766-----
Registers:
1bc	0	0	0	0	0	0	0	0	10008038	10008048	0	0	0	0	4	10	f	2	1c	36	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1bc	1b8	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	0	10008048	0	10008048	0	1b8	4	0	1bc	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 767-----
Registers:
1bc	0	0	0	0	0	0	0	0	10008038	10008048	0	0	0	0	4	10	f	2	1c	36	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1bc	1b8	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	2	10008048	0	10008048	0	10008048	0	0	10008048	0	0	1	1	0	0	0	00	00	00	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 768-----
Registers:
1bc	0	0	0	0	0	0	0	0	10008038	10008048	0	0	0	0	4	10	f	2	1c	36	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1bc	1bc	-	0	lw	$t1	$s1	0	2	$t1	$s1	$s1	2	10008048	0	10008048	0	10008048	0	0	10008048	0	0	0	0	0	1	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 769-----
Registers:
1c0	0	0	0	0	0	0	0	0	10008038	10008048	0	0	0	0	4	10	f	2	1c	36	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1bc	1bc	-	sll $s2, $s0, 1	sll	-	$s0	1	-	-	-	-	-	-	-	-	0	1bc	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 770-----
Registers:
1c0	0	0	0	0	0	0	0	0	10008038	10008048	0	0	0	0	4	10	f	2	1c	36	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c0	1bc	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 771-----
Registers:
1c0	0	0	0	0	0	0	0	0	10008038	10008048	0	0	0	0	4	10	f	2	1c	36	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c0	1bc	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	f	-	f	-	1bc	4	0	1c0	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 772-----
Registers:
1c0	0	0	0	0	0	0	0	0	10008038	10008048	0	0	0	0	4	10	f	2	1e	36	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c0	1c0	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	f	-	f	-	f	1	0	1e	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 773-----
Registers:
1c4	0	0	0	0	0	0	0	0	10008038	10008048	0	0	0	0	4	10	f	2	1e	36	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c0	1c0	-	add $s3, $s3, $s2	add	$s3	$s2	-	-	-	-	-	-	-	-	-	0	1c0	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 774-----
Registers:
1c4	0	0	0	0	0	0	0	0	10008038	10008048	0	0	0	0	4	10	f	2	1e	36	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c4	1c0	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 775-----
Registers:
1c4	0	0	0	0	0	0	0	0	10008038	10008048	0	0	0	0	4	10	f	2	1e	36	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c4	1c0	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	1e	36	1e	36	1e	1c0	4	0	1c4	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 776-----
Registers:
1c4	0	0	0	0	0	0	0	0	10008038	10008048	0	0	0	0	4	10	f	2	1e	54	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c4	1c4	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	1e	36	1e	36	1e	36	1e	0	54	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 777-----
Registers:
1c8	0	0	0	0	0	0	0	0	10008038	10008048	0	0	0	0	4	10	f	2	1e	54	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c4	1c4	-	add $t0, $t0, $t6	add	$t0	$t6	-	-	-	-	-	-	-	-	-	0	1c4	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 778-----
Registers:
1c8	0	0	0	0	0	0	0	0	10008038	10008048	0	0	0	0	4	10	f	2	1e	54	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c8	1c4	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 779-----
Registers:
1c8	0	0	0	0	0	0	0	0	10008038	10008048	0	0	0	0	4	10	f	2	1e	54	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c8	1c4	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	4	10008038	4	10008038	4	1c4	4	0	1c8	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 780-----
Registers:
1c8	0	0	0	0	0	0	0	0	1000803c	10008048	0	0	0	0	4	10	f	2	1e	54	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c8	1c8	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	4	10008038	4	10008038	4	10008038	4	0	1000803c	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 781-----
Registers:
1cc	0	0	0	0	0	0	0	0	1000803c	10008048	0	0	0	0	4	10	f	2	1e	54	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c8	1c8	-	add $t1, $t1, $t6	add	$t1	$t6	-	-	-	-	-	-	-	-	-	0	1c8	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 782-----
Registers:
1cc	0	0	0	0	0	0	0	0	1000803c	10008048	0	0	0	0	4	10	f	2	1e	54	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1cc	1c8	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 783-----
Registers:
1cc	0	0	0	0	0	0	0	0	1000803c	10008048	0	0	0	0	4	10	f	2	1e	54	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1cc	1c8	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	4	10008048	4	10008048	4	1c8	4	0	1cc	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 784-----
Registers:
1cc	0	0	0	0	0	0	0	0	1000803c	1000804c	0	0	0	0	4	10	f	2	1e	54	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1cc	1cc	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	4	10008048	4	10008048	4	10008048	4	0	1000804c	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 785-----
Registers:
1d0	0	0	0	0	0	0	0	0	1000803c	1000804c	0	0	0	0	4	10	f	2	1e	54	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1cc	1cc	-	bne $t0, $t8, row4	bne	$t0	$t8	0	-	-	-	-	-	-	-	-	0	1cc	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 786-----
Registers:
1d0	0	0	0	0	0	0	0	0	1000803c	1000804c	0	0	0	0	4	10	f	2	1e	54	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1d0	1cc	-	bne $t0, $t8, row4	bne	$t0	$t8	0	0	$t0	$t8	-	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 787-----
Registers:
1b4	0	0	0	0	0	0	0	0	1000803c	1000804c	0	0	0	0	4	10	f	2	1e	54	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1b4	1b4	-	bne $t0, $t8, row4	bne	$t0	$t8	0	0	$t0	$t8	-	-	1000803c	10008040	1000803c	10008040	1cc	1b4	0	1b4	1	0	0	0	0	0	0	01	01	00	1	0	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 788-----
Registers:
1b8	0	0	0	0	0	0	0	0	1000803c	1000804c	0	0	0	0	4	10	f	2	1e	54	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1b4	1b4	-	lw $s0, 0($t0)	lw	$t0	$s0	0	-	-	-	-	-	-	-	-	0	1b4	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 789-----
Registers:
1b8	0	0	0	0	0	0	0	0	1000803c	1000804c	0	0	0	0	4	10	f	2	1e	54	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1b8	1b4	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 790-----
Registers:
1b8	0	0	0	0	0	0	0	0	1000803c	1000804c	0	0	0	0	4	10	f	2	1e	54	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1b8	1b4	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	0	1000803c	0	1000803c	0	1b4	4	0	1b8	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 791-----
Registers:
1b8	0	0	0	0	0	0	0	0	1000803c	1000804c	0	0	0	0	4	10	f	2	1e	54	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1b8	1b4	-	lw $s0, 0($t0)	lw	$t0	$s0	0	0	$t0	$s0	$s0	10	1000803c	0	1000803c	0	1000803c	0	0	1000803c	0	0	1	1	0	0	0	00	00	00	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 792-----
Registers:
1b8	0	0	0	0	0	0	0	0	1000803c	1000804c	0	0	0	0	4	10	10	2	1e	54	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1b8	1b8	-	0	lw	$t0	$s0	0	10	$t0	$s0	$s0	10	1000803c	0	1000803c	0	1000803c	0	0	1000803c	0	0	0	0	0	1	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 793-----
Registers:
1bc	0	0	0	0	0	0	0	0	1000803c	1000804c	0	0	0	0	4	10	10	2	1e	54	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1b8	1b8	-	lw $s1, 0($t1)	lw	$t1	$s1	0	-	-	-	-	-	-	-	-	0	1b8	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 794-----
Registers:
1bc	0	0	0	0	0	0	0	0	1000803c	1000804c	0	0	0	0	4	10	10	2	1e	54	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1bc	1b8	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 795-----
Registers:
1bc	0	0	0	0	0	0	0	0	1000803c	1000804c	0	0	0	0	4	10	10	2	1e	54	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1bc	1b8	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	0	1000804c	0	1000804c	0	1b8	4	0	1bc	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 796-----
Registers:
1bc	0	0	0	0	0	0	0	0	1000803c	1000804c	0	0	0	0	4	10	10	2	1e	54	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1bc	1b8	-	lw $s1, 0($t1)	lw	$t1	$s1	0	0	$t1	$s1	$s1	2	1000804c	0	1000804c	0	1000804c	0	0	1000804c	0	0	1	1	0	0	0	00	00	00	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 797-----
Registers:
1bc	0	0	0	0	0	0	0	0	1000803c	1000804c	0	0	0	0	4	10	10	2	1e	54	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1bc	1bc	-	0	lw	$t1	$s1	0	2	$t1	$s1	$s1	2	1000804c	0	1000804c	0	1000804c	0	0	1000804c	0	0	0	0	0	1	0	00	00	00	0	1	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 798-----
Registers:
1c0	0	0	0	0	0	0	0	0	1000803c	1000804c	0	0	0	0	4	10	10	2	1e	54	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1bc	1bc	-	sll $s2, $s0, 1	sll	-	$s0	1	-	-	-	-	-	-	-	-	0	1bc	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 799-----
Registers:
1c0	0	0	0	0	0	0	0	0	1000803c	1000804c	0	0	0	0	4	10	10	2	1e	54	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c0	1bc	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 800-----
Registers:
1c0	0	0	0	0	0	0	0	0	1000803c	1000804c	0	0	0	0	4	10	10	2	1e	54	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c0	1bc	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	10	-	10	-	1bc	4	0	1c0	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 801-----
Registers:
1c0	0	0	0	0	0	0	0	0	1000803c	1000804c	0	0	0	0	4	10	10	2	20	54	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c0	1c0	-	sll $s2, $s0, 1	sll	-	$s0	1	-	$s0	-	$s2	-	10	-	10	-	10	1	0	20	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 802-----
Registers:
1c4	0	0	0	0	0	0	0	0	1000803c	1000804c	0	0	0	0	4	10	10	2	20	54	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c0	1c0	-	add $s3, $s3, $s2	add	$s3	$s2	-	-	-	-	-	-	-	-	-	0	1c0	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 803-----
Registers:
1c4	0	0	0	0	0	0	0	0	1000803c	1000804c	0	0	0	0	4	10	10	2	20	54	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c4	1c0	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 804-----
Registers:
1c4	0	0	0	0	0	0	0	0	1000803c	1000804c	0	0	0	0	4	10	10	2	20	54	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c4	1c0	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	20	54	20	54	20	1c0	4	0	1c4	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 805-----
Registers:
1c4	0	0	0	0	0	0	0	0	1000803c	1000804c	0	0	0	0	4	10	10	2	20	74	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c4	1c4	-	add $s3, $s3, $s2	add	$s3	$s2	-	0	$s3	$s2	$s3	20	54	20	54	20	54	20	0	74	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 806-----
Registers:
1c8	0	0	0	0	0	0	0	0	1000803c	1000804c	0	0	0	0	4	10	10	2	20	74	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c4	1c4	-	add $t0, $t0, $t6	add	$t0	$t6	-	-	-	-	-	-	-	-	-	0	1c4	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 807-----
Registers:
1c8	0	0	0	0	0	0	0	0	1000803c	1000804c	0	0	0	0	4	10	10	2	20	74	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c8	1c4	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 808-----
Registers:
1c8	0	0	0	0	0	0	0	0	1000803c	1000804c	0	0	0	0	4	10	10	2	20	74	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c8	1c4	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	4	1000803c	4	1000803c	4	1c4	4	0	1c8	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 809-----
Registers:
1c8	0	0	0	0	0	0	0	0	10008040	1000804c	0	0	0	0	4	10	10	2	20	74	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c8	1c8	-	add $t0, $t0, $t6	add	$t0	$t6	-	0	$t0	$t6	$t0	4	1000803c	4	1000803c	4	1000803c	4	0	10008040	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 810-----
Registers:
1cc	0	0	0	0	0	0	0	0	10008040	1000804c	0	0	0	0	4	10	10	2	20	74	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1c8	1c8	-	add $t1, $t1, $t6	add	$t1	$t6	-	-	-	-	-	-	-	-	-	0	1c8	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 811-----
Registers:
1cc	0	0	0	0	0	0	0	0	10008040	1000804c	0	0	0	0	4	10	10	2	20	74	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1cc	1c8	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 812-----
Registers:
1cc	0	0	0	0	0	0	0	0	10008040	1000804c	0	0	0	0	4	10	10	2	20	74	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1cc	1c8	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	4	1000804c	4	1000804c	4	1c8	4	0	1cc	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 813-----
Registers:
1cc	0	0	0	0	0	0	0	0	10008040	10008050	0	0	0	0	4	10	10	2	20	74	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1cc	1cc	-	add $t1, $t1, $t6	add	$t1	$t6	-	0	$t1	$t6	$t1	4	1000804c	4	1000804c	4	1000804c	4	0	10008050	0	0	0	0	0	0	0	00	00	00	0	1	1

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 814-----
Registers:
1d0	0	0	0	0	0	0	0	0	10008040	10008050	0	0	0	0	4	10	10	2	20	74	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1cc	1cc	-	bne $t0, $t8, row4	bne	$t0	$t8	0	-	-	-	-	-	-	-	-	0	1cc	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 815-----
Registers:
1d0	0	0	0	0	0	0	0	0	10008040	10008050	0	0	0	0	4	10	10	2	20	74	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1d0	1cc	-	bne $t0, $t8, row4	bne	$t0	$t8	0	0	$t0	$t8	-	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 816-----
Registers:
1d0	0	0	0	0	0	0	0	0	10008040	10008050	0	0	0	0	4	10	10	2	20	74	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1d0	1d0	-	bne $t0, $t8, row4	bne	$t0	$t8	0	0	$t0	$t8	-	-	10008040	10008040	10008040	10008040	1cc	1b4	0	1b4	1	0	0	0	0	0	0	01	01	00	1	0	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 817-----
Registers:
1d4	0	0	0	0	0	0	0	0	10008040	10008050	0	0	0	0	4	10	10	2	20	74	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1d0	1d0	-	sw $s3, 0($t9)	sw	$t9	$s3	0	-	-	-	-	-	-	-	-	0	1d0	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 818-----
Registers:
1d4	0	0	0	0	0	0	0	0	10008040	10008050	0	0	0	0	4	10	10	2	20	74	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1d4	1d0	-	sw $s3, 0($t9)	sw	$t9	$s3	0	0	$t9	$s3	-	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 819-----
Registers:
1d4	0	0	0	0	0	0	0	0	10008040	10008050	0	0	0	0	4	10	10	2	20	74	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1d4	1d0	-	sw $s3, 0($t9)	sw	$t9	$s3	0	0	$t9	$s3	-	-	1000805c	0	1000805c	0	1d0	4	0	1d4	0	0	0	0	0	0	0	00	00	10	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	
-----Cycle 820-----
Registers:
1d4	0	0	0	0	0	0	0	0	10008040	10008050	0	0	0	0	4	10	10	2	20	74	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1d4	1d4	1000805c	sw $s3, 0($t9)	sw	$t9	$s3	0	0	$t9	$s3	-	-	1000805c	0	1000805c	0	1000805c	0	0	1000805c	0	0	1	0	1	0	0	00	00	00	0	0	0

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	74	
-----Cycle 821-----
Registers:
1d8	0	0	0	0	0	0	0	0	10008040	10008050	0	0	0	0	4	10	10	2	20	74	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1d4	1d4	-	sll $zero, $zero, 0	sll	-	$zero	0	-	-	-	-	-	-	-	-	0	1d4	4	-	-	0	1	0	1	0	0	1	00	00	01	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	74	
-----Cycle 822-----
Registers:
1d8	0	0	0	0	0	0	0	0	10008040	10008050	0	0	0	0	4	10	10	2	20	74	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1d8	1d4	-	sll $zero, $zero, 0	sll	-	$zero	0	-	$zero	-	$zero	-	-	-	-	-	-	-	-	-	0	0	0	0	0	-	0	00	10	11	0	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	74	
-----Cycle 823-----
Registers:
1d8	0	0	0	0	0	0	0	0	10008040	10008050	0	0	0	0	4	10	10	2	20	74	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Monitors:
1d8	1d4	-	sll $zero, $zero, 0	sll	-	$zero	0	-	$zero	-	$zero	-	0	-	0	-	1d4	4	0	1d8	0	0	0	0	0	0	0	10	00	00	1	0	-

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	74	

-----Final State-----
Registers:
1d8	0	0	0	0	0	0	0	0	10008040	10008050	0	0	0	0	4	10	10	2	20	74	0	0	0	0	10008040	1000805c	0	0	10008000	7ffffffc	0	0	

Memory State:
1	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	2	2	2	2	14	34	54	74	

Total Cycles:
824

User Time
2359152000