Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 71b8265eb37641a98b35c6c6c3b84f9e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 10 for port 'addr1' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/dense.v:69]
WARNING: [VRFC 10-3823] variable 'done' might have multiple concurrent drivers [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/dense.v:65]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
