module top
#(parameter param69 = ({((~^((8'hb0) ? (8'h9d) : (8'hb3))) ? (~&((8'had) < (8'ha2))) : (~&{(8'hb8), (7'h41)}))} ? (&((((8'hb8) == (8'ha8)) ~^ ((8'hb5) ? (8'ha8) : (8'hbf))) < ({(8'h9e), (8'h9e)} ? (~|(7'h42)) : ((8'h9e) > (7'h41))))) : {{({(8'hba), (8'h9e)} + ((8'hb0) ? (8'hb3) : (7'h41))), (|(|(8'hbc)))}}), 
parameter param70 = ((((~|(param69 ? param69 : (7'h43))) < (~^(-param69))) ? (param69 ? (^(8'hb5)) : ({param69} && (~param69))) : ((param69 + (~^(8'hac))) * {(param69 | param69), (param69 ? param69 : param69)})) || (((~&(+param69)) + (&((8'haa) > param69))) & ({((7'h40) ? param69 : (7'h43))} <= {(-param69)}))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h1e7):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h10):(1'h0)] wire3;
  input wire [(5'h15):(1'h0)] wire2;
  input wire [(5'h14):(1'h0)] wire1;
  input wire signed [(5'h12):(1'h0)] wire0;
  wire [(4'hd):(1'h0)] wire68;
  wire [(3'h5):(1'h0)] wire58;
  wire [(4'h9):(1'h0)] wire57;
  wire signed [(3'h7):(1'h0)] wire56;
  wire signed [(4'hd):(1'h0)] wire55;
  wire signed [(2'h2):(1'h0)] wire54;
  wire signed [(2'h3):(1'h0)] wire37;
  wire [(4'hf):(1'h0)] wire36;
  wire [(4'he):(1'h0)] wire35;
  wire signed [(4'hf):(1'h0)] wire22;
  wire [(2'h2):(1'h0)] wire21;
  wire [(4'h8):(1'h0)] wire19;
  wire [(2'h2):(1'h0)] wire6;
  wire [(4'hd):(1'h0)] wire5;
  wire [(3'h5):(1'h0)] wire4;
  reg [(4'he):(1'h0)] reg67 = (1'h0);
  reg [(2'h3):(1'h0)] reg66 = (1'h0);
  reg [(4'h8):(1'h0)] reg65 = (1'h0);
  reg [(3'h5):(1'h0)] reg64 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg63 = (1'h0);
  reg [(4'h8):(1'h0)] reg62 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg61 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg60 = (1'h0);
  reg [(3'h4):(1'h0)] reg59 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg53 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg52 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg51 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg50 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg49 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg48 = (1'h0);
  reg [(4'hc):(1'h0)] reg47 = (1'h0);
  reg [(4'hf):(1'h0)] reg46 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg45 = (1'h0);
  reg [(3'h6):(1'h0)] reg44 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg43 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg42 = (1'h0);
  reg [(4'h8):(1'h0)] reg41 = (1'h0);
  reg [(3'h7):(1'h0)] reg40 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg39 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg38 = (1'h0);
  reg [(3'h4):(1'h0)] reg34 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg33 = (1'h0);
  reg [(5'h11):(1'h0)] reg32 = (1'h0);
  reg [(5'h14):(1'h0)] reg31 = (1'h0);
  reg [(5'h10):(1'h0)] reg30 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg29 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg28 = (1'h0);
  reg [(4'hd):(1'h0)] reg27 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg26 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg25 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg24 = (1'h0);
  reg [(4'hf):(1'h0)] reg23 = (1'h0);
  assign y = {wire68,
                 wire58,
                 wire57,
                 wire56,
                 wire55,
                 wire54,
                 wire37,
                 wire36,
                 wire35,
                 wire22,
                 wire21,
                 wire19,
                 wire6,
                 wire5,
                 wire4,
                 reg67,
                 reg66,
                 reg65,
                 reg64,
                 reg63,
                 reg62,
                 reg61,
                 reg60,
                 reg59,
                 reg53,
                 reg52,
                 reg51,
                 reg50,
                 reg49,
                 reg48,
                 reg47,
                 reg46,
                 reg45,
                 reg44,
                 reg43,
                 reg42,
                 reg41,
                 reg40,
                 reg39,
                 reg38,
                 reg34,
                 reg33,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 reg23,
                 (1'h0)};
  assign wire4 = $unsigned(wire3);
  assign wire5 = ($unsigned((&{wire0[(1'h1):(1'h0)], wire3[(2'h3):(2'h3)]})) ?
                     {$unsigned({$signed(wire2)}),
                         wire0[(4'h8):(2'h2)]} : ({wire2[(4'he):(2'h3)]} ?
                         (-$signed($unsigned(wire0))) : $unsigned($unsigned((wire1 ?
                             (7'h44) : wire4)))));
  assign wire6 = (wire5 ?
                     $signed((-($unsigned(wire0) ?
                         (wire1 ?
                             wire3 : wire1) : (~wire5)))) : wire4[(2'h2):(1'h0)]);
  module7 #() modinst20 (.wire11(wire3), .wire10(wire1), .wire9(wire5), .y(wire19), .clk(clk), .wire8(wire2));
  assign wire21 = $unsigned(((8'hb1) & $signed(((wire2 ?
                      wire6 : wire4) > wire19[(1'h1):(1'h1)]))));
  assign wire22 = ({wire6, (wire19 != wire6)} ? wire3 : $signed(wire21));
  always
    @(posedge clk) begin
      if ($unsigned({wire22, wire0}))
        begin
          reg23 <= wire22[(4'h9):(4'h8)];
          if ((~|wire2[(4'h9):(3'h4)]))
            begin
              reg24 <= (((({wire19, reg23} - (wire4 * wire0)) << (^~wire1)) ?
                      (wire6 ?
                          $unsigned(((7'h44) ?
                              (8'hbf) : wire0)) : ($signed(wire2) | $signed(wire21))) : $unsigned((^~$signed(wire4)))) ?
                  $signed((|(&$signed(wire21)))) : wire4[(3'h4):(2'h3)]);
            end
          else
            begin
              reg24 <= ($signed($signed($signed({reg23,
                  (8'ha1)}))) + {wire22[(1'h1):(1'h1)],
                  $unsigned(reg23[(2'h3):(1'h0)])});
              reg25 <= (+((wire1[(4'hc):(3'h4)] | $unsigned((&wire0))) ?
                  $signed(($signed(wire4) ?
                      $signed(wire0) : (~&wire6))) : $signed(($unsigned(wire19) << $unsigned((8'hb7))))));
              reg26 <= (-((|reg25) * wire22));
              reg27 <= $unsigned(($signed(($unsigned(wire22) ?
                  wire2 : (wire4 ? reg23 : wire0))) + {reg25,
                  ($unsigned(reg24) != (wire5 ? (8'hb4) : wire22))}));
              reg28 <= reg26[(3'h4):(1'h0)];
            end
          reg29 <= $unsigned(reg25);
          reg30 <= ((~&reg27) ?
              {wire4[(1'h0):(1'h0)], reg28[(3'h4):(2'h2)]} : (+(({wire5} ?
                      wire4[(3'h4):(1'h1)] : (reg25 >>> wire3)) ?
                  (!$signed(wire1)) : $signed(((8'hb1) <= reg24)))));
        end
      else
        begin
          if (wire4)
            begin
              reg23 <= (wire5[(2'h2):(2'h2)] ?
                  {wire0[(5'h11):(2'h3)],
                      ((~|reg26) ^~ wire19)} : (~^$unsigned(wire0)));
              reg24 <= reg29;
              reg25 <= (!((reg27 ?
                  $unsigned(((8'hbc) ? wire0 : reg30)) : (^(wire4 ?
                      wire21 : reg27))) <= {$unsigned($unsigned(reg24)),
                  reg25}));
              reg26 <= wire4;
            end
          else
            begin
              reg23 <= {wire2};
              reg24 <= (({(reg28[(4'hf):(2'h2)] ? (8'ha6) : {wire19}),
                      reg30[(1'h1):(1'h1)]} >= ((!wire2) ?
                      {wire5[(4'ha):(4'h8)]} : (^$unsigned(wire1)))) ?
                  wire6[(2'h2):(2'h2)] : (reg29[(1'h1):(1'h1)] ^~ wire21[(2'h2):(1'h0)]));
            end
          reg27 <= $unsigned(($signed(reg26) ~^ $unsigned(wire1)));
          reg28 <= (&(+$unsigned(({reg24} ?
              $unsigned(reg24) : ((8'h9e) & wire2)))));
          if ({$signed({reg23, reg28}),
              (!((^$unsigned(wire19)) ?
                  (|((8'ha3) ? reg26 : reg23)) : ((wire4 >>> (8'hbb)) ?
                      $signed((8'hb8)) : ((7'h40) >>> wire4))))})
            begin
              reg29 <= wire5[(3'h6):(3'h6)];
              reg30 <= $unsigned($unsigned({reg26}));
              reg31 <= ($signed(wire1[(1'h0):(1'h0)]) ?
                  (~^(((wire2 > reg23) ? $unsigned((8'haf)) : (~^wire2)) ?
                      (~&$unsigned(wire21)) : ((~&wire0) ^~ (wire3 > wire4)))) : ($signed((8'haa)) <= ($unsigned($unsigned(wire22)) - (reg23[(3'h6):(3'h4)] == ((8'hb1) ^ wire3)))));
              reg32 <= wire2;
              reg33 <= reg29;
            end
          else
            begin
              reg29 <= {reg33,
                  (~|(reg26 >>> {wire6[(2'h2):(2'h2)], (reg23 ^ wire5)}))};
              reg30 <= wire0[(2'h3):(2'h2)];
            end
          reg34 <= $signed(((((~reg31) ? (wire1 || (8'had)) : (^(8'ha3))) ?
              reg29 : ({(8'hb4), reg27} ?
                  (reg31 ? (8'h9f) : reg24) : (~|reg33))) >= $unsigned(wire0)));
        end
    end
  assign wire35 = ($unsigned(($signed((reg28 >> reg25)) | reg30[(4'hc):(3'h5)])) & reg33);
  assign wire36 = $signed(reg24[(1'h1):(1'h1)]);
  assign wire37 = ($signed(((8'hb2) ~^ $unsigned(((8'hbb) ?
                      (8'ha4) : reg23)))) + (!((wire36[(4'ha):(3'h6)] != (~|(8'h9f))) <<< $signed(reg27))));
  always
    @(posedge clk) begin
      reg38 <= ($unsigned((wire19 != reg26[(1'h0):(1'h0)])) == (reg27 <= ({(reg32 << wire3)} ^~ $unsigned($signed(wire6)))));
      reg39 <= wire36;
      reg40 <= (reg25[(1'h0):(1'h0)] ?
          {(|wire4[(1'h1):(1'h1)])} : (reg32[(3'h6):(3'h5)] ^ ((~^$signed(wire6)) != ((&reg24) ?
              reg33 : $unsigned(reg28)))));
      if ($signed(reg29))
        begin
          reg41 <= (~$unsigned(($signed(reg40) & $unsigned($unsigned(reg29)))));
        end
      else
        begin
          if (reg38)
            begin
              reg41 <= (($unsigned(($signed(reg26) ?
                      $unsigned(wire36) : wire4)) + $signed({reg28, reg32})) ?
                  (+($unsigned(reg39) ?
                      $unsigned(reg24[(2'h3):(2'h3)]) : {(8'hb0),
                          wire35[(3'h6):(3'h6)]})) : $unsigned({wire22[(4'hf):(4'hb)],
                      (8'hb4)}));
              reg42 <= (+$signed($unsigned(($signed(reg26) ?
                  (~^reg34) : (wire0 < wire6)))));
            end
          else
            begin
              reg41 <= $signed($unsigned($signed($unsigned(reg26[(1'h0):(1'h0)]))));
              reg42 <= (-reg41[(1'h0):(1'h0)]);
              reg43 <= $unsigned({(8'had), reg42[(1'h0):(1'h0)]});
              reg44 <= ($signed($unsigned((!reg38))) ?
                  ($unsigned(((~^wire19) ?
                      reg41[(3'h6):(3'h5)] : wire2[(2'h3):(1'h0)])) - wire3[(4'hc):(4'ha)]) : $signed(wire19[(3'h5):(2'h2)]));
              reg45 <= (8'hbe);
            end
          reg46 <= $unsigned({wire22, $unsigned(reg42[(3'h5):(1'h1)])});
          if ((~^(~|reg34)))
            begin
              reg47 <= reg46[(1'h1):(1'h1)];
            end
          else
            begin
              reg47 <= ({reg40} < ((~^reg42[(1'h1):(1'h1)]) ?
                  ({(wire19 ? reg42 : wire21), reg24} + ((reg28 <<< wire21) ?
                      reg39[(1'h0):(1'h0)] : {reg28})) : (reg27[(1'h0):(1'h0)] ?
                      ($unsigned(reg43) ^ (8'h9d)) : $unsigned(reg39))));
              reg48 <= (8'ha5);
              reg49 <= reg39[(2'h2):(1'h0)];
              reg50 <= (|(($signed((^reg40)) ?
                      ((~^wire35) ~^ wire3) : ($signed(reg31) ?
                          (wire3 ? (8'hba) : wire35) : $signed(wire2))) ?
                  (~&$signed((+reg44))) : (+wire3[(5'h10):(3'h5)])));
            end
          reg51 <= (8'had);
          reg52 <= (|$signed($unsigned($signed((reg39 ? reg32 : reg39)))));
        end
      reg53 <= $signed(({reg51[(1'h0):(1'h0)]} <= $unsigned($signed(reg42))));
    end
  assign wire54 = {$signed(reg52[(3'h4):(1'h1)]),
                      (^(&({reg28, reg33} ? {(7'h42)} : {reg27, reg40})))};
  assign wire55 = (8'h9d);
  assign wire56 = {reg25};
  assign wire57 = (8'hab);
  assign wire58 = (!wire19);
  always
    @(posedge clk) begin
      reg59 <= (wire57 <<< ({$signed($unsigned(wire57)),
          ((reg25 & reg31) ?
              $unsigned(reg32) : wire1)} >= {reg34[(1'h0):(1'h0)],
          ((reg29 ? wire58 : reg51) >> ((7'h41) ^ reg52))}));
      reg60 <= (+(($signed($unsigned(reg27)) <<< (wire56[(2'h3):(2'h2)] <<< (~wire56))) ?
          $signed({(8'ha3)}) : {(reg27[(4'hb):(1'h1)] < (&(8'h9e))),
              $signed({(8'hbc)})}));
      if ((&$unsigned(reg33[(4'hf):(4'hd)])))
        begin
          if ($unsigned($signed(reg24)))
            begin
              reg61 <= {reg27[(4'ha):(3'h5)],
                  {(!$signed(reg48)), $signed({reg33[(3'h5):(1'h1)], reg50})}};
              reg62 <= reg31[(3'h6):(1'h0)];
            end
          else
            begin
              reg61 <= reg31[(4'hd):(1'h1)];
            end
          reg63 <= (!{{wire19[(3'h7):(3'h7)]}});
          reg64 <= $signed((^$unsigned($unsigned((reg29 + reg39)))));
        end
      else
        begin
          reg61 <= (($signed(reg50) > reg46) ?
              ($signed(((reg50 < wire21) ?
                      (wire6 == wire36) : $signed(reg45))) ?
                  (wire3[(2'h3):(2'h3)] < $unsigned(((8'haa) ?
                      reg59 : wire21))) : $signed(($unsigned(wire36) ?
                      (reg28 ? (8'h9f) : reg25) : (&reg51)))) : {wire5});
        end
    end
  always
    @(posedge clk) begin
      reg65 <= $signed(reg43);
    end
  always
    @(posedge clk) begin
      reg66 <= reg52;
      reg67 <= $unsigned($signed((($signed(wire3) & (wire19 ?
          wire56 : wire37)) ^ (-$signed(wire36)))));
    end
  assign wire68 = wire19;
endmodule

module module7
#(parameter param18 = ({((((7'h43) ? (8'ha2) : (7'h40)) + ((8'haf) ? (8'had) : (8'hbd))) >>> {{(8'hab), (8'hb4)}, (^(8'haf))}), ((+{(8'hb1), (8'hb9)}) ? {{(7'h40)}, ((8'ha6) | (8'hbb))} : (!((8'ha8) ? (8'ha8) : (7'h44))))} != (8'h9d)))
(y, clk, wire11, wire10, wire9, wire8);
  output wire [(32'h50):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h10):(1'h0)] wire11;
  input wire [(2'h2):(1'h0)] wire10;
  input wire signed [(2'h2):(1'h0)] wire9;
  input wire [(5'h15):(1'h0)] wire8;
  wire signed [(4'h9):(1'h0)] wire17;
  wire signed [(5'h15):(1'h0)] wire16;
  wire [(4'hf):(1'h0)] wire15;
  wire [(3'h5):(1'h0)] wire14;
  wire signed [(4'h9):(1'h0)] wire13;
  wire signed [(5'h14):(1'h0)] wire12;
  assign y = {wire17, wire16, wire15, wire14, wire13, wire12, (1'h0)};
  assign wire12 = wire11;
  assign wire13 = $signed(wire12[(1'h1):(1'h0)]);
  assign wire14 = ($signed($unsigned($signed(wire11[(4'he):(3'h7)]))) >= ((|{$signed(wire12),
                          (!wire9)}) ?
                      wire13 : $unsigned({(wire12 ? wire11 : wire9),
                          $unsigned(wire10)})));
  assign wire15 = {(wire13 ?
                          (((wire9 ^ wire13) || wire11[(4'hd):(4'h8)]) ?
                              {(8'ha3)} : (^(wire12 && wire14))) : (wire12[(5'h13):(4'hd)] ?
                              wire9 : ($unsigned(wire10) ^ (wire8 ?
                                  wire11 : (8'ha9)))))};
  assign wire16 = (~|$unsigned($unsigned((wire11[(4'hf):(3'h4)] != (&wire14)))));
  assign wire17 = $unsigned(wire16[(4'he):(2'h3)]);
endmodule
