INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marku/Documents/EE2026/Post Lab 1 Assignment/Post Lab 1 Assignment.srcs/sources_1/new/Matriculation_Number_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matriculation_Number_Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marku/Documents/EE2026/Post Lab 1 Assignment/Post Lab 1 Assignment.srcs/sim_1/new/Matriculation_Number_Display_Simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matriculation_Number_Display_Simulation
INFO: [VRFC 10-2458] undeclared symbol seg0, assumed default net type wire [C:/Users/marku/Documents/EE2026/Post Lab 1 Assignment/Post Lab 1 Assignment.srcs/sim_1/new/Matriculation_Number_Display_Simulation.v:30]
INFO: [VRFC 10-2458] undeclared symbol seg1, assumed default net type wire [C:/Users/marku/Documents/EE2026/Post Lab 1 Assignment/Post Lab 1 Assignment.srcs/sim_1/new/Matriculation_Number_Display_Simulation.v:30]
INFO: [VRFC 10-2458] undeclared symbol seg2, assumed default net type wire [C:/Users/marku/Documents/EE2026/Post Lab 1 Assignment/Post Lab 1 Assignment.srcs/sim_1/new/Matriculation_Number_Display_Simulation.v:30]
INFO: [VRFC 10-2458] undeclared symbol seg3, assumed default net type wire [C:/Users/marku/Documents/EE2026/Post Lab 1 Assignment/Post Lab 1 Assignment.srcs/sim_1/new/Matriculation_Number_Display_Simulation.v:30]
INFO: [VRFC 10-2458] undeclared symbol seg4, assumed default net type wire [C:/Users/marku/Documents/EE2026/Post Lab 1 Assignment/Post Lab 1 Assignment.srcs/sim_1/new/Matriculation_Number_Display_Simulation.v:30]
INFO: [VRFC 10-2458] undeclared symbol seg5, assumed default net type wire [C:/Users/marku/Documents/EE2026/Post Lab 1 Assignment/Post Lab 1 Assignment.srcs/sim_1/new/Matriculation_Number_Display_Simulation.v:30]
INFO: [VRFC 10-2458] undeclared symbol seg6, assumed default net type wire [C:/Users/marku/Documents/EE2026/Post Lab 1 Assignment/Post Lab 1 Assignment.srcs/sim_1/new/Matriculation_Number_Display_Simulation.v:30]
INFO: [VRFC 10-2458] undeclared symbol segdp, assumed default net type wire [C:/Users/marku/Documents/EE2026/Post Lab 1 Assignment/Post Lab 1 Assignment.srcs/sim_1/new/Matriculation_Number_Display_Simulation.v:30]
