0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/Student/Documents/project_3KE_REV/project_3KE_REV.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/Student/Documents/project_3KE_REV/project_3KE_REV.srcs/sources_1/new/clock_divider.v,1740603173,verilog,,C:/Users/Student/Documents/project_3KE_REV/project_3KE_REV.srcs/sources_1/new/counter.v,,clk_divider_pulse;clk_divider_toggle;clock_divider,,,,,,,,
C:/Users/Student/Documents/project_3KE_REV/project_3KE_REV.srcs/sources_1/new/counter.v,1740601611,verilog,,C:/Users/Student/Documents/project_3KE_REV/project_3KE_REV.srcs/sources_1/new/stopwatch.v,,counter,,,,,,,,
C:/Users/Student/Documents/project_3KE_REV/project_3KE_REV.srcs/sources_1/new/stopwatch.v,1740601608,verilog,,,,stopwatch,,,,,,,,
