// Seed: 1445641608
module module_0 (
    input id_0,
    input reg id_1,
    input id_2,
    input id_3,
    output id_4,
    output id_5,
    input id_6,
    input id_7,
    output reg id_8,
    input id_9,
    output id_10,
    input logic id_11,
    output id_12,
    input id_13,
    output id_14,
    input id_15,
    input logic id_16,
    output id_17
);
  always @(posedge 1 or posedge 1 == 1'b0) id_8 <= id_1;
endmodule
