// Seed: 130608001
module module_0 (
    input wor id_0,
    input tri1 id_1
    , id_12,
    output tri id_2,
    input supply1 id_3,
    output supply0 id_4,
    input supply1 id_5,
    output wand id_6,
    input supply1 id_7,
    output tri id_8,
    output wand id_9,
    output supply1 id_10
);
  wire id_13;
  assign id_4 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    inout tri1 id_1,
    output tri0 id_2,
    output tri id_3,
    input tri id_4,
    input uwire id_5,
    output uwire id_6,
    output wire id_7,
    input tri0 id_8,
    input supply1 id_9,
    input supply0 id_10,
    input supply1 id_11
);
  assign id_7 = 1;
  module_0(
      id_10, id_4, id_2, id_5, id_6, id_5, id_3, id_9, id_1, id_7, id_2
  );
endmodule
