[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  31749       tick       3162860       1471829       1415116       3162860 
      2  31749       tick       4400783       2154643       2131999       4400783 
      3  31749       tick       4397594       2152772       2133335       4397594 
      4  31749       tick       4386544       2146717       2131597       4386544 
      5  31749       tick       4386159       2146472       2130730       4386159 
      6  31749       tick       4383672       2147162       2132089       4383672 
      7  31749       tick       4396047       2152402       2132547       4396047 
      8  31749       tick       4393461       2150222       2133753       4393461 
      9  31749       tick       4379230       2142723       2124124       4379230 
     10  31749       tick       4388213       2148355       2127265       4388213 
     11  31749       tick       4382648       2146052       2129027       4382648 
     12  31749       tick       4386278       2146953       2130506       4386278 
     13  31749       tick       4393557       2151110       2132328       4393557 
     14  31749       tick       4386378       2146855       2130313       4386378 
     15  31749       tick       4385997       2147327       2131911       4385997 
     16  31749       tick       4390960       2148403       2129438       4390960 
     17  31749       tick       4392198       2150116       2129804       4392198 
     18  31749       tick       4396643       2152243       2134997       4396643 
     19  31749       tick       4332074       2121661       2105293       4332074 
     20  31749       tick       4431257       2169744       2153330       4431257 
     21  31749       exit       3338993       1634449       1621020       3338993 
