

================================================================
== Vivado HLS Report for 'SMM_1u_75u_32u_s'
================================================================
* Date:           Mon Jan  6 15:36:46 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR_10
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    12.592|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+------+------+----------+-----------+-----------+------+----------+
        |            |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1    |  2410|  2410|        12|          1|          1|  2400|    yes   |
        |- Loop 2    |     ?|     ?|         ?|          -|          -|     ?|    no    |
        | + L1       |     ?|     ?|         ?|          -|          -|     ?|    no    |
        |  ++ L1.1   |    75|    75|         2|          1|          1|    75|    yes   |
        |  ++ L2_L3  |     ?|     ?|         8|          1|          1|     ?|    yes   |
        |- Loop 3    |     ?|     ?|         2|          1|          1|     ?|    yes   |
        +------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 8
  * Pipeline-3: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 41
* Pipeline : 4
  Pipeline-0 : II = 1, D = 2, States = { 11 12 }
  Pipeline-1 : II = 1, D = 2, States = { 16 17 }
  Pipeline-2 : II = 1, D = 8, States = { 19 20 21 22 23 24 25 26 }
  Pipeline-3 : II = 1, D = 12, States = { 29 30 31 32 33 34 35 36 37 38 39 40 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	28  / (tmp_s)
	9  / (!tmp_s & !tmp_66)
	14  / (!tmp_s & tmp_66)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	13  / (exitcond3)
	12  / (!exitcond3)
12 --> 
	11  / true
13 --> 
14 --> 
	15  / (!exitcond)
	13  / (exitcond)
15 --> 
	16  / (tmp_70)
	14  / (!tmp_70)
16 --> 
	18  / (tmp_71)
	17  / (!tmp_71)
17 --> 
	16  / true
18 --> 
	19  / true
19 --> 
	27  / (exitcond_flatten8)
	20  / (!exitcond_flatten8)
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	19  / true
27 --> 
	15  / true
28 --> 
	29  / true
29 --> 
	41  / (exitcond_flatten)
	30  / (!exitcond_flatten)
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	29  / true
41 --> 
	13  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 42 [1/1] (3.63ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [./../hw_library/fixed_point_stream_convolution.h:26]   --->   Operation 42 'read' 'tmp_V' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 43 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V)" [./../hw_library/fixed_point_stream_convolution.h:28]   --->   Operation 43 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 2 <SV = 1> <Delay = 7.26>
ST_2 : Operation 44 [1/1] (3.63ns)   --->   "%tmp_V_101 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [./../hw_library/fixed_point_stream_convolution.h:30]   --->   Operation 44 'read' 'tmp_V_101' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_2 : Operation 45 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_101)" [./../hw_library/fixed_point_stream_convolution.h:32]   --->   Operation 45 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 3 <SV = 2> <Delay = 7.26>
ST_3 : Operation 46 [1/1] (3.63ns)   --->   "%tmp_V_103 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [./../hw_library/fixed_point_stream_convolution.h:34]   --->   Operation 46 'read' 'tmp_V_103' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 47 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_103)" [./../hw_library/fixed_point_stream_convolution.h:36]   --->   Operation 47 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 7.26>
ST_4 : Operation 48 [1/1] (3.63ns)   --->   "%tmp_V_105 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [./../hw_library/fixed_point_stream_convolution.h:38]   --->   Operation 48 'read' 'tmp_V_105' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 49 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_105)" [./../hw_library/fixed_point_stream_convolution.h:40]   --->   Operation 49 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 5 <SV = 4> <Delay = 7.26>
ST_5 : Operation 50 [1/1] (3.63ns)   --->   "%tmp_V_107 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [./../hw_library/fixed_point_stream_convolution.h:42]   --->   Operation 50 'read' 'tmp_V_107' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_5 : Operation 51 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_107)" [./../hw_library/fixed_point_stream_convolution.h:44]   --->   Operation 51 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 6 <SV = 5> <Delay = 7.26>
ST_6 : Operation 52 [1/1] (3.63ns)   --->   "%tmp_V_109 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [./../hw_library/fixed_point_stream_convolution.h:46]   --->   Operation 52 'read' 'tmp_V_109' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_6 : Operation 53 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_109)" [./../hw_library/fixed_point_stream_convolution.h:48]   --->   Operation 53 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 7 <SV = 6> <Delay = 7.26>
ST_7 : Operation 54 [1/1] (3.63ns)   --->   "%tmp_V_111 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [./../hw_library/fixed_point_stream_convolution.h:50]   --->   Operation 54 'read' 'tmp_V_111' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_7 : Operation 55 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_111)" [./../hw_library/fixed_point_stream_convolution.h:52]   --->   Operation 55 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 8 <SV = 7> <Delay = 12.5>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str148, i32 0, i32 0, [1 x i8]* @p_str149, [1 x i8]* @p_str150, [1 x i8]* @p_str151, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str152, [1 x i8]* @p_str153)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_stream_a_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str141, i32 0, i32 0, [1 x i8]* @p_str142, [1 x i8]* @p_str143, [1 x i8]* @p_str144, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str145, [1 x i8]* @p_str146)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i16]* @A_V_2_0, [3 x i16]* @A_V_2_1, [3 x i16]* @A_V_2_2, [3 x i16]* @A_V_2_3, [3 x i16]* @A_V_2_4, [3 x i16]* @A_V_2_5, [3 x i16]* @A_V_2_6, [3 x i16]* @A_V_2_7, [3 x i16]* @A_V_2_8, [3 x i16]* @A_V_2_9, [3 x i16]* @A_V_2_10, [3 x i16]* @A_V_2_11, [3 x i16]* @A_V_2_12, [3 x i16]* @A_V_2_13, [3 x i16]* @A_V_2_14, [3 x i16]* @A_V_2_15, [3 x i16]* @A_V_2_16, [3 x i16]* @A_V_2_17, [3 x i16]* @A_V_2_18, [3 x i16]* @A_V_2_19, [3 x i16]* @A_V_2_20, [3 x i16]* @A_V_2_21, [3 x i16]* @A_V_2_22, [3 x i16]* @A_V_2_23, [3 x i16]* @A_V_2_24, [1 x i8]* @p_str1, [15 x i8]* @p_str13, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/fixed_point_stream_convolution.h:17]   --->   Operation 58 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([96 x i16]* @B_V_2_0, [96 x i16]* @B_V_2_1, [96 x i16]* @B_V_2_2, [96 x i16]* @B_V_2_3, [96 x i16]* @B_V_2_4, [96 x i16]* @B_V_2_5, [96 x i16]* @B_V_2_6, [96 x i16]* @B_V_2_7, [96 x i16]* @B_V_2_8, [96 x i16]* @B_V_2_9, [96 x i16]* @B_V_2_10, [96 x i16]* @B_V_2_11, [96 x i16]* @B_V_2_12, [96 x i16]* @B_V_2_13, [96 x i16]* @B_V_2_14, [96 x i16]* @B_V_2_15, [96 x i16]* @B_V_2_16, [96 x i16]* @B_V_2_17, [96 x i16]* @B_V_2_18, [96 x i16]* @B_V_2_19, [96 x i16]* @B_V_2_20, [96 x i16]* @B_V_2_21, [96 x i16]* @B_V_2_22, [96 x i16]* @B_V_2_23, [96 x i16]* @B_V_2_24, [1 x i8]* @p_str1, [13 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/fixed_point_stream_convolution.h:18]   --->   Operation 59 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (3.63ns)   --->   "%tmp_V_113 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [./../hw_library/fixed_point_stream_convolution.h:54]   --->   Operation 60 'read' 'tmp_V_113' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 61 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_113)" [./../hw_library/fixed_point_stream_convolution.h:56]   --->   Operation 61 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 62 [1/1] (2.47ns)   --->   "%tmp_s = icmp eq i32 %tmp_V, 1" [./../hw_library/fixed_point_stream_convolution.h:72]   --->   Operation 62 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%B_COL_2_load = load i32* @B_COL_2, align 4" [./../hw_library/fixed_point_stream_convolution.h:82]   --->   Operation 63 'load' 'B_COL_2_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%B_ROW_2_load = load i32* @B_ROW_2, align 4" [./../hw_library/fixed_point_stream_convolution.h:82]   --->   Operation 64 'load' 'B_ROW_2_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %0, label %6" [./../hw_library/fixed_point_stream_convolution.h:72]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (2.47ns)   --->   "%tmp_66 = icmp eq i32 %tmp_V, 0" [./../hw_library/fixed_point_stream_convolution.h:95]   --->   Operation 66 'icmp' 'tmp_66' <Predicate = (!tmp_s)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %tmp_66, label %.preheader320.preheader, label %16" [./../hw_library/fixed_point_stream_convolution.h:95]   --->   Operation 67 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (12.5ns)   --->   "%KER_size_0 = mul i32 %tmp_V_109, %tmp_V_103" [./../hw_library/fixed_point_stream_convolution.h:143]   --->   Operation 68 'mul' 'KER_size_0' <Predicate = (!tmp_s & !tmp_66)> <Delay = 12.5> <Core = "Mul_LUT">   --->   Core 83 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%cast2 = zext i32 %B_COL_2_load to i34" [./../hw_library/fixed_point_stream_convolution.h:82]   --->   Operation 69 'zext' 'cast2' <Predicate = (!tmp_s & tmp_66)> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%p_shl1 = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %B_COL_2_load, i2 0)" [./../hw_library/fixed_point_stream_convolution.h:82]   --->   Operation 70 'bitconcatenate' 'p_shl1' <Predicate = (!tmp_s & tmp_66)> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (2.63ns)   --->   "%bound4 = sub i34 %p_shl1, %cast2" [./../hw_library/fixed_point_stream_convolution.h:82]   --->   Operation 71 'sub' 'bound4' <Predicate = (!tmp_s & tmp_66)> <Delay = 2.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (1.76ns)   --->   "br label %.preheader320" [./../hw_library/fixed_point_stream_convolution.h:96]   --->   Operation 72 'br' <Predicate = (!tmp_s & tmp_66)> <Delay = 1.76>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "store i32 %tmp_V_109, i32* @B_COL_2, align 4" [./../hw_library/fixed_point_stream_convolution.h:74]   --->   Operation 73 'store' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (8.51ns)   --->   "%tmp1 = mul i32 %tmp_V_103, %tmp_V_105" [./../hw_library/fixed_point_stream_convolution.h:75]   --->   Operation 74 'mul' 'tmp1' <Predicate = (tmp_s)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "store i32 %tmp_V_111, i32* @OFMDim_current_2, align 4" [./../hw_library/fixed_point_stream_convolution.h:76]   --->   Operation 75 'store' <Predicate = (tmp_s)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 12.5>
ST_9 : Operation 76 [1/1] (12.5ns)   --->   "%KER_size_1 = mul i32 %tmp_V_103, %KER_size_0" [./../hw_library/fixed_point_stream_convolution.h:144]   --->   Operation 76 'mul' 'KER_size_1' <Predicate = true> <Delay = 12.5> <Core = "Mul_LUT">   --->   Core 83 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_size_0, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/fixed_point_stream_convolution.h:146]   --->   Operation 77 'specfucore' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 12.5>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str70)" [./../hw_library/fixed_point_stream_convolution.h:142]   --->   Operation 78 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (12.5ns)   --->   "%KER_bound = mul i32 %tmp_V_105, %KER_size_1" [./../hw_library/fixed_point_stream_convolution.h:145]   --->   Operation 79 'mul' 'KER_bound' <Predicate = true> <Delay = 12.5> <Core = "Mul_LUT">   --->   Core 83 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_size_1, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/fixed_point_stream_convolution.h:147]   --->   Operation 80 'specfucore' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_bound, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/fixed_point_stream_convolution.h:148]   --->   Operation 81 'specfucore' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (1.76ns)   --->   "br label %17" [./../hw_library/fixed_point_stream_convolution.h:149]   --->   Operation 82 'br' <Predicate = true> <Delay = 1.76>

State 11 <SV = 10> <Delay = 2.55>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%i3 = phi i32 [ 0, %16 ], [ %i_5, %18 ]"   --->   Operation 83 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (2.47ns)   --->   "%exitcond3 = icmp eq i32 %i3, %KER_bound" [./../hw_library/fixed_point_stream_convolution.h:149]   --->   Operation 84 'icmp' 'exitcond3' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 85 [1/1] (2.55ns)   --->   "%i_5 = add i32 %i3, 1" [./../hw_library/fixed_point_stream_convolution.h:149]   --->   Operation 85 'add' 'i_5' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %19, label %18" [./../hw_library/fixed_point_stream_convolution.h:149]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.26>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_54 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str71)" [./../hw_library/fixed_point_stream_convolution.h:149]   --->   Operation 87 'specregionbegin' 'tmp_54' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./../hw_library/fixed_point_stream_convolution.h:150]   --->   Operation 88 'specpipeline' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (3.63ns)   --->   "%tmp_V_116 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [./../hw_library/fixed_point_stream_convolution.h:151]   --->   Operation 89 'read' 'tmp_V_116' <Predicate = (!exitcond3)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_12 : Operation 90 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_116)" [./../hw_library/fixed_point_stream_convolution.h:152]   --->   Operation 90 'write' <Predicate = (!exitcond3)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%empty_132 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str71, i32 %tmp_54)" [./../hw_library/fixed_point_stream_convolution.h:153]   --->   Operation 91 'specregionend' 'empty_132' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "br label %17" [./../hw_library/fixed_point_stream_convolution.h:149]   --->   Operation 92 'br' <Predicate = (!exitcond3)> <Delay = 0.00>

State 13 <SV = 11> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%empty_133 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str70, i32 %tmp)" [./../hw_library/fixed_point_stream_convolution.h:154]   --->   Operation 93 'specregionend' 'empty_133' <Predicate = (!tmp_s & !tmp_66)> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 94 'br' <Predicate = (!tmp_s & !tmp_66)> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "br label %.loopexit322"   --->   Operation 95 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "ret void" [./../hw_library/fixed_point_stream_convolution.h:155]   --->   Operation 96 'ret' <Predicate = true> <Delay = 0.00>

State 14 <SV = 8> <Delay = 8.51>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%num_imag = phi i32 [ 0, %.preheader320.preheader ], [ %num_imag_3, %.preheader320.loopexit ]"   --->   Operation 97 'phi' 'num_imag' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (2.47ns)   --->   "%exitcond = icmp eq i32 %num_imag, %tmp_V_101" [./../hw_library/fixed_point_stream_convolution.h:96]   --->   Operation 98 'icmp' 'exitcond' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 99 [1/1] (2.55ns)   --->   "%num_imag_3 = add nsw i32 %num_imag, 1" [./../hw_library/fixed_point_stream_convolution.h:96]   --->   Operation 99 'add' 'num_imag_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %7" [./../hw_library/fixed_point_stream_convolution.h:96]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 101 [1/1] (0.00ns)   --->   "%OFMDim_current_2_loa = load i32* @OFMDim_current_2, align 4" [./../hw_library/fixed_point_stream_convolution.h:98]   --->   Operation 101 'load' 'OFMDim_current_2_loa' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 102 [1/1] (8.51ns)   --->   "%A_COL_ITER = mul i32 %OFMDim_current_2_loa, %OFMDim_current_2_loa" [./../hw_library/fixed_point_stream_convolution.h:98]   --->   Operation 102 'mul' 'A_COL_ITER' <Predicate = (!exitcond)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "store i32 %B_ROW_2_load, i32* @A_ROW_2, align 4" [./../hw_library/fixed_point_stream_convolution.h:99]   --->   Operation 103 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 104 [1/1] (1.76ns)   --->   "br label %8" [./../hw_library/fixed_point_stream_convolution.h:102]   --->   Operation 104 'br' <Predicate = (!exitcond)> <Delay = 1.76>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 105 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 15 <SV = 9> <Delay = 3.45>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "%iter = phi i31 [ 0, %7 ], [ %iter_3, %.critedge ]" [./../hw_library/fixed_point_stream_convolution.h:102]   --->   Operation 106 'phi' 'iter' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "%iter_cast = zext i31 %iter to i32" [./../hw_library/fixed_point_stream_convolution.h:102]   --->   Operation 107 'zext' 'iter_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 108 [1/1] (2.47ns)   --->   "%tmp_70 = icmp slt i32 %iter_cast, %A_COL_ITER" [./../hw_library/fixed_point_stream_convolution.h:102]   --->   Operation 108 'icmp' 'tmp_70' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 109 [1/1] (2.52ns)   --->   "%iter_3 = add i31 %iter, 1" [./../hw_library/fixed_point_stream_convolution.h:102]   --->   Operation 109 'add' 'iter_3' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %tmp_70, label %.preheader318.preheader, label %.preheader320.loopexit" [./../hw_library/fixed_point_stream_convolution.h:102]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 111 [1/1] (1.76ns)   --->   "br label %.preheader318" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 111 'br' <Predicate = (tmp_70)> <Delay = 1.76>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "br label %.preheader320"   --->   Operation 112 'br' <Predicate = (!tmp_70)> <Delay = 0.00>

State 16 <SV = 10> <Delay = 2.47>
ST_16 : Operation 113 [1/1] (0.00ns)   --->   "%j2 = phi i7 [ %j_9, %14 ], [ 0, %.preheader318.preheader ]"   --->   Operation 113 'phi' 'j2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%phi_mul = phi i14 [ %next_mul, %14 ], [ 0, %.preheader318.preheader ]"   --->   Operation 114 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i14 [ %next_mul1, %14 ], [ 0, %.preheader318.preheader ]"   --->   Operation 115 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 116 [1/1] (0.00ns)   --->   "%phi_urem = phi i7 [ %idx_urem, %14 ], [ 0, %.preheader318.preheader ]"   --->   Operation 116 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 117 [1/1] (0.00ns)   --->   "%phi_urem1 = phi i7 [ %idx_urem1, %14 ], [ 0, %.preheader318.preheader ]"   --->   Operation 117 'phi' 'phi_urem1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 118 [1/1] (1.48ns)   --->   "%tmp_71 = icmp eq i7 %j2, -53" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 118 'icmp' 'tmp_71' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 119 [1/1] (0.00ns)   --->   "%empty_128 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 75, i64 75, i64 75)"   --->   Operation 119 'speclooptripcount' 'empty_128' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 120 [1/1] (1.87ns)   --->   "%j_9 = add i7 %j2, 1" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 120 'add' 'j_9' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %tmp_71, label %.preheader.preheader.critedge, label %9" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 122 [1/1] (0.00ns)   --->   "%j2_cast = zext i7 %j2 to i32" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 122 'zext' 'j2_cast' <Predicate = (!tmp_71)> <Delay = 0.00>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_57 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str69)" [./../hw_library/fixed_point_stream_convolution.h:106]   --->   Operation 123 'specregionbegin' 'tmp_57' <Predicate = (!tmp_71)> <Delay = 0.00>
ST_16 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./../hw_library/fixed_point_stream_convolution.h:107]   --->   Operation 124 'specpipeline' <Predicate = (!tmp_71)> <Delay = 0.00>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "%A_ROW_2_load = load i32* @A_ROW_2, align 4" [./../hw_library/fixed_point_stream_convolution.h:108]   --->   Operation 125 'load' 'A_ROW_2_load' <Predicate = (!tmp_71)> <Delay = 0.00>
ST_16 : Operation 126 [1/1] (2.47ns)   --->   "%tmp_72 = icmp ult i32 %j2_cast, %A_ROW_2_load" [./../hw_library/fixed_point_stream_convolution.h:108]   --->   Operation 126 'icmp' 'tmp_72' <Predicate = (!tmp_71)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 127 [1/1] (1.81ns)   --->   "%next_mul = add i14 %phi_mul, 171"   --->   Operation 127 'add' 'next_mul' <Predicate = (!tmp_71)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 128 [1/1] (1.81ns)   --->   "%next_mul1 = add i14 %phi_mul1, 171"   --->   Operation 128 'add' 'next_mul1' <Predicate = (!tmp_71)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "br i1 %tmp_72, label %10, label %12" [./../hw_library/fixed_point_stream_convolution.h:108]   --->   Operation 129 'br' <Predicate = (!tmp_71)> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_141 = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %phi_mul1, i32 9, i32 13)" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 130 'partselect' 'tmp_141' <Predicate = (!tmp_71 & !tmp_72)> <Delay = 0.00>
ST_16 : Operation 131 [1/1] (1.42ns)   --->   "switch i5 %tmp_141, label %branch49 [
    i5 0, label %branch25
    i5 1, label %branch26
    i5 2, label %branch27
    i5 3, label %branch28
    i5 4, label %branch29
    i5 5, label %branch30
    i5 6, label %branch31
    i5 7, label %branch32
    i5 8, label %branch33
    i5 9, label %branch34
    i5 10, label %branch35
    i5 11, label %branch36
    i5 12, label %branch37
    i5 13, label %branch38
    i5 14, label %branch39
    i5 15, label %branch40
    i5 -16, label %branch41
    i5 -15, label %branch42
    i5 -14, label %branch43
    i5 -13, label %branch44
    i5 -12, label %branch45
    i5 -11, label %branch46
    i5 -10, label %branch47
    i5 -9, label %branch48
  ]" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 131 'switch' <Predicate = (!tmp_71 & !tmp_72)> <Delay = 1.42>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 132 'br' <Predicate = (!tmp_71 & !tmp_72 & tmp_141 == 23)> <Delay = 0.00>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 133 'br' <Predicate = (!tmp_71 & !tmp_72 & tmp_141 == 22)> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 134 'br' <Predicate = (!tmp_71 & !tmp_72 & tmp_141 == 21)> <Delay = 0.00>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 135 'br' <Predicate = (!tmp_71 & !tmp_72 & tmp_141 == 20)> <Delay = 0.00>
ST_16 : Operation 136 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 136 'br' <Predicate = (!tmp_71 & !tmp_72 & tmp_141 == 19)> <Delay = 0.00>
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 137 'br' <Predicate = (!tmp_71 & !tmp_72 & tmp_141 == 18)> <Delay = 0.00>
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 138 'br' <Predicate = (!tmp_71 & !tmp_72 & tmp_141 == 17)> <Delay = 0.00>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 139 'br' <Predicate = (!tmp_71 & !tmp_72 & tmp_141 == 16)> <Delay = 0.00>
ST_16 : Operation 140 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 140 'br' <Predicate = (!tmp_71 & !tmp_72 & tmp_141 == 15)> <Delay = 0.00>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 141 'br' <Predicate = (!tmp_71 & !tmp_72 & tmp_141 == 14)> <Delay = 0.00>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 142 'br' <Predicate = (!tmp_71 & !tmp_72 & tmp_141 == 13)> <Delay = 0.00>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 143 'br' <Predicate = (!tmp_71 & !tmp_72 & tmp_141 == 12)> <Delay = 0.00>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 144 'br' <Predicate = (!tmp_71 & !tmp_72 & tmp_141 == 11)> <Delay = 0.00>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 145 'br' <Predicate = (!tmp_71 & !tmp_72 & tmp_141 == 10)> <Delay = 0.00>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 146 'br' <Predicate = (!tmp_71 & !tmp_72 & tmp_141 == 9)> <Delay = 0.00>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 147 'br' <Predicate = (!tmp_71 & !tmp_72 & tmp_141 == 8)> <Delay = 0.00>
ST_16 : Operation 148 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 148 'br' <Predicate = (!tmp_71 & !tmp_72 & tmp_141 == 7)> <Delay = 0.00>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 149 'br' <Predicate = (!tmp_71 & !tmp_72 & tmp_141 == 6)> <Delay = 0.00>
ST_16 : Operation 150 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 150 'br' <Predicate = (!tmp_71 & !tmp_72 & tmp_141 == 5)> <Delay = 0.00>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 151 'br' <Predicate = (!tmp_71 & !tmp_72 & tmp_141 == 4)> <Delay = 0.00>
ST_16 : Operation 152 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 152 'br' <Predicate = (!tmp_71 & !tmp_72 & tmp_141 == 3)> <Delay = 0.00>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 153 'br' <Predicate = (!tmp_71 & !tmp_72 & tmp_141 == 2)> <Delay = 0.00>
ST_16 : Operation 154 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 154 'br' <Predicate = (!tmp_71 & !tmp_72 & tmp_141 == 1)> <Delay = 0.00>
ST_16 : Operation 155 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 155 'br' <Predicate = (!tmp_71 & !tmp_72 & tmp_141 == 0)> <Delay = 0.00>
ST_16 : Operation 156 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 156 'br' <Predicate = (!tmp_71 & !tmp_72 & tmp_141 == 31) | (!tmp_71 & !tmp_72 & tmp_141 == 30) | (!tmp_71 & !tmp_72 & tmp_141 == 29) | (!tmp_71 & !tmp_72 & tmp_141 == 28) | (!tmp_71 & !tmp_72 & tmp_141 == 27) | (!tmp_71 & !tmp_72 & tmp_141 == 26) | (!tmp_71 & !tmp_72 & tmp_141 == 25) | (!tmp_71 & !tmp_72 & tmp_141 == 24)> <Delay = 0.00>
ST_16 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_140 = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %phi_mul, i32 9, i32 13)" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 157 'partselect' 'tmp_140' <Predicate = (!tmp_71 & tmp_72)> <Delay = 0.00>
ST_16 : Operation 158 [1/1] (1.42ns)   --->   "switch i5 %tmp_140, label %branch24 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
    i5 15, label %branch15
    i5 -16, label %branch16
    i5 -15, label %branch17
    i5 -14, label %branch18
    i5 -13, label %branch19
    i5 -12, label %branch20
    i5 -11, label %branch21
    i5 -10, label %branch22
    i5 -9, label %branch23
  ]" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 158 'switch' <Predicate = (!tmp_71 & tmp_72)> <Delay = 1.42>
ST_16 : Operation 159 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 159 'br' <Predicate = (!tmp_71 & tmp_72 & tmp_140 == 23)> <Delay = 0.00>
ST_16 : Operation 160 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 160 'br' <Predicate = (!tmp_71 & tmp_72 & tmp_140 == 22)> <Delay = 0.00>
ST_16 : Operation 161 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 161 'br' <Predicate = (!tmp_71 & tmp_72 & tmp_140 == 21)> <Delay = 0.00>
ST_16 : Operation 162 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 162 'br' <Predicate = (!tmp_71 & tmp_72 & tmp_140 == 20)> <Delay = 0.00>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 163 'br' <Predicate = (!tmp_71 & tmp_72 & tmp_140 == 19)> <Delay = 0.00>
ST_16 : Operation 164 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 164 'br' <Predicate = (!tmp_71 & tmp_72 & tmp_140 == 18)> <Delay = 0.00>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 165 'br' <Predicate = (!tmp_71 & tmp_72 & tmp_140 == 17)> <Delay = 0.00>
ST_16 : Operation 166 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 166 'br' <Predicate = (!tmp_71 & tmp_72 & tmp_140 == 16)> <Delay = 0.00>
ST_16 : Operation 167 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 167 'br' <Predicate = (!tmp_71 & tmp_72 & tmp_140 == 15)> <Delay = 0.00>
ST_16 : Operation 168 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 168 'br' <Predicate = (!tmp_71 & tmp_72 & tmp_140 == 14)> <Delay = 0.00>
ST_16 : Operation 169 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 169 'br' <Predicate = (!tmp_71 & tmp_72 & tmp_140 == 13)> <Delay = 0.00>
ST_16 : Operation 170 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 170 'br' <Predicate = (!tmp_71 & tmp_72 & tmp_140 == 12)> <Delay = 0.00>
ST_16 : Operation 171 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 171 'br' <Predicate = (!tmp_71 & tmp_72 & tmp_140 == 11)> <Delay = 0.00>
ST_16 : Operation 172 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 172 'br' <Predicate = (!tmp_71 & tmp_72 & tmp_140 == 10)> <Delay = 0.00>
ST_16 : Operation 173 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 173 'br' <Predicate = (!tmp_71 & tmp_72 & tmp_140 == 9)> <Delay = 0.00>
ST_16 : Operation 174 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 174 'br' <Predicate = (!tmp_71 & tmp_72 & tmp_140 == 8)> <Delay = 0.00>
ST_16 : Operation 175 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 175 'br' <Predicate = (!tmp_71 & tmp_72 & tmp_140 == 7)> <Delay = 0.00>
ST_16 : Operation 176 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 176 'br' <Predicate = (!tmp_71 & tmp_72 & tmp_140 == 6)> <Delay = 0.00>
ST_16 : Operation 177 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 177 'br' <Predicate = (!tmp_71 & tmp_72 & tmp_140 == 5)> <Delay = 0.00>
ST_16 : Operation 178 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 178 'br' <Predicate = (!tmp_71 & tmp_72 & tmp_140 == 4)> <Delay = 0.00>
ST_16 : Operation 179 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 179 'br' <Predicate = (!tmp_71 & tmp_72 & tmp_140 == 3)> <Delay = 0.00>
ST_16 : Operation 180 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 180 'br' <Predicate = (!tmp_71 & tmp_72 & tmp_140 == 2)> <Delay = 0.00>
ST_16 : Operation 181 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 181 'br' <Predicate = (!tmp_71 & tmp_72 & tmp_140 == 1)> <Delay = 0.00>
ST_16 : Operation 182 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 182 'br' <Predicate = (!tmp_71 & tmp_72 & tmp_140 == 0)> <Delay = 0.00>
ST_16 : Operation 183 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 183 'br' <Predicate = (!tmp_71 & tmp_72 & tmp_140 == 31) | (!tmp_71 & tmp_72 & tmp_140 == 30) | (!tmp_71 & tmp_72 & tmp_140 == 29) | (!tmp_71 & tmp_72 & tmp_140 == 28) | (!tmp_71 & tmp_72 & tmp_140 == 27) | (!tmp_71 & tmp_72 & tmp_140 == 26) | (!tmp_71 & tmp_72 & tmp_140 == 25) | (!tmp_71 & tmp_72 & tmp_140 == 24)> <Delay = 0.00>

State 17 <SV = 11> <Delay = 5.95>
ST_17 : Operation 184 [1/1] (0.00ns)   --->   "%newIndex4 = zext i7 %phi_urem1 to i64" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 184 'zext' 'newIndex4' <Predicate = (!tmp_72)> <Delay = 0.00>
ST_17 : Operation 185 [1/1] (0.00ns)   --->   "%A_V_2_0_addr_1 = getelementptr [3 x i16]* @A_V_2_0, i64 0, i64 %newIndex4" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 185 'getelementptr' 'A_V_2_0_addr_1' <Predicate = (!tmp_72)> <Delay = 0.00>
ST_17 : Operation 186 [1/1] (0.00ns)   --->   "%A_V_2_1_addr_1 = getelementptr [3 x i16]* @A_V_2_1, i64 0, i64 %newIndex4" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 186 'getelementptr' 'A_V_2_1_addr_1' <Predicate = (!tmp_72)> <Delay = 0.00>
ST_17 : Operation 187 [1/1] (0.00ns)   --->   "%A_V_2_10_addr_1 = getelementptr [3 x i16]* @A_V_2_10, i64 0, i64 %newIndex4" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 187 'getelementptr' 'A_V_2_10_addr_1' <Predicate = (!tmp_72)> <Delay = 0.00>
ST_17 : Operation 188 [1/1] (0.00ns)   --->   "%A_V_2_11_addr_1 = getelementptr [3 x i16]* @A_V_2_11, i64 0, i64 %newIndex4" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 188 'getelementptr' 'A_V_2_11_addr_1' <Predicate = (!tmp_72)> <Delay = 0.00>
ST_17 : Operation 189 [1/1] (0.00ns)   --->   "%A_V_2_12_addr_1 = getelementptr [3 x i16]* @A_V_2_12, i64 0, i64 %newIndex4" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 189 'getelementptr' 'A_V_2_12_addr_1' <Predicate = (!tmp_72)> <Delay = 0.00>
ST_17 : Operation 190 [1/1] (0.00ns)   --->   "%A_V_2_13_addr_1 = getelementptr [3 x i16]* @A_V_2_13, i64 0, i64 %newIndex4" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 190 'getelementptr' 'A_V_2_13_addr_1' <Predicate = (!tmp_72)> <Delay = 0.00>
ST_17 : Operation 191 [1/1] (0.00ns)   --->   "%A_V_2_14_addr_1 = getelementptr [3 x i16]* @A_V_2_14, i64 0, i64 %newIndex4" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 191 'getelementptr' 'A_V_2_14_addr_1' <Predicate = (!tmp_72)> <Delay = 0.00>
ST_17 : Operation 192 [1/1] (0.00ns)   --->   "%A_V_2_15_addr_1 = getelementptr [3 x i16]* @A_V_2_15, i64 0, i64 %newIndex4" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 192 'getelementptr' 'A_V_2_15_addr_1' <Predicate = (!tmp_72)> <Delay = 0.00>
ST_17 : Operation 193 [1/1] (0.00ns)   --->   "%A_V_2_16_addr_1 = getelementptr [3 x i16]* @A_V_2_16, i64 0, i64 %newIndex4" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 193 'getelementptr' 'A_V_2_16_addr_1' <Predicate = (!tmp_72)> <Delay = 0.00>
ST_17 : Operation 194 [1/1] (0.00ns)   --->   "%A_V_2_17_addr_1 = getelementptr [3 x i16]* @A_V_2_17, i64 0, i64 %newIndex4" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 194 'getelementptr' 'A_V_2_17_addr_1' <Predicate = (!tmp_72)> <Delay = 0.00>
ST_17 : Operation 195 [1/1] (0.00ns)   --->   "%A_V_2_18_addr_1 = getelementptr [3 x i16]* @A_V_2_18, i64 0, i64 %newIndex4" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 195 'getelementptr' 'A_V_2_18_addr_1' <Predicate = (!tmp_72)> <Delay = 0.00>
ST_17 : Operation 196 [1/1] (0.00ns)   --->   "%A_V_2_19_addr_1 = getelementptr [3 x i16]* @A_V_2_19, i64 0, i64 %newIndex4" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 196 'getelementptr' 'A_V_2_19_addr_1' <Predicate = (!tmp_72)> <Delay = 0.00>
ST_17 : Operation 197 [1/1] (0.00ns)   --->   "%A_V_2_2_addr_1 = getelementptr [3 x i16]* @A_V_2_2, i64 0, i64 %newIndex4" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 197 'getelementptr' 'A_V_2_2_addr_1' <Predicate = (!tmp_72)> <Delay = 0.00>
ST_17 : Operation 198 [1/1] (0.00ns)   --->   "%A_V_2_20_addr_1 = getelementptr [3 x i16]* @A_V_2_20, i64 0, i64 %newIndex4" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 198 'getelementptr' 'A_V_2_20_addr_1' <Predicate = (!tmp_72)> <Delay = 0.00>
ST_17 : Operation 199 [1/1] (0.00ns)   --->   "%A_V_2_21_addr_1 = getelementptr [3 x i16]* @A_V_2_21, i64 0, i64 %newIndex4" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 199 'getelementptr' 'A_V_2_21_addr_1' <Predicate = (!tmp_72)> <Delay = 0.00>
ST_17 : Operation 200 [1/1] (0.00ns)   --->   "%A_V_2_22_addr_1 = getelementptr [3 x i16]* @A_V_2_22, i64 0, i64 %newIndex4" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 200 'getelementptr' 'A_V_2_22_addr_1' <Predicate = (!tmp_72)> <Delay = 0.00>
ST_17 : Operation 201 [1/1] (0.00ns)   --->   "%A_V_2_23_addr_1 = getelementptr [3 x i16]* @A_V_2_23, i64 0, i64 %newIndex4" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 201 'getelementptr' 'A_V_2_23_addr_1' <Predicate = (!tmp_72)> <Delay = 0.00>
ST_17 : Operation 202 [1/1] (0.00ns)   --->   "%A_V_2_24_addr_1 = getelementptr [3 x i16]* @A_V_2_24, i64 0, i64 %newIndex4" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 202 'getelementptr' 'A_V_2_24_addr_1' <Predicate = (!tmp_72)> <Delay = 0.00>
ST_17 : Operation 203 [1/1] (0.00ns)   --->   "%A_V_2_3_addr_1 = getelementptr [3 x i16]* @A_V_2_3, i64 0, i64 %newIndex4" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 203 'getelementptr' 'A_V_2_3_addr_1' <Predicate = (!tmp_72)> <Delay = 0.00>
ST_17 : Operation 204 [1/1] (0.00ns)   --->   "%A_V_2_4_addr_1 = getelementptr [3 x i16]* @A_V_2_4, i64 0, i64 %newIndex4" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 204 'getelementptr' 'A_V_2_4_addr_1' <Predicate = (!tmp_72)> <Delay = 0.00>
ST_17 : Operation 205 [1/1] (0.00ns)   --->   "%A_V_2_5_addr_1 = getelementptr [3 x i16]* @A_V_2_5, i64 0, i64 %newIndex4" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 205 'getelementptr' 'A_V_2_5_addr_1' <Predicate = (!tmp_72)> <Delay = 0.00>
ST_17 : Operation 206 [1/1] (0.00ns)   --->   "%A_V_2_6_addr_1 = getelementptr [3 x i16]* @A_V_2_6, i64 0, i64 %newIndex4" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 206 'getelementptr' 'A_V_2_6_addr_1' <Predicate = (!tmp_72)> <Delay = 0.00>
ST_17 : Operation 207 [1/1] (0.00ns)   --->   "%A_V_2_7_addr_1 = getelementptr [3 x i16]* @A_V_2_7, i64 0, i64 %newIndex4" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 207 'getelementptr' 'A_V_2_7_addr_1' <Predicate = (!tmp_72)> <Delay = 0.00>
ST_17 : Operation 208 [1/1] (0.00ns)   --->   "%A_V_2_8_addr_1 = getelementptr [3 x i16]* @A_V_2_8, i64 0, i64 %newIndex4" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 208 'getelementptr' 'A_V_2_8_addr_1' <Predicate = (!tmp_72)> <Delay = 0.00>
ST_17 : Operation 209 [1/1] (0.00ns)   --->   "%A_V_2_9_addr_1 = getelementptr [3 x i16]* @A_V_2_9, i64 0, i64 %newIndex4" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 209 'getelementptr' 'A_V_2_9_addr_1' <Predicate = (!tmp_72)> <Delay = 0.00>
ST_17 : Operation 210 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_2_23_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 210 'store' <Predicate = (!tmp_72 & tmp_141 == 23)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 211 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_2_22_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 211 'store' <Predicate = (!tmp_72 & tmp_141 == 22)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 212 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_2_21_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 212 'store' <Predicate = (!tmp_72 & tmp_141 == 21)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 213 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_2_20_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 213 'store' <Predicate = (!tmp_72 & tmp_141 == 20)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 214 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_2_19_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 214 'store' <Predicate = (!tmp_72 & tmp_141 == 19)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 215 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_2_18_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 215 'store' <Predicate = (!tmp_72 & tmp_141 == 18)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 216 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_2_17_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 216 'store' <Predicate = (!tmp_72 & tmp_141 == 17)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 217 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_2_16_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 217 'store' <Predicate = (!tmp_72 & tmp_141 == 16)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 218 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_2_15_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 218 'store' <Predicate = (!tmp_72 & tmp_141 == 15)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 219 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_2_14_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 219 'store' <Predicate = (!tmp_72 & tmp_141 == 14)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 220 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_2_13_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 220 'store' <Predicate = (!tmp_72 & tmp_141 == 13)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 221 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_2_12_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 221 'store' <Predicate = (!tmp_72 & tmp_141 == 12)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 222 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_2_11_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 222 'store' <Predicate = (!tmp_72 & tmp_141 == 11)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 223 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_2_10_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 223 'store' <Predicate = (!tmp_72 & tmp_141 == 10)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 224 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_2_9_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 224 'store' <Predicate = (!tmp_72 & tmp_141 == 9)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 225 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_2_8_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 225 'store' <Predicate = (!tmp_72 & tmp_141 == 8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 226 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_2_7_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 226 'store' <Predicate = (!tmp_72 & tmp_141 == 7)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 227 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_2_6_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 227 'store' <Predicate = (!tmp_72 & tmp_141 == 6)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 228 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_2_5_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 228 'store' <Predicate = (!tmp_72 & tmp_141 == 5)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 229 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_2_4_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 229 'store' <Predicate = (!tmp_72 & tmp_141 == 4)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 230 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_2_3_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 230 'store' <Predicate = (!tmp_72 & tmp_141 == 3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 231 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_2_2_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 231 'store' <Predicate = (!tmp_72 & tmp_141 == 2)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 232 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_2_1_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 232 'store' <Predicate = (!tmp_72 & tmp_141 == 1)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 233 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_2_0_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 233 'store' <Predicate = (!tmp_72 & tmp_141 == 0)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 234 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_2_24_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 234 'store' <Predicate = (!tmp_72 & tmp_141 == 31) | (!tmp_72 & tmp_141 == 30) | (!tmp_72 & tmp_141 == 29) | (!tmp_72 & tmp_141 == 28) | (!tmp_72 & tmp_141 == 27) | (!tmp_72 & tmp_141 == 26) | (!tmp_72 & tmp_141 == 25) | (!tmp_72 & tmp_141 == 24)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 235 [1/1] (0.00ns)   --->   "br label %14"   --->   Operation 235 'br' <Predicate = (!tmp_72)> <Delay = 0.00>
ST_17 : Operation 236 [1/1] (3.63ns)   --->   "%tmp_V_121 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [./../hw_library/fixed_point_stream_convolution.h:109]   --->   Operation 236 'read' 'tmp_V_121' <Predicate = (tmp_72)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_17 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_139 = trunc i32 %tmp_V_121 to i16" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 237 'trunc' 'tmp_139' <Predicate = (tmp_72)> <Delay = 0.00>
ST_17 : Operation 238 [1/1] (0.00ns)   --->   "%newIndex2 = zext i7 %phi_urem to i64" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 238 'zext' 'newIndex2' <Predicate = (tmp_72)> <Delay = 0.00>
ST_17 : Operation 239 [1/1] (0.00ns)   --->   "%A_V_2_0_addr = getelementptr [3 x i16]* @A_V_2_0, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 239 'getelementptr' 'A_V_2_0_addr' <Predicate = (tmp_72)> <Delay = 0.00>
ST_17 : Operation 240 [1/1] (0.00ns)   --->   "%A_V_2_1_addr = getelementptr [3 x i16]* @A_V_2_1, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 240 'getelementptr' 'A_V_2_1_addr' <Predicate = (tmp_72)> <Delay = 0.00>
ST_17 : Operation 241 [1/1] (0.00ns)   --->   "%A_V_2_10_addr = getelementptr [3 x i16]* @A_V_2_10, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 241 'getelementptr' 'A_V_2_10_addr' <Predicate = (tmp_72)> <Delay = 0.00>
ST_17 : Operation 242 [1/1] (0.00ns)   --->   "%A_V_2_11_addr = getelementptr [3 x i16]* @A_V_2_11, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 242 'getelementptr' 'A_V_2_11_addr' <Predicate = (tmp_72)> <Delay = 0.00>
ST_17 : Operation 243 [1/1] (0.00ns)   --->   "%A_V_2_12_addr = getelementptr [3 x i16]* @A_V_2_12, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 243 'getelementptr' 'A_V_2_12_addr' <Predicate = (tmp_72)> <Delay = 0.00>
ST_17 : Operation 244 [1/1] (0.00ns)   --->   "%A_V_2_13_addr = getelementptr [3 x i16]* @A_V_2_13, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 244 'getelementptr' 'A_V_2_13_addr' <Predicate = (tmp_72)> <Delay = 0.00>
ST_17 : Operation 245 [1/1] (0.00ns)   --->   "%A_V_2_14_addr = getelementptr [3 x i16]* @A_V_2_14, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 245 'getelementptr' 'A_V_2_14_addr' <Predicate = (tmp_72)> <Delay = 0.00>
ST_17 : Operation 246 [1/1] (0.00ns)   --->   "%A_V_2_15_addr = getelementptr [3 x i16]* @A_V_2_15, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 246 'getelementptr' 'A_V_2_15_addr' <Predicate = (tmp_72)> <Delay = 0.00>
ST_17 : Operation 247 [1/1] (0.00ns)   --->   "%A_V_2_16_addr = getelementptr [3 x i16]* @A_V_2_16, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 247 'getelementptr' 'A_V_2_16_addr' <Predicate = (tmp_72)> <Delay = 0.00>
ST_17 : Operation 248 [1/1] (0.00ns)   --->   "%A_V_2_17_addr = getelementptr [3 x i16]* @A_V_2_17, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 248 'getelementptr' 'A_V_2_17_addr' <Predicate = (tmp_72)> <Delay = 0.00>
ST_17 : Operation 249 [1/1] (0.00ns)   --->   "%A_V_2_18_addr = getelementptr [3 x i16]* @A_V_2_18, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 249 'getelementptr' 'A_V_2_18_addr' <Predicate = (tmp_72)> <Delay = 0.00>
ST_17 : Operation 250 [1/1] (0.00ns)   --->   "%A_V_2_19_addr = getelementptr [3 x i16]* @A_V_2_19, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 250 'getelementptr' 'A_V_2_19_addr' <Predicate = (tmp_72)> <Delay = 0.00>
ST_17 : Operation 251 [1/1] (0.00ns)   --->   "%A_V_2_2_addr = getelementptr [3 x i16]* @A_V_2_2, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 251 'getelementptr' 'A_V_2_2_addr' <Predicate = (tmp_72)> <Delay = 0.00>
ST_17 : Operation 252 [1/1] (0.00ns)   --->   "%A_V_2_20_addr = getelementptr [3 x i16]* @A_V_2_20, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 252 'getelementptr' 'A_V_2_20_addr' <Predicate = (tmp_72)> <Delay = 0.00>
ST_17 : Operation 253 [1/1] (0.00ns)   --->   "%A_V_2_21_addr = getelementptr [3 x i16]* @A_V_2_21, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 253 'getelementptr' 'A_V_2_21_addr' <Predicate = (tmp_72)> <Delay = 0.00>
ST_17 : Operation 254 [1/1] (0.00ns)   --->   "%A_V_2_22_addr = getelementptr [3 x i16]* @A_V_2_22, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 254 'getelementptr' 'A_V_2_22_addr' <Predicate = (tmp_72)> <Delay = 0.00>
ST_17 : Operation 255 [1/1] (0.00ns)   --->   "%A_V_2_23_addr = getelementptr [3 x i16]* @A_V_2_23, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 255 'getelementptr' 'A_V_2_23_addr' <Predicate = (tmp_72)> <Delay = 0.00>
ST_17 : Operation 256 [1/1] (0.00ns)   --->   "%A_V_2_24_addr = getelementptr [3 x i16]* @A_V_2_24, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 256 'getelementptr' 'A_V_2_24_addr' <Predicate = (tmp_72)> <Delay = 0.00>
ST_17 : Operation 257 [1/1] (0.00ns)   --->   "%A_V_2_3_addr = getelementptr [3 x i16]* @A_V_2_3, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 257 'getelementptr' 'A_V_2_3_addr' <Predicate = (tmp_72)> <Delay = 0.00>
ST_17 : Operation 258 [1/1] (0.00ns)   --->   "%A_V_2_4_addr = getelementptr [3 x i16]* @A_V_2_4, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 258 'getelementptr' 'A_V_2_4_addr' <Predicate = (tmp_72)> <Delay = 0.00>
ST_17 : Operation 259 [1/1] (0.00ns)   --->   "%A_V_2_5_addr = getelementptr [3 x i16]* @A_V_2_5, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 259 'getelementptr' 'A_V_2_5_addr' <Predicate = (tmp_72)> <Delay = 0.00>
ST_17 : Operation 260 [1/1] (0.00ns)   --->   "%A_V_2_6_addr = getelementptr [3 x i16]* @A_V_2_6, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 260 'getelementptr' 'A_V_2_6_addr' <Predicate = (tmp_72)> <Delay = 0.00>
ST_17 : Operation 261 [1/1] (0.00ns)   --->   "%A_V_2_7_addr = getelementptr [3 x i16]* @A_V_2_7, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 261 'getelementptr' 'A_V_2_7_addr' <Predicate = (tmp_72)> <Delay = 0.00>
ST_17 : Operation 262 [1/1] (0.00ns)   --->   "%A_V_2_8_addr = getelementptr [3 x i16]* @A_V_2_8, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 262 'getelementptr' 'A_V_2_8_addr' <Predicate = (tmp_72)> <Delay = 0.00>
ST_17 : Operation 263 [1/1] (0.00ns)   --->   "%A_V_2_9_addr = getelementptr [3 x i16]* @A_V_2_9, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 263 'getelementptr' 'A_V_2_9_addr' <Predicate = (tmp_72)> <Delay = 0.00>
ST_17 : Operation 264 [1/1] (2.32ns)   --->   "store i16 %tmp_139, i16* %A_V_2_23_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 264 'store' <Predicate = (tmp_72 & tmp_140 == 23)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 265 [1/1] (2.32ns)   --->   "store i16 %tmp_139, i16* %A_V_2_22_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 265 'store' <Predicate = (tmp_72 & tmp_140 == 22)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 266 [1/1] (2.32ns)   --->   "store i16 %tmp_139, i16* %A_V_2_21_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 266 'store' <Predicate = (tmp_72 & tmp_140 == 21)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 267 [1/1] (2.32ns)   --->   "store i16 %tmp_139, i16* %A_V_2_20_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 267 'store' <Predicate = (tmp_72 & tmp_140 == 20)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 268 [1/1] (2.32ns)   --->   "store i16 %tmp_139, i16* %A_V_2_19_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 268 'store' <Predicate = (tmp_72 & tmp_140 == 19)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 269 [1/1] (2.32ns)   --->   "store i16 %tmp_139, i16* %A_V_2_18_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 269 'store' <Predicate = (tmp_72 & tmp_140 == 18)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 270 [1/1] (2.32ns)   --->   "store i16 %tmp_139, i16* %A_V_2_17_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 270 'store' <Predicate = (tmp_72 & tmp_140 == 17)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 271 [1/1] (2.32ns)   --->   "store i16 %tmp_139, i16* %A_V_2_16_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 271 'store' <Predicate = (tmp_72 & tmp_140 == 16)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 272 [1/1] (2.32ns)   --->   "store i16 %tmp_139, i16* %A_V_2_15_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 272 'store' <Predicate = (tmp_72 & tmp_140 == 15)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 273 [1/1] (2.32ns)   --->   "store i16 %tmp_139, i16* %A_V_2_14_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 273 'store' <Predicate = (tmp_72 & tmp_140 == 14)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 274 [1/1] (2.32ns)   --->   "store i16 %tmp_139, i16* %A_V_2_13_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 274 'store' <Predicate = (tmp_72 & tmp_140 == 13)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 275 [1/1] (2.32ns)   --->   "store i16 %tmp_139, i16* %A_V_2_12_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 275 'store' <Predicate = (tmp_72 & tmp_140 == 12)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 276 [1/1] (2.32ns)   --->   "store i16 %tmp_139, i16* %A_V_2_11_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 276 'store' <Predicate = (tmp_72 & tmp_140 == 11)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 277 [1/1] (2.32ns)   --->   "store i16 %tmp_139, i16* %A_V_2_10_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 277 'store' <Predicate = (tmp_72 & tmp_140 == 10)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 278 [1/1] (2.32ns)   --->   "store i16 %tmp_139, i16* %A_V_2_9_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 278 'store' <Predicate = (tmp_72 & tmp_140 == 9)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 279 [1/1] (2.32ns)   --->   "store i16 %tmp_139, i16* %A_V_2_8_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 279 'store' <Predicate = (tmp_72 & tmp_140 == 8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 280 [1/1] (2.32ns)   --->   "store i16 %tmp_139, i16* %A_V_2_7_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 280 'store' <Predicate = (tmp_72 & tmp_140 == 7)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 281 [1/1] (2.32ns)   --->   "store i16 %tmp_139, i16* %A_V_2_6_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 281 'store' <Predicate = (tmp_72 & tmp_140 == 6)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 282 [1/1] (2.32ns)   --->   "store i16 %tmp_139, i16* %A_V_2_5_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 282 'store' <Predicate = (tmp_72 & tmp_140 == 5)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 283 [1/1] (2.32ns)   --->   "store i16 %tmp_139, i16* %A_V_2_4_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 283 'store' <Predicate = (tmp_72 & tmp_140 == 4)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 284 [1/1] (2.32ns)   --->   "store i16 %tmp_139, i16* %A_V_2_3_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 284 'store' <Predicate = (tmp_72 & tmp_140 == 3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 285 [1/1] (2.32ns)   --->   "store i16 %tmp_139, i16* %A_V_2_2_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 285 'store' <Predicate = (tmp_72 & tmp_140 == 2)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 286 [1/1] (2.32ns)   --->   "store i16 %tmp_139, i16* %A_V_2_1_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 286 'store' <Predicate = (tmp_72 & tmp_140 == 1)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 287 [1/1] (2.32ns)   --->   "store i16 %tmp_139, i16* %A_V_2_0_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 287 'store' <Predicate = (tmp_72 & tmp_140 == 0)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 288 [1/1] (2.32ns)   --->   "store i16 %tmp_139, i16* %A_V_2_24_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 288 'store' <Predicate = (tmp_72 & tmp_140 == 31) | (tmp_72 & tmp_140 == 30) | (tmp_72 & tmp_140 == 29) | (tmp_72 & tmp_140 == 28) | (tmp_72 & tmp_140 == 27) | (tmp_72 & tmp_140 == 26) | (tmp_72 & tmp_140 == 25) | (tmp_72 & tmp_140 == 24)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_17 : Operation 289 [1/1] (0.00ns)   --->   "br label %14" [./../hw_library/fixed_point_stream_convolution.h:111]   --->   Operation 289 'br' <Predicate = (tmp_72)> <Delay = 0.00>
ST_17 : Operation 290 [1/1] (1.87ns)   --->   "%next_urem1 = add i7 %phi_urem1, 1"   --->   Operation 290 'add' 'next_urem1' <Predicate = (!tmp_71)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 291 [1/1] (1.48ns)   --->   "%tmp_145 = icmp ult i7 %next_urem1, 3"   --->   Operation 291 'icmp' 'tmp_145' <Predicate = (!tmp_71)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 292 [1/1] (0.99ns)   --->   "%idx_urem1 = select i1 %tmp_145, i7 %next_urem1, i7 0"   --->   Operation 292 'select' 'idx_urem1' <Predicate = (!tmp_71)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 293 [1/1] (1.87ns)   --->   "%next_urem = add i7 %phi_urem, 1"   --->   Operation 293 'add' 'next_urem' <Predicate = (!tmp_71)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 294 [1/1] (1.48ns)   --->   "%tmp_146 = icmp ult i7 %next_urem, 3"   --->   Operation 294 'icmp' 'tmp_146' <Predicate = (!tmp_71)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 295 [1/1] (0.99ns)   --->   "%idx_urem = select i1 %tmp_146, i7 %next_urem, i7 0"   --->   Operation 295 'select' 'idx_urem' <Predicate = (!tmp_71)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 296 [1/1] (0.00ns)   --->   "%empty_129 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str69, i32 %tmp_57)" [./../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 296 'specregionend' 'empty_129' <Predicate = (!tmp_71)> <Delay = 0.00>
ST_17 : Operation 297 [1/1] (0.00ns)   --->   "br label %.preheader318" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 297 'br' <Predicate = (!tmp_71)> <Delay = 0.00>

State 18 <SV = 11> <Delay = 1.76>
ST_18 : Operation 298 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str18) nounwind" [./../hw_library/fixed_point_stream_convolution.h:120]   --->   Operation 298 'specloopname' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_56 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str18)" [./../hw_library/fixed_point_stream_convolution.h:120]   --->   Operation 299 'specregionbegin' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 300 [1/1] (1.76ns)   --->   "br label %15" [./../hw_library/fixed_point_stream_convolution.h:121]   --->   Operation 300 'br' <Predicate = true> <Delay = 1.76>

State 19 <SV = 12> <Delay = 6.91>
ST_19 : Operation 301 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i34 [ 0, %.preheader.preheader.critedge ], [ %indvar_flatten_next7, %ifFalse ]"   --->   Operation 301 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 302 [1/1] (0.00ns)   --->   "%ib = phi i32 [ 0, %.preheader.preheader.critedge ], [ %tmp_83_mid2_v, %ifFalse ]" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 302 'phi' 'ib' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 303 [1/1] (0.00ns)   --->   "%p_6 = phi i32 [ 0, %.preheader.preheader.critedge ], [ %sum_V_s, %ifFalse ]" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 303 'phi' 'p_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 304 [1/1] (0.00ns)   --->   "%ic = phi i2 [ 0, %.preheader.preheader.critedge ], [ %ic_3, %ifFalse ]"   --->   Operation 304 'phi' 'ic' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 305 [1/1] (2.48ns)   --->   "%exitcond_flatten8 = icmp eq i34 %indvar_flatten6, %bound4" [./../hw_library/fixed_point_stream_convolution.h:82]   --->   Operation 305 'icmp' 'exitcond_flatten8' <Predicate = true> <Delay = 2.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 306 [1/1] (2.63ns)   --->   "%indvar_flatten_next7 = add i34 %indvar_flatten6, 1"   --->   Operation 306 'add' 'indvar_flatten_next7' <Predicate = true> <Delay = 2.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 307 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten8, label %.critedge, label %.reset" [./../hw_library/fixed_point_stream_convolution.h:82]   --->   Operation 307 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 308 [1/1] (2.55ns)   --->   "%ib_3 = add nsw i32 1, %ib" [./../hw_library/fixed_point_stream_convolution.h:121]   --->   Operation 308 'add' 'ib_3' <Predicate = (!exitcond_flatten8)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 309 [1/1] (0.95ns)   --->   "%exitcond9 = icmp eq i2 %ic, -1" [./../hw_library/fixed_point_stream_convolution.h:124]   --->   Operation 309 'icmp' 'exitcond9' <Predicate = (!exitcond_flatten8)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 310 [1/1] (0.99ns)   --->   "%ic_mid2 = select i1 %exitcond9, i2 0, i2 %ic" [./../hw_library/fixed_point_stream_convolution.h:124]   --->   Operation 310 'select' 'ic_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 311 [1/1] (0.69ns)   --->   "%tmp_83_mid2_v = select i1 %exitcond9, i32 %ib_3, i32 %ib" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 311 'select' 'tmp_83_mid2_v' <Predicate = (!exitcond_flatten8)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_142 = trunc i32 %tmp_83_mid2_v to i8" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 312 'trunc' 'tmp_142' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_143 = trunc i32 %tmp_83_mid2_v to i6" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 313 'trunc' 'tmp_143' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 314 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %tmp_143, i2 0)" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 314 'bitconcatenate' 'p_shl2_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 315 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_134 = sub i8 %p_shl2_cast, %tmp_142" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 315 'sub' 'tmp_134' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 316 [1/1] (0.00ns)   --->   "%ic3_cast = zext i2 %ic_mid2 to i8" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 316 'zext' 'ic3_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 317 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp_135 = add i8 %ic3_cast, %tmp_134" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 317 'add' 'tmp_135' <Predicate = (!exitcond_flatten8)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 318 [1/1] (1.56ns)   --->   "%ic_3 = add i2 1, %ic_mid2" [./../hw_library/fixed_point_stream_convolution.h:124]   --->   Operation 318 'add' 'ic_3' <Predicate = (!exitcond_flatten8)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 319 [1/1] (0.00ns)   --->   "br label %15"   --->   Operation 319 'br' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>

State 20 <SV = 13> <Delay = 3.25>
ST_20 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_135_cast = sext i8 %tmp_135 to i64" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 320 'sext' 'tmp_135_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 321 [1/1] (0.00ns)   --->   "%B_V_2_1_addr_2 = getelementptr [96 x i16]* @B_V_2_1, i64 0, i64 %tmp_135_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 321 'getelementptr' 'B_V_2_1_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 322 [1/1] (0.00ns)   --->   "%B_V_2_10_addr_2 = getelementptr [96 x i16]* @B_V_2_10, i64 0, i64 %tmp_135_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 322 'getelementptr' 'B_V_2_10_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 323 [1/1] (0.00ns)   --->   "%B_V_2_13_addr_2 = getelementptr [96 x i16]* @B_V_2_13, i64 0, i64 %tmp_135_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 323 'getelementptr' 'B_V_2_13_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 324 [1/1] (0.00ns)   --->   "%B_V_2_16_addr_2 = getelementptr [96 x i16]* @B_V_2_16, i64 0, i64 %tmp_135_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 324 'getelementptr' 'B_V_2_16_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 325 [1/1] (0.00ns)   --->   "%B_V_2_19_addr_2 = getelementptr [96 x i16]* @B_V_2_19, i64 0, i64 %tmp_135_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 325 'getelementptr' 'B_V_2_19_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 326 [1/1] (0.00ns)   --->   "%B_V_2_21_addr_2 = getelementptr [96 x i16]* @B_V_2_21, i64 0, i64 %tmp_135_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 326 'getelementptr' 'B_V_2_21_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 327 [1/1] (0.00ns)   --->   "%B_V_2_23_addr_2 = getelementptr [96 x i16]* @B_V_2_23, i64 0, i64 %tmp_135_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 327 'getelementptr' 'B_V_2_23_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 328 [1/1] (0.00ns)   --->   "%B_V_2_4_addr_2 = getelementptr [96 x i16]* @B_V_2_4, i64 0, i64 %tmp_135_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 328 'getelementptr' 'B_V_2_4_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 329 [1/1] (0.00ns)   --->   "%B_V_2_7_addr_2 = getelementptr [96 x i16]* @B_V_2_7, i64 0, i64 %tmp_135_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 329 'getelementptr' 'B_V_2_7_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 330 [2/2] (3.25ns)   --->   "%B_V_2_1_load = load i16* %B_V_2_1_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 330 'load' 'B_V_2_1_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_20 : Operation 331 [2/2] (3.25ns)   --->   "%B_V_2_4_load = load i16* %B_V_2_4_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 331 'load' 'B_V_2_4_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_20 : Operation 332 [2/2] (3.25ns)   --->   "%B_V_2_7_load = load i16* %B_V_2_7_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 332 'load' 'B_V_2_7_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_20 : Operation 333 [2/2] (3.25ns)   --->   "%B_V_2_10_load = load i16* %B_V_2_10_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 333 'load' 'B_V_2_10_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_20 : Operation 334 [2/2] (3.25ns)   --->   "%B_V_2_13_load = load i16* %B_V_2_13_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 334 'load' 'B_V_2_13_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_20 : Operation 335 [2/2] (3.25ns)   --->   "%B_V_2_16_load = load i16* %B_V_2_16_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 335 'load' 'B_V_2_16_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_20 : Operation 336 [2/2] (3.25ns)   --->   "%B_V_2_19_load = load i16* %B_V_2_19_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 336 'load' 'B_V_2_19_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_20 : Operation 337 [2/2] (3.25ns)   --->   "%B_V_2_21_load = load i16* %B_V_2_21_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 337 'load' 'B_V_2_21_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_20 : Operation 338 [2/2] (3.25ns)   --->   "%B_V_2_23_load = load i16* %B_V_2_23_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 338 'load' 'B_V_2_23_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_20 : Operation 339 [1/1] (0.95ns)   --->   "%ifzero = icmp eq i2 %ic_3, -1" [./../hw_library/fixed_point_stream_convolution.h:124]   --->   Operation 339 'icmp' 'ifzero' <Predicate = (!exitcond_flatten8)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 340 [1/1] (0.00ns)   --->   "br i1 %ifzero, label %ifTrue, label %ifFalse" [./../hw_library/fixed_point_stream_convolution.h:124]   --->   Operation 340 'br' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>

State 21 <SV = 14> <Delay = 3.25>
ST_21 : Operation 341 [1/1] (0.00ns)   --->   "%ic3 = zext i2 %ic_mid2 to i64" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 341 'zext' 'ic3' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 342 [1/1] (0.00ns)   --->   "%A_V_2_1_addr_2 = getelementptr [3 x i16]* @A_V_2_1, i64 0, i64 %ic3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 342 'getelementptr' 'A_V_2_1_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 343 [1/1] (0.00ns)   --->   "%A_V_2_10_addr_2 = getelementptr [3 x i16]* @A_V_2_10, i64 0, i64 %ic3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 343 'getelementptr' 'A_V_2_10_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 344 [1/1] (0.00ns)   --->   "%A_V_2_11_addr_2 = getelementptr [3 x i16]* @A_V_2_11, i64 0, i64 %ic3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 344 'getelementptr' 'A_V_2_11_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 345 [1/1] (0.00ns)   --->   "%A_V_2_13_addr_2 = getelementptr [3 x i16]* @A_V_2_13, i64 0, i64 %ic3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 345 'getelementptr' 'A_V_2_13_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 346 [1/1] (0.00ns)   --->   "%A_V_2_16_addr_2 = getelementptr [3 x i16]* @A_V_2_16, i64 0, i64 %ic3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 346 'getelementptr' 'A_V_2_16_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 347 [1/1] (0.00ns)   --->   "%A_V_2_19_addr_2 = getelementptr [3 x i16]* @A_V_2_19, i64 0, i64 %ic3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 347 'getelementptr' 'A_V_2_19_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 348 [1/1] (0.00ns)   --->   "%A_V_2_20_addr_2 = getelementptr [3 x i16]* @A_V_2_20, i64 0, i64 %ic3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 348 'getelementptr' 'A_V_2_20_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 349 [1/1] (0.00ns)   --->   "%A_V_2_21_addr_2 = getelementptr [3 x i16]* @A_V_2_21, i64 0, i64 %ic3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 349 'getelementptr' 'A_V_2_21_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 350 [1/1] (0.00ns)   --->   "%A_V_2_23_addr_2 = getelementptr [3 x i16]* @A_V_2_23, i64 0, i64 %ic3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 350 'getelementptr' 'A_V_2_23_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 351 [1/1] (0.00ns)   --->   "%A_V_2_4_addr_2 = getelementptr [3 x i16]* @A_V_2_4, i64 0, i64 %ic3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 351 'getelementptr' 'A_V_2_4_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 352 [1/1] (0.00ns)   --->   "%A_V_2_7_addr_2 = getelementptr [3 x i16]* @A_V_2_7, i64 0, i64 %ic3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 352 'getelementptr' 'A_V_2_7_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 353 [1/1] (0.00ns)   --->   "%A_V_2_8_addr_2 = getelementptr [3 x i16]* @A_V_2_8, i64 0, i64 %ic3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 353 'getelementptr' 'A_V_2_8_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 354 [1/1] (0.00ns)   --->   "%B_V_2_11_addr_2 = getelementptr [96 x i16]* @B_V_2_11, i64 0, i64 %tmp_135_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 354 'getelementptr' 'B_V_2_11_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 355 [1/1] (0.00ns)   --->   "%B_V_2_14_addr_2 = getelementptr [96 x i16]* @B_V_2_14, i64 0, i64 %tmp_135_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 355 'getelementptr' 'B_V_2_14_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 356 [1/1] (0.00ns)   --->   "%B_V_2_17_addr_2 = getelementptr [96 x i16]* @B_V_2_17, i64 0, i64 %tmp_135_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 356 'getelementptr' 'B_V_2_17_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 357 [1/1] (0.00ns)   --->   "%B_V_2_18_addr_2 = getelementptr [96 x i16]* @B_V_2_18, i64 0, i64 %tmp_135_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 357 'getelementptr' 'B_V_2_18_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 358 [1/1] (0.00ns)   --->   "%B_V_2_2_addr_2 = getelementptr [96 x i16]* @B_V_2_2, i64 0, i64 %tmp_135_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 358 'getelementptr' 'B_V_2_2_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 359 [1/1] (0.00ns)   --->   "%B_V_2_20_addr_2 = getelementptr [96 x i16]* @B_V_2_20, i64 0, i64 %tmp_135_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 359 'getelementptr' 'B_V_2_20_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 360 [1/1] (0.00ns)   --->   "%B_V_2_22_addr_2 = getelementptr [96 x i16]* @B_V_2_22, i64 0, i64 %tmp_135_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 360 'getelementptr' 'B_V_2_22_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 361 [1/1] (0.00ns)   --->   "%B_V_2_24_addr_2 = getelementptr [96 x i16]* @B_V_2_24, i64 0, i64 %tmp_135_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 361 'getelementptr' 'B_V_2_24_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 362 [1/1] (0.00ns)   --->   "%B_V_2_5_addr_2 = getelementptr [96 x i16]* @B_V_2_5, i64 0, i64 %tmp_135_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 362 'getelementptr' 'B_V_2_5_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 363 [1/1] (0.00ns)   --->   "%B_V_2_6_addr_2 = getelementptr [96 x i16]* @B_V_2_6, i64 0, i64 %tmp_135_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 363 'getelementptr' 'B_V_2_6_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 364 [1/1] (0.00ns)   --->   "%B_V_2_8_addr_2 = getelementptr [96 x i16]* @B_V_2_8, i64 0, i64 %tmp_135_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 364 'getelementptr' 'B_V_2_8_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 365 [1/1] (0.00ns)   --->   "%B_V_2_9_addr_2 = getelementptr [96 x i16]* @B_V_2_9, i64 0, i64 %tmp_135_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 365 'getelementptr' 'B_V_2_9_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 366 [2/2] (2.32ns)   --->   "%A_V_2_1_load = load i16* %A_V_2_1_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 366 'load' 'A_V_2_1_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_21 : Operation 367 [1/2] (3.25ns)   --->   "%B_V_2_1_load = load i16* %B_V_2_1_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 367 'load' 'B_V_2_1_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_21 : Operation 368 [2/2] (3.25ns)   --->   "%B_V_2_2_load = load i16* %B_V_2_2_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 368 'load' 'B_V_2_2_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_21 : Operation 369 [2/2] (2.32ns)   --->   "%A_V_2_4_load = load i16* %A_V_2_4_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 369 'load' 'A_V_2_4_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_21 : Operation 370 [1/2] (3.25ns)   --->   "%B_V_2_4_load = load i16* %B_V_2_4_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 370 'load' 'B_V_2_4_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_21 : Operation 371 [2/2] (3.25ns)   --->   "%B_V_2_5_load = load i16* %B_V_2_5_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 371 'load' 'B_V_2_5_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_21 : Operation 372 [2/2] (3.25ns)   --->   "%B_V_2_6_load = load i16* %B_V_2_6_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 372 'load' 'B_V_2_6_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_21 : Operation 373 [2/2] (2.32ns)   --->   "%A_V_2_7_load = load i16* %A_V_2_7_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 373 'load' 'A_V_2_7_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_21 : Operation 374 [1/2] (3.25ns)   --->   "%B_V_2_7_load = load i16* %B_V_2_7_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 374 'load' 'B_V_2_7_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_21 : Operation 375 [2/2] (2.32ns)   --->   "%A_V_2_8_load = load i16* %A_V_2_8_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 375 'load' 'A_V_2_8_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_21 : Operation 376 [2/2] (3.25ns)   --->   "%B_V_2_8_load = load i16* %B_V_2_8_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 376 'load' 'B_V_2_8_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_21 : Operation 377 [2/2] (3.25ns)   --->   "%B_V_2_9_load = load i16* %B_V_2_9_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 377 'load' 'B_V_2_9_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_21 : Operation 378 [2/2] (2.32ns)   --->   "%A_V_2_10_load = load i16* %A_V_2_10_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 378 'load' 'A_V_2_10_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_21 : Operation 379 [1/2] (3.25ns)   --->   "%B_V_2_10_load = load i16* %B_V_2_10_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 379 'load' 'B_V_2_10_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_21 : Operation 380 [2/2] (2.32ns)   --->   "%A_V_2_11_load = load i16* %A_V_2_11_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 380 'load' 'A_V_2_11_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_21 : Operation 381 [2/2] (3.25ns)   --->   "%B_V_2_11_load = load i16* %B_V_2_11_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 381 'load' 'B_V_2_11_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_21 : Operation 382 [2/2] (2.32ns)   --->   "%A_V_2_13_load = load i16* %A_V_2_13_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 382 'load' 'A_V_2_13_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_21 : Operation 383 [1/2] (3.25ns)   --->   "%B_V_2_13_load = load i16* %B_V_2_13_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 383 'load' 'B_V_2_13_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_21 : Operation 384 [2/2] (3.25ns)   --->   "%B_V_2_14_load = load i16* %B_V_2_14_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 384 'load' 'B_V_2_14_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_21 : Operation 385 [2/2] (2.32ns)   --->   "%A_V_2_16_load = load i16* %A_V_2_16_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 385 'load' 'A_V_2_16_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_21 : Operation 386 [1/2] (3.25ns)   --->   "%B_V_2_16_load = load i16* %B_V_2_16_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 386 'load' 'B_V_2_16_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_21 : Operation 387 [2/2] (3.25ns)   --->   "%B_V_2_17_load = load i16* %B_V_2_17_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 387 'load' 'B_V_2_17_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_21 : Operation 388 [2/2] (3.25ns)   --->   "%B_V_2_18_load = load i16* %B_V_2_18_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 388 'load' 'B_V_2_18_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_21 : Operation 389 [2/2] (2.32ns)   --->   "%A_V_2_19_load = load i16* %A_V_2_19_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 389 'load' 'A_V_2_19_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_21 : Operation 390 [1/2] (3.25ns)   --->   "%B_V_2_19_load = load i16* %B_V_2_19_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 390 'load' 'B_V_2_19_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_21 : Operation 391 [2/2] (2.32ns)   --->   "%A_V_2_20_load = load i16* %A_V_2_20_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 391 'load' 'A_V_2_20_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_21 : Operation 392 [2/2] (3.25ns)   --->   "%B_V_2_20_load = load i16* %B_V_2_20_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 392 'load' 'B_V_2_20_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_21 : Operation 393 [2/2] (2.32ns)   --->   "%A_V_2_21_load = load i16* %A_V_2_21_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 393 'load' 'A_V_2_21_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_21 : Operation 394 [1/2] (3.25ns)   --->   "%B_V_2_21_load = load i16* %B_V_2_21_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 394 'load' 'B_V_2_21_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_21 : Operation 395 [2/2] (3.25ns)   --->   "%B_V_2_22_load = load i16* %B_V_2_22_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 395 'load' 'B_V_2_22_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_21 : Operation 396 [2/2] (2.32ns)   --->   "%A_V_2_23_load = load i16* %A_V_2_23_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 396 'load' 'A_V_2_23_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_21 : Operation 397 [1/2] (3.25ns)   --->   "%B_V_2_23_load = load i16* %B_V_2_23_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 397 'load' 'B_V_2_23_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_21 : Operation 398 [2/2] (3.25ns)   --->   "%B_V_2_24_load = load i16* %B_V_2_24_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 398 'load' 'B_V_2_24_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>

State 22 <SV = 15> <Delay = 8.70>
ST_22 : Operation 399 [1/1] (0.00ns)   --->   "%A_V_2_0_addr_2 = getelementptr [3 x i16]* @A_V_2_0, i64 0, i64 %ic3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 399 'getelementptr' 'A_V_2_0_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 400 [1/1] (0.00ns)   --->   "%A_V_2_12_addr_2 = getelementptr [3 x i16]* @A_V_2_12, i64 0, i64 %ic3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 400 'getelementptr' 'A_V_2_12_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 401 [1/1] (0.00ns)   --->   "%A_V_2_14_addr_2 = getelementptr [3 x i16]* @A_V_2_14, i64 0, i64 %ic3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 401 'getelementptr' 'A_V_2_14_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 402 [1/1] (0.00ns)   --->   "%A_V_2_15_addr_2 = getelementptr [3 x i16]* @A_V_2_15, i64 0, i64 %ic3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 402 'getelementptr' 'A_V_2_15_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 403 [1/1] (0.00ns)   --->   "%A_V_2_17_addr_2 = getelementptr [3 x i16]* @A_V_2_17, i64 0, i64 %ic3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 403 'getelementptr' 'A_V_2_17_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 404 [1/1] (0.00ns)   --->   "%A_V_2_18_addr_2 = getelementptr [3 x i16]* @A_V_2_18, i64 0, i64 %ic3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 404 'getelementptr' 'A_V_2_18_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 405 [1/1] (0.00ns)   --->   "%A_V_2_2_addr_2 = getelementptr [3 x i16]* @A_V_2_2, i64 0, i64 %ic3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 405 'getelementptr' 'A_V_2_2_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 406 [1/1] (0.00ns)   --->   "%A_V_2_22_addr_2 = getelementptr [3 x i16]* @A_V_2_22, i64 0, i64 %ic3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 406 'getelementptr' 'A_V_2_22_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 407 [1/1] (0.00ns)   --->   "%A_V_2_24_addr_2 = getelementptr [3 x i16]* @A_V_2_24, i64 0, i64 %ic3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 407 'getelementptr' 'A_V_2_24_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 408 [1/1] (0.00ns)   --->   "%A_V_2_3_addr_2 = getelementptr [3 x i16]* @A_V_2_3, i64 0, i64 %ic3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 408 'getelementptr' 'A_V_2_3_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 409 [1/1] (0.00ns)   --->   "%A_V_2_5_addr_2 = getelementptr [3 x i16]* @A_V_2_5, i64 0, i64 %ic3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 409 'getelementptr' 'A_V_2_5_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 410 [1/1] (0.00ns)   --->   "%A_V_2_6_addr_2 = getelementptr [3 x i16]* @A_V_2_6, i64 0, i64 %ic3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 410 'getelementptr' 'A_V_2_6_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 411 [1/1] (0.00ns)   --->   "%A_V_2_9_addr_2 = getelementptr [3 x i16]* @A_V_2_9, i64 0, i64 %ic3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 411 'getelementptr' 'A_V_2_9_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 412 [1/1] (0.00ns)   --->   "%B_V_2_0_addr_2 = getelementptr [96 x i16]* @B_V_2_0, i64 0, i64 %tmp_135_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 412 'getelementptr' 'B_V_2_0_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 413 [1/1] (0.00ns)   --->   "%B_V_2_12_addr_2 = getelementptr [96 x i16]* @B_V_2_12, i64 0, i64 %tmp_135_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 413 'getelementptr' 'B_V_2_12_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 414 [1/1] (0.00ns)   --->   "%B_V_2_15_addr_2 = getelementptr [96 x i16]* @B_V_2_15, i64 0, i64 %tmp_135_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 414 'getelementptr' 'B_V_2_15_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 415 [1/1] (0.00ns)   --->   "%B_V_2_3_addr_2 = getelementptr [96 x i16]* @B_V_2_3, i64 0, i64 %tmp_135_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 415 'getelementptr' 'B_V_2_3_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 416 [2/2] (2.32ns)   --->   "%A_V_2_0_load = load i16* %A_V_2_0_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 416 'load' 'A_V_2_0_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_22 : Operation 417 [2/2] (3.25ns)   --->   "%B_V_2_0_load = load i16* %B_V_2_0_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 417 'load' 'B_V_2_0_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_22 : Operation 418 [1/2] (2.32ns)   --->   "%A_V_2_1_load = load i16* %A_V_2_1_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 418 'load' 'A_V_2_1_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_22 : Operation 419 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i16 %A_V_2_1_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 419 'sext' 'lhs_V_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 420 [1/1] (0.00ns)   --->   "%rhs_V_1 = sext i16 %B_V_2_1_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 420 'sext' 'rhs_V_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 421 [1/1] (6.38ns) (root node of the DSP)   --->   "%ret_V_1 = mul nsw i32 %rhs_V_1, %lhs_V_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 421 'mul' 'ret_V_1' <Predicate = (!exitcond_flatten8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 422 [2/2] (2.32ns)   --->   "%A_V_2_2_load = load i16* %A_V_2_2_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 422 'load' 'A_V_2_2_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_22 : Operation 423 [1/2] (3.25ns)   --->   "%B_V_2_2_load = load i16* %B_V_2_2_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 423 'load' 'B_V_2_2_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_22 : Operation 424 [2/2] (2.32ns)   --->   "%A_V_2_3_load = load i16* %A_V_2_3_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 424 'load' 'A_V_2_3_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_22 : Operation 425 [2/2] (3.25ns)   --->   "%B_V_2_3_load = load i16* %B_V_2_3_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 425 'load' 'B_V_2_3_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_22 : Operation 426 [1/2] (2.32ns)   --->   "%A_V_2_4_load = load i16* %A_V_2_4_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 426 'load' 'A_V_2_4_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_22 : Operation 427 [1/1] (0.00ns)   --->   "%lhs_V_4 = sext i16 %A_V_2_4_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 427 'sext' 'lhs_V_4' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 428 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i16 %B_V_2_4_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 428 'sext' 'rhs_V_4' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 429 [1/1] (6.38ns) (root node of the DSP)   --->   "%ret_V_4 = mul nsw i32 %rhs_V_4, %lhs_V_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 429 'mul' 'ret_V_4' <Predicate = (!exitcond_flatten8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 430 [2/2] (2.32ns)   --->   "%A_V_2_5_load = load i16* %A_V_2_5_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 430 'load' 'A_V_2_5_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_22 : Operation 431 [1/2] (3.25ns)   --->   "%B_V_2_5_load = load i16* %B_V_2_5_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 431 'load' 'B_V_2_5_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_22 : Operation 432 [2/2] (2.32ns)   --->   "%A_V_2_6_load = load i16* %A_V_2_6_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 432 'load' 'A_V_2_6_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_22 : Operation 433 [1/2] (3.25ns)   --->   "%B_V_2_6_load = load i16* %B_V_2_6_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 433 'load' 'B_V_2_6_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_22 : Operation 434 [1/2] (2.32ns)   --->   "%A_V_2_7_load = load i16* %A_V_2_7_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 434 'load' 'A_V_2_7_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_22 : Operation 435 [1/1] (0.00ns)   --->   "%lhs_V_7 = sext i16 %A_V_2_7_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 435 'sext' 'lhs_V_7' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 436 [1/1] (0.00ns)   --->   "%rhs_V_7 = sext i16 %B_V_2_7_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 436 'sext' 'rhs_V_7' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 437 [1/1] (6.38ns) (root node of the DSP)   --->   "%ret_V_7 = mul nsw i32 %rhs_V_7, %lhs_V_7" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 437 'mul' 'ret_V_7' <Predicate = (!exitcond_flatten8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 438 [1/2] (2.32ns)   --->   "%A_V_2_8_load = load i16* %A_V_2_8_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 438 'load' 'A_V_2_8_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_22 : Operation 439 [1/2] (3.25ns)   --->   "%B_V_2_8_load = load i16* %B_V_2_8_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 439 'load' 'B_V_2_8_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_22 : Operation 440 [2/2] (2.32ns)   --->   "%A_V_2_9_load = load i16* %A_V_2_9_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 440 'load' 'A_V_2_9_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_22 : Operation 441 [1/2] (3.25ns)   --->   "%B_V_2_9_load = load i16* %B_V_2_9_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 441 'load' 'B_V_2_9_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_22 : Operation 442 [1/2] (2.32ns)   --->   "%A_V_2_10_load = load i16* %A_V_2_10_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 442 'load' 'A_V_2_10_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_22 : Operation 443 [1/1] (0.00ns)   --->   "%lhs_V_10 = sext i16 %A_V_2_10_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 443 'sext' 'lhs_V_10' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 444 [1/1] (0.00ns)   --->   "%rhs_V_10 = sext i16 %B_V_2_10_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 444 'sext' 'rhs_V_10' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 445 [1/1] (6.38ns) (root node of the DSP)   --->   "%ret_V_10 = mul nsw i32 %rhs_V_10, %lhs_V_10" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 445 'mul' 'ret_V_10' <Predicate = (!exitcond_flatten8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 446 [1/2] (2.32ns)   --->   "%A_V_2_11_load = load i16* %A_V_2_11_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 446 'load' 'A_V_2_11_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_22 : Operation 447 [1/2] (3.25ns)   --->   "%B_V_2_11_load = load i16* %B_V_2_11_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 447 'load' 'B_V_2_11_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_22 : Operation 448 [2/2] (2.32ns)   --->   "%A_V_2_12_load = load i16* %A_V_2_12_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 448 'load' 'A_V_2_12_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_22 : Operation 449 [2/2] (3.25ns)   --->   "%B_V_2_12_load = load i16* %B_V_2_12_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 449 'load' 'B_V_2_12_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_22 : Operation 450 [1/2] (2.32ns)   --->   "%A_V_2_13_load = load i16* %A_V_2_13_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 450 'load' 'A_V_2_13_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_22 : Operation 451 [1/1] (0.00ns)   --->   "%lhs_V_13 = sext i16 %A_V_2_13_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 451 'sext' 'lhs_V_13' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 452 [1/1] (0.00ns)   --->   "%rhs_V_13 = sext i16 %B_V_2_13_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 452 'sext' 'rhs_V_13' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 453 [1/1] (6.38ns) (root node of the DSP)   --->   "%ret_V_13 = mul nsw i32 %rhs_V_13, %lhs_V_13" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 453 'mul' 'ret_V_13' <Predicate = (!exitcond_flatten8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 454 [2/2] (2.32ns)   --->   "%A_V_2_14_load = load i16* %A_V_2_14_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 454 'load' 'A_V_2_14_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_22 : Operation 455 [1/2] (3.25ns)   --->   "%B_V_2_14_load = load i16* %B_V_2_14_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 455 'load' 'B_V_2_14_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_22 : Operation 456 [2/2] (2.32ns)   --->   "%A_V_2_15_load = load i16* %A_V_2_15_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 456 'load' 'A_V_2_15_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_22 : Operation 457 [2/2] (3.25ns)   --->   "%B_V_2_15_load = load i16* %B_V_2_15_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 457 'load' 'B_V_2_15_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_22 : Operation 458 [1/2] (2.32ns)   --->   "%A_V_2_16_load = load i16* %A_V_2_16_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 458 'load' 'A_V_2_16_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_22 : Operation 459 [1/1] (0.00ns)   --->   "%lhs_V_16 = sext i16 %A_V_2_16_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 459 'sext' 'lhs_V_16' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 460 [1/1] (0.00ns)   --->   "%rhs_V_16 = sext i16 %B_V_2_16_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 460 'sext' 'rhs_V_16' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 461 [1/1] (6.38ns) (root node of the DSP)   --->   "%ret_V_16 = mul nsw i32 %rhs_V_16, %lhs_V_16" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 461 'mul' 'ret_V_16' <Predicate = (!exitcond_flatten8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 462 [2/2] (2.32ns)   --->   "%A_V_2_17_load = load i16* %A_V_2_17_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 462 'load' 'A_V_2_17_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_22 : Operation 463 [1/2] (3.25ns)   --->   "%B_V_2_17_load = load i16* %B_V_2_17_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 463 'load' 'B_V_2_17_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_22 : Operation 464 [2/2] (2.32ns)   --->   "%A_V_2_18_load = load i16* %A_V_2_18_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 464 'load' 'A_V_2_18_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_22 : Operation 465 [1/2] (3.25ns)   --->   "%B_V_2_18_load = load i16* %B_V_2_18_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 465 'load' 'B_V_2_18_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_22 : Operation 466 [1/2] (2.32ns)   --->   "%A_V_2_19_load = load i16* %A_V_2_19_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 466 'load' 'A_V_2_19_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_22 : Operation 467 [1/1] (0.00ns)   --->   "%lhs_V_19 = sext i16 %A_V_2_19_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 467 'sext' 'lhs_V_19' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 468 [1/1] (0.00ns)   --->   "%rhs_V_19 = sext i16 %B_V_2_19_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 468 'sext' 'rhs_V_19' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 469 [1/1] (6.38ns) (root node of the DSP)   --->   "%ret_V_19 = mul nsw i32 %rhs_V_19, %lhs_V_19" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 469 'mul' 'ret_V_19' <Predicate = (!exitcond_flatten8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 470 [1/2] (2.32ns)   --->   "%A_V_2_20_load = load i16* %A_V_2_20_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 470 'load' 'A_V_2_20_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_22 : Operation 471 [1/2] (3.25ns)   --->   "%B_V_2_20_load = load i16* %B_V_2_20_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 471 'load' 'B_V_2_20_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_22 : Operation 472 [1/2] (2.32ns)   --->   "%A_V_2_21_load = load i16* %A_V_2_21_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 472 'load' 'A_V_2_21_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_22 : Operation 473 [1/1] (0.00ns)   --->   "%lhs_V_21 = sext i16 %A_V_2_21_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 473 'sext' 'lhs_V_21' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 474 [1/1] (0.00ns)   --->   "%rhs_V_21 = sext i16 %B_V_2_21_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 474 'sext' 'rhs_V_21' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 475 [1/1] (6.38ns) (root node of the DSP)   --->   "%ret_V_21 = mul nsw i32 %rhs_V_21, %lhs_V_21" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 475 'mul' 'ret_V_21' <Predicate = (!exitcond_flatten8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 476 [2/2] (2.32ns)   --->   "%A_V_2_22_load = load i16* %A_V_2_22_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 476 'load' 'A_V_2_22_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_22 : Operation 477 [1/2] (3.25ns)   --->   "%B_V_2_22_load = load i16* %B_V_2_22_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 477 'load' 'B_V_2_22_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_22 : Operation 478 [1/2] (2.32ns)   --->   "%A_V_2_23_load = load i16* %A_V_2_23_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 478 'load' 'A_V_2_23_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_22 : Operation 479 [1/1] (0.00ns)   --->   "%lhs_V_23 = sext i16 %A_V_2_23_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 479 'sext' 'lhs_V_23' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 480 [1/1] (0.00ns)   --->   "%rhs_V_23 = sext i16 %B_V_2_23_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 480 'sext' 'rhs_V_23' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 481 [1/1] (6.38ns) (root node of the DSP)   --->   "%ret_V_23 = mul nsw i32 %rhs_V_23, %lhs_V_23" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 481 'mul' 'ret_V_23' <Predicate = (!exitcond_flatten8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 482 [2/2] (2.32ns)   --->   "%A_V_2_24_load = load i16* %A_V_2_24_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 482 'load' 'A_V_2_24_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_22 : Operation 483 [1/2] (3.25ns)   --->   "%B_V_2_24_load = load i16* %B_V_2_24_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 483 'load' 'B_V_2_24_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>

State 23 <SV = 16> <Delay = 9.40>
ST_23 : Operation 484 [1/2] (2.32ns)   --->   "%A_V_2_0_load = load i16* %A_V_2_0_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 484 'load' 'A_V_2_0_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_23 : Operation 485 [1/2] (3.25ns)   --->   "%B_V_2_0_load = load i16* %B_V_2_0_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 485 'load' 'B_V_2_0_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_23 : Operation 486 [1/2] (2.32ns)   --->   "%A_V_2_2_load = load i16* %A_V_2_2_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 486 'load' 'A_V_2_2_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_23 : Operation 487 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i16 %A_V_2_2_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 487 'sext' 'lhs_V_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_23 : Operation 488 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i16 %B_V_2_2_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 488 'sext' 'rhs_V_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_23 : Operation 489 [1/1] (3.36ns) (grouped into DSP with root node tmp5)   --->   "%ret_V_2 = mul nsw i32 %rhs_V_2, %lhs_V_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 489 'mul' 'ret_V_2' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 490 [1/2] (2.32ns)   --->   "%A_V_2_3_load = load i16* %A_V_2_3_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 490 'load' 'A_V_2_3_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_23 : Operation 491 [1/2] (3.25ns)   --->   "%B_V_2_3_load = load i16* %B_V_2_3_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 491 'load' 'B_V_2_3_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_23 : Operation 492 [1/2] (2.32ns)   --->   "%A_V_2_5_load = load i16* %A_V_2_5_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 492 'load' 'A_V_2_5_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_23 : Operation 493 [1/1] (0.00ns)   --->   "%lhs_V_5 = sext i16 %A_V_2_5_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 493 'sext' 'lhs_V_5' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_23 : Operation 494 [1/1] (0.00ns)   --->   "%rhs_V_5 = sext i16 %B_V_2_5_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 494 'sext' 'rhs_V_5' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_23 : Operation 495 [1/1] (3.36ns) (grouped into DSP with root node tmp7)   --->   "%ret_V_5 = mul nsw i32 %rhs_V_5, %lhs_V_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 495 'mul' 'ret_V_5' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 496 [1/2] (2.32ns)   --->   "%A_V_2_6_load = load i16* %A_V_2_6_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 496 'load' 'A_V_2_6_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_23 : Operation 497 [1/1] (0.00ns)   --->   "%lhs_V_6 = sext i16 %A_V_2_6_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 497 'sext' 'lhs_V_6' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_23 : Operation 498 [1/1] (0.00ns)   --->   "%rhs_V_6 = sext i16 %B_V_2_6_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 498 'sext' 'rhs_V_6' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_23 : Operation 499 [1/1] (3.36ns) (grouped into DSP with root node tmp9)   --->   "%ret_V_6 = mul nsw i32 %rhs_V_6, %lhs_V_6" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 499 'mul' 'ret_V_6' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 500 [1/1] (0.00ns)   --->   "%lhs_V_8 = sext i16 %A_V_2_8_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 500 'sext' 'lhs_V_8' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_23 : Operation 501 [1/1] (0.00ns)   --->   "%rhs_V_8 = sext i16 %B_V_2_8_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 501 'sext' 'rhs_V_8' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_23 : Operation 502 [1/1] (3.36ns) (grouped into DSP with root node tmp10)   --->   "%ret_V_8 = mul nsw i32 %rhs_V_8, %lhs_V_8" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 502 'mul' 'ret_V_8' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 503 [1/2] (2.32ns)   --->   "%A_V_2_9_load = load i16* %A_V_2_9_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 503 'load' 'A_V_2_9_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_23 : Operation 504 [1/1] (0.00ns)   --->   "%lhs_V_9 = sext i16 %A_V_2_9_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 504 'sext' 'lhs_V_9' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_23 : Operation 505 [1/1] (0.00ns)   --->   "%rhs_V_9 = sext i16 %B_V_2_9_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 505 'sext' 'rhs_V_9' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_23 : Operation 506 [1/1] (3.36ns) (grouped into DSP with root node tmp11)   --->   "%ret_V_9 = mul nsw i32 %rhs_V_9, %lhs_V_9" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 506 'mul' 'ret_V_9' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 507 [1/1] (0.00ns)   --->   "%lhs_V_11 = sext i16 %A_V_2_11_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 507 'sext' 'lhs_V_11' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_23 : Operation 508 [1/1] (0.00ns)   --->   "%rhs_V_11 = sext i16 %B_V_2_11_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 508 'sext' 'rhs_V_11' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_23 : Operation 509 [1/1] (3.36ns) (grouped into DSP with root node tmp12)   --->   "%ret_V_11 = mul nsw i32 %rhs_V_11, %lhs_V_11" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 509 'mul' 'ret_V_11' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 510 [1/2] (2.32ns)   --->   "%A_V_2_12_load = load i16* %A_V_2_12_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 510 'load' 'A_V_2_12_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_23 : Operation 511 [1/2] (3.25ns)   --->   "%B_V_2_12_load = load i16* %B_V_2_12_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 511 'load' 'B_V_2_12_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_23 : Operation 512 [1/2] (2.32ns)   --->   "%A_V_2_14_load = load i16* %A_V_2_14_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 512 'load' 'A_V_2_14_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_23 : Operation 513 [1/1] (0.00ns)   --->   "%lhs_V_14 = sext i16 %A_V_2_14_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 513 'sext' 'lhs_V_14' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_23 : Operation 514 [1/1] (0.00ns)   --->   "%rhs_V_14 = sext i16 %B_V_2_14_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 514 'sext' 'rhs_V_14' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_23 : Operation 515 [1/1] (3.36ns) (grouped into DSP with root node tmp16)   --->   "%ret_V_14 = mul nsw i32 %rhs_V_14, %lhs_V_14" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 515 'mul' 'ret_V_14' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 516 [1/2] (2.32ns)   --->   "%A_V_2_15_load = load i16* %A_V_2_15_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 516 'load' 'A_V_2_15_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_23 : Operation 517 [1/2] (3.25ns)   --->   "%B_V_2_15_load = load i16* %B_V_2_15_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 517 'load' 'B_V_2_15_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_23 : Operation 518 [1/2] (2.32ns)   --->   "%A_V_2_17_load = load i16* %A_V_2_17_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 518 'load' 'A_V_2_17_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_23 : Operation 519 [1/1] (0.00ns)   --->   "%lhs_V_17 = sext i16 %A_V_2_17_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 519 'sext' 'lhs_V_17' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_23 : Operation 520 [1/1] (0.00ns)   --->   "%rhs_V_17 = sext i16 %B_V_2_17_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 520 'sext' 'rhs_V_17' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_23 : Operation 521 [1/1] (3.36ns) (grouped into DSP with root node tmp18)   --->   "%ret_V_17 = mul nsw i32 %rhs_V_17, %lhs_V_17" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 521 'mul' 'ret_V_17' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 522 [1/2] (2.32ns)   --->   "%A_V_2_18_load = load i16* %A_V_2_18_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 522 'load' 'A_V_2_18_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_23 : Operation 523 [1/1] (0.00ns)   --->   "%lhs_V_18 = sext i16 %A_V_2_18_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 523 'sext' 'lhs_V_18' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_23 : Operation 524 [1/1] (0.00ns)   --->   "%rhs_V_18 = sext i16 %B_V_2_18_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 524 'sext' 'rhs_V_18' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_23 : Operation 525 [1/1] (3.36ns) (grouped into DSP with root node tmp20)   --->   "%ret_V_18 = mul nsw i32 %rhs_V_18, %lhs_V_18" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 525 'mul' 'ret_V_18' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 526 [1/1] (0.00ns)   --->   "%lhs_V_20 = sext i16 %A_V_2_20_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 526 'sext' 'lhs_V_20' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_23 : Operation 527 [1/1] (0.00ns)   --->   "%rhs_V_20 = sext i16 %B_V_2_20_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 527 'sext' 'rhs_V_20' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_23 : Operation 528 [1/1] (3.36ns) (grouped into DSP with root node tmp21)   --->   "%ret_V_20 = mul nsw i32 %rhs_V_20, %lhs_V_20" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 528 'mul' 'ret_V_20' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 529 [1/2] (2.32ns)   --->   "%A_V_2_22_load = load i16* %A_V_2_22_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 529 'load' 'A_V_2_22_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_23 : Operation 530 [1/1] (0.00ns)   --->   "%lhs_V_22 = sext i16 %A_V_2_22_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 530 'sext' 'lhs_V_22' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_23 : Operation 531 [1/1] (0.00ns)   --->   "%rhs_V_22 = sext i16 %B_V_2_22_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 531 'sext' 'rhs_V_22' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_23 : Operation 532 [1/1] (3.36ns) (grouped into DSP with root node tmp23)   --->   "%ret_V_22 = mul nsw i32 %rhs_V_22, %lhs_V_22" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 532 'mul' 'ret_V_22' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 533 [1/2] (2.32ns)   --->   "%A_V_2_24_load = load i16* %A_V_2_24_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 533 'load' 'A_V_2_24_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_23 : Operation 534 [1/1] (0.00ns)   --->   "%lhs_V_s = sext i16 %A_V_2_24_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 534 'sext' 'lhs_V_s' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_23 : Operation 535 [1/1] (0.00ns)   --->   "%rhs_V_s = sext i16 %B_V_2_24_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 535 'sext' 'rhs_V_s' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_23 : Operation 536 [1/1] (3.36ns) (grouped into DSP with root node tmp24)   --->   "%ret_V_s = mul nsw i32 %rhs_V_s, %lhs_V_s" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 536 'mul' 'ret_V_s' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 537 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp5 = add i32 %ret_V_1, %ret_V_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 537 'add' 'tmp5' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 538 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp7 = add i32 %ret_V_4, %ret_V_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 538 'add' 'tmp7' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 539 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp10 = add i32 %ret_V_7, %ret_V_8" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 539 'add' 'tmp10' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 540 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp9 = add i32 %tmp10, %ret_V_6" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 540 'add' 'tmp9' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 541 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp12 = add i32 %ret_V_10, %ret_V_11" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 541 'add' 'tmp12' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 542 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp11 = add i32 %tmp12, %ret_V_9" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 542 'add' 'tmp11' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 543 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp16 = add i32 %ret_V_13, %ret_V_14" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 543 'add' 'tmp16' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 544 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp18 = add i32 %ret_V_16, %ret_V_17" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 544 'add' 'tmp18' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 545 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp21 = add i32 %ret_V_19, %ret_V_20" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 545 'add' 'tmp21' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 546 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp20 = add i32 %tmp21, %ret_V_18" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 546 'add' 'tmp20' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 547 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp23 = add i32 %ret_V_21, %ret_V_22" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 547 'add' 'tmp23' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 548 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp24 = add i32 %ret_V_23, %ret_V_s" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 548 'add' 'tmp24' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 17> <Delay = 10.7>
ST_24 : Operation 549 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %A_V_2_0_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 549 'sext' 'lhs_V' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_24 : Operation 550 [1/1] (0.00ns)   --->   "%rhs_V = sext i16 %B_V_2_0_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 550 'sext' 'rhs_V' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_24 : Operation 551 [1/1] (3.36ns) (grouped into DSP with root node tmp4)   --->   "%ret_V = mul nsw i32 %rhs_V, %lhs_V" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 551 'mul' 'ret_V' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 552 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i16 %A_V_2_3_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 552 'sext' 'lhs_V_3' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_24 : Operation 553 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i16 %B_V_2_3_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 553 'sext' 'rhs_V_3' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_24 : Operation 554 [1/1] (3.36ns) (grouped into DSP with root node tmp6)   --->   "%ret_V_3 = mul nsw i32 %rhs_V_3, %lhs_V_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 554 'mul' 'ret_V_3' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 555 [1/1] (0.00ns)   --->   "%lhs_V_12 = sext i16 %A_V_2_12_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 555 'sext' 'lhs_V_12' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_24 : Operation 556 [1/1] (0.00ns)   --->   "%rhs_V_12 = sext i16 %B_V_2_12_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 556 'sext' 'rhs_V_12' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_24 : Operation 557 [1/1] (3.36ns) (grouped into DSP with root node tmp15)   --->   "%ret_V_12 = mul nsw i32 %rhs_V_12, %lhs_V_12" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 557 'mul' 'ret_V_12' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 558 [1/1] (0.00ns)   --->   "%lhs_V_15 = sext i16 %A_V_2_15_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 558 'sext' 'lhs_V_15' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_24 : Operation 559 [1/1] (0.00ns)   --->   "%rhs_V_15 = sext i16 %B_V_2_15_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 559 'sext' 'rhs_V_15' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_24 : Operation 560 [1/1] (3.36ns) (grouped into DSP with root node tmp17)   --->   "%ret_V_15 = mul nsw i32 %rhs_V_15, %lhs_V_15" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 560 'mul' 'ret_V_15' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 561 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp4 = add i32 %tmp5, %ret_V" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 561 'add' 'tmp4' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 562 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp6 = add i32 %tmp7, %ret_V_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 562 'add' 'tmp6' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 563 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i32 %tmp6, %tmp4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 563 'add' 'tmp3' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 564 [1/1] (2.55ns)   --->   "%tmp8 = add i32 %tmp11, %tmp9" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 564 'add' 'tmp8' <Predicate = (!exitcond_flatten8)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 565 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp2 = add i32 %tmp8, %tmp3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 565 'add' 'tmp2' <Predicate = (!exitcond_flatten8)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 566 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp15 = add i32 %tmp16, %ret_V_12" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 566 'add' 'tmp15' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 567 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp17 = add i32 %tmp18, %ret_V_15" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 567 'add' 'tmp17' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 568 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp14 = add i32 %tmp17, %tmp15" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 568 'add' 'tmp14' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 569 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp22 = add i32 %tmp24, %tmp23" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 569 'add' 'tmp22' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 570 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp19 = add i32 %tmp22, %tmp20" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 570 'add' 'tmp19' <Predicate = (!exitcond_flatten8)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 571 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp13 = add i32 %tmp19, %tmp14" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 571 'add' 'tmp13' <Predicate = (!exitcond_flatten8)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 18> <Delay = 7.62>
ST_25 : Operation 572 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @L2_L3_str)"   --->   Operation 572 'specloopname' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_25 : Operation 573 [1/1] (0.69ns)   --->   "%p_6_mid2 = select i1 %exitcond9, i32 0, i32 %p_6" [./../hw_library/fixed_point_stream_convolution.h:124]   --->   Operation 573 'select' 'p_6_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 574 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str20) nounwind" [./../hw_library/fixed_point_stream_convolution.h:124]   --->   Operation 574 'specloopname' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_25 : Operation 575 [1/1] (0.00ns)   --->   "%tmp_59 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str20)" [./../hw_library/fixed_point_stream_convolution.h:124]   --->   Operation 575 'specregionbegin' 'tmp_59' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_25 : Operation 576 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./../hw_library/fixed_point_stream_convolution.h:125]   --->   Operation 576 'specpipeline' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_25 : Operation 577 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_27 = add nsw i32 %tmp13, %tmp2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 577 'add' 'tmp_27' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 578 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_V_s = add nsw i32 %p_6_mid2, %tmp_27" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 578 'add' 'sum_V_s' <Predicate = (!exitcond_flatten8)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 579 [1/1] (0.00ns)   --->   "%empty_130 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str20, i32 %tmp_59)" [./../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 579 'specregionend' 'empty_130' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_25 : Operation 580 [1/1] (2.55ns)   --->   "%p_neg = sub i32 0, %sum_V_s" [./../hw_library/fixed_point_stream_convolution.h:130]   --->   Operation 580 'sub' 'p_neg' <Predicate = (ifzero)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 581 [1/1] (0.00ns)   --->   "%tmp_136 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %p_neg, i32 15, i32 31)" [./../hw_library/fixed_point_stream_convolution.h:130]   --->   Operation 581 'partselect' 'tmp_136' <Predicate = (ifzero)> <Delay = 0.00>

State 26 <SV = 19> <Delay = 6.49>
ST_26 : Operation 582 [1/1] (0.00ns)   --->   "%tmp_144 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sum_V_s, i32 31)" [./../hw_library/fixed_point_stream_convolution.h:130]   --->   Operation 582 'bitselect' 'tmp_144' <Predicate = (ifzero)> <Delay = 0.00>
ST_26 : Operation 583 [1/1] (0.00ns)   --->   "%p_lshr_cast = zext i17 %tmp_136 to i18" [./../hw_library/fixed_point_stream_convolution.h:130]   --->   Operation 583 'zext' 'p_lshr_cast' <Predicate = (ifzero)> <Delay = 0.00>
ST_26 : Operation 584 [1/1] (2.10ns)   --->   "%p_neg_t = sub i18 0, %p_lshr_cast" [./../hw_library/fixed_point_stream_convolution.h:130]   --->   Operation 584 'sub' 'p_neg_t' <Predicate = (ifzero)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 585 [1/1] (0.00ns)   --->   "%tmp_137 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %sum_V_s, i32 15, i32 31)" [./../hw_library/fixed_point_stream_convolution.h:130]   --->   Operation 585 'partselect' 'tmp_137' <Predicate = (ifzero)> <Delay = 0.00>
ST_26 : Operation 586 [1/1] (0.00ns)   --->   "%p_lshr_f_cast = zext i17 %tmp_137 to i18" [./../hw_library/fixed_point_stream_convolution.h:130]   --->   Operation 586 'zext' 'p_lshr_f_cast' <Predicate = (ifzero)> <Delay = 0.00>
ST_26 : Operation 587 [1/1] (0.75ns)   --->   "%output_data = select i1 %tmp_144, i18 %p_neg_t, i18 %p_lshr_f_cast" [./../hw_library/fixed_point_stream_convolution.h:130]   --->   Operation 587 'select' 'output_data' <Predicate = (ifzero)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 588 [1/1] (0.00ns)   --->   "%tmp_V_120 = sext i18 %output_data to i32" [./../hw_library/fixed_point_stream_convolution.h:130]   --->   Operation 588 'sext' 'tmp_V_120' <Predicate = (ifzero)> <Delay = 0.00>
ST_26 : Operation 589 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_120)" [./../hw_library/fixed_point_stream_convolution.h:132]   --->   Operation 589 'write' <Predicate = (ifzero)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_26 : Operation 590 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 590 'br' <Predicate = (ifzero)> <Delay = 0.00>

State 27 <SV = 13> <Delay = 0.00>
ST_27 : Operation 591 [1/1] (0.00ns)   --->   "%empty_131 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str18, i32 %tmp_56)" [./../hw_library/fixed_point_stream_convolution.h:134]   --->   Operation 591 'specregionend' 'empty_131' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 592 [1/1] (0.00ns)   --->   "br label %8" [./../hw_library/fixed_point_stream_convolution.h:102]   --->   Operation 592 'br' <Predicate = true> <Delay = 0.00>

State 28 <SV = 8> <Delay = 8.51>
ST_28 : Operation 593 [1/1] (8.51ns)   --->   "%tmp_65 = mul i32 %tmp1, %tmp_V_103" [./../hw_library/fixed_point_stream_convolution.h:75]   --->   Operation 593 'mul' 'tmp_65' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 594 [1/1] (0.00ns)   --->   "store i32 %tmp_65, i32* @B_ROW_2, align 4" [./../hw_library/fixed_point_stream_convolution.h:75]   --->   Operation 594 'store' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 595 [1/1] (1.76ns)   --->   "br label %.preheader321" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 595 'br' <Predicate = true> <Delay = 1.76>

State 29 <SV = 9> <Delay = 7.90>
ST_29 : Operation 596 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i12 [ 0, %0 ], [ %indvar_flatten_next, %5 ]"   --->   Operation 596 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 597 [1/1] (0.00ns)   --->   "%i = phi i6 [ 0, %0 ], [ %tmp_76_mid2_v, %5 ]" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 597 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 598 [1/1] (0.00ns)   --->   "%j = phi i7 [ 0, %0 ], [ %j_8, %5 ]"   --->   Operation 598 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 599 [1/1] (0.00ns)   --->   "%i_cast = zext i6 %i to i32" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 599 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 600 [1/1] (2.47ns)   --->   "%tmp_67 = icmp ult i32 %i_cast, %tmp_V_109" [./../hw_library/fixed_point_stream_convolution.h:82]   --->   Operation 600 'icmp' 'tmp_67' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 601 [1/1] (1.99ns)   --->   "%exitcond_flatten = icmp eq i12 %indvar_flatten, -1696"   --->   Operation 601 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 602 [1/1] (1.54ns)   --->   "%indvar_flatten_next = add i12 %indvar_flatten, 1"   --->   Operation 602 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 603 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.loopexit322.loopexit, label %.preheader321.preheader"   --->   Operation 603 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 604 [1/1] (1.82ns)   --->   "%i_6 = add i6 %i, 1" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 604 'add' 'i_6' <Predicate = (!exitcond_flatten)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 605 [1/1] (1.48ns)   --->   "%tmp_133 = icmp eq i7 %j, -53" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 605 'icmp' 'tmp_133' <Predicate = (!exitcond_flatten)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 606 [1/1] (0.99ns)   --->   "%j_mid2 = select i1 %tmp_133, i7 0, i7 %j" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 606 'select' 'j_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 607 [1/1] (0.00ns)   --->   "%i_cast_mid1 = zext i6 %i_6 to i32" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 607 'zext' 'i_cast_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_29 : Operation 608 [1/1] (1.18ns)   --->   "%tmp_76_mid2_v = select i1 %tmp_133, i6 %i_6, i6 %i" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 608 'select' 'tmp_76_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 609 [1/1] (2.47ns)   --->   "%tmp_77_mid1 = icmp ult i32 %i_cast_mid1, %tmp_V_109" [./../hw_library/fixed_point_stream_convolution.h:82]   --->   Operation 609 'icmp' 'tmp_77_mid1' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%tmp_77_mid2 = select i1 %tmp_133, i1 %tmp_77_mid1, i1 %tmp_67" [./../hw_library/fixed_point_stream_convolution.h:82]   --->   Operation 610 'select' 'tmp_77_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 611 [1/1] (0.00ns)   --->   "%j_cast = zext i7 %j_mid2 to i32" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 611 'zext' 'j_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_29 : Operation 612 [1/1] (0.00ns)   --->   "%tmp_55 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str68)" [./../hw_library/fixed_point_stream_convolution.h:80]   --->   Operation 612 'specregionbegin' 'tmp_55' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_29 : Operation 613 [1/1] (2.47ns)   --->   "%tmp_69 = icmp ult i32 %j_cast, %tmp_65" [./../hw_library/fixed_point_stream_convolution.h:82]   --->   Operation 613 'icmp' 'tmp_69' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 614 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_cond = and i1 %tmp_69, %tmp_77_mid2" [./../hw_library/fixed_point_stream_convolution.h:82]   --->   Operation 614 'and' 'or_cond' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 615 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %1, label %3" [./../hw_library/fixed_point_stream_convolution.h:82]   --->   Operation 615 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_29 : Operation 616 [11/11] (4.21ns)   --->   "%newIndex9 = urem i7 %j_mid2, 3" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 616 'urem' 'newIndex9' <Predicate = (!exitcond_flatten & !or_cond)> <Delay = 4.21> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 617 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 617 'br' <Predicate = (!exitcond_flatten & !or_cond)> <Delay = 0.00>
ST_29 : Operation 618 [11/11] (4.21ns)   --->   "%newIndex7 = urem i7 %j_mid2, 3" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 618 'urem' 'newIndex7' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 4.21> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 619 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str68, i32 %tmp_55)" [./../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 619 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_29 : Operation 620 [1/1] (1.87ns)   --->   "%j_8 = add i7 %j_mid2, 1" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 620 'add' 'j_8' <Predicate = (!exitcond_flatten)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 621 [1/1] (0.00ns)   --->   "br label %.preheader321" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 621 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 30 <SV = 10> <Delay = 4.21>
ST_30 : Operation 622 [10/11] (4.21ns)   --->   "%newIndex9 = urem i7 %j_mid2, 3" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 622 'urem' 'newIndex9' <Predicate = (!or_cond)> <Delay = 4.21> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 623 [10/11] (4.21ns)   --->   "%newIndex7 = urem i7 %j_mid2, 3" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 623 'urem' 'newIndex7' <Predicate = (or_cond)> <Delay = 4.21> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 11> <Delay = 4.21>
ST_31 : Operation 624 [9/11] (4.21ns)   --->   "%newIndex9 = urem i7 %j_mid2, 3" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 624 'urem' 'newIndex9' <Predicate = (!or_cond)> <Delay = 4.21> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 625 [9/11] (4.21ns)   --->   "%newIndex7 = urem i7 %j_mid2, 3" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 625 'urem' 'newIndex7' <Predicate = (or_cond)> <Delay = 4.21> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 12> <Delay = 4.21>
ST_32 : Operation 626 [8/11] (4.21ns)   --->   "%newIndex9 = urem i7 %j_mid2, 3" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 626 'urem' 'newIndex9' <Predicate = (!or_cond)> <Delay = 4.21> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 627 [8/11] (4.21ns)   --->   "%newIndex7 = urem i7 %j_mid2, 3" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 627 'urem' 'newIndex7' <Predicate = (or_cond)> <Delay = 4.21> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 13> <Delay = 4.21>
ST_33 : Operation 628 [7/11] (4.21ns)   --->   "%newIndex9 = urem i7 %j_mid2, 3" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 628 'urem' 'newIndex9' <Predicate = (!or_cond)> <Delay = 4.21> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 629 [7/11] (4.21ns)   --->   "%newIndex7 = urem i7 %j_mid2, 3" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 629 'urem' 'newIndex7' <Predicate = (or_cond)> <Delay = 4.21> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 14> <Delay = 4.21>
ST_34 : Operation 630 [6/11] (4.21ns)   --->   "%newIndex9 = urem i7 %j_mid2, 3" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 630 'urem' 'newIndex9' <Predicate = (!or_cond)> <Delay = 4.21> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 631 [6/11] (4.21ns)   --->   "%newIndex7 = urem i7 %j_mid2, 3" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 631 'urem' 'newIndex7' <Predicate = (or_cond)> <Delay = 4.21> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 15> <Delay = 4.21>
ST_35 : Operation 632 [5/11] (4.21ns)   --->   "%newIndex9 = urem i7 %j_mid2, 3" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 632 'urem' 'newIndex9' <Predicate = (!or_cond)> <Delay = 4.21> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 633 [5/11] (4.21ns)   --->   "%newIndex7 = urem i7 %j_mid2, 3" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 633 'urem' 'newIndex7' <Predicate = (or_cond)> <Delay = 4.21> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 16> <Delay = 4.21>
ST_36 : Operation 634 [4/11] (4.21ns)   --->   "%newIndex9 = urem i7 %j_mid2, 3" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 634 'urem' 'newIndex9' <Predicate = (!or_cond)> <Delay = 4.21> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 635 [4/11] (4.21ns)   --->   "%newIndex7 = urem i7 %j_mid2, 3" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 635 'urem' 'newIndex7' <Predicate = (or_cond)> <Delay = 4.21> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 17> <Delay = 4.21>
ST_37 : Operation 636 [3/11] (4.21ns)   --->   "%newIndex9 = urem i7 %j_mid2, 3" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 636 'urem' 'newIndex9' <Predicate = (!or_cond)> <Delay = 4.21> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 637 [3/11] (4.21ns)   --->   "%newIndex7 = urem i7 %j_mid2, 3" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 637 'urem' 'newIndex7' <Predicate = (or_cond)> <Delay = 4.21> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 18> <Delay = 4.21>
ST_38 : Operation 638 [2/11] (4.21ns)   --->   "%newIndex9 = urem i7 %j_mid2, 3" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 638 'urem' 'newIndex9' <Predicate = (!or_cond)> <Delay = 4.21> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 639 [2/11] (4.21ns)   --->   "%newIndex7 = urem i7 %j_mid2, 3" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 639 'urem' 'newIndex7' <Predicate = (or_cond)> <Delay = 4.21> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 19> <Delay = 6.12>
ST_39 : Operation 640 [1/1] (0.00ns)   --->   "%tmp_76_mid2_cast = zext i6 %tmp_76_mid2_v to i8" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 640 'zext' 'tmp_76_mid2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_39 : Operation 641 [1/1] (0.00ns)   --->   "%tmp_129 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %tmp_76_mid2_v, i2 0)" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 641 'bitconcatenate' 'tmp_129' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_39 : Operation 642 [1/1] (1.91ns)   --->   "%tmp_130 = sub i8 %tmp_129, %tmp_76_mid2_cast" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 642 'sub' 'tmp_130' <Predicate = (!exitcond_flatten)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 643 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./../hw_library/fixed_point_stream_convolution.h:81]   --->   Operation 643 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_39 : Operation 644 [1/11] (4.21ns)   --->   "%newIndex9 = urem i7 %j_mid2, 3" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 644 'urem' 'newIndex9' <Predicate = (!or_cond)> <Delay = 4.21> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 645 [1/1] (0.00ns)   --->   "%newIndex1_cast = zext i7 %newIndex9 to i8" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 645 'zext' 'newIndex1_cast' <Predicate = (!or_cond)> <Delay = 0.00>
ST_39 : Operation 646 [1/1] (1.91ns)   --->   "%tmp_132 = add i8 %newIndex1_cast, %tmp_130" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 646 'add' 'tmp_132' <Predicate = (!or_cond)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 647 [1/11] (4.21ns)   --->   "%newIndex7 = urem i7 %j_mid2, 3" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 647 'urem' 'newIndex7' <Predicate = (or_cond)> <Delay = 4.21> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 648 [1/1] (0.00ns)   --->   "%newIndex8_cast = zext i7 %newIndex7 to i8" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 648 'zext' 'newIndex8_cast' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 649 [1/1] (1.91ns)   --->   "%tmp_131 = add i8 %tmp_130, %newIndex8_cast" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 649 'add' 'tmp_131' <Predicate = (or_cond)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 20> <Delay = 7.26>
ST_40 : Operation 650 [1/1] (0.00ns)   --->   "%zext9_cast = zext i7 %j_mid2 to i16" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 650 'zext' 'zext9_cast' <Predicate = (!or_cond)> <Delay = 0.00>
ST_40 : Operation 651 [1/1] (4.35ns)   --->   "%mul1 = mul i16 %zext9_cast, 171" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 651 'mul' 'mul1' <Predicate = (!or_cond)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 652 [1/1] (0.00ns)   --->   "%arrayNo8 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %mul1, i32 9, i32 15)" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 652 'partselect' 'arrayNo8' <Predicate = (!or_cond)> <Delay = 0.00>
ST_40 : Operation 653 [1/1] (0.00ns)   --->   "%tmp_132_cast = sext i8 %tmp_132 to i64" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 653 'sext' 'tmp_132_cast' <Predicate = (!or_cond)> <Delay = 0.00>
ST_40 : Operation 654 [1/1] (0.00ns)   --->   "%B_V_2_0_addr_1 = getelementptr [96 x i16]* @B_V_2_0, i64 0, i64 %tmp_132_cast" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 654 'getelementptr' 'B_V_2_0_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_40 : Operation 655 [1/1] (0.00ns)   --->   "%B_V_2_1_addr_1 = getelementptr [96 x i16]* @B_V_2_1, i64 0, i64 %tmp_132_cast" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 655 'getelementptr' 'B_V_2_1_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_40 : Operation 656 [1/1] (0.00ns)   --->   "%B_V_2_10_addr_1 = getelementptr [96 x i16]* @B_V_2_10, i64 0, i64 %tmp_132_cast" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 656 'getelementptr' 'B_V_2_10_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_40 : Operation 657 [1/1] (0.00ns)   --->   "%B_V_2_11_addr_1 = getelementptr [96 x i16]* @B_V_2_11, i64 0, i64 %tmp_132_cast" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 657 'getelementptr' 'B_V_2_11_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_40 : Operation 658 [1/1] (0.00ns)   --->   "%B_V_2_12_addr_1 = getelementptr [96 x i16]* @B_V_2_12, i64 0, i64 %tmp_132_cast" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 658 'getelementptr' 'B_V_2_12_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_40 : Operation 659 [1/1] (0.00ns)   --->   "%B_V_2_13_addr_1 = getelementptr [96 x i16]* @B_V_2_13, i64 0, i64 %tmp_132_cast" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 659 'getelementptr' 'B_V_2_13_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_40 : Operation 660 [1/1] (0.00ns)   --->   "%B_V_2_14_addr_1 = getelementptr [96 x i16]* @B_V_2_14, i64 0, i64 %tmp_132_cast" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 660 'getelementptr' 'B_V_2_14_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_40 : Operation 661 [1/1] (0.00ns)   --->   "%B_V_2_15_addr_1 = getelementptr [96 x i16]* @B_V_2_15, i64 0, i64 %tmp_132_cast" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 661 'getelementptr' 'B_V_2_15_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_40 : Operation 662 [1/1] (0.00ns)   --->   "%B_V_2_16_addr_1 = getelementptr [96 x i16]* @B_V_2_16, i64 0, i64 %tmp_132_cast" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 662 'getelementptr' 'B_V_2_16_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_40 : Operation 663 [1/1] (0.00ns)   --->   "%B_V_2_17_addr_1 = getelementptr [96 x i16]* @B_V_2_17, i64 0, i64 %tmp_132_cast" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 663 'getelementptr' 'B_V_2_17_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_40 : Operation 664 [1/1] (0.00ns)   --->   "%B_V_2_18_addr_1 = getelementptr [96 x i16]* @B_V_2_18, i64 0, i64 %tmp_132_cast" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 664 'getelementptr' 'B_V_2_18_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_40 : Operation 665 [1/1] (0.00ns)   --->   "%B_V_2_19_addr_1 = getelementptr [96 x i16]* @B_V_2_19, i64 0, i64 %tmp_132_cast" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 665 'getelementptr' 'B_V_2_19_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_40 : Operation 666 [1/1] (0.00ns)   --->   "%B_V_2_2_addr_1 = getelementptr [96 x i16]* @B_V_2_2, i64 0, i64 %tmp_132_cast" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 666 'getelementptr' 'B_V_2_2_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_40 : Operation 667 [1/1] (0.00ns)   --->   "%B_V_2_20_addr_1 = getelementptr [96 x i16]* @B_V_2_20, i64 0, i64 %tmp_132_cast" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 667 'getelementptr' 'B_V_2_20_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_40 : Operation 668 [1/1] (0.00ns)   --->   "%B_V_2_21_addr_1 = getelementptr [96 x i16]* @B_V_2_21, i64 0, i64 %tmp_132_cast" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 668 'getelementptr' 'B_V_2_21_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_40 : Operation 669 [1/1] (0.00ns)   --->   "%B_V_2_22_addr_1 = getelementptr [96 x i16]* @B_V_2_22, i64 0, i64 %tmp_132_cast" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 669 'getelementptr' 'B_V_2_22_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_40 : Operation 670 [1/1] (0.00ns)   --->   "%B_V_2_23_addr_1 = getelementptr [96 x i16]* @B_V_2_23, i64 0, i64 %tmp_132_cast" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 670 'getelementptr' 'B_V_2_23_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_40 : Operation 671 [1/1] (0.00ns)   --->   "%B_V_2_24_addr_1 = getelementptr [96 x i16]* @B_V_2_24, i64 0, i64 %tmp_132_cast" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 671 'getelementptr' 'B_V_2_24_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_40 : Operation 672 [1/1] (0.00ns)   --->   "%B_V_2_3_addr_1 = getelementptr [96 x i16]* @B_V_2_3, i64 0, i64 %tmp_132_cast" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 672 'getelementptr' 'B_V_2_3_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_40 : Operation 673 [1/1] (0.00ns)   --->   "%B_V_2_4_addr_1 = getelementptr [96 x i16]* @B_V_2_4, i64 0, i64 %tmp_132_cast" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 673 'getelementptr' 'B_V_2_4_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_40 : Operation 674 [1/1] (0.00ns)   --->   "%B_V_2_5_addr_1 = getelementptr [96 x i16]* @B_V_2_5, i64 0, i64 %tmp_132_cast" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 674 'getelementptr' 'B_V_2_5_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_40 : Operation 675 [1/1] (0.00ns)   --->   "%B_V_2_6_addr_1 = getelementptr [96 x i16]* @B_V_2_6, i64 0, i64 %tmp_132_cast" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 675 'getelementptr' 'B_V_2_6_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_40 : Operation 676 [1/1] (0.00ns)   --->   "%B_V_2_7_addr_1 = getelementptr [96 x i16]* @B_V_2_7, i64 0, i64 %tmp_132_cast" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 676 'getelementptr' 'B_V_2_7_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_40 : Operation 677 [1/1] (0.00ns)   --->   "%B_V_2_8_addr_1 = getelementptr [96 x i16]* @B_V_2_8, i64 0, i64 %tmp_132_cast" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 677 'getelementptr' 'B_V_2_8_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_40 : Operation 678 [1/1] (0.00ns)   --->   "%B_V_2_9_addr_1 = getelementptr [96 x i16]* @B_V_2_9, i64 0, i64 %tmp_132_cast" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 678 'getelementptr' 'B_V_2_9_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_40 : Operation 679 [1/1] (1.42ns)   --->   "switch i7 %arrayNo8, label %branch99 [
    i7 0, label %branch75
    i7 1, label %branch76
    i7 2, label %branch77
    i7 3, label %branch78
    i7 4, label %branch79
    i7 5, label %branch80
    i7 6, label %branch81
    i7 7, label %branch82
    i7 8, label %branch83
    i7 9, label %branch84
    i7 10, label %branch85
    i7 11, label %branch86
    i7 12, label %branch87
    i7 13, label %branch88
    i7 14, label %branch89
    i7 15, label %branch90
    i7 16, label %branch91
    i7 17, label %branch92
    i7 18, label %branch93
    i7 19, label %branch94
    i7 20, label %branch95
    i7 21, label %branch96
    i7 22, label %branch97
    i7 23, label %branch98
  ]" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 679 'switch' <Predicate = (!or_cond)> <Delay = 1.42>
ST_40 : Operation 680 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_2_23_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 680 'store' <Predicate = (!or_cond & arrayNo8 == 23)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 681 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 681 'br' <Predicate = (!or_cond & arrayNo8 == 23)> <Delay = 0.00>
ST_40 : Operation 682 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_2_22_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 682 'store' <Predicate = (!or_cond & arrayNo8 == 22)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 683 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 683 'br' <Predicate = (!or_cond & arrayNo8 == 22)> <Delay = 0.00>
ST_40 : Operation 684 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_2_21_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 684 'store' <Predicate = (!or_cond & arrayNo8 == 21)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 685 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 685 'br' <Predicate = (!or_cond & arrayNo8 == 21)> <Delay = 0.00>
ST_40 : Operation 686 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_2_20_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 686 'store' <Predicate = (!or_cond & arrayNo8 == 20)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 687 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 687 'br' <Predicate = (!or_cond & arrayNo8 == 20)> <Delay = 0.00>
ST_40 : Operation 688 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_2_19_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 688 'store' <Predicate = (!or_cond & arrayNo8 == 19)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 689 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 689 'br' <Predicate = (!or_cond & arrayNo8 == 19)> <Delay = 0.00>
ST_40 : Operation 690 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_2_18_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 690 'store' <Predicate = (!or_cond & arrayNo8 == 18)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 691 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 691 'br' <Predicate = (!or_cond & arrayNo8 == 18)> <Delay = 0.00>
ST_40 : Operation 692 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_2_17_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 692 'store' <Predicate = (!or_cond & arrayNo8 == 17)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 693 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 693 'br' <Predicate = (!or_cond & arrayNo8 == 17)> <Delay = 0.00>
ST_40 : Operation 694 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_2_16_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 694 'store' <Predicate = (!or_cond & arrayNo8 == 16)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 695 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 695 'br' <Predicate = (!or_cond & arrayNo8 == 16)> <Delay = 0.00>
ST_40 : Operation 696 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_2_15_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 696 'store' <Predicate = (!or_cond & arrayNo8 == 15)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 697 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 697 'br' <Predicate = (!or_cond & arrayNo8 == 15)> <Delay = 0.00>
ST_40 : Operation 698 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_2_14_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 698 'store' <Predicate = (!or_cond & arrayNo8 == 14)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 699 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 699 'br' <Predicate = (!or_cond & arrayNo8 == 14)> <Delay = 0.00>
ST_40 : Operation 700 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_2_13_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 700 'store' <Predicate = (!or_cond & arrayNo8 == 13)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 701 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 701 'br' <Predicate = (!or_cond & arrayNo8 == 13)> <Delay = 0.00>
ST_40 : Operation 702 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_2_12_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 702 'store' <Predicate = (!or_cond & arrayNo8 == 12)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 703 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 703 'br' <Predicate = (!or_cond & arrayNo8 == 12)> <Delay = 0.00>
ST_40 : Operation 704 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_2_11_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 704 'store' <Predicate = (!or_cond & arrayNo8 == 11)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 705 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 705 'br' <Predicate = (!or_cond & arrayNo8 == 11)> <Delay = 0.00>
ST_40 : Operation 706 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_2_10_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 706 'store' <Predicate = (!or_cond & arrayNo8 == 10)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 707 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 707 'br' <Predicate = (!or_cond & arrayNo8 == 10)> <Delay = 0.00>
ST_40 : Operation 708 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_2_9_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 708 'store' <Predicate = (!or_cond & arrayNo8 == 9)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 709 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 709 'br' <Predicate = (!or_cond & arrayNo8 == 9)> <Delay = 0.00>
ST_40 : Operation 710 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_2_8_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 710 'store' <Predicate = (!or_cond & arrayNo8 == 8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 711 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 711 'br' <Predicate = (!or_cond & arrayNo8 == 8)> <Delay = 0.00>
ST_40 : Operation 712 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_2_7_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 712 'store' <Predicate = (!or_cond & arrayNo8 == 7)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 713 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 713 'br' <Predicate = (!or_cond & arrayNo8 == 7)> <Delay = 0.00>
ST_40 : Operation 714 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_2_6_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 714 'store' <Predicate = (!or_cond & arrayNo8 == 6)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 715 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 715 'br' <Predicate = (!or_cond & arrayNo8 == 6)> <Delay = 0.00>
ST_40 : Operation 716 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_2_5_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 716 'store' <Predicate = (!or_cond & arrayNo8 == 5)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 717 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 717 'br' <Predicate = (!or_cond & arrayNo8 == 5)> <Delay = 0.00>
ST_40 : Operation 718 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_2_4_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 718 'store' <Predicate = (!or_cond & arrayNo8 == 4)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 719 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 719 'br' <Predicate = (!or_cond & arrayNo8 == 4)> <Delay = 0.00>
ST_40 : Operation 720 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_2_3_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 720 'store' <Predicate = (!or_cond & arrayNo8 == 3)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 721 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 721 'br' <Predicate = (!or_cond & arrayNo8 == 3)> <Delay = 0.00>
ST_40 : Operation 722 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_2_2_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 722 'store' <Predicate = (!or_cond & arrayNo8 == 2)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 723 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 723 'br' <Predicate = (!or_cond & arrayNo8 == 2)> <Delay = 0.00>
ST_40 : Operation 724 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_2_1_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 724 'store' <Predicate = (!or_cond & arrayNo8 == 1)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 725 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 725 'br' <Predicate = (!or_cond & arrayNo8 == 1)> <Delay = 0.00>
ST_40 : Operation 726 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_2_0_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 726 'store' <Predicate = (!or_cond & arrayNo8 == 0)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 727 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 727 'br' <Predicate = (!or_cond & arrayNo8 == 0)> <Delay = 0.00>
ST_40 : Operation 728 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_2_24_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 728 'store' <Predicate = (!or_cond & arrayNo8 != 0 & arrayNo8 != 1 & arrayNo8 != 2 & arrayNo8 != 3 & arrayNo8 != 4 & arrayNo8 != 5 & arrayNo8 != 6 & arrayNo8 != 7 & arrayNo8 != 8 & arrayNo8 != 9 & arrayNo8 != 10 & arrayNo8 != 11 & arrayNo8 != 12 & arrayNo8 != 13 & arrayNo8 != 14 & arrayNo8 != 15 & arrayNo8 != 16 & arrayNo8 != 17 & arrayNo8 != 18 & arrayNo8 != 19 & arrayNo8 != 20 & arrayNo8 != 21 & arrayNo8 != 22 & arrayNo8 != 23)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 729 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 729 'br' <Predicate = (!or_cond & arrayNo8 != 0 & arrayNo8 != 1 & arrayNo8 != 2 & arrayNo8 != 3 & arrayNo8 != 4 & arrayNo8 != 5 & arrayNo8 != 6 & arrayNo8 != 7 & arrayNo8 != 8 & arrayNo8 != 9 & arrayNo8 != 10 & arrayNo8 != 11 & arrayNo8 != 12 & arrayNo8 != 13 & arrayNo8 != 14 & arrayNo8 != 15 & arrayNo8 != 16 & arrayNo8 != 17 & arrayNo8 != 18 & arrayNo8 != 19 & arrayNo8 != 20 & arrayNo8 != 21 & arrayNo8 != 22 & arrayNo8 != 23)> <Delay = 0.00>
ST_40 : Operation 730 [1/1] (3.63ns)   --->   "%tmp_V_117 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [./../hw_library/fixed_point_stream_convolution.h:83]   --->   Operation 730 'read' 'tmp_V_117' <Predicate = (or_cond)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_40 : Operation 731 [1/1] (0.00ns)   --->   "%tmp_138 = trunc i32 %tmp_V_117 to i16" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 731 'trunc' 'tmp_138' <Predicate = (or_cond)> <Delay = 0.00>
ST_40 : Operation 732 [1/1] (0.00ns)   --->   "%zext_cast = zext i7 %j_mid2 to i16" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 732 'zext' 'zext_cast' <Predicate = (or_cond)> <Delay = 0.00>
ST_40 : Operation 733 [1/1] (4.35ns)   --->   "%mul = mul i16 171, %zext_cast" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 733 'mul' 'mul' <Predicate = (or_cond)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 734 [1/1] (0.00ns)   --->   "%arrayNo7 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %mul, i32 9, i32 15)" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 734 'partselect' 'arrayNo7' <Predicate = (or_cond)> <Delay = 0.00>
ST_40 : Operation 735 [1/1] (0.00ns)   --->   "%tmp_131_cast = sext i8 %tmp_131 to i64" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 735 'sext' 'tmp_131_cast' <Predicate = (or_cond)> <Delay = 0.00>
ST_40 : Operation 736 [1/1] (0.00ns)   --->   "%B_V_2_0_addr = getelementptr [96 x i16]* @B_V_2_0, i64 0, i64 %tmp_131_cast" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 736 'getelementptr' 'B_V_2_0_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_40 : Operation 737 [1/1] (0.00ns)   --->   "%B_V_2_1_addr = getelementptr [96 x i16]* @B_V_2_1, i64 0, i64 %tmp_131_cast" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 737 'getelementptr' 'B_V_2_1_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_40 : Operation 738 [1/1] (0.00ns)   --->   "%B_V_2_10_addr = getelementptr [96 x i16]* @B_V_2_10, i64 0, i64 %tmp_131_cast" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 738 'getelementptr' 'B_V_2_10_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_40 : Operation 739 [1/1] (0.00ns)   --->   "%B_V_2_11_addr = getelementptr [96 x i16]* @B_V_2_11, i64 0, i64 %tmp_131_cast" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 739 'getelementptr' 'B_V_2_11_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_40 : Operation 740 [1/1] (0.00ns)   --->   "%B_V_2_12_addr = getelementptr [96 x i16]* @B_V_2_12, i64 0, i64 %tmp_131_cast" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 740 'getelementptr' 'B_V_2_12_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_40 : Operation 741 [1/1] (0.00ns)   --->   "%B_V_2_13_addr = getelementptr [96 x i16]* @B_V_2_13, i64 0, i64 %tmp_131_cast" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 741 'getelementptr' 'B_V_2_13_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_40 : Operation 742 [1/1] (0.00ns)   --->   "%B_V_2_14_addr = getelementptr [96 x i16]* @B_V_2_14, i64 0, i64 %tmp_131_cast" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 742 'getelementptr' 'B_V_2_14_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_40 : Operation 743 [1/1] (0.00ns)   --->   "%B_V_2_15_addr = getelementptr [96 x i16]* @B_V_2_15, i64 0, i64 %tmp_131_cast" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 743 'getelementptr' 'B_V_2_15_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_40 : Operation 744 [1/1] (0.00ns)   --->   "%B_V_2_16_addr = getelementptr [96 x i16]* @B_V_2_16, i64 0, i64 %tmp_131_cast" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 744 'getelementptr' 'B_V_2_16_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_40 : Operation 745 [1/1] (0.00ns)   --->   "%B_V_2_17_addr = getelementptr [96 x i16]* @B_V_2_17, i64 0, i64 %tmp_131_cast" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 745 'getelementptr' 'B_V_2_17_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_40 : Operation 746 [1/1] (0.00ns)   --->   "%B_V_2_18_addr = getelementptr [96 x i16]* @B_V_2_18, i64 0, i64 %tmp_131_cast" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 746 'getelementptr' 'B_V_2_18_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_40 : Operation 747 [1/1] (0.00ns)   --->   "%B_V_2_19_addr = getelementptr [96 x i16]* @B_V_2_19, i64 0, i64 %tmp_131_cast" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 747 'getelementptr' 'B_V_2_19_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_40 : Operation 748 [1/1] (0.00ns)   --->   "%B_V_2_2_addr = getelementptr [96 x i16]* @B_V_2_2, i64 0, i64 %tmp_131_cast" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 748 'getelementptr' 'B_V_2_2_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_40 : Operation 749 [1/1] (0.00ns)   --->   "%B_V_2_20_addr = getelementptr [96 x i16]* @B_V_2_20, i64 0, i64 %tmp_131_cast" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 749 'getelementptr' 'B_V_2_20_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_40 : Operation 750 [1/1] (0.00ns)   --->   "%B_V_2_21_addr = getelementptr [96 x i16]* @B_V_2_21, i64 0, i64 %tmp_131_cast" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 750 'getelementptr' 'B_V_2_21_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_40 : Operation 751 [1/1] (0.00ns)   --->   "%B_V_2_22_addr = getelementptr [96 x i16]* @B_V_2_22, i64 0, i64 %tmp_131_cast" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 751 'getelementptr' 'B_V_2_22_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_40 : Operation 752 [1/1] (0.00ns)   --->   "%B_V_2_23_addr = getelementptr [96 x i16]* @B_V_2_23, i64 0, i64 %tmp_131_cast" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 752 'getelementptr' 'B_V_2_23_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_40 : Operation 753 [1/1] (0.00ns)   --->   "%B_V_2_24_addr = getelementptr [96 x i16]* @B_V_2_24, i64 0, i64 %tmp_131_cast" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 753 'getelementptr' 'B_V_2_24_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_40 : Operation 754 [1/1] (0.00ns)   --->   "%B_V_2_3_addr = getelementptr [96 x i16]* @B_V_2_3, i64 0, i64 %tmp_131_cast" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 754 'getelementptr' 'B_V_2_3_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_40 : Operation 755 [1/1] (0.00ns)   --->   "%B_V_2_4_addr = getelementptr [96 x i16]* @B_V_2_4, i64 0, i64 %tmp_131_cast" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 755 'getelementptr' 'B_V_2_4_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_40 : Operation 756 [1/1] (0.00ns)   --->   "%B_V_2_5_addr = getelementptr [96 x i16]* @B_V_2_5, i64 0, i64 %tmp_131_cast" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 756 'getelementptr' 'B_V_2_5_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_40 : Operation 757 [1/1] (0.00ns)   --->   "%B_V_2_6_addr = getelementptr [96 x i16]* @B_V_2_6, i64 0, i64 %tmp_131_cast" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 757 'getelementptr' 'B_V_2_6_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_40 : Operation 758 [1/1] (0.00ns)   --->   "%B_V_2_7_addr = getelementptr [96 x i16]* @B_V_2_7, i64 0, i64 %tmp_131_cast" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 758 'getelementptr' 'B_V_2_7_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_40 : Operation 759 [1/1] (0.00ns)   --->   "%B_V_2_8_addr = getelementptr [96 x i16]* @B_V_2_8, i64 0, i64 %tmp_131_cast" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 759 'getelementptr' 'B_V_2_8_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_40 : Operation 760 [1/1] (0.00ns)   --->   "%B_V_2_9_addr = getelementptr [96 x i16]* @B_V_2_9, i64 0, i64 %tmp_131_cast" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 760 'getelementptr' 'B_V_2_9_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_40 : Operation 761 [1/1] (1.42ns)   --->   "switch i7 %arrayNo7, label %branch74 [
    i7 0, label %branch50
    i7 1, label %branch51
    i7 2, label %branch52
    i7 3, label %branch53
    i7 4, label %branch54
    i7 5, label %branch55
    i7 6, label %branch56
    i7 7, label %branch57
    i7 8, label %branch58
    i7 9, label %branch59
    i7 10, label %branch60
    i7 11, label %branch61
    i7 12, label %branch62
    i7 13, label %branch63
    i7 14, label %branch64
    i7 15, label %branch65
    i7 16, label %branch66
    i7 17, label %branch67
    i7 18, label %branch68
    i7 19, label %branch69
    i7 20, label %branch70
    i7 21, label %branch71
    i7 22, label %branch72
    i7 23, label %branch73
  ]" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 761 'switch' <Predicate = (or_cond)> <Delay = 1.42>
ST_40 : Operation 762 [1/1] (3.25ns)   --->   "store i16 %tmp_138, i16* %B_V_2_23_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 762 'store' <Predicate = (or_cond & arrayNo7 == 23)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 763 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 763 'br' <Predicate = (or_cond & arrayNo7 == 23)> <Delay = 0.00>
ST_40 : Operation 764 [1/1] (3.25ns)   --->   "store i16 %tmp_138, i16* %B_V_2_22_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 764 'store' <Predicate = (or_cond & arrayNo7 == 22)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 765 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 765 'br' <Predicate = (or_cond & arrayNo7 == 22)> <Delay = 0.00>
ST_40 : Operation 766 [1/1] (3.25ns)   --->   "store i16 %tmp_138, i16* %B_V_2_21_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 766 'store' <Predicate = (or_cond & arrayNo7 == 21)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 767 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 767 'br' <Predicate = (or_cond & arrayNo7 == 21)> <Delay = 0.00>
ST_40 : Operation 768 [1/1] (3.25ns)   --->   "store i16 %tmp_138, i16* %B_V_2_20_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 768 'store' <Predicate = (or_cond & arrayNo7 == 20)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 769 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 769 'br' <Predicate = (or_cond & arrayNo7 == 20)> <Delay = 0.00>
ST_40 : Operation 770 [1/1] (3.25ns)   --->   "store i16 %tmp_138, i16* %B_V_2_19_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 770 'store' <Predicate = (or_cond & arrayNo7 == 19)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 771 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 771 'br' <Predicate = (or_cond & arrayNo7 == 19)> <Delay = 0.00>
ST_40 : Operation 772 [1/1] (3.25ns)   --->   "store i16 %tmp_138, i16* %B_V_2_18_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 772 'store' <Predicate = (or_cond & arrayNo7 == 18)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 773 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 773 'br' <Predicate = (or_cond & arrayNo7 == 18)> <Delay = 0.00>
ST_40 : Operation 774 [1/1] (3.25ns)   --->   "store i16 %tmp_138, i16* %B_V_2_17_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 774 'store' <Predicate = (or_cond & arrayNo7 == 17)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 775 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 775 'br' <Predicate = (or_cond & arrayNo7 == 17)> <Delay = 0.00>
ST_40 : Operation 776 [1/1] (3.25ns)   --->   "store i16 %tmp_138, i16* %B_V_2_16_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 776 'store' <Predicate = (or_cond & arrayNo7 == 16)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 777 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 777 'br' <Predicate = (or_cond & arrayNo7 == 16)> <Delay = 0.00>
ST_40 : Operation 778 [1/1] (3.25ns)   --->   "store i16 %tmp_138, i16* %B_V_2_15_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 778 'store' <Predicate = (or_cond & arrayNo7 == 15)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 779 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 779 'br' <Predicate = (or_cond & arrayNo7 == 15)> <Delay = 0.00>
ST_40 : Operation 780 [1/1] (3.25ns)   --->   "store i16 %tmp_138, i16* %B_V_2_14_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 780 'store' <Predicate = (or_cond & arrayNo7 == 14)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 781 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 781 'br' <Predicate = (or_cond & arrayNo7 == 14)> <Delay = 0.00>
ST_40 : Operation 782 [1/1] (3.25ns)   --->   "store i16 %tmp_138, i16* %B_V_2_13_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 782 'store' <Predicate = (or_cond & arrayNo7 == 13)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 783 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 783 'br' <Predicate = (or_cond & arrayNo7 == 13)> <Delay = 0.00>
ST_40 : Operation 784 [1/1] (3.25ns)   --->   "store i16 %tmp_138, i16* %B_V_2_12_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 784 'store' <Predicate = (or_cond & arrayNo7 == 12)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 785 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 785 'br' <Predicate = (or_cond & arrayNo7 == 12)> <Delay = 0.00>
ST_40 : Operation 786 [1/1] (3.25ns)   --->   "store i16 %tmp_138, i16* %B_V_2_11_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 786 'store' <Predicate = (or_cond & arrayNo7 == 11)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 787 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 787 'br' <Predicate = (or_cond & arrayNo7 == 11)> <Delay = 0.00>
ST_40 : Operation 788 [1/1] (3.25ns)   --->   "store i16 %tmp_138, i16* %B_V_2_10_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 788 'store' <Predicate = (or_cond & arrayNo7 == 10)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 789 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 789 'br' <Predicate = (or_cond & arrayNo7 == 10)> <Delay = 0.00>
ST_40 : Operation 790 [1/1] (3.25ns)   --->   "store i16 %tmp_138, i16* %B_V_2_9_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 790 'store' <Predicate = (or_cond & arrayNo7 == 9)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 791 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 791 'br' <Predicate = (or_cond & arrayNo7 == 9)> <Delay = 0.00>
ST_40 : Operation 792 [1/1] (3.25ns)   --->   "store i16 %tmp_138, i16* %B_V_2_8_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 792 'store' <Predicate = (or_cond & arrayNo7 == 8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 793 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 793 'br' <Predicate = (or_cond & arrayNo7 == 8)> <Delay = 0.00>
ST_40 : Operation 794 [1/1] (3.25ns)   --->   "store i16 %tmp_138, i16* %B_V_2_7_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 794 'store' <Predicate = (or_cond & arrayNo7 == 7)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 795 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 795 'br' <Predicate = (or_cond & arrayNo7 == 7)> <Delay = 0.00>
ST_40 : Operation 796 [1/1] (3.25ns)   --->   "store i16 %tmp_138, i16* %B_V_2_6_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 796 'store' <Predicate = (or_cond & arrayNo7 == 6)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 797 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 797 'br' <Predicate = (or_cond & arrayNo7 == 6)> <Delay = 0.00>
ST_40 : Operation 798 [1/1] (3.25ns)   --->   "store i16 %tmp_138, i16* %B_V_2_5_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 798 'store' <Predicate = (or_cond & arrayNo7 == 5)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 799 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 799 'br' <Predicate = (or_cond & arrayNo7 == 5)> <Delay = 0.00>
ST_40 : Operation 800 [1/1] (3.25ns)   --->   "store i16 %tmp_138, i16* %B_V_2_4_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 800 'store' <Predicate = (or_cond & arrayNo7 == 4)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 801 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 801 'br' <Predicate = (or_cond & arrayNo7 == 4)> <Delay = 0.00>
ST_40 : Operation 802 [1/1] (3.25ns)   --->   "store i16 %tmp_138, i16* %B_V_2_3_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 802 'store' <Predicate = (or_cond & arrayNo7 == 3)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 803 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 803 'br' <Predicate = (or_cond & arrayNo7 == 3)> <Delay = 0.00>
ST_40 : Operation 804 [1/1] (3.25ns)   --->   "store i16 %tmp_138, i16* %B_V_2_2_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 804 'store' <Predicate = (or_cond & arrayNo7 == 2)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 805 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 805 'br' <Predicate = (or_cond & arrayNo7 == 2)> <Delay = 0.00>
ST_40 : Operation 806 [1/1] (3.25ns)   --->   "store i16 %tmp_138, i16* %B_V_2_1_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 806 'store' <Predicate = (or_cond & arrayNo7 == 1)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 807 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 807 'br' <Predicate = (or_cond & arrayNo7 == 1)> <Delay = 0.00>
ST_40 : Operation 808 [1/1] (3.25ns)   --->   "store i16 %tmp_138, i16* %B_V_2_0_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 808 'store' <Predicate = (or_cond & arrayNo7 == 0)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 809 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 809 'br' <Predicate = (or_cond & arrayNo7 == 0)> <Delay = 0.00>
ST_40 : Operation 810 [1/1] (3.25ns)   --->   "store i16 %tmp_138, i16* %B_V_2_24_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 810 'store' <Predicate = (or_cond & arrayNo7 != 0 & arrayNo7 != 1 & arrayNo7 != 2 & arrayNo7 != 3 & arrayNo7 != 4 & arrayNo7 != 5 & arrayNo7 != 6 & arrayNo7 != 7 & arrayNo7 != 8 & arrayNo7 != 9 & arrayNo7 != 10 & arrayNo7 != 11 & arrayNo7 != 12 & arrayNo7 != 13 & arrayNo7 != 14 & arrayNo7 != 15 & arrayNo7 != 16 & arrayNo7 != 17 & arrayNo7 != 18 & arrayNo7 != 19 & arrayNo7 != 20 & arrayNo7 != 21 & arrayNo7 != 22 & arrayNo7 != 23)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_40 : Operation 811 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 811 'br' <Predicate = (or_cond & arrayNo7 != 0 & arrayNo7 != 1 & arrayNo7 != 2 & arrayNo7 != 3 & arrayNo7 != 4 & arrayNo7 != 5 & arrayNo7 != 6 & arrayNo7 != 7 & arrayNo7 != 8 & arrayNo7 != 9 & arrayNo7 != 10 & arrayNo7 != 11 & arrayNo7 != 12 & arrayNo7 != 13 & arrayNo7 != 14 & arrayNo7 != 15 & arrayNo7 != 16 & arrayNo7 != 17 & arrayNo7 != 18 & arrayNo7 != 19 & arrayNo7 != 20 & arrayNo7 != 21 & arrayNo7 != 22 & arrayNo7 != 23)> <Delay = 0.00>
ST_40 : Operation 812 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_117)" [./../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 812 'write' <Predicate = (or_cond)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_40 : Operation 813 [1/1] (0.00ns)   --->   "br label %5" [./../hw_library/fixed_point_stream_convolution.h:87]   --->   Operation 813 'br' <Predicate = (or_cond)> <Delay = 0.00>

State 41 <SV = 10> <Delay = 0.00>
ST_41 : Operation 814 [1/1] (0.00ns)   --->   "br label %.loopexit322"   --->   Operation 814 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (./../hw_library/fixed_point_stream_convolution.h:26) [61]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (./../hw_library/fixed_point_stream_convolution.h:28) [62]  (3.63 ns)

 <State 2>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (./../hw_library/fixed_point_stream_convolution.h:30) [63]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (./../hw_library/fixed_point_stream_convolution.h:32) [64]  (3.63 ns)

 <State 3>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (./../hw_library/fixed_point_stream_convolution.h:34) [65]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (./../hw_library/fixed_point_stream_convolution.h:36) [66]  (3.63 ns)

 <State 4>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (./../hw_library/fixed_point_stream_convolution.h:38) [67]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (./../hw_library/fixed_point_stream_convolution.h:40) [68]  (3.63 ns)

 <State 5>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (./../hw_library/fixed_point_stream_convolution.h:42) [69]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (./../hw_library/fixed_point_stream_convolution.h:44) [70]  (3.63 ns)

 <State 6>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (./../hw_library/fixed_point_stream_convolution.h:46) [71]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (./../hw_library/fixed_point_stream_convolution.h:48) [72]  (3.63 ns)

 <State 7>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (./../hw_library/fixed_point_stream_convolution.h:50) [73]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (./../hw_library/fixed_point_stream_convolution.h:52) [74]  (3.63 ns)

 <State 8>: 12.6ns
The critical path consists of the following:
	'mul' operation ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) [86]  (12.6 ns)

 <State 9>: 12.6ns
The critical path consists of the following:
	'mul' operation ('KER_size_1', ./../hw_library/fixed_point_stream_convolution.h:144) [87]  (12.6 ns)

 <State 10>: 12.6ns
The critical path consists of the following:
	'mul' operation ('KER_bound', ./../hw_library/fixed_point_stream_convolution.h:145) [88]  (12.6 ns)

 <State 11>: 2.55ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./../hw_library/fixed_point_stream_convolution.h:149) [94]  (0 ns)
	'add' operation ('i', ./../hw_library/fixed_point_stream_convolution.h:149) [96]  (2.55 ns)

 <State 12>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (./../hw_library/fixed_point_stream_convolution.h:151) [101]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (./../hw_library/fixed_point_stream_convolution.h:152) [102]  (3.63 ns)

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 8.51ns
The critical path consists of the following:
	'load' operation ('OFMDim_current_2_loa', ./../hw_library/fixed_point_stream_convolution.h:98) on static variable 'OFMDim_current_2' [119]  (0 ns)
	'mul' operation ('A_COL_ITER', ./../hw_library/fixed_point_stream_convolution.h:98) [120]  (8.51 ns)

 <State 15>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('tmp_70', ./../hw_library/fixed_point_stream_convolution.h:102) [126]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 16>: 2.47ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ./../hw_library/fixed_point_stream_convolution.h:105) [132]  (0 ns)
	'icmp' operation ('tmp_72', ./../hw_library/fixed_point_stream_convolution.h:108) [146]  (2.47 ns)

 <State 17>: 5.96ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (./../hw_library/fixed_point_stream_convolution.h:109) [257]  (3.63 ns)
	'store' operation (./../hw_library/fixed_point_stream_convolution.h:110) of variable 'tmp_139', ./../hw_library/fixed_point_stream_convolution.h:110 on array 'A_V_2_18' [303]  (2.32 ns)

 <State 18>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten6') with incoming values : ('indvar_flatten_next7') [378]  (1.77 ns)

 <State 19>: 6.92ns
The critical path consists of the following:
	'phi' operation ('ib', ./../hw_library/fixed_point_stream_convolution.h:127) with incoming values : ('tmp_83_mid2_v', ./../hw_library/fixed_point_stream_convolution.h:127) [379]  (0 ns)
	'add' operation ('ib', ./../hw_library/fixed_point_stream_convolution.h:121) [386]  (2.55 ns)
	'select' operation ('tmp_83_mid2_v', ./../hw_library/fixed_point_stream_convolution.h:127) [391]  (0.698 ns)
	'sub' operation ('tmp_134', ./../hw_library/fixed_point_stream_convolution.h:127) [395]  (0 ns)
	'add' operation ('tmp_135', ./../hw_library/fixed_point_stream_convolution.h:127) [426]  (3.67 ns)

 <State 20>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('B_V_2_1_addr_2', ./../hw_library/fixed_point_stream_convolution.h:127) [429]  (0 ns)
	'load' operation ('B_V_2_1_load', ./../hw_library/fixed_point_stream_convolution.h:127) on array 'B_V_2_1' [460]  (3.25 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('B_V_2_11_addr_2', ./../hw_library/fixed_point_stream_convolution.h:127) [431]  (0 ns)
	'load' operation ('B_V_2_11_load', ./../hw_library/fixed_point_stream_convolution.h:127) on array 'B_V_2_11' [510]  (3.25 ns)

 <State 22>: 8.7ns
The critical path consists of the following:
	'load' operation ('A_V_2_1_load', ./../hw_library/fixed_point_stream_convolution.h:127) on array 'A_V_2_1' [458]  (2.32 ns)
	'mul' operation of DSP[462] ('ret_V_1', ./../hw_library/fixed_point_stream_convolution.h:127) [462]  (6.38 ns)

 <State 23>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[583] ('ret_V_8', ./../hw_library/fixed_point_stream_convolution.h:127) [497]  (3.36 ns)
	'add' operation of DSP[583] ('tmp10', ./../hw_library/fixed_point_stream_convolution.h:127) [583]  (3.02 ns)
	'add' operation of DSP[584] ('tmp9', ./../hw_library/fixed_point_stream_convolution.h:127) [584]  (3.02 ns)

 <State 24>: 10.8ns
The critical path consists of the following:
	'mul' operation of DSP[579] ('ret_V', ./../hw_library/fixed_point_stream_convolution.h:127) [457]  (3.36 ns)
	'add' operation of DSP[579] ('tmp4', ./../hw_library/fixed_point_stream_convolution.h:127) [579]  (3.02 ns)
	'add' operation ('tmp3', ./../hw_library/fixed_point_stream_convolution.h:127) [582]  (0 ns)
	'add' operation ('tmp2', ./../hw_library/fixed_point_stream_convolution.h:127) [588]  (4.37 ns)

 <State 25>: 7.62ns
The critical path consists of the following:
	'select' operation ('p_6_mid2', ./../hw_library/fixed_point_stream_convolution.h:124) [389]  (0.698 ns)
	'add' operation ('sum_V_s', ./../hw_library/fixed_point_stream_convolution.h:127) [602]  (4.37 ns)
	'sub' operation ('p_neg', ./../hw_library/fixed_point_stream_convolution.h:130) [609]  (2.55 ns)

 <State 26>: 6.5ns
The critical path consists of the following:
	'sub' operation ('p_neg_t', ./../hw_library/fixed_point_stream_convolution.h:130) [612]  (2.11 ns)
	'select' operation ('output_data', ./../hw_library/fixed_point_stream_convolution.h:130) [615]  (0.756 ns)
	fifo write on port 'out_stream_V_V' (./../hw_library/fixed_point_stream_convolution.h:132) [617]  (3.63 ns)

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_65', ./../hw_library/fixed_point_stream_convolution.h:75) [633]  (8.51 ns)

 <State 29>: 7.9ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ./../hw_library/fixed_point_stream_convolution.h:79) [640]  (0 ns)
	'icmp' operation ('tmp_133', ./../hw_library/fixed_point_stream_convolution.h:79) [648]  (1.49 ns)
	'select' operation ('j_mid2', ./../hw_library/fixed_point_stream_convolution.h:79) [649]  (0.993 ns)
	'urem' operation ('newIndex9', ./../hw_library/fixed_point_stream_convolution.h:89) [667]  (4.21 ns)
	blocking operation 1.21 ns on control path)

 <State 30>: 4.21ns
The critical path consists of the following:
	'urem' operation ('newIndex9', ./../hw_library/fixed_point_stream_convolution.h:89) [667]  (4.21 ns)

 <State 31>: 4.21ns
The critical path consists of the following:
	'urem' operation ('newIndex9', ./../hw_library/fixed_point_stream_convolution.h:89) [667]  (4.21 ns)

 <State 32>: 4.21ns
The critical path consists of the following:
	'urem' operation ('newIndex9', ./../hw_library/fixed_point_stream_convolution.h:89) [667]  (4.21 ns)

 <State 33>: 4.21ns
The critical path consists of the following:
	'urem' operation ('newIndex9', ./../hw_library/fixed_point_stream_convolution.h:89) [667]  (4.21 ns)

 <State 34>: 4.21ns
The critical path consists of the following:
	'urem' operation ('newIndex9', ./../hw_library/fixed_point_stream_convolution.h:89) [667]  (4.21 ns)

 <State 35>: 4.21ns
The critical path consists of the following:
	'urem' operation ('newIndex9', ./../hw_library/fixed_point_stream_convolution.h:89) [667]  (4.21 ns)

 <State 36>: 4.21ns
The critical path consists of the following:
	'urem' operation ('newIndex9', ./../hw_library/fixed_point_stream_convolution.h:89) [667]  (4.21 ns)

 <State 37>: 4.21ns
The critical path consists of the following:
	'urem' operation ('newIndex9', ./../hw_library/fixed_point_stream_convolution.h:89) [667]  (4.21 ns)

 <State 38>: 4.21ns
The critical path consists of the following:
	'urem' operation ('newIndex9', ./../hw_library/fixed_point_stream_convolution.h:89) [667]  (4.21 ns)

 <State 39>: 6.13ns
The critical path consists of the following:
	'urem' operation ('newIndex9', ./../hw_library/fixed_point_stream_convolution.h:89) [667]  (4.21 ns)
	'add' operation ('tmp_132', ./../hw_library/fixed_point_stream_convolution.h:89) [669]  (1.92 ns)

 <State 40>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (./../hw_library/fixed_point_stream_convolution.h:83) [775]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (./../hw_library/fixed_point_stream_convolution.h:86) [886]  (3.63 ns)

 <State 41>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
