// Seed: 3006202505
module module_0 (
    input wire id_0,
    input tri1 id_1,
    input tri0 id_2
    , id_4, id_5
);
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input  wand  id_0,
    input  wire  id_1,
    output tri0  id_2,
    output wand  id_3,
    output tri0  id_4,
    output uwire id_5,
    input  tri   id_6,
    input  wor   id_7,
    output tri0  id_8
);
  assign id_8 = id_6 && 1;
  assign id_4 = 1;
  assign id_3 = id_1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1
  );
endmodule
