git clone --depth 1 --no-tags https://github.com/rakesh2215/voxygen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458737381
git clone --depth 1 --no-tags https://github.com/PetervandenDoel/Simple-RISC-MACHINE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457231376
git clone --depth 1 --no-tags https://github.com/Sam-Ofiaza/iverilog-alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457479158
git clone --depth 1 --no-tags https://github.com/kirolossedra/VerilogTools.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457534284
git clone --depth 1 --no-tags https://github.com/Jtuck777/CMPE140.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457236980
git clone --depth 1 --no-tags https://github.com/thirdless/Bootleg-8253.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456249711
git clone --depth 1 --no-tags https://github.com/tblink-bfms/tblink-bfms-i2c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456317201
git clone --depth 1 --no-tags https://github.com/537Cheese/HOMEWORK2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456733698
git clone --depth 1 --no-tags https://github.com/adithya-raj7/Random-Verilog-Designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457172524
git clone --depth 1 --no-tags https://github.com/RafiMoldovsky/M152A_Lab3_Stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457104544
git clone --depth 1 --no-tags https://github.com/gfrank1688/97-ICC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459093708
git clone --depth 1 --no-tags https://github.com/wangxuechun7215/ELEC5566M-Assignment1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459168450
git clone --depth 1 --no-tags https://github.com/hakannsimsek/Single-Cycle-Datapath-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460391560
git clone --depth 1 --no-tags https://github.com/alem1r/RISC-V-Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460389202
git clone --depth 1 --no-tags https://github.com/xifu-irap/tmtc-fw-old.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460011580
git clone --depth 1 --no-tags https://github.com/yt1969143065/laguage_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460394281
git clone --depth 1 --no-tags https://github.com/Velz07/Velz07-MIPS-CPU-simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460701724
git clone --depth 1 --no-tags https://github.com/treehacks2022/sha256asic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461282434
git clone --depth 1 --no-tags https://github.com/navaneethans/lpddrmemory_model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463766816
git clone --depth 1 --no-tags https://github.com/JimKnowler/icebreaker-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464146749
git clone --depth 1 --no-tags https://github.com/jacky2256/GPIO_Expander_SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463602254
git clone --depth 1 --no-tags https://github.com/windwen798/WaveComprehensive.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463601078
git clone --depth 1 --no-tags https://github.com/jblanda5/ECELab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463683770
git clone --depth 1 --no-tags https://github.com/Craftgy/verilog_new.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468223714
git clone --depth 1 --no-tags https://github.com/HeywardLiu/RISC-V-implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468412554
git clone --depth 1 --no-tags https://github.com/oliverab/vga_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468493488
git clone --depth 1 --no-tags https://github.com/Ashment/Systola.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467394306
git clone --depth 1 --no-tags https://github.com/mebukibu/mcpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467811402
git clone --depth 1 --no-tags https://github.com/dkilfoyle/myice2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467901040
git clone --depth 1 --no-tags https://github.com/XiaoqingShi22/MIPS-Mem-Reg-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463835005
git clone --depth 1 --no-tags https://github.com/HikzzZ/Cortex-M0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467507779
git clone --depth 1 --no-tags https://github.com/anonimous334/CN2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467546315
git clone --depth 1 --no-tags https://github.com/tron121/FPGA-Cricket.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464496736
git clone --depth 1 --no-tags https://github.com/jedhelmers/sap-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464517543
git clone --depth 1 --no-tags https://github.com/WorkkoutHW/Upload-hdl-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467031400
git clone --depth 1 --no-tags https://github.com/Yen-Jen-Lo/pages-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465297696
git clone --depth 1 --no-tags https://github.com/doishimpeiu/map_after_yosys.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465423062
git clone --depth 1 --no-tags https://github.com/mariacristina-s/VERILOG-Maze.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465671372
git clone --depth 1 --no-tags https://github.com/engindemirli/Fpga_uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466489982
git clone --depth 1 --no-tags https://github.com/19haroon96/hware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455906711
git clone --depth 1 --no-tags https://github.com/gopal5858/cs220-Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459047159
git clone --depth 1 --no-tags https://github.com/ajoucircuit/ajou_digital.circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459061228
git clone --depth 1 --no-tags https://github.com/KarthikL1729/Y86-64-processor-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458436818
git clone --depth 1 --no-tags https://github.com/DavideAlaimo/LAB3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458555220
git clone --depth 1 --no-tags https://github.com/rfeiglewicz/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458313092
git clone --depth 1 --no-tags https://github.com/Miguelest07/Initial-release.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459301096
git clone --depth 1 --no-tags https://github.com/Mh-001-commit/Digital-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459355620
git clone --depth 1 --no-tags https://github.com/maheshbhatk/RTL_to_GDSII_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460617298
git clone --depth 1 --no-tags https://github.com/SachinRatnam/pipeline-based-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460800805
git clone --depth 1 --no-tags https://github.com/abhi-avad/AHESoftcoreA09.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459758917
git clone --depth 1 --no-tags https://github.com/hong1019tu/IC2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460344689
git clone --depth 1 --no-tags https://github.com/hong1019tu/IC2013.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460342074
git clone --depth 1 --no-tags https://github.com/hong1019tu/IC2015.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460342753
git clone --depth 1 --no-tags https://github.com/SachinRatnam/Verilog-RTL-Module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460947639
git clone --depth 1 --no-tags https://github.com/void7920/Combinational_Logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455921939
git clone --depth 1 --no-tags https://github.com/B07901087/ICD_HWs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456171277
git clone --depth 1 --no-tags https://github.com/mohammadsaadati80/MIPS-SingleCycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457742334
git clone --depth 1 --no-tags https://github.com/mb-emektar/Introduction-to-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462415182
git clone --depth 1 --no-tags https://github.com/Tudor11Vasiloiu/Wall-Follower-Algorithm-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462202957
git clone --depth 1 --no-tags https://github.com/Sara-Rezaeimanesh/MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456385902
git clone --depth 1 --no-tags https://github.com/juanxTLA/Verilog-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457152397
git clone --depth 1 --no-tags https://github.com/nandita-manchikanti/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456793994
git clone --depth 1 --no-tags https://github.com/mohammadsaadati80/Digital-Logic-Design-Course-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457512872
git clone --depth 1 --no-tags https://github.com/mkkassem/design-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461952723
git clone --depth 1 --no-tags https://github.com/reputation0809/IC_contest_2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463059225
git clone --depth 1 --no-tags https://github.com/akferreira/cci2_2022_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463223850
git clone --depth 1 --no-tags https://github.com/KACHAPPILLY/Control-Unit-Design-for-Single-Instruction-Multiple-Data-SIMD-processor-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462588365
git clone --depth 1 --no-tags https://github.com/Anand2919/Design-and-Simulate-of-1001-Sequence-detector-Using-eSim-Tool.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468300679
git clone --depth 1 --no-tags https://github.com/mihirrana620/Gated-S-R-Latch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466366182
git clone --depth 1 --no-tags https://github.com/BenSej/Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463623307
git clone --depth 1 --no-tags https://github.com/cheng-hsiang-chiu/CircuitPipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463601514
git clone --depth 1 --no-tags https://github.com/Dileep-Nethrapalli/SD-card-SPI-to-speaker-verilog-program.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464128338
git clone --depth 1 --no-tags https://github.com/mahmoudabdelhadii/Simple-IPod-II-Embedded-system-volume-indication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462993460
git clone --depth 1 --no-tags https://github.com/Velz07/MOESI-Cache-Coherence.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468026180
git clone --depth 1 --no-tags https://github.com/toft1994/RnD_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468336419
git clone --depth 1 --no-tags https://github.com/Aaronkirito/HDLbits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467771222
git clone --depth 1 --no-tags https://github.com/JANAKIRAMEMANI/Elevator-Design-using-ASM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467479389
git clone --depth 1 --no-tags https://github.com/EswaraRohan/Y86-64-Sequential-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466955283
git clone --depth 1 --no-tags https://github.com/gullej/34349-4PortEthernetSwitch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467005082
git clone --depth 1 --no-tags https://github.com/GRitt3r/ComparchLab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460168413
git clone --depth 1 --no-tags https://github.com/hjunleon/EE2026_Digital_Logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461415201
git clone --depth 1 --no-tags https://github.com/alivlonglastname/183Lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461474437
git clone --depth 1 --no-tags https://github.com/p-ram/Verilog_Vectors.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462691176
git clone --depth 1 --no-tags https://github.com/sam2468sam/IC-contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463475521
git clone --depth 1 --no-tags https://github.com/Shivanesh13/Verilog_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463487022
git clone --depth 1 --no-tags https://github.com/navaneethans/spi_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463767702
git clone --depth 1 --no-tags https://github.com/rahimmoosa/DE1-SOC_Pong_Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464730704
git clone --depth 1 --no-tags https://github.com/grifatron/Lab5CA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465780508
git clone --depth 1 --no-tags https://github.com/Steven-Beller/Simplified-AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457269843
git clone --depth 1 --no-tags https://github.com/lkibarra/criticalpath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457607940
git clone --depth 1 --no-tags https://github.com/j9817208/RFML.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459791749
git clone --depth 1 --no-tags https://github.com/ipgtestrepos/soc3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459004391
git clone --depth 1 --no-tags https://github.com/krishnaachyuth/miniSoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460005360
git clone --depth 1 --no-tags https://github.com/caleb-huning/github-upload.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456732606
git clone --depth 1 --no-tags https://github.com/TiNredmc/iCECapture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456208408
git clone --depth 1 --no-tags https://github.com/MatanEck/Advanced-Computer-Architecture-Lab-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456549949
