Generating HDL for page 12.60.01.1 BRANCH CONDITIONS at 7/11/2020 1:15:27 PM
Generating Statement for block at 5C with output pin(s) of OUT_5C_D, OUT_5C_D
	and inputs of MS_HIGH,MS_LOW
	and logic function of NAND
Generating Statement for block at 4C with output pin(s) of OUT_4C_C
	and inputs of PS_DIV_OVERFLOW,PS_W_SYMBOL_OP_MODIFIER,PS_COND_TEST_BRANCH_OP_CODE
	and logic function of NAND
Generating Statement for block at 5D with output pin(s) of OUT_5D_G
	and inputs of MS_1401_MODE
	and logic function of NAND
Generating Statement for block at 4D with output pin(s) of OUT_4D_NoPin
	and inputs of OUT_5C_D,PS_SLASH_SYMBOL_OP_MODIFIER,PS_COND_TEST_BRANCH_OP_CODE
	and logic function of NAND
Generating Statement for block at 4E with output pin(s) of OUT_4E_NoPin
	and inputs of PS_S_SYMBOL_OP_MODIFIER,PS_EQUAL,PS_COND_TEST_BRANCH_OP_CODE
	and logic function of NAND
Generating Statement for block at 2E with output pin(s) of OUT_2E_D
	and inputs of OUT_4D_NoPin,OUT_4E_NoPin,OUT_4F_NoPin
	and logic function of NAND
Generating Statement for block at 4F with output pin(s) of OUT_4F_NoPin
	and inputs of PS_T_SYMBOL_OP_MODIFIER,PS_LOW,PS_COND_TEST_BRANCH_OP_CODE
	and logic function of NAND
Generating Statement for block at 4H with output pin(s) of OUT_4H_E
	and inputs of PS_U_SYMBOL_OP_MODIFIER,PS_HIGH,PS_COND_TEST_BRANCH_OP_CODE
	and logic function of NAND
Generating Statement for block at 2H with output pin(s) of OUT_2H_D
	and inputs of OUT_4H_E,OUT_DOT_3D,OUT_DOT_3I
	and logic function of NAND
Generating Statement for block at 5I with output pin(s) of OUT_5I_C
	and inputs of MS_1401_MODE
	and logic function of NAND
Generating Statement for block at 4I with output pin(s) of OUT_4I_D
	and inputs of PS_ZR_BAL_LATCH,PS_V_SYMBOL_OP_MODIFIER,PS_COND_TEST_BRANCH_OP_CODE
	and logic function of NAND
Generating Statement for block at 3D with output pin(s) of OUT_DOT_3D
	and inputs of OUT_4C_C,OUT_5D_G
	and logic function of OR
Generating Statement for block at 1E with output pin(s) of OUT_DOT_1E
	and inputs of OUT_2E_D,OUT_2H_D
	and logic function of OR
Generating Statement for block at 3I with output pin(s) of OUT_DOT_3I
	and inputs of OUT_5I_C,OUT_4I_D
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_HIGH_OR_LOW
	from gate output OUT_5C_D
Generating output sheet edge signal assignment to 
	signal PS_2ND_CND_A_BRANCH
	from gate output OUT_DOT_1E
