git clone --depth 1 --no-tags https://github.com/Twinkle-oss/The-frequency-adjustable-DDS-comes-with-a-PWM-controller-with-a-controlled-duty-rate.git f:/verilog_sva_gh_scraper/data/full_repos/428149048
git clone --depth 1 --no-tags https://github.com/A-zero-two-A/Verilog-CG-Works.git f:/verilog_sva_gh_scraper/data/full_repos/428503830
git clone --depth 1 --no-tags https://github.com/bet20ICL/mips-core.git f:/verilog_sva_gh_scraper/data/full_repos/429771135
git clone --depth 1 --no-tags https://github.com/magicjellybeanfpga/ASU-FAST_GPIO.git f:/verilog_sva_gh_scraper/data/full_repos/429137350
git clone --depth 1 --no-tags https://github.com/MaxKev1n/ysyx_3_RiscV_RV64I.git f:/verilog_sva_gh_scraper/data/full_repos/429655813
git clone --depth 1 --no-tags https://github.com/cksc33milktea/DSD_project.git f:/verilog_sva_gh_scraper/data/full_repos/427428150
git clone --depth 1 --no-tags https://github.com/ArnaudOLIVO/ImageSensor.git f:/verilog_sva_gh_scraper/data/full_repos/429095334
git clone --depth 1 --no-tags https://github.com/manili/vsdbabysoc_mpw3.git f:/verilog_sva_gh_scraper/data/full_repos/427041400
git clone --depth 1 --no-tags https://github.com/matsud224/rvcpu.git f:/verilog_sva_gh_scraper/data/full_repos/431125802
git clone --depth 1 --no-tags https://github.com/akankshac-073/MIPS-5-stage-pipelined-control-and-datapath.git f:/verilog_sva_gh_scraper/data/full_repos/429462627
git clone --depth 1 --no-tags https://github.com/siq1115/FPGA_FM_AM.git f:/verilog_sva_gh_scraper/data/full_repos/427629442
git clone --depth 1 --no-tags https://github.com/lemmeristan/sdram_cache.git f:/verilog_sva_gh_scraper/data/full_repos/429944727
git clone --depth 1 --no-tags https://github.com/ujjwal4384/PID-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/430195679
git clone --depth 1 --no-tags https://github.com/aditya-singhal/RISC-V_processor_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/430026064
git clone --depth 1 --no-tags https://github.com/ThomasBruflot/Project-TFE4152-H21.git f:/verilog_sva_gh_scraper/data/full_repos/429542254
git clone --depth 1 --no-tags https://github.com/SultanShadow/TestChip.git f:/verilog_sva_gh_scraper/data/full_repos/431901950
git clone --depth 1 --no-tags https://github.com/Crazy2code15/Verilog__SV_VHDL.git f:/verilog_sva_gh_scraper/data/full_repos/430288765
git clone --depth 1 --no-tags https://github.com/tim-wt-hsu/cvsd.git f:/verilog_sva_gh_scraper/data/full_repos/429253869
git clone --depth 1 --no-tags https://github.com/duskmoon314/THUEE_CSL.git f:/verilog_sva_gh_scraper/data/full_repos/427809984
git clone --depth 1 --no-tags https://github.com/henrikrbaumann/Pixelsensor.git f:/verilog_sva_gh_scraper/data/full_repos/429748093
git clone --depth 1 --no-tags https://github.com/oliviawu77/Conv1D.git f:/verilog_sva_gh_scraper/data/full_repos/429401000
git clone --depth 1 --no-tags https://github.com/TiNredmc/VFDHackICE.git f:/verilog_sva_gh_scraper/data/full_repos/430124051
git clone --depth 1 --no-tags https://github.com/mmahdi98/SystolicArrayConvolution.git f:/verilog_sva_gh_scraper/data/full_repos/429114639
git clone --depth 1 --no-tags https://github.com/rbchandra/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/430316628
git clone --depth 1 --no-tags https://github.com/Pbyeolha/digitalsystem2021.git f:/verilog_sva_gh_scraper/data/full_repos/432185421
git clone --depth 1 --no-tags https://github.com/lhn1703/fpu_16bit.git f:/verilog_sva_gh_scraper/data/full_repos/428819669
git clone --depth 1 --no-tags https://github.com/Watchdog069/Verilog-Example-Codes.git f:/verilog_sva_gh_scraper/data/full_repos/429374844
git clone --depth 1 --no-tags https://github.com/henrikhemnes/CMOS-Camera-Sensor.git f:/verilog_sva_gh_scraper/data/full_repos/429232433
git clone --depth 1 --no-tags https://github.com/NanjingForestryUniversity/valveboard.git f:/verilog_sva_gh_scraper/data/full_repos/430378919
git clone --depth 1 --no-tags https://github.com/Nicholas1812216/AES_256_ECB_verilog_implementation.git f:/verilog_sva_gh_scraper/data/full_repos/426483722
git clone --depth 1 --no-tags https://github.com/shade-12/digital-systems-design.git f:/verilog_sva_gh_scraper/data/full_repos/426864978
git clone --depth 1 --no-tags https://github.com/ICL-EIE-Team-16/cpu-coursework.git f:/verilog_sva_gh_scraper/data/full_repos/432182096
git clone --depth 1 --no-tags https://github.com/NicholasSKumar/32BitMipsProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/430206165
git clone --depth 1 --no-tags https://github.com/walido2001/AsteroidGame.git f:/verilog_sva_gh_scraper/data/full_repos/430260837
git clone --depth 1 --no-tags https://github.com/jonasbjurel/genericIOSatellite.git f:/verilog_sva_gh_scraper/data/full_repos/429196919
git clone --depth 1 --no-tags https://github.com/Yamakaja/ldpc_ber_tester.git f:/verilog_sva_gh_scraper/data/full_repos/430091877
git clone --depth 1 --no-tags https://github.com/ko50/quartus_assigns.git f:/verilog_sva_gh_scraper/data/full_repos/431303013
git clone --depth 1 --no-tags https://github.com/lizhun1/FPU.git f:/verilog_sva_gh_scraper/data/full_repos/431377338
git clone --depth 1 --no-tags https://github.com/bimalka98/DownSampleMe.git f:/verilog_sva_gh_scraper/data/full_repos/431362747
git clone --depth 1 --no-tags https://github.com/lyjslay/Basic-FPGA-Driver.git f:/verilog_sva_gh_scraper/data/full_repos/430009827
git clone --depth 1 --no-tags https://github.com/tkamucheka/CSCE4114-ip-repo.git f:/verilog_sva_gh_scraper/data/full_repos/428121182
git clone --depth 1 --no-tags https://github.com/mustafaAlgun/SingleCycleProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/431822348
git clone --depth 1 --no-tags https://github.com/mcupro/DDS4USE.git f:/verilog_sva_gh_scraper/data/full_repos/430496320
git clone --depth 1 --no-tags https://github.com/willer-lu/myCPU.git f:/verilog_sva_gh_scraper/data/full_repos/431403494
git clone --depth 1 --no-tags https://github.com/pranav-nb/verilog_tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/427887365
git clone --depth 1 --no-tags https://github.com/wataru030-XIAOHEI/FPGAStudyNotebook.git f:/verilog_sva_gh_scraper/data/full_repos/430411997
git clone --depth 1 --no-tags https://github.com/NikolaosGian/hardware_digital_systems.git f:/verilog_sva_gh_scraper/data/full_repos/431831579
git clone --depth 1 --no-tags https://github.com/Wenlong-Qi/test_MNIST_IP.git f:/verilog_sva_gh_scraper/data/full_repos/429111960
git clone --depth 1 --no-tags https://github.com/XuBao1/HDLBits_Answer.git f:/verilog_sva_gh_scraper/data/full_repos/427870679
git clone --depth 1 --no-tags https://github.com/p4r4xor/superscalar-rv32i.git f:/verilog_sva_gh_scraper/data/full_repos/431605717
git clone --depth 1 --no-tags https://github.com/Shashank-Handa/Parallel-In-Parllel-Out-Parallel-In-Serial-Out-Verilog-code.git f:/verilog_sva_gh_scraper/data/full_repos/431766259
git clone --depth 1 --no-tags https://github.com/crystal-catherine/Computing_system_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/431746542
git clone --depth 1 --no-tags https://github.com/suphon-t/hwsynlab-project.git f:/verilog_sva_gh_scraper/data/full_repos/432165403
git clone --depth 1 --no-tags https://github.com/majdbiw4200/Pong_Game_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/427163843
git clone --depth 1 --no-tags https://github.com/hoglet67/rc_transmitter.git f:/verilog_sva_gh_scraper/data/full_repos/427912108
git clone --depth 1 --no-tags https://github.com/jeffreyyunz/Verilog-HDL-Library.git f:/verilog_sva_gh_scraper/data/full_repos/426771008
git clone --depth 1 --no-tags https://github.com/akilesh1102/Switching-Median-Filter.git f:/verilog_sva_gh_scraper/data/full_repos/429402147
git clone --depth 1 --no-tags https://github.com/mrapi00/PUnC-LC3ISA_Computer.git f:/verilog_sva_gh_scraper/data/full_repos/432523265
git clone --depth 1 --no-tags https://github.com/River911009/learnFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/429531363
git clone --depth 1 --no-tags https://github.com/LazyJazz/RISC-V-Processor-ALTERA.git f:/verilog_sva_gh_scraper/data/full_repos/432177864
git clone --depth 1 --no-tags https://github.com/connorchiang/Finite-state-machine.git f:/verilog_sva_gh_scraper/data/full_repos/427455601
git clone --depth 1 --no-tags https://github.com/hypercurious/vga-controller.git f:/verilog_sva_gh_scraper/data/full_repos/431016365
git clone --depth 1 --no-tags https://github.com/hbbr0312/single_cycle.git f:/verilog_sva_gh_scraper/data/full_repos/427262016
git clone --depth 1 --no-tags https://github.com/DocYep/21-06-VLSI-CONV_RTL.git f:/verilog_sva_gh_scraper/data/full_repos/429676818
git clone --depth 1 --no-tags https://github.com/My-University-AUT/LC-LAB.git f:/verilog_sva_gh_scraper/data/full_repos/430206263
git clone --depth 1 --no-tags https://github.com/marytwtw18/CO_final_project.git f:/verilog_sva_gh_scraper/data/full_repos/431843882
git clone --depth 1 --no-tags https://github.com/AbhilashDatta/RISC-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/427915677
git clone --depth 1 --no-tags https://github.com/GLYgly-yiyi/Keywords_recognize.git f:/verilog_sva_gh_scraper/data/full_repos/427662172
git clone --depth 1 --no-tags https://github.com/itspalomo/ECE176-13-bit-Multi-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/431687600
git clone --depth 1 --no-tags https://github.com/crystal-catherine/cpu.git f:/verilog_sva_gh_scraper/data/full_repos/428944995
git clone --depth 1 --no-tags https://github.com/UsamaAyub-EE/RISC-V-Processor-with-5-stage-pipeline-and-hazard-controller.git f:/verilog_sva_gh_scraper/data/full_repos/428574496
git clone --depth 1 --no-tags https://github.com/SouthernPark/SnakeGameFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/430866937
git clone --depth 1 --no-tags https://github.com/MerryCello/basic_calculator_HDL.git f:/verilog_sva_gh_scraper/data/full_repos/430879961
git clone --depth 1 --no-tags https://github.com/hongxiaoo/verilog-eeprom.git f:/verilog_sva_gh_scraper/data/full_repos/430393224
git clone --depth 1 --no-tags https://github.com/jameschuang2002/Lab-7.git f:/verilog_sva_gh_scraper/data/full_repos/432250382
git clone --depth 1 --no-tags https://github.com/alan861130/VLSI-testing.git f:/verilog_sva_gh_scraper/data/full_repos/428562263
git clone --depth 1 --no-tags https://github.com/SSSM0602/CSEE-4270-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/427522409
git clone --depth 1 --no-tags https://github.com/Nicholas1812216/CORDIC_implementation.git f:/verilog_sva_gh_scraper/data/full_repos/429242866
git clone --depth 1 --no-tags https://github.com/clefspear/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/429233161
git clone --depth 1 --no-tags https://github.com/damyan-p/316_stopwatch.git f:/verilog_sva_gh_scraper/data/full_repos/430582567
git clone --depth 1 --no-tags https://github.com/bprimal22/Stopwatch.git f:/verilog_sva_gh_scraper/data/full_repos/430515289
git clone --depth 1 --no-tags https://github.com/jianshitansuantong233/ee216a_final_project.git f:/verilog_sva_gh_scraper/data/full_repos/429572190
git clone --depth 1 --no-tags https://github.com/MaxKev1n/single_cycle_cpu_1.git f:/verilog_sva_gh_scraper/data/full_repos/429652467
git clone --depth 1 --no-tags https://github.com/Oshwiciqwq/BUAA-CO-2021.git f:/verilog_sva_gh_scraper/data/full_repos/431774713
git clone --depth 1 --no-tags https://github.com/nbstrong/DE1_SoC_Computer.git f:/verilog_sva_gh_scraper/data/full_repos/428057238
git clone --depth 1 --no-tags https://github.com/TaninZeraati/ARM.git f:/verilog_sva_gh_scraper/data/full_repos/432216577
git clone --depth 1 --no-tags https://github.com/gumistor/DS18B20_to_FPGA_on_1wire.git f:/verilog_sva_gh_scraper/data/full_repos/431524748
git clone --depth 1 --no-tags https://github.com/nbstrong/DE2_115_Computer.git f:/verilog_sva_gh_scraper/data/full_repos/428105989
git clone --depth 1 --no-tags https://github.com/wataru030-XIAOHEI/FPGAdasai.git f:/verilog_sva_gh_scraper/data/full_repos/428015905
git clone --depth 1 --no-tags https://github.com/Perriex/Fibonacci-with-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/427739733
git clone --depth 1 --no-tags https://github.com/JasonHuang2000/CA-single-cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/430067902
git clone --depth 1 --no-tags https://github.com/jcr4698/Stopwatch.git f:/verilog_sva_gh_scraper/data/full_repos/430614800
git clone --depth 1 --no-tags https://github.com/jaoviedo/MIPS_single_cycle_proc.git f:/verilog_sva_gh_scraper/data/full_repos/428072311
git clone --depth 1 --no-tags https://github.com/holopika/FPGA_2021_cehuang.git f:/verilog_sva_gh_scraper/data/full_repos/428125225
git clone --depth 1 --no-tags https://github.com/rommelsabang/468Project.git f:/verilog_sva_gh_scraper/data/full_repos/432554233
git clone --depth 1 --no-tags https://github.com/calebchow9/fpga-pacman.git f:/verilog_sva_gh_scraper/data/full_repos/428518576
git clone --depth 1 --no-tags https://github.com/Dileep-Nethrapalli/Temperature-sensor-verilog-program.git f:/verilog_sva_gh_scraper/data/full_repos/427945691
git clone --depth 1 --no-tags https://github.com/kapelnik/verilogEncDec.git f:/verilog_sva_gh_scraper/data/full_repos/429406688
git clone --depth 1 --no-tags https://github.com/Abdullah-IIT-Palakkad/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/427105509
git clone --depth 1 --no-tags https://github.com/suryam35/Computer-Organization-And-Architecture-Lab-CS39001.git f:/verilog_sva_gh_scraper/data/full_repos/430656047
