v 20100214 2
L 300 0 300 600 3 0 0 0 -1 -1
L 300 600 700 600 3 0 0 0 -1 -1
T 100 1300 5 10 0 0 0 0 1
device=SPICE
L 300 0 700 0 3 0 0 0 -1 -1
A 700 300 300 270 180 3 0 0 0 -1 -1
V 1050 300 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 1100 300 1300 300 1 0 1
{
T 1300 150 5 8 0 1 0 6 1
pinnumber=5
T 1600 250 5 8 0 0 180 8 1
pinseq=5
T 1300 350 9 8 0 1 0 6 1
pinlabel=Y
T 950 300 5 8 0 1 0 8 1
pintype=io
}
P 300 200 0 200 1 0 1
{
T 0 50 5 8 0 1 0 0 1
pinnumber=3
T 1600 900 5 8 0 0 180 8 1
pinseq=3
T 0 250 9 8 0 1 0 0 1
pinlabel=C
T 350 200 5 8 0 1 0 2 1
pintype=in
}
P 300 600 0 600 1 0 1
{
T 0 450 5 8 0 1 0 0 1
pinnumber=1
T 1600 800 5 8 0 0 180 8 1
pinseq=1
T 0 650 9 8 0 1 0 0 1
pinlabel=A
T 350 600 5 8 0 1 0 2 1
pintype=in
}
P 300 400 0 400 1 0 1
{
T 0 250 5 8 0 1 0 0 1
pinnumber=2
T 1600 850 5 8 0 0 180 8 1
pinseq=2
T 0 450 9 8 0 1 0 0 1
pinlabel=B
T 350 400 5 8 0 1 0 2 1
pintype=in
}
T 400 700 8 10 1 1 0 0 1
refdes=A?
T 100 1500 5 10 0 0 0 0 1
description=XSPICE digital NAND gate with 4 inputs
T 100 1700 5 10 0 0 0 0 1
value=D_NAND_4
T 100 2000 5 10 0 0 0 0 1
input_load=1.0e-12
T 100 2200 5 10 0 0 0 0 1
fall_delay=1.0e-9
T 100 2400 5 10 0 0 0 0 1
rise_delay=1.0e-9
P 300 0 0 0 1 0 1
{
T 0 -150 5 8 0 1 0 0 1
pinnumber=4
T 1600 950 5 8 0 0 180 8 1
pinseq=4
T 0 50 9 8 0 1 0 0 1
pinlabel=D
T 350 0 5 8 0 1 0 2 1
pintype=in
}
