OpenROAD 8d53e9b018dec98fa63e907ddeb6c5406f035361 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openlane/designs/PrimitiveCalculator/runs/RUN_2022.05.04_12.01.04/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/PrimitiveCalculator/runs/RUN_2022.05.04_12.01.04/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/PrimitiveCalculator/runs/RUN_2022.05.04_12.01.04/tmp/cts/13-resizer_timing.def
[INFO ODB-0128] Design: PrimitiveCalculator
[INFO ODB-0130]     Created 17 pins.
[INFO ODB-0131]     Created 613 components and 1546 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 1514 connections.
[INFO ODB-0133]     Created 20 nets and 24 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/PrimitiveCalculator/runs/RUN_2022.05.04_12.01.04/tmp/cts/13-resizer_timing.def
###############################################################################
# Created by write_sdc
# Wed May  4 12:01:58 2022
###############################################################################
current_design PrimitiveCalculator
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clk -period 10.0000 [get_ports {clk}]
set_clock_transition 0.1500 [get_clocks {clk}]
set_clock_uncertainty 0.2500 clk
set_propagated_clock [get_clocks {clk}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {restart}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {rotary_a}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {rotary_b}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {rst}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {select}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {led_flag}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {seven_segment_digit}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {seven_segment_out[0]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {seven_segment_out[1]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {seven_segment_out[2]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {seven_segment_out[3]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {seven_segment_out[4]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {seven_segment_out[5]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {seven_segment_out[6]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {led_flag}]
set_load -pin_load 0.0334 [get_ports {seven_segment_digit}]
set_load -pin_load 0.0334 [get_ports {seven_segment_out[6]}]
set_load -pin_load 0.0334 [get_ports {seven_segment_out[5]}]
set_load -pin_load 0.0334 [get_ports {seven_segment_out[4]}]
set_load -pin_load 0.0334 [get_ports {seven_segment_out[3]}]
set_load -pin_load 0.0334 [get_ports {seven_segment_out[2]}]
set_load -pin_load 0.0334 [get_ports {seven_segment_out[1]}]
set_load -pin_load 0.0334 [get_ports {seven_segment_out[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {clk}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {restart}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {rotary_a}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {rotary_b}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {rst}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {select}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 5.0000 [current_design]
[INFO]: Setting signal min routing layer to: met1 and clock min routing layer to met1. 
[INFO]: Setting signal max routing layer to: met5 and clock max routing layer to met5. 
-congestion_iterations 50 -verbose
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 30%
[INFO GRT-0023] Grid origin: (0, 0)
[WARNING GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100
[INFO GRT-0019] Found 1 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 3
[INFO GRT-0003] Macros: 0
[INFO GRT-0004] Blockages: 28

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
li1        Vertical            0             0          0.00%
met1       Horizontal      15680          9345          40.40%
met2       Vertical        11760          8046          31.58%
met3       Horizontal       7840          5589          28.71%
met4       Vertical         4704          3216          31.63%
met5       Horizontal       1568           783          50.06%
---------------------------------------------------------------

[INFO GRT-0197] Via related to pin nodes: 36
[INFO GRT-0198] Via related Steiner nodes: 0
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 45
[INFO GRT-0112] Final usage 3D: 198

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
li1                  0             0            0.00%             0 /  0 /  0
met1              9345            40            0.43%             0 /  0 /  0
met2              8046            23            0.29%             0 /  0 /  0
met3              5589             0            0.00%             0 /  0 /  0
met4              3216             0            0.00%             0 /  0 /  0
met5               783             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total            26979            63            0.23%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 800 um
[INFO GRT-0006] Repairing antennas, iteration 1.
[WARNING GRT-0043] No OR_DEFAULT vias defined.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
[INFO GRT-0012] Antenna violations: 0
[INFO GRT-0014] Routed nets: 16
[INFO]: Setting RC values...
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _04_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _04_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.04    0.03    0.03 ^ clk (in)
     1    0.01                           clk (net)
                  0.04    0.00    0.03 ^ _04_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.07    0.31    0.34 ^ _04_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.01                           clok_divider.clk_div (net)
                  0.07    0.00    0.34 ^ _02_/A (sky130_fd_sc_hd__nor2_1)
                  0.03    0.05    0.38 v _02_/Y (sky130_fd_sc_hd__nor2_1)
     1    0.00                           _00_ (net)
                  0.03    0.00    0.38 v _04_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.38   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.04    0.03    0.03 ^ clk (in)
     1    0.01                           clk (net)
                  0.04    0.00    0.03 ^ _04_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.28   clock uncertainty
                          0.00    0.28   clock reconvergence pessimism
                         -0.05    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)


Startpoint: _05_ (rising edge-triggered flip-flop)
Endpoint: seven_segment_digit (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.07    0.00    0.00 ^ _05_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.09    0.34    0.34 v _05_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.02                           net2 (net)
                  0.09    0.00    0.34 v output2/A (sky130_fd_sc_hd__buf_2)
                  0.09    0.19    0.54 v output2/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           seven_segment_digit (net)
                  0.09    0.00    0.54 v seven_segment_digit (out)
                                  0.54   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  2.29   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: _05_ (rising edge-triggered flip-flop)
Endpoint: seven_segment_digit (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.07    0.00    0.00 ^ _05_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.19    0.44    0.44 ^ _05_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.02                           net2 (net)
                  0.19    0.00    0.44 ^ output2/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.26    0.70 ^ output2/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           seven_segment_digit (net)
                  0.17    0.00    0.70 ^ seven_segment_digit (out)
                                  0.70   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  7.05   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _04_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
                  0.04    0.02    2.02 ^ rst (in)
     1    0.01                           rst (net)
                  0.04    0.00    2.02 ^ input1/A (sky130_fd_sc_hd__buf_2)
                  0.16    0.20    2.22 ^ input1/X (sky130_fd_sc_hd__buf_2)
     2    0.03                           net1 (net)
                  0.16    0.00    2.22 ^ _02_/B (sky130_fd_sc_hd__nor2_1)
                  0.04    0.06    2.28 v _02_/Y (sky130_fd_sc_hd__nor2_1)
     1    0.00                           _00_ (net)
                  0.04    0.00    2.28 v _04_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.28   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
                  0.04    0.03   10.03 ^ clk (in)
     1    0.01                           clk (net)
                  0.04    0.00   10.03 ^ _04_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25    9.78   clock uncertainty
                          0.00    9.78   clock reconvergence pessimism
                         -0.11    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.28   data arrival time
-----------------------------------------------------------------------------
                                  7.38   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: _05_ (rising edge-triggered flip-flop)
Endpoint: seven_segment_digit (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.07    0.00    0.00 ^ _05_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.19    0.44    0.44 ^ _05_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.02                           net2 (net)
                  0.19    0.00    0.44 ^ output2/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.26    0.70 ^ output2/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           seven_segment_digit (net)
                  0.17    0.00    0.70 ^ seven_segment_digit (out)
                                  0.70   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  7.05   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 7.05

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.15
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock clk
Latency      CRPR       Skew
_04_/CLK ^
   0.03
_04_/CLK ^
   0.03      0.00       0.00

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             4.66e-06   4.20e-07   1.69e-11   5.08e-06  85.4%
Combinational          2.45e-07   6.25e-07   4.59e-10   8.71e-07  14.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.91e-06   1.05e-06   4.76e-10   5.95e-06 100.0%
                          82.4%      17.6%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 1162 u^2 3% utilization.
area_report_end
