# jmRocket TODO
* iVerilog simulation environment
* FPGA compose flow
  * FPGA default configure
  * RTL simulation environmet
* ASIC compose flow
  * ASIC default configure

