// Seed: 1954569712
`celldefine
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  type_3(
      {id_2, id_3}, 1, {id_2, id_2, 1}
  );
endmodule
`timescale 1ps / 1 ps
module module_1 (
    output logic id_0,
    input logic id_1,
    input id_2,
    output id_3
);
  type_6(
      1, id_0, id_2
  );
endmodule
