#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Mar  7 13:56:34 2019
# Process ID: 15700
# Current directory: E:/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2556 E:\COLLEGE\18-19\Spring 19\CompE 470L\week_6_clock\week_6_clock.xpr
# Log file: E:/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock/vivado.log
# Journal file: E:/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock/week_6_clock.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx.1/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 919.789 ; gain = 104.762
update_compile_order -fileset sources_1
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183AA5E32A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183AA5E32A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA5E32A
set_property PROGRAM.FILE {E:/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock/week_6_clock.runs/impl_1/clock.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock/week_6_clock.runs/impl_1/clock.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar  7 14:06:58 2019] Launched synth_1...
Run output will be captured here: E:/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock/week_6_clock.runs/synth_1/runme.log
[Thu Mar  7 14:06:58 2019] Launched impl_1...
Run output will be captured here: E:/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock/week_6_clock.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock/week_6_clock.runs/impl_1/clock.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar  7 14:14:49 2019] Launched synth_1...
Run output will be captured here: E:/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock/week_6_clock.runs/synth_1/runme.log
[Thu Mar  7 14:14:49 2019] Launched impl_1...
Run output will be captured here: E:/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock/week_6_clock.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar  7 14:28:28 2019] Launched synth_1...
Run output will be captured here: E:/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock/week_6_clock.runs/synth_1/runme.log
[Thu Mar  7 14:28:28 2019] Launched impl_1...
Run output will be captured here: E:/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock/week_6_clock.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock/week_6_clock.runs/impl_1/clock.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar  7 14:33:51 2019] Launched synth_1...
Run output will be captured here: E:/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock/week_6_clock.runs/synth_1/runme.log
[Thu Mar  7 14:33:51 2019] Launched impl_1...
Run output will be captured here: E:/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock/week_6_clock.runs/impl_1/runme.log
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar  7 14:35:26 2019] Launched synth_1...
Run output will be captured here: E:/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock/week_6_clock.runs/synth_1/runme.log
[Thu Mar  7 14:35:26 2019] Launched impl_1...
Run output will be captured here: E:/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock/week_6_clock.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar  7 14:36:46 2019] Launched synth_1...
Run output will be captured here: E:/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock/week_6_clock.runs/synth_1/runme.log
[Thu Mar  7 14:36:46 2019] Launched impl_1...
Run output will be captured here: E:/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock/week_6_clock.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock/week_6_clock.runs/impl_1/clock.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar  7 14:41:04 2019] Launched synth_1...
Run output will be captured here: E:/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock/week_6_clock.runs/synth_1/runme.log
[Thu Mar  7 14:41:04 2019] Launched impl_1...
Run output will be captured here: E:/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock/week_6_clock.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock/week_6_clock.runs/impl_1/clock.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar  7 14:47:25 2019] Launched synth_1...
Run output will be captured here: E:/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock/week_6_clock.runs/synth_1/runme.log
[Thu Mar  7 14:47:25 2019] Launched impl_1...
Run output will be captured here: E:/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock/week_6_clock.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/COLLEGE/18-19/Spring 19/CompE 470L/week_6_clock/week_6_clock.runs/impl_1/clock.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar  7 14:54:24 2019...
