INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denis/github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_static_bleacher/sim/design_static_bleacher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_static_bleacher
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denis/github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_static_bleacher/ipshared/2464/hdl/AXI_PerfectTranslator_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_PerfectTranslator_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [/home/denis/github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_static_bleacher/ipshared/2464/hdl/AXI_PerfectTranslator_v1_0_S00_AXI.v:669]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denis/github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_static_bleacher/ipshared/2464/hdl/AXI_PerfectTranslator_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_PerfectTranslator_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denis/github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_static_bleacher/ipshared/2464/hdl/AXI_PerfectTranslator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_PerfectTranslator_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denis/github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_static_bleacher/ip/design_static_bleacher_AXI_PerfectTranslator_0_0/sim/design_static_bleacher_AXI_PerfectTranslator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_static_bleacher_AXI_PerfectTranslator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denis/github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_static_bleacher/hdl/design_static_bleacher_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_static_bleacher_wrapper
