--------------------------------------------------------------------------------
Release 13.3 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml PlasmaAtlysDDR.twx PlasmaAtlysDDR.ncd -o
PlasmaAtlysDDR.twr PlasmaAtlysDDR.pcf -ucf PlasmaAtlysDDR.ucf

Design file:              PlasmaAtlysDDR.ncd
Physical constraint file: PlasmaAtlysDDR.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.20 2011-10-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_100 = PERIOD TIMEGRP "clk_100" 10 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_100 = PERIOD TIMEGRP "clk_100" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.615ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.615ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_mcb_drp_clk_
bufg_in         = PERIOD TIMEGRP         
"MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_mcb_drp_clk_bu
fg_in"         TS_clk_100 HIGH 50%;

 20810 paths analyzed, 1751 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.861ns.
--------------------------------------------------------------------------------

Paths for end point MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1 (SLICE_X16Y74.SR), 132 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.747ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.631 - 0.646)
  Source Clock:         MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y81.AQ      Tcko                  0.476   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X20Y82.A2      net (fanout=6)        1.656   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X20Y82.A       Tilo                  0.235   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X20Y82.CX      net (fanout=1)        0.670   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X20Y82.CMUX    Tcxc                  0.192   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X18Y85.A3      net (fanout=6)        1.043   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X18Y85.A       Tilo                  0.254   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21
    SLICE_X9Y80.C5       net (fanout=3)        1.242   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In2
    SLICE_X9Y80.C        Tilo                  0.259   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
    SLICE_X13Y81.B4      net (fanout=3)        0.845   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
    SLICE_X13Y81.B       Tilo                  0.259   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X16Y74.SR      net (fanout=2)        1.187   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
    SLICE_X16Y74.CLK     Tsrck                 0.429   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1
    -------------------------------------------------  ---------------------------
    Total                                      8.747ns (2.104ns logic, 6.643ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:          MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.614ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.631 - 0.646)
  Source Clock:         MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y81.CQ      Tcko                  0.476   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    SLICE_X20Y82.A1      net (fanout=6)        1.523   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
    SLICE_X20Y82.A       Tilo                  0.235   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X20Y82.CX      net (fanout=1)        0.670   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X20Y82.CMUX    Tcxc                  0.192   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X18Y85.A3      net (fanout=6)        1.043   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X18Y85.A       Tilo                  0.254   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21
    SLICE_X9Y80.C5       net (fanout=3)        1.242   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In2
    SLICE_X9Y80.C        Tilo                  0.259   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
    SLICE_X13Y81.B4      net (fanout=3)        0.845   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
    SLICE_X13Y81.B       Tilo                  0.259   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X16Y74.SR      net (fanout=2)        1.187   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
    SLICE_X16Y74.CLK     Tsrck                 0.429   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1
    -------------------------------------------------  ---------------------------
    Total                                      8.614ns (2.104ns logic, 6.510ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Destination:          MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.536ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.631 - 0.646)
  Source Clock:         MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 to MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y81.BQ      Tcko                  0.476   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    SLICE_X20Y82.A4      net (fanout=6)        1.445   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
    SLICE_X20Y82.A       Tilo                  0.235   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X20Y82.CX      net (fanout=1)        0.670   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X20Y82.CMUX    Tcxc                  0.192   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X18Y85.A3      net (fanout=6)        1.043   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X18Y85.A       Tilo                  0.254   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21
    SLICE_X9Y80.C5       net (fanout=3)        1.242   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In2
    SLICE_X9Y80.C        Tilo                  0.259   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
    SLICE_X13Y81.B4      net (fanout=3)        0.845   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
    SLICE_X13Y81.B       Tilo                  0.259   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X16Y74.SR      net (fanout=2)        1.187   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
    SLICE_X16Y74.CLK     Tsrck                 0.429   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1
    -------------------------------------------------  ---------------------------
    Total                                      8.536ns (2.104ns logic, 6.432ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (SLICE_X16Y74.SR), 132 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.736ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.631 - 0.646)
  Source Clock:         MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y81.AQ      Tcko                  0.476   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X20Y82.A2      net (fanout=6)        1.656   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X20Y82.A       Tilo                  0.235   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X20Y82.CX      net (fanout=1)        0.670   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X20Y82.CMUX    Tcxc                  0.192   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X18Y85.A3      net (fanout=6)        1.043   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X18Y85.A       Tilo                  0.254   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21
    SLICE_X9Y80.C5       net (fanout=3)        1.242   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In2
    SLICE_X9Y80.C        Tilo                  0.259   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
    SLICE_X13Y81.B4      net (fanout=3)        0.845   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
    SLICE_X13Y81.B       Tilo                  0.259   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X16Y74.SR      net (fanout=2)        1.187   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
    SLICE_X16Y74.CLK     Tsrck                 0.418   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      8.736ns (2.093ns logic, 6.643ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:          MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.603ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.631 - 0.646)
  Source Clock:         MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y81.CQ      Tcko                  0.476   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    SLICE_X20Y82.A1      net (fanout=6)        1.523   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
    SLICE_X20Y82.A       Tilo                  0.235   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X20Y82.CX      net (fanout=1)        0.670   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X20Y82.CMUX    Tcxc                  0.192   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X18Y85.A3      net (fanout=6)        1.043   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X18Y85.A       Tilo                  0.254   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21
    SLICE_X9Y80.C5       net (fanout=3)        1.242   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In2
    SLICE_X9Y80.C        Tilo                  0.259   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
    SLICE_X13Y81.B4      net (fanout=3)        0.845   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
    SLICE_X13Y81.B       Tilo                  0.259   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X16Y74.SR      net (fanout=2)        1.187   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
    SLICE_X16Y74.CLK     Tsrck                 0.418   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      8.603ns (2.093ns logic, 6.510ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Destination:          MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.525ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.631 - 0.646)
  Source Clock:         MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 to MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y81.BQ      Tcko                  0.476   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    SLICE_X20Y82.A4      net (fanout=6)        1.445   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
    SLICE_X20Y82.A       Tilo                  0.235   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X20Y82.CX      net (fanout=1)        0.670   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X20Y82.CMUX    Tcxc                  0.192   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X18Y85.A3      net (fanout=6)        1.043   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X18Y85.A       Tilo                  0.254   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21
    SLICE_X9Y80.C5       net (fanout=3)        1.242   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In2
    SLICE_X9Y80.C        Tilo                  0.259   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
    SLICE_X13Y81.B4      net (fanout=3)        0.845   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
    SLICE_X13Y81.B       Tilo                  0.259   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X16Y74.SR      net (fanout=2)        1.187   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
    SLICE_X16Y74.CLK     Tsrck                 0.418   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      8.525ns (2.093ns logic, 6.432ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (SLICE_X16Y74.SR), 132 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.713ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.631 - 0.646)
  Source Clock:         MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y81.AQ      Tcko                  0.476   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X20Y82.A2      net (fanout=6)        1.656   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X20Y82.A       Tilo                  0.235   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X20Y82.CX      net (fanout=1)        0.670   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X20Y82.CMUX    Tcxc                  0.192   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X18Y85.A3      net (fanout=6)        1.043   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X18Y85.A       Tilo                  0.254   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21
    SLICE_X9Y80.C5       net (fanout=3)        1.242   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In2
    SLICE_X9Y80.C        Tilo                  0.259   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
    SLICE_X13Y81.B4      net (fanout=3)        0.845   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
    SLICE_X13Y81.B       Tilo                  0.259   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X16Y74.SR      net (fanout=2)        1.187   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
    SLICE_X16Y74.CLK     Tsrck                 0.395   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      8.713ns (2.070ns logic, 6.643ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:          MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.580ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.631 - 0.646)
  Source Clock:         MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y81.CQ      Tcko                  0.476   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    SLICE_X20Y82.A1      net (fanout=6)        1.523   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
    SLICE_X20Y82.A       Tilo                  0.235   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X20Y82.CX      net (fanout=1)        0.670   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X20Y82.CMUX    Tcxc                  0.192   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X18Y85.A3      net (fanout=6)        1.043   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X18Y85.A       Tilo                  0.254   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21
    SLICE_X9Y80.C5       net (fanout=3)        1.242   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In2
    SLICE_X9Y80.C        Tilo                  0.259   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
    SLICE_X13Y81.B4      net (fanout=3)        0.845   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
    SLICE_X13Y81.B       Tilo                  0.259   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X16Y74.SR      net (fanout=2)        1.187   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
    SLICE_X16Y74.CLK     Tsrck                 0.395   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      8.580ns (2.070ns logic, 6.510ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Destination:          MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.502ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.631 - 0.646)
  Source Clock:         MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 to MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y81.BQ      Tcko                  0.476   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    SLICE_X20Y82.A4      net (fanout=6)        1.445   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
    SLICE_X20Y82.A       Tilo                  0.235   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X20Y82.CX      net (fanout=1)        0.670   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X20Y82.CMUX    Tcxc                  0.192   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X18Y85.A3      net (fanout=6)        1.043   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X18Y85.A       Tilo                  0.254   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21
    SLICE_X9Y80.C5       net (fanout=3)        1.242   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In2
    SLICE_X9Y80.C        Tilo                  0.259   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
    SLICE_X13Y81.B4      net (fanout=3)        0.845   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
    SLICE_X13Y81.B       Tilo                  0.259   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X16Y74.SR      net (fanout=2)        1.187   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
    SLICE_X16Y74.CLK     Tsrck                 0.395   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      8.502ns (2.070ns logic, 6.432ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        "MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_clk_100 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.UIADDR0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.322ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int_0 (FF)
  Destination:          MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.323ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.076 - 0.075)
  Source Clock:         MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk rising at 10.000ns
  Destination Clock:    MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int_0 to MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y82.BQ       Tcko                  0.198   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int<1>
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int_0
    MCB_X0Y1.UIADDR0     net (fanout=1)        0.125   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int<0>
    MCB_X0Y1.UICLK       Tmcbckd_UIADDR(-Th)     0.000   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.323ns (0.198ns logic, 0.125ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Paths for end point MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.UIADDR1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.322ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int_1 (FF)
  Destination:          MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.323ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.076 - 0.075)
  Source Clock:         MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk rising at 10.000ns
  Destination Clock:    MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int_1 to MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y82.CQ       Tcko                  0.198   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int<1>
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int_1
    MCB_X0Y1.UIADDR1     net (fanout=1)        0.125   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int<1>
    MCB_X0Y1.UICLK       Tmcbckd_UIADDR(-Th)     0.000   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.323ns (0.198ns logic, 0.125ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Paths for end point MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.UIADDR2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.329ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int_2 (FF)
  Destination:          MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.330ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.076 - 0.075)
  Source Clock:         MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk rising at 10.000ns
  Destination Clock:    MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int_2 to MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y82.AQ       Tcko                  0.198   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int<1>
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int_2
    MCB_X0Y1.UIADDR2     net (fanout=3)        0.132   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int<2>
    MCB_X0Y1.UICLK       Tmcbckd_UIADDR(-Th)     0.000   MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.330ns (0.198ns logic, 0.132ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        "MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_clk_100 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<3>/CLK
  Logical resource: MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/CK
  Location pin: SLICE_X10Y71.CLK
  Clock network: MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_clk_2x_180  
       = PERIOD TIMEGRP         
"MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_clk_2x_180"   
      TS_clk_100 / 6 PHASE 0.833333333 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_clk_2x_180
        = PERIOD TIMEGRP
        "MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_clk_2x_180"
        TS_clk_100 / 6 PHASE 0.833333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.067ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_clk_2x_0 =  
       PERIOD TIMEGRP         
"MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_clk_2x_0"     
    TS_clk_100 / 6 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_clk_2x_0 =
        PERIOD TIMEGRP
        "MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_clk_2x_0"
        TS_clk_100 / 6 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.067ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: MCU/DDR_RAM.u2_memory/NOT_SIM.u1_sdram/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: MCU/DDR_RAM.u2_memory/clk_mem
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_clk0_bufg_in
         = PERIOD TIMEGRP         
"MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_clk0_bufg_in" 
        TS_clk_100 / 0.5 HIGH 50%;

 340227002 paths analyzed, 12578 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.646ns.
--------------------------------------------------------------------------------

Paths for end point MCU/u1_plasma/u3_ram/Mram_ram_03 (RAMB16_X3Y42.WEA0), 2823489 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1 (FF)
  Destination:          MCU/u1_plasma/u3_ram/Mram_ram_03 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.463ns (Levels of Logic = 12)
  Clock Path Skew:      -0.072ns (0.675 - 0.747)
  Source Clock:         MCU/clk_50 rising at 0.000ns
  Destination Clock:    MCU/clk_50 rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1 to MCU/u1_plasma/u3_ram/Mram_ram_03
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y51.BQ      Tcko                  0.476   MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
                                                       MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
    SLICE_X37Y52.A1      net (fanout=6)        0.746   MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
    SLICE_X37Y52.A       Tilo                  0.259   MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_2
                                                       MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.alu_function521_1
    SLICE_X37Y55.D1      net (fanout=24)       1.763   MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.alu_function521
    SLICE_X37Y55.D       Tilo                  0.259   MCU/u1_plasma/u1_cpu/rs_index<0>
                                                       MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.rs11
    SLICE_X34Y57.A2      net (fanout=18)       2.375   MCU/u1_plasma/u1_cpu/rs_index<0>
    SLICE_X34Y57.AMUX    Tilo                  0.326   MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.data_out2B<29>
                                                       MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[28].reg_bit1b/DP
    SLICE_X32Y59.B5      net (fanout=1)        0.709   MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.data_out1B<28>
    SLICE_X32Y59.B       Tilo                  0.235   MCU/u1_plasma/u1_cpu/reg_source<28>
                                                       MCU/u1_plasma/u1_cpu/u4_reg_bank/_n0055<28>1
    SLICE_X32Y59.A5      net (fanout=3)        0.213   MCU/u1_plasma/u1_cpu/reg_source<28>
    SLICE_X32Y59.A       Tilo                  0.235   MCU/u1_plasma/u1_cpu/reg_source<28>
                                                       MCU/u1_plasma/u1_cpu/u5_bus_mux/Mmux_a_out211
    SLICE_X54Y54.A6      net (fanout=12)       2.398   MCU/u1_plasma/u1_cpu/a_bus<28>
    SLICE_X54Y54.A       Tilo                  0.235   MCU/u1_plasma/u1_cpu/c_bus<28>1
                                                       MCU/u1_plasma/u1_cpu/c_bus<28>7_SW0
    SLICE_X39Y59.A4      net (fanout=1)        1.900   N1158
    SLICE_X39Y59.A       Tilo                  0.259   MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount<3>_mmx_out21
                                                       MCU/u1_plasma/u1_cpu/c_bus<28>7
    SLICE_X39Y59.B6      net (fanout=1)        0.143   MCU/u1_plasma/u1_cpu/c_bus<28>7
    SLICE_X39Y59.B       Tilo                  0.259   MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount<3>_mmx_out21
                                                       MCU/u1_plasma/u1_cpu/c_bus<28>11
    SLICE_X43Y62.C2      net (fanout=1)        1.162   MCU/u1_plasma/u1_cpu/c_bus<28>11
    SLICE_X43Y62.C       Tilo                  0.259   MCU/u1_plasma/u1_cpu/c_bus<28>15
                                                       MCU/u1_plasma/u1_cpu/c_bus<28>16
    SLICE_X45Y64.A5      net (fanout=4)        0.698   MCU/u1_plasma/u1_cpu/c_bus<28>
    SLICE_X45Y64.A       Tilo                  0.259   MCU/u1_plasma/mem_address_reg<28>
                                                       MCU/u1_plasma/u1_cpu/u1_pc_next/Mmux_pc_select.pc_next1921
    SLICE_X45Y64.B6      net (fanout=2)        0.153   MCU/u1_plasma/u1_cpu/u1_pc_next/Mmux_pc_select.pc_next192
    SLICE_X45Y64.B       Tilo                  0.259   MCU/u1_plasma/mem_address_reg<28>
                                                       MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var194
    SLICE_X49Y77.C1      net (fanout=5)        1.875   MCU/u1_plasma/mem_address<28>
    SLICE_X49Y77.C       Tilo                  0.259   N925
                                                       MCU/u1_plasma/bulk_ram_wbe<4>1
    RAMB16_X3Y42.WEA0    net (fanout=16)       1.419   MCU/u1_plasma/bulk_ram_wbe<0>
    RAMB16_X3Y42.CLKA    Trcck_WEA             0.330   MCU/u1_plasma/u3_ram/Mram_ram_03
                                                       MCU/u1_plasma/u3_ram/Mram_ram_03
    -------------------------------------------------  ---------------------------
    Total                                     19.463ns (3.909ns logic, 15.554ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1 (FF)
  Destination:          MCU/u1_plasma/u3_ram/Mram_ram_03 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.409ns (Levels of Logic = 12)
  Clock Path Skew:      -0.072ns (0.675 - 0.747)
  Source Clock:         MCU/clk_50 rising at 0.000ns
  Destination Clock:    MCU/clk_50 rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1 to MCU/u1_plasma/u3_ram/Mram_ram_03
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y51.AQ      Tcko                  0.430   MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_2
                                                       MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1
    SLICE_X37Y52.A2      net (fanout=2)        0.738   MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1
    SLICE_X37Y52.A       Tilo                  0.259   MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_2
                                                       MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.alu_function521_1
    SLICE_X37Y55.D1      net (fanout=24)       1.763   MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.alu_function521
    SLICE_X37Y55.D       Tilo                  0.259   MCU/u1_plasma/u1_cpu/rs_index<0>
                                                       MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.rs11
    SLICE_X34Y57.A2      net (fanout=18)       2.375   MCU/u1_plasma/u1_cpu/rs_index<0>
    SLICE_X34Y57.AMUX    Tilo                  0.326   MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.data_out2B<29>
                                                       MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[28].reg_bit1b/DP
    SLICE_X32Y59.B5      net (fanout=1)        0.709   MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.data_out1B<28>
    SLICE_X32Y59.B       Tilo                  0.235   MCU/u1_plasma/u1_cpu/reg_source<28>
                                                       MCU/u1_plasma/u1_cpu/u4_reg_bank/_n0055<28>1
    SLICE_X32Y59.A5      net (fanout=3)        0.213   MCU/u1_plasma/u1_cpu/reg_source<28>
    SLICE_X32Y59.A       Tilo                  0.235   MCU/u1_plasma/u1_cpu/reg_source<28>
                                                       MCU/u1_plasma/u1_cpu/u5_bus_mux/Mmux_a_out211
    SLICE_X54Y54.A6      net (fanout=12)       2.398   MCU/u1_plasma/u1_cpu/a_bus<28>
    SLICE_X54Y54.A       Tilo                  0.235   MCU/u1_plasma/u1_cpu/c_bus<28>1
                                                       MCU/u1_plasma/u1_cpu/c_bus<28>7_SW0
    SLICE_X39Y59.A4      net (fanout=1)        1.900   N1158
    SLICE_X39Y59.A       Tilo                  0.259   MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount<3>_mmx_out21
                                                       MCU/u1_plasma/u1_cpu/c_bus<28>7
    SLICE_X39Y59.B6      net (fanout=1)        0.143   MCU/u1_plasma/u1_cpu/c_bus<28>7
    SLICE_X39Y59.B       Tilo                  0.259   MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount<3>_mmx_out21
                                                       MCU/u1_plasma/u1_cpu/c_bus<28>11
    SLICE_X43Y62.C2      net (fanout=1)        1.162   MCU/u1_plasma/u1_cpu/c_bus<28>11
    SLICE_X43Y62.C       Tilo                  0.259   MCU/u1_plasma/u1_cpu/c_bus<28>15
                                                       MCU/u1_plasma/u1_cpu/c_bus<28>16
    SLICE_X45Y64.A5      net (fanout=4)        0.698   MCU/u1_plasma/u1_cpu/c_bus<28>
    SLICE_X45Y64.A       Tilo                  0.259   MCU/u1_plasma/mem_address_reg<28>
                                                       MCU/u1_plasma/u1_cpu/u1_pc_next/Mmux_pc_select.pc_next1921
    SLICE_X45Y64.B6      net (fanout=2)        0.153   MCU/u1_plasma/u1_cpu/u1_pc_next/Mmux_pc_select.pc_next192
    SLICE_X45Y64.B       Tilo                  0.259   MCU/u1_plasma/mem_address_reg<28>
                                                       MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var194
    SLICE_X49Y77.C1      net (fanout=5)        1.875   MCU/u1_plasma/mem_address<28>
    SLICE_X49Y77.C       Tilo                  0.259   N925
                                                       MCU/u1_plasma/bulk_ram_wbe<4>1
    RAMB16_X3Y42.WEA0    net (fanout=16)       1.419   MCU/u1_plasma/bulk_ram_wbe<0>
    RAMB16_X3Y42.CLKA    Trcck_WEA             0.330   MCU/u1_plasma/u3_ram/Mram_ram_03
                                                       MCU/u1_plasma/u3_ram/Mram_ram_03
    -------------------------------------------------  ---------------------------
    Total                                     19.409ns (3.863ns logic, 15.546ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1 (FF)
  Destination:          MCU/u1_plasma/u3_ram/Mram_ram_03 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.256ns (Levels of Logic = 12)
  Clock Path Skew:      -0.072ns (0.675 - 0.747)
  Source Clock:         MCU/clk_50 rising at 0.000ns
  Destination Clock:    MCU/clk_50 rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1 to MCU/u1_plasma/u3_ram/Mram_ram_03
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y51.BQ      Tcko                  0.476   MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
                                                       MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
    SLICE_X37Y52.A1      net (fanout=6)        0.746   MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
    SLICE_X37Y52.A       Tilo                  0.259   MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_2
                                                       MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.alu_function521_1
    SLICE_X36Y55.B4      net (fanout=24)       1.535   MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.alu_function521
    SLICE_X36Y55.B       Tilo                  0.235   MCU/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<2>
                                                       MCU/u1_plasma/u1_cpu/u4_reg_bank/Mmux_addr_read131
    SLICE_X38Y45.B5      net (fanout=18)       2.675   MCU/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<2>
    SLICE_X38Y45.B       Tilo                  0.254   MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.data_out1A<17>
                                                       MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[17].reg_bit1a/DP
    SLICE_X42Y51.D5      net (fanout=1)        1.276   MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.data_out1A<17>
    SLICE_X42Y51.D       Tilo                  0.235   MCU/u1_plasma/u1_cpu/u8_mult/bb_reg<0>
                                                       MCU/u1_plasma/u1_cpu/u4_reg_bank/_n0055<17>1
    SLICE_X36Y53.B1      net (fanout=3)        1.417   MCU/u1_plasma/u1_cpu/reg_source<17>
    SLICE_X36Y53.COUT    Topcyb                0.448   MCU/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_pc_mux.is_equal_cy<7>
                                                       MCU/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_pc_mux.is_equal_lut<5>
                                                       MCU/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_pc_mux.is_equal_cy<7>
    SLICE_X36Y54.CIN     net (fanout=1)        0.003   MCU/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_pc_mux.is_equal_cy<7>
    SLICE_X36Y54.CMUX    Tcinc                 0.296   MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.rt41
                                                       MCU/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_pc_mux.is_equal_cy<10>
    SLICE_X50Y60.B6      net (fanout=2)        1.555   MCU/u1_plasma/u1_cpu/u5_bus_mux/pc_mux.is_equal
    SLICE_X50Y60.B       Tilo                  0.235   N730
                                                       MCU/u1_plasma/u1_cpu/u5_bus_mux/Mmux_take_branch11
    SLICE_X53Y63.B5      net (fanout=45)       1.023   MCU/u1_plasma/u1_cpu/take_branch
    SLICE_X53Y63.B       Tilo                  0.259   MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var171
                                                       MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var172
    SLICE_X53Y63.A5      net (fanout=1)        0.230   MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var171
    SLICE_X53Y63.A       Tilo                  0.259   MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var171
                                                       MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var173
    SLICE_X47Y63.B2      net (fanout=1)        1.325   MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var172
    SLICE_X47Y63.B       Tilo                  0.259   MCU/u1_plasma/mem_address_reg<27>
                                                       MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var174
    SLICE_X49Y65.B5      net (fanout=3)        0.749   MCU/u1_plasma/mem_address<26>
    SLICE_X49Y65.B       Tilo                  0.259   MCU/u1_plasma/mem_address_reg<3>
                                                       MCU/u1_plasma/bulk_ram_wbe<1>14_SW0
    SLICE_X49Y77.C4      net (fanout=4)        1.240   N552
    SLICE_X49Y77.C       Tilo                  0.259   N925
                                                       MCU/u1_plasma/bulk_ram_wbe<4>1
    RAMB16_X3Y42.WEA0    net (fanout=16)       1.419   MCU/u1_plasma/bulk_ram_wbe<0>
    RAMB16_X3Y42.CLKA    Trcck_WEA             0.330   MCU/u1_plasma/u3_ram/Mram_ram_03
                                                       MCU/u1_plasma/u3_ram/Mram_ram_03
    -------------------------------------------------  ---------------------------
    Total                                     19.256ns (4.063ns logic, 15.193ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point MCU/u1_plasma/u3_ram/Mram_ram_03 (RAMB16_X3Y42.WEA2), 2823489 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1 (FF)
  Destination:          MCU/u1_plasma/u3_ram/Mram_ram_03 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.463ns (Levels of Logic = 12)
  Clock Path Skew:      -0.072ns (0.675 - 0.747)
  Source Clock:         MCU/clk_50 rising at 0.000ns
  Destination Clock:    MCU/clk_50 rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1 to MCU/u1_plasma/u3_ram/Mram_ram_03
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y51.BQ      Tcko                  0.476   MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
                                                       MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
    SLICE_X37Y52.A1      net (fanout=6)        0.746   MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
    SLICE_X37Y52.A       Tilo                  0.259   MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_2
                                                       MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.alu_function521_1
    SLICE_X37Y55.D1      net (fanout=24)       1.763   MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.alu_function521
    SLICE_X37Y55.D       Tilo                  0.259   MCU/u1_plasma/u1_cpu/rs_index<0>
                                                       MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.rs11
    SLICE_X34Y57.A2      net (fanout=18)       2.375   MCU/u1_plasma/u1_cpu/rs_index<0>
    SLICE_X34Y57.AMUX    Tilo                  0.326   MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.data_out2B<29>
                                                       MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[28].reg_bit1b/DP
    SLICE_X32Y59.B5      net (fanout=1)        0.709   MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.data_out1B<28>
    SLICE_X32Y59.B       Tilo                  0.235   MCU/u1_plasma/u1_cpu/reg_source<28>
                                                       MCU/u1_plasma/u1_cpu/u4_reg_bank/_n0055<28>1
    SLICE_X32Y59.A5      net (fanout=3)        0.213   MCU/u1_plasma/u1_cpu/reg_source<28>
    SLICE_X32Y59.A       Tilo                  0.235   MCU/u1_plasma/u1_cpu/reg_source<28>
                                                       MCU/u1_plasma/u1_cpu/u5_bus_mux/Mmux_a_out211
    SLICE_X54Y54.A6      net (fanout=12)       2.398   MCU/u1_plasma/u1_cpu/a_bus<28>
    SLICE_X54Y54.A       Tilo                  0.235   MCU/u1_plasma/u1_cpu/c_bus<28>1
                                                       MCU/u1_plasma/u1_cpu/c_bus<28>7_SW0
    SLICE_X39Y59.A4      net (fanout=1)        1.900   N1158
    SLICE_X39Y59.A       Tilo                  0.259   MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount<3>_mmx_out21
                                                       MCU/u1_plasma/u1_cpu/c_bus<28>7
    SLICE_X39Y59.B6      net (fanout=1)        0.143   MCU/u1_plasma/u1_cpu/c_bus<28>7
    SLICE_X39Y59.B       Tilo                  0.259   MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount<3>_mmx_out21
                                                       MCU/u1_plasma/u1_cpu/c_bus<28>11
    SLICE_X43Y62.C2      net (fanout=1)        1.162   MCU/u1_plasma/u1_cpu/c_bus<28>11
    SLICE_X43Y62.C       Tilo                  0.259   MCU/u1_plasma/u1_cpu/c_bus<28>15
                                                       MCU/u1_plasma/u1_cpu/c_bus<28>16
    SLICE_X45Y64.A5      net (fanout=4)        0.698   MCU/u1_plasma/u1_cpu/c_bus<28>
    SLICE_X45Y64.A       Tilo                  0.259   MCU/u1_plasma/mem_address_reg<28>
                                                       MCU/u1_plasma/u1_cpu/u1_pc_next/Mmux_pc_select.pc_next1921
    SLICE_X45Y64.B6      net (fanout=2)        0.153   MCU/u1_plasma/u1_cpu/u1_pc_next/Mmux_pc_select.pc_next192
    SLICE_X45Y64.B       Tilo                  0.259   MCU/u1_plasma/mem_address_reg<28>
                                                       MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var194
    SLICE_X49Y77.C1      net (fanout=5)        1.875   MCU/u1_plasma/mem_address<28>
    SLICE_X49Y77.C       Tilo                  0.259   N925
                                                       MCU/u1_plasma/bulk_ram_wbe<4>1
    RAMB16_X3Y42.WEA2    net (fanout=16)       1.419   MCU/u1_plasma/bulk_ram_wbe<0>
    RAMB16_X3Y42.CLKA    Trcck_WEA             0.330   MCU/u1_plasma/u3_ram/Mram_ram_03
                                                       MCU/u1_plasma/u3_ram/Mram_ram_03
    -------------------------------------------------  ---------------------------
    Total                                     19.463ns (3.909ns logic, 15.554ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1 (FF)
  Destination:          MCU/u1_plasma/u3_ram/Mram_ram_03 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.409ns (Levels of Logic = 12)
  Clock Path Skew:      -0.072ns (0.675 - 0.747)
  Source Clock:         MCU/clk_50 rising at 0.000ns
  Destination Clock:    MCU/clk_50 rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1 to MCU/u1_plasma/u3_ram/Mram_ram_03
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y51.AQ      Tcko                  0.430   MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_2
                                                       MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1
    SLICE_X37Y52.A2      net (fanout=2)        0.738   MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1
    SLICE_X37Y52.A       Tilo                  0.259   MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_2
                                                       MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.alu_function521_1
    SLICE_X37Y55.D1      net (fanout=24)       1.763   MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.alu_function521
    SLICE_X37Y55.D       Tilo                  0.259   MCU/u1_plasma/u1_cpu/rs_index<0>
                                                       MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.rs11
    SLICE_X34Y57.A2      net (fanout=18)       2.375   MCU/u1_plasma/u1_cpu/rs_index<0>
    SLICE_X34Y57.AMUX    Tilo                  0.326   MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.data_out2B<29>
                                                       MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[28].reg_bit1b/DP
    SLICE_X32Y59.B5      net (fanout=1)        0.709   MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.data_out1B<28>
    SLICE_X32Y59.B       Tilo                  0.235   MCU/u1_plasma/u1_cpu/reg_source<28>
                                                       MCU/u1_plasma/u1_cpu/u4_reg_bank/_n0055<28>1
    SLICE_X32Y59.A5      net (fanout=3)        0.213   MCU/u1_plasma/u1_cpu/reg_source<28>
    SLICE_X32Y59.A       Tilo                  0.235   MCU/u1_plasma/u1_cpu/reg_source<28>
                                                       MCU/u1_plasma/u1_cpu/u5_bus_mux/Mmux_a_out211
    SLICE_X54Y54.A6      net (fanout=12)       2.398   MCU/u1_plasma/u1_cpu/a_bus<28>
    SLICE_X54Y54.A       Tilo                  0.235   MCU/u1_plasma/u1_cpu/c_bus<28>1
                                                       MCU/u1_plasma/u1_cpu/c_bus<28>7_SW0
    SLICE_X39Y59.A4      net (fanout=1)        1.900   N1158
    SLICE_X39Y59.A       Tilo                  0.259   MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount<3>_mmx_out21
                                                       MCU/u1_plasma/u1_cpu/c_bus<28>7
    SLICE_X39Y59.B6      net (fanout=1)        0.143   MCU/u1_plasma/u1_cpu/c_bus<28>7
    SLICE_X39Y59.B       Tilo                  0.259   MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount<3>_mmx_out21
                                                       MCU/u1_plasma/u1_cpu/c_bus<28>11
    SLICE_X43Y62.C2      net (fanout=1)        1.162   MCU/u1_plasma/u1_cpu/c_bus<28>11
    SLICE_X43Y62.C       Tilo                  0.259   MCU/u1_plasma/u1_cpu/c_bus<28>15
                                                       MCU/u1_plasma/u1_cpu/c_bus<28>16
    SLICE_X45Y64.A5      net (fanout=4)        0.698   MCU/u1_plasma/u1_cpu/c_bus<28>
    SLICE_X45Y64.A       Tilo                  0.259   MCU/u1_plasma/mem_address_reg<28>
                                                       MCU/u1_plasma/u1_cpu/u1_pc_next/Mmux_pc_select.pc_next1921
    SLICE_X45Y64.B6      net (fanout=2)        0.153   MCU/u1_plasma/u1_cpu/u1_pc_next/Mmux_pc_select.pc_next192
    SLICE_X45Y64.B       Tilo                  0.259   MCU/u1_plasma/mem_address_reg<28>
                                                       MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var194
    SLICE_X49Y77.C1      net (fanout=5)        1.875   MCU/u1_plasma/mem_address<28>
    SLICE_X49Y77.C       Tilo                  0.259   N925
                                                       MCU/u1_plasma/bulk_ram_wbe<4>1
    RAMB16_X3Y42.WEA2    net (fanout=16)       1.419   MCU/u1_plasma/bulk_ram_wbe<0>
    RAMB16_X3Y42.CLKA    Trcck_WEA             0.330   MCU/u1_plasma/u3_ram/Mram_ram_03
                                                       MCU/u1_plasma/u3_ram/Mram_ram_03
    -------------------------------------------------  ---------------------------
    Total                                     19.409ns (3.863ns logic, 15.546ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1 (FF)
  Destination:          MCU/u1_plasma/u3_ram/Mram_ram_03 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.256ns (Levels of Logic = 12)
  Clock Path Skew:      -0.072ns (0.675 - 0.747)
  Source Clock:         MCU/clk_50 rising at 0.000ns
  Destination Clock:    MCU/clk_50 rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1 to MCU/u1_plasma/u3_ram/Mram_ram_03
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y51.BQ      Tcko                  0.476   MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
                                                       MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
    SLICE_X37Y52.A1      net (fanout=6)        0.746   MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
    SLICE_X37Y52.A       Tilo                  0.259   MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_2
                                                       MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.alu_function521_1
    SLICE_X36Y55.B4      net (fanout=24)       1.535   MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.alu_function521
    SLICE_X36Y55.B       Tilo                  0.235   MCU/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<2>
                                                       MCU/u1_plasma/u1_cpu/u4_reg_bank/Mmux_addr_read131
    SLICE_X38Y45.B5      net (fanout=18)       2.675   MCU/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<2>
    SLICE_X38Y45.B       Tilo                  0.254   MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.data_out1A<17>
                                                       MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[17].reg_bit1a/DP
    SLICE_X42Y51.D5      net (fanout=1)        1.276   MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.data_out1A<17>
    SLICE_X42Y51.D       Tilo                  0.235   MCU/u1_plasma/u1_cpu/u8_mult/bb_reg<0>
                                                       MCU/u1_plasma/u1_cpu/u4_reg_bank/_n0055<17>1
    SLICE_X36Y53.B1      net (fanout=3)        1.417   MCU/u1_plasma/u1_cpu/reg_source<17>
    SLICE_X36Y53.COUT    Topcyb                0.448   MCU/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_pc_mux.is_equal_cy<7>
                                                       MCU/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_pc_mux.is_equal_lut<5>
                                                       MCU/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_pc_mux.is_equal_cy<7>
    SLICE_X36Y54.CIN     net (fanout=1)        0.003   MCU/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_pc_mux.is_equal_cy<7>
    SLICE_X36Y54.CMUX    Tcinc                 0.296   MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.rt41
                                                       MCU/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_pc_mux.is_equal_cy<10>
    SLICE_X50Y60.B6      net (fanout=2)        1.555   MCU/u1_plasma/u1_cpu/u5_bus_mux/pc_mux.is_equal
    SLICE_X50Y60.B       Tilo                  0.235   N730
                                                       MCU/u1_plasma/u1_cpu/u5_bus_mux/Mmux_take_branch11
    SLICE_X53Y63.B5      net (fanout=45)       1.023   MCU/u1_plasma/u1_cpu/take_branch
    SLICE_X53Y63.B       Tilo                  0.259   MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var171
                                                       MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var172
    SLICE_X53Y63.A5      net (fanout=1)        0.230   MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var171
    SLICE_X53Y63.A       Tilo                  0.259   MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var171
                                                       MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var173
    SLICE_X47Y63.B2      net (fanout=1)        1.325   MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var172
    SLICE_X47Y63.B       Tilo                  0.259   MCU/u1_plasma/mem_address_reg<27>
                                                       MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var174
    SLICE_X49Y65.B5      net (fanout=3)        0.749   MCU/u1_plasma/mem_address<26>
    SLICE_X49Y65.B       Tilo                  0.259   MCU/u1_plasma/mem_address_reg<3>
                                                       MCU/u1_plasma/bulk_ram_wbe<1>14_SW0
    SLICE_X49Y77.C4      net (fanout=4)        1.240   N552
    SLICE_X49Y77.C       Tilo                  0.259   N925
                                                       MCU/u1_plasma/bulk_ram_wbe<4>1
    RAMB16_X3Y42.WEA2    net (fanout=16)       1.419   MCU/u1_plasma/bulk_ram_wbe<0>
    RAMB16_X3Y42.CLKA    Trcck_WEA             0.330   MCU/u1_plasma/u3_ram/Mram_ram_03
                                                       MCU/u1_plasma/u3_ram/Mram_ram_03
    -------------------------------------------------  ---------------------------
    Total                                     19.256ns (4.063ns logic, 15.193ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point MCU/u1_plasma/NOT_SIM.u2_prog_ram/RAMB16_S9_inst3 (RAMB16_X2Y40.ENA), 2574953 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1 (FF)
  Destination:          MCU/u1_plasma/NOT_SIM.u2_prog_ram/RAMB16_S9_inst3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.445ns (Levels of Logic = 14)
  Clock Path Skew:      -0.063ns (0.684 - 0.747)
  Source Clock:         MCU/clk_50 rising at 0.000ns
  Destination Clock:    MCU/clk_50 rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1 to MCU/u1_plasma/NOT_SIM.u2_prog_ram/RAMB16_S9_inst3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y51.BQ      Tcko                  0.476   MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
                                                       MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
    SLICE_X37Y52.A1      net (fanout=6)        0.746   MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
    SLICE_X37Y52.A       Tilo                  0.259   MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_2
                                                       MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.alu_function521_1
    SLICE_X42Y53.A5      net (fanout=24)       1.140   MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.alu_function521
    SLICE_X42Y53.A       Tilo                  0.235   MCU/u1_plasma/u1_cpu/u5_bus_mux/Mmux_b_out111
                                                       MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.rt21
    SLICE_X38Y58.B3      net (fanout=23)       1.502   MCU/u1_plasma/u1_cpu/rt_index<1>
    SLICE_X38Y58.BMUX    Tilo                  0.326   MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.data_out2A<22>
                                                       MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[21].reg_bit2a/DP
    SLICE_X43Y55.B3      net (fanout=1)        1.052   MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.data_out2A<21>
    SLICE_X43Y55.B       Tilo                  0.259   MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount<1>_mmx_out5
                                                       MCU/u1_plasma/u1_cpu/u4_reg_bank/Mmux_reg_target_out141
    SLICE_X43Y55.C4      net (fanout=5)        0.338   MCU/u1_plasma/u1_cpu/reg_target<21>
    SLICE_X43Y55.C       Tilo                  0.259   MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount<1>_mmx_out5
                                                       MCU/u1_plasma/u1_cpu/u5_bus_mux/Mmux_b_out141
    SLICE_X47Y55.C1      net (fanout=19)       1.837   MCU/u1_plasma/u1_cpu/b_bus<21>
    SLICE_X47Y55.C       Tilo                  0.259   MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount<3>_mmx_out5
                                                       MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount<1>411
    SLICE_X39Y55.B6      net (fanout=4)        0.754   MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount<1>_mmx_out46
    SLICE_X39Y55.B       Tilo                  0.259   MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount<1>_mmx_out26
                                                       MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount<3>221
    SLICE_X34Y55.A2      net (fanout=2)        0.926   MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount<3>_mmx_out29
    SLICE_X34Y55.A       Tilo                  0.254   MCU/u1_plasma/u1_cpu/c_bus<16>2
                                                       MCU/u1_plasma/u1_cpu/c_bus<16>11
    SLICE_X44Y59.C4      net (fanout=3)        1.629   MCU/u1_plasma/u1_cpu/c_bus<16>11
    SLICE_X44Y59.C       Tilo                  0.255   N869
                                                       MCU/u1_plasma/u1_cpu/c_bus<16>16_SW3
    SLICE_X44Y59.B4      net (fanout=1)        0.309   N733
    SLICE_X44Y59.B       Tilo                  0.254   N869
                                                       MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var7_SW0
    SLICE_X46Y60.A2      net (fanout=2)        0.736   N203
    SLICE_X46Y60.A       Tilo                  0.235   MCU/u1_plasma/mem_address_reg<17>
                                                       MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var7
    SLICE_X47Y64.B6      net (fanout=2)        1.109   MCU/u1_plasma/mem_address<16>
    SLICE_X47Y64.B       Tilo                  0.259   N709
                                                       MCU/u1_plasma/in_ram_en<31>1
    SLICE_X47Y64.A4      net (fanout=1)        0.774   MCU/u1_plasma/in_ram_en<31>
    SLICE_X47Y64.A       Tilo                  0.259   N709
                                                       MCU/u1_plasma/in_ram_en<31>2
    SLICE_X47Y64.C2      net (fanout=1)        0.530   MCU/u1_plasma/in_ram_en<31>1
    SLICE_X47Y64.C       Tilo                  0.259   N709
                                                       MCU/u1_plasma/in_ram_en<31>4
    RAMB16_X2Y40.ENA     net (fanout=4)        1.736   MCU/u1_plasma/in_ram_en
    RAMB16_X2Y40.CLKA    Trcck_ENA             0.220   MCU/u1_plasma/NOT_SIM.u2_prog_ram/RAMB16_S9_inst3
                                                       MCU/u1_plasma/NOT_SIM.u2_prog_ram/RAMB16_S9_inst3
    -------------------------------------------------  ---------------------------
    Total                                     19.445ns (4.327ns logic, 15.118ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1 (FF)
  Destination:          MCU/u1_plasma/NOT_SIM.u2_prog_ram/RAMB16_S9_inst3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.391ns (Levels of Logic = 14)
  Clock Path Skew:      -0.063ns (0.684 - 0.747)
  Source Clock:         MCU/clk_50 rising at 0.000ns
  Destination Clock:    MCU/clk_50 rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1 to MCU/u1_plasma/NOT_SIM.u2_prog_ram/RAMB16_S9_inst3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y51.AQ      Tcko                  0.430   MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_2
                                                       MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1
    SLICE_X37Y52.A2      net (fanout=2)        0.738   MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26_1
    SLICE_X37Y52.A       Tilo                  0.259   MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_2
                                                       MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.alu_function521_1
    SLICE_X42Y53.A5      net (fanout=24)       1.140   MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.alu_function521
    SLICE_X42Y53.A       Tilo                  0.235   MCU/u1_plasma/u1_cpu/u5_bus_mux/Mmux_b_out111
                                                       MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.rt21
    SLICE_X38Y58.B3      net (fanout=23)       1.502   MCU/u1_plasma/u1_cpu/rt_index<1>
    SLICE_X38Y58.BMUX    Tilo                  0.326   MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.data_out2A<22>
                                                       MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[21].reg_bit2a/DP
    SLICE_X43Y55.B3      net (fanout=1)        1.052   MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.data_out2A<21>
    SLICE_X43Y55.B       Tilo                  0.259   MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount<1>_mmx_out5
                                                       MCU/u1_plasma/u1_cpu/u4_reg_bank/Mmux_reg_target_out141
    SLICE_X43Y55.C4      net (fanout=5)        0.338   MCU/u1_plasma/u1_cpu/reg_target<21>
    SLICE_X43Y55.C       Tilo                  0.259   MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount<1>_mmx_out5
                                                       MCU/u1_plasma/u1_cpu/u5_bus_mux/Mmux_b_out141
    SLICE_X47Y55.C1      net (fanout=19)       1.837   MCU/u1_plasma/u1_cpu/b_bus<21>
    SLICE_X47Y55.C       Tilo                  0.259   MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount<3>_mmx_out5
                                                       MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount<1>411
    SLICE_X39Y55.B6      net (fanout=4)        0.754   MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount<1>_mmx_out46
    SLICE_X39Y55.B       Tilo                  0.259   MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount<1>_mmx_out26
                                                       MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount<3>221
    SLICE_X34Y55.A2      net (fanout=2)        0.926   MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount<3>_mmx_out29
    SLICE_X34Y55.A       Tilo                  0.254   MCU/u1_plasma/u1_cpu/c_bus<16>2
                                                       MCU/u1_plasma/u1_cpu/c_bus<16>11
    SLICE_X44Y59.C4      net (fanout=3)        1.629   MCU/u1_plasma/u1_cpu/c_bus<16>11
    SLICE_X44Y59.C       Tilo                  0.255   N869
                                                       MCU/u1_plasma/u1_cpu/c_bus<16>16_SW3
    SLICE_X44Y59.B4      net (fanout=1)        0.309   N733
    SLICE_X44Y59.B       Tilo                  0.254   N869
                                                       MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var7_SW0
    SLICE_X46Y60.A2      net (fanout=2)        0.736   N203
    SLICE_X46Y60.A       Tilo                  0.235   MCU/u1_plasma/mem_address_reg<17>
                                                       MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var7
    SLICE_X47Y64.B6      net (fanout=2)        1.109   MCU/u1_plasma/mem_address<16>
    SLICE_X47Y64.B       Tilo                  0.259   N709
                                                       MCU/u1_plasma/in_ram_en<31>1
    SLICE_X47Y64.A4      net (fanout=1)        0.774   MCU/u1_plasma/in_ram_en<31>
    SLICE_X47Y64.A       Tilo                  0.259   N709
                                                       MCU/u1_plasma/in_ram_en<31>2
    SLICE_X47Y64.C2      net (fanout=1)        0.530   MCU/u1_plasma/in_ram_en<31>1
    SLICE_X47Y64.C       Tilo                  0.259   N709
                                                       MCU/u1_plasma/in_ram_en<31>4
    RAMB16_X2Y40.ENA     net (fanout=4)        1.736   MCU/u1_plasma/in_ram_en
    RAMB16_X2Y40.CLKA    Trcck_ENA             0.220   MCU/u1_plasma/NOT_SIM.u2_prog_ram/RAMB16_S9_inst3
                                                       MCU/u1_plasma/NOT_SIM.u2_prog_ram/RAMB16_S9_inst3
    -------------------------------------------------  ---------------------------
    Total                                     19.391ns (4.281ns logic, 15.110ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1 (FF)
  Destination:          MCU/u1_plasma/NOT_SIM.u2_prog_ram/RAMB16_S9_inst3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.307ns (Levels of Logic = 14)
  Clock Path Skew:      -0.063ns (0.684 - 0.747)
  Source Clock:         MCU/clk_50 rising at 0.000ns
  Destination Clock:    MCU/clk_50 rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1 to MCU/u1_plasma/NOT_SIM.u2_prog_ram/RAMB16_S9_inst3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y51.BQ      Tcko                  0.476   MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
                                                       MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
    SLICE_X37Y52.A1      net (fanout=6)        0.746   MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
    SLICE_X37Y52.A       Tilo                  0.259   MCU/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_2
                                                       MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.alu_function521_1
    SLICE_X42Y53.A5      net (fanout=24)       1.140   MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.alu_function521
    SLICE_X42Y53.A       Tilo                  0.235   MCU/u1_plasma/u1_cpu/u5_bus_mux/Mmux_b_out111
                                                       MCU/u1_plasma/u1_cpu/u3_control/Mmux_control_proc.rt21
    SLICE_X38Y58.B3      net (fanout=23)       1.502   MCU/u1_plasma/u1_cpu/rt_index<1>
    SLICE_X38Y58.BMUX    Tilo                  0.326   MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.data_out2A<22>
                                                       MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.reg_loop[21].reg_bit2a/DP
    SLICE_X43Y55.B3      net (fanout=1)        1.052   MCU/u1_plasma/u1_cpu/u4_reg_bank/xilinx_16x1d.data_out2A<21>
    SLICE_X43Y55.B       Tilo                  0.259   MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount<1>_mmx_out5
                                                       MCU/u1_plasma/u1_cpu/u4_reg_bank/Mmux_reg_target_out141
    SLICE_X43Y55.C4      net (fanout=5)        0.338   MCU/u1_plasma/u1_cpu/reg_target<21>
    SLICE_X43Y55.C       Tilo                  0.259   MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount<1>_mmx_out5
                                                       MCU/u1_plasma/u1_cpu/u5_bus_mux/Mmux_b_out141
    SLICE_X47Y55.C1      net (fanout=19)       1.837   MCU/u1_plasma/u1_cpu/b_bus<21>
    SLICE_X47Y55.C       Tilo                  0.259   MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount<3>_mmx_out5
                                                       MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount<1>411
    SLICE_X39Y55.B6      net (fanout=4)        0.754   MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount<1>_mmx_out46
    SLICE_X39Y55.B       Tilo                  0.259   MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount<1>_mmx_out26
                                                       MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount<3>221
    SLICE_X34Y55.A2      net (fanout=2)        0.926   MCU/u1_plasma/u1_cpu/u7_shifter/shift_amount<3>_mmx_out29
    SLICE_X34Y55.A       Tilo                  0.254   MCU/u1_plasma/u1_cpu/c_bus<16>2
                                                       MCU/u1_plasma/u1_cpu/c_bus<16>11
    SLICE_X42Y55.C3      net (fanout=3)        1.484   MCU/u1_plasma/u1_cpu/c_bus<16>11
    SLICE_X42Y55.C       Tilo                  0.235   MCU/u1_plasma/u1_cpu/c_bus<16>15
                                                       MCU/u1_plasma/u1_cpu/c_bus<16>16
    SLICE_X46Y60.B5      net (fanout=3)        0.888   MCU/u1_plasma/u1_cpu/c_bus<16>
    SLICE_X46Y60.B       Tilo                  0.235   MCU/u1_plasma/mem_address_reg<17>
                                                       MCU/u1_plasma/u1_cpu/u1_pc_next/Mmux_pc_select.pc_next711
    SLICE_X46Y60.A5      net (fanout=3)        0.203   MCU/u1_plasma/u1_cpu/u1_pc_next/Mmux_pc_select.pc_next71
    SLICE_X46Y60.A       Tilo                  0.235   MCU/u1_plasma/mem_address_reg<17>
                                                       MCU/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_mem_proc.address_var7
    SLICE_X47Y64.B6      net (fanout=2)        1.109   MCU/u1_plasma/mem_address<16>
    SLICE_X47Y64.B       Tilo                  0.259   N709
                                                       MCU/u1_plasma/in_ram_en<31>1
    SLICE_X47Y64.A4      net (fanout=1)        0.774   MCU/u1_plasma/in_ram_en<31>
    SLICE_X47Y64.A       Tilo                  0.259   N709
                                                       MCU/u1_plasma/in_ram_en<31>2
    SLICE_X47Y64.C2      net (fanout=1)        0.530   MCU/u1_plasma/in_ram_en<31>1
    SLICE_X47Y64.C       Tilo                  0.259   N709
                                                       MCU/u1_plasma/in_ram_en<31>4
    RAMB16_X2Y40.ENA     net (fanout=4)        1.736   MCU/u1_plasma/in_ram_en
    RAMB16_X2Y40.CLKA    Trcck_ENA             0.220   MCU/u1_plasma/NOT_SIM.u2_prog_ram/RAMB16_S9_inst3
                                                       MCU/u1_plasma/NOT_SIM.u2_prog_ram/RAMB16_S9_inst3
    -------------------------------------------------  ---------------------------
    Total                                     19.307ns (4.288ns logic, 15.019ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_clk0_bufg_in
        = PERIOD TIMEGRP
        "MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_clk0_bufg_in"
        TS_clk_100 / 0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_3 (RAMB8_X2Y35.DIADI4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.268ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MCU/DDR_RAM.u3_memCache/cache_din_28 (FF)
  Destination:          MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_3 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.272ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.069 - 0.065)
  Source Clock:         MCU/clk_50 rising at 20.000ns
  Destination Clock:    MCU/clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MCU/DDR_RAM.u3_memCache/cache_din_28 to MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y70.AQ      Tcko                  0.200   MCU/DDR_RAM.u3_memCache/cache_din<31>
                                                       MCU/DDR_RAM.u3_memCache/cache_din_28
    RAMB8_X2Y35.DIADI4   net (fanout=1)        0.125   MCU/DDR_RAM.u3_memCache/cache_din<28>
    RAMB8_X2Y35.CLKAWRCLKTrckd_DIA   (-Th)     0.053   MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_3
                                                       MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_3
    -------------------------------------------------  ---------------------------
    Total                                      0.272ns (0.147ns logic, 0.125ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Paths for end point MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_3 (RAMB8_X2Y35.DIADI5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.268ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MCU/DDR_RAM.u3_memCache/cache_din_29 (FF)
  Destination:          MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_3 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.272ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.069 - 0.065)
  Source Clock:         MCU/clk_50 rising at 20.000ns
  Destination Clock:    MCU/clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MCU/DDR_RAM.u3_memCache/cache_din_29 to MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y70.BQ      Tcko                  0.200   MCU/DDR_RAM.u3_memCache/cache_din<31>
                                                       MCU/DDR_RAM.u3_memCache/cache_din_29
    RAMB8_X2Y35.DIADI5   net (fanout=1)        0.125   MCU/DDR_RAM.u3_memCache/cache_din<29>
    RAMB8_X2Y35.CLKAWRCLKTrckd_DIA   (-Th)     0.053   MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_3
                                                       MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_3
    -------------------------------------------------  ---------------------------
    Total                                      0.272ns (0.147ns logic, 0.125ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Paths for end point MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_3 (RAMB8_X2Y35.DIADI6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.268ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MCU/DDR_RAM.u3_memCache/cache_din_30 (FF)
  Destination:          MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_3 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.272ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.069 - 0.065)
  Source Clock:         MCU/clk_50 rising at 20.000ns
  Destination Clock:    MCU/clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MCU/DDR_RAM.u3_memCache/cache_din_30 to MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y70.CQ      Tcko                  0.200   MCU/DDR_RAM.u3_memCache/cache_din<31>
                                                       MCU/DDR_RAM.u3_memCache/cache_din_30
    RAMB8_X2Y35.DIADI6   net (fanout=1)        0.125   MCU/DDR_RAM.u3_memCache/cache_din<30>
    RAMB8_X2Y35.CLKAWRCLKTrckd_DIA   (-Th)     0.053   MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_3
                                                       MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_3
    -------------------------------------------------  ---------------------------
    Total                                      0.272ns (0.147ns logic, 0.125ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_clk0_bufg_in
        = PERIOD TIMEGRP
        "MCU_DDR_RAM_u2_memory_NOT_SIM_u1_sdram_memc3_infrastructure_inst_clk0_bufg_in"
        TS_clk_100 / 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_0/CLKAWRCLK
  Logical resource: MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_0/CLKAWRCLK
  Location pin: RAMB8_X2Y37.CLKAWRCLK
  Clock network: MCU/clk_50
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_0/CLKBRDCLK
  Logical resource: MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_0/CLKBRDCLK
  Location pin: RAMB8_X2Y37.CLKBRDCLK
  Clock network: MCU/clk_50
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_1/CLKAWRCLK
  Logical resource: MCU/DDR_RAM.u3_memCache/u1_cache/Mram_ram_1/CLKAWRCLK
  Location pin: RAMB8_X2Y34.CLKAWRCLK
  Clock network: MCU/clk_50
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_100
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_100                     |     10.000ns|      3.334ns|      9.823ns|            0|            0|            0|    340247812|
| TS_MCU_DDR_RAM_u2_memory_NOT_S|     10.000ns|      8.861ns|          N/A|            0|            0|        20810|            0|
| IM_u1_sdram_memc3_infrastructu|             |             |             |             |             |             |             |
| re_inst_mcb_drp_clk_bufg_in   |             |             |             |             |             |             |             |
| TS_MCU_DDR_RAM_u2_memory_NOT_S|      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| IM_u1_sdram_memc3_infrastructu|             |             |             |             |             |             |             |
| re_inst_clk_2x_180            |             |             |             |             |             |             |             |
| TS_MCU_DDR_RAM_u2_memory_NOT_S|      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| IM_u1_sdram_memc3_infrastructu|             |             |             |             |             |             |             |
| re_inst_clk_2x_0              |             |             |             |             |             |             |             |
| TS_MCU_DDR_RAM_u2_memory_NOT_S|     20.000ns|     19.646ns|          N/A|            0|            0|    340227002|            0|
| IM_u1_sdram_memc3_infrastructu|             |             |             |             |             |             |             |
| re_inst_clk0_bufg_in          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |   19.646|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 340247812 paths, 0 nets, and 24430 connections

Design statistics:
   Minimum period:  19.646ns{1}   (Maximum frequency:  50.901MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 01 16:03:50 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 353 MB



