`timescale 1ns/1ps
module add (
  input a, b, clk,
  output x , y
);

always @ (posedge clk)
begin
  x = a + 1;
  y = b + a;
end

endmodule