# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Voltimetro_JCR.srcs/sources_1/ip/clk_generator" \
"../../../../Voltimetro_JCR.srcs/sources_1/ip/clk_generator/clk_generator_clk_wiz.v" \
"../../../../Voltimetro_JCR.srcs/sources_1/ip/clk_generator/clk_generator.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
