
code.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000d2e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000002a  00802000  00000d2e  00000dc2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000007  0080202a  0080202a  00000dec  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000dec  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000e1c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000002e8  00000000  00000000  00000e5c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00007762  00000000  00000000  00001144  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00003bf8  00000000  00000000  000088a6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001d29  00000000  00000000  0000c49e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000838  00000000  00000000  0000e1c8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00003c50  00000000  00000000  0000ea00  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000022be  00000000  00000000  00012650  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000318  00000000  00000000  0001490e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 fe 00 	jmp	0x1fc	; 0x1fc <__ctors_end>
   4:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
   8:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
   c:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  10:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  14:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  18:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  1c:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  20:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  24:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  28:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  2c:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  30:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  34:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  38:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  3c:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  40:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  44:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  48:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  4c:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  50:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  54:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  58:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  5c:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  60:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  64:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  68:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  6c:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  70:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  74:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  78:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  7c:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  80:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  84:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  88:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  8c:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  90:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  94:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  98:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  9c:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  a0:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  a4:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  a8:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  ac:	0c 94 6d 03 	jmp	0x6da	; 0x6da <__vector_43>
  b0:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  b4:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  b8:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  bc:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  c0:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  c4:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  c8:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  cc:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  d0:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  d4:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  d8:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  dc:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  e0:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  e4:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  e8:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  ec:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  f0:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  f4:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  f8:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
  fc:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 100:	0c 94 3f 03 	jmp	0x67e	; 0x67e <__vector_64>
 104:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 108:	0c 94 9f 03 	jmp	0x73e	; 0x73e <__vector_66>
 10c:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 110:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 114:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 118:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 11c:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 120:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 124:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 128:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 12c:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 130:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 134:	0c 94 ca 03 	jmp	0x794	; 0x794 <__vector_77>
 138:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 13c:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 140:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 144:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 148:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 14c:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 150:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 154:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 158:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 15c:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 160:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 164:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 168:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 16c:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 170:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 174:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 178:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 17c:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 180:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 184:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 188:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 18c:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 190:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 194:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 198:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 19c:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 1a0:	0c 94 35 03 	jmp	0x66a	; 0x66a <__vector_104>
 1a4:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 1a8:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 1ac:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 1b0:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 1b4:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 1b8:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 1bc:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 1c0:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 1c4:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 1c8:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 1cc:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 1d0:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 1d4:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 1d8:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 1dc:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 1e0:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 1e4:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 1e8:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 1ec:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 1f0:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 1f4:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
 1f8:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>

000001fc <__ctors_end>:
 1fc:	11 24       	eor	r1, r1
 1fe:	1f be       	out	0x3f, r1	; 63
 200:	cf ef       	ldi	r28, 0xFF	; 255
 202:	cd bf       	out	0x3d, r28	; 61
 204:	df e5       	ldi	r29, 0x5F	; 95
 206:	de bf       	out	0x3e, r29	; 62
 208:	00 e0       	ldi	r16, 0x00	; 0
 20a:	0c bf       	out	0x3c, r16	; 60

0000020c <__do_copy_data>:
 20c:	10 e2       	ldi	r17, 0x20	; 32
 20e:	a0 e0       	ldi	r26, 0x00	; 0
 210:	b0 e2       	ldi	r27, 0x20	; 32
 212:	ee e2       	ldi	r30, 0x2E	; 46
 214:	fd e0       	ldi	r31, 0x0D	; 13
 216:	00 e0       	ldi	r16, 0x00	; 0
 218:	0b bf       	out	0x3b, r16	; 59
 21a:	02 c0       	rjmp	.+4      	; 0x220 <__do_copy_data+0x14>
 21c:	07 90       	elpm	r0, Z+
 21e:	0d 92       	st	X+, r0
 220:	aa 32       	cpi	r26, 0x2A	; 42
 222:	b1 07       	cpc	r27, r17
 224:	d9 f7       	brne	.-10     	; 0x21c <__do_copy_data+0x10>

00000226 <__do_clear_bss>:
 226:	20 e2       	ldi	r18, 0x20	; 32
 228:	aa e2       	ldi	r26, 0x2A	; 42
 22a:	b0 e2       	ldi	r27, 0x20	; 32
 22c:	01 c0       	rjmp	.+2      	; 0x230 <.do_clear_bss_start>

0000022e <.do_clear_bss_loop>:
 22e:	1d 92       	st	X+, r1

00000230 <.do_clear_bss_start>:
 230:	a1 33       	cpi	r26, 0x31	; 49
 232:	b2 07       	cpc	r27, r18
 234:	e1 f7       	brne	.-8      	; 0x22e <.do_clear_bss_loop>
 236:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <main>
 23a:	0c 94 95 06 	jmp	0xd2a	; 0xd2a <_exit>

0000023e <__bad_interrupt>:
 23e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000242 <Config32MHzClock_Ext16M>:
 *
 * \return void
 */
void Config32MHzClock_Ext16M(void)
{
  OSC.XOSCCTRL = OSC_FRQRANGE_12TO16_gc |                   // Select frequency range
 242:	e0 e5       	ldi	r30, 0x50	; 80
 244:	f0 e0       	ldi	r31, 0x00	; 0
 246:	8b ec       	ldi	r24, 0xCB	; 203
 248:	82 83       	std	Z+2, r24	; 0x02
                 OSC_XOSCSEL_XTAL_16KCLK_gc;                // Select start-up time
  OSC.CTRL |= OSC_XOSCEN_bm;                                // Enable oscillator
 24a:	80 81       	ld	r24, Z
 24c:	88 60       	ori	r24, 0x08	; 8
 24e:	80 83       	st	Z, r24
  while ( ! (OSC.STATUS & OSC_XOSCRDY_bm) );                // Wait for oscillator is ready
 250:	81 81       	ldd	r24, Z+1	; 0x01
 252:	83 ff       	sbrs	r24, 3
 254:	fd cf       	rjmp	.-6      	; 0x250 <Config32MHzClock_Ext16M+0xe>

  OSC.PLLCTRL = OSC_PLLSRC_XOSC_gc | (OSC_PLLFAC_gm & 2);   // Select PLL source and multipl. factor
 256:	e0 e5       	ldi	r30, 0x50	; 80
 258:	f0 e0       	ldi	r31, 0x00	; 0
 25a:	82 ec       	ldi	r24, 0xC2	; 194
 25c:	85 83       	std	Z+5, r24	; 0x05
  OSC.CTRL |= OSC_PLLEN_bm;                                 // Enable PLL
 25e:	80 81       	ld	r24, Z
 260:	80 61       	ori	r24, 0x10	; 16
 262:	80 83       	st	Z, r24
  while ( ! (OSC.STATUS & OSC_PLLRDY_bm) );                 // Wait for PLL is ready
 264:	81 81       	ldd	r24, Z+1	; 0x01
 266:	84 ff       	sbrs	r24, 4
 268:	fd cf       	rjmp	.-6      	; 0x264 <Config32MHzClock_Ext16M+0x22>

  CCP = CCP_IOREG_gc;                                       // Security signature to modify clock
 26a:	88 ed       	ldi	r24, 0xD8	; 216
 26c:	84 bf       	out	0x34, r24	; 52
  CLK.CTRL = CLK_SCLKSEL_PLL_gc;                            // Select system clock source
 26e:	84 e0       	ldi	r24, 0x04	; 4
 270:	80 93 40 00 	sts	0x0040, r24	; 0x800040 <__TEXT_REGION_LENGTH__+0x700040>
  OSC.CTRL &= ~OSC_RC2MEN_bm;                               // Turn off 2MHz internal oscillator
 274:	e0 e5       	ldi	r30, 0x50	; 80
 276:	f0 e0       	ldi	r31, 0x00	; 0
 278:	80 81       	ld	r24, Z
 27a:	8e 7f       	andi	r24, 0xFE	; 254
 27c:	80 83       	st	Z, r24
  OSC.CTRL &= ~OSC_RC32MEN_bm;                              // Turn off 32MHz internal oscillator
 27e:	80 81       	ld	r24, Z
 280:	8d 7f       	andi	r24, 0xFD	; 253
 282:	80 83       	st	Z, r24
 284:	08 95       	ret

00000286 <init_keypad>:
*/

// this is the password for the keypad!
uint8_t password[password_length] = {1, 1, 1, 1, 1};

void init_keypad(void){
 286:	cf 93       	push	r28
 288:	df 93       	push	r29
	
	//set pin PA1 as input 
	PORTA.DIRCLR = PIN1_bm;
 28a:	c0 e0       	ldi	r28, 0x00	; 0
 28c:	d6 e0       	ldi	r29, 0x06	; 6
 28e:	92 e0       	ldi	r25, 0x02	; 2
 290:	9a 83       	std	Y+2, r25	; 0x02
	
	//set pin PB0 as output
	PORTB.DIRSET = PIN0_bm;
 292:	81 e0       	ldi	r24, 0x01	; 1
 294:	80 93 21 06 	sts	0x0621, r24	; 0x800621 <__TEXT_REGION_LENGTH__+0x700621>
	
	//set port D as input
	PORTD.DIRCLR = 0xFF;
 298:	a0 e6       	ldi	r26, 0x60	; 96
 29a:	b6 e0       	ldi	r27, 0x06	; 6
 29c:	3f ef       	ldi	r19, 0xFF	; 255
 29e:	12 96       	adiw	r26, 0x02	; 2
 2a0:	3c 93       	st	X, r19
 2a2:	12 97       	sbiw	r26, 0x02	; 2
	
	//set E0, E1, E2, E3 as inputs
	PORTE.DIRCLR = 0x0F;
 2a4:	e0 e8       	ldi	r30, 0x80	; 128
 2a6:	f6 e0       	ldi	r31, 0x06	; 6
 2a8:	2f e0       	ldi	r18, 0x0F	; 15
 2aa:	22 83       	std	Z+2, r18	; 0x02
	
	//for port A
	//configure input sense on falling edge
	PORTA.PIN1CTRL = PORT_OPC_PULLUP_gc | PORT_ISC_FALLING_gc;
 2ac:	8a e1       	ldi	r24, 0x1A	; 26
 2ae:	89 8b       	std	Y+17, r24	; 0x11
	
	//for port D 
	//use internal pull ups
	//configure input sense on falling edge
	PORTD.PIN0CTRL = PORT_OPC_PULLUP_gc | PORT_ISC_FALLING_gc;
 2b0:	50 96       	adiw	r26, 0x10	; 16
 2b2:	8c 93       	st	X, r24
 2b4:	50 97       	sbiw	r26, 0x10	; 16
	PORTD.PIN1CTRL = PORT_OPC_PULLUP_gc | PORT_ISC_FALLING_gc;
 2b6:	51 96       	adiw	r26, 0x11	; 17
 2b8:	8c 93       	st	X, r24
 2ba:	51 97       	sbiw	r26, 0x11	; 17
	PORTD.PIN2CTRL = PORT_OPC_PULLUP_gc | PORT_ISC_FALLING_gc;
 2bc:	52 96       	adiw	r26, 0x12	; 18
 2be:	8c 93       	st	X, r24
 2c0:	52 97       	sbiw	r26, 0x12	; 18
	PORTD.PIN3CTRL = PORT_OPC_PULLUP_gc | PORT_ISC_FALLING_gc;
 2c2:	53 96       	adiw	r26, 0x13	; 19
 2c4:	8c 93       	st	X, r24
 2c6:	53 97       	sbiw	r26, 0x13	; 19
	PORTD.PIN4CTRL = PORT_OPC_PULLUP_gc | PORT_ISC_FALLING_gc;
 2c8:	54 96       	adiw	r26, 0x14	; 20
 2ca:	8c 93       	st	X, r24
 2cc:	54 97       	sbiw	r26, 0x14	; 20
	PORTD.PIN5CTRL = PORT_OPC_PULLUP_gc | PORT_ISC_FALLING_gc;
 2ce:	55 96       	adiw	r26, 0x15	; 21
 2d0:	8c 93       	st	X, r24
 2d2:	55 97       	sbiw	r26, 0x15	; 21
	PORTD.PIN6CTRL = PORT_OPC_PULLUP_gc | PORT_ISC_FALLING_gc;
 2d4:	56 96       	adiw	r26, 0x16	; 22
 2d6:	8c 93       	st	X, r24
 2d8:	56 97       	sbiw	r26, 0x16	; 22
	PORTD.PIN7CTRL = PORT_OPC_PULLUP_gc | PORT_ISC_FALLING_gc;
 2da:	57 96       	adiw	r26, 0x17	; 23
 2dc:	8c 93       	st	X, r24
 2de:	57 97       	sbiw	r26, 0x17	; 23
	
	//for port E
	//use internal pull ups
	//configure input sense on falling edge
	PORTE.PIN0CTRL = PORT_OPC_PULLUP_gc | PORT_ISC_FALLING_gc;
 2e0:	80 8b       	std	Z+16, r24	; 0x10
	PORTE.PIN1CTRL = PORT_OPC_PULLUP_gc | PORT_ISC_FALLING_gc;
 2e2:	81 8b       	std	Z+17, r24	; 0x11
	PORTE.PIN2CTRL = PORT_OPC_PULLUP_gc | PORT_ISC_FALLING_gc;
 2e4:	82 8b       	std	Z+18, r24	; 0x12
	PORTE.PIN3CTRL = PORT_OPC_PULLUP_gc | PORT_ISC_FALLING_gc;
 2e6:	83 8b       	std	Z+19, r24	; 0x13
	PORTE.PIN4CTRL = PORT_OPC_PULLUP_gc | PORT_ISC_FALLING_gc;
 2e8:	84 8b       	std	Z+20, r24	; 0x14
	PORTE.PIN5CTRL = PORT_OPC_PULLUP_gc | PORT_ISC_FALLING_gc;
 2ea:	85 8b       	std	Z+21, r24	; 0x15
	PORTE.PIN6CTRL = PORT_OPC_PULLUP_gc | PORT_ISC_FALLING_gc;
 2ec:	86 8b       	std	Z+22, r24	; 0x16
	PORTE.PIN7CTRL = PORT_OPC_PULLUP_gc | PORT_ISC_FALLING_gc;
 2ee:	87 8b       	std	Z+23, r24	; 0x17
	
	//configure PA1 interrupt 0
	PORTA.INT0MASK = PIN1_bm;
 2f0:	9a 87       	std	Y+10, r25	; 0x0a
	PORTA.INTCTRL = PORT_INT0LVL_MED_gc;
 2f2:	99 87       	std	Y+9, r25	; 0x09
	
	//configure port D interrupt 0
	PORTD.INT0MASK = 0xFF;
 2f4:	1a 96       	adiw	r26, 0x0a	; 10
 2f6:	3c 93       	st	X, r19
 2f8:	1a 97       	sbiw	r26, 0x0a	; 10
	PORTD.INTCTRL = PORT_INT0LVL_MED_gc;
 2fa:	19 96       	adiw	r26, 0x09	; 9
 2fc:	9c 93       	st	X, r25
	
	//configure port E interrupt 0
	PORTE.INT0MASK = 0x0F;
 2fe:	22 87       	std	Z+10, r18	; 0x0a
	PORTE.INTCTRL = PORT_INT0LVL_MED_gc;
 300:	91 87       	std	Z+9, r25	; 0x09
}
 302:	df 91       	pop	r29
 304:	cf 91       	pop	r28
 306:	08 95       	ret

00000308 <init_timer_F0>:

void init_timer_F0(void){
	PORTF.DIRSET = PIN0_bm|PIN1_bm;
 308:	83 e0       	ldi	r24, 0x03	; 3
 30a:	80 93 a1 06 	sts	0x06A1, r24	; 0x8006a1 <__TEXT_REGION_LENGTH__+0x7006a1>
	TCF0.PER = 9999;
 30e:	e0 e0       	ldi	r30, 0x00	; 0
 310:	fb e0       	ldi	r31, 0x0B	; 11
 312:	8f e0       	ldi	r24, 0x0F	; 15
 314:	97 e2       	ldi	r25, 0x27	; 39
 316:	86 a3       	std	Z+38, r24	; 0x26
 318:	97 a3       	std	Z+39, r25	; 0x27
	TCF0.CTRLA = TC_CLKSEL_DIV8_gc;
 31a:	84 e0       	ldi	r24, 0x04	; 4
 31c:	80 83       	st	Z, r24
	TCF0.CTRLB = TC0_CCAEN_bm | TC0_CCBEN_bm | TC_WGMODE_SS_gc;
 31e:	83 e3       	ldi	r24, 0x33	; 51
 320:	81 83       	std	Z+1, r24	; 0x01
	TCF0.CCA = 0;
 322:	10 a6       	std	Z+40, r1	; 0x28
 324:	11 a6       	std	Z+41, r1	; 0x29
	TCF0.CCB = 0;
 326:	12 a6       	std	Z+42, r1	; 0x2a
 328:	13 a6       	std	Z+43, r1	; 0x2b
	TCF0.CCC = 10;
 32a:	8a e0       	ldi	r24, 0x0A	; 10
 32c:	90 e0       	ldi	r25, 0x00	; 0
 32e:	84 a7       	std	Z+44, r24	; 0x2c
 330:	95 a7       	std	Z+45, r25	; 0x2d
 332:	08 95       	ret

00000334 <init_timer_D0>:
}

void init_timer_D0(void){
	TCD0.CTRLA = TC_CLKSEL_OFF_gc;
 334:	e0 e0       	ldi	r30, 0x00	; 0
 336:	f9 e0       	ldi	r31, 0x09	; 9
 338:	10 82       	st	Z, r1
	TCD0.INTCTRLA = TC_OVFINTLVL_LO_gc;
 33a:	81 e0       	ldi	r24, 0x01	; 1
 33c:	86 83       	std	Z+6, r24	; 0x06
	TCD0.CTRLB = TC_WGMODE_SS_gc;
 33e:	83 e0       	ldi	r24, 0x03	; 3
 340:	81 83       	std	Z+1, r24	; 0x01
	TCD0.PER = 65535;  // 2^16 - 1
 342:	8f ef       	ldi	r24, 0xFF	; 255
 344:	9f ef       	ldi	r25, 0xFF	; 255
 346:	86 a3       	std	Z+38, r24	; 0x26
 348:	97 a3       	std	Z+39, r25	; 0x27
 34a:	08 95       	ret

0000034c <init_LED>:
}

void init_LED(void){
	init_timer_D0();
 34c:	0e 94 9a 01 	call	0x334	; 0x334 <init_timer_D0>
	init_timer_F0();
 350:	0e 94 84 01 	call	0x308	; 0x308 <init_timer_F0>
 354:	08 95       	ret

00000356 <what_key_PD>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 356:	8f e9       	ldi	r24, 0x9F	; 159
 358:	9f e0       	ldi	r25, 0x0F	; 15
 35a:	01 97       	sbiw	r24, 0x01	; 1
 35c:	f1 f7       	brne	.-4      	; 0x35a <what_key_PD+0x4>
 35e:	00 c0       	rjmp	.+0      	; 0x360 <what_key_PD+0xa>
 360:	00 00       	nop
}

uint8_t what_key_PD(void){
	_delay_us(500);
	uint8_t in_PD = PORTD.IN;
 362:	80 91 68 06 	lds	r24, 0x0668	; 0x800668 <__TEXT_REGION_LENGTH__+0x700668>
	
	switch(in_PD){
 366:	8f 3e       	cpi	r24, 0xEF	; 239
 368:	c9 f0       	breq	.+50     	; 0x39c <what_key_PD+0x46>
 36a:	38 f4       	brcc	.+14     	; 0x37a <what_key_PD+0x24>
 36c:	8f 3b       	cpi	r24, 0xBF	; 191
 36e:	d1 f0       	breq	.+52     	; 0x3a4 <what_key_PD+0x4e>
 370:	8f 3d       	cpi	r24, 0xDF	; 223
 372:	b1 f0       	breq	.+44     	; 0x3a0 <what_key_PD+0x4a>
 374:	8f 37       	cpi	r24, 0x7F	; 127
 376:	d1 f4       	brne	.+52     	; 0x3ac <what_key_PD+0x56>
 378:	17 c0       	rjmp	.+46     	; 0x3a8 <what_key_PD+0x52>
 37a:	8b 3f       	cpi	r24, 0xFB	; 251
 37c:	59 f0       	breq	.+22     	; 0x394 <what_key_PD+0x3e>
 37e:	18 f4       	brcc	.+6      	; 0x386 <what_key_PD+0x30>
 380:	87 3f       	cpi	r24, 0xF7	; 247
 382:	51 f0       	breq	.+20     	; 0x398 <what_key_PD+0x42>
 384:	13 c0       	rjmp	.+38     	; 0x3ac <what_key_PD+0x56>
 386:	8d 3f       	cpi	r24, 0xFD	; 253
 388:	19 f0       	breq	.+6      	; 0x390 <what_key_PD+0x3a>
 38a:	8e 3f       	cpi	r24, 0xFE	; 254
 38c:	89 f0       	breq	.+34     	; 0x3b0 <what_key_PD+0x5a>
 38e:	0e c0       	rjmp	.+28     	; 0x3ac <what_key_PD+0x56>
		case 0xFE:
			return 1;
			break;
			
		case 0xFD:
			return 2;
 390:	82 e0       	ldi	r24, 0x02	; 2
 392:	08 95       	ret
			break;
		
		case 0xFB:
			return 3;
 394:	83 e0       	ldi	r24, 0x03	; 3
 396:	08 95       	ret
			break;
		
		case 0xF7:
			return 4;
 398:	84 e0       	ldi	r24, 0x04	; 4
 39a:	08 95       	ret
			break;
		
		case 0xEF:
			return 5;
 39c:	85 e0       	ldi	r24, 0x05	; 5
 39e:	08 95       	ret
			break;
		
		case 0xDF:
			return 6;
 3a0:	86 e0       	ldi	r24, 0x06	; 6
 3a2:	08 95       	ret
			break;
		
		case 0xBF:
			return 7;
 3a4:	87 e0       	ldi	r24, 0x07	; 7
 3a6:	08 95       	ret
			break;
		
		case 0x7F:
			return 8;
 3a8:	88 e0       	ldi	r24, 0x08	; 8
 3aa:	08 95       	ret
			break;
			
		default:
			return fault;
 3ac:	8d e0       	ldi	r24, 0x0D	; 13
 3ae:	08 95       	ret
	_delay_us(500);
	uint8_t in_PD = PORTD.IN;
	
	switch(in_PD){
		case 0xFE:
			return 1;
 3b0:	81 e0       	ldi	r24, 0x01	; 1
			
		default:
			return fault;
			break;
	}
}
 3b2:	08 95       	ret

000003b4 <what_key_PE>:
 3b4:	8f e9       	ldi	r24, 0x9F	; 159
 3b6:	9f e0       	ldi	r25, 0x0F	; 15
 3b8:	01 97       	sbiw	r24, 0x01	; 1
 3ba:	f1 f7       	brne	.-4      	; 0x3b8 <what_key_PE+0x4>
 3bc:	00 c0       	rjmp	.+0      	; 0x3be <what_key_PE+0xa>
 3be:	00 00       	nop

uint8_t what_key_PE(void){
	_delay_us(500);
	uint8_t in_PE = PORTE.IN;
 3c0:	80 91 88 06 	lds	r24, 0x0688	; 0x800688 <__TEXT_REGION_LENGTH__+0x700688>
	
	switch(in_PE){
 3c4:	8b 3f       	cpi	r24, 0xFB	; 251
 3c6:	59 f0       	breq	.+22     	; 0x3de <what_key_PE+0x2a>
 3c8:	18 f4       	brcc	.+6      	; 0x3d0 <what_key_PE+0x1c>
 3ca:	87 3f       	cpi	r24, 0xF7	; 247
 3cc:	51 f0       	breq	.+20     	; 0x3e2 <what_key_PE+0x2e>
 3ce:	0b c0       	rjmp	.+22     	; 0x3e6 <what_key_PE+0x32>
 3d0:	8d 3f       	cpi	r24, 0xFD	; 253
 3d2:	19 f0       	breq	.+6      	; 0x3da <what_key_PE+0x26>
 3d4:	8e 3f       	cpi	r24, 0xFE	; 254
 3d6:	49 f0       	breq	.+18     	; 0x3ea <what_key_PE+0x36>
 3d8:	06 c0       	rjmp	.+12     	; 0x3e6 <what_key_PE+0x32>
		case 0xFE: //PE0
		return 9;
		break;
		
		case 0xFD: //PE1
		return 0;
 3da:	80 e0       	ldi	r24, 0x00	; 0
 3dc:	08 95       	ret
		break;
		
		case 0xFB: //PE2
		return ok;
 3de:	8a e0       	ldi	r24, 0x0A	; 10
 3e0:	08 95       	ret
		break;
		
		case 0xF7: //PE3
		return reset;
 3e2:	8b e0       	ldi	r24, 0x0B	; 11
 3e4:	08 95       	ret
		break;
		
		default:
		return fault;
 3e6:	8d e0       	ldi	r24, 0x0D	; 13
 3e8:	08 95       	ret
	_delay_us(500);
	uint8_t in_PE = PORTE.IN;
	
	switch(in_PE){
		case 0xFE: //PE0
		return 9;
 3ea:	89 e0       	ldi	r24, 0x09	; 9
		
		default:
		return fault;
		break;
	}
}
 3ec:	08 95       	ret

000003ee <reset_password>:

void reset_password(uint8_t *password_compare){
 3ee:	cf 93       	push	r28
 3f0:	df 93       	push	r29
 3f2:	cd b7       	in	r28, 0x3d	; 61
 3f4:	de b7       	in	r29, 0x3e	; 62
 3f6:	25 97       	sbiw	r28, 0x05	; 5
 3f8:	cd bf       	out	0x3d, r28	; 61
 3fa:	de bf       	out	0x3e, r29	; 62
	uint8_t wrong_default_password_compare[password_length] = {0,1,1,1,1};
 3fc:	25 e0       	ldi	r18, 0x05	; 5
 3fe:	e3 e1       	ldi	r30, 0x13	; 19
 400:	f0 e2       	ldi	r31, 0x20	; 32
 402:	de 01       	movw	r26, r28
 404:	11 96       	adiw	r26, 0x01	; 1
 406:	01 90       	ld	r0, Z+
 408:	0d 92       	st	X+, r0
 40a:	2a 95       	dec	r18
 40c:	e1 f7       	brne	.-8      	; 0x406 <__LOCK_REGION_LENGTH__+0x6>
 40e:	fe 01       	movw	r30, r28
 410:	31 96       	adiw	r30, 0x01	; 1
 412:	ae 01       	movw	r20, r28
 414:	4a 5f       	subi	r20, 0xFA	; 250
 416:	5f 4f       	sbci	r21, 0xFF	; 255
	for (uint8_t i = 0; i < password_length; i++)
	{
		*password_compare = wrong_default_password_compare[i];
 418:	21 91       	ld	r18, Z+
 41a:	dc 01       	movw	r26, r24
 41c:	2d 93       	st	X+, r18
 41e:	cd 01       	movw	r24, r26
	}
}

void reset_password(uint8_t *password_compare){
	uint8_t wrong_default_password_compare[password_length] = {0,1,1,1,1};
	for (uint8_t i = 0; i < password_length; i++)
 420:	e4 17       	cp	r30, r20
 422:	f5 07       	cpc	r31, r21
 424:	c9 f7       	brne	.-14     	; 0x418 <__LOCK_REGION_LENGTH__+0x18>
	{
		*password_compare = wrong_default_password_compare[i];
		password_compare++;
	}
}
 426:	25 96       	adiw	r28, 0x05	; 5
 428:	cd bf       	out	0x3d, r28	; 61
 42a:	de bf       	out	0x3e, r29	; 62
 42c:	df 91       	pop	r29
 42e:	cf 91       	pop	r28
 430:	08 95       	ret

00000432 <password_check>:

uint8_t password_check(uint8_t key){
 432:	98 2f       	mov	r25, r24
	static uint8_t password_compare[password_length] = {0,1,1,1,1};
	static uint8_t n;
	
	// check the password if the ok key is pressed
	if (key == ok){
 434:	8a 30       	cpi	r24, 0x0A	; 10
 436:	d9 f4       	brne	.+54     	; 0x46e <password_check+0x3c>
		
		for (uint8_t i = 0; i < password_length; i++)
		{
			if (!(password[i] == password_compare[i])) 
 438:	90 91 05 20 	lds	r25, 0x2005	; 0x802005 <password>
 43c:	80 91 00 20 	lds	r24, 0x2000	; 0x802000 <__DATA_REGION_ORIGIN__>
 440:	98 13       	cpse	r25, r24
 442:	4c c0       	rjmp	.+152    	; 0x4dc <password_check+0xaa>
 444:	e6 e0       	ldi	r30, 0x06	; 6
 446:	f0 e2       	ldi	r31, 0x20	; 32
 448:	a1 e0       	ldi	r26, 0x01	; 1
 44a:	b0 e2       	ldi	r27, 0x20	; 32
 44c:	2a e0       	ldi	r18, 0x0A	; 10
 44e:	30 e2       	ldi	r19, 0x20	; 32
 450:	91 91       	ld	r25, Z+
 452:	8d 91       	ld	r24, X+
 454:	98 13       	cpse	r25, r24
 456:	44 c0       	rjmp	.+136    	; 0x4e0 <password_check+0xae>
	static uint8_t n;
	
	// check the password if the ok key is pressed
	if (key == ok){
		
		for (uint8_t i = 0; i < password_length; i++)
 458:	e2 17       	cp	r30, r18
 45a:	f3 07       	cpc	r31, r19
 45c:	c9 f7       	brne	.-14     	; 0x450 <password_check+0x1e>
			{
				return wrong_password;
			}
		}
		
		reset_password(password_compare);
 45e:	80 e0       	ldi	r24, 0x00	; 0
 460:	90 e2       	ldi	r25, 0x20	; 32
 462:	0e 94 f7 01 	call	0x3ee	; 0x3ee <reset_password>
		n = 0;
 466:	10 92 2a 20 	sts	0x202A, r1	; 0x80202a <__data_end>
		return correct_password;
 46a:	81 e0       	ldi	r24, 0x01	; 1
 46c:	08 95       	ret
	}
	
	// reset the password if the reset key is pressed
	if (key == reset)
 46e:	8b 30       	cpi	r24, 0x0B	; 11
 470:	21 f4       	brne	.+8      	; 0x47a <password_check+0x48>
	{
		n = 0;
 472:	10 92 2a 20 	sts	0x202A, r1	; 0x80202a <__data_end>
		return added_to_input;
 476:	80 e0       	ldi	r24, 0x00	; 0
 478:	08 95       	ret
	}
	
	if (n == password_length)
 47a:	80 91 2a 20 	lds	r24, 0x202A	; 0x80202a <__data_end>
 47e:	85 30       	cpi	r24, 0x05	; 5
 480:	19 f5       	brne	.+70     	; 0x4c8 <password_check+0x96>
	{
		n = 0;
 482:	10 92 2a 20 	sts	0x202A, r1	; 0x80202a <__data_end>
		for (uint8_t i = 0; i < 5; i++)
		{
			red_on;
 486:	e0 e0       	ldi	r30, 0x00	; 0
 488:	fb e0       	ldi	r31, 0x0B	; 11
 48a:	2a ef       	ldi	r18, 0xFA	; 250
 48c:	30 e0       	ldi	r19, 0x00	; 0
 48e:	22 af       	std	Z+58, r18	; 0x3a
 490:	33 af       	std	Z+59, r19	; 0x3b
			green_on;
 492:	20 af       	std	Z+56, r18	; 0x38
 494:	31 af       	std	Z+57, r19	; 0x39
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 496:	4f ef       	ldi	r20, 0xFF	; 255
 498:	57 e8       	ldi	r21, 0x87	; 135
 49a:	93 e1       	ldi	r25, 0x13	; 19
 49c:	41 50       	subi	r20, 0x01	; 1
 49e:	50 40       	sbci	r21, 0x00	; 0
 4a0:	90 40       	sbci	r25, 0x00	; 0
 4a2:	e1 f7       	brne	.-8      	; 0x49c <password_check+0x6a>
 4a4:	00 c0       	rjmp	.+0      	; 0x4a6 <password_check+0x74>
 4a6:	00 00       	nop
			_delay_ms(200);
			red_off;
 4a8:	12 ae       	std	Z+58, r1	; 0x3a
 4aa:	13 ae       	std	Z+59, r1	; 0x3b
			green_off;
 4ac:	10 ae       	std	Z+56, r1	; 0x38
 4ae:	11 ae       	std	Z+57, r1	; 0x39
 4b0:	4f ef       	ldi	r20, 0xFF	; 255
 4b2:	53 ec       	ldi	r21, 0xC3	; 195
 4b4:	99 e0       	ldi	r25, 0x09	; 9
 4b6:	41 50       	subi	r20, 0x01	; 1
 4b8:	50 40       	sbci	r21, 0x00	; 0
 4ba:	90 40       	sbci	r25, 0x00	; 0
 4bc:	e1 f7       	brne	.-8      	; 0x4b6 <password_check+0x84>
 4be:	00 c0       	rjmp	.+0      	; 0x4c0 <password_check+0x8e>
 4c0:	00 00       	nop
 4c2:	81 50       	subi	r24, 0x01	; 1
	}
	
	if (n == password_length)
	{
		n = 0;
		for (uint8_t i = 0; i < 5; i++)
 4c4:	21 f7       	brne	.-56     	; 0x48e <password_check+0x5c>
 4c6:	08 95       	ret
		}
		return added_to_input;
	}
	
	// add number in password checker
	password_compare[n] = key;
 4c8:	e8 2f       	mov	r30, r24
 4ca:	f0 e0       	ldi	r31, 0x00	; 0
 4cc:	e0 50       	subi	r30, 0x00	; 0
 4ce:	f0 4e       	sbci	r31, 0xE0	; 224
 4d0:	90 83       	st	Z, r25
	n++;
 4d2:	8f 5f       	subi	r24, 0xFF	; 255
 4d4:	80 93 2a 20 	sts	0x202A, r24	; 0x80202a <__data_end>
	return added_to_input;
 4d8:	80 e0       	ldi	r24, 0x00	; 0
 4da:	08 95       	ret
		
		for (uint8_t i = 0; i < password_length; i++)
		{
			if (!(password[i] == password_compare[i])) 
			{
				return wrong_password;
 4dc:	82 e0       	ldi	r24, 0x02	; 2
 4de:	08 95       	ret
 4e0:	82 e0       	ldi	r24, 0x02	; 2
	
	// add number in password checker
	password_compare[n] = key;
	n++;
	return added_to_input;
}
 4e2:	08 95       	ret

000004e4 <open_door>:

uint8_t open_door(uint8_t val){
	if (val == correct_password) {
 4e4:	81 30       	cpi	r24, 0x01	; 1
 4e6:	b1 f4       	brne	.+44     	; 0x514 <open_door+0x30>
		// unlock door
		PORTB.OUTSET = PIN0_bm;
 4e8:	80 93 25 06 	sts	0x0625, r24	; 0x800625 <__TEXT_REGION_LENGTH__+0x700625>
 4ec:	2f ef       	ldi	r18, 0xFF	; 255
 4ee:	33 ec       	ldi	r19, 0xC3	; 195
 4f0:	49 e0       	ldi	r20, 0x09	; 9
 4f2:	21 50       	subi	r18, 0x01	; 1
 4f4:	30 40       	sbci	r19, 0x00	; 0
 4f6:	40 40       	sbci	r20, 0x00	; 0
 4f8:	e1 f7       	brne	.-8      	; 0x4f2 <open_door+0xe>
 4fa:	00 c0       	rjmp	.+0      	; 0x4fc <open_door+0x18>
 4fc:	00 00       	nop
		// green led on
		_delay_ms(100);
		green_on;
 4fe:	8a ef       	ldi	r24, 0xFA	; 250
 500:	90 e0       	ldi	r25, 0x00	; 0
 502:	80 93 38 0b 	sts	0x0B38, r24	; 0x800b38 <__TEXT_REGION_LENGTH__+0x700b38>
 506:	90 93 39 0b 	sts	0x0B39, r25	; 0x800b39 <__TEXT_REGION_LENGTH__+0x700b39>
		// start timer
		TCD0.CTRLA = TC_CLKSEL_DIV1024_gc;
 50a:	87 e0       	ldi	r24, 0x07	; 7
 50c:	80 93 00 09 	sts	0x0900, r24	; 0x800900 <__TEXT_REGION_LENGTH__+0x700900>
		return 1;
 510:	81 e0       	ldi	r24, 0x01	; 1
 512:	08 95       	ret
	} else if (val == added_to_input) {
 514:	81 11       	cpse	r24, r1
 516:	3a c0       	rjmp	.+116    	; 0x58c <open_door+0xa8>
			for(uint8_t i = 0; i < 2; i++){
					red_on;
 518:	e0 e0       	ldi	r30, 0x00	; 0
 51a:	fb e0       	ldi	r31, 0x0B	; 11
 51c:	8a ef       	ldi	r24, 0xFA	; 250
 51e:	90 e0       	ldi	r25, 0x00	; 0
 520:	82 af       	std	Z+58, r24	; 0x3a
 522:	93 af       	std	Z+59, r25	; 0x3b
					green_on;
 524:	80 af       	std	Z+56, r24	; 0x38
 526:	91 af       	std	Z+57, r25	; 0x39
 528:	2f ef       	ldi	r18, 0xFF	; 255
 52a:	31 ee       	ldi	r19, 0xE1	; 225
 52c:	44 e0       	ldi	r20, 0x04	; 4
 52e:	21 50       	subi	r18, 0x01	; 1
 530:	30 40       	sbci	r19, 0x00	; 0
 532:	40 40       	sbci	r20, 0x00	; 0
 534:	e1 f7       	brne	.-8      	; 0x52e <open_door+0x4a>
 536:	00 c0       	rjmp	.+0      	; 0x538 <open_door+0x54>
 538:	00 00       	nop
					_delay_ms(50);
					red_off;
 53a:	12 ae       	std	Z+58, r1	; 0x3a
 53c:	13 ae       	std	Z+59, r1	; 0x3b
					green_off;
 53e:	10 ae       	std	Z+56, r1	; 0x38
 540:	11 ae       	std	Z+57, r1	; 0x39
 542:	2f ef       	ldi	r18, 0xFF	; 255
 544:	31 ee       	ldi	r19, 0xE1	; 225
 546:	44 e0       	ldi	r20, 0x04	; 4
 548:	21 50       	subi	r18, 0x01	; 1
 54a:	30 40       	sbci	r19, 0x00	; 0
 54c:	40 40       	sbci	r20, 0x00	; 0
 54e:	e1 f7       	brne	.-8      	; 0x548 <open_door+0x64>
 550:	00 c0       	rjmp	.+0      	; 0x552 <open_door+0x6e>
 552:	00 00       	nop
		// start timer
		TCD0.CTRLA = TC_CLKSEL_DIV1024_gc;
		return 1;
	} else if (val == added_to_input) {
			for(uint8_t i = 0; i < 2; i++){
					red_on;
 554:	82 af       	std	Z+58, r24	; 0x3a
 556:	93 af       	std	Z+59, r25	; 0x3b
					green_on;
 558:	80 af       	std	Z+56, r24	; 0x38
 55a:	91 af       	std	Z+57, r25	; 0x39
 55c:	8f ef       	ldi	r24, 0xFF	; 255
 55e:	91 ee       	ldi	r25, 0xE1	; 225
 560:	24 e0       	ldi	r18, 0x04	; 4
 562:	81 50       	subi	r24, 0x01	; 1
 564:	90 40       	sbci	r25, 0x00	; 0
 566:	20 40       	sbci	r18, 0x00	; 0
 568:	e1 f7       	brne	.-8      	; 0x562 <open_door+0x7e>
 56a:	00 c0       	rjmp	.+0      	; 0x56c <open_door+0x88>
 56c:	00 00       	nop
					_delay_ms(50);
					red_off;
 56e:	12 ae       	std	Z+58, r1	; 0x3a
 570:	13 ae       	std	Z+59, r1	; 0x3b
					green_off;
 572:	10 ae       	std	Z+56, r1	; 0x38
 574:	11 ae       	std	Z+57, r1	; 0x39
 576:	3f ef       	ldi	r19, 0xFF	; 255
 578:	41 ee       	ldi	r20, 0xE1	; 225
 57a:	84 e0       	ldi	r24, 0x04	; 4
 57c:	31 50       	subi	r19, 0x01	; 1
 57e:	40 40       	sbci	r20, 0x00	; 0
 580:	80 40       	sbci	r24, 0x00	; 0
 582:	e1 f7       	brne	.-8      	; 0x57c <open_door+0x98>
 584:	00 c0       	rjmp	.+0      	; 0x586 <open_door+0xa2>
 586:	00 00       	nop
		// red led on
		red_on;
		// start timer
		TCD0.CTRLA = TC_CLKSEL_DIV1024_gc;
	}
	return 0;
 588:	80 e0       	ldi	r24, 0x00	; 0
 58a:	08 95       	ret
					green_off;
					_delay_ms(50);
			}
	} else {
		// red led on
		red_on;
 58c:	8a ef       	ldi	r24, 0xFA	; 250
 58e:	90 e0       	ldi	r25, 0x00	; 0
 590:	80 93 3a 0b 	sts	0x0B3A, r24	; 0x800b3a <__TEXT_REGION_LENGTH__+0x700b3a>
 594:	90 93 3b 0b 	sts	0x0B3B, r25	; 0x800b3b <__TEXT_REGION_LENGTH__+0x700b3b>
		// start timer
		TCD0.CTRLA = TC_CLKSEL_DIV1024_gc;
 598:	87 e0       	ldi	r24, 0x07	; 7
 59a:	80 93 00 09 	sts	0x0900, r24	; 0x800900 <__TEXT_REGION_LENGTH__+0x700900>
	}
	return 0;
 59e:	80 e0       	ldi	r24, 0x00	; 0
 5a0:	08 95       	ret

000005a2 <init_nrf>:
	}
}

void init_nrf(void)
{
	nrfspiInit();                                        // Initialize SPI
 5a2:	0e 94 51 06 	call	0xca2	; 0xca2 <nrfspiInit>
	nrfBegin();                                          // Initialize radio module
 5a6:	0e 94 28 06 	call	0xc50	; 0xc50 <nrfBegin>

	nrfSetRetries(NRF_SETUP_ARD_1000US_gc,               // Auto Retransmission Delay: 1000 us
 5aa:	68 e0       	ldi	r22, 0x08	; 8
 5ac:	80 e3       	ldi	r24, 0x30	; 48
 5ae:	0e 94 cc 05 	call	0xb98	; 0xb98 <nrfSetRetries>
	NRF_SETUP_ARC_8RETRANSMIT_gc);						 // Auto Retransmission Count: 8 retries
	nrfSetPALevel(NRF_RF_SETUP_PWR_6DBM_gc);             // Power Control: -6 dBm
 5b2:	84 e0       	ldi	r24, 0x04	; 4
 5b4:	0e 94 9a 05 	call	0xb34	; 0xb34 <nrfSetPALevel>
	nrfSetDataRate(NRF_RF_SETUP_RF_DR_250K_gc);          // Data Rate: 250 Kbps
 5b8:	80 e2       	ldi	r24, 0x20	; 32
 5ba:	0e 94 a8 05 	call	0xb50	; 0xb50 <nrfSetDataRate>
	nrfSetCRCLength(NRF_CONFIG_CRC_16_gc);               // CRC Check
 5be:	8c e0       	ldi	r24, 0x0C	; 12
 5c0:	0e 94 be 05 	call	0xb7c	; 0xb7c <nrfSetCRCLength>
	nrfSetChannel(54);                                   // Channel: 54
 5c4:	86 e3       	ldi	r24, 0x36	; 54
 5c6:	0e 94 82 05 	call	0xb04	; 0xb04 <nrfSetChannel>
	nrfSetAutoAck(1);                                    // Auto Acknowledge on
 5ca:	81 e0       	ldi	r24, 0x01	; 1
 5cc:	0e 94 8e 05 	call	0xb1c	; 0xb1c <nrfSetAutoAck>
	nrfEnableDynamicPayloads();                          // Enable Dynamic Payloads
 5d0:	0e 94 5f 05 	call	0xabe	; 0xabe <nrfEnableDynamicPayloads>

	nrfClearInterruptBits();                             // Clear interrupt bits
 5d4:	0e 94 23 06 	call	0xc46	; 0xc46 <nrfClearInterruptBits>
	nrfFlushRx();                                        // Flush fifo's
 5d8:	0e 94 94 04 	call	0x928	; 0x928 <nrfFlushRx>
	nrfFlushTx();
 5dc:	0e 94 a3 04 	call	0x946	; 0x946 <nrfFlushTx>

	nrfOpenWritingPipe(pipe);                            // Pipe for sending
 5e0:	8b e0       	ldi	r24, 0x0B	; 11
 5e2:	90 e2       	ldi	r25, 0x20	; 32
 5e4:	0e 94 e9 04 	call	0x9d2	; 0x9d2 <nrfOpenWritingPipe>
	nrfOpenReadingPipe(0, pipe);                         // Necessary for acknowledge
 5e8:	6b e0       	ldi	r22, 0x0B	; 11
 5ea:	70 e2       	ldi	r23, 0x20	; 32
 5ec:	80 e0       	ldi	r24, 0x00	; 0
 5ee:	0e 94 07 05 	call	0xa0e	; 0xa0e <nrfOpenReadingPipe>
 5f2:	08 95       	ret

000005f4 <main>:
 *          which has a 16 MHz crystal 
 *
 * \return void
 */
void inline init_clock(void) {
  Config32MHzClock_Ext16M();
 5f4:	0e 94 21 01 	call	0x242	; 0x242 <Config32MHzClock_Ext16M>
	// init nrf
	// init keypad
	// init hall effect sensor
	// init sleep mode
	init_clock();
	init_keypad();
 5f8:	0e 94 43 01 	call	0x286	; 0x286 <init_keypad>
	init_LED();
 5fc:	0e 94 a6 01 	call	0x34c	; 0x34c <init_LED>
    init_nrf();
 600:	0e 94 d1 02 	call	0x5a2	; 0x5a2 <init_nrf>
	init_sleep();
 604:	0e 94 79 06 	call	0xcf2	; 0xcf2 <init_sleep>
	
	// enable sleep
	SLEEP_ENABLE;
 608:	81 e0       	ldi	r24, 0x01	; 1
 60a:	80 93 48 00 	sts	0x0048, r24	; 0x800048 <__TEXT_REGION_LENGTH__+0x700048>
	
	// enable global interrupts	
	PMIC.CTRL |= PMIC_LOLVLEN_bm | PMIC_MEDLVLEN_bm;
 60e:	e0 ea       	ldi	r30, 0xA0	; 160
 610:	f0 e0       	ldi	r31, 0x00	; 0
 612:	82 81       	ldd	r24, Z+2	; 0x02
 614:	83 60       	ori	r24, 0x03	; 3
 616:	82 83       	std	Z+2, r24	; 0x02
	sei();
 618:	78 94       	sei
	
	red_on;
 61a:	e0 e0       	ldi	r30, 0x00	; 0
 61c:	fb e0       	ldi	r31, 0x0B	; 11
 61e:	8a ef       	ldi	r24, 0xFA	; 250
 620:	90 e0       	ldi	r25, 0x00	; 0
 622:	82 af       	std	Z+58, r24	; 0x3a
 624:	93 af       	std	Z+59, r25	; 0x3b
 626:	2f ef       	ldi	r18, 0xFF	; 255
 628:	83 ed       	ldi	r24, 0xD3	; 211
 62a:	90 e3       	ldi	r25, 0x30	; 48
 62c:	21 50       	subi	r18, 0x01	; 1
 62e:	80 40       	sbci	r24, 0x00	; 0
 630:	90 40       	sbci	r25, 0x00	; 0
 632:	e1 f7       	brne	.-8      	; 0x62c <main+0x38>
 634:	00 c0       	rjmp	.+0      	; 0x636 <main+0x42>
 636:	00 00       	nop
	_delay_ms(500);
	red_off;
 638:	12 ae       	std	Z+58, r1	; 0x3a
 63a:	13 ae       	std	Z+59, r1	; 0x3b
	
    while (1) 
    {
		switch (state)
 63c:	80 91 0a 20 	lds	r24, 0x200A	; 0x80200a <state>
 640:	88 23       	and	r24, r24
 642:	19 f0       	breq	.+6      	; 0x64a <main+0x56>
 644:	81 30       	cpi	r24, 0x01	; 1
 646:	39 f0       	breq	.+14     	; 0x656 <main+0x62>
 648:	0c c0       	rjmp	.+24     	; 0x662 <main+0x6e>
		{
			//no one is home
			case 0:
				//send over NRF
				nrfWrite(&state, sizeof(uint8_t));
 64a:	61 e0       	ldi	r22, 0x01	; 1
 64c:	8a e0       	ldi	r24, 0x0A	; 10
 64e:	90 e2       	ldi	r25, 0x20	; 32
 650:	0e 94 1d 06 	call	0xc3a	; 0xc3a <nrfWrite>
				break;
 654:	f3 cf       	rjmp	.-26     	; 0x63c <main+0x48>
				red_off;
				
			//people are home
			case 1:
				//send over NRF
				nrfWrite(&state, sizeof(uint8_t));
 656:	61 e0       	ldi	r22, 0x01	; 1
 658:	8a e0       	ldi	r24, 0x0A	; 10
 65a:	90 e2       	ldi	r25, 0x20	; 32
 65c:	0e 94 1d 06 	call	0xc3a	; 0xc3a <nrfWrite>
				break;
 660:	ed cf       	rjmp	.-38     	; 0x63c <main+0x48>
				
			default:
				state = 1;
 662:	81 e0       	ldi	r24, 0x01	; 1
 664:	80 93 0a 20 	sts	0x200A, r24	; 0x80200a <state>
				break;
 668:	e9 cf       	rjmp	.-46     	; 0x63c <main+0x48>

0000066a <__vector_104>:
*	<TR><TD> LPO </TD><TD> LP_OUT	</TD><TD> PA1           </TD></TR>	
*	</TABLE>
*/

// ISR for the NRF
ISR(PORTF_INT0_vect){
 66a:	1f 92       	push	r1
 66c:	0f 92       	push	r0
 66e:	0f b6       	in	r0, 0x3f	; 63
 670:	0f 92       	push	r0
 672:	11 24       	eor	r1, r1
	// nrf what happened
	// react to message
	// go back to idle mode
}
 674:	0f 90       	pop	r0
 676:	0f be       	out	0x3f, r0	; 63
 678:	0f 90       	pop	r0
 67a:	1f 90       	pop	r1
 67c:	18 95       	reti

0000067e <__vector_64>:

// ISR for the keypad on port D
ISR(PORTD_INT0_vect){
 67e:	1f 92       	push	r1
 680:	0f 92       	push	r0
 682:	0f b6       	in	r0, 0x3f	; 63
 684:	0f 92       	push	r0
 686:	11 24       	eor	r1, r1
 688:	0b b6       	in	r0, 0x3b	; 59
 68a:	0f 92       	push	r0
 68c:	2f 93       	push	r18
 68e:	3f 93       	push	r19
 690:	4f 93       	push	r20
 692:	5f 93       	push	r21
 694:	6f 93       	push	r22
 696:	7f 93       	push	r23
 698:	8f 93       	push	r24
 69a:	9f 93       	push	r25
 69c:	af 93       	push	r26
 69e:	bf 93       	push	r27
 6a0:	ef 93       	push	r30
 6a2:	ff 93       	push	r31
	cli();
 6a4:	f8 94       	cli
	uint8_t key;
	int8_t door;
	// wake up
	// check what key is pressed
	key	= what_key_PD();
 6a6:	0e 94 ab 01 	call	0x356	; 0x356 <what_key_PD>
	// add key press to password check
	door = password_check(key);
 6aa:	0e 94 19 02 	call	0x432	; 0x432 <password_check>
	// if password check is filled compare with password
	// correct open door and show green led
	// incorrect show red led. (maybe in a later revision buz a buzzer)
	open_door(door);
 6ae:	0e 94 72 02 	call	0x4e4	; 0x4e4 <open_door>
	// go back to idle mode
	sei();
 6b2:	78 94       	sei
}
 6b4:	ff 91       	pop	r31
 6b6:	ef 91       	pop	r30
 6b8:	bf 91       	pop	r27
 6ba:	af 91       	pop	r26
 6bc:	9f 91       	pop	r25
 6be:	8f 91       	pop	r24
 6c0:	7f 91       	pop	r23
 6c2:	6f 91       	pop	r22
 6c4:	5f 91       	pop	r21
 6c6:	4f 91       	pop	r20
 6c8:	3f 91       	pop	r19
 6ca:	2f 91       	pop	r18
 6cc:	0f 90       	pop	r0
 6ce:	0b be       	out	0x3b, r0	; 59
 6d0:	0f 90       	pop	r0
 6d2:	0f be       	out	0x3f, r0	; 63
 6d4:	0f 90       	pop	r0
 6d6:	1f 90       	pop	r1
 6d8:	18 95       	reti

000006da <__vector_43>:

// ISR for the keypad on port E
ISR(PORTE_INT0_vect){
 6da:	1f 92       	push	r1
 6dc:	0f 92       	push	r0
 6de:	0f b6       	in	r0, 0x3f	; 63
 6e0:	0f 92       	push	r0
 6e2:	11 24       	eor	r1, r1
 6e4:	0b b6       	in	r0, 0x3b	; 59
 6e6:	0f 92       	push	r0
 6e8:	2f 93       	push	r18
 6ea:	3f 93       	push	r19
 6ec:	4f 93       	push	r20
 6ee:	5f 93       	push	r21
 6f0:	6f 93       	push	r22
 6f2:	7f 93       	push	r23
 6f4:	8f 93       	push	r24
 6f6:	9f 93       	push	r25
 6f8:	af 93       	push	r26
 6fa:	bf 93       	push	r27
 6fc:	ef 93       	push	r30
 6fe:	ff 93       	push	r31
	cli();
 700:	f8 94       	cli
	uint8_t key;
	int8_t door;
	// wake up
	// check what key is pressed
	key = what_key_PE();
 702:	0e 94 da 01 	call	0x3b4	; 0x3b4 <what_key_PE>
	// add key press to password check
	door = password_check(key);
 706:	0e 94 19 02 	call	0x432	; 0x432 <password_check>
	
	// see if state changed
	if (open_door(door) == 1) state = 1;
 70a:	0e 94 72 02 	call	0x4e4	; 0x4e4 <open_door>
 70e:	81 30       	cpi	r24, 0x01	; 1
 710:	11 f4       	brne	.+4      	; 0x716 <__vector_43+0x3c>
 712:	80 93 0a 20 	sts	0x200A, r24	; 0x80200a <state>
 
	// go back to idle mode
	sei();
 716:	78 94       	sei
}
 718:	ff 91       	pop	r31
 71a:	ef 91       	pop	r30
 71c:	bf 91       	pop	r27
 71e:	af 91       	pop	r26
 720:	9f 91       	pop	r25
 722:	8f 91       	pop	r24
 724:	7f 91       	pop	r23
 726:	6f 91       	pop	r22
 728:	5f 91       	pop	r21
 72a:	4f 91       	pop	r20
 72c:	3f 91       	pop	r19
 72e:	2f 91       	pop	r18
 730:	0f 90       	pop	r0
 732:	0b be       	out	0x3b, r0	; 59
 734:	0f 90       	pop	r0
 736:	0f be       	out	0x3f, r0	; 63
 738:	0f 90       	pop	r0
 73a:	1f 90       	pop	r1
 73c:	18 95       	reti

0000073e <__vector_66>:

// ISR for last person out button
ISR(PORTA_INT0_vect){
 73e:	1f 92       	push	r1
 740:	0f 92       	push	r0
 742:	0f b6       	in	r0, 0x3f	; 63
 744:	0f 92       	push	r0
 746:	11 24       	eor	r1, r1
 748:	0b b6       	in	r0, 0x3b	; 59
 74a:	0f 92       	push	r0
 74c:	2f 93       	push	r18
 74e:	8f 93       	push	r24
 750:	9f 93       	push	r25
 752:	ef 93       	push	r30
 754:	ff 93       	push	r31
	red_on;
 756:	e0 e0       	ldi	r30, 0x00	; 0
 758:	fb e0       	ldi	r31, 0x0B	; 11
 75a:	8a ef       	ldi	r24, 0xFA	; 250
 75c:	90 e0       	ldi	r25, 0x00	; 0
 75e:	82 af       	std	Z+58, r24	; 0x3a
 760:	93 af       	std	Z+59, r25	; 0x3b
 762:	2f ef       	ldi	r18, 0xFF	; 255
 764:	83 ed       	ldi	r24, 0xD3	; 211
 766:	90 e3       	ldi	r25, 0x30	; 48
 768:	21 50       	subi	r18, 0x01	; 1
 76a:	80 40       	sbci	r24, 0x00	; 0
 76c:	90 40       	sbci	r25, 0x00	; 0
 76e:	e1 f7       	brne	.-8      	; 0x768 <__vector_66+0x2a>
 770:	00 c0       	rjmp	.+0      	; 0x772 <__vector_66+0x34>
 772:	00 00       	nop
	_delay_ms(500);
	red_off;
 774:	12 ae       	std	Z+58, r1	; 0x3a
 776:	13 ae       	std	Z+59, r1	; 0x3b
	// make state 0
	state = 0;
 778:	10 92 0a 20 	sts	0x200A, r1	; 0x80200a <state>
}
 77c:	ff 91       	pop	r31
 77e:	ef 91       	pop	r30
 780:	9f 91       	pop	r25
 782:	8f 91       	pop	r24
 784:	2f 91       	pop	r18
 786:	0f 90       	pop	r0
 788:	0b be       	out	0x3b, r0	; 59
 78a:	0f 90       	pop	r0
 78c:	0f be       	out	0x3f, r0	; 63
 78e:	0f 90       	pop	r0
 790:	1f 90       	pop	r1
 792:	18 95       	reti

00000794 <__vector_77>:

ISR(TCD0_OVF_vect){
 794:	1f 92       	push	r1
 796:	0f 92       	push	r0
 798:	0f b6       	in	r0, 0x3f	; 63
 79a:	0f 92       	push	r0
 79c:	11 24       	eor	r1, r1
 79e:	0b b6       	in	r0, 0x3b	; 59
 7a0:	0f 92       	push	r0
 7a2:	8f 93       	push	r24
 7a4:	ef 93       	push	r30
 7a6:	ff 93       	push	r31
	PORTB.OUTCLR = PIN0_bm;
 7a8:	81 e0       	ldi	r24, 0x01	; 1
 7aa:	80 93 26 06 	sts	0x0626, r24	; 0x800626 <__TEXT_REGION_LENGTH__+0x700626>
	red_off;
 7ae:	e0 e0       	ldi	r30, 0x00	; 0
 7b0:	fb e0       	ldi	r31, 0x0B	; 11
 7b2:	12 ae       	std	Z+58, r1	; 0x3a
 7b4:	13 ae       	std	Z+59, r1	; 0x3b
	green_off;
 7b6:	10 ae       	std	Z+56, r1	; 0x38
 7b8:	11 ae       	std	Z+57, r1	; 0x39
 7ba:	ff 91       	pop	r31
 7bc:	ef 91       	pop	r30
 7be:	8f 91       	pop	r24
 7c0:	0f 90       	pop	r0
 7c2:	0b be       	out	0x3b, r0	; 59
 7c4:	0f 90       	pop	r0
 7c6:	0f be       	out	0x3f, r0	; 63
 7c8:	0f 90       	pop	r0
 7ca:	1f 90       	pop	r1
 7cc:	18 95       	reti

000007ce <nrfReadRegister>:
 * \brief   Disbale CRC
 */
void nrfDisableCRC( void )
{
  uint8_t config = nrfReadRegister(REG_CONFIG) & ~NRF_CONFIG_EN_CRC_bm;
  nrfWriteRegister( REG_CONFIG, config );
 7ce:	1f 93       	push	r17
 7d0:	cf 93       	push	r28
 7d2:	df 93       	push	r29
 7d4:	c0 ea       	ldi	r28, 0xA0	; 160
 7d6:	d6 e0       	ldi	r29, 0x06	; 6
 7d8:	10 e2       	ldi	r17, 0x20	; 32
 7da:	1e 83       	std	Y+6, r17	; 0x06
 7dc:	8f 71       	andi	r24, 0x1F	; 31
 7de:	0e 94 6b 06 	call	0xcd6	; 0xcd6 <nrfspiTransfer>
 7e2:	8f ef       	ldi	r24, 0xFF	; 255
 7e4:	0e 94 6b 06 	call	0xcd6	; 0xcd6 <nrfspiTransfer>
 7e8:	1d 83       	std	Y+5, r17	; 0x05
 7ea:	df 91       	pop	r29
 7ec:	cf 91       	pop	r28
 7ee:	1f 91       	pop	r17
 7f0:	08 95       	ret

000007f2 <nrfWriteRegisterMulti>:
 7f2:	df 92       	push	r13
 7f4:	ef 92       	push	r14
 7f6:	ff 92       	push	r15
 7f8:	0f 93       	push	r16
 7fa:	1f 93       	push	r17
 7fc:	cf 93       	push	r28
 7fe:	df 93       	push	r29
 800:	7b 01       	movw	r14, r22
 802:	c4 2f       	mov	r28, r20
 804:	90 e2       	ldi	r25, 0x20	; 32
 806:	90 93 a6 06 	sts	0x06A6, r25	; 0x8006a6 <__TEXT_REGION_LENGTH__+0x7006a6>
 80a:	8f 71       	andi	r24, 0x1F	; 31
 80c:	80 62       	ori	r24, 0x20	; 32
 80e:	0e 94 6b 06 	call	0xcd6	; 0xcd6 <nrfspiTransfer>
 812:	d8 2e       	mov	r13, r24
 814:	8f ef       	ldi	r24, 0xFF	; 255
 816:	8c 0f       	add	r24, r28
 818:	cc 23       	and	r28, r28
 81a:	69 f0       	breq	.+26     	; 0x836 <nrfWriteRegisterMulti+0x44>
 81c:	e7 01       	movw	r28, r14
 81e:	08 2f       	mov	r16, r24
 820:	10 e0       	ldi	r17, 0x00	; 0
 822:	0f 5f       	subi	r16, 0xFF	; 255
 824:	1f 4f       	sbci	r17, 0xFF	; 255
 826:	0e 0d       	add	r16, r14
 828:	1f 1d       	adc	r17, r15
 82a:	89 91       	ld	r24, Y+
 82c:	0e 94 6b 06 	call	0xcd6	; 0xcd6 <nrfspiTransfer>
 830:	c0 17       	cp	r28, r16
 832:	d1 07       	cpc	r29, r17
 834:	d1 f7       	brne	.-12     	; 0x82a <nrfWriteRegisterMulti+0x38>
 836:	80 e2       	ldi	r24, 0x20	; 32
 838:	80 93 a5 06 	sts	0x06A5, r24	; 0x8006a5 <__TEXT_REGION_LENGTH__+0x7006a5>
 83c:	8d 2d       	mov	r24, r13
 83e:	df 91       	pop	r29
 840:	cf 91       	pop	r28
 842:	1f 91       	pop	r17
 844:	0f 91       	pop	r16
 846:	ff 90       	pop	r15
 848:	ef 90       	pop	r14
 84a:	df 90       	pop	r13
 84c:	08 95       	ret

0000084e <nrfWriteRegister>:
 84e:	ff 92       	push	r15
 850:	0f 93       	push	r16
 852:	1f 93       	push	r17
 854:	cf 93       	push	r28
 856:	df 93       	push	r29
 858:	f6 2e       	mov	r15, r22
 85a:	c0 ea       	ldi	r28, 0xA0	; 160
 85c:	d6 e0       	ldi	r29, 0x06	; 6
 85e:	10 e2       	ldi	r17, 0x20	; 32
 860:	1e 83       	std	Y+6, r17	; 0x06
 862:	8f 71       	andi	r24, 0x1F	; 31
 864:	80 62       	ori	r24, 0x20	; 32
 866:	0e 94 6b 06 	call	0xcd6	; 0xcd6 <nrfspiTransfer>
 86a:	08 2f       	mov	r16, r24
 86c:	8f 2d       	mov	r24, r15
 86e:	0e 94 6b 06 	call	0xcd6	; 0xcd6 <nrfspiTransfer>
 872:	1d 83       	std	Y+5, r17	; 0x05
 874:	80 2f       	mov	r24, r16
 876:	df 91       	pop	r29
 878:	cf 91       	pop	r28
 87a:	1f 91       	pop	r17
 87c:	0f 91       	pop	r16
 87e:	ff 90       	pop	r15
 880:	08 95       	ret

00000882 <nrfWritePayload>:
 882:	bf 92       	push	r11
 884:	cf 92       	push	r12
 886:	df 92       	push	r13
 888:	ef 92       	push	r14
 88a:	ff 92       	push	r15
 88c:	0f 93       	push	r16
 88e:	1f 93       	push	r17
 890:	cf 93       	push	r28
 892:	df 93       	push	r29
 894:	6c 01       	movw	r12, r24
 896:	84 2f       	mov	r24, r20
 898:	c0 91 11 20 	lds	r28, 0x2011	; 0x802011 <fixed_payload_size>
 89c:	1c 2f       	mov	r17, r28
 89e:	6c 17       	cp	r22, r28
 8a0:	08 f4       	brcc	.+2      	; 0x8a4 <nrfWritePayload+0x22>
 8a2:	16 2f       	mov	r17, r22
 8a4:	90 91 30 20 	lds	r25, 0x2030	; 0x802030 <dynamic_payloads_enabled>
 8a8:	91 11       	cpse	r25, r1
 8aa:	25 c0       	rjmp	.+74     	; 0x8f6 <nrfWritePayload+0x74>
 8ac:	0c 2f       	mov	r16, r28
 8ae:	01 1b       	sub	r16, r17
 8b0:	90 e2       	ldi	r25, 0x20	; 32
 8b2:	90 93 a6 06 	sts	0x06A6, r25	; 0x8006a6 <__TEXT_REGION_LENGTH__+0x7006a6>
 8b6:	0e 94 6b 06 	call	0xcd6	; 0xcd6 <nrfspiTransfer>
 8ba:	b8 2e       	mov	r11, r24
 8bc:	ee 24       	eor	r14, r14
 8be:	ea 94       	dec	r14
 8c0:	e1 0e       	add	r14, r17
 8c2:	11 11       	cpse	r17, r1
 8c4:	02 c0       	rjmp	.+4      	; 0x8ca <nrfWritePayload+0x48>
 8c6:	0e c0       	rjmp	.+28     	; 0x8e4 <nrfWritePayload+0x62>
 8c8:	00 e0       	ldi	r16, 0x00	; 0
 8ca:	e6 01       	movw	r28, r12
 8cc:	f1 2c       	mov	r15, r1
 8ce:	8f ef       	ldi	r24, 0xFF	; 255
 8d0:	e8 1a       	sub	r14, r24
 8d2:	f8 0a       	sbc	r15, r24
 8d4:	ec 0c       	add	r14, r12
 8d6:	fd 1c       	adc	r15, r13
 8d8:	89 91       	ld	r24, Y+
 8da:	0e 94 6b 06 	call	0xcd6	; 0xcd6 <nrfspiTransfer>
 8de:	ec 16       	cp	r14, r28
 8e0:	fd 06       	cpc	r15, r29
 8e2:	d1 f7       	brne	.-12     	; 0x8d8 <nrfWritePayload+0x56>
 8e4:	00 23       	and	r16, r16
 8e6:	91 f0       	breq	.+36     	; 0x90c <nrfWritePayload+0x8a>
 8e8:	c0 2f       	mov	r28, r16
 8ea:	80 e0       	ldi	r24, 0x00	; 0
 8ec:	0e 94 6b 06 	call	0xcd6	; 0xcd6 <nrfspiTransfer>
 8f0:	c1 50       	subi	r28, 0x01	; 1
 8f2:	d9 f7       	brne	.-10     	; 0x8ea <nrfWritePayload+0x68>
 8f4:	0b c0       	rjmp	.+22     	; 0x90c <nrfWritePayload+0x8a>
 8f6:	90 e2       	ldi	r25, 0x20	; 32
 8f8:	90 93 a6 06 	sts	0x06A6, r25	; 0x8006a6 <__TEXT_REGION_LENGTH__+0x7006a6>
 8fc:	0e 94 6b 06 	call	0xcd6	; 0xcd6 <nrfspiTransfer>
 900:	b8 2e       	mov	r11, r24
 902:	ee 24       	eor	r14, r14
 904:	ea 94       	dec	r14
 906:	e1 0e       	add	r14, r17
 908:	11 11       	cpse	r17, r1
 90a:	de cf       	rjmp	.-68     	; 0x8c8 <nrfWritePayload+0x46>
 90c:	80 e2       	ldi	r24, 0x20	; 32
 90e:	80 93 a5 06 	sts	0x06A5, r24	; 0x8006a5 <__TEXT_REGION_LENGTH__+0x7006a5>
 912:	8b 2d       	mov	r24, r11
 914:	df 91       	pop	r29
 916:	cf 91       	pop	r28
 918:	1f 91       	pop	r17
 91a:	0f 91       	pop	r16
 91c:	ff 90       	pop	r15
 91e:	ef 90       	pop	r14
 920:	df 90       	pop	r13
 922:	cf 90       	pop	r12
 924:	bf 90       	pop	r11
 926:	08 95       	ret

00000928 <nrfFlushRx>:
 928:	1f 93       	push	r17
 92a:	cf 93       	push	r28
 92c:	df 93       	push	r29
 92e:	c0 ea       	ldi	r28, 0xA0	; 160
 930:	d6 e0       	ldi	r29, 0x06	; 6
 932:	10 e2       	ldi	r17, 0x20	; 32
 934:	1e 83       	std	Y+6, r17	; 0x06
 936:	82 ee       	ldi	r24, 0xE2	; 226
 938:	0e 94 6b 06 	call	0xcd6	; 0xcd6 <nrfspiTransfer>
 93c:	1d 83       	std	Y+5, r17	; 0x05
 93e:	df 91       	pop	r29
 940:	cf 91       	pop	r28
 942:	1f 91       	pop	r17
 944:	08 95       	ret

00000946 <nrfFlushTx>:
 946:	1f 93       	push	r17
 948:	cf 93       	push	r28
 94a:	df 93       	push	r29
 94c:	c0 ea       	ldi	r28, 0xA0	; 160
 94e:	d6 e0       	ldi	r29, 0x06	; 6
 950:	10 e2       	ldi	r17, 0x20	; 32
 952:	1e 83       	std	Y+6, r17	; 0x06
 954:	81 ee       	ldi	r24, 0xE1	; 225
 956:	0e 94 6b 06 	call	0xcd6	; 0xcd6 <nrfspiTransfer>
 95a:	1d 83       	std	Y+5, r17	; 0x05
 95c:	df 91       	pop	r29
 95e:	cf 91       	pop	r28
 960:	1f 91       	pop	r17
 962:	08 95       	ret

00000964 <nrfStartWrite>:
 964:	0f 93       	push	r16
 966:	1f 93       	push	r17
 968:	cf 93       	push	r28
 96a:	df 93       	push	r29
 96c:	ec 01       	movw	r28, r24
 96e:	16 2f       	mov	r17, r22
 970:	04 2f       	mov	r16, r20
 972:	80 e0       	ldi	r24, 0x00	; 0
 974:	0e 94 e7 03 	call	0x7ce	; 0x7ce <nrfReadRegister>
 978:	81 fd       	sbrc	r24, 1
 97a:	0d c0       	rjmp	.+26     	; 0x996 <nrfStartWrite+0x32>
 97c:	68 2f       	mov	r22, r24
 97e:	6e 7f       	andi	r22, 0xFE	; 254
 980:	62 60       	ori	r22, 0x02	; 2
 982:	80 e0       	ldi	r24, 0x00	; 0
 984:	0e 94 27 04 	call	0x84e	; 0x84e <nrfWriteRegister>
 988:	8f e7       	ldi	r24, 0x7F	; 127
 98a:	9e e3       	ldi	r25, 0x3E	; 62
 98c:	01 97       	sbiw	r24, 0x01	; 1
 98e:	f1 f7       	brne	.-4      	; 0x98c <nrfStartWrite+0x28>
 990:	00 c0       	rjmp	.+0      	; 0x992 <nrfStartWrite+0x2e>
 992:	00 00       	nop
 994:	05 c0       	rjmp	.+10     	; 0x9a0 <nrfStartWrite+0x3c>
 996:	68 2f       	mov	r22, r24
 998:	6e 7f       	andi	r22, 0xFE	; 254
 99a:	80 e0       	ldi	r24, 0x00	; 0
 99c:	0e 94 27 04 	call	0x84e	; 0x84e <nrfWriteRegister>
 9a0:	8f e0       	ldi	r24, 0x0F	; 15
 9a2:	94 e0       	ldi	r25, 0x04	; 4
 9a4:	01 97       	sbiw	r24, 0x01	; 1
 9a6:	f1 f7       	brne	.-4      	; 0x9a4 <nrfStartWrite+0x40>
 9a8:	00 c0       	rjmp	.+0      	; 0x9aa <nrfStartWrite+0x46>
 9aa:	00 00       	nop
 9ac:	40 2f       	mov	r20, r16
 9ae:	61 2f       	mov	r22, r17
 9b0:	ce 01       	movw	r24, r28
 9b2:	0e 94 41 04 	call	0x882	; 0x882 <nrfWritePayload>
 9b6:	e0 ea       	ldi	r30, 0xA0	; 160
 9b8:	f6 e0       	ldi	r31, 0x06	; 6
 9ba:	80 e8       	ldi	r24, 0x80	; 128
 9bc:	85 83       	std	Z+5, r24	; 0x05
 9be:	9a e6       	ldi	r25, 0x6A	; 106
 9c0:	9a 95       	dec	r25
 9c2:	f1 f7       	brne	.-4      	; 0x9c0 <nrfStartWrite+0x5c>
 9c4:	00 c0       	rjmp	.+0      	; 0x9c6 <nrfStartWrite+0x62>
 9c6:	86 83       	std	Z+6, r24	; 0x06
 9c8:	df 91       	pop	r29
 9ca:	cf 91       	pop	r28
 9cc:	1f 91       	pop	r17
 9ce:	0f 91       	pop	r16
 9d0:	08 95       	ret

000009d2 <nrfOpenWritingPipe>:
 9d2:	cf 93       	push	r28
 9d4:	df 93       	push	r29
 9d6:	ec 01       	movw	r28, r24
 9d8:	40 91 10 20 	lds	r20, 0x2010	; 0x802010 <addr_width>
 9dc:	bc 01       	movw	r22, r24
 9de:	8a e0       	ldi	r24, 0x0A	; 10
 9e0:	0e 94 f9 03 	call	0x7f2	; 0x7f2 <nrfWriteRegisterMulti>
 9e4:	40 91 10 20 	lds	r20, 0x2010	; 0x802010 <addr_width>
 9e8:	be 01       	movw	r22, r28
 9ea:	80 e1       	ldi	r24, 0x10	; 16
 9ec:	0e 94 f9 03 	call	0x7f2	; 0x7f2 <nrfWriteRegisterMulti>
 9f0:	60 91 11 20 	lds	r22, 0x2011	; 0x802011 <fixed_payload_size>
 9f4:	60 32       	cpi	r22, 0x20	; 32
 9f6:	20 f4       	brcc	.+8      	; 0xa00 <nrfOpenWritingPipe+0x2e>
 9f8:	81 e1       	ldi	r24, 0x11	; 17
 9fa:	0e 94 27 04 	call	0x84e	; 0x84e <nrfWriteRegister>
 9fe:	04 c0       	rjmp	.+8      	; 0xa08 <nrfOpenWritingPipe+0x36>
 a00:	60 e2       	ldi	r22, 0x20	; 32
 a02:	81 e1       	ldi	r24, 0x11	; 17
 a04:	0e 94 27 04 	call	0x84e	; 0x84e <nrfWriteRegister>
 a08:	df 91       	pop	r29
 a0a:	cf 91       	pop	r28
 a0c:	08 95       	ret

00000a0e <nrfOpenReadingPipe>:
 a0e:	0f 93       	push	r16
 a10:	1f 93       	push	r17
 a12:	cf 93       	push	r28
 a14:	df 93       	push	r29
 a16:	c8 2f       	mov	r28, r24
 a18:	8b 01       	movw	r16, r22
 a1a:	81 11       	cpse	r24, r1
 a1c:	08 c0       	rjmp	.+16     	; 0xa2e <nrfOpenReadingPipe+0x20>
 a1e:	40 91 10 20 	lds	r20, 0x2010	; 0x802010 <addr_width>
 a22:	50 e0       	ldi	r21, 0x00	; 0
 a24:	8b e2       	ldi	r24, 0x2B	; 43
 a26:	90 e2       	ldi	r25, 0x20	; 32
 a28:	0e 94 8c 06 	call	0xd18	; 0xd18 <memcpy>
 a2c:	04 c0       	rjmp	.+8      	; 0xa36 <nrfOpenReadingPipe+0x28>
 a2e:	87 30       	cpi	r24, 0x07	; 7
 a30:	78 f5       	brcc	.+94     	; 0xa90 <nrfOpenReadingPipe+0x82>
 a32:	82 30       	cpi	r24, 0x02	; 2
 a34:	58 f4       	brcc	.+22     	; 0xa4c <nrfOpenReadingPipe+0x3e>
 a36:	ec 2f       	mov	r30, r28
 a38:	f0 e0       	ldi	r31, 0x00	; 0
 a3a:	ec 5d       	subi	r30, 0xDC	; 220
 a3c:	ff 4d       	sbci	r31, 0xDF	; 223
 a3e:	40 91 10 20 	lds	r20, 0x2010	; 0x802010 <addr_width>
 a42:	b8 01       	movw	r22, r16
 a44:	80 81       	ld	r24, Z
 a46:	0e 94 f9 03 	call	0x7f2	; 0x7f2 <nrfWriteRegisterMulti>
 a4a:	08 c0       	rjmp	.+16     	; 0xa5c <nrfOpenReadingPipe+0x4e>
 a4c:	e8 2f       	mov	r30, r24
 a4e:	f0 e0       	ldi	r31, 0x00	; 0
 a50:	ec 5d       	subi	r30, 0xDC	; 220
 a52:	ff 4d       	sbci	r31, 0xDF	; 223
 a54:	41 e0       	ldi	r20, 0x01	; 1
 a56:	80 81       	ld	r24, Z
 a58:	0e 94 f9 03 	call	0x7f2	; 0x7f2 <nrfWriteRegisterMulti>
 a5c:	d0 e0       	ldi	r29, 0x00	; 0
 a5e:	fe 01       	movw	r30, r28
 a60:	e2 5e       	subi	r30, 0xE2	; 226
 a62:	ff 4d       	sbci	r31, 0xDF	; 223
 a64:	60 91 11 20 	lds	r22, 0x2011	; 0x802011 <fixed_payload_size>
 a68:	80 81       	ld	r24, Z
 a6a:	0e 94 27 04 	call	0x84e	; 0x84e <nrfWriteRegister>
 a6e:	82 e0       	ldi	r24, 0x02	; 2
 a70:	0e 94 e7 03 	call	0x7ce	; 0x7ce <nrfReadRegister>
 a74:	c8 5e       	subi	r28, 0xE8	; 232
 a76:	df 4d       	sbci	r29, 0xDF	; 223
 a78:	61 e0       	ldi	r22, 0x01	; 1
 a7a:	70 e0       	ldi	r23, 0x00	; 0
 a7c:	08 80       	ld	r0, Y
 a7e:	02 c0       	rjmp	.+4      	; 0xa84 <nrfOpenReadingPipe+0x76>
 a80:	66 0f       	add	r22, r22
 a82:	77 1f       	adc	r23, r23
 a84:	0a 94       	dec	r0
 a86:	e2 f7       	brpl	.-8      	; 0xa80 <nrfOpenReadingPipe+0x72>
 a88:	68 2b       	or	r22, r24
 a8a:	82 e0       	ldi	r24, 0x02	; 2
 a8c:	0e 94 27 04 	call	0x84e	; 0x84e <nrfWriteRegister>
 a90:	df 91       	pop	r29
 a92:	cf 91       	pop	r28
 a94:	1f 91       	pop	r17
 a96:	0f 91       	pop	r16
 a98:	08 95       	ret

00000a9a <nrfToggleFeatures>:
 a9a:	1f 93       	push	r17
 a9c:	cf 93       	push	r28
 a9e:	df 93       	push	r29
 aa0:	c0 ea       	ldi	r28, 0xA0	; 160
 aa2:	d6 e0       	ldi	r29, 0x06	; 6
 aa4:	10 e2       	ldi	r17, 0x20	; 32
 aa6:	1e 83       	std	Y+6, r17	; 0x06
 aa8:	80 e5       	ldi	r24, 0x50	; 80
 aaa:	0e 94 6b 06 	call	0xcd6	; 0xcd6 <nrfspiTransfer>
 aae:	83 e7       	ldi	r24, 0x73	; 115
 ab0:	0e 94 6b 06 	call	0xcd6	; 0xcd6 <nrfspiTransfer>
 ab4:	1d 83       	std	Y+5, r17	; 0x05
 ab6:	df 91       	pop	r29
 ab8:	cf 91       	pop	r28
 aba:	1f 91       	pop	r17
 abc:	08 95       	ret

00000abe <nrfEnableDynamicPayloads>:
 abe:	8d e1       	ldi	r24, 0x1D	; 29
 ac0:	0e 94 e7 03 	call	0x7ce	; 0x7ce <nrfReadRegister>
 ac4:	68 2f       	mov	r22, r24
 ac6:	64 60       	ori	r22, 0x04	; 4
 ac8:	8d e1       	ldi	r24, 0x1D	; 29
 aca:	0e 94 27 04 	call	0x84e	; 0x84e <nrfWriteRegister>
 ace:	8d e1       	ldi	r24, 0x1D	; 29
 ad0:	0e 94 e7 03 	call	0x7ce	; 0x7ce <nrfReadRegister>
 ad4:	81 11       	cpse	r24, r1
 ad6:	0a c0       	rjmp	.+20     	; 0xaec <nrfEnableDynamicPayloads+0x2e>
 ad8:	0e 94 4d 05 	call	0xa9a	; 0xa9a <nrfToggleFeatures>
 adc:	8d e1       	ldi	r24, 0x1D	; 29
 ade:	0e 94 e7 03 	call	0x7ce	; 0x7ce <nrfReadRegister>
 ae2:	68 2f       	mov	r22, r24
 ae4:	64 60       	ori	r22, 0x04	; 4
 ae6:	8d e1       	ldi	r24, 0x1D	; 29
 ae8:	0e 94 27 04 	call	0x84e	; 0x84e <nrfWriteRegister>
 aec:	8c e1       	ldi	r24, 0x1C	; 28
 aee:	0e 94 e7 03 	call	0x7ce	; 0x7ce <nrfReadRegister>
 af2:	68 2f       	mov	r22, r24
 af4:	6f 63       	ori	r22, 0x3F	; 63
 af6:	8c e1       	ldi	r24, 0x1C	; 28
 af8:	0e 94 27 04 	call	0x84e	; 0x84e <nrfWriteRegister>
 afc:	81 e0       	ldi	r24, 0x01	; 1
 afe:	80 93 30 20 	sts	0x2030, r24	; 0x802030 <dynamic_payloads_enabled>
 b02:	08 95       	ret

00000b04 <nrfSetChannel>:
 b04:	88 23       	and	r24, r24
 b06:	2c f0       	brlt	.+10     	; 0xb12 <nrfSetChannel+0xe>
 b08:	68 2f       	mov	r22, r24
 b0a:	85 e0       	ldi	r24, 0x05	; 5
 b0c:	0e 94 27 04 	call	0x84e	; 0x84e <nrfWriteRegister>
 b10:	08 95       	ret
 b12:	6f e7       	ldi	r22, 0x7F	; 127
 b14:	85 e0       	ldi	r24, 0x05	; 5
 b16:	0e 94 27 04 	call	0x84e	; 0x84e <nrfWriteRegister>
 b1a:	08 95       	ret

00000b1c <nrfSetAutoAck>:
 b1c:	88 23       	and	r24, r24
 b1e:	29 f0       	breq	.+10     	; 0xb2a <nrfSetAutoAck+0xe>
 b20:	6f e3       	ldi	r22, 0x3F	; 63
 b22:	81 e0       	ldi	r24, 0x01	; 1
 b24:	0e 94 27 04 	call	0x84e	; 0x84e <nrfWriteRegister>
 b28:	08 95       	ret
 b2a:	60 e0       	ldi	r22, 0x00	; 0
 b2c:	81 e0       	ldi	r24, 0x01	; 1
 b2e:	0e 94 27 04 	call	0x84e	; 0x84e <nrfWriteRegister>
 b32:	08 95       	ret

00000b34 <nrfSetPALevel>:
 b34:	cf 93       	push	r28
 b36:	c8 2f       	mov	r28, r24
 b38:	86 e0       	ldi	r24, 0x06	; 6
 b3a:	0e 94 e7 03 	call	0x7ce	; 0x7ce <nrfReadRegister>
 b3e:	89 7f       	andi	r24, 0xF9	; 249
 b40:	c6 70       	andi	r28, 0x06	; 6
 b42:	68 2f       	mov	r22, r24
 b44:	6c 2b       	or	r22, r28
 b46:	86 e0       	ldi	r24, 0x06	; 6
 b48:	0e 94 27 04 	call	0x84e	; 0x84e <nrfWriteRegister>
 b4c:	cf 91       	pop	r28
 b4e:	08 95       	ret

00000b50 <nrfSetDataRate>:
 b50:	cf 93       	push	r28
 b52:	c8 2f       	mov	r28, r24
 b54:	86 e0       	ldi	r24, 0x06	; 6
 b56:	0e 94 e7 03 	call	0x7ce	; 0x7ce <nrfReadRegister>
 b5a:	87 7d       	andi	r24, 0xD7	; 215
 b5c:	9c 2f       	mov	r25, r28
 b5e:	98 72       	andi	r25, 0x28	; 40
 b60:	68 2f       	mov	r22, r24
 b62:	69 2b       	or	r22, r25
 b64:	86 e0       	ldi	r24, 0x06	; 6
 b66:	0e 94 27 04 	call	0x84e	; 0x84e <nrfWriteRegister>
 b6a:	86 e0       	ldi	r24, 0x06	; 6
 b6c:	0e 94 e7 03 	call	0x7ce	; 0x7ce <nrfReadRegister>
 b70:	91 e0       	ldi	r25, 0x01	; 1
 b72:	c8 13       	cpse	r28, r24
 b74:	90 e0       	ldi	r25, 0x00	; 0
 b76:	89 2f       	mov	r24, r25
 b78:	cf 91       	pop	r28
 b7a:	08 95       	ret

00000b7c <nrfSetCRCLength>:
 b7c:	cf 93       	push	r28
 b7e:	c8 2f       	mov	r28, r24
 b80:	80 e0       	ldi	r24, 0x00	; 0
 b82:	0e 94 e7 03 	call	0x7ce	; 0x7ce <nrfReadRegister>
 b86:	83 7f       	andi	r24, 0xF3	; 243
 b88:	cc 70       	andi	r28, 0x0C	; 12
 b8a:	68 2f       	mov	r22, r24
 b8c:	6c 2b       	or	r22, r28
 b8e:	80 e0       	ldi	r24, 0x00	; 0
 b90:	0e 94 27 04 	call	0x84e	; 0x84e <nrfWriteRegister>
 b94:	cf 91       	pop	r28
 b96:	08 95       	ret

00000b98 <nrfSetRetries>:
 * \param   delay   (groupsconfiguration NRF_SETUP_ARD_#US_gc for delay #)
 * \param   retries (groupsconfiguration NRF_SETUP_ARC_#RETRANSMIT_gc for retries #)
 */
void nrfSetRetries(uint8_t delay, uint8_t retries)
{
  nrfWriteRegister(REG_SETUP_RETR, (delay|retries));
 b98:	68 2b       	or	r22, r24
 b9a:	84 e0       	ldi	r24, 0x04	; 4
 b9c:	0e 94 27 04 	call	0x84e	; 0x84e <nrfWriteRegister>
 ba0:	08 95       	ret

00000ba2 <nrfGetMaxTimeout>:
 *
 * @return  maximum timeout in us
 */

uint16_t nrfGetMaxTimeout(void){
  uint8_t retries = nrfReadRegister(REG_SETUP_RETR);
 ba2:	84 e0       	ldi	r24, 0x04	; 4
 ba4:	0e 94 e7 03 	call	0x7ce	; 0x7ce <nrfReadRegister>
  uint8_t delay   = (retries & NRF_SETUP_ARD_gm) >> NRF_SETUP_ARD_gp;
  uint8_t count   = (retries & NRF_SETUP_ARC_gm) >> NRF_SETUP_ARC_gp;

  uint16_t to = 250 * (delay + 1) * (count + 1);

  return to ;
 ba8:	28 2f       	mov	r18, r24
 baa:	22 95       	swap	r18
 bac:	2f 70       	andi	r18, 0x0F	; 15
 bae:	30 e0       	ldi	r19, 0x00	; 0
 bb0:	2f 5f       	subi	r18, 0xFF	; 255
 bb2:	3f 4f       	sbci	r19, 0xFF	; 255
 bb4:	9a ef       	ldi	r25, 0xFA	; 250
 bb6:	92 9f       	mul	r25, r18
 bb8:	a0 01       	movw	r20, r0
 bba:	93 9f       	mul	r25, r19
 bbc:	50 0d       	add	r21, r0
 bbe:	11 24       	eor	r1, r1
 bc0:	8f 70       	andi	r24, 0x0F	; 15
 bc2:	90 e0       	ldi	r25, 0x00	; 0
 bc4:	01 96       	adiw	r24, 0x01	; 1
}
 bc6:	9c 01       	movw	r18, r24
 bc8:	42 9f       	mul	r20, r18
 bca:	c0 01       	movw	r24, r0
 bcc:	43 9f       	mul	r20, r19
 bce:	90 0d       	add	r25, r0
 bd0:	52 9f       	mul	r21, r18
 bd2:	90 0d       	add	r25, r0
 bd4:	11 24       	eor	r1, r1
 bd6:	08 95       	ret

00000bd8 <nrfWaitForAck>:
// from Wouter + nrfGetMaxTimeout()
// TODO?  iAckTimer zou ook een globale waarde kunnen zijn,
//        die bij init bepaald of bij setRetries gezet wordt
//        is nrfFlushRx nodig ??
uint8_t nrfWaitForAck(void)
{
 bd8:	cf 93       	push	r28
 bda:	df 93       	push	r29
  uint16_t iAckTimer;  // Time-out
  uint8_t  iIRQ = 0;
  uint8_t  iSucces = 0;

  iAckTimer = nrfGetMaxTimeout() / 100;
 bdc:	0e 94 d1 05 	call	0xba2	; 0xba2 <nrfGetMaxTimeout>
 be0:	9c 01       	movw	r18, r24
 be2:	36 95       	lsr	r19
 be4:	27 95       	ror	r18
 be6:	36 95       	lsr	r19
 be8:	27 95       	ror	r18
 bea:	ab e7       	ldi	r26, 0x7B	; 123
 bec:	b4 e1       	ldi	r27, 0x14	; 20
 bee:	0e 94 7d 06 	call	0xcfa	; 0xcfa <__umulhisi3>
 bf2:	ec 01       	movw	r28, r24
 bf4:	d6 95       	lsr	r29
 bf6:	c7 95       	ror	r28
  while (!iIRQ && iAckTimer) {   // Interrupt on TX complete, Maximum retransmits reached, or timer expired
 bf8:	20 97       	sbiw	r28, 0x00	; 0
 bfa:	71 f0       	breq	.+28     	; 0xc18 <nrfWaitForAck+0x40>
    iIRQ = nrfReadRegister(REG_STATUS) & (NRF_STATUS_TX_DS_bm|NRF_STATUS_MAX_RT_bm);
 bfc:	87 e0       	ldi	r24, 0x07	; 7
 bfe:	0e 94 e7 03 	call	0x7ce	; 0x7ce <nrfReadRegister>
    iAckTimer--;
 c02:	21 97       	sbiw	r28, 0x01	; 1
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 c04:	ef e1       	ldi	r30, 0x1F	; 31
 c06:	f3 e0       	ldi	r31, 0x03	; 3
 c08:	31 97       	sbiw	r30, 0x01	; 1
 c0a:	f1 f7       	brne	.-4      	; 0xc08 <nrfWaitForAck+0x30>
 c0c:	00 c0       	rjmp	.+0      	; 0xc0e <nrfWaitForAck+0x36>
 c0e:	00 00       	nop
  uint16_t iAckTimer;  // Time-out
  uint8_t  iIRQ = 0;
  uint8_t  iSucces = 0;

  iAckTimer = nrfGetMaxTimeout() / 100;
  while (!iIRQ && iAckTimer) {   // Interrupt on TX complete, Maximum retransmits reached, or timer expired
 c10:	80 73       	andi	r24, 0x30	; 48
 c12:	11 f4       	brne	.+4      	; 0xc18 <nrfWaitForAck+0x40>
 c14:	20 97       	sbiw	r28, 0x00	; 0
 c16:	91 f7       	brne	.-28     	; 0xbfc <nrfWaitForAck+0x24>
    iIRQ = nrfReadRegister(REG_STATUS) & (NRF_STATUS_TX_DS_bm|NRF_STATUS_MAX_RT_bm);
    iAckTimer--;
    _delay_us(100);
  }
  iSucces = nrfReadRegister(REG_STATUS) & NRF_STATUS_TX_DS_bm;
 c18:	87 e0       	ldi	r24, 0x07	; 7
 c1a:	0e 94 e7 03 	call	0x7ce	; 0x7ce <nrfReadRegister>
 c1e:	c8 2f       	mov	r28, r24

  nrfFlushRx();       // ??
 c20:	0e 94 94 04 	call	0x928	; 0x928 <nrfFlushRx>
  nrfFlushTx();       // Flush TX FIFO because of MAX_RT
 c24:	0e 94 a3 04 	call	0x946	; 0x946 <nrfFlushTx>
  nrfWriteRegister(REG_STATUS, NRF_STATUS_RX_DR_bm|NRF_STATUS_TX_DS_bm|NRF_STATUS_MAX_RT_bm);
 c28:	60 e7       	ldi	r22, 0x70	; 112
 c2a:	87 e0       	ldi	r24, 0x07	; 7
 c2c:	0e 94 27 04 	call	0x84e	; 0x84e <nrfWriteRegister>

  return(iSucces);    // Returns 32 on ACK received, 0 on time out
}
 c30:	8c 2f       	mov	r24, r28
 c32:	80 72       	andi	r24, 0x20	; 32
 c34:	df 91       	pop	r29
 c36:	cf 91       	pop	r28
 c38:	08 95       	ret

00000c3a <nrfWrite>:
uint8_t nrfWrite( uint8_t* buf, uint8_t len)
{
  uint8_t iReturn;

  //nrfStartWrite(buf, len, NRF_W_TX_PAYLOAD_NO_ACK);
  nrfStartWrite(buf, len, NRF_W_TX_PAYLOAD);
 c3a:	40 ea       	ldi	r20, 0xA0	; 160
 c3c:	0e 94 b2 04 	call	0x964	; 0x964 <nrfStartWrite>

  iReturn = nrfWaitForAck();  // Wait until packet ACK is received or timed out
 c40:	0e 94 ec 05 	call	0xbd8	; 0xbd8 <nrfWaitForAck>

  return(iReturn);            // Returns 32 on ACK received, 0 on time out
}
 c44:	08 95       	ret

00000c46 <nrfClearInterruptBits>:
 * \brief   Clear Interrupt Bits
 *
 */
void nrfClearInterruptBits(void)
{
  nrfWriteRegister(REG_STATUS, NRF_STATUS_RX_DR_bm | NRF_STATUS_TX_DS_bm | NRF_STATUS_MAX_RT_bm );
 c46:	60 e7       	ldi	r22, 0x70	; 112
 c48:	87 e0       	ldi	r24, 0x07	; 7
 c4a:	0e 94 27 04 	call	0x84e	; 0x84e <nrfWriteRegister>
 c4e:	08 95       	ret

00000c50 <nrfBegin>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 c50:	8f e3       	ldi	r24, 0x3F	; 63
 c52:	9c e9       	ldi	r25, 0x9C	; 156
 c54:	01 97       	sbiw	r24, 0x01	; 1
 c56:	f1 f7       	brne	.-4      	; 0xc54 <nrfBegin+0x4>
 c58:	00 c0       	rjmp	.+0      	; 0xc5a <nrfBegin+0xa>
 c5a:	00 00       	nop
 * \param   delay   (groupsconfiguration NRF_SETUP_ARD_#US_gc for delay #)
 * \param   retries (groupsconfiguration NRF_SETUP_ARC_#RETRANSMIT_gc for retries #)
 */
void nrfSetRetries(uint8_t delay, uint8_t retries)
{
  nrfWriteRegister(REG_SETUP_RETR, (delay|retries));
 c5c:	6f e5       	ldi	r22, 0x5F	; 95
 c5e:	84 e0       	ldi	r24, 0x04	; 4
 c60:	0e 94 27 04 	call	0x84e	; 0x84e <nrfWriteRegister>
  // sizes must never be used. See documentation for a more complete explanation.
  //  nrfWriteRegister(REG_SETUP_RETR, NRF_SETUP_ARD_1500US_gc | NRF_SETUP_ARC_15RETRANSMIT_gc );
  nrfSetRetries(NRF_SETUP_ARD_1500US_gc, NRF_SETUP_ARC_15RETRANSMIT_gc);

  // Restore our default PA level
  nrfSetPALevel( NRF_RF_SETUP_PWR_0DBM_gc ) ;
 c64:	86 e0       	ldi	r24, 0x06	; 6
 c66:	0e 94 9a 05 	call	0xb34	; 0xb34 <nrfSetPALevel>

  // Determine if this is a p or non-p RF24 module and then
  // reset our data rate back to default value. This works
  // because a non-P variant won't allow the data rate to
  // be set to 250Kbps.
  if( nrfSetDataRate( NRF_RF_SETUP_RF_DR_250K_gc ) )
 c6a:	80 e2       	ldi	r24, 0x20	; 32
 c6c:	0e 94 a8 05 	call	0xb50	; 0xb50 <nrfSetDataRate>
 c70:	88 23       	and	r24, r24
 c72:	19 f0       	breq	.+6      	; 0xc7a <nrfBegin+0x2a>
  {
    p_variant = 1 ;
 c74:	81 e0       	ldi	r24, 0x01	; 1
 c76:	80 93 12 20 	sts	0x2012, r24	; 0x802012 <p_variant>
  }

  // Then set the data rate to the slowest (and most reliable) speed supported by all
  // hardware.
  nrfSetDataRate( NRF_RF_SETUP_RF_DR_1M_gc );
 c7a:	80 e0       	ldi	r24, 0x00	; 0
 c7c:	0e 94 a8 05 	call	0xb50	; 0xb50 <nrfSetDataRate>

  // Initialize CRC and request 2-byte (16bit) CRC
  nrfSetCRCLength( NRF_CONFIG_CRC_16_gc ) ;
 c80:	8c e0       	ldi	r24, 0x0C	; 12
 c82:	0e 94 be 05 	call	0xb7c	; 0xb7c <nrfSetCRCLength>

  // Disable dynamic payloads, to match dynamic_payloads_enabled setting
  nrfWriteRegister(REG_DYNPD, 0);
 c86:	60 e0       	ldi	r22, 0x00	; 0
 c88:	8c e1       	ldi	r24, 0x1C	; 28
 c8a:	0e 94 27 04 	call	0x84e	; 0x84e <nrfWriteRegister>

  // Set up default configuration.  Callers can always change it later.
  // This channel should be universally safe and not bleed over into adjacent
  // spectrum.
  nrfSetChannel(76);
 c8e:	8c e4       	ldi	r24, 0x4C	; 76
 c90:	0e 94 82 05 	call	0xb04	; 0xb04 <nrfSetChannel>

  // Reset current status
  // Notice reset and flush is the last thing we do
  nrfClearInterruptBits();
 c94:	0e 94 23 06 	call	0xc46	; 0xc46 <nrfClearInterruptBits>
  nrfFlushRx();
 c98:	0e 94 94 04 	call	0x928	; 0x928 <nrfFlushRx>
  nrfFlushTx();
 c9c:	0e 94 a3 04 	call	0x946	; 0x946 <nrfFlushTx>
 ca0:	08 95       	ret

00000ca2 <nrfspiInit>:
 *  \return void
 */

void nrfspiInit(void)
{
  PORTC.DIRSET = PIN3_bm;  // MOSI
 ca2:	e0 e4       	ldi	r30, 0x40	; 64
 ca4:	f6 e0       	ldi	r31, 0x06	; 6
 ca6:	88 e0       	ldi	r24, 0x08	; 8
 ca8:	81 83       	std	Z+1, r24	; 0x01
  PORTC.DIRCLR = PIN2_bm;  // MISO
 caa:	84 e0       	ldi	r24, 0x04	; 4
 cac:	82 83       	std	Z+2, r24	; 0x02
  PORTC.DIRSET = PIN1_bm;  // SCK
 cae:	82 e0       	ldi	r24, 0x02	; 2
 cb0:	81 83       	std	Z+1, r24	; 0x01
  PORTF.DIRSET = PIN5_bm;  // CSN
 cb2:	e0 ea       	ldi	r30, 0xA0	; 160
 cb4:	f6 e0       	ldi	r31, 0x06	; 6
 cb6:	80 e2       	ldi	r24, 0x20	; 32
 cb8:	81 83       	std	Z+1, r24	; 0x01
  PORTF.DIRCLR = PIN6_bm;  // IRQ
 cba:	80 e4       	ldi	r24, 0x40	; 64
 cbc:	82 83       	std	Z+2, r24	; 0x02
  PORTF.DIRSET = PIN7_bm;  // CE
 cbe:	80 e8       	ldi	r24, 0x80	; 128
 cc0:	81 83       	std	Z+1, r24	; 0x01

  USARTC0.CTRLB = USART_TXEN_bm | USART_RXEN_bm;
 cc2:	e0 ea       	ldi	r30, 0xA0	; 160
 cc4:	f8 e0       	ldi	r31, 0x08	; 8
 cc6:	88 e1       	ldi	r24, 0x18	; 24
 cc8:	84 83       	std	Z+4, r24	; 0x04
  USARTC0.CTRLC = USART_CMODE_MSPI_gc;
 cca:	80 ec       	ldi	r24, 0xC0	; 192
 ccc:	85 83       	std	Z+5, r24	; 0x05

  USARTC0.BAUDCTRLB = 0;
 cce:	17 82       	std	Z+7, r1	; 0x07
  USARTC0.BAUDCTRLA = 1;   // F_CPU/(2*(BSEL+1))  is 8MHz on 32MHz CPU
 cd0:	81 e0       	ldi	r24, 0x01	; 1
 cd2:	86 83       	std	Z+6, r24	; 0x06
 cd4:	08 95       	ret

00000cd6 <nrfspiTransfer>:
 *
 *  \return  Data received from slave (status of the nrf24L01p)
 */
uint8_t nrfspiTransfer(uint8_t iData)
{
  USARTC0.DATA = iData;
 cd6:	80 93 a0 08 	sts	0x08A0, r24	; 0x8008a0 <__TEXT_REGION_LENGTH__+0x7008a0>
  while( !(USARTC0.STATUS & USART_TXCIF_bm) );
 cda:	e0 ea       	ldi	r30, 0xA0	; 160
 cdc:	f8 e0       	ldi	r31, 0x08	; 8
 cde:	81 81       	ldd	r24, Z+1	; 0x01
 ce0:	86 ff       	sbrs	r24, 6
 ce2:	fd cf       	rjmp	.-6      	; 0xcde <nrfspiTransfer+0x8>
  USARTC0.STATUS |= USART_TXCIF_bm;
 ce4:	e0 ea       	ldi	r30, 0xA0	; 160
 ce6:	f8 e0       	ldi	r31, 0x08	; 8
 ce8:	81 81       	ldd	r24, Z+1	; 0x01
 cea:	80 64       	ori	r24, 0x40	; 64
 cec:	81 83       	std	Z+1, r24	; 0x01

  return USARTC0.DATA;
 cee:	80 81       	ld	r24, Z
}
 cf0:	08 95       	ret

00000cf2 <init_sleep>:

#include "sleep.h"
#include <avr/sleep.h>

void init_sleep(void){
	SLEEP.CTRL = SLEEP_SMODE_PDOWN_gc;
 cf2:	84 e0       	ldi	r24, 0x04	; 4
 cf4:	80 93 48 00 	sts	0x0048, r24	; 0x800048 <__TEXT_REGION_LENGTH__+0x700048>
 cf8:	08 95       	ret

00000cfa <__umulhisi3>:
 cfa:	a2 9f       	mul	r26, r18
 cfc:	b0 01       	movw	r22, r0
 cfe:	b3 9f       	mul	r27, r19
 d00:	c0 01       	movw	r24, r0
 d02:	a3 9f       	mul	r26, r19
 d04:	70 0d       	add	r23, r0
 d06:	81 1d       	adc	r24, r1
 d08:	11 24       	eor	r1, r1
 d0a:	91 1d       	adc	r25, r1
 d0c:	b2 9f       	mul	r27, r18
 d0e:	70 0d       	add	r23, r0
 d10:	81 1d       	adc	r24, r1
 d12:	11 24       	eor	r1, r1
 d14:	91 1d       	adc	r25, r1
 d16:	08 95       	ret

00000d18 <memcpy>:
 d18:	fb 01       	movw	r30, r22
 d1a:	dc 01       	movw	r26, r24
 d1c:	02 c0       	rjmp	.+4      	; 0xd22 <memcpy+0xa>
 d1e:	01 90       	ld	r0, Z+
 d20:	0d 92       	st	X+, r0
 d22:	41 50       	subi	r20, 0x01	; 1
 d24:	50 40       	sbci	r21, 0x00	; 0
 d26:	d8 f7       	brcc	.-10     	; 0xd1e <memcpy+0x6>
 d28:	08 95       	ret

00000d2a <_exit>:
 d2a:	f8 94       	cli

00000d2c <__stop_program>:
 d2c:	ff cf       	rjmp	.-2      	; 0xd2c <__stop_program>
