Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_pri_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/raminfr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module raminfr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_pri_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_tfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_rfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_msel
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_sync_flops.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_sync_flops
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wishbone_bus_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wishbone_bus_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/parallel2serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel2serial
WARNING: [VRFC 10-756] identifier DATA_BITS is used before its declaration [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/parallel2serial.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_debug_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_debug_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_slave_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_master_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_master_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_rf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_sram
WARNING: [VRFC 10-756] identifier ADDR_BITS is used before its declaration [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_sram.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
WARNING: [VRFC 10-756] identifier WB_ADDR_BITS is used before its declaration [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:7]
WARNING: [VRFC 10-756] identifier WORD_BYTES is used before its declaration [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:8]
WARNING: [VRFC 10-756] identifier WORD_BITS is used before its declaration [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:10]
WARNING: [VRFC 10-756] identifier WORD_BITS is used before its declaration [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module styxcpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/board_disp_sword.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module board_disp_sword
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module styxcpu_soc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVA/styxfpga/styx_uvga/styx_uvga.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
