-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.3d/815731 Production Release                     
-- Build Date:               Wed Apr 24 14:54:19 PDT 2019                        
                                                                                 
-- Generated by:             695r48@ecegrid-thin4.ecn.purdue.edu                 
-- Generated date:           Wed Nov 10 15:46:45 EST 2021                        

Solution Settings: fir.v4
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/fir_inc.h
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/fir.cpp
      $PROJECT_HOME/fir_inc.h
        $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /fir/core                          42      50         51           65  0          
    Design Total:                      42      50         51           65  0          
    
  Bill Of Materials (Datapath)
    Component Name                    Area Score Area(DSP) Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------- ---------- --------- ---------- ----- ---------- -----------
    [Lib: Altera_M10K]                                                                             
    M10K_DP(4,16,5,32,32,16)               0.000     0.000      0.000 2.500          0           1 
    M10K_DP_rwport(4,16,5,32,32,16)        0.000     0.000      0.000 2.500          2           0 
    [Lib: ccs_ioport]                                                                              
    ccs_in(2,16)                           0.000     0.000      0.000 0.000          1           1 
    ccs_out(3,16)                          0.000     0.000      0.000 0.000          1           1 
    [Lib: mgc_Altera-Cyclone-V-6_beh]                                                              
    mgc_add(3,0,2,1,4)                     3.500     0.000      3.500 1.474          1           0 
    mgc_add(30,0,30,0,30)                 17.000     0.000     17.000 2.548          4           4 
    mgc_add(5,0,1,0,5)                     4.500     0.000      4.500 1.642          0           1 
    mgc_add(5,0,1,1,5)                     4.500     0.000      4.500 1.642          4           3 
    mgc_add(5,0,2,1,5)                     4.500     0.000      4.500 1.652          1           0 
    mgc_and(1,2)                           0.354     0.000      0.354 1.279          0           5 
    mgc_and(1,3)                           0.559     0.000      0.559 1.279          0           7 
    mgc_and(1,4)                           0.764     0.000      0.764 1.279          0           8 
    mgc_and(16,2)                          5.670     0.000      5.670 1.279          0           1 
    mgc_and(3,2)                           1.063     0.000      1.063 1.279          0           1 
    mgc_and(30,2)                         10.631     0.000     10.631 1.279          0           1 
    mgc_and(5,2)                           1.772     0.000      1.772 1.279          1           1 
    mgc_mul(16,1,16,1,30)                310.000     1.000      0.000 4.600          1           3 
    mgc_mux(1,1,2)                         0.508     0.000      0.508 1.312          0           1 
    mgc_mux(16,1,2)                        8.135     0.000      8.135 1.312          0           1 
    mgc_mux(16,3,8)                       39.806     0.000     39.806 2.078          4           2 
    mgc_mux(30,1,2)                       15.254     0.000     15.254 1.312          0           2 
    mgc_mux(5,1,2)                         2.542     0.000      2.542 1.312          0           3 
    mgc_mux1hot(16,10)                    61.552     0.000     61.552 2.332          0           1 
    mgc_mux1hot(16,9)                     54.776     0.000     54.776 2.258          0           1 
    mgc_mux1hot(5,3)                       4.413     0.000      4.413 1.485          0           2 
    mgc_mux1hot(5,4)                       6.531     0.000      6.531 1.687          0           1 
    mgc_nand(1,5)                          0.969     0.000      0.969 1.279          0           1 
    mgc_nor(1,2)                           0.354     0.000      0.354 1.268          0           4 
    mgc_nor(1,3)                           0.559     0.000      0.559 1.268          0           2 
    mgc_nor(1,4)                           0.764     0.000      0.764 1.268          0           1 
    mgc_nor(1,5)                           0.969     0.000      0.969 1.268          0           5 
    mgc_not(1)                             0.000     0.000      0.000 0.000          0          17 
    mgc_or(1,2)                            0.354     0.000      0.354 1.268          0           6 
    mgc_or(1,3)                            0.559     0.000      0.559 1.268          0           1 
    mgc_or(1,4)                            0.764     0.000      0.764 1.268          0           1 
    mgc_or(1,5)                            0.969     0.000      0.969 1.268          0           1 
    mgc_or(1,6)                            1.174     0.000      1.174 1.487          0           1 
    mgc_or(5,2)                            1.772     0.000      1.772 1.268          4           4 
    mgc_reg_pos(1,0,0,1,1,0,0)             0.000     0.000      0.000 0.000          0           3 
    mgc_reg_pos(16,0,0,1,1,0,0)            0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(16,0,0,1,1,1,1)            0.000     0.000      0.000 0.000          0           4 
    mgc_reg_pos(3,0,0,1,1,0,0)             0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(30,0,0,1,1,0,0)            0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(30,0,0,1,1,1,1)            0.000     0.000      0.000 0.000          0           2 
    mgc_reg_pos(4,0,0,1,1,1,1)             0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(5,0,0,1,1,0,0)             0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(5,0,0,1,1,1,1)             0.000     0.000      0.000 0.000          0           2 
    [Lib: mgc_ioport]                                                                              
    mgc_in_wire(1,512)                     0.000     0.000      0.000 0.000          1           1 
    mgc_io_sync(0)                         0.000     0.000      0.000 0.000          3           3 
                                                                                                   
    TOTAL AREA (After Assignment):      1326.805     3.000    397.000                              
    
  C++ to RTL Interface Mappings
    C++ Field      RTL Range           RTL Range Expression             Expression Limits 
    -------------- ------------------- -------------------------------- -----------------
    /fir/coeffs[M] coeffs_rsc_z[511:0] coeffs_rsc_z[(M)*16+16-1:(M)*16] M<32              
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:    572.1          1636.1          1326.8        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:            572.1 (100%)   1636.1 (100%)   1326.8 (100%) 
      MUX:               159.2  (28%)    244.9  (15%)    258.1  (19%) 
      FUNC:              404.0  (71%)   1338.5  (82%)   1016.0  (77%) 
      LOGIC:               8.9   (2%)     52.7   (3%)     52.7   (4%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             0.0             0.0        
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             0.0             0.0        
                                                                      
    
  Register-to-Variable Mappings
    Register                          Size(bits) Gated Register CG Opt Done Variables                                             
    --------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    MAC-2:mul.itm                             30         Y           Y      MAC-2:mul.itm                                         
                                                                            MAC:acc#4.itm                                         
    MAC-3:mul.itm                             30                            MAC-3:mul.itm                                         
                                                                            MAC:acc#3.itm                                         
    acc(32:3)#1.sva                           30         Y           Y      acc(32:3)#1.sva                                       
    MAC:mux#4.itm                             16         Y           Y      MAC:mux#4.itm                                         
    MAC:mux#5.itm                             16         Y           Y      MAC:mux#5.itm                                         
                                                                            MAC:slc(regs:rsci.qa_d)(31-16).itm                    
    MAC:mux.itm                               16         Y           Y      MAC:mux.itm                                           
    MAC:slc(regs:rsci.qa_d)(15-0).itm         16                            MAC:slc(regs:rsci.qa_d)(15-0).itm                     
                                                                            MAC:slc(regs:rsci.qa_d)(31-16)#1.itm                  
                                                                            MAC:mux#6.itm                                         
    out1:rsci.idat                            16         Y           Y      out1:rsci.idat                                        
    regs:acc.itm                               5         Y           Y      regs:acc.itm                                          
                                                                            regs:vinit.ndx(4:0).sva                               
                                                                            rptr(4:0).sva                                         
    wptr(4:0)#1.sva                            5                            wptr(4:0)#1.sva                                       
                                                                            wptr(4:0)#3.lpi#2.dfm                                 
                                                                            MAC:MAC:or#3.itm                                      
    wptr(4:0).sva#1                            5         Y           Y      wptr(4:0).sva#1                                       
    MAC:i(5:2).sva#1                           4         Y           Y      MAC:i(5:2).sva#1                                      
    MAC:i(5:2).sva(2:0)                        3                            MAC:i(5:2).sva(2:0)                                   
    MAC:MAC:nor#5.itm                          1                            MAC:MAC:nor#5.itm                                     
                                                                            nand.itm                                              
    reg(out1:rsc.triosy:obj.ld).cse            1                            reg(out1:rsc.triosy:obj.ld).cse                       
    regs:regs:nor.itm                          1                            regs:regs:nor.itm                                     
                                                                                                                                  
    Total:                                   195            138         138 (Total Gating Ratio: 0.71, CG Opt Gating Ratio: 0.71) 
    
  Timing Report
    Critical Path
      Max Delay:  9.883885000000001
      Slack:      0.11611499999999886
      
      Path                                                    Startpoint                      Endpoint                    Delay  Slack  
      ------------------------------------------------------- ------------------------------- --------------------------- ------ ------
      1                                                       fir:core/reg(wptr(4:0)#1)       fir:core/reg(MAC:MAC:nor#5) 9.8839 0.1161 
                                                                                                                                        
        Instance                                              Component                                                   Delta  Delay  
        --------                                              ---------                                                   -----  -----  
        fir:core/reg(wptr(4:0)#1)                             mgc_reg_pos_5_0_0_1_1_0_0                                   0.0000 0.0000 
        fir:core/wptr(4:0)#1.sva                                                                                          0.0000 0.0000 
        fir:core/MAC-1:else:acc                               mgc_addc_5_0_1_1_5                                          1.6417 1.6417 
        fir:core/MAC-1:else:acc.tmp                                                                                       0.0000 1.6417 
        fir:core/MAC:MAC:or                                   mgc_or_5_2                                                  1.2679 2.9096 
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                                  0.0000 2.9096 
        fir:core/regs:mux1h#5                                 mgc_mux1hot_5_3                                             1.4848 4.3943 
        fir:core/regs:mux1h#5.itm                                                                                         0.0000 4.3943 
        fir:core/MAC-2:else:acc:rg                            mgc_addc_5_0_1_1_5                                          1.6417 6.0360 
        fir:core/z.out#1                                                                                                  0.0000 6.0360 
        fir:core/MAC:MAC:or#1                                 mgc_or_5_2                                                  1.2679 7.3039 
        fir:core/wptr(4:0)#3.lpi#2.dfm:mx0w1                                                                              0.0000 7.3039 
        fir:core/wptr:slc(wptr(4:0)#3.lpi#2.dfm:mx0w1)(4)                                                                 0.0000 7.3039 
        fir:core/wptr:slc(wptr(4:0)#3.lpi#2.dfm:mx0w1)(4).itm                                                             0.0000 7.3039 
        fir:core/MAC:MAC:nor#5                                mgc_nor_1_5                                                 1.2679 8.5718 
        fir:core/MAC:MAC:nor#5.itm#2                                                                                      0.0000 8.5718 
        fir:core/MAC:mux#8                                    mgc_mux_1_1_2                                               1.3121 9.8839 
        fir:core/MAC:mux#8.itm                                                                                            0.0000 9.8839 
        fir:core/reg(MAC:MAC:nor#5)                           mgc_reg_pos_1_0_0_1_1_0_0                                   0.0000 9.8839 
                                                                                                                                        
      2                                                       fir:core/reg(wptr(4:0)#1)       fir:core/reg(MAC:MAC:nor#5) 9.8839 0.1161 
                                                                                                                                        
        Instance                                              Component                                                   Delta  Delay  
        --------                                              ---------                                                   -----  -----  
        fir:core/reg(wptr(4:0)#1)                             mgc_reg_pos_5_0_0_1_1_0_0                                   0.0000 0.0000 
        fir:core/wptr(4:0)#1.sva                                                                                          0.0000 0.0000 
        fir:core/MAC-1:else:acc                               mgc_addc_5_0_1_1_5                                          1.6417 1.6417 
        fir:core/MAC-1:else:acc.tmp                                                                                       0.0000 1.6417 
        fir:core/MAC:MAC:or                                   mgc_or_5_2                                                  1.2679 2.9096 
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                                  0.0000 2.9096 
        fir:core/regs:mux1h#5                                 mgc_mux1hot_5_3                                             1.4848 4.3943 
        fir:core/regs:mux1h#5.itm                                                                                         0.0000 4.3943 
        fir:core/MAC-2:else:acc:rg                            mgc_addc_5_0_1_1_5                                          1.6417 6.0360 
        fir:core/z.out#1                                                                                                  0.0000 6.0360 
        fir:core/MAC:MAC:or#1                                 mgc_or_5_2                                                  1.2679 7.3039 
        fir:core/wptr(4:0)#3.lpi#2.dfm:mx0w1                                                                              0.0000 7.3039 
        fir:core/wptr:slc(wptr(4:0)#3.lpi#2.dfm:mx0w1)(3)                                                                 0.0000 7.3039 
        fir:core/wptr:slc(wptr(4:0)#3.lpi#2.dfm:mx0w1)(3).itm                                                             0.0000 7.3039 
        fir:core/MAC:MAC:nor#5                                mgc_nor_1_5                                                 1.2679 8.5718 
        fir:core/MAC:MAC:nor#5.itm#2                                                                                      0.0000 8.5718 
        fir:core/MAC:mux#8                                    mgc_mux_1_1_2                                               1.3121 9.8839 
        fir:core/MAC:mux#8.itm                                                                                            0.0000 9.8839 
        fir:core/reg(MAC:MAC:nor#5)                           mgc_reg_pos_1_0_0_1_1_0_0                                   0.0000 9.8839 
                                                                                                                                        
      3                                                       fir:core/reg(wptr(4:0)#1)       fir:core/reg(MAC:MAC:nor#5) 9.8839 0.1161 
                                                                                                                                        
        Instance                                              Component                                                   Delta  Delay  
        --------                                              ---------                                                   -----  -----  
        fir:core/reg(wptr(4:0)#1)                             mgc_reg_pos_5_0_0_1_1_0_0                                   0.0000 0.0000 
        fir:core/wptr(4:0)#1.sva                                                                                          0.0000 0.0000 
        fir:core/MAC-1:else:acc                               mgc_addc_5_0_1_1_5                                          1.6417 1.6417 
        fir:core/MAC-1:else:acc.tmp                                                                                       0.0000 1.6417 
        fir:core/MAC:MAC:or                                   mgc_or_5_2                                                  1.2679 2.9096 
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                                  0.0000 2.9096 
        fir:core/regs:mux1h#5                                 mgc_mux1hot_5_3                                             1.4848 4.3943 
        fir:core/regs:mux1h#5.itm                                                                                         0.0000 4.3943 
        fir:core/MAC-2:else:acc:rg                            mgc_addc_5_0_1_1_5                                          1.6417 6.0360 
        fir:core/z.out#1                                                                                                  0.0000 6.0360 
        fir:core/MAC:MAC:or#1                                 mgc_or_5_2                                                  1.2679 7.3039 
        fir:core/wptr(4:0)#3.lpi#2.dfm:mx0w1                                                                              0.0000 7.3039 
        fir:core/wptr:slc(wptr(4:0)#3.lpi#2.dfm:mx0w1)(0)                                                                 0.0000 7.3039 
        fir:core/wptr:slc(wptr(4:0)#3.lpi#2.dfm:mx0w1)(0).itm                                                             0.0000 7.3039 
        fir:core/MAC:MAC:nor#5                                mgc_nor_1_5                                                 1.2679 8.5718 
        fir:core/MAC:MAC:nor#5.itm#2                                                                                      0.0000 8.5718 
        fir:core/MAC:mux#8                                    mgc_mux_1_1_2                                               1.3121 9.8839 
        fir:core/MAC:mux#8.itm                                                                                            0.0000 9.8839 
        fir:core/reg(MAC:MAC:nor#5)                           mgc_reg_pos_1_0_0_1_1_0_0                                   0.0000 9.8839 
                                                                                                                                        
      4                                                       fir:core/reg(wptr(4:0)#1)       fir:core/reg(MAC:MAC:nor#5) 9.8839 0.1161 
                                                                                                                                        
        Instance                                              Component                                                   Delta  Delay  
        --------                                              ---------                                                   -----  -----  
        fir:core/reg(wptr(4:0)#1)                             mgc_reg_pos_5_0_0_1_1_0_0                                   0.0000 0.0000 
        fir:core/wptr(4:0)#1.sva                                                                                          0.0000 0.0000 
        fir:core/MAC-1:else:acc                               mgc_addc_5_0_1_1_5                                          1.6417 1.6417 
        fir:core/MAC-1:else:acc.tmp                                                                                       0.0000 1.6417 
        fir:core/MAC:MAC:or                                   mgc_or_5_2                                                  1.2679 2.9096 
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                                  0.0000 2.9096 
        fir:core/regs:mux1h#5                                 mgc_mux1hot_5_3                                             1.4848 4.3943 
        fir:core/regs:mux1h#5.itm                                                                                         0.0000 4.3943 
        fir:core/MAC-2:else:acc:rg                            mgc_addc_5_0_1_1_5                                          1.6417 6.0360 
        fir:core/z.out#1                                                                                                  0.0000 6.0360 
        fir:core/MAC:MAC:or#1                                 mgc_or_5_2                                                  1.2679 7.3039 
        fir:core/wptr(4:0)#3.lpi#2.dfm:mx0w1                                                                              0.0000 7.3039 
        fir:core/wptr:slc(wptr(4:0)#3.lpi#2.dfm:mx0w1)(2)                                                                 0.0000 7.3039 
        fir:core/wptr:slc(wptr(4:0)#3.lpi#2.dfm:mx0w1)(2).itm                                                             0.0000 7.3039 
        fir:core/MAC:MAC:nor#5                                mgc_nor_1_5                                                 1.2679 8.5718 
        fir:core/MAC:MAC:nor#5.itm#2                                                                                      0.0000 8.5718 
        fir:core/MAC:mux#8                                    mgc_mux_1_1_2                                               1.3121 9.8839 
        fir:core/MAC:mux#8.itm                                                                                            0.0000 9.8839 
        fir:core/reg(MAC:MAC:nor#5)                           mgc_reg_pos_1_0_0_1_1_0_0                                   0.0000 9.8839 
                                                                                                                                        
      5                                                       fir:core/reg(wptr(4:0)#1)       fir:core/reg(MAC:MAC:nor#5) 9.8839 0.1161 
                                                                                                                                        
        Instance                                              Component                                                   Delta  Delay  
        --------                                              ---------                                                   -----  -----  
        fir:core/reg(wptr(4:0)#1)                             mgc_reg_pos_5_0_0_1_1_0_0                                   0.0000 0.0000 
        fir:core/wptr(4:0)#1.sva                                                                                          0.0000 0.0000 
        fir:core/MAC-1:else:acc                               mgc_addc_5_0_1_1_5                                          1.6417 1.6417 
        fir:core/MAC-1:else:acc.tmp                                                                                       0.0000 1.6417 
        fir:core/MAC:MAC:or                                   mgc_or_5_2                                                  1.2679 2.9096 
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                                  0.0000 2.9096 
        fir:core/regs:mux1h#5                                 mgc_mux1hot_5_3                                             1.4848 4.3943 
        fir:core/regs:mux1h#5.itm                                                                                         0.0000 4.3943 
        fir:core/MAC-2:else:acc:rg                            mgc_addc_5_0_1_1_5                                          1.6417 6.0360 
        fir:core/z.out#1                                                                                                  0.0000 6.0360 
        fir:core/MAC:MAC:or#1                                 mgc_or_5_2                                                  1.2679 7.3039 
        fir:core/wptr(4:0)#3.lpi#2.dfm:mx0w1                                                                              0.0000 7.3039 
        fir:core/wptr:slc(wptr(4:0)#3.lpi#2.dfm:mx0w1)(1)                                                                 0.0000 7.3039 
        fir:core/wptr:slc(wptr(4:0)#3.lpi#2.dfm:mx0w1)(1).itm                                                             0.0000 7.3039 
        fir:core/MAC:MAC:nor#5                                mgc_nor_1_5                                                 1.2679 8.5718 
        fir:core/MAC:MAC:nor#5.itm#2                                                                                      0.0000 8.5718 
        fir:core/MAC:mux#8                                    mgc_mux_1_1_2                                               1.3121 9.8839 
        fir:core/MAC:mux#8.itm                                                                                            0.0000 9.8839 
        fir:core/reg(MAC:MAC:nor#5)                           mgc_reg_pos_1_0_0_1_1_0_0                                   0.0000 9.8839 
                                                                                                                                        
      6                                                       fir:core/reg(MAC:mux#5)         fir:core/reg(MAC-2:mul)     9.7726 0.2274 
                                                                                                                                        
        Instance                                              Component                                                   Delta  Delay  
        --------                                              ---------                                                   -----  -----  
        fir:core/reg(MAC:mux#5)                               mgc_reg_pos_16_0_0_1_1_1_1                                  0.0000 0.0000 
        fir:core/MAC:mux#5.itm                                                                                            0.0000 0.0000 
        fir:core/MAC:mux                                      mgc_mux_16_1_2                                              1.3121 1.3121 
        fir:core/MAC:mux.itm#1                                                                                            0.0000 1.3121 
        fir:core/MAC-1:mul:rg                                 mgc_mul_16_1_16_1_30                                        4.6000 5.9121 
        fir:core/z.out#2                                                                                                  0.0000 5.9121 
        fir:core/MAC:acc#4                                    mgc_addc_30_0_30_0_30                                       2.5484 8.4605 
        fir:core/MAC:acc#4.itm                                                                                            0.0000 8.4605 
        fir:core/MAC:MAC:mux#1                                mgc_mux_30_1_2                                              1.3121 9.7726 
        fir:core/MAC:MAC:mux#1.itm                                                                                        0.0000 9.7726 
        fir:core/reg(MAC-2:mul)                               mgc_reg_pos_30_0_0_1_1_1_1                                  0.0000 9.7726 
                                                                                                                                        
      7                                                       fir:core/reg(MAC:mux)           fir:core/reg(MAC-2:mul)     9.7726 0.2274 
                                                                                                                                        
        Instance                                              Component                                                   Delta  Delay  
        --------                                              ---------                                                   -----  -----  
        fir:core/reg(MAC:mux)                                 mgc_reg_pos_16_0_0_1_1_1_1                                  0.0000 0.0000 
        fir:core/MAC:mux.itm                                                                                              0.0000 0.0000 
        fir:core/MAC:mux                                      mgc_mux_16_1_2                                              1.3121 1.3121 
        fir:core/MAC:mux.itm#1                                                                                            0.0000 1.3121 
        fir:core/MAC-1:mul:rg                                 mgc_mul_16_1_16_1_30                                        4.6000 5.9121 
        fir:core/z.out#2                                                                                                  0.0000 5.9121 
        fir:core/MAC:acc#4                                    mgc_addc_30_0_30_0_30                                       2.5484 8.4605 
        fir:core/MAC:acc#4.itm                                                                                            0.0000 8.4605 
        fir:core/MAC:MAC:mux#1                                mgc_mux_30_1_2                                              1.3121 9.7726 
        fir:core/MAC:MAC:mux#1.itm                                                                                        0.0000 9.7726 
        fir:core/reg(MAC-2:mul)                               mgc_reg_pos_30_0_0_1_1_1_1                                  0.0000 9.7726 
                                                                                                                                        
      8                                                       fir:core/fir:core_core:fsm:inst fir:core/reg(MAC-2:mul)     9.7726 0.2274 
                                                                                                                                        
        Instance                                              Component                                                   Delta  Delay  
        --------                                              ---------                                                   -----  -----  
        fir:core/fir:core_core:fsm:inst                       fir:core_core:fsm                                           0.0000 0.0000 
        fir:core/fsm_output                                                                                               0.0000 0.0000 
        fir:core/slc(fsm_output)(8)#1                                                                                     0.0000 0.0000 
        fir:core/slc(fsm_output)(8)#1.itm                                                                                 0.0000 0.0000 
        fir:core/MAC:mux                                      mgc_mux_16_1_2                                              1.3121 1.3121 
        fir:core/MAC:mux.itm#1                                                                                            0.0000 1.3121 
        fir:core/MAC-1:mul:rg                                 mgc_mul_16_1_16_1_30                                        4.6000 5.9121 
        fir:core/z.out#2                                                                                                  0.0000 5.9121 
        fir:core/MAC:acc#4                                    mgc_addc_30_0_30_0_30                                       2.5484 8.4605 
        fir:core/MAC:acc#4.itm                                                                                            0.0000 8.4605 
        fir:core/MAC:MAC:mux#1                                mgc_mux_30_1_2                                              1.3121 9.7726 
        fir:core/MAC:MAC:mux#1.itm                                                                                        0.0000 9.7726 
        fir:core/reg(MAC-2:mul)                               mgc_reg_pos_30_0_0_1_1_1_1                                  0.0000 9.7726 
                                                                                                                                        
      9                                                       fir:core/reg(wptr(4:0)#1)       fir:core/reg(MAC:MAC:nor#5) 9.5101 0.4899 
                                                                                                                                        
        Instance                                              Component                                                   Delta  Delay  
        --------                                              ---------                                                   -----  -----  
        fir:core/reg(wptr(4:0)#1)                             mgc_reg_pos_5_0_0_1_1_0_0                                   0.0000 0.0000 
        fir:core/wptr(4:0)#1.sva                                                                                          0.0000 0.0000 
        fir:core/wptr:slc(wptr(4:0)#1.sva)(4)                                                                             0.0000 0.0000 
        fir:core/wptr:slc(wptr(4:0)#1.sva)(4).itm                                                                         0.0000 0.0000 
        fir:core/MAC:MAC:nor                                  mgc_nor_1_5                                                 1.2679 1.2679 
        fir:core/MAC:MAC:nor.itm                                                                                          0.0000 1.2679 
        fir:core/MAC:exs                                                                                                  0.0000 1.2679 
        fir:core/MAC:exs.itm                                                                                              0.0000 1.2679 
        fir:core/MAC:MAC:or                                   mgc_or_5_2                                                  1.2679 2.5358 
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                                  0.0000 2.5358 
        fir:core/regs:mux1h#5                                 mgc_mux1hot_5_3                                             1.4848 4.0206 
        fir:core/regs:mux1h#5.itm                                                                                         0.0000 4.0206 
        fir:core/MAC-2:else:acc:rg                            mgc_addc_5_0_1_1_5                                          1.6417 5.6622 
        fir:core/z.out#1                                                                                                  0.0000 5.6622 
        fir:core/MAC:MAC:or#1                                 mgc_or_5_2                                                  1.2679 6.9301 
        fir:core/wptr(4:0)#3.lpi#2.dfm:mx0w1                                                                              0.0000 6.9301 
        fir:core/wptr:slc(wptr(4:0)#3.lpi#2.dfm:mx0w1)(1)                                                                 0.0000 6.9301 
        fir:core/wptr:slc(wptr(4:0)#3.lpi#2.dfm:mx0w1)(1).itm                                                             0.0000 6.9301 
        fir:core/MAC:MAC:nor#5                                mgc_nor_1_5                                                 1.2679 8.1980 
        fir:core/MAC:MAC:nor#5.itm#2                                                                                      0.0000 8.1980 
        fir:core/MAC:mux#8                                    mgc_mux_1_1_2                                               1.3121 9.5101 
        fir:core/MAC:mux#8.itm                                                                                            0.0000 9.5101 
        fir:core/reg(MAC:MAC:nor#5)                           mgc_reg_pos_1_0_0_1_1_0_0                                   0.0000 9.5101 
                                                                                                                                        
      10                                                      fir:core/reg(wptr(4:0)#1)       fir:core/reg(MAC:MAC:nor#5) 9.5101 0.4899 
                                                                                                                                        
        Instance                                              Component                                                   Delta  Delay  
        --------                                              ---------                                                   -----  -----  
        fir:core/reg(wptr(4:0)#1)                             mgc_reg_pos_5_0_0_1_1_0_0                                   0.0000 0.0000 
        fir:core/wptr(4:0)#1.sva                                                                                          0.0000 0.0000 
        fir:core/wptr:slc(wptr(4:0)#1.sva)(3)                                                                             0.0000 0.0000 
        fir:core/wptr:slc(wptr(4:0)#1.sva)(3).itm                                                                         0.0000 0.0000 
        fir:core/MAC:MAC:nor                                  mgc_nor_1_5                                                 1.2679 1.2679 
        fir:core/MAC:MAC:nor.itm                                                                                          0.0000 1.2679 
        fir:core/MAC:exs                                                                                                  0.0000 1.2679 
        fir:core/MAC:exs.itm                                                                                              0.0000 1.2679 
        fir:core/MAC:MAC:or                                   mgc_or_5_2                                                  1.2679 2.5358 
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                                  0.0000 2.5358 
        fir:core/regs:mux1h#5                                 mgc_mux1hot_5_3                                             1.4848 4.0206 
        fir:core/regs:mux1h#5.itm                                                                                         0.0000 4.0206 
        fir:core/MAC-2:else:acc:rg                            mgc_addc_5_0_1_1_5                                          1.6417 5.6622 
        fir:core/z.out#1                                                                                                  0.0000 5.6622 
        fir:core/MAC:MAC:or#1                                 mgc_or_5_2                                                  1.2679 6.9301 
        fir:core/wptr(4:0)#3.lpi#2.dfm:mx0w1                                                                              0.0000 6.9301 
        fir:core/wptr:slc(wptr(4:0)#3.lpi#2.dfm:mx0w1)(1)                                                                 0.0000 6.9301 
        fir:core/wptr:slc(wptr(4:0)#3.lpi#2.dfm:mx0w1)(1).itm                                                             0.0000 6.9301 
        fir:core/MAC:MAC:nor#5                                mgc_nor_1_5                                                 1.2679 8.1980 
        fir:core/MAC:MAC:nor#5.itm#2                                                                                      0.0000 8.1980 
        fir:core/MAC:mux#8                                    mgc_mux_1_1_2                                               1.3121 9.5101 
        fir:core/MAC:mux#8.itm                                                                                            0.0000 9.5101 
        fir:core/reg(MAC:MAC:nor#5)                           mgc_reg_pos_1_0_0_1_1_0_0                                   0.0000 9.5101 
                                                                                                                                        
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                    Port                                    Slack (Delay) Messages 
      ------------------------------------------- ------------------------------------- ------- ------- --------
      fir:core/reg(out1:rsc.triosy:obj.ld)        reg(out1:out1:and.cse                  8.7210  1.2790          
      fir:core/reg(out1:rsci.idat)                acc:slc(acc(32:3)#1.sva#2)(29-14).itm  4.9031  5.0969          
      fir:core/reg(regs:acc)                      and.itm                                1.3729  8.6271          
      fir:core/reg(regs:regs:nor)                 regs:regs:nor.itm#2                    8.7321  1.2679          
      fir:core/reg(wptr(4:0)#1)                   regs:mux1h#3.itm                       1.0089  8.9911          
      fir:core/reg(acc(32:3)#1)                   acc:acc:acc:and.itm                    3.6242  6.3758          
      fir:core/reg(MAC:i(5:2).sva(2:0))           MAC:i:MAC:i:and.itm                    8.7210  1.2790          
      fir:core/reg(wptr(4:0))                     MAC-3:else:acc.itm                     1.0544  8.9456          
      fir:core/reg(MAC:i(5:2))                    else:slc(z.out)(3-0).itm               7.0462  2.9538          
      fir:core/reg(MAC:mux#4)                     MAC:mux#4.itm#2                        7.9219  2.0781          
      fir:core/reg(MAC:mux)                       MAC:mux#5.itm#2                        7.9219  2.0781          
      fir:core/reg(MAC:mux#5)                     MAC:MAC:MAC:mux1h.itm                  5.1955  4.8045          
      fir:core/reg(MAC:MAC:nor#5)                 MAC:mux#8.itm                          0.1161  9.8839          
      fir:core/reg(MAC:slc(regs:rsci.qa_d)(15-0)) MAC:mux1h#2.itm                        5.1214  4.8786          
      fir:core/reg(MAC-2:mul)                     MAC:MAC:mux#1.itm                      0.2274  9.7726          
      fir:core/reg(MAC-3:mul)                     MAC:mux#10.itm                         1.5395  8.4605          
      fir                                         coeffs:rsc.triosy.lz                  10.0000  0.0000          
      fir                                         in1:rsc.triosy.lz                     10.0000  0.0000          
      fir                                         out1:rsc.dat                          10.0000  0.0000          
      fir                                         out1:rsc.triosy.lz                    10.0000  0.0000          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                    5     4 
    -                   30     4 
    and                          
    -                    5     1 
    -                   30     1 
    -                    3     1 
    -                   16     1 
    -                    1    20 
    mul                          
    -                   30     3 
    mux                          
    -                    5     3 
    -                   30     2 
    -                   16     3 
    -                    1     1 
    mux1h                        
    -                    5     3 
    -                   16     2 
    nand                         
    -                    1     1 
    nor                          
    -                    1    12 
    not                          
    -                    1    17 
    or                           
    -                    5     4 
    -                    1    10 
    read_port                    
    -                  512     1 
    -                   16     1 
    read_ram                     
    -                   16     1 
    read_sync                    
    -                    0     3 
    reg                          
    -                    5     3 
    -                    4     1 
    -                   30     3 
    -                    3     1 
    -                   16     5 
    -                    1     3 
    write_port                   
    -                    0     1 
    
  End of Report
