

================================================================
== Vitis HLS Report for 'Block_entry_proc_proc7'
================================================================
* Date:           Tue Jun  1 15:08:03 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        background_loop
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  90.000 ns|  90.000 ns|    9|    9|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.91>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%frame_size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %frame_size" [background_loop.cpp:48]   --->   Operation 11 'read' 'frame_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln329_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %trunc_ln329" [background_loop.cpp:48]   --->   Operation 12 'read' 'trunc_ln329_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i32 %frame_size_read"   --->   Operation 13 'zext' 'zext_ln534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln329 = zext i32 %trunc_ln329_read"   --->   Operation 14 'zext' 'zext_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (6.91ns)   --->   "%mul_ln329 = mul i62 %zext_ln534, i62 %zext_ln329"   --->   Operation 15 'mul' 'mul_ln329' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 16 [1/2] (6.91ns)   --->   "%mul_ln329 = mul i62 %zext_ln534, i62 %zext_ln329"   --->   Operation 16 'mul' 'mul_ln329' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.52>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%ddr_update_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ddr_update" [background_loop.cpp:48]   --->   Operation 17 'read' 'ddr_update_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i32 %trunc_ln329_read" [background_loop.cpp:48]   --->   Operation 18 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%ycopy_V_addr = getelementptr i32 %ycopy_V, i64 0, i64 %zext_ln48"   --->   Operation 19 'getelementptr' 'ycopy_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [2/2] (3.25ns)   --->   "%ycopy_V_load = load i10 %ycopy_V_addr"   --->   Operation 20 'load' 'ycopy_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %mul_ln329, i2 0"   --->   Operation 21 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (3.52ns)   --->   "%add_ln329 = add i64 %shl_ln, i64 %ddr_update_read"   --->   Operation 22 'add' 'add_ln329' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln329_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln329, i32 2, i32 63"   --->   Operation 23 'partselect' 'trunc_ln329_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln329 = sext i62 %trunc_ln329_1"   --->   Operation 24 'sext' 'sext_ln329' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%update_addr = getelementptr i32 %update, i64 %sext_ln329"   --->   Operation 25 'getelementptr' 'update_addr' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 26 [1/2] (3.25ns)   --->   "%ycopy_V_load = load i10 %ycopy_V_addr"   --->   Operation 26 'load' 'ycopy_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_4 : Operation 27 [1/1] (7.30ns)   --->   "%update_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %update_addr, i32 1"   --->   Operation 27 'writereq' 'update_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 28 [1/1] (7.30ns)   --->   "%write_ln329 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %update_addr, i32 %ycopy_V_load, i4 15"   --->   Operation 28 'write' 'write_ln329' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 29 [5/5] (7.30ns)   --->   "%update_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %update_addr"   --->   Operation 29 'writeresp' 'update_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 30 [4/5] (7.30ns)   --->   "%update_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %update_addr"   --->   Operation 30 'writeresp' 'update_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 31 [3/5] (7.30ns)   --->   "%update_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %update_addr"   --->   Operation 31 'writeresp' 'update_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 32 [2/5] (7.30ns)   --->   "%update_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %update_addr"   --->   Operation 32 'writeresp' 'update_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %update, void @empty_12, i32 0, i32 0, void @empty_8, i32 0, i32 307200, void @empty_15, void @empty_7, void @empty_8, i32 16, i32 16, i32 16, i32 32, void @empty_8, void @empty_8"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 34 [1/5] (7.30ns)   --->   "%update_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %update_addr"   --->   Operation 34 'writeresp' 'update_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln329 = ret"   --->   Operation 35 'ret' 'ret_ln329' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.91ns
The critical path consists of the following:
	wire read on port 'frame_size' (background_loop.cpp:48) [8]  (0 ns)
	'mul' operation ('mul_ln329') [15]  (6.91 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln329') [15]  (6.91 ns)

 <State 3>: 3.52ns
The critical path consists of the following:
	wire read on port 'ddr_update' (background_loop.cpp:48) [7]  (0 ns)
	'add' operation ('add_ln329') [17]  (3.52 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'update' [21]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus write on port 'update' [22]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus response on port 'update' [23]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus response on port 'update' [23]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus response on port 'update' [23]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus response on port 'update' [23]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus response on port 'update' [23]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
