
---------- Begin Simulation Statistics ----------
final_tick                                  129550000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 370376                       # Simulator instruction rate (inst/s)
host_mem_usage                                 811452                       # Number of bytes of host memory used
host_op_rate                                   428792                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.03                       # Real time elapsed on the host
host_tick_rate                             5092007725                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                        9361                       # Number of instructions simulated
sim_ops                                         10900                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000130                       # Number of seconds simulated
sim_ticks                                   129550000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.Branches                              1883                       # Number of branches fetched
system.cpu.committedInsts                        9361                       # Number of instructions committed
system.cpu.committedOps                         10900                       # Number of ops (including micro ops) committed
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       155000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       155000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       153000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       153000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           16                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       155000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       155000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.058824                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.058824                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       153000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       153000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.058824                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.058824                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data         1626                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1626                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 116181.208054                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 116181.208054                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 114181.208054                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 114181.208054                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data         1477                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1477                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     17311000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     17311000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.091636                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.091636                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data          149                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           149                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     17013000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     17013000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.091636                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.091636                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          149                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          149                       # number of ReadReq MSHR misses
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           17                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           17                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           17                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           17                       # number of StoreCondReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data         1854                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1854                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 143018.987342                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 143018.987342                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 141018.987342                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 141018.987342                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1696                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1696                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     22597000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     22597000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.085221                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.085221                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data          158                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          158                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     22281000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     22281000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.085221                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.085221                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          158                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          158                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data         3480                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         3480                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 129993.485342                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 129993.485342                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 127993.485342                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 127993.485342                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data         3173                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             3173                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data     39908000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     39908000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.088218                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.088218                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data          307                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            307                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     39294000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     39294000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.088218                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.088218                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data          307                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          307                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data         3480                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         3480                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 129993.485342                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 129993.485342                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 127993.485342                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 127993.485342                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data         3173                       # number of overall hits
system.cpu.dcache.overall_hits::total            3173                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data     39908000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     39908000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.088218                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.088218                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data          307                       # number of overall misses
system.cpu.dcache.overall_misses::total           307                       # number of overall misses
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     39294000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     39294000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.088218                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.088218                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data          307                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          307                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    129550000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                    208                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             11.409091                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses             3822                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data    75.616233                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.590752                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.590752                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          100                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    129550000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs               308                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses              3822                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse            75.616233                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                3514                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            342000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks          147                       # number of writebacks
system.cpu.dcache.writebacks::total               147                       # number of writebacks
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    129550000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    129550000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses::.cpu.inst         9373                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         9373                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 153467.136150                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 153467.136150                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 151467.136150                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 151467.136150                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst         8947                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            8947                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     65377000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     65377000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.045450                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.045450                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst          426                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           426                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     64525000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     64525000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.045450                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.045450                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          426                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          426                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst         9373                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         9373                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 153467.136150                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 153467.136150                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 151467.136150                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 151467.136150                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst         8947                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             8947                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst     65377000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     65377000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.045450                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.045450                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst          426                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            426                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     64525000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     64525000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.045450                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.045450                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst          426                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          426                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst         9373                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         9373                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 153467.136150                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 153467.136150                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 151467.136150                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 151467.136150                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst         8947                       # number of overall hits
system.cpu.icache.overall_hits::total            8947                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst     65377000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     65377000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.045450                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.045450                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst          426                       # number of overall misses
system.cpu.icache.overall_misses::total           426                       # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     64525000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     64525000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.045450                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.045450                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst          426                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          426                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    129550000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                    191                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          168                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs             22.002347                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses            19172                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   145.990908                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.570277                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.570277                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          235                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.917969                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    129550000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs               426                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses             19172                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           145.990908                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                9373                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            167000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks          191                       # number of writebacks
system.cpu.icache.writebacks::total               191                       # number of writebacks
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    129550000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    129550000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                           129550                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               129549.999000                       # Number of busy cycles
system.cpu.num_cc_register_reads                 3372                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                3254                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts         1458                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                         272                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.001000                       # Number of idle cycles
system.cpu.num_int_alu_accesses                  9490                       # Number of integer alu accesses
system.cpu.num_int_insts                         9490                       # number of integer instructions
system.cpu.num_int_register_reads               14917                       # number of times the integer registers were read
system.cpu.num_int_register_writes               7284                       # number of times the integer registers were written
system.cpu.num_load_insts                        1628                       # Number of load instructions
system.cpu.num_mem_refs                          3500                       # number of memory refs
system.cpu.num_store_insts                       1872                       # Number of store instructions
system.cpu.num_vec_alu_accesses                  1019                       # Number of vector alu accesses
system.cpu.num_vec_insts                         1019                       # number of vector instructions
system.cpu.num_vec_register_reads                 958                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                688                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     5      0.05%      0.05% # Class of executed instruction
system.cpu.op_class::IntAlu                      6979     63.96%     64.00% # Class of executed instruction
system.cpu.op_class::IntMult                       40      0.37%     64.37% # Class of executed instruction
system.cpu.op_class::IntDiv                        10      0.09%     64.46% # Class of executed instruction
system.cpu.op_class::FloatAdd                     100      0.92%     65.38% # Class of executed instruction
system.cpu.op_class::FloatCmp                       2      0.02%     65.40% # Class of executed instruction
system.cpu.op_class::FloatCvt                     100      0.92%     66.31% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.31% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                 100      0.92%     67.23% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.23% # Class of executed instruction
system.cpu.op_class::FloatMisc                      4      0.04%     67.27% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.27% # Class of executed instruction
system.cpu.op_class::SimdAdd                       19      0.17%     67.44% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.44% # Class of executed instruction
system.cpu.op_class::SimdAlu                       18      0.16%     67.60% # Class of executed instruction
system.cpu.op_class::SimdCmp                       20      0.18%     67.79% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.79% # Class of executed instruction
system.cpu.op_class::SimdMisc                      15      0.14%     67.93% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.93% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.93% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.93% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.93% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     67.93% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.93% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.93% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.93% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.93% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.93% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.93% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.93% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.93% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.93% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.93% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     67.93% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     67.93% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     67.93% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     67.93% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     67.93% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     67.93% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     67.93% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     67.93% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     67.93% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     67.93% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     67.93% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     67.93% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     67.93% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     67.93% # Class of executed instruction
system.cpu.op_class::MemRead                     1628     14.92%     82.84% # Class of executed instruction
system.cpu.op_class::MemWrite                    1872     17.16%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                      10912                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::ON       129550000                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1043                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          824                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1867                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        39488                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        29120                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    68608                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    129550000                       # Cumulative time (in ticks) in various power states
system.l2bus.reqLayer0.occupancy              1809000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1278000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              924000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.7                       # Layer utilization (%)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                734                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.013624                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.116003                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      724     98.64%     98.64% # Request fanout histogram
system.l2bus.snoop_fanout::1                       10      1.36%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  734                       # Request fanout histogram
system.l2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          402                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1133                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.trans_dist::ReadResp                 576                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           147                       # Transaction distribution
system.l2bus.trans_dist::WritebackClean           191                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                61                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                158                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               158                       # Transaction distribution
system.l2bus.trans_dist::ReadCleanReq             426                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            150                       # Transaction distribution
system.l2cache.ReadCleanReq_accesses::.cpu.inst          426                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache.ReadCleanReq_accesses::total          426                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache.ReadCleanReq_avg_miss_latency::.cpu.inst 158058.080808                       # average ReadCleanReq miss latency
system.l2cache.ReadCleanReq_avg_miss_latency::total 158058.080808                       # average ReadCleanReq miss latency
system.l2cache.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78058.080808                       # average ReadCleanReq mshr miss latency
system.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 78058.080808                       # average ReadCleanReq mshr miss latency
system.l2cache.ReadCleanReq_hits::.cpu.inst           30                       # number of ReadCleanReq hits
system.l2cache.ReadCleanReq_hits::total            30                       # number of ReadCleanReq hits
system.l2cache.ReadCleanReq_miss_latency::.cpu.inst     62591000                       # number of ReadCleanReq miss cycles
system.l2cache.ReadCleanReq_miss_latency::total     62591000                       # number of ReadCleanReq miss cycles
system.l2cache.ReadCleanReq_miss_rate::.cpu.inst     0.929577                       # miss rate for ReadCleanReq accesses
system.l2cache.ReadCleanReq_miss_rate::total     0.929577                       # miss rate for ReadCleanReq accesses
system.l2cache.ReadCleanReq_misses::.cpu.inst          396                       # number of ReadCleanReq misses
system.l2cache.ReadCleanReq_misses::total          396                       # number of ReadCleanReq misses
system.l2cache.ReadCleanReq_mshr_miss_latency::.cpu.inst     30911000                       # number of ReadCleanReq MSHR miss cycles
system.l2cache.ReadCleanReq_mshr_miss_latency::total     30911000                       # number of ReadCleanReq MSHR miss cycles
system.l2cache.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.929577                       # mshr miss rate for ReadCleanReq accesses
system.l2cache.ReadCleanReq_mshr_miss_rate::total     0.929577                       # mshr miss rate for ReadCleanReq accesses
system.l2cache.ReadCleanReq_mshr_misses::.cpu.inst          396                       # number of ReadCleanReq MSHR misses
system.l2cache.ReadCleanReq_mshr_misses::total          396                       # number of ReadCleanReq MSHR misses
system.l2cache.ReadExReq_accesses::.cpu.data          158                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          158                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 163153.846154                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 163153.846154                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 83153.846154                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 83153.846154                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data           28                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               28                       # number of ReadExReq hits
system.l2cache.ReadExReq_miss_latency::.cpu.data     21210000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     21210000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.822785                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.822785                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_misses::.cpu.data          130                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            130                       # number of ReadExReq misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     10810000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     10810000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.822785                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.822785                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_misses::.cpu.data          130                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          130                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_accesses::.cpu.data          150                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          150                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 158581.632653                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 158581.632653                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78581.632653                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 78581.632653                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.data           52                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           52                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     15541000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     15541000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.653333                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.653333                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_misses::.cpu.data           98                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           98                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7701000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      7701000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.653333                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.653333                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           98                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           98                       # number of ReadSharedReq MSHR misses
system.l2cache.WritebackClean_accesses::.writebacks          190                       # number of WritebackClean accesses(hits+misses)
system.l2cache.WritebackClean_accesses::total          190                       # number of WritebackClean accesses(hits+misses)
system.l2cache.WritebackClean_hits::.writebacks          190                       # number of WritebackClean hits
system.l2cache.WritebackClean_hits::total          190                       # number of WritebackClean hits
system.l2cache.WritebackDirty_accesses::.writebacks          147                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          147                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_hits::.writebacks          147                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          147                       # number of WritebackDirty hits
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.demand_accesses::.cpu.inst          426                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          308                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             734                       # number of demand (read+write) accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 158058.080808                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 161188.596491                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 159201.923077                       # average overall miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 78058.080808                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 81188.596491                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 79201.923077                       # average overall mshr miss latency
system.l2cache.demand_hits::.cpu.inst              30                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              80                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 110                       # number of demand (read+write) hits
system.l2cache.demand_miss_latency::.cpu.inst     62591000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     36751000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     99342000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_rate::.cpu.inst     0.929577                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.740260                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.850136                       # miss rate for demand accesses
system.l2cache.demand_misses::.cpu.inst           396                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           228                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               624                       # number of demand (read+write) misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     30911000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     18511000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     49422000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.929577                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.740260                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.850136                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_misses::.cpu.inst          396                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          228                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          624                       # number of demand (read+write) MSHR misses
system.l2cache.overall_accesses::.cpu.inst          426                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          308                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            734                       # number of overall (read+write) accesses
system.l2cache.overall_avg_miss_latency::.cpu.inst 158058.080808                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 161188.596491                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 159201.923077                       # average overall miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 78058.080808                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 81188.596491                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 79201.923077                       # average overall mshr miss latency
system.l2cache.overall_hits::.cpu.inst             30                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             80                       # number of overall hits
system.l2cache.overall_hits::total                110                       # number of overall hits
system.l2cache.overall_miss_latency::.cpu.inst     62591000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     36751000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     99342000                       # number of overall miss cycles
system.l2cache.overall_miss_rate::.cpu.inst     0.929577                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.740260                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.850136                       # miss rate for overall accesses
system.l2cache.overall_misses::.cpu.inst          396                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          228                       # number of overall misses
system.l2cache.overall_misses::total              624                       # number of overall misses
system.l2cache.overall_mshr_miss_latency::.cpu.inst     30911000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     18511000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     49422000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.929577                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.740260                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.850136                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_misses::.cpu.inst          396                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          228                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          624                       # number of overall MSHR misses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    129550000                       # Cumulative time (in ticks) in various power states
system.l2cache.replacements                         0                       # number of replacements
system.l2cache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          413                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          159                       # Occupied blocks per task id
system.l2cache.tags.avg_refs                 1.804487                       # Average number of references to valid blocks.
system.l2cache.tags.data_accesses                9632                       # Number of data accesses
system.l2cache.tags.occ_blocks::.cpu.inst   179.829573                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   141.565003                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.043904                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.034562                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.078465                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.152344                       # Percentage of cache occupancy per task id
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    129550000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.sampled_refs                  624                       # Sample count of references to valid blocks.
system.l2cache.tags.tag_accesses                 9632                       # Number of tag accesses
system.l2cache.tags.tagsinuse              321.394576                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   1126                       # Total number of references to valid blocks.
system.l2cache.tags.warmup_cycle                86000                       # Cycle when the warmup percentage was hit.
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgGap                      207307.69                       # Average gap between requests
system.mem_ctrl.avgMemAccLat                 27866.99                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgPriority_.cpu.inst::samples       396.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       228.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgQLat                       9116.99                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgRdBW                        308.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     308.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.busUtil                          2.41                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      2.41                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.bw_inst_read::.cpu.inst     195631030                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         195631030                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.inst          195631030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          112636048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              308267078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         195631030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         112636048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             308267078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bytesPerActivate::samples          162                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     236.641975                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    160.946567                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    232.467686                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            55     33.95%     33.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           54     33.33%     67.28% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           17     10.49%     77.78% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           14      8.64%     86.42% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            7      4.32%     90.74% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            4      2.47%     93.21% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            7      4.32%     97.53% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151            4      2.47%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           162                       # Bytes accessed per row activation
system.mem_ctrl.bytesReadDRAM                   39936                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadSys                    39936                       # Total read bytes from the system interface side
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.bytes_inst_read::.cpu.inst        25344                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          25344                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.inst           25344                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           14592                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               39936                       # Number of bytes read from this memory
system.mem_ctrl.masterReadAccesses::.cpu.inst          396                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          228                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAvgLat::.cpu.inst     26732.95                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     29836.62                       # Per-master read average memory access latency
system.mem_ctrl.masterReadBytes::.cpu.inst        25344                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        14592                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 195631030.490158230066                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 112636047.857969895005                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadTotalLat::.cpu.inst     10586250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data      6802750                       # Per-master read total memory access latency
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numStayReadState                 1280                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.num_reads::.cpu.inst              396                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              228                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  624                       # Number of read requests responded to by this memory
system.mem_ctrl.pageHitRate                     72.92                       # Row buffer hit rate, read and write combined
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.perBankRdBursts::0                 75                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 62                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 65                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 31                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                 54                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 66                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 10                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 38                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 13                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 21                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                18                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                 6                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                54                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                 7                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                17                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                87                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.priorityMaxLatency       0.000000562500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    129550000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.rdQLenPdf::0                      623                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.readBursts                        624                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    624                       # Read request sizes (log2)
system.mem_ctrl.readReqs                          624                       # Number of read requests accepted
system.mem_ctrl.readRowHitRate                  72.92                       # Row buffer hit rate for reads
system.mem_ctrl.readRowHits                       455                       # Number of row buffer hits during reads
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.totBusLat                     3120000                       # Total ticks spent in databus transfers
system.mem_ctrl.totGap                      129360000                       # Total gap between requests
system.mem_ctrl.totMemAccLat                 17389000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totQLat                       5689000                       # Total ticks spent queuing
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl_0.actBackEnergy              57686850                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.actEnergy                    763980                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy                0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.averagePower             561.234234                       # Core power per rank (mW)
system.mem_ctrl_0.memoryStateTime::IDLE       2560000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        4160000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT      122830000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl_0.preBackEnergy               1168800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.preEnergy                    390885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy                0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.readEnergy                  2863140                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          9834240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy                72707895                       # Total energy per rank (pJ)
system.mem_ctrl_0.totalIdleTime                     0                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              47068320                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.actEnergy                    442680                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy                0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.averagePower             534.713122                       # Core power per rank (mW)
system.mem_ctrl_1.memoryStateTime::IDLE      25844500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        4160000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       99545500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl_1.preBackEnergy              10110720                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.preEnergy                    223905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy                0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.readEnergy                  1592220                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          9834240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy                69272085                       # Total energy per rank (pJ)
system.mem_ctrl_1.totalIdleTime                     0                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        39936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   39936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED    129550000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              624000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer0.occupancy            3328750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.6                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               624                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     624    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 624                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           624                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp                494                       # Transaction distribution
system.membus.trans_dist::ReadExReq               130                       # Transaction distribution
system.membus.trans_dist::ReadExResp              130                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           494                       # Transaction distribution

---------- End Simulation Statistics   ----------
