Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Feb  8 08:15:13 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                                                                   Path #1                                                                                                                                                                                                  | WorstPath from Dst |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                                                                                                                                                                                                                     12.500 |             12.500 |
| Path Delay                |               0.973 |                                                                                                                                                                                                                                                                                                                                                                                                     35.386 |              0.355 |
| Logic Delay               | 0.096(10%)          | 8.475(24%)                                                                                                                                                                                                                                                                                                                                                                                                 | 0.097(28%)         |
| Net Delay                 | 0.877(90%)          | 26.911(76%)                                                                                                                                                                                                                                                                                                                                                                                                | 0.258(72%)         |
| Clock Skew                |              -0.092 |                                                                                                                                                                                                                                                                                                                                                                                                      0.080 |             -0.352 |
| Slack                     |              11.427 |                                                                                                                                                                                                                                                                                                                                                                                                    -22.814 |             11.784 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                                                                                            |                    |
| Bounding Box Size         | 0% x 1%             | 17% x 12%                                                                                                                                                                                                                                                                                                                                                                                                  | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                                                                                                                                                                     | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                        470 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                               | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                         77 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                         77 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT5 LUT4 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                                                                                                        | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                                                                                                        | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                                                                                                       | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                                                                                                       | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                         52 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                     | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                     | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[68]/C    | muon_cand_4.pt[0]/C                                                                                                                                                                                                                                                                                                                                                                                        | sr_p.sr_1[252]/C   |
| End Point Pin             | muon_cand_4.pt[0]/D | sr_p.sr_1[252]/D                                                                                                                                                                                                                                                                                                                                                                                           | sr_p.sr_2[252]/D   |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                                                                        Path #2                                                                                                                                                                                                       | WorstPath from Dst |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                                                                                                                                                                                                                               12.500 |             12.500 |
| Path Delay                |               0.973 |                                                                                                                                                                                                                                                                                                                                                                                                               35.231 |              0.569 |
| Logic Delay               | 0.096(10%)          | 9.562(28%)                                                                                                                                                                                                                                                                                                                                                                                                           | 0.096(17%)         |
| Net Delay                 | 0.877(90%)          | 25.669(72%)                                                                                                                                                                                                                                                                                                                                                                                                          | 0.473(83%)         |
| Clock Skew                |              -0.092 |                                                                                                                                                                                                                                                                                                                                                                                                               -0.070 |             -0.172 |
| Slack                     |              11.427 |                                                                                                                                                                                                                                                                                                                                                                                                              -22.809 |             11.750 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                                                                                                      |                    |
| Bounding Box Size         | 0% x 1%             | 16% x 11%                                                                                                                                                                                                                                                                                                                                                                                                            | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                                                                                                                                                                               | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                  447 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                         | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                   79 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                   79 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT3 LUT3 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                                                                                                                  | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                                                                                                                  | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                                                                                                                 | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                                                                                                                 | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                   52 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                               | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                               | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[68]/C    | muon_cand_4.pt[0]/C                                                                                                                                                                                                                                                                                                                                                                                                  | sr_p.sr_1[240]/C   |
| End Point Pin             | muon_cand_4.pt[0]/D | sr_p.sr_1[240]/D                                                                                                                                                                                                                                                                                                                                                                                                     | sr_p.sr_2[240]/D   |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                                                                          Path #3                                                                                                                                                                                                          | WorstPath from Dst |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                                                                                                                                                                                                                                    12.500 |             12.500 |
| Path Delay                |               0.973 |                                                                                                                                                                                                                                                                                                                                                                                                                    35.228 |              0.500 |
| Logic Delay               | 0.096(10%)          | 9.590(28%)                                                                                                                                                                                                                                                                                                                                                                                                                | 0.098(20%)         |
| Net Delay                 | 0.877(90%)          | 25.638(72%)                                                                                                                                                                                                                                                                                                                                                                                                               | 0.402(80%)         |
| Clock Skew                |              -0.092 |                                                                                                                                                                                                                                                                                                                                                                                                                    -0.071 |             -0.187 |
| Slack                     |              11.427 |                                                                                                                                                                                                                                                                                                                                                                                                                   -22.807 |             11.805 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 0% x 1%             | 18% x 12%                                                                                                                                                                                                                                                                                                                                                                                                                 | 1% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                                                                                                                                                                                    | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                       448 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                        80 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                        80 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT3 LUT3 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT4 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                                                                                                                       | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                                                                                                                       | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                        52 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[68]/C    | muon_cand_4.pt[0]/C                                                                                                                                                                                                                                                                                                                                                                                                       | sr_p.sr_1[241]/C   |
| End Point Pin             | muon_cand_4.pt[0]/D | sr_p.sr_1[241]/D                                                                                                                                                                                                                                                                                                                                                                                                          | sr_p.sr_2[241]/D   |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                                                                          Path #4                                                                                                                                                                                                          | WorstPath from Dst |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                                                                                                                                                                                                                                    12.500 |             12.500 |
| Path Delay                |               0.973 |                                                                                                                                                                                                                                                                                                                                                                                                                    35.374 |              0.424 |
| Logic Delay               | 0.096(10%)          | 9.768(28%)                                                                                                                                                                                                                                                                                                                                                                                                                | 0.096(23%)         |
| Net Delay                 | 0.877(90%)          | 25.606(72%)                                                                                                                                                                                                                                                                                                                                                                                                               | 0.328(77%)         |
| Clock Skew                |              -0.092 |                                                                                                                                                                                                                                                                                                                                                                                                                     0.079 |             -0.350 |
| Slack                     |              11.427 |                                                                                                                                                                                                                                                                                                                                                                                                                   -22.803 |             11.717 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 0% x 1%             | 16% x 12%                                                                                                                                                                                                                                                                                                                                                                                                                 | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                                                                                                                                                                                    | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                       449 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                        80 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                        80 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT3 LUT3 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT4 LUT6 LUT3 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT4 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                                                                                                                       | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                                                                                                                       | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                        52 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[68]/C    | muon_cand_4.pt[0]/C                                                                                                                                                                                                                                                                                                                                                                                                       | sr_p.sr_1[248]/C   |
| End Point Pin             | muon_cand_4.pt[0]/D | sr_p.sr_1[248]/D                                                                                                                                                                                                                                                                                                                                                                                                          | sr_p.sr_2[248]/D   |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                                                                     Path #5                                                                                                                                                                                                     | WorstPath from Dst |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                                                                                                                                                                                                                          12.500 |             12.500 |
| Path Delay                |               0.973 |                                                                                                                                                                                                                                                                                                                                                                                                          35.194 |              0.621 |
| Logic Delay               | 0.096(10%)          | 9.400(27%)                                                                                                                                                                                                                                                                                                                                                                                                      | 0.097(16%)         |
| Net Delay                 | 0.877(90%)          | 25.794(73%)                                                                                                                                                                                                                                                                                                                                                                                                     | 0.524(84%)         |
| Clock Skew                |              -0.092 |                                                                                                                                                                                                                                                                                                                                                                                                          -0.070 |             -0.173 |
| Slack                     |              11.427 |                                                                                                                                                                                                                                                                                                                                                                                                         -22.772 |             11.698 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                                                                                                 |                    |
| Bounding Box Size         | 0% x 1%             | 16% x 12%                                                                                                                                                                                                                                                                                                                                                                                                       | 0% x 1%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                                                                                                                                                                          | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                             448 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                    | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                              78 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                              78 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT3 LUT3 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT4 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                                                                                                             | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                                                                                                             | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                                                                                                            | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                                                                                                            | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                              52 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                          | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                          | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[68]/C    | muon_cand_4.pt[0]/C                                                                                                                                                                                                                                                                                                                                                                                             | sr_p.sr_1[251]/C   |
| End Point Pin             | muon_cand_4.pt[0]/D | sr_p.sr_1[251]/D                                                                                                                                                                                                                                                                                                                                                                                                | sr_p.sr_2[251]/D   |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                                                                          Path #6                                                                                                                                                                                                          | WorstPath from Dst |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                                                                                                                                                                                                                                    12.500 |             12.500 |
| Path Delay                |               0.973 |                                                                                                                                                                                                                                                                                                                                                                                                                    35.126 |              0.743 |
| Logic Delay               | 0.096(10%)          | 9.442(27%)                                                                                                                                                                                                                                                                                                                                                                                                                | 0.098(14%)         |
| Net Delay                 | 0.877(90%)          | 25.684(73%)                                                                                                                                                                                                                                                                                                                                                                                                               | 0.645(86%)         |
| Clock Skew                |              -0.092 |                                                                                                                                                                                                                                                                                                                                                                                                                    -0.131 |             -0.108 |
| Slack                     |              11.427 |                                                                                                                                                                                                                                                                                                                                                                                                                   -22.765 |             11.641 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 0% x 1%             | 18% x 12%                                                                                                                                                                                                                                                                                                                                                                                                                 | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                                                                                                                                                                                    | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                       448 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                        80 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                        80 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT3 LUT3 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT4 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                                                                                                                       | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                                                                                                                       | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                        52 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[68]/C    | muon_cand_4.pt[0]/C                                                                                                                                                                                                                                                                                                                                                                                                       | sr_p.sr_1[242]/C   |
| End Point Pin             | muon_cand_4.pt[0]/D | sr_p.sr_1[242]/D                                                                                                                                                                                                                                                                                                                                                                                                          | sr_p.sr_2[242]/D   |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                                                                     Path #7                                                                                                                                                                                                     | WorstPath from Dst |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                                                                                                                                                                                                                          12.500 |             12.500 |
| Path Delay                |               0.973 |                                                                                                                                                                                                                                                                                                                                                                                                          35.192 |              0.560 |
| Logic Delay               | 0.096(10%)          | 9.378(27%)                                                                                                                                                                                                                                                                                                                                                                                                      | 0.096(18%)         |
| Net Delay                 | 0.877(90%)          | 25.814(73%)                                                                                                                                                                                                                                                                                                                                                                                                     | 0.464(82%)         |
| Clock Skew                |              -0.092 |                                                                                                                                                                                                                                                                                                                                                                                                          -0.065 |             -0.188 |
| Slack                     |              11.427 |                                                                                                                                                                                                                                                                                                                                                                                                         -22.765 |             11.744 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                                                                                                 |                    |
| Bounding Box Size         | 0% x 1%             | 16% x 11%                                                                                                                                                                                                                                                                                                                                                                                                       | 1% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                                                                                                                                                                          | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                             446 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                    | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                              78 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                              78 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT3 LUT3 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                                                                                                             | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                                                                                                             | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                                                                                                            | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                                                                                                            | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                              52 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                          | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                          | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[68]/C    | muon_cand_4.pt[0]/C                                                                                                                                                                                                                                                                                                                                                                                             | sr_p.sr_1[246]/C   |
| End Point Pin             | muon_cand_4.pt[0]/D | sr_p.sr_1[246]/D                                                                                                                                                                                                                                                                                                                                                                                                | sr_p.sr_2[246]/D   |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                                                                        Path #8                                                                                                                                                                                                       | WorstPath from Dst |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                                                                                                                                                                                                                               12.500 |             12.500 |
| Path Delay                |               0.973 |                                                                                                                                                                                                                                                                                                                                                                                                               35.329 |              0.369 |
| Logic Delay               | 0.096(10%)          | 9.771(28%)                                                                                                                                                                                                                                                                                                                                                                                                           | 0.096(27%)         |
| Net Delay                 | 0.877(90%)          | 25.558(72%)                                                                                                                                                                                                                                                                                                                                                                                                          | 0.273(73%)         |
| Clock Skew                |              -0.092 |                                                                                                                                                                                                                                                                                                                                                                                                                0.085 |             -0.356 |
| Slack                     |              11.427 |                                                                                                                                                                                                                                                                                                                                                                                                              -22.752 |             11.766 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                                                                                                      |                    |
| Bounding Box Size         | 0% x 1%             | 16% x 11%                                                                                                                                                                                                                                                                                                                                                                                                            | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                                                                                                                                                                               | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                  449 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                         | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                   79 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                   79 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT3 LUT3 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT4 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                                                                                                                  | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                                                                                                                  | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                                                                                                                 | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                                                                                                                 | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                   52 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                               | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                               | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[68]/C    | muon_cand_4.pt[0]/C                                                                                                                                                                                                                                                                                                                                                                                                  | sr_p.sr_1[253]/C   |
| End Point Pin             | muon_cand_4.pt[0]/D | sr_p.sr_1[253]/D                                                                                                                                                                                                                                                                                                                                                                                                     | sr_p.sr_2[253]/D   |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                                                                   Path #9                                                                                                                                                                                                  | WorstPath from Dst |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                                                                                                                                                                                                                     12.500 |             12.500 |
| Path Delay                |               0.973 |                                                                                                                                                                                                                                                                                                                                                                                                     35.234 |              0.527 |
| Logic Delay               | 0.096(10%)          | 9.165(27%)                                                                                                                                                                                                                                                                                                                                                                                                 | 0.096(19%)         |
| Net Delay                 | 0.877(90%)          | 26.069(73%)                                                                                                                                                                                                                                                                                                                                                                                                | 0.431(81%)         |
| Clock Skew                |              -0.092 |                                                                                                                                                                                                                                                                                                                                                                                                     -0.006 |             -0.250 |
| Slack                     |              11.427 |                                                                                                                                                                                                                                                                                                                                                                                                    -22.748 |             11.715 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                                                                                            |                    |
| Bounding Box Size         | 0% x 1%             | 16% x 12%                                                                                                                                                                                                                                                                                                                                                                                                  | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                                                                                                                                                                     | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                        442 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                               | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                         77 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                         77 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT3 LUT3 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                                                                                                        | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                                                                                                        | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                                                                                                       | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                                                                                                       | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                         52 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                     | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                     | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[68]/C    | muon_cand_4.pt[0]/C                                                                                                                                                                                                                                                                                                                                                                                        | sr_p.sr_1[245]/C   |
| End Point Pin             | muon_cand_4.pt[0]/D | sr_p.sr_1[245]/D                                                                                                                                                                                                                                                                                                                                                                                           | sr_p.sr_2[245]/D   |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                                                                       Path #10                                                                                                                                                                                                       | WorstPath from Dst |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                                                                                                                                                                                                                               12.500 |             12.500 |
| Path Delay                |               0.973 |                                                                                                                                                                                                                                                                                                                                                                                                               35.097 |              0.405 |
| Logic Delay               | 0.096(10%)          | 9.492(28%)                                                                                                                                                                                                                                                                                                                                                                                                           | 0.095(24%)         |
| Net Delay                 | 0.877(90%)          | 25.605(72%)                                                                                                                                                                                                                                                                                                                                                                                                          | 0.310(76%)         |
| Clock Skew                |              -0.092 |                                                                                                                                                                                                                                                                                                                                                                                                               -0.140 |             -0.090 |
| Slack                     |              11.427 |                                                                                                                                                                                                                                                                                                                                                                                                              -22.745 |             11.997 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                                                                                                      |                    |
| Bounding Box Size         | 0% x 1%             | 16% x 12%                                                                                                                                                                                                                                                                                                                                                                                                            | 2% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                                                                                                                                                                               | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                  448 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                         | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                   79 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                   79 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT3 LUT3 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT4 LUT6 LUT3 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT4 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                                                                                                                  | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                                                                                                                  | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                                                                                                                 | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                                                                                                                 | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                                                                                                                   52 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                               | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                               | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[68]/C    | muon_cand_4.pt[0]/C                                                                                                                                                                                                                                                                                                                                                                                                  | sr_p.sr_1[254]/C   |
| End Point Pin             | muon_cand_4.pt[0]/D | sr_p.sr_1[254]/D                                                                                                                                                                                                                                                                                                                                                                                                     | sr_p.sr_2[254]/D   |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 3 |  7 | 9 | 10 | 11 | 12 | 13 | 15 | 16 | 17 | 18 | 21 | 23 | 25 | 26 | 27 | 29 | 30 | 31 | 33 | 34 | 35 | 37 | 38 | 39 | 41 | 43 | 44 | 45 | 47 | 48 | 50 | 51 | 53 | 54 | 55 | 60 | 61 | 62 | 63 | 65 | 66 | 68 | 69 | 70 | 72 | 73 | 74 | 75 | 77 | 78 | 79 | 80 |
+-----------------+-------------+-----+---+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 12.500ns    | 744 | 1 | 14 | 2 | 11 |  1 |  1 |  2 |  4 |  7 |  4 |  1 |  6 | 10 |  5 |  7 |  4 |  1 |  9 |  6 |  4 |  9 |  3 |  2 |  5 |  8 | 10 |  3 |  1 |  3 |  1 |  8 |  7 |  1 |  2 |  9 |  4 |  1 |  7 |  8 |  4 | 11 |  1 |  1 |  3 | 12 |  4 |  8 |  1 |  3 |  2 |  7 |  4 |  3 |
+-----------------+-------------+-----+---+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+-------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
|     Instance     |                      Module                     | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3    |     LUT4    |     LUT5    |     LUT6     | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+-------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
| (top)            |                                         wrapper | 0.68 |           3.80 |           36657 | 0(0.0%) | 477(2.0%) | 1040(4.4%) | 2768(11.7%) | 5532(23.3%) | 13942(58.7%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I032_O016_D000-freq80retfan16_rev_1 |   -^ |           4.73 |           23535 | 0(0.0%) | 468(2.0%) | 1030(4.4%) | 2657(11.3%) | 5490(23.3%) | 13890(59.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                             shift_reg_tap_512_4 | 0.00 |           1.00 |            7680 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                             shift_reg_tap_256_4 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+-------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small
**** -^ -> There is no trend between module partitions and external edges. Hence Rent is not computable


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                5 |       119% | (CLEL_R_X79Y391,CLEL_R_X94Y422) | muon_sorter_1(93%),wrapper(6%)  |            0% |       3.91881 | 73%          | 0%         |   2% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      |                5 |       109% | (CLEL_R_X77Y337,CLEM_X93Y368)   | muon_sorter_1(97%)              |            0% |       4.69411 | 86%          | 0%         |   1% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     |                5 |       105% | (CLEL_R_X74Y341,CLEL_R_X89Y372) | muon_sorter_1(97%)              |            0% |       4.54298 | 84%          | 0%         |   0% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      |                3 |       106% | (CLEL_R_X79Y413,CLEM_X83Y420)   | muon_sorter_1(87%),wrapper(12%) |            0% |       5.08008 | 95%          | 0%         |   5% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+--------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |        Congestion Window       |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+--------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                5 |           0.645% | (CLEM_X64Y352,CLEM_X95Y383)    | muon_sorter_1(88%),wrapper(11%) |            0% |       2.89193 | 54%          | 0%         |   3% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Global |                6 |           1.278% | (CLEM_X64Y374,CLEM_X95Y437)    | muon_sorter_1(89%),wrapper(10%) |            0% |       2.50526 | 47%          | 0%         |   2% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Global |                5 |           0.984% | (CLEM_X76Y328,CLEM_X91Y391)    | muon_sorter_1(95%)              |            0% |       3.70633 | 70%          | 0%         |   1% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                5 |           0.931% | (CLEM_X69Y388,CLEL_R_X100Y435) | muon_sorter_1(90%),wrapper(9%)  |            0% |       2.61162 | 49%          | 0%         |   2% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                5 |           0.487% | (CLEM_X64Y348,CLEM_X95Y379)    | muon_sorter_1(88%),wrapper(11%) |            0% |       3.03597 | 56%          | 0%         |   3% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Long   |                5 |           1.032% | (CLEM_X66Y343,CLEM_X97Y422)    | muon_sorter_1(88%),wrapper(11%) |            0% |       2.81088 | 52%          | 0%         |   3% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Long   |                5 |           0.408% | (CLEM_X71Y333,CLEM_X86Y364)    | muon_sorter_1(90%),wrapper(9%)  |            0% |       3.88801 | 72%          | 0%         |   3% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Long   |                5 |           0.378% | (CLEM_X80Y400,CLEM_X95Y431)    | muon_sorter_1(92%),wrapper(7%)  |            0% |        3.6995 | 69%          | 0%         |   2% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| North     | Short  |                5 |           0.922% | (CLEM_X64Y339,CLEM_X95Y386)    | muon_sorter_1(86%),wrapper(13%) |            0% |       2.97911 | 55%          | 0%         |   4% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                6 |           1.448% | (CLEM_X64Y349,CLEM_X95Y444)    | muon_sorter_1(88%),wrapper(11%) |            0% |       2.61669 | 49%          | 0%         |   3% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                6 |           1.479% | (CLEM_X64Y324,CLEM_X95Y387)    | muon_sorter_1(81%),wrapper(18%) |            0% |       2.56694 | 47%          | 0%         |   5% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                6 |           1.494% | (CLEL_R_X68Y349,CLEM_X99Y444)  | muon_sorter_1(89%),wrapper(10%) |            0% |       2.69276 | 50%          | 0%         |   2% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+--------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                2 |        85% | (CLEM_X76Y380,CLEL_R_X79Y383) | muon_sorter_1(83%),wrapper(16%) |            0% |       4.71354 | 99%          | 0%         |   9% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                2 |        87% | (CLEM_X76Y376,CLEL_R_X79Y379) | muon_sorter_1(87%),wrapper(12%) |            0% |       4.91667 | 99%          | 0%         |   7% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                2 |        87% | (CLEM_X76Y372,CLEL_R_X79Y375) | muon_sorter_1(95%)              |            0% |       5.13021 | 98%          | 0%         |   2% |   0% | NA   | 0%   | NA  |    0% |  0% |
| North     |                2 |        90% | (CLEM_X76Y368,CLEL_R_X79Y371) | muon_sorter_1(96%)              |            0% |       5.30208 | 99%          | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                2 |        88% | (CLEM_X76Y364,CLEL_R_X79Y367) | muon_sorter_1(96%)              |            0% |       5.06771 | 95%          | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                2 |        87% | (CLEM_X80Y352,CLEM_X83Y355)   | muon_sorter_1(99%)              |            0% |       5.14732 | 96%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                2 |        85% | (CLEM_X76Y348,CLEL_R_X79Y351) | muon_sorter_1(95%)              |            0% |        5.0375 | 96%          | 0%         |   2% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                2 |        85% | (CLEM_X80Y348,CLEM_X83Y351)   | muon_sorter_1(99%)              |            0% |       5.15179 | 96%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                2 |        85% | (CLEM_X76Y412,CLEL_R_X79Y415) | muon_sorter_1(87%),wrapper(12%) |            0% |       4.96354 | 94%          | 0%         |   4% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                2 |        85% | (CLEM_X80Y412,CLEM_X83Y415)   | muon_sorter_1(93%),wrapper(6%)  |            0% |       5.12054 | 95%          | 0%         |   2% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                2 |        85% | (CLEM_X80Y404,CLEM_X83Y407)   | muon_sorter_1(92%),wrapper(7%)  |            0% |       4.20982 | 80%          | 0%         |   3% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                2 |        86% | (CLEM_X84Y404,CLEM_X87Y407)   | muon_sorter_1(99%)              |            0% |       5.14732 | 95%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                2 |        89% | (CLEM_X84Y420,CLEM_X87Y423)   | muon_sorter_1(100%)             |            0% |       5.26786 | 98%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |            Cell Names           | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
| CLEL_R_X79Y419 | 496             | 498          | 83%                  | wrapper(60%),muon_sorter_1(40%) | Y                   |
| CLEL_R_X79Y422 | 496             | 494          | 83%                  | wrapper(60%),muon_sorter_1(40%) | Y                   |
| CLEL_R_X79Y417 | 496             | 500          | 81%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X79Y418 | 496             | 499          | 81%                  | muon_sorter_1(87%),wrapper(12%) | Y                   |
| CLEL_R_X79Y421 | 496             | 495          | 80%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X79Y416 | 496             | 501          | 79%                  | wrapper(66%),muon_sorter_1(33%) | Y                   |
| CLEL_R_X80Y419 | 501             | 498          | 79%                  | muon_sorter_1(88%),wrapper(11%) | Y                   |
| CLEL_R_X79Y420 | 496             | 496          | 79%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X79Y423 | 496             | 493          | 78%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X79Y424 | 496             | 492          | 78%                  | muon_sorter_1(100%)             | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |            Cell Names           | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
| CLEL_R_X86Y351 | 524             | 568          | 54%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X81Y415 | 504             | 502          | 54%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X82Y415   | 505             | 502          | 53%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X87Y351   | 527             | 568          | 53%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X80Y417 | 501             | 500          | 53%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X80Y419   | 499             | 498          | 53%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X80Y419 | 501             | 498          | 53%                  | muon_sorter_1(88%),wrapper(11%) | Y                   |
| CLEM_X80Y418   | 499             | 499          | 53%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X80Y421   | 499             | 495          | 52%                  | muon_sorter_1(90%),wrapper(10%) | Y                   |
| CLEL_R_X80Y420 | 501             | 496          | 52%                  | muon_sorter_1(90%),wrapper(10%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+


