{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1767090954205 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1767090954205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 30 07:35:54 2025 " "Processing started: Tue Dec 30 07:35:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1767090954205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767090954205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Compressor42_8bits_mais -c Compressor42_8bits_mais " "Command: quartus_map --read_settings_files=on --write_settings_files=off Compressor42_8bits_mais -c Compressor42_8bits_mais" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767090954205 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1767090954387 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1767090954387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_compressor_42_8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level_compressor_42_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_compressor_42_8b-Behavioral " "Found design unit 1: top_level_compressor_42_8b-Behavioral" {  } { { "top_level_compressor_42_8b.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_8bits/compressor_mais/top_level_compressor_42_8b.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767090960053 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_compressor_42_8b " "Found entity 1: top_level_compressor_42_8b" {  } { { "top_level_compressor_42_8b.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_8bits/compressor_mais/top_level_compressor_42_8b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767090960053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767090960053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_d8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ff_d8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FF_D8-rtl " "Found design unit 1: FF_D8-rtl" {  } { { "FF_D8.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_8bits/compressor_mais/FF_D8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767090960054 ""} { "Info" "ISGN_ENTITY_NAME" "1 FF_D8 " "Found entity 1: FF_D8" {  } { { "FF_D8.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_8bits/compressor_mais/FF_D8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767090960054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767090960054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_d2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ff_d2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FF_D2-rtl " "Found design unit 1: FF_D2-rtl" {  } { { "FF_D2.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_8bits/compressor_mais/FF_D2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767090960055 ""} { "Info" "ISGN_ENTITY_NAME" "1 FF_D2 " "Found entity 1: FF_D2" {  } { { "FF_D2.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_8bits/compressor_mais/FF_D2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767090960055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767090960055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compressor_42_8b_mais.vhd 12 5 " "Found 12 design units, including 5 entities, in source file compressor_42_8b_mais.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HALF_ADDER-Behavioral " "Found design unit 1: HALF_ADDER-Behavioral" {  } { { "compressor_42_8b_mais.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_8bits/compressor_mais/compressor_42_8b_mais.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767090960057 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FULL_ADDER-RCAcomportamento4m28b " "Found design unit 2: FULL_ADDER-RCAcomportamento4m28b" {  } { { "compressor_42_8b_mais.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_8bits/compressor_mais/compressor_42_8b_mais.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767090960057 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux_1bit-comportamento " "Found design unit 3: mux_1bit-comportamento" {  } { { "compressor_42_8b_mais.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_8bits/compressor_mais/compressor_42_8b_mais.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767090960057 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 my_components1 " "Found design unit 4: my_components1" {  } { { "compressor_42_8b_mais.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_8bits/compressor_mais/compressor_42_8b_mais.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767090960057 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 compressor_4entradas-comportamento " "Found design unit 5: compressor_4entradas-comportamento" {  } { { "compressor_42_8b_mais.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_8bits/compressor_mais/compressor_42_8b_mais.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767090960057 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 my_components2 " "Found design unit 6: my_components2" {  } { { "compressor_42_8b_mais.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_8bits/compressor_mais/compressor_42_8b_mais.vhd" 130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767090960057 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 compressor_42_8b_mais-comportamento " "Found design unit 7: compressor_42_8b_mais-comportamento" {  } { { "compressor_42_8b_mais.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_8bits/compressor_mais/compressor_42_8b_mais.vhd" 155 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767090960057 ""} { "Info" "ISGN_ENTITY_NAME" "1 HALF_ADDER " "Found entity 1: HALF_ADDER" {  } { { "compressor_42_8b_mais.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_8bits/compressor_mais/compressor_42_8b_mais.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767090960057 ""} { "Info" "ISGN_ENTITY_NAME" "2 FULL_ADDER " "Found entity 2: FULL_ADDER" {  } { { "compressor_42_8b_mais.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_8bits/compressor_mais/compressor_42_8b_mais.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767090960057 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_1bit " "Found entity 3: mux_1bit" {  } { { "compressor_42_8b_mais.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_8bits/compressor_mais/compressor_42_8b_mais.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767090960057 ""} { "Info" "ISGN_ENTITY_NAME" "4 compressor_4entradas " "Found entity 4: compressor_4entradas" {  } { { "compressor_42_8b_mais.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_8bits/compressor_mais/compressor_42_8b_mais.vhd" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767090960057 ""} { "Info" "ISGN_ENTITY_NAME" "5 compressor_42_8b_mais " "Found entity 5: compressor_42_8b_mais" {  } { { "compressor_42_8b_mais.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_8bits/compressor_mais/compressor_42_8b_mais.vhd" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767090960057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767090960057 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "S top_level_compressor_42_8b.vhd(79) " "VHDL Association List error at top_level_compressor_42_8b.vhd(79): formal \"S\" does not exist" {  } { { "top_level_compressor_42_8b.vhd" "" { Text "F:/github_projects/New JICS/Compressor42_8bits/compressor_mais/top_level_compressor_42_8b.vhd" 79 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1767090960060 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767090960136 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 30 07:36:00 2025 " "Processing ended: Tue Dec 30 07:36:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767090960136 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767090960136 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767090960136 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1767090960136 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 3 s 1  " "Quartus Prime Flow was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1767090960747 ""}
