from one_bit_register import OneBitRegister
from random import randrange, triangular
from data_latch import DataLatch
from sr_latch import SrLatch
from xor_gate import XorGate
from or_gate import OrGate
from nand_gate import NandGate
from buffer import Buffer
from not_gate import NotGate
from and_gate import AndGate
from nor_gate import NorGate
from xnor_gate import XnorGate

if __name__ == "__main__":
    d = DataLatch([False,False])
    print(d.output)
    d.update([True,True])   
    print(d.output)
    d.update([False,False])   
    print(d.output)
    d.update([False,True])    
    print(d.output)



