

================================================================
== Vitis HLS Report for 'runge_kutta_45_Pipeline_sq_sum_loop'
================================================================
* Date:           Tue Jun 13 00:34:36 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  27.204 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        8|        8|  0.400 us|  0.400 us|    8|    8|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sq_sum_loop  |        6|        6|         2|          1|          1|     6|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.23>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Result_s = alloca i32 1"   --->   Operation 5 'alloca' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i202 0, i202 %p_Result_s"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body304"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_5 = load i3 %i" [src/runge_kutta_45.cpp:246]   --->   Operation 10 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.13ns)   --->   "%icmp_ln246 = icmp_eq  i3 %i_5, i3 6" [src/runge_kutta_45.cpp:246]   --->   Operation 12 'icmp' 'icmp_ln246' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.65ns)   --->   "%add_ln246 = add i3 %i_5, i3 1" [src/runge_kutta_45.cpp:246]   --->   Operation 14 'add' 'add_ln246' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln246 = br i1 %icmp_ln246, void %for.body304.split, void %_ZlSILi202ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i.preheader.exitStub" [src/runge_kutta_45.cpp:246]   --->   Operation 15 'br' 'br_ln246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i3 %i_5" [src/headers/fxp_sqrt.h:73]   --->   Operation 16 'zext' 'zext_ln73' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%e_V_addr = getelementptr i100 %e_V, i64 0, i64 %zext_ln73"   --->   Operation 17 'getelementptr' 'e_V_addr' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (2.30ns)   --->   "%r_V = load i3 %e_V_addr"   --->   Operation 18 'load' 'r_V' <Predicate = (!icmp_ln246)> <Delay = 2.30> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 100> <Depth = 6> <RAM>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln246 = store i3 %add_ln246, i3 %i" [src/runge_kutta_45.cpp:246]   --->   Operation 19 'store' 'store_ln246' <Predicate = (!icmp_ln246)> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_load = load i202 %p_Result_s"   --->   Operation 29 'load' 'p_Result_load' <Predicate = (icmp_ln246)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i202P0A, i202 %X_V_7_out, i202 %p_Result_load"   --->   Operation 30 'write' 'write_ln0' <Predicate = (icmp_ln246)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 31 'ret' 'ret_ln0' <Predicate = (icmp_ln246)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 27.2>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_Result_load_2 = load i202 %p_Result_s"   --->   Operation 20 'load' 'p_Result_load_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln246 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [src/runge_kutta_45.cpp:246]   --->   Operation 21 'specloopname' 'specloopname_ln246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/2] (2.30ns)   --->   "%r_V = load i3 %e_V_addr"   --->   Operation 22 'load' 'r_V' <Predicate = true> <Delay = 2.30> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 100> <Depth = 6> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln1317 = sext i100 %r_V"   --->   Operation 23 'sext' 'sext_ln1317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (15.8ns)   --->   "%r_V_4 = mul i200 %sext_ln1317, i200 %sext_ln1317"   --->   Operation 24 'mul' 'r_V_4' <Predicate = true> <Delay = 15.8> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 15.8> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln859 = sext i200 %r_V_4"   --->   Operation 25 'sext' 'sext_ln859' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (7.49ns)   --->   "%p_Val2_s = add i202 %sext_ln859, i202 %p_Result_load_2"   --->   Operation 26 'add' 'p_Val2_s' <Predicate = true> <Delay = 7.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 7.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln246 = store i202 %p_Val2_s, i202 %p_Result_s" [src/runge_kutta_45.cpp:246]   --->   Operation 27 'store' 'store_ln246' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln246 = br void %for.body304" [src/runge_kutta_45.cpp:246]   --->   Operation 28 'br' 'br_ln246' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 3.24ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', src/runge_kutta_45.cpp:246) on local variable 'i' [9]  (0 ns)
	'add' operation ('add_ln246', src/runge_kutta_45.cpp:246) [13]  (1.65 ns)
	'store' operation ('store_ln246', src/runge_kutta_45.cpp:246) of variable 'add_ln246', src/runge_kutta_45.cpp:246 on local variable 'i' [25]  (1.59 ns)

 <State 2>: 27.2ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'e_V' [20]  (2.3 ns)
	'mul' operation ('r.V') [22]  (15.8 ns)
	'add' operation ('__Val2__') [24]  (7.5 ns)
	'store' operation ('store_ln246', src/runge_kutta_45.cpp:246) of variable '__Val2__' on local variable '__Result__' [26]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
