<module name="DSS0_DISPC_0_COMMON_M" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="DISPC_0_COMMON_M_DSS_REVISION" acronym="DISPC_0_COMMON_M_DSS_REVISION" offset="0x4" width="32" description="">
		<bitfield id="MODID" width="16" begin="31" end="16" resetval="0x25600" description="Module ID Field" range="31 - 16" rwaccess="R"/> 
		<bitfield id="REVRTL" width="5" begin="15" end="11" resetval="0x6" description="RTL Revision" range="15 - 11" rwaccess="R"/> 
		<bitfield id="REVMAJOR" width="3" begin="10" end="8" resetval="0x2" description="Major Revision" range="10 - 8" rwaccess="R"/> 
		<bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom" range="7 - 6" rwaccess="R"/> 
		<bitfield id="REVMIN" width="6" begin="5" end="0" resetval="0x1" description="Minor Revision" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="DISPC_0_COMMON_M_DSS_SYSCONFIG" acronym="DISPC_0_COMMON_M_DSS_SYSCONFIG" offset="0x8" width="32" description="">
		<bitfield id="RESERVED4" width="18" begin="31" end="14" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="31 - 14" rwaccess="R"/> 
		<bitfield id="RESERVED3" width="6" begin="13" end="8" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="13 - 8" rwaccess="R"/> 
		<bitfield id="RESERVED2" width="2" begin="7" end="6" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="7 - 6" rwaccess="R"/> 
		<bitfield id="WARMRESET" width="1" begin="5" end="5" resetval="0x0" description="Warm reset. Setting this bit to 1 triggers a module warm reset. The bit is automatically reset by the hardware. During read, it always returns 0. The warm reset keeps the configuration registers unchanged" range="5" rwaccess="R/W"/> 
		<bitfield id="IDLEMODE" width="2" begin="4" end="3" resetval="0x2" description="Deprecated" range="4 - 3" rwaccess="R/W"/> 
		<bitfield id="RESERVED1" width="1" begin="2" end="2" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="2" rwaccess="R"/> 
		<bitfield id="SOFTRESET" width="1" begin="1" end="1" resetval="0x0" description="Software reset. Setting this bit to 1 triggers a module reset. The bit is automatically reset by the hardware. During read, it always returns 0" range="1" rwaccess="R/W"/> 
		<bitfield id="AUTOCLKGATING" width="1" begin="0" end="0" resetval="0x1" description="Internal clock gating strategy" range="0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_COMMON_M_DSS_SYSSTATUS" acronym="DISPC_0_COMMON_M_DSS_SYSSTATUS" offset="0x20" width="32" description="">
		<bitfield id="DISPC_IDLE_STATUS" width="1" begin="9" end="9" resetval="0x1" description="Idle status of DISPC" range="9" rwaccess="R"/> 
		<bitfield id="DISPC_VP_RESETDONE" width="4" begin="4" end="1" resetval="0x15" description="Reset status of VP[3:0] pixel clock domain" range="4 - 1" rwaccess="R"/> 
		<bitfield id="DISPC_FUNC_RESETDONE" width="1" begin="0" end="0" resetval="0x1" description="Reset status of DISPC Functional clock domain" range="0" rwaccess="R"/>
	</register>
	<register id="DISPC_0_COMMON_M_DISPC_IRQSTATUS_RAW" acronym="DISPC_0_COMMON_M_DISPC_IRQSTATUS_RAW" offset="0x28" width="32" description="">
		<bitfield id="DUMMY_IRQ" width="1" begin="16" end="16" resetval="0x0" description="Dummy IRQ STATUS- Reserved for future use" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="DUMMY1_IRQ" width="1" begin="15" end="15" resetval="0x0" description="Dummy IRQ STATUS- Reserved for future use" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="WB_IRQ" width="1" begin="14" end="14" resetval="0x0" description="WB IRQ STATUS. Register indicates the WB pipeline interrupt events if WB pipeline is present" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="VID_IRQ" width="4" begin="7" end="4" resetval="0x0" description="VID IRQ STATUS. Register indicates the Video pipeline[s] interrupt events. [0] -> VID1, [1] -> VIDL1, [2] -> VID2, [3] -> VIDL2" range="7 - 4" rwaccess="R/W1TS"/> 
		<bitfield id="VP_IRQ" width="4" begin="3" end="0" resetval="0x0" description="VP[3:0] IRQ STATUS. Register indicates the Video Port[s] interrupt events" range="3 - 0" rwaccess="R/W1TS"/>
	</register>
	<register id="DISPC_0_COMMON_M_DISPC_IRQSTATUS" acronym="DISPC_0_COMMON_M_DISPC_IRQSTATUS" offset="0x2C" width="32" description="">
		<bitfield id="DUMMY_IRQ" width="1" begin="16" end="16" resetval="0x0" description="Dummy IRQ STATUS-Reserved for future use" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="DUMMY1_IRQ" width="1" begin="15" end="15" resetval="0x0" description="Dummy IRQ STATUS-Reserved for future use" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="WB_IRQ" width="1" begin="14" end="14" resetval="0x0" description="WB IRQ STATUS. Register indicates the WB pipeline interrupt events if WB pipeline is present" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="VID_IRQ" width="4" begin="7" end="4" resetval="0x0" description="VID IRQ STATUS. Register indicates the Video pipeline[s] interrupt events.[0] -> VID1, [1] -> VIDL1, [2] -> VID2, [3] -> VIDL2" range="7 - 4" rwaccess="R/W1TC"/> 
		<bitfield id="VP_IRQ" width="4" begin="3" end="0" resetval="0x0" description="VP[3:0] IRQ STATUS. Register indicates the Video Port[s] interrupt events" range="3 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="DISPC_0_COMMON_M_DISPC_IRQENABLE_SET" acronym="DISPC_0_COMMON_M_DISPC_IRQENABLE_SET" offset="0x30" width="32" description="">
		<bitfield id="SET_DUMMY_IRQ" width="1" begin="16" end="16" resetval="0x0" description="Dummy IRQ" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="SET_DUMMY1_IRQ" width="1" begin="15" end="15" resetval="0x0" description="Dummy IRQ" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="SET_WB_IRQ" width="1" begin="14" end="14" resetval="0x0" description="WB IRQ, if WB pipeline is present" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="SET_VID_IRQ" width="4" begin="7" end="4" resetval="0x0" description="VID IRQ. [0] -> VID1, [1] -> VIDL1, [2] -> VID2, [3] -> VIDL2" range="7 - 4" rwaccess="R/W1TS"/> 
		<bitfield id="SET_VP_IRQ" width="4" begin="3" end="0" resetval="0x0" description="VP[3:0] IRQ" range="3 - 0" rwaccess="R/W1TS"/>
	</register>
	<register id="DISPC_0_COMMON_M_DISPC_IRQENABLE_CLR" acronym="DISPC_0_COMMON_M_DISPC_IRQENABLE_CLR" offset="0x34" width="32" description="">
		<bitfield id="CLR_DUMMY_IRQ" width="1" begin="16" end="16" resetval="0x0" description="Dummy IRQ" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="CLR_DUMMY1_IRQ" width="1" begin="15" end="15" resetval="0x0" description="Dummy IRQ" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="CLR_WB_IRQ" width="1" begin="14" end="14" resetval="0x0" description="WB IRQ,  if WB pipeline is present" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="CLR_VID_IRQ" width="4" begin="7" end="4" resetval="0x0" description="VID IRQ.[0] -> VID1, [1] -> VIDL1, [2] -> VID2, [3] -> VIDL2" range="7 - 4" rwaccess="R/W1TC"/> 
		<bitfield id="CLR_VP_IRQ" width="4" begin="3" end="0" resetval="0x0" description="VP[3:0] IRQ" range="3 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="DISPC_0_COMMON_M_VID_IRQENABLE_0" acronym="DISPC_0_COMMON_M_VID_IRQENABLE_0" offset="0x38" width="32" description="">
		<bitfield id="FBDC_ILLEGALTILEREQ_EN" width="1" begin="4" end="4" resetval="0x0" description="FBDC IRQ, Illegal tile req detected" range="4" rwaccess="R/W"/> 
		<bitfield id="FBDC_CORRUPTTILE_EN" width="1" begin="3" end="3" resetval="0x0" description="FBDC IRQ. Corrupt tile detected" range="3" rwaccess="R/W"/> 
		<bitfield id="SAFETYREGION_EN" width="1" begin="2" end="2" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="2" rwaccess="R/W"/> 
		<bitfield id="VIDENDWINDOW_EN" width="1" begin="1" end="1" resetval="0x0" description="Video End Window. This is raised by the DMA engine when the full video data has been sent to the pipeline" range="1" rwaccess="R/W"/> 
		<bitfield id="VIDBUFFERUNDERFLOW_EN" width="1" begin="0" end="0" resetval="0x0" description="Video DMA Buffer Underflow. This is raised when the DMA buffer does not have the data requested by the Video pipeline" range="0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_COMMON_M_VID_IRQENABLE_1" acronym="DISPC_0_COMMON_M_VID_IRQENABLE_1" offset="0x3C" width="32" description="">
		<bitfield id="FBDC_ILLEGALTILEREQ_EN" width="1" begin="4" end="4" resetval="0x0" description="FBDC IRQ, Illegal tile req detected" range="4" rwaccess="R/W"/> 
		<bitfield id="FBDC_CORRUPTTILE_EN" width="1" begin="3" end="3" resetval="0x0" description="FBDC IRQ. Corrupt tile detected" range="3" rwaccess="R/W"/> 
		<bitfield id="SAFETYREGION_EN" width="1" begin="2" end="2" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="2" rwaccess="R/W"/> 
		<bitfield id="VIDENDWINDOW_EN" width="1" begin="1" end="1" resetval="0x0" description="Video End Window. This is raised by the DMA engine when the full video data has been sent to the pipeline" range="1" rwaccess="R/W"/> 
		<bitfield id="VIDBUFFERUNDERFLOW_EN" width="1" begin="0" end="0" resetval="0x0" description="Video DMA Buffer Underflow. This is raised when the DMA buffer does not have the data requested by the Video pipeline" range="0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_COMMON_M_VID_IRQENABLE_2" acronym="DISPC_0_COMMON_M_VID_IRQENABLE_2" offset="0x40" width="32" description="">
		<bitfield id="FBDC_ILLEGALTILEREQ_EN" width="1" begin="4" end="4" resetval="0x0" description="FBDC IRQ, Illegal tile req detected" range="4" rwaccess="R/W"/> 
		<bitfield id="FBDC_CORRUPTTILE_EN" width="1" begin="3" end="3" resetval="0x0" description="FBDC IRQ. Corrupt tile detected" range="3" rwaccess="R/W"/> 
		<bitfield id="SAFETYREGION_EN" width="1" begin="2" end="2" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="2" rwaccess="R/W"/> 
		<bitfield id="VIDENDWINDOW_EN" width="1" begin="1" end="1" resetval="0x0" description="Video End Window. This is raised by the DMA engine when the full video data has been sent to the pipeline" range="1" rwaccess="R/W"/> 
		<bitfield id="VIDBUFFERUNDERFLOW_EN" width="1" begin="0" end="0" resetval="0x0" description="Video DMA Buffer Underflow. This is raised when the DMA buffer does not have the data requested by the Video pipeline" range="0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_COMMON_M_VID_IRQENABLE_3" acronym="DISPC_0_COMMON_M_VID_IRQENABLE_3" offset="0x44" width="32" description="">
		<bitfield id="FBDC_ILLEGALTILEREQ_EN" width="1" begin="4" end="4" resetval="0x0" description="FBDC IRQ, Illegal tile req detected" range="4" rwaccess="R/W"/> 
		<bitfield id="FBDC_CORRUPTTILE_EN" width="1" begin="3" end="3" resetval="0x0" description="FBDC IRQ. Corrupt tile detected" range="3" rwaccess="R/W"/> 
		<bitfield id="SAFETYREGION_EN" width="1" begin="2" end="2" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="2" rwaccess="R/W"/> 
		<bitfield id="VIDENDWINDOW_EN" width="1" begin="1" end="1" resetval="0x0" description="Video End Window. This is raised by the DMA engine when the full video data has been sent to the pipeline" range="1" rwaccess="R/W"/> 
		<bitfield id="VIDBUFFERUNDERFLOW_EN" width="1" begin="0" end="0" resetval="0x0" description="Video DMA Buffer Underflow. This is raised when the DMA buffer does not have the data requested by the Video pipeline" range="0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_COMMON_M_VID_IRQSTATUS_0" acronym="DISPC_0_COMMON_M_VID_IRQSTATUS_0" offset="0x48" width="32" description="">
		<bitfield id="FBDC_ILLEGALTILEREQ_IRQ" width="1" begin="4" end="4" resetval="0x0" description="FBDC IRQ, Illegal tile req detected" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="FBDC_CORRUPTTILE_IRQ" width="1" begin="3" end="3" resetval="0x0" description="FBDC IRQ. Corrupt tile detected" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="SAFETYREGION_IRQ" width="1" begin="2" end="2" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="VIDENDWINDOW_IRQ" width="1" begin="1" end="1" resetval="0x0" description="Video End Window. This is raised by the DMA engine when the full video data has been sent to the pipeline" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="VIDBUFFERUNDERFLOW_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Video DMA Buffer Underflow. This is raised when the DMA buffer does not have the data requested by the Video pipeline" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="DISPC_0_COMMON_M_VID_IRQSTATUS_1" acronym="DISPC_0_COMMON_M_VID_IRQSTATUS_1" offset="0x4C" width="32" description="">
		<bitfield id="FBDC_ILLEGALTILEREQ_IRQ" width="1" begin="4" end="4" resetval="0x0" description="FBDC IRQ, Illegal tile req detected" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="FBDC_CORRUPTTILE_IRQ" width="1" begin="3" end="3" resetval="0x0" description="FBDC IRQ. Corrupt tile detected" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="SAFETYREGION_IRQ" width="1" begin="2" end="2" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="VIDENDWINDOW_IRQ" width="1" begin="1" end="1" resetval="0x0" description="Video End Window. This is raised by the DMA engine when the full video data has been sent to the pipeline" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="VIDBUFFERUNDERFLOW_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Video DMA Buffer Underflow. This is raised when the DMA buffer does not have the data requested by the Video pipeline" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="DISPC_0_COMMON_M_VID_IRQSTATUS_2" acronym="DISPC_0_COMMON_M_VID_IRQSTATUS_2" offset="0x50" width="32" description="">
		<bitfield id="FBDC_ILLEGALTILEREQ_IRQ" width="1" begin="4" end="4" resetval="0x0" description="FBDC IRQ, Illegal tile req detected" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="FBDC_CORRUPTTILE_IRQ" width="1" begin="3" end="3" resetval="0x0" description="FBDC IRQ. Corrupt tile detected" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="SAFETYREGION_IRQ" width="1" begin="2" end="2" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="VIDENDWINDOW_IRQ" width="1" begin="1" end="1" resetval="0x0" description="Video End Window. This is raised by the DMA engine when the full video data has been sent to the pipeline" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="VIDBUFFERUNDERFLOW_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Video DMA Buffer Underflow. This is raised when the DMA buffer does not have the data requested by the Video pipeline" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="DISPC_0_COMMON_M_VID_IRQSTATUS_3" acronym="DISPC_0_COMMON_M_VID_IRQSTATUS_3" offset="0x54" width="32" description="">
		<bitfield id="FBDC_ILLEGALTILEREQ_IRQ" width="1" begin="4" end="4" resetval="0x0" description="FBDC IRQ, Illegal tile req detected" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="FBDC_CORRUPTTILE_IRQ" width="1" begin="3" end="3" resetval="0x0" description="FBDC IRQ. Corrupt tile detected" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="SAFETYREGION_IRQ" width="1" begin="2" end="2" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="VIDENDWINDOW_IRQ" width="1" begin="1" end="1" resetval="0x0" description="Video End Window. This is raised by the DMA engine when the full video data has been sent to the pipeline" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="VIDBUFFERUNDERFLOW_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Video DMA Buffer Underflow. This is raised when the DMA buffer does not have the data requested by the Video pipeline" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="DISPC_0_COMMON_M_VP_IRQENABLE_0" acronym="DISPC_0_COMMON_M_VP_IRQENABLE_0" offset="0x58" width="32" description="">
		<bitfield id="SAFETYREGION1_EN" width="4" begin="16" end="13" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region 4-7" range="16 - 13" rwaccess="R/W"/> 
		<bitfield id="DUMMY_EN" width="1" begin="12" end="12" resetval="0x0" description="Dummy IRQ for future use" range="12" rwaccess="R/W"/> 
		<bitfield id="VPSYNC_EN" width="1" begin="11" end="11" resetval="0x0" description="Go bit clear event" range="11" rwaccess="R/W"/> 
		<bitfield id="SECURITYVIOLATION_EN" width="1" begin="10" end="10" resetval="0x0" description="Security Violation interrupt for OVR/VP. Non-secure OVR/VP connected to secure VID" range="10" rwaccess="R/W"/> 
		<bitfield id="SAFETYREGION_EN" width="4" begin="9" end="6" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region 0-3" range="9 - 6" rwaccess="R/W"/> 
		<bitfield id="ACBIASCOUNTSTATUS_EN" width="1" begin="5" end="5" resetval="0x0" description="AC BIAS transition counter has decremented to zero" range="5" rwaccess="R/W"/> 
		<bitfield id="VPSYNCLOST_EN" width="1" begin="4" end="4" resetval="0x0" description="Synchronization Lost for Video Port" range="4" rwaccess="R/W"/> 
		<bitfield id="VPPROGRAMMEDLINENUMBER_EN" width="1" begin="3" end="3" resetval="0x0" description="Programmed Line Number. It indicates that the scan of the display has reached the programmed user line number" range="3" rwaccess="R/W"/> 
		<bitfield id="VPVSYNC_ODD_EN" width="1" begin="2" end="2" resetval="0x0" description="VSYNC for odd field from interlace mode only" range="2" rwaccess="R/W"/> 
		<bitfield id="VPVSYNC_EN" width="1" begin="1" end="1" resetval="0x0" description="Vertical Synchronization for VP" range="1" rwaccess="R/W"/> 
		<bitfield id="VPFRAMEDONE_EN" width="1" begin="0" end="0" resetval="0x0" description="Frame Done for Video Port. VP output has been disabled by user. All the data have been sent" range="0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_COMMON_M_VP_IRQENABLE_1" acronym="DISPC_0_COMMON_M_VP_IRQENABLE_1" offset="0x5C" width="32" description="">
		<bitfield id="SAFETYREGION1_EN" width="4" begin="16" end="13" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region 4-7" range="16 - 13" rwaccess="R/W"/> 
		<bitfield id="DUMMY_EN" width="1" begin="12" end="12" resetval="0x0" description="Dummy IRQ for future use" range="12" rwaccess="R/W"/> 
		<bitfield id="VPSYNC_EN" width="1" begin="11" end="11" resetval="0x0" description="Go bit clear event" range="11" rwaccess="R/W"/> 
		<bitfield id="SECURITYVIOLATION_EN" width="1" begin="10" end="10" resetval="0x0" description="Security Violation interrupt for OVR/VP. Non-secure OVR/VP connected to secure VID" range="10" rwaccess="R/W"/> 
		<bitfield id="SAFETYREGION_EN" width="4" begin="9" end="6" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region 0-3" range="9 - 6" rwaccess="R/W"/> 
		<bitfield id="ACBIASCOUNTSTATUS_EN" width="1" begin="5" end="5" resetval="0x0" description="AC BIAS transition counter has decremented to zero" range="5" rwaccess="R/W"/> 
		<bitfield id="VPSYNCLOST_EN" width="1" begin="4" end="4" resetval="0x0" description="Synchronization Lost for Video Port" range="4" rwaccess="R/W"/> 
		<bitfield id="VPPROGRAMMEDLINENUMBER_EN" width="1" begin="3" end="3" resetval="0x0" description="Programmed Line Number. It indicates that the scan of the display has reached the programmed user line number" range="3" rwaccess="R/W"/> 
		<bitfield id="VPVSYNC_ODD_EN" width="1" begin="2" end="2" resetval="0x0" description="VSYNC for odd field from interlace mode only" range="2" rwaccess="R/W"/> 
		<bitfield id="VPVSYNC_EN" width="1" begin="1" end="1" resetval="0x0" description="Vertical Synchronization for VP" range="1" rwaccess="R/W"/> 
		<bitfield id="VPFRAMEDONE_EN" width="1" begin="0" end="0" resetval="0x0" description="Frame Done for Video Port. VP output has been disabled by user. All the data have been sent" range="0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_COMMON_M_VP_IRQENABLE_2" acronym="DISPC_0_COMMON_M_VP_IRQENABLE_2" offset="0x60" width="32" description="">
		<bitfield id="SAFETYREGION1_EN" width="4" begin="16" end="13" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region 4-7" range="16 - 13" rwaccess="R/W"/> 
		<bitfield id="DUMMY_EN" width="1" begin="12" end="12" resetval="0x0" description="Dummy IRQ for future use" range="12" rwaccess="R/W"/> 
		<bitfield id="VPSYNC_EN" width="1" begin="11" end="11" resetval="0x0" description="Go bit clear event" range="11" rwaccess="R/W"/> 
		<bitfield id="SECURITYVIOLATION_EN" width="1" begin="10" end="10" resetval="0x0" description="Security Violation interrupt for OVR/VP. Non-secure OVR/VP connected to secure VID" range="10" rwaccess="R/W"/> 
		<bitfield id="SAFETYREGION_EN" width="4" begin="9" end="6" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region 0-3" range="9 - 6" rwaccess="R/W"/> 
		<bitfield id="ACBIASCOUNTSTATUS_EN" width="1" begin="5" end="5" resetval="0x0" description="AC BIAS transition counter has decremented to zero" range="5" rwaccess="R/W"/> 
		<bitfield id="VPSYNCLOST_EN" width="1" begin="4" end="4" resetval="0x0" description="Synchronization Lost for Video Port" range="4" rwaccess="R/W"/> 
		<bitfield id="VPPROGRAMMEDLINENUMBER_EN" width="1" begin="3" end="3" resetval="0x0" description="Programmed Line Number. It indicates that the scan of the display has reached the programmed user line number" range="3" rwaccess="R/W"/> 
		<bitfield id="VPVSYNC_ODD_EN" width="1" begin="2" end="2" resetval="0x0" description="VSYNC for odd field from interlace mode only" range="2" rwaccess="R/W"/> 
		<bitfield id="VPVSYNC_EN" width="1" begin="1" end="1" resetval="0x0" description="Vertical Synchronization for VP" range="1" rwaccess="R/W"/> 
		<bitfield id="VPFRAMEDONE_EN" width="1" begin="0" end="0" resetval="0x0" description="Frame Done for Video Port. VP output has been disabled by user. All the data have been sent" range="0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_COMMON_M_VP_IRQENABLE_3" acronym="DISPC_0_COMMON_M_VP_IRQENABLE_3" offset="0x64" width="32" description="">
		<bitfield id="SAFETYREGION1_EN" width="4" begin="16" end="13" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region 4-7" range="16 - 13" rwaccess="R/W"/> 
		<bitfield id="DUMMY_EN" width="1" begin="12" end="12" resetval="0x0" description="Dummy IRQ for future use" range="12" rwaccess="R/W"/> 
		<bitfield id="VPSYNC_EN" width="1" begin="11" end="11" resetval="0x0" description="Go bit clear event" range="11" rwaccess="R/W"/> 
		<bitfield id="SECURITYVIOLATION_EN" width="1" begin="10" end="10" resetval="0x0" description="Security Violation interrupt for OVR/VP. Non-secure OVR/VP connected to secure VID" range="10" rwaccess="R/W"/> 
		<bitfield id="SAFETYREGION_EN" width="4" begin="9" end="6" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region 0-3" range="9 - 6" rwaccess="R/W"/> 
		<bitfield id="ACBIASCOUNTSTATUS_EN" width="1" begin="5" end="5" resetval="0x0" description="AC BIAS transition counter has decremented to zero" range="5" rwaccess="R/W"/> 
		<bitfield id="VPSYNCLOST_EN" width="1" begin="4" end="4" resetval="0x0" description="Synchronization Lost for Video Port" range="4" rwaccess="R/W"/> 
		<bitfield id="VPPROGRAMMEDLINENUMBER_EN" width="1" begin="3" end="3" resetval="0x0" description="Programmed Line Number. It indicates that the scan of the display has reached the programmed user line number" range="3" rwaccess="R/W"/> 
		<bitfield id="VPVSYNC_ODD_EN" width="1" begin="2" end="2" resetval="0x0" description="VSYNC for odd field from interlace mode only" range="2" rwaccess="R/W"/> 
		<bitfield id="VPVSYNC_EN" width="1" begin="1" end="1" resetval="0x0" description="Vertical Synchronization for VP" range="1" rwaccess="R/W"/> 
		<bitfield id="VPFRAMEDONE_EN" width="1" begin="0" end="0" resetval="0x0" description="Frame Done for Video Port. VP output has been disabled by user. All the data have been sent" range="0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_COMMON_M_VP_IRQSTATUS_0" acronym="DISPC_0_COMMON_M_VP_IRQSTATUS_0" offset="0x68" width="32" description="">
		<bitfield id="SAFETYREGION1_IRQ" width="4" begin="16" end="13" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region 4-7" range="16 - 13" rwaccess="R/W1TC"/> 
		<bitfield id="DUMMY_IRQ" width="1" begin="12" end="12" resetval="0x0" description="Dummy IRQ for future use" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="VPSYNC_IRQ" width="1" begin="11" end="11" resetval="0x0" description="Go bit clear event" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="SECURITYVIOLATION_IRQ" width="1" begin="10" end="10" resetval="0x0" description="Security Violation IRQ. Non-secure OVR/VP connected to secure VID" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="SAFETYREGION_IRQ" width="4" begin="9" end="6" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region 0-3" range="9 - 6" rwaccess="R/W1TC"/> 
		<bitfield id="ACBIASCOUNTSTATUS_IRQ" width="1" begin="5" end="5" resetval="0x0" description="AC BIAS transition counter has decremented to zero" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="VPSYNCLOST_IRQ" width="1" begin="4" end="4" resetval="0x0" description="Synchronization Lost on VP output. The required data are not output at the correct time due to too short blanking periods or stall of at least one pipelines associated with VP output" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="VPPROGRAMMEDLINENUMBER_IRQ" width="1" begin="3" end="3" resetval="0x0" description="Programmed Line Number. It indicates that the scan of the display has reached the programmed user line number" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="VPVSYNC_ODD_IRQ" width="1" begin="2" end="2" resetval="0x0" description="VSYNC for odd field. For interlace mode only" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="VPVSYNC_IRQ" width="1" begin="1" end="1" resetval="0x0" description="Vertical Synchronization for VP output. It is used as VSYNC_EVEN in case of interlace mode" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="VPFRAMEDONE_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Frame Done for VP. VP output has been disabled by user All the data have been sent" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="DISPC_0_COMMON_M_VP_IRQSTATUS_1" acronym="DISPC_0_COMMON_M_VP_IRQSTATUS_1" offset="0x6C" width="32" description="">
		<bitfield id="SAFETYREGION1_IRQ" width="4" begin="16" end="13" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region 4-7" range="16 - 13" rwaccess="R/W1TC"/> 
		<bitfield id="DUMMY_IRQ" width="1" begin="12" end="12" resetval="0x0" description="Dummy IRQ for future use" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="VPSYNC_IRQ" width="1" begin="11" end="11" resetval="0x0" description="Go bit clear event" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="SECURITYVIOLATION_IRQ" width="1" begin="10" end="10" resetval="0x0" description="Security Violation IRQ. Non-secure OVR/VP connected to secure VID" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="SAFETYREGION_IRQ" width="4" begin="9" end="6" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region 0-3" range="9 - 6" rwaccess="R/W1TC"/> 
		<bitfield id="ACBIASCOUNTSTATUS_IRQ" width="1" begin="5" end="5" resetval="0x0" description="AC BIAS transition counter has decremented to zero" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="VPSYNCLOST_IRQ" width="1" begin="4" end="4" resetval="0x0" description="Synchronization Lost on VP output. The required data are not output at the correct time due to too short blanking periods or stall of at least one pipelines associated with VP output" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="VPPROGRAMMEDLINENUMBER_IRQ" width="1" begin="3" end="3" resetval="0x0" description="Programmed Line Number. It indicates that the scan of the display has reached the programmed user line number" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="VPVSYNC_ODD_IRQ" width="1" begin="2" end="2" resetval="0x0" description="VSYNC for odd field. For interlace mode only" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="VPVSYNC_IRQ" width="1" begin="1" end="1" resetval="0x0" description="Vertical Synchronization for VP output. It is used as VSYNC_EVEN in case of interlace mode" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="VPFRAMEDONE_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Frame Done for VP. VP output has been disabled by user All the data have been sent" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="DISPC_0_COMMON_M_VP_IRQSTATUS_2" acronym="DISPC_0_COMMON_M_VP_IRQSTATUS_2" offset="0x70" width="32" description="">
		<bitfield id="SAFETYREGION1_IRQ" width="4" begin="16" end="13" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region 4-7" range="16 - 13" rwaccess="R/W1TC"/> 
		<bitfield id="DUMMY_IRQ" width="1" begin="12" end="12" resetval="0x0" description="Dummy IRQ for future use" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="VPSYNC_IRQ" width="1" begin="11" end="11" resetval="0x0" description="Go bit clear event" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="SECURITYVIOLATION_IRQ" width="1" begin="10" end="10" resetval="0x0" description="Security Violation IRQ. Non-secure OVR/VP connected to secure VID" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="SAFETYREGION_IRQ" width="4" begin="9" end="6" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region 0-3" range="9 - 6" rwaccess="R/W1TC"/> 
		<bitfield id="ACBIASCOUNTSTATUS_IRQ" width="1" begin="5" end="5" resetval="0x0" description="AC BIAS transition counter has decremented to zero" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="VPSYNCLOST_IRQ" width="1" begin="4" end="4" resetval="0x0" description="Synchronization Lost on VP output. The required data are not output at the correct time due to too short blanking periods or stall of at least one pipelines associated with VP output" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="VPPROGRAMMEDLINENUMBER_IRQ" width="1" begin="3" end="3" resetval="0x0" description="Programmed Line Number. It indicates that the scan of the display has reached the programmed user line number" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="VPVSYNC_ODD_IRQ" width="1" begin="2" end="2" resetval="0x0" description="VSYNC for odd field. For interlace mode only" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="VPVSYNC_IRQ" width="1" begin="1" end="1" resetval="0x0" description="Vertical Synchronization for VP output. It is used as VSYNC_EVEN in case of interlace mode" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="VPFRAMEDONE_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Frame Done for VP. VP output has been disabled by user All the data have been sent" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="DISPC_0_COMMON_M_VP_IRQSTATUS_3" acronym="DISPC_0_COMMON_M_VP_IRQSTATUS_3" offset="0x74" width="32" description="">
		<bitfield id="SAFETYREGION1_IRQ" width="4" begin="16" end="13" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region 4-7" range="16 - 13" rwaccess="R/W1TC"/> 
		<bitfield id="DUMMY_IRQ" width="1" begin="12" end="12" resetval="0x0" description="Dummy IRQ for future use" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="VPSYNC_IRQ" width="1" begin="11" end="11" resetval="0x0" description="Go bit clear event" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="SECURITYVIOLATION_IRQ" width="1" begin="10" end="10" resetval="0x0" description="Security Violation IRQ. Non-secure OVR/VP connected to secure VID" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="SAFETYREGION_IRQ" width="4" begin="9" end="6" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region 0-3" range="9 - 6" rwaccess="R/W1TC"/> 
		<bitfield id="ACBIASCOUNTSTATUS_IRQ" width="1" begin="5" end="5" resetval="0x0" description="AC BIAS transition counter has decremented to zero" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="VPSYNCLOST_IRQ" width="1" begin="4" end="4" resetval="0x0" description="Synchronization Lost on VP output. The required data are not output at the correct time due to too short blanking periods or stall of at least one pipelines associated with VP output" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="VPPROGRAMMEDLINENUMBER_IRQ" width="1" begin="3" end="3" resetval="0x0" description="Programmed Line Number. It indicates that the scan of the display has reached the programmed user line number" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="VPVSYNC_ODD_IRQ" width="1" begin="2" end="2" resetval="0x0" description="VSYNC for odd field. For interlace mode only" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="VPVSYNC_IRQ" width="1" begin="1" end="1" resetval="0x0" description="Vertical Synchronization for VP output. It is used as VSYNC_EVEN in case of interlace mode" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="VPFRAMEDONE_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Frame Done for VP. VP output has been disabled by user All the data have been sent" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="DISPC_0_COMMON_M_WB_IRQENABLE" acronym="DISPC_0_COMMON_M_WB_IRQENABLE" offset="0x78" width="32" description="">
		<bitfield id="WBSYNC_EN" width="1" begin="4" end="4" resetval="0x0" description="Write-back sync IRQ. Configuration copied from shadow to work for WB for next frame" range="4" rwaccess="R/W"/> 
		<bitfield id="SECURITYVIOLATION_EN" width="1" begin="3" end="3" resetval="0x0" description="Security Violation IRQ. Non-secure WB connected to a secure VID/OVR" range="3" rwaccess="R/W"/> 
		<bitfield id="WBFRAMEDONE_EN" width="1" begin="2" end="2" resetval="0x0" description="Write-back Frame Done" range="2" rwaccess="R/W"/> 
		<bitfield id="WBUNCOMPLETEERROR_EN" width="1" begin="1" end="1" resetval="0x0" description="The write back buffer has been flushed before been fully drained. Can only occur in WB Capture Mode use-case" range="1" rwaccess="R/W"/> 
		<bitfield id="WBBUFFEROVERFLOW_EN" width="1" begin="0" end="0" resetval="0x0" description="Write-back DMA Buffer Overflow. Can only occur in WB Capture Mode use-case" range="0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_COMMON_M_WB_IRQSTATUS" acronym="DISPC_0_COMMON_M_WB_IRQSTATUS" offset="0x7C" width="32" description="">
		<bitfield id="WBSYNC_IRQ" width="1" begin="4" end="4" resetval="0x0" description="Write-back sync IRQ. Configuration copied from shadow to work for WB for next frame" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="SECURITYVIOLATION_IRQ" width="1" begin="3" end="3" resetval="0x0" description="Security Violation IRQ. Non-secure WB connected to a secure VID/OVR" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="WBFRAMEDONE_IRQ" width="1" begin="2" end="2" resetval="0x0" description="Write-back Frame Done" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="WBUNCOMPLETEERROR_IRQ" width="1" begin="1" end="1" resetval="0x0" description="Write back DMA buffer is flushed before been completely drained. Can only occur in WB Capture Mode use-case" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="WBBUFFEROVERFLOW_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Write-back DMA Buffer Overflow The DMA buffer is full" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="DISPC_0_COMMON_M_DISPC_IRQ_EOI_FUNC" acronym="DISPC_0_COMMON_M_DISPC_IRQ_EOI_FUNC" offset="0x80" width="32" description="">
		<bitfield id="EOI" width="1" begin="0" end="0" resetval="0x0" description="Write 1 to acknowledge a pulse IRQ" range="0" rwaccess="W"/>
	</register>
	<register id="DISPC_0_COMMON_M_DISPC_IRQ_EOI_SAFETY" acronym="DISPC_0_COMMON_M_DISPC_IRQ_EOI_SAFETY" offset="0x84" width="32" description="">
		<bitfield id="EOI" width="1" begin="0" end="0" resetval="0x0" description="Write 1 to acknowledge a pulse IRQ" range="0" rwaccess="W"/>
	</register>
	<register id="DISPC_0_COMMON_M_DISPC_IRQ_EOI_SECURITY" acronym="DISPC_0_COMMON_M_DISPC_IRQ_EOI_SECURITY" offset="0x88" width="32" description="">
		<bitfield id="EOI" width="1" begin="0" end="0" resetval="0x0" description="Write 1 to acknowledge a pulse IRQ" range="0" rwaccess="W"/>
	</register>
	<register id="DISPC_0_COMMON_M_DISPC_SECURE_DISABLE" acronym="DISPC_0_COMMON_M_DISPC_SECURE_DISABLE" offset="0x90" width="32" description="">
		<bitfield id="SECURE_DISABLE" width="1" begin="0" end="0" resetval="0x0" description="Secure disable bit" range="0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_COMMON_M_DISPC_GLOBAL_MFLAG_ATTRIBUTE" acronym="DISPC_0_COMMON_M_DISPC_GLOBAL_MFLAG_ATTRIBUTE" offset="0x98" width="32" description="">
		<bitfield id="MFLAG_START" width="1" begin="6" end="6" resetval="0x0" description="MFLAG_START for DMA master port" range="6" rwaccess="R/W"/> 
		<bitfield id="MFLAG_CTRL" width="2" begin="1" end="0" resetval="0x0" description="MFLAG_CTRL for DMA master port" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_COMMON_M_DISPC_GLOBAL_OUTPUT_ENABLE" acronym="DISPC_0_COMMON_M_DISPC_GLOBAL_OUTPUT_ENABLE" offset="0x9C" width="32" description="">
		<bitfield id="VP_GO" width="4" begin="19" end="16" resetval="0x0" description="Global GO Command for the VP[3:0] output. It is used to synchronize the pipelines associated with the VP output. wr: immediate" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="VP_ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Global VP[3:0] Enable" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_COMMON_M_DISPC_GLOBAL_BUFFER" acronym="DISPC_0_COMMON_M_DISPC_GLOBAL_BUFFER" offset="0xA0" width="32" description="">
		<bitfield id="BUFFERFILLING" width="1" begin="31" end="31" resetval="0x0" description="Controls if the DMA buffers are re-filled only when the LOW threshold is reached or if all DMA buffers are re-filled when at least one of them reaches the LOW threshold" range="31" rwaccess="R/W"/> 
		<bitfield id="SHAREDBUFENABLE" width="1" begin="30" end="30" resetval="0x0" description="Enable Shared DMA Buffer feature" range="30" rwaccess="R/W"/> 
		<bitfield id="RESERVED1" width="1" begin="29" end="29" resetval="0x0" description="Reserved1" range="29" rwaccess="R/W"/> 
		<bitfield id="WB_BUFFER" width="3" begin="14" end="12" resetval="0x4" description="WB DMA buffer allocation to one of the pipelines, if WB pipeline is present" range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="VIDL2_BUFFER" width="3" begin="11" end="9" resetval="0x3" description="VIDL2 DMA buffer allocation to one of the pipelines, if VIDL2 is present" range="11 - 9" rwaccess="R/W"/> 
		<bitfield id="VID2_BUFFER" width="3" begin="8" end="6" resetval="0x2" description="VID2 DMA buffer allocation to one of the pipelines, if VID2 is present " range="8 - 6" rwaccess="R/W"/> 
		<bitfield id="VIDL1_BUFFER" width="3" begin="5" end="3" resetval="0x1" description="VIDL1 DMA buffer allocation to one of the pipelines" range="5 - 3" rwaccess="R/W"/> 
		<bitfield id="VID1_BUFFER" width="3" begin="2" end="0" resetval="0x0" description="VID1 DMA buffer allocation to one of the pipelines" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_COMMON_M_DSS_CBA_CFG" acronym="DISPC_0_COMMON_M_DSS_CBA_CFG" offset="0xA4" width="32" description="">
		<bitfield id="DMA_BACKLOGSTATUS_DISABLE_VAL" width="2" begin="8" end="7" resetval="0x0" description="IP Internal - Tie-off value on DMA_BACKLOGSTATUS pins when DMA Backlog Status reporting is disabled" range="8 - 7" rwaccess="R/W"/> 
		<bitfield id="DMA_BACKLOGSTATUS_DISABLE" width="1" begin="6" end="6" resetval="0x0" description="IP Internal - Disable generation of DMA Backlog Status reporting to interconnect" range="6" rwaccess="R/W"/> 
		<bitfield id="PRI_HI" width="3" begin="5" end="3" resetval="0x1" description="The value sent out on the PRI_HI bus from DSS to CBA Indicates the priority level for high-priority [MFLAG] transactions. Value of 0x0 indicates highest priority Value of 0x7 indicates lowest priority" range="5 - 3" rwaccess="R/W"/> 
		<bitfield id="PRI_LO" width="3" begin="2" end="0" resetval="0x4" description="The value sent out on the PRI_LO bus from DSS to CBA Indicates the priority level for normal [non-MFLAG] transactions. Value of 0x0 indicates highest priority Value of 0x7 indicates lowest priority" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_COMMON_M_DISPC_DBG_CONTROL" acronym="DISPC_0_COMMON_M_DISPC_DBG_CONTROL" offset="0xA8" width="32" description="">
		<bitfield id="DBGMUXSEL" width="8" begin="8" end="1" resetval="0x0" description="Mux select for the debug status" range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="DBGEN" width="1" begin="0" end="0" resetval="0x0" description="Enable debug ports" range="0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_COMMON_M_DISPC_DBG_STATUS" acronym="DISPC_0_COMMON_M_DISPC_DBG_STATUS" offset="0xAC" width="32" description="">
		<bitfield id="DBGOUT" width="32" begin="31" end="0" resetval="0x0" description="Debug status" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="DISPC_0_COMMON_M_DISPC_CLKGATING_DISABLE" acronym="DISPC_0_COMMON_M_DISPC_CLKGATING_DISABLE" offset="0xB0" width="32" description="">
		<bitfield id="VP" width="4" begin="21" end="18" resetval="0x0" description="Clock gating control for VP[3:0]" range="21 - 18" rwaccess="R/W"/> 
		<bitfield id="OVR" width="4" begin="17" end="14" resetval="0x0" description="Clock gating control for OVR[3:0]" range="17 - 14" rwaccess="R/W"/> 
		<bitfield id="WB" width="1" begin="13" end="13" resetval="0x0" description="Clock gating control for WB, if WB pipeline is present" range="13" rwaccess="R/W"/> 
		<bitfield id="VID" width="4" begin="6" end="3" resetval="0x0" description="Clock gating control for VID. [0] -> VID1, [1] -> VIDL1, [2] -> VID2, [3] -> VIDL2" range="6 - 3" rwaccess="R/W"/> 
		<bitfield id="DMA" width="1" begin="0" end="0" resetval="0x0" description="Clock gating control for DMA" range="0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_COMMON_M_FBDC_REVISION_1" acronym="DISPC_0_COMMON_M_FBDC_REVISION_1" offset="0xB8" width="32" description="">
		<bitfield id="PRODUCTCODE" width="16" begin="15" end="0" resetval="0x0" description="FBDC Product Code" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="DISPC_0_COMMON_M_FBDC_REVISION_2" acronym="DISPC_0_COMMON_M_FBDC_REVISION_2" offset="0xBC" width="32" description="">
		<bitfield id="BRANCHCODE" width="16" begin="15" end="0" resetval="0x0" description="FBDC Branch Code" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="DISPC_0_COMMON_M_FBDC_REVISION_3" acronym="DISPC_0_COMMON_M_FBDC_REVISION_3" offset="0xC0" width="32" description="">
		<bitfield id="VERSIONCODE" width="16" begin="15" end="0" resetval="0x0" description="FBDC Version Code" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="DISPC_0_COMMON_M_FBDC_REVISION_4" acronym="DISPC_0_COMMON_M_FBDC_REVISION_4" offset="0xC4" width="32" description="">
		<bitfield id="CORECODE" width="16" begin="15" end="0" resetval="0x0" description="FBDC Scalable Core Code" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="DISPC_0_COMMON_M_FBDC_REVISION_5" acronym="DISPC_0_COMMON_M_FBDC_REVISION_5" offset="0xC8" width="32" description="">
		<bitfield id="CONFIGCODE" width="16" begin="15" end="0" resetval="0x0" description="FBDC Configuration Code" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="DISPC_0_COMMON_M_FBDC_REVISION_6" acronym="DISPC_0_COMMON_M_FBDC_REVISION_6" offset="0xCC" width="32" description="">
		<bitfield id="CHANGELISTCODE" width="32" begin="31" end="0" resetval="0x0" description="FBDC Changelist Code" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="DISPC_0_COMMON_M_FBDC_COMMON_CONTROL" acronym="DISPC_0_COMMON_M_FBDC_COMMON_CONTROL" offset="0xD0" width="32" description="">
		<bitfield id="GPUTYPE" width="1" begin="2" end="2" resetval="0x0" description="GPU Selection" range="2" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_COMMON_M_FBDC_CONSTANT_COLOR_0" acronym="DISPC_0_COMMON_M_FBDC_CONSTANT_COLOR_0" offset="0xD4" width="32" description="">
		<bitfield id="CONSTCOLOR" width="32" begin="31" end="0" resetval="0x0" description="Defines the Constant Color-0 value to be used for the FBDC" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_COMMON_M_FBDC_CONSTANT_COLOR_1" acronym="DISPC_0_COMMON_M_FBDC_CONSTANT_COLOR_1" offset="0xD8" width="32" description="">
		<bitfield id="CONSTCOLOR" width="32" begin="31" end="0" resetval="0x0" description="Defines the Constant Color-1 value to be used for the FBDC" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_COMMON_M_DISPC_CONNECTIONS" acronym="DISPC_0_COMMON_M_DISPC_CONNECTIONS" offset="0xE4" width="32" description="">
		<bitfield id="VIRTUALVP_CONN" width="4" begin="27" end="24" resetval="0x0" description="Defines the connection to VIRTUAL_VP output" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="WB_CONN" width="5" begin="20" end="16" resetval="0x0" description="Defines the connection to WB pipe" range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="DPI_1_CONN" width="4" begin="7" end="4" resetval="0x0" description="Defines the connection to DPI-1 output. For J7, valid values are 0x0, 0x2 and 0x8" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="DPI_0_CONN" width="4" begin="3" end="0" resetval="0x0" description="Defines the connection to DPI-0 output. For J7, valid values are 0x0, 0x2 and 0x8" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_COMMON_M_DISPC_MSS_VP1" acronym="DISPC_0_COMMON_M_DISPC_MSS_VP1" offset="0xE8" width="32" description="">
		<bitfield id="MSSFORMAT" width="1" begin="3" end="3" resetval="0x0" description="Merge Split format" range="3" rwaccess="R/W"/> 
		<bitfield id="MSSTYPE" width="2" begin="2" end="1" resetval="0x0" description="Merge-Split-Sync operation type" range="2 - 1" rwaccess="R/W"/> 
		<bitfield id="MSSENABLE" width="1" begin="0" end="0" resetval="0x0" description="Merge-Split-Sync operation Enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_COMMON_M_DISPC_MSS_VP3" acronym="DISPC_0_COMMON_M_DISPC_MSS_VP3" offset="0xEC" width="32" description="">
		<bitfield id="MSSFORMAT" width="1" begin="3" end="3" resetval="0x0" description="Merge Split format" range="3" rwaccess="R/W"/> 
		<bitfield id="MSSTYPE" width="2" begin="2" end="1" resetval="0x0" description="Merge-Split-Sync operation type" range="2 - 1" rwaccess="R/W"/> 
		<bitfield id="MSSENABLE" width="1" begin="0" end="0" resetval="0x0" description="Merge-Split-Sync operation Enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_COMMON_M_GLOBAL_DMA_THREADSIZE" acronym="DISPC_0_COMMON_M_GLOBAL_DMA_THREADSIZE" offset="0xF0" width="32" description="">
		<bitfield id="WBTHREADSIZE" width="5" begin="24" end="20" resetval="0x0" description="Total DMA buffer size for all the pipelines connected to WB  THREAD4.If the value programmed is n, then the allocated buffer size is 16KB*n. Default:0KB" range="24 - 20" rwaccess="R/W"/> 
		<bitfield id="VP3THREADSIZE" width="5" begin="19" end="15" resetval="0x0" description="Total DMA buffer size for all the pipelines connected to VP3 THREAD3.If the value programmed is n, then the allocated buffer size is 16KB*n. Default:0KB" range="19 - 15" rwaccess="R/W"/> 
		<bitfield id="VP2THREADSIZE" width="5" begin="14" end="10" resetval="0x0" description="Total DMA buffer size for all the pipelines connected to VP2 THREAD2.If the value programmed is n, then the allocated buffer size is 16KB*n. Default:0KB" range="14 - 10" rwaccess="R/W"/> 
		<bitfield id="VP1THREADSIZE" width="5" begin="9" end="5" resetval="0x0" description="Total DMA buffer size for all the pipelines connected to VP1 THREAD1.If the value programmed is n, then the allocated buffer size is 16KB*n. Default:0KB" range="9 - 5" rwaccess="R/W"/> 
		<bitfield id="VP0THREADSIZE" width="5" begin="4" end="0" resetval="0x16" description="Total DMA buffer size for all the pipelines connected to VP0 THREAD0.If the value programmed is n, then the allocated buffer size is 16KB*n. Default:256KB" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_COMMON_M_GLOBAL_DMA_THREADSIZESTATUS" acronym="DISPC_0_COMMON_M_GLOBAL_DMA_THREADSIZESTATUS" offset="0xF4" width="32" description="">
		<bitfield id="WBTHREADSIZE" width="5" begin="24" end="20" resetval="0x0" description="Synchronized version of WB  THREADSIZE. Value used by HW" range="24 - 20" rwaccess="R"/> 
		<bitfield id="VP3THREADSIZE" width="5" begin="19" end="15" resetval="0x0" description="Synchronized version of VP3 THREADSIZE. Value used by HW" range="19 - 15" rwaccess="R"/> 
		<bitfield id="VP2THREADSIZE" width="5" begin="14" end="10" resetval="0x0" description="Synchronized version of VP2 THREADSIZE. Value used by HW" range="14 - 10" rwaccess="R"/> 
		<bitfield id="VP1THREADSIZE" width="5" begin="9" end="5" resetval="0x0" description="Synchronized version of VP1 THREADSIZE. Value used by HW" range="9 - 5" rwaccess="R"/> 
		<bitfield id="VP0THREADSIZE" width="5" begin="4" end="0" resetval="0x16" description="Synchronized version of VP0 THREADSIZE. Value used by HW" range="4 - 0" rwaccess="R"/>
	</register>
	<register id="DISPC_0_COMMON_M_GLOBAL_GOBITMODE" acronym="DISPC_0_COMMON_M_GLOBAL_GOBITMODE" offset="0xF8" width="32" description="">
		<bitfield id="MODE" width="1" begin="0" end="0" resetval="0x0" description="Go bit" range="0" rwaccess="R/W"/>
	</register>
</module>