<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4638" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4638{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4638{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4638{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4638{left:80px;bottom:998px;letter-spacing:-0.15px;}
#t5_4638{left:142px;bottom:998px;letter-spacing:-0.18px;}
#t6_4638{left:189px;bottom:998px;letter-spacing:-0.14px;}
#t7_4638{left:437px;bottom:998px;letter-spacing:-0.13px;}
#t8_4638{left:530px;bottom:998px;letter-spacing:-0.12px;}
#t9_4638{left:530px;bottom:981px;letter-spacing:-0.13px;}
#ta_4638{left:530px;bottom:959px;letter-spacing:-0.11px;}
#tb_4638{left:530px;bottom:943px;letter-spacing:-0.11px;}
#tc_4638{left:530px;bottom:926px;letter-spacing:-0.11px;}
#td_4638{left:530px;bottom:904px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#te_4638{left:530px;bottom:888px;letter-spacing:-0.1px;word-spacing:-0.51px;}
#tf_4638{left:530px;bottom:871px;letter-spacing:-0.11px;word-spacing:-0.65px;}
#tg_4638{left:530px;bottom:854px;letter-spacing:-0.11px;}
#th_4638{left:189px;bottom:830px;letter-spacing:-0.11px;}
#ti_4638{left:437px;bottom:830px;letter-spacing:-0.15px;}
#tj_4638{left:530px;bottom:830px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tk_4638{left:530px;bottom:808px;letter-spacing:-0.12px;}
#tl_4638{left:530px;bottom:791px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tm_4638{left:189px;bottom:767px;letter-spacing:-0.15px;}
#tn_4638{left:437px;bottom:767px;letter-spacing:-0.14px;}
#to_4638{left:530px;bottom:767px;letter-spacing:-0.11px;}
#tp_4638{left:530px;bottom:745px;letter-spacing:-0.12px;}
#tq_4638{left:530px;bottom:729px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tr_4638{left:530px;bottom:712px;letter-spacing:-0.11px;}
#ts_4638{left:189px;bottom:687px;letter-spacing:-0.14px;}
#tt_4638{left:437px;bottom:687px;letter-spacing:-0.15px;}
#tu_4638{left:530px;bottom:687px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#tv_4638{left:530px;bottom:666px;letter-spacing:-0.12px;}
#tw_4638{left:530px;bottom:649px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tx_4638{left:530px;bottom:632px;letter-spacing:-0.11px;}
#ty_4638{left:189px;bottom:608px;letter-spacing:-0.14px;}
#tz_4638{left:437px;bottom:608px;letter-spacing:-0.15px;}
#t10_4638{left:530px;bottom:608px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t11_4638{left:530px;bottom:587px;letter-spacing:-0.12px;}
#t12_4638{left:530px;bottom:570px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t13_4638{left:530px;bottom:553px;letter-spacing:-0.11px;}
#t14_4638{left:189px;bottom:529px;letter-spacing:-0.14px;}
#t15_4638{left:437px;bottom:529px;letter-spacing:-0.15px;}
#t16_4638{left:530px;bottom:529px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t17_4638{left:530px;bottom:507px;letter-spacing:-0.12px;}
#t18_4638{left:530px;bottom:490px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t19_4638{left:530px;bottom:474px;letter-spacing:-0.11px;}
#t1a_4638{left:189px;bottom:449px;letter-spacing:-0.14px;}
#t1b_4638{left:437px;bottom:449px;letter-spacing:-0.15px;}
#t1c_4638{left:530px;bottom:449px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1d_4638{left:530px;bottom:428px;letter-spacing:-0.12px;}
#t1e_4638{left:530px;bottom:411px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1f_4638{left:530px;bottom:394px;letter-spacing:-0.11px;}
#t1g_4638{left:189px;bottom:370px;letter-spacing:-0.14px;}
#t1h_4638{left:437px;bottom:370px;letter-spacing:-0.15px;}
#t1i_4638{left:530px;bottom:370px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1j_4638{left:530px;bottom:348px;letter-spacing:-0.12px;}
#t1k_4638{left:530px;bottom:331px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1l_4638{left:530px;bottom:315px;letter-spacing:-0.11px;}
#t1m_4638{left:189px;bottom:290px;letter-spacing:-0.14px;}
#t1n_4638{left:437px;bottom:290px;letter-spacing:-0.15px;}
#t1o_4638{left:530px;bottom:290px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1p_4638{left:530px;bottom:269px;letter-spacing:-0.12px;}
#t1q_4638{left:530px;bottom:252px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1r_4638{left:530px;bottom:235px;letter-spacing:-0.11px;}
#t1s_4638{left:81px;bottom:211px;letter-spacing:-0.15px;}
#t1t_4638{left:142px;bottom:211px;letter-spacing:-0.18px;}
#t1u_4638{left:189px;bottom:211px;letter-spacing:-0.16px;}
#t1v_4638{left:437px;bottom:211px;letter-spacing:-0.14px;}
#t1w_4638{left:530px;bottom:211px;letter-spacing:-0.11px;}
#t1x_4638{left:530px;bottom:194px;letter-spacing:-0.13px;}
#t1y_4638{left:530px;bottom:173px;letter-spacing:-0.11px;}
#t1z_4638{left:148px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t20_4638{left:237px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t21_4638{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t22_4638{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t23_4638{left:226px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t24_4638{left:459px;bottom:1046px;letter-spacing:-0.14px;}
#t25_4638{left:641px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t26_4638{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t27_4638{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4638{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4638{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4638{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4638{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4638{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4638" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4638Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4638" style="-webkit-user-select: none;"><object width="935" height="1210" data="4638/4638.svg" type="image/svg+xml" id="pdf4638" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4638" class="t s1_4638">2-116 </span><span id="t2_4638" class="t s1_4638">Vol. 4 </span>
<span id="t3_4638" class="t s2_4638">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4638" class="t s3_4638">1ADH </span><span id="t5_4638" class="t s3_4638">429 </span><span id="t6_4638" class="t s3_4638">MSR_TURBO_RATIO_LIMIT </span><span id="t7_4638" class="t s3_4638">Package </span><span id="t8_4638" class="t s3_4638">Maximum Ratio Limit of Turbo Mode by Core Groups </span>
<span id="t9_4638" class="t s3_4638">(R/W) </span>
<span id="ta_4638" class="t s3_4638">Specifies Maximum Ratio Limit for each Core Group. </span>
<span id="tb_4638" class="t s3_4638">Max ratio for groups with more cores must decrease </span>
<span id="tc_4638" class="t s3_4638">monotonically. </span>
<span id="td_4638" class="t s3_4638">For groups with less than 4 cores, the max ratio must </span>
<span id="te_4638" class="t s3_4638">be 32 or less. For groups with 4-5 cores, the max ratio </span>
<span id="tf_4638" class="t s3_4638">must be 22 or less. For groups with more than 5 cores, </span>
<span id="tg_4638" class="t s3_4638">the max ratio must be 16 or less. </span>
<span id="th_4638" class="t s3_4638">7:0 </span><span id="ti_4638" class="t s3_4638">Package </span><span id="tj_4638" class="t s3_4638">Maximum Ratio Limit for Active Cores in Group 0 </span>
<span id="tk_4638" class="t s3_4638">Maximum turbo ratio limit when the number of active </span>
<span id="tl_4638" class="t s3_4638">cores is less than or equal to the Group 0 threshold. </span>
<span id="tm_4638" class="t s3_4638">15:8 </span><span id="tn_4638" class="t s3_4638">Package </span><span id="to_4638" class="t s3_4638">Maximum Ratio Limit for Active Cores in Group 1 </span>
<span id="tp_4638" class="t s3_4638">Maximum turbo ratio limit when the number of active </span>
<span id="tq_4638" class="t s3_4638">cores is less than or equal to the Group 1 threshold, </span>
<span id="tr_4638" class="t s3_4638">and greater than the Group 0 threshold. </span>
<span id="ts_4638" class="t s3_4638">23:16 </span><span id="tt_4638" class="t s3_4638">Package </span><span id="tu_4638" class="t s3_4638">Maximum Ratio Limit for Active Cores in Group 2 </span>
<span id="tv_4638" class="t s3_4638">Maximum turbo ratio limit when the number of active </span>
<span id="tw_4638" class="t s3_4638">cores is less than or equal to the Group 2 threshold, </span>
<span id="tx_4638" class="t s3_4638">and greater than the Group 1 threshold. </span>
<span id="ty_4638" class="t s3_4638">31:24 </span><span id="tz_4638" class="t s3_4638">Package </span><span id="t10_4638" class="t s3_4638">Maximum Ratio Limit for Active Cores in Group 3 </span>
<span id="t11_4638" class="t s3_4638">Maximum turbo ratio limit when the number of active </span>
<span id="t12_4638" class="t s3_4638">cores is less than or equal to the Group 3 threshold, </span>
<span id="t13_4638" class="t s3_4638">and greater than the Group 2 threshold. </span>
<span id="t14_4638" class="t s3_4638">39:32 </span><span id="t15_4638" class="t s3_4638">Package </span><span id="t16_4638" class="t s3_4638">Maximum Ratio Limit for Active Cores in Group 4 </span>
<span id="t17_4638" class="t s3_4638">Maximum turbo ratio limit when the number of active </span>
<span id="t18_4638" class="t s3_4638">cores is less than or equal to the Group 4 threshold, </span>
<span id="t19_4638" class="t s3_4638">and greater than the Group 3 threshold. </span>
<span id="t1a_4638" class="t s3_4638">47:40 </span><span id="t1b_4638" class="t s3_4638">Package </span><span id="t1c_4638" class="t s3_4638">Maximum Ratio Limit for Active Cores in Group 5 </span>
<span id="t1d_4638" class="t s3_4638">Maximum turbo ratio limit when the number of active </span>
<span id="t1e_4638" class="t s3_4638">cores is less than or equal to the Group 5 threshold, </span>
<span id="t1f_4638" class="t s3_4638">and greater than the Group 4 threshold. </span>
<span id="t1g_4638" class="t s3_4638">55:48 </span><span id="t1h_4638" class="t s3_4638">Package </span><span id="t1i_4638" class="t s3_4638">Maximum Ratio Limit for Active Cores in Group 6 </span>
<span id="t1j_4638" class="t s3_4638">Maximum turbo ratio limit when the number of active </span>
<span id="t1k_4638" class="t s3_4638">cores is less than or equal to the Group 6 threshold, </span>
<span id="t1l_4638" class="t s3_4638">and greater than the Group 5 threshold. </span>
<span id="t1m_4638" class="t s3_4638">63:56 </span><span id="t1n_4638" class="t s3_4638">Package </span><span id="t1o_4638" class="t s3_4638">Maximum Ratio Limit for Active Cores in Group 7 </span>
<span id="t1p_4638" class="t s3_4638">Maximum turbo ratio limit when the number of active </span>
<span id="t1q_4638" class="t s3_4638">cores is less than or equal to the Group 7 threshold, </span>
<span id="t1r_4638" class="t s3_4638">and greater than the Group 6 threshold. </span>
<span id="t1s_4638" class="t s3_4638">1AEH </span><span id="t1t_4638" class="t s3_4638">430 </span><span id="t1u_4638" class="t s3_4638">MSR_TURBO_GROUP_CORECNT </span><span id="t1v_4638" class="t s3_4638">Package </span><span id="t1w_4638" class="t s3_4638">Group Size of Active Cores for Turbo Mode Operation </span>
<span id="t1x_4638" class="t s3_4638">(R/W) </span>
<span id="t1y_4638" class="t s3_4638">Writes of 0 threshold is ignored. </span>
<span id="t1z_4638" class="t s4_4638">Table 2-12. </span><span id="t20_4638" class="t s4_4638">MSRs in Intel AtomÂ® Processors Based on Goldmont Microarchitecture (Contd.) </span>
<span id="t21_4638" class="t s5_4638">Register </span>
<span id="t22_4638" class="t s5_4638">Address </span><span id="t23_4638" class="t s5_4638">Register Name / Bit Fields </span><span id="t24_4638" class="t s5_4638">Scope </span><span id="t25_4638" class="t s5_4638">Bit Description </span>
<span id="t26_4638" class="t s5_4638">Hex </span><span id="t27_4638" class="t s5_4638">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
