Output: Verilog File
Type  : Verilog
From  : Project [Radio_Motherboard.PrjPcb]
   Generated File[MotherBoard_Interconnect.V]


Files Generated   : 1
Documents Printed : 0

Finished Output Generation At 14:59:35 On 2018.11.03.
