
SPIJPFULLDUPLEXMASTER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000364  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000528  08000528  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000528  08000528  00002004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000528  08000528  00002004  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000528  08000528  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000528  08000528  00001528  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800052c  0800052c  0000152c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  08000530  00002000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000004  08000534  00002004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000024  08000534  00002024  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000160e  00000000  00000000  00002034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000005e5  00000000  00000000  00003642  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000208  00000000  00000000  00003c28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000169  00000000  00000000  00003e30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019044  00000000  00000000  00003f99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000020f1  00000000  00000000  0001cfdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c1489  00000000  00000000  0001f0ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e0557  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000604  00000000  00000000  000e059c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000e0ba0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000004 	.word	0x20000004
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08000510 	.word	0x08000510

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000008 	.word	0x20000008
 8000200:	08000510 	.word	0x08000510

08000204 <confRCC>:
PA6 MISO
PA7 MOSI

*/

void confRCC(void){
 8000204:	b480      	push	{r7}
 8000206:	af00      	add	r7, sp, #0
                /*    IOB,    IOA,   AF*/
    RCC->AHB1ENR |= (1<<0); // GPIOA SPI1
 8000208:	4b08      	ldr	r3, [pc, #32]	@ (800022c <confRCC+0x28>)
 800020a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800020c:	4a07      	ldr	r2, [pc, #28]	@ (800022c <confRCC+0x28>)
 800020e:	f043 0301 	orr.w	r3, r3, #1
 8000212:	6313      	str	r3, [r2, #48]	@ 0x30
    RCC->APB2ENR |=(1<<12);//ENCENDEMOS SPI1
 8000214:	4b05      	ldr	r3, [pc, #20]	@ (800022c <confRCC+0x28>)
 8000216:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000218:	4a04      	ldr	r2, [pc, #16]	@ (800022c <confRCC+0x28>)
 800021a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800021e:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8000220:	bf00      	nop
 8000222:	46bd      	mov	sp, r7
 8000224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000228:	4770      	bx	lr
 800022a:	bf00      	nop
 800022c:	40023800 	.word	0x40023800

08000230 <confGPIO>:
void confGPIO(void){
 8000230:	b480      	push	{r7}
 8000232:	af00      	add	r7, sp, #0
	GPIOA->MODER |= (2<<(2*5)|2<<(2*6)|2<<(2*7));//ALTERNATE FUNCTION DEL PA5,PA6 Y PA7
 8000234:	4b10      	ldr	r3, [pc, #64]	@ (8000278 <confGPIO+0x48>)
 8000236:	681b      	ldr	r3, [r3, #0]
 8000238:	4a0f      	ldr	r2, [pc, #60]	@ (8000278 <confGPIO+0x48>)
 800023a:	f443 4328 	orr.w	r3, r3, #43008	@ 0xa800
 800023e:	6013      	str	r3, [r2, #0]
	GPIOA->AFR[0]|=(5<<(4*5)|5<<(4*6)|5<<(4*7));//PARTE BAJA DEL AFR Y PONEMOS EL AF5 DEL SPI
 8000240:	4b0d      	ldr	r3, [pc, #52]	@ (8000278 <confGPIO+0x48>)
 8000242:	6a1b      	ldr	r3, [r3, #32]
 8000244:	4a0c      	ldr	r2, [pc, #48]	@ (8000278 <confGPIO+0x48>)
 8000246:	f043 43aa 	orr.w	r3, r3, #1426063360	@ 0x55000000
 800024a:	f443 03a0 	orr.w	r3, r3, #5242880	@ 0x500000
 800024e:	6213      	str	r3, [r2, #32]
	/*haniñitacion por hardware quiere deir que es habilitación manual*/
	GPIOA->MODER |= (1<<(2*4));
 8000250:	4b09      	ldr	r3, [pc, #36]	@ (8000278 <confGPIO+0x48>)
 8000252:	681b      	ldr	r3, [r3, #0]
 8000254:	4a08      	ldr	r2, [pc, #32]	@ (8000278 <confGPIO+0x48>)
 8000256:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800025a:	6013      	str	r3, [r2, #0]
	GPIOA->OSPEEDR|=(3<<(2*4));
 800025c:	4b06      	ldr	r3, [pc, #24]	@ (8000278 <confGPIO+0x48>)
 800025e:	689b      	ldr	r3, [r3, #8]
 8000260:	4a05      	ldr	r2, [pc, #20]	@ (8000278 <confGPIO+0x48>)
 8000262:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8000266:	6093      	str	r3, [r2, #8]
	GPIOA->BSRR=(1<<4);
 8000268:	4b03      	ldr	r3, [pc, #12]	@ (8000278 <confGPIO+0x48>)
 800026a:	2210      	movs	r2, #16
 800026c:	619a      	str	r2, [r3, #24]
}
 800026e:	bf00      	nop
 8000270:	46bd      	mov	sp, r7
 8000272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000276:	4770      	bx	lr
 8000278:	40020000 	.word	0x40020000

0800027c <confSPI>:


void confSPI(void){
 800027c:	b480      	push	{r7}
 800027e:	af00      	add	r7, sp, #0
	// Baud rate: divide by 16 for 1MHz communication (16MHz / 16 = 1MHz)
	SPI1->CR1 |=(3<<3);//BR = 011 -> divide by 16
 8000280:	4b11      	ldr	r3, [pc, #68]	@ (80002c8 <confSPI+0x4c>)
 8000282:	681b      	ldr	r3, [r3, #0]
 8000284:	4a10      	ldr	r2, [pc, #64]	@ (80002c8 <confSPI+0x4c>)
 8000286:	f043 0318 	orr.w	r3, r3, #24
 800028a:	6013      	str	r3, [r2, #0]
	
	// Master mode
	SPI1->CR1 |=(1<<2);//activamos modo maestro
 800028c:	4b0e      	ldr	r3, [pc, #56]	@ (80002c8 <confSPI+0x4c>)
 800028e:	681b      	ldr	r3, [r3, #0]
 8000290:	4a0d      	ldr	r2, [pc, #52]	@ (80002c8 <confSPI+0x4c>)
 8000292:	f043 0304 	orr.w	r3, r3, #4
 8000296:	6013      	str	r3, [r2, #0]
	
	// Software NSS management
	SPI1->CR1 |=(1<<9);//ACTIVAMOS SS POR SOFTWARE SSM
 8000298:	4b0b      	ldr	r3, [pc, #44]	@ (80002c8 <confSPI+0x4c>)
 800029a:	681b      	ldr	r3, [r3, #0]
 800029c:	4a0a      	ldr	r2, [pc, #40]	@ (80002c8 <confSPI+0x4c>)
 800029e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80002a2:	6013      	str	r3, [r2, #0]
	SPI1->CR1 |=(1<<8);//ACTIVAMOS EL SS INTERNO PARA FORZAR UNA HABILITACIÓN EN EL MAESTRO SSI
 80002a4:	4b08      	ldr	r3, [pc, #32]	@ (80002c8 <confSPI+0x4c>)
 80002a6:	681b      	ldr	r3, [r3, #0]
 80002a8:	4a07      	ldr	r2, [pc, #28]	@ (80002c8 <confSPI+0x4c>)
 80002aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80002ae:	6013      	str	r3, [r2, #0]
	
	// Frame format: 8-bit, MSB first (defaults are fine)
	// CPOL = 0, CPHA = 0 (mode 0)
	
	// Enable SPI
	SPI1->CR1 |=(1<<6);//PRENDEMOS EL SPI
 80002b0:	4b05      	ldr	r3, [pc, #20]	@ (80002c8 <confSPI+0x4c>)
 80002b2:	681b      	ldr	r3, [r3, #0]
 80002b4:	4a04      	ldr	r2, [pc, #16]	@ (80002c8 <confSPI+0x4c>)
 80002b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80002ba:	6013      	str	r3, [r2, #0]
}
 80002bc:	bf00      	nop
 80002be:	46bd      	mov	sp, r7
 80002c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002c4:	4770      	bx	lr
 80002c6:	bf00      	nop
 80002c8:	40013000 	.word	0x40013000

080002cc <config>:

void config(void){
 80002cc:	b580      	push	{r7, lr}
 80002ce:	af00      	add	r7, sp, #0
    confRCC();
 80002d0:	f7ff ff98 	bl	8000204 <confRCC>
    confGPIO();
 80002d4:	f7ff ffac 	bl	8000230 <confGPIO>
    confSPI();
 80002d8:	f7ff ffd0 	bl	800027c <confSPI>
}
 80002dc:	bf00      	nop
 80002de:	bd80      	pop	{r7, pc}

080002e0 <main>:
void delay_ms(volatile uint32_t);

// ---------- Class ----------
// -------- Variables --------
// ----------- Main -----------
int main(void){
 80002e0:	b580      	push	{r7, lr}
 80002e2:	af00      	add	r7, sp, #0
	config();
 80002e4:	f7ff fff2 	bl	80002cc <config>
	while(1){
		//ledon
		GPIOA->BSRR|=(1<<(4+16));//CON CERO SELECCIONAMOS AL ESCLAVO
 80002e8:	4b13      	ldr	r3, [pc, #76]	@ (8000338 <main+0x58>)
 80002ea:	699b      	ldr	r3, [r3, #24]
 80002ec:	4a12      	ldr	r2, [pc, #72]	@ (8000338 <main+0x58>)
 80002ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80002f2:	6193      	str	r3, [r2, #24]
		SPI_Send_Data(LED_ON);
 80002f4:	203a      	movs	r0, #58	@ 0x3a
 80002f6:	f000 f821 	bl	800033c <SPI_Send_Data>
		GPIOA->BSRR|=(1<<(4));//CON 1 QUITAMOS LA SELECCION DEL ESCLAVO
 80002fa:	4b0f      	ldr	r3, [pc, #60]	@ (8000338 <main+0x58>)
 80002fc:	699b      	ldr	r3, [r3, #24]
 80002fe:	4a0e      	ldr	r2, [pc, #56]	@ (8000338 <main+0x58>)
 8000300:	f043 0310 	orr.w	r3, r3, #16
 8000304:	6193      	str	r3, [r2, #24]
		delay_ms(2000);
 8000306:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800030a:	f000 f841 	bl	8000390 <delay_ms>
		//ledoff
		GPIOA->BSRR|=(1<<(4+16));//CON CERO SELECCIONAMOS AL ESCLAVO
 800030e:	4b0a      	ldr	r3, [pc, #40]	@ (8000338 <main+0x58>)
 8000310:	699b      	ldr	r3, [r3, #24]
 8000312:	4a09      	ldr	r2, [pc, #36]	@ (8000338 <main+0x58>)
 8000314:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000318:	6193      	str	r3, [r2, #24]
		SPI_Send_Data(LED_OFF);
 800031a:	20a3      	movs	r0, #163	@ 0xa3
 800031c:	f000 f80e 	bl	800033c <SPI_Send_Data>
		GPIOA->BSRR|=(1<<(4));//CON 1 QUITAMOS LA SELECCION DEL ESCLAVO
 8000320:	4b05      	ldr	r3, [pc, #20]	@ (8000338 <main+0x58>)
 8000322:	699b      	ldr	r3, [r3, #24]
 8000324:	4a04      	ldr	r2, [pc, #16]	@ (8000338 <main+0x58>)
 8000326:	f043 0310 	orr.w	r3, r3, #16
 800032a:	6193      	str	r3, [r2, #24]
		delay_ms(2000);
 800032c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000330:	f000 f82e 	bl	8000390 <delay_ms>
		GPIOA->BSRR|=(1<<(4+16));//CON CERO SELECCIONAMOS AL ESCLAVO
 8000334:	bf00      	nop
 8000336:	e7d7      	b.n	80002e8 <main+0x8>
 8000338:	40020000 	.word	0x40020000

0800033c <SPI_Send_Data>:
	}


}

uint8_t SPI_Send_Data(uint8_t dataTX){
 800033c:	b480      	push	{r7}
 800033e:	b085      	sub	sp, #20
 8000340:	af00      	add	r7, sp, #0
 8000342:	4603      	mov	r3, r0
 8000344:	71fb      	strb	r3, [r7, #7]
	while(!(SPI1->SR & SPI_SR_TXE));
 8000346:	bf00      	nop
 8000348:	4b10      	ldr	r3, [pc, #64]	@ (800038c <SPI_Send_Data+0x50>)
 800034a:	689b      	ldr	r3, [r3, #8]
 800034c:	f003 0302 	and.w	r3, r3, #2
 8000350:	2b00      	cmp	r3, #0
 8000352:	d0f9      	beq.n	8000348 <SPI_Send_Data+0xc>
	SPI1->DR = dataTX;
 8000354:	4a0d      	ldr	r2, [pc, #52]	@ (800038c <SPI_Send_Data+0x50>)
 8000356:	79fb      	ldrb	r3, [r7, #7]
 8000358:	60d3      	str	r3, [r2, #12]
	while(!(SPI1->SR & SPI_SR_RXNE));
 800035a:	bf00      	nop
 800035c:	4b0b      	ldr	r3, [pc, #44]	@ (800038c <SPI_Send_Data+0x50>)
 800035e:	689b      	ldr	r3, [r3, #8]
 8000360:	f003 0301 	and.w	r3, r3, #1
 8000364:	2b00      	cmp	r3, #0
 8000366:	d0f9      	beq.n	800035c <SPI_Send_Data+0x20>
	uint8_t dataRX=SPI1->DR;
 8000368:	4b08      	ldr	r3, [pc, #32]	@ (800038c <SPI_Send_Data+0x50>)
 800036a:	68db      	ldr	r3, [r3, #12]
 800036c:	73fb      	strb	r3, [r7, #15]
	while((SPI1->SR & SPI_SR_BSY));
 800036e:	bf00      	nop
 8000370:	4b06      	ldr	r3, [pc, #24]	@ (800038c <SPI_Send_Data+0x50>)
 8000372:	689b      	ldr	r3, [r3, #8]
 8000374:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000378:	2b00      	cmp	r3, #0
 800037a:	d1f9      	bne.n	8000370 <SPI_Send_Data+0x34>
	return dataRX;
 800037c:	7bfb      	ldrb	r3, [r7, #15]
}
 800037e:	4618      	mov	r0, r3
 8000380:	3714      	adds	r7, #20
 8000382:	46bd      	mov	sp, r7
 8000384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000388:	4770      	bx	lr
 800038a:	bf00      	nop
 800038c:	40013000 	.word	0x40013000

08000390 <delay_ms>:
void delay_ms(volatile uint32_t ms){
 8000390:	b480      	push	{r7}
 8000392:	b085      	sub	sp, #20
 8000394:	af00      	add	r7, sp, #0
 8000396:	6078      	str	r0, [r7, #4]
	while(ms--){
 8000398:	e00a      	b.n	80003b0 <delay_ms+0x20>
		for(volatile uint32_t i =0; i<1067;i++){
 800039a:	2300      	movs	r3, #0
 800039c:	60fb      	str	r3, [r7, #12]
 800039e:	e002      	b.n	80003a6 <delay_ms+0x16>
 80003a0:	68fb      	ldr	r3, [r7, #12]
 80003a2:	3301      	adds	r3, #1
 80003a4:	60fb      	str	r3, [r7, #12]
 80003a6:	68fb      	ldr	r3, [r7, #12]
 80003a8:	f240 422a 	movw	r2, #1066	@ 0x42a
 80003ac:	4293      	cmp	r3, r2
 80003ae:	d9f7      	bls.n	80003a0 <delay_ms+0x10>
	while(ms--){
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	1e5a      	subs	r2, r3, #1
 80003b4:	607a      	str	r2, [r7, #4]
 80003b6:	2b00      	cmp	r3, #0
 80003b8:	d1ef      	bne.n	800039a <delay_ms+0xa>
		}

	}

}
 80003ba:	bf00      	nop
 80003bc:	bf00      	nop
 80003be:	3714      	adds	r7, #20
 80003c0:	46bd      	mov	sp, r7
 80003c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003c6:	4770      	bx	lr

080003c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003c8:	b480      	push	{r7}
 80003ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80003cc:	bf00      	nop
 80003ce:	e7fd      	b.n	80003cc <NMI_Handler+0x4>

080003d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003d0:	b480      	push	{r7}
 80003d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003d4:	bf00      	nop
 80003d6:	e7fd      	b.n	80003d4 <HardFault_Handler+0x4>

080003d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003d8:	b480      	push	{r7}
 80003da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003dc:	bf00      	nop
 80003de:	e7fd      	b.n	80003dc <MemManage_Handler+0x4>

080003e0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003e0:	b480      	push	{r7}
 80003e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003e4:	bf00      	nop
 80003e6:	e7fd      	b.n	80003e4 <BusFault_Handler+0x4>

080003e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003e8:	b480      	push	{r7}
 80003ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003ec:	bf00      	nop
 80003ee:	e7fd      	b.n	80003ec <UsageFault_Handler+0x4>

080003f0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003f0:	b480      	push	{r7}
 80003f2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003f4:	bf00      	nop
 80003f6:	46bd      	mov	sp, r7
 80003f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003fc:	4770      	bx	lr

080003fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003fe:	b480      	push	{r7}
 8000400:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000402:	bf00      	nop
 8000404:	46bd      	mov	sp, r7
 8000406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040a:	4770      	bx	lr

0800040c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800040c:	b480      	push	{r7}
 800040e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000410:	bf00      	nop
 8000412:	46bd      	mov	sp, r7
 8000414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000418:	4770      	bx	lr

0800041a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800041a:	b580      	push	{r7, lr}
 800041c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800041e:	f000 f83f 	bl	80004a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000422:	bf00      	nop
 8000424:	bd80      	pop	{r7, pc}
	...

08000428 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000428:	b480      	push	{r7}
 800042a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800042c:	4b06      	ldr	r3, [pc, #24]	@ (8000448 <SystemInit+0x20>)
 800042e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000432:	4a05      	ldr	r2, [pc, #20]	@ (8000448 <SystemInit+0x20>)
 8000434:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000438:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800043c:	bf00      	nop
 800043e:	46bd      	mov	sp, r7
 8000440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000444:	4770      	bx	lr
 8000446:	bf00      	nop
 8000448:	e000ed00 	.word	0xe000ed00

0800044c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800044c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000484 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000450:	f7ff ffea 	bl	8000428 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000454:	480c      	ldr	r0, [pc, #48]	@ (8000488 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000456:	490d      	ldr	r1, [pc, #52]	@ (800048c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000458:	4a0d      	ldr	r2, [pc, #52]	@ (8000490 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800045a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800045c:	e002      	b.n	8000464 <LoopCopyDataInit>

0800045e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800045e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000460:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000462:	3304      	adds	r3, #4

08000464 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000464:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000466:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000468:	d3f9      	bcc.n	800045e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800046a:	4a0a      	ldr	r2, [pc, #40]	@ (8000494 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800046c:	4c0a      	ldr	r4, [pc, #40]	@ (8000498 <LoopFillZerobss+0x22>)
  movs r3, #0
 800046e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000470:	e001      	b.n	8000476 <LoopFillZerobss>

08000472 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000472:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000474:	3204      	adds	r2, #4

08000476 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000476:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000478:	d3fb      	bcc.n	8000472 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800047a:	f000 f825 	bl	80004c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800047e:	f7ff ff2f 	bl	80002e0 <main>
  bx  lr    
 8000482:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000484:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000488:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800048c:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000490:	08000530 	.word	0x08000530
  ldr r2, =_sbss
 8000494:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000498:	20000024 	.word	0x20000024

0800049c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800049c:	e7fe      	b.n	800049c <ADC_IRQHandler>
	...

080004a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80004a0:	b480      	push	{r7}
 80004a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80004a4:	4b06      	ldr	r3, [pc, #24]	@ (80004c0 <HAL_IncTick+0x20>)
 80004a6:	781b      	ldrb	r3, [r3, #0]
 80004a8:	461a      	mov	r2, r3
 80004aa:	4b06      	ldr	r3, [pc, #24]	@ (80004c4 <HAL_IncTick+0x24>)
 80004ac:	681b      	ldr	r3, [r3, #0]
 80004ae:	4413      	add	r3, r2
 80004b0:	4a04      	ldr	r2, [pc, #16]	@ (80004c4 <HAL_IncTick+0x24>)
 80004b2:	6013      	str	r3, [r2, #0]
}
 80004b4:	bf00      	nop
 80004b6:	46bd      	mov	sp, r7
 80004b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop
 80004c0:	20000000 	.word	0x20000000
 80004c4:	20000020 	.word	0x20000020

080004c8 <__libc_init_array>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	4d0d      	ldr	r5, [pc, #52]	@ (8000500 <__libc_init_array+0x38>)
 80004cc:	4c0d      	ldr	r4, [pc, #52]	@ (8000504 <__libc_init_array+0x3c>)
 80004ce:	1b64      	subs	r4, r4, r5
 80004d0:	10a4      	asrs	r4, r4, #2
 80004d2:	2600      	movs	r6, #0
 80004d4:	42a6      	cmp	r6, r4
 80004d6:	d109      	bne.n	80004ec <__libc_init_array+0x24>
 80004d8:	4d0b      	ldr	r5, [pc, #44]	@ (8000508 <__libc_init_array+0x40>)
 80004da:	4c0c      	ldr	r4, [pc, #48]	@ (800050c <__libc_init_array+0x44>)
 80004dc:	f000 f818 	bl	8000510 <_init>
 80004e0:	1b64      	subs	r4, r4, r5
 80004e2:	10a4      	asrs	r4, r4, #2
 80004e4:	2600      	movs	r6, #0
 80004e6:	42a6      	cmp	r6, r4
 80004e8:	d105      	bne.n	80004f6 <__libc_init_array+0x2e>
 80004ea:	bd70      	pop	{r4, r5, r6, pc}
 80004ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80004f0:	4798      	blx	r3
 80004f2:	3601      	adds	r6, #1
 80004f4:	e7ee      	b.n	80004d4 <__libc_init_array+0xc>
 80004f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80004fa:	4798      	blx	r3
 80004fc:	3601      	adds	r6, #1
 80004fe:	e7f2      	b.n	80004e6 <__libc_init_array+0x1e>
 8000500:	08000528 	.word	0x08000528
 8000504:	08000528 	.word	0x08000528
 8000508:	08000528 	.word	0x08000528
 800050c:	0800052c 	.word	0x0800052c

08000510 <_init>:
 8000510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000512:	bf00      	nop
 8000514:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000516:	bc08      	pop	{r3}
 8000518:	469e      	mov	lr, r3
 800051a:	4770      	bx	lr

0800051c <_fini>:
 800051c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800051e:	bf00      	nop
 8000520:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000522:	bc08      	pop	{r3}
 8000524:	469e      	mov	lr, r3
 8000526:	4770      	bx	lr
