{"vcs1":{"timestamp_begin":1684191039.326198304, "rt":1.91, "ut":1.09, "st":0.21}}
{"vcselab":{"timestamp_begin":1684191041.287142198, "rt":0.51, "ut":0.24, "st":0.03}}
{"link":{"timestamp_begin":1684191041.901248836, "rt":0.69, "ut":0.29, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684191038.987811181}
{"VCS_COMP_START_TIME": 1684191038.987811181}
{"VCS_COMP_END_TIME": 1684191043.850429943}
{"VCS_USER_OPTIONS": "-f alu.include +v2k -R +lint=all -sverilog -full64 +neg_tchk +define+POST_SYN=1 -kdb -debug_access+all -timescale=1ns/10ps -l alu.log"}
{"vcs1": {"peak_mem": 495064}}
{"stitch_vcselab": {"peak_mem": 249944}}
