/* 
* _LWRM_COPYRIGHT_BEGIN_
*
* Copyright 2001-2004 by LWPU Corporation.  All rights reserved.  All
* information contained herein is proprietary and confidential to LWPU
* Corporation.  Any use, reproduction, or disclosure without the written
* permission of LWPU Corporation is prohibited.
*
* _LWRM_COPYRIGHT_END_
*/


/***************************************************************************\
* This header is created by the Ref2H tool                                  *
* Manually editing it might render the <Ref2H> diff capabilities impaired   *
\***************************************************************************/

/***************************************************************************\
* Registers commented out are common and exist in the master ref header     *
\***************************************************************************/


#ifndef _DEV_DAC_H_
#define _DEV_DAC_H_

#define LW_PRAMDAC                            0x00680FFF:0x00680300 /* RW--D */
#define LW_PRAMDAC_HA                         0x00680FFF:0x00680300 /* RW--D */
#define LW_USER_DAC                           0x00681FFF:0x00681200 /* RW--D */
#define LW_USER_DAC_HA                        0x00681FFF:0x00681200 /* RW--D */
#define LW_PRAMDAC2                           0x00682FFF:0x00682300 /* RW--D */
#define LW_PRAMDAC_HB                         0x00682FFF:0x00682300 /* RW--D */
#define LW_USER_DAC2                          0x00683FFF:0x00683200 /* RW--D */
#define LW_USER_DAC_HB                        0x00683FFF:0x00683200 /* RW--D */
// #define LW_PRMDIO                             0x00681FFF:0x00681000 /* RW--D */
#define LW_PRMDIO_HA                          0x00681FFF:0x00681000 /* RW--D */
#define LW_PRMDIO2                            0x00683FFF:0x00683000 /* RW--D */
#define LW_PRMDIO_HB                          0x00683FFF:0x00683000 /* RW--D */
#define LW_DIO                                          0x3C9:0x3C6 /* RW--D */
#define LW_PRAMDAC_LW_START_POS                          0x00680300 /* RW-4R */
#define LW_PRAMDAC_HA_LW_START_POS                       0x00680300 /* RW-4R */
#define LW_PRAMDAC_HB_LW_START_POS                       0x00682300 /* RW-4R */
// #define LW_PRAMDAC_LW_START_POS_X                              15:0 /* RWXSF */
// #define LW_PRAMDAC_LW_START_POS_Y                             31:16 /* RWXSF */
#define LW_PRAMDAC_LWRSOR_CNTRL                          0x00680320 /* RW-4R */
#define LW_PRAMDAC_HA_LWRSOR_CNTRL                       0x00680320 /* RW-4R */
#define LW_PRAMDAC_HB_LWRSOR_CNTRL                       0x00682320 /* RW-4R */
#define LW_PRAMDAC_LWRSOR_CNTRL_ADDRESS                         3:0 /* RWI-F */
#define LW_PRAMDAC_LWRSOR_CNTRL_ADDRESS_ZERO             0x00000000 /* RWI-V */
#define LW_PRAMDAC_LWRSOR_CNTRL_RAM                             8:8 /* RWI-F */
#define LW_PRAMDAC_LWRSOR_CNTRL_RAM_ZERO                 0x00000000 /* RWI-V */
#define LW_PRAMDAC_LWRSOR_CNTRL_TESTMODE                      16:16 /* RWI-F */
#define LW_PRAMDAC_LWRSOR_CNTRL_TESTMODE_DISABLE         0x00000000 /* RWI-V */
#define LW_PRAMDAC_LWRSOR_CNTRL_TESTMODE_ENABLE          0x00000001 /* RW--V */
#define LW_PRAMDAC_LWRSOR_DATA_31_0                      0x00680324 /* RW-4R */
#define LW_PRAMDAC_HA_LWRSOR_DATA_31_0                   0x00680324 /* RW-4R */
#define LW_PRAMDAC_HB_LWRSOR_DATA_31_0                   0x00682324 /* RW-4R */
#define LW_PRAMDAC_LWRSOR_DATA_31_0_VAL                        31:0 /* RW-VF */
#define LW_PRAMDAC_LWRSOR_DATA_63_32                     0x00680328 /* RW-4R */
#define LW_PRAMDAC_HA_LWRSOR_DATA_63_32                  0x00680328 /* RW-4R */
#define LW_PRAMDAC_HB_LWRSOR_DATA_63_32                  0x00682328 /* RW-4R */
#define LW_PRAMDAC_LWRSOR_DATA_63_32_VAL                       31:0 /* RW-VF */
#define LW_PRAMDAC_LWRSOR_DATA_95_64                     0x0068032C /* RW-4R */
#define LW_PRAMDAC_HA_LWRSOR_DATA_95_64                  0x0068032C /* RW-4R */
#define LW_PRAMDAC_HB_LWRSOR_DATA_95_64                  0x0068232C /* RW-4R */
#define LW_PRAMDAC_LWRSOR_DATA_95_64_VAL                       31:0 /* RW-VF */
#define LW_PRAMDAC_LWRSOR_DATA_127_96                    0x00680330 /* RW-4R */
#define LW_PRAMDAC_HA_LWRSOR_DATA_127_96                 0x00680330 /* RW-4R */
#define LW_PRAMDAC_HB_LWRSOR_DATA_127_96                 0x00682330 /* RW-4R */
#define LW_PRAMDAC_LWRSOR_DATA_127_96_VAL                      31:0 /* RW-VF */
#define LW_PRAMDAC_ICON_START_POS                        0x00680400 /* RW-4R */
#define LW_PRAMDAC_HA_ICON_START_POS                     0x00680400 /* RW-4R */
#define LW_PRAMDAC_HB_ICON_START_POS                     0x00682400 /* RW-4R */
#define LW_PRAMDAC_ICON_START_POS_X                            12:0 /* RWIUF */
#define LW_PRAMDAC_ICON_START_POS_X_DEFAULT                  0x0000 /* RWIUV */
#define LW_PRAMDAC_ICON_START_POS_Y                           28:16 /* RWIUF */
#define LW_PRAMDAC_ICON_START_POS_Y_DEFAULT                  0x0000 /* RWIUV */
#define LW_PRAMDAC_ICON_CNTRL                            0x00680404 /* RW-4R */
#define LW_PRAMDAC_HA_ICON_CNTRL                         0x00680404 /* RW-4R */
#define LW_PRAMDAC_HB_ICON_CNTRL                         0x00682404 /* RW-4R */
#define LW_PRAMDAC_ICON_CNTRL_ADDRESS                           5:0 /* RWI-F */
#define LW_PRAMDAC_ICON_CNTRL_ADDRESS_DEFAULT                  0x00 /* RWI-V */
#define LW_PRAMDAC_ICON_CNTRL_MAGNIFICATION_FACTOR            23:22 /* RWI-F */
#define LW_PRAMDAC_ICON_CNTRL_MAGNIFICATION_FACTOR_DEFAULT     0x00 /* RWI-V */
#define LW_PRAMDAC_ICON_CNTRL_MAGNIFICATION_FACTOR_2X          0x01 /* RW--V */
#define LW_PRAMDAC_ICON_CNTRL_MAGNIFICATION_FACTOR_4X          0x02 /* RW--V */
#define LW_PRAMDAC_ICON_CNTRL_REGREAD_MODE                    24:24 /* RWI-F */
#define LW_PRAMDAC_ICON_CNTRL_REGREAD_MODE_DEFAULT                0 /* RWI-V */
#define LW_PRAMDAC_ICON_CNTRL_REGREAD_MODE_FRONT                  1 /* RW--V */
#define LW_PRAMDAC_ICON_CNTRL_REGREAD_MODE_BACK                   0 /* RW--V */
#define LW_PRAMDAC_ICON_CNTRL_DOUBLE_BUFFER_ENABLE            25:25 /* RWI-F */
#define LW_PRAMDAC_ICON_CNTRL_DOUBLE_BUFFER_ENABLE_DEFAULT        0 /* RWI-V */
#define LW_PRAMDAC_ICON_CNTRL_DOUBLE_BUFFER_ENABLE_ENABLE         1 /* RW--V */
#define LW_PRAMDAC_ICON_CNTRL_DOUBLE_BUFFER_ENABLE_DISABLE        0 /* RW--V */
#define LW_PRAMDAC_ICON_CNTRL_BLANK_LWRSOR_ENABLE             26:26 /* RWI-F */
#define LW_PRAMDAC_ICON_CNTRL_BLANK_LWRSOR_ENABLE_DEFAULT         0 /* RWI-V */
#define LW_PRAMDAC_ICON_CNTRL_BLANK_LWRSOR_ENABLE_ENABLE          1 /* RW--V */
#define LW_PRAMDAC_ICON_CNTRL_BLANK_LWRSOR_ENABLE_DISABLE         0 /* RW--V */
#define LW_PRAMDAC_ICON_CNTRL_BLANK_ENABLE                    27:27 /* RWI-F */
#define LW_PRAMDAC_ICON_CNTRL_BLANK_ENABLE_DEFAULT                0 /* RWI-V */
#define LW_PRAMDAC_ICON_CNTRL_BLANK_ENABLE_ENABLE                 1 /* RW--V */
#define LW_PRAMDAC_ICON_CNTRL_BLANK_ENABLE_DISABLE                0 /* RW--V */
#define LW_PRAMDAC_ICON_CNTRL_AUXWIN_ENABLE                   28:28 /* RWI-F */
#define LW_PRAMDAC_ICON_CNTRL_AUXWIN_ENABLE_DEFAULT               0 /* RWI-V */
#define LW_PRAMDAC_ICON_CNTRL_AUXWIN_ENABLE_ENABLE                1 /* RW--V */
#define LW_PRAMDAC_ICON_CNTRL_AUXWIN_ENABLE_DISABLE               0 /* RW--V */
#define LW_PRAMDAC_ICON_CNTRL_MODE                            29:29 /* RWI-F */
#define LW_PRAMDAC_ICON_CNTRL_MODE_DEFAULT                        0 /* RWI-V */
#define LW_PRAMDAC_ICON_CNTRL_MODE_32X32                          1 /* RW--V */
#define LW_PRAMDAC_ICON_CNTRL_MODE_64X64                          0 /* RW--V */
#define LW_PRAMDAC_ICON_CNTRL_AUXWIN_POL                      30:30 /* RWI-F */
#define LW_PRAMDAC_ICON_CNTRL_AUXWIN_POL_DEFAULT                  0 /* RWI-V */
#define LW_PRAMDAC_ICON_CNTRL_AUXWIN_POL_ACTIVEHIGH               0 /* RW--V */
#define LW_PRAMDAC_ICON_CNTRL_AUXWIN_POL_ACTIVELOW                1 /* RW--V */
#define LW_PRAMDAC_ICON_CNTRL_ENABLE                          31:31 /* RWI-F */
#define LW_PRAMDAC_ICON_CNTRL_ENABLE_DEFAULT                      0 /* RWI-V */
#define LW_PRAMDAC_ICON_CNTRL_ENABLE_ENABLE                       1 /* RW--V */
#define LW_PRAMDAC_ICON_CNTRL_ENABLE_DISABLE                      0 /* RW--V */
#define LW_PRAMDAC_ICON_SIZE                             0x00680408 /* RW-4R */
#define LW_PRAMDAC_HA_ICON_SIZE                          0x00680408 /* RW-4R */
#define LW_PRAMDAC_HB_ICON_SIZE                          0x00682408 /* RW-4R */
#define LW_PRAMDAC_ICON_SIZE_WIDTH                              5:0 /* RWIUF */
#define LW_PRAMDAC_ICON_SIZE_WIDTH_DEFAULT                   0x0000 /* RWIUV */
#define LW_PRAMDAC_ICON_SIZE_HEIGHT                           21:16 /* RWIUF */
#define LW_PRAMDAC_ICON_SIZE_HEIGHT_DEFAULT                  0x0000 /* RWIUV */
#define LW_PRAMDAC_ICON_DATA_31_0                        0x00680410 /* RW-4R */
#define LW_PRAMDAC_HA_ICON_DATA_31_0                     0x00680410 /* RW-4R */
#define LW_PRAMDAC_HB_ICON_DATA_31_0                     0x00682410 /* RW-4R */
#define LW_PRAMDAC_ICON_DATA_31_0_DATA                         31:0 /* RWI-F */
#define LW_PRAMDAC_ICON_DATA_31_0_DATA_DEFAULT           0x00000000 /* RWI-V */
#define LW_PRAMDAC_ICON_DATA_63_32                       0x00680414 /* RW-4R */
#define LW_PRAMDAC_HA_ICON_DATA_63_32                    0x00680414 /* RW-4R */
#define LW_PRAMDAC_HB_ICON_DATA_63_32                    0x00682414 /* RW-4R */
#define LW_PRAMDAC_ICON_DATA_63_32_DATA                        31:0 /* RWI-F */
#define LW_PRAMDAC_ICON_DATA_63_32_DATA_DEFAULT          0x00000000 /* RWI-V */
#define LW_PRAMDAC_ICON_PALETTE_(i)              (0x00680420+(i)*4) /* RW-4A */
#define LW_PRAMDAC_ICON_PALETTE__SIZE_1                          15 /*       */
#define LW_PRAMDAC_HA_ICON_PALETTE_(i)           (0x00680420+(i)*4) /* RW-4A */
#define LW_PRAMDAC_HA_ICON_PALETTE__SIZE_1                       15 /*       */
#define LW_PRAMDAC_HB_ICON_PALETTE_(i)           (0x00682420+(i)*4) /* RW-4A */
#define LW_PRAMDAC_HB_ICON_PALETTE__SIZE_1                       15 /*       */
#define LW_PRAMDAC_ICON_PALETTE_RED                           29:26 /* RWI-F */
#define LW_PRAMDAC_ICON_PALETTE_RED_DEFAULT                   0x000 /* RWI-V */
#define LW_PRAMDAC_ICON_PALETTE_GREEN                         19:16 /* RWI-F */
#define LW_PRAMDAC_ICON_PALETTE_GREEN_DEFAULT                 0x000 /* RWI-V */
#define LW_PRAMDAC_ICON_PALETTE_BLUE                            9:6 /* RWI-F */
#define LW_PRAMDAC_ICON_PALETTE_BLUE_DEFAULT                  0x000 /* RWI-V */
#define LW_PRAMDAC_BLANK_PALETTE                         0x00680460 /* RW-4R */
#define LW_PRAMDAC_HA_BLANK_PALETTE                      0x00680460 /* RW-4R */
#define LW_PRAMDAC_HB_BLANK_PALETTE                      0x00682460 /* RW-4R */
#define LW_PRAMDAC_BLANK_PALETTE_RED                          29:26 /* RWI-F */
#define LW_PRAMDAC_BLANK_PALETTE_RED_DEFAULT             0x00000000 /* RWI-V */
#define LW_PRAMDAC_BLANK_PALETTE_GREEN                        19:16 /* RWI-F */
#define LW_PRAMDAC_BLANK_PALETTE_GREEN_DEFAULT           0x00000000 /* RWI-V */
#define LW_PRAMDAC_BLANK_PALETTE_BLUE                           9:6 /* RWI-F */
#define LW_PRAMDAC_BLANK_PALETTE_BLUE_DEFAULT            0x00000000 /* RWI-V */
#define LW_PRAMDAC_AUXWIN_START_POS                      0x00680480 /* RW-4R */
#define LW_PRAMDAC_HA_AUXWIN_START_POS                   0x00680480 /* RW-4R */
#define LW_PRAMDAC_HB_AUXWIN_START_POS                   0x00682480 /* RW-4R */
#define LW_PRAMDAC_AUXWIN_START_POS_X                          12:0 /* RWIUF */
#define LW_PRAMDAC_AUXWIN_START_POS_X_DEFAULT                0x0000 /* RWIUV */
#define LW_PRAMDAC_AUXWIN_START_POS_Y                         28:16 /* RWIUF */
#define LW_PRAMDAC_AUXWIN_START_POS_Y_DEFAULT                0x0000 /* RWIUV */
#define LW_PRAMDAC_AUXWIN_SIZE                           0x00680484 /* RW-4R */
#define LW_PRAMDAC_HA_AUXWIN_SIZE                        0x00680484 /* RW-4R */
#define LW_PRAMDAC_HB_AUXWIN_SIZE                        0x00682484 /* RW-4R */
#define LW_PRAMDAC_AUXWIN_SIZE_WIDTH                           12:0 /* RWIUF */
#define LW_PRAMDAC_AUXWIN_SIZE_WIDTH_DEFAULT                 0x0000 /* RWIUV */
#define LW_PRAMDAC_AUXWIN_SIZE_HEIGHT                         28:16 /* RWIUF */
#define LW_PRAMDAC_AUXWIN_SIZE_HEIGHT_DEFAULT                0x0000 /* RWIUV */
#define LW_PRAMDAC_AUXWIN_SKEW                           0x00680488 /* RW-4R */
#define LW_PRAMDAC_HA_AUXWIN_SKEW                        0x00680488 /* RW-4R */
#define LW_PRAMDAC_HB_AUXWIN_SKEW                        0x00682488 /* RW-4R */
#define LW_PRAMDAC_AUXWIN_SKEW_AMOUNT                           2:0 /* RWIUF */
#define LW_PRAMDAC_AUXWIN_SKEW_AMOUNT_DEFAULT                   0x3 /* RWIUV */
#define LW_PRAMDAC_LWPLL_COEFF                           0x00680500 /* RW-4R */
#define LW_PRAMDAC_HA_LWPLL_COEFF                        0x00680500 /* RW-4R */
#define LW_PRAMDAC_LWPLL_COEFF_MDIV                             7:0 /* RW-UF */
#define LW_PRAMDAC_LWPLL_COEFF_NDIV                            15:8 /* RW-UF */
#define LW_PRAMDAC_LWPLL_COEFF_PDIV                           18:16 /* RW-VF */
#define LW_PRAMDAC_MPLL_COEFF                            0x00680504 /* RW-4R */
#define LW_PRAMDAC_HA_MPLL_COEFF                         0x00680504 /* RW-4R */
#define LW_PRAMDAC_MPLL_COEFF_MDIV                              7:0 /* RW-UF */
#define LW_PRAMDAC_MPLL_COEFF_NDIV                             15:8 /* RW-UF */
#define LW_PRAMDAC_MPLL_COEFF_PDIV                            18:16 /* RW-VF */
#define LW_PRAMDAC_MPLL_COEFF_PDIV_SLOW                       30:28 /* RW-VF */
#define LW_PRAMDAC_VPLL_COEFF                            0x00680508 /* RW-4R */
#define LW_PRAMDAC_HA_VPLL_COEFF                         0x00680508 /* RW-4R */
#define LW_PRAMDAC_VPLL_COEFF_MDIV                              7:0 /* RW-UF */
#define LW_PRAMDAC_VPLL_COEFF_NDIV                             15:8 /* RW-UF */
#define LW_PRAMDAC_VPLL_COEFF_PDIV                            18:16 /* RW-VF */
#define LW_PRAMDAC_VPLL2_COEFF                           0x00680520 /* RW-4R */
#define LW_PRAMDAC_HA_VPLL2_COEFF                        0x00680520 /* RW-4R */
#define LW_PRAMDAC_VPLL2_COEFF_MDIV                             7:0 /* RW-UF */
#define LW_PRAMDAC_VPLL2_COEFF_NDIV                            15:8 /* RW-UF */
#define LW_PRAMDAC_VPLL2_COEFF_PDIV                           18:16 /* RW-VF */
#define LW_PRAMDAC_PLL_COEFF_SELECT                      0x0068050C /* RW-4R */
#define LW_PRAMDAC_HA_PLL_COEFF_SELECT                   0x0068050C /* RW-4R */
#define LW_PRAMDAC_PLL_COEFF_SELECT_PCLK1_SEL                   0:0 /* RWIVF */
#define LW_PRAMDAC_PLL_COEFF_SELECT_PCLK1_SEL_VPLL1      0x00000000 /* RWI-V */
#define LW_PRAMDAC_PLL_COEFF_SELECT_PCLK1_SEL_VPLL2      0x00000001 /* RW--V */
#define LW_PRAMDAC_PLL_COEFF_SELECT_PCLK2_SEL                   2:2 /* RWIVF */
#define LW_PRAMDAC_PLL_COEFF_SELECT_PCLK2_SEL_VPLL1      0x00000000 /* RW--V */
#define LW_PRAMDAC_PLL_COEFF_SELECT_PCLK2_SEL_VPLL2      0x00000001 /* RWI-V */
#define LW_PRAMDAC_PLL_COEFF_SELECT_LWPLL_READ                  4:4 /* RWIVF */
#define LW_PRAMDAC_PLL_COEFF_SELECT_LWPLL_READ_SLOW      0x00000000 /* RWI-V */
#define LW_PRAMDAC_PLL_COEFF_SELECT_LWPLL_READ_PROG      0x00000001 /* RW--V */
#define LW_PRAMDAC_PLL_COEFF_SELECT_MSOURCE                     8:8 /* RWIVF */
#define LW_PRAMDAC_PLL_COEFF_SELECT_MSOURCE_DEFAULT      0x00000000 /* RWI-V */
#define LW_PRAMDAC_PLL_COEFF_SELECT_MSOURCE_PROG         0x00000001 /* RW--V */
#define LW_PRAMDAC_PLL_COEFF_SELECT_V1SOURCE                    9:9 /* RWIVF */
#define LW_PRAMDAC_PLL_COEFF_SELECT_V1SOURCE_DEFAULT     0x00000000 /* RWI-V */
#define LW_PRAMDAC_PLL_COEFF_SELECT_V1SOURCE_PROG        0x00000001 /* RW--V */
#define LW_PRAMDAC_PLL_COEFF_SELECT_LWSOURCE                  10:10 /* RWIVF */
#define LW_PRAMDAC_PLL_COEFF_SELECT_LWSOURCE_DEFAULT     0x00000000 /* RWI-V */
#define LW_PRAMDAC_PLL_COEFF_SELECT_LWSOURCE_PROG        0x00000001 /* RW--V */
#define LW_PRAMDAC_PLL_COEFF_SELECT_V2SOURCE                  11:11 /* RWIVF */
#define LW_PRAMDAC_PLL_COEFF_SELECT_V2SOURCE_DEFAULT     0x00000000 /* RWI-V */
#define LW_PRAMDAC_PLL_COEFF_SELECT_V2SOURCE_PROG        0x00000001 /* RW--V */
#define LW_PRAMDAC_PLL_COEFF_SELECT_VPLL1_SEL                 12:12 /* RWIVF */
#define LW_PRAMDAC_PLL_COEFF_SELECT_VPLL1_SEL_VPLL1      0x00000000 /* RWI-V */
#define LW_PRAMDAC_PLL_COEFF_SELECT_VPLL1_SEL_VPLL2      0x00000001 /* RW--V */
#define LW_PRAMDAC_PLL_COEFF_SELECT_VPLL2_SEL                 14:14 /* RWIVF */
#define LW_PRAMDAC_PLL_COEFF_SELECT_VPLL2_SEL_VPLL1      0x00000000 /* RW--V */
#define LW_PRAMDAC_PLL_COEFF_SELECT_VPLL2_SEL_VPLL2      0x00000001 /* RWI-V */
#define LW_PRAMDAC_PLL_COEFF_SELECT_VS_PCLK_TV                17:16 /* RWIVF */
#define LW_PRAMDAC_PLL_COEFF_SELECT_VS_PCLK_TV_NONE      0x00000000 /* RWI-V */
#define LW_PRAMDAC_PLL_COEFF_SELECT_VS_PCLK_TV_DVOA      0x00000001 /* RW--V */
#define LW_PRAMDAC_PLL_COEFF_SELECT_VS_PCLK_TV_DVOB      0x00000002 /* RW--V */
#define LW_PRAMDAC_PLL_COEFF_SELECT_VS_PCLK2_TV               19:18 /* RWIVF */
#define LW_PRAMDAC_PLL_COEFF_SELECT_VS_PCLK2_TV_NONE     0x00000000 /* RWI-V */
#define LW_PRAMDAC_PLL_COEFF_SELECT_VS_PCLK2_TV_DVOA     0x00000001 /* RW--V */
#define LW_PRAMDAC_PLL_COEFF_SELECT_VS_PCLK2_TV_DVOB     0x00000002 /* RW--V */
#define LW_PRAMDAC_PLL_COEFF_SELECT_TVCLK_RATIO               24:24 /* RWIVF */
#define LW_PRAMDAC_PLL_COEFF_SELECT_TVCLK_RATIO_DB1      0x00000000 /* RWI-V */
#define LW_PRAMDAC_PLL_COEFF_SELECT_TVCLK_RATIO_DB2      0x00000001 /* RW--V */
#define LW_PRAMDAC_PLL_COEFF_SELECT_VCLK_RATIO                28:28 /* RWIVF */
#define LW_PRAMDAC_PLL_COEFF_SELECT_VCLK_RATIO_DB1       0x00000000 /* RWI-V */
#define LW_PRAMDAC_PLL_COEFF_SELECT_VCLK_RATIO_DB2       0x00000001 /* RW--V */
#define LW_PRAMDAC_PLL_COEFF_SELECT_VCLK2_RATIO               29:29 /* RWIVF */
#define LW_PRAMDAC_PLL_COEFF_SELECT_VCLK2_RATIO_DB1      0x00000000 /* RWI-V */
#define LW_PRAMDAC_PLL_COEFF_SELECT_VCLK2_RATIO_DB2      0x00000001 /* RW--V */
#define LW_PRAMDAC_PLL_SETUP_CONTROL                     0x00680510 /* RW-4R */
#define LW_PRAMDAC_HA_PLL_SETUP_CONTROL                  0x00680510 /* RW-4R */
#define LW_PRAMDAC_PLL_SETUP_CONTROL_LWPLL                      8:0 /* RWIVF */
#define LW_PRAMDAC_PLL_SETUP_CONTROL_LWPLL_DEFAULT       0x0000001F /* RWI-V */
#define LW_PRAMDAC_PLL_SETUP_CONTROL_PWRDWN                   15:12 /* RWIVF */
#define LW_PRAMDAC_PLL_SETUP_CONTROL_PWRDWN_NONE         0x00000000 /* RW--V */
#define LW_PRAMDAC_PLL_SETUP_CONTROL_PWRDWN_MPLL         0x00000001 /* RW--V */
#define LW_PRAMDAC_PLL_SETUP_CONTROL_PWRDWN_VPLL         0x00000002 /* RW--V */
#define LW_PRAMDAC_PLL_SETUP_CONTROL_PWRDWN_LWPLL        0x00000004 /* RW--V */
#define LW_PRAMDAC_PLL_SETUP_CONTROL_PWRDWN_VPLL2        0x00000008 /* RW--V */
#define LW_PRAMDAC_PLL_SETUP_CONTROL_PWRDWN_ALL          0x0000000F /* RW--V */
#define LW_PRAMDAC_PLL_SETUP_CONTROL_PWRDWN_INIT         0x0000000A /* RWI-V */
#define LW_PRAMDAC_PLL_SETUP_CONTROL_DLL_PWRDWN               19:16 /* RWIVF */
#define LW_PRAMDAC_PLL_SETUP_CONTROL_DLL_PWRDWN_NONE     0x00000000 /* RWI-V */
#define LW_PRAMDAC_PLL_SETUP_CONTROL_DLL_PWRDWN_MDLL     0x00000001 /* RW--V */
#define LW_PRAMDAC_PLL_SETUP_CONTROL_DLL_PWRDWN_RSVD0    0x00000002 /* RW--V */
#define LW_PRAMDAC_PLL_SETUP_CONTROL_DLL_PWRDWN_RSVD1    0x00000004 /* RW--V */
#define LW_PRAMDAC_PLL_SETUP_CONTROL_DLL_PWRDWN_RSVD2    0x00000008 /* RW--V */
#define LW_PRAMDAC_PLL_SETUP_CONTROL_MPLL                     28:20 /* RWIVF */
#define LW_PRAMDAC_PLL_SETUP_CONTROL_MPLL_DEFAULT        0x0000001F /* RWI-V */
// #define LW_PRAMDAC_PLL_TEST_COUNTER                      0x00680514 /* RW-4R */
#define LW_PRAMDAC_HA_PLL_TEST_COUNTER                   0x00680514 /* RW-4R */
// #define LW_PRAMDAC_PLL_TEST_COUNTER_NOOFIPCLKS                  9:0 /* -WIVF */
// #define LW_PRAMDAC_PLL_TEST_COUNTER_NOOFIPCLKS_DEFAULT   0x00000000 /* -WI-V */
// #define LW_PRAMDAC_PLL_TEST_COUNTER_VALUE                      15:0 /* R--VF */
// #define LW_PRAMDAC_PLL_TEST_COUNTER_ENABLE                    16:16 /* RWIVF */
// #define LW_PRAMDAC_PLL_TEST_COUNTER_ENABLE_DEASSERTED    0x00000000 /* RWI-V */
// #define LW_PRAMDAC_PLL_TEST_COUNTER_ENABLE_ASSERTED      0x00000001 /* RW--V */
// #define LW_PRAMDAC_PLL_TEST_COUNTER_RESET                     20:20 /* RWIVF */
// #define LW_PRAMDAC_PLL_TEST_COUNTER_RESET_DEASSERTED     0x00000000 /* RWI-V */
// #define LW_PRAMDAC_PLL_TEST_COUNTER_RESET_ASSERTED       0x00000001 /* RW--V */
// #define LW_PRAMDAC_PLL_TEST_COUNTER_VPLL2_LOCK                23:23 /* R--VF */
// #define LW_PRAMDAC_PLL_TEST_COUNTER_VPLL2_LOCK_NOTLOCKED 0x00000000 /* R---V */
// #define LW_PRAMDAC_PLL_TEST_COUNTER_VPLL2_LOCK_LOCKED    0x00000001 /* R---V */
// #define LW_PRAMDAC_PLL_TEST_COUNTER_SOURCE                    27:24 /* RWIVF */
// #define LW_PRAMDAC_PLL_TEST_COUNTER_SOURCE_DISPCLK       0x00000000 /* RWI-V */
// #define LW_PRAMDAC_PLL_TEST_COUNTER_SOURCE_PCLK_1        0x00000001 /* RW--V */
// #define LW_PRAMDAC_PLL_TEST_COUNTER_SOURCE_MCLK          0x00000002 /* RW--V */
// #define LW_PRAMDAC_PLL_TEST_COUNTER_SOURCE_LWCLK_GR_IDX  0x00000003 /* RW--V */
// #define LW_PRAMDAC_PLL_TEST_COUNTER_SOURCE_PCLK_2        0x00000004 /* RW--V */
// #define LW_PRAMDAC_PLL_TEST_COUNTER_SOURCE_IFPA_FBKCLK   0x00000005 /* RW--V */
// #define LW_PRAMDAC_PLL_TEST_COUNTER_SOURCE_IFPC_FBKCLK   0x00000006 /* RW--V */
// #define LW_PRAMDAC_PLL_TEST_COUNTER_SOURCE_LWCLK_GR      0x00000007 /* RW--V */
// #define LW_PRAMDAC_PLL_TEST_COUNTER_SOURCE_LWCLK_GR_TEX  0x00000008 /* RW--V */
// #define LW_PRAMDAC_PLL_TEST_COUNTER_SOURCE_LWCLK_GR_3D   0x00000009 /* RW--V */
// #define LW_PRAMDAC_PLL_TEST_COUNTER_SOURCE_LWCLK_MPEG    0x0000000A /* RW--V */
// #define LW_PRAMDAC_PLL_TEST_COUNTER_SOURCE_DISPCLK_H1    0x0000000B /* RW--V */
// #define LW_PRAMDAC_PLL_TEST_COUNTER_SOURCE_DISPCLK_H2    0x0000000C /* RW--V */
// #define LW_PRAMDAC_PLL_TEST_COUNTER_SOURCE_DISPCLK_FILT  0x0000000D /* RW--V */
// #define LW_PRAMDAC_PLL_TEST_COUNTER_SOURCE_DISPCLK_VS    0x0000000E /* RW--V */
// #define LW_PRAMDAC_PLL_TEST_COUNTER_SOURCE_MCLK_ROP      0x0000000F /* RW--V */
// #define LW_PRAMDAC_PLL_TEST_COUNTER_PDIVRST                   28:28 /* RWIVF */
// #define LW_PRAMDAC_PLL_TEST_COUNTER_PDIVRST_DEASSERTED   0x00000000 /* RWI-V */
// #define LW_PRAMDAC_PLL_TEST_COUNTER_PDIVRST_ASSERTED     0x00000001 /* RW--V */
// #define LW_PRAMDAC_PLL_TEST_COUNTER_LWPLL_LOCK                29:29 /* R--VF */
// #define LW_PRAMDAC_PLL_TEST_COUNTER_LWPLL_LOCK_NOTLOCKED 0x00000000 /* R---V */
// #define LW_PRAMDAC_PLL_TEST_COUNTER_LWPLL_LOCK_LOCKED    0x00000001 /* R---V */
// #define LW_PRAMDAC_PLL_TEST_COUNTER_MPLL_LOCK                 30:30 /* R--VF */
// #define LW_PRAMDAC_PLL_TEST_COUNTER_MPLL_LOCK_NOTLOCKED  0x00000000 /* R---V */
// #define LW_PRAMDAC_PLL_TEST_COUNTER_MPLL_LOCK_LOCKED     0x00000001 /* R---V */
// #define LW_PRAMDAC_PLL_TEST_COUNTER_VPLL_LOCK                 31:31 /* R--VF */
// #define LW_PRAMDAC_PLL_TEST_COUNTER_VPLL_LOCK_NOTLOCKED  0x00000000 /* R---V */
// #define LW_PRAMDAC_PLL_TEST_COUNTER_VPLL_LOCK_LOCKED     0x00000001 /* R---V */
#define LW_PRAMDAC_PALETTE_TEST                          0x00680518 /* RW-4R */
#define LW_PRAMDAC_HA_PALETTE_TEST                       0x00680518 /* RW-4R */
#define LW_PRAMDAC_HB_PALETTE_TEST                       0x00682518 /* RW-4R */
#define LW_PRAMDAC_PALETTE_TEST_BLUE_DATA                       7:0 /* R--VF */
#define LW_PRAMDAC_PALETTE_TEST_GREEN_DATA                     15:8 /* R--VF */
#define LW_PRAMDAC_PALETTE_TEST_RED_DATA                      23:16 /* R--VF */
#define LW_PRAMDAC_PALETTE_TEST_MODE                          24:24 /* RWIVF */
#define LW_PRAMDAC_PALETTE_TEST_MODE_8BIT                0x00000000 /* RWI-V */
#define LW_PRAMDAC_PALETTE_TEST_MODE_24BIT               0x00000001 /* RW--V */
#define LW_PRAMDAC_PALETTE_TEST_ADDRINC                       28:28 /* RWIVF */
#define LW_PRAMDAC_PALETTE_TEST_ADDRINC_READWRITE        0x00000000 /* RWI-V */
#define LW_PRAMDAC_PALETTE_TEST_ADDRINC_WRITEONLY        0x00000001 /* RW--V */
#define LW_PRAMDAC_DLL_TEST                              0x0068051C /* RW-4R */
#define LW_PRAMDAC_HA_DLL_TEST                           0x0068051C /* RW-4R */
#define LW_PRAMDAC_DLL_TEST_MCLK_TESTSEL                        1:0 /* RWIVF */
#define LW_PRAMDAC_DLL_TEST_MCLK_TESTSEL_DEFAULT         0x00000000 /* RWI-V */
#define LW_PRAMDAC_DLL_TEST_DELAY                              15:4 /* RWIVF */
#define LW_PRAMDAC_DLL_TEST_DELAY_DEFAULT                0x00000000 /* RWI-V */
#define LW_PRAMDAC_SEL_CLK                               0x00680524 /* RW-4R */
#define LW_PRAMDAC_HA_SEL_CLK                            0x00680524 /* RW-4R */
#define LW_PRAMDAC_SEL_CLK_SPREAD_SPECTRUM_LWPLL                0:0 /* RWIVF */
#define LW_PRAMDAC_SEL_CLK_SPREAD_SPECTRUM_LWPLL_OFF     0x00000000 /* RWI-V */
#define LW_PRAMDAC_SEL_CLK_SPREAD_SPECTRUM_LWPLL_ON      0x00000001 /* RW--V */
#define LW_PRAMDAC_SEL_CLK_SPREAD_SPECTRUM_MPLL                 2:2 /* RWIVF */
#define LW_PRAMDAC_SEL_CLK_SPREAD_SPECTRUM_MPLL_OFF      0x00000000 /* RWI-V */
#define LW_PRAMDAC_SEL_CLK_SPREAD_SPECTRUM_MPLL_ON       0x00000001 /* RW--V */
// #define LW_PRAMDAC_SEL_CLK_SPREAD_SPECTRUM_VPLL1                5:4 /* RWIVF */
// #define LW_PRAMDAC_SEL_CLK_SPREAD_SPECTRUM_VPLL1_OFF     0x00000000 /* RWI-V */
// #define LW_PRAMDAC_SEL_CLK_SPREAD_SPECTRUM_VPLL1_ON      0x00000001 /* RW--V */
// #define LW_PRAMDAC_SEL_CLK_SPREAD_SPECTRUM_VPLL2                7:6 /* RWIVF */
// #define LW_PRAMDAC_SEL_CLK_SPREAD_SPECTRUM_VPLL2_OFF     0x00000000 /* RWI-V */
// #define LW_PRAMDAC_SEL_CLK_SPREAD_SPECTRUM_VPLL2_ON      0x00000001 /* RW--V */
#define LW_PRAMDAC_SEL_CLK_DVOA_CLK_TRIM                       11:8 /* RWIVF */
#define LW_PRAMDAC_SEL_CLK_DVOA_CLK_TRIM_MIN             0x00000000 /* RWI-V */
#define LW_PRAMDAC_SEL_CLK_DVOA_CLK_TRIM_MAX             0x0000000f /* RW--V */
#define LW_PRAMDAC_SEL_CLK_DVOB_CLK_TRIM                      15:12 /* RWIVF */
#define LW_PRAMDAC_SEL_CLK_DVOB_CLK_TRIM_MIN             0x00000000 /* RWI-V */
#define LW_PRAMDAC_SEL_CLK_DVOB_CLK_TRIM_MAX             0x0000000f /* RW--V */
#define LW_PRAMDAC_SEL_CLK_IFPCLK1                            16:16 /* RWIVF */
#define LW_PRAMDAC_SEL_CLK_IFPCLK1_SEL_FPCLK1            0x00000000 /* RWI-V */
#define LW_PRAMDAC_SEL_CLK_IFPCLK1_SEL_FPCLK2            0x00000001 /* RW--V */
#define LW_PRAMDAC_SEL_CLK_IFPCLK2                            18:18 /* RWIVF */
#define LW_PRAMDAC_SEL_CLK_IFPCLK2_SEL_FPCLK1            0x00000000 /* RWI-V */
#define LW_PRAMDAC_SEL_CLK_IFPCLK2_SEL_FPCLK2            0x00000001 /* RW--V */
#define LW_PRAMDAC_SEL_CLK_DVOA_EDGE                          20:20 /* RWIVF */
#define LW_PRAMDAC_SEL_CLK_DVOA_EDGE_POS                 0x00000000 /* RWI-V */
#define LW_PRAMDAC_SEL_CLK_DVOA_EDGE_NEG                 0x00000001 /* RW--V */
#define LW_PRAMDAC_SEL_CLK_DVOB_EDGE                          22:22 /* RWIVF */
#define LW_PRAMDAC_SEL_CLK_DVOB_EDGE_POS                 0x00000000 /* RWI-V */
#define LW_PRAMDAC_SEL_CLK_DVOB_EDGE_NEG                 0x00000001 /* RW--V */
#define LW_PRAMDAC_SEL_CLK_FPIOCLK1_PHASE                     24:24 /* RWIVF */
#define LW_PRAMDAC_SEL_CLK_FPIOCLK1_PHASE_NORMAL         0x00000000 /* RWI-V */
#define LW_PRAMDAC_SEL_CLK_FPIOCLK1_PHASE_ILWERT         0x00000001 /* RW--V */
#define LW_PRAMDAC_SEL_CLK_FPIOCLK2_PHASE                     25:25 /* RWIVF */
#define LW_PRAMDAC_SEL_CLK_FPIOCLK2_PHASE_NORMAL         0x00000000 /* RWI-V */
#define LW_PRAMDAC_SEL_CLK_FPIOCLK2_PHASE_ILWERT         0x00000001 /* RW--V */
#define LW_PRAMDAC_SEL_CLK_DVOB_HI_DATA_TRIM                  27:26 /* RWIVF */
#define LW_PRAMDAC_SEL_CLK_DVOB_HI_DATA_TRIM_MIN         0x00000000 /* RWI-V */
#define LW_PRAMDAC_SEL_CLK_DVOB_HI_DATA_TRIM_MAX         0x00000003 /* RW--V */
#define LW_PRAMDAC_SEL_CLK_DVOA_POLARITY                      28:28 /* RWIVF */
#define LW_PRAMDAC_SEL_CLK_DVOA_POLARITY_POS             0x00000000 /* RWI-V */
#define LW_PRAMDAC_SEL_CLK_DVOA_POLARITY_NEG             0x00000001 /* RW--V */
#define LW_PRAMDAC_SEL_CLK_DVOB_POLARITY                      30:30 /* RWIVF */
#define LW_PRAMDAC_SEL_CLK_DVOB_POLARITY_POS             0x00000000 /* RWI-V */
#define LW_PRAMDAC_SEL_CLK_DVOB_POLARITY_NEG             0x00000001 /* RW--V */
#define LW_PRAMDAC_PLL_COMPAT                            0x00680528 /* RW-4R */
#define LW_PRAMDAC_HA_PLL_COMPAT                         0x00680528 /* RW-4R */
#define LW_PRAMDAC_PLL_COMPAT_RESERVEDA                         1:0 /* RWIVF */
#define LW_PRAMDAC_PLL_COMPAT_RESERVEDA_VAL              0x00000000 /* RWI-V */
#define LW_PRAMDAC_PLL_COMPAT_OPEN_A                            2:2 /* RWIVF */
#define LW_PRAMDAC_PLL_COMPAT_OPEN_A_INIT                0x00000000 /* RWI-V */
#define LW_PRAMDAC_PLL_COMPAT_OPEN_A__PROD               0x00000000 /* RW--V */
#define LW_PRAMDAC_PLL_COMPAT_RESERVEDC                         5:3 /* RWIVF */
#define LW_PRAMDAC_PLL_COMPAT_RESERVEDC_VAL              0x00000000 /* RWI-V */
#define LW_PRAMDAC_PLL_COMPAT_OPEN_B                            6:6 /* RWIVF */
#define LW_PRAMDAC_PLL_COMPAT_OPEN_B_INIT                0x00000000 /* RWI-V */
#define LW_PRAMDAC_PLL_COMPAT_OPEN_B__PROD               0x00000000 /* RW--V */
#define LW_PRAMDAC_PLL_COMPAT_RESERVEDD                         9:7 /* RWIVF */
#define LW_PRAMDAC_PLL_COMPAT_RESERVEDD_VAL              0x00000000 /* RWI-V */
#define LW_PRAMDAC_PLL_COMPAT_OPEN_C                          10:10 /* RWIVF */
#define LW_PRAMDAC_PLL_COMPAT_OPEN_C_INIT                0x00000000 /* RWI-V */
#define LW_PRAMDAC_PLL_COMPAT_OPEN_C__PROD               0x00000000 /* RW--V */
#define LW_PRAMDAC_PLL_COMPAT_RESERVEDE                       13:11 /* RWIVF */
#define LW_PRAMDAC_PLL_COMPAT_RESERVEDE_VAL              0x00000000 /* RWI-V */
#define LW_PRAMDAC_PLL_COMPAT_OPEN_D                          14:14 /* RWIVF */
#define LW_PRAMDAC_PLL_COMPAT_OPEN_D_INIT                0x00000000 /* RWI-V */
#define LW_PRAMDAC_PLL_COMPAT_OPEN_D__PROD               0x00000000 /* RW--V */
#define LW_PRAMDAC_PLL_COMPAT_RESERVEDF                       23:15 /* RWIVF */
#define LW_PRAMDAC_PLL_COMPAT_RESERVEDF_VAL              0x00000000 /* RWI-V */
#define LW_PRAMDAC_PLL_COMPAT_MPDIV_XOR                       26:24 /* RWIVF */
#define LW_PRAMDAC_PLL_COMPAT_MPDIV_XOR_DISABLED         0x00000000 /* RWI-V */
#define LW_PRAMDAC_PLL_COMPAT_OPEN_E                          27:27 /* RWIVF */
#define LW_PRAMDAC_PLL_COMPAT_OPEN_E_INIT                0x00000000 /* RWI-V */
#define LW_PRAMDAC_PLL_COMPAT_OPEN_E__PROD               0x00000000 /* RW--V */
#define LW_PRAMDAC_PLL_COMPAT_RESERVEDB                       28:28 /* RWIVF */
#define LW_PRAMDAC_PLL_COMPAT_RESERVEDB_VAL              0x00000000 /* RWI-V */
#define LW_PRAMDAC_PLL_COMPAT_OPEN_F                          29:29 /* RWIVF */
#define LW_PRAMDAC_PLL_COMPAT_OPEN_F_INIT                0x00000000 /* RWI-V */
#define LW_PRAMDAC_PLL_COMPAT_OPEN_F__PROD               0x00000000 /* RW--V */
#define LW_PRAMDAC_PLL_COMPAT_RESERVEDG                       30:30 /* RWIVF */
#define LW_PRAMDAC_PLL_COMPAT_RESERVEDG_VAL              0x00000000 /* RWI-V */
#define LW_PRAMDAC_PLL_COMPAT_OPEN_G                          31:31 /* RWIVF */
#define LW_PRAMDAC_PLL_COMPAT_OPEN_G_INIT                0x00000000 /* RWI-V */
#define LW_PRAMDAC_PLL_COMPAT_OPEN_G__PROD               0x00000000 /* RW--V */
#define LW_PRAMDAC_DACCLK                                0x0068052C /* RW-4R */
#define LW_PRAMDAC_HA_DACCLK                             0x0068052C /* RW-4R */
#define LW_PRAMDAC_HB_DACCLK                             0x0068252C /* RW-4R */
#define LW_PRAMDAC_DACCLK_SEL_DACCLK_FIFO                       0:0 /* RWIVF */
#define LW_PRAMDAC_DACCLK_SEL_DACCLK_FIFO_RESET          0x00000000 /* RWI-V */
#define LW_PRAMDAC_DACCLK_SEL_DACCLK_FIFO_NOT_RESET      0x00000001 /* RW--V */
#define LW_PRAMDAC_DACCLK_RESERVED_0                            3:1 /* RWIVF */
#define LW_PRAMDAC_DACCLK_RESERVED_0_INITIAL             0x00000000 /* RWI-V */
// #define LW_PRAMDAC_DACCLK_SEL_DACCLK_SOURCE                     5:4 /* RWIVF */
// #define LW_PRAMDAC_DACCLK_SEL_DACCLK_SOURCE_DEFAULT      0x00000000 /* RWI-V */
// #define LW_PRAMDAC_DACCLK_SEL_DACCLK_SOURCE_TVCLK        0x00000001 /* RW--V */
// #define LW_PRAMDAC_DACCLK_SEL_DACCLK_SOURCE_HDTV         0x00000002 /* RW--V */
// #define LW_PRAMDAC_DACCLK_SEL_DACCLK_SOURCE_RESERVED     0x00000003 /* RW--V */
#define LW_PRAMDAC_DACCLK_RESERVED_1                            7:6 /* RWIVF */
#define LW_PRAMDAC_DACCLK_RESERVED_1_INITIAL             0x00000000 /* RWI-V */
#define LW_PRAMDAC_DACCLK_SEL_DACCLK_HEAD                       8:8 /* RWIVF */
#define LW_PRAMDAC_DACCLK_SEL_DACCLK_HEAD_A              0x00000000 /* RWI-V */
#define LW_PRAMDAC_DACCLK_SEL_DACCLK_HEAD_B              0x00000001 /* RW--V */
#define LW_PRAMDAC_DACCLK_RESERVED_2                           31:9 /* RWIVF */
#define LW_PRAMDAC_DACCLK_RESERVED_2_INITIAL             0x00000000 /* RWI-V */
#define LW_PRAMDAC_SSCLK_M_MDIV                          0x00680530 /* RW-4R */
#define LW_PRAMDAC_HA_SSCLK_M_MDIV                       0x00680530 /* RW-4R */
#define LW_PRAMDAC_SSCLK_M_NDIV0                         0x00680534 /* RW-4R */
#define LW_PRAMDAC_HA_SSCLK_M_NDIV0                      0x00680534 /* RW-4R */
#define LW_PRAMDAC_SSCLK_M_NDIV1                         0x00680538 /* RW-4R */
#define LW_PRAMDAC_HA_SSCLK_M_NDIV1                      0x00680538 /* RW-4R */
#define LW_PRAMDAC_SSCLK_V1_MDIV                         0x00680540 /* RW-4R */
#define LW_PRAMDAC_HA_SSCLK_V1_MDIV                      0x00680540 /* RW-4R */
#define LW_PRAMDAC_SSCLK_V1_NDIV0                        0x00680544 /* RW-4R */
#define LW_PRAMDAC_HA_SSCLK_V1_NDIV0                     0x00680544 /* RW-4R */
#define LW_PRAMDAC_SSCLK_V1_NDIV1                        0x00680548 /* RW-4R */
#define LW_PRAMDAC_HA_SSCLK_V1_NDIV1                     0x00680548 /* RW-4R */
#define LW_PRAMDAC_SSCLK_V2_MDIV                         0x00680550 /* RW-4R */
#define LW_PRAMDAC_HA_SSCLK_V2_MDIV                      0x00680550 /* RW-4R */
#define LW_PRAMDAC_SSCLK_V2_NDIV0                        0x00680554 /* RW-4R */
#define LW_PRAMDAC_HA_SSCLK_V2_NDIV0                     0x00680554 /* RW-4R */
#define LW_PRAMDAC_SSCLK_V2_NDIV1                        0x00680558 /* RW-4R */
#define LW_PRAMDAC_HA_SSCLK_V2_NDIV1                     0x00680558 /* RW-4R */
#define LW_PRAMDAC_SSCLK_CTRL                            0x00680560 /* RW-4R */
#define LW_PRAMDAC_HA_SSCLK_CTRL                         0x00680560 /* RW-4R */
#define LW_PRAMDAC_LWPLL_COEFFB                          0x00680570 /* RW-4R */
#define LW_PRAMDAC_HA_LWPLL_COEFFB                       0x00680570 /* RW-4R */
#define LW_PRAMDAC_LWPLL_COEFFB_MDIV                            7:0 /* RW-UF */
#define LW_PRAMDAC_LWPLL_COEFFB_NDIV                           15:8 /* RW-UF */
#define LW_PRAMDAC_LWPLL_COEFFB_STAGEB                        31:31 /* RWIUF */
#define LW_PRAMDAC_LWPLL_COEFFB_STAGEB_DISABLE                  0x0 /* RWI-V */
#define LW_PRAMDAC_LWPLL_COEFFB_STAGEB_ENABLE                   0x1 /* RW--V */
#define LW_PRAMDAC_MPLL_COEFFB                           0x00680574 /* RW-4R */
#define LW_PRAMDAC_HA_MPLL_COEFFB                        0x00680574 /* RW-4R */
#define LW_PRAMDAC_MPLL_COEFFB_MDIV                             7:0 /* RW-UF */
#define LW_PRAMDAC_MPLL_COEFFB_NDIV                            15:8 /* RW-UF */
#define LW_PRAMDAC_MPLL_COEFFB_STAGEB                         31:31 /* RWIUF */
#define LW_PRAMDAC_MPLL_COEFFB_STAGEB_DISABLE                   0x0 /* RWI-V */
#define LW_PRAMDAC_MPLL_COEFFB_STAGEB_ENABLE                    0x1 /* RW--V */
#define LW_PRAMDAC_VPLL_COEFFB                           0x00680578 /* RW-4R */
#define LW_PRAMDAC_HA_VPLL_COEFFB                        0x00680578 /* RW-4R */
#define LW_PRAMDAC_VPLL_COEFFB_MDIV                             7:0 /* RW-UF */
#define LW_PRAMDAC_VPLL_COEFFB_NDIV                            15:8 /* RW-UF */
#define LW_PRAMDAC_VPLL_COEFFB_STAGEB                         31:31 /* RWIUF */
#define LW_PRAMDAC_VPLL_COEFFB_STAGEB_DISABLE                   0x0 /* RWI-V */
#define LW_PRAMDAC_VPLL_COEFFB_STAGEB_ENABLE                    0x1 /* RW--V */
#define LW_PRAMDAC_VPLL2_COEFFB                          0x0068057C /* RW-4R */
#define LW_PRAMDAC_HA_VPLL2_COEFFB                       0x0068057C /* RW-4R */
#define LW_PRAMDAC_VPLL2_COEFFB_MDIV                            7:0 /* RW-UF */
#define LW_PRAMDAC_VPLL2_COEFFB_NDIV                           15:8 /* RW-UF */
#define LW_PRAMDAC_VPLL2_COEFFB_STAGEB                        31:31 /* RWIUF */
#define LW_PRAMDAC_VPLL2_COEFFB_STAGEB_DISABLE                  0x0 /* RWI-V */
#define LW_PRAMDAC_VPLL2_COEFFB_STAGEB_ENABLE                   0x1 /* RW--V */
#define LW_PRAMDAC_VPLL_SETUP_CONTROL                    0x00680580 /* RW-4R */
#define LW_PRAMDAC_HA_VPLL_SETUP_CONTROL                 0x00680580 /* RW-4R */
#define LW_PRAMDAC_VPLL_SETUP_CONTROL_VPLL2                     8:0 /* RWIVF */
#define LW_PRAMDAC_VPLL_SETUP_CONTROL_VPLL2_DEFAULT      0x0000001F /* RWI-V */
#define LW_PRAMDAC_VPLL_SETUP_CONTROL_VPLL1                   28:20 /* RWIVF */
#define LW_PRAMDAC_VPLL_SETUP_CONTROL_VPLL1_DEFAULT      0x0000001F /* RWI-V */
#define LW_PRAMDAC_VGA_28MHZ_COEFFA                      0x00680584 /* RW-4R */
#define LW_PRAMDAC_HA_VGA_28MHZ_COEFFA                   0x00680584 /* RW-4R */
#define LW_PRAMDAC_VGA_28MHZ_COEFFA_MDIV                        7:0 /* RWIVF */
#define LW_PRAMDAC_VGA_28MHZ_COEFFA_MDIV_DEFAULT               0x05 /* RWI-V */
#define LW_PRAMDAC_VGA_28MHZ_COEFFA_NDIV                       15:8 /* RWIVF */
#define LW_PRAMDAC_VGA_28MHZ_COEFFA_NDIV_DEFAULT               0x21 /* RWI-V */
#define LW_PRAMDAC_VGA_28MHZ_COEFFA_PDIV                      18:16 /* RWIVF */
#define LW_PRAMDAC_VGA_28MHZ_COEFFA_PDIV_DEFAULT                0x4 /* RWI-V */
#define LW_PRAMDAC_VGA_28MHZ_COEFFA_OVERRIDE                  31:31 /* RWIVF */
#define LW_PRAMDAC_VGA_28MHZ_COEFFA_OVERRIDE_DISABLE            0x0 /* RWI-V */
#define LW_PRAMDAC_VGA_28MHZ_COEFFA_OVERRIDE_ENABLE             0x1 /* RW--V */
#define LW_PRAMDAC_VGA_28MHZ_COEFFB                      0x00680588 /* RW-4R */
#define LW_PRAMDAC_HA_VGA_28MHZ_COEFFB                   0x00680588 /* RW-4R */
#define LW_PRAMDAC_VGA_28MHZ_COEFFB_MDIV                        7:0 /* RWIVF */
#define LW_PRAMDAC_VGA_28MHZ_COEFFB_MDIV_DEFAULT               0x01 /* RWI-V */
#define LW_PRAMDAC_VGA_28MHZ_COEFFB_NDIV                       15:8 /* RWXVF */
#define LW_PRAMDAC_VGA_28MHZ_COEFFB_NDIV_DEFAULT               0x04 /* RWI-V */
#define LW_PRAMDAC_VGA_25MHZ_COEFFA                      0x0068058C /* RW-4R */
#define LW_PRAMDAC_HA_VGA_25MHZ_COEFFA                   0x0068058C /* RW-4R */
#define LW_PRAMDAC_VGA_25MHZ_COEFFA_MDIV                        7:0 /* RWXVF */
#define LW_PRAMDAC_VGA_25MHZ_COEFFA_MDIV_DEFAULT               0x04 /* RWI-V */
#define LW_PRAMDAC_VGA_25MHZ_COEFFA_NDIV                       15:8 /* RWXVF */
#define LW_PRAMDAC_VGA_25MHZ_COEFFA_NDIV_DEFAULT               0x17 /* RWI-V */
#define LW_PRAMDAC_VGA_25MHZ_COEFFA_PDIV                      18:16 /* RWXVF */
#define LW_PRAMDAC_VGA_25MHZ_COEFFA_PDIV_DEFAULT               0x05 /* RWI-V */
#define LW_PRAMDAC_VGA_25MHZ_COEFFA_OVERRIDE                  31:31 /* RWIVF */
#define LW_PRAMDAC_VGA_25MHZ_COEFFA_OVERRIDE_DISABLE            0x0 /* RWI-V */
#define LW_PRAMDAC_VGA_25MHZ_COEFFA_OVERRIDE_ENABLE             0x1 /* RW--V */
#define LW_PRAMDAC_VGA_25MHZ_COEFFB                      0x00680590 /* RW-4R */
#define LW_PRAMDAC_HA_VGA_25MHZ_COEFFB                   0x00680590 /* RW-4R */
#define LW_PRAMDAC_VGA_25MHZ_COEFFB_MDIV                        7:0 /* RWXVF */
#define LW_PRAMDAC_VGA_25MHZ_COEFFB_MDIV_DEFAULT               0x01 /* RWI-V */
#define LW_PRAMDAC_VGA_25MHZ_COEFFB_NDIV                       15:8 /* RWXVF */
#define LW_PRAMDAC_VGA_25MHZ_COEFFB_NDIV_DEFAULT               0x07 /* RWI-V */
#define LW_PRAMDAC_GENERAL_CONTROL                       0x00680600 /* RW-4R */
#define LW_PRAMDAC_HA_GENERAL_CONTROL                    0x00680600 /* RW-4R */
#define LW_PRAMDAC_HB_GENERAL_CONTROL                    0x00682600 /* RW-4R */
#define LW_PRAMDAC_GENERAL_CONTROL_PIXMIX32_BIT                 0:0 /* RWIVF */
#define LW_PRAMDAC_GENERAL_CONTROL_PIXMIX32_BIT_31       0x00000000 /* RWI-V */
#define LW_PRAMDAC_GENERAL_CONTROL_PIXMIX32_BIT_24       0x00000001 /* RW--V */
#define LW_PRAMDAC_GENERAL_CONTROL_RESERVED_0                   3:1 /* RWIVF */
#define LW_PRAMDAC_GENERAL_CONTROL_RESERVED_0_INITIAL    0x00000000 /* RWI-V */
#define LW_PRAMDAC_GENERAL_CONTROL_PIXMIX                       5:4 /* RWIVF */
#define LW_PRAMDAC_GENERAL_CONTROL_PIXMIX_OFF            0x00000000 /* RWI-V */
#define LW_PRAMDAC_GENERAL_CONTROL_PIXMIX_POS            0x00000001 /* RW--V */
#define LW_PRAMDAC_GENERAL_CONTROL_PIXMIX_NEG            0x00000002 /* RW--V */
#define LW_PRAMDAC_GENERAL_CONTROL_PIXMIX_ON             0x00000003 /* RW--V */
#define LW_PRAMDAC_GENERAL_CONTROL_RESERVED_1                   7:6 /* RWIVF */
#define LW_PRAMDAC_GENERAL_CONTROL_RESERVED_1_INITIAL    0x00000000 /* RWI-V */
#define LW_PRAMDAC_GENERAL_CONTROL_VGA_STATE                    8:8 /* RWIVF */
#define LW_PRAMDAC_GENERAL_CONTROL_VGA_STATE_NOTSEL      0x00000000 /* RWI-V */
#define LW_PRAMDAC_GENERAL_CONTROL_VGA_STATE_SEL         0x00000001 /* RW--V */
#define LW_PRAMDAC_GENERAL_CONTROL_RESERVED_2                  11:9 /* RWIVF */
#define LW_PRAMDAC_GENERAL_CONTROL_RESERVED_2_INITIAL    0x00000000 /* RWI-V */
#define LW_PRAMDAC_GENERAL_CONTROL_ALT_MODE                   12:12 /* RWIVF */
#define LW_PRAMDAC_GENERAL_CONTROL_ALT_MODE_NOTSEL       0x00000000 /* RWI-V */
#define LW_PRAMDAC_GENERAL_CONTROL_ALT_MODE_SEL          0x00000001 /* RW--V */
#define LW_PRAMDAC_GENERAL_CONTROL_ALT_MODE_15           0x00000000 /* RW--V */
#define LW_PRAMDAC_GENERAL_CONTROL_ALT_MODE_16           0x00000001 /* RW--V */
#define LW_PRAMDAC_GENERAL_CONTROL_ALT_MODE_24           0x00000000 /* RW--V */
#define LW_PRAMDAC_GENERAL_CONTROL_ALT_MODE_30           0x00000001 /* RW--V */
#define LW_PRAMDAC_GENERAL_CONTROL_FP16_MODE                  13:13 /* RWIVF */
#define LW_PRAMDAC_GENERAL_CONTROL_FP16_MODE_OFF         0x00000000 /* RWI-V */
#define LW_PRAMDAC_GENERAL_CONTROL_FP16_MODE_ON          0x00000001 /* RW--V */
#define LW_PRAMDAC_GENERAL_CONTROL_ABGR_MODE                  14:14 /* RWIVF */
#define LW_PRAMDAC_GENERAL_CONTROL_ABGR_MODE_OFF         0x00000000 /* RWI-V */
#define LW_PRAMDAC_GENERAL_CONTROL_ABGR_MODE_ON          0x00000001 /* RW--V */
#define LW_PRAMDAC_GENERAL_CONTROL_RESERVED_4                 15:15 /* RWIVF */
#define LW_PRAMDAC_GENERAL_CONTROL_RESERVED_4_INITIAL    0x00000000 /* RWI-V */
#define LW_PRAMDAC_GENERAL_CONTROL_BLK_PEDSTL                 16:16 /* RWIVF */
#define LW_PRAMDAC_GENERAL_CONTROL_BLK_PEDSTL_OFF        0x00000000 /* RWI-V */
#define LW_PRAMDAC_GENERAL_CONTROL_BLK_PEDSTL_ON         0x00000001 /* RW--V */
#define LW_PRAMDAC_GENERAL_CONTROL_TERMINATION                17:17 /* RWIVF */
#define LW_PRAMDAC_GENERAL_CONTROL_TERMINATION_37OHM     0x00000000 /* RWI-V */
#define LW_PRAMDAC_GENERAL_CONTROL_TERMINATION_75OHM     0x00000001 /* RW--V */
#define LW_PRAMDAC_GENERAL_CONTROL_RESERVED_5                 19:18 /* RWIVF */
#define LW_PRAMDAC_GENERAL_CONTROL_RESERVED_5_INITIAL    0x00000000 /* RWI-V */
#define LW_PRAMDAC_GENERAL_CONTROL_BPC                        20:20 /* RWIVF */
#define LW_PRAMDAC_GENERAL_CONTROL_BPC_6BITS             0x00000000 /* RWI-V */
#define LW_PRAMDAC_GENERAL_CONTROL_BPC_8BITS             0x00000001 /* RW--V */
#define LW_PRAMDAC_GENERAL_CONTROL_LUT                        21:21 /* RWIVF */
#define LW_PRAMDAC_GENERAL_CONTROL_LUT_8BITS             0x00000000 /* RWI-V */
#define LW_PRAMDAC_GENERAL_CONTROL_LUT_10BITS            0x00000001 /* RW--V */
#define LW_PRAMDAC_GENERAL_CONTROL_RESERVED_6                 23:22 /* RWIVF */
#define LW_PRAMDAC_GENERAL_CONTROL_RESERVED_6_INITIAL    0x00000000 /* RWI-V */
#define LW_PRAMDAC_GENERAL_CONTROL_DAC_SLEEP                  24:24 /* RWIVF */
#define LW_PRAMDAC_GENERAL_CONTROL_DAC_SLEEP_DIS         0x00000000 /* RWI-V */
#define LW_PRAMDAC_GENERAL_CONTROL_DAC_SLEEP_EN          0x00000001 /* RW--V */
#define LW_PRAMDAC_GENERAL_CONTROL_RESERVED_7                 27:25 /* RWIVF */
#define LW_PRAMDAC_GENERAL_CONTROL_RESERVED_7_INITIAL    0x00000000 /* RWI-V */
#define LW_PRAMDAC_GENERAL_CONTROL_PALETTE_CLK                28:28 /* RWIVF */
#define LW_PRAMDAC_GENERAL_CONTROL_PALETTE_CLK_EN        0x00000000 /* RWI-V */
#define LW_PRAMDAC_GENERAL_CONTROL_PALETTE_CLK_DIS       0x00000001 /* RW--V */
#define LW_PRAMDAC_GENERAL_CONTROL_PIPE                       29:29 /* RWIVF */
#define LW_PRAMDAC_GENERAL_CONTROL_PIPE_SHORT            0x00000000 /* RWI-V */
#define LW_PRAMDAC_GENERAL_CONTROL_PIPE_LONG             0x00000001 /* RW--V */
#define LW_PRAMDAC_GENERAL_CONTROL_LWR_32B_ROP                30:30 /* RWIVF */
#define LW_PRAMDAC_GENERAL_CONTROL_LWR_32B_ROP_DISABLE   0x00000000 /* RWI-V */
#define LW_PRAMDAC_GENERAL_CONTROL_LWR_32B_ROP_ENABLE    0x00000001 /* RW--V */
#define LW_PRAMDAC_GENERAL_CONTROL_RESERVED_8                 31:31 /* RWIVF */
#define LW_PRAMDAC_GENERAL_CONTROL_RESERVED_8_INITIAL    0x00000000 /* RWI-V */
#define LW_PRAMDAC_PALETTE_RECOVERY                      0x00680604 /* R--4R */
#define LW_PRAMDAC_HA_PALETTE_RECOVERY                   0x00680604 /* R--4R */
#define LW_PRAMDAC_HB_PALETTE_RECOVERY                   0x00682604 /* R--4R */
#define LW_PRAMDAC_PALETTE_RECOVERY_ACTIVE_ADDRESS              7:0 /* R--UF */
#define LW_PRAMDAC_PALETTE_RECOVERY_RGB_POINTER                10:8 /* R--VF */
#define LW_PRAMDAC_PALETTE_RECOVERY_RGB_POINTER_RED      0x00000001 /* R---V */
#define LW_PRAMDAC_PALETTE_RECOVERY_RGB_POINTER_GREEN    0x00000002 /* R---V */
#define LW_PRAMDAC_PALETTE_RECOVERY_RGB_POINTER_BLUE     0x00000004 /* R---V */
#define LW_PRAMDAC_PALETTE_RECOVERY_DAC_STATE                 13:12 /* R--VF */
#define LW_PRAMDAC_PALETTE_RECOVERY_DAC_STATE_WRITE      0x00000000 /* R---V */
#define LW_PRAMDAC_PALETTE_RECOVERY_DAC_STATE_READ       0x00000003 /* R---V */
#define LW_PRAMDAC_PALETTE_RECOVERY_RED_DATA                  23:16 /* R--VF */
#define LW_PRAMDAC_PALETTE_RECOVERY_GREEN_DATA                31:24 /* R--VF */
#define LW_PRAMDAC_PALETTE_LUT_INDEX                     0x00680620 /* RW-4R */
#define LW_PRAMDAC_HA_PALETTE_LUT_INDEX                  0x00680620 /* RW-4R */
#define LW_PRAMDAC_HB_PALETTE_LUT_INDEX                  0x00682620 /* RW-4R */
#define LW_PRAMDAC_PALETTE_LUT_INDEX_ADDR                       7:0 /* RW-VF */
#define LW_PRAMDAC_PALETTE_LUT_INDEX_ADDRINC                  12:12 /* RWIVF */
#define LW_PRAMDAC_PALETTE_LUT_INDEX_ADDRINC_ENABLE      0x00000000 /* RWI-V */
#define LW_PRAMDAC_PALETTE_LUT_INDEX_ADDRINC_DISABLE     0x00000001 /* RW--V */
#define LW_PRAMDAC_PALETTE_LUT_DATA                      0x00680624 /* RW-4R */
#define LW_PRAMDAC_HA_PALETTE_LUT_DATA                   0x00680624 /* RW-4R */
#define LW_PRAMDAC_HB_PALETTE_LUT_DATA                   0x00682624 /* RW-4R */
#define LW_PRAMDAC_PALETTE_LUT_DATA_BLUE                        9:0 /* RW-VF */
#define LW_PRAMDAC_PALETTE_LUT_DATA_GREEN                     19:10 /* RW-VF */
#define LW_PRAMDAC_PALETTE_LUT_DATA_RED                       29:20 /* RW-VF */
#define LW_PRAMDAC_TEST_CONTROL                          0x00680608 /* RW-4R */
#define LW_PRAMDAC_HA_TEST_CONTROL                       0x00680608 /* RW-4R */
#define LW_PRAMDAC_HB_TEST_CONTROL                       0x00682608 /* RW-4R */
#define LW_PRAMDAC_TEST_CONTROL_CRC_RESET                       0:0 /* RWIVF */
#define LW_PRAMDAC_TEST_CONTROL_CRC_RESET_DEASSERTED     0x00000000 /* RWI-V */
#define LW_PRAMDAC_TEST_CONTROL_CRC_RESET_ASSERTED       0x00000001 /* RW--V */
#define LW_PRAMDAC_TEST_CONTROL_CRC_ENABLE                      4:4 /* RWIVF */
#define LW_PRAMDAC_TEST_CONTROL_CRC_ENABLE_DEASSERTED    0x00000000 /* RWI-V */
#define LW_PRAMDAC_TEST_CONTROL_CRC_ENABLE_ASSERTED      0x00000001 /* RW--V */
#define LW_PRAMDAC_TEST_CONTROL_CRC_CHANNEL                     9:8 /* RWIVF */
#define LW_PRAMDAC_TEST_CONTROL_CRC_CHANNEL_BLUE         0x00000000 /* RWI-V */
#define LW_PRAMDAC_TEST_CONTROL_CRC_CHANNEL_GREEN        0x00000001 /* RW--V */
#define LW_PRAMDAC_TEST_CONTROL_CRC_CHANNEL_RED          0x00000002 /* RW--V */
#define LW_PRAMDAC_TEST_CONTROL_CRC_CAPTURE                   10:10 /* RWIVF */
#define LW_PRAMDAC_TEST_CONTROL_CRC_CAPTURE_ALWAYS       0x00000000 /* RWI-V */
#define LW_PRAMDAC_TEST_CONTROL_CRC_CAPTURE_ONE          0x00000001 /* RW--V */
#define LW_PRAMDAC_TEST_CONTROL_TP_INS_EN                     12:12 /* RWIVF */
#define LW_PRAMDAC_TEST_CONTROL_TP_INS_EN_DEASSERTED     0x00000000 /* RWI-V */
#define LW_PRAMDAC_TEST_CONTROL_TP_INS_EN_ASSERTED       0x00000001 /* RW--V */
#define LW_PRAMDAC_TEST_CONTROL_PWRDWN_DAC                    16:16 /* RWIVF */
#define LW_PRAMDAC_TEST_CONTROL_PWRDWN_DAC_ON            0x00000000 /* RW--V */
#define LW_PRAMDAC_TEST_CONTROL_PWRDWN_DAC_OFF           0x00000001 /* RWI-V */
#define LW_PRAMDAC_TEST_CONTROL_DACTM                         20:20 /* RWIVF */
#define LW_PRAMDAC_TEST_CONTROL_DACTM_NORMAL             0x00000000 /* RWI-V */
#define LW_PRAMDAC_TEST_CONTROL_DACTM_TEST               0x00000001 /* RW--V */
#define LW_PRAMDAC_TEST_CONTROL_TPATH1                        24:24 /* RWIVF */
#define LW_PRAMDAC_TEST_CONTROL_TPATH1_CLEAR             0x00000000 /* RWI-V */
#define LW_PRAMDAC_TEST_CONTROL_TPATH1_SET               0x00000001 /* RW--V */
#define LW_PRAMDAC_TEST_CONTROL_TPATH31                       25:25 /* RWIVF */
#define LW_PRAMDAC_TEST_CONTROL_TPATH31_CLEAR            0x00000000 /* RWI-V */
#define LW_PRAMDAC_TEST_CONTROL_TPATH31_SET              0x00000001 /* RW--V */
#define LW_PRAMDAC_TEST_CONTROL_SENSEB                        28:28 /* R--VF */
#define LW_PRAMDAC_TEST_CONTROL_SENSEB_SOMELO            0x00000000 /* R---V */
#define LW_PRAMDAC_TEST_CONTROL_SENSEB_ALLHI             0x00000001 /* R---V */
#define LW_PRAMDAC_TEST_CONTROL_BDAC                          29:29 /* R--VF */
#define LW_PRAMDAC_TEST_CONTROL_BDAC_NODETECT            0x00000000 /* R---V */
#define LW_PRAMDAC_TEST_CONTROL_BDAC_DETECTED            0x00000001 /* R---V */
#define LW_PRAMDAC_TEST_CONTROL_GDAC                          30:30 /* R--VF */
#define LW_PRAMDAC_TEST_CONTROL_GDAC_NODETECT            0x00000000 /* R---V */
#define LW_PRAMDAC_TEST_CONTROL_GDAC_DETECTED            0x00000001 /* R---V */
#define LW_PRAMDAC_TEST_CONTROL_RDAC                          31:31 /* R--VF */
#define LW_PRAMDAC_TEST_CONTROL_RDAC_NODETECT            0x00000000 /* R---V */
#define LW_PRAMDAC_TEST_CONTROL_RDAC_DETECTED            0x00000001 /* R---V */
#define LW_PRAMDAC_CHECKSUM                              0x0068060C /* R--4R */
#define LW_PRAMDAC_HA_CHECKSUM                           0x0068060C /* R--4R */
#define LW_PRAMDAC_HB_CHECKSUM                           0x0068260C /* R--4R */
#define LW_PRAMDAC_CHECKSUM_STATUS                            24:24 /* R--VF */
#define LW_PRAMDAC_CHECKSUM_STATUS_CAPTURED              0x00000001 /* R---V */
#define LW_PRAMDAC_CHECKSUM_STATUS_WAITING               0x00000000 /* R---V */
#define LW_PRAMDAC_CHECKSUM_VALUE                              23:0 /* R--VF */
#define LW_PRAMDAC_TESTPOINT_DATA                        0x00680610 /* RW-4R */
#define LW_PRAMDAC_HA_TESTPOINT_DATA                     0x00680610 /* RW-4R */
#define LW_PRAMDAC_HB_TESTPOINT_DATA                     0x00682610 /* RW-4R */
#define LW_PRAMDAC_TESTPOINT_DATA_RED                           9:0 /* RW-VF */
#define LW_PRAMDAC_TESTPOINT_DATA_RED_ZERO               0x00000000 /* RWI-V */
#define LW_PRAMDAC_TESTPOINT_DATA_GREEN                       19:10 /* RW-VF */
#define LW_PRAMDAC_TESTPOINT_DATA_GREEN_ZERO             0x00000000 /* RWI-V */
#define LW_PRAMDAC_TESTPOINT_DATA_BLUE                        29:20 /* RW-VF */
#define LW_PRAMDAC_TESTPOINT_DATA_BLUE_ZERO              0x00000000 /* RWI-V */
#define LW_PRAMDAC_TESTPOINT_DATA_BLACK                       30:30 /* RW-VF */
#define LW_PRAMDAC_TESTPOINT_DATA_BLACK_NOPEDESTAL       0x00000000 /* RWI-V */
#define LW_PRAMDAC_TESTPOINT_DATA_NOTBLANK                    31:31 /* RW-VF */
#define LW_PRAMDAC_TESTPOINT_DATA_NOTBLANK_BLANK         0x00000000 /* RWI-V */
#define LW_PRAMDAC_COMPOSITE                             0x00680630 /* RW-4R */
#define LW_PRAMDAC_HA_COMPOSITE                          0x00680630 /* RW-4R */
#define LW_PRAMDAC_HB_COMPOSITE                          0x00682630 /* RW-4R */
#define LW_PRAMDAC_COMPOSITE_MODE                               1:0 /* RWIVF */
#define LW_PRAMDAC_COMPOSITE_MODE_RGB                    0x00000000 /* RWI-V */
#define LW_PRAMDAC_COMPOSITE_MODE_RESERVED               0x00000001 /* RW--V */
#define LW_PRAMDAC_COMPOSITE_MODE_YCBCR_601_OUT          0x00000002 /* RW--V */
#define LW_PRAMDAC_COMPOSITE_MODE_YCBCR_709_OUT          0x00000003 /* RW--V */
#define LW_PRAMDAC_COMPOSITE_OVERLAY                            2:2 /* RWIVF */
#define LW_PRAMDAC_COMPOSITE_OVERLAY_RGB                 0x00000000 /* RWI-V */
#define LW_PRAMDAC_COMPOSITE_OVERLAY_YCBCR               0x00000001 /* RW--V */
#define LW_PRAMDAC_COMPOSITE_RESERVED                          31:3 /* RWIVF */
#define LW_PRAMDAC_COMPOSITE_RESERVED_INITIAL            0x00000000 /* RWI-V */
#define LW_PRAMDAC_SHARPEN                               0x00680634 /* RW-4R */
#define LW_PRAMDAC_HA_SHARPEN                            0x00680634 /* RW-4R */
#define LW_PRAMDAC_HB_SHARPEN                            0x00682634 /* RW-4R */
#define LW_PRAMDAC_SHARPEN_VAL                                  5:0 /* RWIVF */
#define LW_PRAMDAC_SHARPEN_VAL_INITIAL                   0x00000000 /* RWI-V */
#define LW_PRAMDAC_SHARPEN_RESERVED1                           23:6 /* RWIVF */
#define LW_PRAMDAC_SHARPEN_RESERVED1_INITIAL             0x00000000 /* RWI-V */
#define LW_PRAMDAC_SHARPEN_AA_THRESHOLD                       25:24 /* RWIVF */
#define LW_PRAMDAC_SHARPEN_AA_THRESHOLD_INITIAL          0x00000000 /* RWI-V */
#define LW_PRAMDAC_SHARPEN_RESERVED2                          31:26 /* RWIVF */
#define LW_PRAMDAC_SHARPEN_RESERVED2_INITIAL             0x00000000 /* RWI-V */
#define LW_PRAMDAC_STEREO                                0x00680640 /* RW-4R */
#define LW_PRAMDAC_HA_STEREO                             0x00680640 /* RW-4R */
#define LW_PRAMDAC_HB_STEREO                             0x00682640 /* RW-4R */
#define LW_PRAMDAC_STEREO_EN                                    0:0 /* RWIVF */
#define LW_PRAMDAC_STEREO_EN_DISABLE                     0x00000000 /* RWI-V */
#define LW_PRAMDAC_STEREO_EN_ENABLE                      0x00000001 /* RW--V */
#define LW_PRAMDAC_STEREO_RESERVED_0                            3:1 /* RWIVF */
#define LW_PRAMDAC_STEREO_RESERVED_0_INITIAL             0x00000000 /* RWI-V */
#define LW_PRAMDAC_STEREO_OVERRIDE_EN                           4:4 /* RWIVF */
#define LW_PRAMDAC_STEREO_OVERRIDE_EN_DISABLE            0x00000000 /* RWI-V */
#define LW_PRAMDAC_STEREO_OVERRIDE_EN_ENABLE             0x00000001 /* RW--V */
#define LW_PRAMDAC_STEREO_OVERRIDE_VALUE                        5:5 /* RWIVF */
#define LW_PRAMDAC_STEREO_OVERRIDE_VALUE_RIGHT           0x00000000 /* RWI-V */
#define LW_PRAMDAC_STEREO_OVERRIDE_VALUE_LEFT            0x00000001 /* RW--V */
#define LW_PRAMDAC_STEREO_RESERVED_1                            7:6 /* RWIVF */
#define LW_PRAMDAC_STEREO_RESERVED_1_INITIAL             0x00000000 /* RWI-V */
#define LW_PRAMDAC_STEREO_FRAME                                 8:8 /* R--VF */
#define LW_PRAMDAC_STEREO_FRAME_RIGHT                    0x00000000 /* R---V */
#define LW_PRAMDAC_STEREO_FRAME_LEFT                     0x00000001 /* R---V */
#define LW_PRAMDAC_STEREO_RESERVED_2                           31:9 /* RWIVF */
#define LW_PRAMDAC_STEREO_RESERVED_2_INITIAL             0x00000000 /* RWI-V */
#define LW_PRAMDAC_LGS_HSYNC_NUMERATOR                   0x00680680 /* RW-4R */
#define LW_PRAMDAC_HA_LGS_HSYNC_NUMERATOR                0x00680680 /* RW-4R */
#define LW_PRAMDAC_HB_LGS_HSYNC_NUMERATOR                0x00682680 /* RW-4R */
#define LW_PRAMDAC_LGS_HSYNC_NUMERATOR_VALUE                   23:0 /* RWIUF */
#define LW_PRAMDAC_LGS_HSYNC_NUMERATOR_VALUE_ZERO        0x00000000 /* RWI-V */
#define LW_PRAMDAC_LGS_HSYNC_DENOMINATOR                 0x00680684 /* RW-4R */
#define LW_PRAMDAC_HA_LGS_HSYNC_DENOMINATOR              0x00680684 /* RW-4R */
#define LW_PRAMDAC_HB_LGS_HSYNC_DENOMINATOR              0x00682684 /* RW-4R */
#define LW_PRAMDAC_LGS_HSYNC_DENOMINATOR_VALUE                 10:0 /* RWIUF */
#define LW_PRAMDAC_LGS_HSYNC_DENOMINATOR_VALUE_ZERO      0x00000000 /* RWI-V */
#define LW_PRAMDAC_LGS_HSYNC_HIGH                        0x00680688 /* RW-4R */
#define LW_PRAMDAC_HA_LGS_HSYNC_HIGH                     0x00680688 /* RW-4R */
#define LW_PRAMDAC_HB_LGS_HSYNC_HIGH                     0x00682688 /* RW-4R */
#define LW_PRAMDAC_LGS_HSYNC_HIGH_CYCLES                       11:0 /* RWIUF */
#define LW_PRAMDAC_LGS_HSYNC_HIGH_CYCLES_ZERO            0x00000000 /* RWI-V */
#define LW_PRAMDAC_LGS_HSYNC_HIGH_VSYNC                  0x0068068c /* RW-4R */
#define LW_PRAMDAC_HA_LGS_HSYNC_HIGH_VSYNC               0x0068068c /* RW-4R */
#define LW_PRAMDAC_HB_LGS_HSYNC_HIGH_VSYNC               0x0068268c /* RW-4R */
#define LW_PRAMDAC_LGS_HSYNC_HIGH_VSYNC_CYCLES                 11:0 /* RWIUF */
#define LW_PRAMDAC_LGS_HSYNC_HIGH_VSYNC_CYCLES_ZERO      0x00000000 /* RWI-V */
#define LW_PRAMDAC_LGS_SWITCHES                          0x00680690 /* RW-4R */
#define LW_PRAMDAC_HA_LGS_SWITCHES                       0x00680690 /* RW-4R */
#define LW_PRAMDAC_HB_LGS_SWITCHES                       0x00682690 /* RW-4R */
#define LW_PRAMDAC_LGS_SWITCHES_ENCODER_MODE                    0:0 /* RWIVF */
#define LW_PRAMDAC_LGS_SWITCHES_ENCODER_MODE_NON_BYPASS  0x00000000 /* RWI-V */
#define LW_PRAMDAC_LGS_SWITCHES_ENCODER_MODE_BYPASS      0x00000001 /* RW--V */
#define LW_PRAMDAC_LGS_TRANSFER                          0x006806a0 /* RW-4R */
#define LW_PRAMDAC_HA_LGS_TRANSFER                       0x006806a0 /* RW-4R */
#define LW_PRAMDAC_HB_LGS_TRANSFER                       0x006826a0 /* RW-4R */
#define LW_PRAMDAC_LGS_TRANSFER_LOAD_VALUES                     0:0 /* RWIVF */
#define LW_PRAMDAC_LGS_TRANSFER_LOAD_VALUES_ZERO         0x00000000 /* RWI-V */
#define LW_PRAMDAC_LGS_TRANSFER_LOAD_VALUES_ONE          0x00000001 /* RW--V */
#define LW_PRAMDAC_LGS_TRANSFER_LOADED_VALUES                   4:4 /* R-IVF */
#define LW_PRAMDAC_LGS_TRANSFER_LOADED_VALUES_ZERO       0x00000000 /* R-I-V */
#define LW_PRAMDAC_LGS_TRANSFER_LOADED_VALUES_ONE        0x00000001 /* R---V */
#define LW_PRAMDAC_FP_VDISPLAY_END                       0x00680800 /* RW-4R */
#define LW_PRAMDAC_HA_FP_VDISPLAY_END                    0x00680800 /* RW-4R */
#define LW_PRAMDAC_HB_FP_VDISPLAY_END                    0x00682800 /* RW-4R */
#define LW_PRAMDAC_FP_VDISPLAY_END_VAL                         15:0 /* RW-VF */
#define LW_PRAMDAC_FP_VTOTAL                             0x00680804 /* RW-4R */
#define LW_PRAMDAC_HA_FP_VTOTAL                          0x00680804 /* RW-4R */
#define LW_PRAMDAC_HB_FP_VTOTAL                          0x00682804 /* RW-4R */
#define LW_PRAMDAC_FP_VTOTAL_VAL                               15:0 /* RWIVF */
#define LW_PRAMDAC_FP_VTOTAL_VAL_ZERO                    0x00000000 /* RWI-V */
#define LW_PRAMDAC_FP_VCRTC                              0x00680808 /* RW-4R */
#define LW_PRAMDAC_HA_FP_VCRTC                           0x00680808 /* RW-4R */
#define LW_PRAMDAC_HB_FP_VCRTC                           0x00682808 /* RW-4R */
#define LW_PRAMDAC_FP_VCRTC_VAL                                15:0 /* RWIVF */
#define LW_PRAMDAC_FP_VCRTC_VAL_ZERO                     0x00000000 /* RWI-V */
#define LW_PRAMDAC_FP_VSYNC_START                        0x0068080c /* RW-4R */
#define LW_PRAMDAC_HA_FP_VSYNC_START                     0x0068080c /* RW-4R */
#define LW_PRAMDAC_HB_FP_VSYNC_START                     0x0068280c /* RW-4R */
#define LW_PRAMDAC_FP_VSYNC_START_VAL                          15:0 /* RWIVF */
#define LW_PRAMDAC_FP_VSYNC_START_VAL_ZERO               0x00000000 /* RWI-V */
#define LW_PRAMDAC_FP_VSYNC_END                          0x00680810 /* RW-4R */
#define LW_PRAMDAC_HA_FP_VSYNC_END                       0x00680810 /* RW-4R */
#define LW_PRAMDAC_HB_FP_VSYNC_END                       0x00682810 /* RW-4R */
#define LW_PRAMDAC_FP_VSYNC_END_VAL                            15:0 /* RWIVF */
#define LW_PRAMDAC_FP_VSYNC_END_VAL_ZERO                 0x00000000 /* RWI-V */
#define LW_PRAMDAC_FP_VVALID_START                       0x00680814 /* RW-4R */
#define LW_PRAMDAC_HA_FP_VVALID_START                    0x00680814 /* RW-4R */
#define LW_PRAMDAC_HB_FP_VVALID_START                    0x00682814 /* RW-4R */
#define LW_PRAMDAC_FP_VVALID_START_VAL                         15:0 /* RW-VF */
#define LW_PRAMDAC_FP_VVALID_END                         0x00680818 /* RW-4R */
#define LW_PRAMDAC_HA_FP_VVALID_END                      0x00680818 /* RW-4R */
#define LW_PRAMDAC_HB_FP_VVALID_END                      0x00682818 /* RW-4R */
#define LW_PRAMDAC_FP_VVALID_END_VAL                           15:0 /* RW-VF */
#define LW_PRAMDAC_FP_HDISPLAY_END                       0x00680820 /* RW-4R */
#define LW_PRAMDAC_HA_FP_HDISPLAY_END                    0x00680820 /* RW-4R */
#define LW_PRAMDAC_HB_FP_HDISPLAY_END                    0x00682820 /* RW-4R */
#define LW_PRAMDAC_FP_HDISPLAY_END_VAL                         15:0 /* RW-VF */
#define LW_PRAMDAC_FP_HTOTAL                             0x00680824 /* RW-4R */
#define LW_PRAMDAC_HA_FP_HTOTAL                          0x00680824 /* RW-4R */
#define LW_PRAMDAC_HB_FP_HTOTAL                          0x00682824 /* RW-4R */
#define LW_PRAMDAC_FP_HTOTAL_VAL                               15:0 /* RWIVF */
#define LW_PRAMDAC_FP_HTOTAL_VAL_ZERO                    0x00000000 /* RWI-V */
#define LW_PRAMDAC_FP_HCRTC                              0x00680828 /* RW-4R */
#define LW_PRAMDAC_HA_FP_HCRTC                           0x00680828 /* RW-4R */
#define LW_PRAMDAC_HB_FP_HCRTC                           0x00682828 /* RW-4R */
#define LW_PRAMDAC_FP_HCRTC_VAL                                15:0 /* RWIVF */
#define LW_PRAMDAC_FP_HCRTC_VAL_ZERO                     0x00000000 /* RWI-V */
#define LW_PRAMDAC_FP_HSYNC_START                        0x0068082c /* RW-4R */
#define LW_PRAMDAC_HA_FP_HSYNC_START                     0x0068082c /* RW-4R */
#define LW_PRAMDAC_HB_FP_HSYNC_START                     0x0068282c /* RW-4R */
#define LW_PRAMDAC_FP_HSYNC_START_VAL                          15:0 /* RWIVF */
#define LW_PRAMDAC_FP_HSYNC_START_VAL_ZERO               0x00000000 /* RWI-V */
#define LW_PRAMDAC_FP_HSYNC_END                          0x00680830 /* RW-4R */
#define LW_PRAMDAC_HA_FP_HSYNC_END                       0x00680830 /* RW-4R */
#define LW_PRAMDAC_HB_FP_HSYNC_END                       0x00682830 /* RW-4R */
#define LW_PRAMDAC_FP_HSYNC_END_VAL                            15:0 /* RWIVF */
#define LW_PRAMDAC_FP_HSYNC_END_VAL_ZERO                 0x00000000 /* RWI-V */
#define LW_PRAMDAC_FP_HVALID_START                       0x00680834 /* RW-4R */
#define LW_PRAMDAC_HA_FP_HVALID_START                    0x00680834 /* RW-4R */
#define LW_PRAMDAC_HB_FP_HVALID_START                    0x00682834 /* RW-4R */
#define LW_PRAMDAC_FP_HVALID_START_VAL                         15:0 /* RW-VF */
#define LW_PRAMDAC_FP_HVALID_END                         0x00680838 /* RW-4R */
#define LW_PRAMDAC_HA_FP_HVALID_END                      0x00680838 /* RW-4R */
#define LW_PRAMDAC_HB_FP_HVALID_END                      0x00682838 /* RW-4R */
#define LW_PRAMDAC_FP_HVALID_END_VAL                           15:0 /* RW-VF */
#define LW_PRAMDAC_FP_CHECKSUM                           0x00680840 /* R--4R */
#define LW_PRAMDAC_HA_FP_CHECKSUM                        0x00680840 /* R--4R */
#define LW_PRAMDAC_HB_FP_CHECKSUM                        0x00682840 /* R--4R */
#define LW_PRAMDAC_FP_CHECKSUM_VAL                             23:0 /* R--VF */
#define LW_PRAMDAC_FP_CHECKSUM_STATUS                         24:24 /* R--VF */
#define LW_PRAMDAC_FP_CHECKSUM_STATUS_CAPTURED           0x00000001 /* R---V */
#define LW_PRAMDAC_FP_CHECKSUM_STATUS_WAITING            0x00000000 /* R---V */
#define LW_PRAMDAC_FP_CHECKSUM_VSYNC                          28:28 /* R--VF */
#define LW_PRAMDAC_FP_CHECKSUM_VSYNC_LOW                 0x00000000 /* R---V */
#define LW_PRAMDAC_FP_CHECKSUM_VSYNC_HIGH                0x00000001 /* R---V */
#define LW_PRAMDAC_FP_CHECKSUM_FIELD                          29:29 /* R--VF */
#define LW_PRAMDAC_FP_CHECKSUM_FIELD_EVEN                0x00000000 /* R---V */
#define LW_PRAMDAC_FP_CHECKSUM_FIELD_ODD                 0x00000001 /* R---V */
#define LW_PRAMDAC_FP_TEST_CONTROL                       0x00680844 /* RW-4R */
#define LW_PRAMDAC_HA_FP_TEST_CONTROL                    0x00680844 /* RW-4R */
#define LW_PRAMDAC_HB_FP_TEST_CONTROL                    0x00682844 /* RW-4R */
#define LW_PRAMDAC_FP_TEST_CONTROL_CRC_RESET                    0:0 /* RWIVF */
#define LW_PRAMDAC_FP_TEST_CONTROL_CRC_RESET_DEASSERTED  0x00000000 /* RWI-V */
#define LW_PRAMDAC_FP_TEST_CONTROL_CRC_RESET_ASSERTED    0x00000001 /* RW--V */
#define LW_PRAMDAC_FP_TEST_CONTROL_CRC_ENABLE                   4:4 /* RWIVF */
#define LW_PRAMDAC_FP_TEST_CONTROL_CRC_ENABLE_DEASSERTED 0x00000000 /* RWI-V */
#define LW_PRAMDAC_FP_TEST_CONTROL_CRC_ENABLE_ASSERTED   0x00000001 /* RW--V */
#define LW_PRAMDAC_FP_TEST_CONTROL_CRC_CHANNEL                  9:8 /* RWIVF */
#define LW_PRAMDAC_FP_TEST_CONTROL_CRC_CHANNEL_7_0       0x00000000 /* RWI-V */
#define LW_PRAMDAC_FP_TEST_CONTROL_CRC_CHANNEL_15_8      0x00000001 /* RW--V */
#define LW_PRAMDAC_FP_TEST_CONTROL_CRC_CHANNEL_23_16     0x00000002 /* RW--V */
#define LW_PRAMDAC_FP_TEST_CONTROL_CRC_CAPTURE                10:10 /* RWIVF */
#define LW_PRAMDAC_FP_TEST_CONTROL_CRC_CAPTURE_ALWAYS    0x00000000 /* RWI-V */
#define LW_PRAMDAC_FP_TEST_CONTROL_CRC_CAPTURE_ONE       0x00000001 /* RW--V */
#define LW_PRAMDAC_FP_TG_CONTROL                         0x00680848 /* RW-4R */
#define LW_PRAMDAC_HA_FP_TG_CONTROL                      0x00680848 /* RW-4R */
#define LW_PRAMDAC_HB_FP_TG_CONTROL                      0x00682848 /* RW-4R */
#define LW_PRAMDAC_FP_TG_CONTROL_VSYNC                          1:0 /* RWIVF */
#define LW_PRAMDAC_FP_TG_CONTROL_VSYNC_NEG               0x00000000 /* RW--V */
#define LW_PRAMDAC_FP_TG_CONTROL_VSYNC_POS               0x00000001 /* RWI-V */
#define LW_PRAMDAC_FP_TG_CONTROL_VSYNC_DISABLE           0x00000002 /* RW--V */
#define LW_PRAMDAC_FP_TG_CONTROL_VSYNC_RSVD              0x00000003 /* RW--V */
#define LW_PRAMDAC_FP_TG_CONTROL_HSYNC                          5:4 /* RWIVF */
#define LW_PRAMDAC_FP_TG_CONTROL_HSYNC_NEG               0x00000000 /* RW--V */
#define LW_PRAMDAC_FP_TG_CONTROL_HSYNC_POS               0x00000001 /* RWI-V */
#define LW_PRAMDAC_FP_TG_CONTROL_HSYNC_DISABLE           0x00000002 /* RW--V */
#define LW_PRAMDAC_FP_TG_CONTROL_HSYNC_RSVD              0x00000003 /* RW--V */
#define LW_PRAMDAC_FP_TG_CONTROL_MODE                           9:8 /* RWIVF */
#define LW_PRAMDAC_FP_TG_CONTROL_MODE_SCALE              0x00000000 /* RWI-V */
#define LW_PRAMDAC_FP_TG_CONTROL_MODE_CENTER             0x00000001 /* RW--V */
#define LW_PRAMDAC_FP_TG_CONTROL_MODE_NATIVE             0x00000002 /* RW--V */
#define LW_PRAMDAC_FP_TG_CONTROL_CENTER                       13:12 /* RWIVF */
#define LW_PRAMDAC_FP_TG_CONTROL_CENTER_NONE             0x00000000 /* RWI-V */
#define LW_PRAMDAC_FP_TG_CONTROL_CENTER_HORIZ            0x00000001 /* RW--V */
#define LW_PRAMDAC_FP_TG_CONTROL_CENTER_VERT             0x00000002 /* RW--V */
#define LW_PRAMDAC_FP_TG_CONTROL_CENTER_BOTH             0x00000003 /* RW--V */
#define LW_PRAMDAC_FP_TG_CONTROL_NATIVE                       17:16 /* RWIVF */
#define LW_PRAMDAC_FP_TG_CONTROL_NATIVE_NONE             0x00000000 /* RWI-V */
#define LW_PRAMDAC_FP_TG_CONTROL_NATIVE_HORIZ            0x00000001 /* RW--V */
#define LW_PRAMDAC_FP_TG_CONTROL_NATIVE_VERT             0x00000002 /* RW--V */
#define LW_PRAMDAC_FP_TG_CONTROL_NATIVE_BOTH             0x00000003 /* RW--V */
#define LW_PRAMDAC_FP_TG_CONTROL_READ                         20:20 /* RWIVF */
#define LW_PRAMDAC_FP_TG_CONTROL_READ_ACTUAL             0x00000000 /* RWI-V */
#define LW_PRAMDAC_FP_TG_CONTROL_READ_PROG               0x00000001 /* RW--V */
#define LW_PRAMDAC_FP_TG_CONTROL_WIDTH                        24:24 /* RWIVF */
#define LW_PRAMDAC_FP_TG_CONTROL_WIDTH_24                0x00000000 /* RW--V */
#define LW_PRAMDAC_FP_TG_CONTROL_WIDTH_12                0x00000001 /* RWI-V */
#define LW_PRAMDAC_FP_TG_CONTROL_LINK                         25:25 /* RWIVF */
#define LW_PRAMDAC_FP_TG_CONTROL_LINK_SINGLE             0x00000000 /* RWI-V */
#define LW_PRAMDAC_FP_TG_CONTROL_LINK_DOUBLE             0x00000001 /* RW--V */
#define LW_PRAMDAC_FP_TG_CONTROL_DISPEN                       29:28 /* RWIVF */
#define LW_PRAMDAC_FP_TG_CONTROL_DISPEN_NEG              0x00000000 /* RW--V */
#define LW_PRAMDAC_FP_TG_CONTROL_DISPEN_POS              0x00000001 /* RWI-V */
#define LW_PRAMDAC_FP_TG_CONTROL_DISPEN_DISABLE          0x00000002 /* RW--V */
#define LW_PRAMDAC_FP_TG_CONTROL_DISPEN_RSVD             0x00000003 /* RW--V */
#define LW_PRAMDAC_FP_TG_CONTROL_FPCLK_RATIO                  31:31 /* RWIVF */
#define LW_PRAMDAC_FP_TG_CONTROL_FPCLK_RATIO_DB1         0x00000000 /* RWI-V */
#define LW_PRAMDAC_FP_TG_CONTROL_FPCLK_RATIO_DB2         0x00000001 /* RW--V */
#define LW_PRAMDAC_FP_INACTIVE_PXL_COLOR                 0x0068084C /* RW-4R */
#define LW_PRAMDAC_HA_FP_INACTIVE_PXL_COLOR              0x0068084C /* RW-4R */
#define LW_PRAMDAC_HB_FP_INACTIVE_PXL_COLOR              0x0068284C /* RW-4R */
#define LW_PRAMDAC_FP_INACTIVE_PXL_COLOR_BLUE                   7:0 /* RWIVF */
#define LW_PRAMDAC_FP_INACTIVE_PXL_COLOR_BLUE_DEFAULT          0x00 /* RWI-V */
#define LW_PRAMDAC_FP_INACTIVE_PXL_COLOR_GREEN                 15:8 /* RWIVF */
#define LW_PRAMDAC_FP_INACTIVE_PXL_COLOR_GREEN_DEFAULT         0x00 /* RWI-V */
#define LW_PRAMDAC_FP_INACTIVE_PXL_COLOR_RED                  23:16 /* RWIVF */
#define LW_PRAMDAC_FP_INACTIVE_PXL_COLOR_RED_DEFAULT           0x00 /* RWI-V */
#define LW_PRAMDAC_FP_INACTIVE_PXL_COLOR_RESERVED             31:24 /* RWIVF */
#define LW_PRAMDAC_FP_INACTIVE_PXL_COLOR_RESERVED_INITIAL 0x0000000 /* RWI-V */
#define LW_PRAMDAC_FP_DITHER_CNTL                        0x0068083C /* RW-4R */
#define LW_PRAMDAC_HA_FP_DITHER_CNTL                     0x0068083C /* RW-4R */
#define LW_PRAMDAC_HB_FP_DITHER_CNTL                     0x0068283C /* RW-4R */
#define LW_PRAMDAC_FP_DITHER_CNTL_DITHER_ENABLE                 0:0 /* RWIVF */
#define LW_PRAMDAC_FP_DITHER_CNTL_DITHER_ENABLE_DEFAULT         0x0 /* RWI-V */
#define LW_PRAMDAC_FP_DITHER_CNTL_DITHER_ENABLE_ENABLE          0x1 /* RW--V */
#define LW_PRAMDAC_FP_DITHER_CNTL_DITHER_ENABLE_DISABLE         0x0 /* RW--V */
#define LW_PRAMDAC_FP_DITHER_CNTL_DITHER_MODE                   4:4 /* RWIVF */
#define LW_PRAMDAC_FP_DITHER_CNTL_DITHER_MODE_DEFAULT           0x0 /* RWI-V */
#define LW_PRAMDAC_FP_DITHER_CNTL_DITHER_MODE_2X2               0x0 /* RW--V */
#define LW_PRAMDAC_FP_DITHER_CNTL_DITHER_MODE_4X4               0x1 /* RW--V */
#define LW_PRAMDAC_FP_DITHER_CNTL_FRAME_COUNT                 19:16 /* R---F */
#define LW_PRAMDAC_FP_DITHER_FRAME_RED_LSB_PATSEL                0x00680850 /* RW-4R */
#define LW_PRAMDAC_HA_FP_DITHER_FRAME_RED_LSB_PATSEL             0x00680850 /* RW-4R */
#define LW_PRAMDAC_HB_FP_DITHER_FRAME_RED_LSB_PATSEL             0x00682850 /* RW-4R */
#define LW_PRAMDAC_FP_DITHER_FRAME_RED_LSB_PATSEL_(i)   (0x1+(i)*2):((i)*2) /* RWIVF */
#define LW_PRAMDAC_FP_DITHER_FRAME_RED_LSB_PATSEL__SIZE_1                16 /*       */
#define LW_PRAMDAC_FP_DITHER_FRAME_RED_LSB_PATSEL_DEFAULT               0x0 /* RWI-V */
#define LW_PRAMDAC_FP_DITHER_FRAME_RED_LSB_PATSEL_PAT0                  0x0 /* RW--V */
#define LW_PRAMDAC_FP_DITHER_FRAME_RED_LSB_PATSEL_PAT1                  0x1 /* RW--V */
#define LW_PRAMDAC_FP_DITHER_FRAME_RED_LSB_PATSEL_MATRIX0              15:0 /* RW-4F */
#define LW_PRAMDAC_FP_DITHER_FRAME_RED_LSB_PATSEL_MATRIX1             31:16 /* RW-4F */
#define LW_PRAMDAC_FP_DITHER_FRAME_GREEN_LSB_PATSEL              0x00680854 /* RW-4R */
#define LW_PRAMDAC_HA_FP_DITHER_FRAME_GREEN_LSB_PATSEL           0x00680854 /* RW-4R */
#define LW_PRAMDAC_HB_FP_DITHER_FRAME_GREEN_LSB_PATSEL           0x00682854 /* RW-4R */
#define LW_PRAMDAC_FP_DITHER_FRAME_GREEN_LSB_PATSEL_(i) (0x1+(i)*2):((i)*2) /* RWIVF */
#define LW_PRAMDAC_FP_DITHER_FRAME_GREEN_LSB_PATSEL__SIZE_1              16 /*       */
#define LW_PRAMDAC_FP_DITHER_FRAME_GREEN_LSB_PATSEL_DEFAULT             0x0 /* RWI-V */
#define LW_PRAMDAC_FP_DITHER_FRAME_GREEN_LSB_PATSEL_PAT0                0x0 /* RW--V */
#define LW_PRAMDAC_FP_DITHER_FRAME_GREEN_LSB_PATSEL_PAT1                0x1 /* RW--V */
#define LW_PRAMDAC_FP_DITHER_FRAME_GREEN_LSB_PATSEL_MATRIX0            15:0 /* RW-4F */
#define LW_PRAMDAC_FP_DITHER_FRAME_GREEN_LSB_PATSEL_MATRIX1           31:16 /* RW-4F */
#define LW_PRAMDAC_FP_DITHER_FRAME_BLUE_LSB_PATSEL               0x00680858 /* RW-4R */
#define LW_PRAMDAC_HA_FP_DITHER_FRAME_BLUE_LSB_PATSEL            0x00680858 /* RW-4R */
#define LW_PRAMDAC_HB_FP_DITHER_FRAME_BLUE_LSB_PATSEL            0x00682858 /* RW-4R */
#define LW_PRAMDAC_FP_DITHER_FRAME_BLUE_LSB_PATSEL_(i)  (0x1+(i)*2):((i)*2) /* RWIVF */
#define LW_PRAMDAC_FP_DITHER_FRAME_BLUE_LSB_PATSEL__SIZE_1               16 /*       */
#define LW_PRAMDAC_FP_DITHER_FRAME_BLUE_LSB_PATSEL_DEFAULT              0x0 /* RWI-V */
#define LW_PRAMDAC_FP_DITHER_FRAME_BLUE_LSB_PATSEL_PAT0                 0x0 /* RW--V */
#define LW_PRAMDAC_FP_DITHER_FRAME_BLUE_LSB_PATSEL_PAT1                 0x1 /* RW--V */
#define LW_PRAMDAC_FP_DITHER_FRAME_BLUE_LSB_PATSEL_MATRIX0             15:0 /* RW-4F */
#define LW_PRAMDAC_FP_DITHER_FRAME_BLUE_LSB_PATSEL_MATRIX1            31:16 /* RW-4F */
#define LW_PRAMDAC_FP_DITHER_FRAME_RED_MSB_PATSEL            0x0068085C /* RW-4R */
#define LW_PRAMDAC_HA_FP_DITHER_FRAME_RED_MSB_PATSEL         0x0068085C /* RW-4R */
#define LW_PRAMDAC_HB_FP_DITHER_FRAME_RED_MSB_PATSEL         0x0068285C /* RW-4R */
#define LW_PRAMDAC_FP_DITHER_FRAME_RED_MSB_PATSEL_(i)   ((i)*2):((i)*2) /* RWIVF */
#define LW_PRAMDAC_FP_DITHER_FRAME_RED_MSB_PATSEL__SIZE_1            16 /*       */
#define LW_PRAMDAC_FP_DITHER_FRAME_RED_MSB_PATSEL_DEFAULT           0x0 /* RWI-V */
#define LW_PRAMDAC_FP_DITHER_FRAME_RED_MSB_PATSEL_PAT0              0x0 /* RW--V */
#define LW_PRAMDAC_FP_DITHER_FRAME_RED_MSB_PATSEL_PAT1              0x1 /* RW--V */
#define LW_PRAMDAC_FP_DITHER_FRAME_RED_MSB_PATSEL_MATRIX0          15:0 /* RW-4F */
#define LW_PRAMDAC_FP_DITHER_FRAME_RED_MSB_PATSEL_MATRIX1         31:16 /* RW-4F */
#define LW_PRAMDAC_FP_DITHER_FRAME_GREEN_MSB_PATSEL          0x00680860 /* RW-4R */
#define LW_PRAMDAC_HA_FP_DITHER_FRAME_GREEN_MSB_PATSEL       0x00680860 /* RW-4R */
#define LW_PRAMDAC_HB_FP_DITHER_FRAME_GREEN_MSB_PATSEL       0x00682860 /* RW-4R */
#define LW_PRAMDAC_FP_DITHER_FRAME_GREEN_MSB_PATSEL_(i) ((i)*2):((i)*2) /* RWIVF */
#define LW_PRAMDAC_FP_DITHER_FRAME_GREEN_MSB_PATSEL__SIZE_1          16 /*       */
#define LW_PRAMDAC_FP_DITHER_FRAME_GREEN_MSB_PATSEL_DEFAULT         0x0 /* RWI-V */
#define LW_PRAMDAC_FP_DITHER_FRAME_GREEN_MSB_PATSEL_PAT0            0x0 /* RW--V */
#define LW_PRAMDAC_FP_DITHER_FRAME_GREEN_MSB_PATSEL_PAT1            0x1 /* RW--V */
#define LW_PRAMDAC_FP_DITHER_FRAME_GREEN_MSB_PATSEL_MATRIX0        15:0 /* RW-4F */
#define LW_PRAMDAC_FP_DITHER_FRAME_GREEN_MSB_PATSEL_MATRIX1       31:16 /* RW-4F */
#define LW_PRAMDAC_FP_DITHER_FRAME_BLUE_MSB_PATSEL           0x00680864 /* RW-4R */
#define LW_PRAMDAC_HA_FP_DITHER_FRAME_BLUE_MSB_PATSEL        0x00680864 /* RW-4R */
#define LW_PRAMDAC_HB_FP_DITHER_FRAME_BLUE_MSB_PATSEL        0x00682864 /* RW-4R */
#define LW_PRAMDAC_FP_DITHER_FRAME_BLUE_MSB_PATSEL_(i)  ((i)*2):((i)*2) /* RWIVF */
#define LW_PRAMDAC_FP_DITHER_FRAME_BLUE_MSB_PATSEL__SIZE_1           16 /*       */
#define LW_PRAMDAC_FP_DITHER_FRAME_BLUE_MSB_PATSEL_DEFAULT          0x0 /* RWI-V */
#define LW_PRAMDAC_FP_DITHER_FRAME_BLUE_MSB_PATSEL_PAT0             0x0 /* RW--V */
#define LW_PRAMDAC_FP_DITHER_FRAME_BLUE_MSB_PATSEL_PAT1             0x1 /* RW--V */
#define LW_PRAMDAC_FP_DITHER_FRAME_BLUE_MSB_PATSEL_MATRIX0         15:0 /* RW-4F */
#define LW_PRAMDAC_FP_DITHER_FRAME_BLUE_MSB_PATSEL_MATRIX1        31:16 /* RW-4F */
#define LW_PRAMDAC_FP_DITHER_FRAME_RED_LSB_LARGEPAT                   0x00680868 /* RW-4R */
#define LW_PRAMDAC_HA_FP_DITHER_FRAME_RED_LSB_LARGEPAT                0x00680868 /* RW-4R */
#define LW_PRAMDAC_HB_FP_DITHER_FRAME_RED_LSB_LARGEPAT                0x00682868 /* RW-4R */
#define LW_PRAMDAC_FP_DITHER_FRAME_RED_LSB_LARGEPAT_(i)  (((i)+1)*16-1):((i)*16) /* RWIVF */
#define LW_PRAMDAC_FP_DITHER_FRAME_RED_LSB_LARGEPAT__SIZE_1                    2 /*       */
#define LW_PRAMDAC_FP_DITHER_FRAME_RED_LSB_LARGEPAT_DEFAULT                  0x0 /* RWI-V */
#define LW_PRAMDAC_FP_DITHER_FRAME_GREEN_LSB_LARGEPAT                 0x0068086C /* RW-4R */
#define LW_PRAMDAC_HA_FP_DITHER_FRAME_GREEN_LSB_LARGEPAT              0x0068086C /* RW-4R */
#define LW_PRAMDAC_HB_FP_DITHER_FRAME_GREEN_LSB_LARGEPAT              0x0068286C /* RW-4R */
#define LW_PRAMDAC_FP_DITHER_FRAME_GREEN_LSB_LARGEPAT_(i) (((i)+1)*16-1):((i)*16) /* RWIVF */
#define LW_PRAMDAC_FP_DITHER_FRAME_GREEN_LSB_LARGEPAT__SIZE_1                  2 /*       */
#define LW_PRAMDAC_FP_DITHER_FRAME_GREEN_LSB_LARGEPAT_DEFAULT                0x0 /* RWI-V */
#define LW_PRAMDAC_FP_DITHER_FRAME_BLUE_LSB_LARGEPAT                  0x00680870 /* RW-4R */
#define LW_PRAMDAC_HA_FP_DITHER_FRAME_BLUE_LSB_LARGEPAT               0x00680870 /* RW-4R */
#define LW_PRAMDAC_HB_FP_DITHER_FRAME_BLUE_LSB_LARGEPAT               0x00682870 /* RW-4R */
#define LW_PRAMDAC_FP_DITHER_FRAME_BLUE_LSB_LARGEPAT_(i) (((i)+1)*16-1):((i)*16) /* RWIVF */
#define LW_PRAMDAC_FP_DITHER_FRAME_BLUE_LSB_LARGEPAT__SIZE_1                   2 /*       */
#define LW_PRAMDAC_FP_DITHER_FRAME_BLUE_LSB_LARGEPAT_DEFAULT                 0x0 /* RWI-V */
#define LW_PRAMDAC_FP_DITHER_FRAME_RED_MSB_LARGEPAT                   0x00680874 /* RW-4R */
#define LW_PRAMDAC_HA_FP_DITHER_FRAME_RED_MSB_LARGEPAT                0x00680874 /* RW-4R */
#define LW_PRAMDAC_HB_FP_DITHER_FRAME_RED_MSB_LARGEPAT                0x00682874 /* RW-4R */
#define LW_PRAMDAC_FP_DITHER_FRAME_RED_MSB_LARGEPAT_(i)  (((i)+1)*16-1):((i)*16) /* RWIVF */
#define LW_PRAMDAC_FP_DITHER_FRAME_RED_MSB_LARGEPAT__SIZE_1                    2 /*       */
#define LW_PRAMDAC_FP_DITHER_FRAME_RED_MSB_LARGEPAT_DEFAULT                  0x0 /* RWI-V */
#define LW_PRAMDAC_FP_DITHER_FRAME_GREEN_MSB_LARGEPAT                 0x00680878 /* RW-4R */
#define LW_PRAMDAC_HA_FP_DITHER_FRAME_GREEN_MSB_LARGEPAT              0x00680878 /* RW-4R */
#define LW_PRAMDAC_HB_FP_DITHER_FRAME_GREEN_MSB_LARGEPAT              0x00682878 /* RW-4R */
#define LW_PRAMDAC_FP_DITHER_FRAME_GREEN_MSB_LARGEPAT_(i) (((i)+1)*16-1):((i)*16) /* RWIVF */
#define LW_PRAMDAC_FP_DITHER_FRAME_GREEN_MSB_LARGEPAT__SIZE_1                  2 /*       */
#define LW_PRAMDAC_FP_DITHER_FRAME_GREEN_MSB_LARGEPAT_DEFAULT                0x0 /* RWI-V */
#define LW_PRAMDAC_FP_DITHER_FRAME_BLUE_MSB_LARGEPAT                  0x0068087C /* RW-4R */
#define LW_PRAMDAC_HA_FP_DITHER_FRAME_BLUE_MSB_LARGEPAT               0x0068087C /* RW-4R */
#define LW_PRAMDAC_HB_FP_DITHER_FRAME_BLUE_MSB_LARGEPAT               0x0068287C /* RW-4R */
#define LW_PRAMDAC_FP_DITHER_FRAME_BLUE_MSB_LARGEPAT_(i) (((i)+1)*16-1):((i)*16) /* RWIVF */
#define LW_PRAMDAC_FP_DITHER_FRAME_BLUE_MSB_LARGEPAT__SIZE_1                   2 /*       */
#define LW_PRAMDAC_FP_DITHER_FRAME_BLUE_MSB_LARGEPAT_DEFAULT                 0x0 /* RWI-V */
#define LW_PRAMDAC_FP_DEBUG_0                            0x00680880 /* RW-4R */
#define LW_PRAMDAC_HA_FP_DEBUG_0                         0x00680880 /* RW-4R */
#define LW_PRAMDAC_HB_FP_DEBUG_0                         0x00682880 /* RW-4R */
#define LW_PRAMDAC_FP_DEBUG_0_XSCALE                            0:0 /* RWIVF */
#define LW_PRAMDAC_FP_DEBUG_0_XSCALE_DISABLE             0x00000000 /* RW--V */
#define LW_PRAMDAC_FP_DEBUG_0_XSCALE_ENABLE              0x00000001 /* RWI-V */
#define LW_PRAMDAC_FP_DEBUG_0_XSCALE_STEP_AUTO                  2:2 /* RWIVF */
#define LW_PRAMDAC_FP_DEBUG_0_XSCALE_STEP_AUTO_EN        0x00000000 /* RWI-V */
#define LW_PRAMDAC_FP_DEBUG_0_XSCALE_STEP_AUTO_DIS       0x00000001 /* RW--V */
#define LW_PRAMDAC_FP_DEBUG_0_YSCALE                            4:4 /* RWIVF */
#define LW_PRAMDAC_FP_DEBUG_0_YSCALE_DISABLE             0x00000000 /* RW--V */
#define LW_PRAMDAC_FP_DEBUG_0_YSCALE_ENABLE              0x00000001 /* RWI-V */
#define LW_PRAMDAC_FP_DEBUG_0_YSCALE_STEP_AUTO                  6:6 /* RWIVF */
#define LW_PRAMDAC_FP_DEBUG_0_YSCALE_STEP_AUTO_EN        0x00000000 /* RWI-V */
#define LW_PRAMDAC_FP_DEBUG_0_YSCALE_STEP_AUTO_DIS       0x00000001 /* RW--V */
#define LW_PRAMDAC_FP_DEBUG_0_BLEND                             7:7 /* RWIVF */
#define LW_PRAMDAC_FP_DEBUG_0_BLEND_NORMAL               0x00000000 /* RWI-V */
#define LW_PRAMDAC_FP_DEBUG_0_BLEND_LSBFILTER            0x00000001 /* RW--V */
#define LW_PRAMDAC_FP_DEBUG_0_XINTERP                           8:8 /* RWIVF */
#define LW_PRAMDAC_FP_DEBUG_0_XINTERP_TRUNCATE           0x00000000 /* RW--V */
#define LW_PRAMDAC_FP_DEBUG_0_XINTERP_BILINEAR           0x00000001 /* RWI-V */
#define LW_PRAMDAC_FP_DEBUG_0_YINTERP                         12:12 /* RWIVF */
#define LW_PRAMDAC_FP_DEBUG_0_YINTERP_TRUNCATE           0x00000000 /* RW--V */
#define LW_PRAMDAC_FP_DEBUG_0_YINTERP_BILINEAR           0x00000001 /* RWI-V */
#define LW_PRAMDAC_FP_DEBUG_0_VCNTR                           17:16 /* RW-VF */
#define LW_PRAMDAC_FP_DEBUG_0_TEST                            17:16 /* RWIVF */
#define LW_PRAMDAC_FP_DEBUG_0_TEST_NONE                  0x00000000 /* RWI-V */
#define LW_PRAMDAC_FP_DEBUG_0_TEST_VCNTR                 0x00000001 /* RW--V */
#define LW_PRAMDAC_FP_DEBUG_0_TEST_NEWPIX                0x00000002 /* RW--V */
#define LW_PRAMDAC_FP_DEBUG_0_TEST_BOTH                  0x00000003 /* RW--V */
#define LW_PRAMDAC_FP_DEBUG_0_XWEIGHT                         20:20 /* RWIVF */
#define LW_PRAMDAC_FP_DEBUG_0_XWEIGHT_TRUNCATE           0x00000000 /* RW--V */
#define LW_PRAMDAC_FP_DEBUG_0_XWEIGHT_ROUND              0x00000001 /* RWI-V */
#define LW_PRAMDAC_FP_DEBUG_0_YWEIGHT                         24:24 /* RWIVF */
#define LW_PRAMDAC_FP_DEBUG_0_YWEIGHT_TRUNCATE           0x00000000 /* RW--V */
#define LW_PRAMDAC_FP_DEBUG_0_YWEIGHT_ROUND              0x00000001 /* RWI-V */
#define LW_PRAMDAC_FP_DEBUG_0_TMDSPLL                         29:29 /* RWIVF */
#define LW_PRAMDAC_FP_DEBUG_0_TMDSPLL_ON                 0x00000000 /* RW--V */
#define LW_PRAMDAC_FP_DEBUG_0_TMDSPLL_OFF                0x00000001 /* RWI-V */
#define LW_PRAMDAC_FP_DEBUG_1                            0x00680884 /* RW-4R */
#define LW_PRAMDAC_HA_FP_DEBUG_1                         0x00680884 /* RW-4R */
#define LW_PRAMDAC_HB_FP_DEBUG_1                         0x00682884 /* RW-4R */
#define LW_PRAMDAC_FP_DEBUG_1_XSCALE_VALUE                     11:0 /* RWIVF */
#define LW_PRAMDAC_FP_DEBUG_1_XSCALE_VALUE_ONE           0x00000800 /* RWI-V */
#define LW_PRAMDAC_FP_DEBUG_1_XSCALE_TESTMODE                 12:12 /* RWIVF */
#define LW_PRAMDAC_FP_DEBUG_1_XSCALE_TESTMODE_DISABLE    0x00000000 /* RWI-V */
#define LW_PRAMDAC_FP_DEBUG_1_XSCALE_TESTMODE_ENABLE     0x00000001 /* RW--V */
#define LW_PRAMDAC_FP_DEBUG_1_YSCALE_VALUE                    27:16 /* RWIVF */
#define LW_PRAMDAC_FP_DEBUG_1_YSCALE_VALUE_ONE           0x00000800 /* RWI-V */
#define LW_PRAMDAC_FP_DEBUG_1_YSCALE_TESTMODE                 28:28 /* RWIVF */
#define LW_PRAMDAC_FP_DEBUG_1_YSCALE_TESTMODE_DISABLE    0x00000000 /* RWI-V */
#define LW_PRAMDAC_FP_DEBUG_1_YSCALE_TESTMODE_ENABLE     0x00000001 /* RW--V */
#define LW_PRAMDAC_FP_DEBUG_2                            0x00680888 /* RW-4R */
#define LW_PRAMDAC_HA_FP_DEBUG_2                         0x00680888 /* RW-4R */
#define LW_PRAMDAC_HB_FP_DEBUG_2                         0x00682888 /* RW-4R */
#define LW_PRAMDAC_FP_DEBUG_2_HTOTAL_VALUE                     11:0 /* RWIVF */
#define LW_PRAMDAC_FP_DEBUG_2_HTOTAL_VALUE_ZERO          0x00000000 /* RWI-V */
#define LW_PRAMDAC_FP_DEBUG_2_HTOTAL_TESTMODE                 12:12 /* RWIVF */
#define LW_PRAMDAC_FP_DEBUG_2_HTOTAL_TESTMODE_DISABLE    0x00000000 /* RWI-V */
#define LW_PRAMDAC_FP_DEBUG_2_HTOTAL_TESTMODE_ENABLE     0x00000001 /* RW--V */
#define LW_PRAMDAC_FP_DEBUG_2_VTOTAL_VALUE                    27:16 /* RWIVF */
#define LW_PRAMDAC_FP_DEBUG_2_VTOTAL_VALUE_ZERO          0x00000000 /* RWI-V */
#define LW_PRAMDAC_FP_DEBUG_2_VTOTAL_TESTMODE                 28:28 /* RWIVF */
#define LW_PRAMDAC_FP_DEBUG_2_VTOTAL_TESTMODE_DISABLE    0x00000000 /* RWI-V */
#define LW_PRAMDAC_FP_DEBUG_2_VTOTAL_TESTMODE_ENABLE     0x00000001 /* RW--V */
#define LW_PRAMDAC_FP_DEBUG_3                            0x0068088c /* R--4R */
#define LW_PRAMDAC_HA_FP_DEBUG_3                         0x0068088c /* R--4R */
#define LW_PRAMDAC_HB_FP_DEBUG_3                         0x0068288c /* R--4R */
#define LW_PRAMDAC_FP_DEBUG_3_XSTEPSIZE                        12:0 /* R--VF */
#define LW_PRAMDAC_FP_DEBUG_3_YSTEPSIZE                       28:16 /* R--VF */
#define LW_PRAMDAC_FP_DEBUG_4                            0x00680890 /* R--4R */
#define LW_PRAMDAC_HA_FP_DEBUG_4                         0x00680890 /* R--4R */
#define LW_PRAMDAC_HB_FP_DEBUG_4                         0x00682890 /* R--4R */
#define LW_PRAMDAC_FP_DEBUG_4_XSTEPSIZE                       28:11 /* R--VF */
#define LW_PRAMDAC_FP_DEBUG_5                            0x00680894 /* R--4R */
#define LW_PRAMDAC_HA_FP_DEBUG_5                         0x00680894 /* R--4R */
#define LW_PRAMDAC_HB_FP_DEBUG_5                         0x00682894 /* R--4R */
#define LW_PRAMDAC_FP_DEBUG_5_YSTEPSIZE                       28:11 /* R--VF */
#define LW_PRAMDAC_FP_DEBUG_6                            0x00680898 /* RW-4R */
#define LW_PRAMDAC_HA_FP_DEBUG_6                         0x00680898 /* RW-4R */
#define LW_PRAMDAC_HB_FP_DEBUG_6                         0x00682898 /* RW-4R */
#define LW_PRAMDAC_FP_DEBUG_6_XSCALE_VALUE                    28:11 /* RWIVF */
#define LW_PRAMDAC_FP_DEBUG_6_XSCALE_VALUE_NOSCALE          0x20000 /* RWI-V */
#define LW_PRAMDAC_FP_DEBUG_7                            0x0068089c /* RW-4R */
#define LW_PRAMDAC_HA_FP_DEBUG_7                         0x0068089c /* RW-4R */
#define LW_PRAMDAC_HB_FP_DEBUG_7                         0x0068289c /* RW-4R */
#define LW_PRAMDAC_FP_DEBUG_7_YSCALE_VALUE                    28:11 /* RWIVF */
#define LW_PRAMDAC_FP_DEBUG_7_YSCALE_VALUE_NOSCALE          0x20000 /* RWI-V */
#define LW_PRAMDAC_FP_DEBUG_8                            0x006808d0 /* RW-4R */
#define LW_PRAMDAC_HA_FP_DEBUG_8                         0x006808d0 /* RW-4R */
#define LW_PRAMDAC_HB_FP_DEBUG_8                         0x006828d0 /* RW-4R */
#define LW_PRAMDAC_FP_DEBUG_8_TIMEOUT                          19:0 /* RWIVF */
#define LW_PRAMDAC_FP_DEBUG_8_TIMEOUT_MAX                0x000FFFFF /* RWI-V */
#define LW_PRAMDAC_FP_DEBUG_8_ERROR                           24:24 /* RWIVF */
#define LW_PRAMDAC_FP_DEBUG_8_ERROR_NONE                 0x00000000 /* R-I-V */
#define LW_PRAMDAC_FP_DEBUG_8_ERROR_TRUE                 0x00000001 /* R---V */
#define LW_PRAMDAC_FP_DEBUG_8_ERROR_CLEAR                0x00000001 /* -W--C */
#define LW_PRAMDAC_FP_DEBUG_8_WATCHDOG                        28:28 /* RWIVF */
#define LW_PRAMDAC_FP_DEBUG_8_WATCHDOG_OFF               0x00000000 /* RWI-V */
#define LW_PRAMDAC_FP_DEBUG_8_WATCHDOG_ON                0x00000001 /* RW--V */
#define LW_PRAMDAC_FP_RAM_CONTROL                        0x006808A0 /* RW-4R */
#define LW_PRAMDAC_HA_FP_RAM_CONTROL                     0x006808A0 /* RW-4R */
#define LW_PRAMDAC_HB_FP_RAM_CONTROL                     0x006828A0 /* RW-4R */
#define LW_PRAMDAC_FP_RAM_CONTROL_ADDRESS                       8:0 /* RW-VF */
#define LW_PRAMDAC_FP_RAM_CONTROL_TESTMODE                    16:16 /* RWIVF */
#define LW_PRAMDAC_FP_RAM_CONTROL_TESTMODE_DISABLE       0x00000000 /* RWI-V */
#define LW_PRAMDAC_FP_RAM_CONTROL_TESTMODE_ENABLE        0x00000001 /* RW--V */
#define LW_PRAMDAC_FP_RAM_DATA_0                         0x006808A4 /* RW-4R */
#define LW_PRAMDAC_HA_FP_RAM_DATA_0                      0x006808A4 /* RW-4R */
#define LW_PRAMDAC_HB_FP_RAM_DATA_0                      0x006828A4 /* RW-4R */
#define LW_PRAMDAC_FP_RAM_DATA_0_VAL                           31:0 /* RW-VF */
#define LW_PRAMDAC_FP_RAM_DATA_1                         0x006808A8 /* RW-4R */
#define LW_PRAMDAC_HA_FP_RAM_DATA_1                      0x006808A8 /* RW-4R */
#define LW_PRAMDAC_HB_FP_RAM_DATA_1                      0x006828A8 /* RW-4R */
#define LW_PRAMDAC_FP_RAM_DATA_1_VAL                           31:0 /* RW-VF */
#define LW_PRAMDAC_FP_RAM_DATA_2                         0x006808AC /* RW-4R */
#define LW_PRAMDAC_HA_FP_RAM_DATA_2                      0x006808AC /* RW-4R */
#define LW_PRAMDAC_HB_FP_RAM_DATA_2                      0x006828AC /* RW-4R */
#define LW_PRAMDAC_FP_RAM_DATA_2_VAL                            7:0 /* RW-VF */
#define LW_PRAMDAC_FP_TMDS_CONTROL                       0x006808B0 /* RW-4R */
#define LW_PRAMDAC_HA_FP_TMDS_CONTROL                    0x006808B0 /* RW-4R */
#define LW_PRAMDAC_HB_FP_TMDS_CONTROL                    0x006828B0 /* RW-4R */
#define LW_PRAMDAC_FP_TMDS_CONTROL_ADDRESS                      7:0 /* RW-VF */
#define LW_PRAMDAC_FP_TMDS_CONTROL_RESERVED_0                  15:8 /* RWIVF */
#define LW_PRAMDAC_FP_TMDS_CONTROL_RESERVED_0_INITIAL    0x00000000 /* RWI-V */
#define LW_PRAMDAC_FP_TMDS_CONTROL_WRITE                      16:16 /* RWIVF */
#define LW_PRAMDAC_FP_TMDS_CONTROL_WRITE_DISABLE         0x00000001 /* RWI-V */
#define LW_PRAMDAC_FP_TMDS_CONTROL_WRITE_ENABLE          0x00000000 /* RW--V */
#define LW_PRAMDAC_FP_TMDS_CONTROL_RESERVED_1                 31:17 /* RWIVF */
#define LW_PRAMDAC_FP_TMDS_CONTROL_RESERVED_1_INITIAL    0x00000000 /* RWI-V */
#define LW_PRAMDAC_FP_TMDS_DATA                          0x006808B4 /* RW-4R */
#define LW_PRAMDAC_HA_FP_TMDS_DATA                       0x006808B4 /* RW-4R */
#define LW_PRAMDAC_HB_FP_TMDS_DATA                       0x006828B4 /* RW-4R */
#define LW_PRAMDAC_FP_TMDS_DATA_DATA                            7:0 /* RW-VF */
#define LW_PRAMDAC_FP_TMDS_CONTROL2                      0x006808B8 /* RW-4R */
#define LW_PRAMDAC_HA_FP_TMDS_CONTROL2                   0x006808B8 /* RW-4R */
#define LW_PRAMDAC_FP_TMDS_CONTROL2_ADDRESS                     7:0 /* RW-VF */
#define LW_PRAMDAC_FP_TMDS_CONTROL2_RESERVED_0                 15:8 /* RWIVF */
#define LW_PRAMDAC_FP_TMDS_CONTROL2_RESERVED_0_INITIAL   0x00000000 /* RWI-V */
#define LW_PRAMDAC_FP_TMDS_CONTROL2_WRITE                     16:16 /* RWIVF */
#define LW_PRAMDAC_FP_TMDS_CONTROL2_WRITE_DISABLE        0x00000001 /* RWI-V */
#define LW_PRAMDAC_FP_TMDS_CONTROL2_WRITE_ENABLE         0x00000000 /* RW--V */
#define LW_PRAMDAC_FP_TMDS_CONTROL2_RESERVED_1                31:17 /* RWIVF */
#define LW_PRAMDAC_FP_TMDS_CONTROL2_RESERVED_1_INITIAL   0x00000000 /* RWI-V */
#define LW_PRAMDAC_FP_TMDS_DATA2                         0x006808BC /* RW-4R */
#define LW_PRAMDAC_HA_FP_TMDS_DATA2                      0x006808BC /* RW-4R */
#define LW_PRAMDAC_FP_TMDS_DATA2_DATA                           7:0 /* RW-VF */
#define LW_PRAMDAC_TVO_SETUP                             0x006808C0 /* RW-4R */
#define LW_PRAMDAC_HA_TVO_SETUP                          0x006808C0 /* RW-4R */
#define LW_PRAMDAC_HB_TVO_SETUP                          0x006828C0 /* RW-4R */
#define LW_PRAMDAC_TVO_SETUP_DATA_FORMAT                        5:4 /* RWIVF */
#define LW_PRAMDAC_TVO_SETUP_DATA_FORMAT_MODE_1X00       0x00000000 /* RWI-V */
#define LW_PRAMDAC_TVO_SETUP_DATA_FORMAT_MODE_0110       0x00000001 /* RW--V */
#define LW_PRAMDAC_TVO_SETUP_DATA_FORMAT_MODE_0000       0x00000002 /* RW--V */
#define LW_PRAMDAC_TVO_SETUP_DATA_FORMAT_MODE_RESERVED   0x00000003 /* RW--V */
#define LW_PRAMDAC_TVO_SETUP_DATA_OUT                           8:8 /* RWIVF */
#define LW_PRAMDAC_TVO_SETUP_DATA_OUT_IS_TVO             0x00000000 /* RW--V */
#define LW_PRAMDAC_TVO_SETUP_DATA_OUT_IS_FP              0x00000001 /* RWI-V */
#define LW_PRAMDAC_TVO_BLANK_COLOR                       0x006808C4 /* RW-4R */
#define LW_PRAMDAC_HA_TVO_BLANK_COLOR                    0x006808C4 /* RW-4R */
#define LW_PRAMDAC_HB_TVO_BLANK_COLOR                    0x006828C4 /* RW-4R */
#define LW_PRAMDAC_TVO_BLANK_COLOR_VAL                         23:0 /* RWIVF */
#define LW_PRAMDAC_TVO_BLANK_COLOR_VAL_DEFAULT           0x00000000 /* RWI-V */
#define LW_PRAMDAC_TVO_BLANK_COLOR_EN                         31:30 /* RWIVF */
#define LW_PRAMDAC_TVO_BLANK_COLOR_EN_DEFAULT            0x00000000 /* RWI-V */
#define LW_PRAMDAC_TVO_BLANK_COLOR_EN_BLANK              0x00000001 /* RW--V */
#define LW_PRAMDAC_TVO_BLANK_COLOR_EN_ALWAYS             0x00000003 /* RW--V */
#define LW_PRAMDAC_TVO_SYNC_DELAY                        0x006808C8 /* RW-4R */
#define LW_PRAMDAC_HA_TVO_SYNC_DELAY                     0x006808C8 /* RW-4R */
#define LW_PRAMDAC_HB_TVO_SYNC_DELAY                     0x006828C8 /* RW-4R */
#define LW_PRAMDAC_TVO_SYNC_DELAY_HSYNC                         7:0 /* RWIVF */
#define LW_PRAMDAC_TVO_SYNC_DELAY_HSYNC_ZERO             0x00000000 /* RWI-V */
#define LW_PRAMDAC_TVO_SYNC_DELAY_VSYNC                       23:16 /* RWIVF */
#define LW_PRAMDAC_TVO_SYNC_DELAY_VSYNC_ZERO             0x00000000 /* RWI-V */
#define LW_PRAMDAC_TVO_TESTMODE_CTRL                     0x006808CC /* RW-4R */
#define LW_PRAMDAC_HA_TVO_TESTMODE_CTRL                  0x006808CC /* RW-4R */
#define LW_PRAMDAC_HB_TVO_TESTMODE_CTRL                  0x006828CC /* RW-4R */
#define LW_PRAMDAC_TVO_TESTMODE_CTRL_HSYNC_BYPASS               0:0 /* RWIVF */
#define LW_PRAMDAC_TVO_TESTMODE_CTRL_HSYNC_BYPASS_DIS    0x00000000 /* RWI-V */
#define LW_PRAMDAC_TVO_TESTMODE_CTRL_HSYNC_BYPASS_EN     0x00000001 /* RW--V */
#define LW_PRAMDAC_TVO_TESTMODE_CTRL_HSYNC_VAL                  4:4 /* RWIVF */
#define LW_PRAMDAC_TVO_TESTMODE_CTRL_HSYNC_VAL_ZERO      0x00000000 /* RWI-V */
#define LW_PRAMDAC_TVO_TESTMODE_CTRL_HSYNC_VAL_ONE       0x00000001 /* RW--V */
#define LW_PRAMDAC_TVO_TESTMODE_CTRL_VSYNC_BYPASS             16:16 /* RWIVF */
#define LW_PRAMDAC_TVO_TESTMODE_CTRL_VSYNC_BYPASS_DIS    0x00000000 /* RWI-V */
#define LW_PRAMDAC_TVO_TESTMODE_CTRL_VSYNC_BYPASS_EN     0x00000001 /* RW--V */
#define LW_PRAMDAC_TVO_TESTMODE_CTRL_VSYNC_VAL                20:20 /* RWIVF */
#define LW_PRAMDAC_TVO_TESTMODE_CTRL_VSYNC_VAL_ZERO      0x00000000 /* RWI-V */
#define LW_PRAMDAC_TVO_TESTMODE_CTRL_VSYNC_VAL_ONE       0x00000001 /* RW--V */
#define LW_PRAMDAC_MCHIP_GENERAL_CONTROL                 0x00680900 /* RW-4R */
#define LW_PRAMDAC_HA_MCHIP_GENERAL_CONTROL              0x00680900 /* RW-4R */
#define LW_PRAMDAC_HB_MCHIP_GENERAL_CONTROL              0x00682900 /* RW-4R */
#define LW_PRAMDAC_MCHIP_GENERAL_CONTROL_DISP                   1:0 /* RWIVF */
#define LW_PRAMDAC_MCHIP_GENERAL_CONTROL_DISP_NEVER      0x00000000 /* RWI-V */
#define LW_PRAMDAC_MCHIP_GENERAL_CONTROL_DISP_ODD        0x00000001 /* RW--V */
#define LW_PRAMDAC_MCHIP_GENERAL_CONTROL_DISP_EVEN       0x00000002 /* RW--V */
#define LW_PRAMDAC_MCHIP_GENERAL_CONTROL_DISP_ALWAYS     0x00000003 /* RW--V */
#define LW_PRAMDAC_MCHIP_GENERAL_CONTROL_PROG                   4:4 /* RWIVF */
#define LW_PRAMDAC_MCHIP_GENERAL_CONTROL_PROG_DISABLE    0x00000000 /* RWI-V */
#define LW_PRAMDAC_MCHIP_GENERAL_CONTROL_PROG_ENABLE     0x00000001 /* RW--V */
#define LW_PRAMDAC_MCHIP_GENERAL_CONTROL_RESERVED               9:8 /* RW-VF */
#define LW_PRAMDAC_MCHIP_GENERAL_CONTROL_CRTREQ               12:12 /* RWIVF */
#define LW_PRAMDAC_MCHIP_GENERAL_CONTROL_CRTREQ_NORMAL   0x00000000 /* RWI-V */
#define LW_PRAMDAC_MCHIP_GENERAL_CONTROL_CRTREQ_OPTIMIZE 0x00000001 /* RW--V */
#define LW_PRAMDAC_MCHIP_GENERAL_CONTROL_UPDATE_ON            17:16 /* RWIVF */
#define LW_PRAMDAC_MCHIP_GENERAL_CONTROL_UPDATE_ON_VSYNC 0x00000000 /* RWI-V */
#define LW_PRAMDAC_MCHIP_GENERAL_CONTROL_UPDATE_ON_HSYNC 0x00000001 /* RW--V */
#define LW_PRAMDAC_MCHIP_GENERAL_CONTROL_UPDATE_ON_SWP_RDY 0x00000002 /* RW--V */ 
#define LW_PRAMDAC_MCHIP_GENERAL_CONTROL_UPDATE_ON_HW_FLIP 0x00000003 /* RW--V */ 
#define LW_PRAMDAC_MCHIP_GENERAL_CONTROL_SLV_INTF             21:20 /* RWIVF */
#define LW_PRAMDAC_MCHIP_GENERAL_CONTROL_SLV_INTF_OFF    0x00000000 /* RWI-V */
#define LW_PRAMDAC_MCHIP_GENERAL_CONTROL_SLV_INTF_DVOA   0x00000001 /* RW--V */
#define LW_PRAMDAC_MCHIP_GENERAL_CONTROL_SLV_INTF_DVOB   0x00000003 /* RW--V */
#define LW_PRAMDAC_MCHIP_GENERAL_CONTROL_MST_INTF             25:24 /* RWIVF */
#define LW_PRAMDAC_MCHIP_GENERAL_CONTROL_MST_INTF_OFF    0x00000000 /* RWI-V */
#define LW_PRAMDAC_MCHIP_GENERAL_CONTROL_MST_INTF_DVOA   0x00000001 /* RW--V */
#define LW_PRAMDAC_MCHIP_GENERAL_CONTROL_MST_INTF_DVOB   0x00000003 /* RW--V */
#define LW_PRAMDAC_MCHIP_GENERAL_CONTROL_TP                   28:28 /* RWIVF */
#define LW_PRAMDAC_MCHIP_GENERAL_CONTROL_TP_DISABLE      0x00000000 /* RWI-V */
#define LW_PRAMDAC_MCHIP_GENERAL_CONTROL_TP_ENABLE       0x00000001 /* RW--V */
#define LW_PRAMDAC_MCHIP_VDISPLAY_FIELD                  0x00680904 /* RW-4R */
#define LW_PRAMDAC_HA_MCHIP_VDISPLAY_FIELD               0x00680904 /* RW-4R */
#define LW_PRAMDAC_HB_MCHIP_VDISPLAY_FIELD               0x00682904 /* RW-4R */
#define LW_PRAMDAC_MCHIP_VDISPLAY_FIELD_START                  11:0 /* RWIVF */
#define LW_PRAMDAC_MCHIP_VDISPLAY_FIELD_START_DEFAULT    0x00000000 /* RWI-V */
#define LW_PRAMDAC_MCHIP_VDISPLAY_FIELD_END                   27:16 /* RWIVF */
#define LW_PRAMDAC_MCHIP_VDISPLAY_FIELD_END_DEFAULT      0x00000000 /* RWI-V */
#define LW_PRAMDAC_MCHIP_MASTER_SYNC                     0x00680908 /* RW-4R */
#define LW_PRAMDAC_HA_MCHIP_MASTER_SYNC                  0x00680908 /* RW-4R */
#define LW_PRAMDAC_HB_MCHIP_MASTER_SYNC                  0x00682908 /* RW-4R */
#define LW_PRAMDAC_MCHIP_MASTER_SYNC_HSYNC                     15:0 /* RWIVF */
#define LW_PRAMDAC_MCHIP_MASTER_SYNC_HSYNC_DEFAULT       0x00000000 /* RWI-V */
#define LW_PRAMDAC_MCHIP_MASTER_SYNC_VSYNC                    31:16 /* RWIVF */
#define LW_PRAMDAC_MCHIP_MASTER_SYNC_VSYNC_DEFAULT       0x00000000 /* RWI-V */
#define LW_PRAMDAC_MCHIP_TESTPOINT_DATA                  0x00680920 /* RW-4R */
#define LW_PRAMDAC_HA_MCHIP_TESTPOINT_DATA               0x00680920 /* RW-4R */
#define LW_PRAMDAC_HB_MCHIP_TESTPOINT_DATA               0x00682920 /* RW-4R */
#define LW_PRAMDAC_MCHIP_TESTPOINT_DATA_RED                   29:20 /* RWIVF */
#define LW_PRAMDAC_MCHIP_TESTPOINT_DATA_RED_DEFAULT      0x00000000 /* RWI-V */
#define LW_PRAMDAC_MCHIP_TESTPOINT_DATA_GREEN                 19:10 /* RWIVF */
#define LW_PRAMDAC_MCHIP_TESTPOINT_DATA_GREEN_DEFAULT    0x00000000 /* RWI-V */
#define LW_PRAMDAC_MCHIP_TESTPOINT_DATA_BLUE                    9:0 /* RWIVF */
#define LW_PRAMDAC_MCHIP_TESTPOINT_DATA_BLUE_DEFAULT     0x00000000 /* RWI-V */
#define LW_PRAMDAC_MCHIP_RMGT                            0x00680924 /* RW-4R */
#define LW_PRAMDAC_HA_MCHIP_RMGT                         0x00680924 /* RW-4R */
#define LW_PRAMDAC_HB_MCHIP_RMGT                         0x00682924 /* RW-4R */
#define LW_PRAMDAC_MCHIP_RMGT_EN                                0:0 /* RWXVF */ 
#define LW_PRAMDAC_MCHIP_RMGT_POSITION                          7:4 /* RWXVF */
#define LW_PRAMDAC_MCHIP_RMGT_ENGINES                         15:12 /* RWXVF */
#define LW_PRAMDAC_MCHIP_RMGT_PIPE_LAT                        31:24 /* RWIVF */
#define LW_PRAMDAC_MCHIP_RMGT_PIPE_LAT_LW40              0x00000028 /* RWI-V */
#define LW_PRAMDAC_HDCP_AN_MSB                           0x00680A00 /* R--4R */
#define LW_PRAMDAC_HA_HDCP_AN_MSB                        0x00680A00 /* R--4R */
#define LW_PRAMDAC_HB_HDCP_AN_MSB                        0x00682A00 /* R--4R */
#define LW_PRAMDAC_HDCP_AN_MSB_VALUE                           31:0 /* R-IVF */
#define LW_PRAMDAC_HDCP_AN_MSB_VALUE_ZERO                0x00000000 /* R-I-V */
#define LW_PRAMDAC_HDCP_AN_LSB                           0x00680A04 /* R--4R */
#define LW_PRAMDAC_HA_HDCP_AN_LSB                        0x00680A04 /* R--4R */
#define LW_PRAMDAC_HB_HDCP_AN_LSB                        0x00682A04 /* R--4R */
#define LW_PRAMDAC_HDCP_AN_LSB_VALUE                           31:0 /* R-IVF */
#define LW_PRAMDAC_HDCP_AN_LSB_VALUE_ZERO                0x00000000 /* R-I-V */
#define LW_PRAMDAC_HDCP_CN_MSB                           0x00680A08 /* RW-4R */
#define LW_PRAMDAC_HA_HDCP_CN_MSB                        0x00680A08 /* RW-4R */
#define LW_PRAMDAC_HB_HDCP_CN_MSB                        0x00682A08 /* RW-4R */
#define LW_PRAMDAC_HDCP_CN_MSB_VALUE                           31:0 /* RWIVF */
#define LW_PRAMDAC_HDCP_CN_MSB_VALUE_ZERO                0x00000000 /* RWI-V */
#define LW_PRAMDAC_HDCP_CN_LSB                           0x00680A0C /* RW-4R */
#define LW_PRAMDAC_HA_HDCP_CN_LSB                        0x00680A0C /* RW-4R */
#define LW_PRAMDAC_HB_HDCP_CN_LSB                        0x00682A0C /* RW-4R */
#define LW_PRAMDAC_HDCP_CN_LSB_VALUE                           31:0 /* RWIVF */
#define LW_PRAMDAC_HDCP_CN_LSB_VALUE_ZERO                0x00000000 /* RWI-V */
#define LW_PRAMDAC_HDCP_AKSV_MSB                         0x00680A10 /* R--4R */
#define LW_PRAMDAC_HA_HDCP_AKSV_MSB                      0x00680A10 /* R--4R */
#define LW_PRAMDAC_HB_HDCP_AKSV_MSB                      0x00682A10 /* R--4R */
#define LW_PRAMDAC_HDCP_AKSV_MSB_VALUE                          7:0 /* R-IVF */
#define LW_PRAMDAC_HDCP_AKSV_MSB_VALUE_ZERO              0x00000000 /* R-I-V */
#define LW_PRAMDAC_HDCP_AKSV_LSB                         0x00680A14 /* R--4R */
#define LW_PRAMDAC_HA_HDCP_AKSV_LSB                      0x00680A14 /* R--4R */
#define LW_PRAMDAC_HB_HDCP_AKSV_LSB                      0x00682A14 /* R--4R */
#define LW_PRAMDAC_HDCP_AKSV_LSB_VALUE                         31:0 /* R-IVF */
#define LW_PRAMDAC_HDCP_AKSV_LSB_VALUE_ZERO              0x00000000 /* R-I-V */
#define LW_PRAMDAC_HDCP_BKSV_MSB                         0x00680A18 /* RW-4R */
#define LW_PRAMDAC_HA_HDCP_BKSV_MSB                      0x00680A18 /* RW-4R */
#define LW_PRAMDAC_HB_HDCP_BKSV_MSB                      0x00682A18 /* RW-4R */
#define LW_PRAMDAC_HDCP_BKSV_MSB_VALUE                          7:0 /* RWIVF */
#define LW_PRAMDAC_HDCP_BKSV_MSB_VALUE_ZERO              0x00000000 /* RWI-V */
#define LW_PRAMDAC_HDCP_BKSV_MSB_REPEATER                     31:31 /* RWIVF */
#define LW_PRAMDAC_HDCP_BKSV_MSB_REPEATER_VALUE          0x00000000 /* RWI-V */
#define LW_PRAMDAC_HDCP_BKSV_LSB                         0x00680A1C /* RW-4R */
#define LW_PRAMDAC_HA_HDCP_BKSV_LSB                      0x00680A1C /* RW-4R */
#define LW_PRAMDAC_HB_HDCP_BKSV_LSB                      0x00682A1C /* RW-4R */
#define LW_PRAMDAC_HDCP_BKSV_LSB_VALUE                         31:0 /* RWIVF */
#define LW_PRAMDAC_HDCP_BKSV_LSB_VALUE_ZERO              0x00000000 /* RWI-V */
#define LW_PRAMDAC_HDCP_CKSV_MSB                         0x00680A20 /* RW-4R */
#define LW_PRAMDAC_HA_HDCP_CKSV_MSB                      0x00680A20 /* RW-4R */
#define LW_PRAMDAC_HB_HDCP_CKSV_MSB                      0x00682A20 /* RW-4R */
#define LW_PRAMDAC_HDCP_CKSV_MSB_VALUE                          7:0 /* RWIVF */
#define LW_PRAMDAC_HDCP_CKSV_MSB_VALUE_ZERO              0x00000000 /* RWI-V */
#define LW_PRAMDAC_HDCP_CKSV_LSB                         0x00680A24 /* RW-4R */
#define LW_PRAMDAC_HA_HDCP_CKSV_LSB                      0x00680A24 /* RW-4R */
#define LW_PRAMDAC_HB_HDCP_CKSV_LSB                      0x00682A24 /* RW-4R */
#define LW_PRAMDAC_HDCP_CKSV_LSB_VALUE                         31:0 /* RWIVF */
#define LW_PRAMDAC_HDCP_CKSV_LSB_VALUE_ZERO              0x00000000 /* RWI-V */
#define LW_PRAMDAC_HDCP_DKSV_MSB                         0x00680A28 /* R--4R */
#define LW_PRAMDAC_HA_HDCP_DKSV_MSB                      0x00680A28 /* R--4R */
#define LW_PRAMDAC_HB_HDCP_DKSV_MSB                      0x00682A28 /* R--4R */
#define LW_PRAMDAC_HDCP_DKSV_MSB_VALUE                          7:0 /* R-IVF */
#define LW_PRAMDAC_HDCP_DKSV_MSB_VALUE_ZERO              0x00000000 /* R-I-V */
#define LW_PRAMDAC_HDCP_DKSV_LSB                         0x00680A2C /* R--4R */
#define LW_PRAMDAC_HA_HDCP_DKSV_LSB                      0x00680A2C /* R--4R */
#define LW_PRAMDAC_HB_HDCP_DKSV_LSB                      0x00682A2C /* R--4R */
#define LW_PRAMDAC_HDCP_DKSV_LSB_VALUE                          7:0 /* R-IVF */
#define LW_PRAMDAC_HDCP_DKSV_LSB_VALUE_ZERO              0x00000000 /* R-I-V */
#define LW_PRAMDAC_HDCP_CTRL                             0x00680A30 /* RW-4R */
#define LW_PRAMDAC_HA_HDCP_CTRL                          0x00680A30 /* RW-4R */
#define LW_PRAMDAC_HB_HDCP_CTRL                          0x00682A30 /* RW-4R */
#define LW_PRAMDAC_HDCP_CTRL_RUN                                0:0 /* RWIVF */
#define LW_PRAMDAC_HDCP_CTRL_RUN_NO                      0x00000000 /* RWI-V */
#define LW_PRAMDAC_HDCP_CTRL_RUN_YES                     0x00000001 /* RW--V */
#define LW_PRAMDAC_HDCP_CTRL_CRYPT                              1:1 /* RWIVF */
#define LW_PRAMDAC_HDCP_CTRL_CRYPT_DISABLED              0x00000000 /* RWI-V */
#define LW_PRAMDAC_HDCP_CTRL_CRYPT_ENABLED               0x00000001 /* RW--V */
#define LW_PRAMDAC_HDCP_CTRL_AN                                 8:8 /* R-IVF */
#define LW_PRAMDAC_HDCP_CTRL_AN_ILWALID                  0x00000000 /* R-I-V */
#define LW_PRAMDAC_HDCP_CTRL_AN_VALID                    0x00000001 /* R---V */
#define LW_PRAMDAC_HDCP_CTRL_R0                                 9:9 /* R-IVF */
#define LW_PRAMDAC_HDCP_CTRL_R0_ILWALID                  0x00000000 /* R-I-V */
#define LW_PRAMDAC_HDCP_CTRL_R0_VALID                    0x00000001 /* R---V */
#define LW_PRAMDAC_HDCP_CTRL_SPRIME                           10:10 /* R-IVF */
#define LW_PRAMDAC_HDCP_CTRL_SPRIME_ILWALID              0x00000000 /* R---V */
#define LW_PRAMDAC_HDCP_CTRL_SPRIME_VALID                0x00000001 /* R-I-V */
#define LW_PRAMDAC_HDCP_CTRL_MPRIME                           11:11 /* R-IVF */
#define LW_PRAMDAC_HDCP_CTRL_MPRIME_ILWALID              0x00000000 /* R---V */
#define LW_PRAMDAC_HDCP_CTRL_MPRIME_VALID                0x00000001 /* R-I-V */
#define LW_PRAMDAC_HDCP_CTRL_SROM_EN                          12:12 /* R-IVF */
#define LW_PRAMDAC_HDCP_CTRL_SROM_EN_DISABLED            0x00000000 /* R-I-V */
#define LW_PRAMDAC_HDCP_CTRL_SROM_EN_ENABLED             0x00000001 /* R---V */
#define LW_PRAMDAC_HDCP_CTRL_SROM_ERR                         13:13 /* R-IVF */
#define LW_PRAMDAC_HDCP_CTRL_SROM_ERR_NOERROR            0x00000000 /* R-I-V */
#define LW_PRAMDAC_HDCP_CTRL_SROM_ERR_ERROR              0x00000001 /* R---V */
#define LW_PRAMDAC_HDCP_CMODE                            0x00680A34 /* RW-4R */
#define LW_PRAMDAC_HA_HDCP_CMODE                         0x00680A34 /* RW-4R */
#define LW_PRAMDAC_HB_HDCP_CMODE                         0x00682A34 /* RW-4R */
#define LW_PRAMDAC_HDCP_CMODE_MODE                              3:0 /* RWIVF */
#define LW_PRAMDAC_HDCP_CMODE_MODE_READ_S                0x00000001 /* RWI-V */
#define LW_PRAMDAC_HDCP_CMODE_MODE_READ_M                0x00000002 /* RW--V */
#define LW_PRAMDAC_HDCP_CMODE_INDEX                             7:4 /* RWIVF */
#define LW_PRAMDAC_HDCP_CMODE_INDEX_VALUE                0x00000000 /* RWI-V */
#define LW_PRAMDAC_HDCP_MPRIME_MSB                       0x00680A38 /* R--4R */
#define LW_PRAMDAC_HA_HDCP_MPRIME_MSB                    0x00680A38 /* R--4R */
#define LW_PRAMDAC_HB_HDCP_MPRIME_MSB                    0x00682A38 /* R--4R */
#define LW_PRAMDAC_HDCP_MPRIME_MSB_VALUE                       31:0 /* R-IVF */
#define LW_PRAMDAC_HDCP_MPRIME_MSB_VALUE_ZERO            0x00000000 /* R-I-V */
#define LW_PRAMDAC_HDCP_MPRIME_LSB                       0x00680A3C /* R--4R */
#define LW_PRAMDAC_HA_HDCP_MPRIME_LSB                    0x00680A3C /* R--4R */
#define LW_PRAMDAC_HB_HDCP_MPRIME_LSB                    0x00682A3C /* R--4R */
#define LW_PRAMDAC_HDCP_MPRIME_LSB_VALUE                       31:0 /* R-IVF */
#define LW_PRAMDAC_HDCP_MPRIME_LSB_VALUE_ZERO            0x00000000 /* R-I-V */
#define LW_PRAMDAC_HDCP_SPRIME_MSB                       0x00680A40 /* R--4R */
#define LW_PRAMDAC_HA_HDCP_SPRIME_MSB                    0x00680A40 /* R--4R */
#define LW_PRAMDAC_HB_HDCP_SPRIME_MSB                    0x00682A40 /* R--4R */
#define LW_PRAMDAC_HDCP_SPRIME_MSB_VALUE                        7:0 /* R-IVF */
#define LW_PRAMDAC_HDCP_SPRIME_MSB_VALUE_ZERO            0x00000000 /* R-I-V */
#define LW_PRAMDAC_HDCP_SPRIME_LSB2                      0x00680A44 /* R--4R */
#define LW_PRAMDAC_HA_HDCP_SPRIME_LSB2                   0x00680A44 /* R--4R */
#define LW_PRAMDAC_HB_HDCP_SPRIME_LSB2                   0x00682A44 /* R--4R */
#define LW_PRAMDAC_HDCP_SPRIME_LSB2_VALUE                      31:0 /* R-IVF */
#define LW_PRAMDAC_HDCP_SPRIME_LSB2_VALUE_ZERO           0x00000000 /* R-I-V */
#define LW_PRAMDAC_HDCP_SPRIME_LSB1                      0x00680A48 /* R--4R */
#define LW_PRAMDAC_HA_HDCP_SPRIME_LSB1                   0x00680A48 /* R--4R */
#define LW_PRAMDAC_HB_HDCP_SPRIME_LSB1                   0x00682A48 /* R--4R */
#define LW_PRAMDAC_HDCP_SPRIME_LSB1_VALUE                      31:0 /* R-IVF */
#define LW_PRAMDAC_HDCP_SPRIME_LSB1_VALUE_ZERO           0x00000000 /* R-I-V */
#define LW_PRAMDAC_HDCP_RI                               0x00680A4C /* R--4R */
#define LW_PRAMDAC_HA_HDCP_RI                            0x00680A4C /* R--4R */
#define LW_PRAMDAC_HB_HDCP_RI                            0x00682A4C /* R--4R */
#define LW_PRAMDAC_HDCP_RI_VALUE                               15:0 /* R-IVF */
#define LW_PRAMDAC_HDCP_RI_VALUE_ZERO                    0x00000000 /* R-I-V */
#define LW_PRAMDAC_HDCP_CS_MSB                           0x00680A50 /* R--4R */
#define LW_PRAMDAC_HA_HDCP_CS_MSB                        0x00680A50 /* R--4R */
#define LW_PRAMDAC_HB_HDCP_CS_MSB                        0x00682A50 /* R--4R */
#define LW_PRAMDAC_HDCP_CS_MSB_RESERVED                         7:0 /* R-IVF */
#define LW_PRAMDAC_HDCP_CS_MSB_RESERVED_VALUE            0x00000000 /* R-I-V */
#define LW_PRAMDAC_HDCP_CS_LSB                           0x00680A54 /* R--4R */
#define LW_PRAMDAC_HA_HDCP_CS_LSB                        0x00680A54 /* R--4R */
#define LW_PRAMDAC_HB_HDCP_CS_LSB                        0x00682A54 /* R--4R */
#define LW_PRAMDAC_HDCP_CS_LSB_RESERVED                        31:0 /* R-IVF */
#define LW_PRAMDAC_HDCP_CS_LSB_RESERVED_VALUE            0x00000000 /* R-I-V */
#define LW_PRAMDAC_HDCP_ZPRIME_MSB                       0x00680A58 /* R--4R */
#define LW_PRAMDAC_HA_HDCP_ZPRIME_MSB                    0x00680A58 /* R--4R */
#define LW_PRAMDAC_HB_HDCP_ZPRIME_MSB                    0x00682A58 /* R--4R */
#define LW_PRAMDAC_HDCP_ZPRIME_MSB_RESERVED                    31:0 /* R-IVF */
#define LW_PRAMDAC_HDCP_ZPRIME_MSB_RESERVED_VALUE        0x00000000 /* R-I-V */
#define LW_PRAMDAC_HDCP_ZPRIME_LSB                       0x00680A5C /* R--4R */
#define LW_PRAMDAC_HA_HDCP_ZPRIME_LSB                    0x00680A5C /* R--4R */
#define LW_PRAMDAC_HB_HDCP_ZPRIME_LSB                    0x00682A5C /* R--4R */
#define LW_PRAMDAC_HDCP_ZPRIME_LSB_RESERVED                    31:0 /* R-IVF */
#define LW_PRAMDAC_HDCP_ZPRIME_LSB_RESERVED_VALUE        0x00000000 /* R-I-V */
#define LW_USER_DAC_PIXEL_MASK                           0x006813C6 /* RW-1R */
#define LW_USER_DAC_HA_PIXEL_MASK                        0x006813C6 /* RW-1R */
#define LW_USER_DAC_HB_PIXEL_MASK                        0x006833C6 /* RW-1R */
#define LW_USER_DAC_PIXEL_MASK_VALUE                            7:0 /* RWIVF */
#define LW_USER_DAC_PIXEL_MASK_VALUE_NONE                0x000000FF /* RWI-V */
#define LW_USER_DAC_READ_MODE_ADDRESS                    0x006813C7 /* RW-1R */
#define LW_USER_DAC_HA_READ_MODE_ADDRESS                 0x006813C7 /* RW-1R */
#define LW_USER_DAC_HB_READ_MODE_ADDRESS                 0x006833C7 /* RW-1R */
#define LW_USER_DAC_READ_MODE_ADDRESS_VALUE                     7:0 /* RW-VF */
#define LW_USER_DAC_READ_MODE_ADDRESS_WO_VALUE                  7:0 /* -W-VF */
#define LW_USER_DAC_READ_MODE_ADDRESS_RW_STATE                  1:0 /* R--VF */
#define LW_USER_DAC_READ_MODE_ADDRESS_RW_STATE_WRITE     0x00000000 /* R---V */
#define LW_USER_DAC_READ_MODE_ADDRESS_RW_STATE_READ      0x00000003 /* R---V */
#define LW_USER_DAC_WRITE_MODE_ADDRESS                   0x006813C8 /* RW-1R */
#define LW_USER_DAC_HA_WRITE_MODE_ADDRESS                0x006813C8 /* RW-1R */
#define LW_USER_DAC_HB_WRITE_MODE_ADDRESS                0x006833C8 /* RW-1R */
#define LW_USER_DAC_WRITE_MODE_ADDRESS_VALUE                    7:0 /* RW-VF */
#define LW_USER_DAC_PALETTE_DATA                         0x006813C9 /* RW-1R */
#define LW_USER_DAC_HA_PALETTE_DATA                      0x006813C9 /* RW-1R */
#define LW_USER_DAC_HB_PALETTE_DATA                      0x006833C9 /* RW-1R */
#define LW_USER_DAC_PALETTE_DATA_VALUE                          7:0 /* RW-VF */
#define LW_PRAMDAC_HDTV_BROAD_PULSE_1                    0x00680C00 /* RWX4R */
#define LW_PRAMDAC_HA_HDTV_BROAD_PULSE_1                 0x00680C00 /* RWX4R */
#define LW_PRAMDAC_HB_HDTV_BROAD_PULSE_1                 0x00682C00 /* RWX4R */
#define LW_PRAMDAC_HDTV_BROAD_PULSE_1_BROAD_END                11:0 /* RW-VF */
#define LW_PRAMDAC_HDTV_BROAD_PULSE_1_CLAMP_END               27:16 /* RW-VF */
#define LW_PRAMDAC_HDTV_EQ_PULSE                         0x00680C04 /* RWX4R */
#define LW_PRAMDAC_HA_HDTV_EQ_PULSE                      0x00680C04 /* RWX4R */
#define LW_PRAMDAC_HB_HDTV_EQ_PULSE                      0x00682C04 /* RWX4R */
#define LW_PRAMDAC_HDTV_EQ_PULSE_RISE                          11:0 /* RW-VF */
#define LW_PRAMDAC_HDTV_EQ_PULSE_FALL                         27:16 /* RW-VF */
#define LW_PRAMDAC_HDTV_EQ_FALL                          0x00680C08 /* RWX4R */
#define LW_PRAMDAC_HA_HDTV_EQ_FALL                       0x00680C08 /* RWX4R */
#define LW_PRAMDAC_HB_HDTV_EQ_FALL                       0x00682C08 /* RWX4R */
#define LW_PRAMDAC_HDTV_EQ_FALL_2                              11:0 /* RW-VF */
#define LW_PRAMDAC_HDTV_BROAD_PULSE_2                    0x00680C0C /* RWX4R */
#define LW_PRAMDAC_HA_HDTV_BROAD_PULSE_2                 0x00680C0C /* RWX4R */
#define LW_PRAMDAC_HB_HDTV_BROAD_PULSE_2                 0x00682C0C /* RWX4R */
#define LW_PRAMDAC_HDTV_BROAD_PULSE_2_BROAD_END                11:0 /* RW-VF */
#define LW_PRAMDAC_HDTV_BROAD_PULSE_2_CLAMP_END               27:16 /* RW-VF */
#define LW_PRAMDAC_HDTV_SYNC_PULSE                       0x00680C10 /* RWX4R */
#define LW_PRAMDAC_HA_HDTV_SYNC_PULSE                    0x00680C10 /* RWX4R */
#define LW_PRAMDAC_HB_HDTV_SYNC_PULSE                    0x00682C10 /* RWX4R */
#define LW_PRAMDAC_HDTV_SYNC_PULSE_RISE                        11:0 /* RW-VF */
#define LW_PRAMDAC_HDTV_SYNC_PULSE_FALL                       27:16 /* RW-VF */
#define LW_PRAMDAC_HDTV_SYNC_FALL                        0x00680C14 /* RWX4R */
#define LW_PRAMDAC_HA_HDTV_SYNC_FALL                     0x00680C14 /* RWX4R */
#define LW_PRAMDAC_HB_HDTV_SYNC_FALL                     0x00682C14 /* RWX4R */
#define LW_PRAMDAC_HDTV_SYNC_FALL_2                            11:0 /* RW-VF */
#define LW_PRAMDAC_HDTV_SYNC_FALL_NUM_EDGE_STEPS              18:16 /* RW-VF */
#define LW_PRAMDAC_HDTV_AV                               0x00680C18 /* RWX4R */
#define LW_PRAMDAC_HA_HDTV_AV                            0x00680C18 /* RWX4R */
#define LW_PRAMDAC_HB_HDTV_AV                            0x00682C18 /* RWX4R */
#define LW_PRAMDAC_HDTV_AV_EAV                                 11:0 /* RW-VF */
#define LW_PRAMDAC_HDTV_AV_SAV                                27:16 /* RW-VF */
#define LW_PRAMDAC_HDTV_VSEG_0                           0x00680C1C /* RWX4R */
#define LW_PRAMDAC_HA_HDTV_VSEG_0                        0x00680C1C /* RWX4R */
#define LW_PRAMDAC_HB_HDTV_VSEG_0                        0x00682C1C /* RWX4R */
#define LW_PRAMDAC_HDTV_VSEG_0_START                           11:0 /* RW-VF */
#define LW_PRAMDAC_HDTV_VSEG_0_ENABLES                        28:16 /* RW-VF */
#define LW_PRAMDAC_HDTV_VSEG_1                           0x00680C20 /* RWX4R */
#define LW_PRAMDAC_HA_HDTV_VSEG_1                        0x00680C20 /* RWX4R */
#define LW_PRAMDAC_HB_HDTV_VSEG_1                        0x00682C20 /* RWX4R */
#define LW_PRAMDAC_HDTV_VSEG_1_START                           11:0 /* RW-VF */
#define LW_PRAMDAC_HDTV_VSEG_1_ENABLES                        28:16 /* RW-VF */
#define LW_PRAMDAC_HDTV_VSEG_2                           0x00680C24 /* RWX4R */
#define LW_PRAMDAC_HA_HDTV_VSEG_2                        0x00680C24 /* RWX4R */
#define LW_PRAMDAC_HB_HDTV_VSEG_2                        0x00682C24 /* RWX4R */
#define LW_PRAMDAC_HDTV_VSEG_2_START                           11:0 /* RW-VF */
#define LW_PRAMDAC_HDTV_VSEG_2_ENABLES                        28:16 /* RW-VF */
#define LW_PRAMDAC_HDTV_VSEG_3                           0x00680C28 /* RWX4R */
#define LW_PRAMDAC_HA_HDTV_VSEG_3                        0x00680C28 /* RWX4R */
#define LW_PRAMDAC_HB_HDTV_VSEG_3                        0x00682C28 /* RWX4R */
#define LW_PRAMDAC_HDTV_VSEG_3_START                           11:0 /* RW-VF */
#define LW_PRAMDAC_HDTV_VSEG_3_ENABLES                        28:16 /* RW-VF */
#define LW_PRAMDAC_HDTV_VSEG_4                           0x00680C2C /* RWX4R */
#define LW_PRAMDAC_HA_HDTV_VSEG_4                        0x00680C2C /* RWX4R */
#define LW_PRAMDAC_HB_HDTV_VSEG_4                        0x00682C2C /* RWX4R */
#define LW_PRAMDAC_HDTV_VSEG_4_START                           11:0 /* RW-VF */
#define LW_PRAMDAC_HDTV_VSEG_4_ENABLES                        28:16 /* RW-VF */
#define LW_PRAMDAC_HDTV_VSEG_5                           0x00680C30 /* RWX4R */
#define LW_PRAMDAC_HA_HDTV_VSEG_5                        0x00680C30 /* RWX4R */
#define LW_PRAMDAC_HB_HDTV_VSEG_5                        0x00682C30 /* RWX4R */
#define LW_PRAMDAC_HDTV_VSEG_5_START                           11:0 /* RW-VF */
#define LW_PRAMDAC_HDTV_VSEG_5_ENABLES                        28:16 /* RW-VF */
#define LW_PRAMDAC_HDTV_VSEG_6                           0x00680C34 /* RWX4R */
#define LW_PRAMDAC_HA_HDTV_VSEG_6                        0x00680C34 /* RWX4R */
#define LW_PRAMDAC_HB_HDTV_VSEG_6                        0x00682C34 /* RWX4R */
#define LW_PRAMDAC_HDTV_VSEG_6_START                           11:0 /* RW-VF */
#define LW_PRAMDAC_HDTV_VSEG_6_ENABLES                        28:16 /* RW-VF */
#define LW_PRAMDAC_HDTV_VSEG_7                           0x00680C38 /* RWX4R */
#define LW_PRAMDAC_HA_HDTV_VSEG_7                        0x00680C38 /* RWX4R */
#define LW_PRAMDAC_HB_HDTV_VSEG_7                        0x00682C38 /* RWX4R */
#define LW_PRAMDAC_HDTV_VSEG_7_START                           11:0 /* RW-VF */
#define LW_PRAMDAC_HDTV_VSEG_7_ENABLES                        28:16 /* RW-VF */
#define LW_PRAMDAC_HDTV_VSEG_8                           0x00680C3C /* RWX4R */
#define LW_PRAMDAC_HA_HDTV_VSEG_8                        0x00680C3C /* RWX4R */
#define LW_PRAMDAC_HB_HDTV_VSEG_8                        0x00682C3C /* RWX4R */
#define LW_PRAMDAC_HDTV_VSEG_8_START                           11:0 /* RW-VF */
#define LW_PRAMDAC_HDTV_VSEG_8_ENABLES                        28:16 /* RW-VF */
#define LW_PRAMDAC_HDTV_VSEG_9                           0x00680C40 /* RWX4R */
#define LW_PRAMDAC_HA_HDTV_VSEG_9                        0x00680C40 /* RWX4R */
#define LW_PRAMDAC_HB_HDTV_VSEG_9                        0x00682C40 /* RWX4R */
#define LW_PRAMDAC_HDTV_VSEG_9_START                           11:0 /* RW-VF */
#define LW_PRAMDAC_HDTV_VSEG_9_ENABLES                        28:16 /* RW-VF */
#define LW_PRAMDAC_HDTV_VSEG_10                          0x00680C44 /* RWX4R */
#define LW_PRAMDAC_HA_HDTV_VSEG_10                       0x00680C44 /* RWX4R */
#define LW_PRAMDAC_HB_HDTV_VSEG_10                       0x00682C44 /* RWX4R */
#define LW_PRAMDAC_HDTV_VSEG_10_START                          11:0 /* RW-VF */
#define LW_PRAMDAC_HDTV_VSEG_10_ENABLES                       28:16 /* RW-VF */
#define LW_PRAMDAC_HDTV_VSEG_11                          0x00680C48 /* RWX4R */
#define LW_PRAMDAC_HA_HDTV_VSEG_11                       0x00680C48 /* RWX4R */
#define LW_PRAMDAC_HB_HDTV_VSEG_11                       0x00682C48 /* RWX4R */
#define LW_PRAMDAC_HDTV_VSEG_11_START                          11:0 /* RW-VF */
#define LW_PRAMDAC_HDTV_VSEG_11_ENABLES                       28:16 /* RW-VF */
#define LW_PRAMDAC_HDTV_VSEG_12                          0x00680C4C /* RWX4R */
#define LW_PRAMDAC_HA_HDTV_VSEG_12                       0x00680C4C /* RWX4R */
#define LW_PRAMDAC_HB_HDTV_VSEG_12                       0x00682C4C /* RWX4R */
#define LW_PRAMDAC_HDTV_VSEG_12_START                          11:0 /* RW-VF */
#define LW_PRAMDAC_HDTV_VSEG_12_ENABLES                       28:16 /* RW-VF */
#define LW_PRAMDAC_HDTV_VSEG_13                          0x00680C50 /* RWX4R */
#define LW_PRAMDAC_HA_HDTV_VSEG_13                       0x00680C50 /* RWX4R */
#define LW_PRAMDAC_HB_HDTV_VSEG_13                       0x00682C50 /* RWX4R */
#define LW_PRAMDAC_HDTV_VSEG_13_START                          11:0 /* RW-VF */
#define LW_PRAMDAC_HDTV_VSEG_13_ENABLES                       28:16 /* RW-VF */
#define LW_PRAMDAC_HDTV_VSEG_14                          0x00680C54 /* RWX4R */
#define LW_PRAMDAC_HA_HDTV_VSEG_14                       0x00680C54 /* RWX4R */
#define LW_PRAMDAC_HB_HDTV_VSEG_14                       0x00682C54 /* RWX4R */
#define LW_PRAMDAC_HDTV_VSEG_14_START                          11:0 /* RW-VF */
#define LW_PRAMDAC_HDTV_VSEG_14_ENABLES                       28:16 /* RW-VF */
#define LW_PRAMDAC_HDTV_VSEG_15                          0x00680C58 /* RWX4R */
#define LW_PRAMDAC_HA_HDTV_VSEG_15                       0x00680C58 /* RWX4R */
#define LW_PRAMDAC_HB_HDTV_VSEG_15                       0x00682C58 /* RWX4R */
#define LW_PRAMDAC_HDTV_VSEG_15_START                          11:0 /* RW-VF */
#define LW_PRAMDAC_HDTV_VSEG_15_ENABLES                       28:16 /* RW-VF */
#define LW_PRAMDAC_INDIR_TMDS_PLL0                             0x00 /* RW-1R */
#define LW_PRAMDAC_INDIR_TMDS_PLL0_ICHPMP1                      0:0 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_PLL0_ICHPMP1_RESET                0x1 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_PLL0_ICHPMP2                      1:1 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_PLL0_ICHPMP2_RESET                0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_PLL0_ICHPMP3                      2:2 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_PLL0_ICHPMP3_RESET                0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_PLL0_FILTER                       5:3 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_PLL0_FILTER_RESET                 0x0 /* RWI-V */
// #define LW_PRAMDAC_INDIR_TMDS_PLL0_CONF                         6:6 /* RWIVF */
// #define LW_PRAMDAC_INDIR_TMDS_PLL0_CONF_RESET                   0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_PLL0_IOLWRRENT2                   7:7 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_PLL0_IOLWRRENT2_RESET             0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_PLL1                             0x01 /* RW-1R */
#define LW_PRAMDAC_INDIR_TMDS_PLL1_VCORES                       2:0 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_PLL1_VCORES_RESET                 0x7 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_PLL1_VCOCAP                       4:3 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_PLL1_VCOCAP_RESET                 0x3 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_PLL1_IOLWRRENT1                   5:5 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_PLL1_IOLWRRENT1_RESET             0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_PLL1_DIVIDER0                     6:6 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_PLL1_DIVIDER0_RESET               0x1 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_PLL1_RESISTORSEL                  7:7 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_PLL1_RESISTORSEL_RESET            0x1 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_PLL2                             0x02 /* RW-1R */
#define LW_PRAMDAC_INDIR_TMDS_PLL2_DIVIDER                      2:0 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_PLL2_DIVIDER_RESET                0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_PLL2_IOLWRRENT3                   3:3 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_PLL2_IOLWRRENT3_RESET             0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_PLL2_XMTRMODE                     4:4 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_PLL2_XMTRMODE_RESET               0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_PLL2_IOLWRRENT0                   5:5 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_PLL2_IOLWRRENT0_RESET             0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_PLL2_AUX3                         6:6 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_PLL2_AUX3_RESET                   0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_PLL2_VCORES3                      7:7 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_PLL2_VCORES3_RESET                0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_MODE                             0x04 /* RW-1R */
#define LW_PRAMDAC_INDIR_TMDS_MODE_LVDSMODE                     0:0 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_MODE_LVDSMODE_TMDS                0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_MODE_LVDSMODE_LVDS                0x1 /* RW--V */
#define LW_PRAMDAC_INDIR_TMDS_MODE_RESERVED                     2:2 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_MODE_RESERVED_DEFAULT             0x0 /* RWI-V */
// #define LW_PRAMDAC_INDIR_TMDS_MODE_DINSEL                       3:3 /* RWIVF */
// #define LW_PRAMDAC_INDIR_TMDS_MODE_DINSEL_NORMAL                0x0 /* RWI-V */
// #define LW_PRAMDAC_INDIR_TMDS_MODE_DINSEL_ALTERNATE             0x1 /* RW--V */
#define LW_PRAMDAC_INDIR_TMDS_MODE_SKEW_EN                      4:4 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_MODE_SKEW_EN_OFF                  0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_MODE_SKEW_EN_ON                   0x1 /* RW--V */
#define LW_PRAMDAC_INDIR_TMDS_MODE_SKEW_DLY0                    5:5 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_MODE_SKEW_DLY0_LOW                0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_MODE_SKEW_DLY0_HIGH               0x1 /* RW--V */
#define LW_PRAMDAC_INDIR_TMDS_MODE_OPEN                         6:6 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_MODE_OPEN_DEFAULT                 0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_MODE_LINKACT                      7:7 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_MODE_LINKACT_DISABLE              0x0 /* RW--V */
#define LW_PRAMDAC_INDIR_TMDS_MODE_LINKACT_ENABLE               0x1 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_MODE_LVDSMODE_RESET               0x0 /* RW--V */
#define LW_PRAMDAC_INDIR_TMDS_MODE_LINKACT_RESET                0x1 /* RW--V */
#define LW_PRAMDAC_INDIR_TMDS_LVDS                             0x05 /* RW-1R */
#define LW_PRAMDAC_INDIR_TMDS_LVDS_MODESWAPCTL                  0:0 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_LVDS_MODESWAPCTL_RESET            0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_LVDS_MODEHS                       1:1 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_LVDS_MODEHS_RESET                 0x1 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_LVDS_MODEVS                       2:2 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_LVDS_MODEVS_RESET                 0x1 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_LVDS_MODEDEN                      3:3 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_LVDS_MODEDEN_RESET                0x1 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_LVDS_MODEBALANCED                 4:4 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_LVDS_MODEBALANCED_RESET           0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_LVDS_MODE24B                      5:5 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_LVDS_MODE24B_RESET                0x1 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_LVDS_MODEUPPER                    6:6 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_LVDS_MODEUPPER_RESET              0x1 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_LVDS_OPEN                         7:7 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_LVDS_OPEN_DEFAULT                 0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_TRIG0                            0x06 /* RW-1R */
#define LW_PRAMDAC_INDIR_TMDS_TRIG0_VAL                         7:0 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_TRIG0_VAL_RESET                  0x00 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_TRIG1                            0x07 /* RW-1R */
#define LW_PRAMDAC_INDIR_TMDS_TRIG1_VAL                         7:0 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_TRIG1_VAL_RESET                  0x00 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_TRIG2                            0x08 /* RW-1R */
#define LW_PRAMDAC_INDIR_TMDS_TRIG2_VAL                         7:0 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_TRIG2_VAL_RESET                  0x00 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_VCRC0                            0x09 /* R--1R */
#define LW_PRAMDAC_INDIR_TMDS_VCRC0_VAL                         7:0 /* R--VF */
#define LW_PRAMDAC_INDIR_TMDS_VCRC1                            0x0a /* R--1R */
#define LW_PRAMDAC_INDIR_TMDS_VCRC1_VAL                         7:0 /* R--VF */
#define LW_PRAMDAC_INDIR_TMDS_VCRC2                            0x0b /* R--1R */
#define LW_PRAMDAC_INDIR_TMDS_VCRC2_VAL                         7:0 /* R--VF */
#define LW_PRAMDAC_INDIR_TMDS_VCRC3                            0x0c /* R--1R */
#define LW_PRAMDAC_INDIR_TMDS_VCRC3_VAL                         7:0 /* R--VF */
#define LW_PRAMDAC_INDIR_TMDS_VCRC4                            0x0d /* R--1R */
#define LW_PRAMDAC_INDIR_TMDS_VCRC4_VAL                         7:0 /* R--VF */
#define LW_PRAMDAC_INDIR_TMDS_VCRC5                            0x0e /* R--1R */
#define LW_PRAMDAC_INDIR_TMDS_VCRC5_VAL                         7:0 /* R--VF */
#define LW_PRAMDAC_INDIR_TMDS_IDATA0                           0x0f /* R--1R */
#define LW_PRAMDAC_INDIR_TMDS_IDATA0_VAL                        7:0 /* R--VF */
#define LW_PRAMDAC_INDIR_TMDS_IDATA1                           0x10 /* R--1R */
#define LW_PRAMDAC_INDIR_TMDS_IDATA1_VAL                        7:0 /* R--VF */
#define LW_PRAMDAC_INDIR_TMDS_IDATA2                           0x11 /* R--1R */
#define LW_PRAMDAC_INDIR_TMDS_IDATA2_VAL                        7:0 /* R--VF */
#define LW_PRAMDAC_INDIR_TMDS_IDATA3                           0x12 /* R--1R */
#define LW_PRAMDAC_INDIR_TMDS_IDATA3_VAL                        7:0 /* R--VF */
#define LW_PRAMDAC_INDIR_TMDS_EDATA0                           0x13 /* RW-1R */
#define LW_PRAMDAC_INDIR_TMDS_EDATA0_VAL                        7:0 /* RW-VF */
#define LW_PRAMDAC_INDIR_TMDS_EDATA1                           0x14 /* RW-1R */
#define LW_PRAMDAC_INDIR_TMDS_EDATA1_VAL                        7:0 /* RW-VF */
#define LW_PRAMDAC_INDIR_TMDS_EDATA2                           0x15 /* RW-1R */
#define LW_PRAMDAC_INDIR_TMDS_EDATA2_VAL                        7:0 /* RW-VF */
#define LW_PRAMDAC_INDIR_TMDS_EDATA3                           0x16 /* RW-1R */
#define LW_PRAMDAC_INDIR_TMDS_EDATA3_VAL                        7:0 /* RW-VF */
#define LW_PRAMDAC_INDIR_TMDS_EDATA4                           0x17 /* RW-1R */
#define LW_PRAMDAC_INDIR_TMDS_EDATA4_VAL                        7:0 /* RW-VF */
#define LW_PRAMDAC_INDIR_TMDS_CNTL0                            0x18 /* R--1R */
#define LW_PRAMDAC_INDIR_TMDS_CNTL0_VAL                         7:0 /* R--VF */
#define LW_PRAMDAC_INDIR_TMDS_CNTH0                            0x19 /* R--1R */
#define LW_PRAMDAC_INDIR_TMDS_CNTH0_VAL                         7:0 /* R--VF */
#define LW_PRAMDAC_INDIR_TMDS_CNTL1                            0x1a /* R--1R */
#define LW_PRAMDAC_INDIR_TMDS_CNTL1_VAL                         7:0 /* R--VF */
#define LW_PRAMDAC_INDIR_TMDS_CNTH1                            0x1b /* R--1R */
#define LW_PRAMDAC_INDIR_TMDS_CNTH1_VAL                         7:0 /* R--VF */
#define LW_PRAMDAC_INDIR_TMDS_CNTL2                            0x1c /* R--1R */
#define LW_PRAMDAC_INDIR_TMDS_CNTL2_VAL                         7:0 /* R--VF */
#define LW_PRAMDAC_INDIR_TMDS_CNTH2                            0x1d /* R--1R */
#define LW_PRAMDAC_INDIR_TMDS_CNTH2_VAL                         7:0 /* R--VF */
#define LW_PRAMDAC_INDIR_TMDS_CCRC0                            0x23 /* R--1R */
#define LW_PRAMDAC_INDIR_TMDS_CCRC0_VAL                         7:0 /* R--VF */
#define LW_PRAMDAC_INDIR_TMDS_CCRC1                            0x24 /* R--1R */
#define LW_PRAMDAC_INDIR_TMDS_CCRC1_VAL                         7:0 /* R--VF */
#define LW_PRAMDAC_INDIR_TMDS_CCRC2                            0x25 /* R--1R */
#define LW_PRAMDAC_INDIR_TMDS_CCRC2_VAL                         7:0 /* R--VF */
#define LW_PRAMDAC_INDIR_TMDS_CCRC3                            0x26 /* R--1R */
#define LW_PRAMDAC_INDIR_TMDS_CCRC3_VAL                         7:0 /* R--VF */
#define LW_PRAMDAC_INDIR_TMDS_CCRC4                            0x27 /* R--1R */
#define LW_PRAMDAC_INDIR_TMDS_CCRC4_VAL                         7:0 /* R--VF */
#define LW_PRAMDAC_INDIR_TMDS_CCRC5                            0x28 /* R--1R */
#define LW_PRAMDAC_INDIR_TMDS_CCRC5_VAL                         7:0 /* R--VF */
#define LW_PRAMDAC_INDIR_TMDS_ROTATE                           0x29 /* RW-1R */
#define LW_PRAMDAC_INDIR_TMDS_ROTATE_ROTCK                      3:0 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_ROTATE_ROTCK_RESET                0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_ROTATE_ROTDAT                     6:4 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_ROTATE_ROTDAT_RESET               0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_MODE2                            0x2a /* RW-1R */
#define LW_PRAMDAC_INDIR_TMDS_MODE2_DUP_SYNC                    0:0 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_MODE2_DUP_SYNC_RESET              0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_MODE2_NEW_MODE                    1:1 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_MODE2_NEW_MODE_RESET              0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_PWR                              0x2b /* RW-1R */
#define LW_PRAMDAC_INDIR_TMDS_PWR_SERIAL                        0:0 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_PWR_SERIAL_ON                     0x1 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_PWR_SERIAL_OFF                    0x0 /* RW--V */
#define LW_PRAMDAC_INDIR_TMDS_PWR_SERIAL_TEST                   1:1 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_PWR_SERIAL_TEST_ON                0x1 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_PWR_SERIAL_TEST_OFF               0x0 /* RW--V */
#define LW_PRAMDAC_INDIR_TMDS_PWR_OPEN                          6:2 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_PWR_OPEN_DEFAULT                 0x1F /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_CAPT_DELAY                       0x2c /* RW-1R */
#define LW_PRAMDAC_INDIR_TMDS_CAPT_DELAY_SLOAD                  2:0 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_CAPT_DELAY_SLOAD_CENTER           0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_CAPT_DELAY_TLOAD                  6:4 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_CAPT_DELAY_TLOAD_CENTER           0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_PLL3                             0x2e /* RW-1R */
#define LW_PRAMDAC_INDIR_TMDS_PLL3_ICHPMP0                      0:0 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_PLL3_ICHPMP0_RESET                0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_PLL3_ICHPMP4                      1:1 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_PLL3_ICHPMP4_RESET                0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_PLL3_FILTER3                      2:2 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_PLL3_FILTER3_RESET                0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_PLL3_FILTER4                      3:3 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_PLL3_FILTER4_RESET                0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_PLL3_VCOCAP2                      4:4 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_PLL3_VCOCAP2_RESET                0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_PLL3_VCORES4                      5:5 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_PLL3_VCORES4_RESET                0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_PLL3_OPEN                         6:6 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_PLL3_OPEN_DEFAULT                 0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_PLL3_PDDAT3                       7:7 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_PLL3_PDDAT3_RESET                 0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_PLL4                             0x2f /* RW-1R */
#define LW_PRAMDAC_INDIR_TMDS_PLL4_AUX0                         0:0 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_PLL4_AUX0_RESET                   0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_PLL4_SYNCTEST_SEL                 1:1 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_PLL4_SYNCTEST_SEL_RESET           0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_PLL4_IOGND                        2:2 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_PLL4_IOGND_RESET                  0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_PLL4_AUX3                         3:3 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_PLL4_AUX3_RESET                   0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_PLL4_AUX4                         4:4 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_PLL4_AUX4_RESET                   0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_PLL4_AUX5                         5:5 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_PLL4_AUX5_RESET                   0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_PLL4_AUX6                         6:6 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_PLL4_AUX6_RESET                   0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_PLL4_AUX7                         7:7 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_PLL4_AUX7_RESET                   0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL0                          0x30 /* RW-1R */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL0_ICHPMP0                   0:0 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL0_ICHPMP0_RESET             0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL0_ICHPMP1                   1:1 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL0_ICHPMP1_RESET             0x1 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL0_ICHPMP2                   2:2 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL0_ICHPMP2_RESET             0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL0_ICHPMP3                   3:3 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL0_ICHPMP3_RESET             0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL0_ICHPMP4                   4:4 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL0_ICHPMP4_RESET             0x0 /* RWI-V */
// #define LW_PRAMDAC_INDIR_TMDS_FE_PLL0_ICLKSEL                   5:5 /* RWIVF */
// #define LW_PRAMDAC_INDIR_TMDS_FE_PLL0_ICLKSEL_RESET             0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL0_FBACK_SEL                 6:6 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL0_FBACK_SEL_RESET           0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL0_VOLTSEL                   7:7 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL0_VOLTSEL_RESET             0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL1                          0x31 /* RW-1R */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL1_FILTER0                   0:0 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL1_FILTER0_RESET             0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL1_FILTER1                   1:1 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL1_FILTER1_RESET             0x1 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL1_FILTER2                   2:2 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL1_FILTER2_RESET             0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL1_FILTER3                   3:3 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL1_FILTER3_RESET             0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL1_FILTER4                   4:4 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL1_FILTER4_RESET             0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL1_VCOCAP                    7:5 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL1_VCOCAP_RESET              0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL2                          0x32 /* RW-1R */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL2_VCORES                    4:0 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL2_VCORES_RESET              0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL2_DIVIDER                   7:5 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL2_DIVIDER_RESET             0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL3                          0x33 /* RW-1R */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL3_DIVIDER3                  0:0 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL3_DIVIDER3_RESET            0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL3_AUX8                      1:1 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL3_AUX8_RESET                0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL3_AUX9                      2:2 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL3_AUX9_RESET                0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL3_AUX10                     3:3 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL3_AUX10_RESET               0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL3_AUX11                     4:4 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL3_AUX11_RESET               0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL3_AUX12                     5:5 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL3_AUX12_RESET               0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL3_AUX13                     6:6 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL3_AUX13_RESET               0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL3_AUX14                     7:7 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_FE_PLL3_AUX14_RESET               0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_DEBUG_CTL                        0x3a /* RW-1R */
#define LW_PRAMDAC_INDIR_TMDS_DEBUG_CTL_TEST_DATA               0:0 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_DEBUG_CTL_TEST_DATA_DISABLE       0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_DEBUG_CTL_TEST_DATA_ENABLE        0x1 /* RW--V */
#define LW_PRAMDAC_INDIR_TMDS_DEBUG_CTL_SELECT_LBD              1:1 /* RW--F */
#define LW_PRAMDAC_INDIR_TMDS_DEBUG_CTL_SELECT_LBD_DIGITAL      0x0 /* RW--V */
#define LW_PRAMDAC_INDIR_TMDS_DEBUG_CTL_SELECT_LBD_ANALOG       0x1 /* RW--V */
#define LW_PRAMDAC_INDIR_TMDS_DEBUG_CTL_OPEN                    6:2 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_DEBUG_CTL_OPEN_DEFAULT            0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_DEBUG_CTL_SYNC_LOAD_EN            7:7 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_DEBUG_CTL_SYNC_LOAD_EN_OFF        0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_DEBUG_CTL_SYNC_LOAD_EN_ON         0x1 /* RW--V */
#define LW_PRAMDAC_INDIR_TMDS_DEBUG_DATA0                      0x3b /* RW-1R */
#define LW_PRAMDAC_INDIR_TMDS_DEBUG_DATA0_VAL                   7:0 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_DEBUG_DATA0_VAL_RESET             0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_DEBUG_DATA1                      0x3c /* RW-1R */
#define LW_PRAMDAC_INDIR_TMDS_DEBUG_DATA1_VAL                   7:0 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_DEBUG_DATA1_VAL_RESET             0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_DEBUG_DATA2                      0x3d /* RW-1R */
#define LW_PRAMDAC_INDIR_TMDS_DEBUG_DATA2_VAL                   7:0 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_DEBUG_DATA2_VAL_RESET             0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_DEBUG_DATA3                      0x3e /* RW-1R */
#define LW_PRAMDAC_INDIR_TMDS_DEBUG_DATA3_VAL                   7:0 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_DEBUG_DATA3_VAL_RESET             0x0 /* RWI-V */
#define LW_PRAMDAC_INDIR_TMDS_DEBUG_DATA4                      0x3f /* RW-1R */
#define LW_PRAMDAC_INDIR_TMDS_DEBUG_DATA4_VAL                   7:0 /* RWIVF */
#define LW_PRAMDAC_INDIR_TMDS_DEBUG_DATA4_VAL_RESET             0x0 /* RWI-V */


#endif
