Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Feb 27 14:55:18 2025
| Host         : James running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MicroBlaze_wrapper_timing_summary_routed.rpt -pb MicroBlaze_wrapper_timing_summary_routed.pb -rpx MicroBlaze_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MicroBlaze_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                    1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  2           
TIMING-6   Critical Warning  No common primary clock between related clocks      3           
TIMING-7   Critical Warning  No common node between related clocks               3           
TIMING-17  Critical Warning  Non-clocked sequential cell                         1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-16  Warning           Large setup violation                               491         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: MicroBlaze_i/waveParser2_0/inst/resetsignal_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.337    -1229.375                    894                 6996        0.044        0.000                      0                 6996        1.100        0.000                       0                  2606  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
MicroBlaze_i/clk_wiz_0/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_MicroBlaze_clk_wiz_0_0    {0.000 31.250}       62.500          16.000          
  clkfbout_MicroBlaze_clk_wiz_0_0    {0.000 2.500}        5.000           200.000         
clk1Mhz                              {0.000 500.000}      1000.000        1.000           
clk_fpga_0                           {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MicroBlaze_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_MicroBlaze_clk_wiz_0_0         22.499        0.000                      0                  303        0.049        0.000                      0                  303       30.750        0.000                       0                   269  
  clkfbout_MicroBlaze_clk_wiz_0_0                                                                                                                                                      2.845        0.000                       0                     3  
clk1Mhz                                  990.798        0.000                      0                  970        0.062        0.000                      0                  970      499.500        0.000                       0                   298  
clk_fpga_0                                -3.337    -1223.353                    881                 5483        0.044        0.000                      0                 5483        1.520        0.000                       0                  2035  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk1Mhz                          clk_out1_MicroBlaze_clk_wiz_0_0       58.397        0.000                      0                    3        0.096        0.000                      0                    3  
clk_out1_MicroBlaze_clk_wiz_0_0  clk1Mhz                               25.953        0.000                      0                  240       30.776        0.000                      0                  240  
clk1Mhz                          clk_fpga_0                            -0.388      -10.617                     47                  162        1.117        0.000                      0                  162  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                           clkfbout_MicroBlaze_clk_wiz_0_0                                   
(none)                                                            clk_fpga_0                       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MicroBlaze_i/clk_wiz_0/inst/clk_in1
  To Clock:  MicroBlaze_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MicroBlaze_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       22.499ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.499ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.407ns  (logic 2.785ns (33.127%)  route 5.622ns (66.873%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 32.750 - 31.250 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.670     1.670    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X23Y48         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.456     2.126 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[3]/Q
                         net (fo=8, routed)           0.913     3.039    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[3]
    SLICE_X22Y48         LUT1 (Prop_lut1_I0_O)        0.124     3.163 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_2/O
                         net (fo=1, routed)           0.000     3.163    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_2_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.561 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.561    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.675 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     3.676    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.790 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.790    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.904 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.904    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.018 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.018    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.132 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.132    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.246 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.246    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.468 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           1.130     5.598    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[29]
    SLICE_X24Y55         LUT4 (Prop_lut4_I0_O)        0.299     5.897 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.676     6.573    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.697 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.962     7.659    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X24Y51         LUT4 (Prop_lut4_I0_O)        0.150     7.809 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.452     9.260    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I4_O)        0.328     9.588 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[2]_i_1/O
                         net (fo=2, routed)           0.489    10.077    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[2]_i_1_n_0
    SLICE_X21Y49         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.500    32.750    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X21Y49         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.004    32.754    
                         clock uncertainty           -0.089    32.666    
    SLICE_X21Y49         FDRE (Setup_fdre_C_D)       -0.090    32.576    MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]
  -------------------------------------------------------------------
                         required time                         32.576    
                         arrival time                         -10.077    
  -------------------------------------------------------------------
                         slack                                 22.499    

Slack (MET) :             22.614ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.327ns  (logic 2.785ns (33.446%)  route 5.542ns (66.554%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 32.750 - 31.250 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.670     1.670    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X23Y48         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.456     2.126 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[3]/Q
                         net (fo=8, routed)           0.913     3.039    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[3]
    SLICE_X22Y48         LUT1 (Prop_lut1_I0_O)        0.124     3.163 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_2/O
                         net (fo=1, routed)           0.000     3.163    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_2_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.561 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.561    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.675 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     3.676    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.790 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.790    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.904 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.904    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.018 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.018    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.132 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.132    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.246 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.246    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.468 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           1.130     5.598    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[29]
    SLICE_X24Y55         LUT4 (Prop_lut4_I0_O)        0.299     5.897 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.676     6.573    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.697 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.962     7.659    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X24Y51         LUT4 (Prop_lut4_I0_O)        0.150     7.809 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.442     9.250    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I2_O)        0.328     9.578 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[4]_i_1/O
                         net (fo=2, routed)           0.418     9.997    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[4]_i_1_n_0
    SLICE_X21Y49         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.500    32.750    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X21Y49         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.004    32.754    
                         clock uncertainty           -0.089    32.666    
    SLICE_X21Y49         FDRE (Setup_fdre_C_D)       -0.055    32.611    MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]
  -------------------------------------------------------------------
                         required time                         32.611    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                 22.614    

Slack (MET) :             22.684ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.249ns  (logic 2.785ns (33.763%)  route 5.464ns (66.237%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 32.751 - 31.250 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.670     1.670    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X23Y48         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.456     2.126 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[3]/Q
                         net (fo=8, routed)           0.913     3.039    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[3]
    SLICE_X22Y48         LUT1 (Prop_lut1_I0_O)        0.124     3.163 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_2/O
                         net (fo=1, routed)           0.000     3.163    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_2_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.561 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.561    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.675 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     3.676    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.790 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.790    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.904 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.904    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.018 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.018    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.132 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.132    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.246 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.246    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.468 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           1.130     5.598    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[29]
    SLICE_X24Y55         LUT4 (Prop_lut4_I0_O)        0.299     5.897 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.676     6.573    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.697 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.962     7.659    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X24Y51         LUT4 (Prop_lut4_I0_O)        0.150     7.809 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.442     9.250    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I2_O)        0.328     9.578 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[4]_i_1/O
                         net (fo=2, routed)           0.340     9.919    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[4]_i_1_n_0
    SLICE_X19Y49         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.501    32.751    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X19Y49         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.004    32.755    
                         clock uncertainty           -0.089    32.667    
    SLICE_X19Y49         FDRE (Setup_fdre_C_D)       -0.064    32.603    MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[4]
  -------------------------------------------------------------------
                         required time                         32.603    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                 22.684    

Slack (MET) :             22.714ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.259ns  (logic 2.785ns (33.723%)  route 5.474ns (66.277%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 32.750 - 31.250 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.670     1.670    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X23Y48         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.456     2.126 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[3]/Q
                         net (fo=8, routed)           0.913     3.039    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[3]
    SLICE_X22Y48         LUT1 (Prop_lut1_I0_O)        0.124     3.163 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_2/O
                         net (fo=1, routed)           0.000     3.163    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_2_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.561 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.561    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.675 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     3.676    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.790 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.790    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.904 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.904    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.018 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.018    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.132 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.132    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.246 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.246    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.468 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           1.130     5.598    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[29]
    SLICE_X24Y55         LUT4 (Prop_lut4_I0_O)        0.299     5.897 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.676     6.573    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.697 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.962     7.659    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X24Y51         LUT4 (Prop_lut4_I0_O)        0.150     7.809 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.452     9.260    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I4_O)        0.328     9.588 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[2]_i_1/O
                         net (fo=2, routed)           0.340     9.929    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[2]_i_1_n_0
    SLICE_X20Y49         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.500    32.750    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X20Y49         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.004    32.754    
                         clock uncertainty           -0.089    32.666    
    SLICE_X20Y49         FDRE (Setup_fdre_C_D)       -0.023    32.643    MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[2]
  -------------------------------------------------------------------
                         required time                         32.643    
                         arrival time                          -9.929    
  -------------------------------------------------------------------
                         slack                                 22.714    

Slack (MET) :             22.857ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.115ns  (logic 2.785ns (34.317%)  route 5.330ns (65.683%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 32.750 - 31.250 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.670     1.670    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X23Y48         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.456     2.126 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[3]/Q
                         net (fo=8, routed)           0.913     3.039    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[3]
    SLICE_X22Y48         LUT1 (Prop_lut1_I0_O)        0.124     3.163 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_2/O
                         net (fo=1, routed)           0.000     3.163    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_2_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.561 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.561    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.675 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     3.676    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.790 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.790    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.904 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.904    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.018 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.018    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.132 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.132    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.246 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.246    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.468 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           1.130     5.598    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[29]
    SLICE_X24Y55         LUT4 (Prop_lut4_I0_O)        0.299     5.897 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.676     6.573    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.697 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.962     7.659    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X24Y51         LUT4 (Prop_lut4_I0_O)        0.150     7.809 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.920     8.729    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I2_O)        0.328     9.057 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[6]_i_1/O
                         net (fo=2, routed)           0.729     9.785    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[6]_i_1_n_0
    SLICE_X20Y49         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.500    32.750    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X20Y49         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.004    32.754    
                         clock uncertainty           -0.089    32.666    
    SLICE_X20Y49         FDRE (Setup_fdre_C_D)       -0.023    32.643    MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[6]
  -------------------------------------------------------------------
                         required time                         32.643    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                 22.857    

Slack (MET) :             22.881ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.089ns  (logic 2.785ns (34.428%)  route 5.304ns (65.572%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 32.750 - 31.250 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.670     1.670    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X23Y48         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.456     2.126 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[3]/Q
                         net (fo=8, routed)           0.913     3.039    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[3]
    SLICE_X22Y48         LUT1 (Prop_lut1_I0_O)        0.124     3.163 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_2/O
                         net (fo=1, routed)           0.000     3.163    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_2_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.561 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.561    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.675 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     3.676    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.790 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.790    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.904 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.904    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.018 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.018    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.132 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.132    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.246 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.246    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.468 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           1.130     5.598    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[29]
    SLICE_X24Y55         LUT4 (Prop_lut4_I0_O)        0.299     5.897 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.676     6.573    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.697 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.962     7.659    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X24Y51         LUT4 (Prop_lut4_I0_O)        0.150     7.809 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.062     8.870    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I2_O)        0.328     9.198 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_1/O
                         net (fo=2, routed)           0.561     9.759    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_1_n_0
    SLICE_X20Y48         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.500    32.750    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X20Y48         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.004    32.754    
                         clock uncertainty           -0.089    32.666    
    SLICE_X20Y48         FDRE (Setup_fdre_C_D)       -0.026    32.640    MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[7]
  -------------------------------------------------------------------
                         required time                         32.640    
                         arrival time                          -9.759    
  -------------------------------------------------------------------
                         slack                                 22.881    

Slack (MET) :             22.964ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.992ns  (logic 2.555ns (31.969%)  route 5.437ns (68.031%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 32.750 - 31.250 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.670     1.670    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X23Y48         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.456     2.126 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[3]/Q
                         net (fo=8, routed)           0.913     3.039    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[3]
    SLICE_X22Y48         LUT1 (Prop_lut1_I0_O)        0.124     3.163 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_2/O
                         net (fo=1, routed)           0.000     3.163    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_2_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.561 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.561    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.675 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     3.676    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.790 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.790    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.904 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.904    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.018 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.018    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.132 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.132    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.246 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.246    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.468 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           1.130     5.598    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[29]
    SLICE_X24Y55         LUT4 (Prop_lut4_I0_O)        0.299     5.897 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.676     6.573    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.697 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.962     7.659    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X24Y51         LUT3 (Prop_lut3_I2_O)        0.124     7.783 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_5/O
                         net (fo=4, routed)           1.365     9.147    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_5_n_0
    SLICE_X20Y48         LUT5 (Prop_lut5_I3_O)        0.124     9.271 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[9]_i_1/O
                         net (fo=2, routed)           0.391     9.662    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[9]_i_1_n_0
    SLICE_X20Y48         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.500    32.750    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X20Y48         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.004    32.754    
                         clock uncertainty           -0.089    32.666    
    SLICE_X20Y48         FDRE (Setup_fdre_C_D)       -0.040    32.626    MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[9]
  -------------------------------------------------------------------
                         required time                         32.626    
                         arrival time                          -9.662    
  -------------------------------------------------------------------
                         slack                                 22.964    

Slack (MET) :             23.013ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.943ns  (logic 2.555ns (32.168%)  route 5.388ns (67.832%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 32.750 - 31.250 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.670     1.670    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X23Y48         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.456     2.126 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[3]/Q
                         net (fo=8, routed)           0.913     3.039    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[3]
    SLICE_X22Y48         LUT1 (Prop_lut1_I0_O)        0.124     3.163 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_2/O
                         net (fo=1, routed)           0.000     3.163    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_2_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.561 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.561    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.675 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     3.676    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.790 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.790    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.904 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.904    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.018 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.018    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.132 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.132    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.246 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.246    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.468 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           1.130     5.598    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[29]
    SLICE_X24Y55         LUT4 (Prop_lut4_I0_O)        0.299     5.897 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.676     6.573    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.697 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.962     7.659    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X24Y51         LUT3 (Prop_lut3_I2_O)        0.124     7.783 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_5/O
                         net (fo=4, routed)           1.365     9.147    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_5_n_0
    SLICE_X20Y48         LUT5 (Prop_lut5_I3_O)        0.124     9.271 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[9]_i_1/O
                         net (fo=2, routed)           0.341     9.613    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[9]_i_1_n_0
    SLICE_X21Y49         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.500    32.750    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X21Y49         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.004    32.754    
                         clock uncertainty           -0.089    32.666    
    SLICE_X21Y49         FDRE (Setup_fdre_C_D)       -0.040    32.626    MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[9]
  -------------------------------------------------------------------
                         required time                         32.626    
                         arrival time                          -9.613    
  -------------------------------------------------------------------
                         slack                                 23.013    

Slack (MET) :             23.048ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.055ns  (logic 2.905ns (36.064%)  route 5.150ns (63.936%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 32.736 - 31.250 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.660     1.660    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X34Y28         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.518     2.178 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[0]/Q
                         net (fo=16, routed)          1.172     3.350    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[0]
    SLICE_X35Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.930 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.930    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.044 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.044    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.158 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.158    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.272 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.272    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.386 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.386    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.500 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.500    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.614 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.614    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.836 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           0.808     5.644    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[29]
    SLICE_X33Y35         LUT4 (Prop_lut4_I0_O)        0.299     5.943 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.405     6.348    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14_n_0
    SLICE_X33Y34         LUT6 (Prop_lut6_I0_O)        0.124     6.472 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.944     7.417    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10_n_0
    SLICE_X33Y30         LUT4 (Prop_lut4_I0_O)        0.152     7.569 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.490     9.058    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X34Y26         LUT6 (Prop_lut6_I2_O)        0.326     9.384 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_1/O
                         net (fo=2, routed)           0.331     9.715    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_1_n_0
    SLICE_X34Y27         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.486    32.736    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X34Y27         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.139    32.875    
                         clock uncertainty           -0.089    32.786    
    SLICE_X34Y27         FDRE (Setup_fdre_C_D)       -0.023    32.763    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[7]
  -------------------------------------------------------------------
                         required time                         32.763    
                         arrival time                          -9.715    
  -------------------------------------------------------------------
                         slack                                 23.048    

Slack (MET) :             23.053ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.878ns  (logic 2.785ns (35.350%)  route 5.093ns (64.650%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 32.740 - 31.250 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.670     1.670    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X23Y48         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.456     2.126 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[3]/Q
                         net (fo=8, routed)           0.913     3.039    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[3]
    SLICE_X22Y48         LUT1 (Prop_lut1_I0_O)        0.124     3.163 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_2/O
                         net (fo=1, routed)           0.000     3.163    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_2_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.561 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.561    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.675 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     3.676    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.790 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.790    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.904 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.904    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.018 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.018    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.132 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.132    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.246 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.246    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.468 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           1.130     5.598    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[29]
    SLICE_X24Y55         LUT4 (Prop_lut4_I0_O)        0.299     5.897 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.676     6.573    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.697 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.962     7.659    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X24Y51         LUT4 (Prop_lut4_I0_O)        0.150     7.809 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.892     8.701    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2_n_0
    SLICE_X21Y50         LUT6 (Prop_lut6_I4_O)        0.328     9.029 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[1]_i_1/O
                         net (fo=2, routed)           0.519     9.548    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[1]_i_1_n_0
    SLICE_X20Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.490    32.740    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X20Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.010    32.730    
                         clock uncertainty           -0.089    32.641    
    SLICE_X20Y50         FDRE (Setup_fdre_C_D)       -0.040    32.601    MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]
  -------------------------------------------------------------------
                         required time                         32.601    
                         arrival time                          -9.548    
  -------------------------------------------------------------------
                         slack                                 23.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_0/inst/clkCounter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/clkCounter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.342ns (81.063%)  route 0.080ns (18.937%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564     0.564    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X31Y49         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[17]/Q
                         net (fo=5, routed)           0.079     0.784    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[17]
    SLICE_X31Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.931 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.931    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[16]_i_1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.985 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.985    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[20]_i_1_n_7
    SLICE_X31Y50         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.831     0.831    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X31Y50         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[20]/C
                         clock pessimism              0.000     0.831    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     0.936    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_0/inst/clkCounter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/clkCounter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.353ns (81.544%)  route 0.080ns (18.456%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564     0.564    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X31Y49         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[17]/Q
                         net (fo=5, routed)           0.079     0.784    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[17]
    SLICE_X31Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.931 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.931    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[16]_i_1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.996 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.996    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[20]_i_1_n_5
    SLICE_X31Y50         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.831     0.831    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X31Y50         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[22]/C
                         clock pessimism              0.000     0.831    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     0.936    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.342ns (78.628%)  route 0.093ns (21.372%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.561     0.561    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X23Y49         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[5]/Q
                         net (fo=5, routed)           0.092     0.794    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[5]
    SLICE_X23Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.941 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.942    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]_i_1_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.996 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.996    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[8]_i_1_n_7
    SLICE_X23Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.828     0.828    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X23Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[8]/C
                         clock pessimism              0.000     0.828    
    SLICE_X23Y50         FDRE (Hold_fdre_C_D)         0.105     0.933    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_1/inst/clkCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/clkCounter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.347ns (79.273%)  route 0.091ns (20.727%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564     0.564    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X27Y48         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[7]/Q
                         net (fo=5, routed)           0.090     0.795    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[7]
    SLICE_X27Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.908 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.908    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[4]_i_1_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.947 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.947    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[8]_i_1_n_0
    SLICE_X27Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.001 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.001    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[12]_i_1_n_7
    SLICE_X27Y50         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.831     0.831    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X27Y50         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[12]/C
                         clock pessimism              0.000     0.831    
    SLICE_X27Y50         FDRE (Hold_fdre_C_D)         0.105     0.936    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_2/inst/clkCounter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/clkCounter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.367ns (78.280%)  route 0.102ns (21.720%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.591     0.591    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X38Y49         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     0.755 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[21]/Q
                         net (fo=5, routed)           0.101     0.856    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[21]
    SLICE_X38Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.006 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.006    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[20]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.059 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.059    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[24]_i_1_n_7
    SLICE_X38Y50         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.859     0.859    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X38Y50         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[24]/C
                         clock pessimism              0.000     0.859    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     0.993    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.353ns (79.155%)  route 0.093ns (20.845%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.561     0.561    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X23Y49         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[5]/Q
                         net (fo=5, routed)           0.092     0.794    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[5]
    SLICE_X23Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.941 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.942    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]_i_1_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.007 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.007    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[8]_i_1_n_5
    SLICE_X23Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.828     0.828    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X23Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[10]/C
                         clock pessimism              0.000     0.828    
    SLICE_X23Y50         FDRE (Hold_fdre_C_D)         0.105     0.933    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_1/inst/clkCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/clkCounter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.358ns (79.781%)  route 0.091ns (20.219%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564     0.564    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X27Y48         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[7]/Q
                         net (fo=5, routed)           0.090     0.795    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[7]
    SLICE_X27Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.908 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.908    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[4]_i_1_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.947 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.947    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[8]_i_1_n_0
    SLICE_X27Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.012 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.012    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[12]_i_1_n_5
    SLICE_X27Y50         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.831     0.831    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X27Y50         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[14]/C
                         clock pessimism              0.000     0.831    
    SLICE_X27Y50         FDRE (Hold_fdre_C_D)         0.105     0.936    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_2/inst/clkCounter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/clkCounter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.380ns (78.866%)  route 0.102ns (21.134%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.591     0.591    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X38Y49         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     0.755 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[21]/Q
                         net (fo=5, routed)           0.101     0.856    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[21]
    SLICE_X38Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.006 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.006    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[20]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.072 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.072    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[24]_i_1_n_5
    SLICE_X38Y50         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.859     0.859    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X38Y50         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[26]/C
                         clock pessimism              0.000     0.859    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     0.993    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_0/inst/clkCounter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/clkCounter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.378ns (82.552%)  route 0.080ns (17.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564     0.564    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X31Y49         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[17]/Q
                         net (fo=5, routed)           0.079     0.784    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[17]
    SLICE_X31Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.931 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.931    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[16]_i_1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.021 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.021    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[20]_i_1_n_6
    SLICE_X31Y50         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.831     0.831    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X31Y50         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[21]/C
                         clock pessimism              0.000     0.831    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     0.936    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_0/inst/clkCounter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/clkCounter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.378ns (82.552%)  route 0.080ns (17.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564     0.564    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X31Y49         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[17]/Q
                         net (fo=5, routed)           0.079     0.784    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[17]
    SLICE_X31Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.931 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.931    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[16]_i_1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.021 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.021    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[20]_i_1_n_4
    SLICE_X31Y50         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.831     0.831    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X31Y50         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[23]/C
                         clock pessimism              0.000     0.831    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     0.936    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MicroBlaze_clk_wiz_0_0
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         62.500      60.345     BUFGCTRL_X0Y2    MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         62.500      61.251     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X33Y26     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X35Y26     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X34Y27     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X34Y27     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X33Y26     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X33Y26     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X34Y27     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X33Y28     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.500      150.860    MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X33Y26     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X33Y26     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X35Y26     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X35Y26     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X34Y27     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X34Y27     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X34Y27     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X34Y27     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X33Y26     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X33Y26     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X33Y26     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X33Y26     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X35Y26     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X35Y26     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X34Y27     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X34Y27     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X34Y27     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X34Y27     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X33Y26     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X33Y26     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MicroBlaze_clk_wiz_0_0
  To Clock:  clkfbout_MicroBlaze_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MicroBlaze_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         5.000       2.845      BUFGCTRL_X0Y3    MicroBlaze_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk1Mhz

Setup :            0  Failing Endpoints,  Worst Slack      990.798ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             990.798ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/wave2Address_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        8.583ns  (logic 2.191ns (25.528%)  route 6.392ns (74.472%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 1501.501 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.681ns = ( 501.681 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         1.681   501.681    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X13Y5          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDRE (Prop_fdre_C_Q)         0.459   502.140 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[11]/Q
                         net (fo=16, routed)          1.484   503.624    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[11]
    SLICE_X18Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   504.131 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.131    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.245 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000   504.245    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.359 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000   504.359    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.473 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000   504.473    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.587 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000   504.587    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_20_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   504.809 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_37/O[0]
                         net (fo=1, routed)           1.109   505.918    MicroBlaze_i/waveParser_0/inst/wave2Address4[30]
    SLICE_X17Y7          LUT4 (Prop_lut4_I0_O)        0.299   506.217 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_21/O
                         net (fo=1, routed)           0.433   506.650    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_21_n_0
    SLICE_X17Y7          LUT6 (Prop_lut6_I4_O)        0.124   506.774 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6/O
                         net (fo=1, routed)           0.774   507.548    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6_n_0
    SLICE_X17Y5          LUT6 (Prop_lut6_I3_O)        0.124   507.672 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1/O
                         net (fo=22, routed)          2.592   510.264    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1_n_0
    SLICE_X6Y14          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         1.501  1501.501    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X6Y14          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.115  1501.616    
                         clock uncertainty           -0.035  1501.581    
    SLICE_X6Y14          FDRE (Setup_fdre_C_R)       -0.519  1501.062    MicroBlaze_i/waveParser_0/inst/wave2Address_reg[10]
  -------------------------------------------------------------------
                         required time                       1501.062    
                         arrival time                        -510.264    
  -------------------------------------------------------------------
                         slack                                990.798    

Slack (MET) :             990.798ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/wave2Address_reg[11]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        8.583ns  (logic 2.191ns (25.528%)  route 6.392ns (74.472%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 1501.501 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.681ns = ( 501.681 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         1.681   501.681    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X13Y5          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDRE (Prop_fdre_C_Q)         0.459   502.140 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[11]/Q
                         net (fo=16, routed)          1.484   503.624    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[11]
    SLICE_X18Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   504.131 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.131    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.245 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000   504.245    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.359 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000   504.359    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.473 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000   504.473    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.587 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000   504.587    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_20_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   504.809 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_37/O[0]
                         net (fo=1, routed)           1.109   505.918    MicroBlaze_i/waveParser_0/inst/wave2Address4[30]
    SLICE_X17Y7          LUT4 (Prop_lut4_I0_O)        0.299   506.217 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_21/O
                         net (fo=1, routed)           0.433   506.650    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_21_n_0
    SLICE_X17Y7          LUT6 (Prop_lut6_I4_O)        0.124   506.774 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6/O
                         net (fo=1, routed)           0.774   507.548    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6_n_0
    SLICE_X17Y5          LUT6 (Prop_lut6_I3_O)        0.124   507.672 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1/O
                         net (fo=22, routed)          2.592   510.264    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1_n_0
    SLICE_X6Y14          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         1.501  1501.501    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X6Y14          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.115  1501.616    
                         clock uncertainty           -0.035  1501.581    
    SLICE_X6Y14          FDSE (Setup_fdse_C_S)       -0.519  1501.062    MicroBlaze_i/waveParser_0/inst/wave2Address_reg[11]
  -------------------------------------------------------------------
                         required time                       1501.062    
                         arrival time                        -510.264    
  -------------------------------------------------------------------
                         slack                                990.798    

Slack (MET) :             991.027ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/wave2Address_reg[6]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        8.353ns  (logic 2.191ns (26.229%)  route 6.162ns (73.771%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 1501.501 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.681ns = ( 501.681 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         1.681   501.681    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X13Y5          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDRE (Prop_fdre_C_Q)         0.459   502.140 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[11]/Q
                         net (fo=16, routed)          1.484   503.624    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[11]
    SLICE_X18Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   504.131 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.131    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.245 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000   504.245    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.359 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000   504.359    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.473 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000   504.473    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.587 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000   504.587    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_20_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   504.809 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_37/O[0]
                         net (fo=1, routed)           1.109   505.918    MicroBlaze_i/waveParser_0/inst/wave2Address4[30]
    SLICE_X17Y7          LUT4 (Prop_lut4_I0_O)        0.299   506.217 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_21/O
                         net (fo=1, routed)           0.433   506.650    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_21_n_0
    SLICE_X17Y7          LUT6 (Prop_lut6_I4_O)        0.124   506.774 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6/O
                         net (fo=1, routed)           0.774   507.548    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6_n_0
    SLICE_X17Y5          LUT6 (Prop_lut6_I3_O)        0.124   507.672 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1/O
                         net (fo=22, routed)          2.363   510.034    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1_n_0
    SLICE_X6Y13          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         1.501  1501.501    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X6Y13          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.115  1501.616    
                         clock uncertainty           -0.035  1501.581    
    SLICE_X6Y13          FDSE (Setup_fdse_C_S)       -0.519  1501.062    MicroBlaze_i/waveParser_0/inst/wave2Address_reg[6]
  -------------------------------------------------------------------
                         required time                       1501.062    
                         arrival time                        -510.034    
  -------------------------------------------------------------------
                         slack                                991.027    

Slack (MET) :             991.027ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/wave2Address_reg[7]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        8.353ns  (logic 2.191ns (26.229%)  route 6.162ns (73.771%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 1501.501 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.681ns = ( 501.681 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         1.681   501.681    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X13Y5          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDRE (Prop_fdre_C_Q)         0.459   502.140 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[11]/Q
                         net (fo=16, routed)          1.484   503.624    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[11]
    SLICE_X18Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   504.131 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.131    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.245 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000   504.245    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.359 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000   504.359    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.473 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000   504.473    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.587 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000   504.587    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_20_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   504.809 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_37/O[0]
                         net (fo=1, routed)           1.109   505.918    MicroBlaze_i/waveParser_0/inst/wave2Address4[30]
    SLICE_X17Y7          LUT4 (Prop_lut4_I0_O)        0.299   506.217 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_21/O
                         net (fo=1, routed)           0.433   506.650    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_21_n_0
    SLICE_X17Y7          LUT6 (Prop_lut6_I4_O)        0.124   506.774 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6/O
                         net (fo=1, routed)           0.774   507.548    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6_n_0
    SLICE_X17Y5          LUT6 (Prop_lut6_I3_O)        0.124   507.672 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1/O
                         net (fo=22, routed)          2.363   510.034    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1_n_0
    SLICE_X6Y13          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         1.501  1501.501    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X6Y13          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.115  1501.616    
                         clock uncertainty           -0.035  1501.581    
    SLICE_X6Y13          FDSE (Setup_fdse_C_S)       -0.519  1501.062    MicroBlaze_i/waveParser_0/inst/wave2Address_reg[7]
  -------------------------------------------------------------------
                         required time                       1501.062    
                         arrival time                        -510.034    
  -------------------------------------------------------------------
                         slack                                991.027    

Slack (MET) :             991.027ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/wave2Address_reg[8]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        8.353ns  (logic 2.191ns (26.229%)  route 6.162ns (73.771%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 1501.501 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.681ns = ( 501.681 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         1.681   501.681    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X13Y5          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDRE (Prop_fdre_C_Q)         0.459   502.140 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[11]/Q
                         net (fo=16, routed)          1.484   503.624    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[11]
    SLICE_X18Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   504.131 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.131    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.245 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000   504.245    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.359 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000   504.359    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.473 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000   504.473    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.587 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000   504.587    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_20_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   504.809 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_37/O[0]
                         net (fo=1, routed)           1.109   505.918    MicroBlaze_i/waveParser_0/inst/wave2Address4[30]
    SLICE_X17Y7          LUT4 (Prop_lut4_I0_O)        0.299   506.217 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_21/O
                         net (fo=1, routed)           0.433   506.650    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_21_n_0
    SLICE_X17Y7          LUT6 (Prop_lut6_I4_O)        0.124   506.774 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6/O
                         net (fo=1, routed)           0.774   507.548    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6_n_0
    SLICE_X17Y5          LUT6 (Prop_lut6_I3_O)        0.124   507.672 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1/O
                         net (fo=22, routed)          2.363   510.034    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1_n_0
    SLICE_X6Y13          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         1.501  1501.501    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X6Y13          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.115  1501.616    
                         clock uncertainty           -0.035  1501.581    
    SLICE_X6Y13          FDSE (Setup_fdse_C_S)       -0.519  1501.062    MicroBlaze_i/waveParser_0/inst/wave2Address_reg[8]
  -------------------------------------------------------------------
                         required time                       1501.062    
                         arrival time                        -510.034    
  -------------------------------------------------------------------
                         slack                                991.027    

Slack (MET) :             991.027ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/wave2Address_reg[9]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        8.353ns  (logic 2.191ns (26.229%)  route 6.162ns (73.771%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 1501.501 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.681ns = ( 501.681 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         1.681   501.681    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X13Y5          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDRE (Prop_fdre_C_Q)         0.459   502.140 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[11]/Q
                         net (fo=16, routed)          1.484   503.624    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[11]
    SLICE_X18Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   504.131 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.131    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.245 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000   504.245    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.359 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000   504.359    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.473 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000   504.473    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.587 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000   504.587    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_20_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   504.809 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_37/O[0]
                         net (fo=1, routed)           1.109   505.918    MicroBlaze_i/waveParser_0/inst/wave2Address4[30]
    SLICE_X17Y7          LUT4 (Prop_lut4_I0_O)        0.299   506.217 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_21/O
                         net (fo=1, routed)           0.433   506.650    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_21_n_0
    SLICE_X17Y7          LUT6 (Prop_lut6_I4_O)        0.124   506.774 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6/O
                         net (fo=1, routed)           0.774   507.548    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6_n_0
    SLICE_X17Y5          LUT6 (Prop_lut6_I3_O)        0.124   507.672 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1/O
                         net (fo=22, routed)          2.363   510.034    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1_n_0
    SLICE_X6Y13          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         1.501  1501.501    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X6Y13          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.115  1501.616    
                         clock uncertainty           -0.035  1501.581    
    SLICE_X6Y13          FDRE (Setup_fdre_C_R)       -0.519  1501.062    MicroBlaze_i/waveParser_0/inst/wave2Address_reg[9]
  -------------------------------------------------------------------
                         required time                       1501.062    
                         arrival time                        -510.034    
  -------------------------------------------------------------------
                         slack                                991.027    

Slack (MET) :             991.328ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/wave2Address_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        8.054ns  (logic 2.191ns (27.204%)  route 5.863ns (72.795%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 1501.502 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.681ns = ( 501.681 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         1.681   501.681    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X13Y5          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDRE (Prop_fdre_C_Q)         0.459   502.140 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[11]/Q
                         net (fo=16, routed)          1.484   503.624    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[11]
    SLICE_X18Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   504.131 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.131    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.245 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000   504.245    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.359 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000   504.359    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.473 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000   504.473    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.587 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000   504.587    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_20_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   504.809 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_37/O[0]
                         net (fo=1, routed)           1.109   505.918    MicroBlaze_i/waveParser_0/inst/wave2Address4[30]
    SLICE_X17Y7          LUT4 (Prop_lut4_I0_O)        0.299   506.217 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_21/O
                         net (fo=1, routed)           0.433   506.650    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_21_n_0
    SLICE_X17Y7          LUT6 (Prop_lut6_I4_O)        0.124   506.774 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6/O
                         net (fo=1, routed)           0.774   507.548    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6_n_0
    SLICE_X17Y5          LUT6 (Prop_lut6_I3_O)        0.124   507.672 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1/O
                         net (fo=22, routed)          2.063   509.735    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1_n_0
    SLICE_X6Y12          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         1.502  1501.502    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X6Y12          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.115  1501.617    
                         clock uncertainty           -0.035  1501.582    
    SLICE_X6Y12          FDRE (Setup_fdre_C_R)       -0.519  1501.063    MicroBlaze_i/waveParser_0/inst/wave2Address_reg[3]
  -------------------------------------------------------------------
                         required time                       1501.063    
                         arrival time                        -509.735    
  -------------------------------------------------------------------
                         slack                                991.328    

Slack (MET) :             991.328ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/wave2Address_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        8.054ns  (logic 2.191ns (27.204%)  route 5.863ns (72.795%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 1501.502 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.681ns = ( 501.681 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         1.681   501.681    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X13Y5          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDRE (Prop_fdre_C_Q)         0.459   502.140 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[11]/Q
                         net (fo=16, routed)          1.484   503.624    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[11]
    SLICE_X18Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   504.131 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.131    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.245 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000   504.245    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.359 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000   504.359    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.473 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000   504.473    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.587 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000   504.587    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_20_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   504.809 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_37/O[0]
                         net (fo=1, routed)           1.109   505.918    MicroBlaze_i/waveParser_0/inst/wave2Address4[30]
    SLICE_X17Y7          LUT4 (Prop_lut4_I0_O)        0.299   506.217 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_21/O
                         net (fo=1, routed)           0.433   506.650    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_21_n_0
    SLICE_X17Y7          LUT6 (Prop_lut6_I4_O)        0.124   506.774 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6/O
                         net (fo=1, routed)           0.774   507.548    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6_n_0
    SLICE_X17Y5          LUT6 (Prop_lut6_I3_O)        0.124   507.672 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1/O
                         net (fo=22, routed)          2.063   509.735    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1_n_0
    SLICE_X6Y12          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         1.502  1501.502    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X6Y12          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.115  1501.617    
                         clock uncertainty           -0.035  1501.582    
    SLICE_X6Y12          FDRE (Setup_fdre_C_R)       -0.519  1501.063    MicroBlaze_i/waveParser_0/inst/wave2Address_reg[4]
  -------------------------------------------------------------------
                         required time                       1501.063    
                         arrival time                        -509.735    
  -------------------------------------------------------------------
                         slack                                991.328    

Slack (MET) :             991.328ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/wave2Address_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        8.054ns  (logic 2.191ns (27.204%)  route 5.863ns (72.795%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 1501.502 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.681ns = ( 501.681 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         1.681   501.681    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X13Y5          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDRE (Prop_fdre_C_Q)         0.459   502.140 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[11]/Q
                         net (fo=16, routed)          1.484   503.624    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[11]
    SLICE_X18Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   504.131 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.131    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.245 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000   504.245    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.359 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000   504.359    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.473 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000   504.473    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.587 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000   504.587    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_20_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   504.809 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_37/O[0]
                         net (fo=1, routed)           1.109   505.918    MicroBlaze_i/waveParser_0/inst/wave2Address4[30]
    SLICE_X17Y7          LUT4 (Prop_lut4_I0_O)        0.299   506.217 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_21/O
                         net (fo=1, routed)           0.433   506.650    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_21_n_0
    SLICE_X17Y7          LUT6 (Prop_lut6_I4_O)        0.124   506.774 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6/O
                         net (fo=1, routed)           0.774   507.548    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6_n_0
    SLICE_X17Y5          LUT6 (Prop_lut6_I3_O)        0.124   507.672 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1/O
                         net (fo=22, routed)          2.063   509.735    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1_n_0
    SLICE_X6Y12          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         1.502  1501.502    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X6Y12          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.115  1501.617    
                         clock uncertainty           -0.035  1501.582    
    SLICE_X6Y12          FDRE (Setup_fdre_C_R)       -0.519  1501.063    MicroBlaze_i/waveParser_0/inst/wave2Address_reg[5]
  -------------------------------------------------------------------
                         required time                       1501.063    
                         arrival time                        -509.735    
  -------------------------------------------------------------------
                         slack                                991.328    

Slack (MET) :             991.884ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/wave2Address_reg[2]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        7.593ns  (logic 2.191ns (28.856%)  route 5.402ns (71.144%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 1501.504 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.681ns = ( 501.681 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         1.681   501.681    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X13Y5          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDRE (Prop_fdre_C_Q)         0.459   502.140 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[11]/Q
                         net (fo=16, routed)          1.484   503.624    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[11]
    SLICE_X18Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   504.131 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.131    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.245 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000   504.245    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.359 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000   504.359    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.473 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000   504.473    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.587 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000   504.587    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_20_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   504.809 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_37/O[0]
                         net (fo=1, routed)           1.109   505.918    MicroBlaze_i/waveParser_0/inst/wave2Address4[30]
    SLICE_X17Y7          LUT4 (Prop_lut4_I0_O)        0.299   506.217 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_21/O
                         net (fo=1, routed)           0.433   506.650    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_21_n_0
    SLICE_X17Y7          LUT6 (Prop_lut6_I4_O)        0.124   506.774 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6/O
                         net (fo=1, routed)           0.774   507.548    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6_n_0
    SLICE_X17Y5          LUT6 (Prop_lut6_I3_O)        0.124   507.672 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1/O
                         net (fo=22, routed)          1.602   509.274    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1_n_0
    SLICE_X7Y10          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         1.504  1501.504    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X7Y10          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.115  1501.619    
                         clock uncertainty           -0.035  1501.584    
    SLICE_X7Y10          FDSE (Setup_fdse_C_S)       -0.426  1501.158    MicroBlaze_i/waveParser_0/inst/wave2Address_reg[2]
  -------------------------------------------------------------------
                         required time                       1501.158    
                         arrival time                        -509.274    
  -------------------------------------------------------------------
                         slack                                991.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser2_0/inst/wave2Address_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_1/inst/Ram11_reg_0/ADDRARDADDR[13]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.306ns  (logic 0.146ns (47.759%)  route 0.160ns (52.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns = ( 500.871 - 500.000 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 500.559 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         0.559   500.559    MicroBlaze_i/waveParser2_0/inst/clk1Mhz
    SLICE_X26Y36         FDRE                                         r  MicroBlaze_i/waveParser2_0/inst/wave2Address_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y36         FDRE (Prop_fdre_C_Q)         0.146   500.705 r  MicroBlaze_i/waveParser2_0/inst/wave2Address_reg[10]/Q
                         net (fo=4, routed)           0.160   500.864    MicroBlaze_i/BlockRam_1/inst/wave02Address[10]
    RAMB36_X1Y7          RAMB36E1                                     r  MicroBlaze_i/BlockRam_1/inst/Ram11_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         0.871   500.871    MicroBlaze_i/BlockRam_1/inst/Ram1_reg_1_0
    RAMB36_X1Y7          RAMB36E1                                     r  MicroBlaze_i/BlockRam_1/inst/Ram11_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.619    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183   500.802    MicroBlaze_i/BlockRam_1/inst/Ram11_reg_0
  -------------------------------------------------------------------
                         required time                       -500.802    
                         arrival time                         500.864    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[8]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram2_reg_0/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.306ns  (logic 0.146ns (47.785%)  route 0.160ns (52.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns = ( 500.868 - 500.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 500.561 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         0.561   500.561    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y11         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y11         FDSE (Prop_fdse_C_Q)         0.146   500.707 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[8]/Q
                         net (fo=2, routed)           0.160   500.866    MicroBlaze_i/BlockRam_0/inst/waveRef1Address[8]
    RAMB36_X1Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         0.868   500.868    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X1Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.616    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183   500.799    MicroBlaze_i/BlockRam_0/inst/Ram2_reg_0
  -------------------------------------------------------------------
                         required time                       -500.799    
                         arrival time                         500.866    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[7]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram2_reg_0/ADDRARDADDR[10]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.307ns  (logic 0.146ns (47.564%)  route 0.161ns (52.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns = ( 500.868 - 500.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 500.561 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         0.561   500.561    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y11         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y11         FDSE (Prop_fdse_C_Q)         0.146   500.707 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[7]/Q
                         net (fo=2, routed)           0.161   500.868    MicroBlaze_i/BlockRam_0/inst/waveRef1Address[7]
    RAMB36_X1Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         0.868   500.868    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X1Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.616    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183   500.799    MicroBlaze_i/BlockRam_0/inst/Ram2_reg_0
  -------------------------------------------------------------------
                         required time                       -500.799    
                         arrival time                         500.868    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/wave1Address_reg[6]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram6_reg_1/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.311ns  (logic 0.146ns (46.998%)  route 0.165ns (53.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns = ( 500.864 - 500.000 ) 
    Source Clock Delay      (SCD):    0.555ns = ( 500.555 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         0.555   500.555    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y19         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/wave1Address_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y19         FDSE (Prop_fdse_C_Q)         0.146   500.701 r  MicroBlaze_i/waveParser_0/inst/wave1Address_reg[6]/Q
                         net (fo=2, routed)           0.165   500.865    MicroBlaze_i/BlockRam_0/inst/wave1Address[6]
    RAMB18_X1Y7          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram6_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         0.864   500.864    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X1Y7          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram6_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.612    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183   500.795    MicroBlaze_i/BlockRam_0/inst/Ram6_reg_1
  -------------------------------------------------------------------
                         required time                       -500.795    
                         arrival time                         500.865    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/wave1Address_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram6_reg_1/ADDRARDADDR[4]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.312ns  (logic 0.146ns (46.733%)  route 0.166ns (53.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns = ( 500.864 - 500.000 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 500.556 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         0.556   500.556    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y18         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/wave1Address_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y18         FDSE (Prop_fdse_C_Q)         0.146   500.702 r  MicroBlaze_i/waveParser_0/inst/wave1Address_reg[2]/Q
                         net (fo=2, routed)           0.166   500.868    MicroBlaze_i/BlockRam_0/inst/wave1Address[2]
    RAMB18_X1Y7          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram6_reg_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         0.864   500.864    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X1Y7          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram6_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.612    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183   500.795    MicroBlaze_i/BlockRam_0/inst/Ram6_reg_1
  -------------------------------------------------------------------
                         required time                       -500.795    
                         arrival time                         500.868    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[6]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.315ns  (logic 0.167ns (52.935%)  route 0.148ns (47.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns = ( 500.876 - 500.000 ) 
    Source Clock Delay      (SCD):    0.566ns = ( 500.566 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         0.566   500.566    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X6Y4           FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDSE (Prop_fdse_C_Q)         0.167   500.733 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[6]/Q
                         net (fo=2, routed)           0.148   500.881    MicroBlaze_i/BlockRam_0/inst/waveRef3Address[6]
    RAMB18_X0Y1          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         0.876   500.876    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X0Y1          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.624    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183   500.807    MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1
  -------------------------------------------------------------------
                         required time                       -500.807    
                         arrival time                         500.881    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1/ADDRARDADDR[4]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.317ns  (logic 0.167ns (52.641%)  route 0.150ns (47.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns = ( 500.876 - 500.000 ) 
    Source Clock Delay      (SCD):    0.566ns = ( 500.566 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         0.566   500.566    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X6Y3           FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDSE (Prop_fdse_C_Q)         0.167   500.733 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[2]/Q
                         net (fo=2, routed)           0.150   500.883    MicroBlaze_i/BlockRam_0/inst/waveRef3Address[2]
    RAMB18_X0Y1          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         0.876   500.876    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X0Y1          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.624    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183   500.807    MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1
  -------------------------------------------------------------------
                         required time                       -500.807    
                         arrival time                         500.883    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/wave2Address_reg[6]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram7_reg_1/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.327ns  (logic 0.167ns (51.041%)  route 0.160ns (48.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns = ( 500.871 - 500.000 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 500.562 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         0.562   500.562    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X6Y13          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDSE (Prop_fdse_C_Q)         0.167   500.729 r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[6]/Q
                         net (fo=2, routed)           0.160   500.889    MicroBlaze_i/BlockRam_0/inst/wave2Address[6]
    RAMB18_X0Y4          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram7_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         0.871   500.871    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X0Y4          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram7_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.619    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183   500.802    MicroBlaze_i/BlockRam_0/inst/Ram7_reg_1
  -------------------------------------------------------------------
                         required time                       -500.802    
                         arrival time                         500.889    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/wave2Address_reg[7]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram7_reg_1/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.327ns  (logic 0.167ns (51.005%)  route 0.160ns (48.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns = ( 500.871 - 500.000 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 500.562 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         0.562   500.562    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X6Y13          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDSE (Prop_fdse_C_Q)         0.167   500.729 r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[7]/Q
                         net (fo=2, routed)           0.160   500.889    MicroBlaze_i/BlockRam_0/inst/wave2Address[7]
    RAMB18_X0Y4          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram7_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         0.871   500.871    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X0Y4          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram7_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.619    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183   500.802    MicroBlaze_i/BlockRam_0/inst/Ram7_reg_1
  -------------------------------------------------------------------
                         required time                       -500.802    
                         arrival time                         500.889    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram3_reg_0/ADDRARDADDR[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.577ns  (logic 0.146ns (25.325%)  route 0.431ns (74.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 500.563 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         0.563   500.563    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X18Y3          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y3          FDSE (Prop_fdse_C_Q)         0.146   500.709 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[2]/Q
                         net (fo=2, routed)           0.431   501.139    MicroBlaze_i/BlockRam_0/inst/waveRef2Address[2]
    RAMB36_X1Y1          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram3_reg_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         0.872   500.872    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X1Y1          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram3_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.005   500.867    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183   501.050    MicroBlaze_i/BlockRam_0/inst/Ram3_reg_0
  -------------------------------------------------------------------
                         required time                       -501.050    
                         arrival time                         501.139    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1Mhz
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X0Y3   MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X0Y0   MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X1Y2   MicroBlaze_i/BlockRam_0/inst/Ram2_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X1Y6   MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X1Y1   MicroBlaze_i/BlockRam_0/inst/Ram3_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X1Y0   MicroBlaze_i/BlockRam_0/inst/Ram3_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X0Y1   MicroBlaze_i/BlockRam_0/inst/Ram4_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X0Y1   MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X1Y6   MicroBlaze_i/BlockRam_0/inst/Ram5_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X0Y12  MicroBlaze_i/BlockRam_0/inst/Ram5_reg_1/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X36Y47  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X36Y47  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X36Y47  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X36Y47  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X36Y47  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X36Y47  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X36Y47  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X36Y47  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X37Y47  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X37Y47  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X36Y47  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X36Y47  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X36Y47  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X36Y47  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X36Y47  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X36Y47  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X36Y47  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X36Y47  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X37Y47  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X37Y47  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          881  Failing Endpoints,  Worst Slack       -3.337ns,  Total Violation    -1223.353ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.337ns  (required time - arrival time)
  Source:                 MicroBlaze_i/BlockRam_1/inst/Ram2_reg_0/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BRAMMUX_1/inst/Ref1Address_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        7.632ns  (logic 4.127ns (54.075%)  route 3.505ns (45.925%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 10.175 - 7.500 ) 
    Source Clock Delay      (SCD):    3.009ns = ( 5.509 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.701     5.509    MicroBlaze_i/BlockRam_1/inst/Ram1_reg_1_1
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_1/inst/Ram2_reg_0/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.963 f  MicroBlaze_i/BlockRam_1/inst/Ram2_reg_0/DOBDO[2]
                         net (fo=7, routed)           0.780     8.743    MicroBlaze_i/BRAMMUX_1/inst/waveRef1Address[2]
    SLICE_X29Y22         LUT1 (Prop_lut1_I0_O)        0.124     8.867 r  MicroBlaze_i/BRAMMUX_1/inst/Ref1Address5_carry_i_3/O
                         net (fo=1, routed)           0.000     8.867    MicroBlaze_i/BRAMMUX_1/inst/Ref1Address5_carry_i_3_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.417 r  MicroBlaze_i/BRAMMUX_1/inst/Ref1Address5_carry/CO[3]
                         net (fo=1, routed)           0.000     9.417    MicroBlaze_i/BRAMMUX_1/inst/Ref1Address5_carry_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  MicroBlaze_i/BRAMMUX_1/inst/Ref1Address5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.531    MicroBlaze_i/BRAMMUX_1/inst/Ref1Address5_carry__0_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.865 r  MicroBlaze_i/BRAMMUX_1/inst/Ref1Address5_carry__1/O[1]
                         net (fo=2, routed)           0.826    10.692    MicroBlaze_i/BRAMMUX_1/inst/Ref1Address5[10]
    SLICE_X31Y23         LUT6 (Prop_lut6_I1_O)        0.303    10.995 f  MicroBlaze_i/BRAMMUX_1/inst/Ref1Address[13]_i_10/O
                         net (fo=1, routed)           0.518    11.513    MicroBlaze_i/BRAMMUX_1/inst/Ref1Address[13]_i_10_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I0_O)        0.124    11.637 r  MicroBlaze_i/BRAMMUX_1/inst/Ref1Address[13]_i_4/O
                         net (fo=13, routed)          1.014    12.651    MicroBlaze_i/BRAMMUX_1/inst/Ref1Address[13]_i_4_n_0
    SLICE_X35Y24         LUT6 (Prop_lut6_I1_O)        0.124    12.775 r  MicroBlaze_i/BRAMMUX_1/inst/Ref1Address[13]_i_1_comp/O
                         net (fo=12, routed)          0.367    13.142    MicroBlaze_i/BRAMMUX_1/inst/Ref1Address0
    SLICE_X32Y24         FDRE                                         r  MicroBlaze_i/BRAMMUX_1/inst/Ref1Address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.483    10.175    MicroBlaze_i/BRAMMUX_1/inst/clk
    SLICE_X32Y24         FDRE                                         r  MicroBlaze_i/BRAMMUX_1/inst/Ref1Address_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.231    10.406    
                         clock uncertainty           -0.083    10.323    
    SLICE_X32Y24         FDRE (Setup_fdre_C_R)       -0.519     9.804    MicroBlaze_i/BRAMMUX_1/inst/Ref1Address_reg[0]
  -------------------------------------------------------------------
                         required time                          9.804    
                         arrival time                         -13.142    
  -------------------------------------------------------------------
                         slack                                 -3.337    

Slack (VIOLATED) :        -3.337ns  (required time - arrival time)
  Source:                 MicroBlaze_i/BlockRam_1/inst/Ram2_reg_0/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BRAMMUX_1/inst/Ref1Address_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        7.632ns  (logic 4.127ns (54.075%)  route 3.505ns (45.925%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 10.175 - 7.500 ) 
    Source Clock Delay      (SCD):    3.009ns = ( 5.509 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.701     5.509    MicroBlaze_i/BlockRam_1/inst/Ram1_reg_1_1
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_1/inst/Ram2_reg_0/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.963 f  MicroBlaze_i/BlockRam_1/inst/Ram2_reg_0/DOBDO[2]
                         net (fo=7, routed)           0.780     8.743    MicroBlaze_i/BRAMMUX_1/inst/waveRef1Address[2]
    SLICE_X29Y22         LUT1 (Prop_lut1_I0_O)        0.124     8.867 r  MicroBlaze_i/BRAMMUX_1/inst/Ref1Address5_carry_i_3/O
                         net (fo=1, routed)           0.000     8.867    MicroBlaze_i/BRAMMUX_1/inst/Ref1Address5_carry_i_3_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.417 r  MicroBlaze_i/BRAMMUX_1/inst/Ref1Address5_carry/CO[3]
                         net (fo=1, routed)           0.000     9.417    MicroBlaze_i/BRAMMUX_1/inst/Ref1Address5_carry_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  MicroBlaze_i/BRAMMUX_1/inst/Ref1Address5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.531    MicroBlaze_i/BRAMMUX_1/inst/Ref1Address5_carry__0_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.865 r  MicroBlaze_i/BRAMMUX_1/inst/Ref1Address5_carry__1/O[1]
                         net (fo=2, routed)           0.826    10.692    MicroBlaze_i/BRAMMUX_1/inst/Ref1Address5[10]
    SLICE_X31Y23         LUT6 (Prop_lut6_I1_O)        0.303    10.995 f  MicroBlaze_i/BRAMMUX_1/inst/Ref1Address[13]_i_10/O
                         net (fo=1, routed)           0.518    11.513    MicroBlaze_i/BRAMMUX_1/inst/Ref1Address[13]_i_10_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I0_O)        0.124    11.637 r  MicroBlaze_i/BRAMMUX_1/inst/Ref1Address[13]_i_4/O
                         net (fo=13, routed)          1.014    12.651    MicroBlaze_i/BRAMMUX_1/inst/Ref1Address[13]_i_4_n_0
    SLICE_X35Y24         LUT6 (Prop_lut6_I1_O)        0.124    12.775 r  MicroBlaze_i/BRAMMUX_1/inst/Ref1Address[13]_i_1_comp/O
                         net (fo=12, routed)          0.367    13.142    MicroBlaze_i/BRAMMUX_1/inst/Ref1Address0
    SLICE_X32Y24         FDRE                                         r  MicroBlaze_i/BRAMMUX_1/inst/Ref1Address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.483    10.175    MicroBlaze_i/BRAMMUX_1/inst/clk
    SLICE_X32Y24         FDRE                                         r  MicroBlaze_i/BRAMMUX_1/inst/Ref1Address_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.231    10.406    
                         clock uncertainty           -0.083    10.323    
    SLICE_X32Y24         FDRE (Setup_fdre_C_R)       -0.519     9.804    MicroBlaze_i/BRAMMUX_1/inst/Ref1Address_reg[1]
  -------------------------------------------------------------------
                         required time                          9.804    
                         arrival time                         -13.142    
  -------------------------------------------------------------------
                         slack                                 -3.337    

Slack (VIOLATED) :        -3.337ns  (required time - arrival time)
  Source:                 MicroBlaze_i/BlockRam_1/inst/Ram2_reg_0/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BRAMMUX_1/inst/Ref1Address_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        7.632ns  (logic 4.127ns (54.075%)  route 3.505ns (45.925%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 10.175 - 7.500 ) 
    Source Clock Delay      (SCD):    3.009ns = ( 5.509 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.701     5.509    MicroBlaze_i/BlockRam_1/inst/Ram1_reg_1_1
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_1/inst/Ram2_reg_0/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.963 f  MicroBlaze_i/BlockRam_1/inst/Ram2_reg_0/DOBDO[2]
                         net (fo=7, routed)           0.780     8.743    MicroBlaze_i/BRAMMUX_1/inst/waveRef1Address[2]
    SLICE_X29Y22         LUT1 (Prop_lut1_I0_O)        0.124     8.867 r  MicroBlaze_i/BRAMMUX_1/inst/Ref1Address5_carry_i_3/O
                         net (fo=1, routed)           0.000     8.867    MicroBlaze_i/BRAMMUX_1/inst/Ref1Address5_carry_i_3_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.417 r  MicroBlaze_i/BRAMMUX_1/inst/Ref1Address5_carry/CO[3]
                         net (fo=1, routed)           0.000     9.417    MicroBlaze_i/BRAMMUX_1/inst/Ref1Address5_carry_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  MicroBlaze_i/BRAMMUX_1/inst/Ref1Address5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.531    MicroBlaze_i/BRAMMUX_1/inst/Ref1Address5_carry__0_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.865 r  MicroBlaze_i/BRAMMUX_1/inst/Ref1Address5_carry__1/O[1]
                         net (fo=2, routed)           0.826    10.692    MicroBlaze_i/BRAMMUX_1/inst/Ref1Address5[10]
    SLICE_X31Y23         LUT6 (Prop_lut6_I1_O)        0.303    10.995 f  MicroBlaze_i/BRAMMUX_1/inst/Ref1Address[13]_i_10/O
                         net (fo=1, routed)           0.518    11.513    MicroBlaze_i/BRAMMUX_1/inst/Ref1Address[13]_i_10_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I0_O)        0.124    11.637 r  MicroBlaze_i/BRAMMUX_1/inst/Ref1Address[13]_i_4/O
                         net (fo=13, routed)          1.014    12.651    MicroBlaze_i/BRAMMUX_1/inst/Ref1Address[13]_i_4_n_0
    SLICE_X35Y24         LUT6 (Prop_lut6_I1_O)        0.124    12.775 r  MicroBlaze_i/BRAMMUX_1/inst/Ref1Address[13]_i_1_comp/O
                         net (fo=12, routed)          0.367    13.142    MicroBlaze_i/BRAMMUX_1/inst/Ref1Address0
    SLICE_X32Y24         FDRE                                         r  MicroBlaze_i/BRAMMUX_1/inst/Ref1Address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.483    10.175    MicroBlaze_i/BRAMMUX_1/inst/clk
    SLICE_X32Y24         FDRE                                         r  MicroBlaze_i/BRAMMUX_1/inst/Ref1Address_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.231    10.406    
                         clock uncertainty           -0.083    10.323    
    SLICE_X32Y24         FDRE (Setup_fdre_C_R)       -0.519     9.804    MicroBlaze_i/BRAMMUX_1/inst/Ref1Address_reg[4]
  -------------------------------------------------------------------
                         required time                          9.804    
                         arrival time                         -13.142    
  -------------------------------------------------------------------
                         slack                                 -3.337    

Slack (VIOLATED) :        -3.337ns  (required time - arrival time)
  Source:                 MicroBlaze_i/BlockRam_1/inst/Ram2_reg_0/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BRAMMUX_1/inst/Ref1Address_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        7.632ns  (logic 4.127ns (54.075%)  route 3.505ns (45.925%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 10.175 - 7.500 ) 
    Source Clock Delay      (SCD):    3.009ns = ( 5.509 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.701     5.509    MicroBlaze_i/BlockRam_1/inst/Ram1_reg_1_1
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_1/inst/Ram2_reg_0/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.963 f  MicroBlaze_i/BlockRam_1/inst/Ram2_reg_0/DOBDO[2]
                         net (fo=7, routed)           0.780     8.743    MicroBlaze_i/BRAMMUX_1/inst/waveRef1Address[2]
    SLICE_X29Y22         LUT1 (Prop_lut1_I0_O)        0.124     8.867 r  MicroBlaze_i/BRAMMUX_1/inst/Ref1Address5_carry_i_3/O
                         net (fo=1, routed)           0.000     8.867    MicroBlaze_i/BRAMMUX_1/inst/Ref1Address5_carry_i_3_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.417 r  MicroBlaze_i/BRAMMUX_1/inst/Ref1Address5_carry/CO[3]
                         net (fo=1, routed)           0.000     9.417    MicroBlaze_i/BRAMMUX_1/inst/Ref1Address5_carry_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  MicroBlaze_i/BRAMMUX_1/inst/Ref1Address5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.531    MicroBlaze_i/BRAMMUX_1/inst/Ref1Address5_carry__0_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.865 r  MicroBlaze_i/BRAMMUX_1/inst/Ref1Address5_carry__1/O[1]
                         net (fo=2, routed)           0.826    10.692    MicroBlaze_i/BRAMMUX_1/inst/Ref1Address5[10]
    SLICE_X31Y23         LUT6 (Prop_lut6_I1_O)        0.303    10.995 f  MicroBlaze_i/BRAMMUX_1/inst/Ref1Address[13]_i_10/O
                         net (fo=1, routed)           0.518    11.513    MicroBlaze_i/BRAMMUX_1/inst/Ref1Address[13]_i_10_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I0_O)        0.124    11.637 r  MicroBlaze_i/BRAMMUX_1/inst/Ref1Address[13]_i_4/O
                         net (fo=13, routed)          1.014    12.651    MicroBlaze_i/BRAMMUX_1/inst/Ref1Address[13]_i_4_n_0
    SLICE_X35Y24         LUT6 (Prop_lut6_I1_O)        0.124    12.775 r  MicroBlaze_i/BRAMMUX_1/inst/Ref1Address[13]_i_1_comp/O
                         net (fo=12, routed)          0.367    13.142    MicroBlaze_i/BRAMMUX_1/inst/Ref1Address0
    SLICE_X32Y24         FDRE                                         r  MicroBlaze_i/BRAMMUX_1/inst/Ref1Address_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.483    10.175    MicroBlaze_i/BRAMMUX_1/inst/clk
    SLICE_X32Y24         FDRE                                         r  MicroBlaze_i/BRAMMUX_1/inst/Ref1Address_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.231    10.406    
                         clock uncertainty           -0.083    10.323    
    SLICE_X32Y24         FDRE (Setup_fdre_C_R)       -0.519     9.804    MicroBlaze_i/BRAMMUX_1/inst/Ref1Address_reg[7]
  -------------------------------------------------------------------
                         required time                          9.804    
                         arrival time                         -13.142    
  -------------------------------------------------------------------
                         slack                                 -3.337    

Slack (VIOLATED) :        -3.291ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        5.216ns  (logic 2.688ns (51.534%)  route 2.528ns (48.466%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 7.682 - 5.000 ) 
    Source Clock Delay      (SCD):    2.976ns = ( 5.476 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.668     5.476    MicroBlaze_i/CC_0/inst/clk
    SLICE_X8Y20          FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.524     6.000 r  MicroBlaze_i/CC_0/inst/count_reg[3]/Q
                         net (fo=26, routed)          0.326     6.326    MicroBlaze_i/AddressFixer_0/inst/counter[3]
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.982 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.982    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.316 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/O[1]
                         net (fo=4, routed)           0.873     8.189    MicroBlaze_i/AddressFixer_0/inst/address3[8]
    SLICE_X8Y24          LUT2 (Prop_lut2_I0_O)        0.303     8.492 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.492    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_8_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.005 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.014    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.131 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.131    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.248 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.613     9.861    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.124     9.985 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.707    10.692    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X9Y25          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.490     7.682    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X9Y25          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
                         clock pessimism              0.231     7.913    
                         clock uncertainty           -0.083     7.830    
    SLICE_X9Y25          FDRE (Setup_fdre_C_R)       -0.429     7.401    MicroBlaze_i/AddressFixer_0/inst/address_reg[10]
  -------------------------------------------------------------------
                         required time                          7.401    
                         arrival time                         -10.692    
  -------------------------------------------------------------------
                         slack                                 -3.291    

Slack (VIOLATED) :        -3.291ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        5.216ns  (logic 2.688ns (51.534%)  route 2.528ns (48.466%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 7.682 - 5.000 ) 
    Source Clock Delay      (SCD):    2.976ns = ( 5.476 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.668     5.476    MicroBlaze_i/CC_0/inst/clk
    SLICE_X8Y20          FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.524     6.000 r  MicroBlaze_i/CC_0/inst/count_reg[3]/Q
                         net (fo=26, routed)          0.326     6.326    MicroBlaze_i/AddressFixer_0/inst/counter[3]
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.982 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.982    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.316 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/O[1]
                         net (fo=4, routed)           0.873     8.189    MicroBlaze_i/AddressFixer_0/inst/address3[8]
    SLICE_X8Y24          LUT2 (Prop_lut2_I0_O)        0.303     8.492 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.492    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_8_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.005 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.014    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.131 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.131    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.248 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.613     9.861    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.124     9.985 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.707    10.692    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X9Y25          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.490     7.682    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X9Y25          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[7]/C
                         clock pessimism              0.231     7.913    
                         clock uncertainty           -0.083     7.830    
    SLICE_X9Y25          FDRE (Setup_fdre_C_R)       -0.429     7.401    MicroBlaze_i/AddressFixer_0/inst/address_reg[7]
  -------------------------------------------------------------------
                         required time                          7.401    
                         arrival time                         -10.692    
  -------------------------------------------------------------------
                         slack                                 -3.291    

Slack (VIOLATED) :        -3.291ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        5.216ns  (logic 2.688ns (51.534%)  route 2.528ns (48.466%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 7.682 - 5.000 ) 
    Source Clock Delay      (SCD):    2.976ns = ( 5.476 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.668     5.476    MicroBlaze_i/CC_0/inst/clk
    SLICE_X8Y20          FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.524     6.000 r  MicroBlaze_i/CC_0/inst/count_reg[3]/Q
                         net (fo=26, routed)          0.326     6.326    MicroBlaze_i/AddressFixer_0/inst/counter[3]
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.982 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.982    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.316 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/O[1]
                         net (fo=4, routed)           0.873     8.189    MicroBlaze_i/AddressFixer_0/inst/address3[8]
    SLICE_X8Y24          LUT2 (Prop_lut2_I0_O)        0.303     8.492 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.492    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_8_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.005 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.014    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.131 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.131    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.248 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.613     9.861    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.124     9.985 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.707    10.692    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X9Y25          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.490     7.682    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X9Y25          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[8]/C
                         clock pessimism              0.231     7.913    
                         clock uncertainty           -0.083     7.830    
    SLICE_X9Y25          FDRE (Setup_fdre_C_R)       -0.429     7.401    MicroBlaze_i/AddressFixer_0/inst/address_reg[8]
  -------------------------------------------------------------------
                         required time                          7.401    
                         arrival time                         -10.692    
  -------------------------------------------------------------------
                         slack                                 -3.291    

Slack (VIOLATED) :        -3.291ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        5.216ns  (logic 2.688ns (51.534%)  route 2.528ns (48.466%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 7.682 - 5.000 ) 
    Source Clock Delay      (SCD):    2.976ns = ( 5.476 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.668     5.476    MicroBlaze_i/CC_0/inst/clk
    SLICE_X8Y20          FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.524     6.000 r  MicroBlaze_i/CC_0/inst/count_reg[3]/Q
                         net (fo=26, routed)          0.326     6.326    MicroBlaze_i/AddressFixer_0/inst/counter[3]
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.982 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.982    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.316 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/O[1]
                         net (fo=4, routed)           0.873     8.189    MicroBlaze_i/AddressFixer_0/inst/address3[8]
    SLICE_X8Y24          LUT2 (Prop_lut2_I0_O)        0.303     8.492 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.492    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_8_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.005 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.014    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.131 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.131    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.248 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.613     9.861    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.124     9.985 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.707    10.692    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X9Y25          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.490     7.682    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X9Y25          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[9]/C
                         clock pessimism              0.231     7.913    
                         clock uncertainty           -0.083     7.830    
    SLICE_X9Y25          FDRE (Setup_fdre_C_R)       -0.429     7.401    MicroBlaze_i/AddressFixer_0/inst/address_reg[9]
  -------------------------------------------------------------------
                         required time                          7.401    
                         arrival time                         -10.692    
  -------------------------------------------------------------------
                         slack                                 -3.291    

Slack (VIOLATED) :        -3.288ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        5.119ns  (logic 2.688ns (52.510%)  route 2.431ns (47.490%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 7.683 - 5.000 ) 
    Source Clock Delay      (SCD):    2.976ns = ( 5.476 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.668     5.476    MicroBlaze_i/CC_0/inst/clk
    SLICE_X8Y20          FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.524     6.000 r  MicroBlaze_i/CC_0/inst/count_reg[3]/Q
                         net (fo=26, routed)          0.326     6.326    MicroBlaze_i/AddressFixer_0/inst/counter[3]
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.982 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.982    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.316 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/O[1]
                         net (fo=4, routed)           0.873     8.189    MicroBlaze_i/AddressFixer_0/inst/address3[8]
    SLICE_X8Y24          LUT2 (Prop_lut2_I0_O)        0.303     8.492 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.492    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_8_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.005 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.014    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.131 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.131    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.248 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.613     9.861    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.124     9.985 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.610    10.595    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X6Y26          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.491     7.683    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X6Y26          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[1]/C
                         clock pessimism              0.231     7.914    
                         clock uncertainty           -0.083     7.831    
    SLICE_X6Y26          FDRE (Setup_fdre_C_R)       -0.524     7.307    MicroBlaze_i/AddressFixer_0/inst/address_reg[1]
  -------------------------------------------------------------------
                         required time                          7.307    
                         arrival time                         -10.595    
  -------------------------------------------------------------------
                         slack                                 -3.288    

Slack (VIOLATED) :        -3.288ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        5.119ns  (logic 2.688ns (52.510%)  route 2.431ns (47.490%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 7.683 - 5.000 ) 
    Source Clock Delay      (SCD):    2.976ns = ( 5.476 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.668     5.476    MicroBlaze_i/CC_0/inst/clk
    SLICE_X8Y20          FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.524     6.000 r  MicroBlaze_i/CC_0/inst/count_reg[3]/Q
                         net (fo=26, routed)          0.326     6.326    MicroBlaze_i/AddressFixer_0/inst/counter[3]
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.982 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.982    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.316 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/O[1]
                         net (fo=4, routed)           0.873     8.189    MicroBlaze_i/AddressFixer_0/inst/address3[8]
    SLICE_X8Y24          LUT2 (Prop_lut2_I0_O)        0.303     8.492 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.492    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_8_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.005 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.014    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.131 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.131    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.248 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.613     9.861    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.124     9.985 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.610    10.595    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X6Y26          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.491     7.683    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X6Y26          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[2]/C
                         clock pessimism              0.231     7.914    
                         clock uncertainty           -0.083     7.831    
    SLICE_X6Y26          FDRE (Setup_fdre_C_R)       -0.524     7.307    MicroBlaze_i/AddressFixer_0/inst/address_reg[2]
  -------------------------------------------------------------------
                         required time                          7.307    
                         arrival time                         -10.595    
  -------------------------------------------------------------------
                         slack                                 -3.288    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.479%)  route 0.235ns (62.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.562     0.903    MicroBlaze_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X15Y50         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[28]/Q
                         net (fo=1, routed)           0.235     1.279    MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[3]
    SLICE_X16Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.831     1.201    MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X16Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X16Y45         FDRE (Hold_fdre_C_D)         0.063     1.235    MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 MicroBlaze_i/CC_1/inst/xcorr1_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@2.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        0.439ns  (logic 0.212ns (48.237%)  route 0.227ns (51.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns = ( 3.697 - 2.500 ) 
    Source Clock Delay      (SCD):    0.902ns = ( 3.402 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.561     3.401    MicroBlaze_i/CC_1/inst/clk
    SLICE_X24Y48         FDRE                                         r  MicroBlaze_i/CC_1/inst/xcorr1_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.167     3.569 r  MicroBlaze_i/CC_1/inst/xcorr1_reg[9]/Q
                         net (fo=1, routed)           0.227     3.796    MicroBlaze_i/XCorrOutputManager_0/inst/XCORR_second1[6]
    SLICE_X24Y54         LUT3 (Prop_lut3_I0_O)        0.045     3.841 r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1[6]_i_1/O
                         net (fo=1, routed)           0.000     3.841    MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1[6]_i_1_n_0
    SLICE_X24Y54         FDRE                                         r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.827     3.697    MicroBlaze_i/XCorrOutputManager_0/inst/clk
    SLICE_X24Y54         FDRE                                         r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.029     3.668    
    SLICE_X24Y54         FDRE (Hold_fdre_C_D)         0.125     3.793    MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.793    
                         arrival time                           3.841    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.422%)  route 0.252ns (57.578%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.582     0.923    <hidden>
    SLICE_X1Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  <hidden>
                         net (fo=1, routed)           0.252     1.316    <hidden>
    SLICE_X0Y49          LUT3 (Prop_lut3_I0_O)        0.045     1.361 r  <hidden>
                         net (fo=1, routed)           0.000     1.361    <hidden>
    SLICE_X0Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.852     1.222    <hidden>
    SLICE_X0Y49          FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.193    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.120     1.313    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[26].reg3_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.091%)  route 0.226ns (54.909%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.561     0.902    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y54         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[26]/Q
                         net (fo=1, routed)           0.226     1.269    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In[26]
    SLICE_X15Y48         LUT5 (Prop_lut5_I0_O)        0.045     1.314 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[26].reg3[26]_i_1/O
                         net (fo=1, routed)           0.000     1.314    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.Read_Reg2_In[26]
    SLICE_X15Y48         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[26].reg3_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.832     1.202    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y48         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[26].reg3_reg[26]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X15Y48         FDRE (Hold_fdre_C_D)         0.091     1.264    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[26].reg3_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.419%)  route 0.257ns (64.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.562     0.903    MicroBlaze_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X15Y50         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  MicroBlaze_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[25]/Q
                         net (fo=1, routed)           0.257     1.301    MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[6]
    SLICE_X16Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.831     1.201    MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X16Y45         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X16Y45         FDRE (Hold_fdre_C_D)         0.060     1.232    MicroBlaze_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.209ns (45.088%)  route 0.255ns (54.912%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.582     0.923    <hidden>
    SLICE_X0Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  <hidden>
                         net (fo=1, routed)           0.255     1.341    <hidden>
    SLICE_X0Y49          LUT3 (Prop_lut3_I0_O)        0.045     1.386 r  <hidden>
                         net (fo=1, routed)           0.000     1.386    <hidden>
    SLICE_X0Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.852     1.222    <hidden>
    SLICE_X0Y49          FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.193    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.121     1.314    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[28].reg1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.920%)  route 0.239ns (65.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.567     0.908    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y49         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.128     1.036 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.239     1.274    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[3]
    SLICE_X14Y50         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[28].reg1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.831     1.201    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y50         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[28].reg1_reg[28]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.025     1.197    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[28].reg1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[22].reg3_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.368%)  route 0.262ns (55.632%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.562     0.903    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y52         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y52         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[22]/Q
                         net (fo=1, routed)           0.262     1.329    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In[22]
    SLICE_X16Y44         LUT5 (Prop_lut5_I0_O)        0.045     1.374 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[22].reg3[22]_i_1/O
                         net (fo=1, routed)           0.000     1.374    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.Read_Reg2_In[22]
    SLICE_X16Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[22].reg3_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.831     1.201    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[22].reg3_reg[22]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X16Y44         FDRE (Hold_fdre_C_D)         0.121     1.293    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[22].reg3_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[24].reg3_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.062%)  route 0.256ns (57.938%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.564     0.905    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y49         FDSE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDSE (Prop_fdse_C_Q)         0.141     1.046 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[24]/Q
                         net (fo=1, routed)           0.256     1.302    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg_n_0_[24]
    SLICE_X14Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.347 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[24].reg3[24]_i_1/O
                         net (fo=1, routed)           0.000     1.347    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.Read_Reg2_In[24]
    SLICE_X14Y50         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[24].reg3_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.831     1.201    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y50         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[24].reg3_reg[24]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.092     1.264    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[24].reg3_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/proc_sys_reset_0/U0/SEQ/Core_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.183%)  route 0.193ns (57.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.561     0.902    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X19Y56         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.193     1.236    MicroBlaze_i/proc_sys_reset_0/U0/SEQ/lpf_int
    SLICE_X22Y56         FDSE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/SEQ/Core_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.827     1.197    MicroBlaze_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X22Y56         FDSE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/SEQ/Core_reg/C
                         clock pessimism             -0.034     1.163    
    SLICE_X22Y56         FDSE (Hold_fdse_C_S)        -0.018     1.145    MicroBlaze_i/proc_sys_reset_0/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y3   MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y0   MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y2   MicroBlaze_i/BlockRam_0/inst/Ram2_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y6   MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y1   MicroBlaze_i/BlockRam_0/inst/Ram3_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y0   MicroBlaze_i/BlockRam_0/inst/Ram3_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y1   MicroBlaze_i/BlockRam_0/inst/Ram4_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y1   MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y6   MicroBlaze_i/BlockRam_0/inst/Ram5_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y12  MicroBlaze_i/BlockRam_0/inst/Ram5_reg_1/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X8Y58   MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X8Y58   MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X16Y57  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X16Y57  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y26   MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y26   MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X9Y25   MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X9Y25   MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X9Y26   MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X9Y26   MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X8Y58   MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X8Y58   MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X16Y57  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X16Y57  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y26   MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y26   MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X9Y25   MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X9Y25   MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X9Y26   MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X9Y26   MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       58.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.397ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@562.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        3.827ns  (logic 0.955ns (24.952%)  route 2.872ns (75.051%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 564.000 - 562.500 ) 
    Source Clock Delay      (SCD):    1.675ns = ( 501.675 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         1.675   501.675    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X35Y48         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.459   502.134 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]/Q
                         net (fo=2, routed)           0.670   502.804    MicroBlaze_i/Serializer_1/inst/waveIn[0]
    SLICE_X34Y49         LUT6 (Prop_lut6_I5_O)        0.124   502.928 r  MicroBlaze_i/Serializer_1/inst/MISO_i_17/O
                         net (fo=1, routed)           0.996   503.924    MicroBlaze_i/Serializer_1/inst/MISO_i_17_n_0
    SLICE_X29Y48         LUT3 (Prop_lut3_I2_O)        0.124   504.048 r  MicroBlaze_i/Serializer_1/inst/MISO_i_8/O
                         net (fo=1, routed)           0.526   504.574    MicroBlaze_i/Serializer_1/inst/MISO_i_8_n_0
    SLICE_X28Y48         LUT5 (Prop_lut5_I0_O)        0.124   504.698 r  MicroBlaze_i/Serializer_1/inst/MISO_i_2/O
                         net (fo=1, routed)           0.680   505.378    MicroBlaze_i/Serializer_1/inst/MISO_i_2_n_0
    SLICE_X28Y48         LUT6 (Prop_lut6_I0_O)        0.124   505.502 r  MicroBlaze_i/Serializer_1/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   505.502    MicroBlaze_i/Serializer_1/inst/MISO_i_1_n_0
    SLICE_X28Y48         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    562.500   562.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   562.500 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.487   563.987    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   560.810 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   562.409    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   562.500 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.500   564.000    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X28Y48         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/C
                         clock pessimism              0.000   564.000    
                         clock uncertainty           -0.178   563.822    
    SLICE_X28Y48         FDRE (Setup_fdre_C_D)        0.077   563.899    MicroBlaze_i/Serializer_1/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                        563.899    
                         arrival time                        -505.502    
  -------------------------------------------------------------------
                         slack                                 58.397    

Slack (MET) :             58.629ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@562.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        3.548ns  (logic 0.955ns (26.917%)  route 2.593ns (73.086%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 564.001 - 562.500 ) 
    Source Clock Delay      (SCD):    1.675ns = ( 501.675 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         1.675   501.675    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X35Y48         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.459   502.134 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]/Q
                         net (fo=2, routed)           0.672   502.806    MicroBlaze_i/Serializer_0/inst/waveIn[0]
    SLICE_X34Y49         LUT6 (Prop_lut6_I5_O)        0.124   502.930 r  MicroBlaze_i/Serializer_0/inst/MISO_i_17/O
                         net (fo=1, routed)           0.821   503.751    MicroBlaze_i/Serializer_0/inst/MISO_i_17_n_0
    SLICE_X33Y49         LUT3 (Prop_lut3_I2_O)        0.124   503.875 r  MicroBlaze_i/Serializer_0/inst/MISO_i_8/O
                         net (fo=1, routed)           0.667   504.542    MicroBlaze_i/Serializer_0/inst/MISO_i_8_n_0
    SLICE_X33Y49         LUT5 (Prop_lut5_I0_O)        0.124   504.666 r  MicroBlaze_i/Serializer_0/inst/MISO_i_2/O
                         net (fo=1, routed)           0.433   505.099    MicroBlaze_i/Serializer_0/inst/MISO_i_2_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I0_O)        0.124   505.223 r  MicroBlaze_i/Serializer_0/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   505.223    MicroBlaze_i/Serializer_0/inst/MISO_i_1_n_0
    SLICE_X33Y49         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    562.500   562.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   562.500 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.487   563.987    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   560.810 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   562.409    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   562.500 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.501   564.001    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X33Y49         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/C
                         clock pessimism              0.000   564.001    
                         clock uncertainty           -0.178   563.823    
    SLICE_X33Y49         FDRE (Setup_fdre_C_D)        0.029   563.852    MicroBlaze_i/Serializer_0/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                        563.852    
                         arrival time                        -505.223    
  -------------------------------------------------------------------
                         slack                                 58.629    

Slack (MET) :             58.636ns  (required time - arrival time)
  Source:                 MicroBlaze_i/testdelaysine_0/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@562.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        3.538ns  (logic 0.955ns (26.990%)  route 2.583ns (73.011%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 564.075 - 562.500 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 501.752 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         1.752   501.752    MicroBlaze_i/testdelaysine_0/inst/clk1Mhz
    SLICE_X36Y43         FDRE                                         r  MicroBlaze_i/testdelaysine_0/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.459   502.211 r  MicroBlaze_i/testdelaysine_0/inst/wave_reg[10]/Q
                         net (fo=1, routed)           0.862   503.073    MicroBlaze_i/Serializer_2/inst/waveIn[10]
    SLICE_X36Y43         LUT6 (Prop_lut6_I0_O)        0.124   503.197 r  MicroBlaze_i/Serializer_2/inst/MISO_i_17/O
                         net (fo=1, routed)           0.582   503.779    MicroBlaze_i/Serializer_2/inst/MISO_i_17_n_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.124   503.903 r  MicroBlaze_i/Serializer_2/inst/MISO_i_8/O
                         net (fo=1, routed)           0.706   504.609    MicroBlaze_i/Serializer_2/inst/MISO_i_8_n_0
    SLICE_X39Y43         LUT5 (Prop_lut5_I0_O)        0.124   504.733 r  MicroBlaze_i/Serializer_2/inst/MISO_i_2/O
                         net (fo=1, routed)           0.433   505.166    MicroBlaze_i/Serializer_2/inst/MISO_i_2_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I0_O)        0.124   505.290 r  MicroBlaze_i/Serializer_2/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   505.290    MicroBlaze_i/Serializer_2/inst/MISO_i_1_n_0
    SLICE_X39Y43         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    562.500   562.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   562.500 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.487   563.987    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   560.810 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   562.409    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   562.500 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.575   564.075    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X39Y43         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/C
                         clock pessimism              0.000   564.075    
                         clock uncertainty           -0.178   563.897    
    SLICE_X39Y43         FDRE (Setup_fdre_C_D)        0.029   563.926    MicroBlaze_i/Serializer_2/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                        563.926    
                         arrival time                        -505.290    
  -------------------------------------------------------------------
                         slack                                 58.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/wave_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.663ns  (logic 0.277ns (41.786%)  route 0.386ns (58.206%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns = ( 500.832 - 500.000 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 500.564 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         0.564   500.564    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X35Y48         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.133   500.697 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[1]/Q
                         net (fo=2, routed)           0.155   500.851    MicroBlaze_i/Serializer_1/inst/waveIn[1]
    SLICE_X35Y48         LUT5 (Prop_lut5_I2_O)        0.099   500.950 r  MicroBlaze_i/Serializer_1/inst/MISO_i_4/O
                         net (fo=1, routed)           0.231   501.181    MicroBlaze_i/Serializer_1/inst/MISO_i_4_n_0
    SLICE_X28Y48         LUT6 (Prop_lut6_I2_O)        0.045   501.226 r  MicroBlaze_i/Serializer_1/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   501.226    MicroBlaze_i/Serializer_1/inst/MISO_i_1_n_0
    SLICE_X28Y48         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.812   500.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369   499.443 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528   499.971    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029   500.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.832   500.832    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X28Y48         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/C
                         clock pessimism              0.000   500.832    
                         clock uncertainty            0.178   501.011    
    SLICE_X28Y48         FDRE (Hold_fdre_C_D)         0.120   501.131    MicroBlaze_i/Serializer_1/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                       -501.130    
                         arrival time                         501.227    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/wave_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.737ns  (logic 0.281ns (38.138%)  route 0.456ns (61.860%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns = ( 500.832 - 500.000 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 500.564 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         0.564   500.564    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X35Y47         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.146   500.710 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[6]/Q
                         net (fo=2, routed)           0.210   500.920    MicroBlaze_i/Serializer_0/inst/waveIn[6]
    SLICE_X33Y47         LUT6 (Prop_lut6_I5_O)        0.045   500.965 r  MicroBlaze_i/Serializer_0/inst/MISO_i_12/O
                         net (fo=1, routed)           0.111   501.075    MicroBlaze_i/Serializer_0/inst/MISO_i_12_n_0
    SLICE_X33Y49         LUT5 (Prop_lut5_I4_O)        0.045   501.120 r  MicroBlaze_i/Serializer_0/inst/MISO_i_2/O
                         net (fo=1, routed)           0.135   501.255    MicroBlaze_i/Serializer_0/inst/MISO_i_2_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I0_O)        0.045   501.300 r  MicroBlaze_i/Serializer_0/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   501.300    MicroBlaze_i/Serializer_0/inst/MISO_i_1_n_0
    SLICE_X33Y49         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.812   500.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369   499.443 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528   499.971    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029   500.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.832   500.832    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X33Y49         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/C
                         clock pessimism              0.000   500.832    
                         clock uncertainty            0.178   501.011    
    SLICE_X33Y49         FDRE (Hold_fdre_C_D)         0.091   501.102    MicroBlaze_i/Serializer_0/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                       -501.102    
                         arrival time                         501.300    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 MicroBlaze_i/testdelaysine_0/inst/wave_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.765ns  (logic 0.277ns (36.217%)  route 0.488ns (63.779%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 500.859 - 500.000 ) 
    Source Clock Delay      (SCD):    0.590ns = ( 500.590 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         0.590   500.590    MicroBlaze_i/testdelaysine_0/inst/clk1Mhz
    SLICE_X36Y43         FDRE                                         r  MicroBlaze_i/testdelaysine_0/inst/wave_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.133   500.723 r  MicroBlaze_i/testdelaysine_0/inst/wave_reg[1]/Q
                         net (fo=1, routed)           0.223   500.946    MicroBlaze_i/Serializer_2/inst/waveIn[1]
    SLICE_X37Y43         LUT5 (Prop_lut5_I2_O)        0.099   501.045 r  MicroBlaze_i/Serializer_2/inst/MISO_i_4/O
                         net (fo=1, routed)           0.264   501.309    MicroBlaze_i/Serializer_2/inst/MISO_i_4_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I2_O)        0.045   501.354 r  MicroBlaze_i/Serializer_2/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   501.354    MicroBlaze_i/Serializer_2/inst/MISO_i_1_n_0
    SLICE_X39Y43         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.812   500.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369   499.443 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528   499.971    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029   500.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.859   500.859    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X39Y43         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/C
                         clock pessimism              0.000   500.859    
                         clock uncertainty            0.178   501.038    
    SLICE_X39Y43         FDRE (Hold_fdre_C_D)         0.091   501.129    MicroBlaze_i/Serializer_2/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                       -501.129    
                         arrival time                         501.354    
  -------------------------------------------------------------------
                         slack                                  0.226    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  clk1Mhz

Setup :            0  Failing Endpoints,  Worst Slack       25.953ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       30.776ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.953ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram8_reg_0/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        4.245ns  (logic 0.459ns (10.813%)  route 3.786ns (89.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 501.537 - 500.000 ) 
    Source Clock Delay      (SCD):    1.674ns = ( 470.424 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.674   470.424    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X21Y49         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.459   470.883 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/Q
                         net (fo=8, routed)           3.786   474.669    MicroBlaze_i/BlockRam_0/inst/inWave2[0]
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram8_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         1.537   501.537    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram8_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.537    
                         clock uncertainty           -0.178   501.358    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737   500.621    MicroBlaze_i/BlockRam_0/inst/Ram8_reg_0
  -------------------------------------------------------------------
                         required time                        500.621    
                         arrival time                        -474.669    
  -------------------------------------------------------------------
                         slack                                 25.953    

Slack (MET) :             25.960ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1/DIADI[2]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        4.266ns  (logic 0.459ns (10.759%)  route 3.807ns (89.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 501.549 - 500.000 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 470.407 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.657   470.407    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X33Y27         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.459   470.866 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/Q
                         net (fo=8, routed)           3.807   474.673    MicroBlaze_i/BlockRam_0/inst/inWave1[11]
    RAMB18_X0Y1          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         1.549   501.549    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X0Y1          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.549    
                         clock uncertainty           -0.178   501.370    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.737   500.633    MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1
  -------------------------------------------------------------------
                         required time                        500.633    
                         arrival time                        -474.673    
  -------------------------------------------------------------------
                         slack                                 25.960    

Slack (MET) :             26.024ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        4.193ns  (logic 0.524ns (12.497%)  route 3.669ns (87.503%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 501.539 - 500.000 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 470.406 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.656   470.406    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X32Y26         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.524   470.930 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/Q
                         net (fo=8, routed)           3.669   474.599    MicroBlaze_i/BlockRam_0/inst/inWave1[3]
    RAMB36_X0Y3          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         1.539   501.539    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X0Y3          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.539    
                         clock uncertainty           -0.178   501.360    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737   500.623    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0
  -------------------------------------------------------------------
                         required time                        500.623    
                         arrival time                        -474.599    
  -------------------------------------------------------------------
                         slack                                 26.024    

Slack (MET) :             26.073ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0/DIADI[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        3.946ns  (logic 0.422ns (10.694%)  route 3.524ns (89.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.534ns = ( 501.534 - 500.000 ) 
    Source Clock Delay      (SCD):    1.674ns = ( 470.424 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.674   470.424    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X21Y49         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.422   470.846 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/Q
                         net (fo=8, routed)           3.524   474.370    MicroBlaze_i/BlockRam_0/inst/inWave2[6]
    RAMB36_X0Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         1.534   501.534    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X0Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.534    
                         clock uncertainty           -0.178   501.355    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.912   500.443    MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0
  -------------------------------------------------------------------
                         required time                        500.443    
                         arrival time                        -474.370    
  -------------------------------------------------------------------
                         slack                                 26.073    

Slack (MET) :             26.077ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram8_reg_1/DIADI[0]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        3.954ns  (logic 0.422ns (10.671%)  route 3.532ns (89.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 501.544 - 500.000 ) 
    Source Clock Delay      (SCD):    1.674ns = ( 470.424 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.674   470.424    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X21Y49         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.422   470.846 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[9]/Q
                         net (fo=8, routed)           3.532   474.379    MicroBlaze_i/BlockRam_0/inst/inWave2[9]
    RAMB18_X0Y5          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram8_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         1.544   501.544    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X0Y5          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram8_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.544    
                         clock uncertainty           -0.178   501.365    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.910   500.455    MicroBlaze_i/BlockRam_0/inst/Ram8_reg_1
  -------------------------------------------------------------------
                         required time                        500.455    
                         arrival time                        -474.378    
  -------------------------------------------------------------------
                         slack                                 26.077    

Slack (MET) :             26.090ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram7_reg_1/DIADI[0]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        3.941ns  (logic 0.422ns (10.707%)  route 3.519ns (89.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 501.544 - 500.000 ) 
    Source Clock Delay      (SCD):    1.674ns = ( 470.424 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.674   470.424    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X21Y49         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.422   470.846 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[9]/Q
                         net (fo=8, routed)           3.519   474.365    MicroBlaze_i/BlockRam_0/inst/inWave2[9]
    RAMB18_X0Y4          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram7_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         1.544   501.544    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X0Y4          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram7_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.544    
                         clock uncertainty           -0.178   501.365    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.910   500.455    MicroBlaze_i/BlockRam_0/inst/Ram7_reg_1
  -------------------------------------------------------------------
                         required time                        500.455    
                         arrival time                        -474.365    
  -------------------------------------------------------------------
                         slack                                 26.090    

Slack (MET) :             26.145ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        4.073ns  (logic 0.524ns (12.867%)  route 3.549ns (87.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 501.539 - 500.000 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 470.406 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.656   470.406    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X32Y26         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.524   470.930 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/Q
                         net (fo=8, routed)           3.549   474.479    MicroBlaze_i/BlockRam_0/inst/inWave1[2]
    RAMB36_X0Y3          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         1.539   501.539    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X0Y3          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.539    
                         clock uncertainty           -0.178   501.360    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737   500.623    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0
  -------------------------------------------------------------------
                         required time                        500.623    
                         arrival time                        -474.479    
  -------------------------------------------------------------------
                         slack                                 26.145    

Slack (MET) :             26.186ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        4.008ns  (logic 0.459ns (11.452%)  route 3.549ns (88.548%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.534ns = ( 501.534 - 500.000 ) 
    Source Clock Delay      (SCD):    1.674ns = ( 470.424 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.674   470.424    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X21Y49         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.459   470.883 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/Q
                         net (fo=8, routed)           3.549   474.432    MicroBlaze_i/BlockRam_0/inst/inWave2[0]
    RAMB36_X0Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         1.534   501.534    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X0Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.534    
                         clock uncertainty           -0.178   501.355    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737   500.618    MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0
  -------------------------------------------------------------------
                         required time                        500.618    
                         arrival time                        -474.432    
  -------------------------------------------------------------------
                         slack                                 26.186    

Slack (MET) :             26.210ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0/DIPADIP[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        4.007ns  (logic 0.459ns (11.456%)  route 3.548ns (88.544%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 501.539 - 500.000 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 470.407 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.657   470.407    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X35Y27         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.459   470.866 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/Q
                         net (fo=8, routed)           3.548   474.414    MicroBlaze_i/BlockRam_0/inst/inWave1[8]
    RAMB36_X0Y3          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         1.539   501.539    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X0Y3          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.539    
                         clock uncertainty           -0.178   501.360    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737   500.623    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0
  -------------------------------------------------------------------
                         required time                        500.623    
                         arrival time                        -474.414    
  -------------------------------------------------------------------
                         slack                                 26.210    

Slack (MET) :             26.227ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0/DIADI[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        3.968ns  (logic 0.459ns (11.569%)  route 3.509ns (88.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.534ns = ( 501.534 - 500.000 ) 
    Source Clock Delay      (SCD):    1.674ns = ( 470.424 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.674   470.424    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X21Y49         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.459   470.883 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/Q
                         net (fo=8, routed)           3.509   474.392    MicroBlaze_i/BlockRam_0/inst/inWave2[4]
    RAMB36_X0Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         1.534   501.534    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X0Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.534    
                         clock uncertainty           -0.178   501.355    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737   500.618    MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0
  -------------------------------------------------------------------
                         required time                        500.618    
                         arrival time                        -474.392    
  -------------------------------------------------------------------
                         slack                                 26.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.776ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_1/inst/Ram11_reg_1/DIADI[1]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.312ns  (logic 0.167ns (53.474%)  route 0.145ns (46.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns = ( 500.874 - 500.000 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 531.813 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.563   531.813    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X28Y45         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.167   531.980 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[10]/Q
                         net (fo=4, routed)           0.145   532.125    MicroBlaze_i/BlockRam_1/inst/inWave3[10]
    RAMB18_X1Y18         RAMB18E1                                     r  MicroBlaze_i/BlockRam_1/inst/Ram11_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         0.874   500.874    MicroBlaze_i/BlockRam_1/inst/Ram1_reg_1_0
    RAMB18_X1Y18         RAMB18E1                                     r  MicroBlaze_i/BlockRam_1/inst/Ram11_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.874    
                         clock uncertainty            0.178   501.053    
    RAMB18_X1Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296   501.349    MicroBlaze_i/BlockRam_1/inst/Ram11_reg_1
  -------------------------------------------------------------------
                         required time                       -501.349    
                         arrival time                         532.125    
  -------------------------------------------------------------------
                         slack                                 30.776    

Slack (MET) :             30.776ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_1/inst/Ram11_reg_1/DIADI[2]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.312ns  (logic 0.167ns (53.474%)  route 0.145ns (46.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns = ( 500.874 - 500.000 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 531.813 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.563   531.813    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X28Y45         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.167   531.980 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[11]/Q
                         net (fo=4, routed)           0.145   532.125    MicroBlaze_i/BlockRam_1/inst/inWave3[11]
    RAMB18_X1Y18         RAMB18E1                                     r  MicroBlaze_i/BlockRam_1/inst/Ram11_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         0.874   500.874    MicroBlaze_i/BlockRam_1/inst/Ram1_reg_1_0
    RAMB18_X1Y18         RAMB18E1                                     r  MicroBlaze_i/BlockRam_1/inst/Ram11_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.874    
                         clock uncertainty            0.178   501.053    
    RAMB18_X1Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296   501.349    MicroBlaze_i/BlockRam_1/inst/Ram11_reg_1
  -------------------------------------------------------------------
                         required time                       -501.349    
                         arrival time                         532.125    
  -------------------------------------------------------------------
                         slack                                 30.776    

Slack (MET) :             30.789ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_1/inst/Ram1_reg_1/DIADI[2]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.324ns  (logic 0.146ns (45.082%)  route 0.178ns (54.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns = ( 500.862 - 500.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 531.803 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.553   531.803    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X33Y27         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.146   531.949 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/Q
                         net (fo=8, routed)           0.178   532.126    MicroBlaze_i/BlockRam_1/inst/inWave1[11]
    RAMB18_X2Y11         RAMB18E1                                     r  MicroBlaze_i/BlockRam_1/inst/Ram1_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         0.862   500.862    MicroBlaze_i/BlockRam_1/inst/Ram1_reg_1_0
    RAMB18_X2Y11         RAMB18E1                                     r  MicroBlaze_i/BlockRam_1/inst/Ram1_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.862    
                         clock uncertainty            0.178   501.041    
    RAMB18_X2Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296   501.337    MicroBlaze_i/BlockRam_1/inst/Ram1_reg_1
  -------------------------------------------------------------------
                         required time                       -501.337    
                         arrival time                         532.126    
  -------------------------------------------------------------------
                         slack                                 30.789    

Slack (MET) :             30.820ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_1/inst/Ram2_reg_1/DIADI[1]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.356ns  (logic 0.167ns (46.885%)  route 0.189ns (53.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns = ( 500.862 - 500.000 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 531.801 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.551   531.801    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X34Y26         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.167   531.968 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/Q
                         net (fo=8, routed)           0.189   532.157    MicroBlaze_i/BlockRam_1/inst/inWave1[10]
    RAMB18_X2Y10         RAMB18E1                                     r  MicroBlaze_i/BlockRam_1/inst/Ram2_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         0.862   500.862    MicroBlaze_i/BlockRam_1/inst/Ram1_reg_1_0
    RAMB18_X2Y10         RAMB18E1                                     r  MicroBlaze_i/BlockRam_1/inst/Ram2_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.862    
                         clock uncertainty            0.178   501.041    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296   501.337    MicroBlaze_i/BlockRam_1/inst/Ram2_reg_1
  -------------------------------------------------------------------
                         required time                       -501.337    
                         arrival time                         532.157    
  -------------------------------------------------------------------
                         slack                                 30.820    

Slack (MET) :             30.822ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_1/inst/Ram1_reg_0/DIADI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.361ns  (logic 0.146ns (40.429%)  route 0.215ns (59.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns = ( 500.867 - 500.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 531.803 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.553   531.803    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X33Y27         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.146   531.949 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/Q
                         net (fo=8, routed)           0.215   532.164    MicroBlaze_i/BlockRam_1/inst/inWave1[5]
    RAMB36_X2Y6          RAMB36E1                                     r  MicroBlaze_i/BlockRam_1/inst/Ram1_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         0.867   500.867    MicroBlaze_i/BlockRam_1/inst/Ram1_reg_1_0
    RAMB36_X2Y6          RAMB36E1                                     r  MicroBlaze_i/BlockRam_1/inst/Ram1_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.867    
                         clock uncertainty            0.178   501.046    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296   501.342    MicroBlaze_i/BlockRam_1/inst/Ram1_reg_0
  -------------------------------------------------------------------
                         required time                       -501.342    
                         arrival time                         532.164    
  -------------------------------------------------------------------
                         slack                                 30.822    

Slack (MET) :             30.848ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_1/inst/Ram11_reg_1/DIADI[0]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.384ns  (logic 0.167ns (43.470%)  route 0.217ns (56.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns = ( 500.874 - 500.000 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 531.813 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.563   531.813    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X28Y45         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.167   531.980 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[9]/Q
                         net (fo=4, routed)           0.217   532.197    MicroBlaze_i/BlockRam_1/inst/inWave3[9]
    RAMB18_X1Y18         RAMB18E1                                     r  MicroBlaze_i/BlockRam_1/inst/Ram11_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         0.874   500.874    MicroBlaze_i/BlockRam_1/inst/Ram1_reg_1_0
    RAMB18_X1Y18         RAMB18E1                                     r  MicroBlaze_i/BlockRam_1/inst/Ram11_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.874    
                         clock uncertainty            0.178   501.053    
    RAMB18_X1Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296   501.349    MicroBlaze_i/BlockRam_1/inst/Ram11_reg_1
  -------------------------------------------------------------------
                         required time                       -501.349    
                         arrival time                         532.197    
  -------------------------------------------------------------------
                         slack                                 30.848    

Slack (MET) :             30.862ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_1/inst/Ram2_reg_1/DIADI[2]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.397ns  (logic 0.146ns (36.788%)  route 0.251ns (63.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns = ( 500.862 - 500.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 531.803 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.553   531.803    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X33Y27         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.146   531.949 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/Q
                         net (fo=8, routed)           0.251   532.199    MicroBlaze_i/BlockRam_1/inst/inWave1[11]
    RAMB18_X2Y10         RAMB18E1                                     r  MicroBlaze_i/BlockRam_1/inst/Ram2_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         0.862   500.862    MicroBlaze_i/BlockRam_1/inst/Ram1_reg_1_0
    RAMB18_X2Y10         RAMB18E1                                     r  MicroBlaze_i/BlockRam_1/inst/Ram2_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.862    
                         clock uncertainty            0.178   501.041    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296   501.337    MicroBlaze_i/BlockRam_1/inst/Ram2_reg_1
  -------------------------------------------------------------------
                         required time                       -501.337    
                         arrival time                         532.199    
  -------------------------------------------------------------------
                         slack                                 30.862    

Slack (MET) :             30.867ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_1/inst/Ram12_reg_0/DIADI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.404ns  (logic 0.167ns (41.362%)  route 0.237ns (58.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns = ( 500.874 - 500.000 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 531.813 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.563   531.813    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X28Y43         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.167   531.980 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/Q
                         net (fo=4, routed)           0.237   532.216    MicroBlaze_i/BlockRam_1/inst/inWave3[7]
    RAMB36_X2Y8          RAMB36E1                                     r  MicroBlaze_i/BlockRam_1/inst/Ram12_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         0.874   500.874    MicroBlaze_i/BlockRam_1/inst/Ram1_reg_1_0
    RAMB36_X2Y8          RAMB36E1                                     r  MicroBlaze_i/BlockRam_1/inst/Ram12_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.874    
                         clock uncertainty            0.178   501.053    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296   501.349    MicroBlaze_i/BlockRam_1/inst/Ram12_reg_0
  -------------------------------------------------------------------
                         required time                       -501.349    
                         arrival time                         532.216    
  -------------------------------------------------------------------
                         slack                                 30.867    

Slack (MET) :             30.872ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_1/inst/Ram1_reg_0/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.414ns  (logic 0.167ns (40.383%)  route 0.247ns (59.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns = ( 500.867 - 500.000 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 531.801 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.551   531.801    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X32Y26         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.167   531.968 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/Q
                         net (fo=8, routed)           0.247   532.214    MicroBlaze_i/BlockRam_1/inst/inWave1[0]
    RAMB36_X2Y6          RAMB36E1                                     r  MicroBlaze_i/BlockRam_1/inst/Ram1_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         0.867   500.867    MicroBlaze_i/BlockRam_1/inst/Ram1_reg_1_0
    RAMB36_X2Y6          RAMB36E1                                     r  MicroBlaze_i/BlockRam_1/inst/Ram1_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.867    
                         clock uncertainty            0.178   501.046    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296   501.342    MicroBlaze_i/BlockRam_1/inst/Ram1_reg_0
  -------------------------------------------------------------------
                         required time                       -501.342    
                         arrival time                         532.214    
  -------------------------------------------------------------------
                         slack                                 30.872    

Slack (MET) :             30.876ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_1/inst/Ram1_reg_1/DIADI[1]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.412ns  (logic 0.167ns (40.528%)  route 0.245ns (59.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns = ( 500.862 - 500.000 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 531.801 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.551   531.801    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X34Y26         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.167   531.968 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/Q
                         net (fo=8, routed)           0.245   532.213    MicroBlaze_i/BlockRam_1/inst/inWave1[10]
    RAMB18_X2Y11         RAMB18E1                                     r  MicroBlaze_i/BlockRam_1/inst/Ram1_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         0.862   500.862    MicroBlaze_i/BlockRam_1/inst/Ram1_reg_1_0
    RAMB18_X2Y11         RAMB18E1                                     r  MicroBlaze_i/BlockRam_1/inst/Ram1_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.862    
                         clock uncertainty            0.178   501.041    
    RAMB18_X2Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296   501.337    MicroBlaze_i/BlockRam_1/inst/Ram1_reg_1
  -------------------------------------------------------------------
                         required time                       -501.337    
                         arrival time                         532.213    
  -------------------------------------------------------------------
                         slack                                 30.876    





---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk_fpga_0

Setup :           47  Failing Endpoints,  Worst Slack       -0.388ns,  Total Violation      -10.617ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.388ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser2_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_1/inst/xcorr1_reg[25]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        3.660ns  (logic 0.583ns (15.929%)  route 3.077ns (84.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 505.183 - 502.500 ) 
    Source Clock Delay      (SCD):    1.664ns = ( 501.664 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         1.664   501.664    MicroBlaze_i/waveParser2_0/inst/clk1Mhz
    SLICE_X25Y36         FDRE                                         r  MicroBlaze_i/waveParser2_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y36         FDRE (Prop_fdre_C_Q)         0.459   502.123 f  MicroBlaze_i/waveParser2_0/inst/resetsignal_reg/Q
                         net (fo=4, routed)           1.429   503.552    MicroBlaze_i/CC_1/inst/reset
    SLICE_X22Y38         LUT6 (Prop_lut6_I5_O)        0.124   503.676 r  MicroBlaze_i/CC_1/inst/xcorr[35]_i_1/O
                         net (fo=64, routed)          1.648   505.324    MicroBlaze_i/CC_1/inst/xcorr[35]_i_1_n_0
    SLICE_X16Y51         FDRE                                         r  MicroBlaze_i/CC_1/inst/xcorr1_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.491   505.183    MicroBlaze_i/CC_1/inst/clk
    SLICE_X16Y51         FDRE                                         r  MicroBlaze_i/CC_1/inst/xcorr1_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.183    
                         clock uncertainty           -0.083   505.100    
    SLICE_X16Y51         FDRE (Setup_fdre_C_CE)      -0.164   504.936    MicroBlaze_i/CC_1/inst/xcorr1_reg[25]
  -------------------------------------------------------------------
                         required time                        504.936    
                         arrival time                        -505.324    
  -------------------------------------------------------------------
                         slack                                 -0.388    

Slack (VIOLATED) :        -0.388ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser2_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_1/inst/xcorr1_reg[26]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        3.660ns  (logic 0.583ns (15.929%)  route 3.077ns (84.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 505.183 - 502.500 ) 
    Source Clock Delay      (SCD):    1.664ns = ( 501.664 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         1.664   501.664    MicroBlaze_i/waveParser2_0/inst/clk1Mhz
    SLICE_X25Y36         FDRE                                         r  MicroBlaze_i/waveParser2_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y36         FDRE (Prop_fdre_C_Q)         0.459   502.123 f  MicroBlaze_i/waveParser2_0/inst/resetsignal_reg/Q
                         net (fo=4, routed)           1.429   503.552    MicroBlaze_i/CC_1/inst/reset
    SLICE_X22Y38         LUT6 (Prop_lut6_I5_O)        0.124   503.676 r  MicroBlaze_i/CC_1/inst/xcorr[35]_i_1/O
                         net (fo=64, routed)          1.648   505.324    MicroBlaze_i/CC_1/inst/xcorr[35]_i_1_n_0
    SLICE_X16Y51         FDRE                                         r  MicroBlaze_i/CC_1/inst/xcorr1_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.491   505.183    MicroBlaze_i/CC_1/inst/clk
    SLICE_X16Y51         FDRE                                         r  MicroBlaze_i/CC_1/inst/xcorr1_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.183    
                         clock uncertainty           -0.083   505.100    
    SLICE_X16Y51         FDRE (Setup_fdre_C_CE)      -0.164   504.936    MicroBlaze_i/CC_1/inst/xcorr1_reg[26]
  -------------------------------------------------------------------
                         required time                        504.936    
                         arrival time                        -505.324    
  -------------------------------------------------------------------
                         slack                                 -0.388    

Slack (VIOLATED) :        -0.388ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser2_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_1/inst/xcorr1_reg[28]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        3.660ns  (logic 0.583ns (15.929%)  route 3.077ns (84.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 505.183 - 502.500 ) 
    Source Clock Delay      (SCD):    1.664ns = ( 501.664 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         1.664   501.664    MicroBlaze_i/waveParser2_0/inst/clk1Mhz
    SLICE_X25Y36         FDRE                                         r  MicroBlaze_i/waveParser2_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y36         FDRE (Prop_fdre_C_Q)         0.459   502.123 f  MicroBlaze_i/waveParser2_0/inst/resetsignal_reg/Q
                         net (fo=4, routed)           1.429   503.552    MicroBlaze_i/CC_1/inst/reset
    SLICE_X22Y38         LUT6 (Prop_lut6_I5_O)        0.124   503.676 r  MicroBlaze_i/CC_1/inst/xcorr[35]_i_1/O
                         net (fo=64, routed)          1.648   505.324    MicroBlaze_i/CC_1/inst/xcorr[35]_i_1_n_0
    SLICE_X16Y51         FDRE                                         r  MicroBlaze_i/CC_1/inst/xcorr1_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.491   505.183    MicroBlaze_i/CC_1/inst/clk
    SLICE_X16Y51         FDRE                                         r  MicroBlaze_i/CC_1/inst/xcorr1_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.183    
                         clock uncertainty           -0.083   505.100    
    SLICE_X16Y51         FDRE (Setup_fdre_C_CE)      -0.164   504.936    MicroBlaze_i/CC_1/inst/xcorr1_reg[28]
  -------------------------------------------------------------------
                         required time                        504.936    
                         arrival time                        -505.324    
  -------------------------------------------------------------------
                         slack                                 -0.388    

Slack (VIOLATED) :        -0.297ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser2_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_1/inst/xcorr1_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        3.531ns  (logic 0.583ns (16.510%)  route 2.948ns (83.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 505.183 - 502.500 ) 
    Source Clock Delay      (SCD):    1.664ns = ( 501.664 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         1.664   501.664    MicroBlaze_i/waveParser2_0/inst/clk1Mhz
    SLICE_X25Y36         FDRE                                         r  MicroBlaze_i/waveParser2_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y36         FDRE (Prop_fdre_C_Q)         0.459   502.123 f  MicroBlaze_i/waveParser2_0/inst/resetsignal_reg/Q
                         net (fo=4, routed)           1.429   503.552    MicroBlaze_i/CC_1/inst/reset
    SLICE_X22Y38         LUT6 (Prop_lut6_I5_O)        0.124   503.676 r  MicroBlaze_i/CC_1/inst/xcorr[35]_i_1/O
                         net (fo=64, routed)          1.519   505.195    MicroBlaze_i/CC_1/inst/xcorr[35]_i_1_n_0
    SLICE_X19Y51         FDRE                                         r  MicroBlaze_i/CC_1/inst/xcorr1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.491   505.183    MicroBlaze_i/CC_1/inst/clk
    SLICE_X19Y51         FDRE                                         r  MicroBlaze_i/CC_1/inst/xcorr1_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.183    
                         clock uncertainty           -0.083   505.100    
    SLICE_X19Y51         FDRE (Setup_fdre_C_CE)      -0.202   504.898    MicroBlaze_i/CC_1/inst/xcorr1_reg[7]
  -------------------------------------------------------------------
                         required time                        504.898    
                         arrival time                        -505.195    
  -------------------------------------------------------------------
                         slack                                 -0.297    

Slack (VIOLATED) :        -0.297ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser2_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_1/inst/xcorr_reg[30]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        3.531ns  (logic 0.583ns (16.510%)  route 2.948ns (83.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 505.183 - 502.500 ) 
    Source Clock Delay      (SCD):    1.664ns = ( 501.664 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         1.664   501.664    MicroBlaze_i/waveParser2_0/inst/clk1Mhz
    SLICE_X25Y36         FDRE                                         r  MicroBlaze_i/waveParser2_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y36         FDRE (Prop_fdre_C_Q)         0.459   502.123 f  MicroBlaze_i/waveParser2_0/inst/resetsignal_reg/Q
                         net (fo=4, routed)           1.429   503.552    MicroBlaze_i/CC_1/inst/reset
    SLICE_X22Y38         LUT6 (Prop_lut6_I5_O)        0.124   503.676 r  MicroBlaze_i/CC_1/inst/xcorr[35]_i_1/O
                         net (fo=64, routed)          1.519   505.195    MicroBlaze_i/CC_1/inst/xcorr[35]_i_1_n_0
    SLICE_X19Y51         FDRE                                         r  MicroBlaze_i/CC_1/inst/xcorr_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.491   505.183    MicroBlaze_i/CC_1/inst/clk
    SLICE_X19Y51         FDRE                                         r  MicroBlaze_i/CC_1/inst/xcorr_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.183    
                         clock uncertainty           -0.083   505.100    
    SLICE_X19Y51         FDRE (Setup_fdre_C_CE)      -0.202   504.898    MicroBlaze_i/CC_1/inst/xcorr_reg[30]
  -------------------------------------------------------------------
                         required time                        504.898    
                         arrival time                        -505.195    
  -------------------------------------------------------------------
                         slack                                 -0.297    

Slack (VIOLATED) :        -0.292ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser2_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_1/inst/xcorr1_reg[16]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        3.520ns  (logic 0.583ns (16.562%)  route 2.937ns (83.438%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 505.177 - 502.500 ) 
    Source Clock Delay      (SCD):    1.664ns = ( 501.664 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         1.664   501.664    MicroBlaze_i/waveParser2_0/inst/clk1Mhz
    SLICE_X25Y36         FDRE                                         r  MicroBlaze_i/waveParser2_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y36         FDRE (Prop_fdre_C_Q)         0.459   502.123 f  MicroBlaze_i/waveParser2_0/inst/resetsignal_reg/Q
                         net (fo=4, routed)           1.429   503.552    MicroBlaze_i/CC_1/inst/reset
    SLICE_X22Y38         LUT6 (Prop_lut6_I5_O)        0.124   503.676 r  MicroBlaze_i/CC_1/inst/xcorr[35]_i_1/O
                         net (fo=64, routed)          1.508   505.184    MicroBlaze_i/CC_1/inst/xcorr[35]_i_1_n_0
    SLICE_X22Y53         FDRE                                         r  MicroBlaze_i/CC_1/inst/xcorr1_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.485   505.177    MicroBlaze_i/CC_1/inst/clk
    SLICE_X22Y53         FDRE                                         r  MicroBlaze_i/CC_1/inst/xcorr1_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.177    
                         clock uncertainty           -0.083   505.094    
    SLICE_X22Y53         FDRE (Setup_fdre_C_CE)      -0.202   504.892    MicroBlaze_i/CC_1/inst/xcorr1_reg[16]
  -------------------------------------------------------------------
                         required time                        504.892    
                         arrival time                        -505.184    
  -------------------------------------------------------------------
                         slack                                 -0.292    

Slack (VIOLATED) :        -0.292ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser2_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_1/inst/xcorr1_reg[18]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        3.520ns  (logic 0.583ns (16.562%)  route 2.937ns (83.438%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 505.177 - 502.500 ) 
    Source Clock Delay      (SCD):    1.664ns = ( 501.664 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         1.664   501.664    MicroBlaze_i/waveParser2_0/inst/clk1Mhz
    SLICE_X25Y36         FDRE                                         r  MicroBlaze_i/waveParser2_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y36         FDRE (Prop_fdre_C_Q)         0.459   502.123 f  MicroBlaze_i/waveParser2_0/inst/resetsignal_reg/Q
                         net (fo=4, routed)           1.429   503.552    MicroBlaze_i/CC_1/inst/reset
    SLICE_X22Y38         LUT6 (Prop_lut6_I5_O)        0.124   503.676 r  MicroBlaze_i/CC_1/inst/xcorr[35]_i_1/O
                         net (fo=64, routed)          1.508   505.184    MicroBlaze_i/CC_1/inst/xcorr[35]_i_1_n_0
    SLICE_X22Y53         FDRE                                         r  MicroBlaze_i/CC_1/inst/xcorr1_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.485   505.177    MicroBlaze_i/CC_1/inst/clk
    SLICE_X22Y53         FDRE                                         r  MicroBlaze_i/CC_1/inst/xcorr1_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.177    
                         clock uncertainty           -0.083   505.094    
    SLICE_X22Y53         FDRE (Setup_fdre_C_CE)      -0.202   504.892    MicroBlaze_i/CC_1/inst/xcorr1_reg[18]
  -------------------------------------------------------------------
                         required time                        504.892    
                         arrival time                        -505.184    
  -------------------------------------------------------------------
                         slack                                 -0.292    

Slack (VIOLATED) :        -0.292ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser2_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_1/inst/xcorr1_reg[19]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        3.520ns  (logic 0.583ns (16.562%)  route 2.937ns (83.438%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 505.177 - 502.500 ) 
    Source Clock Delay      (SCD):    1.664ns = ( 501.664 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         1.664   501.664    MicroBlaze_i/waveParser2_0/inst/clk1Mhz
    SLICE_X25Y36         FDRE                                         r  MicroBlaze_i/waveParser2_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y36         FDRE (Prop_fdre_C_Q)         0.459   502.123 f  MicroBlaze_i/waveParser2_0/inst/resetsignal_reg/Q
                         net (fo=4, routed)           1.429   503.552    MicroBlaze_i/CC_1/inst/reset
    SLICE_X22Y38         LUT6 (Prop_lut6_I5_O)        0.124   503.676 r  MicroBlaze_i/CC_1/inst/xcorr[35]_i_1/O
                         net (fo=64, routed)          1.508   505.184    MicroBlaze_i/CC_1/inst/xcorr[35]_i_1_n_0
    SLICE_X22Y53         FDRE                                         r  MicroBlaze_i/CC_1/inst/xcorr1_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.485   505.177    MicroBlaze_i/CC_1/inst/clk
    SLICE_X22Y53         FDRE                                         r  MicroBlaze_i/CC_1/inst/xcorr1_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.177    
                         clock uncertainty           -0.083   505.094    
    SLICE_X22Y53         FDRE (Setup_fdre_C_CE)      -0.202   504.892    MicroBlaze_i/CC_1/inst/xcorr1_reg[19]
  -------------------------------------------------------------------
                         required time                        504.892    
                         arrival time                        -505.184    
  -------------------------------------------------------------------
                         slack                                 -0.292    

Slack (VIOLATED) :        -0.292ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser2_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_1/inst/xcorr1_reg[20]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        3.520ns  (logic 0.583ns (16.562%)  route 2.937ns (83.438%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 505.177 - 502.500 ) 
    Source Clock Delay      (SCD):    1.664ns = ( 501.664 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         1.664   501.664    MicroBlaze_i/waveParser2_0/inst/clk1Mhz
    SLICE_X25Y36         FDRE                                         r  MicroBlaze_i/waveParser2_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y36         FDRE (Prop_fdre_C_Q)         0.459   502.123 f  MicroBlaze_i/waveParser2_0/inst/resetsignal_reg/Q
                         net (fo=4, routed)           1.429   503.552    MicroBlaze_i/CC_1/inst/reset
    SLICE_X22Y38         LUT6 (Prop_lut6_I5_O)        0.124   503.676 r  MicroBlaze_i/CC_1/inst/xcorr[35]_i_1/O
                         net (fo=64, routed)          1.508   505.184    MicroBlaze_i/CC_1/inst/xcorr[35]_i_1_n_0
    SLICE_X22Y53         FDRE                                         r  MicroBlaze_i/CC_1/inst/xcorr1_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.485   505.177    MicroBlaze_i/CC_1/inst/clk
    SLICE_X22Y53         FDRE                                         r  MicroBlaze_i/CC_1/inst/xcorr1_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.177    
                         clock uncertainty           -0.083   505.094    
    SLICE_X22Y53         FDRE (Setup_fdre_C_CE)      -0.202   504.892    MicroBlaze_i/CC_1/inst/xcorr1_reg[20]
  -------------------------------------------------------------------
                         required time                        504.892    
                         arrival time                        -505.184    
  -------------------------------------------------------------------
                         slack                                 -0.292    

Slack (VIOLATED) :        -0.282ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser2_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_1/inst/xcorr1_reg[13]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        3.511ns  (logic 0.583ns (16.606%)  route 2.928ns (83.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 505.178 - 502.500 ) 
    Source Clock Delay      (SCD):    1.664ns = ( 501.664 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         1.664   501.664    MicroBlaze_i/waveParser2_0/inst/clk1Mhz
    SLICE_X25Y36         FDRE                                         r  MicroBlaze_i/waveParser2_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y36         FDRE (Prop_fdre_C_Q)         0.459   502.123 f  MicroBlaze_i/waveParser2_0/inst/resetsignal_reg/Q
                         net (fo=4, routed)           1.429   503.552    MicroBlaze_i/CC_1/inst/reset
    SLICE_X22Y38         LUT6 (Prop_lut6_I5_O)        0.124   503.676 r  MicroBlaze_i/CC_1/inst/xcorr[35]_i_1/O
                         net (fo=64, routed)          1.499   505.175    MicroBlaze_i/CC_1/inst/xcorr[35]_i_1_n_0
    SLICE_X25Y51         FDRE                                         r  MicroBlaze_i/CC_1/inst/xcorr1_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.486   505.178    MicroBlaze_i/CC_1/inst/clk
    SLICE_X25Y51         FDRE                                         r  MicroBlaze_i/CC_1/inst/xcorr1_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.178    
                         clock uncertainty           -0.083   505.095    
    SLICE_X25Y51         FDRE (Setup_fdre_C_CE)      -0.202   504.893    MicroBlaze_i/CC_1/inst/xcorr1_reg[13]
  -------------------------------------------------------------------
                         required time                        504.893    
                         arrival time                        -505.175    
  -------------------------------------------------------------------
                         slack                                 -0.282    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.117ns  (arrival time - required time)
  Source:                 MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                            (clock source 'clk1Mhz'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@997.500ns - clk1Mhz rise@1000.000ns)
  Data Path Delay:        1.989ns  (logic 0.100ns (5.026%)  route 1.889ns (94.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 1000.454 - 997.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1000.000 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz rise edge) 1000.000  1000.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.000 r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         1.889  1001.889    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG
    SLICE_X28Y72         LUT3 (Prop_lut3_I2_O)        0.100  1001.989 r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1/O
                         net (fo=1, routed)           0.000  1001.989    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1_n_0
    SLICE_X28Y72         FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    997.500   997.500 f  
    PS7_X0Y0             PS7                          0.000   997.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   998.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   998.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.646  1000.454    MicroBlaze_i/clk1Mhz_0/inst/clk
    SLICE_X28Y72         FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/C  (IS_INVERTED)
                         clock pessimism              0.000  1000.454    
                         clock uncertainty            0.083  1000.537    
    SLICE_X28Y72         FDRE (Hold_fdre_C_D)         0.336  1000.873    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg
  -------------------------------------------------------------------
                         required time                      -1000.873    
                         arrival time                        1001.990    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             2.320ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/clkcorr_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        1.643ns  (logic 0.470ns (28.603%)  route 1.173ns (71.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.964ns = ( 500.464 - 497.500 ) 
    Source Clock Delay      (SCD):    1.495ns = ( 501.495 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         1.495   501.495    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X11Y21         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.370   501.865 r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=4, routed)           1.173   503.039    MicroBlaze_i/CC_0/inst/reset
    SLICE_X15Y24         LUT6 (Prop_lut6_I4_O)        0.100   503.139 r  MicroBlaze_i/CC_0/inst/clkcorr_i_1/O
                         net (fo=1, routed)           0.000   503.139    MicroBlaze_i/CC_0/inst/clkcorr_i_1_n_0
    SLICE_X15Y24         FDRE                                         r  MicroBlaze_i/CC_0/inst/clkcorr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   498.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   498.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.656   500.464    MicroBlaze_i/CC_0/inst/clk
    SLICE_X15Y24         FDRE                                         r  MicroBlaze_i/CC_0/inst/clkcorr_reg/C  (IS_INVERTED)
                         clock pessimism              0.000   500.464    
                         clock uncertainty            0.083   500.547    
    SLICE_X15Y24         FDRE (Hold_fdre_C_D)         0.272   500.819    MicroBlaze_i/CC_0/inst/clkcorr_reg
  -------------------------------------------------------------------
                         required time                       -500.819    
                         arrival time                         503.139    
  -------------------------------------------------------------------
                         slack                                  2.320    

Slack (MET) :             2.447ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/count_reg[12]/S
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.679ns  (logic 0.191ns (28.146%)  route 0.488ns (71.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns = ( 498.691 - 497.500 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 500.556 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         0.556   500.556    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X11Y21         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.146   500.702 r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=4, routed)           0.234   500.935    MicroBlaze_i/CC_0/inst/reset
    SLICE_X10Y23         LUT6 (Prop_lut6_I5_O)        0.045   500.980 r  MicroBlaze_i/CC_0/inst/count[15]_i_1/O
                         net (fo=16, routed)          0.254   501.234    MicroBlaze_i/CC_0/inst/count[15]_i_1_n_0
    SLICE_X8Y22          FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   497.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   497.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.821   498.691    MicroBlaze_i/CC_0/inst/clk
    SLICE_X8Y22          FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.000   498.691    
                         clock uncertainty            0.083   498.774    
    SLICE_X8Y22          FDSE (Hold_fdse_C_S)         0.013   498.787    MicroBlaze_i/CC_0/inst/count_reg[12]
  -------------------------------------------------------------------
                         required time                       -498.787    
                         arrival time                         501.234    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             2.447ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/count_reg[13]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.679ns  (logic 0.191ns (28.146%)  route 0.488ns (71.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns = ( 498.691 - 497.500 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 500.556 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         0.556   500.556    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X11Y21         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.146   500.702 r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=4, routed)           0.234   500.935    MicroBlaze_i/CC_0/inst/reset
    SLICE_X10Y23         LUT6 (Prop_lut6_I5_O)        0.045   500.980 r  MicroBlaze_i/CC_0/inst/count[15]_i_1/O
                         net (fo=16, routed)          0.254   501.234    MicroBlaze_i/CC_0/inst/count[15]_i_1_n_0
    SLICE_X8Y22          FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   497.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   497.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.821   498.691    MicroBlaze_i/CC_0/inst/clk
    SLICE_X8Y22          FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.000   498.691    
                         clock uncertainty            0.083   498.774    
    SLICE_X8Y22          FDRE (Hold_fdre_C_R)         0.013   498.787    MicroBlaze_i/CC_0/inst/count_reg[13]
  -------------------------------------------------------------------
                         required time                       -498.787    
                         arrival time                         501.234    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             2.447ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/count_reg[14]/S
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.679ns  (logic 0.191ns (28.146%)  route 0.488ns (71.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns = ( 498.691 - 497.500 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 500.556 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         0.556   500.556    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X11Y21         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.146   500.702 r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=4, routed)           0.234   500.935    MicroBlaze_i/CC_0/inst/reset
    SLICE_X10Y23         LUT6 (Prop_lut6_I5_O)        0.045   500.980 r  MicroBlaze_i/CC_0/inst/count[15]_i_1/O
                         net (fo=16, routed)          0.254   501.234    MicroBlaze_i/CC_0/inst/count[15]_i_1_n_0
    SLICE_X8Y22          FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   497.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   497.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.821   498.691    MicroBlaze_i/CC_0/inst/clk
    SLICE_X8Y22          FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.000   498.691    
                         clock uncertainty            0.083   498.774    
    SLICE_X8Y22          FDSE (Hold_fdse_C_S)         0.013   498.787    MicroBlaze_i/CC_0/inst/count_reg[14]
  -------------------------------------------------------------------
                         required time                       -498.787    
                         arrival time                         501.234    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             2.447ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/count_reg[15]/S
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.679ns  (logic 0.191ns (28.146%)  route 0.488ns (71.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns = ( 498.691 - 497.500 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 500.556 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         0.556   500.556    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X11Y21         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.146   500.702 r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=4, routed)           0.234   500.935    MicroBlaze_i/CC_0/inst/reset
    SLICE_X10Y23         LUT6 (Prop_lut6_I5_O)        0.045   500.980 r  MicroBlaze_i/CC_0/inst/count[15]_i_1/O
                         net (fo=16, routed)          0.254   501.234    MicroBlaze_i/CC_0/inst/count[15]_i_1_n_0
    SLICE_X8Y22          FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   497.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   497.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.821   498.691    MicroBlaze_i/CC_0/inst/clk
    SLICE_X8Y22          FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.000   498.691    
                         clock uncertainty            0.083   498.774    
    SLICE_X8Y22          FDSE (Hold_fdse_C_S)         0.013   498.787    MicroBlaze_i/CC_0/inst/count_reg[15]
  -------------------------------------------------------------------
                         required time                       -498.787    
                         arrival time                         501.234    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             2.486ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/count_reg[0]/S
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.720ns  (logic 0.191ns (26.516%)  route 0.529ns (73.490%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns = ( 498.694 - 497.500 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 500.556 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         0.556   500.556    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X11Y21         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.146   500.702 r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=4, routed)           0.234   500.935    MicroBlaze_i/CC_0/inst/reset
    SLICE_X10Y23         LUT6 (Prop_lut6_I5_O)        0.045   500.980 r  MicroBlaze_i/CC_0/inst/count[15]_i_1/O
                         net (fo=16, routed)          0.296   501.276    MicroBlaze_i/CC_0/inst/count[15]_i_1_n_0
    SLICE_X8Y19          FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   497.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   497.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.824   498.694    MicroBlaze_i/CC_0/inst/clk
    SLICE_X8Y19          FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   498.694    
                         clock uncertainty            0.083   498.777    
    SLICE_X8Y19          FDSE (Hold_fdse_C_S)         0.013   498.790    MicroBlaze_i/CC_0/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                       -498.790    
                         arrival time                         501.276    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.486ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/count_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.720ns  (logic 0.191ns (26.516%)  route 0.529ns (73.490%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns = ( 498.694 - 497.500 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 500.556 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         0.556   500.556    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X11Y21         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.146   500.702 r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=4, routed)           0.234   500.935    MicroBlaze_i/CC_0/inst/reset
    SLICE_X10Y23         LUT6 (Prop_lut6_I5_O)        0.045   500.980 r  MicroBlaze_i/CC_0/inst/count[15]_i_1/O
                         net (fo=16, routed)          0.296   501.276    MicroBlaze_i/CC_0/inst/count[15]_i_1_n_0
    SLICE_X8Y19          FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   497.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   497.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.824   498.694    MicroBlaze_i/CC_0/inst/clk
    SLICE_X8Y19          FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000   498.694    
                         clock uncertainty            0.083   498.777    
    SLICE_X8Y19          FDRE (Hold_fdre_C_R)         0.013   498.790    MicroBlaze_i/CC_0/inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                       -498.790    
                         arrival time                         501.276    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.486ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/count_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.720ns  (logic 0.191ns (26.516%)  route 0.529ns (73.490%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns = ( 498.694 - 497.500 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 500.556 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         0.556   500.556    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X11Y21         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.146   500.702 r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=4, routed)           0.234   500.935    MicroBlaze_i/CC_0/inst/reset
    SLICE_X10Y23         LUT6 (Prop_lut6_I5_O)        0.045   500.980 r  MicroBlaze_i/CC_0/inst/count[15]_i_1/O
                         net (fo=16, routed)          0.296   501.276    MicroBlaze_i/CC_0/inst/count[15]_i_1_n_0
    SLICE_X8Y19          FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   497.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   497.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.824   498.694    MicroBlaze_i/CC_0/inst/clk
    SLICE_X8Y19          FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000   498.694    
                         clock uncertainty            0.083   498.777    
    SLICE_X8Y19          FDRE (Hold_fdre_C_R)         0.013   498.790    MicroBlaze_i/CC_0/inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                       -498.790    
                         arrival time                         501.276    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.558ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/countMulti_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.787ns  (logic 0.191ns (24.255%)  route 0.596ns (75.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns = ( 498.689 - 497.500 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 500.556 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=299, routed)         0.556   500.556    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X11Y21         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.146   500.702 r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=4, routed)           0.286   500.987    MicroBlaze_i/CC_0/inst/reset
    SLICE_X12Y24         LUT6 (Prop_lut6_I0_O)        0.045   501.032 r  MicroBlaze_i/CC_0/inst/countMulti[0]_i_1/O
                         net (fo=16, routed)          0.311   501.343    MicroBlaze_i/CC_0/inst/countMulti[0]_i_1_n_0
    SLICE_X12Y26         FDRE                                         r  MicroBlaze_i/CC_0/inst/countMulti_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   497.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   497.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.819   498.689    MicroBlaze_i/CC_0/inst/clk
    SLICE_X12Y26         FDRE                                         r  MicroBlaze_i/CC_0/inst/countMulti_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000   498.689    
                         clock uncertainty            0.083   498.772    
    SLICE_X12Y26         FDRE (Hold_fdre_C_R)         0.013   498.785    MicroBlaze_i/CC_0/inst/countMulti_reg[4]
  -------------------------------------------------------------------
                         required time                       -498.785    
                         arrival time                         501.343    
  -------------------------------------------------------------------
                         slack                                  2.558    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.263ns  (logic 0.124ns (5.479%)  route 2.139ns (94.521%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.844     1.844    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X16Y56         LUT1 (Prop_lut1_I0_O)        0.124     1.968 r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.295     2.263    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X17Y56         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.490     2.682    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X17Y56         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.906ns  (logic 0.045ns (4.967%)  route 0.861ns (95.033%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.756     0.756    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X16Y56         LUT1 (Prop_lut1_I0_O)        0.045     0.801 r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.105     0.906    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X17Y56         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.830     1.200    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X17Y56         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           140 Endpoints
Min Delay           140 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.460ns  (logic 0.580ns (16.764%)  route 2.880ns (83.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.668     2.976    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y59          FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.456     3.432 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.266     5.698    <hidden>
    SLICE_X12Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.822 f  <hidden>
                         net (fo=3, routed)           0.613     6.436    <hidden>
    SLICE_X12Y38         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.504     2.696    <hidden>
    SLICE_X12Y38         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.460ns  (logic 0.580ns (16.764%)  route 2.880ns (83.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.668     2.976    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y59          FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.456     3.432 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.266     5.698    <hidden>
    SLICE_X12Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.822 f  <hidden>
                         net (fo=3, routed)           0.613     6.436    <hidden>
    SLICE_X12Y38         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.504     2.696    <hidden>
    SLICE_X12Y38         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.460ns  (logic 0.580ns (16.764%)  route 2.880ns (83.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.668     2.976    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y59          FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.456     3.432 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.266     5.698    <hidden>
    SLICE_X12Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.822 f  <hidden>
                         net (fo=3, routed)           0.613     6.436    <hidden>
    SLICE_X12Y38         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.504     2.696    <hidden>
    SLICE_X12Y38         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.334ns  (logic 0.609ns (18.265%)  route 2.725ns (81.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.668     2.976    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y59          FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.456     3.432 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.090     5.522    <hidden>
    SLICE_X9Y35          LUT1 (Prop_lut1_I0_O)        0.153     5.675 f  <hidden>
                         net (fo=3, routed)           0.636     6.310    <hidden>
    SLICE_X9Y35          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.502     2.694    <hidden>
    SLICE_X9Y35          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.334ns  (logic 0.609ns (18.265%)  route 2.725ns (81.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.668     2.976    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y59          FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.456     3.432 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.090     5.522    <hidden>
    SLICE_X9Y35          LUT1 (Prop_lut1_I0_O)        0.153     5.675 f  <hidden>
                         net (fo=3, routed)           0.636     6.310    <hidden>
    SLICE_X9Y35          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.502     2.694    <hidden>
    SLICE_X9Y35          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.334ns  (logic 0.609ns (18.265%)  route 2.725ns (81.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.668     2.976    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y59          FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.456     3.432 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.090     5.522    <hidden>
    SLICE_X9Y35          LUT1 (Prop_lut1_I0_O)        0.153     5.675 f  <hidden>
                         net (fo=3, routed)           0.636     6.310    <hidden>
    SLICE_X9Y35          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.502     2.694    <hidden>
    SLICE_X9Y35          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.190ns  (logic 0.609ns (19.092%)  route 2.581ns (80.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.668     2.976    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y59          FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.456     3.432 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.949     5.381    <hidden>
    SLICE_X9Y37          LUT1 (Prop_lut1_I0_O)        0.153     5.534 f  <hidden>
                         net (fo=3, routed)           0.631     6.166    <hidden>
    SLICE_X10Y37         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.503     2.695    <hidden>
    SLICE_X10Y37         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.190ns  (logic 0.609ns (19.092%)  route 2.581ns (80.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.668     2.976    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y59          FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.456     3.432 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.949     5.381    <hidden>
    SLICE_X9Y37          LUT1 (Prop_lut1_I0_O)        0.153     5.534 f  <hidden>
                         net (fo=3, routed)           0.631     6.166    <hidden>
    SLICE_X10Y37         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.503     2.695    <hidden>
    SLICE_X10Y37         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.190ns  (logic 0.609ns (19.092%)  route 2.581ns (80.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.668     2.976    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y59          FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.456     3.432 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.949     5.381    <hidden>
    SLICE_X9Y37          LUT1 (Prop_lut1_I0_O)        0.153     5.534 f  <hidden>
                         net (fo=3, routed)           0.631     6.166    <hidden>
    SLICE_X10Y37         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.503     2.695    <hidden>
    SLICE_X10Y37         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.158ns  (logic 0.580ns (18.364%)  route 2.578ns (81.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.668     2.976    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y59          FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.456     3.432 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.090     5.522    <hidden>
    SLICE_X9Y35          LUT1 (Prop_lut1_I0_O)        0.124     5.646 f  <hidden>
                         net (fo=3, routed)           0.489     6.134    <hidden>
    SLICE_X10Y35         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.502     2.694    <hidden>
    SLICE_X10Y35         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.804%)  route 0.220ns (54.196%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.561     0.902    MicroBlaze_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y56         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  MicroBlaze_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.220     1.263    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X14Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.308 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.308    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X14Y56         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.830     1.200    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X14Y56         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.441ns  (logic 0.204ns (46.239%)  route 0.237ns (53.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.599     0.940    <hidden>
    RAMB36_X0Y11         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.204     1.144 r  <hidden>
                         net (fo=1, routed)           0.237     1.381    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[20]
    SLICE_X9Y54          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.833     1.203    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X9Y54          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.204ns (44.799%)  route 0.251ns (55.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.603     0.944    <hidden>
    RAMB36_X0Y9          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.204     1.148 r  <hidden>
                         net (fo=1, routed)           0.251     1.399    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[7]
    SLICE_X8Y47          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.835     1.205    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X8Y47          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.472ns  (logic 0.204ns (43.179%)  route 0.268ns (56.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.599     0.940    <hidden>
    RAMB36_X0Y11         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.204     1.144 r  <hidden>
                         net (fo=1, routed)           0.268     1.412    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[18]
    SLICE_X12Y55         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.833     1.203    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X12Y55         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.472ns  (logic 0.204ns (43.179%)  route 0.268ns (56.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.599     0.940    <hidden>
    RAMB36_X0Y11         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.204     1.144 r  <hidden>
                         net (fo=1, routed)           0.268     1.412    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[21]
    SLICE_X12Y58         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.832     1.202    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X12Y58         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.473ns  (logic 0.204ns (43.157%)  route 0.269ns (56.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.602     0.943    <hidden>
    RAMB36_X0Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.204     1.147 r  <hidden>
                         net (fo=1, routed)           0.269     1.415    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[16]
    SLICE_X12Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.833     1.203    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X12Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.484ns  (logic 0.204ns (42.176%)  route 0.280ns (57.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.602     0.943    <hidden>
    RAMB36_X0Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.204     1.147 r  <hidden>
                         net (fo=1, routed)           0.280     1.426    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[13]
    SLICE_X11Y38         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.832     1.202    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X11Y38         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.487ns  (logic 0.204ns (41.916%)  route 0.283ns (58.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.602     0.943    <hidden>
    RAMB36_X0Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.204     1.147 r  <hidden>
                         net (fo=1, routed)           0.283     1.429    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[11]
    SLICE_X10Y38         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.832     1.202    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X10Y38         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.497ns  (logic 0.204ns (41.006%)  route 0.293ns (58.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.602     0.943    <hidden>
    RAMB36_X0Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.204     1.147 r  <hidden>
                         net (fo=1, routed)           0.293     1.440    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[10]
    SLICE_X9Y39          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.832     1.202    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X9Y39          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.500ns  (logic 0.204ns (40.825%)  route 0.296ns (59.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.602     0.943    <hidden>
    RAMB36_X0Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.204     1.147 r  <hidden>
                         net (fo=1, routed)           0.296     1.442    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[9]
    SLICE_X7Y38          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.832     1.202    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X7Y38          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_MicroBlaze_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_MicroBlaze_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_MicroBlaze_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.677     4.177    MicroBlaze_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     0.639 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     2.399    MicroBlaze_i/clk_wiz_0/inst/clkfbout_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     4.177    MicroBlaze_i/clk_wiz_0/inst/clkfbout_buf_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_MicroBlaze_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clkfbout_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clkfbout_buf_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/XCorrOutputManager_0/inst/XCORR_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.364ns  (logic 0.666ns (19.799%)  route 2.698ns (80.201%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE                         0.000     0.000 r  MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/C
    SLICE_X24Y39         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/Q
                         net (fo=64, routed)          2.698     3.216    MicroBlaze_i/XCorrOutputManager_0/inst/state
    SLICE_X10Y39         LUT3 (Prop_lut3_I2_O)        0.148     3.364 r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR[11]_i_1/O
                         net (fo=1, routed)           0.000     3.364    MicroBlaze_i/XCorrOutputManager_0/inst/p_0_in[11]
    SLICE_X10Y39         FDRE                                         r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     3.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.505     5.198    MicroBlaze_i/XCorrOutputManager_0/inst/clk
    SLICE_X10Y39         FDRE                                         r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR_reg[11]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/XCorrOutputManager_0/inst/XCORR_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.349ns  (logic 0.668ns (19.945%)  route 2.681ns (80.055%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE                         0.000     0.000 r  MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/C
    SLICE_X24Y39         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/Q
                         net (fo=64, routed)          2.681     3.199    MicroBlaze_i/XCorrOutputManager_0/inst/state
    SLICE_X10Y43         LUT3 (Prop_lut3_I2_O)        0.150     3.349 r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR[13]_i_1/O
                         net (fo=1, routed)           0.000     3.349    MicroBlaze_i/XCorrOutputManager_0/inst/p_0_in[13]
    SLICE_X10Y43         FDRE                                         r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     3.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.507     5.200    MicroBlaze_i/XCorrOutputManager_0/inst/clk
    SLICE_X10Y43         FDRE                                         r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR_reg[13]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/XCorrOutputManager_0/inst/XCORR_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.341ns  (logic 0.670ns (20.053%)  route 2.671ns (79.947%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE                         0.000     0.000 r  MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/C
    SLICE_X24Y39         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/Q
                         net (fo=64, routed)          2.671     3.189    MicroBlaze_i/XCorrOutputManager_0/inst/state
    SLICE_X10Y43         LUT3 (Prop_lut3_I2_O)        0.152     3.341 r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR[15]_i_1/O
                         net (fo=1, routed)           0.000     3.341    MicroBlaze_i/XCorrOutputManager_0/inst/p_0_in[15]
    SLICE_X10Y43         FDRE                                         r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     3.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.507     5.200    MicroBlaze_i/XCorrOutputManager_0/inst/clk
    SLICE_X10Y43         FDRE                                         r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR_reg[15]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/XCorrOutputManager_0/inst/XCORR_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.340ns  (logic 0.642ns (19.223%)  route 2.698ns (80.777%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE                         0.000     0.000 r  MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/C
    SLICE_X24Y39         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/Q
                         net (fo=64, routed)          2.698     3.216    MicroBlaze_i/XCorrOutputManager_0/inst/state
    SLICE_X10Y39         LUT3 (Prop_lut3_I2_O)        0.124     3.340 r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR[10]_i_1/O
                         net (fo=1, routed)           0.000     3.340    MicroBlaze_i/XCorrOutputManager_0/inst/p_0_in[10]
    SLICE_X10Y39         FDRE                                         r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     3.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.505     5.198    MicroBlaze_i/XCorrOutputManager_0/inst/clk
    SLICE_X10Y39         FDRE                                         r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR_reg[10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/XCorrOutputManager_0/inst/XCORR_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.323ns  (logic 0.642ns (19.319%)  route 2.681ns (80.681%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE                         0.000     0.000 r  MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/C
    SLICE_X24Y39         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/Q
                         net (fo=64, routed)          2.681     3.199    MicroBlaze_i/XCorrOutputManager_0/inst/state
    SLICE_X10Y43         LUT3 (Prop_lut3_I2_O)        0.124     3.323 r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR[12]_i_1/O
                         net (fo=1, routed)           0.000     3.323    MicroBlaze_i/XCorrOutputManager_0/inst/p_0_in[12]
    SLICE_X10Y43         FDRE                                         r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     3.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.507     5.200    MicroBlaze_i/XCorrOutputManager_0/inst/clk
    SLICE_X10Y43         FDRE                                         r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR_reg[12]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/XCorrOutputManager_0/inst/XCORR_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.313ns  (logic 0.642ns (19.377%)  route 2.671ns (80.623%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE                         0.000     0.000 r  MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/C
    SLICE_X24Y39         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/Q
                         net (fo=64, routed)          2.671     3.189    MicroBlaze_i/XCorrOutputManager_0/inst/state
    SLICE_X10Y43         LUT3 (Prop_lut3_I2_O)        0.124     3.313 r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR[14]_i_1/O
                         net (fo=1, routed)           0.000     3.313    MicroBlaze_i/XCorrOutputManager_0/inst/p_0_in[14]
    SLICE_X10Y43         FDRE                                         r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     3.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.507     5.200    MicroBlaze_i/XCorrOutputManager_0/inst/clk
    SLICE_X10Y43         FDRE                                         r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR_reg[14]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/XCorrOutputManager_0/inst/XCORR_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.181ns  (logic 0.668ns (20.998%)  route 2.513ns (79.002%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE                         0.000     0.000 r  MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/C
    SLICE_X24Y39         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/Q
                         net (fo=64, routed)          2.513     3.031    MicroBlaze_i/XCorrOutputManager_0/inst/state
    SLICE_X10Y45         LUT3 (Prop_lut3_I2_O)        0.150     3.181 r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR[1]_i_1/O
                         net (fo=1, routed)           0.000     3.181    MicroBlaze_i/XCorrOutputManager_0/inst/p_0_in[1]
    SLICE_X10Y45         FDRE                                         r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     3.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.507     5.200    MicroBlaze_i/XCorrOutputManager_0/inst/clk
    SLICE_X10Y45         FDRE                                         r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/XCorrOutputManager_0/inst/XCORR_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.173ns  (logic 0.670ns (21.114%)  route 2.503ns (78.886%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE                         0.000     0.000 r  MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/C
    SLICE_X24Y39         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/Q
                         net (fo=64, routed)          2.503     3.021    MicroBlaze_i/XCorrOutputManager_0/inst/state
    SLICE_X10Y45         LUT3 (Prop_lut3_I2_O)        0.152     3.173 r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR[3]_i_1/O
                         net (fo=1, routed)           0.000     3.173    MicroBlaze_i/XCorrOutputManager_0/inst/p_0_in[3]
    SLICE_X10Y45         FDRE                                         r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     3.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.507     5.200    MicroBlaze_i/XCorrOutputManager_0/inst/clk
    SLICE_X10Y45         FDRE                                         r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/XCorrOutputManager_0/inst/XCORR_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.155ns  (logic 0.642ns (20.347%)  route 2.513ns (79.653%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE                         0.000     0.000 r  MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/C
    SLICE_X24Y39         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/Q
                         net (fo=64, routed)          2.513     3.031    MicroBlaze_i/XCorrOutputManager_0/inst/state
    SLICE_X10Y45         LUT3 (Prop_lut3_I2_O)        0.124     3.155 r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR[0]_i_1/O
                         net (fo=1, routed)           0.000     3.155    MicroBlaze_i/XCorrOutputManager_0/inst/p_0_in[0]
    SLICE_X10Y45         FDRE                                         r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     3.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.507     5.200    MicroBlaze_i/XCorrOutputManager_0/inst/clk
    SLICE_X10Y45         FDRE                                         r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/XCorrOutputManager_0/inst/XCORR_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.145ns  (logic 0.642ns (20.412%)  route 2.503ns (79.588%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE                         0.000     0.000 r  MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/C
    SLICE_X24Y39         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/Q
                         net (fo=64, routed)          2.503     3.021    MicroBlaze_i/XCorrOutputManager_0/inst/state
    SLICE_X10Y45         LUT3 (Prop_lut3_I2_O)        0.124     3.145 r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR[2]_i_1/O
                         net (fo=1, routed)           0.000     3.145    MicroBlaze_i/XCorrOutputManager_0/inst/p_0_in[2]
    SLICE_X10Y45         FDRE                                         r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     3.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        1.507     5.200    MicroBlaze_i/XCorrOutputManager_0/inst/clk
    SLICE_X10Y45         FDRE                                         r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR_reg[2]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.209ns (31.488%)  route 0.455ns (68.512%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE                         0.000     0.000 r  MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/C
    SLICE_X24Y39         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/Q
                         net (fo=64, routed)          0.455     0.619    MicroBlaze_i/XCorrOutputManager_0/inst/state
    SLICE_X25Y53         LUT3 (Prop_lut3_I2_O)        0.045     0.664 r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1[8]_i_1/O
                         net (fo=1, routed)           0.000     0.664    MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1[8]_i_1_n_0
    SLICE_X25Y53         FDRE                                         r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.827     3.697    MicroBlaze_i/XCorrOutputManager_0/inst/clk
    SLICE_X25Y53         FDRE                                         r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.668ns  (logic 0.213ns (31.899%)  route 0.455ns (68.101%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE                         0.000     0.000 r  MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/C
    SLICE_X24Y39         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/Q
                         net (fo=64, routed)          0.455     0.619    MicroBlaze_i/XCorrOutputManager_0/inst/state
    SLICE_X25Y53         LUT3 (Prop_lut3_I2_O)        0.049     0.668 r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1[9]_i_1/O
                         net (fo=1, routed)           0.000     0.668    MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1[9]_i_1_n_0
    SLICE_X25Y53         FDRE                                         r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.827     3.697    MicroBlaze_i/XCorrOutputManager_0/inst/clk
    SLICE_X25Y53         FDRE                                         r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1_reg[9]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.209ns (29.119%)  route 0.509ns (70.881%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE                         0.000     0.000 r  MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/C
    SLICE_X24Y39         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/Q
                         net (fo=64, routed)          0.509     0.673    MicroBlaze_i/XCorrOutputManager_0/inst/state
    SLICE_X25Y53         LUT3 (Prop_lut3_I2_O)        0.045     0.718 r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1[4]_i_1/O
                         net (fo=1, routed)           0.000     0.718    MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1[4]_i_1_n_0
    SLICE_X25Y53         FDRE                                         r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.827     3.697    MicroBlaze_i/XCorrOutputManager_0/inst/clk
    SLICE_X25Y53         FDRE                                         r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.209ns (29.119%)  route 0.509ns (70.881%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE                         0.000     0.000 r  MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/C
    SLICE_X24Y39         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/Q
                         net (fo=64, routed)          0.509     0.673    MicroBlaze_i/XCorrOutputManager_0/inst/state
    SLICE_X25Y53         LUT3 (Prop_lut3_I2_O)        0.045     0.718 r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1[5]_i_1/O
                         net (fo=1, routed)           0.000     0.718    MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1[5]_i_1_n_0
    SLICE_X25Y53         FDRE                                         r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.827     3.697    MicroBlaze_i/XCorrOutputManager_0/inst/clk
    SLICE_X25Y53         FDRE                                         r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.209ns (27.357%)  route 0.555ns (72.643%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE                         0.000     0.000 r  MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/C
    SLICE_X24Y39         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/Q
                         net (fo=64, routed)          0.555     0.719    MicroBlaze_i/XCorrOutputManager_0/inst/state
    SLICE_X25Y54         LUT3 (Prop_lut3_I2_O)        0.045     0.764 r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1[30]_i_1/O
                         net (fo=1, routed)           0.000     0.764    MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1[30]_i_1_n_0
    SLICE_X25Y54         FDRE                                         r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.827     3.697    MicroBlaze_i/XCorrOutputManager_0/inst/clk
    SLICE_X25Y54         FDRE                                         r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1_reg[30]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.213ns (27.736%)  route 0.555ns (72.264%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE                         0.000     0.000 r  MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/C
    SLICE_X24Y39         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/Q
                         net (fo=64, routed)          0.555     0.719    MicroBlaze_i/XCorrOutputManager_0/inst/state
    SLICE_X25Y54         LUT3 (Prop_lut3_I2_O)        0.049     0.768 r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1[31]_i_1/O
                         net (fo=1, routed)           0.000     0.768    MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1[31]_i_1_n_0
    SLICE_X25Y54         FDRE                                         r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.827     3.697    MicroBlaze_i/XCorrOutputManager_0/inst/clk
    SLICE_X25Y54         FDRE                                         r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1_reg[31]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.782ns  (logic 0.209ns (26.719%)  route 0.573ns (73.281%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE                         0.000     0.000 r  MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/C
    SLICE_X24Y39         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/Q
                         net (fo=64, routed)          0.573     0.737    MicroBlaze_i/XCorrOutputManager_0/inst/state
    SLICE_X24Y53         LUT3 (Prop_lut3_I2_O)        0.045     0.782 r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1[26]_i_1/O
                         net (fo=1, routed)           0.000     0.782    MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1[26]_i_1_n_0
    SLICE_X24Y53         FDRE                                         r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.827     3.697    MicroBlaze_i/XCorrOutputManager_0/inst/clk
    SLICE_X24Y53         FDRE                                         r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1_reg[26]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.210ns (26.813%)  route 0.573ns (73.187%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE                         0.000     0.000 r  MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/C
    SLICE_X24Y39         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/Q
                         net (fo=64, routed)          0.573     0.737    MicroBlaze_i/XCorrOutputManager_0/inst/state
    SLICE_X24Y53         LUT3 (Prop_lut3_I2_O)        0.046     0.783 r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1[27]_i_1/O
                         net (fo=1, routed)           0.000     0.783    MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1[27]_i_1_n_0
    SLICE_X24Y53         FDRE                                         r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.827     3.697    MicroBlaze_i/XCorrOutputManager_0/inst/clk
    SLICE_X24Y53         FDRE                                         r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1_reg[27]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.208ns (25.944%)  route 0.594ns (74.056%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE                         0.000     0.000 r  MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/C
    SLICE_X24Y39         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/Q
                         net (fo=64, routed)          0.594     0.758    MicroBlaze_i/XCorrOutputManager_0/inst/state
    SLICE_X25Y53         LUT3 (Prop_lut3_I2_O)        0.044     0.802 r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1[15]_i_1/O
                         net (fo=1, routed)           0.000     0.802    MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1[15]_i_1_n_0
    SLICE_X25Y53         FDRE                                         r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.827     3.697    MicroBlaze_i/XCorrOutputManager_0/inst/clk
    SLICE_X25Y53         FDRE                                         r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1_reg[15]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.209ns (26.068%)  route 0.593ns (73.932%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE                         0.000     0.000 r  MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/C
    SLICE_X24Y39         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  MicroBlaze_i/XCorrOutputManager_0/inst/state_reg/Q
                         net (fo=64, routed)          0.593     0.757    MicroBlaze_i/XCorrOutputManager_0/inst/state
    SLICE_X25Y53         LUT3 (Prop_lut3_I2_O)        0.045     0.802 r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1[28]_i_1/O
                         net (fo=1, routed)           0.000     0.802    MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1[28]_i_1_n_0
    SLICE_X25Y53         FDRE                                         r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2036, routed)        0.827     3.697    MicroBlaze_i/XCorrOutputManager_0/inst/clk
    SLICE_X25Y53         FDRE                                         r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR1_reg[28]/C  (IS_INVERTED)





