[{"DBLP title": "Introduction to special section on high-level design, validation, and test.", "DBLP authors": ["Michael S. Hsiao", "Robert B. Jones"], "year": 2008, "MAG papers": [{"PaperId": 2029860842, "PaperTitle": "introduction to special section on high level design validation and test", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "Boosting interpolation with dynamic localized abstraction and redundancy removal.", "DBLP authors": ["Gianpiero Cabodi", "Marco Murciano", "Sergio Nocco", "Stefano Quer"], "year": 2008, "MAG papers": [{"PaperId": 2090103321, "PaperTitle": "boosting interpolation with dynamic localized abstraction and redundancy removal", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "Automata-based assertion-checker synthesis of PSL properties.", "DBLP authors": ["Marc Boule", "Zeljko Zilic"], "year": 2008, "MAG papers": [{"PaperId": 2105167627, "PaperTitle": "automata based assertion checker synthesis of psl properties", "Year": 2008, "CitationCount": 64, "EstimatedCitation": 94, "Affiliations": ["mcgill university", "mcgill university"]}], "source": "ES"}, {"DBLP title": "C-testable bit parallel multipliers over GF(2m).", "DBLP authors": ["Hafizur Rahaman", "Jimson Mathew", "Dhiraj K. Pradhan", "Abusaleh M. Jabir"], "year": 2008, "MAG papers": [], "source": null}, {"DBLP title": "A tool for automatic detection of deadlock in wormhole networks on chip.", "DBLP authors": ["Sami Taktak", "Jean Lou Desbarbieux", "Emmanuelle Encrenaz"], "year": 2008, "MAG papers": [{"PaperId": 2081911632, "PaperTitle": "a tool for automatic detection of deadlock in wormhole networks on chip", "Year": 2008, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["ecole normale superieure de cachan", "centre national de la recherche scientifique", "centre national de la recherche scientifique"]}], "source": "ES"}, {"DBLP title": "A new efficient retiming algorithm derived by formal manipulation.", "DBLP authors": ["Hai Zhou"], "year": 2008, "MAG papers": [{"PaperId": 2152439301, "PaperTitle": "a new efficient retiming algorithm derived by formal manipulation", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["northwestern university"]}], "source": "ES"}, {"DBLP title": "Probabilistic transfer matrices in symbolic reliability analysis of logic circuits.", "DBLP authors": ["Smita Krishnaswamy", "George F. Viamontes", "Igor L. Markov", "John P. Hayes"], "year": 2008, "MAG papers": [{"PaperId": 2143674663, "PaperTitle": "probabilistic transfer matrices in symbolic reliability analysis of logic circuits", "Year": 2008, "CitationCount": 93, "EstimatedCitation": 129, "Affiliations": ["university of michigan", "university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "A versatile paradigm for scan chain diagnosis of complex faults using signal processing techniques.", "DBLP authors": ["Chao-Wen Tzeng", "Jheng-Syun Yang", "Shi-Yu Huang"], "year": 2008, "MAG papers": [{"PaperId": 2029149982, "PaperTitle": "a versatile paradigm for scan chain diagnosis of complex faults using signal processing techniques", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["national tsing hua university", "national tsing hua university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "Interrupt modeling for efficient high-level scheduler design space exploration.", "DBLP authors": ["F. Ryan Johnson", "JoAnn M. Paul"], "year": 2008, "MAG papers": [{"PaperId": 2028084302, "PaperTitle": "interrupt modeling for efficient high level scheduler design space exploration", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["carnegie mellon university", "virginia tech"]}], "source": "ES"}, {"DBLP title": "Analysis and optimization of prediction-based flow control in networks-on-chip.", "DBLP authors": ["\u00dcmit Y. Ogras", "Radu Marculescu"], "year": 2008, "MAG papers": [{"PaperId": 2032770447, "PaperTitle": "analysis and optimization of prediction based flow control in networks on chip", "Year": 2008, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": ["carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Tailoring circuit-switched network-on-chip to application-specific system-on-chip by two optimization schemes.", "DBLP authors": ["Kuei-Chung Chang", "Jih-Sheng Shen", "Tien-Fu Chen"], "year": 2008, "MAG papers": [{"PaperId": 2022762378, "PaperTitle": "tailoring circuit switched network on chip to application specific system on chip by two optimization schemes", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["national chung cheng university", "national chung cheng university", "national chung cheng university"]}], "source": "ES"}, {"DBLP title": "Wavelet-based dynamic power management for nonstationary service requests.", "DBLP authors": ["Ali Abbasian", "Safar Hatami", "Ali Afzali-Kusha", "Massoud Pedram"], "year": 2008, "MAG papers": [{"PaperId": 2077828512, "PaperTitle": "wavelet based dynamic power management for nonstationary service requests", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of tehran", null, "university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "Synthesis of a novel timing-error detection architecture.", "DBLP authors": ["Yu-Shih Su", "Po-Hsien Chang", "Shih-Chieh Chang", "TingTing Hwang"], "year": 2008, "MAG papers": [{"PaperId": 2039577315, "PaperTitle": "synthesis of a novel timing error detection architecture", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["national tsing hua university", "national tsing hua university", "national tsing hua university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "ReChannel: Describing and simulating reconfigurable hardware in systemC.", "DBLP authors": ["Andreas Raabe", "Philipp A. Hartmann", "Joachim K. Anlauf"], "year": 2008, "MAG papers": [{"PaperId": 1980377171, "PaperTitle": "rechannel describing and simulating reconfigurable hardware in systemc", "Year": 2008, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": ["university of bonn", "university of bonn", "university of bonn"]}], "source": "ES"}, {"DBLP title": "Application-aware snoop filtering for low-power cache coherence in embedded multiprocessors.", "DBLP authors": ["Xiangrong Zhou", "Chenjie Yu", "Alokika Dash", "Peter Petrov"], "year": 2008, "MAG papers": [{"PaperId": 1965904410, "PaperTitle": "application aware snoop filtering for low power cache coherence in embedded multiprocessors", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of maryland college park", "university of maryland college park", "university of maryland college park", "university of maryland college park"]}], "source": "ES"}, {"DBLP title": "SoCDAL: System-on-chip design AcceLerator.", "DBLP authors": ["Yongjin Ahn", "Keesung Han", "Ganghee Lee", "Hyunjik Song", "Jun-hee Yoo", "Kiyoung Choi", "Xingguang Feng"], "year": 2008, "MAG papers": [{"PaperId": 1989739148, "PaperTitle": "socdal system on chip design accelerator", "Year": 2008, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": ["seoul national university", "seoul national university", "seoul national university", "samsung", "seoul national university", "seoul national university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "Enabling multimedia using resource-constrained video processing techniques: A node-centric perspective.", "DBLP authors": ["Nicholas H. Zamora", "Xiaoping Hu", "\u00dcmit Y. Ogras", "Radu Marculescu"], "year": 2008, "MAG papers": [{"PaperId": 1967480923, "PaperTitle": "enabling multimedia using resource constrained video processing techniques a node centric perspective", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["carnegie mellon university", "carnegie mellon university", "carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "A fuel-cell-battery hybrid for portable embedded systems.", "DBLP authors": ["Kyungsoo Lee", "Naehyuck Chang", "Jianli Zhuo", "Chaitali Chakrabarti", "Sudheendra Kadri", "Sarma B. K. Vrudhula"], "year": 2008, "MAG papers": [{"PaperId": 2113465473, "PaperTitle": "a fuel cell battery hybrid for portable embedded systems", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["arizona state university", "seoul national university", "arizona state university", "seoul national university", "arizona state university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "Low-power gated and buffered clock network construction.", "DBLP authors": ["Wei-Chung Chao", "Wai-Kei Mak"], "year": 2008, "MAG papers": [{"PaperId": 2123953188, "PaperTitle": "low power gated and buffered clock network construction", "Year": 2008, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": [null, "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "Optimizing wirelength and routability by searching alternative packings in floorplanning.", "DBLP authors": ["Chiu-Wing Sham", "Evangeline F. Y. Young", "Hai Zhou"], "year": 2008, "MAG papers": [{"PaperId": 2151244776, "PaperTitle": "optimizing wirelength and routability by searching alternative packings in floorplanning", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["the chinese university of hong kong", "hong kong polytechnic university", "northwestern university"]}], "source": "ES"}, {"DBLP title": "Chip placement in a reticle for multiple-project wafer fabrication.", "DBLP authors": ["Meng-Chiou Wu", "Rung-Bin Lin", "Shih-Cheng Tsai"], "year": 2008, "MAG papers": [{"PaperId": 2019764621, "PaperTitle": "chip placement in a reticle for multiple project wafer fabrication", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["yuan ze university", "yuan ze university", "yuan ze university"]}], "source": "ES"}, {"DBLP title": "SAT-based ATPG using multilevel compatible don't-cares.", "DBLP authors": ["Nikhil Saluja", "Kanupriya Gulati", "Sunil P. Khatri"], "year": 2008, "MAG papers": [{"PaperId": 2019365076, "PaperTitle": "sat based atpg using multilevel compatible don t cares", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": [null, "texas a m university", "texas a m university"]}], "source": "ES"}, {"DBLP title": "A noniterative equivalent waveform model for timing analysis in presence of crosstalk.", "DBLP authors": ["Kishore Kumar Muchherla", "Pinhong Chen", "Dongsheng Ma", "Janet Meiling Wang"], "year": 2008, "MAG papers": [{"PaperId": 2009255300, "PaperTitle": "a noniterative equivalent waveform model for timing analysis in presence of crosstalk", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of arizona", "cadence design systems", "university of arizona", "university of arizona"]}], "source": "ES"}, {"DBLP title": "Timing-driven octilinear Steiner tree construction based on Steiner-point reassignment and path reconstruction.", "DBLP authors": ["Jin-Tai Yan"], "year": 2008, "MAG papers": [{"PaperId": 2013328386, "PaperTitle": "timing driven octilinear steiner tree construction based on steiner point reassignment and path reconstruction", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["chung hua university"]}], "source": "ES"}, {"DBLP title": "An open-source binary utility generator.", "DBLP authors": ["Alexandro Baldassin", "Paulo Centoducatte", "Sandro Rigo", "Daniel C. Casarotto", "Luiz C. V. dos Santos", "Max R. de O. Schultz", "Olinto J. V. Furtado"], "year": 2008, "MAG papers": [{"PaperId": 1964709037, "PaperTitle": "an open source binary utility generator", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["state university of campinas", "state university of campinas", "state university of campinas", "universidade federal de santa catarina", "universidade federal de santa catarina", "universidade federal de santa catarina", "universidade federal de santa catarina"]}], "source": "ES"}, {"DBLP title": "Reconfigurable content-based router using hardware-accelerated language parser.", "DBLP authors": ["James Moscola", "John W. Lockwood", "Young H. Cho"], "year": 2008, "MAG papers": [{"PaperId": 2423007790, "PaperTitle": "reconfigurable content based router using hardware accelerated language parser", "Year": 2008, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["washington university in st louis", "washington university in st louis", null]}], "source": "ES"}, {"DBLP title": "Radio frequency identification prototyping.", "DBLP authors": ["Alex K. Jones", "Swapna R. Dontharaju", "Shen Chih Tung", "Leonid Mats", "Peter J. Hawrylak", "Raymond R. Hoare", "James T. Cain", "Marlin H. Mickle"], "year": 2008, "MAG papers": [{"PaperId": 1976966845, "PaperTitle": "radio frequency identification prototyping", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of pittsburgh", "university of pittsburgh", "university of pittsburgh", "university of pittsburgh", "university of pittsburgh", "university of pittsburgh", "university of pittsburgh", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "Physical synthesis for FPGA interconnect power reduction by dual-Vdd budgeting and retiming.", "DBLP authors": ["Yu Hu", "Yan Lin", "Lei He", "Tim Tuan"], "year": 2008, "MAG papers": [{"PaperId": 1979667739, "PaperTitle": "physical synthesis for fpga interconnect power reduction by dual vdd budgeting and retiming", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["university of california los angeles", "xilinx", "university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "A multiprocessor system-on-chip for real-time biomedical monitoring and analysis: ECG prototype architectural design space exploration.", "DBLP authors": ["Iyad Al Khatib", "Francesco Poletti", "Davide Bertozzi", "Luca Benini", "Mohamed Bechara", "Hasan Khalifeh", "Axel Jantsch", "Rustam Nabiev"], "year": 2008, "MAG papers": [{"PaperId": 2012487446, "PaperTitle": "a multiprocessor system on chip for real time biomedical monitoring and analysis ecg prototype architectural design space exploration", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["american university of beirut", "royal institute of technology", null, "american university of beirut", "university of ferrara", "university of bologna", "university of bologna", "royal institute of technology"]}], "source": "ES"}, {"DBLP title": "Heterogeneously tagged caches for low-power embedded systems with virtual memory support.", "DBLP authors": ["Xiangrong Zhou", "Peter Petrov"], "year": 2008, "MAG papers": [{"PaperId": 1995350263, "PaperTitle": "heterogeneously tagged caches for low power embedded systems with virtual memory support", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of maryland college park", "university of maryland college park"]}], "source": "ES"}, {"DBLP title": "Parametric variability analysis for multistage analog circuits using analytical sensitivity modeling.", "DBLP authors": ["Fang Liu", "Sule Ozev", "Plamen K. Nikolov"], "year": 2008, "MAG papers": [{"PaperId": 1972861092, "PaperTitle": "parametric variability analysis for multistage analog circuits using analytical sensitivity modeling", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["duke university", "microsoft", "duke university"]}], "source": "ES"}, {"DBLP title": "A fast simultaneous input vector generation and gate replacement algorithm for leakage power reduction.", "DBLP authors": ["Lei Cheng", "Deming Chen", "Martin D. F. Wong"], "year": 2008, "MAG papers": [{"PaperId": 2106420699, "PaperTitle": "a fast simultaneous input vector generation and gate replacement algorithm for leakage power reduction", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "The optimization of kEP-SOPs: Computational complexity, approximability and experiments.", "DBLP authors": ["Anna Bernasconi", "Valentina Ciriani", "Roberto Cordone"], "year": 2008, "MAG papers": [{"PaperId": 2015589329, "PaperTitle": "the optimization of kep sops computational complexity approximability and experiments", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of milan", "university of pisa", "university of milan"]}], "source": "ES"}, {"DBLP title": "A retargetable parallel-programming framework for MPSoC.", "DBLP authors": ["Seongnam Kwon", "Yongjoo Kim", "Woo-Chul Jeun", "Soonhoi Ha", "Yunheung Paek"], "year": 2008, "MAG papers": [{"PaperId": 2134782192, "PaperTitle": "a retargetable parallel programming framework for mpsoc", "Year": 2008, "CitationCount": 50, "EstimatedCitation": 90, "Affiliations": ["seoul national university", "seoul national university", "seoul national university", "seoul national university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "Multiprocessor systems synthesis for multiple use-cases of multiple applications on FPGA.", "DBLP authors": ["Akash Kumar", "Shakith Fernando", "Yajun Ha", "Bart Mesman", "Henk Corporaal"], "year": 2008, "MAG papers": [{"PaperId": 2119856332, "PaperTitle": "multiprocessor systems synthesis for multiple use cases of multiple applications on fpga", "Year": 2008, "CitationCount": 53, "EstimatedCitation": 78, "Affiliations": ["eindhoven university of technology", "national university of singapore", "national university of singapore", "eindhoven university of technology", "eindhoven university of technology"]}], "source": "ES"}, {"DBLP title": "Implementing the scale vector-thread processor.", "DBLP authors": ["Ronny Krashinsky", "Christopher Batten", "Krste Asanovic"], "year": 2008, "MAG papers": [{"PaperId": 2004902140, "PaperTitle": "implementing the scale vector thread processor", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["massachusetts institute of technology", "massachusetts institute of technology", "massachusetts institute of technology"]}], "source": "ES"}, {"DBLP title": "Specification-driven directed test generation for validation of pipelined processors.", "DBLP authors": ["Prabhat Mishra", "Nikil D. Dutt"], "year": 2008, "MAG papers": [{"PaperId": 2046211462, "PaperTitle": "specification driven directed test generation for validation of pipelined processors", "Year": 2008, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": ["university of florida", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "An energy characterization platform for memory devices and energy-aware data compression for multilevel-cell flash memory.", "DBLP authors": ["Yongsoo Joo", "Youngjin Cho", "Donghwa Shin", "Jaehyun Park", "Naehyuck Chang"], "year": 2008, "MAG papers": [{"PaperId": 2030629640, "PaperTitle": "an energy characterization platform for memory devices and energy aware data compression for multilevel cell flash memory", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["seoul national university", "seoul national university", "seoul national university", "seoul national university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "Designing secure systems on reconfigurable hardware.", "DBLP authors": ["Ted Huffmire", "Brett Brotherton", "Nick Callegari", "Jonathan Valamehr", "Jeff White", "Ryan Kastner", "Timothy Sherwood"], "year": 2008, "MAG papers": [{"PaperId": 2120602073, "PaperTitle": "designing secure systems on reconfigurable hardware", "Year": 2008, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["university of california santa barbara", "university of california santa barbara", "university of california santa barbara", "naval postgraduate school", "university of california san diego", null, "university of california santa barbara"]}], "source": "ES"}, {"DBLP title": "Automatic verification of safety and liveness for pipelined machines using WEB refinement.", "DBLP authors": ["Panagiotis Manolios", "Sudarshan K. Srinivasan"], "year": 2008, "MAG papers": [{"PaperId": 2141772875, "PaperTitle": "automatic verification of safety and liveness for pipelined machines using web refinement", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["north dakota state university", "northeastern university"]}], "source": "ES"}, {"DBLP title": "Postplacement voltage assignment under performance constraints.", "DBLP authors": ["Huaizhi Wu", "Martin D. F. Wong", "Wilsin Gosti"], "year": 2008, "MAG papers": [{"PaperId": 2022562040, "PaperTitle": "postplacement voltage assignment under performance constraints", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["cadence design systems", null, "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "Reuse and optimization of testbenches and properties in a TLM-to-RTL design flow.", "DBLP authors": ["Nicola Bombieri", "Franco Fummi", "Graziano Pravadelli"], "year": 2008, "MAG papers": [{"PaperId": 2089301990, "PaperTitle": "reuse and optimization of testbenches and properties in a tlm to rtl design flow", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of verona", "university of verona", "university of verona"]}], "source": "ES"}, {"DBLP title": "Processor virtualization for secure mobile terminals.", "DBLP authors": ["Hiroaki Inoue", "Junji Sakai", "Masato Edahiro"], "year": 2008, "MAG papers": [{"PaperId": 1967796680, "PaperTitle": "processor virtualization for secure mobile terminals", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["nec", "nec", "nec"]}], "source": "ES"}, {"DBLP title": "Combining system scenarios and configurable memories to tolerate unpredictability.", "DBLP authors": ["Concepci\u00f3n Sanz", "Manuel Prieto", "Jos\u00e9 Ignacio G\u00f3mez", "Antonis Papanikolaou", "Miguel Miranda", "Francky Catthoor"], "year": 2008, "MAG papers": [{"PaperId": 2067055572, "PaperTitle": "combining system scenarios and configurable memories to tolerate unpredictability", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["complutense university of madrid", "complutense university of madrid", "complutense university of madrid", "katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven"]}], "source": "ES"}, {"DBLP title": "ILP-Based energy minimization techniques for banked memories.", "DBLP authors": ["Ozcan Ozturk", "Mahmut T. Kandemir"], "year": 2008, "MAG papers": [{"PaperId": 2016823211, "PaperTitle": "ilp based energy minimization techniques for banked memories", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["bilkent university", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "Resource sharing among mutually exclusive sum-of-product blocks for area reduction.", "DBLP authors": ["Sabyasachi Das", "Sunil P. Khatri"], "year": 2008, "MAG papers": [{"PaperId": 2068463139, "PaperTitle": "resource sharing among mutually exclusive sum of product blocks for area reduction", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["texas a m university", null]}], "source": "ES"}, {"DBLP title": "Partitioning parameterized 45-degree polygons with constraint programming.", "DBLP authors": ["I-Lun Tseng", "Adam Postula"], "year": 2008, "MAG papers": [{"PaperId": 2002679314, "PaperTitle": "partitioning parameterized 45 degree polygons with constraint programming", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of queensland", "university of queensland"]}], "source": "ES"}, {"DBLP title": "Power-aware SoC test planning for effective utilization of port-scalable testers.", "DBLP authors": ["Anuja Sehgal", "Sudarshan Bahukudumbi", "Krishnendu Chakrabarty"], "year": 2008, "MAG papers": [{"PaperId": 2034549010, "PaperTitle": "power aware soc test planning for effective utilization of port scalable testers", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["duke university", "duke university", "duke university"]}], "source": "ES"}, {"DBLP title": "Evolution of synthetic RTL benchmark circuits with predefined testability.", "DBLP authors": ["Tomas Pecenka", "Luk\u00e1s Sekanina", "Zdenek Kot\u00e1sek"], "year": 2008, "MAG papers": [{"PaperId": 2087855246, "PaperTitle": "evolution of synthetic rtl benchmark circuits with predefined testability", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["on semiconductor", "brno university of technology", "brno university of technology"]}], "source": "ES"}, {"DBLP title": "Schedulability analysis of preemptive and nonpreemptive EDF on partial runtime-reconfigurable FPGAs.", "DBLP authors": ["Nan Guan", "Qingxu Deng", "Zonghua Gu", "Wenyao Xu", "Ge Yu"], "year": 2008, "MAG papers": [{"PaperId": 2004274762, "PaperTitle": "schedulability analysis of preemptive and nonpreemptive edf on partial runtime reconfigurable fpgas", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["northeastern university", "northeastern university", "northeastern university", "zhejiang university", "hong kong university of science and technology"]}], "source": "ES"}, {"DBLP title": "A high-level clustering algorithm targeting dual Vdd FPGAs.", "DBLP authors": ["Rajarshi Mukherjee", "Song Liu", "Seda Ogrenci Memik", "Somsubhra Mondal"], "year": 2008, "MAG papers": [], "source": null}, {"DBLP title": "Efficiently scheduling runtime reconfigurations.", "DBLP authors": ["Javier Resano", "Juan Antonio Clemente", "Carlos Gonz\u00e1lez", "Daniel Mozos", "Francky Catthoor"], "year": 2008, "MAG papers": [{"PaperId": 2035415936, "PaperTitle": "efficiently scheduling runtime reconfigurations", "Year": 2008, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["katholieke universiteit leuven", "complutense university of madrid", "complutense university of madrid", "complutense university of madrid", "complutense university of madrid"]}], "source": "ES"}, {"DBLP title": "System-level throughput analysis for process variation aware multiple voltage-frequency island designs.", "DBLP authors": ["Siddharth Garg", "Diana Marculescu"], "year": 2008, "MAG papers": [{"PaperId": 2000284467, "PaperTitle": "system level throughput analysis for process variation aware multiple voltage frequency island designs", "Year": 2008, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Access pattern-based code compression for memory-constrained systems.", "DBLP authors": ["Ozcan Ozturk", "Mahmut T. Kandemir", "Guangyu Chen"], "year": 2008, "MAG papers": [{"PaperId": 2051149669, "PaperTitle": "access pattern based code compression for memory constrained systems", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["bilkent university", "microsoft", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "A compiler approach to managing storage and memory bandwidth in configurable architectures.", "DBLP authors": ["Nastaran Baradaran", "Pedro C. Diniz"], "year": 2008, "MAG papers": [{"PaperId": 2012687750, "PaperTitle": "a compiler approach to managing storage and memory bandwidth in configurable architectures", "Year": 2008, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["technical university of lisbon", "university of southern california"]}], "source": "ES"}, {"DBLP title": "Auxiliary state machines + context-triggered properties in verification.", "DBLP authors": ["Ansuman Banerjee", "Pallab Dasgupta", "P. P. Chakrabarti"], "year": 2008, "MAG papers": [{"PaperId": 2091292637, "PaperTitle": "auxiliary state machines context triggered properties in verification", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["indian institute of technology kharagpur", "indian institute of technology kharagpur", "indian institute of technology kharagpur"]}], "source": "ES"}, {"DBLP title": "Simulation-based verification using Temporally Attributed Boolean Logic.", "DBLP authors": ["S. K. Panda", "Arnab Roy", "P. P. Chakrabarti", "Rajeev Kumar"], "year": 2008, "MAG papers": [{"PaperId": 2018517638, "PaperTitle": "simulation based verification using temporally attributed boolean logic", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["indian institute of technology kharagpur", "indian institute of technology kharagpur", "indian institute of technology kharagpur", "indian institute of technology kharagpur"]}], "source": "ES"}, {"DBLP title": "Layout-aware scan chain reorder for launch-off-shift transition test coverage.", "DBLP authors": ["Sying-Jyan Wang", "Kuo-Lin Peng", "Kuang-Cyun Hsiao", "Katherine Shu-Min Li"], "year": 2008, "MAG papers": [{"PaperId": 2024585893, "PaperTitle": "layout aware scan chain reorder for launch off shift transition test coverage", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["national chung hsing university", "national chung hsing university", "national sun yat sen university", "national chung hsing university"]}], "source": "ES"}, {"DBLP title": "Timing-aware power-optimal ordering of signals.", "DBLP authors": ["Konstantin Moiseev", "Avinoam Kolodny", "Shmuel Wimer"], "year": 2008, "MAG papers": [{"PaperId": 2167427069, "PaperTitle": "timing aware power optimal ordering of signals", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["technion israel institute of technology", "technion israel institute of technology", "intel"]}], "source": "ES"}, {"DBLP title": "Effective decap insertion in area-array SoC floorplan design.", "DBLP authors": ["Chao-Hung Lu", "Hung-Ming Chen", "Chien-Nan Jimmy Liu"], "year": 2008, "MAG papers": [{"PaperId": 2128487118, "PaperTitle": "effective decap insertion in area array soc floorplan design", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["national chiao tung university", "national central university", "national central university"]}], "source": "ES"}, {"DBLP title": "Constraint-driven floorplan repair.", "DBLP authors": ["Michael D. Moffitt", "Jarrod A. Roy", "Igor L. Markov", "Martha E. Pollack"], "year": 2008, "MAG papers": [{"PaperId": 2045766544, "PaperTitle": "constraint driven floorplan repair", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of michigan", "university of michigan", "university of michigan", "ibm"]}], "source": "ES"}, {"DBLP title": "Optimal routing algorithms for rectilinear pin clusters in high-density multichip modules.", "DBLP authors": ["Muhammet Mustafa Ozdal", "Martin D. F. Wong", "Philip S. Honsinger"], "year": 2008, "MAG papers": [{"PaperId": 1993820970, "PaperTitle": "optimal routing algorithms for rectilinear pin clusters in high density multichip modules", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of illinois at urbana champaign", "intel", "ibm"]}], "source": "ES"}]