INFO: [HLS 200-10] Running '/home/sokrat/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'sokrat' on host 'Lenovo-V110' (Linux_x86_64 version 5.4.0-59-generic) on Sun Nov 07 14:27:51 MSK 2021
INFO: [HLS 200-10] On os Ubuntu 20.04.1 LTS
INFO: [HLS 200-10] In directory '/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4'
Sourcing Tcl script '/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4m_prj/sol1/csynth.tcl'
INFO: [HLS 200-10] Opening project '/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4m_prj'.
INFO: [HLS 200-10] Adding design file './source/lab4_z4.c' to the project
INFO: [HLS 200-10] Adding test bench file 'source/lab4_z4_test.c' to the project
INFO: [HLS 200-10] Opening solution '/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4m_prj/sol1'.
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 0.1ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12t-csg325-1Q'
INFO: [XFORM 203-701] Set the default channel type in dataflow to ping-pong buffer.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for scalar propagation only).
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for start propagation only).
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for scalar propagation only).
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for start propagation only).
INFO: [XFORM 203-701] Set the default channel type in dataflow to ping-pong buffer.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file './source/lab4_z4.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ./source/lab4_z4.c:24:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ./source/lab4_z4.c:28:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ./source/lab4_z4.c:32:2
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file ./source/lab4_z4.c
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1635.305 ; gain = 1230.723 ; free physical = 1167 ; free virtual = 6500
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1635.305 ; gain = 1230.723 ; free physical = 1167 ; free virtual = 6500
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1635.305 ; gain = 1230.723 ; free physical = 1152 ; free virtual = 6485
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1635.305 ; gain = 1230.723 ; free physical = 1151 ; free virtual = 6485
INFO: [XFORM 203-721] Changing loop 'Loop_Loop1_proc' (./source/lab4_z4.c:24) to a process function for dataflow in function 'foo_m'.
INFO: [XFORM 203-721] Changing loop 'Loop_Loop2_proc' (./source/lab4_z4.c:28) to a process function for dataflow in function 'foo_m'.
INFO: [XFORM 203-721] Changing loop 'Loop_Loop3_proc' (./source/lab4_z4.c:32) to a process function for dataflow in function 'foo_m'.
WARNING: [XFORM 203-713] Reading dataflow channel 'data_in' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'data_in' has read operations in process function 'Loop_Loop1_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'foo_m', detected/extracted 4 process function(s): 
	 'Block_codeRepl8_proc'
	 'Loop_Loop1_proc'
	 'Loop_Loop2_proc'
	 'Loop_Loop3_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1635.305 ; gain = 1230.723 ; free physical = 1134 ; free virtual = 6467
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (./source/lab4_z4.c:29:3)
INFO: [HLS 200-472] Inferring partial write operation for 'temp4' (./source/lab4_z4.c:30:3)
INFO: [HLS 200-472] Inferring partial write operation for 'temp1' (./source/lab4_z4.c:25:3)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (./source/lab4_z4.c:26:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1635.305 ; gain = 1230.723 ; free physical = 1108 ; free virtual = 6441
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'foo_m' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl8_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.27 seconds; current allocated memory: 133.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 134.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_Loop1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 134.330 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 134.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_Loop2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 134.546 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 134.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_Loop3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 134.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 134.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'foo_m' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 134.976 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 135.079 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl8_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl8_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 135.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_Loop1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_Loop1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 135.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_Loop2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_Loop2_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 136.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_Loop3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_Loop3_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 137.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'foo_m' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'foo_m/data_in' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'foo_m/scale' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'foo_m/data_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'foo_m' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'foo_m'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 138.397 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 108.51 MHz
INFO: [HLS 200-741] Implementing PIPO foo_m_temp1_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'foo_m_temp1_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'tmp3_loc_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp1_loc_channel_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp2_loc_channel_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO foo_m_temp1_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO foo_m_temp1_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1635.305 ; gain = 1230.723 ; free physical = 1093 ; free virtual = 6430
INFO: [VHDL 208-304] Generating VHDL RTL for foo_m.
INFO: [VLOG 209-307] Generating Verilog RTL for foo_m.
INFO: [HLS 200-112] Total elapsed time: 15.96 seconds; peak allocated memory: 138.397 MB.
