Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon May 10 19:54:54 2021
| Host         : LAPTOP-NU8BRVH7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file KYPD_controller_control_sets_placed.rpt
| Design       : KYPD_controller
| Device       : xc7a35t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              20 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |              30 |            7 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------------+------------------+------------------+----------------+
|  Clock Signal  |    Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------------+------------------+------------------+----------------+
|  CLK_IBUF_BUFG | KEY_CODE_OK_i_1_n_0 |                  |                1 |              1 |
|  CLK_IBUF_BUFG | DF                  | RST_IBUF         |                2 |              4 |
|  CLK_IBUF_BUFG |                     | RST_IBUF         |                7 |             20 |
|  CLK_IBUF_BUFG | CE_ROW_reg_n_0      | RST_IBUF         |                5 |             26 |
+----------------+---------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


