project_name=${_xil_proj_name_}
basic_lb_project_board_part=www.digilentinc.com:pynq-z1:part0:1.0
basic_lb_project_compxlib.activehdl_compiled_library_dir=C:/Users/Nishant/Desktop/2ndYear/FPGA_Project/basic_lb/basic_lb.cache/compile_simlib/activehdl
basic_lb_project_compxlib.funcsim=1
basic_lb_project_compxlib.modelsim_compiled_library_dir=C:/Users/Nishant/Desktop/2ndYear/FPGA_Project/basic_lb/basic_lb.cache/compile_simlib/modelsim
basic_lb_project_compxlib.overwrite_libs=0
basic_lb_project_compxlib.questa_compiled_library_dir=C:/Users/Nishant/Desktop/2ndYear/FPGA_Project/basic_lb/basic_lb.cache/compile_simlib/questa
basic_lb_project_compxlib.riviera_compiled_library_dir=C:/Users/Nishant/Desktop/2ndYear/FPGA_Project/basic_lb/basic_lb.cache/compile_simlib/riviera
basic_lb_project_compxlib.timesim=1
basic_lb_project_compxlib.vcs_compiled_library_dir=C:/Users/Nishant/Desktop/2ndYear/FPGA_Project/basic_lb/basic_lb.cache/compile_simlib/vcs
basic_lb_project_compxlib.xsim_compiled_library_dir=
basic_lb_project_corecontainer.enable=0
basic_lb_project_customized_default_ip_location=
basic_lb_project_default_lib=xil_defaultlib
basic_lb_project_enable_dpi_simulation=0
basic_lb_project_enable_optional_runs_sta=0
basic_lb_project_enable_resource_estimation=1
basic_lb_project_enable_vhdl_2008=1
basic_lb_project_generate_ip_upgrade_log=1
basic_lb_project_ip.user_files_dir=C:/Users/Nishant/Desktop/2ndYear/FPGA_Project/basic_lb/basic_lb.ip_user_files
basic_lb_project_ip_cache_permissions=read write
basic_lb_project_ip_interface_inference_priority=
basic_lb_project_ip_output_repo=C:/Users/Nishant/Desktop/2ndYear/FPGA_Project/basic_lb/basic_lb.cache/ip
basic_lb_project_is_readonly=0
basic_lb_project_legacy_ip_repo_paths=
basic_lb_project_local_ip_repo_leaf_dir_name=ip_repo
basic_lb_project_mem.enable_memory_map_generation=1
basic_lb_project_platform.board_id=pynq-z1
basic_lb_project_platform.default_output_type=undefined
basic_lb_project_platform.design_intent.datacenter=undefined
basic_lb_project_platform.design_intent.embedded=undefined
basic_lb_project_platform.design_intent.external_host=undefined
basic_lb_project_platform.design_intent.server_managed=undefined
basic_lb_project_platform.rom.debug_type=0
basic_lb_project_platform.rom.prom_type=0
basic_lb_project_platform.slrconstraintmode=0
basic_lb_project_preferred_sim_model=rtl
basic_lb_project_project_type=Default
basic_lb_project_pr_flow=0
basic_lb_project_revised_directory_structure=1
basic_lb_project_segmented_configuration=0
basic_lb_project_sim.central_dir=C:/Users/Nishant/Desktop/2ndYear/FPGA_Project/basic_lb/basic_lb.ip_user_files
basic_lb_project_sim.ip.auto_export_scripts=1
basic_lb_project_sim.ipstatic.source_dir=C:/Users/Nishant/Desktop/2ndYear/FPGA_Project/basic_lb/basic_lb.ip_user_files/ipstatic
basic_lb_project_sim.use_ip_compiled_libs=1
basic_lb_project_simulator.activehdl_gcc_install_dir=
basic_lb_project_simulator.activehdl_install_dir=
basic_lb_project_simulator.modelsim_gcc_install_dir=
basic_lb_project_simulator.modelsim_install_dir=
basic_lb_project_simulator.questa_gcc_install_dir=
basic_lb_project_simulator.questa_install_dir=
basic_lb_project_simulator.riviera_gcc_install_dir=
basic_lb_project_simulator.riviera_install_dir=
basic_lb_project_simulator.vcs_gcc_install_dir=
basic_lb_project_simulator.vcs_install_dir=
basic_lb_project_simulator.xcelium_gcc_install_dir=
basic_lb_project_simulator.xcelium_install_dir=
basic_lb_project_simulator_language=Mixed
basic_lb_project_sim_compile_state=1
basic_lb_project_source_mgmt_mode=All
basic_lb_project_target_language=Verilog
basic_lb_project_target_simulator=XSim
basic_lb_project_tool_flow=Vivado
basic_lb_project_use_inline_hdl_ip=1
basic_lb_project_webtalk.activehdl_export_sim=10
basic_lb_project_webtalk.modelsim_export_sim=10
basic_lb_project_webtalk.questa_export_sim=10
basic_lb_project_webtalk.riviera_export_sim=10
basic_lb_project_webtalk.xsim_export_sim=10
basic_lb_project_webtalk.xsim_launch_sim=30
basic_lb_project_xpm_libraries=XPM_FIFO XPM_MEMORY
basic_lb_project_xsim.array_display_limit=1024
basic_lb_project_xsim.radix=hex
basic_lb_project_xsim.time_unit=ns
basic_lb_project_xsim.trace_limit=65536
sources_1_file_file_type=Verilog
sources_1_file_is_enabled=1
sources_1_file_is_global_include=0
sources_1_file_library=xil_defaultlib
sources_1_file_path_mode=RelativeFirst
sources_1_file_used_in=synthesis implementation simulation
sources_1_file_used_in_implementation=1
sources_1_file_used_in_simulation=1
sources_1_file_used_in_synthesis=1
sources_1_file_file_type=Verilog Header
sources_1_file_is_enabled=1
sources_1_file_is_global_include=1
sources_1_file_library=xil_defaultlib
sources_1_file_path_mode=RelativeFirst
sources_1_file_used_in=synthesis simulation
sources_1_file_used_in_simulation=1
sources_1_file_used_in_synthesis=1
sources_1_file_file_type=Verilog
sources_1_file_is_enabled=1
sources_1_file_is_global_include=0
sources_1_file_library=xil_defaultlib
sources_1_file_path_mode=RelativeFirst
sources_1_file_used_in=synthesis implementation simulation
sources_1_file_used_in_implementation=1
sources_1_file_used_in_simulation=1
sources_1_file_used_in_synthesis=1
sources_1_file_file_type=Verilog
sources_1_file_is_enabled=1
sources_1_file_is_global_include=0
sources_1_file_library=xil_defaultlib
sources_1_file_path_mode=RelativeFirst
sources_1_file_used_in=synthesis implementation simulation
sources_1_file_used_in_implementation=1
sources_1_file_used_in_simulation=1
sources_1_file_used_in_synthesis=1
sources_1_file_file_type=Verilog
sources_1_file_is_enabled=1
sources_1_file_is_global_include=0
sources_1_file_library=xil_defaultlib
sources_1_file_path_mode=RelativeFirst
sources_1_file_used_in=synthesis implementation simulation
sources_1_file_used_in_implementation=1
sources_1_file_used_in_simulation=1
sources_1_file_used_in_synthesis=1
sources_1_file_file_type=Verilog
sources_1_file_is_enabled=1
sources_1_file_is_global_include=0
sources_1_file_library=xil_defaultlib
sources_1_file_path_mode=RelativeFirst
sources_1_file_used_in=synthesis implementation simulation
sources_1_file_used_in_implementation=1
sources_1_file_used_in_simulation=1
sources_1_file_used_in_synthesis=1
sources_1_fileset_dataflow_viewer_settings=min_width=16
sources_1_fileset_define=
sources_1_fileset_design_mode=RTL
sources_1_fileset_edif_extra_search_paths=
sources_1_fileset_elab_link_dcps=1
sources_1_fileset_elab_load_timing_constraints=1
sources_1_fileset_generic=
sources_1_fileset_include_dirs=
sources_1_fileset_lib_map_file=
sources_1_fileset_loop_count=1000
sources_1_fileset_name=sources_1
sources_1_fileset_top=design_1_wrapper
sources_1_fileset_top_auto_set=0
sources_1_fileset_verilog_define=
sources_1_fileset_verilog_uppercase=0
sources_1_fileset_verilog_version=verilog_2001
sources_1_fileset_vhdl_define=
sources_1_fileset_vhdl_version=vhdl_2k
constrs_1_file_file_type=XDC
constrs_1_file_is_enabled=1
constrs_1_file_is_global_include=0
constrs_1_file_library=xil_defaultlib
constrs_1_file_path_mode=RelativeFirst
constrs_1_file_processing_order=NORMAL
constrs_1_file_scoped_to_cells=
constrs_1_file_scoped_to_ref=
constrs_1_file_used_in=synthesis implementation
constrs_1_file_used_in_implementation=1
constrs_1_file_used_in_synthesis=1
constrs_1_fileset_constrs_type=XDC
constrs_1_fileset_name=constrs_1
constrs_1_fileset_target_constrs_file=$PSRCDIR/
sim_1_file_is_enabled=1
sim_1_file_is_global_include=0
sim_1_file_library=xil_defaultlib
sim_1_file_path_mode=RelativeFirst
sim_1_file_used_in=simulation
sim_1_file_used_in_simulation=1
sim_1_fileset_32bit=0
sim_1_fileset_configure_for_gui_mode=0
sim_1_fileset_define=
sim_1_fileset_force_compile_glbl=0
sim_1_fileset_force_no_compile_glbl=0
sim_1_fileset_generate_scripts_only=0
sim_1_fileset_generic=
sim_1_fileset_hbs.configure_design_for_hier_access=1
sim_1_fileset_hw_emu.debug_mode=wdb
sim_1_fileset_include_dirs=
sim_1_fileset_incremental=1
sim_1_fileset_name=sim_1
sim_1_fileset_nl.cell=
sim_1_fileset_nl.incl_unisim_models=0
sim_1_fil