
///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 21:00:19
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 21:02:09
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 21:06:13
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 21:12:28
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 21:22:05
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 21:25:40
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 21:35:13
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 21:38:16
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 21:43:21
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 21:47:49
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 21:59:00
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 22:01:36
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 22:04:15
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 22:43:53
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'input' (VERI-1137) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:21)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'input' used in incorrect context (VERI-2344) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:21)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 22:45:11
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'wire' (VERI-1137) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control_top.v:17)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'wire' used in incorrect context (VERI-2344) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control_top.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 22:45:52
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 22:52:53
///////////////////////////////////

[EFX-0010 VERI-ERROR] cannot find port 'fpga_rxd_0' on this module (VERI-1010) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:86)
[EFX-0010 VERI-ERROR] cannot find port 'fpga_txd_0' on this module (VERI-1010) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:87)
[EFX-0010 VERI-ERROR] cannot find port 'fpga_txd_1' on this module (VERI-1010) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:89)
[EFX-0021 ERROR] Verific elaboration of module 'data_in_uart_control_top' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 22:54:04
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near ')' (VERI-1137) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:23)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 22:54:28
///////////////////////////////////

[EFX-0010 VERI-ERROR] assignment to input 'x_pix_len' (VERI-1214) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control_top.v:61)
[EFX-0010 VERI-ERROR] assignment to input 'y_pix_len' (VERI-1214) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\UARTcontrol\uart_control_top.v:62)
[EFX-0021 ERROR] Verific elaboration of module 'data_in_uart_control_top' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 22:55:25
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 23:01:10
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 05, 2024 23:04:54
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2024 12:31:50
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2024 14:29:14
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'wire' (VERI-1137) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:63)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'wire' used in incorrect context (VERI-2344) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:63)
[EFX-0010 VERI-ERROR] syntax error near 'rgb_biliner_u' (VERI-1137) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:69)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:83)
[EFX-0010 VERI-ERROR] syntax error near 'u_i2c_timing_ctrl' (VERI-1137) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:95)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:107)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:114)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:127)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2024 14:37:04
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'wire' (VERI-1137) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:63)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'wire' used in incorrect context (VERI-2344) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:63)
[EFX-0010 VERI-ERROR] syntax error near 'rgb_biliner_u' (VERI-1137) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:69)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:83)
[EFX-0010 VERI-ERROR] syntax error near 'u_i2c_timing_ctrl' (VERI-1137) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:95)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:107)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:114)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:127)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2024 14:38:19
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2024 15:25:03
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2024 15:28:58
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2024 15:38:11
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2024 15:47:24
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2024 16:27:58
///////////////////////////////////

[EFX-0010 VERI-ERROR] extra comma in port association list is not allowed (VERI-2523) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:63)
[EFX-0010 VERI-ERROR] module 'data_in_uart_control_top' is ignored due to previous errors (VERI-1072) (D:\FPGA_Competition\FPGAprojects\data_in_uart_control\rtl\data_in_uart_control_top.v:132)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2024 16:28:52
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2024 16:32:48
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 06, 2024 16:35:13
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 07, 2024 15:17:17
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 07, 2024 15:23:51
///////////////////////////////////

