#--  Synopsys, Inc.
#--  Version O-2018.09M-SP1-1
#--  Project file C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AHB_IG2_Creative\synthesis\BaseDesign_syn.prj
#--  Written on Thu Feb 27 11:34:21 2020


#project files
add_file -verilog -lib COREAHBTOAPB3_LIB "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vlog/core/coreahbtoapb3_ahbtoapbsm.v"
add_file -verilog -lib COREAHBTOAPB3_LIB "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vlog/core/coreahbtoapb3_apbaddrdata.v"
add_file -verilog -lib COREAHBTOAPB3_LIB "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vlog/core/coreahbtoapb3_penablescheduler.v"
add_file -verilog -lib COREAHBTOAPB3_LIB "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vlog/core/coreahbtoapb3.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/COREAHBTOAPB3_0/COREAHBTOAPB3_0.v"
add_file -verilog -lib COREAHBLITE_LIB "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_slavearbiter.v"
add_file -verilog -lib COREAHBLITE_LIB "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_slavestage.v"
add_file -verilog -lib COREAHBLITE_LIB "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_defaultslavesm.v"
add_file -verilog -lib COREAHBLITE_LIB "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_addrdec.v"
add_file -verilog -lib COREAHBLITE_LIB "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_masterstage.v"
add_file -verilog -lib COREAHBLITE_LIB "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_matrix4x16.v"
add_file -verilog -lib COREAHBLITE_LIB "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/CoreAHBL_0/CoreAHBL_0_0/rtl/vlog/core/coreahblite.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/CoreAHBL_0/CoreAHBL_0.v"
add_file -verilog -lib COREAPB3_LIB "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_muxptob3.v"
add_file -verilog -lib COREAPB3_LIB "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_iaddr_reg.v"
add_file -verilog -lib COREAPB3_LIB "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/CoreAPB3_0/CoreAPB3_0.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/CoreGPIO_IN/CoreGPIO_IN_0/rtl/vlog/core/coregpio.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/CoreGPIO_IN/CoreGPIO_IN.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/CoreGPIO_OUT/CoreGPIO_OUT_0/rtl/vlog/core/coregpio.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/CoreGPIO_OUT/CoreGPIO_OUT.v"
add_file -verilog -lib COREJTAGDEBUG_LIB "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/Actel/DirectCore/COREJTAGDEBUG/3.1.100/core/corejtagdebug_ujtag_wrapper.v"
add_file -verilog -lib COREJTAGDEBUG_LIB "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/Actel/DirectCore/COREJTAGDEBUG/3.1.100/core/corejtagdebug_bufd.v"
add_file -verilog -lib COREJTAGDEBUG_LIB "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/Actel/DirectCore/COREJTAGDEBUG/3.1.100/core/corejtagdebug_uj_jtag.v"
add_file -verilog -lib COREJTAGDEBUG_LIB "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/Actel/DirectCore/COREJTAGDEBUG/3.1.100/core/corejtagdebug.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/CoreJTAGDebug_0/CoreJTAGDebug_0.v"
add_file -verilog -lib CORETIMER_LIB "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/Actel/DirectCore/CoreTimer/2.0.103/rtl/vlog/core/coretimer.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/CoreTimer_0/CoreTimer_0.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/CoreTimer_1/CoreTimer_1.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/CoreUARTapb_0/CoreUARTapb_0_0/rtl/vlog/core_obfuscated/Clock_gen.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/CoreUARTapb_0/CoreUARTapb_0_0/rtl/vlog/core_obfuscated/Rx_async.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/CoreUARTapb_0/CoreUARTapb_0_0/rtl/vlog/core_obfuscated/Tx_async.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/CoreUARTapb_0/CoreUARTapb_0_0/rtl/vlog/core_obfuscated/fifo_256x8_g4.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/CoreUARTapb_0/CoreUARTapb_0_0/rtl/vlog/core_obfuscated/CoreUART.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/CoreUARTapb_0/CoreUARTapb_0_0/rtl/vlog/core_obfuscated/CoreUARTapb.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/CoreUARTapb_0/CoreUARTapb_0.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/FCCC_0/FCCC_0_0/FCCC_0_FCCC_0_0_FCCC.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/FCCC_0/FCCC_0.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_capture_chain.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_capture_update_chain_1.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_capture_update_chain.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_jtag_bypass_chain.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_capture_update_chain_2.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_async_reset_reg.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_async_reset_reg_vec_w4_i15.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_jtag_state_machine.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_negative_edge_latch_2.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_negative_edge_latch.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_jtag_tap_controller.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_debug_transport_module_jtag.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_async_reset_reg_vec_w1_i0.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_async_reset_reg_vec_w2_i0.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_int_sync_crossing_source_2.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_int_xbar.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_int_xing.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_tlwidth_widget.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_tlxbar_memory_bus.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_memory_bus_mem_buses_0.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_tlbuffer_periphery_bus_slave_tlbuffer.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_queue_1.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_queue.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_tlbuffer_periphery_bus_slave_tlfragmenter.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_repeater_2.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_repeater.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_periphery_bus_pbus.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d3_i0.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_reset_catch_and_sync_d3.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_amoalu.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_arbiter_1.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_arbiter.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_data_arrays_0_ext.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_data_arrays_0.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_dcache_data_array.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_tag_array_ext.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_tag_array.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_tlb.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_dcache_dcache.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_data_arrays_0_0.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_tag_array_0_ext.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_tag_array_0.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_icache_icache.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_shift_queue.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_tlb_1.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_frontend_frontend.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_hella_cache_arbiter.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_int_sync_crossing_sink_1.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_int_sync_crossing_sink.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_int_xbar_int_xbar.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_alu.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_breakpoint_unit.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_csrfile.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_rvcexpander.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_ibuf.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_mul_div.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_plusarg_reader.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_rocket.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_queue_11.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_queue_13.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_queue_14.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_queue_15.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_queue_6.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_tlbuffer_system_bus.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_rocket_tile.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_simple_lazy_module_system_bus_from_tile.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_queue_4.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_queue_5.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_tlbuffer_system_bus_slave_tlbuffer.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_tlsplitter_system_bus_master_tlsplitter.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_tlwidth_widget_system_bus_slave_tlwidth_widget.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_identity_module.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_tlxbar_system_bus.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_system_bus_sbus.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d4_i0.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_async_valid_sync_3.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d1_i0.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_async_valid_sync_4.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_async_valid_sync_5.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_synchronizer_shift_reg_w12_d1.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_async_queue_sink_2.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_async_queue_sink_1.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_async_valid_sync_1.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_async_valid_sync_2.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_async_valid_sync.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_async_queue_source_2.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_tlasync_crossing_sink_dmi_xing.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_tldebug_module_inner_async_dm_inner.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_async_queue_source_1.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_dmito_tl_dmi2tl.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_int_sync_crossing_source.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_async_queue_sink.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_async_queue_source.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_tlasync_crossing_source_dm_inner.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_async_reset_reg_vec_w32_i0.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_tldebug_module_outer_async_dm_outer.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_tldebug_module_debug.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_queue_18.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_queue_19.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_tlerror_error.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_tlfilter.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_level_gateway.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_queue_10.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_tlplic_plic.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_queue_16.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_tlto_ahb_converter.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_tlto_ahb.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb_rocket_system.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0_0/core/miv_rv32ima_l1_ahb.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/MiV_RV32IMA_L1_AHB_0/MiV_RV32IMA_L1_AHB_0.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/Actel/SgCore/OSC/2.0.101/osc_comps.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/OSC_0/OSC_0_0/OSC_0_OSC_0_0_OSC.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/OSC_0/OSC_0.v"
add_file -verilog -lib COREAHBLSRAM_LIB "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/SRAM_0/SRAM_0_0/rtl/vlog/core/AHBLSramIf.v"
add_file -verilog -lib COREAHBLSRAM_LIB "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/SRAM_0/SRAM_0_0/rtl/vlog/core/lsram_2048to139264x8.v"
add_file -verilog -lib COREAHBLSRAM_LIB "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/SRAM_0/SRAM_0_0/rtl/vlog/core/usram_128to9216x8.v"
add_file -verilog -lib COREAHBLSRAM_LIB "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/SRAM_0/SRAM_0_0/rtl/vlog/core/SramCtrlIf.v"
add_file -verilog -lib COREAHBLSRAM_LIB "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/SRAM_0/SRAM_0_0/rtl/vlog/core/CoreAHBLSRAM.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/SRAM_0/SRAM_0.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/hdl/reset_synchronizer.v"
add_file -verilog "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/component/work/BaseDesign/BaseDesign.v"
add_file -fpga_constraint "C:/GitHub-LSRAM-12.3/RISC-V-Creative-Board-1/Libero_Projects/MiV_AHB_IG2_Creative/designer/BaseDesign/synthesis.fdc"



#implementation: "synthesis"
impl -add synthesis -type fpga

#
#implementation attributes

set_option -vlog_std sysv

#device options
set_option -technology IGLOO2
set_option -part M2GL025
set_option -package VF400
set_option -speed_grade STD
set_option -part_companion ""

#compilation/mapping options
set_option -use_fsm_explorer 0
set_option -top_module "BaseDesign"

# hdl_compiler_options
set_option -distributed_compile 0

# mapper_without_write_options
set_option -frequency 100.000
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 0
set_option -write_vhdl 0

# actel_options
set_option -rw_check_on_ram 0

# Microsemi G4
set_option -run_prop_extract 1
set_option -maxfan 10000
set_option -clock_globalthreshold 2
set_option -async_globalthreshold 12
set_option -globalthreshold 5000
set_option -low_power_ram_decomp 0
set_option -seqshift_to_uram 0
set_option -disable_io_insertion 0
set_option -opcond COMTC
set_option -retiming 0
set_option -report_path 4000
set_option -update_models_cp 0
set_option -preserve_registers 0
set_option -disable_ramindex 0
set_option -rep_clkint_driver 1
set_option -microsemi_enhanced_flow 1
set_option -ternary_adder_decomp 66

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./BaseDesign.vm"
impl -active "synthesis"
