module i_synchronizer#(parameter WIDTH=3)(
	input clk, input rst_n, input [WIDTH:0] d_in,
  input [WIDTH:0] q1,
       	input  [WIDTH:0] d_out
);

assert property(@(posedge clk) ((d_in >= 2) && (d_in <= 7)) |-> (d_in >= 0) && (d_in <= 7));
assert property(@(posedge clk) ((d_in >= 10) && (d_in <= 15)) |-> (d_in >= 8) && (d_in <= 15));
assert property(@(posedge clk) ((d_in >= 5) && (d_in <= 8)) |-> (d_in >= 4) && (d_in <= 8));
assert property(@(posedge clk) ((d_in >= 3) && (d_in <= 6)) |-> (d_in >= 0) && (d_in <= 6));
assert property(@(posedge clk) ((d_in >= 4) && (d_in <= 7)) |-> (d_in >= 0) && (d_in <= 7));
assert property(@(posedge clk) ((d_in >= 9) && (d_in <= 11)) |-> (d_in >= 7) && (d_in <= 11));
assert property(@(posedge clk) ((d_in >= 10) && (d_in <= 12)) |-> (d_in >= 8) && (d_in <= 15));
assert property(@(posedge clk) ((d_in >= 2) && (d_in <= 4)) |-> (d_in >= 0) && (d_in <= 6));
assert property(@(posedge clk) ((d_in >= 0) && (d_in <= 2)) |-> (d_in >= 0) && (d_in <= 6));
assert property(@(posedge clk) ((d_in >= 13) && (d_in <= 15)) |-> (d_in >= 8) && (d_in <= 15));
assert property(@(posedge clk) ((d_in >= 1) && (d_in <= 3)) |-> (d_in >= 0) && (d_in <= 7));
assert property(@(posedge clk) ((d_in >= 8) && (d_in <= 9)) |-> (d_in >= 7) && (d_in <= 11));
assert property(@(posedge clk) ((d_in >= 8) && (d_in <= 9)) |-> (d_in >= 8) && (d_in <= 15));
assert property(@(posedge clk) ((d_in >= 5) && (d_in <= 6)) |-> (d_in >= 4) && (d_in <= 8));
assert property(@(posedge clk) ((d_in >= 5) && (d_in <= 6)) |-> (d_in >= 0) && (d_in <= 6));
assert property(@(posedge clk) ((d_in >= 10) && (d_in <= 11)) |-> (d_in >= 9) && (d_in <= 11));
assert property(@(posedge clk) ((d_in >= 10) && (d_in <= 11)) |-> (d_in >= 7) && (d_in <= 11));
assert property(@(posedge clk) ((d_in >= 7) && (d_in <= 8)) |-> (d_in >= 4) && (d_in <= 8));
assert property(@(posedge clk) ((d_in >= 7) && (d_in <= 8)) |-> (d_in >= 7) && (d_in <= 11));
assert property(@(posedge clk) ((d_in >= 3) && (d_in <= 4)) |-> (d_in >= 0) && (d_in <= 6));
assert property(@(posedge clk) ((d_in >= 0) && (d_in <= 1)) |-> (d_in >= 0) && (d_in <= 3));
assert property(@(posedge clk) ((d_in >= 0) && (d_in <= 1)) |-> (d_in >= 0) && (d_in <= 6));
assert property(@(posedge clk) ((d_in >= 2) && (d_in <= 3)) |-> (d_in >= 0) && (d_in <= 3));
assert property(@(posedge clk) ((d_in >= 0) && (d_in <= 1)) |-> (d_in >= 0) && (d_in <= 7));
assert property(@(posedge clk) ((d_in == 11)) |-> (d_in >= 9) && (d_in <= 11));
assert property(@(posedge clk) ((d_in == 11)) |-> (d_in >= 7) && (d_in <= 11));
assert property(@(posedge clk) ((d_in == 8)) |-> (d_in >= 4) && (d_in <= 8));
assert property(@(posedge clk) ((d_in == 8)) |-> (d_in >= 7) && (d_in <= 11));
assert property(@(posedge clk) ((d_in == 9)) |-> (d_in >= 9) && (d_in <= 11));
assert property(@(posedge clk) ((d_in == 9)) |-> (d_in >= 7) && (d_in <= 11));
assert property(@(posedge clk) ((d_in == 5)) |-> (d_in >= 4) && (d_in <= 8));
assert property(@(posedge clk) ((d_in == 5)) |-> (d_in >= 0) && (d_in <= 6));
assert property(@(posedge clk) ((d_in == 0)) |-> (d_in >= 0) && (d_in <= 3));
assert property(@(posedge clk) ((d_in == 6)) |-> (d_in >= 4) && (d_in <= 8));
assert property(@(posedge clk) ((d_in == 6)) |-> (d_in >= 0) && (d_in <= 6));
assert property(@(posedge clk) ((d_in == 0)) |-> (d_in >= 0) && (d_in <= 6));
assert property(@(posedge clk) ((d_in == 0)) |-> (d_in >= 0) && (d_in <= 7));
assert property(@(posedge clk) ((d_in == 4)) |-> (d_in >= 4) && (d_in <= 8));
assert property(@(posedge clk) ((d_in == 4)) |-> (d_in >= 0) && (d_in <= 6));
assert property(@(posedge clk) ((d_in == 2)) |-> (d_in >= 0) && (d_in <= 3));
assert property(@(posedge clk) ((d_in == 2)) |-> (d_in >= 0) && (d_in <= 6));
assert property(@(posedge clk) ((d_in == 3)) |-> (d_in >= 0) && (d_in <= 3));
assert property(@(posedge clk) ((d_in == 10)) |-> (d_in >= 9) && (d_in <= 11));
assert property(@(posedge clk) ((d_in == 10)) |-> (d_in >= 7) && (d_in <= 11));
assert property(@(posedge clk) ((d_in == 3)) |-> (d_in >= 0) && (d_in <= 6));
assert property(@(posedge clk) ((d_in == 1)) |-> (d_in >= 0) && (d_in <= 3));
assert property(@(posedge clk) ((d_in == 1)) |-> (d_in >= 0) && (d_in <= 6));
assert property(@(posedge clk) ((d_in == 7)) |-> (d_in >= 4) && (d_in <= 8));
assert property(@(posedge clk) ((d_in == 7)) |-> (d_in >= 7) && (d_in <= 11));
assert property(@(posedge clk) ((d_in >= 5) && (d_in <= 9) ##1 (d_in == 0) ##1 (d_in == 0) ##1 (d_in == 9) ##1 1) |-> (d_in >= 4) && (d_in <= 8));
assert property(@(posedge clk) (rst_n ##3 1) |-> (d_in >= 9) && (d_in <= 11));
assert property(@(posedge clk) ((d_in == 2) ##1 (d_in == 9) ##1 (d_in == 1) ##1 (d_in == 10) ##1 1) |-> (d_in >= 0) && (d_in <= 3));
assert property(@(posedge clk) (rst_n ##2 1) |-> (d_in >= 0) && (d_in <= 3));
assert property(@(posedge clk) (rst_n) |-> (d_in >= 0) && (d_in <= 3));
assert property(@(posedge clk) (rst_n ##4 1) |-> (d_in >= 0) && (d_in <= 3));
assert property(@(posedge clk) ((d_in == 1) ##1 (d_in == 0) ##2 (d_in == 7) ##1 1) |-> (d_in >= 12) && (d_in <= 15));
assert property(@(posedge clk) ((d_in >= 0) && (d_in <= 1) ##1 (d_in == 0) ##1 (d_in >= 3) && (d_in <= 7) ##1 (d_in == 7) ##1 1) |-> (d_in >= 12) && (d_in <= 15));
assert property(@(posedge clk) ((d_in >= 0) && (d_in <= 1) ##1 (d_in == 0) ##1 (d_in >= 3) && (d_in <= 8) ##1 (d_in == 7) ##1 1) |-> (d_in >= 12) && (d_in <= 15));
assert property(@(posedge clk) ((d_in >= 0) && (d_in <= 1) ##1 (d_in == 0) ##1 (d_in >= 0) && (d_in <= 7) ##1 (d_in == 7) ##1 1) |-> (d_in >= 12) && (d_in <= 15));
assert property(@(posedge clk) (rst_n ##1 1) |-> (d_in >= 4) && (d_in <= 8));
assert property(@(posedge clk) (rst_n ##3 1) |-> (d_in >= 7) && (d_in <= 11));
assert property(@(posedge clk) ((d_in == 0) ##1 (d_in >= 4) && (d_in <= 8) ##1 (d_in >= 0) && (d_in <= 1) ##1 (d_in >= 0) && (d_in <= 1) ##1 1) |-> (d_in >= 0) && (d_in <= 6));
assert property(@(posedge clk) ((d_in == 5) ##1 (d_in >= 4) && (d_in <= 6) ##1 (d_in == 0) ##1 (d_in >= 12) && (d_in <= 15) ##1 1) |-> (d_in >= 7) && (d_in <= 11));
assert property(@(posedge clk) ((d_in >= 4) && (d_in <= 5) ##1 (d_in >= 4) && (d_in <= 6) ##1 (d_in == 0) ##1 (d_in == 12) ##1 1) |-> (d_in >= 7) && (d_in <= 11));
assert property(@(posedge clk) ((d_in >= 0) && (d_in <= 1) ##1 (d_in >= 0) && (d_in <= 4) ##1 (d_in >= 7) && (d_in <= 9) ##1 (d_in == 8) ##1 1) |-> (d_in >= 0) && (d_in <= 7));
assert property(@(posedge clk) ((d_in >= 4) && (d_in <= 6) ##1 (d_in == 6) ##1 (d_in == 0) ##1 (d_in >= 12) && (d_in <= 15) ##1 1) |-> (d_in >= 7) && (d_in <= 11));
assert property(@(posedge clk) ((d_in >= 4) && (d_in <= 6) ##1 (d_in >= 5) && (d_in <= 6) ##1 (d_in == 0) ##1 (d_in == 12) ##1 1) |-> (d_in >= 7) && (d_in <= 11));
assert property(@(posedge clk) ((d_in == 0) ##1 (d_in >= 4) && (d_in <= 6) ##1 (d_in >= 0) && (d_in <= 1) ##1 (d_in >= 0) && (d_in <= 1) ##1 1) |-> (d_in >= 0) && (d_in <= 6));
assert property(@(posedge clk) ((d_in == 0) ##1 (d_in == 5) ##1 (d_in >= 0) && (d_in <= 1) ##1 (d_in >= 0) && (d_in <= 1) ##1 1) |-> (d_in >= 0) && (d_in <= 6));
assert property(@(posedge clk) ((d_in == 0) ##1 (d_in >= 5) && (d_in <= 7) ##1 (d_in >= 0) && (d_in <= 1) ##1 (d_in >= 0) && (d_in <= 1) ##1 1) |-> (d_in >= 0) && (d_in <= 6));
assert property(@(posedge clk) ((d_in >= 0) && (d_in <= 1) ##2 (d_in == 9) ##1 (d_in == 4) ##1 1) |-> (d_in >= 0) && (d_in <= 7));
assert property(@(posedge clk) (rst_n) |-> (d_in >= 0) && (d_in <= 6));
assert property(@(posedge clk) (rst_n ##1 1) |-> (d_in >= 0) && (d_in <= 6));
assert property(@(posedge clk) (rst_n ##2 1) |-> (d_in >= 0) && (d_in <= 6));
assert property(@(posedge clk) (rst_n ##4 1) |-> (d_in >= 0) && (d_in <= 6));
assert property(@(posedge clk) ((d_in == 0) ##1 (d_in >= 0) && (d_in <= 4) ##1 (d_in >= 7) && (d_in <= 9) ##1 (d_in == 4) ##1 1) |-> (d_in >= 0) && (d_in <= 7));
assert property(@(posedge clk) (rst_n ##2 1) |-> (d_in >= 0) && (d_in <= 7));
assert property(@(posedge clk) (rst_n ##4 1) |-> (d_in >= 0) && (d_in <= 7));
assert property(@(posedge clk) (rst_n ##1 1) |-> (d_in >= 0) && (d_in <= 7));
assert property(@(posedge clk) (rst_n) |-> (d_in >= 0) && (d_in <= 7));
assert property(@(posedge clk) (rst_n ##3 1) |-> (d_in >= 8) && (d_in <= 15));
assert property(@(posedge clk) ((d_in == 0) ##1 (d_in >= 0) && (d_in <= 1) ##1 (d_in >= 0) && (d_in <= 2) ##1 (d_in == 9) ##1 1) |-> (d_in >= 8) && (d_in <= 15));
assert property(@(posedge clk) ((d_in == 0) ##1 (d_in >= 0) && (d_in <= 1) ##1 (d_in >= 0) && (d_in <= 3) ##1 (d_in == 9) ##1 1) |-> (d_in >= 8) && (d_in <= 15));
assert property(@(posedge clk) ((d_in == 0) ##1 (d_in >= 0) && (d_in <= 1) ##1 (d_in >= 0) && (d_in <= 5) ##1 (d_in == 9) ##1 1) |-> (d_in >= 8) && (d_in <= 15));
endmodule
