// Seed: 1593586511
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_6;
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    input tri0 id_2,
    input wire id_3,
    input wire id_4,
    input tri0 id_5,
    input wor id_6,
    input tri0 id_7,
    input supply0 id_8,
    input tri1 id_9,
    output wand id_10,
    input uwire id_11,
    output tri0 id_12
);
  integer id_14;
  wire id_15;
  always @(posedge id_8) begin
    id_0 = 1'h0;
  end
  module_0(
      id_14, id_15, id_15, id_14, id_14, id_14, id_15, id_15
  );
endmodule
