// Seed: 1975819626
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  tri  id_8;
  wire id_9;
  assign id_8 = 1;
endmodule
module module_1 (
    input supply0 id_0
);
  initial begin : LABEL_0
    id_2 = id_2 * id_0 - id_0;
  end
  assign id_3 = 1'b0;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_3
  );
  wire id_4;
endmodule
