{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698861209641 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698861209641 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  1 10:53:29 2023 " "Processing started: Wed Nov  1 10:53:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698861209641 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698861209641 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5_top -c lab5_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5_top -c lab5_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698861209641 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698861209921 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698861209921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shihling/git/cpen211-labs/lab5/lab5_top.sv 4 4 " "Found 4 design units, including 4 entities, in source file /home/shihling/git/cpen211-labs/lab5/lab5_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_top " "Found entity 1: lab5_top" {  } { { "../lab5_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab5/lab5_top.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698861218756 ""} { "Info" "ISGN_ENTITY_NAME" "2 input_iface " "Found entity 2: input_iface" {  } { { "../lab5_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab5/lab5_top.sv" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698861218756 ""} { "Info" "ISGN_ENTITY_NAME" "3 vDFF " "Found entity 3: vDFF" {  } { { "../lab5_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab5/lab5_top.sv" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698861218756 ""} { "Info" "ISGN_ENTITY_NAME" "4 sseg " "Found entity 4: sseg" {  } { { "../lab5_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab5/lab5_top.sv" 167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698861218756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698861218756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shihling/git/cpen211-labs/lab5/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/shihling/git/cpen211-labs/lab5/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../regfile.sv" "" { Text "/home/shihling/git/cpen211-labs/lab5/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698861218757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698861218757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shihling/git/cpen211-labs/lab5/shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/shihling/git/cpen211-labs/lab5/shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../shifter.sv" "" { Text "/home/shihling/git/cpen211-labs/lab5/shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698861218758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698861218758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shihling/git/cpen211-labs/lab5/datapath.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/shihling/git/cpen211-labs/lab5/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../datapath.sv" "" { Text "/home/shihling/git/cpen211-labs/lab5/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698861218759 ""} { "Info" "ISGN_ENTITY_NAME" "2 vDFFE " "Found entity 2: vDFFE" {  } { { "../datapath.sv" "" { Text "/home/shihling/git/cpen211-labs/lab5/datapath.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698861218759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698861218759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shihling/git/cpen211-labs/lab5/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/shihling/git/cpen211-labs/lab5/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab5/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698861218759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698861218759 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5_top " "Elaborating entity \"lab5_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698861218813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_iface input_iface:IN " "Elaborating entity \"input_iface\" for hierarchy \"input_iface:IN\"" {  } { { "../lab5_top.sv" "IN" { Text "/home/shihling/git/cpen211-labs/lab5/lab5_top.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698861218825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFF input_iface:IN\|vDFF:DATA " "Elaborating entity \"vDFF\" for hierarchy \"input_iface:IN\|vDFF:DATA\"" {  } { { "../lab5_top.sv" "DATA" { Text "/home/shihling/git/cpen211-labs/lab5/lab5_top.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698861218831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFF input_iface:IN\|vDFF:CTRL " "Elaborating entity \"vDFF\" for hierarchy \"input_iface:IN\|vDFF:CTRL\"" {  } { { "../lab5_top.sv" "CTRL" { Text "/home/shihling/git/cpen211-labs/lab5/lab5_top.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698861218837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:DP " "Elaborating entity \"datapath\" for hierarchy \"datapath:DP\"" {  } { { "../lab5_top.sv" "DP" { Text "/home/shihling/git/cpen211-labs/lab5/lab5_top.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698861218842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:DP\|regfile:REGFILE " "Elaborating entity \"regfile\" for hierarchy \"datapath:DP\|regfile:REGFILE\"" {  } { { "../datapath.sv" "REGFILE" { Text "/home/shihling/git/cpen211-labs/lab5/datapath.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698861218852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:DP\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"datapath:DP\|ALU:alu\"" {  } { { "../datapath.sv" "alu" { Text "/home/shihling/git/cpen211-labs/lab5/datapath.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698861218872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter datapath:DP\|shifter:SHIFTER " "Elaborating entity \"shifter\" for hierarchy \"datapath:DP\|shifter:SHIFTER\"" {  } { { "../datapath.sv" "SHIFTER" { Text "/home/shihling/git/cpen211-labs/lab5/datapath.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698861218878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE datapath:DP\|vDFFE:ADFF " "Elaborating entity \"vDFFE\" for hierarchy \"datapath:DP\|vDFFE:ADFF\"" {  } { { "../datapath.sv" "ADFF" { Text "/home/shihling/git/cpen211-labs/lab5/datapath.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698861218883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE datapath:DP\|vDFFE:statusDFF " "Elaborating entity \"vDFFE\" for hierarchy \"datapath:DP\|vDFFE:statusDFF\"" {  } { { "../datapath.sv" "statusDFF" { Text "/home/shihling/git/cpen211-labs/lab5/datapath.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698861218888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:H0 " "Elaborating entity \"sseg\" for hierarchy \"sseg:H0\"" {  } { { "../lab5_top.sv" "H0" { Text "/home/shihling/git/cpen211-labs/lab5/lab5_top.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698861218892 ""}
