# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../../src/serial_communications.vhd" \
"../../../../../../../tb/Serial_Comunications_tb.vhd" \

# Do not sort compile order
nosort
