#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Mar 22 08:08:11 2021
# Process ID: 16048
# Current directory: C:/Project/u200/project_dna_darrick/project_dna_darrick.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/Project/u200/project_dna_darrick/project_dna_darrick.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Project/u200/project_dna_darrick/project_dna_darrick.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Project/u200/project_dna_darrick'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Project/u200/project_dna_darrick' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Project/u200/project_dna_darrick/project_dna_darrick.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: link_design -top design_1_wrapper -part xcu200-fsgd2104-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_AXI_DNA_0_0/design_1_AXI_DNA_0_0.dcp' for cell 'design_1_i/AXI_DNA_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_3/design_1_util_ds_buf_3.dcp' for cell 'design_1_i/util_ds_buf'
INFO: [Project 1-454] Reading design checkpoint 'c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/design_1_xdma_0_3.dcp' for cell 'design_1_i/xdma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/xdma_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/xdma_0_axi_periph/s01_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 2976 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcu200-fsgd2104-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/design_1_xdma_0_3_board.xdc] for cell 'design_1_i/xdma_0/inst'
Finished Parsing XDC File [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/design_1_xdma_0_3_board.xdc] for cell 'design_1_i/xdma_0/inst'
Parsing XDC File [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/source/design_1_xdma_0_3_pcie4_uscaleplus_ip.xdc] for cell 'design_1_i/xdma_0/inst'
Finished Parsing XDC File [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/source/design_1_xdma_0_3_pcie4_uscaleplus_ip.xdc] for cell 'design_1_i/xdma_0/inst'
Parsing XDC File [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc] for cell 'design_1_i/xdma_0/inst/pcie4_ip_i/inst'
WARNING: [Constraints 18-633] Creating clock design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 16 sources. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:121]
INFO: [Vivado 12-3520] Assignment of 'GND, VCC, GND_1, cfg_ext_read_data_valid_dummy_reg, as_cdr_hold_req_ff1_reg, as_mac_in_detect_user_reg, ds_srl_reg[5], flr_cntr[1]_i_1, cfg_ext_read_data_valid_dummy_i_2, ds_srl_reg[4]_srl5, flr_cntr[5]_i_1, as_cdr_hold_req_user_reg, cfg_ext_read_data_valid_dummy_i_1, as_mac_in_detect_ff1_reg, bufg_gt_sysclk, cfg_ext_read_data_valid_dummy_i_3, cfg_ext_read_data_valid_dummy_i_4, as_mac_in_detect_ff_reg, cfg_ext_read_data_valid_dummy_i_5, flr_cntr[0]_i_1, flr_cntr[2]_i_1, flr_cntr[3]_i_1, as_cdr_hold_req_ff_reg, flr_cntr[4]_i_1, read_rcvd_watchDog_cnt[12]_i_1, ltssm_reg1_reg[5]_srl2, np_req_wait[0]_i_1, pipe_tx_rate_ff_reg[0], flr_cntr[6]_i_1, flr_cntr_reg[5], pcie_4_0_pipe_inst, np_req_wait_reg[1], read_rcvd_watchDog_cnt[4]_i_1, read_rcvd_watchDog_cnt[10]_i_1, ltssm_reg1_reg[2]_srl2, read_rcvd_watchDog_cnt[6]_i_1, read_rcvd_watchDog_cnt[8]_i_1, flr_cntr[7]_i_1, ltssm_reg2_reg[5], flr_cntr_reg[4], ltssm_reg2_reg[4], read_rcvd_watchDog_cnt[15]_i_1, ltssm_reg1_reg[4]_srl2, read_rcvd_watchDog_cnt[18]_i_1, read_rcvd_watchDog_cnt[18]_i_5, read_rcvd_watchDog_cnt[19]_i_2, pipe_tx_rate_ff_reg[1], ltssm_reg2_reg[2], read_rcvd_watchDog_cnt[18]_i_4, read_rcvd_watchDog_cnt[19]_i_5, read_rcvd_watchDog_cnt[19]_i_6, ltssm_reg2_reg[1], read_rcvd_watchDog_cnt[0]_i_1, read_rcvd_watchDog_cnt[2]_i_1, flr_cntr_reg[3], ltssm_reg2_reg[3], np_req_wait_reg[0], np_req_wait_reg[3], flr_cntr[7]_i_2, flr_cntr_reg[2], ltssm_reg1_reg[0]_srl2, flr_cntr_reg[1], np_req_wait[3]_i_1, np_req_wait[2]_i_1, read_rcvd_watchDog_cnt[18]_i_3, np_req_wait_reg[2], np_req_wait[1]_i_1, read_rcvd_watchDog_cnt[14]_i_1, read_rcvd_watchDog_cnt[5]_i_1, np_req_wait_reg[4], read_rcvd_watchDog_cnt[11]_i_1, read_rcvd_watchDog_cnt[7]_i_1, flr_cntr_reg[6], ltssm_reg2_reg[0], flr_cntr_reg[7], np_req_wait[5]_i_2, np_req_wait_reg[5], read_rcvd_watchDog_cnt[13]_i_1, np_req_wait[4]_i_1, ltssm_reg1_reg[1]_srl2, ltssm_reg1_reg[3]_srl2, read_rcvd_watchDog_cnt[18]_i_2, read_rcvd_watchDog_cnt[19]_i_7, read_rcvd_watchDog_cnt[1]_i_1, read_rcvd_watchDog_cnt[19]_i_4, flr_cntr_reg[0], read_rcvd_watchDog_cnt[3]_i_1, gt_top_i, read_rcvd_watchDog_cnt_reg[8], sync_sys_clk, read_rcvd_watchDog_cnt_reg[4], read_rcvd_watchDog_cnt_reg[0], user_lnk_up_reg, read_rcvd_watchDog_cnt_reg[6], read_rcvd_watchDog_cnt[9]_i_1, read_rcvd_watchDog_cnt_reg[2], read_rcvd_watchDog_cnt_reg[16]_i_2, read_rcvd_watchDog_cnt_reg[5], read_rcvd_watchDog_cnt_reg[19]_i_3, read_rcvd_watchDog_cnt_reg[14], user_reset_cdc, read_rcvd_watchDog_cnt_reg[12], read_rcvd_watchDog_cnt_reg[1], read_rcvd_watchDog_cnt_reg[13], read_rcvd_watchDog_cnt_reg[3], read_rcvd_watchDog_cnt_reg[19], read_rcvd_watchDog_cnt_reg[7], read_rcvd_watchDog_cnt_reg[15], read_rcvd_watchDog_cnt_reg[16], read_rcvd_watchDog_cnt_reg[18], read_rcvd_watchDog_cnt_reg[16]_i_1, read_rcvd_watchDog_cnt_reg[10], user_reset_reg, read_rcvd_watchDog_cnt_reg[11], user_lnk_up_cdc, read_rcvd_watchDog_cnt_reg[9], speed_change_in_progress_reg, and read_rcvd_watchDog_cnt_reg[17]' to a pblock 'design_1_i_xdma_0_inst_pcie4_ip_i_inst_design_1_xdma_0_3_pcie4_ip_Stage1_main' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:285]
Finished Parsing XDC File [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc] for cell 'design_1_i/xdma_0/inst/pcie4_ip_i/inst'
Parsing XDC File [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/ip_0/synth/design_1_xdma_0_3_pcie4_ip_gt.xdc] for cell 'design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst'
Finished Parsing XDC File [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/ip_0/synth/design_1_xdma_0_3_pcie4_ip_gt.xdc] for cell 'design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst'
Parsing XDC File [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_3/design_1_util_ds_buf_3_board.xdc] for cell 'design_1_i/util_ds_buf/U0'
Finished Parsing XDC File [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_3/design_1_util_ds_buf_3_board.xdc] for cell 'design_1_i/util_ds_buf/U0'
Parsing XDC File [C:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/constrs_2/imports/new/u200_bitstream_constraints.xdc]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES. [C:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/constrs_2/imports/new/u200_bitstream_constraints.xdc:24]
WARNING: [Vivado 12-180] No cells matched 'design_1_i/ddr4_1'. [C:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/constrs_2/imports/new/u200_bitstream_constraints.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/constrs_2/imports/new/u200_bitstream_constraints.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/ethash_wrapper_0/inst/multi[0].ethash/start_reg_n_0'. [C:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/constrs_2/imports/new/u200_bitstream_constraints.xdc:50]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/constrs_2/imports/new/u200_bitstream_constraints.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'clk'. [C:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/constrs_2/imports/new/u200_bitstream_constraints.xdc:58]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/constrs_2/imports/new/u200_bitstream_constraints.xdc:58]
Finished Parsing XDC File [C:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/constrs_2/imports/new/u200_bitstream_constraints.xdc]
Parsing XDC File [C:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/constrs_2/new/ethash2.xdc]
WARNING: [Vivado 12-1578] cell, port, pin or net 'design_1_i/reg_rw_axi_v1_0_0/ethash_resetn' not found. [C:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/constrs_2/new/ethash2.xdc:5]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through design_1_i/reg_rw_axi_v1_0_0/ethash_resetn'. [C:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/constrs_2/new/ethash2.xdc:5]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/constrs_2/new/ethash2.xdc]
Parsing XDC File [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/design_1_xdma_0_3_pcie4_ip_board.xdc] for cell 'design_1_i/xdma_0/inst/pcie4_ip_i/inst'
Finished Parsing XDC File [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/design_1_xdma_0_3_pcie4_ip_board.xdc] for cell 'design_1_i/xdma_0/inst/pcie4_ip_i/inst'
Parsing XDC File [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/synth/design_1_xdma_0_3_pcie4_ip_late.xdc] for cell 'design_1_i/xdma_0/inst/pcie4_ip_i/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/synth/design_1_xdma_0_3_pcie4_ip_late.xdc:63]
INFO: [Timing 38-2] Deriving generated clocks [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/synth/design_1_xdma_0_3_pcie4_ip_late.xdc:63]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]'. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/synth/design_1_xdma_0_3_pcie4_ip_late.xdc:63]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/synth/design_1_xdma_0_3_pcie4_ip_late.xdc:63]
get_clocks: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2536.090 ; gain = 355.781
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]]'. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/synth/design_1_xdma_0_3_pcie4_ip_late.xdc:63]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-5201] set_clock_groups: cannot set the clock group when only one non-empty group remains. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/synth/design_1_xdma_0_3_pcie4_ip_late.xdc:63]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]'. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/synth/design_1_xdma_0_3_pcie4_ip_late.xdc:64]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/synth/design_1_xdma_0_3_pcie4_ip_late.xdc:64]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]]'. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/synth/design_1_xdma_0_3_pcie4_ip_late.xdc:64]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-5201] set_clock_groups: cannot set the clock group when only one non-empty group remains. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/synth/design_1_xdma_0_3_pcie4_ip_late.xdc:64]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]'. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/synth/design_1_xdma_0_3_pcie4_ip_late.xdc:67]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/synth/design_1_xdma_0_3_pcie4_ip_late.xdc:67]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]]'. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/synth/design_1_xdma_0_3_pcie4_ip_late.xdc:67]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-5201] set_clock_groups: cannot set the clock group when only one non-empty group remains. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/synth/design_1_xdma_0_3_pcie4_ip_late.xdc:67]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]'. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/synth/design_1_xdma_0_3_pcie4_ip_late.xdc:68]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/synth/design_1_xdma_0_3_pcie4_ip_late.xdc:68]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]]'. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/synth/design_1_xdma_0_3_pcie4_ip_late.xdc:68]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-5201] set_clock_groups: cannot set the clock group when only one non-empty group remains. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/synth/design_1_xdma_0_3_pcie4_ip_late.xdc:68]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]'. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/synth/design_1_xdma_0_3_pcie4_ip_late.xdc:75]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/synth/design_1_xdma_0_3_pcie4_ip_late.xdc:75]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]]'. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/synth/design_1_xdma_0_3_pcie4_ip_late.xdc:75]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-5201] set_clock_groups: cannot set the clock group when only one non-empty group remains. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/synth/design_1_xdma_0_3_pcie4_ip_late.xdc:75]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]'. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/synth/design_1_xdma_0_3_pcie4_ip_late.xdc:76]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/synth/design_1_xdma_0_3_pcie4_ip_late.xdc:76]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]]'. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/synth/design_1_xdma_0_3_pcie4_ip_late.xdc:76]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-5201] set_clock_groups: cannot set the clock group when only one non-empty group remains. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/synth/design_1_xdma_0_3_pcie4_ip_late.xdc:76]
Finished Parsing XDC File [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/synth/design_1_xdma_0_3_pcie4_ip_late.xdc] for cell 'design_1_i/xdma_0/inst/pcie4_ip_i/inst'
Parsing XDC File [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 2605.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 701 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 65 instances
  RAM16X1S => RAM32X1S (RAMS32): 13 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 9 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 554 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 43 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 16 instances

26 Infos, 12 Warnings, 16 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:33 ; elapsed = 00:01:29 . Memory (MB): peak = 2605.059 ; gain = 2302.223
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu200'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu200'
INFO: [Common 17-1540] The version limit for your license is '2020.07' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2605.059 ; gain = 0.000

Starting Cache Timing Information Task
WARNING: [Constraints 18-633] Creating clock design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_3_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_3_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 16 sources. [c:/Project/u200/project_dna_darrick/project_dna_darrick.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_3/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:121]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 151d64552

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2605.059 ; gain = 0.000

Starting Logic Optimization Task
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 13 Warnings, 16 Critical Warnings and 1 Errors encountered.
opt_design failed
ERROR: [Chipscope 16-213] The debug port 'u_ila_0/probe0' has 1 unconnected channels (bits). This will cause errors during implementation.
INFO: [Common 17-206] Exiting Vivado at Mon Mar 22 08:10:05 2021...
