// Seed: 1268281454
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input wire id_0,
    output supply0 id_1,
    output tri0 id_2,
    output tri1 id_3
);
  wire id_5;
  module_0 modCall_1 (id_5);
endmodule
module module_2 (
    output wire id_0,
    input  wire id_1
);
  assign id_0 = id_1;
  wire  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ;
  xor primCall (
      id_0,
      id_12,
      id_17,
      id_3,
      id_7,
      id_4,
      id_6,
      id_10,
      id_13,
      id_1,
      id_9,
      id_16,
      id_8,
      id_11,
      id_18
  );
  wire id_20;
  module_0 modCall_1 (id_20);
  wire id_21;
  wire id_22 = id_11;
endmodule
