V 000044 55 1556          1463091093526 Add
(_unit VHDL (add 0 5 (add 0 11 ))
  (_version v35)
  (_time 1463091093527 2016.05.13 01:11:33)
  (_source (\./src/add.vhdl\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091093454)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal SIn ~std_logic_vector{5~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Inc ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal SOut ~std_logic_vector{5~downto~0}~122 0 9 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(2)(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 )
  )
  (_model . Add 1 -1
  )
)
V 000044 55 2344          1463091093863 ALU
(_unit VHDL (alu 0 5 (alu 0 14 ))
  (_version v35)
  (_time 1463091093863 2016.05.13 01:11:33)
  (_source (\./src/alu.vhdl\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091093803)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B ~std_logic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal A ~std_logic_vector{7~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal SADD ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Q ~std_logic_vector{7~downto~0}~124 0 10 (_entity (_out ))))
    (_port (_internal FC ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal FZ ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rez ~std_logic_vector{7~downto~0}~13 0 15 (_architecture (_uni (_string \"00000000"\)))))
    (_type (_internal ~std_logic_vector{7~downto~0}~135 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(5)(6))(_sensitivity(3))(_read(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ALU 1 -1
  )
)
V 000044 55 1397          1463091093938 CAR
(_unit VHDL (car 0 3 (car 0 9 ))
  (_version v35)
  (_time 1463091093938 2016.05.13 01:11:33)
  (_source (\./src/car.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091093923)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal D ~std_logic_vector{5~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal CarIn ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal CarOut ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q ~std_logic_vector{5~downto~0}~122 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(2)(3))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . CAR 1 -1
  )
)
V 000044 55 3591          1463091094009 CBR
(_unit VHDL (cbr 0 3 (cbr 0 30 ))
  (_version v35)
  (_time 1463091094008 2016.05.13 01:11:34)
  (_source (\./src/cbr.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091093982)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~27}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_port (_internal InstrCom ~std_logic_vector{0~to~27}~12 0 4 (_entity (_in ))))
    (_port (_internal CbrIn ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Adr ~std_logic_vector{5~downto~0}~12 0 6 (_entity (_out ))))
    (_port (_internal Instr0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Instr1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Instr2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal PCIn ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal IncPC ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal IrIn ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal MarIn ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal RdWr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal MbrIn ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal MbrOut ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal MbrInD ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_port (_internal MbrOutD ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal RzIn ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal RzOut ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_port (_internal Inv ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
    (_port (_internal RAIn ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
    (_port (_internal RIn ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_port (_internal ROut ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
    (_port (_internal RDCIn ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
    (_port (_internal SADD ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_port (_internal InvZ ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0{3~to~8}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 3)(i 8))))))
    (_process
      (line__32(_architecture 0 0 32 (_process (_simple)(_target(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(12)(11)(10)(13)(2)(9)(8)(7)(6)(3)(4)(5))(_sensitivity(1))(_read(0(27))(0(26))(0(25))(0(24))(0(23))(0(22))(0(21))(0(20))(0(19))(0(18))(0(17))(0(16))(0(15))(0(14))(0(13))(0(12))(0(11))(0(10))(0(9))(0(t_3_8))(0(0))(0(1))(0(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . CBR 1 -1
  )
)
V 000043 55 1892          1463091094088 PC
(_unit VHDL (pc 0 4 (pc 0 12 ))
  (_version v35)
  (_time 1463091094087 2016.05.13 01:11:34)
  (_source (\./src/clk.vhdl\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091094052)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal PCIn ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal IncPC ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal AdrIn ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal AdrOut ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal reg ~std_logic_vector{7~downto~0}~13 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1))(_read(6)(3)(2)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . PC 1 -1
  )
)
I 000044 55 29270         1463091094152 MPA
(_unit VHDL (mpa 0 3 (mpa 0 9 ))
  (_version v35)
  (_time 1463091094151 2016.05.13 01:11:34)
  (_source (\./src/cpu.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091094132)
    (_use )
  )
  (_component
    (IR
      (_object
        (_port (_internal Command ~std_logic_vector{7~downto~0}~1322 0 76 (_entity (_in ))))
        (_port (_internal IrIn ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal Com ~std_logic_vector{7~downto~0}~1324 0 79 (_entity (_out ))))
        (_port (_internal IrOut ~extieee.std_logic_1164.std_logic 0 80 (_entity (_out ))))
      )
    )
    (LogAnd
      (_object
        (_port (_internal in1 ~extieee.std_logic_1164.std_logic 0 84 (_entity (_in ))))
        (_port (_internal in2 ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal SOut ~extieee.std_logic_1164.std_logic 0 86 (_entity (_out ))))
      )
    )
    (MAR
      (_object
        (_port (_internal AdrIn ~std_logic_vector{7~downto~0}~1326 0 96 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal MarIn ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal AdrOut ~std_logic_vector{7~downto~0}~1328 0 100 (_entity (_out ))))
      )
    )
    (RAM
      (_object
        (_port (_internal Adr ~std_logic_vector{7~downto~0}~1358 0 160 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
        (_port (_internal RdWr ~extieee.std_logic_1164.std_logic 0 162 (_entity (_in ))))
        (_port (_internal Data ~std_logic_vector{7~downto~0}~1360 0 163 (_entity (_inout ))))
      )
    )
    (MBR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal MbrIn ~extieee.std_logic_1164.std_logic 0 105 (_entity (_in ))))
        (_port (_internal MbrInD ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal MbrOut ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal MbrOutD ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal DataIn ~std_logic_vector{7~downto~0}~1330 0 110 (_entity (_inout ))))
        (_port (_internal DataOut ~std_logic_vector{7~downto~0}~1332 0 111 (_entity (_inout ))))
      )
    )
    (R0
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 142 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 143 (_entity (_in ))))
        (_port (_internal DataIn ~std_logic_vector{7~downto~0}~1350 0 144 (_entity (_in ))))
        (_port (_internal RIn ~extieee.std_logic_1164.std_logic 0 145 (_entity (_in ))))
        (_port (_internal ROut ~extieee.std_logic_1164.std_logic 0 146 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
        (_port (_internal DataOut ~std_logic_vector{7~downto~0}~1352 0 148 (_entity (_out ))))
      )
    )
    (RA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 153 (_entity (_in ))))
        (_port (_internal DIn ~std_logic_vector{7~downto~0}~1354 0 154 (_entity (_in ))))
        (_port (_internal RAIn ~extieee.std_logic_1164.std_logic 0 155 (_entity (_in ))))
        (_port (_internal DOut ~std_logic_vector{7~downto~0}~1356 0 156 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal A ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{7~downto~0}~134 0 20 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal SADD ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal FC ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
        (_port (_internal FZ ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{7~downto~0}~136 0 25 (_entity (_out ))))
      )
    )
    (DC1
      (_object
        (_port (_internal Ale ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal Com ~std_logic_vector{7~downto~0}~1314 0 65 (_entity (_in ))))
        (_port (_internal ComAdr ~std_logic_vector{5~downto~0}~1316 0 66 (_entity (_out ))))
      )
    )
    (RZ
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 176 (_entity (_in ))))
        (_port (_internal DIn ~std_logic_vector{7~downto~0}~1364 0 177 (_entity (_in ))))
        (_port (_internal InvZ ~extieee.std_logic_1164.std_logic 0 178 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 179 (_entity (_in ))))
        (_port (_internal RzIn ~extieee.std_logic_1164.std_logic 0 180 (_entity (_in ))))
        (_port (_internal RzOut ~extieee.std_logic_1164.std_logic 0 181 (_entity (_in ))))
        (_port (_internal DOut ~std_logic_vector{7~downto~0}~1366 0 182 (_entity (_out ))))
      )
    )
    (Inv
      (_object
        (_port (_internal DIn ~std_logic_vector{7~downto~0}~1318 0 70 (_entity (_in ))))
        (_port (_internal Inv ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal DOut ~std_logic_vector{7~downto~0}~1320 0 72 (_entity (_out ))))
      )
    )
    (RDC
      (_object
        (_port (_internal Number ~std_logic_vector{7~downto~0}~1362 0 167 (_entity (_in ))))
        (_port (_internal RDCIn ~extieee.std_logic_1164.std_logic 0 168 (_entity (_in ))))
        (_port (_internal R1 ~extieee.std_logic_1164.std_logic 0 169 (_entity (_out ))))
        (_port (_internal R2 ~extieee.std_logic_1164.std_logic 0 170 (_entity (_out ))))
        (_port (_internal R3 ~extieee.std_logic_1164.std_logic 0 171 (_entity (_out ))))
        (_port (_internal R4 ~extieee.std_logic_1164.std_logic 0 172 (_entity (_out ))))
      )
    )
    (MUX
      (_object
        (_port (_internal Adr0 ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal Adr1 ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 124 (_entity (_in ))))
        (_port (_internal in1 ~std_logic_vector{5~downto~0}~1338 0 125 (_entity (_in ))))
        (_port (_internal in2 ~std_logic_vector{5~downto~0}~1340 0 126 (_entity (_in ))))
        (_port (_internal IN3 ~std_logic_vector{5~downto~0}~1342 0 127 (_entity (_in ))))
        (_port (_internal MuxOut ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
        (_port (_internal OUT1 ~std_logic_vector{5~downto~0}~1344 0 129 (_entity (_out ))))
      )
    )
    (Add
      (_object
        (_port (_internal Inc ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal SIn ~std_logic_vector{5~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal SOut ~std_logic_vector{5~downto~0}~132 0 15 (_entity (_out ))))
      )
    )
    (CAR
      (_object
        (_port (_internal CarIn ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{5~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal CarOut ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{5~downto~0}~1310 0 32 (_entity (_out ))))
      )
    )
    (Memory
      (_object
        (_port (_internal Adr ~std_logic_vector{5~downto~0}~1334 0 115 (_entity (_in ))))
        (_port (_internal RD ~extieee.std_logic_1164.std_logic 0 116 (_entity (_in ))))
        (_port (_internal InstrCom ~std_logic_vector{0~to~27}~1336 0 117 (_entity (_out ))))
        (_port (_internal MrOut ~extieee.std_logic_1164.std_logic 0 118 (_entity (_out ))))
      )
    )
    (CBR
      (_object
        (_port (_internal CbrIn ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal InstrCom ~std_logic_vector{0~to~27}~13 0 37 (_entity (_in ))))
        (_port (_internal Adr ~std_logic_vector{5~downto~0}~1312 0 38 (_entity (_out ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
        (_port (_internal IncPC ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal Instr0 ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal Instr1 ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
        (_port (_internal Instr2 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal Inv ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
        (_port (_internal InvZ ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal IrIn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal MarIn ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal MbrIn ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal MbrInD ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal MbrOut ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal MbrOutD ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal PCin ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal RAIn ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
        (_port (_internal RDCIn ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal RIn ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal ROut ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal RdWr ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal RzIn ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
        (_port (_internal RzOut ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_port (_internal SADD ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
    (PC
      (_object
        (_port (_internal AdrIn ~std_logic_vector{7~downto~0}~1346 0 133 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 134 (_entity (_in ))))
        (_port (_internal IncPC ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal PCin ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 137 (_entity (_in ))))
        (_port (_internal AdrOut ~std_logic_vector{7~downto~0}~1348 0 138 (_entity (_out ))))
      )
    )
    (LogOR
      (_object
        (_port (_internal in1 ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal in2 ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal SOut ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
      )
    )
    (R_1bit
      (_object
        (_port (_internal reg_in ~extieee.std_logic_1164.std_logic 0 186 (_entity (_in ))))
        (_port (_internal IE ~extieee.std_logic_1164.std_logic 0 186 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 187 (_entity (_in ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 187 (_entity (_in ))))
        (_port (_internal reg_out ~extieee.std_logic_1164.std_logic 0 188 (_entity (_out ))))
      )
    )
  )
  (_instantiation DD0 0 202 (_component IR )
    (_port
      ((Command)(DataBus))
      ((IrIn)(IrIn))
      ((Reset)(Reset))
      ((Com)(BUS1))
      ((IrOut)(S3))
    )
  )
  (_instantiation DD1 0 204 (_component LogAnd )
    (_port
      ((in1)(bit_outs))
      ((in2)(S4))
      ((SOut)(S5))
    )
  )
  (_instantiation DD2 0 205 (_component MAR )
    (_port
      ((AdrIn)(BUS0))
      ((CLK)(CLK))
      ((MarIn)(MarIn))
      ((RST)(Reset))
      ((AdrOut)(Adr))
    )
  )
  (_instantiation DD3 0 207 (_component RAM )
    (_port
      ((Adr)(Adr))
      ((CS)(CS))
      ((RdWr)(RdWr))
      ((Data)(MemOut))
    )
  )
  (_instantiation DD4 0 208 (_component MBR )
    (_port
      ((CLK)(CLK))
      ((MbrIn)(MbrIn))
      ((MbrInD)(S6))
      ((MbrOut)(MbrOut))
      ((MbrOutD)(S7))
      ((RST)(Reset))
      ((DataIn)(MemOut))
      ((DataOut)(DataBus))
    )
  )
  (_instantiation DD5 0 211 (_component R0 )
    (_port
      ((C)(SR1))
      ((CLK)(CLK))
      ((DataIn)(DataBus))
      ((RIn)(RIn))
      ((ROut)(ROut))
      ((RST)(Reset))
      ((DataOut)(DataBus))
    )
  )
  (_instantiation DD6 0 213 (_component R0 )
    (_port
      ((C)(SR2))
      ((CLK)(CLK))
      ((DataIn)(DataBus))
      ((RIn)(RIn))
      ((ROut)(ROut))
      ((RST)(Reset))
      ((DataOut)(DataBus))
    )
  )
  (_instantiation DD7 0 215 (_component R0 )
    (_port
      ((C)(SR3))
      ((CLK)(CLK))
      ((DataIn)(DataBus))
      ((RIn)(RIn))
      ((ROut)(ROut))
      ((RST)(Reset))
      ((DataOut)(DataBus))
    )
  )
  (_instantiation DD8 0 217 (_component R0 )
    (_port
      ((C)(SR4))
      ((CLK)(CLK))
      ((DataIn)(DataBus))
      ((RIn)(RIn))
      ((ROut)(ROut))
      ((RST)(Reset))
      ((DataOut)(DataBus))
    )
  )
  (_instantiation DD9 0 219 (_component RA )
    (_port
      ((CLK)(CLK))
      ((DIn)(DataBus))
      ((RAIn)(RAIn))
      ((DOut)(BUS3))
    )
  )
  (_instantiation DD10 0 220 (_component ALU )
    (_port
      ((A)(BUS4))
      ((B)(DataBus))
      ((CLK)(CLK))
      ((SADD)(SADD))
      ((FC)(FC_sig))
      ((FZ)(S1))
      ((Q)(BUS5))
    )
    (_use (_entity . alu)
      (_port
        ((B)(B))
        ((A)(A))
        ((SADD)(SADD))
        ((CLK)(CLK))
        ((Q)(Q))
        ((FC)(FC))
        ((FZ)(FZ))
      )
    )
  )
  (_instantiation DD11 0 222 (_component DC1 )
    (_port
      ((Ale)(S3))
      ((Com)(BUS1))
      ((ComAdr)(BUS2))
    )
  )
  (_instantiation DD12 0 223 (_component RZ )
    (_port
      ((CLK)(CLK))
      ((DIn)(BUS5))
      ((InvZ)(JB))
      ((RST)(Reset))
      ((RzIn)(RzIn))
      ((RzOut)(RzOut))
      ((DOut)(DataBus))
    )
  )
  (_instantiation DD13 0 225 (_component Inv )
    (_port
      ((DIn)(BUS3))
      ((Inv)(S2))
      ((DOut)(BUS4))
    )
  )
  (_instantiation DD14 0 226 (_component RDC )
    (_port
      ((Number)(DataBus))
      ((RDCIn)(RDCIn))
      ((R1)(SR1))
      ((R2)(SR2))
      ((R3)(SR3))
      ((R4)(SR4))
    )
  )
  (_instantiation DD15 0 228 (_component MUX )
    (_port
      ((Adr0)(S9))
      ((Adr1)(S10))
      ((CLK)(CLK))
      ((in1)(BUS11))
      ((in2)(BUS2))
      ((IN3)(BUS6))
      ((MuxOut)(N2))
      ((OUT1)(BUS7))
    )
  )
  (_instantiation DD16 0 230 (_component Add )
    (_port
      ((Inc)(N2))
      ((Reset)(Reset))
      ((SIn)(BUS7))
      ((SOut)(BUS11))
    )
    (_use (_entity . add)
      (_port
        ((SIn)(SIn))
        ((Inc)(Inc))
        ((Reset)(Reset))
        ((SOut)(SOut))
      )
    )
  )
  (_instantiation DD17 0 231 (_component CAR )
    (_port
      ((CarIn)(CLK))
      ((D)(BUS7))
      ((CarOut)(N3))
      ((Q)(BUS8))
    )
    (_use (_entity . car)
      (_port
        ((D)(D))
        ((CarIn)(CarIn))
        ((CarOut)(CarOut))
        ((Q)(Q))
      )
    )
  )
  (_instantiation DD18 0 232 (_component Memory )
    (_port
      ((Adr)(BUS8))
      ((RD)(N3))
      ((InstrCom)(BUS10))
      ((MrOut)(N1))
    )
  )
  (_instantiation DD19 0 233 (_component CBR )
    (_port
      ((CbrIn)(N1))
      ((InstrCom)(BUS10))
      ((Adr)(BUS6))
      ((CS)(CS))
      ((IncPC)(IncPC))
      ((Instr0)(S8))
      ((Instr1)(S4))
      ((Instr2)(S10))
      ((Inv)(S2))
      ((InvZ)(JB))
      ((IrIn)(IrIn))
      ((MarIn)(MarIn))
      ((MbrIn)(MbrIn))
      ((MbrInD)(S6))
      ((MbrOut)(MbrOut))
      ((MbrOutD)(S7))
      ((PCin)(PCin))
      ((RAIn)(RAIn))
      ((RDCIn)(RDCIn))
      ((RIn)(RIn))
      ((ROut)(ROut))
      ((RdWr)(RdWr))
      ((RzIn)(RzIn))
      ((RzOut)(RzOut))
      ((SADD)(SADD))
    )
    (_use (_entity . cbr)
      (_port
        ((InstrCom)(InstrCom))
        ((CbrIn)(CbrIn))
        ((Adr)(Adr))
        ((Instr0)(Instr0))
        ((Instr1)(Instr1))
        ((Instr2)(Instr2))
        ((PCIn)(PCin))
        ((IncPC)(IncPC))
        ((IrIn)(IrIn))
        ((MarIn)(MarIn))
        ((RdWr)(RdWr))
        ((CS)(CS))
        ((MbrIn)(MbrIn))
        ((MbrOut)(MbrOut))
        ((MbrInD)(MbrInD))
        ((MbrOutD)(MbrOutD))
        ((RzIn)(RzIn))
        ((RzOut)(RzOut))
        ((Inv)(Inv))
        ((RAIn)(RAIn))
        ((RIn)(RIn))
        ((ROut)(ROut))
        ((RDCIn)(RDCIn))
        ((SADD)(SADD))
        ((InvZ)(InvZ))
      )
    )
  )
  (_instantiation DD20 0 239 (_component PC )
    (_port
      ((AdrIn)(DataBus))
      ((CLK)(CLK))
      ((IncPC)(IncPC))
      ((PCin)(PCin))
      ((RST)(Reset))
      ((AdrOut)(BUS0))
    )
    (_use (_entity . pc)
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((PCIn)(PCin))
        ((IncPC)(IncPC))
        ((AdrIn)(AdrIn))
        ((AdrOut)(AdrOut))
      )
    )
  )
  (_instantiation DD21 0 241 (_component LogOR )
    (_port
      ((in1)(S5))
      ((in2)(S8))
      ((SOut)(S9))
    )
  )
  (_instantiation DD22 0 242 (_component R_1bit )
    (_port
      ((reg_in)(FC_sig))
      ((IE)(RzIn))
      ((CLK)(CLK))
      ((Zero)(S5))
      ((reg_out)(bit_outs))
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal FC ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal bit_out ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DataBus ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~27}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1312 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1316 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1334 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~27}~1336 0 117 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1338 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1340 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1342 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1344 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 133 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1350 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1352 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1354 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1356 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1358 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1360 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1362 0 167 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1364 0 177 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1366 0 182 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal CS ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal IncPC ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal IrIn ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal MarIn ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal MbrIn ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal MbrOut ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal JB ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal S1 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S2 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S3 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S4 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S5 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S6 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S7 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S8 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S9 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S10 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal SR1 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal SR2 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal SR3 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal SR4 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 193 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 193 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 193 (_architecture (_uni ))))
    (_signal (_internal FC_sig ~extieee.std_logic_1164.std_logic 0 193 (_architecture (_uni ))))
    (_signal (_internal bit_outs ~extieee.std_logic_1164.std_logic 0 193 (_architecture (_uni ))))
    (_signal (_internal PCin ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal RAIn ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal RDCIn ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal RdWr ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal RIn ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal ROut ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal RzIn ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal RzOut ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal SADD ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1368 0 195 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal Adr ~std_logic_vector{7~downto~0}~1368 0 195 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1370 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal BUS2 ~std_logic_vector{5~downto~0}~1370 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS6 ~std_logic_vector{5~downto~0}~1370 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS7 ~std_logic_vector{5~downto~0}~1370 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS8 ~std_logic_vector{5~downto~0}~1370 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS11 ~std_logic_vector{5~downto~0}~1370 0 196 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 197 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal BUS10 ~std_logic_vector{27~downto~0}~13 0 197 (_architecture (_uni ))))
    (_signal (_internal BUS0 ~std_logic_vector{7~downto~0}~1368 0 198 (_architecture (_uni ))))
    (_signal (_internal BUS1 ~std_logic_vector{7~downto~0}~1368 0 198 (_architecture (_uni ))))
    (_signal (_internal BUS3 ~std_logic_vector{7~downto~0}~1368 0 198 (_architecture (_uni ))))
    (_signal (_internal BUS4 ~std_logic_vector{7~downto~0}~1368 0 198 (_architecture (_uni ))))
    (_signal (_internal BUS5 ~std_logic_vector{7~downto~0}~1368 0 198 (_architecture (_uni ))))
    (_signal (_internal MemOut ~std_logic_vector{7~downto~0}~1368 0 199 (_architecture (_uni ))))
    (_process
      (line__244(_architecture 0 0 244 (_assignment (_simple)(_alias((FC)(FC_sig)))(_target(2))(_sensitivity(29)))))
      (line__245(_architecture 1 0 245 (_assignment (_simple)(_alias((bit_out)(bit_outs)))(_target(3))(_sensitivity(30)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MPA 2 -1
  )
)
V 000044 55 1566          1463091094219 DC1
(_unit VHDL (dc1 0 3 (dc1 0 8 ))
  (_version v35)
  (_time 1463091094218 2016.05.13 01:11:34)
  (_source (\./src/dc1.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091094198)
    (_use )
  )
  (_object
    (_port (_internal Ale ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Com ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal ComAdr ~std_logic_vector{5~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 3 3 3 2 )
    (2 2 2 2 2 2 3 2 )
    (2 3 3 2 3 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 )
    (2 2 2 2 2 3 2 2 )
    (3 3 2 2 3 3 )
    (2 2 2 2 2 2 )
  )
  (_model . DC1 1 -1
  )
)
V 000044 55 1297          1463091094293 INV
(_unit VHDL (inv 0 3 (inv 0 8 ))
  (_version v35)
  (_time 1463091094293 2016.05.13 01:11:34)
  (_source (\./src/inv.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091094263)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DIn ~std_logic_vector{7~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal Inv ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DOut ~std_logic_vector{7~downto~0}~122 0 6 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . INV 1 -1
  )
)
V 000043 55 1530          1463091094362 IR
(_unit VHDL (ir 0 3 (ir 0 10 ))
  (_version v35)
  (_time 1463091094362 2016.05.13 01:11:34)
  (_source (\./src/ir.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091094335)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Command ~std_logic_vector{7~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal IRin ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal IrOut ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Com ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3)(4))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . IR 1 -1
  )
)
V 000047 55 948           1463091094429 LogAnd
(_unit VHDL (logand 0 3 (logand 0 8 ))
  (_version v35)
  (_time 1463091094428 2016.05.13 01:11:34)
  (_source (\./src/logAnd.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091094405)
    (_use )
  )
  (_object
    (_port (_internal in1 ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal in2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Sout ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . LogAnd 1 -1
  )
)
V 000046 55 944           1463091094507 LogOR
(_unit VHDL (logor 0 3 (logor 0 8 ))
  (_version v35)
  (_time 1463091094507 2016.05.13 01:11:34)
  (_source (\./src/logOr.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091094483)
    (_use )
  )
  (_object
    (_port (_internal in1 ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal in2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SOut ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . LogOR 1 -1
  )
)
V 000044 55 1781          1463091094592 MAR
(_unit VHDL (mar 0 3 (mar 0 10 ))
  (_version v35)
  (_time 1463091094591 2016.05.13 01:11:34)
  (_source (\./src/mar.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091094551)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal MarIn ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal AdrIn ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal AdrOut ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal reg ~std_logic_vector{7~downto~0}~13 0 11 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(5))(_sensitivity(1)(0))(_read(3)(2)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . MAR 1 -1
  )
)
V 000044 55 2095          1463091094669 MBR
(_unit VHDL (mbr 0 3 (mbr 0 13 ))
  (_version v35)
  (_time 1463091094668 2016.05.13 01:11:34)
  (_source (\./src/mbr.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091094634)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal MbrIn ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MbrOut ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal MbrInD ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal MbrOutD ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DataIn ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DataOut ~std_logic_vector{7~downto~0}~122 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal reg ~std_logic_vector{7~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(7)(6)(8))(_sensitivity(1)(0))(_read(7)(6)(2)(3)(4)(5)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . MBR 1 -1
  )
)
V 000047 55 10607         1463091094785 Memory
(_unit VHDL (memory 0 4 (memory 0 10 ))
  (_version v35)
  (_time 1463091094785 2016.05.13 01:11:34)
  (_source (\./src/memory.vhdl\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091094753)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Adr ~std_logic_vector{5~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal RD ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal MrOut ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~27}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_port (_internal InstrCom ~std_logic_vector{0~to~27}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~27}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_type (_internal MemoryType 0 11 (_array ~std_logic_vector{0~to~27}~13 ((_to (i 0)(i 59))))))
    (_signal (_internal Memory MemoryType 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(4(0))))))
      (line__15(_architecture 1 0 15 (_assignment (_simple)(_target(4(1))))))
      (line__16(_architecture 2 0 16 (_assignment (_simple)(_target(4(2))))))
      (line__17(_architecture 3 0 17 (_assignment (_simple)(_target(4(3))))))
      (line__18(_architecture 4 0 18 (_assignment (_simple)(_target(4(4))))))
      (line__19(_architecture 5 0 19 (_assignment (_simple)(_target(4(5))))))
      (line__20(_architecture 6 0 20 (_assignment (_simple)(_target(4(6))))))
      (line__22(_architecture 7 0 22 (_assignment (_simple)(_target(4(7))))))
      (line__23(_architecture 8 0 23 (_assignment (_simple)(_target(4(8))))))
      (line__24(_architecture 9 0 24 (_assignment (_simple)(_target(4(9))))))
      (line__25(_architecture 10 0 25 (_assignment (_simple)(_target(4(10))))))
      (line__26(_architecture 11 0 26 (_assignment (_simple)(_target(4(11))))))
      (line__27(_architecture 12 0 27 (_assignment (_simple)(_target(4(12))))))
      (line__28(_architecture 13 0 28 (_assignment (_simple)(_target(4(13))))))
      (line__30(_architecture 14 0 30 (_assignment (_simple)(_target(4(14))))))
      (line__31(_architecture 15 0 31 (_assignment (_simple)(_target(4(15))))))
      (line__32(_architecture 16 0 32 (_assignment (_simple)(_target(4(16))))))
      (line__33(_architecture 17 0 33 (_assignment (_simple)(_target(4(17))))))
      (line__34(_architecture 18 0 34 (_assignment (_simple)(_target(4(18))))))
      (line__35(_architecture 19 0 35 (_assignment (_simple)(_target(4(19))))))
      (line__36(_architecture 20 0 36 (_assignment (_simple)(_target(4(20))))))
      (line__37(_architecture 21 0 37 (_assignment (_simple)(_target(4(21))))))
      (line__38(_architecture 22 0 38 (_assignment (_simple)(_target(4(22))))))
      (line__39(_architecture 23 0 39 (_assignment (_simple)(_target(4(23))))))
      (line__40(_architecture 24 0 40 (_assignment (_simple)(_target(4(24))))))
      (line__41(_architecture 25 0 41 (_assignment (_simple)(_target(4(25))))))
      (line__42(_architecture 26 0 42 (_assignment (_simple)(_target(4(26))))))
      (line__44(_architecture 27 0 44 (_assignment (_simple)(_target(4(27))))))
      (line__45(_architecture 28 0 45 (_assignment (_simple)(_target(4(28))))))
      (line__46(_architecture 29 0 46 (_assignment (_simple)(_target(4(29))))))
      (line__47(_architecture 30 0 47 (_assignment (_simple)(_target(4(30))))))
      (line__48(_architecture 31 0 48 (_assignment (_simple)(_target(4(31))))))
      (line__49(_architecture 32 0 49 (_assignment (_simple)(_target(4(32))))))
      (line__50(_architecture 33 0 50 (_assignment (_simple)(_target(4(33))))))
      (line__51(_architecture 34 0 51 (_assignment (_simple)(_target(4(34))))))
      (line__52(_architecture 35 0 52 (_assignment (_simple)(_target(4(35))))))
      (line__53(_architecture 36 0 53 (_assignment (_simple)(_target(4(36))))))
      (line__54(_architecture 37 0 54 (_assignment (_simple)(_target(4(37))))))
      (line__55(_architecture 38 0 55 (_assignment (_simple)(_target(4(38))))))
      (line__57(_architecture 39 0 57 (_assignment (_simple)(_target(4(51))))))
      (line__58(_architecture 40 0 58 (_assignment (_simple)(_target(4(52))))))
      (line__59(_architecture 41 0 59 (_assignment (_simple)(_target(4(53))))))
      (line__60(_architecture 42 0 60 (_assignment (_simple)(_target(4(54))))))
      (line__61(_architecture 43 0 61 (_assignment (_simple)(_target(4(55))))))
      (line__62(_architecture 44 0 62 (_assignment (_simple)(_target(4(56))))))
      (line__63(_architecture 45 0 63 (_assignment (_simple)(_target(4(57))))))
      (line__64(_architecture 46 0 64 (_assignment (_simple)(_target(4(58))))))
      (line__65(_architecture 47 0 65 (_assignment (_simple)(_target(4(59))))))
      (line__66(_architecture 48 0 66 (_process (_simple)(_target(3)(2))(_sensitivity(1))(_read(0)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (3 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 )
    (2 )
    (2 2 3 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 )
    (2 )
    (2 2 3 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 )
    (2 )
    (2 2 3 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 3 2 )
    (3 3 2 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 3 )
    (2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
  )
  (_model . Memory 49 -1
  )
)
V 000044 55 2049          1463091094935 MUX
(_unit VHDL (mux 0 3 (mux 0 13 ))
  (_version v35)
  (_time 1463091094934 2016.05.13 01:11:34)
  (_source (\./src/mux.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091094897)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal IN1 ~std_logic_vector{5~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal IN2 ~std_logic_vector{5~downto~0}~122 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal IN3 ~std_logic_vector{5~downto~0}~124 0 6 (_entity (_in ))))
    (_port (_internal Adr0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Adr1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal MuxOut ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal OUT1 ~std_logic_vector{5~downto~0}~126 0 11 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6)(7))(_sensitivity(5))(_read(0)(1)(4)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
  )
  (_model . MUX 1 -1
  )
)
V 000043 55 1644          1463091095012 RA
(_unit VHDL (ra 0 3 (ra 0 11 ))
  (_version v35)
  (_time 1463091095011 2016.05.13 01:11:35)
  (_source (\./src/ra.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091094980)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal RAIn ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DIn ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DOut ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal reg ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(2)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RA 1 -1
  )
)
V 000044 55 2273          1463091095090 RAM
(_unit VHDL (ram 0 4 (ram 0 10 ))
  (_version v35)
  (_time 1463091095089 2016.05.13 01:11:35)
  (_source (\./src/ram.vhdl\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091095054)
    (_use )
  )
  (_object
    (_port (_internal RdWr ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Adr ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Data ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal MemoryType 0 11 (_array ~std_logic_vector{7~downto~0}~13 ((_to (i 0)(i 8))))))
    (_signal (_internal Memory MemoryType 0 12 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__23(_architecture 0 0 23 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1)(2))(_read(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (4)
  )
  (_model . RAM 1 -1
  )
)
V 000044 55 1558          1463091095159 RDC
(_unit VHDL (rdc 0 3 (rdc 0 11 ))
  (_version v35)
  (_time 1463091095159 2016.05.13 01:11:35)
  (_source (\./src/rdc.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091095140)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Number ~std_logic_vector{7~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal RDCIn ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal R1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal R2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal R3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal R4 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(2)(4)(3)(5))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
  )
  (_model . RDC 1 -1
  )
)
V 000043 55 1958          1463091095222 R0
(_unit VHDL (r0 0 3 (r0 0 12 ))
  (_version v35)
  (_time 1463091095222 2016.05.13 01:11:35)
  (_source (\./src/ron.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091095202)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RIn ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ROut ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DataIn ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DataOut ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal regist ~std_logic_vector{7~downto~0}~13 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(4)(3)(2)(5)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . R0 1 -1
  )
)
V 000043 55 1956          1463091095289 RZ
(_unit VHDL (rz 0 3 (rz 0 12 ))
  (_version v35)
  (_time 1463091095288 2016.05.13 01:11:35)
  (_source (\./src/rz.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091095267)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DIn ~std_logic_vector{7~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RZOut ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal RZIn ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal InvZ ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DOut ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal regist ~std_logic_vector{7~downto~0}~13 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6)(7))(_sensitivity(1)(2))(_read(5)(4)(0)(3)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RZ 1 -1
  )
)
V 000047 55 1242          1463091095355 R_1bit
(_unit VHDL (r_1bit 0 3 (r_1bit 0 8 ))
  (_version v35)
  (_time 1463091095354 2016.05.13 01:11:35)
  (_source (\./src/r_1bit.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091095332)
    (_use )
  )
  (_object
    (_port (_internal reg_in ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal IE ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reg_out ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal regist ~extieee.std_logic_1164.std_logic 0 9 (_architecture (_uni ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(4)(5))(_sensitivity(2))(_read(1)(3)(0)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . R_1bit 1 -1
  )
)
V 000044 55 31926         1463091095526 MPA
(_unit VHDL (mpa 0 3 (mpa 0 9 ))
  (_version v35)
  (_time 1463091095526 2016.05.13 01:11:35)
  (_source (\./src/cpu.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091094132)
    (_use )
  )
  (_component
    (IR
      (_object
        (_port (_internal Command ~std_logic_vector{7~downto~0}~1322 0 76 (_entity (_in ))))
        (_port (_internal IrIn ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal Com ~std_logic_vector{7~downto~0}~1324 0 79 (_entity (_out ))))
        (_port (_internal IrOut ~extieee.std_logic_1164.std_logic 0 80 (_entity (_out ))))
      )
    )
    (LogAnd
      (_object
        (_port (_internal in1 ~extieee.std_logic_1164.std_logic 0 84 (_entity (_in ))))
        (_port (_internal in2 ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal SOut ~extieee.std_logic_1164.std_logic 0 86 (_entity (_out ))))
      )
    )
    (MAR
      (_object
        (_port (_internal AdrIn ~std_logic_vector{7~downto~0}~1326 0 96 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal MarIn ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal AdrOut ~std_logic_vector{7~downto~0}~1328 0 100 (_entity (_out ))))
      )
    )
    (RAM
      (_object
        (_port (_internal Adr ~std_logic_vector{7~downto~0}~1358 0 160 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
        (_port (_internal RdWr ~extieee.std_logic_1164.std_logic 0 162 (_entity (_in ))))
        (_port (_internal Data ~std_logic_vector{7~downto~0}~1360 0 163 (_entity (_inout ))))
      )
    )
    (MBR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal MbrIn ~extieee.std_logic_1164.std_logic 0 105 (_entity (_in ))))
        (_port (_internal MbrInD ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal MbrOut ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal MbrOutD ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal DataIn ~std_logic_vector{7~downto~0}~1330 0 110 (_entity (_inout ))))
        (_port (_internal DataOut ~std_logic_vector{7~downto~0}~1332 0 111 (_entity (_inout ))))
      )
    )
    (R0
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 142 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 143 (_entity (_in ))))
        (_port (_internal DataIn ~std_logic_vector{7~downto~0}~1350 0 144 (_entity (_in ))))
        (_port (_internal RIn ~extieee.std_logic_1164.std_logic 0 145 (_entity (_in ))))
        (_port (_internal ROut ~extieee.std_logic_1164.std_logic 0 146 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
        (_port (_internal DataOut ~std_logic_vector{7~downto~0}~1352 0 148 (_entity (_out ))))
      )
    )
    (RA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 153 (_entity (_in ))))
        (_port (_internal DIn ~std_logic_vector{7~downto~0}~1354 0 154 (_entity (_in ))))
        (_port (_internal RAIn ~extieee.std_logic_1164.std_logic 0 155 (_entity (_in ))))
        (_port (_internal DOut ~std_logic_vector{7~downto~0}~1356 0 156 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal A ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{7~downto~0}~134 0 20 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal SADD ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal FC ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
        (_port (_internal FZ ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{7~downto~0}~136 0 25 (_entity (_out ))))
      )
    )
    (DC1
      (_object
        (_port (_internal Ale ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal Com ~std_logic_vector{7~downto~0}~1314 0 65 (_entity (_in ))))
        (_port (_internal ComAdr ~std_logic_vector{5~downto~0}~1316 0 66 (_entity (_out ))))
      )
    )
    (RZ
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 176 (_entity (_in ))))
        (_port (_internal DIn ~std_logic_vector{7~downto~0}~1364 0 177 (_entity (_in ))))
        (_port (_internal InvZ ~extieee.std_logic_1164.std_logic 0 178 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 179 (_entity (_in ))))
        (_port (_internal RzIn ~extieee.std_logic_1164.std_logic 0 180 (_entity (_in ))))
        (_port (_internal RzOut ~extieee.std_logic_1164.std_logic 0 181 (_entity (_in ))))
        (_port (_internal DOut ~std_logic_vector{7~downto~0}~1366 0 182 (_entity (_out ))))
      )
    )
    (Inv
      (_object
        (_port (_internal DIn ~std_logic_vector{7~downto~0}~1318 0 70 (_entity (_in ))))
        (_port (_internal Inv ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal DOut ~std_logic_vector{7~downto~0}~1320 0 72 (_entity (_out ))))
      )
    )
    (RDC
      (_object
        (_port (_internal Number ~std_logic_vector{7~downto~0}~1362 0 167 (_entity (_in ))))
        (_port (_internal RDCIn ~extieee.std_logic_1164.std_logic 0 168 (_entity (_in ))))
        (_port (_internal R1 ~extieee.std_logic_1164.std_logic 0 169 (_entity (_out ))))
        (_port (_internal R2 ~extieee.std_logic_1164.std_logic 0 170 (_entity (_out ))))
        (_port (_internal R3 ~extieee.std_logic_1164.std_logic 0 171 (_entity (_out ))))
        (_port (_internal R4 ~extieee.std_logic_1164.std_logic 0 172 (_entity (_out ))))
      )
    )
    (MUX
      (_object
        (_port (_internal Adr0 ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal Adr1 ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 124 (_entity (_in ))))
        (_port (_internal in1 ~std_logic_vector{5~downto~0}~1338 0 125 (_entity (_in ))))
        (_port (_internal in2 ~std_logic_vector{5~downto~0}~1340 0 126 (_entity (_in ))))
        (_port (_internal IN3 ~std_logic_vector{5~downto~0}~1342 0 127 (_entity (_in ))))
        (_port (_internal MuxOut ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
        (_port (_internal OUT1 ~std_logic_vector{5~downto~0}~1344 0 129 (_entity (_out ))))
      )
    )
    (Add
      (_object
        (_port (_internal Inc ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal SIn ~std_logic_vector{5~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal SOut ~std_logic_vector{5~downto~0}~132 0 15 (_entity (_out ))))
      )
    )
    (CAR
      (_object
        (_port (_internal CarIn ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{5~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal CarOut ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{5~downto~0}~1310 0 32 (_entity (_out ))))
      )
    )
    (Memory
      (_object
        (_port (_internal Adr ~std_logic_vector{5~downto~0}~1334 0 115 (_entity (_in ))))
        (_port (_internal RD ~extieee.std_logic_1164.std_logic 0 116 (_entity (_in ))))
        (_port (_internal InstrCom ~std_logic_vector{0~to~27}~1336 0 117 (_entity (_out ))))
        (_port (_internal MrOut ~extieee.std_logic_1164.std_logic 0 118 (_entity (_out ))))
      )
    )
    (CBR
      (_object
        (_port (_internal CbrIn ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal InstrCom ~std_logic_vector{0~to~27}~13 0 37 (_entity (_in ))))
        (_port (_internal Adr ~std_logic_vector{5~downto~0}~1312 0 38 (_entity (_out ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
        (_port (_internal IncPC ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal Instr0 ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal Instr1 ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
        (_port (_internal Instr2 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal Inv ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
        (_port (_internal InvZ ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal IrIn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal MarIn ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal MbrIn ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal MbrInD ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal MbrOut ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal MbrOutD ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal PCin ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal RAIn ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
        (_port (_internal RDCIn ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal RIn ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal ROut ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal RdWr ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal RzIn ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
        (_port (_internal RzOut ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_port (_internal SADD ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
    (PC
      (_object
        (_port (_internal AdrIn ~std_logic_vector{7~downto~0}~1346 0 133 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 134 (_entity (_in ))))
        (_port (_internal IncPC ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal PCin ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 137 (_entity (_in ))))
        (_port (_internal AdrOut ~std_logic_vector{7~downto~0}~1348 0 138 (_entity (_out ))))
      )
    )
    (LogOR
      (_object
        (_port (_internal in1 ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal in2 ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal SOut ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
      )
    )
    (R_1bit
      (_object
        (_port (_internal reg_in ~extieee.std_logic_1164.std_logic 0 186 (_entity (_in ))))
        (_port (_internal IE ~extieee.std_logic_1164.std_logic 0 186 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 187 (_entity (_in ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 187 (_entity (_in ))))
        (_port (_internal reg_out ~extieee.std_logic_1164.std_logic 0 188 (_entity (_out ))))
      )
    )
  )
  (_instantiation DD0 0 202 (_component IR )
    (_port
      ((Command)(DataBus))
      ((IrIn)(IrIn))
      ((Reset)(Reset))
      ((Com)(BUS1))
      ((IrOut)(S3))
    )
    (_use (_entity . ir)
      (_port
        ((Command)(Command))
        ((IRin)(IrIn))
        ((Reset)(Reset))
        ((IrOut)(IrOut))
        ((Com)(Com))
      )
    )
  )
  (_instantiation DD1 0 204 (_component LogAnd )
    (_port
      ((in1)(bit_outs))
      ((in2)(S4))
      ((SOut)(S5))
    )
    (_use (_entity . logand)
    )
  )
  (_instantiation DD2 0 205 (_component MAR )
    (_port
      ((AdrIn)(BUS0))
      ((CLK)(CLK))
      ((MarIn)(MarIn))
      ((RST)(Reset))
      ((AdrOut)(Adr))
    )
    (_use (_entity . mar)
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((MarIn)(MarIn))
        ((AdrIn)(AdrIn))
        ((AdrOut)(AdrOut))
      )
    )
  )
  (_instantiation DD3 0 207 (_component RAM )
    (_port
      ((Adr)(Adr))
      ((CS)(CS))
      ((RdWr)(RdWr))
      ((Data)(MemOut))
    )
    (_use (_entity . ram)
      (_port
        ((RdWr)(RdWr))
        ((CS)(CS))
        ((Adr)(Adr))
        ((Data)(Data))
      )
    )
  )
  (_instantiation DD4 0 208 (_component MBR )
    (_port
      ((CLK)(CLK))
      ((MbrIn)(MbrIn))
      ((MbrInD)(S6))
      ((MbrOut)(MbrOut))
      ((MbrOutD)(S7))
      ((RST)(Reset))
      ((DataIn)(MemOut))
      ((DataOut)(DataBus))
    )
    (_use (_entity . mbr)
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((MbrIn)(MbrIn))
        ((MbrOut)(MbrOut))
        ((MbrInD)(MbrInD))
        ((MbrOutD)(MbrOutD))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation DD5 0 211 (_component R0 )
    (_port
      ((C)(SR1))
      ((CLK)(CLK))
      ((DataIn)(DataBus))
      ((RIn)(RIn))
      ((ROut)(ROut))
      ((RST)(Reset))
      ((DataOut)(DataBus))
    )
    (_use (_entity . r0)
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((C)(C))
        ((RIn)(RIn))
        ((ROut)(ROut))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation DD6 0 213 (_component R0 )
    (_port
      ((C)(SR2))
      ((CLK)(CLK))
      ((DataIn)(DataBus))
      ((RIn)(RIn))
      ((ROut)(ROut))
      ((RST)(Reset))
      ((DataOut)(DataBus))
    )
    (_use (_entity . r0)
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((C)(C))
        ((RIn)(RIn))
        ((ROut)(ROut))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation DD7 0 215 (_component R0 )
    (_port
      ((C)(SR3))
      ((CLK)(CLK))
      ((DataIn)(DataBus))
      ((RIn)(RIn))
      ((ROut)(ROut))
      ((RST)(Reset))
      ((DataOut)(DataBus))
    )
    (_use (_entity . r0)
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((C)(C))
        ((RIn)(RIn))
        ((ROut)(ROut))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation DD8 0 217 (_component R0 )
    (_port
      ((C)(SR4))
      ((CLK)(CLK))
      ((DataIn)(DataBus))
      ((RIn)(RIn))
      ((ROut)(ROut))
      ((RST)(Reset))
      ((DataOut)(DataBus))
    )
    (_use (_entity . r0)
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((C)(C))
        ((RIn)(RIn))
        ((ROut)(ROut))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation DD9 0 219 (_component RA )
    (_port
      ((CLK)(CLK))
      ((DIn)(DataBus))
      ((RAIn)(RAIn))
      ((DOut)(BUS3))
    )
    (_use (_entity . ra)
      (_port
        ((CLK)(CLK))
        ((RAIn)(RAIn))
        ((DIn)(DIn))
        ((DOut)(DOut))
      )
    )
  )
  (_instantiation DD10 0 220 (_component ALU )
    (_port
      ((A)(BUS4))
      ((B)(DataBus))
      ((CLK)(CLK))
      ((SADD)(SADD))
      ((FC)(FC_sig))
      ((FZ)(S1))
      ((Q)(BUS5))
    )
    (_use (_entity . alu)
      (_port
        ((B)(B))
        ((A)(A))
        ((SADD)(SADD))
        ((CLK)(CLK))
        ((Q)(Q))
        ((FC)(FC))
        ((FZ)(FZ))
      )
    )
  )
  (_instantiation DD11 0 222 (_component DC1 )
    (_port
      ((Ale)(S3))
      ((Com)(BUS1))
      ((ComAdr)(BUS2))
    )
    (_use (_entity . dc1)
    )
  )
  (_instantiation DD12 0 223 (_component RZ )
    (_port
      ((CLK)(CLK))
      ((DIn)(BUS5))
      ((InvZ)(JB))
      ((RST)(Reset))
      ((RzIn)(RzIn))
      ((RzOut)(RzOut))
      ((DOut)(DataBus))
    )
    (_use (_entity . rz)
      (_port
        ((DIn)(DIn))
        ((CLK)(CLK))
        ((RST)(RST))
        ((RZOut)(RzOut))
        ((RZIn)(RzIn))
        ((InvZ)(InvZ))
        ((DOut)(DOut))
      )
    )
  )
  (_instantiation DD13 0 225 (_component Inv )
    (_port
      ((DIn)(BUS3))
      ((Inv)(S2))
      ((DOut)(BUS4))
    )
    (_use (_entity . inv)
    )
  )
  (_instantiation DD14 0 226 (_component RDC )
    (_port
      ((Number)(DataBus))
      ((RDCIn)(RDCIn))
      ((R1)(SR1))
      ((R2)(SR2))
      ((R3)(SR3))
      ((R4)(SR4))
    )
    (_use (_entity . rdc)
    )
  )
  (_instantiation DD15 0 228 (_component MUX )
    (_port
      ((Adr0)(S9))
      ((Adr1)(S10))
      ((CLK)(CLK))
      ((in1)(BUS11))
      ((in2)(BUS2))
      ((IN3)(BUS6))
      ((MuxOut)(N2))
      ((OUT1)(BUS7))
    )
    (_use (_entity . mux)
      (_port
        ((IN1)(in1))
        ((IN2)(in2))
        ((IN3)(IN3))
        ((Adr0)(Adr0))
        ((Adr1)(Adr1))
        ((CLK)(CLK))
        ((MuxOut)(MuxOut))
        ((OUT1)(OUT1))
      )
    )
  )
  (_instantiation DD16 0 230 (_component Add )
    (_port
      ((Inc)(N2))
      ((Reset)(Reset))
      ((SIn)(BUS7))
      ((SOut)(BUS11))
    )
    (_use (_entity . add)
      (_port
        ((SIn)(SIn))
        ((Inc)(Inc))
        ((Reset)(Reset))
        ((SOut)(SOut))
      )
    )
  )
  (_instantiation DD17 0 231 (_component CAR )
    (_port
      ((CarIn)(CLK))
      ((D)(BUS7))
      ((CarOut)(N3))
      ((Q)(BUS8))
    )
    (_use (_entity . car)
      (_port
        ((D)(D))
        ((CarIn)(CarIn))
        ((CarOut)(CarOut))
        ((Q)(Q))
      )
    )
  )
  (_instantiation DD18 0 232 (_component Memory )
    (_port
      ((Adr)(BUS8))
      ((RD)(N3))
      ((InstrCom)(BUS10))
      ((MrOut)(N1))
    )
    (_use (_entity . memory)
      (_port
        ((Adr)(Adr))
        ((RD)(RD))
        ((MrOut)(MrOut))
        ((InstrCom)(InstrCom))
      )
    )
  )
  (_instantiation DD19 0 233 (_component CBR )
    (_port
      ((CbrIn)(N1))
      ((InstrCom)(BUS10))
      ((Adr)(BUS6))
      ((CS)(CS))
      ((IncPC)(IncPC))
      ((Instr0)(S8))
      ((Instr1)(S4))
      ((Instr2)(S10))
      ((Inv)(S2))
      ((InvZ)(JB))
      ((IrIn)(IrIn))
      ((MarIn)(MarIn))
      ((MbrIn)(MbrIn))
      ((MbrInD)(S6))
      ((MbrOut)(MbrOut))
      ((MbrOutD)(S7))
      ((PCin)(PCin))
      ((RAIn)(RAIn))
      ((RDCIn)(RDCIn))
      ((RIn)(RIn))
      ((ROut)(ROut))
      ((RdWr)(RdWr))
      ((RzIn)(RzIn))
      ((RzOut)(RzOut))
      ((SADD)(SADD))
    )
    (_use (_entity . cbr)
      (_port
        ((InstrCom)(InstrCom))
        ((CbrIn)(CbrIn))
        ((Adr)(Adr))
        ((Instr0)(Instr0))
        ((Instr1)(Instr1))
        ((Instr2)(Instr2))
        ((PCIn)(PCin))
        ((IncPC)(IncPC))
        ((IrIn)(IrIn))
        ((MarIn)(MarIn))
        ((RdWr)(RdWr))
        ((CS)(CS))
        ((MbrIn)(MbrIn))
        ((MbrOut)(MbrOut))
        ((MbrInD)(MbrInD))
        ((MbrOutD)(MbrOutD))
        ((RzIn)(RzIn))
        ((RzOut)(RzOut))
        ((Inv)(Inv))
        ((RAIn)(RAIn))
        ((RIn)(RIn))
        ((ROut)(ROut))
        ((RDCIn)(RDCIn))
        ((SADD)(SADD))
        ((InvZ)(InvZ))
      )
    )
  )
  (_instantiation DD20 0 239 (_component PC )
    (_port
      ((AdrIn)(DataBus))
      ((CLK)(CLK))
      ((IncPC)(IncPC))
      ((PCin)(PCin))
      ((RST)(Reset))
      ((AdrOut)(BUS0))
    )
    (_use (_entity . pc)
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((PCIn)(PCin))
        ((IncPC)(IncPC))
        ((AdrIn)(AdrIn))
        ((AdrOut)(AdrOut))
      )
    )
  )
  (_instantiation DD21 0 241 (_component LogOR )
    (_port
      ((in1)(S5))
      ((in2)(S8))
      ((SOut)(S9))
    )
    (_use (_entity . logor)
    )
  )
  (_instantiation DD22 0 242 (_component R_1bit )
    (_port
      ((reg_in)(FC_sig))
      ((IE)(RzIn))
      ((CLK)(CLK))
      ((Zero)(S5))
      ((reg_out)(bit_outs))
    )
    (_use (_entity . r_1bit)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal FC ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal bit_out ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DataBus ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~27}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1312 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1316 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1334 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~27}~1336 0 117 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1338 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1340 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1342 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1344 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 133 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1350 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1352 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1354 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1356 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1358 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1360 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1362 0 167 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1364 0 177 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1366 0 182 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal CS ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal IncPC ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal IrIn ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal MarIn ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal MbrIn ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal MbrOut ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal JB ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal S1 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S2 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S3 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S4 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S5 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S6 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S7 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S8 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S9 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S10 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal SR1 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal SR2 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal SR3 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal SR4 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 193 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 193 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 193 (_architecture (_uni ))))
    (_signal (_internal FC_sig ~extieee.std_logic_1164.std_logic 0 193 (_architecture (_uni ))))
    (_signal (_internal bit_outs ~extieee.std_logic_1164.std_logic 0 193 (_architecture (_uni ))))
    (_signal (_internal PCin ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal RAIn ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal RDCIn ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal RdWr ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal RIn ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal ROut ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal RzIn ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal RzOut ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal SADD ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1368 0 195 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal Adr ~std_logic_vector{7~downto~0}~1368 0 195 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1370 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal BUS2 ~std_logic_vector{5~downto~0}~1370 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS6 ~std_logic_vector{5~downto~0}~1370 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS7 ~std_logic_vector{5~downto~0}~1370 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS8 ~std_logic_vector{5~downto~0}~1370 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS11 ~std_logic_vector{5~downto~0}~1370 0 196 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 197 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal BUS10 ~std_logic_vector{27~downto~0}~13 0 197 (_architecture (_uni ))))
    (_signal (_internal BUS0 ~std_logic_vector{7~downto~0}~1368 0 198 (_architecture (_uni ))))
    (_signal (_internal BUS1 ~std_logic_vector{7~downto~0}~1368 0 198 (_architecture (_uni ))))
    (_signal (_internal BUS3 ~std_logic_vector{7~downto~0}~1368 0 198 (_architecture (_uni ))))
    (_signal (_internal BUS4 ~std_logic_vector{7~downto~0}~1368 0 198 (_architecture (_uni ))))
    (_signal (_internal BUS5 ~std_logic_vector{7~downto~0}~1368 0 198 (_architecture (_uni ))))
    (_signal (_internal MemOut ~std_logic_vector{7~downto~0}~1368 0 199 (_architecture (_uni ))))
    (_process
      (line__244(_architecture 0 0 244 (_assignment (_simple)(_alias((FC)(FC_sig)))(_target(2))(_sensitivity(29)))))
      (line__245(_architecture 1 0 245 (_assignment (_simple)(_alias((bit_out)(bit_outs)))(_target(3))(_sensitivity(30)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MPA 2 -1
  )
)
I 000044 55 1556          1463091181619 Add
(_unit VHDL (add 0 5 (add 0 11 ))
  (_version v35)
  (_time 1463091181619 2016.05.13 01:13:01)
  (_source (\./src/add.vhdl\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091093454)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal SIn ~std_logic_vector{5~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Inc ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal SOut ~std_logic_vector{5~downto~0}~122 0 9 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 )
  )
  (_model . Add 1 -1
  )
)
I 000044 55 2344          1463091181826 ALU
(_unit VHDL (alu 0 5 (alu 0 14 ))
  (_version v35)
  (_time 1463091181826 2016.05.13 01:13:01)
  (_source (\./src/alu.vhdl\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091093803)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B ~std_logic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal A ~std_logic_vector{7~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal SADD ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Q ~std_logic_vector{7~downto~0}~124 0 10 (_entity (_out ))))
    (_port (_internal FC ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal FZ ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rez ~std_logic_vector{7~downto~0}~13 0 15 (_architecture (_uni (_string \"00000000"\)))))
    (_type (_internal ~std_logic_vector{7~downto~0}~135 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(5)(4)(6))(_sensitivity(3))(_read(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ALU 1 -1
  )
)
I 000044 55 1397          1463091181914 CAR
(_unit VHDL (car 0 3 (car 0 9 ))
  (_version v35)
  (_time 1463091181914 2016.05.13 01:13:01)
  (_source (\./src/car.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091093923)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal D ~std_logic_vector{5~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal CarIn ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal CarOut ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q ~std_logic_vector{5~downto~0}~122 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(2)(3))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . CAR 1 -1
  )
)
I 000044 55 3591          1463091181992 CBR
(_unit VHDL (cbr 0 3 (cbr 0 30 ))
  (_version v35)
  (_time 1463091181992 2016.05.13 01:13:01)
  (_source (\./src/cbr.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091093982)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~27}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_port (_internal InstrCom ~std_logic_vector{0~to~27}~12 0 4 (_entity (_in ))))
    (_port (_internal CbrIn ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Adr ~std_logic_vector{5~downto~0}~12 0 6 (_entity (_out ))))
    (_port (_internal Instr0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Instr1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Instr2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal PCIn ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal IncPC ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal IrIn ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal MarIn ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal RdWr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal MbrIn ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal MbrOut ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal MbrInD ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_port (_internal MbrOutD ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal RzIn ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal RzOut ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_port (_internal Inv ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
    (_port (_internal RAIn ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
    (_port (_internal RIn ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_port (_internal ROut ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
    (_port (_internal RDCIn ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
    (_port (_internal SADD ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_port (_internal InvZ ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0{3~to~8}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 3)(i 8))))))
    (_process
      (line__32(_architecture 0 0 32 (_process (_simple)(_target(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(11)(10)(9)(8)(4)(7)(6)(2)(3)(5)(12)(13))(_sensitivity(1))(_read(0(27))(0(26))(0(25))(0(24))(0(23))(0(22))(0(21))(0(20))(0(19))(0(18))(0(17))(0(16))(0(15))(0(14))(0(13))(0(12))(0(11))(0(10))(0(9))(0(t_3_8))(0(0))(0(1))(0(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . CBR 1 -1
  )
)
I 000043 55 1892          1463091182071 PC
(_unit VHDL (pc 0 4 (pc 0 12 ))
  (_version v35)
  (_time 1463091182070 2016.05.13 01:13:02)
  (_source (\./src/clk.vhdl\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091094052)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal PCIn ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal IncPC ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal AdrIn ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal AdrOut ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal reg ~std_logic_vector{7~downto~0}~13 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1))(_read(3)(2)(4)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . PC 1 -1
  )
)
I 000044 55 31926         1463091182153 MPA
(_unit VHDL (mpa 0 3 (mpa 0 9 ))
  (_version v35)
  (_time 1463091182153 2016.05.13 01:13:02)
  (_source (\./src/cpu.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091094132)
    (_use )
  )
  (_component
    (IR
      (_object
        (_port (_internal Command ~std_logic_vector{7~downto~0}~1322 0 76 (_entity (_in ))))
        (_port (_internal IrIn ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal Com ~std_logic_vector{7~downto~0}~1324 0 79 (_entity (_out ))))
        (_port (_internal IrOut ~extieee.std_logic_1164.std_logic 0 80 (_entity (_out ))))
      )
    )
    (LogAnd
      (_object
        (_port (_internal in1 ~extieee.std_logic_1164.std_logic 0 84 (_entity (_in ))))
        (_port (_internal in2 ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal SOut ~extieee.std_logic_1164.std_logic 0 86 (_entity (_out ))))
      )
    )
    (MAR
      (_object
        (_port (_internal AdrIn ~std_logic_vector{7~downto~0}~1326 0 96 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal MarIn ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal AdrOut ~std_logic_vector{7~downto~0}~1328 0 100 (_entity (_out ))))
      )
    )
    (RAM
      (_object
        (_port (_internal Adr ~std_logic_vector{7~downto~0}~1358 0 160 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
        (_port (_internal RdWr ~extieee.std_logic_1164.std_logic 0 162 (_entity (_in ))))
        (_port (_internal Data ~std_logic_vector{7~downto~0}~1360 0 163 (_entity (_inout ))))
      )
    )
    (MBR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal MbrIn ~extieee.std_logic_1164.std_logic 0 105 (_entity (_in ))))
        (_port (_internal MbrInD ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal MbrOut ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal MbrOutD ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal DataIn ~std_logic_vector{7~downto~0}~1330 0 110 (_entity (_inout ))))
        (_port (_internal DataOut ~std_logic_vector{7~downto~0}~1332 0 111 (_entity (_inout ))))
      )
    )
    (R0
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 142 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 143 (_entity (_in ))))
        (_port (_internal DataIn ~std_logic_vector{7~downto~0}~1350 0 144 (_entity (_in ))))
        (_port (_internal RIn ~extieee.std_logic_1164.std_logic 0 145 (_entity (_in ))))
        (_port (_internal ROut ~extieee.std_logic_1164.std_logic 0 146 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
        (_port (_internal DataOut ~std_logic_vector{7~downto~0}~1352 0 148 (_entity (_out ))))
      )
    )
    (RA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 153 (_entity (_in ))))
        (_port (_internal DIn ~std_logic_vector{7~downto~0}~1354 0 154 (_entity (_in ))))
        (_port (_internal RAIn ~extieee.std_logic_1164.std_logic 0 155 (_entity (_in ))))
        (_port (_internal DOut ~std_logic_vector{7~downto~0}~1356 0 156 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal A ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{7~downto~0}~134 0 20 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal SADD ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal FC ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
        (_port (_internal FZ ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{7~downto~0}~136 0 25 (_entity (_out ))))
      )
    )
    (DC1
      (_object
        (_port (_internal Ale ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal Com ~std_logic_vector{7~downto~0}~1314 0 65 (_entity (_in ))))
        (_port (_internal ComAdr ~std_logic_vector{5~downto~0}~1316 0 66 (_entity (_out ))))
      )
    )
    (RZ
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 176 (_entity (_in ))))
        (_port (_internal DIn ~std_logic_vector{7~downto~0}~1364 0 177 (_entity (_in ))))
        (_port (_internal InvZ ~extieee.std_logic_1164.std_logic 0 178 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 179 (_entity (_in ))))
        (_port (_internal RzIn ~extieee.std_logic_1164.std_logic 0 180 (_entity (_in ))))
        (_port (_internal RzOut ~extieee.std_logic_1164.std_logic 0 181 (_entity (_in ))))
        (_port (_internal DOut ~std_logic_vector{7~downto~0}~1366 0 182 (_entity (_out ))))
      )
    )
    (Inv
      (_object
        (_port (_internal DIn ~std_logic_vector{7~downto~0}~1318 0 70 (_entity (_in ))))
        (_port (_internal Inv ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal DOut ~std_logic_vector{7~downto~0}~1320 0 72 (_entity (_out ))))
      )
    )
    (RDC
      (_object
        (_port (_internal Number ~std_logic_vector{7~downto~0}~1362 0 167 (_entity (_in ))))
        (_port (_internal RDCIn ~extieee.std_logic_1164.std_logic 0 168 (_entity (_in ))))
        (_port (_internal R1 ~extieee.std_logic_1164.std_logic 0 169 (_entity (_out ))))
        (_port (_internal R2 ~extieee.std_logic_1164.std_logic 0 170 (_entity (_out ))))
        (_port (_internal R3 ~extieee.std_logic_1164.std_logic 0 171 (_entity (_out ))))
        (_port (_internal R4 ~extieee.std_logic_1164.std_logic 0 172 (_entity (_out ))))
      )
    )
    (MUX
      (_object
        (_port (_internal Adr0 ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal Adr1 ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 124 (_entity (_in ))))
        (_port (_internal in1 ~std_logic_vector{5~downto~0}~1338 0 125 (_entity (_in ))))
        (_port (_internal in2 ~std_logic_vector{5~downto~0}~1340 0 126 (_entity (_in ))))
        (_port (_internal IN3 ~std_logic_vector{5~downto~0}~1342 0 127 (_entity (_in ))))
        (_port (_internal MuxOut ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
        (_port (_internal OUT1 ~std_logic_vector{5~downto~0}~1344 0 129 (_entity (_out ))))
      )
    )
    (Add
      (_object
        (_port (_internal Inc ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal SIn ~std_logic_vector{5~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal SOut ~std_logic_vector{5~downto~0}~132 0 15 (_entity (_out ))))
      )
    )
    (CAR
      (_object
        (_port (_internal CarIn ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{5~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal CarOut ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{5~downto~0}~1310 0 32 (_entity (_out ))))
      )
    )
    (Memory
      (_object
        (_port (_internal Adr ~std_logic_vector{5~downto~0}~1334 0 115 (_entity (_in ))))
        (_port (_internal RD ~extieee.std_logic_1164.std_logic 0 116 (_entity (_in ))))
        (_port (_internal InstrCom ~std_logic_vector{0~to~27}~1336 0 117 (_entity (_out ))))
        (_port (_internal MrOut ~extieee.std_logic_1164.std_logic 0 118 (_entity (_out ))))
      )
    )
    (CBR
      (_object
        (_port (_internal CbrIn ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal InstrCom ~std_logic_vector{0~to~27}~13 0 37 (_entity (_in ))))
        (_port (_internal Adr ~std_logic_vector{5~downto~0}~1312 0 38 (_entity (_out ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
        (_port (_internal IncPC ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal Instr0 ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal Instr1 ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
        (_port (_internal Instr2 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal Inv ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
        (_port (_internal InvZ ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal IrIn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal MarIn ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal MbrIn ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal MbrInD ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal MbrOut ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal MbrOutD ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal PCin ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal RAIn ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
        (_port (_internal RDCIn ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal RIn ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal ROut ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal RdWr ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal RzIn ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
        (_port (_internal RzOut ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_port (_internal SADD ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
    (PC
      (_object
        (_port (_internal AdrIn ~std_logic_vector{7~downto~0}~1346 0 133 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 134 (_entity (_in ))))
        (_port (_internal IncPC ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal PCin ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 137 (_entity (_in ))))
        (_port (_internal AdrOut ~std_logic_vector{7~downto~0}~1348 0 138 (_entity (_out ))))
      )
    )
    (LogOR
      (_object
        (_port (_internal in1 ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal in2 ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal SOut ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
      )
    )
    (R_1bit
      (_object
        (_port (_internal reg_in ~extieee.std_logic_1164.std_logic 0 186 (_entity (_in ))))
        (_port (_internal IE ~extieee.std_logic_1164.std_logic 0 186 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 187 (_entity (_in ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 187 (_entity (_in ))))
        (_port (_internal reg_out ~extieee.std_logic_1164.std_logic 0 188 (_entity (_out ))))
      )
    )
  )
  (_instantiation DD0 0 202 (_component IR )
    (_port
      ((Command)(DataBus))
      ((IrIn)(IrIn))
      ((Reset)(Reset))
      ((Com)(BUS1))
      ((IrOut)(S3))
    )
    (_use (_entity . ir)
      (_port
        ((Command)(Command))
        ((IRin)(IrIn))
        ((Reset)(Reset))
        ((IrOut)(IrOut))
        ((Com)(Com))
      )
    )
  )
  (_instantiation DD1 0 204 (_component LogAnd )
    (_port
      ((in1)(bit_outs))
      ((in2)(S4))
      ((SOut)(S5))
    )
    (_use (_entity . logand)
    )
  )
  (_instantiation DD2 0 205 (_component MAR )
    (_port
      ((AdrIn)(BUS0))
      ((CLK)(CLK))
      ((MarIn)(MarIn))
      ((RST)(Reset))
      ((AdrOut)(Adr))
    )
    (_use (_entity . mar)
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((MarIn)(MarIn))
        ((AdrIn)(AdrIn))
        ((AdrOut)(AdrOut))
      )
    )
  )
  (_instantiation DD3 0 207 (_component RAM )
    (_port
      ((Adr)(Adr))
      ((CS)(CS))
      ((RdWr)(RdWr))
      ((Data)(MemOut))
    )
    (_use (_entity . ram)
      (_port
        ((RdWr)(RdWr))
        ((CS)(CS))
        ((Adr)(Adr))
        ((Data)(Data))
      )
    )
  )
  (_instantiation DD4 0 208 (_component MBR )
    (_port
      ((CLK)(CLK))
      ((MbrIn)(MbrIn))
      ((MbrInD)(S6))
      ((MbrOut)(MbrOut))
      ((MbrOutD)(S7))
      ((RST)(Reset))
      ((DataIn)(MemOut))
      ((DataOut)(DataBus))
    )
    (_use (_entity . mbr)
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((MbrIn)(MbrIn))
        ((MbrOut)(MbrOut))
        ((MbrInD)(MbrInD))
        ((MbrOutD)(MbrOutD))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation DD5 0 211 (_component R0 )
    (_port
      ((C)(SR1))
      ((CLK)(CLK))
      ((DataIn)(DataBus))
      ((RIn)(RIn))
      ((ROut)(ROut))
      ((RST)(Reset))
      ((DataOut)(DataBus))
    )
    (_use (_entity . r0)
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((C)(C))
        ((RIn)(RIn))
        ((ROut)(ROut))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation DD6 0 213 (_component R0 )
    (_port
      ((C)(SR2))
      ((CLK)(CLK))
      ((DataIn)(DataBus))
      ((RIn)(RIn))
      ((ROut)(ROut))
      ((RST)(Reset))
      ((DataOut)(DataBus))
    )
    (_use (_entity . r0)
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((C)(C))
        ((RIn)(RIn))
        ((ROut)(ROut))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation DD7 0 215 (_component R0 )
    (_port
      ((C)(SR3))
      ((CLK)(CLK))
      ((DataIn)(DataBus))
      ((RIn)(RIn))
      ((ROut)(ROut))
      ((RST)(Reset))
      ((DataOut)(DataBus))
    )
    (_use (_entity . r0)
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((C)(C))
        ((RIn)(RIn))
        ((ROut)(ROut))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation DD8 0 217 (_component R0 )
    (_port
      ((C)(SR4))
      ((CLK)(CLK))
      ((DataIn)(DataBus))
      ((RIn)(RIn))
      ((ROut)(ROut))
      ((RST)(Reset))
      ((DataOut)(DataBus))
    )
    (_use (_entity . r0)
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((C)(C))
        ((RIn)(RIn))
        ((ROut)(ROut))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation DD9 0 219 (_component RA )
    (_port
      ((CLK)(CLK))
      ((DIn)(DataBus))
      ((RAIn)(RAIn))
      ((DOut)(BUS3))
    )
    (_use (_entity . ra)
      (_port
        ((CLK)(CLK))
        ((RAIn)(RAIn))
        ((DIn)(DIn))
        ((DOut)(DOut))
      )
    )
  )
  (_instantiation DD10 0 220 (_component ALU )
    (_port
      ((A)(BUS4))
      ((B)(DataBus))
      ((CLK)(CLK))
      ((SADD)(SADD))
      ((FC)(FC_sig))
      ((FZ)(S1))
      ((Q)(BUS5))
    )
    (_use (_entity . alu)
      (_port
        ((B)(B))
        ((A)(A))
        ((SADD)(SADD))
        ((CLK)(CLK))
        ((Q)(Q))
        ((FC)(FC))
        ((FZ)(FZ))
      )
    )
  )
  (_instantiation DD11 0 222 (_component DC1 )
    (_port
      ((Ale)(S3))
      ((Com)(BUS1))
      ((ComAdr)(BUS2))
    )
    (_use (_entity . dc1)
    )
  )
  (_instantiation DD12 0 223 (_component RZ )
    (_port
      ((CLK)(CLK))
      ((DIn)(BUS5))
      ((InvZ)(JB))
      ((RST)(Reset))
      ((RzIn)(RzIn))
      ((RzOut)(RzOut))
      ((DOut)(DataBus))
    )
    (_use (_entity . rz)
      (_port
        ((DIn)(DIn))
        ((CLK)(CLK))
        ((RST)(RST))
        ((RZOut)(RzOut))
        ((RZIn)(RzIn))
        ((InvZ)(InvZ))
        ((DOut)(DOut))
      )
    )
  )
  (_instantiation DD13 0 225 (_component Inv )
    (_port
      ((DIn)(BUS3))
      ((Inv)(S2))
      ((DOut)(BUS4))
    )
    (_use (_entity . inv)
    )
  )
  (_instantiation DD14 0 226 (_component RDC )
    (_port
      ((Number)(DataBus))
      ((RDCIn)(RDCIn))
      ((R1)(SR1))
      ((R2)(SR2))
      ((R3)(SR3))
      ((R4)(SR4))
    )
    (_use (_entity . rdc)
    )
  )
  (_instantiation DD15 0 228 (_component MUX )
    (_port
      ((Adr0)(S9))
      ((Adr1)(S10))
      ((CLK)(CLK))
      ((in1)(BUS11))
      ((in2)(BUS2))
      ((IN3)(BUS6))
      ((MuxOut)(N2))
      ((OUT1)(BUS7))
    )
    (_use (_entity . mux)
      (_port
        ((IN1)(in1))
        ((IN2)(in2))
        ((IN3)(IN3))
        ((Adr0)(Adr0))
        ((Adr1)(Adr1))
        ((CLK)(CLK))
        ((MuxOut)(MuxOut))
        ((OUT1)(OUT1))
      )
    )
  )
  (_instantiation DD16 0 230 (_component Add )
    (_port
      ((Inc)(N2))
      ((Reset)(Reset))
      ((SIn)(BUS7))
      ((SOut)(BUS11))
    )
    (_use (_entity . add)
      (_port
        ((SIn)(SIn))
        ((Inc)(Inc))
        ((Reset)(Reset))
        ((SOut)(SOut))
      )
    )
  )
  (_instantiation DD17 0 231 (_component CAR )
    (_port
      ((CarIn)(CLK))
      ((D)(BUS7))
      ((CarOut)(N3))
      ((Q)(BUS8))
    )
    (_use (_entity . car)
      (_port
        ((D)(D))
        ((CarIn)(CarIn))
        ((CarOut)(CarOut))
        ((Q)(Q))
      )
    )
  )
  (_instantiation DD18 0 232 (_component Memory )
    (_port
      ((Adr)(BUS8))
      ((RD)(N3))
      ((InstrCom)(BUS10))
      ((MrOut)(N1))
    )
    (_use (_entity . memory)
      (_port
        ((Adr)(Adr))
        ((RD)(RD))
        ((MrOut)(MrOut))
        ((InstrCom)(InstrCom))
      )
    )
  )
  (_instantiation DD19 0 233 (_component CBR )
    (_port
      ((CbrIn)(N1))
      ((InstrCom)(BUS10))
      ((Adr)(BUS6))
      ((CS)(CS))
      ((IncPC)(IncPC))
      ((Instr0)(S8))
      ((Instr1)(S4))
      ((Instr2)(S10))
      ((Inv)(S2))
      ((InvZ)(JB))
      ((IrIn)(IrIn))
      ((MarIn)(MarIn))
      ((MbrIn)(MbrIn))
      ((MbrInD)(S6))
      ((MbrOut)(MbrOut))
      ((MbrOutD)(S7))
      ((PCin)(PCin))
      ((RAIn)(RAIn))
      ((RDCIn)(RDCIn))
      ((RIn)(RIn))
      ((ROut)(ROut))
      ((RdWr)(RdWr))
      ((RzIn)(RzIn))
      ((RzOut)(RzOut))
      ((SADD)(SADD))
    )
    (_use (_entity . cbr)
      (_port
        ((InstrCom)(InstrCom))
        ((CbrIn)(CbrIn))
        ((Adr)(Adr))
        ((Instr0)(Instr0))
        ((Instr1)(Instr1))
        ((Instr2)(Instr2))
        ((PCIn)(PCin))
        ((IncPC)(IncPC))
        ((IrIn)(IrIn))
        ((MarIn)(MarIn))
        ((RdWr)(RdWr))
        ((CS)(CS))
        ((MbrIn)(MbrIn))
        ((MbrOut)(MbrOut))
        ((MbrInD)(MbrInD))
        ((MbrOutD)(MbrOutD))
        ((RzIn)(RzIn))
        ((RzOut)(RzOut))
        ((Inv)(Inv))
        ((RAIn)(RAIn))
        ((RIn)(RIn))
        ((ROut)(ROut))
        ((RDCIn)(RDCIn))
        ((SADD)(SADD))
        ((InvZ)(InvZ))
      )
    )
  )
  (_instantiation DD20 0 239 (_component PC )
    (_port
      ((AdrIn)(DataBus))
      ((CLK)(CLK))
      ((IncPC)(IncPC))
      ((PCin)(PCin))
      ((RST)(Reset))
      ((AdrOut)(BUS0))
    )
    (_use (_entity . pc)
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((PCIn)(PCin))
        ((IncPC)(IncPC))
        ((AdrIn)(AdrIn))
        ((AdrOut)(AdrOut))
      )
    )
  )
  (_instantiation DD21 0 241 (_component LogOR )
    (_port
      ((in1)(S5))
      ((in2)(S8))
      ((SOut)(S9))
    )
    (_use (_entity . logor)
    )
  )
  (_instantiation DD22 0 242 (_component R_1bit )
    (_port
      ((reg_in)(FC_sig))
      ((IE)(RzIn))
      ((CLK)(CLK))
      ((Zero)(S5))
      ((reg_out)(bit_outs))
    )
    (_use (_entity . r_1bit)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal FC ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal bit_out ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DataBus ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~27}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1312 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1316 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1334 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~27}~1336 0 117 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1338 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1340 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1342 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1344 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 133 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1350 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1352 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1354 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1356 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1358 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1360 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1362 0 167 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1364 0 177 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1366 0 182 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal CS ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal IncPC ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal IrIn ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal MarIn ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal MbrIn ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal MbrOut ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal JB ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal S1 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S2 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S3 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S4 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S5 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S6 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S7 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S8 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S9 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S10 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal SR1 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal SR2 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal SR3 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal SR4 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 193 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 193 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 193 (_architecture (_uni ))))
    (_signal (_internal FC_sig ~extieee.std_logic_1164.std_logic 0 193 (_architecture (_uni ))))
    (_signal (_internal bit_outs ~extieee.std_logic_1164.std_logic 0 193 (_architecture (_uni ))))
    (_signal (_internal PCin ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal RAIn ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal RDCIn ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal RdWr ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal RIn ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal ROut ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal RzIn ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal RzOut ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal SADD ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1368 0 195 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal Adr ~std_logic_vector{7~downto~0}~1368 0 195 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1370 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal BUS2 ~std_logic_vector{5~downto~0}~1370 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS6 ~std_logic_vector{5~downto~0}~1370 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS7 ~std_logic_vector{5~downto~0}~1370 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS8 ~std_logic_vector{5~downto~0}~1370 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS11 ~std_logic_vector{5~downto~0}~1370 0 196 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 197 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal BUS10 ~std_logic_vector{27~downto~0}~13 0 197 (_architecture (_uni ))))
    (_signal (_internal BUS0 ~std_logic_vector{7~downto~0}~1368 0 198 (_architecture (_uni ))))
    (_signal (_internal BUS1 ~std_logic_vector{7~downto~0}~1368 0 198 (_architecture (_uni ))))
    (_signal (_internal BUS3 ~std_logic_vector{7~downto~0}~1368 0 198 (_architecture (_uni ))))
    (_signal (_internal BUS4 ~std_logic_vector{7~downto~0}~1368 0 198 (_architecture (_uni ))))
    (_signal (_internal BUS5 ~std_logic_vector{7~downto~0}~1368 0 198 (_architecture (_uni ))))
    (_signal (_internal MemOut ~std_logic_vector{7~downto~0}~1368 0 199 (_architecture (_uni ))))
    (_process
      (line__244(_architecture 0 0 244 (_assignment (_simple)(_alias((FC)(FC_sig)))(_target(2))(_sensitivity(29)))))
      (line__245(_architecture 1 0 245 (_assignment (_simple)(_alias((bit_out)(bit_outs)))(_target(3))(_sensitivity(30)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MPA 2 -1
  )
)
I 000044 55 1566          1463091182235 DC1
(_unit VHDL (dc1 0 3 (dc1 0 8 ))
  (_version v35)
  (_time 1463091182235 2016.05.13 01:13:02)
  (_source (\./src/dc1.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091094198)
    (_use )
  )
  (_object
    (_port (_internal Ale ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Com ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal ComAdr ~std_logic_vector{5~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 3 3 3 2 )
    (2 2 2 2 2 2 3 2 )
    (2 3 3 2 3 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 )
    (2 2 2 2 2 3 2 2 )
    (3 3 2 2 3 3 )
    (2 2 2 2 2 2 )
  )
  (_model . DC1 1 -1
  )
)
I 000044 55 1297          1463091182313 INV
(_unit VHDL (inv 0 3 (inv 0 8 ))
  (_version v35)
  (_time 1463091182312 2016.05.13 01:13:02)
  (_source (\./src/inv.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091094263)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DIn ~std_logic_vector{7~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal Inv ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DOut ~std_logic_vector{7~downto~0}~122 0 6 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . INV 1 -1
  )
)
I 000043 55 1530          1463091182390 IR
(_unit VHDL (ir 0 3 (ir 0 10 ))
  (_version v35)
  (_time 1463091182389 2016.05.13 01:13:02)
  (_source (\./src/ir.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091094335)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Command ~std_logic_vector{7~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal IRin ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal IrOut ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Com ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3)(4))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . IR 1 -1
  )
)
I 000047 55 948           1463091182490 LogAnd
(_unit VHDL (logand 0 3 (logand 0 8 ))
  (_version v35)
  (_time 1463091182489 2016.05.13 01:13:02)
  (_source (\./src/logAnd.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091094405)
    (_use )
  )
  (_object
    (_port (_internal in1 ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal in2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Sout ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . LogAnd 1 -1
  )
)
I 000046 55 944           1463091182581 LogOR
(_unit VHDL (logor 0 3 (logor 0 8 ))
  (_version v35)
  (_time 1463091182581 2016.05.13 01:13:02)
  (_source (\./src/logOr.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091094483)
    (_use )
  )
  (_object
    (_port (_internal in1 ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal in2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SOut ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . LogOR 1 -1
  )
)
I 000044 55 1781          1463091182678 MAR
(_unit VHDL (mar 0 3 (mar 0 10 ))
  (_version v35)
  (_time 1463091182677 2016.05.13 01:13:02)
  (_source (\./src/mar.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091094551)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal MarIn ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal AdrIn ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal AdrOut ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal reg ~std_logic_vector{7~downto~0}~13 0 11 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(5))(_sensitivity(1)(0))(_read(3)(2)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . MAR 1 -1
  )
)
I 000044 55 2095          1463091182754 MBR
(_unit VHDL (mbr 0 3 (mbr 0 13 ))
  (_version v35)
  (_time 1463091182754 2016.05.13 01:13:02)
  (_source (\./src/mbr.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091094634)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal MbrIn ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MbrOut ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal MbrInD ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal MbrOutD ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DataIn ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DataOut ~std_logic_vector{7~downto~0}~122 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal reg ~std_logic_vector{7~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(7)(6)(8))(_sensitivity(1)(0))(_read(7)(6)(2)(3)(4)(5)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . MBR 1 -1
  )
)
I 000047 55 10607         1463091182860 Memory
(_unit VHDL (memory 0 4 (memory 0 10 ))
  (_version v35)
  (_time 1463091182860 2016.05.13 01:13:02)
  (_source (\./src/memory.vhdl\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091094753)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Adr ~std_logic_vector{5~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal RD ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal MrOut ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~27}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_port (_internal InstrCom ~std_logic_vector{0~to~27}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~27}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_type (_internal MemoryType 0 11 (_array ~std_logic_vector{0~to~27}~13 ((_to (i 0)(i 59))))))
    (_signal (_internal Memory MemoryType 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(4(0))))))
      (line__15(_architecture 1 0 15 (_assignment (_simple)(_target(4(1))))))
      (line__16(_architecture 2 0 16 (_assignment (_simple)(_target(4(2))))))
      (line__17(_architecture 3 0 17 (_assignment (_simple)(_target(4(3))))))
      (line__18(_architecture 4 0 18 (_assignment (_simple)(_target(4(4))))))
      (line__19(_architecture 5 0 19 (_assignment (_simple)(_target(4(5))))))
      (line__20(_architecture 6 0 20 (_assignment (_simple)(_target(4(6))))))
      (line__22(_architecture 7 0 22 (_assignment (_simple)(_target(4(7))))))
      (line__23(_architecture 8 0 23 (_assignment (_simple)(_target(4(8))))))
      (line__24(_architecture 9 0 24 (_assignment (_simple)(_target(4(9))))))
      (line__25(_architecture 10 0 25 (_assignment (_simple)(_target(4(10))))))
      (line__26(_architecture 11 0 26 (_assignment (_simple)(_target(4(11))))))
      (line__27(_architecture 12 0 27 (_assignment (_simple)(_target(4(12))))))
      (line__28(_architecture 13 0 28 (_assignment (_simple)(_target(4(13))))))
      (line__30(_architecture 14 0 30 (_assignment (_simple)(_target(4(14))))))
      (line__31(_architecture 15 0 31 (_assignment (_simple)(_target(4(15))))))
      (line__32(_architecture 16 0 32 (_assignment (_simple)(_target(4(16))))))
      (line__33(_architecture 17 0 33 (_assignment (_simple)(_target(4(17))))))
      (line__34(_architecture 18 0 34 (_assignment (_simple)(_target(4(18))))))
      (line__35(_architecture 19 0 35 (_assignment (_simple)(_target(4(19))))))
      (line__36(_architecture 20 0 36 (_assignment (_simple)(_target(4(20))))))
      (line__37(_architecture 21 0 37 (_assignment (_simple)(_target(4(21))))))
      (line__38(_architecture 22 0 38 (_assignment (_simple)(_target(4(22))))))
      (line__39(_architecture 23 0 39 (_assignment (_simple)(_target(4(23))))))
      (line__40(_architecture 24 0 40 (_assignment (_simple)(_target(4(24))))))
      (line__41(_architecture 25 0 41 (_assignment (_simple)(_target(4(25))))))
      (line__42(_architecture 26 0 42 (_assignment (_simple)(_target(4(26))))))
      (line__44(_architecture 27 0 44 (_assignment (_simple)(_target(4(27))))))
      (line__45(_architecture 28 0 45 (_assignment (_simple)(_target(4(28))))))
      (line__46(_architecture 29 0 46 (_assignment (_simple)(_target(4(29))))))
      (line__47(_architecture 30 0 47 (_assignment (_simple)(_target(4(30))))))
      (line__48(_architecture 31 0 48 (_assignment (_simple)(_target(4(31))))))
      (line__49(_architecture 32 0 49 (_assignment (_simple)(_target(4(32))))))
      (line__50(_architecture 33 0 50 (_assignment (_simple)(_target(4(33))))))
      (line__51(_architecture 34 0 51 (_assignment (_simple)(_target(4(34))))))
      (line__52(_architecture 35 0 52 (_assignment (_simple)(_target(4(35))))))
      (line__53(_architecture 36 0 53 (_assignment (_simple)(_target(4(36))))))
      (line__54(_architecture 37 0 54 (_assignment (_simple)(_target(4(37))))))
      (line__55(_architecture 38 0 55 (_assignment (_simple)(_target(4(38))))))
      (line__57(_architecture 39 0 57 (_assignment (_simple)(_target(4(51))))))
      (line__58(_architecture 40 0 58 (_assignment (_simple)(_target(4(52))))))
      (line__59(_architecture 41 0 59 (_assignment (_simple)(_target(4(53))))))
      (line__60(_architecture 42 0 60 (_assignment (_simple)(_target(4(54))))))
      (line__61(_architecture 43 0 61 (_assignment (_simple)(_target(4(55))))))
      (line__62(_architecture 44 0 62 (_assignment (_simple)(_target(4(56))))))
      (line__63(_architecture 45 0 63 (_assignment (_simple)(_target(4(57))))))
      (line__64(_architecture 46 0 64 (_assignment (_simple)(_target(4(58))))))
      (line__65(_architecture 47 0 65 (_assignment (_simple)(_target(4(59))))))
      (line__66(_architecture 48 0 66 (_process (_simple)(_target(3)(2))(_sensitivity(1))(_read(4)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (3 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 )
    (2 )
    (2 2 3 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 )
    (2 )
    (2 2 3 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 )
    (2 )
    (2 2 3 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 3 2 )
    (3 3 2 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 3 )
    (2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
  )
  (_model . Memory 49 -1
  )
)
I 000044 55 2049          1463091183010 MUX
(_unit VHDL (mux 0 3 (mux 0 13 ))
  (_version v35)
  (_time 1463091183010 2016.05.13 01:13:03)
  (_source (\./src/mux.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091094897)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal IN1 ~std_logic_vector{5~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal IN2 ~std_logic_vector{5~downto~0}~122 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal IN3 ~std_logic_vector{5~downto~0}~124 0 6 (_entity (_in ))))
    (_port (_internal Adr0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Adr1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal MuxOut ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal OUT1 ~std_logic_vector{5~downto~0}~126 0 11 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6)(7))(_sensitivity(5))(_read(0)(1)(4)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
  )
  (_model . MUX 1 -1
  )
)
I 000043 55 1644          1463091183087 RA
(_unit VHDL (ra 0 3 (ra 0 11 ))
  (_version v35)
  (_time 1463091183087 2016.05.13 01:13:03)
  (_source (\./src/ra.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091094980)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal RAIn ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DIn ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DOut ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal reg ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RA 1 -1
  )
)
I 000044 55 2273          1463091183165 RAM
(_unit VHDL (ram 0 4 (ram 0 10 ))
  (_version v35)
  (_time 1463091183165 2016.05.13 01:13:03)
  (_source (\./src/ram.vhdl\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091095054)
    (_use )
  )
  (_object
    (_port (_internal RdWr ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Adr ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Data ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal MemoryType 0 11 (_array ~std_logic_vector{7~downto~0}~13 ((_to (i 0)(i 8))))))
    (_signal (_internal Memory MemoryType 0 12 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__23(_architecture 0 0 23 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1)(2))(_read(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (4)
  )
  (_model . RAM 1 -1
  )
)
I 000044 55 1558          1463091183242 RDC
(_unit VHDL (rdc 0 3 (rdc 0 11 ))
  (_version v35)
  (_time 1463091183242 2016.05.13 01:13:03)
  (_source (\./src/rdc.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091095140)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Number ~std_logic_vector{7~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal RDCIn ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal R1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal R2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal R3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal R4 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(2)(3)(4)(5))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
  )
  (_model . RDC 1 -1
  )
)
I 000043 55 1958          1463091183320 R0
(_unit VHDL (r0 0 3 (r0 0 12 ))
  (_version v35)
  (_time 1463091183319 2016.05.13 01:13:03)
  (_source (\./src/ron.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091095202)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RIn ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ROut ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DataIn ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DataOut ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal regist ~std_logic_vector{7~downto~0}~13 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(7)(6))(_sensitivity(0)(1))(_read(7)(4)(3)(2)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . R0 1 -1
  )
)
I 000043 55 1956          1463091183422 RZ
(_unit VHDL (rz 0 3 (rz 0 12 ))
  (_version v35)
  (_time 1463091183422 2016.05.13 01:13:03)
  (_source (\./src/rz.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091095267)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DIn ~std_logic_vector{7~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RZOut ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal RZIn ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal InvZ ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DOut ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal regist ~std_logic_vector{7~downto~0}~13 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(7)(6))(_sensitivity(1)(2))(_read(7)(5)(4)(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RZ 1 -1
  )
)
I 000047 55 1242          1463091183530 R_1bit
(_unit VHDL (r_1bit 0 3 (r_1bit 0 8 ))
  (_version v35)
  (_time 1463091183530 2016.05.13 01:13:03)
  (_source (\./src/r_1bit.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091095332)
    (_use )
  )
  (_object
    (_port (_internal reg_in ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal IE ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reg_out ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal regist ~extieee.std_logic_1164.std_logic 0 9 (_architecture (_uni ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(5)(4))(_sensitivity(2))(_read(5)(1)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . R_1bit 1 -1
  )
)
I 000044 55 1566          1463091183609 Add
(_unit VHDL (add 0 26 (add 0 35 ))
  (_version v35)
  (_time 1463091183609 2016.05.13 01:13:03)
  (_source (\./compile/add.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091183577)
    (_use )
  )
  (_object
    (_port (_internal Inc ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal SIn ~std_logic_vector{5~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal SOut ~std_logic_vector{5~downto~0}~122 0 31 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 )
  )
  (_model . Add 1 -1
  )
)
I 000044 55 2354          1463091183693 ALU
(_unit VHDL (alu 0 26 (alu 0 38 ))
  (_version v35)
  (_time 1463091183693 2016.05.13 01:13:03)
  (_source (\./compile/alu.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091183653)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in )(_event))))
    (_port (_internal SADD ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal A ~std_logic_vector{7~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B ~std_logic_vector{7~downto~0}~122 0 31 (_entity (_in ))))
    (_port (_internal FC ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal FZ ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Q ~std_logic_vector{7~downto~0}~124 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rez ~std_logic_vector{7~downto~0}~13 0 42 (_architecture (_uni (_string \"00000000"\)))))
    (_type (_internal ~std_logic_vector{7~downto~0}~135 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5)(4)(6))(_sensitivity(0))(_read(2)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ALU 1 -1
  )
)
I 000044 55 1408          1463091183922 CAR
(_unit VHDL (car 0 24 (car 0 33 ))
  (_version v35)
  (_time 1463091183922 2016.05.13 01:13:03)
  (_source (\./compile/car.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091183755)
    (_use )
  )
  (_object
    (_port (_internal CarIn ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal D ~std_logic_vector{5~downto~0}~12 0 27 (_entity (_in ))))
    (_port (_internal CarOut ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q ~std_logic_vector{5~downto~0}~122 0 29 (_entity (_out ))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . CAR 1 -1
  )
)
I 000044 55 3603          1463091184055 CBR
(_unit VHDL (cbr 0 24 (cbr 0 54 ))
  (_version v35)
  (_time 1463091184055 2016.05.13 01:13:04)
  (_source (\./compile/cbr.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091183989)
    (_use )
  )
  (_object
    (_port (_internal CbrIn ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~27}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_port (_internal InstrCom ~std_logic_vector{0~to~27}~12 0 27 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_port (_internal IncPC ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
    (_port (_internal Instr0 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_port (_internal Instr1 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_port (_internal Instr2 ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal Inv ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal InvZ ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal IrIn ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal MarIn ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal MbrIn ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal MbrInD ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal MbrOut ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal MbrOutD ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal PCIn ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
    (_port (_internal RAIn ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal RDCIn ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_port (_internal RIn ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
    (_port (_internal ROut ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
    (_port (_internal RdWr ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
    (_port (_internal RzIn ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
    (_port (_internal RzOut ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
    (_port (_internal SADD ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Adr ~std_logic_vector{5~downto~0}~12 0 50 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0{3~to~8}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_to (i 3)(i 8))))))
    (_process
      (line__60(_architecture 0 0 60 (_process (_simple)(_target(19)(23)(22)(21)(20)(18)(17)(16)(15)(14)(13)(12)(11)(10)(9)(8)(7)(6)(5)(2)(3)(4)(24))(_sensitivity(0))(_read(1(27))(1(26))(1(25))(1(24))(1(23))(1(22))(1(21))(1(20))(1(19))(1(18))(1(17))(1(16))(1(15))(1(14))(1(13))(1(12))(1(11))(1(10))(1(9))(1(t_3_8))(1(0))(1(1))(1(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . CBR 1 -1
  )
)
I 000044 55 1588          1463091184139 DC1
(_unit VHDL (dc1 1 3 (dc1 1 32 ))
  (_version v35)
  (_time 1463091184139 2016.05.13 01:13:04)
  (_source (\./src/dc1.vhdl\(\./compile/dc1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091094198)
    (_use )
  )
  (_object
    (_port (_internal Ale ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Com ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal ComAdr ~std_logic_vector{5~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__38(_architecture 0 1 38 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 3 3 3 2 )
    (2 2 2 2 2 2 3 2 )
    (2 3 3 2 3 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 )
    (2 2 2 2 2 3 2 2 )
    (3 3 2 2 3 3 )
    (2 2 2 2 2 2 )
  )
  (_model . DC1 1 -1
  )
)
I 000044 55 1307          1463091184207 INV
(_unit VHDL (inv 0 24 (inv 0 32 ))
  (_version v35)
  (_time 1463091184207 2016.05.13 01:13:04)
  (_source (\./compile/inv.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091184188)
    (_use )
  )
  (_object
    (_port (_internal Inv ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DIn ~std_logic_vector{7~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DOut ~std_logic_vector{7~downto~0}~122 0 28 (_entity (_out ))))
    (_process
      (line__37(_architecture 0 0 37 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . INV 1 -1
  )
)
I 000043 55 1541          1463091184272 IR
(_unit VHDL (ir 0 24 (ir 0 34 ))
  (_version v35)
  (_time 1463091184272 2016.05.13 01:13:04)
  (_source (\./compile/ir.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091184251)
    (_use )
  )
  (_object
    (_port (_internal IRin ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Command ~std_logic_vector{7~downto~0}~12 0 28 (_entity (_in ))))
    (_port (_internal IrOut ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Com ~std_logic_vector{7~downto~0}~122 0 30 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . IR 1 -1
  )
)
I 000047 55 973           1463091184338 LogAnd
(_unit VHDL (logand 1 3 (logand 1 32 ))
  (_version v35)
  (_time 1463091184337 2016.05.13 01:13:04)
  (_source (\./src/logAnd.vhdl\(\./compile/logand.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091094405)
    (_use )
  )
  (_object
    (_port (_internal in1 ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal in2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Sout ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__37(_architecture 0 1 37 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . LogAnd 1 -1
  )
)
I 000046 55 968           1463091184415 LogOR
(_unit VHDL (logor 1 3 (logor 1 32 ))
  (_version v35)
  (_time 1463091184415 2016.05.13 01:13:04)
  (_source (\./src/logOr.vhdl\(\./compile/logor.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091094483)
    (_use )
  )
  (_object
    (_port (_internal in1 ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal in2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SOut ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__37(_architecture 0 1 37 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . LogOR 1 -1
  )
)
I 000044 55 1792          1463091184483 MAR
(_unit VHDL (mar 0 24 (mar 0 34 ))
  (_version v35)
  (_time 1463091184482 2016.05.13 01:13:04)
  (_source (\./compile/mar.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091184461)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in )(_event))))
    (_port (_internal MarIn ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal AdrIn ~std_logic_vector{7~downto~0}~12 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal AdrOut ~std_logic_vector{7~downto~0}~122 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal reg ~std_logic_vector{7~downto~0}~13 0 38 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(5)(4))(_sensitivity(0)(2))(_read(5)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . MAR 1 -1
  )
)
I 000044 55 2105          1463091184549 MBR
(_unit VHDL (mbr 0 24 (mbr 0 37 ))
  (_version v35)
  (_time 1463091184549 2016.05.13 01:13:04)
  (_source (\./compile/mbr.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091184526)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in )(_event))))
    (_port (_internal MbrIn ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal MbrInD ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal MbrOut ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal MbrOutD ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DataIn ~std_logic_vector{7~downto~0}~12 0 32 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DataOut ~std_logic_vector{7~downto~0}~122 0 33 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal reg ~std_logic_vector{7~downto~0}~13 0 41 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_process (_simple)(_target(8)(6)(7))(_sensitivity(5)(0))(_read(8)(4)(3)(2)(1)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . MBR 1 -1
  )
)
I 000047 55 10637         1463091184621 Memory
(_unit VHDL (memory 0 25 (memory 0 34 ))
  (_version v35)
  (_time 1463091184621 2016.05.13 01:13:04)
  (_source (\./compile/memory.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091184595)
    (_use )
  )
  (_object
    (_port (_internal RD ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Adr ~std_logic_vector{5~downto~0}~12 0 28 (_entity (_in ))))
    (_port (_internal MrOut ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~27}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_port (_internal InstrCom ~std_logic_vector{0~to~27}~12 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~27}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_type (_internal MemoryType 0 38 (_array ~std_logic_vector{0~to~27}~13 ((_to (i 0)(i 59))))))
    (_signal (_internal Memory MemoryType 0 44 (_architecture (_uni ))))
    (_process
      (line__50(_architecture 0 0 50 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(4)(1)))))
      (line__62(_architecture 1 0 62 (_assignment (_simple)(_target(4(0))))))
      (line__63(_architecture 2 0 63 (_assignment (_simple)(_target(4(1))))))
      (line__64(_architecture 3 0 64 (_assignment (_simple)(_target(4(2))))))
      (line__65(_architecture 4 0 65 (_assignment (_simple)(_target(4(3))))))
      (line__66(_architecture 5 0 66 (_assignment (_simple)(_target(4(4))))))
      (line__67(_architecture 6 0 67 (_assignment (_simple)(_target(4(5))))))
      (line__68(_architecture 7 0 68 (_assignment (_simple)(_target(4(6))))))
      (line__69(_architecture 8 0 69 (_assignment (_simple)(_target(4(7))))))
      (line__70(_architecture 9 0 70 (_assignment (_simple)(_target(4(8))))))
      (line__71(_architecture 10 0 71 (_assignment (_simple)(_target(4(9))))))
      (line__72(_architecture 11 0 72 (_assignment (_simple)(_target(4(10))))))
      (line__73(_architecture 12 0 73 (_assignment (_simple)(_target(4(11))))))
      (line__74(_architecture 13 0 74 (_assignment (_simple)(_target(4(12))))))
      (line__75(_architecture 14 0 75 (_assignment (_simple)(_target(4(13))))))
      (line__76(_architecture 15 0 76 (_assignment (_simple)(_target(4(14))))))
      (line__77(_architecture 16 0 77 (_assignment (_simple)(_target(4(15))))))
      (line__78(_architecture 17 0 78 (_assignment (_simple)(_target(4(16))))))
      (line__79(_architecture 18 0 79 (_assignment (_simple)(_target(4(17))))))
      (line__80(_architecture 19 0 80 (_assignment (_simple)(_target(4(18))))))
      (line__81(_architecture 20 0 81 (_assignment (_simple)(_target(4(19))))))
      (line__82(_architecture 21 0 82 (_assignment (_simple)(_target(4(20))))))
      (line__83(_architecture 22 0 83 (_assignment (_simple)(_target(4(21))))))
      (line__84(_architecture 23 0 84 (_assignment (_simple)(_target(4(22))))))
      (line__85(_architecture 24 0 85 (_assignment (_simple)(_target(4(23))))))
      (line__86(_architecture 25 0 86 (_assignment (_simple)(_target(4(24))))))
      (line__87(_architecture 26 0 87 (_assignment (_simple)(_target(4(25))))))
      (line__88(_architecture 27 0 88 (_assignment (_simple)(_target(4(26))))))
      (line__89(_architecture 28 0 89 (_assignment (_simple)(_target(4(27))))))
      (line__90(_architecture 29 0 90 (_assignment (_simple)(_target(4(28))))))
      (line__91(_architecture 30 0 91 (_assignment (_simple)(_target(4(29))))))
      (line__92(_architecture 31 0 92 (_assignment (_simple)(_target(4(30))))))
      (line__93(_architecture 32 0 93 (_assignment (_simple)(_target(4(31))))))
      (line__94(_architecture 33 0 94 (_assignment (_simple)(_target(4(32))))))
      (line__95(_architecture 34 0 95 (_assignment (_simple)(_target(4(33))))))
      (line__96(_architecture 35 0 96 (_assignment (_simple)(_target(4(34))))))
      (line__97(_architecture 36 0 97 (_assignment (_simple)(_target(4(35))))))
      (line__98(_architecture 37 0 98 (_assignment (_simple)(_target(4(36))))))
      (line__99(_architecture 38 0 99 (_assignment (_simple)(_target(4(37))))))
      (line__100(_architecture 39 0 100 (_assignment (_simple)(_target(4(38))))))
      (line__101(_architecture 40 0 101 (_assignment (_simple)(_target(4(51))))))
      (line__102(_architecture 41 0 102 (_assignment (_simple)(_target(4(52))))))
      (line__103(_architecture 42 0 103 (_assignment (_simple)(_target(4(53))))))
      (line__104(_architecture 43 0 104 (_assignment (_simple)(_target(4(54))))))
      (line__105(_architecture 44 0 105 (_assignment (_simple)(_target(4(55))))))
      (line__106(_architecture 45 0 106 (_assignment (_simple)(_target(4(56))))))
      (line__107(_architecture 46 0 107 (_assignment (_simple)(_target(4(57))))))
      (line__108(_architecture 47 0 108 (_assignment (_simple)(_target(4(58))))))
      (line__109(_architecture 48 0 109 (_assignment (_simple)(_target(4(59))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (3 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 )
    (2 )
    (2 2 3 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 )
    (2 )
    (2 2 3 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 )
    (2 )
    (2 2 3 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 3 2 )
    (3 3 2 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 3 )
    (2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
  )
  (_model . Memory 49 -1
  )
)
V 000044 55 31740         1463091184759 MPA
(_unit VHDL (mpa 1 3 (mpa 1 34 ))
  (_version v35)
  (_time 1463091184758 2016.05.13 01:13:04)
  (_source (\./src/cpu.vhdl\(\./compile/mpa.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091094132)
    (_use )
  )
  (_component
    (IR
      (_object
        (_port (_internal Command ~std_logic_vector{7~downto~0}~1322 1 110 (_entity (_in ))))
        (_port (_internal IrIn ~extieee.std_logic_1164.std_logic 1 111 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 1 112 (_entity (_in ))))
        (_port (_internal Com ~std_logic_vector{7~downto~0}~1324 1 113 (_entity (_out ))))
        (_port (_internal IrOut ~extieee.std_logic_1164.std_logic 1 114 (_entity (_out ))))
      )
    )
    (LogAnd
      (_object
        (_port (_internal in1 ~extieee.std_logic_1164.std_logic 1 119 (_entity (_in ))))
        (_port (_internal in2 ~extieee.std_logic_1164.std_logic 1 120 (_entity (_in ))))
        (_port (_internal SOut ~extieee.std_logic_1164.std_logic 1 121 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal A ~std_logic_vector{7~downto~0}~13 1 48 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{7~downto~0}~134 1 49 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 50 (_entity (_in ))))
        (_port (_internal SADD ~extieee.std_logic_1164.std_logic 1 51 (_entity (_in ))))
        (_port (_internal FC ~extieee.std_logic_1164.std_logic 1 52 (_entity (_out ))))
        (_port (_internal FZ ~extieee.std_logic_1164.std_logic 1 53 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{7~downto~0}~136 1 54 (_entity (_out ))))
      )
    )
    (DC1
      (_object
        (_port (_internal Ale ~extieee.std_logic_1164.std_logic 1 96 (_entity (_in ))))
        (_port (_internal Com ~std_logic_vector{7~downto~0}~1314 1 97 (_entity (_in ))))
        (_port (_internal ComAdr ~std_logic_vector{5~downto~0}~1316 1 98 (_entity (_out ))))
      )
    )
    (RZ
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 221 (_entity (_in ))))
        (_port (_internal DIn ~std_logic_vector{7~downto~0}~1364 1 222 (_entity (_in ))))
        (_port (_internal InvZ ~extieee.std_logic_1164.std_logic 1 223 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 224 (_entity (_in ))))
        (_port (_internal RzIn ~extieee.std_logic_1164.std_logic 1 225 (_entity (_in ))))
        (_port (_internal RzOut ~extieee.std_logic_1164.std_logic 1 226 (_entity (_in ))))
        (_port (_internal DOut ~std_logic_vector{7~downto~0}~1366 1 227 (_entity (_out ))))
      )
    )
    (Inv
      (_object
        (_port (_internal DIn ~std_logic_vector{7~downto~0}~1318 1 103 (_entity (_in ))))
        (_port (_internal Inv ~extieee.std_logic_1164.std_logic 1 104 (_entity (_in ))))
        (_port (_internal DOut ~std_logic_vector{7~downto~0}~1320 1 105 (_entity (_out ))))
      )
    )
    (RDC
      (_object
        (_port (_internal Number ~std_logic_vector{7~downto~0}~1362 1 211 (_entity (_in ))))
        (_port (_internal RDCIn ~extieee.std_logic_1164.std_logic 1 212 (_entity (_in ))))
        (_port (_internal R1 ~extieee.std_logic_1164.std_logic 1 213 (_entity (_out ))))
        (_port (_internal R2 ~extieee.std_logic_1164.std_logic 1 214 (_entity (_out ))))
        (_port (_internal R3 ~extieee.std_logic_1164.std_logic 1 215 (_entity (_out ))))
        (_port (_internal R4 ~extieee.std_logic_1164.std_logic 1 216 (_entity (_out ))))
      )
    )
    (MUX
      (_object
        (_port (_internal Adr0 ~extieee.std_logic_1164.std_logic 1 162 (_entity (_in ))))
        (_port (_internal Adr1 ~extieee.std_logic_1164.std_logic 1 163 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 164 (_entity (_in ))))
        (_port (_internal in1 ~std_logic_vector{5~downto~0}~1338 1 165 (_entity (_in ))))
        (_port (_internal in2 ~std_logic_vector{5~downto~0}~1340 1 166 (_entity (_in ))))
        (_port (_internal IN3 ~std_logic_vector{5~downto~0}~1342 1 167 (_entity (_in ))))
        (_port (_internal MuxOut ~extieee.std_logic_1164.std_logic 1 168 (_entity (_out ))))
        (_port (_internal OUT1 ~std_logic_vector{5~downto~0}~1344 1 169 (_entity (_out ))))
      )
    )
    (Add
      (_object
        (_port (_internal Inc ~extieee.std_logic_1164.std_logic 1 40 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 1 41 (_entity (_in ))))
        (_port (_internal SIn ~std_logic_vector{5~downto~0}~13 1 42 (_entity (_in ))))
        (_port (_internal SOut ~std_logic_vector{5~downto~0}~132 1 43 (_entity (_out ))))
      )
    )
    (CAR
      (_object
        (_port (_internal CarIn ~extieee.std_logic_1164.std_logic 1 59 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{5~downto~0}~138 1 60 (_entity (_in ))))
        (_port (_internal CarOut ~extieee.std_logic_1164.std_logic 1 61 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{5~downto~0}~1310 1 62 (_entity (_out ))))
      )
    )
    (Memory
      (_object
        (_port (_internal Adr ~std_logic_vector{5~downto~0}~1334 1 154 (_entity (_in ))))
        (_port (_internal RD ~extieee.std_logic_1164.std_logic 1 155 (_entity (_in ))))
        (_port (_internal InstrCom ~std_logic_vector{0~to~27}~1336 1 156 (_entity (_out ))))
        (_port (_internal MrOut ~extieee.std_logic_1164.std_logic 1 157 (_entity (_out ))))
      )
    )
    (CBR
      (_object
        (_port (_internal CbrIn ~extieee.std_logic_1164.std_logic 1 67 (_entity (_in ))))
        (_port (_internal InstrCom ~std_logic_vector{0~to~27}~13 1 68 (_entity (_in ))))
        (_port (_internal Adr ~std_logic_vector{5~downto~0}~1312 1 69 (_entity (_out ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 1 70 (_entity (_out ))))
        (_port (_internal IncPC ~extieee.std_logic_1164.std_logic 1 71 (_entity (_out ))))
        (_port (_internal Instr0 ~extieee.std_logic_1164.std_logic 1 72 (_entity (_out ))))
        (_port (_internal Instr1 ~extieee.std_logic_1164.std_logic 1 73 (_entity (_out ))))
        (_port (_internal Instr2 ~extieee.std_logic_1164.std_logic 1 74 (_entity (_out ))))
        (_port (_internal Inv ~extieee.std_logic_1164.std_logic 1 75 (_entity (_out ))))
        (_port (_internal InvZ ~extieee.std_logic_1164.std_logic 1 76 (_entity (_out ))))
        (_port (_internal IrIn ~extieee.std_logic_1164.std_logic 1 77 (_entity (_out ))))
        (_port (_internal MarIn ~extieee.std_logic_1164.std_logic 1 78 (_entity (_out ))))
        (_port (_internal MbrIn ~extieee.std_logic_1164.std_logic 1 79 (_entity (_out ))))
        (_port (_internal MbrInD ~extieee.std_logic_1164.std_logic 1 80 (_entity (_out ))))
        (_port (_internal MbrOut ~extieee.std_logic_1164.std_logic 1 81 (_entity (_out ))))
        (_port (_internal MbrOutD ~extieee.std_logic_1164.std_logic 1 82 (_entity (_out ))))
        (_port (_internal PCIn ~extieee.std_logic_1164.std_logic 1 83 (_entity (_out ))))
        (_port (_internal RAIn ~extieee.std_logic_1164.std_logic 1 84 (_entity (_out ))))
        (_port (_internal RDCIn ~extieee.std_logic_1164.std_logic 1 85 (_entity (_out ))))
        (_port (_internal RIn ~extieee.std_logic_1164.std_logic 1 86 (_entity (_out ))))
        (_port (_internal ROut ~extieee.std_logic_1164.std_logic 1 87 (_entity (_out ))))
        (_port (_internal RdWr ~extieee.std_logic_1164.std_logic 1 88 (_entity (_out ))))
        (_port (_internal RzIn ~extieee.std_logic_1164.std_logic 1 89 (_entity (_out ))))
        (_port (_internal RzOut ~extieee.std_logic_1164.std_logic 1 90 (_entity (_out ))))
        (_port (_internal SADD ~extieee.std_logic_1164.std_logic 1 91 (_entity (_out ))))
      )
    )
    (MAR
      (_object
        (_port (_internal AdrIn ~std_logic_vector{7~downto~0}~1326 1 133 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 134 (_entity (_in ))))
        (_port (_internal MarIn ~extieee.std_logic_1164.std_logic 1 135 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 136 (_entity (_in ))))
        (_port (_internal AdrOut ~std_logic_vector{7~downto~0}~1328 1 137 (_entity (_out ))))
      )
    )
    (PC
      (_object
        (_port (_internal AdrIn ~std_logic_vector{7~downto~0}~1346 1 174 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 175 (_entity (_in ))))
        (_port (_internal IncPC ~extieee.std_logic_1164.std_logic 1 176 (_entity (_in ))))
        (_port (_internal PCIn ~extieee.std_logic_1164.std_logic 1 177 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 178 (_entity (_in ))))
        (_port (_internal AdrOut ~std_logic_vector{7~downto~0}~1348 1 179 (_entity (_out ))))
      )
    )
    (LogOR
      (_object
        (_port (_internal in1 ~extieee.std_logic_1164.std_logic 1 126 (_entity (_in ))))
        (_port (_internal in2 ~extieee.std_logic_1164.std_logic 1 127 (_entity (_in ))))
        (_port (_internal SOut ~extieee.std_logic_1164.std_logic 1 128 (_entity (_out ))))
      )
    )
    (R_1bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 232 (_entity (_in ))))
        (_port (_internal IE ~extieee.std_logic_1164.std_logic 1 233 (_entity (_in ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 1 234 (_entity (_in ))))
        (_port (_internal reg_in ~extieee.std_logic_1164.std_logic 1 235 (_entity (_in ))))
        (_port (_internal reg_out ~extieee.std_logic_1164.std_logic 1 236 (_entity (_out ))))
      )
    )
    (RAM
      (_object
        (_port (_internal Adr ~std_logic_vector{7~downto~0}~1358 1 203 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 1 204 (_entity (_in ))))
        (_port (_internal RdWr ~extieee.std_logic_1164.std_logic 1 205 (_entity (_in ))))
        (_port (_internal Data ~std_logic_vector{7~downto~0}~1360 1 206 (_entity (_inout ))))
      )
    )
    (MBR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 142 (_entity (_in ))))
        (_port (_internal MbrIn ~extieee.std_logic_1164.std_logic 1 143 (_entity (_in ))))
        (_port (_internal MbrInD ~extieee.std_logic_1164.std_logic 1 144 (_entity (_in ))))
        (_port (_internal MbrOut ~extieee.std_logic_1164.std_logic 1 145 (_entity (_in ))))
        (_port (_internal MbrOutD ~extieee.std_logic_1164.std_logic 1 146 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 147 (_entity (_in ))))
        (_port (_internal DataIn ~std_logic_vector{7~downto~0}~1330 1 148 (_entity (_inout ))))
        (_port (_internal DataOut ~std_logic_vector{7~downto~0}~1332 1 149 (_entity (_inout ))))
      )
    )
    (R0
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_logic 1 184 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 185 (_entity (_in ))))
        (_port (_internal DataIn ~std_logic_vector{7~downto~0}~1350 1 186 (_entity (_in ))))
        (_port (_internal RIn ~extieee.std_logic_1164.std_logic 1 187 (_entity (_in ))))
        (_port (_internal ROut ~extieee.std_logic_1164.std_logic 1 188 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 189 (_entity (_in ))))
        (_port (_internal DataOut ~std_logic_vector{7~downto~0}~1352 1 190 (_entity (_out ))))
      )
    )
    (RA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 195 (_entity (_in ))))
        (_port (_internal DIn ~std_logic_vector{7~downto~0}~1354 1 196 (_entity (_in ))))
        (_port (_internal RAIn ~extieee.std_logic_1164.std_logic 1 197 (_entity (_in ))))
        (_port (_internal DOut ~std_logic_vector{7~downto~0}~1356 1 198 (_entity (_out ))))
      )
    )
  )
  (_instantiation DD0 1 295 (_component IR )
    (_port
      ((Command)(DataBus))
      ((IrIn)(IrIn))
      ((Reset)(Reset))
      ((Com)(BUS1))
      ((IrOut)(S3))
    )
    (_use (_entity . ir)
      (_port
        ((IRin)(IrIn))
        ((Reset)(Reset))
        ((Command)(Command))
        ((IrOut)(IrOut))
        ((Com)(Com))
      )
    )
  )
  (_instantiation DD1 1 304 (_component LogAnd )
    (_port
      ((in1)(bit_outs))
      ((in2)(S4))
      ((SOut)(S5))
    )
    (_use (_entity . logand)
    )
  )
  (_instantiation DD10 1 311 (_component ALU )
    (_port
      ((A)(BUS4))
      ((B)(DataBus))
      ((CLK)(CLK))
      ((SADD)(SADD))
      ((FC)(FC_sig))
      ((FZ)(S1))
      ((Q)(BUS5))
    )
    (_use (_entity . alu)
      (_port
        ((CLK)(CLK))
        ((SADD)(SADD))
        ((A)(A))
        ((B)(B))
        ((FC)(FC))
        ((FZ)(FZ))
        ((Q)(Q))
      )
    )
  )
  (_instantiation DD11 1 322 (_component DC1 )
    (_port
      ((Ale)(S3))
      ((Com)(BUS1))
      ((ComAdr)(BUS2))
    )
    (_use (_entity . dc1)
    )
  )
  (_instantiation DD12 1 329 (_component RZ )
    (_port
      ((CLK)(CLK))
      ((DIn)(BUS5))
      ((InvZ)(JB))
      ((RST)(Reset))
      ((RzIn)(RzIn))
      ((RzOut)(RzOut))
      ((DOut)(DataBus))
    )
    (_use (_entity . rz)
      (_port
        ((DIn)(DIn))
        ((CLK)(CLK))
        ((RST)(RST))
        ((RZOut)(RzOut))
        ((RZIn)(RzIn))
        ((InvZ)(InvZ))
        ((DOut)(DOut))
      )
    )
  )
  (_instantiation DD13 1 340 (_component Inv )
    (_port
      ((DIn)(BUS3))
      ((Inv)(S2))
      ((DOut)(BUS4))
    )
    (_use (_entity . inv)
      (_port
        ((Inv)(Inv))
        ((DIn)(DIn))
        ((DOut)(DOut))
      )
    )
  )
  (_instantiation DD14 1 347 (_component RDC )
    (_port
      ((Number)(DataBus))
      ((RDCIn)(RDCIn))
      ((R1)(SR1))
      ((R2)(SR2))
      ((R3)(SR3))
      ((R4)(SR4))
    )
    (_use (_entity . rdc)
    )
  )
  (_instantiation DD15 1 357 (_component MUX )
    (_port
      ((Adr0)(S9))
      ((Adr1)(S10))
      ((CLK)(CLK))
      ((in1)(BUS11))
      ((in2)(BUS2))
      ((IN3)(BUS6))
      ((MuxOut)(N2))
      ((OUT1)(BUS7))
    )
    (_use (_entity . mux)
      (_port
        ((IN1)(in1))
        ((IN2)(in2))
        ((IN3)(IN3))
        ((Adr0)(Adr0))
        ((Adr1)(Adr1))
        ((CLK)(CLK))
        ((MuxOut)(MuxOut))
        ((OUT1)(OUT1))
      )
    )
  )
  (_instantiation DD16 1 369 (_component Add )
    (_port
      ((Inc)(N2))
      ((Reset)(Reset))
      ((SIn)(BUS7))
      ((SOut)(BUS11))
    )
    (_use (_entity . add)
    )
  )
  (_instantiation DD17 1 377 (_component CAR )
    (_port
      ((CarIn)(CLK))
      ((D)(BUS7))
      ((CarOut)(N3))
      ((Q)(BUS8))
    )
    (_use (_entity . car)
    )
  )
  (_instantiation DD18 1 385 (_component Memory )
    (_port
      ((Adr)(BUS8))
      ((RD)(N3))
      ((InstrCom)(BUS10))
      ((MrOut)(N1))
    )
    (_use (_entity . memory)
      (_port
        ((RD)(RD))
        ((Adr)(Adr))
        ((MrOut)(MrOut))
        ((InstrCom)(InstrCom))
      )
    )
  )
  (_instantiation DD19 1 393 (_component CBR )
    (_port
      ((CbrIn)(N1))
      ((InstrCom)(BUS10))
      ((Adr)(BUS6))
      ((CS)(CS))
      ((IncPC)(IncPC))
      ((Instr0)(S8))
      ((Instr1)(S4))
      ((Instr2)(S10))
      ((Inv)(S2))
      ((InvZ)(JB))
      ((IrIn)(IrIn))
      ((MarIn)(MarIn))
      ((MbrIn)(MbrIn))
      ((MbrInD)(S6))
      ((MbrOut)(MbrOut))
      ((MbrOutD)(S7))
      ((PCIn)(PCIn))
      ((RAIn)(RAIn))
      ((RDCIn)(RDCIn))
      ((RIn)(RIn))
      ((ROut)(ROut))
      ((RdWr)(RdWr))
      ((RzIn)(RzIn))
      ((RzOut)(RzOut))
      ((SADD)(SADD))
    )
    (_use (_entity . cbr)
      (_port
        ((CbrIn)(CbrIn))
        ((InstrCom)(InstrCom))
        ((CS)(CS))
        ((IncPC)(IncPC))
        ((Instr0)(Instr0))
        ((Instr1)(Instr1))
        ((Instr2)(Instr2))
        ((Inv)(Inv))
        ((InvZ)(InvZ))
        ((IrIn)(IrIn))
        ((MarIn)(MarIn))
        ((MbrIn)(MbrIn))
        ((MbrInD)(MbrInD))
        ((MbrOut)(MbrOut))
        ((MbrOutD)(MbrOutD))
        ((PCIn)(PCIn))
        ((RAIn)(RAIn))
        ((RDCIn)(RDCIn))
        ((RIn)(RIn))
        ((ROut)(ROut))
        ((RdWr)(RdWr))
        ((RzIn)(RzIn))
        ((RzOut)(RzOut))
        ((SADD)(SADD))
        ((Adr)(Adr))
      )
    )
  )
  (_instantiation DD2 1 422 (_component MAR )
    (_port
      ((AdrIn)(BUS0))
      ((CLK)(CLK))
      ((MarIn)(MarIn))
      ((RST)(Reset))
      ((AdrOut)(Adr))
    )
    (_use (_entity . mar)
      (_port
        ((CLK)(CLK))
        ((MarIn)(MarIn))
        ((RST)(RST))
        ((AdrIn)(AdrIn))
        ((AdrOut)(AdrOut))
      )
    )
  )
  (_instantiation DD20 1 431 (_component PC )
    (_port
      ((AdrIn)(DataBus))
      ((CLK)(CLK))
      ((IncPC)(IncPC))
      ((PCIn)(PCIn))
      ((RST)(Reset))
      ((AdrOut)(BUS0))
    )
    (_use (_entity . pc)
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((PCIn)(PCIn))
        ((IncPC)(IncPC))
        ((AdrIn)(AdrIn))
        ((AdrOut)(AdrOut))
      )
    )
  )
  (_instantiation DD21 1 441 (_component LogOR )
    (_port
      ((in1)(S5))
      ((in2)(S8))
      ((SOut)(S9))
    )
    (_use (_entity . logor)
    )
  )
  (_instantiation DD22 1 448 (_component R_1bit )
    (_port
      ((CLK)(CLK))
      ((IE)(RzIn))
      ((Zero)(S5))
      ((reg_in)(FC_sig))
      ((reg_out)(bit_outs))
    )
    (_use (_entity . r_1bit)
      (_port
        ((reg_in)(reg_in))
        ((IE)(IE))
        ((CLK)(CLK))
        ((Zero)(Zero))
        ((reg_out)(reg_out))
      )
    )
  )
  (_instantiation DD3 1 457 (_component RAM )
    (_port
      ((Adr)(Adr))
      ((CS)(CS))
      ((RdWr)(RdWr))
      ((Data)(MemOut))
    )
    (_use (_entity . ram)
      (_port
        ((RdWr)(RdWr))
        ((CS)(CS))
        ((Adr)(Adr))
        ((Data)(Data))
      )
    )
  )
  (_instantiation DD4 1 465 (_component MBR )
    (_port
      ((CLK)(CLK))
      ((MbrIn)(MbrIn))
      ((MbrInD)(S6))
      ((MbrOut)(MbrOut))
      ((MbrOutD)(S7))
      ((RST)(Reset))
      ((DataIn)(MemOut))
      ((DataOut)(DataBus))
    )
    (_use (_entity . mbr)
    )
  )
  (_instantiation DD5 1 477 (_component R0 )
    (_port
      ((C)(SR1))
      ((CLK)(CLK))
      ((DataIn)(DataBus))
      ((RIn)(RIn))
      ((ROut)(ROut))
      ((RST)(Reset))
      ((DataOut)(DataBus))
    )
    (_use (_entity . r0)
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((C)(C))
        ((RIn)(RIn))
        ((ROut)(ROut))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation DD6 1 488 (_component R0 )
    (_port
      ((C)(SR2))
      ((CLK)(CLK))
      ((DataIn)(DataBus))
      ((RIn)(RIn))
      ((ROut)(ROut))
      ((RST)(Reset))
      ((DataOut)(DataBus))
    )
    (_use (_entity . r0)
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((C)(C))
        ((RIn)(RIn))
        ((ROut)(ROut))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation DD7 1 499 (_component R0 )
    (_port
      ((C)(SR3))
      ((CLK)(CLK))
      ((DataIn)(DataBus))
      ((RIn)(RIn))
      ((ROut)(ROut))
      ((RST)(Reset))
      ((DataOut)(DataBus))
    )
    (_use (_entity . r0)
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((C)(C))
        ((RIn)(RIn))
        ((ROut)(ROut))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation DD8 1 510 (_component R0 )
    (_port
      ((C)(SR4))
      ((CLK)(CLK))
      ((DataIn)(DataBus))
      ((RIn)(RIn))
      ((ROut)(ROut))
      ((RST)(Reset))
      ((DataOut)(DataBus))
    )
    (_use (_entity . r0)
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((C)(C))
        ((RIn)(RIn))
        ((ROut)(ROut))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation DD9 1 521 (_component RA )
    (_port
      ((CLK)(CLK))
      ((DIn)(DataBus))
      ((RAIn)(RAIn))
      ((DOut)(BUS3))
    )
    (_use (_entity . ra)
      (_port
        ((CLK)(CLK))
        ((RAIn)(RAIn))
        ((DIn)(DIn))
        ((DOut)(DOut))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal FC ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal bit_out ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DataBus ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 1 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~132 1 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 1 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 1 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 1 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~138 1 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1310 1 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~27}~13 1 68 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1312 1 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 1 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1316 1 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 1 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 1 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 1 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 1 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 1 133 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 1 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 1 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 1 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1334 1 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~27}~1336 1 156 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1338 1 165 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1340 1 166 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1342 1 167 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1344 1 169 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 1 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 1 179 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1350 1 186 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1352 1 190 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1354 1 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1356 1 198 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1358 1 203 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1360 1 206 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1362 1 211 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1364 1 222 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1366 1 227 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bit_outs ~extieee.std_logic_1164.std_logic 1 242 (_architecture (_uni ))))
    (_signal (_internal CS ~extieee.std_logic_1164.std_logic 1 243 (_architecture (_uni ))))
    (_signal (_internal FC_sig ~extieee.std_logic_1164.std_logic 1 244 (_architecture (_uni ))))
    (_signal (_internal IncPC ~extieee.std_logic_1164.std_logic 1 245 (_architecture (_uni ))))
    (_signal (_internal IrIn ~extieee.std_logic_1164.std_logic 1 246 (_architecture (_uni ))))
    (_signal (_internal JB ~extieee.std_logic_1164.std_logic 1 247 (_architecture (_uni ))))
    (_signal (_internal MarIn ~extieee.std_logic_1164.std_logic 1 248 (_architecture (_uni ))))
    (_signal (_internal MbrIn ~extieee.std_logic_1164.std_logic 1 249 (_architecture (_uni ))))
    (_signal (_internal MbrOut ~extieee.std_logic_1164.std_logic 1 250 (_architecture (_uni ))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 1 251 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 1 252 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 1 253 (_architecture (_uni ))))
    (_signal (_internal PCIn ~extieee.std_logic_1164.std_logic 1 254 (_architecture (_uni ))))
    (_signal (_internal RAIn ~extieee.std_logic_1164.std_logic 1 255 (_architecture (_uni ))))
    (_signal (_internal RDCIn ~extieee.std_logic_1164.std_logic 1 256 (_architecture (_uni ))))
    (_signal (_internal RdWr ~extieee.std_logic_1164.std_logic 1 257 (_architecture (_uni ))))
    (_signal (_internal RIn ~extieee.std_logic_1164.std_logic 1 258 (_architecture (_uni ))))
    (_signal (_internal ROut ~extieee.std_logic_1164.std_logic 1 259 (_architecture (_uni ))))
    (_signal (_internal RzIn ~extieee.std_logic_1164.std_logic 1 260 (_architecture (_uni ))))
    (_signal (_internal RzOut ~extieee.std_logic_1164.std_logic 1 261 (_architecture (_uni ))))
    (_signal (_internal S1 ~extieee.std_logic_1164.std_logic 1 262 (_architecture (_uni ))))
    (_signal (_internal S10 ~extieee.std_logic_1164.std_logic 1 263 (_architecture (_uni ))))
    (_signal (_internal S2 ~extieee.std_logic_1164.std_logic 1 264 (_architecture (_uni ))))
    (_signal (_internal S3 ~extieee.std_logic_1164.std_logic 1 265 (_architecture (_uni ))))
    (_signal (_internal S4 ~extieee.std_logic_1164.std_logic 1 266 (_architecture (_uni ))))
    (_signal (_internal S5 ~extieee.std_logic_1164.std_logic 1 267 (_architecture (_uni ))))
    (_signal (_internal S6 ~extieee.std_logic_1164.std_logic 1 268 (_architecture (_uni ))))
    (_signal (_internal S7 ~extieee.std_logic_1164.std_logic 1 269 (_architecture (_uni ))))
    (_signal (_internal S8 ~extieee.std_logic_1164.std_logic 1 270 (_architecture (_uni ))))
    (_signal (_internal S9 ~extieee.std_logic_1164.std_logic 1 271 (_architecture (_uni ))))
    (_signal (_internal SADD ~extieee.std_logic_1164.std_logic 1 272 (_architecture (_uni ))))
    (_signal (_internal SR1 ~extieee.std_logic_1164.std_logic 1 273 (_architecture (_uni ))))
    (_signal (_internal SR2 ~extieee.std_logic_1164.std_logic 1 274 (_architecture (_uni ))))
    (_signal (_internal SR3 ~extieee.std_logic_1164.std_logic 1 275 (_architecture (_uni ))))
    (_signal (_internal SR4 ~extieee.std_logic_1164.std_logic 1 276 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1368 1 277 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal Adr ~std_logic_vector{7~downto~0}~1368 1 277 (_architecture (_uni ))))
    (_signal (_internal BUS0 ~std_logic_vector{7~downto~0}~1368 1 278 (_architecture (_uni ))))
    (_signal (_internal BUS1 ~std_logic_vector{7~downto~0}~1368 1 279 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 1 280 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal BUS10 ~std_logic_vector{27~downto~0}~13 1 280 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1370 1 281 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal BUS11 ~std_logic_vector{5~downto~0}~1370 1 281 (_architecture (_uni ))))
    (_signal (_internal BUS2 ~std_logic_vector{5~downto~0}~1370 1 282 (_architecture (_uni ))))
    (_signal (_internal BUS3 ~std_logic_vector{7~downto~0}~1368 1 283 (_architecture (_uni ))))
    (_signal (_internal BUS4 ~std_logic_vector{7~downto~0}~1368 1 284 (_architecture (_uni ))))
    (_signal (_internal BUS5 ~std_logic_vector{7~downto~0}~1368 1 285 (_architecture (_uni ))))
    (_signal (_internal BUS6 ~std_logic_vector{5~downto~0}~1370 1 286 (_architecture (_uni ))))
    (_signal (_internal BUS7 ~std_logic_vector{5~downto~0}~1370 1 287 (_architecture (_uni ))))
    (_signal (_internal BUS8 ~std_logic_vector{5~downto~0}~1370 1 288 (_architecture (_uni ))))
    (_signal (_internal MemOut ~std_logic_vector{7~downto~0}~1368 1 289 (_architecture (_uni ))))
    (_process
      (line__533(_architecture 0 1 533 (_assignment (_simple)(_alias((FC)(FC_sig)))(_target(2))(_sensitivity(7)))))
      (line__534(_architecture 1 1 534 (_assignment (_simple)(_alias((bit_out)(bit_outs)))(_target(3))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MPA 2 -1
  )
)
I 000044 55 2062          1463091184829 MUX
(_unit VHDL (mux 0 24 (mux 0 37 ))
  (_version v35)
  (_time 1463091184828 2016.05.13 01:13:04)
  (_source (\./compile/mux.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091184806)
    (_use )
  )
  (_object
    (_port (_internal Adr0 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal Adr1 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal IN1 ~std_logic_vector{5~downto~0}~12 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal IN2 ~std_logic_vector{5~downto~0}~122 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~124 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal IN3 ~std_logic_vector{5~downto~0}~124 0 31 (_entity (_in ))))
    (_port (_internal MuxOut ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~126 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal OUT1 ~std_logic_vector{5~downto~0}~126 0 33 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(7)(6))(_sensitivity(2))(_read(5)(1)(0)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
  )
  (_model . MUX 1 -1
  )
)
I 000043 55 1901          1463091184892 PC
(_unit VHDL (pc 0 25 (pc 0 36 ))
  (_version v35)
  (_time 1463091184892 2016.05.13 01:13:04)
  (_source (\./compile/pc.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091184872)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in )(_event))))
    (_port (_internal IncPC ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal PCIn ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal AdrIn ~std_logic_vector{7~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal AdrOut ~std_logic_vector{7~downto~0}~122 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal reg ~std_logic_vector{7~downto~0}~13 0 40 (_architecture (_uni ))))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(5)(6))(_sensitivity(0)(3))(_read(2)(1)(4)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . PC 1 -1
  )
)
I 000043 55 1968          1463091184959 R0
(_unit VHDL (r0 0 24 (r0 0 36 ))
  (_version v35)
  (_time 1463091184958 2016.05.13 01:13:04)
  (_source (\./compile/r0.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091184936)
    (_use )
  )
  (_object
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in )(_event))))
    (_port (_internal RIn ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal ROut ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DataIn ~std_logic_vector{7~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DataOut ~std_logic_vector{7~downto~0}~122 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal regist ~std_logic_vector{7~downto~0}~13 0 40 (_architecture (_uni ))))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(4)(1))(_read(0)(3)(2)(5)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . R0 1 -1
  )
)
I 000044 55 1759          1463091185026 RAM
(_unit VHDL (ram 0 25 (ram 0 34 ))
  (_version v35)
  (_time 1463091185025 2016.05.13 01:13:05)
  (_source (\./compile/ram.vhd\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091185004)
    (_use )
  )
  (_object
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal RdWr ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Adr ~std_logic_vector{7~downto~0}~12 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Data ~std_logic_vector{7~downto~0}~122 0 30 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal MemoryType 0 38 (_array ~std_logic_vector{7~downto~0}~13 ((_to (i 0)(i 8))))))
    (_signal (_internal Memory MemoryType 0 44 (_architecture (_uni ))))
    (_process
      (line__50(_architecture 0 0 50 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1)(2))(_read(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (4)
  )
  (_model . RAM 1 -1
  )
)
I 000043 55 1664          1463091185102 RA
(_unit VHDL (ra 1 3 (ra 1 33 ))
  (_version v35)
  (_time 1463091185101 2016.05.13 01:13:05)
  (_source (\./src/ra.vhdl\(\./compile/ra.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091094980)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal RAIn ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DIn ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DOut ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 1 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal reg ~std_logic_vector{7~downto~0}~13 1 37 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__43(_architecture 0 1 43 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(2)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RA 1 -1
  )
)
I 000044 55 1569          1463091185169 RDC
(_unit VHDL (rdc 0 24 (rdc 0 35 ))
  (_version v35)
  (_time 1463091185168 2016.05.13 01:13:05)
  (_source (\./compile/rdc.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091185148)
    (_use )
  )
  (_object
    (_port (_internal RDCIn ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Number ~std_logic_vector{7~downto~0}~12 0 27 (_entity (_in ))))
    (_port (_internal R1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_port (_internal R2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
    (_port (_internal R3 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_port (_internal R4 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(4)(3)(2)(5))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
  )
  (_model . RDC 1 -1
  )
)
I 000043 55 1967          1463091185236 RZ
(_unit VHDL (rz 0 24 (rz 0 36 ))
  (_version v35)
  (_time 1463091185235 2016.05.13 01:13:05)
  (_source (\./compile/rz.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091185215)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in )(_event))))
    (_port (_internal InvZ ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal RZIn ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal RZOut ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DIn ~std_logic_vector{7~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DOut ~std_logic_vector{7~downto~0}~122 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal regist ~std_logic_vector{7~downto~0}~13 0 40 (_architecture (_uni ))))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(4)(3)(1)(5)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RZ 1 -1
  )
)
I 000047 55 1253          1463091185302 R_1bit
(_unit VHDL (r_1bit 0 24 (r_1bit 0 34 ))
  (_version v35)
  (_time 1463091185301 2016.05.13 01:13:05)
  (_source (\./compile/r_1bit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091185279)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in )(_event))))
    (_port (_internal IE ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_port (_internal reg_in ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
    (_port (_internal reg_out ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_signal (_internal regist ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(4)(5))(_sensitivity(0))(_read(1)(2)(3)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . R_1bit 1 -1
  )
)
I 000044 55 31539         1463091327139 MPA
(_unit VHDL (mpa 1 3 (mpa 1 34 ))
  (_version v35)
  (_time 1463091327140 2016.05.13 01:15:27)
  (_source (\./src/cpu.vhdl\(\./compile/mpa.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091094132)
    (_use )
  )
  (_component
    (IR
      (_object
        (_port (_internal Command ~std_logic_vector{7~downto~0}~1322 1 110 (_entity (_in ))))
        (_port (_internal IrIn ~extieee.std_logic_1164.std_logic 1 111 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 1 112 (_entity (_in ))))
        (_port (_internal Com ~std_logic_vector{7~downto~0}~1324 1 113 (_entity (_out ))))
        (_port (_internal IrOut ~extieee.std_logic_1164.std_logic 1 114 (_entity (_out ))))
      )
    )
    (LogAnd
      (_object
        (_port (_internal in1 ~extieee.std_logic_1164.std_logic 1 119 (_entity (_in ))))
        (_port (_internal in2 ~extieee.std_logic_1164.std_logic 1 120 (_entity (_in ))))
        (_port (_internal SOut ~extieee.std_logic_1164.std_logic 1 121 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal A ~std_logic_vector{7~downto~0}~13 1 48 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{7~downto~0}~134 1 49 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 50 (_entity (_in ))))
        (_port (_internal SADD ~extieee.std_logic_1164.std_logic 1 51 (_entity (_in ))))
        (_port (_internal FC ~extieee.std_logic_1164.std_logic 1 52 (_entity (_out ))))
        (_port (_internal FZ ~extieee.std_logic_1164.std_logic 1 53 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{7~downto~0}~136 1 54 (_entity (_out ))))
      )
    )
    (DC1
      (_object
        (_port (_internal Ale ~extieee.std_logic_1164.std_logic 1 96 (_entity (_in ))))
        (_port (_internal Com ~std_logic_vector{7~downto~0}~1314 1 97 (_entity (_in ))))
        (_port (_internal ComAdr ~std_logic_vector{5~downto~0}~1316 1 98 (_entity (_out ))))
      )
    )
    (RZ
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 221 (_entity (_in ))))
        (_port (_internal DIn ~std_logic_vector{7~downto~0}~1364 1 222 (_entity (_in ))))
        (_port (_internal InvZ ~extieee.std_logic_1164.std_logic 1 223 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 224 (_entity (_in ))))
        (_port (_internal RzIn ~extieee.std_logic_1164.std_logic 1 225 (_entity (_in ))))
        (_port (_internal RzOut ~extieee.std_logic_1164.std_logic 1 226 (_entity (_in ))))
        (_port (_internal DOut ~std_logic_vector{7~downto~0}~1366 1 227 (_entity (_out ))))
      )
    )
    (Inv
      (_object
        (_port (_internal DIn ~std_logic_vector{7~downto~0}~1318 1 103 (_entity (_in ))))
        (_port (_internal Inv ~extieee.std_logic_1164.std_logic 1 104 (_entity (_in ))))
        (_port (_internal DOut ~std_logic_vector{7~downto~0}~1320 1 105 (_entity (_out ))))
      )
    )
    (RDC
      (_object
        (_port (_internal Number ~std_logic_vector{7~downto~0}~1362 1 211 (_entity (_in ))))
        (_port (_internal RDCIn ~extieee.std_logic_1164.std_logic 1 212 (_entity (_in ))))
        (_port (_internal R1 ~extieee.std_logic_1164.std_logic 1 213 (_entity (_out ))))
        (_port (_internal R2 ~extieee.std_logic_1164.std_logic 1 214 (_entity (_out ))))
        (_port (_internal R3 ~extieee.std_logic_1164.std_logic 1 215 (_entity (_out ))))
        (_port (_internal R4 ~extieee.std_logic_1164.std_logic 1 216 (_entity (_out ))))
      )
    )
    (MUX
      (_object
        (_port (_internal Adr0 ~extieee.std_logic_1164.std_logic 1 162 (_entity (_in ))))
        (_port (_internal Adr1 ~extieee.std_logic_1164.std_logic 1 163 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 164 (_entity (_in ))))
        (_port (_internal in1 ~std_logic_vector{5~downto~0}~1338 1 165 (_entity (_in ))))
        (_port (_internal in2 ~std_logic_vector{5~downto~0}~1340 1 166 (_entity (_in ))))
        (_port (_internal IN3 ~std_logic_vector{5~downto~0}~1342 1 167 (_entity (_in ))))
        (_port (_internal MuxOut ~extieee.std_logic_1164.std_logic 1 168 (_entity (_out ))))
        (_port (_internal OUT1 ~std_logic_vector{5~downto~0}~1344 1 169 (_entity (_out ))))
      )
    )
    (Add
      (_object
        (_port (_internal Inc ~extieee.std_logic_1164.std_logic 1 40 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 1 41 (_entity (_in ))))
        (_port (_internal SIn ~std_logic_vector{5~downto~0}~13 1 42 (_entity (_in ))))
        (_port (_internal SOut ~std_logic_vector{5~downto~0}~132 1 43 (_entity (_out ))))
      )
    )
    (CAR
      (_object
        (_port (_internal CarIn ~extieee.std_logic_1164.std_logic 1 59 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{5~downto~0}~138 1 60 (_entity (_in ))))
        (_port (_internal CarOut ~extieee.std_logic_1164.std_logic 1 61 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{5~downto~0}~1310 1 62 (_entity (_out ))))
      )
    )
    (Memory
      (_object
        (_port (_internal Adr ~std_logic_vector{5~downto~0}~1334 1 154 (_entity (_in ))))
        (_port (_internal RD ~extieee.std_logic_1164.std_logic 1 155 (_entity (_in ))))
        (_port (_internal InstrCom ~std_logic_vector{0~to~27}~1336 1 156 (_entity (_out ))))
        (_port (_internal MrOut ~extieee.std_logic_1164.std_logic 1 157 (_entity (_out ))))
      )
    )
    (CBR
      (_object
        (_port (_internal CbrIn ~extieee.std_logic_1164.std_logic 1 67 (_entity (_in ))))
        (_port (_internal InstrCom ~std_logic_vector{0~to~27}~13 1 68 (_entity (_in ))))
        (_port (_internal Adr ~std_logic_vector{5~downto~0}~1312 1 69 (_entity (_out ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 1 70 (_entity (_out ))))
        (_port (_internal IncPC ~extieee.std_logic_1164.std_logic 1 71 (_entity (_out ))))
        (_port (_internal Instr0 ~extieee.std_logic_1164.std_logic 1 72 (_entity (_out ))))
        (_port (_internal Instr1 ~extieee.std_logic_1164.std_logic 1 73 (_entity (_out ))))
        (_port (_internal Instr2 ~extieee.std_logic_1164.std_logic 1 74 (_entity (_out ))))
        (_port (_internal Inv ~extieee.std_logic_1164.std_logic 1 75 (_entity (_out ))))
        (_port (_internal InvZ ~extieee.std_logic_1164.std_logic 1 76 (_entity (_out ))))
        (_port (_internal IrIn ~extieee.std_logic_1164.std_logic 1 77 (_entity (_out ))))
        (_port (_internal MarIn ~extieee.std_logic_1164.std_logic 1 78 (_entity (_out ))))
        (_port (_internal MbrIn ~extieee.std_logic_1164.std_logic 1 79 (_entity (_out ))))
        (_port (_internal MbrInD ~extieee.std_logic_1164.std_logic 1 80 (_entity (_out ))))
        (_port (_internal MbrOut ~extieee.std_logic_1164.std_logic 1 81 (_entity (_out ))))
        (_port (_internal MbrOutD ~extieee.std_logic_1164.std_logic 1 82 (_entity (_out ))))
        (_port (_internal PCIn ~extieee.std_logic_1164.std_logic 1 83 (_entity (_out ))))
        (_port (_internal RAIn ~extieee.std_logic_1164.std_logic 1 84 (_entity (_out ))))
        (_port (_internal RDCIn ~extieee.std_logic_1164.std_logic 1 85 (_entity (_out ))))
        (_port (_internal RIn ~extieee.std_logic_1164.std_logic 1 86 (_entity (_out ))))
        (_port (_internal ROut ~extieee.std_logic_1164.std_logic 1 87 (_entity (_out ))))
        (_port (_internal RdWr ~extieee.std_logic_1164.std_logic 1 88 (_entity (_out ))))
        (_port (_internal RzIn ~extieee.std_logic_1164.std_logic 1 89 (_entity (_out ))))
        (_port (_internal RzOut ~extieee.std_logic_1164.std_logic 1 90 (_entity (_out ))))
        (_port (_internal SADD ~extieee.std_logic_1164.std_logic 1 91 (_entity (_out ))))
      )
    )
    (MAR
      (_object
        (_port (_internal AdrIn ~std_logic_vector{7~downto~0}~1326 1 133 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 134 (_entity (_in ))))
        (_port (_internal MarIn ~extieee.std_logic_1164.std_logic 1 135 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 136 (_entity (_in ))))
        (_port (_internal AdrOut ~std_logic_vector{7~downto~0}~1328 1 137 (_entity (_out ))))
      )
    )
    (PC
      (_object
        (_port (_internal AdrIn ~std_logic_vector{7~downto~0}~1346 1 174 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 175 (_entity (_in ))))
        (_port (_internal IncPC ~extieee.std_logic_1164.std_logic 1 176 (_entity (_in ))))
        (_port (_internal PCIn ~extieee.std_logic_1164.std_logic 1 177 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 178 (_entity (_in ))))
        (_port (_internal AdrOut ~std_logic_vector{7~downto~0}~1348 1 179 (_entity (_out ))))
      )
    )
    (LogOR
      (_object
        (_port (_internal in1 ~extieee.std_logic_1164.std_logic 1 126 (_entity (_in ))))
        (_port (_internal in2 ~extieee.std_logic_1164.std_logic 1 127 (_entity (_in ))))
        (_port (_internal SOut ~extieee.std_logic_1164.std_logic 1 128 (_entity (_out ))))
      )
    )
    (R_1bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 232 (_entity (_in ))))
        (_port (_internal IE ~extieee.std_logic_1164.std_logic 1 233 (_entity (_in ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 1 234 (_entity (_in ))))
        (_port (_internal reg_in ~extieee.std_logic_1164.std_logic 1 235 (_entity (_in ))))
        (_port (_internal reg_out ~extieee.std_logic_1164.std_logic 1 236 (_entity (_out ))))
      )
    )
    (RAM
      (_object
        (_port (_internal Adr ~std_logic_vector{7~downto~0}~1358 1 203 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 1 204 (_entity (_in ))))
        (_port (_internal RdWr ~extieee.std_logic_1164.std_logic 1 205 (_entity (_in ))))
        (_port (_internal Data ~std_logic_vector{7~downto~0}~1360 1 206 (_entity (_inout ))))
      )
    )
    (MBR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 142 (_entity (_in ))))
        (_port (_internal MbrIn ~extieee.std_logic_1164.std_logic 1 143 (_entity (_in ))))
        (_port (_internal MbrInD ~extieee.std_logic_1164.std_logic 1 144 (_entity (_in ))))
        (_port (_internal MbrOut ~extieee.std_logic_1164.std_logic 1 145 (_entity (_in ))))
        (_port (_internal MbrOutD ~extieee.std_logic_1164.std_logic 1 146 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 147 (_entity (_in ))))
        (_port (_internal DataIn ~std_logic_vector{7~downto~0}~1330 1 148 (_entity (_inout ))))
        (_port (_internal DataOut ~std_logic_vector{7~downto~0}~1332 1 149 (_entity (_inout ))))
      )
    )
    (R0
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_logic 1 184 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 185 (_entity (_in ))))
        (_port (_internal DataIn ~std_logic_vector{7~downto~0}~1350 1 186 (_entity (_in ))))
        (_port (_internal RIn ~extieee.std_logic_1164.std_logic 1 187 (_entity (_in ))))
        (_port (_internal ROut ~extieee.std_logic_1164.std_logic 1 188 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 1 189 (_entity (_in ))))
        (_port (_internal DataOut ~std_logic_vector{7~downto~0}~1352 1 190 (_entity (_out ))))
      )
    )
    (RA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 195 (_entity (_in ))))
        (_port (_internal DIn ~std_logic_vector{7~downto~0}~1354 1 196 (_entity (_in ))))
        (_port (_internal RAIn ~extieee.std_logic_1164.std_logic 1 197 (_entity (_in ))))
        (_port (_internal DOut ~std_logic_vector{7~downto~0}~1356 1 198 (_entity (_out ))))
      )
    )
  )
  (_instantiation DD0 1 295 (_component IR )
    (_port
      ((Command)(DataBus))
      ((IrIn)(IrIn))
      ((Reset)(Reset))
      ((Com)(BUS1))
      ((IrOut)(S3))
    )
    (_use (_entity . ir)
      (_port
        ((IRin)(IrIn))
        ((Reset)(Reset))
        ((Command)(Command))
        ((IrOut)(IrOut))
        ((Com)(Com))
      )
    )
  )
  (_instantiation DD1 1 304 (_component LogAnd )
    (_port
      ((in1)(bit_outs))
      ((in2)(S4))
      ((SOut)(S5))
    )
    (_use (_entity . logand)
    )
  )
  (_instantiation DD10 1 311 (_component ALU )
    (_port
      ((A)(BUS4))
      ((B)(DataBus))
      ((CLK)(CLK))
      ((SADD)(SADD))
      ((FC)(FC_sig))
      ((FZ)(S1))
      ((Q)(BUS5))
    )
    (_use (_entity . alu)
      (_port
        ((CLK)(CLK))
        ((SADD)(SADD))
        ((A)(A))
        ((B)(B))
        ((FC)(FC))
        ((FZ)(FZ))
        ((Q)(Q))
      )
    )
  )
  (_instantiation DD11 1 322 (_component DC1 )
    (_port
      ((Ale)(S3))
      ((Com)(BUS1))
      ((ComAdr)(BUS2))
    )
    (_use (_entity . dc1)
    )
  )
  (_instantiation DD12 1 329 (_component RZ )
    (_port
      ((CLK)(CLK))
      ((DIn)(BUS5))
      ((InvZ)(JB))
      ((RST)(Reset))
      ((RzIn)(RzIn))
      ((RzOut)(RzOut))
      ((DOut)(DataBus))
    )
    (_use (_entity . rz)
      (_port
        ((CLK)(CLK))
        ((InvZ)(InvZ))
        ((RST)(RST))
        ((RZIn)(RzIn))
        ((RZOut)(RzOut))
        ((DIn)(DIn))
        ((DOut)(DOut))
      )
    )
  )
  (_instantiation DD13 1 340 (_component Inv )
    (_port
      ((DIn)(BUS3))
      ((Inv)(S2))
      ((DOut)(BUS4))
    )
    (_use (_entity . inv)
      (_port
        ((Inv)(Inv))
        ((DIn)(DIn))
        ((DOut)(DOut))
      )
    )
  )
  (_instantiation DD14 1 347 (_component RDC )
    (_port
      ((Number)(DataBus))
      ((RDCIn)(RDCIn))
      ((R1)(SR1))
      ((R2)(SR2))
      ((R3)(SR3))
      ((R4)(SR4))
    )
    (_use (_entity . rdc)
      (_port
        ((RDCIn)(RDCIn))
        ((Number)(Number))
        ((R1)(R1))
        ((R2)(R2))
        ((R3)(R3))
        ((R4)(R4))
      )
    )
  )
  (_instantiation DD15 1 357 (_component MUX )
    (_port
      ((Adr0)(S9))
      ((Adr1)(S10))
      ((CLK)(CLK))
      ((in1)(BUS11))
      ((in2)(BUS2))
      ((IN3)(BUS6))
      ((MuxOut)(N2))
      ((OUT1)(BUS7))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation DD16 1 369 (_component Add )
    (_port
      ((Inc)(N2))
      ((Reset)(Reset))
      ((SIn)(BUS7))
      ((SOut)(BUS11))
    )
    (_use (_entity . add)
    )
  )
  (_instantiation DD17 1 377 (_component CAR )
    (_port
      ((CarIn)(CLK))
      ((D)(BUS7))
      ((CarOut)(N3))
      ((Q)(BUS8))
    )
    (_use (_entity . car)
    )
  )
  (_instantiation DD18 1 385 (_component Memory )
    (_port
      ((Adr)(BUS8))
      ((RD)(N3))
      ((InstrCom)(BUS10))
      ((MrOut)(N1))
    )
    (_use (_entity . memory)
      (_port
        ((RD)(RD))
        ((Adr)(Adr))
        ((MrOut)(MrOut))
        ((InstrCom)(InstrCom))
      )
    )
  )
  (_instantiation DD19 1 393 (_component CBR )
    (_port
      ((CbrIn)(N1))
      ((InstrCom)(BUS10))
      ((Adr)(BUS6))
      ((CS)(CS))
      ((IncPC)(IncPC))
      ((Instr0)(S8))
      ((Instr1)(S4))
      ((Instr2)(S10))
      ((Inv)(S2))
      ((InvZ)(JB))
      ((IrIn)(IrIn))
      ((MarIn)(MarIn))
      ((MbrIn)(MbrIn))
      ((MbrInD)(S6))
      ((MbrOut)(MbrOut))
      ((MbrOutD)(S7))
      ((PCIn)(PCIn))
      ((RAIn)(RAIn))
      ((RDCIn)(RDCIn))
      ((RIn)(RIn))
      ((ROut)(ROut))
      ((RdWr)(RdWr))
      ((RzIn)(RzIn))
      ((RzOut)(RzOut))
      ((SADD)(SADD))
    )
    (_use (_entity . cbr)
      (_port
        ((CbrIn)(CbrIn))
        ((InstrCom)(InstrCom))
        ((CS)(CS))
        ((IncPC)(IncPC))
        ((Instr0)(Instr0))
        ((Instr1)(Instr1))
        ((Instr2)(Instr2))
        ((Inv)(Inv))
        ((InvZ)(InvZ))
        ((IrIn)(IrIn))
        ((MarIn)(MarIn))
        ((MbrIn)(MbrIn))
        ((MbrInD)(MbrInD))
        ((MbrOut)(MbrOut))
        ((MbrOutD)(MbrOutD))
        ((PCIn)(PCIn))
        ((RAIn)(RAIn))
        ((RDCIn)(RDCIn))
        ((RIn)(RIn))
        ((ROut)(ROut))
        ((RdWr)(RdWr))
        ((RzIn)(RzIn))
        ((RzOut)(RzOut))
        ((SADD)(SADD))
        ((Adr)(Adr))
      )
    )
  )
  (_instantiation DD2 1 422 (_component MAR )
    (_port
      ((AdrIn)(BUS0))
      ((CLK)(CLK))
      ((MarIn)(MarIn))
      ((RST)(Reset))
      ((AdrOut)(Adr))
    )
    (_use (_entity . mar)
      (_port
        ((CLK)(CLK))
        ((MarIn)(MarIn))
        ((RST)(RST))
        ((AdrIn)(AdrIn))
        ((AdrOut)(AdrOut))
      )
    )
  )
  (_instantiation DD20 1 431 (_component PC )
    (_port
      ((AdrIn)(DataBus))
      ((CLK)(CLK))
      ((IncPC)(IncPC))
      ((PCIn)(PCIn))
      ((RST)(Reset))
      ((AdrOut)(BUS0))
    )
    (_use (_entity . pc)
      (_port
        ((CLK)(CLK))
        ((IncPC)(IncPC))
        ((PCIn)(PCIn))
        ((RST)(RST))
        ((AdrIn)(AdrIn))
        ((AdrOut)(AdrOut))
      )
    )
  )
  (_instantiation DD21 1 441 (_component LogOR )
    (_port
      ((in1)(S5))
      ((in2)(S8))
      ((SOut)(S9))
    )
    (_use (_entity . logor)
    )
  )
  (_instantiation DD22 1 448 (_component R_1bit )
    (_port
      ((CLK)(CLK))
      ((IE)(RzIn))
      ((Zero)(S5))
      ((reg_in)(FC_sig))
      ((reg_out)(bit_outs))
    )
    (_use (_entity . r_1bit)
    )
  )
  (_instantiation DD3 1 457 (_component RAM )
    (_port
      ((Adr)(Adr))
      ((CS)(CS))
      ((RdWr)(RdWr))
      ((Data)(MemOut))
    )
    (_use (_entity . ram)
      (_port
        ((CS)(CS))
        ((RdWr)(RdWr))
        ((Adr)(Adr))
        ((Data)(Data))
      )
    )
  )
  (_instantiation DD4 1 465 (_component MBR )
    (_port
      ((CLK)(CLK))
      ((MbrIn)(MbrIn))
      ((MbrInD)(S6))
      ((MbrOut)(MbrOut))
      ((MbrOutD)(S7))
      ((RST)(Reset))
      ((DataIn)(MemOut))
      ((DataOut)(DataBus))
    )
    (_use (_entity . mbr)
    )
  )
  (_instantiation DD5 1 477 (_component R0 )
    (_port
      ((C)(SR1))
      ((CLK)(CLK))
      ((DataIn)(DataBus))
      ((RIn)(RIn))
      ((ROut)(ROut))
      ((RST)(Reset))
      ((DataOut)(DataBus))
    )
    (_use (_entity . r0)
      (_port
        ((C)(C))
        ((CLK)(CLK))
        ((RIn)(RIn))
        ((ROut)(ROut))
        ((RST)(RST))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation DD6 1 488 (_component R0 )
    (_port
      ((C)(SR2))
      ((CLK)(CLK))
      ((DataIn)(DataBus))
      ((RIn)(RIn))
      ((ROut)(ROut))
      ((RST)(Reset))
      ((DataOut)(DataBus))
    )
    (_use (_entity . r0)
      (_port
        ((C)(C))
        ((CLK)(CLK))
        ((RIn)(RIn))
        ((ROut)(ROut))
        ((RST)(RST))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation DD7 1 499 (_component R0 )
    (_port
      ((C)(SR3))
      ((CLK)(CLK))
      ((DataIn)(DataBus))
      ((RIn)(RIn))
      ((ROut)(ROut))
      ((RST)(Reset))
      ((DataOut)(DataBus))
    )
    (_use (_entity . r0)
      (_port
        ((C)(C))
        ((CLK)(CLK))
        ((RIn)(RIn))
        ((ROut)(ROut))
        ((RST)(RST))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation DD8 1 510 (_component R0 )
    (_port
      ((C)(SR4))
      ((CLK)(CLK))
      ((DataIn)(DataBus))
      ((RIn)(RIn))
      ((ROut)(ROut))
      ((RST)(Reset))
      ((DataOut)(DataBus))
    )
    (_use (_entity . r0)
      (_port
        ((C)(C))
        ((CLK)(CLK))
        ((RIn)(RIn))
        ((ROut)(ROut))
        ((RST)(RST))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation DD9 1 521 (_component RA )
    (_port
      ((CLK)(CLK))
      ((DIn)(DataBus))
      ((RAIn)(RAIn))
      ((DOut)(BUS3))
    )
    (_use (_entity . ra)
      (_port
        ((CLK)(CLK))
        ((RAIn)(RAIn))
        ((DIn)(DIn))
        ((DOut)(DOut))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal FC ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal bit_out ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DataBus ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 1 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~132 1 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 1 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 1 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 1 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~138 1 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1310 1 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~27}~13 1 68 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1312 1 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 1 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1316 1 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 1 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 1 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 1 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 1 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 1 133 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 1 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 1 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 1 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1334 1 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~27}~1336 1 156 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1338 1 165 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1340 1 166 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1342 1 167 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1344 1 169 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 1 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 1 179 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1350 1 186 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1352 1 190 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1354 1 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1356 1 198 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1358 1 203 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1360 1 206 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1362 1 211 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1364 1 222 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1366 1 227 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bit_outs ~extieee.std_logic_1164.std_logic 1 242 (_architecture (_uni ))))
    (_signal (_internal CS ~extieee.std_logic_1164.std_logic 1 243 (_architecture (_uni ))))
    (_signal (_internal FC_sig ~extieee.std_logic_1164.std_logic 1 244 (_architecture (_uni ))))
    (_signal (_internal IncPC ~extieee.std_logic_1164.std_logic 1 245 (_architecture (_uni ))))
    (_signal (_internal IrIn ~extieee.std_logic_1164.std_logic 1 246 (_architecture (_uni ))))
    (_signal (_internal JB ~extieee.std_logic_1164.std_logic 1 247 (_architecture (_uni ))))
    (_signal (_internal MarIn ~extieee.std_logic_1164.std_logic 1 248 (_architecture (_uni ))))
    (_signal (_internal MbrIn ~extieee.std_logic_1164.std_logic 1 249 (_architecture (_uni ))))
    (_signal (_internal MbrOut ~extieee.std_logic_1164.std_logic 1 250 (_architecture (_uni ))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 1 251 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 1 252 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 1 253 (_architecture (_uni ))))
    (_signal (_internal PCIn ~extieee.std_logic_1164.std_logic 1 254 (_architecture (_uni ))))
    (_signal (_internal RAIn ~extieee.std_logic_1164.std_logic 1 255 (_architecture (_uni ))))
    (_signal (_internal RDCIn ~extieee.std_logic_1164.std_logic 1 256 (_architecture (_uni ))))
    (_signal (_internal RdWr ~extieee.std_logic_1164.std_logic 1 257 (_architecture (_uni ))))
    (_signal (_internal RIn ~extieee.std_logic_1164.std_logic 1 258 (_architecture (_uni ))))
    (_signal (_internal ROut ~extieee.std_logic_1164.std_logic 1 259 (_architecture (_uni ))))
    (_signal (_internal RzIn ~extieee.std_logic_1164.std_logic 1 260 (_architecture (_uni ))))
    (_signal (_internal RzOut ~extieee.std_logic_1164.std_logic 1 261 (_architecture (_uni ))))
    (_signal (_internal S1 ~extieee.std_logic_1164.std_logic 1 262 (_architecture (_uni ))))
    (_signal (_internal S10 ~extieee.std_logic_1164.std_logic 1 263 (_architecture (_uni ))))
    (_signal (_internal S2 ~extieee.std_logic_1164.std_logic 1 264 (_architecture (_uni ))))
    (_signal (_internal S3 ~extieee.std_logic_1164.std_logic 1 265 (_architecture (_uni ))))
    (_signal (_internal S4 ~extieee.std_logic_1164.std_logic 1 266 (_architecture (_uni ))))
    (_signal (_internal S5 ~extieee.std_logic_1164.std_logic 1 267 (_architecture (_uni ))))
    (_signal (_internal S6 ~extieee.std_logic_1164.std_logic 1 268 (_architecture (_uni ))))
    (_signal (_internal S7 ~extieee.std_logic_1164.std_logic 1 269 (_architecture (_uni ))))
    (_signal (_internal S8 ~extieee.std_logic_1164.std_logic 1 270 (_architecture (_uni ))))
    (_signal (_internal S9 ~extieee.std_logic_1164.std_logic 1 271 (_architecture (_uni ))))
    (_signal (_internal SADD ~extieee.std_logic_1164.std_logic 1 272 (_architecture (_uni ))))
    (_signal (_internal SR1 ~extieee.std_logic_1164.std_logic 1 273 (_architecture (_uni ))))
    (_signal (_internal SR2 ~extieee.std_logic_1164.std_logic 1 274 (_architecture (_uni ))))
    (_signal (_internal SR3 ~extieee.std_logic_1164.std_logic 1 275 (_architecture (_uni ))))
    (_signal (_internal SR4 ~extieee.std_logic_1164.std_logic 1 276 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1368 1 277 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal Adr ~std_logic_vector{7~downto~0}~1368 1 277 (_architecture (_uni ))))
    (_signal (_internal BUS0 ~std_logic_vector{7~downto~0}~1368 1 278 (_architecture (_uni ))))
    (_signal (_internal BUS1 ~std_logic_vector{7~downto~0}~1368 1 279 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 1 280 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal BUS10 ~std_logic_vector{27~downto~0}~13 1 280 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1370 1 281 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal BUS11 ~std_logic_vector{5~downto~0}~1370 1 281 (_architecture (_uni ))))
    (_signal (_internal BUS2 ~std_logic_vector{5~downto~0}~1370 1 282 (_architecture (_uni ))))
    (_signal (_internal BUS3 ~std_logic_vector{7~downto~0}~1368 1 283 (_architecture (_uni ))))
    (_signal (_internal BUS4 ~std_logic_vector{7~downto~0}~1368 1 284 (_architecture (_uni ))))
    (_signal (_internal BUS5 ~std_logic_vector{7~downto~0}~1368 1 285 (_architecture (_uni ))))
    (_signal (_internal BUS6 ~std_logic_vector{5~downto~0}~1370 1 286 (_architecture (_uni ))))
    (_signal (_internal BUS7 ~std_logic_vector{5~downto~0}~1370 1 287 (_architecture (_uni ))))
    (_signal (_internal BUS8 ~std_logic_vector{5~downto~0}~1370 1 288 (_architecture (_uni ))))
    (_signal (_internal MemOut ~std_logic_vector{7~downto~0}~1368 1 289 (_architecture (_uni ))))
    (_process
      (line__533(_architecture 0 1 533 (_assignment (_simple)(_alias((FC)(FC_sig)))(_target(2))(_sensitivity(7)))))
      (line__534(_architecture 1 1 534 (_assignment (_simple)(_alias((bit_out)(bit_outs)))(_target(3))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MPA 2 -1
  )
)
I 000044 55 1556          1463092354671 Add
(_unit VHDL (add 0 5 (add 0 11 ))
  (_version v35)
  (_time 1463092354671 2016.05.13 01:32:34)
  (_source (\./src/add.vhdl\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092354555)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal SIn ~std_logic_vector{5~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Inc ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal SOut ~std_logic_vector{5~downto~0}~122 0 9 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 )
  )
  (_model . Add 1 -1
  )
)
I 000044 55 2344          1463092355561 ALU
(_unit VHDL (alu 0 5 (alu 0 14 ))
  (_version v35)
  (_time 1463092355561 2016.05.13 01:32:35)
  (_source (\./src/alu.vhdl\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092355358)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B ~std_logic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal A ~std_logic_vector{7~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal SADD ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Q ~std_logic_vector{7~downto~0}~124 0 10 (_entity (_out ))))
    (_port (_internal FC ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal FZ ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rez ~std_logic_vector{7~downto~0}~13 0 15 (_architecture (_uni (_string \"00000000"\)))))
    (_type (_internal ~std_logic_vector{7~downto~0}~135 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(6)(5)(4))(_sensitivity(3))(_read(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ALU 1 -1
  )
)
I 000044 55 1397          1463092355677 CAR
(_unit VHDL (car 0 3 (car 0 9 ))
  (_version v35)
  (_time 1463092355676 2016.05.13 01:32:35)
  (_source (\./src/car.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092355632)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal D ~std_logic_vector{5~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal CarIn ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal CarOut ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q ~std_logic_vector{5~downto~0}~122 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(2)(3))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . CAR 1 -1
  )
)
I 000044 55 3591          1463092355800 CBR
(_unit VHDL (cbr 0 3 (cbr 0 30 ))
  (_version v35)
  (_time 1463092355800 2016.05.13 01:32:35)
  (_source (\./src/cbr.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092355748)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~27}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_port (_internal InstrCom ~std_logic_vector{0~to~27}~12 0 4 (_entity (_in ))))
    (_port (_internal CbrIn ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Adr ~std_logic_vector{5~downto~0}~12 0 6 (_entity (_out ))))
    (_port (_internal Instr0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Instr1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Instr2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal PCIn ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal IncPC ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal IrIn ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal MarIn ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal RdWr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal MbrIn ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal MbrOut ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal MbrInD ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_port (_internal MbrOutD ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal RzIn ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal RzOut ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_port (_internal Inv ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
    (_port (_internal RAIn ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
    (_port (_internal RIn ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_port (_internal ROut ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
    (_port (_internal RDCIn ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
    (_port (_internal SADD ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_port (_internal InvZ ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0{3~to~8}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 3)(i 8))))))
    (_process
      (line__32(_architecture 0 0 32 (_process (_simple)(_target(4)(2)(3)(5)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(6)(7))(_sensitivity(1))(_read(0(27))(0(26))(0(25))(0(24))(0(23))(0(22))(0(21))(0(20))(0(19))(0(18))(0(17))(0(16))(0(15))(0(14))(0(13))(0(12))(0(11))(0(10))(0(9))(0(t_3_8))(0(0))(0(1))(0(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . CBR 1 -1
  )
)
I 000043 55 1892          1463092355898 PC
(_unit VHDL (pc 0 4 (pc 0 12 ))
  (_version v35)
  (_time 1463092355897 2016.05.13 01:32:35)
  (_source (\./src/clk.vhdl\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092355847)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal PCIn ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal IncPC ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal AdrIn ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal AdrOut ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal reg ~std_logic_vector{7~downto~0}~13 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1))(_read(6)(3)(2)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . PC 1 -1
  )
)
I 000044 55 31873         1463092356016 MPA
(_unit VHDL (mpa 0 3 (mpa 0 9 ))
  (_version v35)
  (_time 1463092356015 2016.05.13 01:32:36)
  (_source (\./src/cpu.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091094132)
    (_use )
  )
  (_component
    (IR
      (_object
        (_port (_internal Command ~std_logic_vector{7~downto~0}~1322 0 76 (_entity (_in ))))
        (_port (_internal IrIn ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal Com ~std_logic_vector{7~downto~0}~1324 0 79 (_entity (_out ))))
        (_port (_internal IrOut ~extieee.std_logic_1164.std_logic 0 80 (_entity (_out ))))
      )
    )
    (LogAnd
      (_object
        (_port (_internal in1 ~extieee.std_logic_1164.std_logic 0 84 (_entity (_in ))))
        (_port (_internal in2 ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal SOut ~extieee.std_logic_1164.std_logic 0 86 (_entity (_out ))))
      )
    )
    (MAR
      (_object
        (_port (_internal AdrIn ~std_logic_vector{7~downto~0}~1326 0 96 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal MarIn ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal AdrOut ~std_logic_vector{7~downto~0}~1328 0 100 (_entity (_out ))))
      )
    )
    (RAM
      (_object
        (_port (_internal Adr ~std_logic_vector{7~downto~0}~1358 0 160 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
        (_port (_internal RdWr ~extieee.std_logic_1164.std_logic 0 162 (_entity (_in ))))
        (_port (_internal Data ~std_logic_vector{7~downto~0}~1360 0 163 (_entity (_inout ))))
      )
    )
    (MBR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal MbrIn ~extieee.std_logic_1164.std_logic 0 105 (_entity (_in ))))
        (_port (_internal MbrInD ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal MbrOut ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal MbrOutD ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal DataIn ~std_logic_vector{7~downto~0}~1330 0 110 (_entity (_inout ))))
        (_port (_internal DataOut ~std_logic_vector{7~downto~0}~1332 0 111 (_entity (_inout ))))
      )
    )
    (R0
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 142 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 143 (_entity (_in ))))
        (_port (_internal DataIn ~std_logic_vector{7~downto~0}~1350 0 144 (_entity (_in ))))
        (_port (_internal RIn ~extieee.std_logic_1164.std_logic 0 145 (_entity (_in ))))
        (_port (_internal ROut ~extieee.std_logic_1164.std_logic 0 146 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
        (_port (_internal DataOut ~std_logic_vector{7~downto~0}~1352 0 148 (_entity (_out ))))
      )
    )
    (RA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 153 (_entity (_in ))))
        (_port (_internal DIn ~std_logic_vector{7~downto~0}~1354 0 154 (_entity (_in ))))
        (_port (_internal RAIn ~extieee.std_logic_1164.std_logic 0 155 (_entity (_in ))))
        (_port (_internal DOut ~std_logic_vector{7~downto~0}~1356 0 156 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal A ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{7~downto~0}~134 0 20 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal SADD ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal FC ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
        (_port (_internal FZ ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{7~downto~0}~136 0 25 (_entity (_out ))))
      )
    )
    (DC1
      (_object
        (_port (_internal Ale ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal Com ~std_logic_vector{7~downto~0}~1314 0 65 (_entity (_in ))))
        (_port (_internal ComAdr ~std_logic_vector{5~downto~0}~1316 0 66 (_entity (_out ))))
      )
    )
    (RZ
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 176 (_entity (_in ))))
        (_port (_internal DIn ~std_logic_vector{7~downto~0}~1364 0 177 (_entity (_in ))))
        (_port (_internal InvZ ~extieee.std_logic_1164.std_logic 0 178 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 179 (_entity (_in ))))
        (_port (_internal RzIn ~extieee.std_logic_1164.std_logic 0 180 (_entity (_in ))))
        (_port (_internal RzOut ~extieee.std_logic_1164.std_logic 0 181 (_entity (_in ))))
        (_port (_internal DOut ~std_logic_vector{7~downto~0}~1366 0 182 (_entity (_out ))))
      )
    )
    (Inv
      (_object
        (_port (_internal DIn ~std_logic_vector{7~downto~0}~1318 0 70 (_entity (_in ))))
        (_port (_internal Inv ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal DOut ~std_logic_vector{7~downto~0}~1320 0 72 (_entity (_out ))))
      )
    )
    (RDC
      (_object
        (_port (_internal Number ~std_logic_vector{7~downto~0}~1362 0 167 (_entity (_in ))))
        (_port (_internal RDCIn ~extieee.std_logic_1164.std_logic 0 168 (_entity (_in ))))
        (_port (_internal R1 ~extieee.std_logic_1164.std_logic 0 169 (_entity (_out ))))
        (_port (_internal R2 ~extieee.std_logic_1164.std_logic 0 170 (_entity (_out ))))
        (_port (_internal R3 ~extieee.std_logic_1164.std_logic 0 171 (_entity (_out ))))
        (_port (_internal R4 ~extieee.std_logic_1164.std_logic 0 172 (_entity (_out ))))
      )
    )
    (MUX
      (_object
        (_port (_internal Adr0 ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal Adr1 ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 124 (_entity (_in ))))
        (_port (_internal in1 ~std_logic_vector{5~downto~0}~1338 0 125 (_entity (_in ))))
        (_port (_internal in2 ~std_logic_vector{5~downto~0}~1340 0 126 (_entity (_in ))))
        (_port (_internal IN3 ~std_logic_vector{5~downto~0}~1342 0 127 (_entity (_in ))))
        (_port (_internal MuxOut ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
        (_port (_internal OUT1 ~std_logic_vector{5~downto~0}~1344 0 129 (_entity (_out ))))
      )
    )
    (Add
      (_object
        (_port (_internal Inc ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal SIn ~std_logic_vector{5~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal SOut ~std_logic_vector{5~downto~0}~132 0 15 (_entity (_out ))))
      )
    )
    (CAR
      (_object
        (_port (_internal CarIn ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{5~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal CarOut ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{5~downto~0}~1310 0 32 (_entity (_out ))))
      )
    )
    (Memory
      (_object
        (_port (_internal Adr ~std_logic_vector{5~downto~0}~1334 0 115 (_entity (_in ))))
        (_port (_internal RD ~extieee.std_logic_1164.std_logic 0 116 (_entity (_in ))))
        (_port (_internal InstrCom ~std_logic_vector{0~to~27}~1336 0 117 (_entity (_out ))))
        (_port (_internal MrOut ~extieee.std_logic_1164.std_logic 0 118 (_entity (_out ))))
      )
    )
    (CBR
      (_object
        (_port (_internal CbrIn ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal InstrCom ~std_logic_vector{0~to~27}~13 0 37 (_entity (_in ))))
        (_port (_internal Adr ~std_logic_vector{5~downto~0}~1312 0 38 (_entity (_out ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
        (_port (_internal IncPC ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal Instr0 ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal Instr1 ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
        (_port (_internal Instr2 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal Inv ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
        (_port (_internal InvZ ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal IrIn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal MarIn ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal MbrIn ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal MbrInD ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal MbrOut ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal MbrOutD ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal PCin ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal RAIn ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
        (_port (_internal RDCIn ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal RIn ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal ROut ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal RdWr ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal RzIn ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
        (_port (_internal RzOut ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_port (_internal SADD ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
    (PC
      (_object
        (_port (_internal AdrIn ~std_logic_vector{7~downto~0}~1346 0 133 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 134 (_entity (_in ))))
        (_port (_internal IncPC ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal PCin ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 137 (_entity (_in ))))
        (_port (_internal AdrOut ~std_logic_vector{7~downto~0}~1348 0 138 (_entity (_out ))))
      )
    )
    (LogOR
      (_object
        (_port (_internal in1 ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal in2 ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal SOut ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
      )
    )
    (R_1bit
      (_object
        (_port (_internal reg_in ~extieee.std_logic_1164.std_logic 0 186 (_entity (_in ))))
        (_port (_internal IE ~extieee.std_logic_1164.std_logic 0 186 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 187 (_entity (_in ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 187 (_entity (_in ))))
        (_port (_internal reg_out ~extieee.std_logic_1164.std_logic 0 188 (_entity (_out ))))
      )
    )
  )
  (_instantiation DD0 0 202 (_component IR )
    (_port
      ((Command)(DataBus))
      ((IrIn)(IrIn))
      ((Reset)(Reset))
      ((Com)(BUS1))
      ((IrOut)(S3))
    )
    (_use (_entity . ir)
      (_port
        ((IRin)(IrIn))
        ((Reset)(Reset))
        ((Command)(Command))
        ((IrOut)(IrOut))
        ((Com)(Com))
      )
    )
  )
  (_instantiation DD1 0 204 (_component LogAnd )
    (_port
      ((in1)(bit_outs))
      ((in2)(S4))
      ((SOut)(S5))
    )
    (_use (_entity . logand)
    )
  )
  (_instantiation DD2 0 205 (_component MAR )
    (_port
      ((AdrIn)(BUS0))
      ((CLK)(CLK))
      ((MarIn)(MarIn))
      ((RST)(Reset))
      ((AdrOut)(Adr))
    )
    (_use (_entity . mar)
      (_port
        ((CLK)(CLK))
        ((MarIn)(MarIn))
        ((RST)(RST))
        ((AdrIn)(AdrIn))
        ((AdrOut)(AdrOut))
      )
    )
  )
  (_instantiation DD3 0 207 (_component RAM )
    (_port
      ((Adr)(Adr))
      ((CS)(CS))
      ((RdWr)(RdWr))
      ((Data)(MemOut))
    )
    (_use (_entity . ram)
      (_port
        ((CS)(CS))
        ((RdWr)(RdWr))
        ((Adr)(Adr))
        ((Data)(Data))
      )
    )
  )
  (_instantiation DD4 0 208 (_component MBR )
    (_port
      ((CLK)(CLK))
      ((MbrIn)(MbrIn))
      ((MbrInD)(S6))
      ((MbrOut)(MbrOut))
      ((MbrOutD)(S7))
      ((RST)(Reset))
      ((DataIn)(MemOut))
      ((DataOut)(DataBus))
    )
    (_use (_entity . mbr)
    )
  )
  (_instantiation DD5 0 211 (_component R0 )
    (_port
      ((C)(SR1))
      ((CLK)(CLK))
      ((DataIn)(DataBus))
      ((RIn)(RIn))
      ((ROut)(ROut))
      ((RST)(Reset))
      ((DataOut)(DataBus))
    )
    (_use (_entity . r0)
      (_port
        ((C)(C))
        ((CLK)(CLK))
        ((RIn)(RIn))
        ((ROut)(ROut))
        ((RST)(RST))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation DD6 0 213 (_component R0 )
    (_port
      ((C)(SR2))
      ((CLK)(CLK))
      ((DataIn)(DataBus))
      ((RIn)(RIn))
      ((ROut)(ROut))
      ((RST)(Reset))
      ((DataOut)(DataBus))
    )
    (_use (_entity . r0)
      (_port
        ((C)(C))
        ((CLK)(CLK))
        ((RIn)(RIn))
        ((ROut)(ROut))
        ((RST)(RST))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation DD7 0 215 (_component R0 )
    (_port
      ((C)(SR3))
      ((CLK)(CLK))
      ((DataIn)(DataBus))
      ((RIn)(RIn))
      ((ROut)(ROut))
      ((RST)(Reset))
      ((DataOut)(DataBus))
    )
    (_use (_entity . r0)
      (_port
        ((C)(C))
        ((CLK)(CLK))
        ((RIn)(RIn))
        ((ROut)(ROut))
        ((RST)(RST))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation DD8 0 217 (_component R0 )
    (_port
      ((C)(SR4))
      ((CLK)(CLK))
      ((DataIn)(DataBus))
      ((RIn)(RIn))
      ((ROut)(ROut))
      ((RST)(Reset))
      ((DataOut)(DataBus))
    )
    (_use (_entity . r0)
      (_port
        ((C)(C))
        ((CLK)(CLK))
        ((RIn)(RIn))
        ((ROut)(ROut))
        ((RST)(RST))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation DD9 0 219 (_component RA )
    (_port
      ((CLK)(CLK))
      ((DIn)(DataBus))
      ((RAIn)(RAIn))
      ((DOut)(BUS3))
    )
    (_use (_entity . ra)
      (_port
        ((CLK)(CLK))
        ((RAIn)(RAIn))
        ((DIn)(DIn))
        ((DOut)(DOut))
      )
    )
  )
  (_instantiation DD10 0 220 (_component ALU )
    (_port
      ((A)(BUS4))
      ((B)(DataBus))
      ((CLK)(CLK))
      ((SADD)(SADD))
      ((FC)(FC_sig))
      ((FZ)(S1))
      ((Q)(BUS5))
    )
    (_use (_entity . alu)
      (_port
        ((B)(B))
        ((A)(A))
        ((SADD)(SADD))
        ((CLK)(CLK))
        ((Q)(Q))
        ((FC)(FC))
        ((FZ)(FZ))
      )
    )
  )
  (_instantiation DD11 0 222 (_component DC1 )
    (_port
      ((Ale)(S3))
      ((Com)(BUS1))
      ((ComAdr)(BUS2))
    )
    (_use (_entity . dc1)
    )
  )
  (_instantiation DD12 0 223 (_component RZ )
    (_port
      ((CLK)(CLK))
      ((DIn)(BUS5))
      ((InvZ)(JB))
      ((RST)(Reset))
      ((RzIn)(RzIn))
      ((RzOut)(RzOut))
      ((DOut)(DataBus))
    )
    (_use (_entity . rz)
      (_port
        ((CLK)(CLK))
        ((InvZ)(InvZ))
        ((RST)(RST))
        ((RZIn)(RzIn))
        ((RZOut)(RzOut))
        ((DIn)(DIn))
        ((DOut)(DOut))
      )
    )
  )
  (_instantiation DD13 0 225 (_component Inv )
    (_port
      ((DIn)(BUS3))
      ((Inv)(S2))
      ((DOut)(BUS4))
    )
    (_use (_entity . inv)
      (_port
        ((Inv)(Inv))
        ((DIn)(DIn))
        ((DOut)(DOut))
      )
    )
  )
  (_instantiation DD14 0 226 (_component RDC )
    (_port
      ((Number)(DataBus))
      ((RDCIn)(RDCIn))
      ((R1)(SR1))
      ((R2)(SR2))
      ((R3)(SR3))
      ((R4)(SR4))
    )
    (_use (_entity . rdc)
      (_port
        ((RDCIn)(RDCIn))
        ((Number)(Number))
        ((R1)(R1))
        ((R2)(R2))
        ((R3)(R3))
        ((R4)(R4))
      )
    )
  )
  (_instantiation DD15 0 228 (_component MUX )
    (_port
      ((Adr0)(S9))
      ((Adr1)(S10))
      ((CLK)(CLK))
      ((in1)(BUS11))
      ((in2)(BUS2))
      ((IN3)(BUS6))
      ((MuxOut)(N2))
      ((OUT1)(BUS7))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation DD16 0 230 (_component Add )
    (_port
      ((Inc)(N2))
      ((Reset)(Reset))
      ((SIn)(BUS7))
      ((SOut)(BUS11))
    )
    (_use (_entity . add)
      (_port
        ((SIn)(SIn))
        ((Inc)(Inc))
        ((Reset)(Reset))
        ((SOut)(SOut))
      )
    )
  )
  (_instantiation DD17 0 231 (_component CAR )
    (_port
      ((CarIn)(CLK))
      ((D)(BUS7))
      ((CarOut)(N3))
      ((Q)(BUS8))
    )
    (_use (_entity . car)
      (_port
        ((D)(D))
        ((CarIn)(CarIn))
        ((CarOut)(CarOut))
        ((Q)(Q))
      )
    )
  )
  (_instantiation DD18 0 232 (_component Memory )
    (_port
      ((Adr)(BUS8))
      ((RD)(N3))
      ((InstrCom)(BUS10))
      ((MrOut)(N1))
    )
    (_use (_entity . memory)
      (_port
        ((RD)(RD))
        ((Adr)(Adr))
        ((MrOut)(MrOut))
        ((InstrCom)(InstrCom))
      )
    )
  )
  (_instantiation DD19 0 233 (_component CBR )
    (_port
      ((CbrIn)(N1))
      ((InstrCom)(BUS10))
      ((Adr)(BUS6))
      ((CS)(CS))
      ((IncPC)(IncPC))
      ((Instr0)(S8))
      ((Instr1)(S4))
      ((Instr2)(S10))
      ((Inv)(S2))
      ((InvZ)(JB))
      ((IrIn)(IrIn))
      ((MarIn)(MarIn))
      ((MbrIn)(MbrIn))
      ((MbrInD)(S6))
      ((MbrOut)(MbrOut))
      ((MbrOutD)(S7))
      ((PCin)(PCin))
      ((RAIn)(RAIn))
      ((RDCIn)(RDCIn))
      ((RIn)(RIn))
      ((ROut)(ROut))
      ((RdWr)(RdWr))
      ((RzIn)(RzIn))
      ((RzOut)(RzOut))
      ((SADD)(SADD))
    )
    (_use (_entity . cbr)
      (_port
        ((InstrCom)(InstrCom))
        ((CbrIn)(CbrIn))
        ((Adr)(Adr))
        ((Instr0)(Instr0))
        ((Instr1)(Instr1))
        ((Instr2)(Instr2))
        ((PCIn)(PCin))
        ((IncPC)(IncPC))
        ((IrIn)(IrIn))
        ((MarIn)(MarIn))
        ((RdWr)(RdWr))
        ((CS)(CS))
        ((MbrIn)(MbrIn))
        ((MbrOut)(MbrOut))
        ((MbrInD)(MbrInD))
        ((MbrOutD)(MbrOutD))
        ((RzIn)(RzIn))
        ((RzOut)(RzOut))
        ((Inv)(Inv))
        ((RAIn)(RAIn))
        ((RIn)(RIn))
        ((ROut)(ROut))
        ((RDCIn)(RDCIn))
        ((SADD)(SADD))
        ((InvZ)(InvZ))
      )
    )
  )
  (_instantiation DD20 0 239 (_component PC )
    (_port
      ((AdrIn)(DataBus))
      ((CLK)(CLK))
      ((IncPC)(IncPC))
      ((PCin)(PCin))
      ((RST)(Reset))
      ((AdrOut)(BUS0))
    )
    (_use (_entity . pc)
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((PCIn)(PCin))
        ((IncPC)(IncPC))
        ((AdrIn)(AdrIn))
        ((AdrOut)(AdrOut))
      )
    )
  )
  (_instantiation DD21 0 241 (_component LogOR )
    (_port
      ((in1)(S5))
      ((in2)(S8))
      ((SOut)(S9))
    )
    (_use (_entity . logor)
    )
  )
  (_instantiation DD22 0 242 (_component R_1bit )
    (_port
      ((reg_in)(FC_sig))
      ((IE)(RzIn))
      ((CLK)(CLK))
      ((Zero)(S5))
      ((reg_out)(bit_outs))
    )
    (_use (_entity . r_1bit)
      (_port
        ((CLK)(CLK))
        ((IE)(IE))
        ((Zero)(Zero))
        ((reg_in)(reg_in))
        ((reg_out)(reg_out))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal FC ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal bit_out ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DataBus ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~27}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1312 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1316 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1334 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~27}~1336 0 117 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1338 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1340 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1342 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1344 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 133 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1350 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1352 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1354 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1356 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1358 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1360 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1362 0 167 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1364 0 177 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1366 0 182 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal CS ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal IncPC ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal IrIn ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal MarIn ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal MbrIn ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal MbrOut ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal JB ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal S1 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S2 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S3 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S4 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S5 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S6 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S7 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S8 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S9 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S10 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal SR1 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal SR2 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal SR3 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal SR4 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 193 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 193 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 193 (_architecture (_uni ))))
    (_signal (_internal FC_sig ~extieee.std_logic_1164.std_logic 0 193 (_architecture (_uni ))))
    (_signal (_internal bit_outs ~extieee.std_logic_1164.std_logic 0 193 (_architecture (_uni ))))
    (_signal (_internal PCin ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal RAIn ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal RDCIn ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal RdWr ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal RIn ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal ROut ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal RzIn ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal RzOut ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal SADD ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1368 0 195 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal Adr ~std_logic_vector{7~downto~0}~1368 0 195 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1370 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal BUS2 ~std_logic_vector{5~downto~0}~1370 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS6 ~std_logic_vector{5~downto~0}~1370 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS7 ~std_logic_vector{5~downto~0}~1370 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS8 ~std_logic_vector{5~downto~0}~1370 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS11 ~std_logic_vector{5~downto~0}~1370 0 196 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 197 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal BUS10 ~std_logic_vector{27~downto~0}~13 0 197 (_architecture (_uni ))))
    (_signal (_internal BUS0 ~std_logic_vector{7~downto~0}~1368 0 198 (_architecture (_uni ))))
    (_signal (_internal BUS1 ~std_logic_vector{7~downto~0}~1368 0 198 (_architecture (_uni ))))
    (_signal (_internal BUS3 ~std_logic_vector{7~downto~0}~1368 0 198 (_architecture (_uni ))))
    (_signal (_internal BUS4 ~std_logic_vector{7~downto~0}~1368 0 198 (_architecture (_uni ))))
    (_signal (_internal BUS5 ~std_logic_vector{7~downto~0}~1368 0 198 (_architecture (_uni ))))
    (_signal (_internal MemOut ~std_logic_vector{7~downto~0}~1368 0 199 (_architecture (_uni ))))
    (_process
      (line__244(_architecture 0 0 244 (_assignment (_simple)(_alias((FC)(FC_sig)))(_target(2))(_sensitivity(29)))))
      (line__245(_architecture 1 0 245 (_assignment (_simple)(_alias((bit_out)(bit_outs)))(_target(3))(_sensitivity(30)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MPA 2 -1
  )
)
I 000044 55 1566          1463092356140 DC1
(_unit VHDL (dc1 0 3 (dc1 0 8 ))
  (_version v35)
  (_time 1463092356139 2016.05.13 01:32:36)
  (_source (\./src/dc1.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091094198)
    (_use )
  )
  (_object
    (_port (_internal Ale ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Com ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal ComAdr ~std_logic_vector{5~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 3 3 3 2 )
    (2 2 2 2 2 2 3 2 )
    (2 3 3 2 3 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 )
    (2 2 2 2 2 3 2 2 )
    (3 3 2 2 3 3 )
    (2 2 2 2 2 2 )
  )
  (_model . DC1 1 -1
  )
)
I 000044 55 1297          1463092356229 INV
(_unit VHDL (inv 0 3 (inv 0 8 ))
  (_version v35)
  (_time 1463092356228 2016.05.13 01:32:36)
  (_source (\./src/inv.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092356186)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DIn ~std_logic_vector{7~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal Inv ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DOut ~std_logic_vector{7~downto~0}~122 0 6 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . INV 1 -1
  )
)
I 000043 55 1530          1463092356325 IR
(_unit VHDL (ir 0 3 (ir 0 10 ))
  (_version v35)
  (_time 1463092356324 2016.05.13 01:32:36)
  (_source (\./src/ir.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092356279)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Command ~std_logic_vector{7~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal IRin ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal IrOut ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Com ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3)(4))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . IR 1 -1
  )
)
I 000047 55 948           1463092356417 LogAnd
(_unit VHDL (logand 0 3 (logand 0 8 ))
  (_version v35)
  (_time 1463092356416 2016.05.13 01:32:36)
  (_source (\./src/logAnd.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091094405)
    (_use )
  )
  (_object
    (_port (_internal in1 ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal in2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Sout ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . LogAnd 1 -1
  )
)
I 000046 55 944           1463092356517 LogOR
(_unit VHDL (logor 0 3 (logor 0 8 ))
  (_version v35)
  (_time 1463092356517 2016.05.13 01:32:36)
  (_source (\./src/logOr.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091094483)
    (_use )
  )
  (_object
    (_port (_internal in1 ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal in2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SOut ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . LogOR 1 -1
  )
)
I 000044 55 1781          1463092356617 MAR
(_unit VHDL (mar 0 3 (mar 0 10 ))
  (_version v35)
  (_time 1463092356617 2016.05.13 01:32:36)
  (_source (\./src/mar.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092356557)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal MarIn ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal AdrIn ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal AdrOut ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal reg ~std_logic_vector{7~downto~0}~13 0 11 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(4))(_sensitivity(0)(1))(_read(5)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . MAR 1 -1
  )
)
I 000044 55 2095          1463092356728 MBR
(_unit VHDL (mbr 0 3 (mbr 0 13 ))
  (_version v35)
  (_time 1463092356728 2016.05.13 01:32:36)
  (_source (\./src/mbr.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092356678)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal MbrIn ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MbrOut ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal MbrInD ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal MbrOutD ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DataIn ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DataOut ~std_logic_vector{7~downto~0}~122 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal reg ~std_logic_vector{7~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(8)(6)(7))(_sensitivity(0)(1))(_read(8)(5)(4)(3)(2)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . MBR 1 -1
  )
)
I 000047 55 10607         1463092357075 Memory
(_unit VHDL (memory 0 4 (memory 0 10 ))
  (_version v35)
  (_time 1463092357075 2016.05.13 01:32:37)
  (_source (\./src/memory.vhdl\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092356836)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Adr ~std_logic_vector{5~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal RD ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal MrOut ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~27}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_port (_internal InstrCom ~std_logic_vector{0~to~27}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~27}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_type (_internal MemoryType 0 11 (_array ~std_logic_vector{0~to~27}~13 ((_to (i 0)(i 59))))))
    (_signal (_internal Memory MemoryType 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(4(0))))))
      (line__15(_architecture 1 0 15 (_assignment (_simple)(_target(4(1))))))
      (line__16(_architecture 2 0 16 (_assignment (_simple)(_target(4(2))))))
      (line__17(_architecture 3 0 17 (_assignment (_simple)(_target(4(3))))))
      (line__18(_architecture 4 0 18 (_assignment (_simple)(_target(4(4))))))
      (line__19(_architecture 5 0 19 (_assignment (_simple)(_target(4(5))))))
      (line__20(_architecture 6 0 20 (_assignment (_simple)(_target(4(6))))))
      (line__22(_architecture 7 0 22 (_assignment (_simple)(_target(4(7))))))
      (line__23(_architecture 8 0 23 (_assignment (_simple)(_target(4(8))))))
      (line__24(_architecture 9 0 24 (_assignment (_simple)(_target(4(9))))))
      (line__25(_architecture 10 0 25 (_assignment (_simple)(_target(4(10))))))
      (line__26(_architecture 11 0 26 (_assignment (_simple)(_target(4(11))))))
      (line__27(_architecture 12 0 27 (_assignment (_simple)(_target(4(12))))))
      (line__28(_architecture 13 0 28 (_assignment (_simple)(_target(4(13))))))
      (line__30(_architecture 14 0 30 (_assignment (_simple)(_target(4(14))))))
      (line__31(_architecture 15 0 31 (_assignment (_simple)(_target(4(15))))))
      (line__32(_architecture 16 0 32 (_assignment (_simple)(_target(4(16))))))
      (line__33(_architecture 17 0 33 (_assignment (_simple)(_target(4(17))))))
      (line__34(_architecture 18 0 34 (_assignment (_simple)(_target(4(18))))))
      (line__35(_architecture 19 0 35 (_assignment (_simple)(_target(4(19))))))
      (line__36(_architecture 20 0 36 (_assignment (_simple)(_target(4(20))))))
      (line__37(_architecture 21 0 37 (_assignment (_simple)(_target(4(21))))))
      (line__38(_architecture 22 0 38 (_assignment (_simple)(_target(4(22))))))
      (line__39(_architecture 23 0 39 (_assignment (_simple)(_target(4(23))))))
      (line__40(_architecture 24 0 40 (_assignment (_simple)(_target(4(24))))))
      (line__41(_architecture 25 0 41 (_assignment (_simple)(_target(4(25))))))
      (line__42(_architecture 26 0 42 (_assignment (_simple)(_target(4(26))))))
      (line__44(_architecture 27 0 44 (_assignment (_simple)(_target(4(27))))))
      (line__45(_architecture 28 0 45 (_assignment (_simple)(_target(4(28))))))
      (line__46(_architecture 29 0 46 (_assignment (_simple)(_target(4(29))))))
      (line__47(_architecture 30 0 47 (_assignment (_simple)(_target(4(30))))))
      (line__48(_architecture 31 0 48 (_assignment (_simple)(_target(4(31))))))
      (line__49(_architecture 32 0 49 (_assignment (_simple)(_target(4(32))))))
      (line__50(_architecture 33 0 50 (_assignment (_simple)(_target(4(33))))))
      (line__51(_architecture 34 0 51 (_assignment (_simple)(_target(4(34))))))
      (line__52(_architecture 35 0 52 (_assignment (_simple)(_target(4(35))))))
      (line__53(_architecture 36 0 53 (_assignment (_simple)(_target(4(36))))))
      (line__54(_architecture 37 0 54 (_assignment (_simple)(_target(4(37))))))
      (line__55(_architecture 38 0 55 (_assignment (_simple)(_target(4(38))))))
      (line__57(_architecture 39 0 57 (_assignment (_simple)(_target(4(51))))))
      (line__58(_architecture 40 0 58 (_assignment (_simple)(_target(4(52))))))
      (line__59(_architecture 41 0 59 (_assignment (_simple)(_target(4(53))))))
      (line__60(_architecture 42 0 60 (_assignment (_simple)(_target(4(54))))))
      (line__61(_architecture 43 0 61 (_assignment (_simple)(_target(4(55))))))
      (line__62(_architecture 44 0 62 (_assignment (_simple)(_target(4(56))))))
      (line__63(_architecture 45 0 63 (_assignment (_simple)(_target(4(57))))))
      (line__64(_architecture 46 0 64 (_assignment (_simple)(_target(4(58))))))
      (line__65(_architecture 47 0 65 (_assignment (_simple)(_target(4(59))))))
      (line__66(_architecture 48 0 66 (_process (_simple)(_target(3)(2))(_sensitivity(1))(_read(4)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (3 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 )
    (2 )
    (2 2 3 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 )
    (2 )
    (2 2 3 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 )
    (2 )
    (2 2 3 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 3 2 )
    (3 3 2 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 3 )
    (2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
  )
  (_model . Memory 49 -1
  )
)
I 000044 55 2049          1463092357251 MUX
(_unit VHDL (mux 0 3 (mux 0 13 ))
  (_version v35)
  (_time 1463092357251 2016.05.13 01:32:37)
  (_source (\./src/mux.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092357199)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal IN1 ~std_logic_vector{5~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal IN2 ~std_logic_vector{5~downto~0}~122 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal IN3 ~std_logic_vector{5~downto~0}~124 0 6 (_entity (_in ))))
    (_port (_internal Adr0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Adr1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal MuxOut ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal OUT1 ~std_logic_vector{5~downto~0}~126 0 11 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6)(7))(_sensitivity(5))(_read(0)(1)(4)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
  )
  (_model . MUX 1 -1
  )
)
I 000043 55 1644          1463092357362 RA
(_unit VHDL (ra 0 3 (ra 0 11 ))
  (_version v35)
  (_time 1463092357361 2016.05.13 01:32:37)
  (_source (\./src/ra.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091094980)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal RAIn ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DIn ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DOut ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal reg ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RA 1 -1
  )
)
I 000044 55 2273          1463092357483 RAM
(_unit VHDL (ram 0 4 (ram 0 10 ))
  (_version v35)
  (_time 1463092357483 2016.05.13 01:32:37)
  (_source (\./src/ram.vhdl\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092357429)
    (_use )
  )
  (_object
    (_port (_internal RdWr ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Adr ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Data ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal MemoryType 0 11 (_array ~std_logic_vector{7~downto~0}~13 ((_to (i 0)(i 8))))))
    (_signal (_internal Memory MemoryType 0 12 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__23(_architecture 0 0 23 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1)(2))(_read(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (4)
  )
  (_model . RAM 1 -1
  )
)
I 000044 55 1558          1463092357584 RDC
(_unit VHDL (rdc 0 3 (rdc 0 11 ))
  (_version v35)
  (_time 1463092357583 2016.05.13 01:32:37)
  (_source (\./src/rdc.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092357526)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Number ~std_logic_vector{7~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal RDCIn ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal R1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal R2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal R3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal R4 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(2)(3)(5)(4))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
  )
  (_model . RDC 1 -1
  )
)
I 000043 55 1958          1463092357673 R0
(_unit VHDL (r0 0 3 (r0 0 12 ))
  (_version v35)
  (_time 1463092357672 2016.05.13 01:32:37)
  (_source (\./src/ron.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092357626)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RIn ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ROut ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DataIn ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DataOut ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal regist ~std_logic_vector{7~downto~0}~13 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(4)(3)(2)(5)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . R0 1 -1
  )
)
I 000043 55 1956          1463092357795 RZ
(_unit VHDL (rz 0 3 (rz 0 12 ))
  (_version v35)
  (_time 1463092357795 2016.05.13 01:32:37)
  (_source (\./src/rz.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092357739)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DIn ~std_logic_vector{7~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RZOut ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal RZIn ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal InvZ ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DOut ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal regist ~std_logic_vector{7~downto~0}~13 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6)(7))(_sensitivity(1)(2))(_read(5)(4)(0)(3)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RZ 1 -1
  )
)
I 000047 55 1242          1463092357895 R_1bit
(_unit VHDL (r_1bit 0 3 (r_1bit 0 8 ))
  (_version v35)
  (_time 1463092357894 2016.05.13 01:32:37)
  (_source (\./src/r_1bit.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092357845)
    (_use )
  )
  (_object
    (_port (_internal reg_in ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal IE ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reg_out ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal regist ~extieee.std_logic_1164.std_logic 0 9 (_architecture (_uni ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(4)(5))(_sensitivity(2))(_read(1)(3)(0)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . R_1bit 1 -1
  )
)
I 000044 55 1556          1463095241766 Add
(_unit VHDL (add 0 5 (add 0 11 ))
  (_version v35)
  (_time 1463095241765 2016.05.13 02:20:41)
  (_source (\./src/add.vhdl\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092354555)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal SIn ~std_logic_vector{5~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Inc ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal SOut ~std_logic_vector{5~downto~0}~122 0 9 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 )
  )
  (_model . Add 1 -1
  )
)
I 000044 55 2344          1463095241930 ALU
(_unit VHDL (alu 0 5 (alu 0 14 ))
  (_version v35)
  (_time 1463095241929 2016.05.13 02:20:41)
  (_source (\./src/alu.vhdl\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092355358)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B ~std_logic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal A ~std_logic_vector{7~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal SADD ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Q ~std_logic_vector{7~downto~0}~124 0 10 (_entity (_out ))))
    (_port (_internal FC ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal FZ ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rez ~std_logic_vector{7~downto~0}~13 0 15 (_architecture (_uni (_string \"00000000"\)))))
    (_type (_internal ~std_logic_vector{7~downto~0}~135 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(6)(5)(4))(_sensitivity(3))(_read(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ALU 1 -1
  )
)
I 000044 55 1397          1463095242029 CAR
(_unit VHDL (car 0 3 (car 0 9 ))
  (_version v35)
  (_time 1463095242028 2016.05.13 02:20:42)
  (_source (\./src/car.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092355632)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal D ~std_logic_vector{5~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal CarIn ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal CarOut ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q ~std_logic_vector{5~downto~0}~122 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(2)(3))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . CAR 1 -1
  )
)
I 000044 55 3591          1463095242129 CBR
(_unit VHDL (cbr 0 3 (cbr 0 30 ))
  (_version v35)
  (_time 1463095242128 2016.05.13 02:20:42)
  (_source (\./src/cbr.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092355748)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~27}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_port (_internal InstrCom ~std_logic_vector{0~to~27}~12 0 4 (_entity (_in ))))
    (_port (_internal CbrIn ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Adr ~std_logic_vector{5~downto~0}~12 0 6 (_entity (_out ))))
    (_port (_internal Instr0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Instr1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Instr2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal PCIn ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal IncPC ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal IrIn ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal MarIn ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal RdWr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal MbrIn ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal MbrOut ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal MbrInD ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_port (_internal MbrOutD ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal RzIn ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal RzOut ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_port (_internal Inv ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
    (_port (_internal RAIn ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
    (_port (_internal RIn ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_port (_internal ROut ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
    (_port (_internal RDCIn ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
    (_port (_internal SADD ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_port (_internal InvZ ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0{3~to~8}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 3)(i 8))))))
    (_process
      (line__32(_architecture 0 0 32 (_process (_simple)(_target(4)(2)(3)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sensitivity(1))(_read(0(27))(0(26))(0(25))(0(24))(0(23))(0(22))(0(21))(0(20))(0(19))(0(18))(0(17))(0(16))(0(15))(0(14))(0(13))(0(12))(0(11))(0(10))(0(9))(0(t_3_8))(0(0))(0(1))(0(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . CBR 1 -1
  )
)
I 000043 55 1892          1463095242266 PC
(_unit VHDL (pc 0 4 (pc 0 12 ))
  (_version v35)
  (_time 1463095242266 2016.05.13 02:20:42)
  (_source (\./src/clk.vhdl\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092355847)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal PCIn ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal IncPC ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal AdrIn ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal AdrOut ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal reg ~std_logic_vector{7~downto~0}~13 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1))(_read(6)(3)(2)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . PC 1 -1
  )
)
I 000044 55 31926         1463095242444 MPA
(_unit VHDL (mpa 0 3 (mpa 0 9 ))
  (_version v35)
  (_time 1463095242443 2016.05.13 02:20:42)
  (_source (\./src/cpu.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091094132)
    (_use )
  )
  (_component
    (IR
      (_object
        (_port (_internal Command ~std_logic_vector{7~downto~0}~1322 0 76 (_entity (_in ))))
        (_port (_internal IrIn ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal Com ~std_logic_vector{7~downto~0}~1324 0 79 (_entity (_out ))))
        (_port (_internal IrOut ~extieee.std_logic_1164.std_logic 0 80 (_entity (_out ))))
      )
    )
    (LogAnd
      (_object
        (_port (_internal in1 ~extieee.std_logic_1164.std_logic 0 84 (_entity (_in ))))
        (_port (_internal in2 ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal SOut ~extieee.std_logic_1164.std_logic 0 86 (_entity (_out ))))
      )
    )
    (MAR
      (_object
        (_port (_internal AdrIn ~std_logic_vector{7~downto~0}~1326 0 96 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal MarIn ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal AdrOut ~std_logic_vector{7~downto~0}~1328 0 100 (_entity (_out ))))
      )
    )
    (RAM
      (_object
        (_port (_internal Adr ~std_logic_vector{7~downto~0}~1358 0 160 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
        (_port (_internal RdWr ~extieee.std_logic_1164.std_logic 0 162 (_entity (_in ))))
        (_port (_internal Data ~std_logic_vector{7~downto~0}~1360 0 163 (_entity (_inout ))))
      )
    )
    (MBR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal MbrIn ~extieee.std_logic_1164.std_logic 0 105 (_entity (_in ))))
        (_port (_internal MbrInD ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal MbrOut ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal MbrOutD ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal DataIn ~std_logic_vector{7~downto~0}~1330 0 110 (_entity (_inout ))))
        (_port (_internal DataOut ~std_logic_vector{7~downto~0}~1332 0 111 (_entity (_inout ))))
      )
    )
    (R0
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 142 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 143 (_entity (_in ))))
        (_port (_internal DataIn ~std_logic_vector{7~downto~0}~1350 0 144 (_entity (_in ))))
        (_port (_internal RIn ~extieee.std_logic_1164.std_logic 0 145 (_entity (_in ))))
        (_port (_internal ROut ~extieee.std_logic_1164.std_logic 0 146 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
        (_port (_internal DataOut ~std_logic_vector{7~downto~0}~1352 0 148 (_entity (_out ))))
      )
    )
    (RA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 153 (_entity (_in ))))
        (_port (_internal DIn ~std_logic_vector{7~downto~0}~1354 0 154 (_entity (_in ))))
        (_port (_internal RAIn ~extieee.std_logic_1164.std_logic 0 155 (_entity (_in ))))
        (_port (_internal DOut ~std_logic_vector{7~downto~0}~1356 0 156 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal A ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{7~downto~0}~134 0 20 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal SADD ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal FC ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
        (_port (_internal FZ ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{7~downto~0}~136 0 25 (_entity (_out ))))
      )
    )
    (DC1
      (_object
        (_port (_internal Ale ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal Com ~std_logic_vector{7~downto~0}~1314 0 65 (_entity (_in ))))
        (_port (_internal ComAdr ~std_logic_vector{5~downto~0}~1316 0 66 (_entity (_out ))))
      )
    )
    (RZ
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 176 (_entity (_in ))))
        (_port (_internal DIn ~std_logic_vector{7~downto~0}~1364 0 177 (_entity (_in ))))
        (_port (_internal InvZ ~extieee.std_logic_1164.std_logic 0 178 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 179 (_entity (_in ))))
        (_port (_internal RzIn ~extieee.std_logic_1164.std_logic 0 180 (_entity (_in ))))
        (_port (_internal RzOut ~extieee.std_logic_1164.std_logic 0 181 (_entity (_in ))))
        (_port (_internal DOut ~std_logic_vector{7~downto~0}~1366 0 182 (_entity (_out ))))
      )
    )
    (Inv
      (_object
        (_port (_internal DIn ~std_logic_vector{7~downto~0}~1318 0 70 (_entity (_in ))))
        (_port (_internal Inv ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal DOut ~std_logic_vector{7~downto~0}~1320 0 72 (_entity (_out ))))
      )
    )
    (RDC
      (_object
        (_port (_internal Number ~std_logic_vector{7~downto~0}~1362 0 167 (_entity (_in ))))
        (_port (_internal RDCIn ~extieee.std_logic_1164.std_logic 0 168 (_entity (_in ))))
        (_port (_internal R1 ~extieee.std_logic_1164.std_logic 0 169 (_entity (_out ))))
        (_port (_internal R2 ~extieee.std_logic_1164.std_logic 0 170 (_entity (_out ))))
        (_port (_internal R3 ~extieee.std_logic_1164.std_logic 0 171 (_entity (_out ))))
        (_port (_internal R4 ~extieee.std_logic_1164.std_logic 0 172 (_entity (_out ))))
      )
    )
    (MUX
      (_object
        (_port (_internal Adr0 ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal Adr1 ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 124 (_entity (_in ))))
        (_port (_internal in1 ~std_logic_vector{5~downto~0}~1338 0 125 (_entity (_in ))))
        (_port (_internal in2 ~std_logic_vector{5~downto~0}~1340 0 126 (_entity (_in ))))
        (_port (_internal IN3 ~std_logic_vector{5~downto~0}~1342 0 127 (_entity (_in ))))
        (_port (_internal MuxOut ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
        (_port (_internal OUT1 ~std_logic_vector{5~downto~0}~1344 0 129 (_entity (_out ))))
      )
    )
    (Add
      (_object
        (_port (_internal Inc ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal SIn ~std_logic_vector{5~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal SOut ~std_logic_vector{5~downto~0}~132 0 15 (_entity (_out ))))
      )
    )
    (CAR
      (_object
        (_port (_internal CarIn ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{5~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal CarOut ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{5~downto~0}~1310 0 32 (_entity (_out ))))
      )
    )
    (Memory
      (_object
        (_port (_internal Adr ~std_logic_vector{5~downto~0}~1334 0 115 (_entity (_in ))))
        (_port (_internal RD ~extieee.std_logic_1164.std_logic 0 116 (_entity (_in ))))
        (_port (_internal InstrCom ~std_logic_vector{0~to~27}~1336 0 117 (_entity (_out ))))
        (_port (_internal MrOut ~extieee.std_logic_1164.std_logic 0 118 (_entity (_out ))))
      )
    )
    (CBR
      (_object
        (_port (_internal CbrIn ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal InstrCom ~std_logic_vector{0~to~27}~13 0 37 (_entity (_in ))))
        (_port (_internal Adr ~std_logic_vector{5~downto~0}~1312 0 38 (_entity (_out ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
        (_port (_internal IncPC ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal Instr0 ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal Instr1 ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
        (_port (_internal Instr2 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal Inv ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
        (_port (_internal InvZ ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal IrIn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal MarIn ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal MbrIn ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal MbrInD ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal MbrOut ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal MbrOutD ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal PCin ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal RAIn ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
        (_port (_internal RDCIn ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal RIn ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal ROut ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal RdWr ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal RzIn ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
        (_port (_internal RzOut ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_port (_internal SADD ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
    (PC
      (_object
        (_port (_internal AdrIn ~std_logic_vector{7~downto~0}~1346 0 133 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 134 (_entity (_in ))))
        (_port (_internal IncPC ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal PCin ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 137 (_entity (_in ))))
        (_port (_internal AdrOut ~std_logic_vector{7~downto~0}~1348 0 138 (_entity (_out ))))
      )
    )
    (LogOR
      (_object
        (_port (_internal in1 ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal in2 ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal SOut ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
      )
    )
    (R_1bit
      (_object
        (_port (_internal reg_in ~extieee.std_logic_1164.std_logic 0 186 (_entity (_in ))))
        (_port (_internal IE ~extieee.std_logic_1164.std_logic 0 186 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 187 (_entity (_in ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 187 (_entity (_in ))))
        (_port (_internal reg_out ~extieee.std_logic_1164.std_logic 0 188 (_entity (_out ))))
      )
    )
  )
  (_instantiation DD0 0 202 (_component IR )
    (_port
      ((Command)(DataBus))
      ((IrIn)(IrIn))
      ((Reset)(Reset))
      ((Com)(BUS1))
      ((IrOut)(S3))
    )
    (_use (_entity . ir)
      (_port
        ((Command)(Command))
        ((IRin)(IrIn))
        ((Reset)(Reset))
        ((IrOut)(IrOut))
        ((Com)(Com))
      )
    )
  )
  (_instantiation DD1 0 204 (_component LogAnd )
    (_port
      ((in1)(bit_outs))
      ((in2)(S4))
      ((SOut)(S5))
    )
    (_use (_entity . logand)
    )
  )
  (_instantiation DD2 0 205 (_component MAR )
    (_port
      ((AdrIn)(BUS0))
      ((CLK)(CLK))
      ((MarIn)(MarIn))
      ((RST)(Reset))
      ((AdrOut)(Adr))
    )
    (_use (_entity . mar)
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((MarIn)(MarIn))
        ((AdrIn)(AdrIn))
        ((AdrOut)(AdrOut))
      )
    )
  )
  (_instantiation DD3 0 207 (_component RAM )
    (_port
      ((Adr)(Adr))
      ((CS)(CS))
      ((RdWr)(RdWr))
      ((Data)(MemOut))
    )
    (_use (_entity . ram)
      (_port
        ((RdWr)(RdWr))
        ((CS)(CS))
        ((Adr)(Adr))
        ((Data)(Data))
      )
    )
  )
  (_instantiation DD4 0 208 (_component MBR )
    (_port
      ((CLK)(CLK))
      ((MbrIn)(MbrIn))
      ((MbrInD)(S6))
      ((MbrOut)(MbrOut))
      ((MbrOutD)(S7))
      ((RST)(Reset))
      ((DataIn)(MemOut))
      ((DataOut)(DataBus))
    )
    (_use (_entity . mbr)
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((MbrIn)(MbrIn))
        ((MbrOut)(MbrOut))
        ((MbrInD)(MbrInD))
        ((MbrOutD)(MbrOutD))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation DD5 0 211 (_component R0 )
    (_port
      ((C)(SR1))
      ((CLK)(CLK))
      ((DataIn)(DataBus))
      ((RIn)(RIn))
      ((ROut)(ROut))
      ((RST)(Reset))
      ((DataOut)(DataBus))
    )
    (_use (_entity . r0)
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((C)(C))
        ((RIn)(RIn))
        ((ROut)(ROut))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation DD6 0 213 (_component R0 )
    (_port
      ((C)(SR2))
      ((CLK)(CLK))
      ((DataIn)(DataBus))
      ((RIn)(RIn))
      ((ROut)(ROut))
      ((RST)(Reset))
      ((DataOut)(DataBus))
    )
    (_use (_entity . r0)
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((C)(C))
        ((RIn)(RIn))
        ((ROut)(ROut))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation DD7 0 215 (_component R0 )
    (_port
      ((C)(SR3))
      ((CLK)(CLK))
      ((DataIn)(DataBus))
      ((RIn)(RIn))
      ((ROut)(ROut))
      ((RST)(Reset))
      ((DataOut)(DataBus))
    )
    (_use (_entity . r0)
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((C)(C))
        ((RIn)(RIn))
        ((ROut)(ROut))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation DD8 0 217 (_component R0 )
    (_port
      ((C)(SR4))
      ((CLK)(CLK))
      ((DataIn)(DataBus))
      ((RIn)(RIn))
      ((ROut)(ROut))
      ((RST)(Reset))
      ((DataOut)(DataBus))
    )
    (_use (_entity . r0)
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((C)(C))
        ((RIn)(RIn))
        ((ROut)(ROut))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation DD9 0 219 (_component RA )
    (_port
      ((CLK)(CLK))
      ((DIn)(DataBus))
      ((RAIn)(RAIn))
      ((DOut)(BUS3))
    )
    (_use (_entity . ra)
      (_port
        ((CLK)(CLK))
        ((RAIn)(RAIn))
        ((DIn)(DIn))
        ((DOut)(DOut))
      )
    )
  )
  (_instantiation DD10 0 220 (_component ALU )
    (_port
      ((A)(BUS4))
      ((B)(DataBus))
      ((CLK)(CLK))
      ((SADD)(SADD))
      ((FC)(FC_sig))
      ((FZ)(S1))
      ((Q)(BUS5))
    )
    (_use (_entity . alu)
      (_port
        ((B)(B))
        ((A)(A))
        ((SADD)(SADD))
        ((CLK)(CLK))
        ((Q)(Q))
        ((FC)(FC))
        ((FZ)(FZ))
      )
    )
  )
  (_instantiation DD11 0 222 (_component DC1 )
    (_port
      ((Ale)(S3))
      ((Com)(BUS1))
      ((ComAdr)(BUS2))
    )
    (_use (_entity . dc1)
    )
  )
  (_instantiation DD12 0 223 (_component RZ )
    (_port
      ((CLK)(CLK))
      ((DIn)(BUS5))
      ((InvZ)(JB))
      ((RST)(Reset))
      ((RzIn)(RzIn))
      ((RzOut)(RzOut))
      ((DOut)(DataBus))
    )
    (_use (_entity . rz)
      (_port
        ((DIn)(DIn))
        ((CLK)(CLK))
        ((RST)(RST))
        ((RZOut)(RzOut))
        ((RZIn)(RzIn))
        ((InvZ)(InvZ))
        ((DOut)(DOut))
      )
    )
  )
  (_instantiation DD13 0 225 (_component Inv )
    (_port
      ((DIn)(BUS3))
      ((Inv)(S2))
      ((DOut)(BUS4))
    )
    (_use (_entity . inv)
    )
  )
  (_instantiation DD14 0 226 (_component RDC )
    (_port
      ((Number)(DataBus))
      ((RDCIn)(RDCIn))
      ((R1)(SR1))
      ((R2)(SR2))
      ((R3)(SR3))
      ((R4)(SR4))
    )
    (_use (_entity . rdc)
    )
  )
  (_instantiation DD15 0 228 (_component MUX )
    (_port
      ((Adr0)(S9))
      ((Adr1)(S10))
      ((CLK)(CLK))
      ((in1)(BUS11))
      ((in2)(BUS2))
      ((IN3)(BUS6))
      ((MuxOut)(N2))
      ((OUT1)(BUS7))
    )
    (_use (_entity . mux)
      (_port
        ((IN1)(in1))
        ((IN2)(in2))
        ((IN3)(IN3))
        ((Adr0)(Adr0))
        ((Adr1)(Adr1))
        ((CLK)(CLK))
        ((MuxOut)(MuxOut))
        ((OUT1)(OUT1))
      )
    )
  )
  (_instantiation DD16 0 230 (_component Add )
    (_port
      ((Inc)(N2))
      ((Reset)(Reset))
      ((SIn)(BUS7))
      ((SOut)(BUS11))
    )
    (_use (_entity . add)
      (_port
        ((SIn)(SIn))
        ((Inc)(Inc))
        ((Reset)(Reset))
        ((SOut)(SOut))
      )
    )
  )
  (_instantiation DD17 0 231 (_component CAR )
    (_port
      ((CarIn)(CLK))
      ((D)(BUS7))
      ((CarOut)(N3))
      ((Q)(BUS8))
    )
    (_use (_entity . car)
      (_port
        ((D)(D))
        ((CarIn)(CarIn))
        ((CarOut)(CarOut))
        ((Q)(Q))
      )
    )
  )
  (_instantiation DD18 0 232 (_component Memory )
    (_port
      ((Adr)(BUS8))
      ((RD)(N3))
      ((InstrCom)(BUS10))
      ((MrOut)(N1))
    )
    (_use (_entity . memory)
      (_port
        ((Adr)(Adr))
        ((RD)(RD))
        ((MrOut)(MrOut))
        ((InstrCom)(InstrCom))
      )
    )
  )
  (_instantiation DD19 0 233 (_component CBR )
    (_port
      ((CbrIn)(N1))
      ((InstrCom)(BUS10))
      ((Adr)(BUS6))
      ((CS)(CS))
      ((IncPC)(IncPC))
      ((Instr0)(S8))
      ((Instr1)(S4))
      ((Instr2)(S10))
      ((Inv)(S2))
      ((InvZ)(JB))
      ((IrIn)(IrIn))
      ((MarIn)(MarIn))
      ((MbrIn)(MbrIn))
      ((MbrInD)(S6))
      ((MbrOut)(MbrOut))
      ((MbrOutD)(S7))
      ((PCin)(PCin))
      ((RAIn)(RAIn))
      ((RDCIn)(RDCIn))
      ((RIn)(RIn))
      ((ROut)(ROut))
      ((RdWr)(RdWr))
      ((RzIn)(RzIn))
      ((RzOut)(RzOut))
      ((SADD)(SADD))
    )
    (_use (_entity . cbr)
      (_port
        ((InstrCom)(InstrCom))
        ((CbrIn)(CbrIn))
        ((Adr)(Adr))
        ((Instr0)(Instr0))
        ((Instr1)(Instr1))
        ((Instr2)(Instr2))
        ((PCIn)(PCin))
        ((IncPC)(IncPC))
        ((IrIn)(IrIn))
        ((MarIn)(MarIn))
        ((RdWr)(RdWr))
        ((CS)(CS))
        ((MbrIn)(MbrIn))
        ((MbrOut)(MbrOut))
        ((MbrInD)(MbrInD))
        ((MbrOutD)(MbrOutD))
        ((RzIn)(RzIn))
        ((RzOut)(RzOut))
        ((Inv)(Inv))
        ((RAIn)(RAIn))
        ((RIn)(RIn))
        ((ROut)(ROut))
        ((RDCIn)(RDCIn))
        ((SADD)(SADD))
        ((InvZ)(InvZ))
      )
    )
  )
  (_instantiation DD20 0 239 (_component PC )
    (_port
      ((AdrIn)(DataBus))
      ((CLK)(CLK))
      ((IncPC)(IncPC))
      ((PCin)(PCin))
      ((RST)(Reset))
      ((AdrOut)(BUS0))
    )
    (_use (_entity . pc)
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((PCIn)(PCin))
        ((IncPC)(IncPC))
        ((AdrIn)(AdrIn))
        ((AdrOut)(AdrOut))
      )
    )
  )
  (_instantiation DD21 0 241 (_component LogOR )
    (_port
      ((in1)(S5))
      ((in2)(S8))
      ((SOut)(S9))
    )
    (_use (_entity . logor)
    )
  )
  (_instantiation DD22 0 242 (_component R_1bit )
    (_port
      ((reg_in)(FC_sig))
      ((IE)(RzIn))
      ((CLK)(CLK))
      ((Zero)(S5))
      ((reg_out)(bit_outs))
    )
    (_use (_entity . r_1bit)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal FC ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal bit_out ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DataBus ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~27}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1312 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1316 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1334 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~27}~1336 0 117 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1338 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1340 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1342 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1344 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 133 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1350 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1352 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1354 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1356 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1358 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1360 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1362 0 167 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1364 0 177 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1366 0 182 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal CS ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal IncPC ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal IrIn ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal MarIn ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal MbrIn ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal MbrOut ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal JB ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal S1 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S2 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S3 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S4 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S5 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S6 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S7 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S8 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S9 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S10 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal SR1 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal SR2 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal SR3 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal SR4 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 193 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 193 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 193 (_architecture (_uni ))))
    (_signal (_internal FC_sig ~extieee.std_logic_1164.std_logic 0 193 (_architecture (_uni ))))
    (_signal (_internal bit_outs ~extieee.std_logic_1164.std_logic 0 193 (_architecture (_uni ))))
    (_signal (_internal PCin ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal RAIn ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal RDCIn ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal RdWr ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal RIn ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal ROut ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal RzIn ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal RzOut ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal SADD ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1368 0 195 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal Adr ~std_logic_vector{7~downto~0}~1368 0 195 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1370 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal BUS2 ~std_logic_vector{5~downto~0}~1370 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS6 ~std_logic_vector{5~downto~0}~1370 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS7 ~std_logic_vector{5~downto~0}~1370 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS8 ~std_logic_vector{5~downto~0}~1370 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS11 ~std_logic_vector{5~downto~0}~1370 0 196 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 197 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal BUS10 ~std_logic_vector{27~downto~0}~13 0 197 (_architecture (_uni ))))
    (_signal (_internal BUS0 ~std_logic_vector{7~downto~0}~1368 0 198 (_architecture (_uni ))))
    (_signal (_internal BUS1 ~std_logic_vector{7~downto~0}~1368 0 198 (_architecture (_uni ))))
    (_signal (_internal BUS3 ~std_logic_vector{7~downto~0}~1368 0 198 (_architecture (_uni ))))
    (_signal (_internal BUS4 ~std_logic_vector{7~downto~0}~1368 0 198 (_architecture (_uni ))))
    (_signal (_internal BUS5 ~std_logic_vector{7~downto~0}~1368 0 198 (_architecture (_uni ))))
    (_signal (_internal MemOut ~std_logic_vector{7~downto~0}~1368 0 199 (_architecture (_uni ))))
    (_process
      (line__244(_architecture 0 0 244 (_assignment (_simple)(_alias((FC)(FC_sig)))(_target(2))(_sensitivity(29)))))
      (line__245(_architecture 1 0 245 (_assignment (_simple)(_alias((bit_out)(bit_outs)))(_target(3))(_sensitivity(30)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MPA 2 -1
  )
)
I 000044 55 1566          1463095242712 DC1
(_unit VHDL (dc1 0 3 (dc1 0 8 ))
  (_version v35)
  (_time 1463095242712 2016.05.13 02:20:42)
  (_source (\./src/dc1.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091094198)
    (_use )
  )
  (_object
    (_port (_internal Ale ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Com ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal ComAdr ~std_logic_vector{5~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 3 3 3 2 )
    (2 2 2 2 2 2 3 2 )
    (2 3 3 2 3 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 )
    (2 2 2 2 2 3 2 2 )
    (3 3 2 2 3 3 )
    (2 2 2 2 2 2 )
  )
  (_model . DC1 1 -1
  )
)
I 000044 55 1297          1463095243015 INV
(_unit VHDL (inv 0 3 (inv 0 8 ))
  (_version v35)
  (_time 1463095243015 2016.05.13 02:20:43)
  (_source (\./src/inv.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092356186)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DIn ~std_logic_vector{7~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal Inv ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DOut ~std_logic_vector{7~downto~0}~122 0 6 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . INV 1 -1
  )
)
I 000043 55 1530          1463095243106 IR
(_unit VHDL (ir 0 3 (ir 0 10 ))
  (_version v35)
  (_time 1463095243105 2016.05.13 02:20:43)
  (_source (\./src/ir.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092356279)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Command ~std_logic_vector{7~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal IRin ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal IrOut ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Com ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3)(4))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . IR 1 -1
  )
)
I 000047 55 948           1463095243195 LogAnd
(_unit VHDL (logand 0 3 (logand 0 8 ))
  (_version v35)
  (_time 1463095243194 2016.05.13 02:20:43)
  (_source (\./src/logAnd.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091094405)
    (_use )
  )
  (_object
    (_port (_internal in1 ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal in2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Sout ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . LogAnd 1 -1
  )
)
I 000046 55 944           1463095243284 LogOR
(_unit VHDL (logor 0 3 (logor 0 8 ))
  (_version v35)
  (_time 1463095243283 2016.05.13 02:20:43)
  (_source (\./src/logOr.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091094483)
    (_use )
  )
  (_object
    (_port (_internal in1 ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal in2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SOut ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . LogOR 1 -1
  )
)
I 000044 55 1781          1463095243373 MAR
(_unit VHDL (mar 0 3 (mar 0 10 ))
  (_version v35)
  (_time 1463095243372 2016.05.13 02:20:43)
  (_source (\./src/mar.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092356557)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal MarIn ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal AdrIn ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal AdrOut ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal reg ~std_logic_vector{7~downto~0}~13 0 11 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1))(_read(2)(3)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . MAR 1 -1
  )
)
I 000044 55 2095          1463095243484 MBR
(_unit VHDL (mbr 0 3 (mbr 0 13 ))
  (_version v35)
  (_time 1463095243484 2016.05.13 02:20:43)
  (_source (\./src/mbr.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092356678)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal MbrIn ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MbrOut ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal MbrInD ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal MbrOutD ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DataIn ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DataOut ~std_logic_vector{7~downto~0}~122 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal reg ~std_logic_vector{7~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0)(1))(_read(5)(4)(3)(2)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . MBR 1 -1
  )
)
I 000047 55 10607         1463095243590 Memory
(_unit VHDL (memory 0 4 (memory 0 10 ))
  (_version v35)
  (_time 1463095243590 2016.05.13 02:20:43)
  (_source (\./src/memory.vhdl\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092356836)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Adr ~std_logic_vector{5~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal RD ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal MrOut ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~27}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_port (_internal InstrCom ~std_logic_vector{0~to~27}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~27}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_type (_internal MemoryType 0 11 (_array ~std_logic_vector{0~to~27}~13 ((_to (i 0)(i 59))))))
    (_signal (_internal Memory MemoryType 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(4(0))))))
      (line__15(_architecture 1 0 15 (_assignment (_simple)(_target(4(1))))))
      (line__16(_architecture 2 0 16 (_assignment (_simple)(_target(4(2))))))
      (line__17(_architecture 3 0 17 (_assignment (_simple)(_target(4(3))))))
      (line__18(_architecture 4 0 18 (_assignment (_simple)(_target(4(4))))))
      (line__19(_architecture 5 0 19 (_assignment (_simple)(_target(4(5))))))
      (line__20(_architecture 6 0 20 (_assignment (_simple)(_target(4(6))))))
      (line__22(_architecture 7 0 22 (_assignment (_simple)(_target(4(7))))))
      (line__23(_architecture 8 0 23 (_assignment (_simple)(_target(4(8))))))
      (line__24(_architecture 9 0 24 (_assignment (_simple)(_target(4(9))))))
      (line__25(_architecture 10 0 25 (_assignment (_simple)(_target(4(10))))))
      (line__26(_architecture 11 0 26 (_assignment (_simple)(_target(4(11))))))
      (line__27(_architecture 12 0 27 (_assignment (_simple)(_target(4(12))))))
      (line__28(_architecture 13 0 28 (_assignment (_simple)(_target(4(13))))))
      (line__30(_architecture 14 0 30 (_assignment (_simple)(_target(4(14))))))
      (line__31(_architecture 15 0 31 (_assignment (_simple)(_target(4(15))))))
      (line__32(_architecture 16 0 32 (_assignment (_simple)(_target(4(16))))))
      (line__33(_architecture 17 0 33 (_assignment (_simple)(_target(4(17))))))
      (line__34(_architecture 18 0 34 (_assignment (_simple)(_target(4(18))))))
      (line__35(_architecture 19 0 35 (_assignment (_simple)(_target(4(19))))))
      (line__36(_architecture 20 0 36 (_assignment (_simple)(_target(4(20))))))
      (line__37(_architecture 21 0 37 (_assignment (_simple)(_target(4(21))))))
      (line__38(_architecture 22 0 38 (_assignment (_simple)(_target(4(22))))))
      (line__39(_architecture 23 0 39 (_assignment (_simple)(_target(4(23))))))
      (line__40(_architecture 24 0 40 (_assignment (_simple)(_target(4(24))))))
      (line__41(_architecture 25 0 41 (_assignment (_simple)(_target(4(25))))))
      (line__42(_architecture 26 0 42 (_assignment (_simple)(_target(4(26))))))
      (line__44(_architecture 27 0 44 (_assignment (_simple)(_target(4(27))))))
      (line__45(_architecture 28 0 45 (_assignment (_simple)(_target(4(28))))))
      (line__46(_architecture 29 0 46 (_assignment (_simple)(_target(4(29))))))
      (line__47(_architecture 30 0 47 (_assignment (_simple)(_target(4(30))))))
      (line__48(_architecture 31 0 48 (_assignment (_simple)(_target(4(31))))))
      (line__49(_architecture 32 0 49 (_assignment (_simple)(_target(4(32))))))
      (line__50(_architecture 33 0 50 (_assignment (_simple)(_target(4(33))))))
      (line__51(_architecture 34 0 51 (_assignment (_simple)(_target(4(34))))))
      (line__52(_architecture 35 0 52 (_assignment (_simple)(_target(4(35))))))
      (line__53(_architecture 36 0 53 (_assignment (_simple)(_target(4(36))))))
      (line__54(_architecture 37 0 54 (_assignment (_simple)(_target(4(37))))))
      (line__55(_architecture 38 0 55 (_assignment (_simple)(_target(4(38))))))
      (line__57(_architecture 39 0 57 (_assignment (_simple)(_target(4(51))))))
      (line__58(_architecture 40 0 58 (_assignment (_simple)(_target(4(52))))))
      (line__59(_architecture 41 0 59 (_assignment (_simple)(_target(4(53))))))
      (line__60(_architecture 42 0 60 (_assignment (_simple)(_target(4(54))))))
      (line__61(_architecture 43 0 61 (_assignment (_simple)(_target(4(55))))))
      (line__62(_architecture 44 0 62 (_assignment (_simple)(_target(4(56))))))
      (line__63(_architecture 45 0 63 (_assignment (_simple)(_target(4(57))))))
      (line__64(_architecture 46 0 64 (_assignment (_simple)(_target(4(58))))))
      (line__65(_architecture 47 0 65 (_assignment (_simple)(_target(4(59))))))
      (line__66(_architecture 48 0 66 (_process (_simple)(_target(3)(2))(_sensitivity(1))(_read(4)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (3 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 )
    (2 )
    (2 2 3 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 )
    (2 )
    (2 2 3 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 )
    (2 )
    (2 2 3 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 3 2 )
    (3 3 2 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 3 )
    (2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
  )
  (_model . Memory 49 -1
  )
)
I 000044 55 2049          1463095243764 MUX
(_unit VHDL (mux 0 3 (mux 0 13 ))
  (_version v35)
  (_time 1463095243764 2016.05.13 02:20:43)
  (_source (\./src/mux.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092357199)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal IN1 ~std_logic_vector{5~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal IN2 ~std_logic_vector{5~downto~0}~122 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal IN3 ~std_logic_vector{5~downto~0}~124 0 6 (_entity (_in ))))
    (_port (_internal Adr0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Adr1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal MuxOut ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal OUT1 ~std_logic_vector{5~downto~0}~126 0 11 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6)(7))(_sensitivity(5))(_read(0)(1)(4)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
  )
  (_model . MUX 1 -1
  )
)
I 000043 55 1644          1463095243873 RA
(_unit VHDL (ra 0 3 (ra 0 11 ))
  (_version v35)
  (_time 1463095243872 2016.05.13 02:20:43)
  (_source (\./src/ra.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091094980)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal RAIn ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DIn ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DOut ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal reg ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RA 1 -1
  )
)
I 000044 55 2273          1463095243973 RAM
(_unit VHDL (ram 0 4 (ram 0 10 ))
  (_version v35)
  (_time 1463095243973 2016.05.13 02:20:43)
  (_source (\./src/ram.vhdl\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092357429)
    (_use )
  )
  (_object
    (_port (_internal RdWr ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Adr ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Data ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal MemoryType 0 11 (_array ~std_logic_vector{7~downto~0}~13 ((_to (i 0)(i 8))))))
    (_signal (_internal Memory MemoryType 0 12 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__23(_architecture 0 0 23 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1)(2))(_read(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (4)
  )
  (_model . RAM 1 -1
  )
)
I 000044 55 1558          1463095244061 RDC
(_unit VHDL (rdc 0 3 (rdc 0 11 ))
  (_version v35)
  (_time 1463095244061 2016.05.13 02:20:44)
  (_source (\./src/rdc.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092357526)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Number ~std_logic_vector{7~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal RDCIn ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal R1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal R2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal R3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal R4 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(2)(3)(5)(4))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
  )
  (_model . RDC 1 -1
  )
)
I 000043 55 1958          1463095244162 R0
(_unit VHDL (r0 0 3 (r0 0 12 ))
  (_version v35)
  (_time 1463095244161 2016.05.13 02:20:44)
  (_source (\./src/ron.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092357626)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RIn ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ROut ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DataIn ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DataOut ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal regist ~std_logic_vector{7~downto~0}~13 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(4)(3)(2)(5)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . R0 1 -1
  )
)
I 000043 55 1956          1463095244295 RZ
(_unit VHDL (rz 0 3 (rz 0 12 ))
  (_version v35)
  (_time 1463095244295 2016.05.13 02:20:44)
  (_source (\./src/rz.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092357739)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DIn ~std_logic_vector{7~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RZOut ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal RZIn ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal InvZ ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DOut ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal regist ~std_logic_vector{7~downto~0}~13 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6)(7))(_sensitivity(1)(2))(_read(5)(4)(0)(3)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RZ 1 -1
  )
)
I 000047 55 1242          1463095244406 R_1bit
(_unit VHDL (r_1bit 0 3 (r_1bit 0 8 ))
  (_version v35)
  (_time 1463095244405 2016.05.13 02:20:44)
  (_source (\./src/r_1bit.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092357845)
    (_use )
  )
  (_object
    (_port (_internal reg_in ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal IE ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reg_out ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal regist ~extieee.std_logic_1164.std_logic 0 9 (_architecture (_uni ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(4)(5))(_sensitivity(2))(_read(1)(3)(0)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . R_1bit 1 -1
  )
)
V 000044 55 1556          1463131398040 Add
(_unit VHDL (add 0 5 (add 0 11 ))
  (_version v35)
  (_time 1463131398040 2016.05.13 12:23:18)
  (_source (\./src/add.vhdl\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092354555)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal SIn ~std_logic_vector{5~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal Inc ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal SOut ~std_logic_vector{5~downto~0}~122 0 9 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 )
  )
  (_model . Add 1 -1
  )
)
V 000044 55 2344          1463131399689 ALU
(_unit VHDL (alu 0 5 (alu 0 14 ))
  (_version v35)
  (_time 1463131399689 2016.05.13 12:23:19)
  (_source (\./src/alu.vhdl\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092355358)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal B ~std_logic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal A ~std_logic_vector{7~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal SADD ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Q ~std_logic_vector{7~downto~0}~124 0 10 (_entity (_out ))))
    (_port (_internal FC ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal FZ ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rez ~std_logic_vector{7~downto~0}~13 0 15 (_architecture (_uni (_string \"00000000"\)))))
    (_type (_internal ~std_logic_vector{7~downto~0}~135 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(6)(5)(4))(_sensitivity(3))(_read(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ALU 1 -1
  )
)
V 000044 55 1397          1463131399789 CAR
(_unit VHDL (car 0 3 (car 0 9 ))
  (_version v35)
  (_time 1463131399788 2016.05.13 12:23:19)
  (_source (\./src/car.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092355632)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal D ~std_logic_vector{5~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal CarIn ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal CarOut ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q ~std_logic_vector{5~downto~0}~122 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(2)(3))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . CAR 1 -1
  )
)
V 000044 55 3591          1463131399902 CBR
(_unit VHDL (cbr 0 3 (cbr 0 30 ))
  (_version v35)
  (_time 1463131399903 2016.05.13 12:23:19)
  (_source (\./src/cbr.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092355748)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~27}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_port (_internal InstrCom ~std_logic_vector{0~to~27}~12 0 4 (_entity (_in ))))
    (_port (_internal CbrIn ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Adr ~std_logic_vector{5~downto~0}~12 0 6 (_entity (_out ))))
    (_port (_internal Instr0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal Instr1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal Instr2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal PCIn ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal IncPC ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal IrIn ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal MarIn ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal RdWr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal MbrIn ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal MbrOut ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal MbrInD ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_port (_internal MbrOutD ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_port (_internal RzIn ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
    (_port (_internal RzOut ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
    (_port (_internal Inv ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
    (_port (_internal RAIn ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
    (_port (_internal RIn ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
    (_port (_internal ROut ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
    (_port (_internal RDCIn ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
    (_port (_internal SADD ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_port (_internal InvZ ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0{3~to~8}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 3)(i 8))))))
    (_process
      (line__32(_architecture 0 0 32 (_process (_simple)(_target(4)(2)(3)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sensitivity(1))(_read(0(27))(0(26))(0(25))(0(24))(0(23))(0(22))(0(21))(0(20))(0(19))(0(18))(0(17))(0(16))(0(15))(0(14))(0(13))(0(12))(0(11))(0(10))(0(9))(0(t_3_8))(0(0))(0(1))(0(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . CBR 1 -1
  )
)
V 000043 55 1892          1463131400012 PC
(_unit VHDL (pc 0 4 (pc 0 12 ))
  (_version v35)
  (_time 1463131400011 2016.05.13 12:23:20)
  (_source (\./src/clk.vhdl\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092355847)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal PCIn ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal IncPC ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal AdrIn ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal AdrOut ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal reg ~std_logic_vector{7~downto~0}~13 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1))(_read(6)(3)(2)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . PC 1 -1
  )
)
V 000044 55 31926         1463131400146 MPA
(_unit VHDL (mpa 0 3 (mpa 0 9 ))
  (_version v35)
  (_time 1463131400145 2016.05.13 12:23:20)
  (_source (\./src/cpu.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091094132)
    (_use )
  )
  (_component
    (IR
      (_object
        (_port (_internal Command ~std_logic_vector{7~downto~0}~1322 0 76 (_entity (_in ))))
        (_port (_internal IrIn ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal Com ~std_logic_vector{7~downto~0}~1324 0 79 (_entity (_out ))))
        (_port (_internal IrOut ~extieee.std_logic_1164.std_logic 0 80 (_entity (_out ))))
      )
    )
    (LogAnd
      (_object
        (_port (_internal in1 ~extieee.std_logic_1164.std_logic 0 84 (_entity (_in ))))
        (_port (_internal in2 ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal SOut ~extieee.std_logic_1164.std_logic 0 86 (_entity (_out ))))
      )
    )
    (MAR
      (_object
        (_port (_internal AdrIn ~std_logic_vector{7~downto~0}~1326 0 96 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal MarIn ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal AdrOut ~std_logic_vector{7~downto~0}~1328 0 100 (_entity (_out ))))
      )
    )
    (RAM
      (_object
        (_port (_internal Adr ~std_logic_vector{7~downto~0}~1358 0 160 (_entity (_in ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
        (_port (_internal RdWr ~extieee.std_logic_1164.std_logic 0 162 (_entity (_in ))))
        (_port (_internal Data ~std_logic_vector{7~downto~0}~1360 0 163 (_entity (_inout ))))
      )
    )
    (MBR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal MbrIn ~extieee.std_logic_1164.std_logic 0 105 (_entity (_in ))))
        (_port (_internal MbrInD ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal MbrOut ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal MbrOutD ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal DataIn ~std_logic_vector{7~downto~0}~1330 0 110 (_entity (_inout ))))
        (_port (_internal DataOut ~std_logic_vector{7~downto~0}~1332 0 111 (_entity (_inout ))))
      )
    )
    (R0
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 142 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 143 (_entity (_in ))))
        (_port (_internal DataIn ~std_logic_vector{7~downto~0}~1350 0 144 (_entity (_in ))))
        (_port (_internal RIn ~extieee.std_logic_1164.std_logic 0 145 (_entity (_in ))))
        (_port (_internal ROut ~extieee.std_logic_1164.std_logic 0 146 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 147 (_entity (_in ))))
        (_port (_internal DataOut ~std_logic_vector{7~downto~0}~1352 0 148 (_entity (_out ))))
      )
    )
    (RA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 153 (_entity (_in ))))
        (_port (_internal DIn ~std_logic_vector{7~downto~0}~1354 0 154 (_entity (_in ))))
        (_port (_internal RAIn ~extieee.std_logic_1164.std_logic 0 155 (_entity (_in ))))
        (_port (_internal DOut ~std_logic_vector{7~downto~0}~1356 0 156 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal A ~std_logic_vector{7~downto~0}~13 0 19 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{7~downto~0}~134 0 20 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal SADD ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal FC ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
        (_port (_internal FZ ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{7~downto~0}~136 0 25 (_entity (_out ))))
      )
    )
    (DC1
      (_object
        (_port (_internal Ale ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal Com ~std_logic_vector{7~downto~0}~1314 0 65 (_entity (_in ))))
        (_port (_internal ComAdr ~std_logic_vector{5~downto~0}~1316 0 66 (_entity (_out ))))
      )
    )
    (RZ
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 176 (_entity (_in ))))
        (_port (_internal DIn ~std_logic_vector{7~downto~0}~1364 0 177 (_entity (_in ))))
        (_port (_internal InvZ ~extieee.std_logic_1164.std_logic 0 178 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 179 (_entity (_in ))))
        (_port (_internal RzIn ~extieee.std_logic_1164.std_logic 0 180 (_entity (_in ))))
        (_port (_internal RzOut ~extieee.std_logic_1164.std_logic 0 181 (_entity (_in ))))
        (_port (_internal DOut ~std_logic_vector{7~downto~0}~1366 0 182 (_entity (_out ))))
      )
    )
    (Inv
      (_object
        (_port (_internal DIn ~std_logic_vector{7~downto~0}~1318 0 70 (_entity (_in ))))
        (_port (_internal Inv ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal DOut ~std_logic_vector{7~downto~0}~1320 0 72 (_entity (_out ))))
      )
    )
    (RDC
      (_object
        (_port (_internal Number ~std_logic_vector{7~downto~0}~1362 0 167 (_entity (_in ))))
        (_port (_internal RDCIn ~extieee.std_logic_1164.std_logic 0 168 (_entity (_in ))))
        (_port (_internal R1 ~extieee.std_logic_1164.std_logic 0 169 (_entity (_out ))))
        (_port (_internal R2 ~extieee.std_logic_1164.std_logic 0 170 (_entity (_out ))))
        (_port (_internal R3 ~extieee.std_logic_1164.std_logic 0 171 (_entity (_out ))))
        (_port (_internal R4 ~extieee.std_logic_1164.std_logic 0 172 (_entity (_out ))))
      )
    )
    (MUX
      (_object
        (_port (_internal Adr0 ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal Adr1 ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 124 (_entity (_in ))))
        (_port (_internal in1 ~std_logic_vector{5~downto~0}~1338 0 125 (_entity (_in ))))
        (_port (_internal in2 ~std_logic_vector{5~downto~0}~1340 0 126 (_entity (_in ))))
        (_port (_internal IN3 ~std_logic_vector{5~downto~0}~1342 0 127 (_entity (_in ))))
        (_port (_internal MuxOut ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
        (_port (_internal OUT1 ~std_logic_vector{5~downto~0}~1344 0 129 (_entity (_out ))))
      )
    )
    (Add
      (_object
        (_port (_internal Inc ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal SIn ~std_logic_vector{5~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal SOut ~std_logic_vector{5~downto~0}~132 0 15 (_entity (_out ))))
      )
    )
    (CAR
      (_object
        (_port (_internal CarIn ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{5~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal CarOut ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal Q ~std_logic_vector{5~downto~0}~1310 0 32 (_entity (_out ))))
      )
    )
    (Memory
      (_object
        (_port (_internal Adr ~std_logic_vector{5~downto~0}~1334 0 115 (_entity (_in ))))
        (_port (_internal RD ~extieee.std_logic_1164.std_logic 0 116 (_entity (_in ))))
        (_port (_internal InstrCom ~std_logic_vector{0~to~27}~1336 0 117 (_entity (_out ))))
        (_port (_internal MrOut ~extieee.std_logic_1164.std_logic 0 118 (_entity (_out ))))
      )
    )
    (CBR
      (_object
        (_port (_internal CbrIn ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal InstrCom ~std_logic_vector{0~to~27}~13 0 37 (_entity (_in ))))
        (_port (_internal Adr ~std_logic_vector{5~downto~0}~1312 0 38 (_entity (_out ))))
        (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
        (_port (_internal IncPC ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal Instr0 ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal Instr1 ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
        (_port (_internal Instr2 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal Inv ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
        (_port (_internal InvZ ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
        (_port (_internal IrIn ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal MarIn ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal MbrIn ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal MbrInD ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal MbrOut ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal MbrOutD ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal PCin ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal RAIn ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
        (_port (_internal RDCIn ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal RIn ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal ROut ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal RdWr ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal RzIn ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
        (_port (_internal RzOut ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_port (_internal SADD ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
    (PC
      (_object
        (_port (_internal AdrIn ~std_logic_vector{7~downto~0}~1346 0 133 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 134 (_entity (_in ))))
        (_port (_internal IncPC ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal PCin ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 137 (_entity (_in ))))
        (_port (_internal AdrOut ~std_logic_vector{7~downto~0}~1348 0 138 (_entity (_out ))))
      )
    )
    (LogOR
      (_object
        (_port (_internal in1 ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal in2 ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal SOut ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
      )
    )
    (R_1bit
      (_object
        (_port (_internal reg_in ~extieee.std_logic_1164.std_logic 0 186 (_entity (_in ))))
        (_port (_internal IE ~extieee.std_logic_1164.std_logic 0 186 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 187 (_entity (_in ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 187 (_entity (_in ))))
        (_port (_internal reg_out ~extieee.std_logic_1164.std_logic 0 188 (_entity (_out ))))
      )
    )
  )
  (_instantiation DD0 0 202 (_component IR )
    (_port
      ((Command)(DataBus))
      ((IrIn)(IrIn))
      ((Reset)(Reset))
      ((Com)(BUS1))
      ((IrOut)(S3))
    )
    (_use (_entity . ir)
      (_port
        ((Command)(Command))
        ((IRin)(IrIn))
        ((Reset)(Reset))
        ((IrOut)(IrOut))
        ((Com)(Com))
      )
    )
  )
  (_instantiation DD1 0 204 (_component LogAnd )
    (_port
      ((in1)(bit_outs))
      ((in2)(S4))
      ((SOut)(S5))
    )
    (_use (_entity . logand)
    )
  )
  (_instantiation DD2 0 205 (_component MAR )
    (_port
      ((AdrIn)(BUS0))
      ((CLK)(CLK))
      ((MarIn)(MarIn))
      ((RST)(Reset))
      ((AdrOut)(Adr))
    )
    (_use (_entity . mar)
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((MarIn)(MarIn))
        ((AdrIn)(AdrIn))
        ((AdrOut)(AdrOut))
      )
    )
  )
  (_instantiation DD3 0 207 (_component RAM )
    (_port
      ((Adr)(Adr))
      ((CS)(CS))
      ((RdWr)(RdWr))
      ((Data)(MemOut))
    )
    (_use (_entity . ram)
      (_port
        ((RdWr)(RdWr))
        ((CS)(CS))
        ((Adr)(Adr))
        ((Data)(Data))
      )
    )
  )
  (_instantiation DD4 0 208 (_component MBR )
    (_port
      ((CLK)(CLK))
      ((MbrIn)(MbrIn))
      ((MbrInD)(S6))
      ((MbrOut)(MbrOut))
      ((MbrOutD)(S7))
      ((RST)(Reset))
      ((DataIn)(MemOut))
      ((DataOut)(DataBus))
    )
    (_use (_entity . mbr)
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((MbrIn)(MbrIn))
        ((MbrOut)(MbrOut))
        ((MbrInD)(MbrInD))
        ((MbrOutD)(MbrOutD))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation DD5 0 211 (_component R0 )
    (_port
      ((C)(SR1))
      ((CLK)(CLK))
      ((DataIn)(DataBus))
      ((RIn)(RIn))
      ((ROut)(ROut))
      ((RST)(Reset))
      ((DataOut)(DataBus))
    )
    (_use (_entity . r0)
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((C)(C))
        ((RIn)(RIn))
        ((ROut)(ROut))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation DD6 0 213 (_component R0 )
    (_port
      ((C)(SR2))
      ((CLK)(CLK))
      ((DataIn)(DataBus))
      ((RIn)(RIn))
      ((ROut)(ROut))
      ((RST)(Reset))
      ((DataOut)(DataBus))
    )
    (_use (_entity . r0)
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((C)(C))
        ((RIn)(RIn))
        ((ROut)(ROut))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation DD7 0 215 (_component R0 )
    (_port
      ((C)(SR3))
      ((CLK)(CLK))
      ((DataIn)(DataBus))
      ((RIn)(RIn))
      ((ROut)(ROut))
      ((RST)(Reset))
      ((DataOut)(DataBus))
    )
    (_use (_entity . r0)
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((C)(C))
        ((RIn)(RIn))
        ((ROut)(ROut))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation DD8 0 217 (_component R0 )
    (_port
      ((C)(SR4))
      ((CLK)(CLK))
      ((DataIn)(DataBus))
      ((RIn)(RIn))
      ((ROut)(ROut))
      ((RST)(Reset))
      ((DataOut)(DataBus))
    )
    (_use (_entity . r0)
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((C)(C))
        ((RIn)(RIn))
        ((ROut)(ROut))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation DD9 0 219 (_component RA )
    (_port
      ((CLK)(CLK))
      ((DIn)(DataBus))
      ((RAIn)(RAIn))
      ((DOut)(BUS3))
    )
    (_use (_entity . ra)
      (_port
        ((CLK)(CLK))
        ((RAIn)(RAIn))
        ((DIn)(DIn))
        ((DOut)(DOut))
      )
    )
  )
  (_instantiation DD10 0 220 (_component ALU )
    (_port
      ((A)(BUS4))
      ((B)(DataBus))
      ((CLK)(CLK))
      ((SADD)(SADD))
      ((FC)(FC_sig))
      ((FZ)(S1))
      ((Q)(BUS5))
    )
    (_use (_entity . alu)
      (_port
        ((B)(B))
        ((A)(A))
        ((SADD)(SADD))
        ((CLK)(CLK))
        ((Q)(Q))
        ((FC)(FC))
        ((FZ)(FZ))
      )
    )
  )
  (_instantiation DD11 0 222 (_component DC1 )
    (_port
      ((Ale)(S3))
      ((Com)(BUS1))
      ((ComAdr)(BUS2))
    )
    (_use (_entity . dc1)
    )
  )
  (_instantiation DD12 0 223 (_component RZ )
    (_port
      ((CLK)(CLK))
      ((DIn)(BUS5))
      ((InvZ)(JB))
      ((RST)(Reset))
      ((RzIn)(RzIn))
      ((RzOut)(RzOut))
      ((DOut)(DataBus))
    )
    (_use (_entity . rz)
      (_port
        ((DIn)(DIn))
        ((CLK)(CLK))
        ((RST)(RST))
        ((RZOut)(RzOut))
        ((RZIn)(RzIn))
        ((InvZ)(InvZ))
        ((DOut)(DOut))
      )
    )
  )
  (_instantiation DD13 0 225 (_component Inv )
    (_port
      ((DIn)(BUS3))
      ((Inv)(S2))
      ((DOut)(BUS4))
    )
    (_use (_entity . inv)
    )
  )
  (_instantiation DD14 0 226 (_component RDC )
    (_port
      ((Number)(DataBus))
      ((RDCIn)(RDCIn))
      ((R1)(SR1))
      ((R2)(SR2))
      ((R3)(SR3))
      ((R4)(SR4))
    )
    (_use (_entity . rdc)
    )
  )
  (_instantiation DD15 0 228 (_component MUX )
    (_port
      ((Adr0)(S9))
      ((Adr1)(S10))
      ((CLK)(CLK))
      ((in1)(BUS11))
      ((in2)(BUS2))
      ((IN3)(BUS6))
      ((MuxOut)(N2))
      ((OUT1)(BUS7))
    )
    (_use (_entity . mux)
      (_port
        ((IN1)(in1))
        ((IN2)(in2))
        ((IN3)(IN3))
        ((Adr0)(Adr0))
        ((Adr1)(Adr1))
        ((CLK)(CLK))
        ((MuxOut)(MuxOut))
        ((OUT1)(OUT1))
      )
    )
  )
  (_instantiation DD16 0 230 (_component Add )
    (_port
      ((Inc)(N2))
      ((Reset)(Reset))
      ((SIn)(BUS7))
      ((SOut)(BUS11))
    )
    (_use (_entity . add)
      (_port
        ((SIn)(SIn))
        ((Inc)(Inc))
        ((Reset)(Reset))
        ((SOut)(SOut))
      )
    )
  )
  (_instantiation DD17 0 231 (_component CAR )
    (_port
      ((CarIn)(CLK))
      ((D)(BUS7))
      ((CarOut)(N3))
      ((Q)(BUS8))
    )
    (_use (_entity . car)
      (_port
        ((D)(D))
        ((CarIn)(CarIn))
        ((CarOut)(CarOut))
        ((Q)(Q))
      )
    )
  )
  (_instantiation DD18 0 232 (_component Memory )
    (_port
      ((Adr)(BUS8))
      ((RD)(N3))
      ((InstrCom)(BUS10))
      ((MrOut)(N1))
    )
    (_use (_entity . memory)
      (_port
        ((Adr)(Adr))
        ((RD)(RD))
        ((MrOut)(MrOut))
        ((InstrCom)(InstrCom))
      )
    )
  )
  (_instantiation DD19 0 233 (_component CBR )
    (_port
      ((CbrIn)(N1))
      ((InstrCom)(BUS10))
      ((Adr)(BUS6))
      ((CS)(CS))
      ((IncPC)(IncPC))
      ((Instr0)(S8))
      ((Instr1)(S4))
      ((Instr2)(S10))
      ((Inv)(S2))
      ((InvZ)(JB))
      ((IrIn)(IrIn))
      ((MarIn)(MarIn))
      ((MbrIn)(MbrIn))
      ((MbrInD)(S6))
      ((MbrOut)(MbrOut))
      ((MbrOutD)(S7))
      ((PCin)(PCin))
      ((RAIn)(RAIn))
      ((RDCIn)(RDCIn))
      ((RIn)(RIn))
      ((ROut)(ROut))
      ((RdWr)(RdWr))
      ((RzIn)(RzIn))
      ((RzOut)(RzOut))
      ((SADD)(SADD))
    )
    (_use (_entity . cbr)
      (_port
        ((InstrCom)(InstrCom))
        ((CbrIn)(CbrIn))
        ((Adr)(Adr))
        ((Instr0)(Instr0))
        ((Instr1)(Instr1))
        ((Instr2)(Instr2))
        ((PCIn)(PCin))
        ((IncPC)(IncPC))
        ((IrIn)(IrIn))
        ((MarIn)(MarIn))
        ((RdWr)(RdWr))
        ((CS)(CS))
        ((MbrIn)(MbrIn))
        ((MbrOut)(MbrOut))
        ((MbrInD)(MbrInD))
        ((MbrOutD)(MbrOutD))
        ((RzIn)(RzIn))
        ((RzOut)(RzOut))
        ((Inv)(Inv))
        ((RAIn)(RAIn))
        ((RIn)(RIn))
        ((ROut)(ROut))
        ((RDCIn)(RDCIn))
        ((SADD)(SADD))
        ((InvZ)(InvZ))
      )
    )
  )
  (_instantiation DD20 0 239 (_component PC )
    (_port
      ((AdrIn)(DataBus))
      ((CLK)(CLK))
      ((IncPC)(IncPC))
      ((PCin)(PCin))
      ((RST)(Reset))
      ((AdrOut)(BUS0))
    )
    (_use (_entity . pc)
      (_port
        ((RST)(RST))
        ((CLK)(CLK))
        ((PCIn)(PCin))
        ((IncPC)(IncPC))
        ((AdrIn)(AdrIn))
        ((AdrOut)(AdrOut))
      )
    )
  )
  (_instantiation DD21 0 241 (_component LogOR )
    (_port
      ((in1)(S5))
      ((in2)(S8))
      ((SOut)(S9))
    )
    (_use (_entity . logor)
    )
  )
  (_instantiation DD22 0 242 (_component R_1bit )
    (_port
      ((reg_in)(FC_sig))
      ((IE)(RzIn))
      ((CLK)(CLK))
      ((Zero)(S5))
      ((reg_out)(bit_outs))
    )
    (_use (_entity . r_1bit)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal FC ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal bit_out ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DataBus ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~27}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1312 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1316 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1328 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1334 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~27}~1336 0 117 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1338 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1340 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1342 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1344 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 133 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1350 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1352 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1354 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1356 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1358 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1360 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1362 0 167 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1364 0 177 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1366 0 182 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal CS ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal IncPC ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal IrIn ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal MarIn ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal MbrIn ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal MbrOut ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal JB ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal S1 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S2 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S3 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S4 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S5 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S6 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S7 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S8 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S9 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal S10 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal SR1 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal SR2 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal SR3 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal SR4 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal N1 ~extieee.std_logic_1164.std_logic 0 193 (_architecture (_uni ))))
    (_signal (_internal N2 ~extieee.std_logic_1164.std_logic 0 193 (_architecture (_uni ))))
    (_signal (_internal N3 ~extieee.std_logic_1164.std_logic 0 193 (_architecture (_uni ))))
    (_signal (_internal FC_sig ~extieee.std_logic_1164.std_logic 0 193 (_architecture (_uni ))))
    (_signal (_internal bit_outs ~extieee.std_logic_1164.std_logic 0 193 (_architecture (_uni ))))
    (_signal (_internal PCin ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal RAIn ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal RDCIn ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal RdWr ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal RIn ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal ROut ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal RzIn ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal RzOut ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal SADD ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1368 0 195 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal Adr ~std_logic_vector{7~downto~0}~1368 0 195 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1370 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal BUS2 ~std_logic_vector{5~downto~0}~1370 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS6 ~std_logic_vector{5~downto~0}~1370 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS7 ~std_logic_vector{5~downto~0}~1370 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS8 ~std_logic_vector{5~downto~0}~1370 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS11 ~std_logic_vector{5~downto~0}~1370 0 196 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 197 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal BUS10 ~std_logic_vector{27~downto~0}~13 0 197 (_architecture (_uni ))))
    (_signal (_internal BUS0 ~std_logic_vector{7~downto~0}~1368 0 198 (_architecture (_uni ))))
    (_signal (_internal BUS1 ~std_logic_vector{7~downto~0}~1368 0 198 (_architecture (_uni ))))
    (_signal (_internal BUS3 ~std_logic_vector{7~downto~0}~1368 0 198 (_architecture (_uni ))))
    (_signal (_internal BUS4 ~std_logic_vector{7~downto~0}~1368 0 198 (_architecture (_uni ))))
    (_signal (_internal BUS5 ~std_logic_vector{7~downto~0}~1368 0 198 (_architecture (_uni ))))
    (_signal (_internal MemOut ~std_logic_vector{7~downto~0}~1368 0 199 (_architecture (_uni ))))
    (_process
      (line__244(_architecture 0 0 244 (_assignment (_simple)(_alias((FC)(FC_sig)))(_target(2))(_sensitivity(29)))))
      (line__245(_architecture 1 0 245 (_assignment (_simple)(_alias((bit_out)(bit_outs)))(_target(3))(_sensitivity(30)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MPA 2 -1
  )
)
V 000044 55 1566          1463131400255 DC1
(_unit VHDL (dc1 0 3 (dc1 0 8 ))
  (_version v35)
  (_time 1463131400255 2016.05.13 12:23:20)
  (_source (\./src/dc1.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091094198)
    (_use )
  )
  (_object
    (_port (_internal Ale ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Com ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal ComAdr ~std_logic_vector{5~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 3 3 3 2 )
    (2 2 2 2 2 2 3 2 )
    (2 3 3 2 3 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 )
    (2 2 2 2 2 3 2 2 )
    (3 3 2 2 3 3 )
    (2 2 2 2 2 2 )
  )
  (_model . DC1 1 -1
  )
)
V 000044 55 1297          1463131400354 INV
(_unit VHDL (inv 0 3 (inv 0 8 ))
  (_version v35)
  (_time 1463131400353 2016.05.13 12:23:20)
  (_source (\./src/inv.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092356186)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DIn ~std_logic_vector{7~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal Inv ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DOut ~std_logic_vector{7~downto~0}~122 0 6 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . INV 1 -1
  )
)
V 000043 55 1530          1463131400457 IR
(_unit VHDL (ir 0 3 (ir 0 10 ))
  (_version v35)
  (_time 1463131400457 2016.05.13 12:23:20)
  (_source (\./src/ir.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092356279)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Command ~std_logic_vector{7~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal IRin ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal IrOut ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Com ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3)(4))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . IR 1 -1
  )
)
V 000047 55 948           1463131400576 LogAnd
(_unit VHDL (logand 0 3 (logand 0 8 ))
  (_version v35)
  (_time 1463131400575 2016.05.13 12:23:20)
  (_source (\./src/logAnd.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091094405)
    (_use )
  )
  (_object
    (_port (_internal in1 ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal in2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Sout ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . LogAnd 1 -1
  )
)
V 000046 55 944           1463131400679 LogOR
(_unit VHDL (logor 0 3 (logor 0 8 ))
  (_version v35)
  (_time 1463131400678 2016.05.13 12:23:20)
  (_source (\./src/logOr.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091094483)
    (_use )
  )
  (_object
    (_port (_internal in1 ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal in2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SOut ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . LogOR 1 -1
  )
)
V 000044 55 1781          1463131400946 MAR
(_unit VHDL (mar 0 3 (mar 0 10 ))
  (_version v35)
  (_time 1463131400945 2016.05.13 12:23:20)
  (_source (\./src/mar.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092356557)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal MarIn ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal AdrIn ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal AdrOut ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal reg ~std_logic_vector{7~downto~0}~13 0 11 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1))(_read(2)(3)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . MAR 1 -1
  )
)
V 000044 55 2095          1463131401080 MBR
(_unit VHDL (mbr 0 3 (mbr 0 13 ))
  (_version v35)
  (_time 1463131401079 2016.05.13 12:23:21)
  (_source (\./src/mbr.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092356678)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal MbrIn ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal MbrOut ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal MbrInD ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal MbrOutD ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DataIn ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DataOut ~std_logic_vector{7~downto~0}~122 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal reg ~std_logic_vector{7~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0)(1))(_read(5)(4)(3)(2)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . MBR 1 -1
  )
)
V 000047 55 10607         1463131401219 Memory
(_unit VHDL (memory 0 4 (memory 0 10 ))
  (_version v35)
  (_time 1463131401219 2016.05.13 12:23:21)
  (_source (\./src/memory.vhdl\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092356836)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Adr ~std_logic_vector{5~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal RD ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal MrOut ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~27}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_port (_internal InstrCom ~std_logic_vector{0~to~27}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~27}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_type (_internal MemoryType 0 11 (_array ~std_logic_vector{0~to~27}~13 ((_to (i 0)(i 59))))))
    (_signal (_internal Memory MemoryType 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(4(0))))))
      (line__15(_architecture 1 0 15 (_assignment (_simple)(_target(4(1))))))
      (line__16(_architecture 2 0 16 (_assignment (_simple)(_target(4(2))))))
      (line__17(_architecture 3 0 17 (_assignment (_simple)(_target(4(3))))))
      (line__18(_architecture 4 0 18 (_assignment (_simple)(_target(4(4))))))
      (line__19(_architecture 5 0 19 (_assignment (_simple)(_target(4(5))))))
      (line__20(_architecture 6 0 20 (_assignment (_simple)(_target(4(6))))))
      (line__22(_architecture 7 0 22 (_assignment (_simple)(_target(4(7))))))
      (line__23(_architecture 8 0 23 (_assignment (_simple)(_target(4(8))))))
      (line__24(_architecture 9 0 24 (_assignment (_simple)(_target(4(9))))))
      (line__25(_architecture 10 0 25 (_assignment (_simple)(_target(4(10))))))
      (line__26(_architecture 11 0 26 (_assignment (_simple)(_target(4(11))))))
      (line__27(_architecture 12 0 27 (_assignment (_simple)(_target(4(12))))))
      (line__28(_architecture 13 0 28 (_assignment (_simple)(_target(4(13))))))
      (line__30(_architecture 14 0 30 (_assignment (_simple)(_target(4(14))))))
      (line__31(_architecture 15 0 31 (_assignment (_simple)(_target(4(15))))))
      (line__32(_architecture 16 0 32 (_assignment (_simple)(_target(4(16))))))
      (line__33(_architecture 17 0 33 (_assignment (_simple)(_target(4(17))))))
      (line__34(_architecture 18 0 34 (_assignment (_simple)(_target(4(18))))))
      (line__35(_architecture 19 0 35 (_assignment (_simple)(_target(4(19))))))
      (line__36(_architecture 20 0 36 (_assignment (_simple)(_target(4(20))))))
      (line__37(_architecture 21 0 37 (_assignment (_simple)(_target(4(21))))))
      (line__38(_architecture 22 0 38 (_assignment (_simple)(_target(4(22))))))
      (line__39(_architecture 23 0 39 (_assignment (_simple)(_target(4(23))))))
      (line__40(_architecture 24 0 40 (_assignment (_simple)(_target(4(24))))))
      (line__41(_architecture 25 0 41 (_assignment (_simple)(_target(4(25))))))
      (line__42(_architecture 26 0 42 (_assignment (_simple)(_target(4(26))))))
      (line__44(_architecture 27 0 44 (_assignment (_simple)(_target(4(27))))))
      (line__45(_architecture 28 0 45 (_assignment (_simple)(_target(4(28))))))
      (line__46(_architecture 29 0 46 (_assignment (_simple)(_target(4(29))))))
      (line__47(_architecture 30 0 47 (_assignment (_simple)(_target(4(30))))))
      (line__48(_architecture 31 0 48 (_assignment (_simple)(_target(4(31))))))
      (line__49(_architecture 32 0 49 (_assignment (_simple)(_target(4(32))))))
      (line__50(_architecture 33 0 50 (_assignment (_simple)(_target(4(33))))))
      (line__51(_architecture 34 0 51 (_assignment (_simple)(_target(4(34))))))
      (line__52(_architecture 35 0 52 (_assignment (_simple)(_target(4(35))))))
      (line__53(_architecture 36 0 53 (_assignment (_simple)(_target(4(36))))))
      (line__54(_architecture 37 0 54 (_assignment (_simple)(_target(4(37))))))
      (line__55(_architecture 38 0 55 (_assignment (_simple)(_target(4(38))))))
      (line__57(_architecture 39 0 57 (_assignment (_simple)(_target(4(51))))))
      (line__58(_architecture 40 0 58 (_assignment (_simple)(_target(4(52))))))
      (line__59(_architecture 41 0 59 (_assignment (_simple)(_target(4(53))))))
      (line__60(_architecture 42 0 60 (_assignment (_simple)(_target(4(54))))))
      (line__61(_architecture 43 0 61 (_assignment (_simple)(_target(4(55))))))
      (line__62(_architecture 44 0 62 (_assignment (_simple)(_target(4(56))))))
      (line__63(_architecture 45 0 63 (_assignment (_simple)(_target(4(57))))))
      (line__64(_architecture 46 0 64 (_assignment (_simple)(_target(4(58))))))
      (line__65(_architecture 47 0 65 (_assignment (_simple)(_target(4(59))))))
      (line__66(_architecture 48 0 66 (_process (_simple)(_target(3)(2))(_sensitivity(1))(_read(4)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (3 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 )
    (2 )
    (2 2 3 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 )
    (2 )
    (2 2 3 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 )
    (2 )
    (2 2 3 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 3 2 )
    (3 3 2 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 2 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
    (2 2 3 )
    (2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 )
  )
  (_model . Memory 49 -1
  )
)
V 000044 55 2049          1463131401413 MUX
(_unit VHDL (mux 0 3 (mux 0 13 ))
  (_version v35)
  (_time 1463131401413 2016.05.13 12:23:21)
  (_source (\./src/mux.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092357199)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal IN1 ~std_logic_vector{5~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal IN2 ~std_logic_vector{5~downto~0}~122 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal IN3 ~std_logic_vector{5~downto~0}~124 0 6 (_entity (_in ))))
    (_port (_internal Adr0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Adr1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal MuxOut ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal OUT1 ~std_logic_vector{5~downto~0}~126 0 11 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6)(7))(_sensitivity(5))(_read(0)(1)(4)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
  )
  (_model . MUX 1 -1
  )
)
V 000043 55 1644          1463131401498 RA
(_unit VHDL (ra 0 3 (ra 0 11 ))
  (_version v35)
  (_time 1463131401497 2016.05.13 12:23:21)
  (_source (\./src/ra.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463091094980)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal RAIn ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DIn ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DOut ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal reg ~std_logic_vector{7~downto~0}~13 0 12 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1))(_read(4)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . RA 1 -1
  )
)
V 000044 55 2273          1463131401576 RAM
(_unit VHDL (ram 0 4 (ram 0 10 ))
  (_version v35)
  (_time 1463131401576 2016.05.13 12:23:21)
  (_source (\./src/ram.vhdl\))
  (_use (std(standard))(ieee(std_logic_signed))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092357429)
    (_use )
  )
  (_object
    (_port (_internal RdWr ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CS ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Adr ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Data ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal MemoryType 0 11 (_array ~std_logic_vector{7~downto~0}~13 ((_to (i 0)(i 8))))))
    (_signal (_internal Memory MemoryType 0 12 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__23(_architecture 0 0 23 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1)(2))(_read(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (4)
  )
  (_model . RAM 1 -1
  )
)
V 000044 55 1558          1463131401677 RDC
(_unit VHDL (rdc 0 3 (rdc 0 11 ))
  (_version v35)
  (_time 1463131401676 2016.05.13 12:23:21)
  (_source (\./src/rdc.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092357526)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Number ~std_logic_vector{7~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal RDCIn ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal R1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal R2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal R3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal R4 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(2)(3)(5)(4))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
  )
  (_model . RDC 1 -1
  )
)
V 000043 55 1958          1463131401787 R0
(_unit VHDL (r0 0 3 (r0 0 12 ))
  (_version v35)
  (_time 1463131401787 2016.05.13 12:23:21)
  (_source (\./src/ron.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092357626)
    (_use )
  )
  (_object
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RIn ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ROut ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DataIn ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DataOut ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal regist ~std_logic_vector{7~downto~0}~13 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(4)(3)(2)(5)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . R0 1 -1
  )
)
V 000043 55 1956          1463131401888 RZ
(_unit VHDL (rz 0 3 (rz 0 12 ))
  (_version v35)
  (_time 1463131401888 2016.05.13 12:23:21)
  (_source (\./src/rz.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092357739)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DIn ~std_logic_vector{7~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal RZOut ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal RZIn ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal InvZ ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal DOut ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal regist ~std_logic_vector{7~downto~0}~13 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6)(7))(_sensitivity(1)(2))(_read(5)(4)(0)(3)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RZ 1 -1
  )
)
V 000047 55 1242          1463131401965 R_1bit
(_unit VHDL (r_1bit 0 3 (r_1bit 0 8 ))
  (_version v35)
  (_time 1463131401964 2016.05.13 12:23:21)
  (_source (\./src/r_1bit.vhdl\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463092357845)
    (_use )
  )
  (_object
    (_port (_internal reg_in ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal IE ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal reg_out ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal regist ~extieee.std_logic_1164.std_logic 0 9 (_architecture (_uni ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(4)(5))(_sensitivity(2))(_read(1)(3)(0)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . R_1bit 1 -1
  )
)
