
/////////////////////////////////////////////////////////////////////////////
//
// Copyright (C) 2013-2021 Efinix Inc. All rights reserved.
//
// Description:
// Example top file for ti60f225 dev kit OOB design
//
// Language:  Verilog 2001
//Ti60f225_sc431hai2hdmi_v6：
//使用了最新版本的framebuffer_v3;
// ------------------------------------------------------------------------------

/////////////////////////////////////////////////////////////////////////////////
//`define SOFT_TAP 1
`include "ddr3_controller/ddr3_parameter.vh"
// `include "define.v"

module ti60f225_oob_top #(

	parameter                       RANK_RATIO         = 1,       // # of unique CS outputs per rank
	parameter                       ASYN_AXI_CLK       = `ASYN_AXI_CLK, 
	parameter                       RANKS              = `RANKS,
	parameter                       CK_WIDTH           = `CK_WIDTH,       // # of CK/CK# outputs to memory   
	parameter                       CKE_WIDTH          = `CKE_WIDTH,       // # of cke outputs
	parameter                       CS_WIDTH           = `CS_WIDTH,       // # of unique CS outputs
	parameter                       BANK_WIDTH         = `BANK_WIDTH,       // # of bank bits
	parameter                       ROW_WIDTH          = `ROW_WIDTH,       // DRAM address bus width
	parameter                       COL_WIDTH          = `COL_WIDTH,      // column address width
	parameter                       DM_WIDTH           = `DM_WIDTH,       // # of DM (data mask)
	parameter                       DQS_WIDTH          = `DQS_WIDTH,       // # of DQS (strobe)
	parameter                       DQ_WIDTH           = `DQ_WIDTH,      // # of DQ (data)
	parameter                       ODT_WIDTH          = `ODT_WIDTH,
	parameter                       DQ_CNT_WIDTH       = `DQ_CNT_WIDTH,       // = ceil(log2(DQ_WIDTH))
	parameter                       DQS_CNT_WIDTH      = `DQS_CNT_WIDTH,       // = ceil(log2(DQS_WIDTH))  
	parameter                       DRAM_WIDTH         = `DRAM_WIDTH,       // # of DQ per DQS   
	parameter                       DATA_WIDTH         = `DATA_WIDTH,
	parameter                       ADDR_WIDTH         = `ADDR_WIDTH,    
	parameter                       AXI_ID_WIDTH       = `AXI_ID_WIDTH,
	parameter                       AXI_ADDR_WIDTH     = `AXI_ADDR_WIDTH,
	parameter                       AXI_DATA_WIDTH     = `AXI_DATA_WIDTH
)
(

  (* syn_peri_port = 0 *) input jtag_inst1_CAPTURE,
  (* syn_peri_port = 0 *) input jtag_inst1_DRCK,
  (* syn_peri_port = 0 *) input jtag_inst1_RESET,
  (* syn_peri_port = 0 *) input jtag_inst1_RUNTEST,
  (* syn_peri_port = 0 *) input jtag_inst1_SEL,
  (* syn_peri_port = 0 *) input jtag_inst1_SHIFT,
  (* syn_peri_port = 0 *) input jtag_inst1_TCK,
  (* syn_peri_port = 0 *) input jtag_inst1_TDI,
  (* syn_peri_port = 0 *) input jtag_inst1_TMS,
  (* syn_peri_port = 0 *) input jtag_inst1_UPDATE,
  (* syn_peri_port = 0 *) output jtag_inst1_TDO,

   //Clocks 
	input	wire	i_arstn,
    // Sobel 边缘检测阈值按键（低有效）
    input	wire	i_key0_n,   // KEY0 @GPIOL_07 : 阈值 +64
    input	wire	i_key1_n,   // KEY3 @GPIOL_03 : 阈值 -64
    input	wire	i_mipi_rx_pclk,
    input wire  vid_clk_dvi2,
    input wire hdmi_tx_slow_clk,
    input wire CLK_5M,
    input  wire CLK_25M,
	output  wire    pll_inst1_RSTN,
	input	wire	i_pll_locked,
	input 	wire  	pll_locked,
	output  wire    pll_inst4_RSTN,
	input   wire    pll_inst4_LOCKED,
	output  wire  	USER_PLL_RSTN,
    output 	wire 	DDR3_PLL_RSTN,
	input 	wire  	user_pll_locked,
    //CSI Interface
    input	 wire		io_cam_sda_IN,
    output wire   io_cam_sda_OUT,
    output wire		io_cam_sda_OE,

    output io_cam_scl_OUT,
    input io_cam_scl_IN,
    output io_cam_scl_OE,

    output	wire		o_cam_rst_p,
    
    input	wire		i_cam_ck_LP_P_IN,
    input	wire		i_cam_ck_LP_N_IN,
    output	wire		o_cam_ck_HS_TERM,
    output	wire		o_cam_ck_HS_ENA,
    input	wire		i_cam_ck_CLKOUT,
    
    input	wire	[7:0]			cam_d0_HS_IN,
    input	  wire		      cam_d0_LP_P_IN,
    input	  wire		      cam_d0_LP_N_IN,
    output	wire		      cam_d0_HS_TERM,
    output	wire		      cam_d0_HS_ENA,
    output	wire		      cam_d0_RST,
    output	wire		      cam_d0_FIFO_RD,
    input	  wire		      cam_d0_FIFO_EMPTY,
    
    input 	wire	[7:0]			cam_d1_HS_IN,
    input	  wire		        cam_d1_LP_P_IN,
    input	  wire		        cam_d1_LP_N_IN,
    output	wire		        cam_d1_HS_TERM,
    output	wire		        cam_d1_HS_ENA,
    output	wire		        cam_d1_RST,
    output	wire		        cam_d1_FIFO_RD,
    input	  wire		        cam_d1_FIFO_EMPTY,
    
    input 	wire	[7:0]			cam_d2_HS_IN,
    input	  wire		        cam_d2_LP_P_IN,
    input	  wire		        cam_d2_LP_N_IN,
    output	wire		        cam_d2_HS_TERM,
    output	wire		        cam_d2_HS_ENA,
    output	wire		        cam_d2_RST,
    output	wire		        cam_d2_FIFO_RD,
    input	  wire		        cam_d2_FIFO_EMPTY,  
   
    input 	wire	[7:0]			cam_d3_HS_IN,
    input	  wire		        cam_d3_LP_P_IN,
    input	  wire		        cam_d3_LP_N_IN,
    output	wire		        cam_d3_HS_TERM,
    output	wire		        cam_d3_HS_ENA,
    output	wire		        cam_d3_RST,
    output	wire		        cam_d3_FIFO_RD,
    input	  wire		        cam_d3_FIFO_EMPTY,

	
	input 					tx_cal_clk_90edge,
  	input 					rx_cal_clk,
  	input 					tx_cal_clk,
	input                              core_clk,     // CORE CLK @ 100MHz
	input                              sdram_clk,    // SDRAM CK @ 400MHz
	// PLL status flags  
	output [2:0]                       pll_shift,  
	output [4:0]                       pll_shift_sel,
	output                             pll_shift_ena,  
	// memory interface ports
	output                             ddr_ck_hi,
	output                             ddr_ck_lo,
	output                             ddr_reset_n,
	output [CKE_WIDTH-1:0]             ddr_cke,     
	output [ROW_WIDTH-1:0]             ddr_addr,
	output [BANK_WIDTH-1:0]            ddr_ba,
	output                             ddr_cas_n,
 
	output [CS_WIDTH*RANK_RATIO-1:0]   ddr_cs_n,
	output                             ddr_ras_n,
	output                             ddr_we_n,
	
	input  [DQS_WIDTH-1:0]             ddr_dqs_in_hi,
	input  [DQS_WIDTH-1:0]             ddr_dqs_in_lo,
	input  [DQ_WIDTH-1:0]              ddr_dq_in_hi,
	input  [DQ_WIDTH-1:0]              ddr_dq_in_lo,
	
	output [DQS_WIDTH-1:0]             ddr_dqs_oe,
	output [DQS_WIDTH-1:0]             ddr_dqs_oe_n,
	output [DQ_WIDTH-1:0]              ddr_dq_oe,  
	output [DQS_WIDTH-1:0]             ddr_dqs_out_hi,
	output [DQS_WIDTH-1:0]             ddr_dqs_out_lo,
	output [DQ_WIDTH-1:0]              ddr_dq_out_hi,
	output [DQ_WIDTH-1:0]              ddr_dq_out_lo,
	output [DM_WIDTH-1:0]              ddr_dm_hi,
	output [DM_WIDTH-1:0]              ddr_dm_lo,
	output [ODT_WIDTH-1:0]             ddr_odt,

       //LED
       output [3:0] led,

       // MIPI DSI
       input	wire	                     i_mipi_tx_pclk		,
       output	wire	                     mipi_dp_clk_LP_P_OUT		,
       output	wire	                     mipi_dp_clk_LP_N_OUT		,
       output	wire	[7:0] 	              mipi_dp_clk_HS_OUT		,
       output	wire	                     mipi_dp_clk_HS_OE		,
       output	wire	                     mipi_dp_data3_LP_P_OUT	,
       output	wire	                     mipi_dp_data2_LP_P_OUT	,
       output	wire	                     mipi_dp_data1_LP_P_OUT	,
       output	wire	                     mipi_dp_data0_LP_P_OUT	,
       output	wire	                     mipi_dp_data3_LP_N_OUT	,
       output	wire	                     mipi_dp_data2_LP_N_OUT	,
       output	wire	                     mipi_dp_data1_LP_N_OUT	,
       output	wire	                     mipi_dp_data0_LP_N_OUT	,
       output	wire	[7:0] 	              mipi_dp_data0_HS_OUT	       ,
       output	wire	[7:0] 	              mipi_dp_data1_HS_OUT	       ,
       output	wire	[7:0] 	              mipi_dp_data2_HS_OUT	       ,
       output	wire	[7:0] 	              mipi_dp_data3_HS_OUT	       ,
       output	wire	                     mipi_dp_data3_HS_OE		,
       output	wire	                     mipi_dp_data2_HS_OE		,
       output	wire	                     mipi_dp_data1_HS_OE		,
       output	wire	                     mipi_dp_data0_HS_OE		,

       output	wire	                     mipi_dp_clk_RST		,
       output	wire	                     mipi_dp_data0_RST		,
       output	wire	                     mipi_dp_data1_RST		,
       output	wire	                     mipi_dp_data2_RST		,
       output	wire	                     mipi_dp_data3_RST		,
       output	wire	                     mipi_dp_clk_LP_P_OE		,
       output	wire	                     mipi_dp_clk_LP_N_OE		,
       output	wire	                     mipi_dp_data3_LP_P_OE	,
       output	wire	                     mipi_dp_data3_LP_N_OE	,
       output	wire	                     mipi_dp_data2_LP_P_OE	,
       output	wire	                     mipi_dp_data2_LP_N_OE	,
       output	wire	                     mipi_dp_data1_LP_P_OE	,
       output	wire	                     mipi_dp_data1_LP_N_OE	,
       output	wire	                     mipi_dp_data0_LP_P_OE	,
       output	wire	                     mipi_dp_data0_LP_N_OE	,

       input  wire	                     mipi_dp_data0_LP_P_IN	,
       input  wire	                     mipi_dp_data0_LP_N_IN	,
       output	wire	                     LCD_RST_P			,
       output wire                        LCD_POWER			,

       // hdmi interface

    output tmds_tx_clk_TX_OE,
    output [9:0] tmds_tx_clk_TX_DATA,
    output tmds_tx_clk_TX_RST,
    output tmds_tx_data0_TX_OE,
    output [9:0] tmds_tx_data0_TX_DATA,
    output tmds_tx_data0_TX_RST,
    output tmds_tx_data1_TX_OE,
    output [9:0] tmds_tx_data1_TX_DATA,
    output tmds_tx_data1_TX_RST,
    output tmds_tx_data2_TX_OE,
    output [9:0] tmds_tx_data2_TX_DATA,
    output tmds_tx_data2_TX_RST


);

function integer log2;
	input	integer	val;
	integer	i;
	begin
		log2 = 0;
		for (i=0; 2**i<val; i=i+1)
			log2 = i+1;
	end
endfunction


//===============================================================================
//localparam
//===============================================================================
localparam WR_FIFO_DEPTH  = 1024;
localparam RD_FIFO_DEPTH  = 1024;

// localparam	MAX_HRES		= 12'd1920;
// localparam	MAX_VRES		= 12'd1080;
// localparam	HSP			= 8'd2;
// localparam	HBP			= 8'd88;
// localparam	HFP			= 8'd120;
// localparam	VSP			= 8'd2;
// localparam	VBP			= 8'd20;
// localparam	VFP			= 8'd20;

localparam MAX_HRES = 1920;
localparam HFP      = 88;
localparam HSP      = 44;
localparam HBP      = 148;

localparam MAX_VRES = 1080;
localparam VFP      = 4;
localparam VSP      = 5;
localparam VBP      = 36;

//================ Sobel 边缘检测参数 ================
localparam [11:0] EDGE_THRESHOLD      = 12'd128;
localparam [11:0] EDGE_THRESHOLD_STEP = 12'd32;    // 步进 32（原 64 太粗）
localparam [11:0] EDGE_THRESHOLD_MIN  = 12'd32;    // 下限 32，避免降到 0 导致整屏全白
localparam [11:0] EDGE_THRESHOLD_MAX  = 12'd4032;  // 上限不变
// display_mode=1 → edge_pipeline 输出「全帧二值边缘」，供分屏合成器使用
// （=0 时输出左半原图/右半边缘，合成器无法同时拿到全帧原图与全帧边缘）
localparam        EDGE_DISPLAY_MODE   = 1'b1;
//===============================================================================
//signal
//===============================================================================
   
wire                              app_sr_active;
wire                              app_ref_ack;
wire                              app_zq_ack;
wire                              cal_done;

// Slave Interface Write Address Ports
wire [AXI_ID_WIDTH-1:0]           s_axi_awid;
wire [AXI_ADDR_WIDTH-1:0]         s_axi_awaddr;
wire [7:0]                        s_axi_awlen;
wire [2:0]                        s_axi_awsize;
wire [1:0]                        s_axi_awburst;
wire [0:0]                        s_axi_awlock;
wire [3:0]                        s_axi_awcache;
wire [2:0]                        s_axi_awprot;
wire                              s_axi_awvalid;
wire                              s_axi_awready;
// Slave Interface Write Data Ports
wire [AXI_DATA_WIDTH-1:0]         s_axi_wdata;
wire [(AXI_DATA_WIDTH/8)-1:0]     s_axi_wstrb;
wire                              s_axi_wlast;
wire                              s_axi_wvalid;
wire                              s_axi_wready;
// Slave Interface Write Response Ports
wire                              s_axi_bready;
wire [AXI_ID_WIDTH-1:0]           s_axi_bid;
wire [1:0]                        s_axi_bresp;
wire                              s_axi_bvalid;
// Slave Interface Read Address Ports
wire [AXI_ID_WIDTH-1:0]           s_axi_arid;
wire [AXI_ADDR_WIDTH-1:0]         s_axi_araddr;
wire [7:0]                        s_axi_arlen;
wire [2:0]                        s_axi_arsize;
wire [1:0]                        s_axi_arburst;
wire [0:0]                        s_axi_arlock;
wire [3:0]                        s_axi_arcache;
wire [2:0]                        s_axi_arprot;
wire                              s_axi_arvalid;
wire                              s_axi_arready;
// Slave Interface Read Data Ports
wire                              s_axi_rready;
wire [AXI_ID_WIDTH-1:0]           s_axi_rid;
wire [AXI_DATA_WIDTH-1:0]         s_axi_rdata;
wire [1:0]                        s_axi_rresp;
wire                              s_axi_rlast;
wire                              s_axi_rvalid;




////////////////////////////////////////////////////////////////
// System & Debugger
wire    w_arstn;
// wire	w_sysclk_mcu_arstn;
// wire	w_sysclk_mcu_arst;
wire	w_mipi_rx_pclk_arstn;
wire	w_mipi_rx_pclk_arst;

wire		       w_mipi_rx_vs;
wire		       w_mipi_rx_hs;
wire	       w_mipi_rx_de;
wire	[63:0]			w_mipi_rx_data	;

wire					io_systemReset;



//===================================================================================================
//reset module
//===================================================================================================

assign w_arstn  		       = i_pll_locked & pll_locked & user_pll_locked;
assign pll_inst1_RSTN  		= i_arstn;
assign USER_PLL_RSTN      		= i_arstn;
assign mipi_dsi_tx_pll_RSTN 	= i_arstn;
assign DDR3_PLL_RSTN 		= i_arstn;
reset_ctrl
#(
	.NUM_RST		(2),
	.CYCLE			(1),
	.IN_RST_ACTIVE	(4'b00),
	.OUT_RST_ACTIVE	(4'b10)
)
inst_reset_ctrl
(
	.i_arst		({2{w_arstn}}),//({{4{i_pll_locked}},                  {2{i_arstn}}}),
	.i_clk			({2{i_mipi_rx_pclk}}),
	.o_srst		({w_mipi_rx_pclk_arst, w_mipi_rx_pclk_arstn})
);



reg [25:0] cnt = 'd0;
always @( posedge core_clk)
begin 
       cnt <= cnt + 1'b1;
end
assign led[0]  = cal_done ? cnt[24] : 1'b0;
assign led[3:1] = 3'b000;                    // 阈值档位光柱已取消（用户反馈观感不佳）

//========================================================================================================
//MIPI RX
//========================================================================================================
wire i_mipi_clk ;
assign i_mipi_clk = core_clk;

		assign	cam_d0_RST		= 1'b0;
		assign	cam_d1_RST		= 1'b0;
		assign  cam_d2_RST = 1'b0;
    assign  cam_d3_RST = 1'b0;
	
wire [15:0] mipi_debug_out;
		

		csi_rx_controller inst_efx_csi2_rx
		(
              .reset_n			(i_arstn),
              .clk				(i_mipi_clk),
              .reset_byte_HS_n	(i_arstn),
              .clk_byte_HS		  (i_cam_ck_CLKOUT),
              .reset_pixel_n		(w_mipi_rx_pclk_arstn),
              .clk_pixel			  (i_mipi_rx_pclk),
              
              .Rx_LP_CLK_P		  (i_cam_ck_LP_P_IN),
              .Rx_LP_CLK_N		  (i_cam_ck_LP_N_IN),
              .Rx_HS_enable_C		(o_cam_ck_HS_ENA),
              .LVDS_termen_C		(o_cam_ck_HS_TERM),
              
              .Rx_LP_D_P			({cam_d3_LP_P_IN, cam_d2_LP_P_IN, cam_d1_LP_P_IN, cam_d0_LP_P_IN}),//(r_mipi_rx_data_LP_P_IN_2P),
              .Rx_LP_D_N			({cam_d3_LP_N_IN, cam_d2_LP_N_IN, cam_d1_LP_N_IN, cam_d0_LP_N_IN}),//(r_mipi_rx_data_LP_N_IN_2P),
              .Rx_HS_D_0			(cam_d0_HS_IN),//(r_mipi_rx_data_HS_IN_2P[0*8+:8]),
              .Rx_HS_D_1			(cam_d1_HS_IN),//(r_mipi_rx_data_HS_IN_2P[1*8+:8]),
              .Rx_HS_D_2			(cam_d2_HS_IN),
              .Rx_HS_D_3			(cam_d3_HS_IN),
              .Rx_HS_D_4			(),
              .Rx_HS_D_5			(),
              .Rx_HS_D_6			(),
              .Rx_HS_D_7			(),
              .Rx_HS_enable_D		({cam_d3_HS_ENA    ,cam_d2_HS_ENA    ,cam_d1_HS_ENA    ,cam_d0_HS_ENA    }),//( w_cam_d_HS_ENA),
              .LVDS_termen_D		({cam_d3_HS_TERM   ,cam_d2_HS_TERM   ,cam_d1_HS_TERM   ,cam_d0_HS_TERM   }),
              .fifo_rd_enable		({cam_d3_FIFO_RD   ,cam_d2_FIFO_RD   ,cam_d1_FIFO_RD   ,cam_d0_FIFO_RD   }),
              .fifo_rd_empty		({cam_d3_FIFO_EMPTY,cam_d2_FIFO_EMPTY,cam_d1_FIFO_EMPTY,cam_d0_FIFO_EMPTY}),
              .DLY_enable_D		       (),
              .DLY_inc_D			(),
              .u_dly_enable_D		(),
              .u_dly_inc_D		       (),
              
              .axi_clk			(1'b0),
              .axi_reset_n		       (1'b0),
              .axi_awaddr			(6'b0),
              .axi_awvalid		       (1'b0),
              .axi_awready		       (),
              .axi_wdata			(32'b0),
              .axi_wvalid			(1'b0),
              .axi_wready			(),
              
              .axi_bvalid			(),
              .axi_bready			(1'b0),
              .axi_araddr			(6'b0),
              .axi_arvalid		       (1'b0),
              .axi_arready		       (),
              .axi_rdata			(),
              .axi_rvalid			(),
              .axi_rready			(1'b1),
              
              .hsync_vc0			(w_mipi_rx_hs),
              .hsync_vc1			(),
              .hsync_vc2			(),
              .hsync_vc3			(),
              .vsync_vc0			(w_mipi_rx_vs),
              .vsync_vc1			(),
              .vsync_vc2			(),
              .vsync_vc3			(),
              .vc				(),
              .word_count			(),
              .shortpkt_data_field        (),
              .datatype			(),
              .pixel_per_clk		(),
              .pixel_data			(w_mipi_rx_data),
              .pixel_data_valid	       (w_mipi_rx_de),
              .irq				(),
              .mipi_debug_out(mipi_debug_out)
		);

//     wire		       w1_mipi_rx_vs;
// wire		       w1_mipi_rx_hs;
// wire	       w1_mipi_rx_de;
// wire	[39:0]			w1_mipi_rx_data	;
// sensor_clipper  sensor_clipper_inst (
//     .clk(i_mipi_rx_pclk),
//     .i_vs(w_mipi_rx_vs),
//     .i_hs(w_mipi_rx_hs),
//     .i_de(w_mipi_rx_de),
//     .i_dat(w_mipi_rx_data[39:0]),

//     .o_hs(w1_mipi_rx_hs),
//     .o_vs(w1_mipi_rx_vs),
//     .o_de(w1_mipi_rx_de),
//     .o_dat(w1_mipi_rx_data)
   
//   );


wire mdebug_pixel_fifo_full     = mipi_debug_out[0] ;
wire mdebug_pixel_fifo_empty    = mipi_debug_out[1] ;
wire mdebug_crc_error           = mipi_debug_out[2] ;
wire mdebug_ecc_1bit_error      = mipi_debug_out[3] ;
wire mdebug_ecc_2bit_error      = mipi_debug_out[4] ;
wire mdebug_undersize_pkt_error = mipi_debug_out[5] ;
wire mdebug_line_vc0_error      = mipi_debug_out[6] ;
wire mdebug_frame_vc0_error    = mipi_debug_out[10];   
wire mdebug_receive_error      = mipi_debug_out[14];


//========================================================================================================
//
//========================================================================================================
		

//*************** imx219 config********************/
// mipi_config_imx219_top u_config_imx219(
// 										.i_sys_clk(CLK_5M)    	,    /////48M 
// 										.sys_rstn(vid_rst_n )    ,
// 										.o_sen_rst_n(o_cam_rstn)  	,
										
										// .o_iic_sda_OE(io_cam_sda_OE) ,
										// .i_iic_sda(io_cam_sda_IN)   	,
										// .o_iic_sda(io_cam_sda_OUT)   	,
										// .o_iic_scl(io_cam_scl)    	
										// ); 	

wire scl_padoen_o;
wire sda_padoen_o;


reg [12:0] i2c_rst_cnt = '0;

always @( posedge CLK_5M or negedge w_arstn )
begin
    if( !w_arstn )
       i2c_rst_cnt <= 'd0;
    else 
       i2c_rst_cnt <= i2c_rst_cnt[12] ? i2c_rst_cnt : i2c_rst_cnt + 1'b1;
end
wire i2c_rst_n = i2c_rst_cnt[12];

i2c_master_ctrl_top u2_i2c_master_ctrl_top(
  /*i*/.clk			(CLK_5M		),
  /*i*/.rst_n			(i2c_rst_n		),
  /*i*/.scl_pad_i     (io_cam_scl_IN),//(1'b1),
  /*o*/.scl_pad_o     (io_cam_scl_OUT),
  /*o*/.scl_padoen_o  (scl_padoen_o),
  /*i*/.sda_pad_i     (io_cam_sda_IN),
  /*o*/.sda_pad_o     (io_cam_sda_OUT),
  /*o*/.sda_padoen_o  (sda_padoen_o)
  
  );
assign o_cam_rst_p = ~w_arstn;
assign io_cam_scl_OE = ~scl_padoen_o;
assign io_cam_sda_OE = ~sda_padoen_o;

//=====================================================================================
//frame buffer
//=====================================================================================
wire [7:0] 	ch0_r;
wire [7:0]    ch0_g;
wire [7:0]    ch0_b;
wire ch0_vs;
wire ch0_hs;
wire ch0_de;
// IMX219
  frame_buffer #(
.I_VID_WIDTH         (32),
.O_VID_WIDTH         (16),
.START_ADDR          (32'h00000        ),
.AXI_DATA_WIDTH      ( AXI_DATA_WIDTH	),
.AXI_ADDR_WIDTH      ( AXI_ADDR_WIDTH	),
.WR_FIFO_DEPTH	      ( 1024		),    
.RD_FIFO_DEPTH 	      ( 1024 	),
.BURST_LEN  	       (127),
.FB_NUM	            (3),
.MAX_VID_WIDTH	    (960) ,
.MAX_VID_HIGHT	    (1080) 


)checker0(
       .axi_clk		(core_clk 	        ),
       .rst_n			(vid_rst_n   ),

/*i*/.i_clk			(i_mipi_rx_pclk      ),
/*i*/.i_vs			(w_mipi_rx_vs	),
/*i*/.i_de			(w_mipi_rx_de & w_mipi_rx_hs	),
/*i*/.vin 			({w_mipi_rx_data[39:32],w_mipi_rx_data[29:22],w_mipi_rx_data[19:12],w_mipi_rx_data[9:2]}	),
                     
/*i*/.o_clk			(vid_clk_dvi2),//(i_mipi_rx_pclk	),
/*i*/.o_hs    		(ch0_hs		),			
/*i*/.o_vs    		(ch0_vs		),			
/*i*/.o_de    		(ch0_de		),			
/*i*/.vout    		({ch0_g,ch0_b}	),//ch0_r,

/*i*/.H_FRONT_PORCH (HFP/2  		),//
/*i*/.H_SYNC 	 	    (HSP/2	 	),///2
/*i*/.H_VALID 	 	  (MAX_HRES/2     ),//		
/*i*/.H_BACK_PORCH	(HBP/2		),//		
/*i*/.V_FRONT_PORCH (VFP  		),//		
/*i*/.V_SYNC 	 	    (VSP 	 	),//		
/*i*/.V_VALID 	 	  (MAX_VRES     ),//		
/*i*/.V_BACK_PORCH	(VBP		),//		

       .awid			(s_axi_awid	),      
       .awaddr		(s_axi_awaddr	),
       .awlen			(s_axi_awlen	),
       .awsize		(s_axi_awsize	),
       .awburst		(s_axi_awburst),
       .awprot    (s_axi_awprot ),
       .awcache   (s_axi_awcache),
       .awlock		(s_axi_awlock	),
       .awvalid		(s_axi_awvalid),
       .awready		(s_axi_awready),

       .arid			(s_axi_arid	  ),
       .araddr		(s_axi_araddr	),
       .arlen			(s_axi_arlen	),
       .arsize		(s_axi_arsize	),
       .arburst 	(s_axi_arburst),

       .arprot    (s_axi_arprot ),
       .arcache   (s_axi_arcache),
       .arlock 		(s_axi_arlock	),
       .arvalid		(s_axi_arvalid),
       .arready		(s_axi_arready),

       .wdata			(s_axi_wdata	),
       .wstrb			(s_axi_wstrb	),
       .wlast			(s_axi_wlast	),
       .wvalid		(s_axi_wvalid	),
       .wready		(s_axi_wready	),


       .rid			  (s_axi_rid	),
       .rdata			(s_axi_rdata	),
       .rlast			(s_axi_rlast	),
       .rvalid 		(s_axi_rvalid	),
       .rready		(s_axi_rready	),
       .rresp			(s_axi_rresp	),

       .bid			  (s_axi_bid	),
       .bvalid		(s_axi_bvalid	),
       .bready	  (s_axi_bready	)
);


ddr3_top                 u_ddr3_top
(

.axi_clk                (core_clk            ),
.core_clk               (core_clk            ),
.sdram_clk              (sdram_clk           ),  
.rx_cal_clk             (rx_cal_clk          ),
.tx_cal_clk             (tx_cal_clk          ),
.tx_cal_clk_90edge      (tx_cal_clk_90edge   ),
.rstn                   (w_arstn             ),      
.pll_shift              (pll_shift           ),
.pll_shift_sel          (pll_shift_sel       ),
.pll_shift_ena          (pll_shift_ena       ),       
///////////////DDR BUS
.ddr_ck_hi              (ddr_ck_hi           ),
.ddr_ck_lo              (ddr_ck_lo           ),
.ddr_cke                (ddr_cke             ),    
.ddr_reset_n            (ddr_reset_n         ),
.ddr_cs_n               (ddr_cs_n            ),
.ddr_ras_n              (ddr_ras_n           ),
.ddr_cas_n              (ddr_cas_n           ),
.ddr_we_n               (ddr_we_n            ),     
.ddr_addr               (ddr_addr            ),
.ddr_ba                 (ddr_ba              ),

.ddr_dqs_oe             (ddr_dqs_oe          ),
.ddr_dqs_oe_n           (ddr_dqs_oe_n        ),
.ddr_dq_oe              (ddr_dq_oe           ),
.ddr_dqs_in_hi          (ddr_dqs_in_hi       ),
.ddr_dqs_in_lo          (ddr_dqs_in_lo       ),
.ddr_dq_in_hi           (ddr_dq_in_hi        ),
.ddr_dq_in_lo           (ddr_dq_in_lo        ),

.ddr_dqs_out_hi         (ddr_dqs_out_hi      ),
.ddr_dqs_out_lo         (ddr_dqs_out_lo      ),
.ddr_dq_out_hi          (ddr_dq_out_hi       ),
.ddr_dq_out_lo          (ddr_dq_out_lo       ),

.ddr_dm_hi              (ddr_dm_hi           ),
.ddr_dm_lo              (ddr_dm_lo           ),
.ddr_odt                (ddr_odt             ),

// Application interface ports
.app_sr_req                     (1'b0),
.app_ref_req                    (1'b0),
.app_zq_req                     (1'b0),
.app_sr_active                  (app_sr_active),
.app_ref_ack                    (app_ref_ack),
.app_zq_ack                     (app_zq_ack),

// Slave Interface Write Address Ports
.s_axi_awid                     (s_axi_awid        ),
.s_axi_awaddr                   (s_axi_awaddr      ),
.s_axi_awlen                    (s_axi_awlen       ),
.s_axi_awsize                   (s_axi_awsize      ),
.s_axi_awburst                  (s_axi_awburst     ),
.s_axi_awlock                   (s_axi_awlock      ),
.s_axi_awcache                  (s_axi_awcache     ),
.s_axi_awprot                   (s_axi_awprot      ),
.s_axi_awqos                    (4'h0              ),
.s_axi_awvalid                  (s_axi_awvalid     ),
.s_axi_awready                  (s_axi_awready     ),
// Slave Interface Write Data Ports
.s_axi_wdata                    (s_axi_wdata       ),
.s_axi_wstrb                    (s_axi_wstrb       ),
.s_axi_wlast                    (s_axi_wlast       ),
.s_axi_wvalid                   (s_axi_wvalid      ),
.s_axi_wready                   (s_axi_wready      ),
// Slave Interface Write Response Ports
.s_axi_bid                      (s_axi_bid         ),
.s_axi_bresp                    (s_axi_bresp       ),
.s_axi_bvalid                   (s_axi_bvalid      ),
.s_axi_bready                   (s_axi_bready      ),
// Slave Interface Read Address Ports
.s_axi_arid                     (s_axi_arid        ),
.s_axi_araddr                   (s_axi_araddr      ),
.s_axi_arlen                    (s_axi_arlen       ),
.s_axi_arsize                   (s_axi_arsize      ),
.s_axi_arburst                  (s_axi_arburst     ),
.s_axi_arlock                   (s_axi_arlock      ),
.s_axi_arcache                  (s_axi_arcache     ),
.s_axi_arprot                   (s_axi_arprot      ),
.s_axi_arqos                    (4'h0              ),
.s_axi_arvalid                  (s_axi_arvalid     ),
.s_axi_arready                  (s_axi_arready     ),
// Slave Interface Read Data Ports
.s_axi_rid                      (s_axi_rid         ),
.s_axi_rdata                    (s_axi_rdata       ),
.s_axi_rresp                    (s_axi_rresp       ),
.s_axi_rlast                    (s_axi_rlast       ),
.s_axi_rvalid                   (s_axi_rvalid      ),
.s_axi_rready                   (s_axi_rready      ),
//DEBUG       
.wrlvl_dq_check                 (wrlvl_dq_check    ) ,
.rd_level_dqs_check             (rd_level_dqs_check) ,
.init_cur_state                 (init_cur_state    ) ,
.idelay_ld                      (idelay_ld         ) ,
.mpr_rdlvl_dly                  (mpr_rdlvl_dly     ) ,
.cal_done                       (cal_done          ) 
);

//***************************************************************************
// debayer
//***************************************************************************


wire        rgb_vs;
wire        rgb_hs;
wire        rgb_de;
wire        rgb_valid;
wire [47:0] rgb_datax2;
wire [15:0] r_gain;
wire [15:0] g_gain;
wire [15:0] b_gain;

debayer_top_2to1 debayer_top
(
	.in_pclk		  (vid_clk_dvi2),//(i_mipi_rx_pclk ),
	.in_rstn		  (vid_rst_n	),
	
	.raw_vs_i		  (ch0_vs		      ),
	.raw_hs_i		  (ch0_hs		      ),
	.raw_de_i		  (ch0_de		      ),
	.raw_valid_i	(ch0_de	        ),
	.raw_datax4_i	({ch0_b,ch0_g}	),
	.r_gain       (|r_gain? r_gain:255 ),
  .g_gain       (|g_gain? g_gain:255 ),
  .b_gain       (|b_gain? b_gain:255 ),
	.rgb_vs_o		  (rgb_vs         ),
	.rgb_hs_o		  (rgb_hs         ),
	.rgb_de_o		  (rgb_de         ),
	.rgb_valid_o	(rgb_valid      ),
	.rgb_datax2_o (rgb_datax2     )//b,g,r,b,g,r
);

//==============================================================================
// Sobel 边缘检测（取自厂家 20_Ti60F225_Sobel_Edge_Demo 的 rtl/edge/）
//   输入：debayer 输出 rgb_vs/rgb_hs/rgb_de/rgb_valid/rgb_datax2（2 像素/时钟）
//   输出：edge_* 同格式，接到 HDMI(DVI) 发送通路
//   阈值：i_key0_n(GPIOL_07) +64 / i_key1_n(GPIOL_03) -64，低有效，带 20ms 消抖
//   分屏：SPLIT_PAIR = MAX_HRES/4 → 左右各半(单位:像素对, 480对=960像素)（左半原图 / 右半边缘），便于对比
//==============================================================================
wire        edge_threshold_add;
wire        edge_threshold_sub;
reg  [11:0] edge_threshold_next;
reg  [11:0] edge_threshold_r;

key_autorepeat #(
  .CLK_HZ      (100_000_000),
  .DEBOUNCE_MS (20),
  .HOLD_MS     (400),
  .REPEAT_MS   (80)
)
edge_threshold_add_ar (
  .i_clk   (core_clk),
  .i_rst_n (w_arstn),
  .i_key_n (i_key0_n),
  .o_press (edge_threshold_add)
);

key_autorepeat #(
  .CLK_HZ      (100_000_000),
  .DEBOUNCE_MS (20),
  .HOLD_MS     (400),
  .REPEAT_MS   (80)
)
edge_threshold_sub_ar (
  .i_clk   (core_clk),
  .i_rst_n (w_arstn),
  .i_key_n (i_key1_n),
  .o_press (edge_threshold_sub)
);

always @(*) begin
  edge_threshold_next = edge_threshold_r;
  if (edge_threshold_add && !edge_threshold_sub) begin
    if (edge_threshold_r > (EDGE_THRESHOLD_MAX - EDGE_THRESHOLD_STEP))
      edge_threshold_next = EDGE_THRESHOLD_MAX;
    else
      edge_threshold_next = edge_threshold_r + EDGE_THRESHOLD_STEP;
  end else if (edge_threshold_sub && !edge_threshold_add) begin
    if (edge_threshold_r < (EDGE_THRESHOLD_MIN + EDGE_THRESHOLD_STEP))
      edge_threshold_next = EDGE_THRESHOLD_MIN;      // 下限 32，不再降到 0
    else
      edge_threshold_next = edge_threshold_r - EDGE_THRESHOLD_STEP;
  end
end

always @( posedge core_clk or negedge w_arstn ) begin
  if( !w_arstn )
    edge_threshold_r <= EDGE_THRESHOLD;
  else
    edge_threshold_r <= edge_threshold_next;
end

wire        edge_vs;
wire        edge_hs;
wire        edge_de;
wire        edge_valid;
wire [47:0] edge_datax2;

//==============================================================================
// 3x3 八邻域拉普拉斯锐化（插在 Sobel 之前）
//   rgb_datax2 = {b,g,r,b,g,r} → 两个灰度 → 3x3 锐化 → 灰度复制三通道打包
//   窗口滞后 2 个像素对，de/hs/vs/valid 同步延迟 2 拍与数据对齐
//==============================================================================
localparam integer SHARP_K = 0;      // 0=不锐化 4=+50% 8=+100%  ← 临时二分测试

// 灰度计算：必须用显式 16 位中间量！
// 若直接写成 wire [7:0] g = (77*r + 150*g + 29*b) >> 8; 表达式上下文会被压到 8 位，
// 乘积溢出回绕、右移 8 位后恒为 0（曾导致 {g,g,g} 送入 edge 模块后完全没有边缘）
wire [15:0] shp_sum0 = 8'd77*rgb_datax2[7:0]   + 8'd150*rgb_datax2[15:8]  + 8'd29*rgb_datax2[23:16];
wire [15:0] shp_sum1 = 8'd77*rgb_datax2[31:24] + 8'd150*rgb_datax2[39:32] + 8'd29*rgb_datax2[47:40];
wire [7:0]  shp_g0   = shp_sum0[15:8];
wire [7:0]  shp_g1   = shp_sum1[15:8];

reg  [9:0] shp_x;
always @( posedge vid_clk_dvi2 or negedge vid_rst_n ) begin
  if( !vid_rst_n )
    shp_x <= 10'd0;
  else if( !rgb_de )
    shp_x <= 10'd0;
  else if( shp_x == 10'd959 )
    shp_x <= 10'd0;
  else
    shp_x <= shp_x + 10'd1;
end

// 行号计数器：3x3 窗口的行缓存 bank 轮换依赖它（bank = row % 3）
// 之前接常数 0 会导致只写 bank0、而读 bank1/bank2（从未写过=0），
// 上面两行恒为 0 → Lap8 正向饱和成纯白 → Sobel 无梯度 → 边缘全无
reg  [11:0] shp_row;
always @( posedge vid_clk_dvi2 or negedge vid_rst_n ) begin
  if( !vid_rst_n )
    shp_row <= 12'd0;
  else if( rgb_vs )                       // vsync 高有效 → 帧起始清零
    shp_row <= 12'd0;
  else if( rgb_de && (shp_x == 10'd959) )
    shp_row <= shp_row + 12'd1;
end

wire        shp_de;
wire [9:0]  shp_x_o;
wire [11:0] shp_row_o;
wire [15:0] shp_gray;
wire [47:0] shp_rgb;

laplacian_sharpen_2px #(
  .H_PAIRS (MAX_HRES/2),
  .ADDR_W  (10),
  .SHARP_K (SHARP_K)
) u_sharpen3x3 (
  .clk    (vid_clk_dvi2),
  .rst_n  (vid_rst_n),
  .i_de   (rgb_de),
  .i_x    (shp_x),
  .i_row  (shp_row),
  .i_gray ({shp_g1, shp_g0}),
  .i_rgb  (rgb_datax2),
  .o_de   (shp_de),
  .o_x    (shp_x_o),
  .o_row  (shp_row_o),
  .o_gray (shp_gray),
  .o_rgb  (shp_rgb)
);

// 时序信号延迟 2 拍（与 3x3 窗口的数据滞后对齐）
reg shp_de1, shp_de2, shp_hs1, shp_hs2, shp_vs1, shp_vs2, shp_va1, shp_va2;
always @( posedge vid_clk_dvi2 or negedge vid_rst_n ) begin
  if( !vid_rst_n ) begin
    shp_de1 <= 1'b0; shp_de2 <= 1'b0;
    shp_hs1 <= 1'b0; shp_hs2 <= 1'b0;
    shp_vs1 <= 1'b0; shp_vs2 <= 1'b0;
    shp_va1 <= 1'b0; shp_va2 <= 1'b0;
  end else begin
    shp_de1 <= rgb_de;    shp_de2 <= shp_de1;
    shp_hs1 <= rgb_hs;    shp_hs2 <= shp_hs1;
    shp_vs1 <= rgb_vs;    shp_vs2 <= shp_vs1;
    shp_va1 <= rgb_valid; shp_va2 <= shp_va1;
  end
end

// 灰度复制到三通道；打包顺序与 rgb_datax2 一致（高 24 位 = 第二个像素）
wire [47:0] shp_rgbx2 = { shp_gray[15:8], shp_gray[15:8], shp_gray[15:8],
                          shp_gray[7:0],  shp_gray[7:0],  shp_gray[7:0] };

// ---------------------------------------------------------------------------
// 锐化旁路开关（二分定位用）
//   1 = 完全不经过锐化，edge 模块直接吃 debayer 原始数据（= 加锐化之前的状态）
//   0 = 走锐化
// ---------------------------------------------------------------------------
localparam SHARP_BYPASS = 1'b1;

// T1 单点实验：绕开锐化，直接把原始灰度复制到三通道喂给 edge 模块
//   目的：验证 {g,g,g} 这条路本身是否通
//   若边缘出现 → 问题在锐化模块；若仍无 → 问题在灰度/打包路径
localparam GRAY_ONLY = 1'b1;

// ---------------------------------------------------------------------------
// 3x3 中值滤波（灰度域，Sobel 之前；赛题高阶第 1 项：抑制椒盐噪声）
//   MEDIAN_ON = 1 启用；= 0 完全旁路（回到当前状态）
//   模块内部已完成 de/hs/vs/valid 的 2 拍延迟对齐，直接使用其输出时序
// ---------------------------------------------------------------------------
localparam MEDIAN_ON = 1'b1;

wire        med_de, med_hs, med_vs, med_va;
wire [7:0]  med_g0, med_g1;

median3x3_2px u_median3x3 (
  .clk    (vid_clk_dvi2),
  .rst_n  (vid_rst_n),
  .i_de   (rgb_de),
  .i_hs   (rgb_hs),
  .i_vs   (rgb_vs),
  .i_valid(rgb_valid),
  .i_g0   (shp_g0),
  .i_g1   (shp_g1),
  .o_de   (med_de),
  .o_hs   (med_hs),
  .o_vs   (med_vs),
  .o_valid(med_va),
  .o_g0   (med_g0),
  .o_g1   (med_g1)
);

wire [7:0] f_g0 = MEDIAN_ON ? med_g0 : shp_g0;
wire [7:0] f_g1 = MEDIAN_ON ? med_g1 : shp_g1;
wire       f_vs = MEDIAN_ON ? med_vs : rgb_vs;
wire       f_hs = MEDIAN_ON ? med_hs : rgb_hs;
wire       f_de = MEDIAN_ON ? med_de : rgb_de;
wire       f_va = MEDIAN_ON ? med_va : rgb_valid;

wire [47:0] gray_rgbx2 = { f_g1, f_g1, f_g1,
                           f_g0, f_g0, f_g0 };

wire [47:0] edge_in_rgbx2 = GRAY_ONLY    ? gray_rgbx2 :
                            SHARP_BYPASS ? rgb_datax2  : shp_rgbx2;
wire        edge_in_vs    = GRAY_ONLY    ? f_vs        :
                            SHARP_BYPASS ? rgb_vs      : shp_vs2;
wire        edge_in_hs    = GRAY_ONLY    ? f_hs        :
                            SHARP_BYPASS ? rgb_hs      : shp_hs2;
wire        edge_in_de    = GRAY_ONLY    ? f_de        :
                            SHARP_BYPASS ? rgb_de      : shp_de2;
wire        edge_in_va    = GRAY_ONLY    ? f_va        :
                            SHARP_BYPASS ? rgb_valid   : shp_va2;


edge_pipeline_2px #(
  .H_ACTIVE       (MAX_HRES),
  .SPLIT_PAIR     (MAX_HRES/4),
  .EDGE_THRESHOLD (EDGE_THRESHOLD)
)
edge_pipeline_inst (
  .i_clk          (vid_clk_dvi2),
  .i_rst_n        (vid_rst_n),
  .i_vs           (edge_in_vs),
  .i_hs           (edge_in_hs),
  .i_de           (edge_in_de),
  .i_valid        (edge_in_va),
  .i_rgbx2        (edge_in_rgbx2),
  .i_threshold    (edge_threshold_r),
  .i_display_mode (EDGE_DISPLAY_MODE),
  .o_vs           (edge_vs),
  .o_hs           (edge_hs),
  .o_de           (edge_de),
  .o_valid        (edge_valid),
  .o_rgbx2        (edge_datax2)
);

//==============================================================================
// 边缘二值图 3x3 邻域计数去孤立点（MIN_NEI=2 → 邻居数 0/1 均清除）
//   输入：edge 模块输出，取两个像素 r 通道的 LSB（edge_datax2[24] / [0]）
//   输出：清理后的边缘复制到三通道，替换原 edge_datax2
//==============================================================================
//==============================================================================
// 拉普拉斯零交叉边缘（二阶算子，作为 Sobel 的补充/替代观察）
//   LAPLACE_MODE = 1 → 右侧边缘改用拉普拉斯零交叉结果；= 0 → 仍用 Sobel
//   输入用与 edge 模块相同的灰度（f_g0/f_g1）与时序（edge_in_*）
//==============================================================================
localparam LAPLACE_MODE = 1'b1;

wire        lap_de, lap_hs, lap_vs;
wire        lap_e0, lap_e1;

laplace_edge_2px #(
  .H_PAIRS (MAX_HRES/2),
  .ADDR_W  (10)
) u_laplace_edge (
  .clk        (vid_clk_dvi2),
  .rst_n      (vid_rst_n),
  .i_de       (f_de),
  .i_hs       (f_hs),
  .i_vs       (f_vs),
  .i_g0       (f_g0),
  .i_g1       (f_g1),
  .i_threshold(edge_threshold_r),
  .o_de       (lap_de),
  .o_hs       (lap_hs),
  .o_vs       (lap_vs),
  .o_e0       (lap_e0),
  .o_e1       (lap_e1)
);

wire [47:0] lap_rgbx2 = { {8{lap_e1}}, {8{lap_e1}}, {8{lap_e1}},
                          {8{lap_e0}}, {8{lap_e0}}, {8{lap_e0}} };

wire        sel_de   = LAPLACE_MODE ? lap_de   : edge_de;
wire        sel_hs   = LAPLACE_MODE ? lap_hs   : edge_hs;
wire        sel_vs   = LAPLACE_MODE ? lap_vs   : edge_vs;
wire [47:0] sel_rgbx2 = LAPLACE_MODE ? lap_rgbx2 : edge_datax2;
localparam integer DESPECKLE_MIN = 2;

wire        dsp_de, dsp_hs, dsp_vs;
wire [1:0]  dsp_e;

despeckle_2px #(
  .H_PAIRS (MAX_HRES/2),
  .ADDR_W  (10),
  .MIN_NEI (DESPECKLE_MIN)
) u_despeckle (
  .clk   (vid_clk_dvi2),
  .rst_n (vid_rst_n),
  .i_de  (sel_de),
  .i_hs  (sel_hs),
  .i_vs  (sel_vs),
  .i_e   ({sel_rgbx2[24], sel_rgbx2[0]}),
  .o_de  (dsp_de),
  .o_hs  (dsp_hs),
  .o_vs  (dsp_vs),
  .o_e   (dsp_e)
);

wire [47:0] dsp_rgbx2 = { {8{dsp_e[1]}}, {8{dsp_e[1]}}, {8{dsp_e[1]}},
                          {8{dsp_e[0]}}, {8{dsp_e[0]}}, {8{dsp_e[0]}} };

reg rgb_vs_r = 'd0;
always @( posedge hdmi_tx_slow_clk )
begin
  rgb_vs_r <= dsp_vs;
end
assign pos_vs = {rgb_vs_r,dsp_vs} == 2'b01;
reg vid_cnt = 'd0;
reg [7:0] hdmi_tx_rdata ;
reg [7:0] hdmi_tx_gdata ;
reg [7:0] hdmi_tx_bdata ;
reg hdmi_tx_vs;
reg hdmi_tx_hs;
reg hdmi_tx_de;
always @( posedge hdmi_tx_slow_clk )
begin
    if( pos_vs )
      vid_cnt <= 1'b1;
    else if( dsp_de )
      vid_cnt <= ~vid_cnt ;

    if( vid_cnt )
      {hdmi_tx_bdata,hdmi_tx_gdata,hdmi_tx_rdata} <= dsp_rgbx2[23:0];
    else 
      {hdmi_tx_bdata,hdmi_tx_gdata,hdmi_tx_rdata} <= dsp_rgbx2[47:24];

  hdmi_tx_vs <= dsp_vs;
  hdmi_tx_hs <= dsp_hs;
  hdmi_tx_de <= dsp_de;
end
//==============================================================================
// 分屏合成器（赛题要求）：左半 = 原始灰度全图(横向 2:1)，右半 = 边缘全图(横向 2:1)
//   行缓存 4 个 bank（灰度 2 + 边缘 2）乒乓，合成成 BRAM（约 8 个 RAM10）
//   写：hdmi_tx_de 期间按行内像素坐标 0..1919 写入「当前行」的 bank
//   读：同一 de 期间读「另一个 bank 的上一行」，x<960 取 gray[2x]，
//       x>=960 取 edge[2*(x-960)]
//   bank 在行结束（de 下降沿）翻转，保证整行写入同一 bank
//   BRAM 同步读有 1 拍延迟 → 输出 de/hs/vs 同延 1 拍与数据对齐
//==============================================================================
// 行缓存：单数组 + bank 位做高位地址（深度 4096 = 2 bank × 2048），同步读
// 原写法是 4 个 1919 深数组 + 两级数组选择，综合器把它拆进了 LUT/FF；
// 改成"单数组 + 2 的幂深度 + 同步读"才能推断成 BRAM
reg  [7:0] comp_gray_mem [0:4095];
reg  [7:0] comp_edge_mem [0:4095];

reg        comp_line_par = 1'b0;      // 行奇偶 → 当前写入 bank
reg        comp_de_prev  = 1'b0;
reg [10:0] comp_x        = 11'd0;     // 行内像素坐标 0..1919

// 原始像素：沿用 vid_cnt 的 2→1 选择方式；rgb_datax2 = {b,g,r,b,g,r}
reg [7:0] comp_orig_r = 8'd0;
reg [7:0] comp_orig_g = 8'd0;
reg [7:0] comp_orig_b = 8'd0;
always @( posedge hdmi_tx_slow_clk )
begin
  if( vid_cnt )
    {comp_orig_b,comp_orig_g,comp_orig_r} <= rgb_datax2[23:0];
  else
    {comp_orig_b,comp_orig_g,comp_orig_r} <= rgb_datax2[47:24];
end

wire [15:0] comp_gray_sum = comp_orig_r * 8'd77 + comp_orig_g * 8'd150 + comp_orig_b * 8'd29;
wire [7:0]  comp_gray_pix = comp_gray_sum[15:8];    // (77R+150G+29B) >> 8
wire [7:0]  comp_edge_pix = hdmi_tx_rdata;          // EDGE_DISPLAY_MODE=1 → 全帧二值边缘

always @( posedge hdmi_tx_slow_clk )
begin
  comp_de_prev <= hdmi_tx_de;
  if( !hdmi_tx_de )
    comp_x <= 11'd0;
  else
    comp_x <= comp_x + 11'd1;
  if( comp_de_prev && !hdmi_tx_de )                 // 行结束 → 乒乓切换
    comp_line_par <= ~comp_line_par;
end

// 写当前行：地址 = {bank, comp_x}，bank 位做高位
always @( posedge hdmi_tx_slow_clk )
begin
  if( hdmi_tx_de ) begin
    comp_gray_mem[{comp_line_par, comp_x}] <= comp_gray_pix;
    comp_edge_mem[{comp_line_par, comp_x}] <= comp_edge_pix;
  end
end

// 读地址：左半 2x（灰度），右半 2*(x-960)（边缘）
wire [10:0] comp_x_r = comp_x - 11'd960;
reg  [10:0] comp_rd_addr;
reg         comp_rd_edge;
reg         comp_rd_edge_d;   // 与 comp_data 对齐的"右半区(边缘)"标志
always @(*) begin
  if( comp_x < 11'd960 ) begin
    comp_rd_addr = {comp_x[9:0], 1'b0};
    comp_rd_edge = 1'b0;
  end else begin
    comp_rd_addr = {comp_x_r[9:0], 1'b0};
    comp_rd_edge = 1'b1;
  end
end

// 同步读上一行（读 bank 与写 bank 相反）；两路各自读一次，保证每个数组都是
// "单写口 + 单读口 + 同步读"的 BRAM 结构，避免数组级选择把存储器拆成寄存器
reg [7:0] comp_gray_q;
reg [7:0] comp_edge_q;
reg       comp_de_o;
reg       comp_hs_o;
reg       comp_vs_o;
always @( posedge hdmi_tx_slow_clk )
begin
  comp_de_o <= hdmi_tx_de;
  comp_hs_o <= hdmi_tx_hs;
  comp_vs_o <= hdmi_tx_vs;
  comp_rd_edge_d <= comp_rd_edge;
  comp_gray_q <= comp_gray_mem[{~comp_line_par, comp_rd_addr[10:0]}];
  comp_edge_q <= comp_edge_mem[{~comp_line_par, comp_rd_addr[10:0]}];
end

// 同步读 1 拍之后再组合选择，总延迟与原逻辑相同（1 拍）
wire [7:0] comp_data = comp_rd_edge_d ? comp_edge_q : comp_gray_q;

// 输出着色：左半(灰度) 三通道相同 → 灰度；右半(边缘) 只亮红通道 → 红/黑
wire [7:0] comp_o_b = comp_rd_edge_d ? 8'd0 : comp_data;
wire [7:0] comp_o_g = comp_rd_edge_d ? 8'd0 : comp_data;
wire [7:0] comp_o_r = comp_data;         // 边缘值为 FF 时 → 纯红

//==============================================================================
// MIPI DSI
//==============================================================================
// signal 

reg		[25:0]	r_rst_cnt;

wire	[31:0]	w_axi_rdata;
wire			w_axi_awready;
wire			w_axi_wready;
wire			w_axi_arready;
wire			w_axi_rvalid;
wire			w_axi_bvalid;

wire	[6:0]	w_axi_awaddr;
wire			w_axi_awvalid;
wire	[31:0]	w_axi_wdata;
wire			w_axi_wvalid;
wire			w_axi_bready;
wire	[6:0]	w_axi_araddr;
wire			w_axi_arvalid;
wire			w_axi_rready;

wire			w_confdone;
assign w_confdone = 1'b1;

assign  LCD_POWER 			= i_arstn;
assign	LCD_RST_P	      = ~w_arstn;//~r_rst_cnt[23]; LCD复位先释放，然后再释放MIPI 的复位
assign	mipi_dp_clk_RST		= ~i_arstn;
assign	mipi_dp_data0_RST	= ~i_arstn;
assign	mipi_dp_data1_RST	= ~i_arstn;
assign	mipi_dp_data2_RST	= ~i_arstn;
assign	mipi_dp_data3_RST	= ~i_arstn;
////////////////////////////////////////////////////////////////
always@(posedge i_mipi_clk or  negedge w_arstn )
begin
  if ( !w_arstn ) begin
    r_rst_cnt	<= 'd0;
  end else 		
    r_rst_cnt	<= r_rst_cnt[25] ? r_rst_cnt :r_rst_cnt + 1'b1;
end

wire axi_rst_n = r_rst_cnt[25];

reg [26:0] dly_cnt = 'd0;

always @( posedge vid_clk_dvi2 or negedge w_arstn )
begin
  if( !w_arstn )
    dly_cnt <= 'd0;
  else if( w_confdone )
    dly_cnt <= dly_cnt[26] ? dly_cnt :(dly_cnt + 1'b1);
  else 
    dly_cnt <= 'd0;
end 

assign vid_rst_n = dly_cnt[26];




wire hs;
wire vs;
wire de;
wire [7:0] rgb_r;
wire [7:0] rgb_g;
wire [7:0] rgb_b;
  
  // color_bar_rgb #(
  // .HS_POLORY 		(1'b1		),
  // .VS_POLORY 		(1'b1		),
  // .H_FRONT_PORCH 	(HFP		),///2
  // .H_SYNC 		(HSP		),//
  // .H_VALID 		(MAX_HRES	),//
  // .H_BACK_PORCH 	(HBP		),//
  // .V_FRONT_PORCH 	(VFP		),
  // .V_SYNC 		(VSP		),
  // .V_VALID 		(MAX_VRES	),
  // .V_BACK_PORCH 	(VBP		),
  // .TEST_MODE 		(2'd2)
  // )u_color_bar_rgb1(
  // /*i*/.clk	(vid_clk_dvi2),//(vid_clk),
  // /*i*/.rst_n	(vid_rst_n),
  // /*o*/.hs	(hs),
  // /*o*/.vs	(vs),
  // /*o*/.de	(de),
  // // /*O*/.h_cnt (h_cnt),
  // // /*O*/.v_cnt (v_cnt),
  // /*o*/.rgb_r	(rgb_r),    //像素数据、红色分量
  // /*o*/.rgb_g	(rgb_g),    //像素数据、绿色分量
  // /*o*/.rgb_b (rgb_b)    //像素数据、蓝色分量
  
  // );

//=================================================================================
//hdmi tx ctrl 
//=================================================================================
wire                            video_hs;
wire                            video_vs;
wire                            video_de;
wire[7:0]                       video_r;
wire[7:0]                       video_g;
wire[7:0]                       video_b;

assign tmds_tx_data0_TX_OE = 1'b1;
assign tmds_tx_data1_TX_OE = 1'b1;
assign tmds_tx_data2_TX_OE = 1'b1;
assign tmds_tx_clk_TX_OE   = 1'b1;

assign tmds_tx_data0_TX_RST = 1'b0;
assign tmds_tx_data1_TX_RST = 1'b0;
assign tmds_tx_data2_TX_RST = 1'b0;
assign tmds_tx_clk_TX_RST   = 1'b0;

// 	  color_bar color_bar_m0(
// 	.clk(hdmi_tx_slow_clk),
// 	.rst(~vid_rst_n),
// 	.hs(video_hs),
// 	.vs(video_vs),
// 	.de(video_de),
// 	.rgb_r(video_r),
// 	.rgb_g(video_g),
// 	.rgb_b(video_b)
// );

wire [9:0] tmds_data0;
wire [9:0] tmds_data1;
wire [9:0] tmds_data2;
wire [9:0] tmds_clk ;
wire [7:0] gamma_rdata ;
wire [7:0] gamma_gdata ;
wire [7:0] gamma_bdata ;
wire gamma_valid;
wire gamma_hs;
wire gamma_vs;
wire gamma_sel;

wire [7:0] con_rdata ;
wire [7:0] con_gdata ;
wire [7:0] con_bdata ;
wire con_de;
wire con_hs;
wire con_vs;
wire con_sel;

wire [7:0] BRIGHT_SIG    ;
wire CONTRAST_SIG_G;
wire CONTRAST_SIG_R;
wire [7:0] CONTRAST_G    ;
wire CONTRAST_SIG_B;
wire [7:0] BRIGHT        ;
wire [7:0] CONTRAST_R    ;


wire CONTRAST_B    ;


gamma_correction
#(
	.DATA_WIDTH		(8),
	.GAMMA_CURVE	("./rtl/gamma_conrrection/2P2.mem")
)
inst_gamma_correction
(
	.i_pclk		(hdmi_tx_slow_clk),
	.i_rstn		(vid_rst_n),
	
	.i_red		(hdmi_tx_rdata),//(con_rdata  ),//
	.i_green	(hdmi_tx_gdata),//(con_gdata  ),//
	.i_blue		(hdmi_tx_bdata),//(con_bdata  ),//
  .i_valid	(hdmi_tx_de   ),//(con_de     ),//
  .i_hs     (hdmi_tx_hs   ),//(con_hs     ),//
  .i_vs     (hdmi_tx_vs   ),//(con_vs     ),//
	.o_blue		(gamma_bdata		),
  .o_green	(gamma_gdata	  ),
	.o_red		(gamma_rdata		),
	.o_valid	(gamma_valid	  ),
  .o_hs     (gamma_hs       ),
  .o_vs     (gamma_vs       )
);

dvi_encoder dvi_encoder_m0
(
	.pixelclk      		(hdmi_tx_slow_clk          ),// system clock
	.rst_p         		(~vid_rst_n      ),// reset
	.i_bdata(comp_o_b),//(hdmi_tx_rdata ),//(video_b            ),//(bdata_in	),   //
	.i_gdata(comp_o_g),//(hdmi_tx_gdata ),//(video_g            ),//(gdata_in	),   //   
	.i_rdata(comp_o_r),//(hdmi_tx_bdata ),//(video_r            ),//(rdata_in	),   //   
  .i_de(comp_de_o),//(hdmi_tx_de    ),//(video_de           ),//(rx_de		  ),   //
	.i_hs(comp_hs_o),//(video_hs           ),//(rx_hsync	),   //   
	.i_vs(comp_vs_o),//(video_vs           ),//(rx_vsync	),   //  
	
  .video_format     (video_format), //// 00 = RGB, 01 = YCbCr 4:2:2, 10 = YCbCr 4:4:4
  .video_VIC        (0),
	.audio_L			    (audio_L),
  .audio_R			    (audio_R),
  .audio_valid		  (audio_valid),
  .audio_N                (6144),     //(20'h01880),//     
  .audio_CTS              (148500),      //(20'h28488),//      
  .audio_sample_frequency (audio_samp_freq),    //(3'b000),// 
  .audio_word_length      ({audio_samp_word_len,audio_max_word_length}),//(4'b1011),//

	.tmds_data0    		(tmds_data0),
  .tmds_data1    		(tmds_data1),
  .tmds_data2    		(tmds_data2),
  .tmds_clk      	  (tmds_clk  )
);
assign tmds_tx_clk_TX_DATA   = ~tmds_clk;
assign tmds_tx_data0_TX_DATA = ~tmds_data0;
assign tmds_tx_data1_TX_DATA = ~tmds_data1;
assign tmds_tx_data2_TX_DATA = ~tmds_data2;

debug_edb_top debug_edb_top_inst (
    .bscan_CAPTURE      ( jtag_inst1_CAPTURE  ),
    .bscan_DRCK         ( jtag_inst1_DRCK     ),
    .bscan_RESET        ( jtag_inst1_RESET    ),
    .bscan_RUNTEST      ( jtag_inst1_RUNTEST  ),
    .bscan_SEL          ( jtag_inst1_SEL      ),
    .bscan_SHIFT        ( jtag_inst1_SHIFT    ),
    .bscan_TCK          ( jtag_inst1_TCK      ),
    .bscan_TDI          ( jtag_inst1_TDI      ),
    .bscan_TMS          ( jtag_inst1_TMS      ),
    .bscan_UPDATE       ( jtag_inst1_UPDATE   ),
    .bscan_TDO          ( jtag_inst1_TDO      ),
    .vio0_clk           ( vid_clk_dvi2        ),
    .vio0_r_gain        ( r_gain              ),
    .vio0_g_gain        ( g_gain              ),
    .vio0_b_gain        ( b_gain              ),

    .vio0_gamma_sel     (gamma_sel),
    .la0_clk            ( vid_clk_dvi2        ),
    .la0_ch0_g          ( ch0_g               ),
    .la0_ch0_b          ( ch0_b               ),
    .la0_ch0_de         ( ch0_de              ),
    .la0_cal_done       ( cal_done            )
);

endmodule
