
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.651208                       # Number of seconds simulated
sim_ticks                                2651208052000                       # Number of ticks simulated
final_tick                               2651208052000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 238064                       # Simulator instruction rate (inst/s)
host_op_rate                                   238064                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             6997968901                       # Simulator tick rate (ticks/s)
host_mem_usage                                 457452                       # Number of bytes of host memory used
host_seconds                                   378.85                       # Real time elapsed on the host
sim_insts                                    90191407                       # Number of instructions simulated
sim_ops                                      90191407                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst        93350336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       185321728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         4800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          278676864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst     93350336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      93350336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     30981632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      2832384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33814016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst          1458599                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          2895652                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            75                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4354326                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        484088                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        44256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             528344                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           35210491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           69900862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            1810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             105113163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      35210491                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         35210491                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        11685855                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        1068337                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             12754192                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        11685855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          35210491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          69900862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        1070148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            117867355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     4354326                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     528344                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4354326                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   528344                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              276342528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2334336                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33414592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               278676864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33814016                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  36474                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6218                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          726                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            280619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            277502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            265054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            181777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            208594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            210006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            275213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            284506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            296826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            266019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           283980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           356915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           280323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           338333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           245374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           266811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             37719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             21804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             18748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             26499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             37495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             65457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             27385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             26740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            26699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            61261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            30179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            44456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            22840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30101                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        46                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2651207960000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4354326                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               528344                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3560805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  652822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   87785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   15512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     877                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  26673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  29277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  31625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  31460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  33191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  33015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  33476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  32658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  33153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  32266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  32372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  32099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  31906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    121                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1129705                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    274.192077                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.377373                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   313.768987                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       470815     41.68%     41.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       298486     26.42%     68.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        89888      7.96%     76.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        56199      4.97%     81.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        39151      3.47%     84.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        24172      2.14%     86.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18337      1.62%     88.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        14575      1.29%     89.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       118082     10.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1129705                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        31277                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     138.050580                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   5837.791581                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        31276    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         31277                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        31277                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.692873                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.580724                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.132083                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         30796     98.46%     98.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           255      0.82%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            45      0.14%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            71      0.23%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            33      0.11%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            13      0.04%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             9      0.03%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             8      0.03%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             6      0.02%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             4      0.01%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             2      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             1      0.00%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             1      0.00%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             2      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             2      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             4      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             1      0.00%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             1      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99            17      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-139            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         31277                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  40359645250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            121319370250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                21589260000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9347.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28097.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       104.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        12.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    105.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     12.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.56                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  3358239                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  352005                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.42                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     542983.24                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   2161259372500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     88529480000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    401413973750                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              3347515080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              5193039600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              1826521125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              2833503750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            15469482600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            18209513400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            1635824160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            1747403280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        173163662880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        173163662880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        282465277830                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        293193850320                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1342945128000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1333534099500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1820853411675                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1827875072730                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           686.802761                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           689.451242                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq             4043605                       # Transaction distribution
system.membus.trans_dist::ReadResp            4043306                       # Transaction distribution
system.membus.trans_dist::WriteReq              10580                       # Transaction distribution
system.membus.trans_dist::WriteResp             10580                       # Transaction distribution
system.membus.trans_dist::Writeback            484088                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        44256                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        44256                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              706                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             20                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             726                       # Transaction distribution
system.membus.trans_dist::ReadExReq            319458                       # Transaction distribution
system.membus.trans_dist::ReadExResp           319458                       # Transaction distribution
system.membus.trans_dist::BadAddressError          299                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        88796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        88796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      2918029                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      2918029                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave        36106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6276844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio          598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6313548                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9320373                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2837184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2837184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     93350336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     93350336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        47951                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    216303360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    216351311                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               312538831                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              965                       # Total snoops (count)
system.membus.snoop_fanout::samples           4884706                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                 4884706    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total             4884706                       # Request fanout histogram
system.membus.reqLayer0.occupancy            28633999                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          9111178495                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              299000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           46291117                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        13634853582                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy        26883774016                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.0                       # Layer utilization (%)
system.iocache.tags.replacements                44449                       # number of replacements
system.iocache.tags.tagsinuse                0.437928                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                44449                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2578643368000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide     0.437928                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.027370                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.027370                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               400313                       # Number of tag accesses
system.iocache.tags.data_accesses              400313                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        44256                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        44256                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide          209                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              209                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide           16                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total           16                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          209                       # number of demand (read+write) misses
system.iocache.demand_misses::total               209                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          209                       # number of overall misses
system.iocache.overall_misses::total              209                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     32236103                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     32236103                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     32236103                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     32236103                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     32236103                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     32236103                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          209                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            209                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        44272                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        44272                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          209                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             209                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          209                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            209                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000361                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000361                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 154239.727273                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 154239.727273                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 154239.727273                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 154239.727273                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 154239.727273                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 154239.727273                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           440                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   45                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     9.777778                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      44256                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide          209                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          209                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        44256                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        44256                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          209                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          209                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          209                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          209                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     21352605                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     21352605                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   2966051347                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   2966051347                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     21352605                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     21352605                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     21352605                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     21352605                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999639                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999639                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 102165.574163                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 102165.574163                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 67020.321471                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 67020.321471                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 102165.574163                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 102165.574163                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 102165.574163                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 102165.574163                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 326                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2824192                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        365                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                27612928                       # Number of BP lookups
system.cpu.branchPred.condPredicted          23431583                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            614021                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             18701092                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10638099                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             56.884908                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 1708834                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              37347                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      4000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     17337854                       # DTB read hits
system.cpu.dtb.read_misses                      80659                       # DTB read misses
system.cpu.dtb.read_acv                           217                       # DTB read access violations
system.cpu.dtb.read_accesses                  1159361                       # DTB read accesses
system.cpu.dtb.write_hits                     8702730                       # DTB write hits
system.cpu.dtb.write_misses                     14448                       # DTB write misses
system.cpu.dtb.write_acv                          519                       # DTB write access violations
system.cpu.dtb.write_accesses                  414387                       # DTB write accesses
system.cpu.dtb.data_hits                     26040584                       # DTB hits
system.cpu.dtb.data_misses                      95107                       # DTB misses
system.cpu.dtb.data_acv                           736                       # DTB access violations
system.cpu.dtb.data_accesses                  1573748                       # DTB accesses
system.cpu.itb.fetch_hits                     2136824                       # ITB hits
system.cpu.itb.fetch_misses                     28681                       # ITB misses
system.cpu.itb.fetch_acv                          788                       # ITB acv
system.cpu.itb.fetch_accesses                 2165505                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                        105086901                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           35212041                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      121852117                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    27612928                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           12346933                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      66223221                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1814202                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                       1973                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                47821                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        872022                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles       356692                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  15692691                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                421236                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                      13                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples          103620898                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.175942                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.425994                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 78437566     75.70%     75.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2674888      2.58%     78.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3453553      3.33%     81.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2474847      2.39%     84.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  4985233      4.81%     88.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1098150      1.06%     89.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1885192      1.82%     91.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   789004      0.76%     92.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  7822465      7.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            103620898                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.262763                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.159537                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 28717365                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              53985699                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  16880560                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3208545                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 828728                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               929332                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 79165                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              109203897                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                231254                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 828728                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 30140184                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                22024117                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       22820533                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  18585900                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               9221434                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              105912701                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                253585                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                6025791                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 517079                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 433715                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            76231395                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             136070315                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        135871599                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            184392                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              67158132                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  9073255                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts            1989984                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts         325536                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  20190379                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             18136443                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             9155935                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2555834                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1740017                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   99247824                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             2706980                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  96821009                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             86429                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        11217975                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      5665157                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved        1720717                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     103620898                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.934377                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.560002                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            62973800     60.77%     60.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            18021974     17.39%     78.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             7619292      7.35%     85.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             5352627      5.17%     90.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             4732780      4.57%     95.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2381150      2.30%     97.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1463857      1.41%     98.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              720786      0.70%     99.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              354632      0.34%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       103620898                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  501080     28.10%     28.10% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      1      0.00%     28.10% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     28.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     28.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     28.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     28.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     28.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     28.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     28.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     28.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     28.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     28.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     28.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     28.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     28.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     28.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     28.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     28.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     28.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     28.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     28.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     28.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     28.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     28.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     28.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     28.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     28.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     28.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     28.10% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 772327     43.31%     71.41% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                509930     28.59%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              8371      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              68556953     70.81%     70.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               160886      0.17%     70.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     70.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               85820      0.09%     71.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                4183      0.00%     71.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     71.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     71.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     71.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     71.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     71.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     71.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     71.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     71.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     71.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.08% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             18023432     18.62%     89.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             8893529      9.19%     98.88% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess            1087835      1.12%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               96821009                       # Type of FU issued
system.cpu.iq.rate                           0.921342                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1783338                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.018419                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          298262658                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         112794801                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     94934613                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              870024                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             414641                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       404676                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               98132681                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  463295                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           838706                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2189274                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         3413                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        37200                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       895457                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        20218                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        101054                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 828728                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                16178664                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                465199                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           103880129                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            229361                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              18136443                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              9155935                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts            2194302                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  81949                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 68925                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          37200                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         262646                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       572580                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               835226                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              95970193                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              17449191                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            850815                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       1925325                       # number of nop insts executed
system.cpu.iew.exec_refs                     26183438                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 16197746                       # Number of branches executed
system.cpu.iew.exec_stores                    8734247                       # Number of stores executed
system.cpu.iew.exec_rate                     0.913246                       # Inst execution rate
system.cpu.iew.wb_sent                       95568947                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      95339289                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  51818377                       # num instructions producing a value
system.cpu.iew.wb_consumers                  70838042                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.907242                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.731505                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        11929316                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          986263                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            774240                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    101564599                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.903692                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.896055                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     69242314     68.18%     68.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     14370838     14.15%     82.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      6053315      5.96%     88.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2947290      2.90%     91.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2330041      2.29%     93.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1348099      1.33%     94.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       601310      0.59%     95.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       575890      0.57%     95.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      4095502      4.03%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    101564599                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             91783103                       # Number of instructions committed
system.cpu.commit.committedOps               91783103                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       24207647                       # Number of memory references committed
system.cpu.commit.loads                      15947169                       # Number of loads committed
system.cpu.commit.membars                      390439                       # Number of memory barriers committed
system.cpu.commit.branches                   15331775                       # Number of branches committed
system.cpu.commit.fp_insts                     392582                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  88797556                       # Number of committed integer instructions.
system.cpu.commit.function_calls              1401924                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      1600063      1.74%      1.74% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         64180436     69.93%     71.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          153184      0.17%     71.84% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     71.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          84927      0.09%     71.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     71.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     71.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     71.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           4183      0.00%     71.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     71.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     71.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     71.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     71.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.93% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        16337608     17.80%     89.73% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        8334870      9.08%     98.81% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess       1087832      1.19%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          91783103                       # Class of committed instruction
system.cpu.commit.bw_lim_events               4095502                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    200878109                       # The number of ROB reads
system.cpu.rob.rob_writes                   209481377                       # The number of ROB writes
system.cpu.timesIdled                          170607                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         1466003                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                    557715113                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                    90191407                       # Number of Instructions Simulated
system.cpu.committedOps                      90191407                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.165154                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.165154                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.858255                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.858255                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                127406274                       # number of integer regfile reads
system.cpu.int_regfile_writes                71014792                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    181431                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   187396                       # number of floating regfile writes
system.cpu.misc_regfile_reads                 2922065                       # number of misc regfile reads
system.cpu.misc_regfile_writes                1141662                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 7682                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7682                       # Transaction distribution
system.iobus.trans_dist::WriteReq               54820                       # Transaction distribution
system.iobus.trans_dist::WriteResp              54836                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq           16                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         5878                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          296                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          256                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        21140                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio         1904                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5908                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf          284                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio          100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        36106                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        88930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        88930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  125036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        23512                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          268                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio        10570                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio         7596                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3748                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide-pciconf          400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio          200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf          311                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pciconfig.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        47951                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2837640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2837640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2885591                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              5756000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               221000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy                19000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer6.occupancy                19000                       # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer19.occupancy               17000                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy               17000                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              223000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy            15604000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer24.occupancy             1887000                       # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             4471000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer26.occupancy              176000                       # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy               75000                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer28.occupancy              118000                       # Layer occupancy (ticks)
system.iobus.reqLayer28.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           398846069                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer30.occupancy               30000                       # Layer occupancy (ticks)
system.iobus.reqLayer30.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            25526000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            45143883                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements           1457981                       # number of replacements
system.cpu.icache.tags.tagsinuse           507.265376                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14147592                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1457981                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.703550                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      112285956500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   507.265376                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.990753                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990753                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          265                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          174                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          32844812                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         32844812                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     14187628                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14187628                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      14187628                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14187628                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     14187628                       # number of overall hits
system.cpu.icache.overall_hits::total        14187628                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1505063                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1505063                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1505063                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1505063                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1505063                       # number of overall misses
system.cpu.icache.overall_misses::total       1505063                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 101304839556                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 101304839556                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 101304839556                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 101304839556                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 101304839556                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 101304839556                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     15692691                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15692691                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     15692691                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15692691                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     15692691                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15692691                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.095909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.095909                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.095909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.095909                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.095909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.095909                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 67309.368150                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67309.368150                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 67309.368150                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67309.368150                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 67309.368150                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67309.368150                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          220                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                22                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           10                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        45633                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        45633                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        45633                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        45633                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        45633                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        45633                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1459430                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1459430                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1459430                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1459430                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1459430                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1459430                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  82185619418                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  82185619418                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  82185619418                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  82185619418                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  82185619418                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  82185619418                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.093001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.093001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.093001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.093001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.093001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.093001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 56313.505559                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56313.505559                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 56313.505559                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56313.505559                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 56313.505559                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56313.505559                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements           2894499                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.942350                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            19138036                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2894499                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.611865                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          68890750                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.942350                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999944                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999944                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          928                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52220304                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52220304                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     12548953                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        12548953                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      6095939                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6095939                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data       230897                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       230897                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data       281209                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       281209                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      18644892                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18644892                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     18644892                       # number of overall hits
system.cpu.dcache.overall_hits::total        18644892                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3610613                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3610613                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1866504                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1866504                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data        28191                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        28191                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data           20                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data      5477117                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5477117                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      5477117                       # number of overall misses
system.cpu.dcache.overall_misses::total       5477117                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 241465665438                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 241465665438                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 120512837541                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 120512837541                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data   2053485498                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total   2053485498                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data       459980                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total       459980                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 361978502979                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 361978502979                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 361978502979                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 361978502979                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     16159566                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     16159566                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      7962443                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7962443                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data       259088                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       259088                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data       281229                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       281229                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     24122009                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     24122009                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     24122009                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     24122009                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.223435                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.223435                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.234413                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.234413                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.108809                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.108809                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000071                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000071                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.227059                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.227059                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.227059                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.227059                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 66876.639905                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66876.639905                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 64566.075155                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64566.075155                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 72841.882090                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72841.882090                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data        22999                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        22999                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 66089.240558                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66089.240558                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 66089.240558                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66089.240558                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       299170                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             38827                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.705205                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       484088                       # number of writebacks
system.cpu.dcache.writebacks::total            484088                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      1047401                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1047401                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data      1555421                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1555421                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data         5829                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         5829                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      2602822                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2602822                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      2602822                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2602822                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2563212                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2563212                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       311083                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       311083                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data        22362                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        22362                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data           20                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total           20                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2874295                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2874295                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2874295                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2874295                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 142720154010                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 142720154010                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  18440187481                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18440187481                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data   1356129251                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total   1356129251                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data       160020                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total       160020                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 161160341491                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 161160341491                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 161160341491                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 161160341491                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data   1435054000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   1435054000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data   2088396998                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total   2088396998                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   3523450998                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   3523450998                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.158619                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.158619                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.039069                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.039069                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.086310                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.086310                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.000071                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.119157                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.119157                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.119157                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.119157                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 55680.198911                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55680.198911                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 59277.387324                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59277.387324                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 60644.363250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 60644.363250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data         8001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total         8001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 56069.520175                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56069.520175                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 56069.520175                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56069.520175                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     7185                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     238592                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    82696     39.97%     39.97% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     122      0.06%     40.03% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    2611      1.26%     41.29% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  121475     58.71%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total               206904                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     81159     49.17%     49.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      122      0.07%     49.25% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     2611      1.58%     50.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    81160     49.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                165052                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             2445163100000     92.23%     92.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               193844000      0.01%     92.24% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              2324224000      0.09%     92.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31            203520436000      7.68%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         2651201604000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.981414                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.668121                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.797723                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          8      2.17%      2.17% # number of syscalls executed
system.cpu.kern.syscall::3                         33      8.94%     11.11% # number of syscalls executed
system.cpu.kern.syscall::4                          7      1.90%     13.01% # number of syscalls executed
system.cpu.kern.syscall::6                         45     12.20%     25.20% # number of syscalls executed
system.cpu.kern.syscall::12                         1      0.27%     25.47% # number of syscalls executed
system.cpu.kern.syscall::15                         1      0.27%     25.75% # number of syscalls executed
system.cpu.kern.syscall::17                        18      4.88%     30.62% # number of syscalls executed
system.cpu.kern.syscall::19                        11      2.98%     33.60% # number of syscalls executed
system.cpu.kern.syscall::20                         6      1.63%     35.23% # number of syscalls executed
system.cpu.kern.syscall::23                         4      1.08%     36.31% # number of syscalls executed
system.cpu.kern.syscall::24                         8      2.17%     38.48% # number of syscalls executed
system.cpu.kern.syscall::33                        12      3.25%     41.73% # number of syscalls executed
system.cpu.kern.syscall::41                         2      0.54%     42.28% # number of syscalls executed
system.cpu.kern.syscall::45                        62     16.80%     59.08% # number of syscalls executed
system.cpu.kern.syscall::47                         8      2.17%     61.25% # number of syscalls executed
system.cpu.kern.syscall::48                        10      2.71%     63.96% # number of syscalls executed
system.cpu.kern.syscall::54                        12      3.25%     67.21% # number of syscalls executed
system.cpu.kern.syscall::58                         2      0.54%     67.75% # number of syscalls executed
system.cpu.kern.syscall::59                         7      1.90%     69.65% # number of syscalls executed
system.cpu.kern.syscall::71                        63     17.07%     86.72% # number of syscalls executed
system.cpu.kern.syscall::73                         5      1.36%     88.08% # number of syscalls executed
system.cpu.kern.syscall::74                        18      4.88%     92.95% # number of syscalls executed
system.cpu.kern.syscall::87                         2      0.54%     93.50% # number of syscalls executed
system.cpu.kern.syscall::90                         3      0.81%     94.31% # number of syscalls executed
system.cpu.kern.syscall::92                         9      2.44%     96.75% # number of syscalls executed
system.cpu.kern.syscall::97                         2      0.54%     97.29% # number of syscalls executed
system.cpu.kern.syscall::98                         2      0.54%     97.83% # number of syscalls executed
system.cpu.kern.syscall::132                        4      1.08%     98.92% # number of syscalls executed
system.cpu.kern.syscall::144                        2      0.54%     99.46% # number of syscalls executed
system.cpu.kern.syscall::147                        2      0.54%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    369                       # number of syscalls executed
system.cpu.kern.callpal::cserve                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrmces                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrfen                      1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrvptptr                   1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpctx                  4488      2.08%      2.08% # number of callpals executed
system.cpu.kern.callpal::tbi                       65      0.03%      2.11% # number of callpals executed
system.cpu.kern.callpal::wrent                      7      0.00%      2.12% # number of callpals executed
system.cpu.kern.callpal::swpipl                197945     91.78%     93.90% # number of callpals executed
system.cpu.kern.callpal::rdps                    6110      2.83%     96.73% # number of callpals executed
system.cpu.kern.callpal::wrkgp                      1      0.00%     96.73% # number of callpals executed
system.cpu.kern.callpal::wrusp                      8      0.00%     96.74% # number of callpals executed
system.cpu.kern.callpal::rdusp                     10      0.00%     96.74% # number of callpals executed
system.cpu.kern.callpal::whami                      2      0.00%     96.74% # number of callpals executed
system.cpu.kern.callpal::rti                     6226      2.89%     99.63% # number of callpals executed
system.cpu.kern.callpal::callsys                  565      0.26%     99.89% # number of callpals executed
system.cpu.kern.callpal::imb                      237      0.11%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 215668                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              6866                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1996                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                2354                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                2055                      
system.cpu.kern.mode_good::user                  1996                      
system.cpu.kern.mode_good::idle                    59                      
system.cpu.kern.mode_switch_good::kernel     0.299301                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.025064                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.366441                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       282985048000     10.67%     10.67% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          20483784000      0.77%     11.45% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle         2347732708000     88.55%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     4489                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118512                       # Number of seconds simulated
sim_ticks                                118511620000                       # Number of ticks simulated
final_tick                               2769719672000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 813479                       # Simulator instruction rate (inst/s)
host_op_rate                                   813479                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              640421746                       # Simulator tick rate (ticks/s)
host_mem_usage                                 460524                       # Number of bytes of host memory used
host_seconds                                   185.05                       # Real time elapsed on the host
sim_insts                                   150536309                       # Number of instructions simulated
sim_ops                                     150536309                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         5858816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         9862144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15721216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      5858816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5858816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      4486016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      1433600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5919616                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            91544                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           154096                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              245644                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         70094                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        22400                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              92494                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           49436638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           83216684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            2160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             132655481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      49436638                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         49436638                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        37852963                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       12096704                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             49949667                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        37852963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          49436638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          83216684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       12098864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            182605149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      245644                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      92494                       # Number of write requests accepted
system.mem_ctrls.readBursts                    245644                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    92494                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               15469568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  251648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5900096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15721216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5919616                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   3932                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   298                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           15                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             19147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            19320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            19247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            20440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5433                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        14                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  118511624000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                245644                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                92494                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  193668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   37837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     40                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        95747                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    223.196215                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.054398                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   250.365725                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        39271     41.02%     41.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        29332     30.63%     71.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11052     11.54%     83.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4845      5.06%     88.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2685      2.80%     91.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1548      1.62%     92.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1112      1.16%     93.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          883      0.92%     94.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5019      5.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        95747                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5319                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.439368                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    102.564516                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          4996     93.93%     93.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          218      4.10%     98.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           51      0.96%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           32      0.60%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            9      0.17%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.06%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            3      0.06%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5319                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5319                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.332017                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.139220                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.455559                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          3159     59.39%     59.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          1921     36.12%     95.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            90      1.69%     97.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            22      0.41%     97.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            24      0.45%     98.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             8      0.15%     98.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            14      0.26%     98.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            17      0.32%     98.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             8      0.15%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35            12      0.23%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             6      0.11%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             2      0.04%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             7      0.13%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             7      0.13%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             5      0.09%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             2      0.04%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             4      0.08%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             3      0.06%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             1      0.02%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             1      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             1      0.02%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.02%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             1      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             1      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74-75             1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79             1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5319                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   3121541250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              7653641250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1208560000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12914.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31664.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       130.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        49.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    132.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     49.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.74                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   165358                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   72801                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.96                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     350483.01                       # Average gap between requests
system.mem_ctrls.pageHitRate                    71.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    46789762250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      3957460000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     67769423500                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              3680049240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              5584360320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              2007963375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              3047022000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            16339174800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            19225268400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            1932297120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            2048315040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        180904454640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        180904454640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        319283664030                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        330083894925                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1381757004750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1372283118000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1905904607955                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1913176433325                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           688.122427                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           690.747903                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              209152                       # Transaction distribution
system.membus.trans_dist::ReadResp             209149                       # Transaction distribution
system.membus.trans_dist::WriteReq               1056                       # Transaction distribution
system.membus.trans_dist::WriteResp              1056                       # Transaction distribution
system.membus.trans_dist::Writeback             70094                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        22400                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        22400                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               13                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              2                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             37532                       # Transaction distribution
system.membus.trans_dist::ReadExResp            37532                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        44868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        44868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       183104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       183104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         4034                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       378316                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       382356                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 610328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1433856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1433856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5858816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      5858816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         4275                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     14348160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     14352435                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21645107                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               76                       # Total snoops (count)
system.membus.snoop_fanout::samples            338246                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  338246    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              338246                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3073000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1078199499                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           23047934                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          855562430                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1437346983                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.2                       # Layer utilization (%)
system.iocache.tags.replacements                22463                       # number of replacements
system.iocache.tags.tagsinuse               15.998991                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22463                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide    15.998991                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.999937                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.999937                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               202192                       # Number of tag accesses
system.iocache.tags.data_accesses              202192                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        22400                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        22400                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           64                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               64                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            2                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            2                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           64                       # number of demand (read+write) misses
system.iocache.demand_misses::total                64                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           64                       # number of overall misses
system.iocache.overall_misses::total               64                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      7446459                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7446459                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      7446459                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      7446459                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      7446459                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      7446459                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           64                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             64                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        22402                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        22402                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           64                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              64                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           64                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             64                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000089                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000089                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 116350.921875                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 116350.921875                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 116350.921875                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116350.921875                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 116350.921875                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116350.921875                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      22400                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           64                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        22400                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        22400                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           64                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           64                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           64                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           64                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      4113459                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4113459                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   1501227765                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   1501227765                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      4113459                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      4113459                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      4113459                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      4113459                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999911                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999911                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 64272.796875                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 64272.796875                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 67019.096652                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 67019.096652                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 64272.796875                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 64272.796875                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 64272.796875                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 64272.796875                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 171                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1433600                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        179                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                 9700353                       # Number of BP lookups
system.cpu.branchPred.condPredicted           8053307                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            401096                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              7484435                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 7008887                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             93.646174                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  330559                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2984                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      4000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     13206115                       # DTB read hits
system.cpu.dtb.read_misses                       9519                       # DTB read misses
system.cpu.dtb.read_acv                            72                       # DTB read access violations
system.cpu.dtb.read_accesses                 12579879                       # DTB read accesses
system.cpu.dtb.write_hits                     4475641                       # DTB write hits
system.cpu.dtb.write_misses                      3327                       # DTB write misses
system.cpu.dtb.write_acv                          201                       # DTB write access violations
system.cpu.dtb.write_accesses                 3985897                       # DTB write accesses
system.cpu.dtb.data_hits                     17681756                       # DTB hits
system.cpu.dtb.data_misses                      12846                       # DTB misses
system.cpu.dtb.data_acv                           273                       # DTB access violations
system.cpu.dtb.data_accesses                 16565776                       # DTB accesses
system.cpu.itb.fetch_hits                     9732483                       # ITB hits
system.cpu.itb.fetch_misses                     14106                       # ITB misses
system.cpu.itb.fetch_acv                          414                       # ITB acv
system.cpu.itb.fetch_accesses                 9746589                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                         29603428                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           11626722                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       76542924                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     9700353                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            7339446                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      16796417                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  853436                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         13                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 4344                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        644500                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         6262                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                  10284644                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                170090                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples           29504976                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.594238                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.119799                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 14892510     50.47%     50.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   906669      3.07%     53.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1342919      4.55%     58.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2572744      8.72%     66.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1398886      4.74%     71.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   954412      3.23%     74.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1782633      6.04%     80.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1064841      3.61%     84.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  4589362     15.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             29504976                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.327677                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.585610                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 10215685                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               5349892                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  12445200                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1074583                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 419616                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              1147891                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  7310                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               74652032                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 22365                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 419616                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 10738460                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1780757                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        1813133                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  12936585                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1816425                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               73315624                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                116694                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 927242                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 334241                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 114792                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            59250899                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             104717131                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        104617026                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             90909                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              49124449                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 10126450                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             174585                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          16859                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4691363                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             13969088                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4873480                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1884951                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           967893                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   70753787                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              149563                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  66298607                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             25071                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        10378611                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      8123760                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          99962                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      29504976                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.247031                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.995055                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             8258203     27.99%     27.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3536412     11.99%     39.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             5789855     19.62%     59.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             4279130     14.50%     74.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             3016810     10.22%     84.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2514568      8.52%     92.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1327753      4.50%     97.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              519463      1.76%     99.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              262782      0.89%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        29504976                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  466367     49.03%     49.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                  11897      1.25%     50.28% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     50.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     50.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     50.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     50.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     50.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     50.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     50.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     50.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     50.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     50.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     50.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     50.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     50.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     50.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     50.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     50.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     50.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     50.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     50.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     50.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     50.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     50.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     50.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     50.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     50.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     50.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     50.28% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 353619     37.18%     87.46% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                119266     12.54%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             16738      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              47573108     71.76%     71.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               613465      0.93%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               42616      0.06%     72.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     72.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     72.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     72.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                8360      0.01%     72.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     72.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     72.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     72.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     72.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     72.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     72.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     72.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     72.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     72.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     72.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     72.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     72.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     72.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     72.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     72.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     72.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             13427407     20.25%     93.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4530845      6.83%     99.87% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess              86068      0.13%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               66298607                       # Type of FU issued
system.cpu.iq.rate                           2.239558                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      951149                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014346                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          162802405                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          81152149                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     65139085                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              276005                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             136594                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       133763                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               67090986                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  142032                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1786285                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2162278                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         8447                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         7060                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       670391                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1342                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         28858                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 419616                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1353194                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 35827                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            71012981                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            104964                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              13969088                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              4873480                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             120372                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   4376                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 30360                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           7060                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         232532                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       204923                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               437455                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              65734612                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              13219496                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            563995                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                        109631                       # number of nop insts executed
system.cpu.iew.exec_refs                     17699959                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  7939036                       # Number of branches executed
system.cpu.iew.exec_stores                    4480463                       # Number of stores executed
system.cpu.iew.exec_rate                     2.220507                       # Inst execution rate
system.cpu.iew.wb_sent                       65434125                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      65272848                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  43857548                       # num instructions producing a value
system.cpu.iew.wb_consumers                  55551755                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       2.204908                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.789490                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        10547247                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           49601                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            409173                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     27959799                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.161307                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.721904                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      9537084     34.11%     34.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      8601346     30.76%     64.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1996482      7.14%     72.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1238342      4.43%     76.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       930080      3.33%     79.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       699398      2.50%     82.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       852890      3.05%     85.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1047688      3.75%     89.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3056489     10.93%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     27959799                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             60429714                       # Number of instructions committed
system.cpu.commit.committedOps               60429714                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       16009899                       # Number of memory references committed
system.cpu.commit.loads                      11806810                       # Number of loads committed
system.cpu.commit.membars                       22994                       # Number of memory barriers committed
system.cpu.commit.branches                    7175655                       # Number of branches committed
system.cpu.commit.fp_insts                     128803                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  59643916                       # Number of committed integer instructions.
system.cpu.commit.function_calls               237874                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       101544      0.17%      0.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         43666171     72.26%     72.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          490385      0.81%     73.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     73.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          42529      0.07%     73.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     73.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     73.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     73.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           8360      0.01%     73.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     73.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     73.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     73.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     73.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     73.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     73.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     73.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     73.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     73.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     73.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     73.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     73.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     73.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     73.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     73.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     73.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     73.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     73.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     73.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        11829804     19.58%     92.90% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        4204853      6.96%     99.86% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess         86068      0.14%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          60429714                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3056489                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     95822009                       # The number of ROB reads
system.cpu.rob.rob_writes                   143506197                       # The number of ROB writes
system.cpu.timesIdled                           11446                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           98452                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                        24477                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                    60344902                       # Number of Instructions Simulated
system.cpu.committedOps                      60344902                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.490570                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.490570                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.038443                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.038443                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 93243412                       # number of integer regfile reads
system.cpu.int_regfile_writes                53127155                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     90090                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    84774                       # number of floating regfile writes
system.cpu.misc_regfile_reads                  327116                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  78478                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 1025                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1025                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23454                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23456                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            2                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1396                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1968                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4034                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        44928                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        44928                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   48962                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2040                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          698                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1107                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4275                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1434112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1434112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1438387                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               459000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                60000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               70000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              885000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1599000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           201766158                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2978000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22535066                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             91546                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.972360                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10204423                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             91546                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            111.467710                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.972360                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999946                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999946                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          215                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          190                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20660848                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20660848                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     10189183                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10189183                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      10189183                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10189183                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     10189183                       # number of overall hits
system.cpu.icache.overall_hits::total        10189183                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        95461                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         95461                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        95461                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          95461                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        95461                       # number of overall misses
system.cpu.icache.overall_misses::total         95461                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   6544053424                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6544053424                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   6544053424                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6544053424                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   6544053424                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6544053424                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     10284644                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10284644                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     10284644                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10284644                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     10284644                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10284644                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.009282                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009282                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.009282                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009282                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.009282                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009282                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 68552.114727                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68552.114727                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 68552.114727                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68552.114727                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 68552.114727                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68552.114727                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           34                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    11.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         3901                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3901                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         3901                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3901                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         3901                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3901                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        91560                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        91560                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        91560                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        91560                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        91560                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        91560                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   5298656570                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5298656570                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   5298656570                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5298656570                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   5298656570                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5298656570                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.008903                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008903                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.008903                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008903                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.008903                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008903                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 57870.866863                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57870.866863                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 57870.866863                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57870.866863                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 57870.866863                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57870.866863                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements            154068                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.747339                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15148833                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            154068                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             98.325629                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.747339                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999753                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999753                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          896                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31350364                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31350364                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     11181783                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        11181783                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      3938613                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3938613                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        12065                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        12065                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        12268                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        12268                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      15120396                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15120396                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     15120396                       # number of overall hits
system.cpu.dcache.overall_hits::total        15120396                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       201462                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        201462                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       250348                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       250348                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         1593                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1593                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            2                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data       451810                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         451810                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       451810                       # number of overall misses
system.cpu.dcache.overall_misses::total        451810                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  13832654747                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13832654747                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  17673029606                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  17673029606                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    121905000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    121905000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data        45998                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        45998                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  31505684353                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  31505684353                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  31505684353                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  31505684353                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     11383245                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11383245                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4188961                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4188961                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        13658                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        13658                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        12270                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        12270                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     15572206                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15572206                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     15572206                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15572206                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.017698                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017698                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.059764                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.059764                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.116635                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.116635                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000163                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000163                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.029014                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029014                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.029014                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029014                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 68661.359199                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68661.359199                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 70593.851782                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70593.851782                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 76525.423729                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76525.423729                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data        22999                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        22999                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 69732.153677                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69732.153677                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 69732.153677                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69732.153677                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        67049                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             10459                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.410651                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        70094                       # number of writebacks
system.cpu.dcache.writebacks::total             70094                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        85944                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        85944                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       212826                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       212826                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          521                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          521                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       298770                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       298770                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       298770                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       298770                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       115518                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       115518                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        37522                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        37522                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data         1072                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1072                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       153040                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       153040                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       153040                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       153040                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   6861781503                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6861781503                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2394145592                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2394145592                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     72031000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     72031000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data        16002                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        16002                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   9255927095                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9255927095                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   9255927095                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9255927095                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    174058000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    174058000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    176598000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    176598000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    350656000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    350656000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.010148                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010148                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008957                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008957                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.078489                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078489                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.000163                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000163                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.009828                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009828                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.009828                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009828                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 59400.106503                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59400.106503                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 63806.449336                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63806.449336                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 67193.097015                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67193.097015                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data         8001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total         8001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 60480.443642                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60480.443642                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 60480.443642                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60480.443642                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      123                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      15179                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     3671     37.32%     37.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      51      0.52%     37.84% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     122      1.24%     39.08% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    5992     60.92%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 9836                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      3662     48.85%     48.85% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       51      0.68%     49.53% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      122      1.63%     51.15% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     3662     48.85%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  7497                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             112744552000     95.13%     95.13% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                81460000      0.07%     95.20% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               129556000      0.11%     95.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              5556168000      4.69%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         118511736000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997548                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.611148                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.762200                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          3      3.49%      3.49% # number of syscalls executed
system.cpu.kern.syscall::3                         13     15.12%     18.60% # number of syscalls executed
system.cpu.kern.syscall::4                         16     18.60%     37.21% # number of syscalls executed
system.cpu.kern.syscall::6                          8      9.30%     46.51% # number of syscalls executed
system.cpu.kern.syscall::17                        12     13.95%     60.47% # number of syscalls executed
system.cpu.kern.syscall::19                         3      3.49%     63.95% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.16%     65.12% # number of syscalls executed
system.cpu.kern.syscall::45                         7      8.14%     73.26% # number of syscalls executed
system.cpu.kern.syscall::48                         3      3.49%     76.74% # number of syscalls executed
system.cpu.kern.syscall::59                         3      3.49%     80.23% # number of syscalls executed
system.cpu.kern.syscall::71                         8      9.30%     89.53% # number of syscalls executed
system.cpu.kern.syscall::73                         4      4.65%     94.19% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.16%     95.35% # number of syscalls executed
system.cpu.kern.syscall::256                        2      2.33%     97.67% # number of syscalls executed
system.cpu.kern.syscall::257                        2      2.33%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     86                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   357      3.33%      3.33% # number of callpals executed
system.cpu.kern.callpal::tbi                       29      0.27%      3.60% # number of callpals executed
system.cpu.kern.callpal::swpipl                  8862     82.64%     86.24% # number of callpals executed
system.cpu.kern.callpal::rdps                     477      4.45%     90.69% # number of callpals executed
system.cpu.kern.callpal::wrusp                      3      0.03%     90.72% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.03%     90.75% # number of callpals executed
system.cpu.kern.callpal::rti                      801      7.47%     98.22% # number of callpals executed
system.cpu.kern.callpal::callsys                  182      1.70%     99.92% # number of callpals executed
system.cpu.kern.callpal::imb                        9      0.08%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  10723                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              1158                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 727                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 727                      
system.cpu.kern.mode_good::user                   727                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.627807                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.771353                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        14132424000     11.92%     11.92% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         104379312000     88.08%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      357                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.650373                       # Number of seconds simulated
sim_ticks                                650373252000                       # Number of ticks simulated
final_tick                               3420092924000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 426304                       # Simulator instruction rate (inst/s)
host_op_rate                                   426304                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              911698666                       # Simulator tick rate (ticks/s)
host_mem_usage                                 462572                       # Number of bytes of host memory used
host_seconds                                   713.36                       # Real time elapsed on the host
sim_insts                                   304110022                       # Number of instructions simulated
sim_ops                                     304110022                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         6073408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       195207680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          201281216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      6073408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6073408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     84011072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       839680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        84850752                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            94897                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          3050120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3145019                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1312673                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        13120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1325793                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            9338342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          300147153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide             197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             309485692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       9338342                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          9338342                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       129173627                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        1291074                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            130464701                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       129173627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           9338342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         300147153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        1291271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            439950393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     3145019                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1325793                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3145019                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1325793                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              198108224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3172992                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                83807872                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               201281216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             84850752                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  49578                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 16296                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           19                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            195314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            226478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            187512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            184471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            187228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            185229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            185121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            186343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            192534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            189507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           189053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           209645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           196759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           197028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           190655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           192564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             82547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             95830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             72704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             77855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             77583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             78910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             81325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             80589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             81375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             81198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            80710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            93717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            83297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            80789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            81042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            80027                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        14                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  650373252000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3145019                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1325793                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2178838                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  678885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  183653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   52874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  27125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  29209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  61290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  71986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  78285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  79924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  80362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  79626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  80921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  80797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  81609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  80935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  80244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  80706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  78498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  78341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  78290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  78043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     35                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1054014                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    267.467931                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.315125                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   331.996491                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       556950     52.84%     52.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       185860     17.63%     70.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        74739      7.09%     77.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        31899      3.03%     80.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        25172      2.39%     82.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        21123      2.00%     84.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15205      1.44%     86.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15332      1.45%     87.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       127734     12.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1054014                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        77784                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.795369                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     24.800503                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         77360     99.45%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          354      0.46%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           42      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           10      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            8      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         77784                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        77784                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.835056                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.793938                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.318444                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         49774     63.99%     63.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         27101     34.84%     98.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           822      1.06%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            18      0.02%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             9      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             3      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             6      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            16      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             5      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             8      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             2      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             2      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-117            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         77784                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  37050349500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             95089868250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                15477205000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11969.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30719.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       304.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       128.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    309.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    130.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  2356572                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  994347                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.93                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     145470.95                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    32793405250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     21717280000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    595857070250                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              7655641560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              9577106280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              4177185375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              5225603625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            28333133400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            31375601400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            6127079760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            6339079440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        223383454320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        223383454320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        656197028775                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        663448916475                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1476440899500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1470079594500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2402314422690                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2409429356040                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           702.413205                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           704.493542                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq             2437383                       # Transaction distribution
system.membus.trans_dist::ReadResp            2437383                       # Transaction distribution
system.membus.trans_dist::WriteReq               2373                       # Transaction distribution
system.membus.trans_dist::WriteResp              2373                       # Transaction distribution
system.membus.trans_dist::Writeback           1312673                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        13120                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        13120                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               19                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              19                       # Transaction distribution
system.membus.trans_dist::ReadExReq            711394                       # Transaction distribution
system.membus.trans_dist::ReadExResp           711394                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        26274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        26274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       189796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       189796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave        12198                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      7412951                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      7425149                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7641219                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       839808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       839808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      6073408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      6073408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        12029                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    279218752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    279230781                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               286143997                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               32                       # Total snoops (count)
system.membus.snoop_fanout::samples           4470877                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                 4470877    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total             4470877                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8472000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         15077225000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13455457                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          890004752                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy        28263151477                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              4.3                       # Layer utilization (%)
system.iocache.tags.replacements                13152                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                13152                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               118416                       # Number of tag accesses
system.iocache.tags.data_accesses              118416                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        13120                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        13120                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           32                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               32                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            6                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            6                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           32                       # number of demand (read+write) misses
system.iocache.demand_misses::total                32                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           32                       # number of overall misses
system.iocache.overall_misses::total               32                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3801481                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3801481                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3801481                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3801481                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3801481                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3801481                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           32                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             32                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        13126                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        13126                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           32                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              32                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           32                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             32                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000457                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000457                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 118796.281250                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118796.281250                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 118796.281250                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118796.281250                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 118796.281250                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118796.281250                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      13120                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           32                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        13120                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        13120                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           32                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           32                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2136481                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2136481                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    882452151                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    882452151                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2136481                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2136481                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2136481                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2136481                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999543                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999543                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 66765.031250                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 66765.031250                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 67260.072485                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 67260.072485                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 66765.031250                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66765.031250                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 66765.031250                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66765.031250                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 101                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   839680                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        104                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                28406618                       # Number of BP lookups
system.cpu.branchPred.condPredicted          27731816                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            140726                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12871161                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9683031                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             75.230440                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  179651                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3509                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      4000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     47639225                       # DTB read hits
system.cpu.dtb.read_misses                    8609346                       # DTB read misses
system.cpu.dtb.read_acv                            50                       # DTB read access violations
system.cpu.dtb.read_accesses                 54933665                       # DTB read accesses
system.cpu.dtb.write_hits                     8499356                       # DTB write hits
system.cpu.dtb.write_misses                    658016                       # DTB write misses
system.cpu.dtb.write_acv                          103                       # DTB write access violations
system.cpu.dtb.write_accesses                 7345931                       # DTB write accesses
system.cpu.dtb.data_hits                     56138581                       # DTB hits
system.cpu.dtb.data_misses                    9267362                       # DTB misses
system.cpu.dtb.data_acv                           153                       # DTB access violations
system.cpu.dtb.data_accesses                 62279596                       # DTB accesses
system.cpu.itb.fetch_hits                    26803438                       # ITB hits
system.cpu.itb.fetch_misses                     34156                       # ITB misses
system.cpu.itb.fetch_acv                          325                       # ITB acv
system.cpu.itb.fetch_accesses                26837594                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                        162581971                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           30521308                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      307794223                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    28406618                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            9862682                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     128299952                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 3318100                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         68                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                17311                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles       1992589                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         2975                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                  28006360                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                433334                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples          162493253                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.894197                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.181191                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                114471271     70.45%     70.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   918176      0.57%     71.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  4830845      2.97%     73.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1108409      0.68%     74.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  7204169      4.43%     79.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   693892      0.43%     79.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1749036      1.08%     80.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1030862      0.63%     81.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 30486593     18.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            162493253                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.174722                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.893163                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 22644099                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              98700984                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  33318443                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               6176178                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1653549                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               131470                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  5646                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              264044389                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 19608                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                1653549                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 26426980                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                11854196                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       60474964                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  35690866                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              26392698                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              252017580                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 28648                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1823030                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               14945039                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 674518                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           212169349                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             344301105                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        191676390                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         152621388                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             134284264                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 77885085                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts            9240881                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          39554                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  42455835                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             56351591                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            11497540                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1494580                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2142331                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  234893185                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             6681211                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 217328901                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             51901                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        87960867                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     46478704                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved        6554277                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     162493253                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.337464                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.192182                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            97076455     59.74%     59.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            21654429     13.33%     73.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             9462612      5.82%     78.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             7527446      4.63%     83.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             6863263      4.22%     87.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             6836923      4.21%     91.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3835166      2.36%     94.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4377425      2.69%     97.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             4859534      2.99%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       162493253                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   62008      0.63%      0.63% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.63% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               1480402     15.00%     15.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                    23      0.00%     15.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                  1841      0.02%     15.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult              1862433     18.87%     34.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv               5275019     53.43%     87.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     87.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     87.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     87.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     87.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     87.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     87.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     87.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     87.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     87.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     87.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     87.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     87.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     87.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     87.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     87.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     87.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     87.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     87.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     87.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     87.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     87.94% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 967993      9.81%     97.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                222481      2.25%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               570      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              88508511     40.73%     40.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                16683      0.01%     40.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     40.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            39657688     18.25%     58.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp             1826458      0.84%     59.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt              310225      0.14%     59.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult           11985557      5.51%     65.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv             1821688      0.84%     66.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  2      0.00%     66.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     66.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     66.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     66.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     66.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     66.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     66.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     66.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     66.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     66.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     66.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     66.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     66.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     66.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     66.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     66.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             56504701     26.00%     92.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             9183857      4.23%     96.54% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess            7512961      3.46%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              217328901                       # Type of FU issued
system.cpu.iq.rate                           1.336734                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     9872200                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.045425                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          375284065                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         152125477                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    105309039                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           231791091                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes          177422428                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses    100739783                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              106599440                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses               120601091                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           100715                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     21795614                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          379                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        12817                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      3084838                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         4744                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        606914                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1653549                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 8552804                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               2979059                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           243641517                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            104904                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              56351591                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             11497540                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts            6615264                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  51892                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               3080879                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          12817                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         118836                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       853553                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               972389                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             216364954                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              56321074                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            963947                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       2067121                       # number of nop insts executed
system.cpu.iew.exec_refs                     65480047                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 10097789                       # Number of branches executed
system.cpu.iew.exec_stores                    9158973                       # Number of stores executed
system.cpu.iew.exec_rate                     1.330805                       # Inst execution rate
system.cpu.iew.wb_sent                      215586592                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     206048822                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 120507467                       # num instructions producing a value
system.cpu.iew.wb_consumers                 137947181                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.267353                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.873577                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        67911111                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          126934                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            904342                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    152887571                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.017398                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.278124                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    110964551     72.58%     72.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     16816432     11.00%     83.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      6157949      4.03%     87.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2471399      1.62%     89.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1310130      0.86%     90.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1231180      0.81%     90.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1313797      0.86%     91.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1255211      0.82%     92.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     11366922      7.43%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    152887571                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            155547582                       # Number of instructions committed
system.cpu.commit.committedOps              155547582                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       42968679                       # Number of memory references committed
system.cpu.commit.loads                      34555977                       # Number of loads committed
system.cpu.commit.membars                       54032                       # Number of memory barriers committed
system.cpu.commit.branches                    7192258                       # Number of branches committed
system.cpu.commit.fp_insts                   79047449                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 107759137                       # Number of committed integer instructions.
system.cpu.commit.function_calls               141788                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      1974439      1.27%      1.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         57821200     37.17%     38.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           15635      0.01%     38.45% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     38.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd       31870279     20.49%     58.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp        1823778      1.17%     60.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt         297354      0.19%     60.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult       9385360      6.03%     66.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv        1820596      1.17%     67.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             1      0.00%     67.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     67.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     67.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     67.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     67.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     67.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     67.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     67.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     67.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     67.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     67.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     67.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     67.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     67.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     67.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     67.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     67.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     67.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     67.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.51% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        34610009     22.25%     89.76% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        8415970      5.41%     95.17% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess       7512961      4.83%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         155547582                       # Class of committed instruction
system.cpu.commit.bw_lim_events              11366922                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    355393555                       # The number of ROB reads
system.cpu.rob.rob_writes                   456524148                       # The number of ROB writes
system.cpu.timesIdled                           10347                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           88718                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                        11343                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                   153573713                       # Number of Instructions Simulated
system.cpu.committedOps                     153573713                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.058658                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.058658                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.944593                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.944593                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                185050850                       # number of integer regfile reads
system.cpu.int_regfile_writes                89612721                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 118687132                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 94427097                       # number of floating regfile writes
system.cpu.misc_regfile_reads               154560546                       # number of misc regfile reads
system.cpu.misc_regfile_writes                3136355                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3758                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3758                       # Transaction distribution
system.iobus.trans_dist::WriteReq               15487                       # Transaction distribution
system.iobus.trans_dist::WriteResp              15493                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            6                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1546                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          400                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         9308                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          912                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        12198                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        26304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        26304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   38502                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          550                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4654                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          513                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        12029                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       839936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       839936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   851965                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1477000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                24000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              350000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5880000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              741000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           118168089                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             9825000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            13190543                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             94879                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.860376                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27908261                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             94879                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            294.145817                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.860376                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999727                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999727                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          226                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          191                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          56107619                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         56107619                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     27909083                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27909083                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      27909083                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27909083                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     27909083                       # number of overall hits
system.cpu.icache.overall_hits::total        27909083                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        97277                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         97277                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        97277                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          97277                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        97277                       # number of overall misses
system.cpu.icache.overall_misses::total         97277                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   6972247250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6972247250                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   6972247250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6972247250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   6972247250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6972247250                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     28006360                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28006360                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     28006360                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28006360                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     28006360                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28006360                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.003473                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003473                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.003473                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003473                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.003473                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003473                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 71674.159873                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71674.159873                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 71674.159873                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71674.159873                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 71674.159873                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71674.159873                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           27                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    13.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         2378                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2378                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         2378                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2378                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         2378                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2378                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        94899                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        94899                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        94899                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        94899                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        94899                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        94899                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   5723146248                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5723146248                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   5723146248                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5723146248                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   5723146248                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5723146248                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003388                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003388                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003388                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003388                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003388                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003388                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 60307.761388                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60307.761388                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 60307.761388                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60307.761388                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 60307.761388                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60307.761388                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements           3050106                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.986342                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            46626630                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3050106                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.286888                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.986342                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999987                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999987                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          889                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         114022596                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        114022596                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     41061126                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        41061126                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5505033                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5505033                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        29119                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        29119                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        31602                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        31602                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      46566159                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         46566159                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     46566159                       # number of overall hits
system.cpu.dcache.overall_hits::total        46566159                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      5983799                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5983799                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      2870660                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2870660                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         4899                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         4899                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      8854459                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8854459                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      8854459                       # number of overall misses
system.cpu.dcache.overall_misses::total       8854459                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 352767180996                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 352767180996                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 187231155974                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 187231155974                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    382065500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    382065500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 539998336970                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 539998336970                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 539998336970                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 539998336970                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     47044925                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     47044925                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      8375693                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8375693                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        34018                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        34018                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        31602                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        31602                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     55420618                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     55420618                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     55420618                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     55420618                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.127193                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.127193                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.342737                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.342737                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.144012                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.144012                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.159768                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.159768                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.159768                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.159768                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 58953.715022                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58953.715022                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 65222.337711                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65222.337711                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 77988.467034                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77988.467034                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 60986.033926                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60986.033926                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 60986.033926                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60986.033926                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1243108                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            151477                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.206579                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1312673                       # number of writebacks
system.cpu.dcache.writebacks::total           1312673                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      3649041                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3649041                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data      2159249                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2159249                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          929                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          929                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      5808290                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5808290                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      5808290                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5808290                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2334758                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2334758                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       711411                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       711411                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data         3970                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3970                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3046169                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3046169                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3046169                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3046169                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 137830178754                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 137830178754                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  41907774512                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  41907774512                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data    274196000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    274196000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 179737953266                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 179737953266                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 179737953266                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 179737953266                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    763038000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    763038000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    473634000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    473634000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   1236672000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1236672000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.049628                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.049628                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.084938                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.084938                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.116703                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.116703                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.054965                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.054965                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.054965                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.054965                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 59034.032116                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59034.032116                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 58907.965314                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58907.965314                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 69067.002519                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69067.002519                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 59004.590115                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59004.590115                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 59004.590115                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59004.590115                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       57                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     769117                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    10883     37.01%     37.01% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      69      0.23%     37.24% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     666      2.26%     39.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   17788     60.49%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                29406                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     10880     48.37%     48.37% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       69      0.31%     48.67% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      666      2.96%     51.63% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    10880     48.37%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 22495                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             635195652000     97.67%     97.67% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               100792000      0.02%     97.68% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               734716000      0.11%     97.79% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             14342208000      2.21%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         650373368000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999724                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.611648                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.764980                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          2      2.70%      2.70% # number of syscalls executed
system.cpu.kern.syscall::3                          3      4.05%      6.76% # number of syscalls executed
system.cpu.kern.syscall::4                         29     39.19%     45.95% # number of syscalls executed
system.cpu.kern.syscall::6                          3      4.05%     50.00% # number of syscalls executed
system.cpu.kern.syscall::17                         5      6.76%     56.76% # number of syscalls executed
system.cpu.kern.syscall::19                         2      2.70%     59.46% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.35%     60.81% # number of syscalls executed
system.cpu.kern.syscall::45                         3      4.05%     64.86% # number of syscalls executed
system.cpu.kern.syscall::48                         2      2.70%     67.57% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.35%     68.92% # number of syscalls executed
system.cpu.kern.syscall::59                         2      2.70%     71.62% # number of syscalls executed
system.cpu.kern.syscall::71                        17     22.97%     94.59% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.35%     95.95% # number of syscalls executed
system.cpu.kern.syscall::144                        1      1.35%     97.30% # number of syscalls executed
system.cpu.kern.syscall::256                        1      1.35%     98.65% # number of syscalls executed
system.cpu.kern.syscall::257                        1      1.35%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     74                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   262      0.82%      0.82% # number of callpals executed
system.cpu.kern.callpal::tbi                       13      0.04%      0.86% # number of callpals executed
system.cpu.kern.callpal::swpipl                 25638     80.50%     81.36% # number of callpals executed
system.cpu.kern.callpal::rdps                    1474      4.63%     85.99% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.01%     85.99% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.01%     86.00% # number of callpals executed
system.cpu.kern.callpal::rti                     3033      9.52%     95.52% # number of callpals executed
system.cpu.kern.callpal::callsys                 1052      3.30%     98.83% # number of callpals executed
system.cpu.kern.callpal::imb                        6      0.02%     98.84% # number of callpals executed
system.cpu.kern.callpal::rdunique                 367      1.15%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  31850                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              3295                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2937                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                2937                      
system.cpu.kern.mode_good::user                  2937                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.891351                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.942555                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        30886664000      4.75%      4.75% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         619486704000     95.25%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      262                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.139346                       # Number of seconds simulated
sim_ticks                                139345960000                       # Number of ticks simulated
final_tick                               3559438884000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1843952                       # Simulator instruction rate (inst/s)
host_op_rate                                  1843952                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              689940044                       # Simulator tick rate (ticks/s)
host_mem_usage                                 463596                       # Number of bytes of host memory used
host_seconds                                   201.97                       # Real time elapsed on the host
sim_insts                                   372419646                       # Number of instructions simulated
sim_ops                                     372419646                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         6366464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        13764480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           20131072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      6366464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6366464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      7264128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      1380352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8644480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            99476                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           215070                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              314548                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        113502                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        21568                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             135070                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           45688185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           98779182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide             919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             144468286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      45688185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         45688185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        52130166                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        9905935                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             62036101                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        52130166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          45688185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          98779182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        9906853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            206504387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      314548                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     135070                       # Number of write requests accepted
system.mem_ctrls.readBursts                    314548                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   135070                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               19983872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  147200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8621056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                20131072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8644480                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2300                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   375                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           18                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             17632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             19492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             20361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             18605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            20115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            27030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            24483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            27359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            19471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            22027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             10301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9490                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        11                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  139345960000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                314548                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               135070                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  247766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   50754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     28                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       105665                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    270.718213                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   163.173781                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   304.305478                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        40792     38.61%     38.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        29823     28.22%     66.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10972     10.38%     77.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5561      5.26%     82.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2986      2.83%     85.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2121      2.01%     87.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1712      1.62%     88.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1640      1.55%     90.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10058      9.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       105665                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7842                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.821729                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     80.378356                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          7450     95.00%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          287      3.66%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           53      0.68%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           25      0.32%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            8      0.10%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            9      0.11%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            3      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            2      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7842                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7842                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.177251                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.028690                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.136556                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          4733     60.35%     60.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          2871     36.61%     96.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           111      1.42%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            12      0.15%     98.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            17      0.22%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            11      0.14%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             5      0.06%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            15      0.19%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33            17      0.22%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             7      0.09%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             3      0.04%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             7      0.09%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             4      0.05%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             7      0.09%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             3      0.04%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             4      0.05%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.01%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             2      0.03%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             2      0.03%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             3      0.04%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             1      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             1      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             1      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-93             1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::102-103            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7842                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   4200080750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             10054730750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1561240000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13451.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32201.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       143.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        61.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    144.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     62.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.66                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   227749                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  113544                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.30                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     309920.78                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    44521245250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      4653220000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     90176051000                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              7984108440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             10047481920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              4356408375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              5482257000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            29369020200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            32775444000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            6536052000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            6802989120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        232485152640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        232485152640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        700034939325                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        716518700640                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1521596901750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1507137462000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2502362582730                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2511249487320                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           703.021874                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           705.518590                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              237520                       # Transaction distribution
system.membus.trans_dist::ReadResp             237518                       # Transaction distribution
system.membus.trans_dist::WriteReq               2114                       # Transaction distribution
system.membus.trans_dist::WriteResp              2114                       # Transaction distribution
system.membus.trans_dist::Writeback            113502                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        21568                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        21568                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               14                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              4                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              18                       # Transaction distribution
system.membus.trans_dist::ReadExReq             80594                       # Transaction distribution
system.membus.trans_dist::ReadExResp            80594                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        43201                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        43201                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       198971                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       198971                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave        11196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       543678                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       554878                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 797050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1380480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1380480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      6366464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      6366464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     21028608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     21037336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                28784280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               80                       # Total snoops (count)
system.membus.snoop_fanout::samples            449729                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  449729    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              449729                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7712000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1530290250                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           22221168                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          930099431                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2007353730                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.4                       # Layer utilization (%)
system.iocache.tags.replacements                21631                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                21631                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               194751                       # Number of tag accesses
system.iocache.tags.data_accesses              194751                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        21568                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        21568                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           63                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               63                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            9                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            9                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           63                       # number of demand (read+write) misses
system.iocache.demand_misses::total                63                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           63                       # number of overall misses
system.iocache.overall_misses::total               63                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      7240960                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7240960                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      7240960                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      7240960                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      7240960                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      7240960                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           63                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             63                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        21577                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        21577                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           63                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              63                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           63                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             63                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000417                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000417                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 114935.873016                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 114935.873016                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 114935.873016                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 114935.873016                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 114935.873016                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 114935.873016                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      21568                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           63                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        21568                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        21568                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           63                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           63                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           63                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           63                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      3962960                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3962960                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   1469427134                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   1469427134                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      3962960                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      3962960                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      3962960                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      3962960                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999583                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999583                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 62904.126984                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 62904.126984                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 68129.967266                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 68129.967266                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 62904.126984                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 62904.126984                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 62904.126984                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 62904.126984                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 165                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1380352                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        172                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                13357329                       # Number of BP lookups
system.cpu.branchPred.condPredicted          11850214                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            404710                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8080894                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 7005637                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.693836                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  447333                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3276                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      4000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     11664592                       # DTB read hits
system.cpu.dtb.read_misses                      11937                       # DTB read misses
system.cpu.dtb.read_acv                            70                       # DTB read access violations
system.cpu.dtb.read_accesses                 10819099                       # DTB read accesses
system.cpu.dtb.write_hits                     3479239                       # DTB write hits
system.cpu.dtb.write_misses                      5931                       # DTB write misses
system.cpu.dtb.write_acv                          201                       # DTB write access violations
system.cpu.dtb.write_accesses                 2673388                       # DTB write accesses
system.cpu.dtb.data_hits                     15143831                       # DTB hits
system.cpu.dtb.data_misses                      17868                       # DTB misses
system.cpu.dtb.data_acv                           271                       # DTB access violations
system.cpu.dtb.data_accesses                 13492487                       # DTB accesses
system.cpu.itb.fetch_hits                     8037661                       # ITB hits
system.cpu.itb.fetch_misses                     19927                       # ITB misses
system.cpu.itb.fetch_acv                          579                       # ITB acv
system.cpu.itb.fetch_accesses                 8057588                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                         34812610                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           10226297                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       94685004                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    13357329                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            7452970                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      22991105                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  878254                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         28                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 7686                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles       1035947                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         6226                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   8830398                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                104934                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           34706416                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.728170                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.331606                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 18164158     52.34%     52.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   383779      1.11%     53.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2945534      8.49%     61.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   965035      2.78%     64.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1560056      4.50%     69.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   456281      1.31%     70.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2195815      6.33%     76.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   467531      1.35%     78.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  7568227     21.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             34706416                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.383692                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.719848                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  8868511                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              10030693                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  14320024                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1054917                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 432271                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               597971                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  7030                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               92407796                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 21297                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 432271                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  9432995                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 2560870                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        5321181                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  14685213                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2273886                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               90628961                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 27571                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1269890                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  54145                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 236784                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            64780040                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             115522657                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         98184634                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          17271562                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              54579914                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 10200126                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             448358                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          22328                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5510048                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             12620593                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             3923261                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1388612                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           934245                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   78407703                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              216013                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  74734106                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             62893                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        10177424                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      6734556                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved         143015                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      34706416                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.153322                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.185219                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            11235434     32.37%     32.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             5624806     16.21%     48.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             4335419     12.49%     61.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             5260395     15.16%     76.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2098407      6.05%     82.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             3609825     10.40%     92.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              833694      2.40%     95.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              455128      1.31%     96.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1253308      3.61%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        34706416                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  147789     14.81%     14.81% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     37      0.00%     14.82% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     14.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  9274      0.93%     15.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                  9087      0.91%     16.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     16.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                10153      1.02%     17.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                530993     53.22%     70.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     70.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     70.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     70.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     70.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     70.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     70.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     70.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     70.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     70.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     70.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     70.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     70.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     70.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     70.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     70.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     70.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     70.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     70.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     70.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     70.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     70.89% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 178884     17.93%     88.82% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                111570     11.18%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            130724      0.17%      0.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              50764107     67.93%     68.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               299132      0.40%     68.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     68.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4444515      5.95%     74.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp              347901      0.47%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult            2677083      3.58%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv              277013      0.37%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             12158579     16.27%     95.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3518321      4.71%     99.84% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess             116731      0.16%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               74734106                       # Type of FU issued
system.cpu.iq.rate                           2.146754                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      997787                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013351                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          154397614                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          70880963                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     58586312                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            30837694                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           17929147                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     14532197                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               59890510                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                15710659                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           844440                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1777441                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1940                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         9161                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       566404                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         3713                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         33016                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 432271                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1777268                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                130847                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            87853169                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            107652                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              12620593                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              3923261                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             170567                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  17901                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 41462                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           9161                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         408765                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       139625                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               548390                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              73477898                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              11681269                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1256208                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       9229453                       # number of nop insts executed
system.cpu.iew.exec_refs                     15167977                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 11465551                       # Number of branches executed
system.cpu.iew.exec_stores                    3486708                       # Number of stores executed
system.cpu.iew.exec_rate                     2.110669                       # Inst execution rate
system.cpu.iew.wb_sent                       73272794                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      73118509                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  43087847                       # num instructions producing a value
system.cpu.iew.wb_consumers                  50236804                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       2.100346                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.857695                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        11140405                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           72998                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            418966                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     33093464                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.316217                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.948931                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     14652954     44.28%     44.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      3996178     12.08%     56.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      4359882     13.17%     69.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1103532      3.33%     72.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1890134      5.71%     78.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       579819      1.75%     80.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       677914      2.05%     82.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       566423      1.71%     84.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      5266628     15.91%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     33093464                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             76651638                       # Number of instructions committed
system.cpu.commit.committedOps               76651638                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       14200009                       # Number of memory references committed
system.cpu.commit.loads                      10843152                       # Number of loads committed
system.cpu.commit.membars                       35696                       # Number of memory barriers committed
system.cpu.commit.branches                   10565979                       # Number of branches committed
system.cpu.commit.fp_insts                   14200513                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  60240187                       # Number of committed integer instructions.
system.cpu.commit.function_calls               409981                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      8472725     11.05%     11.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         46013815     60.03%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          289411      0.38%     71.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     71.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4320346      5.64%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp         327687      0.43%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult       2676755      3.49%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv         196413      0.26%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        10878848     14.19%     95.47% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        3358907      4.38%     99.85% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess        116731      0.15%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          76651638                       # Class of committed instruction
system.cpu.commit.bw_lim_events               5266628                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    115549172                       # The number of ROB reads
system.cpu.rob.rob_writes                   177203946                       # The number of ROB writes
system.cpu.timesIdled                           12452                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          106194                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                        23880                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                    68309624                       # Number of Instructions Simulated
system.cpu.committedOps                      68309624                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.509630                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.509630                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.962209                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.962209                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 89465066                       # number of integer regfile reads
system.cpu.int_regfile_writes                44897591                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  15000426                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 13549408                       # number of floating regfile writes
system.cpu.misc_regfile_reads                21143099                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 162336                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3547                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3547                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23673                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23682                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            9                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          650                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           84                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          504                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8038                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        11196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        43262                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        43262                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   54458                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          336                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          693                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4019                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1080                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8728                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1380856                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1380856                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1389584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               547000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                63000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              441000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5101000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1560000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           194285262                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             9082000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            21698832                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             99478                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.977444                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8714501                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             99478                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             87.602294                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.977444                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999956                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999956                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          290                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          149                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17760291                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17760291                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      8727145                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8727145                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       8727145                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8727145                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      8727145                       # number of overall hits
system.cpu.icache.overall_hits::total         8727145                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       103253                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        103253                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       103253                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         103253                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       103253                       # number of overall misses
system.cpu.icache.overall_misses::total        103253                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   7094129179                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   7094129179                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   7094129179                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   7094129179                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   7094129179                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   7094129179                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      8830398                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8830398                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      8830398                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8830398                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      8830398                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8830398                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.011693                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011693                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.011693                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011693                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.011693                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011693                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 68706.276612                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68706.276612                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 68706.276612                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68706.276612                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 68706.276612                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68706.276612                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            3                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         3758                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3758                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         3758                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3758                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         3758                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3758                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        99495                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        99495                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        99495                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        99495                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        99495                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        99495                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   5749612569                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5749612569                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   5749612569                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5749612569                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   5749612569                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5749612569                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.011267                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011267                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.011267                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011267                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.011267                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011267                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 57787.954862                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57787.954862                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 57787.954862                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57787.954862                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 57787.954862                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57787.954862                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements            215047                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.835732                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13314624                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            215047                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             61.914949                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.835732                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999840                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999840                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          842                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          153                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28507812                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28507812                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     10451886                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10451886                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      2836450                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2836450                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        17361                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        17361                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        17063                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        17063                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      13288336                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13288336                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     13288336                       # number of overall hits
system.cpu.dcache.overall_hits::total        13288336                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       321440                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        321440                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       500141                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       500141                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         2026                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2026                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            4                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data       821581                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         821581                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       821581                       # number of overall misses
system.cpu.dcache.overall_misses::total        821581                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  20672559748                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  20672559748                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  36072143525                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  36072143525                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    153601500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    153601500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data        91996                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        91996                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  56744703273                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  56744703273                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  56744703273                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  56744703273                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     10773326                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10773326                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      3336591                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3336591                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        19387                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        19387                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        17067                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        17067                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     14109917                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     14109917                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     14109917                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     14109917                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.029837                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.029837                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.149896                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.149896                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.104503                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.104503                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000234                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000234                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.058227                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.058227                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.058227                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.058227                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 64312.343666                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64312.343666                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 72123.948097                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72123.948097                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 75815.153011                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75815.153011                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data        22999                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        22999                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 69067.691771                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69067.691771                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 69067.691771                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69067.691771                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       106206                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             12411                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.557409                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       113502                       # number of writebacks
system.cpu.dcache.writebacks::total            113502                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       188346                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       188346                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       419539                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       419539                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          636                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          636                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       607885                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       607885                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       607885                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       607885                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       133094                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       133094                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        80602                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        80602                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data         1390                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1390                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data            4                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       213696                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       213696                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       213696                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       213696                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   8015244752                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8015244752                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   5178874049                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5178874049                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     92468750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     92468750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data        32004                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        32004                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  13194118801                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13194118801                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  13194118801                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13194118801                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    699472000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    699472000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    397712000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    397712000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   1097184000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1097184000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.012354                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012354                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.024157                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024157                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.071698                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.071698                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.000234                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000234                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.015145                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015145                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.015145                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015145                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 60222.434911                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60222.434911                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 64252.426106                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64252.426106                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 66524.280576                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66524.280576                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data         8001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total         8001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 61742.469681                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61742.469681                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 61742.469681                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61742.469681                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      120                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      21112                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     5878     39.59%     39.59% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     104      0.70%     40.29% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     142      0.96%     41.24% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    8724     58.76%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                14848                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      5868     48.97%     48.97% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      104      0.87%     49.84% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      142      1.19%     51.02% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     5869     48.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 11983                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             130892844000     93.93%     93.93% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               158788000      0.11%     94.05% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               141308000      0.10%     94.15% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8152812000      5.85%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         139345752000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998299                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.672742                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.807045                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          3      2.17%      2.17% # number of syscalls executed
system.cpu.kern.syscall::3                         24     17.39%     19.57% # number of syscalls executed
system.cpu.kern.syscall::4                         43     31.16%     50.72% # number of syscalls executed
system.cpu.kern.syscall::6                          7      5.07%     55.80% # number of syscalls executed
system.cpu.kern.syscall::17                         9      6.52%     62.32% # number of syscalls executed
system.cpu.kern.syscall::19                         5      3.62%     65.94% # number of syscalls executed
system.cpu.kern.syscall::33                         1      0.72%     66.67% # number of syscalls executed
system.cpu.kern.syscall::45                         7      5.07%     71.74% # number of syscalls executed
system.cpu.kern.syscall::48                         3      2.17%     73.91% # number of syscalls executed
system.cpu.kern.syscall::54                         2      1.45%     75.36% # number of syscalls executed
system.cpu.kern.syscall::59                         3      2.17%     77.54% # number of syscalls executed
system.cpu.kern.syscall::71                        15     10.87%     88.41% # number of syscalls executed
system.cpu.kern.syscall::73                        11      7.97%     96.38% # number of syscalls executed
system.cpu.kern.syscall::74                         1      0.72%     97.10% # number of syscalls executed
system.cpu.kern.syscall::256                        2      1.45%     98.55% # number of syscalls executed
system.cpu.kern.syscall::257                        2      1.45%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    138                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   368      2.33%      2.33% # number of callpals executed
system.cpu.kern.callpal::tbi                       27      0.17%      2.50% # number of callpals executed
system.cpu.kern.callpal::swpipl                 13519     85.70%     88.20% # number of callpals executed
system.cpu.kern.callpal::rdps                     569      3.61%     91.81% # number of callpals executed
system.cpu.kern.callpal::wrusp                      3      0.02%     91.83% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.02%     91.85% # number of callpals executed
system.cpu.kern.callpal::rti                     1084      6.87%     98.72% # number of callpals executed
system.cpu.kern.callpal::callsys                  195      1.24%     99.96% # number of callpals executed
system.cpu.kern.callpal::imb                        7      0.04%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  15775                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              1452                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 952                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 952                      
system.cpu.kern.mode_good::user                   952                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.655647                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.792013                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        19804756000     14.21%     14.21% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         119540996000     85.79%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      368                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035128                       # Number of seconds simulated
sim_ticks                                 35128152000                       # Number of ticks simulated
final_tick                               3594567036000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                7580297                       # Simulator instruction rate (inst/s)
host_op_rate                                  7580294                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              685313215                       # Simulator tick rate (ticks/s)
host_mem_usage                                 463596                       # Number of bytes of host memory used
host_seconds                                    51.26                       # Real time elapsed on the host
sim_insts                                   388554699                       # Number of instructions simulated
sim_ops                                     388554699                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         3231104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         5552640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8783872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      3231104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3231104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      3477760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       737280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4215040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            50486                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            86760                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              137248                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         54340                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11520                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              65860                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           91980472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          158068093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            3644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             250052209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      91980472                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         91980472                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        99002077                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       20988295                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            119990371                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        99002077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          91980472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         158068093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       20991938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            370042580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      137250                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      65860                       # Number of write requests accepted
system.mem_ctrls.readBursts                    137250                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    65860                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                8696320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   87680                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4208000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8784000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4215040                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1370                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   102                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           13                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4106                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        14                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   35128232000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                137250                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                65860                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   92678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   29733                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     32                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        48599                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    265.521184                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   163.809417                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   297.081011                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        17085     35.16%     35.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16112     33.15%     68.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4727      9.73%     78.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2452      5.05%     83.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1561      3.21%     86.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          940      1.93%     88.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          665      1.37%     89.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          583      1.20%     90.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4474      9.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        48599                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3925                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.611210                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     64.547146                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           3528     89.89%     89.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          272      6.93%     96.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           60      1.53%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           34      0.87%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           12      0.31%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            4      0.10%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            6      0.15%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.03%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            2      0.05%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.03%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3925                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3925                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.751592                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.625345                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.899823                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          3111     79.26%     79.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           693     17.66%     96.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            49      1.25%     98.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            15      0.38%     98.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            10      0.25%     98.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             5      0.13%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             3      0.08%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             9      0.23%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33            11      0.28%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             2      0.05%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             4      0.10%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             2      0.05%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             1      0.03%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             1      0.03%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             2      0.05%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             2      0.05%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             2      0.05%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             1      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-113            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3925                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   2138888250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              4686638250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  679400000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15741.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34491.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       247.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       119.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    250.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    119.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.57                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    98179                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   54847                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.41                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     172951.76                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    17637651500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      1172860000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     16313262250                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              8152280640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             10246703040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              4448169000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              5590959000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            29878781400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            33325383000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            6751220400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            7013880720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        234779266800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        234779266800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        710591486670                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        726422234040                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1533411036750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1519524416250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2528012241660                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2536902842850                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           703.288075                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           705.761423                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               98900                       # Transaction distribution
system.membus.trans_dist::ReadResp              98897                       # Transaction distribution
system.membus.trans_dist::WriteReq               1568                       # Transaction distribution
system.membus.trans_dist::WriteResp              1568                       # Transaction distribution
system.membus.trans_dist::Writeback             54340                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11520                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11520                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               12                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              13                       # Transaction distribution
system.membus.trans_dist::ReadExReq             41653                       # Transaction distribution
system.membus.trans_dist::ReadExResp            41653                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        23070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        23070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       100987                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       100987                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9662                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       227886                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       237550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 361607                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       737408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       737408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      3231104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      3231104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6303                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      9030400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      9036703                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13005215                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               39                       # Total snoops (count)
system.membus.snoop_fanout::samples            203177                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  203177    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              203177                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6399000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           730060000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11827200                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          472179464                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy          811842485                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.3                       # Layer utilization (%)
system.iocache.tags.replacements                11548                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11548                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               103948                       # Number of tag accesses
system.iocache.tags.data_accesses              103948                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11520                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11520                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           28                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               28                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            2                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            2                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           28                       # number of demand (read+write) misses
system.iocache.demand_misses::total                28                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           28                       # number of overall misses
system.iocache.overall_misses::total               28                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3256233                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3256233                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3256233                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3256233                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3256233                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3256233                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           28                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             28                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11522                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11522                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           28                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              28                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           28                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             28                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000174                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000174                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 116294.035714                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 116294.035714                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 116294.035714                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116294.035714                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 116294.035714                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116294.035714                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11520                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           28                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        11520                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        11520                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           28                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           28                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      1797733                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1797733                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    793080359                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    793080359                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      1797733                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      1797733                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      1797733                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      1797733                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999826                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999826                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 64204.750000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 64204.750000                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 68843.781163                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 68843.781163                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 64204.750000                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 64204.750000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 64204.750000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 64204.750000                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  89                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   737280                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         91                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                 2270458                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1644509                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             50845                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1613806                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1273792                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             78.930925                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  239140                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               1730                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      4000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                      3084829                       # DTB read hits
system.cpu.dtb.read_misses                       8816                       # DTB read misses
system.cpu.dtb.read_acv                            47                       # DTB read access violations
system.cpu.dtb.read_accesses                  2594855                       # DTB read accesses
system.cpu.dtb.write_hits                     1830759                       # DTB write hits
system.cpu.dtb.write_misses                      3758                       # DTB write misses
system.cpu.dtb.write_acv                          108                       # DTB write access violations
system.cpu.dtb.write_accesses                 1396105                       # DTB write accesses
system.cpu.dtb.data_hits                      4915588                       # DTB hits
system.cpu.dtb.data_misses                      12574                       # DTB misses
system.cpu.dtb.data_acv                           155                       # DTB access violations
system.cpu.dtb.data_accesses                  3990960                       # DTB accesses
system.cpu.itb.fetch_hits                     2167614                       # ITB hits
system.cpu.itb.fetch_misses                     12560                       # ITB misses
system.cpu.itb.fetch_acv                          319                       # ITB acv
system.cpu.itb.fetch_accesses                 2180174                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                          8771890                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            3314582                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       20161985                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2270458                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1512932                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4635347                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  141428                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         17                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 2371                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        691195                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         2615                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   2628446                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 27461                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            8716841                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.312992                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.115853                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  5065325     58.11%     58.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   186155      2.14%     60.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   234264      2.69%     62.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   428947      4.92%     67.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   676015      7.76%     75.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   186421      2.14%     77.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   330673      3.79%     81.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   272070      3.12%     84.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1336971     15.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              8716841                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.258833                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.298477                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  2774539                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2564268                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2979666                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                331711                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  66657                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               312428                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  4168                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               19508039                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 12621                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  66657                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2919602                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  519383                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        1322445                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3150694                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                738060                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               19265620                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 67288                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 338912                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  23719                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 127672                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            14784883                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              26562547                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         18333155                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           8226716                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              12815336                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1969553                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             118530                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          13057                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1791271                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              3137101                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1891124                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            392827                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           179716                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   18288417                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              128796                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  17740816                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              8015                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2252307                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1185127                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          83631                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       8716841                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.035235                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.103661                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3030784     34.77%     34.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1362185     15.63%     50.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1023596     11.74%     62.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1294121     14.85%     76.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              737202      8.46%     85.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              606394      6.96%     92.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              351122      4.03%     96.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              129930      1.49%     97.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              181507      2.08%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         8716841                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   13317      2.75%      2.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 19384      4.01%      6.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                  1771      0.37%      7.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                  3271      0.68%      7.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult               136453     28.19%     35.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                  3016      0.62%     36.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     36.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     36.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     36.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     36.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     36.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     36.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     36.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     36.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     36.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     36.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     36.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     36.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     36.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     36.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     36.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     36.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     36.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     36.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     36.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     36.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     36.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 225928     46.68%     83.30% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 80822     16.70%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              4109      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               9138286     51.51%     51.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                36978      0.21%     51.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     51.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1935344     10.91%     62.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp              110601      0.62%     63.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt              180132      1.02%     64.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult            1227601      6.92%     71.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               46765      0.26%     71.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     71.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     71.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     71.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     71.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     71.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     71.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     71.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     71.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     71.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3147705     17.74%     89.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1842287     10.38%     99.60% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess              71008      0.40%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               17740816                       # Type of FU issued
system.cpu.iq.rate                           2.022462                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      483962                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.027280                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           31829066                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          13088770                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     11369181                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            12861384                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            7585084                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      6171466                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               11622033                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 6598636                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           358850                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       415641                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1606                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         4405                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       162905                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         3455                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         72103                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  66657                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  359849                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 31464                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            19034371                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             29985                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               3137101                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1891124                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              98629                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   6264                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 23910                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           4405                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          25310                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        37238                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                62548                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              17653627                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               3096570                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             87189                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                        617158                       # number of nop insts executed
system.cpu.iew.exec_refs                      4932001                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1904646                       # Number of branches executed
system.cpu.iew.exec_stores                    1835431                       # Number of stores executed
system.cpu.iew.exec_rate                     2.012523                       # Inst execution rate
system.cpu.iew.wb_sent                       17569171                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      17540647                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  10511291                       # num instructions producing a value
system.cpu.iew.wb_consumers                  14126060                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.999643                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.744106                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         2310425                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           45165                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             59486                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      8389685                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.989235                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.791493                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4065780     48.46%     48.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1320345     15.74%     64.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       619004      7.38%     71.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       578833      6.90%     78.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       287003      3.42%     81.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       185245      2.21%     84.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       110305      1.31%     85.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       127228      1.52%     86.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1095942     13.06%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      8389685                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             16689051                       # Number of instructions committed
system.cpu.commit.committedOps               16689051                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        4449679                       # Number of memory references committed
system.cpu.commit.loads                       2721460                       # Number of loads committed
system.cpu.commit.membars                       23439                       # Number of memory barriers committed
system.cpu.commit.branches                    1735320                       # Number of branches committed
system.cpu.commit.fp_insts                    5633945                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  12933294                       # Number of committed integer instructions.
system.cpu.commit.function_calls               202677                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       558107      3.34%      3.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8350458     50.04%     53.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           36654      0.22%     53.60% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     53.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        1785030     10.70%     64.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          97454      0.58%     64.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt         142624      0.85%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult       1138410      6.82%     72.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          35072      0.21%     72.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     72.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     72.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     72.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     72.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     72.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     72.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     72.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     72.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     72.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     72.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     72.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     72.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     72.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     72.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     72.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2744899     16.45%     89.21% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1729336     10.36%     99.57% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess         71007      0.43%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          16689051                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1095942                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     26249626                       # The number of ROB reads
system.cpu.rob.rob_writes                    38327098                       # The number of ROB writes
system.cpu.timesIdled                            6339                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           55049                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                        10149                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                    16135053                       # Number of Instructions Simulated
system.cpu.committedOps                      16135053                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.543654                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.543654                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.839404                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.839404                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 17655394                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8935109                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   7467664                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  5042463                       # number of floating regfile writes
system.cpu.misc_regfile_reads                 9253994                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  60650                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3291                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3291                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13086                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13088                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            2                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          278                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8128                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9662                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        23096                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        23096                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   32758                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          572                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4064                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6303                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       737504                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       737504                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   743807                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               209000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                18000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              364000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5145000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              663000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           103754292                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             8094000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11579800                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             50486                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.964691                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2575097                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             50486                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             51.006160                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.964691                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999931                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999931                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          287                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          152                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5307391                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5307391                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      2576018                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2576018                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       2576018                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2576018                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      2576018                       # number of overall hits
system.cpu.icache.overall_hits::total         2576018                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        52428                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         52428                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        52428                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          52428                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        52428                       # number of overall misses
system.cpu.icache.overall_misses::total         52428                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   3617870710                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3617870710                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   3617870710                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3617870710                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   3617870710                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3617870710                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      2628446                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2628446                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      2628446                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2628446                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      2628446                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2628446                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.019946                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.019946                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.019946                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.019946                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.019946                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.019946                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 69006.460479                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69006.460479                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 69006.460479                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69006.460479                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 69006.460479                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69006.460479                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         1927                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1927                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         1927                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1927                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         1927                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1927                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        50501                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        50501                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        50501                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        50501                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        50501                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        50501                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   2934477536                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2934477536                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   2934477536                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2934477536                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   2934477536                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2934477536                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.019213                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.019213                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.019213                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.019213                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.019213                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.019213                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 58107.315419                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58107.315419                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 58107.315419                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58107.315419                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 58107.315419                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58107.315419                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements             86754                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.865937                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3984563                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             86754                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             45.929444                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.865937                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999869                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999869                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          900                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8866560                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8866560                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      2481764                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2481764                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1475606                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1475606                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        10640                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10640                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         9925                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         9925                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       3957370                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3957370                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      3957370                       # number of overall hits
system.cpu.dcache.overall_hits::total         3957370                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       170469                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        170469                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       240505                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       240505                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          990                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          990                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data       410974                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         410974                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       410974                       # number of overall misses
system.cpu.dcache.overall_misses::total        410974                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  10944197998                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10944197998                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  17995275894                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  17995275894                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     75021500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     75021500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data        22999                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        22999                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  28939473892                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  28939473892                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  28939473892                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  28939473892                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      2652233                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2652233                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1716111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1716111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        11630                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11630                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         9926                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         9926                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      4368344                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4368344                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      4368344                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4368344                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.064274                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.064274                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.140145                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.140145                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.085125                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.085125                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000101                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000101                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.094080                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.094080                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.094080                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.094080                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 64200.517384                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64200.517384                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 74822.876423                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74822.876423                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 75779.292929                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75779.292929                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data        22999                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        22999                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 70416.799827                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70416.799827                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 70416.799827                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70416.799827                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       107407                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             17575                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.111351                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        54340                       # number of writebacks
system.cpu.dcache.writebacks::total             54340                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       125966                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       125966                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       198845                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       198845                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          380                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          380                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       324811                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       324811                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       324811                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       324811                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        44503                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        44503                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        41660                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        41660                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          610                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          610                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        86163                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        86163                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        86163                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        86163                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   2827584752                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2827584752                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2864540613                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2864540613                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     39985250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     39985250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data         8001                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total         8001                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   5692125365                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5692125365                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   5692125365                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5692125365                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    667994000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    667994000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    308294000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    308294000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    976288000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    976288000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.016779                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016779                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.024276                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024276                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.052451                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.052451                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.000101                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000101                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.019724                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019724                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.019724                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019724                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 63536.946992                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63536.946992                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 68759.976308                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68759.976308                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 65549.590164                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 65549.590164                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data         8001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total         8001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 66062.293154                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66062.293154                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 66062.293154                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66062.293154                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       51                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      12698                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     3705     42.50%     42.50% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      69      0.79%     43.29% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      36      0.41%     43.71% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    4907     56.29%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 8717                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      3702     49.30%     49.30% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       69      0.92%     50.22% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       36      0.48%     50.70% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     3702     49.30%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  7509                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              30055044000     85.56%     85.56% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               101856000      0.29%     85.85% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                37552000      0.11%     85.95% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              4933964000     14.05%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          35128416000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999190                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.754432                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.861420                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          2      3.03%      3.03% # number of syscalls executed
system.cpu.kern.syscall::3                          3      4.55%      7.58% # number of syscalls executed
system.cpu.kern.syscall::4                         30     45.45%     53.03% # number of syscalls executed
system.cpu.kern.syscall::6                          3      4.55%     57.58% # number of syscalls executed
system.cpu.kern.syscall::17                         5      7.58%     65.15% # number of syscalls executed
system.cpu.kern.syscall::19                         2      3.03%     68.18% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.52%     69.70% # number of syscalls executed
system.cpu.kern.syscall::45                         3      4.55%     74.24% # number of syscalls executed
system.cpu.kern.syscall::48                         2      3.03%     77.27% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.52%     78.79% # number of syscalls executed
system.cpu.kern.syscall::59                         2      3.03%     81.82% # number of syscalls executed
system.cpu.kern.syscall::71                         8     12.12%     93.94% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.52%     95.45% # number of syscalls executed
system.cpu.kern.syscall::144                        1      1.52%     96.97% # number of syscalls executed
system.cpu.kern.syscall::256                        1      1.52%     98.48% # number of syscalls executed
system.cpu.kern.syscall::257                        1      1.52%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     66                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   245      2.62%      2.62% # number of callpals executed
system.cpu.kern.callpal::tbi                       13      0.14%      2.76% # number of callpals executed
system.cpu.kern.callpal::swpipl                  7999     85.52%     88.28% # number of callpals executed
system.cpu.kern.callpal::rdps                     206      2.20%     90.48% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.02%     90.51% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.02%     90.53% # number of callpals executed
system.cpu.kern.callpal::rti                      613      6.55%     97.08% # number of callpals executed
system.cpu.kern.callpal::callsys                  131      1.40%     98.48% # number of callpals executed
system.cpu.kern.callpal::imb                        6      0.06%     98.55% # number of callpals executed
system.cpu.kern.callpal::rdunique                 135      1.44%     99.99% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.01%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   9353                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               856                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 531                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   2                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 532                      
system.cpu.kern.mode_good::user                   531                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch_good::kernel     0.621495                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.766019                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        11316076000     32.21%     32.21% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          23764252000     67.65%     99.86% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             48088000      0.14%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      245                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.547806                       # Number of seconds simulated
sim_ticks                                547805916000                       # Number of ticks simulated
final_tick                               4142372952000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 804252                       # Simulator instruction rate (inst/s)
host_op_rate                                   804252                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              531606706                       # Simulator tick rate (ticks/s)
host_mem_usage                                 473836                       # Number of bytes of host memory used
host_seconds                                  1030.47                       # Real time elapsed on the host
sim_insts                                   828759089                       # Number of instructions simulated
sim_ops                                     828759089                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst        24450688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         5433600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29884288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst     24450688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      24450688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2584384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       520192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3104576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst           382042                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            84900                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              466942                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         40381                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide         8128                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              48509                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           44633852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            9918841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              54552693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      44633852                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         44633852                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         4717700                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide         949592                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              5667292                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         4717700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          44633852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           9918841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide         949592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             60219985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      466942                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      48509                       # Number of write requests accepted
system.mem_ctrls.readBursts                    466942                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    48509                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               29601920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  282368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2987072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29884288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3104576                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   4412                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1849                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           36                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             38973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             75593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             19907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             20763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             31489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             42155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            70351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            27767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            20830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3664                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        13                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  547805916000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                466942                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                48509                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  420646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   34737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     37                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       139193                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    234.126716                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   157.931088                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.441779                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        49671     35.68%     35.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        41232     29.62%     65.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        21371     15.35%     80.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8883      6.38%     87.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6001      4.31%     91.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3236      2.32%     93.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2446      1.76%     95.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1219      0.88%     96.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5134      3.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       139193                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2762                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     167.480087                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    521.627765                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2462     89.14%     89.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          149      5.39%     94.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           50      1.81%     96.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           33      1.19%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            3      0.11%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            2      0.07%     97.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.04%     97.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            2      0.07%     97.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            6      0.22%     98.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            6      0.22%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071           16      0.58%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           20      0.72%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            3      0.11%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.04%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.04%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.04%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.04%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      0.04%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            2      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            2      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2762                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2762                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.898262                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.781447                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.505945                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1897     68.68%     68.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               84      3.04%     71.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              644     23.32%     95.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               58      2.10%     97.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               15      0.54%     97.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.36%     98.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.14%     98.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.11%     98.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.07%     98.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.22%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.04%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.07%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                5      0.18%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                3      0.11%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.04%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                6      0.22%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                4      0.14%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                2      0.07%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.04%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                4      0.14%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                2      0.07%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1      0.04%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                1      0.04%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                1      0.04%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::45                1      0.04%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46                1      0.04%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::51                1      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::53                1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::57                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2762                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   4234240000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             12906677500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2312650000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9154.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27904.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        54.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         5.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     54.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      5.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.78                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   334127                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   35885                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.91                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1062770.11                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   391444489000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     18292560000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    138072356000                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              8689584960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             10761705360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              4741341000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              5871962250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            31650715200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            35161308000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            6894363600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            7173061920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        270559514160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        270559514160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        795013797645                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        800698670415                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1788042021000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1783055290500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2905591337565                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2913281512605                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           701.431958                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           703.288425                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              437664                       # Transaction distribution
system.membus.trans_dist::ReadResp             437663                       # Transaction distribution
system.membus.trans_dist::WriteReq               1287                       # Transaction distribution
system.membus.trans_dist::WriteResp              1287                       # Transaction distribution
system.membus.trans_dist::Writeback             40381                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         8128                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         8128                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               34                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              2                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              36                       # Transaction distribution
system.membus.trans_dist::ReadExReq             30026                       # Transaction distribution
system.membus.trans_dist::ReadExResp            30026                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        16292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        16292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       764132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       764132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       210253                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       214155                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 994579                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       520192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       520192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     24450688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     24450688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         7103                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      8017984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      8025087                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                32995967                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               84                       # Total snoops (count)
system.membus.snoop_fanout::samples            515585                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  515585    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              515585                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3237000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           903662249                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8495212                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         3561794160                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy          794565612                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.iocache.tags.replacements                 8164                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 8164                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                73508                       # Number of tag accesses
system.iocache.tags.data_accesses               73508                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide         8128                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total         8128                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           36                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               36                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            4                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            4                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           36                       # number of demand (read+write) misses
system.iocache.demand_misses::total                36                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           36                       # number of overall misses
system.iocache.overall_misses::total               36                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      4095967                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4095967                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      4095967                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      4095967                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      4095967                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      4095967                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           36                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             36                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide         8132                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         8132                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           36                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              36                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           36                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             36                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000492                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000492                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 113776.861111                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 113776.861111                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 113776.861111                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 113776.861111                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 113776.861111                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 113776.861111                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                       8128                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           36                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide         8128                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total         8128                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           36                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           36                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2223967                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2223967                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    549843271                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    549843271                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2223967                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2223967                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2223967                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2223967                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999508                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999508                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 61776.861111                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 61776.861111                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 67648.040231                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 67648.040231                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 61776.861111                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 61776.861111                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 61776.861111                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 61776.861111                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  60                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   520192                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         67                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                20378581                       # Number of BP lookups
system.cpu.branchPred.condPredicted          19307595                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            551511                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             14327446                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12554346                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.624452                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  403747                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               4572                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      4000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     64523505                       # DTB read hits
system.cpu.dtb.read_misses                      13453                       # DTB read misses
system.cpu.dtb.read_acv                            82                       # DTB read access violations
system.cpu.dtb.read_accesses                 63578969                       # DTB read accesses
system.cpu.dtb.write_hits                    30829815                       # DTB write hits
system.cpu.dtb.write_misses                      3537                       # DTB write misses
system.cpu.dtb.write_acv                          191                       # DTB write access violations
system.cpu.dtb.write_accesses                30207557                       # DTB write accesses
system.cpu.dtb.data_hits                     95353320                       # DTB hits
system.cpu.dtb.data_misses                      16990                       # DTB misses
system.cpu.dtb.data_acv                           273                       # DTB access violations
system.cpu.dtb.data_accesses                 93786526                       # DTB accesses
system.cpu.itb.fetch_hits                    37548181                       # ITB hits
system.cpu.itb.fetch_misses                     24097                       # ITB misses
system.cpu.itb.fetch_acv                         1115                       # ITB acv
system.cpu.itb.fetch_accesses                37572278                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                        136931778                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           43732121                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      488909769                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    20378581                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           12958093                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      91314800                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1222840                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        550                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                20558                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        983532                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         5063                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                  38403809                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                257562                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples          136668044                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.577353                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.703956                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 64180859     46.96%     46.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1583041      1.16%     48.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  5057340      3.70%     51.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1301825      0.95%     52.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  7314759      5.35%     58.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1607463      1.18%     59.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  3980502      2.91%     62.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1010830      0.74%     62.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 50631425     37.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            136668044                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.148823                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        3.570462                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 38519885                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              31666997                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  55073215                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              10808117                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 599830                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               332460                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 11831                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              484995400                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 36487                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 599830                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 42474667                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 3682376                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        2081682                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  61837589                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              25991900                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              482871404                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 79550                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               24000897                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  18375                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  88039                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           409360656                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             678691440                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        678677847                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             11352                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             392448649                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 16912007                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             216974                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          22527                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  52535865                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             64888239                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            31062254                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           8727391                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          3804102                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  455796256                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              238360                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 449140086                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            111026                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        15725317                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     11244823                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved         163575                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     136668044                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.286358                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.186574                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            13400692      9.81%      9.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            17142296     12.54%     22.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            28200272     20.63%     42.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            21594401     15.80%     58.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            15400910     11.27%     70.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            13628109      9.97%     80.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            15438851     11.30%     91.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             6463352      4.73%     96.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             5399161      3.95%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       136668044                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 5399168     47.14%     47.14% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                 910870      7.95%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     55.09% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                2938874     25.66%     80.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               2205353     19.25%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              1673      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             333942774     74.35%     74.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult             19463931      4.33%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4581      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 796      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             64731205     14.41%     93.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            30854728      6.87%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess             140398      0.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              449140086                       # Type of FU issued
system.cpu.iq.rate                           3.280028                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    11454265                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.025503                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1046476655                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         471771496                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    448043538                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               36852                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              18834                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        17225                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              460573355                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   19323                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          6951096                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1411012                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1698                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        30803                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       355003                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        11579                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         23340                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 599830                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1739734                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 22434                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           478862788                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            353577                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              64888239                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             31062254                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             197915                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   2873                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 19060                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          30803                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         370715                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       260781                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               631496                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             448350605                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              64542039                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            789481                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                      22828172                       # number of nop insts executed
system.cpu.iew.exec_refs                     95377689                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 18139422                       # Number of branches executed
system.cpu.iew.exec_stores                   30835650                       # Number of stores executed
system.cpu.iew.exec_rate                     3.274263                       # Inst execution rate
system.cpu.iew.wb_sent                      448201572                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     448060763                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 308803942                       # num instructions producing a value
system.cpu.iew.wb_consumers                 372617565                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       3.272146                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.828742                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        16420135                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           74785                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            565732                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    134355674                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.441436                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.088027                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     24347534     18.12%     18.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     26990822     20.09%     38.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     22022972     16.39%     54.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9709254      7.23%     61.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6173016      4.59%     66.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      4618406      3.44%     69.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      3488585      2.60%     72.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      2544416      1.89%     74.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     34460669     25.65%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    134355674                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            462376396                       # Number of instructions committed
system.cpu.commit.committedOps              462376396                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       94184478                       # Number of memory references committed
system.cpu.commit.loads                      63477227                       # Number of loads committed
system.cpu.commit.membars                       33318                       # Number of memory barriers committed
system.cpu.commit.branches                   17285977                       # Number of branches committed
system.cpu.commit.fp_insts                      16355                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 439952237                       # Number of committed integer instructions.
system.cpu.commit.function_calls               335753                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass     22173679      4.80%      4.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        326469392     70.61%     75.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult        19367301      4.19%     79.59% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           4544      0.00%     79.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv            796      0.00%     79.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        63510545     13.74%     93.33% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       30709742      6.64%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess        140397      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         462376396                       # Class of committed instruction
system.cpu.commit.bw_lim_events              34460669                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    578604125                       # The number of ROB reads
system.cpu.rob.rob_writes                   959908961                       # The number of ROB writes
system.cpu.timesIdled                           21392                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          263734                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                        19701                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                   440204390                       # Number of Instructions Simulated
system.cpu.committedOps                     440204390                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.311064                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.311064                       # CPI: Total CPI of All Threads
system.cpu.ipc                               3.214772                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         3.214772                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                661429198                       # number of integer regfile reads
system.cpu.int_regfile_writes               399452895                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     10878                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     9771                       # number of floating regfile writes
system.cpu.misc_regfile_reads                  200948                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 109384                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                  699                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 699                       # Transaction distribution
system.iobus.trans_dist::WriteReq                9411                       # Transaction distribution
system.iobus.trans_dist::WriteResp               9415                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            4                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           84                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          812                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1584                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3900                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        16328                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        16328                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   20228                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          336                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          406                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          891                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7103                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       520480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       520480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   527583                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1297000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                63000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               70000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              520000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1287000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            73260450                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2613000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             8205788                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements            382020                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.977440                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            38014542                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            382020                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             99.509298                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.977440                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999956                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999956                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          255                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          171                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          77189708                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         77189708                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     38013035                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        38013035                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      38013035                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         38013035                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     38013035                       # number of overall hits
system.cpu.icache.overall_hits::total        38013035                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       390774                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        390774                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       390774                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         390774                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       390774                       # number of overall misses
system.cpu.icache.overall_misses::total        390774                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  25655020156                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  25655020156                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  25655020156                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  25655020156                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  25655020156                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  25655020156                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     38403809                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     38403809                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     38403809                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     38403809                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     38403809                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     38403809                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.010175                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010175                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.010175                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010175                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.010175                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010175                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 65651.809373                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65651.809373                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 65651.809373                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65651.809373                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 65651.809373                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65651.809373                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            8                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         8684                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         8684                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         8684                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         8684                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         8684                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         8684                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       382090                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       382090                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       382090                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       382090                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       382090                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       382090                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  20756247840                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  20756247840                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  20756247840                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  20756247840                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  20756247840                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  20756247840                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.009949                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009949                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.009949                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009949                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.009949                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009949                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54322.928734                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54322.928734                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54322.928734                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54322.928734                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54322.928734                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54322.928734                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements             84898                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.999257                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            87929175                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             84898                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1035.703727                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.999257                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          876                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         176585464                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        176585464                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     57399484                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        57399484                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     30497985                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       30497985                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        16780                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        16780                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        16776                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        16776                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      87897469                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         87897469                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     87897469                       # number of overall hits
system.cpu.dcache.overall_hits::total        87897469                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       127639                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        127639                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       189769                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       189769                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         1847                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1847                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            2                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data       317408                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         317408                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       317408                       # number of overall misses
system.cpu.dcache.overall_misses::total        317408                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   8935338648                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8935338648                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  13039158605                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13039158605                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    132823500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    132823500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data        45998                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        45998                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  21974497253                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  21974497253                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  21974497253                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  21974497253                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     57527123                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     57527123                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     30687754                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     30687754                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        18627                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        18627                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        16778                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        16778                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     88214877                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     88214877                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     88214877                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     88214877                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002219                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002219                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.006184                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006184                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.099157                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.099157                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000119                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000119                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.003598                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003598                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.003598                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003598                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 70004.768511                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70004.768511                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 68710.688284                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68710.688284                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 71913.102328                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71913.102328                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data        22999                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        22999                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 69231.075628                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69231.075628                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 69231.075628                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69231.075628                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        44671                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              6743                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.624796                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        40381                       # number of writebacks
system.cpu.dcache.writebacks::total             40381                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        73836                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        73836                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       159743                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       159743                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          741                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          741                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       233579                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       233579                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       233579                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       233579                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        53803                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        53803                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        30026                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        30026                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data         1106                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1106                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        83829                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        83829                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        83829                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        83829                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   3393326102                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3393326102                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1806830776                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1806830776                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     68347750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     68347750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data        16002                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        16002                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   5200156878                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5200156878                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   5200156878                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5200156878                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    117114000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    117114000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    233050000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    233050000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    350164000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    350164000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000935                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000935                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000978                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000978                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.059376                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.059376                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.000119                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000950                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000950                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000950                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000950                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 63069.458989                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63069.458989                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 60175.540398                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60175.540398                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 61797.242315                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 61797.242315                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data         8001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total         8001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 62032.910783                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62032.910783                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 62032.910783                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62032.910783                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       99                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      25811                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     5369     30.83%     30.83% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      43      0.25%     31.08% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     561      3.22%     34.30% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   11442     65.70%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                17415                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      5359     47.33%     47.33% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       43      0.38%     47.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      561      4.95%     52.67% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     5359     47.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 11322                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             537539148000     98.13%     98.13% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                69108000      0.01%     98.14% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               535220000      0.10%     98.24% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              9662404000      1.76%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         547805880000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998137                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.468362                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.650129                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          3      1.21%      1.21% # number of syscalls executed
system.cpu.kern.syscall::3                         89     35.89%     37.10% # number of syscalls executed
system.cpu.kern.syscall::4                         89     35.89%     72.98% # number of syscalls executed
system.cpu.kern.syscall::6                         10      4.03%     77.02% # number of syscalls executed
system.cpu.kern.syscall::17                         7      2.82%     79.84% # number of syscalls executed
system.cpu.kern.syscall::19                         3      1.21%     81.05% # number of syscalls executed
system.cpu.kern.syscall::33                         3      1.21%     82.26% # number of syscalls executed
system.cpu.kern.syscall::45                        13      5.24%     87.50% # number of syscalls executed
system.cpu.kern.syscall::48                         3      1.21%     88.71% # number of syscalls executed
system.cpu.kern.syscall::59                         3      1.21%     89.92% # number of syscalls executed
system.cpu.kern.syscall::71                        16      6.45%     96.37% # number of syscalls executed
system.cpu.kern.syscall::73                         4      1.61%     97.98% # number of syscalls executed
system.cpu.kern.syscall::74                         3      1.21%     99.19% # number of syscalls executed
system.cpu.kern.syscall::90                         2      0.81%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    248                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   467      2.44%      2.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.13%      2.57% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15379     80.37%     82.94% # number of callpals executed
system.cpu.kern.callpal::rdps                    1442      7.54%     90.48% # number of callpals executed
system.cpu.kern.callpal::wrusp                      3      0.02%     90.49% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.02%     90.51% # number of callpals executed
system.cpu.kern.callpal::rti                     1432      7.48%     97.99% # number of callpals executed
system.cpu.kern.callpal::callsys                  327      1.71%     99.70% # number of callpals executed
system.cpu.kern.callpal::imb                       57      0.30%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  19135                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              1899                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1363                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                1363                      
system.cpu.kern.mode_good::user                  1363                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.717746                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.835684                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        22562372000      4.12%      4.12% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         525243508000     95.88%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      467                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.227037                       # Number of seconds simulated
sim_ticks                                227036928000                       # Number of ticks simulated
final_tick                               4369409880000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                2524072                       # Simulator instruction rate (inst/s)
host_op_rate                                  2524071                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              610805872                       # Simulator tick rate (ticks/s)
host_mem_usage                                 473836                       # Number of bytes of host memory used
host_seconds                                   371.70                       # Real time elapsed on the host
sim_insts                                   938198899                       # Number of instructions simulated
sim_ops                                     938198899                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         3254784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        14222336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17477248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      3254784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3254784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      8001984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       704512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8706496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            50856                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           222224                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              273082                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        125031                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11008                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             136039                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           14335923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           62643272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide             564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              76979759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      14335923                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14335923                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        35245297                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        3103072                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             38348369                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        35245297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          14335923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          62643272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        3103636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            115328128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      273082                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     136039                       # Number of write requests accepted
system.mem_ctrls.readBursts                    273082                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   136039                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               17380480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   96768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8693120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                17477248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8706496                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1512                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   199                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             17517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             17518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            19589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            20767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             10500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8457                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         5                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  227036928000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                273082                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               136039                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  231856                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   31093                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     12                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       134890                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    193.290059                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   130.176862                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   217.920958                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        59705     44.26%     44.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        44925     33.30%     77.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11496      8.52%     86.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5025      3.73%     89.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3646      2.70%     92.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3626      2.69%     95.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2137      1.58%     96.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          645      0.48%     97.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3685      2.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       134890                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7756                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.006833                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     82.024338                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7718     99.51%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           24      0.31%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            7      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7756                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7756                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.512893                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.418044                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.469719                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          2845     36.68%     36.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          4762     61.40%     98.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            74      0.95%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23             9      0.12%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            11      0.14%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             4      0.05%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             9      0.12%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             7      0.09%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             6      0.08%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             3      0.04%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             5      0.06%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             5      0.06%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             4      0.05%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             1      0.01%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             1      0.01%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             1      0.01%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             2      0.03%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             1      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             1      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             1      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79             1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::102-103            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7756                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   3366151750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              8458089250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1357850000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12395.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31145.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        76.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        38.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     76.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     38.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.65                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   187525                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   84976                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.56                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     554938.34                       # Average gap between requests
system.mem_ctrls.pageHitRate                    66.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   120138693250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      7581080000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     99311704250                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              9169644960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             11301383520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              5003278500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              6166429500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            32650277400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            36279711000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            7328724480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            7618996080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        285388106640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        285388106640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        848160483930                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        853638197040                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1877641007250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1872835995750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          3065341523160                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          3073228819530                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           701.547089                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           703.352209                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              248629                       # Transaction distribution
system.membus.trans_dist::ReadResp             248629                       # Transaction distribution
system.membus.trans_dist::WriteReq               1717                       # Transaction distribution
system.membus.trans_dist::WriteResp              1717                       # Transaction distribution
system.membus.trans_dist::Writeback            125031                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11008                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11008                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27737                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27737                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        22046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        22046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       101714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       101714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       569481                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       579427                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 703187                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       704640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       704640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      3254784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      3254784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         7688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     22224320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     22232008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                26191432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               28                       # Total snoops (count)
system.membus.snoop_fanout::samples            409155                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  409155    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              409155                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6690000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1497469999                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11292469                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          475983453                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2076681747                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.9                       # Layer utilization (%)
system.iocache.tags.replacements                11036                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11036                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                99340                       # Number of tag accesses
system.iocache.tags.data_accesses               99340                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11008                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11008                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           28                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               28                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            2                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            2                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           28                       # number of demand (read+write) misses
system.iocache.demand_misses::total                28                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           28                       # number of overall misses
system.iocache.overall_misses::total               28                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3407484                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3407484                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3407484                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3407484                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3407484                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3407484                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           28                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             28                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11010                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11010                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           28                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              28                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           28                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             28                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000182                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000182                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 121695.857143                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 121695.857143                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 121695.857143                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 121695.857143                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 121695.857143                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 121695.857143                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11008                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           28                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        11008                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        11008                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           28                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           28                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      1950484                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1950484                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    747686155                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    747686155                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      1950484                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      1950484                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      1950484                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      1950484                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999818                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999818                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 69660.142857                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 69660.142857                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 67922.070767                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 67922.070767                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 69660.142857                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 69660.142857                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 69660.142857                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 69660.142857                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  85                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   704512                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                14266391                       # Number of BP lookups
system.cpu.branchPred.condPredicted          13464558                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            595302                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12637810                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12112136                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.840466                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  369818                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2004                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      4000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     23205249                       # DTB read hits
system.cpu.dtb.read_misses                      34158                       # DTB read misses
system.cpu.dtb.read_acv                            47                       # DTB read access violations
system.cpu.dtb.read_accesses                 22649418                       # DTB read accesses
system.cpu.dtb.write_hits                    10505492                       # DTB write hits
system.cpu.dtb.write_misses                      2689                       # DTB write misses
system.cpu.dtb.write_acv                          105                       # DTB write access violations
system.cpu.dtb.write_accesses                10030440                       # DTB write accesses
system.cpu.dtb.data_hits                     33710741                       # DTB hits
system.cpu.dtb.data_misses                      36847                       # DTB misses
system.cpu.dtb.data_acv                           152                       # DTB access violations
system.cpu.dtb.data_accesses                 32679858                       # DTB accesses
system.cpu.itb.fetch_hits                    22058325                       # ITB hits
system.cpu.itb.fetch_misses                     15376                       # ITB misses
system.cpu.itb.fetch_acv                          276                       # ITB acv
system.cpu.itb.fetch_accesses                22073701                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                         56749680                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           23323682                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      130078265                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    14266391                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           12481954                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      31878841                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1277064                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         32                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                15672                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        834165                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         2435                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  22569621                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                107087                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples           56693379                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.294417                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.722685                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 30902095     54.51%     54.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   453101      0.80%     55.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1010606      1.78%     57.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   770468      1.36%     58.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 10213126     18.01%     76.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   842021      1.49%     77.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  9746532     17.19%     95.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   292693      0.52%     95.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2462737      4.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             56693379                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.251392                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.292141                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 17266416                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              16767935                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  18069716                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3954820                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 634492                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               345642                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  4140                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              125835692                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 13132                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 634492                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 19003634                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1463757                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        2438102                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  20138130                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              13015264                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              122891486                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                243585                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 306279                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               11240297                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 111567                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            96934940                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             170489834                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        118508447                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          51977375                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              87237771                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  9697169                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             253979                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          14102                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  21631130                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             24334682                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            11120655                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          10211479                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          9687587                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  117582111                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              236376                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 114463316                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              7480                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         8352419                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      5986253                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved         183119                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      56693379                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.018989                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.602962                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            11043058     19.48%     19.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            13159916     23.21%     42.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            12277597     21.66%     64.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10183792     17.96%     82.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             6483341     11.44%     93.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1983617      3.50%     97.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              909647      1.60%     98.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              331789      0.59%     99.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              320622      0.57%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        56693379                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   16546      6.22%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     3      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult               137500     51.66%     57.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                  3492      1.31%     59.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     59.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     59.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     59.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     59.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     59.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     59.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     59.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     59.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     59.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     59.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     59.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     59.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     59.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     59.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     59.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     59.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     59.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     59.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     59.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     59.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     59.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  57434     21.58%     80.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 51205     19.24%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              6163      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              60955056     53.25%     53.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               281019      0.25%     53.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     53.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             9749338      8.52%     62.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  22      0.00%     62.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               98792      0.09%     62.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult            9122441      7.97%     70.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv              138160      0.12%     70.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  1      0.00%     70.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     70.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     70.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     70.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     70.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     70.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     70.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     70.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     70.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     70.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     70.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             23421009     20.46%     90.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            10517631      9.19%     99.85% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess             173684      0.15%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              114463316                       # Type of FU issued
system.cpu.iq.rate                           2.016986                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      266180                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.002325                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          189579723                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          71855269                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     65711980                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            96313948                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           54322159                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     47171001                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               66495678                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                48227655                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           666629                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2190474                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          313                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         6652                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       645434                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         3494                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         18488                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 634492                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  847138                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                431684                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           118915766                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             58160                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              24334682                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             11120655                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             203169                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   4985                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                434208                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           6652                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         762620                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        44455                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               807075                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             113663439                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              23243232                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            799877                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       1097279                       # number of nop insts executed
system.cpu.iew.exec_refs                     33752511                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 12341897                       # Number of branches executed
system.cpu.iew.exec_stores                   10509279                       # Number of stores executed
system.cpu.iew.exec_rate                     2.002891                       # Inst execution rate
system.cpu.iew.wb_sent                      113123650                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     112882981                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  60853428                       # num instructions producing a value
system.cpu.iew.wb_consumers                  65768368                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.989139                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.925269                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         8386348                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           53257                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            616577                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     55317962                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.997550                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.580973                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     27213060     49.19%     49.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      8542028     15.44%     64.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       415855      0.75%     65.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       365947      0.66%     66.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6774027     12.25%     78.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      7595640     13.73%     92.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        86343      0.16%     92.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       164031      0.30%     92.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      4161031      7.52%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     55317962                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            110500410                       # Number of instructions committed
system.cpu.commit.committedOps              110500410                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       32619429                       # Number of memory references committed
system.cpu.commit.loads                      22144208                       # Number of loads committed
system.cpu.commit.membars                       25582                       # Number of memory barriers committed
system.cpu.commit.branches                   11961190                       # Number of branches committed
system.cpu.commit.fp_insts                   46868256                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  90500158                       # Number of committed integer instructions.
system.cpu.commit.function_calls               348642                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      1066762      0.97%      0.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         57397569     51.94%     52.91% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          278645      0.25%     53.16% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     53.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        9745325      8.82%     61.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp             21      0.00%     61.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          98634      0.09%     62.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult       8955350      8.10%     70.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv         137925      0.12%     70.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             1      0.00%     70.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        22169790     20.06%     90.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       10476704      9.48%     99.84% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess        173684      0.16%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         110500410                       # Class of committed instruction
system.cpu.commit.bw_lim_events               4161031                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    169887961                       # The number of ROB reads
system.cpu.rob.rob_writes                   239149517                       # The number of ROB writes
system.cpu.timesIdled                            6615                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           56301                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                         9552                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                   109439810                       # Number of Instructions Simulated
system.cpu.committedOps                     109439810                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.518547                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.518547                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.928466                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.928466                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                111795296                       # number of integer regfile reads
system.cpu.int_regfile_writes                52317229                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  46867352                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 38156092                       # number of floating regfile writes
system.cpu.misc_regfile_reads                67182558                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 108441                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3284                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3284                       # Transaction distribution
system.iobus.trans_dist::WriteReq               12723                       # Transaction distribution
system.iobus.trans_dist::WriteResp              12725                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            2                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          650                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          352                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          768                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        22072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        22072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   32018                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          484                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4076                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7688                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       704736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       704736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   712424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               590000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                18000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              308000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5150000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              624000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            99144108                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             8229000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11066531                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             50855                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.999413                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            22524707                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             50855                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            442.920205                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.999413                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999999                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          224                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          196                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          45190100                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         45190100                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     22516951                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        22516951                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      22516951                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         22516951                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     22516951                       # number of overall hits
system.cpu.icache.overall_hits::total        22516951                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        52670                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         52670                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        52670                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          52670                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        52670                       # number of overall misses
system.cpu.icache.overall_misses::total         52670                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   3674906953                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3674906953                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   3674906953                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3674906953                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   3674906953                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3674906953                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     22569621                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     22569621                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     22569621                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     22569621                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     22569621                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     22569621                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.002334                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002334                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.002334                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002334                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.002334                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002334                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 69772.298329                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69772.298329                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 69772.298329                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69772.298329                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 69772.298329                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69772.298329                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           45                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    22.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         1812                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1812                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         1812                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1812                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         1812                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1812                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        50858                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        50858                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        50858                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        50858                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        50858                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        50858                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   2989776547                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2989776547                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   2989776547                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2989776547                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   2989776547                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2989776547                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.002253                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002253                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.002253                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002253                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.002253                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002253                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 58786.750305                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58786.750305                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 58786.750305                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58786.750305                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 58786.750305                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58786.750305                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements            222224                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            32522902                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            222224                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            146.351888                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          762                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          232                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          66210480                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         66210480                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     22249332                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        22249332                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     10257575                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10257575                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        11157                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        11157                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        10875                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        10875                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      32506907                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         32506907                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     32506907                       # number of overall hits
system.cpu.dcache.overall_hits::total        32506907                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       259621                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        259621                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       204131                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       204131                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         1437                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1437                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data       463752                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         463752                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       463752                       # number of overall misses
system.cpu.dcache.overall_misses::total        463752                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  17809261249                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  17809261249                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  15183836770                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15183836770                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    110602000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    110602000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  32993098019                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32993098019                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  32993098019                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32993098019                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     22508953                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     22508953                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     10461706                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10461706                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        12594                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        12594                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        10875                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        10875                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     32970659                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     32970659                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     32970659                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     32970659                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.011534                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011534                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.019512                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019512                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.114102                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.114102                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.014066                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014066                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.014066                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014066                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 68597.152191                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68597.152191                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 74382.806972                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74382.806972                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 76967.292971                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76967.292971                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 71143.839852                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71143.839852                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 71143.839852                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71143.839852                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        55089                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              6757                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.152878                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       125031                       # number of writebacks
system.cpu.dcache.writebacks::total            125031                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        66196                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        66196                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       176396                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       176396                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          372                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          372                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       242592                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       242592                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       242592                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       242592                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       193425                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       193425                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        27735                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        27735                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data         1065                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1065                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       221160                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       221160                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       221160                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       221160                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  11287036751                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11287036751                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1873353373                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1873353373                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     71196500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     71196500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  13160390124                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13160390124                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  13160390124                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13160390124                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    667168000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    667168000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    340336000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    340336000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   1007504000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1007504000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008593                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008593                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.002651                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002651                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.084564                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.084564                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.006708                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006708                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.006708                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006708                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 58353.556939                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58353.556939                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 67544.740328                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67544.740328                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 66851.173709                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66851.173709                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 59506.195171                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59506.195171                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 59506.195171                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59506.195171                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       48                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      25315                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     4600     37.11%     37.11% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      60      0.48%     37.59% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     233      1.88%     39.47% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    7504     60.53%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                12397                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      4597     48.46%     48.46% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       60      0.63%     49.09% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      233      2.46%     51.54% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     4597     48.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  9487                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             220110292000     96.95%     96.95% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                87764000      0.04%     96.99% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               241476000      0.11%     97.09% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              6597440000      2.91%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         227036972000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999348                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.612607                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.765266                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          2      3.33%      3.33% # number of syscalls executed
system.cpu.kern.syscall::3                          3      5.00%      8.33% # number of syscalls executed
system.cpu.kern.syscall::4                         26     43.33%     51.67% # number of syscalls executed
system.cpu.kern.syscall::6                          3      5.00%     56.67% # number of syscalls executed
system.cpu.kern.syscall::17                         5      8.33%     65.00% # number of syscalls executed
system.cpu.kern.syscall::19                         2      3.33%     68.33% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.67%     70.00% # number of syscalls executed
system.cpu.kern.syscall::45                         3      5.00%     75.00% # number of syscalls executed
system.cpu.kern.syscall::48                         2      3.33%     78.33% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.67%     80.00% # number of syscalls executed
system.cpu.kern.syscall::59                         2      3.33%     83.33% # number of syscalls executed
system.cpu.kern.syscall::71                         6     10.00%     93.33% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.67%     95.00% # number of syscalls executed
system.cpu.kern.syscall::144                        1      1.67%     96.67% # number of syscalls executed
system.cpu.kern.syscall::256                        1      1.67%     98.33% # number of syscalls executed
system.cpu.kern.syscall::257                        1      1.67%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     60                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   238      1.78%      1.78% # number of callpals executed
system.cpu.kern.callpal::tbi                       13      0.10%      1.88% # number of callpals executed
system.cpu.kern.callpal::swpipl                 11181     83.60%     85.48% # number of callpals executed
system.cpu.kern.callpal::rdps                     590      4.41%     89.89% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.01%     89.91% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.01%     89.92% # number of callpals executed
system.cpu.kern.callpal::rti                      923      6.90%     96.82% # number of callpals executed
system.cpu.kern.callpal::callsys                  267      2.00%     98.82% # number of callpals executed
system.cpu.kern.callpal::imb                        6      0.04%     98.86% # number of callpals executed
system.cpu.kern.callpal::rdunique                 151      1.13%     99.99% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.01%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  13374                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              1161                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 850                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 850                      
system.cpu.kern.mode_good::user                   850                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.732127                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.845351                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        13394216000      5.90%      5.90% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         213642756000     94.10%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      238                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.056159                       # Number of seconds simulated
sim_ticks                                 56158820000                       # Number of ticks simulated
final_tick                               4425568700000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               13650268                       # Simulator instruction rate (inst/s)
host_op_rate                                 13650263                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              800541472                       # Simulator tick rate (ticks/s)
host_mem_usage                                 473836                       # Number of bytes of host memory used
host_seconds                                    70.15                       # Real time elapsed on the host
sim_insts                                   957579669                       # Number of instructions simulated
sim_ops                                     957579669                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         7664576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         4304128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11968960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      7664576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7664576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2289664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      1605632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3895296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst           119759                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            67252                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              187015                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         35776                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        25088                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              60864                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          136480361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           76642066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            4559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             213126985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     136480361                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        136480361                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        40771227                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       28590914                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             69362141                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        40771227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         136480361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          76642066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       28595473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            282489126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      187015                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      60864                       # Number of write requests accepted
system.mem_ctrls.readBursts                    187015                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    60864                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               11782976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  185984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3863424                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11968960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3895296                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2906                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   507                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           11                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            17454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4901                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         8                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   56158820000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                187015                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                60864                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  152941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   24928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     27                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        68133                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    229.645898                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.698404                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   260.883500                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        28991     42.55%     42.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19714     28.93%     71.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7083     10.40%     81.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3363      4.94%     86.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2234      3.28%     90.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1296      1.90%     92.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          809      1.19%     93.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          663      0.97%     94.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3980      5.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        68133                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3491                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.751647                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     80.480241                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           2063     59.09%     59.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           436     12.49%     71.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           331      9.48%     81.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          241      6.90%     87.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          138      3.95%     91.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           88      2.52%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           49      1.40%     95.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           36      1.03%     96.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           32      0.92%     97.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           17      0.49%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           13      0.37%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           14      0.40%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            6      0.17%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            4      0.11%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            4      0.11%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            7      0.20%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.03%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            2      0.06%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            5      0.14%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            2      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3491                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3491                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.291893                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.988055                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.952889                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19          3262     93.44%     93.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           110      3.15%     96.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            28      0.80%     97.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            37      1.06%     98.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            13      0.37%     98.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            10      0.29%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            11      0.32%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             6      0.17%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             4      0.11%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             3      0.09%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             1      0.03%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             1      0.03%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             1      0.03%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             1      0.03%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             1      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::148-151            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3491                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   2338663750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              5790707500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  920545000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12702.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31452.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       209.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        68.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    213.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     69.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   127419                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   48927                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.06                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     226557.39                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    29144733250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      1875380000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     25142250750                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              9381771000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             11604373200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              5119021875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              6331751250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            33264527400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            37101721800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            7510242240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            7828526880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        289056349920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        289056349920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        864089580240                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        870668132355                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1897365448500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1891594788750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          3105786941175                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          3114185644155                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           701.783211                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           703.680981                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              161609                       # Transaction distribution
system.membus.trans_dist::ReadResp             161605                       # Transaction distribution
system.membus.trans_dist::WriteReq               1210                       # Transaction distribution
system.membus.trans_dist::WriteResp              1210                       # Transaction distribution
system.membus.trans_dist::Writeback             35776                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        25088                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        25088                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               10                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              11                       # Transaction distribution
system.membus.trans_dist::ReadExReq             26603                       # Transaction distribution
system.membus.trans_dist::ReadExResp            26603                       # Transaction distribution
system.membus.trans_dist::BadAddressError            4                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50257                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50257                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       239529                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       239529                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         4638                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       170302                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       174948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 464734                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1605888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1605888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      7664576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      7664576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         4512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6593792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6598304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15868768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               84                       # Total snoops (count)
system.membus.snoop_fanout::samples            247986                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  247986    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              247986                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3530998                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           734897999                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           25853682                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         1118963445                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          629973486                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.1                       # Layer utilization (%)
system.iocache.tags.replacements                25165                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25165                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226485                       # Number of tag accesses
system.iocache.tags.data_accesses              226485                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        25088                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        25088                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           77                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               77                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           77                       # number of demand (read+write) misses
system.iocache.demand_misses::total                77                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           77                       # number of overall misses
system.iocache.overall_misses::total               77                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      8975699                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      8975699                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      8975699                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      8975699                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      8975699                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      8975699                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           77                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             77                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        25088                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        25088                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           77                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              77                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           77                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             77                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 116567.519481                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 116567.519481                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 116567.519481                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116567.519481                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 116567.519481                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116567.519481                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      25088                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           77                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           77                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        25088                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        25088                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           77                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           77                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           77                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           77                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      4968199                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4968199                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   1660331183                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   1660331183                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      4968199                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      4968199                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      4968199                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      4968199                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 64522.064935                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 64522.064935                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 66180.292690                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 66180.292690                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 64522.064935                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 64522.064935                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 64522.064935                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 64522.064935                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 191                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1605632                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                 3636100                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3158482                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            406539                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2697770                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2342018                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.813109                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  125679                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3081                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      4000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                      2442733                       # DTB read hits
system.cpu.dtb.read_misses                       9384                       # DTB read misses
system.cpu.dtb.read_acv                            79                       # DTB read access violations
system.cpu.dtb.read_accesses                  1487023                       # DTB read accesses
system.cpu.dtb.write_hits                     1029372                       # DTB write hits
system.cpu.dtb.write_misses                      2848                       # DTB write misses
system.cpu.dtb.write_acv                          197                       # DTB write access violations
system.cpu.dtb.write_accesses                  358857                       # DTB write accesses
system.cpu.dtb.data_hits                      3472105                       # DTB hits
system.cpu.dtb.data_misses                      12232                       # DTB misses
system.cpu.dtb.data_acv                           276                       # DTB access violations
system.cpu.dtb.data_accesses                  1845880                       # DTB accesses
system.cpu.itb.fetch_hits                     2997633                       # ITB hits
system.cpu.itb.fetch_misses                     14341                       # ITB misses
system.cpu.itb.fetch_acv                          265                       # ITB acv
system.cpu.itb.fetch_accesses                 3011974                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                         14008661                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            5599478                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       32927579                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     3636100                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2467697                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       7205598                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  866204                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         32                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 2440                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        645345                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         8458                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   3889273                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                140944                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       3                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples           13894453                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.369836                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.121809                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  7571347     54.49%     54.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   542778      3.91%     58.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   699255      5.03%     63.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   965239      6.95%     70.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   703130      5.06%     75.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   107519      0.77%     76.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   731261      5.26%     81.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   238499      1.72%     83.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2335425     16.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             13894453                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.259561                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.350516                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  4876527                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2752469                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   5546387                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                293614                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 425456                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               248723                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  7812                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               31420765                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 21914                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 425456                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  5160728                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  855209                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        1615837                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   5445901                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                391322                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               30402772                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3198                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  34718                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  10401                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  81010                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            25803581                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              46918596                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         46912766                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              4334                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              16196467                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  9607114                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             153967                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          26326                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1250746                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2801380                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1200731                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            283972                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           158507                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   27147976                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              180948                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  24113548                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             10121                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         7868925                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      6379298                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved         105608                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      13894453                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.735480                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.917394                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5739190     41.31%     41.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1919290     13.81%     55.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1605357     11.55%     66.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1797860     12.94%     79.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1555796     11.20%     90.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              609343      4.39%     95.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              433978      3.12%     98.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              152915      1.10%     99.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               80724      0.58%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        13894453                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  147389     49.68%     49.68% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     49.68% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     49.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     49.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     49.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     49.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     49.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     49.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     49.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     49.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     49.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     49.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     49.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     49.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     49.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     49.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     49.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     49.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     49.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     49.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     49.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     49.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     49.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     49.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     49.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     49.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     49.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     49.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     49.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  90087     30.37%     80.05% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 59201     19.95%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               476      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              20424324     84.70%     84.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 6764      0.03%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2126      0.01%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 236      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2543660     10.55%     95.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1043554      4.33%     99.62% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess              92408      0.38%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               24113548                       # Type of FU issued
system.cpu.iq.rate                           1.721331                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      296677                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012303                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           62412235                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          35196320                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     23154851                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               16112                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               8671                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         7483                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               24401283                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    8466                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            88738                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       724501                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         6826                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         7243                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       206527                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1206                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         19590                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 425456                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  835523                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 19971                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            27407877                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            203253                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2801380                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1200731                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             132684                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   2807                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 16705                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           7243                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         262823                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       218049                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               480872                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              23412922                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2456204                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            700626                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                         78953                       # number of nop insts executed
system.cpu.iew.exec_refs                      3489985                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  2698973                       # Number of branches executed
system.cpu.iew.exec_stores                    1033781                       # Number of stores executed
system.cpu.iew.exec_rate                     1.671318                       # Inst execution rate
system.cpu.iew.wb_sent                       23289719                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      23162334                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  15614334                       # num instructions producing a value
system.cpu.iew.wb_consumers                  21897051                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.653430                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.713079                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         7946917                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           75340                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            415236                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     12665035                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.534399                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.319259                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      6104445     48.20%     48.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2825093     22.31%     70.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1152835      9.10%     79.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       707920      5.59%     85.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       345453      2.73%     87.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       330523      2.61%     90.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       155963      1.23%     91.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       133935      1.06%     92.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       908868      7.18%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     12665035                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             19433217                       # Number of instructions committed
system.cpu.commit.committedOps               19433217                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        3071083                       # Number of memory references committed
system.cpu.commit.loads                       2076879                       # Number of loads committed
system.cpu.commit.membars                       39652                       # Number of memory barriers committed
system.cpu.commit.branches                    2199271                       # Number of branches committed
system.cpu.commit.fp_insts                       7010                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  19202704                       # Number of committed integer instructions.
system.cpu.commit.function_calls                87114                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        52923      0.27%      0.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         16166597     83.19%     83.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            6384      0.03%     83.50% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     83.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2062      0.01%     83.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     83.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     83.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     83.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv            236      0.00%     83.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     83.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     83.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     83.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     83.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     83.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     83.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     83.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     83.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     83.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     83.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     83.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     83.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     83.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     83.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     83.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     83.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     83.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     83.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.51% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2116531     10.89%     94.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         996077      5.13%     99.52% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess         92407      0.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          19433217                       # Class of committed instruction
system.cpu.commit.bw_lim_events                908868                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     39080922                       # The number of ROB reads
system.cpu.rob.rob_writes                    56011224                       # The number of ROB writes
system.cpu.timesIdled                           13099                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          114208                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                        31044                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                    19380770                       # Number of Instructions Simulated
system.cpu.committedOps                      19380770                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.722812                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.722812                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.383485                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.383485                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 35380130                       # number of integer regfile reads
system.cpu.int_regfile_writes                19558536                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      4178                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3678                       # number of floating regfile writes
system.cpu.misc_regfile_reads                  168560                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  89847                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 1186                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1186                       # Transaction distribution
system.iobus.trans_dist::WriteReq               26298                       # Transaction distribution
system.iobus.trans_dist::WriteResp              26298                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          454                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1476                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2496                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4638                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   54968                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1816                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          738                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1404                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4512                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1606248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1606248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1610760                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               388000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                75000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               98000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              940000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2028000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           225993064                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3428000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25248318                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements            119759                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.838841                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3756180                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            119759                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             31.364490                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.838841                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999685                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999685                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          263                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          179                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7898316                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7898316                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      3765109                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3765109                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       3765109                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3765109                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      3765109                       # number of overall hits
system.cpu.icache.overall_hits::total         3765109                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       124164                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        124164                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       124164                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         124164                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       124164                       # number of overall misses
system.cpu.icache.overall_misses::total        124164                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   8424364445                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   8424364445                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   8424364445                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   8424364445                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   8424364445                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   8424364445                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      3889273                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3889273                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      3889273                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3889273                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      3889273                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3889273                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.031925                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.031925                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.031925                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.031925                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.031925                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.031925                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 67848.687583                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67848.687583                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 67848.687583                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67848.687583                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 67848.687583                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67848.687583                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            5                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     1.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         4394                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4394                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         4394                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4394                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         4394                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4394                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       119770                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       119770                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       119770                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       119770                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       119770                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       119770                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   6820206555                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   6820206555                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   6820206555                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   6820206555                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   6820206555                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   6820206555                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.030795                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.030795                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.030795                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.030795                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.030795                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.030795                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 56944.197671                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56944.197671                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 56944.197671                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56944.197671                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 56944.197671                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56944.197671                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements             67201                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.097738                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3051750                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             67201                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             45.412271                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.097738                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999119                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999119                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          913                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6729512                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6729512                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      2214587                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2214587                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       789108                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         789108                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        19779                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        19779                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        18951                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        18951                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       3003695                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3003695                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      3003695                       # number of overall hits
system.cpu.dcache.overall_hits::total         3003695                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       103248                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        103248                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       183712                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       183712                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         1744                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1744                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data       286960                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         286960                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       286960                       # number of overall misses
system.cpu.dcache.overall_misses::total        286960                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   7211378498                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7211378498                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  12762464335                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12762464335                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    124612749                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    124612749                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data        22999                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        22999                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  19973842833                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  19973842833                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  19973842833                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  19973842833                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      2317835                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2317835                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       972820                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       972820                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        21523                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        21523                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        18952                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        18952                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      3290655                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3290655                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      3290655                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3290655                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.044545                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.044545                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.188845                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.188845                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.081030                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.081030                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000053                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000053                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.087205                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.087205                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.087205                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.087205                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 69845.212479                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69845.212479                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 69469.954793                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69469.954793                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 71452.264335                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71452.264335                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data        22999                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        22999                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 69604.972237                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69604.972237                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 69604.972237                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69604.972237                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        40828                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5475                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.457169                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        35776                       # number of writebacks
system.cpu.dcache.writebacks::total             35776                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        63577                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        63577                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       157112                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       157112                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          749                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          749                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       220689                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       220689                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       220689                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       220689                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        39671                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39671                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        26600                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        26600                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          995                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          995                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        66271                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        66271                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        66271                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        66271                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   2530857002                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2530857002                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1668337798                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1668337798                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     63384751                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63384751                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data         8001                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total         8001                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   4199194800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4199194800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   4199194800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4199194800                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    197912000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    197912000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    197083000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    197083000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    394995000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    394995000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.017116                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017116                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.027343                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027343                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.046230                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.046230                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.000053                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.020139                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020139                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.020139                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020139                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 63796.148370                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63796.148370                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 62719.466090                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62719.466090                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 63703.267337                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63703.267337                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data         8001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total         8001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 63363.987264                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63363.987264                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 63363.987264                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63363.987264                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      157                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      16343                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     4185     39.65%     39.65% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      66      0.63%     40.27% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      57      0.54%     40.81% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    6248     59.19%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                10556                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      4175     49.27%     49.27% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       66      0.78%     50.05% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       57      0.67%     50.73% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     4175     49.27%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  8473                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              50078656000     89.17%     89.17% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               107376000      0.19%     89.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                62164000      0.11%     89.48% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              5910376000     10.52%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          56158572000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997611                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.668214                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.802671                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          3      0.46%      0.46% # number of syscalls executed
system.cpu.kern.syscall::3                        302     46.18%     46.64% # number of syscalls executed
system.cpu.kern.syscall::4                        306     46.79%     93.43% # number of syscalls executed
system.cpu.kern.syscall::6                          8      1.22%     94.65% # number of syscalls executed
system.cpu.kern.syscall::17                         5      0.76%     95.41% # number of syscalls executed
system.cpu.kern.syscall::19                         3      0.46%     95.87% # number of syscalls executed
system.cpu.kern.syscall::33                         1      0.15%     96.02% # number of syscalls executed
system.cpu.kern.syscall::45                         7      1.07%     97.09% # number of syscalls executed
system.cpu.kern.syscall::48                         3      0.46%     97.55% # number of syscalls executed
system.cpu.kern.syscall::59                         3      0.46%     98.01% # number of syscalls executed
system.cpu.kern.syscall::71                         4      0.61%     98.62% # number of syscalls executed
system.cpu.kern.syscall::74                         1      0.15%     98.78% # number of syscalls executed
system.cpu.kern.syscall::90                         4      0.61%     99.39% # number of syscalls executed
system.cpu.kern.syscall::256                        2      0.31%     99.69% # number of syscalls executed
system.cpu.kern.syscall::257                        2      0.31%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    654                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   373      3.08%      3.08% # number of callpals executed
system.cpu.kern.callpal::tbi                       27      0.22%      3.30% # number of callpals executed
system.cpu.kern.callpal::swpipl                  9212     76.10%     79.41% # number of callpals executed
system.cpu.kern.callpal::rdps                     560      4.63%     84.03% # number of callpals executed
system.cpu.kern.callpal::wrusp                      3      0.02%     84.06% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.02%     84.08% # number of callpals executed
system.cpu.kern.callpal::rti                     1221     10.09%     94.17% # number of callpals executed
system.cpu.kern.callpal::callsys                  699      5.77%     99.94% # number of callpals executed
system.cpu.kern.callpal::imb                        7      0.06%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  12105                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              1594                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1128                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                1128                      
system.cpu.kern.mode_good::user                  1128                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.707654                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.828802                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        19712144000     35.10%     35.10% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          36446428000     64.90%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      373                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  1.094857                       # Number of seconds simulated
sim_ticks                                1094857120000                       # Number of ticks simulated
final_tick                               5520425820000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1397536                       # Simulator instruction rate (inst/s)
host_op_rate                                  1397536                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1432542212                       # Simulator tick rate (ticks/s)
host_mem_usage                                 473836                       # Number of bytes of host memory used
host_seconds                                   764.28                       # Real time elapsed on the host
sim_insts                                  1068102893                       # Number of instructions simulated
sim_ops                                    1068102893                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         6131328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        62710592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         4096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           68846016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      6131328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6131328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     41348736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       700416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        42049152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            95802                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           979853                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            64                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1075719                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        646074                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        10944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             657018                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            5600117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           57277421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            3741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              62881279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       5600117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5600117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        37766331                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide         639733                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             38406063                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        37766331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           5600117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          57277421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide         643474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            101287342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1075719                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     657018                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1075719                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   657018                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               66666944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2179072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                41881728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                68846016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             42049152                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  34048                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2606                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             66274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             56472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             68491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             52957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             80440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             61371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             86453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             59720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             64195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             57343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            64072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            61314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            68134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            66319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            68442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            59674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             42198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             36878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             41879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             33455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             41413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             34454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             76640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             39575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             40191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             34513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            40580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            34977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            42316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            35747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            43604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            35982                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         9                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1094857120000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1075719                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               657018                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  920070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   89394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   20849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   11195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  24132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  24274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  28392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  31679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  36961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  39044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  38882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  38769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  39914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  39901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  39885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  39578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  39042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  39073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  38233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  38091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  37952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  37888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     25                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1100542                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     98.632594                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    75.797328                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   147.969171                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       946271     85.98%     85.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       109372      9.94%     95.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10536      0.96%     96.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4259      0.39%     97.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2847      0.26%     97.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1862      0.17%     97.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1521      0.14%     97.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2939      0.27%     98.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20935      1.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1100542                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        37654                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.663595                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    125.457265                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         37570     99.78%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           35      0.09%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           13      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            2      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            4      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            2      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            2      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.00%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            2      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            7      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         37654                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        37654                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.379349                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.334356                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.488644                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         13318     35.37%     35.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         24033     63.83%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           228      0.61%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            10      0.03%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             9      0.02%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             4      0.01%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             4      0.01%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            10      0.03%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             6      0.02%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             8      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             2      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             2      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             1      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             1      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             6      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::90-91             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         37654                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  18514973000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             38046304250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 5208355000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17774.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36524.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        60.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        38.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     62.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     38.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   391544                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  203990                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 37.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                31.17                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     631865.72                       # Average gap between requests
system.mem_ctrls.pageHitRate                    35.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   484726169000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     36559640000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    573569805750                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0             13658334480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             15647899680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              7452464250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              8538040500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            37415476800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            41075728200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            9755510400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            9823906800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        360567005760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        360567005760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        1227070069560                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        1224498632265                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2235874965000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2238130611750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          3891793826250                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          3898281824955                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           704.981427                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           706.156700                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              485217                       # Transaction distribution
system.membus.trans_dist::ReadResp             485216                       # Transaction distribution
system.membus.trans_dist::WriteReq               2529                       # Transaction distribution
system.membus.trans_dist::WriteResp              2529                       # Transaction distribution
system.membus.trans_dist::Writeback            646074                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        10944                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        10944                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               2                       # Transaction distribution
system.membus.trans_dist::ReadExReq            593397                       # Transaction distribution
system.membus.trans_dist::ReadExResp           593397                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        22046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        22046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       191605                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       191605                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave        10784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      2605784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      2616570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2830221                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       704512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       704512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      6131328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      6131328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        14479                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    104059328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    104073807                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               110909647                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               31                       # Total snoops (count)
system.membus.snoop_fanout::samples           1732780                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                 1732780    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total             1732780                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7921000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          6988925500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.6                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11835706                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          899529653                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy         9230488497                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.8                       # Layer utilization (%)
system.iocache.tags.replacements                11038                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11038                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                99382                       # Number of tag accesses
system.iocache.tags.data_accesses               99382                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        10944                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        10944                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           94                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               94                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            5                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            5                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           94                       # number of demand (read+write) misses
system.iocache.demand_misses::total                94                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           94                       # number of overall misses
system.iocache.overall_misses::total               94                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     18124680                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     18124680                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     18124680                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     18124680                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     18124680                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     18124680                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           94                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             94                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        10949                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        10949                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           94                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              94                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           94                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             94                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000457                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000457                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 192815.744681                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 192815.744681                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 192815.744681                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 192815.744681                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 192815.744681                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 192815.744681                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           428                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   45                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     9.511111                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      10944                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           94                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           94                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        10944                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        10944                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           94                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           94                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           94                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           94                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     13234180                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     13234180                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    733789174                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    733789174                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     13234180                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13234180                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     13234180                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13234180                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999543                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999543                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 140789.148936                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 140789.148936                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 67049.449379                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 67049.449379                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 140789.148936                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 140789.148936                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 140789.148936                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 140789.148936                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  84                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   700416                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                33704973                       # Number of BP lookups
system.cpu.branchPred.condPredicted          33165999                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             50634                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10012703                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8961651                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             89.502815                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  179507                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               4380                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      4000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     46216639                       # DTB read hits
system.cpu.dtb.read_misses                     511120                       # DTB read misses
system.cpu.dtb.read_acv                            47                       # DTB read access violations
system.cpu.dtb.read_accesses                 45281302                       # DTB read accesses
system.cpu.dtb.write_hits                     9515846                       # DTB write hits
system.cpu.dtb.write_misses                   3149866                       # DTB write misses
system.cpu.dtb.write_acv                          104                       # DTB write access violations
system.cpu.dtb.write_accesses                10683439                       # DTB write accesses
system.cpu.dtb.data_hits                     55732485                       # DTB hits
system.cpu.dtb.data_misses                    3660986                       # DTB misses
system.cpu.dtb.data_acv                           151                       # DTB access violations
system.cpu.dtb.data_accesses                 55964741                       # DTB accesses
system.cpu.itb.fetch_hits                    23083484                       # ITB hits
system.cpu.itb.fetch_misses                     87161                       # ITB misses
system.cpu.itb.fetch_acv                          338                       # ITB acv
system.cpu.itb.fetch_accesses                23170645                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                        273702937                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           27748632                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      276651007                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    33704973                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            9141158                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     240783038                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 4119166                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         62                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles               126720                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles       2889603                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         2946                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                  24407354                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 41909                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples          273610584                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.011112                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.489785                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                229130109     83.74%     83.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1362470      0.50%     84.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2264111      0.83%     85.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  7781632      2.84%     87.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1717513      0.63%     88.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  2186380      0.80%     89.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1239583      0.45%     89.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1254319      0.46%     90.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 26674467      9.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            273610584                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.123144                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.010771                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 20918035                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             220144775                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  17916444                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              12577196                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2054134                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               119473                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  5563                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              210960572                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 21022                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                2054134                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 23894345                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                75721072                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       79136144                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  23688670                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              69116219                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              201492060                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1277                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               37603895                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               14688467                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 649301                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           155231245                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             256566266                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        169936105                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          86627257                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              95091593                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 60139652                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts           12215559                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          35154                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  80673310                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             47550594                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            14132160                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           3957987                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2609405                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  182639046                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             8743952                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 178209687                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             26508                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        80822225                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     15465903                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved        8614790                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     273610584                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.651326                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.323038                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           182007087     66.52%     66.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            53811359     19.67%     86.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            20412952      7.46%     93.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             6784896      2.48%     96.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1773648      0.65%     96.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             3165968      1.16%     97.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1607878      0.59%     98.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1728332      0.63%     99.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2318464      0.85%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       273610584                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   22997      1.79%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     1      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   46      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1064994     82.91%     84.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                196428     15.29%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               520      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              58799249     32.99%     32.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                22815      0.01%     33.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     33.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            25696329     14.42%     47.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  13      0.00%     47.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  89      0.00%     47.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult           24121623     13.54%     60.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 254      0.00%     60.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     60.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     60.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     60.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     60.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     60.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     60.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     60.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     60.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     60.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     60.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     60.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     60.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     60.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     60.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     60.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             46912426     26.32%     87.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12705247      7.13%     94.42% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess            9951122      5.58%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              178209687                       # Type of FU issued
system.cpu.iq.rate                           0.651106                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1284466                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.007208                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          529593805                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         221230507                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    122641119                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           101747127                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           50988631                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     50871295                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              128619716                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                50873917                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           124712                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     29810413                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          397                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        14584                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      8431635                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         3795                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         43375                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2054134                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                26479879                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               7482433                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           193901449                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             24642                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              47550594                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             14132160                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts            8679586                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                2775148                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                123838                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          14584                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          27063                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1042345                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1069408                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             177908751                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              46835467                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            300936                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       2518451                       # number of nop insts executed
system.cpu.iew.exec_refs                     59503180                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  8521862                       # Number of branches executed
system.cpu.iew.exec_stores                   12667713                       # Number of stores executed
system.cpu.iew.exec_rate                     0.650007                       # Inst execution rate
system.cpu.iew.wb_sent                      177387038                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     173512414                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 131579742                       # num instructions producing a value
system.cpu.iew.wb_consumers                 158704859                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.633944                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.829085                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        66924213                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          129162                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1063187                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    263830301                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.428036                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.016510                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    193171734     73.22%     73.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     51200502     19.41%     92.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     13092305      4.96%     97.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1002988      0.38%     97.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       854271      0.32%     98.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1190730      0.45%     98.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1626594      0.62%     99.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       124967      0.05%     99.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1566210      0.59%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    263830301                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            112928823                       # Number of instructions committed
system.cpu.commit.committedOps              112928823                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       23440706                       # Number of memory references committed
system.cpu.commit.loads                      17740181                       # Number of loads committed
system.cpu.commit.membars                       51165                       # Number of memory barriers committed
system.cpu.commit.branches                    4812138                       # Number of branches committed
system.cpu.commit.fp_insts                   50862128                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  59544434                       # Number of committed integer instructions.
system.cpu.commit.function_calls               144882                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      2406119      2.13%      2.13% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         27245879     24.13%     26.26% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           20175      0.02%     26.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     26.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd       25691823     22.75%     49.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp             12      0.00%     49.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             74      0.00%     49.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult      24117261     21.36%     70.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv            250      0.00%     70.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     70.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     70.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     70.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     70.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     70.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     70.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     70.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     70.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     70.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     70.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     70.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     70.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     70.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     70.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     70.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        17791346     15.75%     86.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        5704762      5.05%     91.19% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess       9951122      8.81%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         112928823                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1566210                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    429394001                       # The number of ROB reads
system.cpu.rob.rob_writes                   369487570                       # The number of ROB writes
system.cpu.timesIdled                           10646                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           92353                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                        11343                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                   110523224                       # Number of Instructions Simulated
system.cpu.committedOps                     110523224                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.476429                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.476429                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.403807                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.403807                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                161381387                       # number of integer regfile reads
system.cpu.int_regfile_writes               100430093                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  86526830                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 50343934                       # number of floating regfile writes
system.cpu.misc_regfile_reads                57493533                       # number of misc regfile reads
system.cpu.misc_regfile_writes                4124051                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 2957                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2957                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13468                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13473                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            5                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         2450                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          376                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         7010                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          912                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        10784                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        22076                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        22076                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   32860                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         9800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          517                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         3505                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          513                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        14479                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       704752                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       704752                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   719231                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              2384000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                27000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              329000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             4440000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              741000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            98731060                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             8255000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11582294                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             95801                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.999995                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24309413                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             95801                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            253.749053                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.999995                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          296                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          145                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          48910511                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         48910511                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     24309539                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24309539                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      24309539                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24309539                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     24309539                       # number of overall hits
system.cpu.icache.overall_hits::total        24309539                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        97815                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         97815                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        97815                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          97815                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        97815                       # number of overall misses
system.cpu.icache.overall_misses::total         97815                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   6986689400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6986689400                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   6986689400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6986689400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   6986689400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6986689400                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     24407354                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24407354                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     24407354                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24407354                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     24407354                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24407354                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.004008                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004008                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.004008                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004008                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.004008                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004008                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 71427.586771                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71427.586771                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 71427.586771                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71427.586771                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 71427.586771                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71427.586771                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         2012                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2012                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         2012                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2012                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         2012                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2012                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        95803                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        95803                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        95803                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        95803                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        95803                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        95803                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   5724293347                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5724293347                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   5724293347                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5724293347                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   5724293347                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5724293347                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003925                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003925                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003925                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003925                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003925                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003925                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 59750.669050                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59750.669050                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 59750.669050                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59750.669050                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 59750.669050                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59750.669050                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements            979829                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.982158                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            49467119                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            979829                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             50.485461                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.982158                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999983                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999983                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          659                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          336                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104719299                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104719299                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     45391079                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        45391079                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4030477                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4030477                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        27532                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        27532                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        28963                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        28963                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      49421556                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         49421556                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     49421556                       # number of overall hits
system.cpu.dcache.overall_hits::total        49421556                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       752442                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        752442                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1635922                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1635922                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         3308                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3308                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      2388364                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2388364                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2388364                       # number of overall misses
system.cpu.dcache.overall_misses::total       2388364                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  47189019749                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  47189019749                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 124433099031                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 124433099031                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    244221250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    244221250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 171622118780                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 171622118780                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 171622118780                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 171622118780                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     46143521                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     46143521                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5666399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5666399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        30840                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        30840                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        28963                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        28963                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     51809920                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     51809920                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     51809920                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     51809920                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.016307                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016307                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.288706                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.288706                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.107263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.107263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.046099                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.046099                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.046099                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.046099                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 62714.494604                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62714.494604                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 76062.977960                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76062.977960                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 73827.463724                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73827.463724                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 71857.605784                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71857.605784                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 71857.605784                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71857.605784                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       259946                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             28723                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.050099                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       646074                       # number of writebacks
system.cpu.dcache.writebacks::total            646074                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       368435                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       368435                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data      1042525                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1042525                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          856                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          856                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      1410960                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1410960                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      1410960                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1410960                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       384007                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       384007                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       593397                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       593397                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data         2452                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2452                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       977404                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       977404                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       977404                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       977404                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  23342999500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  23342999500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  39103196885                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  39103196885                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data    163006250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    163006250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  62446196385                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  62446196385                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  62446196385                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  62446196385                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    583534000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    583534000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    506082000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    506082000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   1089616000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1089616000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008322                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008322                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.104722                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.104722                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.079507                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079507                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.018865                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018865                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.018865                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018865                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 60787.953084                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60787.953084                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 65897.193422                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65897.193422                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 66478.894780                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66478.894780                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 63889.851469                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63889.851469                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 63889.851469                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63889.851469                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       57                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                    1018002                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    11802     31.32%     31.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      66      0.18%     31.50% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    1121      2.97%     34.47% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   24693     65.53%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                37682                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     11799     47.61%     47.61% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       66      0.27%     47.87% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     1121      4.52%     52.39% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    11799     47.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 24785                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             1076362344000     98.31%     98.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                94440000      0.01%     98.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              1065576000      0.10%     98.42% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             17335068000      1.58%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         1094857428000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999746                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.477828                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.657741                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          2      3.12%      3.12% # number of syscalls executed
system.cpu.kern.syscall::3                          3      4.69%      7.81% # number of syscalls executed
system.cpu.kern.syscall::4                         28     43.75%     51.56% # number of syscalls executed
system.cpu.kern.syscall::6                          3      4.69%     56.25% # number of syscalls executed
system.cpu.kern.syscall::17                         5      7.81%     64.06% # number of syscalls executed
system.cpu.kern.syscall::19                         2      3.12%     67.19% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.56%     68.75% # number of syscalls executed
system.cpu.kern.syscall::45                         3      4.69%     73.44% # number of syscalls executed
system.cpu.kern.syscall::48                         2      3.12%     76.56% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.56%     78.12% # number of syscalls executed
system.cpu.kern.syscall::59                         2      3.12%     81.25% # number of syscalls executed
system.cpu.kern.syscall::71                         8     12.50%     93.75% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.56%     95.31% # number of syscalls executed
system.cpu.kern.syscall::144                        1      1.56%     96.88% # number of syscalls executed
system.cpu.kern.syscall::256                        1      1.56%     98.44% # number of syscalls executed
system.cpu.kern.syscall::257                        1      1.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     64                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   244      0.62%      0.62% # number of callpals executed
system.cpu.kern.callpal::tbi                       13      0.03%      0.65% # number of callpals executed
system.cpu.kern.callpal::swpipl                 33861     85.91%     86.56% # number of callpals executed
system.cpu.kern.callpal::rdps                    2381      6.04%     92.60% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.01%     92.61% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.01%     92.61% # number of callpals executed
system.cpu.kern.callpal::rti                     2634      6.68%     99.30% # number of callpals executed
system.cpu.kern.callpal::callsys                  134      0.34%     99.64% # number of callpals executed
system.cpu.kern.callpal::imb                        6      0.02%     99.65% # number of callpals executed
system.cpu.kern.callpal::rdunique                 136      0.35%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  39414                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              2878                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2547                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                2547                      
system.cpu.kern.mode_good::user                  2547                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.884990                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.938986                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        34091468000      3.11%      3.11% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         1060765960000     96.89%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      244                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003452                       # Number of seconds simulated
sim_ticks                                  3451828000                       # Number of ticks simulated
final_tick                               5523877648000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              307518770                       # Simulator instruction rate (inst/s)
host_op_rate                                307517581                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              993111676                       # Simulator tick rate (ticks/s)
host_mem_usage                                 473836                       # Number of bytes of host memory used
host_seconds                                     3.48                       # Real time elapsed on the host
sim_insts                                  1068856625                       # Number of instructions simulated
sim_ops                                    1068856625                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst          654976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1104256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1759232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       654976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        654976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       668032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          668032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            10234                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            17254                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               27488                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         10438                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10438                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          189747577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          319904700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             509652277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     189747577                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        189747577                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       193529921                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            193529921                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       193529921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         189747577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         319904700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            703182198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       27486                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10438                       # Number of write requests accepted
system.mem_ctrls.readBursts                     27486                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10438                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1750848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  667200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1759104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               668032                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    129                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    11                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              975                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3451748000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 27486                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10438                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   18997                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9762                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    247.811514                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.446052                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   296.034948                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4455     45.64%     45.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2517     25.78%     71.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          822      8.42%     79.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          400      4.10%     83.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          279      2.86%     86.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          175      1.79%     88.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          148      1.52%     90.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          128      1.31%     91.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          838      8.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9762                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          637                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.941915                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.039943                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     42.221988                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             22      3.45%      3.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           352     55.26%     58.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            90     14.13%     72.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            50      7.85%     80.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            41      6.44%     87.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            23      3.61%     90.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           22      3.45%     94.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            6      0.94%     95.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            8      1.26%     96.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            7      1.10%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            3      0.47%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            3      0.47%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            3      0.47%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            2      0.31%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            1      0.16%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.16%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.16%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-367            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           637                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          637                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.365777                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.345846                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.837199                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              526     82.57%     82.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      1.26%     83.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               90     14.13%     97.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      1.41%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.31%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           637                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    430504750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               943448500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  136785000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15736.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34486.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       507.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       193.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    509.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    193.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.27                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    19619                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    8405                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.61                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      91017.51                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE      128098250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF       115440000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT      3213560250                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0             13691273400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             15688776600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              7470436875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              8560344375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            37516455600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            41188399200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            9789523920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            9857447280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        360792806400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        360792806400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        1229161023360                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        1226572705800                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2236115054250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2238385508250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          3894536573805                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          3901045987905                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           705.036743                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           706.215157                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               18462                       # Transaction distribution
system.membus.trans_dist::ReadResp              18464                       # Transaction distribution
system.membus.trans_dist::WriteReq                  4                       # Transaction distribution
system.membus.trans_dist::WriteResp                 4                       # Transaction distribution
system.membus.trans_dist::Writeback             10438                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9025                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9025                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        20467                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        20467                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        44948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        44956                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  65423                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       654976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       654976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1772288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1772320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2427296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoop_fanout::samples             37926                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                   37926    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total               37926                       # Request fanout histogram
system.membus.reqLayer0.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           121430000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy           95767992                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy          160028248                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              4.6                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                  193799                       # Number of BP lookups
system.cpu.branchPred.condPredicted            156875                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8493                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               133494                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   85072                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             63.727209                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   12918                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                345                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      4000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       171287                       # DTB read hits
system.cpu.dtb.read_misses                       2894                       # DTB read misses
system.cpu.dtb.read_acv                            25                       # DTB read access violations
system.cpu.dtb.read_accesses                    59295                       # DTB read accesses
system.cpu.dtb.write_hits                      139402                       # DTB write hits
system.cpu.dtb.write_misses                      1079                       # DTB write misses
system.cpu.dtb.write_acv                           57                       # DTB write access violations
system.cpu.dtb.write_accesses                   26398                       # DTB write accesses
system.cpu.dtb.data_hits                       310689                       # DTB hits
system.cpu.dtb.data_misses                       3973                       # DTB misses
system.cpu.dtb.data_acv                            82                       # DTB access violations
system.cpu.dtb.data_accesses                    85693                       # DTB accesses
system.cpu.itb.fetch_hits                       54155                       # ITB hits
system.cpu.itb.fetch_misses                      1971                       # ITB misses
system.cpu.itb.fetch_acv                           41                       # ITB acv
system.cpu.itb.fetch_accesses                   56126                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                           862957                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             289146                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1173338                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      193799                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              97990                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        477905                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   26552                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  423                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         71962                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                    154561                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  5093                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             852712                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.376007                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.634481                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   629078     73.77%     73.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    14579      1.71%     75.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    28823      3.38%     78.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    18292      2.15%     81.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    42650      5.00%     86.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    10531      1.24%     87.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    19178      2.25%     89.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     8734      1.02%     90.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    80847      9.48%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               852712                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.224576                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.359671                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   235059                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                423945                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    151683                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 29606                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  12419                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                10269                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   897                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                1035888                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  2586                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  12419                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   251260                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   36281                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         294030                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    164898                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 93824                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 990565                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   318                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  17078                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   3470                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  39607                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              659767                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               1276854                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1273676                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              2754                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                513199                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   146562                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              30925                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           3487                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    190036                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               184450                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              148574                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             40499                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            25264                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     910247                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               25398                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    860477                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1272                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          174889                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       108435                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          16561                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        852712                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.009106                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.613831                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              519037     60.87%     60.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              117726     13.81%     74.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               67464      7.91%     82.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               59405      6.97%     89.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               45119      5.29%     94.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               23974      2.81%     97.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               13009      1.53%     99.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                4616      0.54%     99.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                2362      0.28%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          852712                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1402      4.91%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  14576     51.00%     55.90% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 12603     44.10%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               461      0.05%      0.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                513134     59.63%     59.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  831      0.10%     59.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     59.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1222      0.14%     59.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     59.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     59.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     59.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 230      0.03%     59.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     59.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     59.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     59.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     59.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     59.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     59.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     59.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     59.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     59.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     59.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     59.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     59.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     59.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     59.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     59.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     59.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               182945     21.26%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              142408     16.55%     97.76% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess              19246      2.24%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 860477                       # Type of FU issued
system.cpu.iq.rate                           0.997126                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       28581                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.033215                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            2594926                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1107103                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       829254                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                8593                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               4285                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4066                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 884111                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    4486                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             7334                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        40052                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           96                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          875                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        15090                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          7045                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  12419                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   21770                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  8346                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              955215                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              4121                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                184450                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               148574                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              20116                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    513                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  7743                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            875                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           4132                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7216                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                11348                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                850196                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                175376                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             10281                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                         19570                       # number of nop insts executed
system.cpu.iew.exec_refs                       316301                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   115755                       # Number of branches executed
system.cpu.iew.exec_stores                     140925                       # Number of stores executed
system.cpu.iew.exec_rate                     0.985212                       # Inst execution rate
system.cpu.iew.wb_sent                         840048                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        833320                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    408137                       # num instructions producing a value
system.cpu.iew.wb_consumers                    544631                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.965656                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.749383                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          175044                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            8837                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             10351                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       822733                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.934421                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.928467                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       555574     67.53%     67.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       118852     14.45%     81.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        48616      5.91%     87.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        21392      2.60%     90.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        21548      2.62%     93.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         9077      1.10%     94.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         8084      0.98%     95.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         8282      1.01%     96.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        31308      3.81%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       822733                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               768779                       # Number of instructions committed
system.cpu.commit.committedOps                 768779                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         277882                       # Number of memory references committed
system.cpu.commit.loads                        144398                       # Number of loads committed
system.cpu.commit.membars                        4279                       # Number of memory barriers committed
system.cpu.commit.branches                     101806                       # Number of branches committed
system.cpu.commit.fp_insts                       3905                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    739042                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 8272                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        15507      2.02%      2.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           449266     58.44%     60.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             799      0.10%     60.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     60.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1217      0.16%     60.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     60.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     60.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     60.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv            230      0.03%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          148677     19.34%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         133837     17.41%     97.50% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess         19246      2.50%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            768779                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 31308                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                      1717486                       # The number of ROB reads
system.cpu.rob.rob_writes                     1917997                       # The number of ROB writes
system.cpu.timesIdled                            1363                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           10245                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      753732                       # Number of Instructions Simulated
system.cpu.committedOps                        753732                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.144912                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.144912                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.873429                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.873429                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1138579                       # number of integer regfile reads
system.cpu.int_regfile_writes                  574000                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      2662                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2492                       # number of floating regfile writes
system.cpu.misc_regfile_reads                   25205                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  15168                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::WriteReq                   4                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  4                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 8000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                4000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             10234                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.901165                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              182787                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10745                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             17.011354                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.901165                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999807                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999807                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          262                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          177                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            319357                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           319357                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       143813                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          143813                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        143813                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           143813                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       143813                       # number of overall hits
system.cpu.icache.overall_hits::total          143813                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        10748                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         10748                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        10748                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          10748                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        10748                       # number of overall misses
system.cpu.icache.overall_misses::total         10748                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    739892491                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    739892491                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    739892491                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    739892491                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    739892491                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    739892491                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       154561                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       154561                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       154561                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       154561                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       154561                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       154561                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.069539                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.069539                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.069539                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.069539                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.069539                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.069539                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 68840.015910                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68840.015910                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 68840.015910                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68840.015910                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 68840.015910                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68840.015910                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          515                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          515                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          515                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          515                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          515                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          515                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        10233                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10233                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        10233                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10233                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        10233                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10233                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    596925008                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    596925008                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    596925008                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    596925008                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    596925008                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    596925008                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.066207                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.066207                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.066207                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.066207                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.066207                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.066207                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 58333.334115                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58333.334115                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 58333.334115                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58333.334115                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 58333.334115                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58333.334115                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements             17254                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              228118                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18278                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.480468                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          628                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          366                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            603344                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           603344                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       132338                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          132338                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        62292                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          62292                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         2349                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2349                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         2473                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2473                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        194630                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           194630                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       194630                       # number of overall hits
system.cpu.dcache.overall_hits::total          194630                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        24691                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         24691                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        68524                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        68524                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          378                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          378                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        93215                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          93215                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        93215                       # number of overall misses
system.cpu.dcache.overall_misses::total         93215                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1743767749                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1743767749                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   5113431767                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5113431767                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     29604750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     29604750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   6857199516                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6857199516                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   6857199516                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6857199516                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       157029                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       157029                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       130816                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       130816                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         2727                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2727                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         2473                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2473                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       287845                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       287845                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       287845                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       287845                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.157238                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.157238                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.523820                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.523820                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.138614                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.138614                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.323837                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.323837                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.323837                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.323837                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 70623.617877                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70623.617877                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 74622.493827                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74622.493827                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 78319.444444                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 78319.444444                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 73563.262522                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73563.262522                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 73563.262522                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73563.262522                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        18337                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2453                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.475336                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        10438                       # number of writebacks
system.cpu.dcache.writebacks::total             10438                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        16662                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        16662                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        59498                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        59498                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          178                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          178                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        76160                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        76160                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        76160                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        76160                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         8029                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8029                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         9026                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9026                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          200                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          200                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        17055                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        17055                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        17055                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17055                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    516905001                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    516905001                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    609968932                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    609968932                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     13924500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     13924500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1126873933                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1126873933                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1126873933                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1126873933                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data       832000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       832000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data       832000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       832000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.051131                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.051131                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.068998                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.068998                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.073341                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.073341                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.059251                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059251                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.059251                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059251                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 64379.748537                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64379.748537                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 67579.097275                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67579.097275                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 69622.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69622.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 66072.936558                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66072.936558                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 66072.936558                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66072.936558                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2715                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      556     47.24%     47.24% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       4      0.34%     47.58% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     617     52.42%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1177                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       554     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        4      0.36%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      554     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1112                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               3065356000     88.81%     88.81% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 4804000      0.14%     88.95% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               381580000     11.05%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           3451740000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996403                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.897893                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944775                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.88%      5.88% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.76%     17.65% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.76%     29.41% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.88%     35.29% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.88%     41.18% # number of syscalls executed
system.cpu.kern.syscall::45                         3     17.65%     58.82% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.88%     64.71% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.88%     70.59% # number of syscalls executed
system.cpu.kern.syscall::71                         4     23.53%     94.12% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.88%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     17                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   121      8.97%      8.97% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.44%      9.41% # number of callpals executed
system.cpu.kern.callpal::swpipl                   982     72.79%     82.21% # number of callpals executed
system.cpu.kern.callpal::rdps                       9      0.67%     82.88% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.07%     82.95% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.07%     83.02% # number of callpals executed
system.cpu.kern.callpal::rti                      191     14.16%     97.18% # number of callpals executed
system.cpu.kern.callpal::callsys                   34      2.52%     99.70% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.30%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1349                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               312                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 187                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 187                      
system.cpu.kern.mode_good::user                   187                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.599359                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.749499                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         2203288000     63.83%     63.83% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1248452000     36.17%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      121                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
