# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do Servo_Controller_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller {C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller/clk_en_divider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:54 on Mar 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller" C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller/clk_en_divider.v 
# -- Compiling module clk_en_divider
# 
# Top level modules:
# 	clk_en_divider
# End time: 19:37:54 on Mar 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller {C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller/CounterNBit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:54 on Mar 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller" C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller/CounterNBit.v 
# -- Compiling module CounterNBit
# 
# Top level modules:
# 	CounterNBit
# End time: 19:37:54 on Mar 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller {C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller/Servo_Controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:54 on Mar 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller" C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller/Servo_Controller.v 
# -- Compiling module Servo_Controller
# 
# Top level modules:
# 	Servo_Controller
# End time: 19:37:54 on Mar 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller {C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller/cycle_scaler.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:54 on Mar 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller" C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller/cycle_scaler.v 
# -- Compiling module cycle_scaler
# 
# Top level modules:
# 	cycle_scaler
# End time: 19:37:54 on Mar 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller/simulation {C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller/simulation/Servo_Controller_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:54 on Mar 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller/simulation" C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller/simulation/Servo_Controller_tb.v 
# -- Compiling module Servo_Controller_tb
# 
# Top level modules:
# 	Servo_Controller_tb
# End time: 19:37:54 on Mar 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  Servo_Controller_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" Servo_Controller_tb 
# Start time: 19:37:56 on Mar 08,2019
# Loading work.Servo_Controller_tb
# Loading work.Servo_Controller
# Loading work.clk_en_divider
# Loading work.CounterNBit
# Loading work.cycle_scaler
# ** Error: (vsim-3389) C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller/simulation/Servo_Controller_tb.v(37): Port 'current_N_clks' not found in the connected module (6th connection).
#    Time: 0 ps  Iteration: 0  Instance: /Servo_Controller_tb/Servo_Controller_dut File: C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller/Servo_Controller.v
# ** Error: (vsim-3389) C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller/simulation/Servo_Controller_tb.v(37): Port 'clk_enable' not found in the connected module (7th connection).
#    Time: 0 ps  Iteration: 0  Instance: /Servo_Controller_tb/Servo_Controller_dut File: C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller/Servo_Controller.v
# ** Fatal: (vsim-3365) C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller/simulation/Servo_Controller_tb.v(37): Too many port connections. Expected 5, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /Servo_Controller_tb/Servo_Controller_dut File: C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller/Servo_Controller.v
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Servo_Controller_run_msim_rtl_verilog.do PAUSED at line 15
# End time: 19:38:10 on Mar 08,2019, Elapsed time: 0:00:14
# Errors: 3, Warnings: 0
