<mods xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns="http://www.loc.gov/mods/v3" version="3.3" xsi:schemaLocation="http://www.loc.gov/mods/v3 http://www.loc.gov/standards/mods/v3/mods-3-3.xsd"><id>2426586</id><setSpec>journal_article</setSpec><setSpec>doc-type:article</setSpec><setSpec>ddc:006</setSpec><setSpec>journal_articleFtxt</setSpec><setSpec>open_access</setSpec>

<genre>article</genre>

<titleInfo><title>A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity</title></titleInfo>


<note type="publicationStatus">published</note>


<note type="qualityControlled">yes</note>

<name type="personal">
  <namePart type="given">G.</namePart>
  <namePart type="family">Indiveri</namePart>
  <role><roleTerm type="text">author</roleTerm> </role></name>
<name type="personal">
  <namePart type="given">Elisabetta</namePart>
  <namePart type="family">Chicca</namePart>
  <role><roleTerm type="text">author</roleTerm> </role><identifier type="local">26461080</identifier><description xsi:type="identifierDefinition" type="orcid">0000-0002-5518-8990</description></name>
<name type="personal">
  <namePart type="given">R. J.</namePart>
  <namePart type="family">Douglas</namePart>
  <role><roleTerm type="text">author</roleTerm> </role></name>







<name type="corporate">
  <namePart/>
  <identifier type="local">26824835</identifier>
  <role>
    <roleTerm type="text">department</roleTerm>
  </role>
</name>

<name type="corporate">
  <namePart/>
  <identifier type="local">8014655</identifier>
  <role>
    <roleTerm type="text">department</roleTerm>
  </role>
</name>








<abstract lang="eng">We present a mixed-mode analog/digital VLSI device comprising an array of leaky integrate-and-fire (I&amp;F) neurons, adaptive synapses with spike-timing dependent plasticity, and an asynchronous event based communication infrastructure that allows the user to (re)con figure networks of spiking neurons with arbitrary topologies. The asynchronous communication protocol used by the silicon neurons to transmit spikes (events) off-chip and the silicon synapses to receive spikes from the outside is based on the "address-event representation" (AER). We describe the analog circuits designed to implement the silicon neurons and synapses and present experimental data showing the neuron's response properties and the synapses characteristics, in response to AER input spike trains. Our results indicate that these circuits can be used in massively parallel VLSI networks of I&amp;F neurons to simulate real-time complex spike-based learning algorithms.</abstract>

<relatedItem type="constituent">
  <location>
    <url displayLabel="_A_VLSI_array_of_low-power_spiking_neurons_and_bistable_synapses_with_spike-timing_dependent_plasticity.pdf">https://pub.uni-bielefeld.de/download/2426586/2459959/_A_VLSI_array_of_low-power_spiking_neurons_and_bistable_synapses_with_spike-timing_dependent_plasticity.pdf</url>
  </location>
  <physicalDescription><internetMediaType>application/pdf</internetMediaType></physicalDescription>
  <accessCondition type="restrictionOnAccess">no</accessCondition>
</relatedItem>
<originInfo><publisher>Institute of Electrical and Electronics Engineers (IEEE)</publisher><dateIssued encoding="w3cdtf">2006</dateIssued>
</originInfo>
<language><languageTerm authority="iso639-2b" type="code">eng</languageTerm>
</language>

<subject><topic>spike-based learning</topic><topic>address-event representation (AER)</topic><topic>neuromorphic circuits</topic><topic>spike-timing</topic><topic>analog VLSI</topic><topic>integrate-and-fire (I &amp;</topic><topic>F) neurons</topic><topic>dependent plasticity (STDP)</topic>
</subject>


<relatedItem type="host"><titleInfo><title>IEEE Transactions on Neural Networks</title></titleInfo>
  <identifier type="issn">1045-9227</identifier>
  <identifier type="MEDLINE">16526488</identifier>
  <identifier type="ISI">000235536300018</identifier><identifier type="urn">urn:nbn:de:0070-pub-24265864</identifier><identifier type="doi">10.1109/TNN.2005.860850</identifier>
<part><detail type="volume"><number>17</number></detail><detail type="issue"><number>1</number></detail><extent unit="pages">211-221</extent>
</part>
</relatedItem>

<note type="extern">yes</note>
<extension>
<bibliographicCitation>
<mla>Indiveri, G., Chicca, Elisabetta, and Douglas, R. J. “A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity”. &lt;em&gt;IEEE Transactions on Neural Networks&lt;/em&gt; 17.1 (2006): 211-221.</mla>
<default>Indiveri G, Chicca E, Douglas RJ (2006) &lt;br /&gt;&lt;em&gt;IEEE Transactions on Neural Networks&lt;/em&gt; 17(1): 211-221.</default>
<lncs> Indiveri, G., Chicca, E., Douglas, R.J.: A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity. IEEE Transactions on Neural Networks. 17, 211-221 (2006).</lncs>
<chicago>&lt;div style="text-indent:-25px; padding-left:25px;padding-bottom:0px;"&gt;Indiveri, G., Chicca, Elisabetta, and Douglas, R. J. 2006. “A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity”. &lt;em&gt;IEEE Transactions on Neural Networks&lt;/em&gt; 17 (1): 211-221.&lt;/div&gt;</chicago>
<apa_indent>&lt;div style="text-indent:-25px; padding-left:25px;padding-bottom:0px;"&gt;Indiveri, G., Chicca, E., &amp;amp; Douglas, R. J. (2006). A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity. &lt;em&gt;IEEE Transactions on Neural Networks&lt;/em&gt;, &lt;em&gt;17&lt;/em&gt;(1), 211-221. &lt;a href="https://doi.org/10.1109/TNN.2005.860850" target="_blank"&gt;https://doi.org/10.1109/TNN.2005.860850&lt;/a&gt;&lt;/div&gt;</apa_indent>
<bio1>Indiveri G, Chicca E, Douglas RJ (2006) &lt;br /&gt;A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity.&lt;br /&gt;IEEE Transactions on Neural Networks 17(1): 211-221.</bio1>
<harvard1>Indiveri, G., Chicca, E., &amp;amp; Douglas, R.J., 2006. A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity. &lt;em&gt;IEEE Transactions on Neural Networks&lt;/em&gt;, 17(1), p 211-221.</harvard1>
<angewandte-chemie>G.  Indiveri, E.  Chicca, and R. J.  Douglas, “A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity”, &lt;em&gt;IEEE Transactions on Neural Networks&lt;/em&gt;, &lt;strong&gt;2006&lt;/strong&gt;, &lt;em&gt;17&lt;/em&gt;, 211-221.</angewandte-chemie>
<wels>Indiveri, G.; Chicca, E.; Douglas, R. J. (2006): A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity &lt;em&gt;IEEE Transactions on Neural Networks&lt;/em&gt;,17:(1): 211-221.</wels>
<apa>Indiveri, G., Chicca, E., &amp;amp; Douglas, R. J. (2006). A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity. &lt;em&gt;IEEE Transactions on Neural Networks&lt;/em&gt;, &lt;em&gt;17&lt;/em&gt;(1), 211-221. &lt;a href="https://doi.org/10.1109/TNN.2005.860850" target="_blank"&gt;https://doi.org/10.1109/TNN.2005.860850&lt;/a&gt;</apa>
<ieee> G. Indiveri, E. Chicca, and R.J. Douglas, “A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity”, &lt;em&gt;IEEE Transactions on Neural Networks&lt;/em&gt;,  vol. 17, 2006,  pp. 211-221.</ieee>
<ama>Indiveri G, Chicca E, Douglas RJ. A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity. &lt;em&gt;IEEE Transactions on Neural Networks&lt;/em&gt;. 2006;17(1):211-221.</ama>
<dgps>&lt;div style="text-indent:-25px; padding-left:25px;padding-bottom:0px;"&gt;Indiveri, G., Chicca, E. &amp;amp; Douglas, R.J. (2006). A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity. &lt;em&gt;IEEE Transactions on Neural Networks&lt;/em&gt;, &lt;em&gt;17&lt;/em&gt;(1), 211-221. Institute of Electrical and Electronics Engineers (IEEE). doi:10.1109/TNN.2005.860850.&lt;/div&gt;</dgps>
<frontiers>Indiveri, G., Chicca, E., and Douglas, R. J. (2006). A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity. &lt;em&gt;IEEE Transactions on Neural Networks&lt;/em&gt; 17, 211-221.</frontiers>
</bibliographicCitation>
</extension>
<recordInfo><recordIdentifier>2426586</recordIdentifier><recordCreationDate encoding="w3cdtf">2011-11-23T09:43:27Z</recordCreationDate><recordChangeDate encoding="w3cdtf">2018-07-24T13:00:55Z</recordChangeDate>
</recordInfo>
</mods>