{'HRDATA': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['crc_dr_sel',
                       'crc_out',
                       'crc_init_sel',
                       'crc_init_out',
                       'crc_idr_sel',
                       'crc_idr_out',
                       'crc_poly_sel',
                       'crc_poly_out',
                       'crc_cr_sel',
                       'crc_cr_rd']],
            'DLines': ['216:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fba166f5590>]},
 'HREADYOUT': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['buffer_write_en',
                          'buffer_full',
                          'buffer_read_en',
                          'read_wait',
                          'crc_init_en',
                          'reset_pending']],
               'DLines': ['201:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fba166ef4d0>]},
 'HRESP': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['OK']],
           'DLines': ['210:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fba166ef710>]},
 'ahb_enable': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['htrans_pp', 'NON_SEQ']],
                'DLines': ['173:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fba163172d0>]},
 'buffer_read_en': {'CDeps': [],
                    'CLines': [],
                    'Clocked': False,
                    'DDeps': [['crc_dr_sel', 'read_en']],
                    'DLines': ['192:D'],
                    'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fba166edc90>]},
 'buffer_write_en': {'CDeps': [],
                     'CLines': [],
                     'Clocked': False,
                     'DDeps': [['crc_dr_sel', 'write_en']],
                     'DLines': ['185:D'],
                     'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fba166ed310>]},
 'bus_size': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['hsize_pp']],
              'DLines': ['195:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fba166eddd0>]},
 'bus_wr': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['HWDATA']],
            'DLines': ['198:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fba166edf10>]},
 'crc_cr_en': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['crc_cr_sel', 'write_en']],
               'DLines': ['189:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fba166eda90>]},
 'crc_cr_ff': {'CDeps': [[[], [], ['HRESETn'], ['crc_cr_en']],
                         [[], [], ['HRESETn']]],
               'CLines': [[None, None, '225:C', '228:C'],
                          [None, None, '225:C']],
               'Clocked': False,
               'DDeps': [['HWDATA', 'HWDATA', 'HWDATA'], ['RESET_CRC_CR']],
               'DLines': ['229:D', '226:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fba166f5f10>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fba166f5a50>]},
 'crc_cr_rd': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['crc_cr_ff']],
               'DLines': ['213:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fba166efa10>]},
 'crc_cr_sel': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['haddr_pp', 'CRC_CR']],
                'DLines': ['182:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fba166ed110>]},
 'crc_dr_sel': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['haddr_pp', 'CRC_DR']],
                'DLines': ['178:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fba16317950>]},
 'crc_idr_en': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['crc_idr_sel', 'write_en']],
                'DLines': ['187:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fba166ed6d0>]},
 'crc_idr_sel': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['haddr_pp', 'CRC_IDR']],
                 'DLines': ['180:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fba16317d10>]},
 'crc_init_en': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['crc_init_sel', 'write_en']],
                 'DLines': ['186:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fba166ed510>]},
 'crc_init_sel': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['haddr_pp', 'CRC_INIT']],
                  'DLines': ['179:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fba16317b50>]},
 'crc_poly_en': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['crc_poly_sel', 'write_en']],
                 'DLines': ['188:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fba166ed8d0>]},
 'crc_poly_sel': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['haddr_pp', 'CRC_POL']],
                  'DLines': ['181:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fba16317f10>]},
 'crc_poly_size': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['crc_cr_ff']],
                   'DLines': ['234:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fba162a2350>]},
 'haddr_pp': {'CDeps': [[[], [], ['HRESETn'], ['sample_bus']]],
              'CLines': [[None, None, '157:C', '162:C']],
              'Clocked': False,
              'DDeps': [['HADDR']],
              'DLines': ['164:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fba162e2c50>]},
 'hselx_pp': {'CDeps': [[[], [], ['HRESETn']],
                        [[], [], ['HRESETn'], ['sample_bus']]],
              'CLines': [[None, None, '157:C'],
                         [None, None, '157:C', '162:C']],
              'Clocked': False,
              'DDeps': [[], ['HSElx']],
              'DLines': ['159:D', '168:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fba162e2910>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fba16317210>]},
 'hsize_pp': {'CDeps': [[[], [], ['HRESETn'], ['sample_bus']]],
              'CLines': [[None, None, '157:C', '162:C']],
              'Clocked': False,
              'DDeps': [['HSIZE']],
              'DLines': ['165:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fba162e2e10>]},
 'htrans_pp': {'CDeps': [[[], [], ['HRESETn'], ['sample_bus']]],
               'CLines': [[None, None, '157:C', '162:C']],
               'Clocked': False,
               'DDeps': [['HTRANS']],
               'DLines': ['166:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fba162e2f50>]},
 'hwrite_pp': {'CDeps': [[[], [], ['HRESETn'], ['sample_bus']]],
               'CLines': [[None, None, '157:C', '162:C']],
               'Clocked': False,
               'DDeps': [['HWRITE']],
               'DLines': ['167:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fba163170d0>]},
 'read_en': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['hselx_pp', 'hwrite_pp', 'ahb_enable']],
             'DLines': ['175:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fba16317710>]},
 'reset_chain': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['crc_cr_en', 'HWDATA']],
                 'DLines': ['233:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fba162a2110>]},
 'rev_in_type': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['crc_cr_ff']],
                 'DLines': ['235:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fba162a2550>]},
 'rev_out_type': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['crc_cr_ff']],
                  'DLines': ['236:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fba162a2790>]},
 'sample_bus': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['HREADYOUT', 'HREADY']],
                'DLines': ['206:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fba166ef5d0>]},
 'write_en': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['hselx_pp', 'hwrite_pp', 'ahb_enable']],
              'DLines': ['174:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fba16317490>]}}
