

================================================================
== Vivado HLS Report for 'dct_2d'
================================================================
* Date:           Tue Nov  5 19:32:42 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dct_prj
* Solution:       solution2
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.00|     5.790|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  762|  762|  762|  762|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+-----+-----+-----+-----+---------+
        |                    |         |  Latency  |  Interval | Pipeline|
        |      Instance      |  Module | min | max | min | max |   Type  |
        +--------------------+---------+-----+-----+-----+-----+---------+
        |grp_dct_1d2_fu_227  |dct_1d2  |   37|   37|   37|   37|   none  |
        +--------------------+---------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop                               |  312|  312|        39|          -|          -|     8|    no    |
        |- Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |   66|   66|         4|          1|          1|    64|    yes   |
        |- Col_DCT_Loop                               |  312|  312|        39|          -|          -|     8|    no    |
        |- Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |   66|   66|         4|          1|          1|    64|    yes   |
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     274|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        0|      8|     609|     323|    -|
|Memory           |        3|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     368|    -|
|Register         |        0|      -|     498|     192|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        3|      8|    1107|    1157|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      1|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------+---------+-------+-----+-----+-----+
    |      Instance      |  Module | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------+---------+---------+-------+-----+-----+-----+
    |grp_dct_1d2_fu_227  |dct_1d2  |        0|      8|  609|  323|    0|
    +--------------------+---------+---------+-------+-----+-----+-----+
    |Total               |         |        0|      8|  609|  323|    0|
    +--------------------+---------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |       Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |col_inbuf_U   |dct_2d_col_inbuf   |        1|  0|   0|    0|    64|   16|     1|         1024|
    |row_outbuf_U  |dct_2d_row_outbuf  |        1|  0|   0|    0|    64|   16|     1|         1024|
    |col_outbuf_U  |dct_2d_row_outbuf  |        1|  0|   0|    0|    64|   16|     1|         1024|
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                   |        3|  0|   0|    0|   192|   48|     3|         3072|
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln37_fu_274_p2       |     +    |      0|  0|  15|           7|           1|
    |add_ln40_1_fu_353_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln40_fu_328_p2       |     +    |      0|  0|  15|           8|           8|
    |add_ln48_fu_382_p2       |     +    |      0|  0|  15|           7|           1|
    |add_ln51_1_fu_436_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln51_fu_461_p2       |     +    |      0|  0|  15|           8|           8|
    |i_4_fu_308_p2            |     +    |      0|  0|  13|           4|           1|
    |i_5_fu_370_p2            |     +    |      0|  0|  13|           4|           1|
    |i_6_fu_416_p2            |     +    |      0|  0|  13|           4|           1|
    |i_fu_262_p2              |     +    |      0|  0|  13|           4|           1|
    |j_2_fu_388_p2            |     +    |      0|  0|  13|           4|           1|
    |j_fu_280_p2              |     +    |      0|  0|  13|           4|           1|
    |icmp_ln32_fu_256_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln37_fu_268_p2      |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln39_fu_286_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln43_fu_364_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln48_fu_376_p2      |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln50_fu_394_p2      |   icmp   |      0|  0|  11|           4|           5|
    |select_ln40_1_fu_300_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln40_fu_292_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln51_1_fu_408_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln51_fu_400_p3    |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   6|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   6|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   6|           2|           1|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   6|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 274|         110|          92|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  47|         10|    1|         10|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3        |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3        |   9|          2|    1|          2|
    |ap_phi_mux_j_0_phi_fu_164_p4   |   9|          2|    4|          8|
    |ap_phi_mux_j_1_phi_fu_209_p4   |   9|          2|    4|          8|
    |col_inbuf_address0             |  15|          3|    6|         18|
    |col_inbuf_ce0                  |  15|          3|    1|          3|
    |col_inbuf_ce1                  |   9|          2|    1|          2|
    |col_outbuf_address0            |  15|          3|    6|         18|
    |col_outbuf_ce0                 |  15|          3|    1|          3|
    |col_outbuf_we0                 |   9|          2|    1|          2|
    |grp_dct_1d2_fu_227_dst_offset  |  15|          3|    4|         12|
    |grp_dct_1d2_fu_227_src_offset  |  15|          3|    4|         12|
    |grp_dct_1d2_fu_227_src_q0      |  15|          3|   16|         48|
    |grp_dct_1d2_fu_227_src_q1      |  15|          3|   16|         48|
    |i_0_reg_137                    |   9|          2|    4|          8|
    |i_1_reg_171                    |   9|          2|    4|          8|
    |i_2_reg_182                    |   9|          2|    4|          8|
    |i_3_reg_216                    |   9|          2|    4|          8|
    |in_block_ce0                   |   9|          2|    1|          2|
    |in_block_ce1                   |   9|          2|    1|          2|
    |indvar_flatten11_reg_194       |   9|          2|    7|         14|
    |indvar_flatten_reg_149         |   9|          2|    7|         14|
    |j_0_reg_160                    |   9|          2|    4|          8|
    |j_1_reg_205                    |   9|          2|    4|          8|
    |row_outbuf_address0            |  15|          3|    6|         18|
    |row_outbuf_ce0                 |  15|          3|    1|          3|
    |row_outbuf_we0                 |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 368|         78|  117|        303|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3          |   1|   0|    1|          0|
    |col_outbuf_load_reg_559          |  16|   0|   16|          0|
    |grp_dct_1d2_fu_227_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_137                      |   4|   0|    4|          0|
    |i_1_reg_171                      |   4|   0|    4|          0|
    |i_2_reg_182                      |   4|   0|    4|          0|
    |i_3_reg_216                      |   4|   0|    4|          0|
    |i_5_reg_522                      |   4|   0|    4|          0|
    |i_reg_476                        |   4|   0|    4|          0|
    |icmp_ln37_reg_481                |   1|   0|    1|          0|
    |icmp_ln48_reg_527                |   1|   0|    1|          0|
    |indvar_flatten11_reg_194         |   7|   0|    7|          0|
    |indvar_flatten_reg_149           |   7|   0|    7|          0|
    |j_0_reg_160                      |   4|   0|    4|          0|
    |j_1_reg_205                      |   4|   0|    4|          0|
    |row_outbuf_load_reg_513          |  16|   0|   16|          0|
    |select_ln40_1_reg_496            |   4|   0|    4|          0|
    |select_ln40_reg_490              |   4|   0|    4|          0|
    |select_ln51_1_reg_542            |   4|   0|    4|          0|
    |select_ln51_reg_536              |   4|   0|    4|          0|
    |icmp_ln37_reg_481                |  64|  32|    1|          0|
    |icmp_ln48_reg_527                |  64|  32|    1|          0|
    |select_ln40_1_reg_496            |  64|  32|    4|          0|
    |select_ln40_reg_490              |  64|  32|    4|          0|
    |select_ln51_1_reg_542            |  64|  32|    4|          0|
    |select_ln51_reg_536              |  64|  32|    4|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 498| 192|  132|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_start            |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_done             | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_idle             | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_ready            | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|in_block_address0   | out |    6|  ap_memory |   in_block   |     array    |
|in_block_ce0        | out |    1|  ap_memory |   in_block   |     array    |
|in_block_q0         |  in |   16|  ap_memory |   in_block   |     array    |
|in_block_address1   | out |    6|  ap_memory |   in_block   |     array    |
|in_block_ce1        | out |    1|  ap_memory |   in_block   |     array    |
|in_block_q1         |  in |   16|  ap_memory |   in_block   |     array    |
|out_block_address0  | out |    6|  ap_memory |   out_block  |     array    |
|out_block_ce0       | out |    1|  ap_memory |   out_block  |     array    |
|out_block_we0       | out |    1|  ap_memory |   out_block  |     array    |
|out_block_d0        | out |   16|  ap_memory |   out_block  |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4
  * Pipeline-1: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 2
  Pipeline-0 : II = 1, D = 4, States = { 4 5 6 7 }
  Pipeline-1 : II = 1, D = 4, States = { 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 8 5 
5 --> 6 
6 --> 7 
7 --> 4 
8 --> 9 
9 --> 10 11 
10 --> 9 
11 --> 15 12 
12 --> 13 
13 --> 14 
14 --> 11 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 16 [1/1] (2.66ns)   --->   "%row_outbuf = alloca [64 x i16], align 2"   --->   Operation 16 'alloca' 'row_outbuf' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 17 [1/1] (2.66ns)   --->   "%col_outbuf = alloca [64 x i16], align 2"   --->   Operation 17 'alloca' 'col_outbuf' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 18 [1/1] (2.66ns)   --->   "%col_inbuf = alloca [64 x i16], align 2" [dct.c:27]   --->   Operation 18 'alloca' 'col_inbuf' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 19 [1/1] (1.06ns)   --->   "br label %1" [dct.c:32]   --->   Operation 19 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 1.70>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 20 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.08ns)   --->   "%icmp_ln32 = icmp eq i4 %i_0, -8" [dct.c:32]   --->   Operation 21 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.32ns)   --->   "%i = add i4 %i_0, 1" [dct.c:32]   --->   Operation 23 'add' 'i' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln32, label %.preheader2.preheader.preheader, label %2" [dct.c:32]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (1.06ns)   --->   "call fastcc void @dct_1d2([64 x i16]* %in_block, i4 %i_0, [64 x i16]* %row_outbuf, i4 %i_0)" [dct.c:33]   --->   Operation 25 'call' <Predicate = (!icmp_ln32)> <Delay = 1.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 26 [1/1] (1.06ns)   --->   "br label %.preheader2.preheader" [dct.c:37]   --->   Operation 26 'br' <Predicate = (icmp_ln32)> <Delay = 1.06>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [dct.c:32]   --->   Operation 27 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/2] (0.00ns)   --->   "call fastcc void @dct_1d2([64 x i16]* %in_block, i4 %i_0, [64 x i16]* %row_outbuf, i4 %i_0)" [dct.c:33]   --->   Operation 28 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br label %1" [dct.c:32]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 3.06>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ %add_ln37, %Xpose_Row_Inner_Loop ], [ 0, %.preheader2.preheader.preheader ]" [dct.c:37]   --->   Operation 30 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ %select_ln40_1, %Xpose_Row_Inner_Loop ], [ 0, %.preheader2.preheader.preheader ]" [dct.c:40]   --->   Operation 31 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%i_1 = phi i4 [ %i_4, %Xpose_Row_Inner_Loop ], [ 0, %.preheader2.preheader.preheader ]"   --->   Operation 32 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (1.18ns)   --->   "%icmp_ln37 = icmp eq i7 %indvar_flatten, -64" [dct.c:37]   --->   Operation 33 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (1.37ns)   --->   "%add_ln37 = add i7 %indvar_flatten, 1" [dct.c:37]   --->   Operation 34 'add' 'add_ln37' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln37, label %.preheader1.preheader, label %Xpose_Row_Inner_Loop" [dct.c:37]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.32ns)   --->   "%j = add i4 %j_0, 1" [dct.c:37]   --->   Operation 36 'add' 'j' <Predicate = (!icmp_ln37)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (1.08ns)   --->   "%icmp_ln39 = icmp eq i4 %i_1, -8" [dct.c:39]   --->   Operation 37 'icmp' 'icmp_ln39' <Predicate = (!icmp_ln37)> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.66ns)   --->   "%select_ln40 = select i1 %icmp_ln39, i4 0, i4 %i_1" [dct.c:40]   --->   Operation 38 'select' 'select_ln40' <Predicate = (!icmp_ln37)> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.66ns)   --->   "%select_ln40_1 = select i1 %icmp_ln39, i4 %j, i4 %j_0" [dct.c:40]   --->   Operation 39 'select' 'select_ln40_1' <Predicate = (!icmp_ln37)> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (1.32ns)   --->   "%i_4 = add i4 %select_ln40, 1" [dct.c:39]   --->   Operation 40 'add' 'i_4' <Predicate = (!icmp_ln37)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 3> <Delay = 4.03>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i4 %select_ln40_1 to i8" [dct.c:40]   --->   Operation 41 'zext' 'zext_ln40' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln40, i3 0)" [dct.c:40]   --->   Operation 42 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln40_3 = zext i7 %tmp_1 to i8" [dct.c:40]   --->   Operation 43 'zext' 'zext_ln40_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (1.37ns)   --->   "%add_ln40 = add i8 %zext_ln40, %zext_ln40_3" [dct.c:40]   --->   Operation 44 'add' 'add_ln40' <Predicate = (!icmp_ln37)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln40_4 = zext i8 %add_ln40 to i64" [dct.c:40]   --->   Operation 45 'zext' 'zext_ln40_4' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%row_outbuf_addr = getelementptr [64 x i16]* %row_outbuf, i64 0, i64 %zext_ln40_4" [dct.c:40]   --->   Operation 46 'getelementptr' 'row_outbuf_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 47 [2/2] (2.66ns)   --->   "%row_outbuf_load = load i16* %row_outbuf_addr, align 2" [dct.c:40]   --->   Operation 47 'load' 'row_outbuf_load' <Predicate = (!icmp_ln37)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 6 <SV = 4> <Delay = 2.66>
ST_6 : Operation 48 [1/2] (2.66ns)   --->   "%row_outbuf_load = load i16* %row_outbuf_addr, align 2" [dct.c:40]   --->   Operation 48 'load' 'row_outbuf_load' <Predicate = (!icmp_ln37)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 7 <SV = 5> <Delay = 4.03>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([42 x i8]* @Xpose_Row_Outer_Loop)"   --->   Operation 49 'specloopname' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 50 'speclooptripcount' 'empty_5' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln40_1, i3 0)" [dct.c:40]   --->   Operation 51 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i7 %tmp to i8" [dct.c:40]   --->   Operation 52 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str5) nounwind" [dct.c:40]   --->   Operation 53 'specloopname' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str5)" [dct.c:40]   --->   Operation 54 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dct.c:40]   --->   Operation 55 'specpipeline' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i4 %select_ln40 to i8" [dct.c:40]   --->   Operation 56 'zext' 'zext_ln40_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (1.37ns)   --->   "%add_ln40_1 = add i8 %zext_ln40_2, %zext_ln40_1" [dct.c:40]   --->   Operation 57 'add' 'add_ln40_1' <Predicate = (!icmp_ln37)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln40_5 = zext i8 %add_ln40_1 to i64" [dct.c:40]   --->   Operation 58 'zext' 'zext_ln40_5' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%col_inbuf_addr = getelementptr [64 x i16]* %col_inbuf, i64 0, i64 %zext_ln40_5" [dct.c:40]   --->   Operation 59 'getelementptr' 'col_inbuf_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (2.66ns)   --->   "store i16 %row_outbuf_load, i16* %col_inbuf_addr, align 2" [dct.c:40]   --->   Operation 60 'store' <Predicate = (!icmp_ln37)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str5, i32 %tmp_4)" [dct.c:40]   --->   Operation 61 'specregionend' 'empty_6' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "br label %.preheader2.preheader"   --->   Operation 62 'br' <Predicate = (!icmp_ln37)> <Delay = 0.00>

State 8 <SV = 3> <Delay = 1.06>
ST_8 : Operation 63 [1/1] (1.06ns)   --->   "br label %.preheader1" [dct.c:43]   --->   Operation 63 'br' <Predicate = true> <Delay = 1.06>

State 9 <SV = 4> <Delay = 1.70>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%i_2 = phi i4 [ %i_5, %3 ], [ 0, %.preheader1.preheader ]"   --->   Operation 64 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (1.08ns)   --->   "%icmp_ln43 = icmp eq i4 %i_2, -8" [dct.c:43]   --->   Operation 65 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 66 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (1.32ns)   --->   "%i_5 = add i4 %i_2, 1" [dct.c:43]   --->   Operation 67 'add' 'i_5' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln43, label %.preheader.preheader.preheader, label %3" [dct.c:43]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [2/2] (1.06ns)   --->   "call fastcc void @dct_1d2([64 x i16]* %col_inbuf, i4 %i_2, [64 x i16]* %col_outbuf, i4 %i_2)" [dct.c:44]   --->   Operation 69 'call' <Predicate = (!icmp_ln43)> <Delay = 1.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 70 [1/1] (1.06ns)   --->   "br label %.preheader.preheader" [dct.c:48]   --->   Operation 70 'br' <Predicate = (icmp_ln43)> <Delay = 1.06>

State 10 <SV = 5> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [dct.c:43]   --->   Operation 71 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/2] (0.00ns)   --->   "call fastcc void @dct_1d2([64 x i16]* %col_inbuf, i4 %i_2, [64 x i16]* %col_outbuf, i4 %i_2)" [dct.c:44]   --->   Operation 72 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "br label %.preheader1" [dct.c:43]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 5> <Delay = 3.06>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%indvar_flatten11 = phi i7 [ %add_ln48, %Xpose_Col_Inner_Loop ], [ 0, %.preheader.preheader.preheader ]" [dct.c:48]   --->   Operation 74 'phi' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%j_1 = phi i4 [ %select_ln51_1, %Xpose_Col_Inner_Loop ], [ 0, %.preheader.preheader.preheader ]" [dct.c:51]   --->   Operation 75 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%i_3 = phi i4 [ %i_6, %Xpose_Col_Inner_Loop ], [ 0, %.preheader.preheader.preheader ]"   --->   Operation 76 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (1.18ns)   --->   "%icmp_ln48 = icmp eq i7 %indvar_flatten11, -64" [dct.c:48]   --->   Operation 77 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 78 [1/1] (1.37ns)   --->   "%add_ln48 = add i7 %indvar_flatten11, 1" [dct.c:48]   --->   Operation 78 'add' 'add_ln48' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %icmp_ln48, label %4, label %Xpose_Col_Inner_Loop" [dct.c:48]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (1.32ns)   --->   "%j_2 = add i4 %j_1, 1" [dct.c:48]   --->   Operation 80 'add' 'j_2' <Predicate = (!icmp_ln48)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 81 [1/1] (1.08ns)   --->   "%icmp_ln50 = icmp eq i4 %i_3, -8" [dct.c:50]   --->   Operation 81 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln48)> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 82 [1/1] (0.66ns)   --->   "%select_ln51 = select i1 %icmp_ln50, i4 0, i4 %i_3" [dct.c:51]   --->   Operation 82 'select' 'select_ln51' <Predicate = (!icmp_ln48)> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 83 [1/1] (0.66ns)   --->   "%select_ln51_1 = select i1 %icmp_ln50, i4 %j_2, i4 %j_1" [dct.c:51]   --->   Operation 83 'select' 'select_ln51_1' <Predicate = (!icmp_ln48)> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 84 [1/1] (1.32ns)   --->   "%i_6 = add i4 %select_ln51, 1" [dct.c:50]   --->   Operation 84 'add' 'i_6' <Predicate = (!icmp_ln48)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 6> <Delay = 4.03>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i4 %select_ln51_1 to i8" [dct.c:51]   --->   Operation 85 'zext' 'zext_ln51' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_3 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln51, i3 0)" [dct.c:51]   --->   Operation 86 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln51_4 = zext i7 %tmp_3 to i8" [dct.c:51]   --->   Operation 87 'zext' 'zext_ln51_4' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (1.37ns)   --->   "%add_ln51_1 = add i8 %zext_ln51, %zext_ln51_4" [dct.c:51]   --->   Operation 88 'add' 'add_ln51_1' <Predicate = (!icmp_ln48)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln51_5 = zext i8 %add_ln51_1 to i64" [dct.c:51]   --->   Operation 89 'zext' 'zext_ln51_5' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%col_outbuf_addr = getelementptr [64 x i16]* %col_outbuf, i64 0, i64 %zext_ln51_5" [dct.c:51]   --->   Operation 90 'getelementptr' 'col_outbuf_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 91 [2/2] (2.66ns)   --->   "%col_outbuf_load = load i16* %col_outbuf_addr, align 2" [dct.c:51]   --->   Operation 91 'load' 'col_outbuf_load' <Predicate = (!icmp_ln48)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 13 <SV = 7> <Delay = 2.66>
ST_13 : Operation 92 [1/2] (2.66ns)   --->   "%col_outbuf_load = load i16* %col_outbuf_addr, align 2" [dct.c:51]   --->   Operation 92 'load' 'col_outbuf_load' <Predicate = (!icmp_ln48)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 14 <SV = 8> <Delay = 4.03>
ST_14 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([42 x i8]* @Xpose_Col_Outer_Loop)"   --->   Operation 93 'specloopname' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 94 'speclooptripcount' 'empty_8' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_2 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln51_1, i3 0)" [dct.c:51]   --->   Operation 95 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i7 %tmp_2 to i8" [dct.c:51]   --->   Operation 96 'zext' 'zext_ln51_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str8) nounwind" [dct.c:51]   --->   Operation 97 'specloopname' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str8)" [dct.c:51]   --->   Operation 98 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dct.c:51]   --->   Operation 99 'specpipeline' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln51_2 = zext i4 %select_ln51 to i8" [dct.c:51]   --->   Operation 100 'zext' 'zext_ln51_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 101 [1/1] (1.37ns)   --->   "%add_ln51 = add i8 %zext_ln51_2, %zext_ln51_1" [dct.c:51]   --->   Operation 101 'add' 'add_ln51' <Predicate = (!icmp_ln48)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln51_3 = zext i8 %add_ln51 to i64" [dct.c:51]   --->   Operation 102 'zext' 'zext_ln51_3' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%out_block_addr = getelementptr [64 x i16]* %out_block, i64 0, i64 %zext_ln51_3" [dct.c:51]   --->   Operation 103 'getelementptr' 'out_block_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 104 [1/1] (2.66ns)   --->   "store i16 %col_outbuf_load, i16* %out_block_addr, align 2" [dct.c:51]   --->   Operation 104 'store' <Predicate = (!icmp_ln48)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str8, i32 %tmp_5)" [dct.c:51]   --->   Operation 105 'specregionend' 'empty_9' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "br label %.preheader.preheader"   --->   Operation 106 'br' <Predicate = (!icmp_ln48)> <Delay = 0.00>

State 15 <SV = 6> <Delay = 0.00>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "ret void" [dct.c:52]   --->   Operation 107 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_block]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ out_block]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
row_outbuf        (alloca           ) [ 0011111100000000]
col_outbuf        (alloca           ) [ 0011111111111110]
col_inbuf         (alloca           ) [ 0011111111100000]
br_ln32           (br               ) [ 0111000000000000]
i_0               (phi              ) [ 0011000000000000]
icmp_ln32         (icmp             ) [ 0011111100000000]
empty             (speclooptripcount) [ 0000000000000000]
i                 (add              ) [ 0111000000000000]
br_ln32           (br               ) [ 0000000000000000]
br_ln37           (br               ) [ 0011111100000000]
specloopname_ln32 (specloopname     ) [ 0000000000000000]
call_ln33         (call             ) [ 0000000000000000]
br_ln32           (br               ) [ 0111000000000000]
indvar_flatten    (phi              ) [ 0000100000000000]
j_0               (phi              ) [ 0000100000000000]
i_1               (phi              ) [ 0000100000000000]
icmp_ln37         (icmp             ) [ 0000111100000000]
add_ln37          (add              ) [ 0010111100000000]
br_ln37           (br               ) [ 0000000000000000]
j                 (add              ) [ 0000000000000000]
icmp_ln39         (icmp             ) [ 0000000000000000]
select_ln40       (select           ) [ 0000111100000000]
select_ln40_1     (select           ) [ 0010111100000000]
i_4               (add              ) [ 0010111100000000]
zext_ln40         (zext             ) [ 0000000000000000]
tmp_1             (bitconcatenate   ) [ 0000000000000000]
zext_ln40_3       (zext             ) [ 0000000000000000]
add_ln40          (add              ) [ 0000000000000000]
zext_ln40_4       (zext             ) [ 0000000000000000]
row_outbuf_addr   (getelementptr    ) [ 0000101000000000]
row_outbuf_load   (load             ) [ 0000100100000000]
specloopname_ln0  (specloopname     ) [ 0000000000000000]
empty_5           (speclooptripcount) [ 0000000000000000]
tmp               (bitconcatenate   ) [ 0000000000000000]
zext_ln40_1       (zext             ) [ 0000000000000000]
specloopname_ln40 (specloopname     ) [ 0000000000000000]
tmp_4             (specregionbegin  ) [ 0000000000000000]
specpipeline_ln40 (specpipeline     ) [ 0000000000000000]
zext_ln40_2       (zext             ) [ 0000000000000000]
add_ln40_1        (add              ) [ 0000000000000000]
zext_ln40_5       (zext             ) [ 0000000000000000]
col_inbuf_addr    (getelementptr    ) [ 0000000000000000]
store_ln40        (store            ) [ 0000000000000000]
empty_6           (specregionend    ) [ 0000000000000000]
br_ln0            (br               ) [ 0010111100000000]
br_ln43           (br               ) [ 0000000011100000]
i_2               (phi              ) [ 0000000001100000]
icmp_ln43         (icmp             ) [ 0000000001111110]
empty_7           (speclooptripcount) [ 0000000000000000]
i_5               (add              ) [ 0000000011100000]
br_ln43           (br               ) [ 0000000000000000]
br_ln48           (br               ) [ 0000000001111110]
specloopname_ln43 (specloopname     ) [ 0000000000000000]
call_ln44         (call             ) [ 0000000000000000]
br_ln43           (br               ) [ 0000000011100000]
indvar_flatten11  (phi              ) [ 0000000000010000]
j_1               (phi              ) [ 0000000000010000]
i_3               (phi              ) [ 0000000000010000]
icmp_ln48         (icmp             ) [ 0000000000011110]
add_ln48          (add              ) [ 0000000001011110]
br_ln48           (br               ) [ 0000000000000000]
j_2               (add              ) [ 0000000000000000]
icmp_ln50         (icmp             ) [ 0000000000000000]
select_ln51       (select           ) [ 0000000000011110]
select_ln51_1     (select           ) [ 0000000001011110]
i_6               (add              ) [ 0000000001011110]
zext_ln51         (zext             ) [ 0000000000000000]
tmp_3             (bitconcatenate   ) [ 0000000000000000]
zext_ln51_4       (zext             ) [ 0000000000000000]
add_ln51_1        (add              ) [ 0000000000000000]
zext_ln51_5       (zext             ) [ 0000000000000000]
col_outbuf_addr   (getelementptr    ) [ 0000000000010100]
col_outbuf_load   (load             ) [ 0000000000010010]
specloopname_ln0  (specloopname     ) [ 0000000000000000]
empty_8           (speclooptripcount) [ 0000000000000000]
tmp_2             (bitconcatenate   ) [ 0000000000000000]
zext_ln51_1       (zext             ) [ 0000000000000000]
specloopname_ln51 (specloopname     ) [ 0000000000000000]
tmp_5             (specregionbegin  ) [ 0000000000000000]
specpipeline_ln51 (specpipeline     ) [ 0000000000000000]
zext_ln51_2       (zext             ) [ 0000000000000000]
add_ln51          (add              ) [ 0000000000000000]
zext_ln51_3       (zext             ) [ 0000000000000000]
out_block_addr    (getelementptr    ) [ 0000000000000000]
store_ln51        (store            ) [ 0000000000000000]
empty_9           (specregionend    ) [ 0000000000000000]
br_ln0            (br               ) [ 0000000001011110]
ret_ln52          (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_block">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_block">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_block"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dct_coeff_table_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dct_coeff_table_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dct_coeff_table_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dct_coeff_table_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dct_coeff_table_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dct_coeff_table_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dct_coeff_table_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dct_coeff_table_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Xpose_Row_Outer_Loop"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Xpose_Col_Outer_Loop"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="row_outbuf_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_outbuf/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="col_outbuf_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_outbuf/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="col_inbuf_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="row_outbuf_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="8" slack="0"/>
<pin id="92" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_outbuf_addr/5 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="6" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_outbuf_load/5 "/>
</bind>
</comp>

<comp id="100" class="1004" name="col_inbuf_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="8" slack="0"/>
<pin id="104" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_addr/7 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln40_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="6" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="1"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/7 "/>
</bind>
</comp>

<comp id="112" class="1004" name="col_outbuf_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="8" slack="0"/>
<pin id="116" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_outbuf_addr/12 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="6" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_outbuf_load/12 "/>
</bind>
</comp>

<comp id="124" class="1004" name="out_block_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="8" slack="0"/>
<pin id="128" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_block_addr/14 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln51_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="6" slack="0"/>
<pin id="133" dir="0" index="1" bw="16" slack="1"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/14 "/>
</bind>
</comp>

<comp id="137" class="1005" name="i_0_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="1"/>
<pin id="139" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="i_0_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="4" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="149" class="1005" name="indvar_flatten_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="7" slack="1"/>
<pin id="151" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="indvar_flatten_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="7" slack="0"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="1" slack="1"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="160" class="1005" name="j_0_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="1"/>
<pin id="162" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="j_0_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="1" slack="1"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/4 "/>
</bind>
</comp>

<comp id="171" class="1005" name="i_1_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="1"/>
<pin id="173" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="i_1_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="1" slack="1"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="182" class="1005" name="i_2_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="4" slack="1"/>
<pin id="184" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="i_2_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="1" slack="1"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/9 "/>
</bind>
</comp>

<comp id="194" class="1005" name="indvar_flatten11_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="7" slack="1"/>
<pin id="196" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten11 (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="indvar_flatten11_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="0"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="1" slack="1"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten11/11 "/>
</bind>
</comp>

<comp id="205" class="1005" name="j_1_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="1"/>
<pin id="207" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="j_1_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="0"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="1" slack="1"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/11 "/>
</bind>
</comp>

<comp id="216" class="1005" name="i_3_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="1"/>
<pin id="218" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="i_3_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="4" slack="0"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="1" slack="1"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/11 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_dct_1d2_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="0" slack="0"/>
<pin id="229" dir="0" index="1" bw="16" slack="0"/>
<pin id="230" dir="0" index="2" bw="4" slack="0"/>
<pin id="231" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="232" dir="0" index="4" bw="4" slack="0"/>
<pin id="233" dir="0" index="5" bw="14" slack="0"/>
<pin id="234" dir="0" index="6" bw="15" slack="0"/>
<pin id="235" dir="0" index="7" bw="15" slack="0"/>
<pin id="236" dir="0" index="8" bw="15" slack="0"/>
<pin id="237" dir="0" index="9" bw="15" slack="0"/>
<pin id="238" dir="0" index="10" bw="15" slack="0"/>
<pin id="239" dir="0" index="11" bw="15" slack="0"/>
<pin id="240" dir="0" index="12" bw="15" slack="0"/>
<pin id="241" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln33/2 call_ln44/9 "/>
</bind>
</comp>

<comp id="256" class="1004" name="icmp_ln32_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="0" index="1" bw="4" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="i_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="4" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="icmp_ln37_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="7" slack="0"/>
<pin id="270" dir="0" index="1" bw="7" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="add_ln37_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="7" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="j_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="4" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="icmp_ln39_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="0" index="1" bw="4" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="select_ln40_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="4" slack="0"/>
<pin id="295" dir="0" index="2" bw="4" slack="0"/>
<pin id="296" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="select_ln40_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="4" slack="0"/>
<pin id="303" dir="0" index="2" bw="4" slack="0"/>
<pin id="304" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_1/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="i_4_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="zext_ln40_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="1"/>
<pin id="316" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="7" slack="0"/>
<pin id="319" dir="0" index="1" bw="4" slack="1"/>
<pin id="320" dir="0" index="2" bw="1" slack="0"/>
<pin id="321" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="zext_ln40_3_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="7" slack="0"/>
<pin id="326" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_3/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="add_ln40_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="4" slack="0"/>
<pin id="330" dir="0" index="1" bw="7" slack="0"/>
<pin id="331" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/5 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln40_4_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_4/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="7" slack="0"/>
<pin id="341" dir="0" index="1" bw="4" slack="3"/>
<pin id="342" dir="0" index="2" bw="1" slack="0"/>
<pin id="343" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln40_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="7" slack="0"/>
<pin id="348" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/7 "/>
</bind>
</comp>

<comp id="350" class="1004" name="zext_ln40_2_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="4" slack="3"/>
<pin id="352" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_2/7 "/>
</bind>
</comp>

<comp id="353" class="1004" name="add_ln40_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="0"/>
<pin id="355" dir="0" index="1" bw="7" slack="0"/>
<pin id="356" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_1/7 "/>
</bind>
</comp>

<comp id="359" class="1004" name="zext_ln40_5_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="0"/>
<pin id="361" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_5/7 "/>
</bind>
</comp>

<comp id="364" class="1004" name="icmp_ln43_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="0"/>
<pin id="366" dir="0" index="1" bw="4" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/9 "/>
</bind>
</comp>

<comp id="370" class="1004" name="i_5_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/9 "/>
</bind>
</comp>

<comp id="376" class="1004" name="icmp_ln48_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="7" slack="0"/>
<pin id="378" dir="0" index="1" bw="7" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/11 "/>
</bind>
</comp>

<comp id="382" class="1004" name="add_ln48_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="7" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/11 "/>
</bind>
</comp>

<comp id="388" class="1004" name="j_2_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/11 "/>
</bind>
</comp>

<comp id="394" class="1004" name="icmp_ln50_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="0"/>
<pin id="396" dir="0" index="1" bw="4" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/11 "/>
</bind>
</comp>

<comp id="400" class="1004" name="select_ln51_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="4" slack="0"/>
<pin id="403" dir="0" index="2" bw="4" slack="0"/>
<pin id="404" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51/11 "/>
</bind>
</comp>

<comp id="408" class="1004" name="select_ln51_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="4" slack="0"/>
<pin id="411" dir="0" index="2" bw="4" slack="0"/>
<pin id="412" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51_1/11 "/>
</bind>
</comp>

<comp id="416" class="1004" name="i_6_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="4" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/11 "/>
</bind>
</comp>

<comp id="422" class="1004" name="zext_ln51_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="4" slack="1"/>
<pin id="424" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/12 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_3_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="7" slack="0"/>
<pin id="427" dir="0" index="1" bw="4" slack="1"/>
<pin id="428" dir="0" index="2" bw="1" slack="0"/>
<pin id="429" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/12 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln51_4_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="7" slack="0"/>
<pin id="434" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_4/12 "/>
</bind>
</comp>

<comp id="436" class="1004" name="add_ln51_1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="4" slack="0"/>
<pin id="438" dir="0" index="1" bw="7" slack="0"/>
<pin id="439" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_1/12 "/>
</bind>
</comp>

<comp id="442" class="1004" name="zext_ln51_5_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="0"/>
<pin id="444" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_5/12 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_2_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="7" slack="0"/>
<pin id="449" dir="0" index="1" bw="4" slack="3"/>
<pin id="450" dir="0" index="2" bw="1" slack="0"/>
<pin id="451" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/14 "/>
</bind>
</comp>

<comp id="454" class="1004" name="zext_ln51_1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="7" slack="0"/>
<pin id="456" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_1/14 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln51_2_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="4" slack="3"/>
<pin id="460" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_2/14 "/>
</bind>
</comp>

<comp id="461" class="1004" name="add_ln51_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="4" slack="0"/>
<pin id="463" dir="0" index="1" bw="7" slack="0"/>
<pin id="464" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/14 "/>
</bind>
</comp>

<comp id="467" class="1004" name="zext_ln51_3_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="0"/>
<pin id="469" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_3/14 "/>
</bind>
</comp>

<comp id="472" class="1005" name="icmp_ln32_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="1"/>
<pin id="474" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln32 "/>
</bind>
</comp>

<comp id="476" class="1005" name="i_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="0"/>
<pin id="478" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="481" class="1005" name="icmp_ln37_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="1"/>
<pin id="483" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln37 "/>
</bind>
</comp>

<comp id="485" class="1005" name="add_ln37_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="7" slack="0"/>
<pin id="487" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln37 "/>
</bind>
</comp>

<comp id="490" class="1005" name="select_ln40_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="4" slack="1"/>
<pin id="492" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln40 "/>
</bind>
</comp>

<comp id="496" class="1005" name="select_ln40_1_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="4" slack="0"/>
<pin id="498" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln40_1 "/>
</bind>
</comp>

<comp id="503" class="1005" name="i_4_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="4" slack="0"/>
<pin id="505" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="508" class="1005" name="row_outbuf_addr_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="6" slack="1"/>
<pin id="510" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="row_outbuf_addr "/>
</bind>
</comp>

<comp id="513" class="1005" name="row_outbuf_load_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="16" slack="1"/>
<pin id="515" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="row_outbuf_load "/>
</bind>
</comp>

<comp id="518" class="1005" name="icmp_ln43_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="1"/>
<pin id="520" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln43 "/>
</bind>
</comp>

<comp id="522" class="1005" name="i_5_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="4" slack="0"/>
<pin id="524" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="527" class="1005" name="icmp_ln48_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="1"/>
<pin id="529" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln48 "/>
</bind>
</comp>

<comp id="531" class="1005" name="add_ln48_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="7" slack="0"/>
<pin id="533" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln48 "/>
</bind>
</comp>

<comp id="536" class="1005" name="select_ln51_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="4" slack="1"/>
<pin id="538" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln51 "/>
</bind>
</comp>

<comp id="542" class="1005" name="select_ln51_1_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="4" slack="0"/>
<pin id="544" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln51_1 "/>
</bind>
</comp>

<comp id="549" class="1005" name="i_6_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="4" slack="0"/>
<pin id="551" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="554" class="1005" name="col_outbuf_addr_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="6" slack="1"/>
<pin id="556" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col_outbuf_addr "/>
</bind>
</comp>

<comp id="559" class="1005" name="col_outbuf_load_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="16" slack="1"/>
<pin id="561" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="col_outbuf_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="48" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="88" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="48" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="100" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="48" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="112" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="48" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="124" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="22" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="141" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="152"><net_src comp="38" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="163"><net_src comp="22" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="174"><net_src comp="22" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="185"><net_src comp="22" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="193"><net_src comp="186" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="197"><net_src comp="38" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="208"><net_src comp="22" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="219"><net_src comp="22" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="242"><net_src comp="32" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="243"><net_src comp="0" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="244"><net_src comp="141" pin="4"/><net_sink comp="227" pin=2"/></net>

<net id="245"><net_src comp="141" pin="4"/><net_sink comp="227" pin=4"/></net>

<net id="246"><net_src comp="4" pin="0"/><net_sink comp="227" pin=5"/></net>

<net id="247"><net_src comp="6" pin="0"/><net_sink comp="227" pin=6"/></net>

<net id="248"><net_src comp="8" pin="0"/><net_sink comp="227" pin=7"/></net>

<net id="249"><net_src comp="10" pin="0"/><net_sink comp="227" pin=8"/></net>

<net id="250"><net_src comp="12" pin="0"/><net_sink comp="227" pin=9"/></net>

<net id="251"><net_src comp="14" pin="0"/><net_sink comp="227" pin=10"/></net>

<net id="252"><net_src comp="16" pin="0"/><net_sink comp="227" pin=11"/></net>

<net id="253"><net_src comp="18" pin="0"/><net_sink comp="227" pin=12"/></net>

<net id="254"><net_src comp="186" pin="4"/><net_sink comp="227" pin=2"/></net>

<net id="255"><net_src comp="186" pin="4"/><net_sink comp="227" pin=4"/></net>

<net id="260"><net_src comp="141" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="24" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="141" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="30" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="153" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="40" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="153" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="42" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="164" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="30" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="175" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="24" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="297"><net_src comp="286" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="22" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="175" pin="4"/><net_sink comp="292" pin=2"/></net>

<net id="305"><net_src comp="286" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="280" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="164" pin="4"/><net_sink comp="300" pin=2"/></net>

<net id="312"><net_src comp="292" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="30" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="322"><net_src comp="44" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="46" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="327"><net_src comp="317" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="314" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="324" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="328" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="344"><net_src comp="44" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="46" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="349"><net_src comp="339" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="357"><net_src comp="350" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="346" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="353" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="368"><net_src comp="186" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="24" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="186" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="30" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="198" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="40" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="198" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="42" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="209" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="30" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="220" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="24" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="405"><net_src comp="394" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="22" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="220" pin="4"/><net_sink comp="400" pin=2"/></net>

<net id="413"><net_src comp="394" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="388" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="209" pin="4"/><net_sink comp="408" pin=2"/></net>

<net id="420"><net_src comp="400" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="30" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="430"><net_src comp="44" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="46" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="435"><net_src comp="425" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="422" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="432" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="445"><net_src comp="436" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="452"><net_src comp="44" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="46" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="457"><net_src comp="447" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="465"><net_src comp="458" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="454" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="470"><net_src comp="461" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="475"><net_src comp="256" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="262" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="484"><net_src comp="268" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="274" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="493"><net_src comp="292" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="499"><net_src comp="300" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="502"><net_src comp="496" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="506"><net_src comp="308" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="511"><net_src comp="88" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="516"><net_src comp="94" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="521"><net_src comp="364" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="370" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="530"><net_src comp="376" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="382" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="539"><net_src comp="400" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="541"><net_src comp="536" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="545"><net_src comp="408" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="547"><net_src comp="542" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="548"><net_src comp="542" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="552"><net_src comp="416" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="557"><net_src comp="112" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="562"><net_src comp="118" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="131" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_block | {14 }
	Port: dct_coeff_table_0 | {}
	Port: dct_coeff_table_1 | {}
	Port: dct_coeff_table_2 | {}
	Port: dct_coeff_table_3 | {}
	Port: dct_coeff_table_4 | {}
	Port: dct_coeff_table_5 | {}
	Port: dct_coeff_table_6 | {}
	Port: dct_coeff_table_7 | {}
 - Input state : 
	Port: dct_2d : in_block | {2 3 }
	Port: dct_2d : dct_coeff_table_0 | {2 3 9 10 }
	Port: dct_2d : dct_coeff_table_1 | {2 3 9 10 }
	Port: dct_2d : dct_coeff_table_2 | {2 3 9 10 }
	Port: dct_2d : dct_coeff_table_3 | {2 3 9 10 }
	Port: dct_2d : dct_coeff_table_4 | {2 3 9 10 }
	Port: dct_2d : dct_coeff_table_5 | {2 3 9 10 }
	Port: dct_2d : dct_coeff_table_6 | {2 3 9 10 }
	Port: dct_2d : dct_coeff_table_7 | {2 3 9 10 }
  - Chain level:
	State 1
	State 2
		icmp_ln32 : 1
		i : 1
		br_ln32 : 2
		call_ln33 : 1
	State 3
	State 4
		icmp_ln37 : 1
		add_ln37 : 1
		br_ln37 : 2
		j : 1
		icmp_ln39 : 1
		select_ln40 : 2
		select_ln40_1 : 2
		i_4 : 3
	State 5
		zext_ln40_3 : 1
		add_ln40 : 2
		zext_ln40_4 : 3
		row_outbuf_addr : 4
		row_outbuf_load : 5
	State 6
	State 7
		zext_ln40_1 : 1
		add_ln40_1 : 2
		zext_ln40_5 : 3
		col_inbuf_addr : 4
		store_ln40 : 5
		empty_6 : 1
	State 8
	State 9
		icmp_ln43 : 1
		i_5 : 1
		br_ln43 : 2
		call_ln44 : 1
	State 10
	State 11
		icmp_ln48 : 1
		add_ln48 : 1
		br_ln48 : 2
		j_2 : 1
		icmp_ln50 : 1
		select_ln51 : 2
		select_ln51_1 : 2
		i_6 : 3
	State 12
		zext_ln51_4 : 1
		add_ln51_1 : 2
		zext_ln51_5 : 3
		col_outbuf_addr : 4
		col_outbuf_load : 5
	State 13
	State 14
		zext_ln51_1 : 1
		add_ln51 : 2
		zext_ln51_3 : 3
		out_block_addr : 4
		store_ln51 : 5
		empty_9 : 1
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|---------|
|   call   |  grp_dct_1d2_fu_227  |    8    |  15.128 |   525   |   281   |
|----------|----------------------|---------|---------|---------|---------|
|          |       i_fu_262       |    0    |    0    |    0    |    13   |
|          |    add_ln37_fu_274   |    0    |    0    |    0    |    15   |
|          |       j_fu_280       |    0    |    0    |    0    |    13   |
|          |      i_4_fu_308      |    0    |    0    |    0    |    13   |
|          |    add_ln40_fu_328   |    0    |    0    |    0    |    15   |
|    add   |   add_ln40_1_fu_353  |    0    |    0    |    0    |    15   |
|          |      i_5_fu_370      |    0    |    0    |    0    |    13   |
|          |    add_ln48_fu_382   |    0    |    0    |    0    |    15   |
|          |      j_2_fu_388      |    0    |    0    |    0    |    13   |
|          |      i_6_fu_416      |    0    |    0    |    0    |    13   |
|          |   add_ln51_1_fu_436  |    0    |    0    |    0    |    15   |
|          |    add_ln51_fu_461   |    0    |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|---------|
|          |   icmp_ln32_fu_256   |    0    |    0    |    0    |    9    |
|          |   icmp_ln37_fu_268   |    0    |    0    |    0    |    11   |
|   icmp   |   icmp_ln39_fu_286   |    0    |    0    |    0    |    9    |
|          |   icmp_ln43_fu_364   |    0    |    0    |    0    |    9    |
|          |   icmp_ln48_fu_376   |    0    |    0    |    0    |    11   |
|          |   icmp_ln50_fu_394   |    0    |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|---------|
|          |  select_ln40_fu_292  |    0    |    0    |    0    |    4    |
|  select  | select_ln40_1_fu_300 |    0    |    0    |    0    |    4    |
|          |  select_ln51_fu_400  |    0    |    0    |    0    |    4    |
|          | select_ln51_1_fu_408 |    0    |    0    |    0    |    4    |
|----------|----------------------|---------|---------|---------|---------|
|          |   zext_ln40_fu_314   |    0    |    0    |    0    |    0    |
|          |  zext_ln40_3_fu_324  |    0    |    0    |    0    |    0    |
|          |  zext_ln40_4_fu_334  |    0    |    0    |    0    |    0    |
|          |  zext_ln40_1_fu_346  |    0    |    0    |    0    |    0    |
|          |  zext_ln40_2_fu_350  |    0    |    0    |    0    |    0    |
|   zext   |  zext_ln40_5_fu_359  |    0    |    0    |    0    |    0    |
|          |   zext_ln51_fu_422   |    0    |    0    |    0    |    0    |
|          |  zext_ln51_4_fu_432  |    0    |    0    |    0    |    0    |
|          |  zext_ln51_5_fu_442  |    0    |    0    |    0    |    0    |
|          |  zext_ln51_1_fu_454  |    0    |    0    |    0    |    0    |
|          |  zext_ln51_2_fu_458  |    0    |    0    |    0    |    0    |
|          |  zext_ln51_3_fu_467  |    0    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|---------|
|          |     tmp_1_fu_317     |    0    |    0    |    0    |    0    |
|bitconcatenate|      tmp_fu_339      |    0    |    0    |    0    |    0    |
|          |     tmp_3_fu_425     |    0    |    0    |    0    |    0    |
|          |     tmp_2_fu_447     |    0    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|---------|
|   Total  |                      |    8    |  15.128 |   525   |   523   |
|----------|----------------------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
| col_inbuf|    1   |    0   |    0   |    0   |
|col_outbuf|    1   |    0   |    0   |    0   |
|row_outbuf|    1   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |    3   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln37_reg_485    |    7   |
|    add_ln48_reg_531    |    7   |
| col_outbuf_addr_reg_554|    6   |
| col_outbuf_load_reg_559|   16   |
|       i_0_reg_137      |    4   |
|       i_1_reg_171      |    4   |
|       i_2_reg_182      |    4   |
|       i_3_reg_216      |    4   |
|       i_4_reg_503      |    4   |
|       i_5_reg_522      |    4   |
|       i_6_reg_549      |    4   |
|        i_reg_476       |    4   |
|    icmp_ln32_reg_472   |    1   |
|    icmp_ln37_reg_481   |    1   |
|    icmp_ln43_reg_518   |    1   |
|    icmp_ln48_reg_527   |    1   |
|indvar_flatten11_reg_194|    7   |
| indvar_flatten_reg_149 |    7   |
|       j_0_reg_160      |    4   |
|       j_1_reg_205      |    4   |
| row_outbuf_addr_reg_508|    6   |
| row_outbuf_load_reg_513|   16   |
|  select_ln40_1_reg_496 |    4   |
|   select_ln40_reg_490  |    4   |
|  select_ln51_1_reg_542 |    4   |
|   select_ln51_reg_536  |    4   |
+------------------------+--------+
|          Total         |   132  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_94  |  p0  |   2  |   6  |   12   ||    9    |
|  grp_access_fu_118 |  p0  |   2  |   6  |   12   ||    9    |
|     i_0_reg_137    |  p0  |   2  |   4  |    8   ||    9    |
|     i_2_reg_182    |  p0  |   2  |   4  |    8   ||    9    |
| grp_dct_1d2_fu_227 |  p2  |   2  |   4  |    8   ||    9    |
| grp_dct_1d2_fu_227 |  p4  |   2  |   4  |    8   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   56   ||  6.366  ||    54   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    8   |   15   |   525  |   523  |    -   |
|   Memory  |    3   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    6   |    -   |   54   |    -   |
|  Register |    -   |    -   |    -   |   132  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    3   |    8   |   21   |   657  |   577  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
