INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado Project/Full_Adder/Full_Adder.srcs/sources_1/new/Full_adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_adder_8bit
