============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:44:56 pm
  Module:                 dsc_serial_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                  Leakage    Dynamic     Total   
         Instance          Cells Power(nW)  Power(nW)  Power(nW) 
-----------------------------------------------------------------
dsc_serial_mul_synth         239  7387.678 459013.350 466401.028 
  TOP                        239  7387.678 443896.442 451284.120 
    stoch2bin                 84  3312.417 166686.250 169998.667 
      inc_add_23_27_1         16   758.623  10467.602  11226.225 
    genblk1[3].genblk1.sng    39  1026.311  59584.343  60610.654 
      ctr                     24   930.125  52248.582  53178.708 
    genblk1[1].genblk1.sng    38  1006.557  70161.478  71168.036 
      ctr                     23   910.372  63160.636  64071.008 
    genblk1[2].genblk1.sng    38  1006.557  69545.209  70551.766 
      ctr                     23   910.372  62312.053  63222.425 
    genblk1[0].genblk1.sng    37   989.018  70004.218  70993.236 
      ctr                     22   892.833  62763.912  63656.744 

