<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 6440, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 5191, user unroll pragmas are applied</column>
            <column name="">(2) simplification, 1274, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline, 1049, user inline pragmas are applied</column>
            <column name="">(4) simplification,   933, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition,   845, user array partition pragmas are applied</column>
            <column name="">(2) simplification,   845, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,   845, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,   845, apply array reshape pragmas</column>
            <column name="">(5) access patterns,   989, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,   851, loop and instruction simplification</column>
            <column name="">(2) parallelization,   851, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,   817, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,   817, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,   819, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,   810, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="FIR_Cascade_v2" col1="FIR_HLS.cpp:20" col2="6440" col3="933" col4="989" col5="817" col6="810">
                    <row id="11" col0="FIR_filter" col1="FIR_HLS.cpp:58" col2="4152" col2_disp="4,152 (8 calls)" col3="344" col3_disp="344 (8 calls)" col4="400" col4_disp="400 (8 calls)" col5="228" col5_disp="228 (8 calls)" col6="236" col6_disp="236 (8 calls)"/>
                    <row id="3" col0="FIR_filter_transposed" col1="FIR_HLS.cpp:79" col2="799" col3="497" col4="497" col5="497" col6="498"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

