
WARNING: [STREAM-203] Streaming for Xilinx platform is not supported for C design.
 Hint: please change into C++ design
INFO: [BURST-101] Memory burst inferred: variable 'C' (bert_100_64.c:3) in scope (bert_100_64.c:14)
  burst buffer size = 25600 bytes
INFO: [BURST-101] Memory burst inferred: variable 'A' (bert_100_64.c:3) in scope (bert_100_64.c:25)
  burst buffer size = 40000 bytes
INFO: [BURST-101] Memory burst inferred: variable 'B' (bert_100_64.c:3) in scope (bert_100_64.c:25)
  burst buffer size = 25600 bytes
INFO: [WDBUS-101] Memory coalescing inferred: variable 'C' (bert_100_64.c:3)
  interface bitwidth = 512 bits
INFO: [WDBUS-101] Memory coalescing inferred: variable 'A' (bert_100_64.c:3)
  interface bitwidth = 128 bits
INFO: [WDBUS-101] Memory coalescing inferred: variable 'B' (bert_100_64.c:3)
  interface bitwidth = 512 bits
INFO: [FGPIP-103] Loop 'j'  (bert_100_64.c:21) is pipelined
INFO: [FGPIP-102] Loop 'j_sub' (bert_100_64.c:21) is fully parallelized
INFO: [FGPIP-102] Loop 'k' (bert_100_64.c:25) is fully parallelized
