#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Jul  1 03:58:59 2025
# Process ID: 20076
# Current directory: C:/Users/elias/dev/ba/firmware/fpga/tmp/freq
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19956 C:\Users\elias\dev\ba\firmware\fpga\tmp\freq\freq.xpr
# Log file: C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/vivado.log
# Journal file: C:/Users/elias/dev/ba/firmware/fpga/tmp/freq\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_nets SignalGenerator_dac_clk_o]
delete_bd_objs [get_bd_nets SignalGenerator_dac_rst_o]
delete_bd_objs [get_bd_nets SignalGenerator_dac_sel_o]
delete_bd_objs [get_bd_nets SignalGenerator_dac_wrt_o]
delete_bd_objs [get_bd_nets SignalGenerator_dac_dat_o]
set_property location {4 1571 796} [get_bd_cells SignalGenerator]
close [ open C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/new/freq_to_dac.v w ]
add_files C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/new/freq_to_dac.v
update_compile_order -fileset sources_1
open_bd_design {C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
export_ip_user_files -of_objects  [get_files C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/new/freq_to_dac.v] -no_script -reset -force -quiet
remove_files  C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/new/freq_to_dac.v
copy_bd_objs /  [get_bd_cells {SignalGenerator/axis_red_pitaya_dac_0 SignalGenerator/clk_wiz_0}]
startgroup
set_property location {7 2434 814} [get_bd_cells clk_wiz_0]
set_property location {6 2214 814} [get_bd_cells axis_red_pitaya_dac_0]
endgroup
startgroup
set_property location {6 2147 807} [get_bd_cells axis_red_pitaya_dac_0]
set_property location {7 2367 807} [get_bd_cells clk_wiz_0]
endgroup
set_property location {4 1623 1064} [get_bd_cells clk_wiz_0]
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins axis_red_pitaya_dac_0/locked]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axis_red_pitaya_dac_0/ddr_clk]
connect_bd_net [get_bd_pins axis_red_pitaya_dac_0/aclk] [get_bd_pins clk_wiz_0/clk_in1]
delete_bd_objs [get_bd_intf_nets frequency_counter_0_M_AXIS_OUT]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins FrequencyCounter/M_AXIS_OUT] [get_bd_intf_pins axis_red_pitaya_dac_0/S_AXIS]
save_bd_design
set_property location {6 2193 791} [get_bd_cells axis_red_pitaya_dac_0]
connect_bd_net [get_bd_ports dac_clk_o] [get_bd_pins axis_red_pitaya_dac_0/dac_clk]
connect_bd_net [get_bd_ports dac_rst_o] [get_bd_pins axis_red_pitaya_dac_0/dac_rst]
connect_bd_net [get_bd_ports dac_sel_o] [get_bd_pins axis_red_pitaya_dac_0/dac_sel]
connect_bd_net [get_bd_ports dac_wrt_o] [get_bd_pins axis_red_pitaya_dac_0/dac_wrt]
connect_bd_net [get_bd_ports dac_dat_o] [get_bd_pins axis_red_pitaya_dac_0/dac_dat]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
delete_bd_objs [get_bd_nets Net]
undo
connect_bd_net [get_bd_pins clk_wiz_0/clk_in1] [get_bd_pins DataAcquisition/adc_clk]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_run impl_1
