# Load canceled
# Load canceled
vlib work
vcom -reportprogress 300 -work work /home/victor/Documentos/GitHub/Faculdade/OAC/July_18/votador.vhdl
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:40:06 on Jul 18,2024
# vcom -reportprogress 300 -work work /home/victor/Documentos/GitHub/Faculdade/OAC/July_18/votador.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity votador
# -- Compiling architecture eq of votador
# End time: 16:40:06 on Jul 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/victor/Documentos/GitHub/Faculdade/OAC/July_18/votador.vhdl
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:40:16 on Jul 18,2024
# vcom -reportprogress 300 -work work /home/victor/Documentos/GitHub/Faculdade/OAC/July_18/votador.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity votador
# -- Compiling architecture eq of votador
# End time: 16:40:16 on Jul 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.votador
# vsim work.votador 
# Start time: 16:41:20 on Jul 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.votador(eq)
# End time: 16:43:37 on Jul 18,2024, Elapsed time: 0:02:17
# Errors: 0, Warnings: 0
