INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hyhan/Desktop/workspace/EE201_project/personal_dir/h0han/project_1201/project_1201.srcs/sim_1/new/TB1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testBench'
