{
    "code": "module digital_clock (\n    input logic clk,\n    input logic reset,\n    input logic ena,\n    output logic pm,\n    output logic [7:0] hh,\n    output logic [7:0] mm,\n    output logic [7:0] ss\n);\n\n    // Internal registers for BCD counters\n    logic [3:0] hh_tens, hh_units;\n    logic [3:0] mm_tens, mm_units;\n    logic [3:0] ss_tens, ss_units;\n\n    // Combinational logic to convert BCD to 8-bit output\n    assign hh = {hh_tens, hh_units};\n    assign mm = {mm_tens, mm_units};\n    assign ss = {ss_tens, ss_units};\n\n    always_ff @(posedge clk) begin\n        if (reset) begin\n            // Reset to initial state\n            hh_tens <= 4'b0001; // 12 in BCD tens\n            hh_units <= 4'b0010; // 12 in BCD units\n            mm_tens <= 4'b0000;\n            mm_units <= 4'b0000;\n            ss_tens <= 4'b0000;\n            ss_units <= 4'b0000;\n            pm <= 1'b0;\n        end else if (ena) begin\n            // Increment seconds\n            if (ss_units == 4'b1001) begin\n                ss_units <= 4'b0000;\n                if (ss_tens == 4'b0101) begin\n                    ss_tens <= 4'b0000;\n                    // Increment minutes\n                    if (mm_units == 4'b1001) begin\n                        mm_units <= 4'b0000;\n                        if (mm_tens == 4'b0101) begin\n                            mm_tens <= 4'b0000;\n                            // Increment hours\n                            if (hh_units == 4'b1001 || (hh_tens == 4'b0001 && hh_units == 4'b0010)) begin\n                                hh_units <= 4'b0001;\n                                hh_tens <= (hh_tens == 4'b0001) ? 4'b0000 : hh_tens;\n                                pm <= ~pm; // Toggle AM/PM\n                            end else begin\n                                hh_units <= hh_units + 1;\n                            end\n                        end else begin\n                            mm_tens <= mm_tens + 1;\n                        end\n                    end else begin\n                        mm_units <= mm_units + 1;\n                    end\n                end else begin\n                    ss_tens <= ss_tens + 1;\n                end\n            end else begin\n                ss_units <= ss_units + 1;\n            end\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "m"
    },
    "iterations_used": 2
}