<Results/membwl/dimm4/tcp_tx_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5843
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  1898.32 --||-- Mem Ch  0: Reads (MB/s):  2636.96 --|
|--            Writes(MB/s):   736.70 --||--            Writes(MB/s):  1613.06 --|
|-- Mem Ch  1: Reads (MB/s):  1905.86 --||-- Mem Ch  1: Reads (MB/s):  2642.12 --|
|--            Writes(MB/s):   737.65 --||--            Writes(MB/s):  1616.14 --|
|-- Mem Ch  2: Reads (MB/s):  1908.65 --||-- Mem Ch  2: Reads (MB/s):  2644.76 --|
|--            Writes(MB/s):   735.97 --||--            Writes(MB/s):  1613.50 --|
|-- Mem Ch  3: Reads (MB/s):  1914.06 --||-- Mem Ch  3: Reads (MB/s):  2649.89 --|
|--            Writes(MB/s):   738.34 --||--            Writes(MB/s):  1617.67 --|
|-- NODE 0 Mem Read (MB/s) :  7626.88 --||-- NODE 1 Mem Read (MB/s) : 10573.72 --|
|-- NODE 0 Mem Write(MB/s) :  2948.66 --||-- NODE 1 Mem Write(MB/s) :  6460.37 --|
|-- NODE 0 P. Write (T/s):     131843 --||-- NODE 1 P. Write (T/s):     143865 --|
|-- NODE 0 Memory (MB/s):    10575.54 --||-- NODE 1 Memory (MB/s):    17034.09 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      18200.60                --|
            |--                System Write Throughput(MB/s):       9409.03                --|
            |--               System Memory Throughput(MB/s):      27609.63                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5918
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8784          48      15 M   112 M    288      12     679 K
 1     201 M        24      18 M   131 M    810 K     0     533 K
-----------------------------------------------------------------------
 *     201 M        72      34 M   243 M    810 K    12    1213 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.66        Core1: 28.65        
Core2: 35.38        Core3: 19.09        
Core4: 18.55        Core5: 30.55        
Core6: 27.60        Core7: 28.82        
Core8: 26.37        Core9: 32.94        
Core10: 18.76        Core11: 26.15        
Core12: 25.87        Core13: 20.39        
Core14: 36.65        Core15: 25.67        
Core16: 18.11        Core17: 20.97        
Core18: 18.05        Core19: 29.94        
Core20: 18.72        Core21: 27.45        
Core22: 18.15        Core23: 21.28        
Core24: 28.96        Core25: 20.34        
Core26: 36.99        Core27: 19.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.90
Socket1: 22.29
DDR read Latency(ns)
Socket0: 1404.20
Socket1: 1210.01


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.27        Core1: 28.89        
Core2: 32.73        Core3: 20.20        
Core4: 19.45        Core5: 30.34        
Core6: 26.27        Core7: 26.83        
Core8: 27.09        Core9: 33.40        
Core10: 18.98        Core11: 26.20        
Core12: 24.13        Core13: 21.72        
Core14: 35.90        Core15: 25.72        
Core16: 19.04        Core17: 21.52        
Core18: 18.61        Core19: 28.44        
Core20: 18.71        Core21: 27.32        
Core22: 17.97        Core23: 20.95        
Core24: 22.79        Core25: 21.38        
Core26: 36.84        Core27: 19.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.08
Socket1: 22.68
DDR read Latency(ns)
Socket0: 1384.71
Socket1: 1182.73
irq_total: 255018.366571552
cpu_total: 19.10
cpu_0: 27.99
cpu_1: 12.90
cpu_2: 6.91
cpu_3: 34.31
cpu_4: 23.87
cpu_5: 4.45
cpu_6: 2.93
cpu_7: 33.51
cpu_8: 6.38
cpu_9: 5.72
cpu_10: 30.19
cpu_11: 0.86
cpu_12: 5.72
cpu_13: 32.31
cpu_14: 10.44
cpu_15: 17.22
cpu_16: 22.74
cpu_17: 27.79
cpu_18: 25.07
cpu_19: 6.25
cpu_20: 24.07
cpu_21: 34.91
cpu_22: 24.93
cpu_23: 31.45
cpu_24: 9.91
cpu_25: 31.52
cpu_26: 11.70
cpu_27: 28.52
enp130s0f0_tx_bytes_phy: 6394531309
enp130s0f1_tx_bytes_phy: 6392900390
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12787431699
enp130s0f0_rx_packets_phy: 66443
enp130s0f1_rx_packets_phy: 48462
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 114905
enp130s0f0_rx_bytes: 4385303
enp130s0f1_rx_bytes: 3198155
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 7583458
enp130s0f0_rx_packets: 66443
enp130s0f1_rx_packets: 48456
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 114899
enp130s0f0_rx_bytes_phy: 4651033
enp130s0f1_rx_bytes_phy: 3392331
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 8043364
enp130s0f0_tx_bytes: 6391678951
enp130s0f1_tx_bytes: 6390044199
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12781723150
enp130s0f0_tx_packets_phy: 709085
enp130s0f1_tx_packets_phy: 708904
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1417989
enp130s0f0_tx_packets: 709083
enp130s0f1_tx_packets: 708902
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1417985


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.41        Core1: 30.57        
Core2: 32.82        Core3: 21.04        
Core4: 21.23        Core5: 29.73        
Core6: 26.09        Core7: 21.87        
Core8: 27.16        Core9: 32.38        
Core10: 22.97        Core11: 39.30        
Core12: 24.62        Core13: 25.13        
Core14: 31.03        Core15: 26.15        
Core16: 20.13        Core17: 22.61        
Core18: 18.76        Core19: 29.53        
Core20: 18.30        Core21: 27.37        
Core22: 18.26        Core23: 21.42        
Core24: 21.30        Core25: 21.22        
Core26: 36.74        Core27: 19.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.42
Socket1: 22.86
DDR read Latency(ns)
Socket0: 1357.90
Socket1: 1159.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.03        Core1: 30.38        
Core2: 32.68        Core3: 19.30        
Core4: 18.83        Core5: 30.30        
Core6: 27.41        Core7: 20.76        
Core8: 26.64        Core9: 36.55        
Core10: 26.61        Core11: 36.62        
Core12: 24.66        Core13: 28.74        
Core14: 31.44        Core15: 25.84        
Core16: 18.17        Core17: 20.77        
Core18: 18.22        Core19: 28.36        
Core20: 18.36        Core21: 27.66        
Core22: 18.09        Core23: 21.20        
Core24: 24.86        Core25: 21.13        
Core26: 36.87        Core27: 19.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.76
Socket1: 22.37
DDR read Latency(ns)
Socket0: 1395.76
Socket1: 1218.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.07        Core1: 30.97        
Core2: 34.90        Core3: 19.22        
Core4: 18.82        Core5: 30.11        
Core6: 25.95        Core7: 20.57        
Core8: 25.57        Core9: 40.66        
Core10: 25.67        Core11: 40.78        
Core12: 24.59        Core13: 28.42        
Core14: 32.28        Core15: 26.14        
Core16: 18.30        Core17: 20.83        
Core18: 19.06        Core19: 18.57        
Core20: 18.12        Core21: 27.57        
Core22: 18.22        Core23: 21.14        
Core24: 32.36        Core25: 20.92        
Core26: 36.53        Core27: 19.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.81
Socket1: 22.23
DDR read Latency(ns)
Socket0: 1405.26
Socket1: 1221.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.19        Core1: 30.80        
Core2: 33.22        Core3: 20.71        
Core4: 21.27        Core5: 30.69        
Core6: 26.10        Core7: 21.84        
Core8: 26.18        Core9: 25.47        
Core10: 23.10        Core11: 37.98        
Core12: 24.52        Core13: 25.00        
Core14: 33.33        Core15: 26.22        
Core16: 19.63        Core17: 22.70        
Core18: 18.37        Core19: 27.20        
Core20: 17.98        Core21: 27.33        
Core22: 18.61        Core23: 20.98        
Core24: 27.49        Core25: 20.49        
Core26: 36.80        Core27: 20.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.29
Socket1: 22.67
DDR read Latency(ns)
Socket0: 1366.70
Socket1: 1171.46
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 
1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 23225
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412444298; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412449686; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206289100; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206289100; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206291880; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206291880; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206294622; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206294622; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206297010; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206297010; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005255933; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4734062; Consumed Joules: 288.94; Watts: 48.12; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 3486505; Consumed DRAM Joules: 53.34; DRAM Watts: 8.88
S1P0; QPIClocks: 14412457954; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412477286; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206330490; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206330490; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206330847; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206330847; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206326089; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206326089; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206326610; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206326610; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005326079; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4872165; Consumed Joules: 297.37; Watts: 49.52; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 4005362; Consumed DRAM Joules: 61.28; DRAM Watts: 10.21
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5b8f
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.10   0.41   0.25    0.70      30 M     38 M    0.22    0.40    0.03    0.04     6440     4115      100     66
   1    1     0.08   0.68   0.11    0.60    6219 K   7305 K    0.15    0.32    0.01    0.01      280      299      264     63
   2    0     0.05   0.68   0.07    0.60    3566 K   3662 K    0.03    0.27    0.01    0.01       56       79      103     65
   3    1     0.10   0.37   0.26    0.71      37 M     46 M    0.18    0.34    0.04    0.05     5992     7012      285     63
   4    0     0.07   0.35   0.19    0.60      29 M     35 M    0.17    0.39    0.04    0.05     4760     4266       14     66
   5    1     0.03   0.57   0.05    0.60    2065 K   3786 K    0.45    0.19    0.01    0.01      112       81       15     63
   6    0     0.04   0.77   0.06    0.60    1418 K   1808 K    0.22    0.29    0.00    0.00       56       45       12     66
   7    1     0.10   0.39   0.25    0.69      43 M     51 M    0.15    0.31    0.04    0.05     3304     7350      313     62
   8    0     0.04   0.68   0.06    0.60    2935 K   4988 K    0.41    0.20    0.01    0.01      616      185        4     65
   9    1     0.04   0.76   0.06    0.60    2348 K   2658 K    0.12    0.20    0.01    0.01        0       35       82     62
  10    0     0.08   0.39   0.20    0.62      30 M     37 M    0.18    0.40    0.04    0.05     3864     3791       90     65
  11    1     0.00   0.25   0.00    0.60      28 K     38 K    0.26    0.08    0.02    0.03      112        0        0     62
  12    0     0.04   0.77   0.06    0.60    1534 K   1911 K    0.20    0.32    0.00    0.00      224      171       11     66
  13    1     0.08   0.33   0.23    0.66      41 M     49 M    0.15    0.32    0.05    0.06     2632     7979      240     62
  14    0     0.08   0.71   0.11    0.60    6116 K   6618 K    0.08    0.34    0.01    0.01      224      165      180     66
  15    1     0.12   0.84   0.14    0.60    6937 K   8667 K    0.20    0.41    0.01    0.01      168      271       80     62
  16    0     0.03   0.18   0.14    0.60      28 M     32 M    0.13    0.41    0.11    0.13     3696     4084        0     66
  17    1     0.03   0.18   0.16    0.60      40 M     45 M    0.11    0.31    0.13    0.15     5488     7751       20     63
  18    0     0.03   0.19   0.16    0.60      22 M     27 M    0.19    0.50    0.07    0.09     5320     4205        1     67
  19    1     0.04   0.75   0.06    0.60    2112 K   2426 K    0.13    0.26    0.00    0.01      168      155       60     63
  20    0     0.03   0.19   0.16    0.60      20 M     25 M    0.20    0.51    0.07    0.08     3752     3857        2     67
  21    1     0.07   0.26   0.26    0.70      63 M     71 M    0.11    0.23    0.09    0.10     4592    11564       40     63
  22    0     0.03   0.19   0.16    0.60      21 M     26 M    0.20    0.51    0.07    0.09     4424     4311        2     67
  23    1     0.05   0.26   0.21    0.62      36 M     44 M    0.17    0.36    0.07    0.08     4760     8177       25     64
  24    0     0.07   0.73   0.09    0.60    3778 K   3986 K    0.05    0.39    0.01    0.01      392       80       40     67
  25    1     0.07   0.31   0.21    0.63      35 M     43 M    0.19    0.37    0.05    0.07     4704     7633        5     63
  26    0     0.07   0.70   0.10    0.61    6456 K   6703 K    0.04    0.27    0.01    0.01      560       75      157     67
  27    1     0.03   0.18   0.18    0.60      31 M     36 M    0.16    0.41    0.10    0.12     4088     7861        5     64
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.42   0.13    0.61     209 M    254 M    0.18    0.43    0.03    0.03    34384    29429      716     59
 SKT    1     0.06   0.38   0.16    0.64     350 M    413 M    0.15    0.33    0.04    0.05    36400    66168     1434     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.40   0.14    0.63     559 M    667 M    0.16    0.37    0.04    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:   39 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 22.52 %

 C1 core residency: 57.16 %; C3 core residency: 3.67 %; C6 core residency: 16.65 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.40 => corresponds to 9.95 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.41 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       26 G     26 G   |   27%    27%   
 SKT    1       10 G     10 G   |   10%    10%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   72 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    43.39    19.40     242.52      45.12         112.62
 SKT   1    51.17    30.89     249.70      51.50         111.89
---------------------------------------------------------------------------------------------------------------
       *    94.56    50.29     492.22      96.61         112.16
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5c73
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  2184.75 --||-- Mem Ch  0: Reads (MB/s):  2497.16 --|
|--            Writes(MB/s):   996.20 --||--            Writes(MB/s):  1486.87 --|
|-- Mem Ch  1: Reads (MB/s):  2183.50 --||-- Mem Ch  1: Reads (MB/s):  2506.10 --|
|--            Writes(MB/s):   999.68 --||--            Writes(MB/s):  1490.64 --|
|-- Mem Ch  2: Reads (MB/s):  2184.46 --||-- Mem Ch  2: Reads (MB/s):  2507.39 --|
|--            Writes(MB/s):   996.37 --||--            Writes(MB/s):  1489.28 --|
|-- Mem Ch  3: Reads (MB/s):  2191.59 --||-- Mem Ch  3: Reads (MB/s):  2520.98 --|
|--            Writes(MB/s):   999.97 --||--            Writes(MB/s):  1495.36 --|
|-- NODE 0 Mem Read (MB/s) :  8744.29 --||-- NODE 1 Mem Read (MB/s) : 10031.63 --|
|-- NODE 0 Mem Write(MB/s) :  3992.22 --||-- NODE 1 Mem Write(MB/s) :  5962.14 --|
|-- NODE 0 P. Write (T/s):     134839 --||-- NODE 1 P. Write (T/s):     141941 --|
|-- NODE 0 Memory (MB/s):    12736.51 --||-- NODE 1 Memory (MB/s):    15993.78 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      18775.93                --|
            |--                System Write Throughput(MB/s):       9954.36                --|
            |--               System Memory Throughput(MB/s):      28730.29                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5d49
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8592          72      13 M   107 M    312       0     704 K
 1     202 M        12      18 M   136 M    939 K     0     590 K
-----------------------------------------------------------------------
 *     202 M        84      31 M   244 M    939 K     0    1295 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.88        Core1: 31.10        
Core2: 33.83        Core3: 17.64        
Core4: 27.02        Core5: 37.75        
Core6: 26.50        Core7: 29.27        
Core8: 43.42        Core9: 36.68        
Core10: 15.88        Core11: 31.65        
Core12: 20.09        Core13: 17.79        
Core14: 18.75        Core15: 26.27        
Core16: 15.71        Core17: 17.93        
Core18: 19.15        Core19: 28.97        
Core20: 17.69        Core21: 28.67        
Core22: 17.15        Core23: 21.77        
Core24: 24.49        Core25: 22.18        
Core26: 34.12        Core27: 20.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.19
Socket1: 21.51
DDR read Latency(ns)
Socket0: 1582.66
Socket1: 1271.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.58        Core1: 30.26        
Core2: 31.17        Core3: 17.37        
Core4: 28.14        Core5: 38.96        
Core6: 28.66        Core7: 29.54        
Core8: 45.57        Core9: 34.80        
Core10: 15.79        Core11: 33.64        
Core12: 19.74        Core13: 17.48        
Core14: 18.53        Core15: 28.38        
Core16: 15.86        Core17: 18.34        
Core18: 19.05        Core19: 27.35        
Core20: 18.22        Core21: 28.61        
Core22: 17.15        Core23: 21.25        
Core24: 25.44        Core25: 22.55        
Core26: 33.26        Core27: 21.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.43
Socket1: 21.48
DDR read Latency(ns)
Socket0: 1572.89
Socket1: 1258.69
irq_total: 262485.591042572
cpu_total: 19.38
cpu_0: 26.66
cpu_1: 7.65
cpu_2: 7.25
cpu_3: 31.65
cpu_4: 29.92
cpu_5: 0.13
cpu_6: 6.72
cpu_7: 22.87
cpu_8: 0.13
cpu_9: 6.12
cpu_10: 24.14
cpu_11: 5.59
cpu_12: 19.48
cpu_13: 35.57
cpu_14: 13.63
cpu_15: 6.05
cpu_16: 25.13
cpu_17: 28.72
cpu_18: 30.98
cpu_19: 5.72
cpu_20: 32.51
cpu_21: 32.58
cpu_22: 24.34
cpu_23: 31.98
cpu_24: 14.49
cpu_25: 32.45
cpu_26: 11.64
cpu_27: 28.59
enp130s0f0_tx_bytes_phy: 6386807982
enp130s0f1_tx_bytes_phy: 6386872763
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12773680745
enp130s0f0_tx_packets_phy: 708228
enp130s0f1_tx_packets_phy: 708236
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1416464
enp130s0f0_rx_packets: 85595
enp130s0f1_rx_packets: 68180
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 153775
enp130s0f0_tx_bytes: 6383963681
enp130s0f1_tx_bytes: 6384017023
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12767980704
enp130s0f0_tx_packets: 708227
enp130s0f1_tx_packets: 708233
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1416460
enp130s0f0_rx_packets_phy: 85597
enp130s0f1_rx_packets_phy: 68186
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 153783
enp130s0f0_rx_bytes: 5649330
enp130s0f1_rx_bytes: 4499907
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 10149237
enp130s0f0_rx_bytes_phy: 5991802
enp130s0f1_rx_bytes_phy: 4773026
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 10764828


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.84        Core1: 29.73        
Core2: 24.70        Core3: 19.34        
Core4: 27.33        Core5: 36.52        
Core6: 32.18        Core7: 28.85        
Core8: 36.06        Core9: 34.41        
Core10: 18.77        Core11: 33.03        
Core12: 20.60        Core13: 19.78        
Core14: 19.52        Core15: 28.09        
Core16: 18.84        Core17: 20.61        
Core18: 19.56        Core19: 28.01        
Core20: 19.40        Core21: 28.07        
Core22: 19.10        Core23: 20.86        
Core24: 24.74        Core25: 21.87        
Core26: 33.96        Core27: 20.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.34
Socket1: 22.32
DDR read Latency(ns)
Socket0: 1373.25
Socket1: 1224.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.58        Core1: 29.80        
Core2: 35.16        Core3: 18.65        
Core4: 27.28        Core5: 40.16        
Core6: 29.90        Core7: 28.84        
Core8: 43.75        Core9: 36.69        
Core10: 16.84        Core11: 32.92        
Core12: 20.56        Core13: 18.05        
Core14: 19.06        Core15: 27.91        
Core16: 16.98        Core17: 18.95        
Core18: 19.25        Core19: 28.15        
Core20: 17.99        Core21: 28.42        
Core22: 18.07        Core23: 21.41        
Core24: 26.03        Core25: 21.80        
Core26: 33.61        Core27: 20.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.70
Socket1: 21.75
DDR read Latency(ns)
Socket0: 1498.40
Socket1: 1251.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.95        Core1: 29.67        
Core2: 33.56        Core3: 18.73        
Core4: 23.34        Core5: 42.31        
Core6: 30.81        Core7: 29.60        
Core8: 46.53        Core9: 35.66        
Core10: 16.43        Core11: 32.57        
Core12: 20.74        Core13: 17.87        
Core14: 18.71        Core15: 29.17        
Core16: 16.42        Core17: 18.68        
Core18: 19.25        Core19: 27.06        
Core20: 18.65        Core21: 28.55        
Core22: 17.60        Core23: 21.83        
Core24: 25.51        Core25: 21.46        
Core26: 33.85        Core27: 20.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.64
Socket1: 21.76
DDR read Latency(ns)
Socket0: 1506.63
Socket1: 1246.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.10        Core1: 30.17        
Core2: 32.05        Core3: 17.55        
Core4: 28.37        Core5: 38.52        
Core6: 28.69        Core7: 29.47        
Core8: 40.11        Core9: 34.67        
Core10: 15.99        Core11: 32.69        
Core12: 19.70        Core13: 17.01        
Core14: 18.46        Core15: 28.38        
Core16: 15.64        Core17: 17.34        
Core18: 18.84        Core19: 27.93        
Core20: 17.98        Core21: 28.24        
Core22: 17.21        Core23: 21.54        
Core24: 25.44        Core25: 22.87        
Core26: 33.86        Core27: 21.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.31
Socket1: 21.33
DDR read Latency(ns)
Socket0: 1588.15
Socket1: 1265.43
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 24299
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412633950; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412640090; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206399256; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206399256; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206401141; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206401141; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206402686; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206402686; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206404434; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206404434; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005353143; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4695514; Consumed Joules: 286.59; Watts: 47.73; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 3301637; Consumed DRAM Joules: 50.52; DRAM Watts: 8.41
S1P0; QPIClocks: 14412661202; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412664354; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206435093; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206435093; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206435694; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206435694; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206429363; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206429363; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206430003; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206430003; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005377615; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4833503; Consumed Joules: 295.01; Watts: 49.13; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 4006105; Consumed DRAM Joules: 61.29; DRAM Watts: 10.21
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5fbc
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.09   0.40   0.23    0.66      22 M     30 M    0.25    0.46    0.02    0.03     4368     2211      154     66
   1    1     0.05   0.67   0.08    0.60    2741 K   3535 K    0.22    0.27    0.01    0.01      280      339       33     63
   2    0     0.05   0.69   0.07    0.60    3969 K   4071 K    0.03    0.23    0.01    0.01      280       56       34     65
   3    1     0.08   0.31   0.24    0.68      37 M     45 M    0.17    0.36    0.05    0.06     5600     7108       53     64
   4    0     0.13   0.55   0.23    0.67      32 M     38 M    0.14    0.31    0.03    0.03     2968     2300      323     66
   5    1     0.00   0.46   0.00    0.60     125 K    158 K    0.21    0.19    0.02    0.03      336       18        2     64
   6    0     0.02   0.71   0.03    0.60    1010 K   1214 K    0.17    0.26    0.01    0.01      112       13       19     67
   7    1     0.04   0.20   0.19    0.60      37 M     43 M    0.14    0.36    0.10    0.12     5432     6986       28     63
   8    0     0.00   0.25   0.00    0.60      66 K     87 K    0.24    0.07    0.03    0.03      224       10        0     66
   9    1     0.05   0.75   0.07    0.60    3137 K   3293 K    0.05    0.18    0.01    0.01      112       12       60     62
  10    0     0.08   0.38   0.20    0.62      17 M     25 M    0.30    0.53    0.02    0.03     5432     2518       31     65
  11    1     0.04   0.73   0.05    0.60    2796 K   3489 K    0.20    0.31    0.01    0.01        0       97       14     62
  12    0     0.10   0.95   0.10    0.60    3583 K   5944 K    0.40    0.46    0.00    0.01      280      151       60     66
  13    1     0.08   0.32   0.26    0.70      42 M     50 M    0.16    0.34    0.05    0.06     4760     7292      102     62
  14    0     0.10   0.84   0.11    0.60    4020 K   6216 K    0.35    0.47    0.00    0.01      504      254       32     66
  15    1     0.05   0.75   0.07    0.60    3416 K   3573 K    0.04    0.30    0.01    0.01       56      102      112     62
  16    0     0.02   0.19   0.11    0.60      21 M     25 M    0.15    0.41    0.10    0.12     2800     2126        1     66
  17    1     0.04   0.19   0.19    0.60      40 M     46 M    0.12    0.34    0.11    0.13     4760     7623       13     62
  18    0     0.07   0.34   0.20    0.61      20 M     27 M    0.28    0.51    0.03    0.04     5824     2551      145     66
  19    1     0.05   0.77   0.06    0.60    2314 K   2645 K    0.13    0.26    0.00    0.01      168      205        1     63
  20    0     0.10   0.46   0.22    0.65      19 M     27 M    0.30    0.52    0.02    0.03     4592     2377      153     66
  21    1     0.06   0.23   0.25    0.70      65 M     73 M    0.10    0.23    0.11    0.12     4144    10394        7     63
  22    0     0.03   0.19   0.15    0.60      15 M     20 M    0.24    0.57    0.05    0.07     5544     2436        2     67
  23    1     0.06   0.28   0.23    0.65      41 M     49 M    0.16    0.34    0.07    0.08     4480     7243       69     64
  24    0     0.12   0.79   0.15    0.60    4981 K   6246 K    0.20    0.55    0.00    0.01      392      117       64     67
  25    1     0.08   0.32   0.24    0.68      43 M     50 M    0.15    0.33    0.06    0.07     2184     6875      201     63
  26    0     0.07   0.73   0.10    0.60    6102 K   6634 K    0.08    0.29    0.01    0.01      112       33      197     66
  27    1     0.03   0.18   0.18    0.60      36 M     42 M    0.14    0.37    0.11    0.13     3528     7269        6     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.51   0.14    0.62     174 M    225 M    0.23    0.47    0.02    0.02    33432    17153     1215     59
 SKT    1     0.05   0.33   0.15    0.65     360 M    418 M    0.14    0.33    0.05    0.06    35840    61563      701     56
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.42   0.14    0.64     534 M    644 M    0.17    0.38    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:   40 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 22.63 %

 C1 core residency: 55.11 %; C3 core residency: 1.65 %; C6 core residency: 20.62 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.42 => corresponds to 10.41 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.50 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       25 G     25 G   |   26%    26%   
 SKT    1       10 G     10 G   |   10%    10%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   70 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    37.78    15.16     240.08      42.62         113.71
 SKT   1    54.44    32.74     248.48      53.00         112.22
---------------------------------------------------------------------------------------------------------------
       *    92.22    47.90     488.56      95.61         112.68
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 60a0
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  2048.00 --||-- Mem Ch  0: Reads (MB/s):  2408.24 --|
|--            Writes(MB/s):   780.61 --||--            Writes(MB/s):  1464.61 --|
|-- Mem Ch  1: Reads (MB/s):  2050.38 --||-- Mem Ch  1: Reads (MB/s):  2413.44 --|
|--            Writes(MB/s):   782.63 --||--            Writes(MB/s):  1467.97 --|
|-- Mem Ch  2: Reads (MB/s):  2051.61 --||-- Mem Ch  2: Reads (MB/s):  2415.91 --|
|--            Writes(MB/s):   778.54 --||--            Writes(MB/s):  1465.87 --|
|-- Mem Ch  3: Reads (MB/s):  2061.06 --||-- Mem Ch  3: Reads (MB/s):  2435.80 --|
|--            Writes(MB/s):   783.25 --||--            Writes(MB/s):  1472.82 --|
|-- NODE 0 Mem Read (MB/s) :  8211.05 --||-- NODE 1 Mem Read (MB/s) :  9673.40 --|
|-- NODE 0 Mem Write(MB/s) :  3125.04 --||-- NODE 1 Mem Write(MB/s) :  5871.27 --|
|-- NODE 0 P. Write (T/s):     132546 --||-- NODE 1 P. Write (T/s):     140908 --|
|-- NODE 0 Memory (MB/s):    11336.09 --||-- NODE 1 Memory (MB/s):    15544.66 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      17884.45                --|
            |--                System Write Throughput(MB/s):       8996.30                --|
            |--               System Memory Throughput(MB/s):      26880.75                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6175
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      10 K        48      17 M   116 M     24       0     654 K
 1     201 M         0      17 M   131 M   1197 K   372     712 K
-----------------------------------------------------------------------
 *     201 M        48      34 M   247 M   1197 K   372    1366 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.08        Core1: 25.46        
Core2: 23.83        Core3: 20.38        
Core4: 18.98        Core5: 39.78        
Core6: 28.34        Core7: 24.77        
Core8: 34.59        Core9: 36.06        
Core10: 19.98        Core11: 25.84        
Core12: 30.32        Core13: 21.41        
Core14: 24.96        Core15: 27.50        
Core16: 21.55        Core17: 25.01        
Core18: 20.08        Core19: 25.78        
Core20: 19.39        Core21: 28.15        
Core22: 19.41        Core23: 20.80        
Core24: 25.45        Core25: 20.91        
Core26: 26.74        Core27: 20.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.57
Socket1: 22.96
DDR read Latency(ns)
Socket0: 1353.08
Socket1: 1203.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.25        Core1: 25.64        
Core2: 23.36        Core3: 22.13        
Core4: 20.40        Core5: 37.83        
Core6: 28.73        Core7: 23.14        
Core8: 35.94        Core9: 35.14        
Core10: 20.91        Core11: 25.42        
Core12: 30.78        Core13: 22.61        
Core14: 23.08        Core15: 26.11        
Core16: 20.49        Core17: 23.29        
Core18: 21.23        Core19: 25.13        
Core20: 18.62        Core21: 27.18        
Core22: 18.68        Core23: 20.18        
Core24: 26.42        Core25: 19.93        
Core26: 40.84        Core27: 22.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.65
Socket1: 22.85
DDR read Latency(ns)
Socket0: 1388.27
Socket1: 1137.90
irq_total: 264869.585329081
cpu_total: 19.35
cpu_0: 30.85
cpu_1: 7.05
cpu_2: 13.10
cpu_3: 31.18
cpu_4: 31.91
cpu_5: 0.07
cpu_6: 17.15
cpu_7: 22.01
cpu_8: 0.27
cpu_9: 11.37
cpu_10: 24.80
cpu_11: 5.78
cpu_12: 6.25
cpu_13: 31.18
cpu_14: 6.25
cpu_15: 6.25
cpu_16: 29.19
cpu_17: 23.94
cpu_18: 34.44
cpu_19: 10.44
cpu_20: 25.93
cpu_21: 38.83
cpu_22: 31.05
cpu_23: 27.73
cpu_24: 11.84
cpu_25: 32.85
cpu_26: 1.20
cpu_27: 28.52
enp130s0f0_tx_bytes_phy: 6377667715
enp130s0f1_tx_bytes_phy: 6376414634
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12754082349
enp130s0f0_rx_packets: 73291
enp130s0f1_rx_packets: 108603
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 181894
enp130s0f0_tx_bytes: 6374821479
enp130s0f1_tx_bytes: 6373550705
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12748372184
enp130s0f0_rx_packets_phy: 73292
enp130s0f1_rx_packets_phy: 108609
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 181901
enp130s0f0_tx_packets: 707213
enp130s0f1_tx_packets: 707072
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1414285
enp130s0f0_rx_bytes_phy: 5130501
enp130s0f1_rx_bytes_phy: 7602618
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12733119
enp130s0f0_rx_bytes: 4837268
enp130s0f1_rx_bytes: 7167810
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12005078
enp130s0f0_tx_packets_phy: 707215
enp130s0f1_tx_packets_phy: 707076
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1414291


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.34        Core1: 25.48        
Core2: 22.80        Core3: 20.60        
Core4: 22.32        Core5: 36.65        
Core6: 27.82        Core7: 21.83        
Core8: 34.91        Core9: 34.34        
Core10: 18.73        Core11: 26.16        
Core12: 28.29        Core13: 22.53        
Core14: 23.31        Core15: 25.94        
Core16: 18.63        Core17: 22.27        
Core18: 18.65        Core19: 24.33        
Core20: 18.40        Core21: 28.07        
Core22: 18.66        Core23: 21.45        
Core24: 25.40        Core25: 22.01        
Core26: 38.74        Core27: 21.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.14
Socket1: 22.81
DDR read Latency(ns)
Socket0: 1493.48
Socket1: 1097.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.28        Core1: 24.50        
Core2: 22.97        Core3: 21.24        
Core4: 21.52        Core5: 42.64        
Core6: 27.91        Core7: 22.12        
Core8: 36.24        Core9: 35.06        
Core10: 19.55        Core11: 26.65        
Core12: 29.22        Core13: 22.70        
Core14: 23.25        Core15: 26.91        
Core16: 19.77        Core17: 22.86        
Core18: 19.00        Core19: 25.73        
Core20: 19.19        Core21: 28.12        
Core22: 18.39        Core23: 21.83        
Core24: 26.23        Core25: 21.84        
Core26: 39.43        Core27: 20.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.41
Socket1: 22.99
DDR read Latency(ns)
Socket0: 1429.48
Socket1: 1112.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.06        Core1: 24.77        
Core2: 24.04        Core3: 22.57        
Core4: 20.08        Core5: 43.66        
Core6: 28.21        Core7: 23.31        
Core8: 36.12        Core9: 34.91        
Core10: 21.17        Core11: 26.18        
Core12: 32.23        Core13: 23.10        
Core14: 24.73        Core15: 26.37        
Core16: 20.92        Core17: 23.82        
Core18: 19.90        Core19: 25.47        
Core20: 18.88        Core21: 27.85        
Core22: 18.83        Core23: 21.17        
Core24: 27.17        Core25: 20.83        
Core26: 39.71        Core27: 20.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.67
Socket1: 23.19
DDR read Latency(ns)
Socket0: 1365.31
Socket1: 1134.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.68        Core1: 24.95        
Core2: 23.25        Core3: 22.33        
Core4: 20.78        Core5: 43.95        
Core6: 28.70        Core7: 23.15        
Core8: 37.30        Core9: 34.94        
Core10: 21.43        Core11: 26.32        
Core12: 30.62        Core13: 23.12        
Core14: 23.91        Core15: 26.29        
Core16: 21.08        Core17: 23.32        
Core18: 19.50        Core19: 24.50        
Core20: 19.01        Core21: 28.12        
Core22: 19.97        Core23: 21.06        
Core24: 26.85        Core25: 21.08        
Core26: 40.74        Core27: 20.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.89
Socket1: 23.17
DDR read Latency(ns)
Socket0: 1366.40
Socket1: 1138.38
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 25365
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413749682; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413756382; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206941922; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206941922; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206946446; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206946446; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206957888; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206957888; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206962519; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206962519; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005819065; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4787025; Consumed Joules: 292.18; Watts: 48.66; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 3515916; Consumed DRAM Joules: 53.79; DRAM Watts: 8.96
S1P0; QPIClocks: 14413834050; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413837670; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206995962; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206995962; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206998678; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206998678; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207007373; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207007373; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207010250; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207010250; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005890019; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4869533; Consumed Joules: 297.21; Watts: 49.49; Thermal headroom below TjMax: 56
S1; Consumed DRAM energy units: 4046753; Consumed DRAM Joules: 61.92; DRAM Watts: 10.31
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 63e6
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.43   0.15    0.60      26 M     31 M    0.14    0.31    0.04    0.05     2016     1401      133     67
   1    1     0.06   0.66   0.08    0.63    2002 K   2869 K    0.30    0.34    0.00    0.01      168      242       16     63
   2    0     0.09   0.82   0.11    0.60    3440 K   5196 K    0.34    0.48    0.00    0.01      448       87      156     65
   3    1     0.08   0.31   0.24    0.67      37 M     45 M    0.17    0.36    0.05    0.06     4984     6635        8     63
   4    0     0.07   0.36   0.19    0.61      15 M     24 M    0.34    0.55    0.02    0.03     5208     2128        9     67
   5    1     0.00   0.28   0.00    0.60      43 K     60 K    0.27    0.07    0.02    0.03        0        9        2     64
   6    0     0.11   0.77   0.14    0.60    6447 K   7962 K    0.19    0.45    0.01    0.01      168       18      199     66
   7    1     0.06   0.29   0.22    0.65      38 M     46 M    0.16    0.36    0.06    0.07     4536     6927       38     63
   8    0     0.00   0.24   0.00    0.60     116 K    202 K    0.42    0.08    0.02    0.03       56       15        0     66
   9    1     0.07   0.75   0.10    0.60    5402 K   5745 K    0.06    0.30    0.01    0.01      224       15      216     62
  10    0     0.03   0.20   0.15    0.60      16 M     21 M    0.23    0.57    0.05    0.07     5208     2143        0     65
  11    1     0.04   0.74   0.05    0.60    1894 K   3889 K    0.51    0.27    0.00    0.01      168       99        8     62
  12    0     0.05   0.81   0.06    0.60    2436 K   2830 K    0.14    0.35    0.00    0.01      168      263       22     66
  13    1     0.06   0.27   0.22    0.66      42 M     49 M    0.14    0.34    0.07    0.08     2856     7509       20     62
  14    0     0.05   0.75   0.07    0.60    2033 K   2648 K    0.23    0.35    0.00    0.01      112      125       13     66
  15    1     0.05   0.75   0.07    0.60    3286 K   3658 K    0.10    0.30    0.01    0.01      168      206       56     61
  16    0     0.04   0.33   0.13    0.60      24 M     29 M    0.18    0.30    0.06    0.07     2464     1520        9     66
  17    1     0.08   0.34   0.24    0.67      41 M     49 M    0.16    0.33    0.05    0.06     5600     7742      235     62
  18    0     0.11   0.43   0.24    0.68      24 M     32 M    0.24    0.47    0.02    0.03     6552     2028      227     66
  19    1     0.08   0.83   0.09    0.60    3436 K   4746 K    0.28    0.39    0.00    0.01      168      244        2     63
  20    0     0.03   0.22   0.16    0.60      14 M     20 M    0.29    0.58    0.04    0.06     6328     2100        1     66
  21    1     0.08   0.27   0.28    0.73      65 M     73 M    0.11    0.23    0.08    0.10     4872    10197       20     64
  22    0     0.11   0.43   0.25    0.69      19 M     28 M    0.30    0.53    0.02    0.03     4144     2028      192     67
  23    1     0.03   0.17   0.18    0.60      39 M     44 M    0.13    0.35    0.13    0.15     4088     6911        9     64
  24    0     0.09   0.77   0.12    0.60    5156 K   6349 K    0.19    0.41    0.01    0.01      168      117       96     67
  25    1     0.08   0.34   0.24    0.68      42 M     49 M    0.16    0.32    0.05    0.06     3416     6532      154     63
  26    0     0.05   0.71   0.07    0.60    3253 K   3331 K    0.02    0.19    0.01    0.01      168       29       93     66
  27    1     0.04   0.19   0.19    0.61      36 M     42 M    0.14    0.37    0.10    0.12     3696     6999       11     64
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.49   0.13    0.62     165 M    215 M    0.24    0.47    0.02    0.02    33208    14002     1150     59
 SKT    1     0.06   0.36   0.16    0.65     359 M    422 M    0.15    0.33    0.04    0.05    34944    60267      795     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.42   0.15    0.64     524 M    638 M    0.18    0.39    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   40 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 22.78 %

 C1 core residency: 57.11 %; C3 core residency: 3.86 %; C6 core residency: 16.26 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.42 => corresponds to 10.49 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.52 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       24 G     24 G   |   25%    25%   
 SKT    1     9777 M   9741 M   |   10%    10%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   68 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    37.01    14.29     240.57      42.16         113.71
 SKT   1    53.65    32.47     250.52      52.65         111.79
---------------------------------------------------------------------------------------------------------------
       *    90.66    46.76     491.09      94.81         112.37
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 64cc
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  1985.37 --||-- Mem Ch  0: Reads (MB/s):  2631.69 --|
|--            Writes(MB/s):   786.02 --||--            Writes(MB/s):  1599.15 --|
|-- Mem Ch  1: Reads (MB/s):  1984.15 --||-- Mem Ch  1: Reads (MB/s):  2642.35 --|
|--            Writes(MB/s):   786.37 --||--            Writes(MB/s):  1604.97 --|
|-- Mem Ch  2: Reads (MB/s):  1983.18 --||-- Mem Ch  2: Reads (MB/s):  2645.01 --|
|--            Writes(MB/s):   785.51 --||--            Writes(MB/s):  1600.96 --|
|-- Mem Ch  3: Reads (MB/s):  1989.69 --||-- Mem Ch  3: Reads (MB/s):  2660.01 --|
|--            Writes(MB/s):   787.40 --||--            Writes(MB/s):  1607.69 --|
|-- NODE 0 Mem Read (MB/s) :  7942.40 --||-- NODE 1 Mem Read (MB/s) : 10579.06 --|
|-- NODE 0 Mem Write(MB/s) :  3145.29 --||-- NODE 1 Mem Write(MB/s) :  6412.78 --|
|-- NODE 0 P. Write (T/s):     132362 --||-- NODE 1 P. Write (T/s):     143912 --|
|-- NODE 0 Memory (MB/s):    11087.70 --||-- NODE 1 Memory (MB/s):    16991.83 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      18521.46                --|
            |--                System Write Throughput(MB/s):       9558.07                --|
            |--               System Memory Throughput(MB/s):      28079.53                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 65a1
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8760         120      15 M   115 M    276       0     622 K
 1     202 M        12      16 M   129 M    988 K     0     563 K
-----------------------------------------------------------------------
 *     202 M       132      32 M   244 M    988 K     0    1185 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.72        Core1: 32.38        
Core2: 29.49        Core3: 22.70        
Core4: 21.38        Core5: 38.28        
Core6: 29.41        Core7: 23.36        
Core8: 39.21        Core9: 37.03        
Core10: 21.63        Core11: 39.33        
Core12: 32.33        Core13: 22.98        
Core14: 33.24        Core15: 28.07        
Core16: 21.53        Core17: 23.51        
Core18: 19.43        Core19: 33.57        
Core20: 18.90        Core21: 25.40        
Core22: 19.48        Core23: 21.85        
Core24: 36.26        Core25: 21.98        
Core26: 40.65        Core27: 21.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.17
Socket1: 23.21
DDR read Latency(ns)
Socket0: 1338.32
Socket1: 1107.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.52        Core1: 29.66        
Core2: 28.80        Core3: 22.14        
Core4: 21.85        Core5: 41.45        
Core6: 28.59        Core7: 23.18        
Core8: 41.23        Core9: 36.03        
Core10: 21.48        Core11: 36.32        
Core12: 30.26        Core13: 23.00        
Core14: 32.46        Core15: 25.94        
Core16: 21.48        Core17: 23.40        
Core18: 19.31        Core19: 33.77        
Core20: 17.99        Core21: 26.61        
Core22: 19.31        Core23: 21.67        
Core24: 31.38        Core25: 22.03        
Core26: 36.87        Core27: 20.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.97
Socket1: 23.15
DDR read Latency(ns)
Socket0: 1340.39
Socket1: 1122.41
irq_total: 250020.621742587
cpu_total: 19.52
cpu_0: 29.99
cpu_1: 7.58
cpu_2: 11.97
cpu_3: 31.32
cpu_4: 26.00
cpu_5: 0.07
cpu_6: 15.62
cpu_7: 27.39
cpu_8: 0.13
cpu_9: 10.97
cpu_10: 26.99
cpu_11: 0.13
cpu_12: 5.85
cpu_13: 34.24
cpu_14: 12.90
cpu_15: 5.98
cpu_16: 31.72
cpu_17: 31.52
cpu_18: 28.32
cpu_19: 5.52
cpu_20: 25.07
cpu_21: 37.50
cpu_22: 35.77
cpu_23: 29.32
cpu_24: 6.05
cpu_25: 30.85
cpu_26: 5.19
cpu_27: 32.71
enp130s0f0_tx_packets_phy: 707621
enp130s0f1_tx_packets_phy: 707361
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1414982
enp130s0f0_tx_bytes_phy: 6381328772
enp130s0f1_tx_bytes_phy: 6378984577
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12760313349
enp130s0f0_tx_bytes: 6378494093
enp130s0f1_tx_bytes: 6376130776
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12754624869
enp130s0f0_rx_bytes: 8044291
enp130s0f1_rx_bytes: 3895410
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 11939701
enp130s0f0_rx_bytes_phy: 8531526
enp130s0f1_rx_bytes_phy: 4131565
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12663091
enp130s0f0_rx_packets_phy: 121878
enp130s0f1_rx_packets_phy: 59022
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 180900
enp130s0f0_rx_packets: 121883
enp130s0f1_rx_packets: 59021
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 180904
enp130s0f0_tx_packets: 707620
enp130s0f1_tx_packets: 707358
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1414978


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.48        Core1: 29.97        
Core2: 28.72        Core3: 22.39        
Core4: 21.29        Core5: 35.66        
Core6: 28.75        Core7: 23.07        
Core8: 32.05        Core9: 35.68        
Core10: 21.28        Core11: 25.90        
Core12: 29.46        Core13: 23.08        
Core14: 32.64        Core15: 25.59        
Core16: 21.60        Core17: 23.46        
Core18: 18.95        Core19: 30.93        
Core20: 18.95        Core21: 26.43        
Core22: 19.27        Core23: 21.12        
Core24: 34.50        Core25: 22.25        
Core26: 35.63        Core27: 20.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.98
Socket1: 23.11
DDR read Latency(ns)
Socket0: 1340.05
Socket1: 1122.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.65        Core1: 32.13        
Core2: 28.87        Core3: 22.38        
Core4: 21.75        Core5: 37.29        
Core6: 29.53        Core7: 23.48        
Core8: 40.23        Core9: 36.69        
Core10: 21.37        Core11: 35.42        
Core12: 32.36        Core13: 22.81        
Core14: 32.40        Core15: 26.98        
Core16: 21.44        Core17: 23.51        
Core18: 19.38        Core19: 33.45        
Core20: 19.01        Core21: 26.75        
Core22: 18.66        Core23: 21.43        
Core24: 37.91        Core25: 21.64        
Core26: 42.10        Core27: 21.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.04
Socket1: 23.21
DDR read Latency(ns)
Socket0: 1336.78
Socket1: 1131.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.50        Core1: 30.54        
Core2: 28.17        Core3: 22.16        
Core4: 21.66        Core5: 43.54        
Core6: 28.87        Core7: 23.02        
Core8: 39.69        Core9: 36.39        
Core10: 21.50        Core11: 38.73        
Core12: 30.62        Core13: 23.10        
Core14: 32.98        Core15: 26.28        
Core16: 21.50        Core17: 23.36        
Core18: 19.41        Core19: 32.30        
Core20: 18.32        Core21: 26.81        
Core22: 18.89        Core23: 21.06        
Core24: 31.68        Core25: 22.19        
Core26: 38.39        Core27: 21.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.95
Socket1: 23.17
DDR read Latency(ns)
Socket0: 1331.86
Socket1: 1129.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.71        Core1: 29.50        
Core2: 28.03        Core3: 25.05        
Core4: 20.08        Core5: 40.30        
Core6: 28.45        Core7: 21.48        
Core8: 38.60        Core9: 36.74        
Core10: 23.44        Core11: 38.99        
Core12: 28.92        Core13: 21.76        
Core14: 32.19        Core15: 23.24        
Core16: 20.48        Core17: 22.10        
Core18: 19.11        Core19: 32.54        
Core20: 18.42        Core21: 26.52        
Core22: 19.94        Core23: 21.22        
Core24: 33.90        Core25: 21.69        
Core26: 39.79        Core27: 21.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.67
Socket1: 22.85
DDR read Latency(ns)
Socket0: 1367.31
Socket1: 1171.33
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 26434
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414979150; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414984610; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207595454; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207595454; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207597480; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207597480; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207599062; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207599062; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207585907; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207585907; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006331702; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4750303; Consumed Joules: 289.94; Watts: 48.27; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 3377864; Consumed DRAM Joules: 51.68; DRAM Watts: 8.60
S1P0; QPIClocks: 14415056746; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14415060138; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207619085; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207619085; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207619423; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207619423; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207617276; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207617276; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207617766; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207617766; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006443139; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4879666; Consumed Joules: 297.83; Watts: 49.59; Thermal headroom below TjMax: 56
S1; Consumed DRAM energy units: 4104050; Consumed DRAM Joules: 62.79; DRAM Watts: 10.45
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6818
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.08   0.37   0.21    0.63      29 M     36 M    0.19    0.40    0.04    0.05     4928     2675       36     67
   1    1     0.05   0.67   0.08    0.60    3185 K   3923 K    0.19    0.28    0.01    0.01      336      348       22     63
   2    0     0.08   0.74   0.11    0.60    4607 K   5385 K    0.14    0.41    0.01    0.01      672       37      125     65
   3    1     0.08   0.35   0.22    0.66      36 M     44 M    0.17    0.34    0.05    0.06     3472     6291      272     64
   4    0     0.07   0.38   0.19    0.61      26 M     33 M    0.21    0.42    0.04    0.05     4984     2973       13     66
   5    1     0.00   0.29   0.00    0.60      44 K     65 K    0.33    0.08    0.02    0.03      392        8        1     65
   6    0     0.12   0.94   0.13    0.60    5024 K   7551 K    0.33    0.44    0.00    0.01      280       60       49     66
   7    1     0.03   0.17   0.16    0.60      37 M     41 M    0.11    0.33    0.13    0.15     3528     6378       18     63
   8    0     0.00   0.38   0.00    0.60     109 K    149 K    0.27    0.10    0.02    0.02      168        5        3     66
   9    1     0.07   0.75   0.09    0.60    6448 K   6800 K    0.05    0.25    0.01    0.01      224       28      181     62
  10    0     0.09   0.46   0.20    0.61      29 M     36 M    0.20    0.40    0.03    0.04     4200     2772        4     64
  11    1     0.00   0.29   0.00    0.60      39 K     57 K    0.32    0.09    0.02    0.03      168        0        3     62
  12    0     0.04   0.74   0.06    0.60    2170 K   2445 K    0.11    0.25    0.00    0.01      392      243       25     66
  13    1     0.10   0.38   0.27    0.72      42 M     49 M    0.16    0.32    0.04    0.05     4704     6861       66     62
  14    0     0.08   0.75   0.11    0.60    6565 K   7090 K    0.07    0.35    0.01    0.01      112      157      176     66
  15    1     0.05   0.70   0.07    0.61    2753 K   3134 K    0.12    0.31    0.01    0.01      224      156       80     62
  16    0     0.09   0.40   0.22    0.64      32 M     39 M    0.19    0.38    0.04    0.05     4088     2999       66     66
  17    1     0.07   0.32   0.22    0.65      40 M     48 M    0.15    0.32    0.06    0.07     5432     7144      255     62
  18    0     0.05   0.29   0.18    0.60      24 M     30 M    0.22    0.47    0.04    0.06     4200     2840       41     66
  19    1     0.04   0.75   0.06    0.60    2315 K   2642 K    0.12    0.21    0.01    0.01        0      211        1     63
  20    0     0.03   0.20   0.16    0.60      22 M     27 M    0.19    0.49    0.07    0.09     4312     2890        1     66
  21    1     0.10   0.31   0.31    0.77      64 M     73 M    0.13    0.25    0.07    0.08     4088    10016       44     63
  22    0     0.15   0.52   0.29    0.75      29 M     38 M    0.22    0.43    0.02    0.03     4424     3000      152     66
  23    1     0.03   0.19   0.18    0.60      35 M     41 M    0.14    0.37    0.10    0.12     5264     7102       21     64
  24    0     0.05   0.65   0.07    0.61    2408 K   2626 K    0.08    0.25    0.01    0.01       56       36      103     66
  25    1     0.05   0.25   0.21    0.62      37 M     45 M    0.16    0.36    0.07    0.09     3136     6660       73     63
  26    0     0.04   0.69   0.06    0.60    2628 K   3123 K    0.16    0.21    0.01    0.01      728       52       51     66
  27    1     0.07   0.29   0.23    0.65      35 M     43 M    0.17    0.38    0.05    0.06     4760     6762      223     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.49   0.14    0.63     217 M    271 M    0.20    0.42    0.02    0.03    33544    20739      845     59
 SKT    1     0.05   0.35   0.15    0.66     345 M    404 M    0.15    0.33    0.05    0.05    35728    57965     1260     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.42   0.15    0.64     562 M    676 M    0.17    0.37    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   41 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 22.86 %

 C1 core residency: 56.73 %; C3 core residency: 3.28 %; C6 core residency: 17.13 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.42 => corresponds to 10.55 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.55 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       26 G     26 G   |   27%    27%   
 SKT    1       10 G     10 G   |   10%    10%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   73 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    43.38    19.01     245.41      44.96         112.97
 SKT   1    51.57    30.92     247.44      51.86         112.39
---------------------------------------------------------------------------------------------------------------
       *    94.95    49.94     492.85      96.82         112.60
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),

	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
 Processor Counter Monitor: Memory Bandwidth Monitoring Utility 	LC_MONETARY = "he_IL.UTF-8",
 ($Format:%ci ID=%h$)	LC_NUMERIC = "C",

	LC_TELEPHONE = "he_IL.UTF-8",

	LC_IDENTIFICATION = "he_IL.UTF-8",
 This utility measures memory bandwidth per channel or per DIMM rank in real-time	LC_COLLATE = "C",


	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 68fd
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  2042.49 --||-- Mem Ch  0: Reads (MB/s):  2360.50 --|
|--            Writes(MB/s):   797.34 --||--            Writes(MB/s):  1464.66 --|
|-- Mem Ch  1: Reads (MB/s):  2043.75 --||-- Mem Ch  1: Reads (MB/s):  2366.60 --|
|--            Writes(MB/s):   800.45 --||--            Writes(MB/s):  1468.96 --|
|-- Mem Ch  2: Reads (MB/s):  2042.97 --||-- Mem Ch  2: Reads (MB/s):  2374.06 --|
|--            Writes(MB/s):   799.80 --||--            Writes(MB/s):  1466.58 --|
|-- Mem Ch  3: Reads (MB/s):  2052.52 --||-- Mem Ch  3: Reads (MB/s):  2375.69 --|
|--            Writes(MB/s):   801.78 --||--            Writes(MB/s):  1471.40 --|
|-- NODE 0 Mem Read (MB/s) :  8181.73 --||-- NODE 1 Mem Read (MB/s) :  9476.85 --|
|-- NODE 0 Mem Write(MB/s) :  3199.36 --||-- NODE 1 Mem Write(MB/s) :  5871.60 --|
|-- NODE 0 P. Write (T/s):     132245 --||-- NODE 1 P. Write (T/s):     141320 --|
|-- NODE 0 Memory (MB/s):    11381.09 --||-- NODE 1 Memory (MB/s):    15348.44 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      17658.57                --|
            |--                System Write Throughput(MB/s):       9070.96                --|
            |--               System Memory Throughput(MB/s):      26729.53                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 69d2
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8616          12      16 M   114 M    324       0     506 K
 1     203 M        12      16 M   131 M    969 K     0     696 K
-----------------------------------------------------------------------
 *     203 M        24      32 M   245 M    969 K     0    1202 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.04        Core1: 30.83        
Core2: 22.30        Core3: 28.30        
Core4: 17.30        Core5: 30.61        
Core6: 28.16        Core7: 21.23        
Core8: 36.18        Core9: 32.61        
Core10: 17.20        Core11: 39.71        
Core12: 25.65        Core13: 21.83        
Core14: 21.68        Core15: 26.82        
Core16: 18.96        Core17: 21.34        
Core18: 19.34        Core19: 27.22        
Core20: 19.49        Core21: 20.85        
Core22: 19.32        Core23: 23.77        
Core24: 24.21        Core25: 22.44        
Core26: 25.44        Core27: 22.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.69
Socket1: 22.69
DDR read Latency(ns)
Socket0: 1498.04
Socket1: 1078.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.60        Core1: 28.00        
Core2: 22.29        Core3: 28.27        
Core4: 18.94        Core5: 29.39        
Core6: 26.52        Core7: 20.33        
Core8: 40.64        Core9: 31.69        
Core10: 17.81        Core11: 40.81        
Core12: 25.79        Core13: 20.87        
Core14: 21.20        Core15: 25.63        
Core16: 19.68        Core17: 21.09        
Core18: 18.13        Core19: 25.96        
Core20: 18.28        Core21: 27.54        
Core22: 18.47        Core23: 21.12        
Core24: 22.33        Core25: 20.20        
Core26: 25.02        Core27: 20.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.73
Socket1: 22.46
DDR read Latency(ns)
Socket0: 1430.80
Socket1: 1225.59
irq_total: 251678.1260093
cpu_total: 19.12
cpu_0: 21.21
cpu_1: 7.38
cpu_2: 11.70
cpu_3: 25.86
cpu_4: 32.78
cpu_5: 5.19
cpu_6: 7.78
cpu_7: 28.86
cpu_8: 0.13
cpu_9: 5.92
cpu_10: 24.87
cpu_11: 2.66
cpu_12: 19.02
cpu_13: 30.52
cpu_14: 3.52
cpu_15: 5.98
cpu_16: 30.25
cpu_17: 32.05
cpu_18: 24.73
cpu_19: 14.89
cpu_20: 24.34
cpu_21: 35.11
cpu_22: 24.27
cpu_23: 31.91
cpu_24: 7.71
cpu_25: 34.24
cpu_26: 11.10
cpu_27: 31.12
enp130s0f0_rx_bytes_phy: 4842054
enp130s0f1_rx_bytes_phy: 6578196
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 11420250
enp130s0f0_rx_bytes: 4565378
enp130s0f1_rx_bytes: 6201694
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 10767072
enp130s0f0_tx_packets_phy: 710471
enp130s0f1_tx_packets_phy: 710451
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1420922
enp130s0f0_tx_bytes_phy: 6407033962
enp130s0f1_tx_bytes_phy: 6406849142
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12813883104
enp130s0f0_rx_packets: 69172
enp130s0f1_rx_packets: 93965
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 163137
enp130s0f0_rx_packets_phy: 69172
enp130s0f1_rx_packets_phy: 93974
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 163146
enp130s0f0_tx_bytes: 6404169317
enp130s0f1_tx_bytes: 6404019317
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12808188634
enp130s0f0_tx_packets: 710469
enp130s0f1_tx_packets: 710452
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1420921


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.80        Core1: 27.01        
Core2: 22.34        Core3: 27.27        
Core4: 18.81        Core5: 29.19        
Core6: 25.66        Core7: 19.79        
Core8: 29.61        Core9: 29.84        
Core10: 18.58        Core11: 39.78        
Core12: 25.45        Core13: 21.35        
Core14: 21.54        Core15: 26.41        
Core16: 19.04        Core17: 20.47        
Core18: 18.67        Core19: 26.16        
Core20: 17.72        Core21: 27.39        
Core22: 18.66        Core23: 21.21        
Core24: 20.84        Core25: 20.44        
Core26: 25.03        Core27: 20.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.75
Socket1: 22.29
DDR read Latency(ns)
Socket0: 1425.96
Socket1: 1226.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.51        Core1: 29.00        
Core2: 22.72        Core3: 28.24        
Core4: 18.31        Core5: 29.09        
Core6: 26.95        Core7: 20.14        
Core8: 43.95        Core9: 31.16        
Core10: 18.84        Core11: 45.29        
Core12: 25.78        Core13: 21.59        
Core14: 21.69        Core15: 28.01        
Core16: 19.33        Core17: 19.77        
Core18: 18.83        Core19: 26.38        
Core20: 18.20        Core21: 27.53        
Core22: 18.62        Core23: 20.96        
Core24: 20.66        Core25: 20.09        
Core26: 25.28        Core27: 20.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.82
Socket1: 22.32
DDR read Latency(ns)
Socket0: 1422.81
Socket1: 1240.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.68        Core1: 28.38        
Core2: 22.70        Core3: 27.68        
Core4: 18.47        Core5: 29.32        
Core6: 27.11        Core7: 20.44        
Core8: 39.90        Core9: 31.22        
Core10: 18.37        Core11: 39.23        
Core12: 26.19        Core13: 20.64        
Core14: 20.92        Core15: 25.95        
Core16: 19.74        Core17: 20.44        
Core18: 18.45        Core19: 26.16        
Core20: 18.57        Core21: 27.68        
Core22: 18.08        Core23: 20.75        
Core24: 25.24        Core25: 20.21        
Core26: 25.39        Core27: 20.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.82
Socket1: 22.31
DDR read Latency(ns)
Socket0: 1420.21
Socket1: 1240.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.98        Core1: 27.90        
Core2: 22.48        Core3: 28.22        
Core4: 18.97        Core5: 29.76        
Core6: 26.84        Core7: 20.02        
Core8: 38.81        Core9: 30.62        
Core10: 18.77        Core11: 36.38        
Core12: 26.10        Core13: 21.11        
Core14: 21.20        Core15: 26.11        
Core16: 19.20        Core17: 20.74        
Core18: 17.88        Core19: 25.88        
Core20: 18.51        Core21: 27.49        
Core22: 18.78        Core23: 21.46        
Core24: 27.92        Core25: 20.78        
Core26: 25.09        Core27: 19.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.93
Socket1: 22.47
DDR read Latency(ns)
Socket0: 1411.76
Socket1: 1223.76
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 27510
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412264950; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412270502; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206215552; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206215552; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206221088; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206221088; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206226403; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206226403; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206231540; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206231540; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005208145; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4709466; Consumed Joules: 287.44; Watts: 47.87; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 3500664; Consumed DRAM Joules: 53.56; DRAM Watts: 8.92
S1P0; QPIClocks: 14412272402; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412275502; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206256570; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206256570; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206256980; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206256980; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206240145; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206240145; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206240563; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206240563; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005210595; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4915457; Consumed Joules: 300.02; Watts: 49.96; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 4047968; Consumed DRAM Joules: 61.93; DRAM Watts: 10.31
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6c47
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.44   0.15    0.60      27 M     31 M    0.13    0.31    0.04    0.05     2744     1764      141     67
   1    1     0.05   0.68   0.08    0.60    2744 K   3479 K    0.21    0.29    0.01    0.01      224      377       38     63
   2    0     0.08   0.76   0.11    0.60    3852 K   5168 K    0.25    0.46    0.00    0.01      504       59       97     65
   3    1     0.11   0.37   0.30    0.75      35 M     46 M    0.23    0.38    0.03    0.04     5264     7093      149     63
   4    0     0.09   0.55   0.16    0.60      26 M     32 M    0.18    0.30    0.03    0.04     3528     1942      118     66
   5    1     0.03   0.57   0.05    0.60    2886 K   4567 K    0.37    0.20    0.01    0.02      168      125       33     64
   6    0     0.06   0.74   0.08    0.60    2874 K   3490 K    0.18    0.30    0.01    0.01      280       68       28     66
   7    1     0.04   0.19   0.18    0.60      37 M     43 M    0.14    0.37    0.11    0.12     3752     6954       29     63
   8    0     0.00   0.32   0.00    0.60      43 K     64 K    0.33    0.10    0.01    0.02      112        4        1     66
   9    1     0.05   0.75   0.07    0.60    2695 K   3093 K    0.13    0.22    0.01    0.01      112       12      111     63
  10    0     0.03   0.22   0.15    0.60      16 M     21 M    0.24    0.56    0.05    0.06     4704     2164        3     65
  11    1     0.05   0.75   0.07    0.60    3581 K   3731 K    0.04    0.25    0.01    0.01      112      178      105     61
  12    0     0.14   0.90   0.15    0.60    7882 K   9791 K    0.20    0.37    0.01    0.01      224      220      150     66
  13    1     0.03   0.17   0.18    0.60      42 M     47 M    0.12    0.33    0.14    0.16     4200     7577       14     62
  14    0     0.00   0.53   0.00    0.60      88 K    105 K    0.17    0.09    0.02    0.02      336        4        2     67
  15    1     0.05   0.77   0.07    0.60    2740 K   3059 K    0.10    0.32    0.01    0.01      112      116      148     61
  16    0     0.07   0.35   0.20    0.61      18 M     26 M    0.28    0.53    0.03    0.04     5376     2091      169     66
  17    1     0.07   0.31   0.22    0.64      39 M     47 M    0.16    0.35    0.06    0.07     4984     7529      321     62
  18    0     0.03   0.21   0.15    0.60      15 M     21 M    0.25    0.57    0.05    0.07     5320     2080        1     67
  19    1     0.12   0.93   0.13    0.60    4288 K   6356 K    0.33    0.45    0.00    0.01      112      189      102     63
  20    0     0.03   0.21   0.15    0.60      15 M     20 M    0.25    0.58    0.05    0.06     4648     2119       16     66
  21    1     0.07   0.27   0.27    0.72      64 M     72 M    0.11    0.24    0.09    0.10     5264     9266        9     63
  22    0     0.03   0.20   0.15    0.60      15 M     20 M    0.24    0.58    0.05    0.07     4032     2070        2     67
  23    1     0.06   0.29   0.22    0.65      40 M     48 M    0.17    0.35    0.06    0.08     3304     6960       12     63
  24    0     0.10   0.74   0.13    0.60    4372 K   4922 K    0.11    0.50    0.00    0.01      392       50      111     67
  25    1     0.10   0.37   0.26    0.70      41 M     50 M    0.18    0.35    0.04    0.05     3976     6989       92     63
  26    0     0.08   0.77   0.10    0.60    3661 K   4547 K    0.19    0.38    0.00    0.01      840      111       29     66
  27    1     0.06   0.28   0.21    0.63      37 M     45 M    0.17    0.36    0.06    0.08     4536     7130       16     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.48   0.12    0.60     159 M    203 M    0.21    0.48    0.02    0.03    33040    14746      868     59
 SKT    1     0.06   0.39   0.16    0.65     359 M    427 M    0.16    0.34    0.04    0.05    36120    60495     1179     56
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.42   0.14    0.63     519 M    631 M    0.18    0.39    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:   39 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 22.59 %

 C1 core residency: 53.19 %; C3 core residency: 4.07 %; C6 core residency: 20.14 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.42 => corresponds to 10.62 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.51 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       24 G     24 G   |   25%    25%   
 SKT    1     9459 M   9440 M   |    9%     9%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   67 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    37.42    14.73     237.53      42.52         112.77
 SKT   1    50.95    30.81     252.38      51.85         111.23
---------------------------------------------------------------------------------------------------------------
       *    88.37    45.55     489.90      94.37         111.68
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6d2d
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  2079.58 --||-- Mem Ch  0: Reads (MB/s):  2732.69 --|
|--            Writes(MB/s):   889.74 --||--            Writes(MB/s):  1615.39 --|
|-- Mem Ch  1: Reads (MB/s):  2082.43 --||-- Mem Ch  1: Reads (MB/s):  2741.44 --|
|--            Writes(MB/s):   894.16 --||--            Writes(MB/s):  1620.20 --|
|-- Mem Ch  2: Reads (MB/s):  2084.80 --||-- Mem Ch  2: Reads (MB/s):  2742.93 --|
|--            Writes(MB/s):   890.44 --||--            Writes(MB/s):  1615.86 --|
|-- Mem Ch  3: Reads (MB/s):  2089.01 --||-- Mem Ch  3: Reads (MB/s):  2748.68 --|
|--            Writes(MB/s):   893.56 --||--            Writes(MB/s):  1622.95 --|
|-- NODE 0 Mem Read (MB/s) :  8335.82 --||-- NODE 1 Mem Read (MB/s) : 10965.74 --|
|-- NODE 0 Mem Write(MB/s) :  3567.91 --||-- NODE 1 Mem Write(MB/s) :  6474.40 --|
|-- NODE 0 P. Write (T/s):     133256 --||-- NODE 1 P. Write (T/s):     144664 --|
|-- NODE 0 Memory (MB/s):    11903.73 --||-- NODE 1 Memory (MB/s):    17440.14 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      19301.57                --|
            |--                System Write Throughput(MB/s):      10042.31                --|
            |--               System Memory Throughput(MB/s):      29343.87                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6e04
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8784          72      13 M   110 M    276       0     647 K
 1     201 M        12      18 M   132 M    872 K     0     574 K
-----------------------------------------------------------------------
 *     201 M        84      31 M   242 M    873 K     0    1222 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.67        Core1: 28.46        
Core2: 33.95        Core3: 22.41        
Core4: 21.79        Core5: 31.79        
Core6: 33.30        Core7: 22.99        
Core8: 36.61        Core9: 31.94        
Core10: 21.27        Core11: 30.32        
Core12: 31.94        Core13: 23.59        
Core14: 23.21        Core15: 24.04        
Core16: 21.61        Core17: 22.72        
Core18: 18.97        Core19: 27.51        
Core20: 18.12        Core21: 28.00        
Core22: 18.32        Core23: 21.00        
Core24: 40.74        Core25: 21.10        
Core26: 40.63        Core27: 19.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.54
Socket1: 23.10
DDR read Latency(ns)
Socket0: 1339.30
Socket1: 1125.19


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.22        Core1: 27.87        
Core2: 33.57        Core3: 22.36        
Core4: 21.64        Core5: 31.40        
Core6: 31.06        Core7: 22.67        
Core8: 36.39        Core9: 29.91        
Core10: 20.78        Core11: 30.75        
Core12: 28.98        Core13: 23.35        
Core14: 21.29        Core15: 23.68        
Core16: 21.26        Core17: 22.68        
Core18: 18.76        Core19: 25.53        
Core20: 18.64        Core21: 27.56        
Core22: 18.77        Core23: 20.44        
Core24: 39.03        Core25: 21.37        
Core26: 38.67        Core27: 19.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.61
Socket1: 22.96
DDR read Latency(ns)
Socket0: 1347.86
Socket1: 1116.60
irq_total: 251540.175615245
cpu_total: 19.30
cpu_0: 34.11
cpu_1: 12.97
cpu_2: 6.85
cpu_3: 33.58
cpu_4: 27.46
cpu_5: 14.56
cpu_6: 6.25
cpu_7: 25.53
cpu_8: 6.91
cpu_9: 1.99
cpu_10: 22.74
cpu_11: 8.91
cpu_12: 5.78
cpu_13: 30.78
cpu_14: 5.39
cpu_15: 11.90
cpu_16: 26.60
cpu_17: 25.13
cpu_18: 28.46
cpu_19: 4.99
cpu_20: 23.87
cpu_21: 36.24
cpu_22: 26.66
cpu_23: 29.26
cpu_24: 5.98
cpu_25: 34.57
cpu_26: 5.98
cpu_27: 36.77
enp130s0f0_rx_bytes_phy: 3850054
enp130s0f1_rx_bytes_phy: 5629999
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 9480053
enp130s0f0_rx_packets_phy: 55000
enp130s0f1_rx_packets_phy: 80429
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 135429
enp130s0f0_rx_packets: 55000
enp130s0f1_rx_packets: 80420
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 135420
enp130s0f0_tx_packets: 708034
enp130s0f1_tx_packets: 707577
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1415611
enp130s0f0_tx_bytes: 6382227039
enp130s0f1_tx_bytes: 6378107519
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12760334558
enp130s0f0_tx_packets_phy: 708041
enp130s0f1_tx_packets_phy: 707577
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1415618
enp130s0f0_tx_bytes_phy: 6385120761
enp130s0f1_tx_bytes_phy: 6380936407
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12766057168
enp130s0f0_rx_bytes: 3630012
enp130s0f1_rx_bytes: 5307770
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 8937782


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.64        Core1: 28.14        
Core2: 33.12        Core3: 22.56        
Core4: 21.98        Core5: 31.22        
Core6: 30.17        Core7: 22.88        
Core8: 36.44        Core9: 29.64        
Core10: 21.10        Core11: 30.54        
Core12: 28.66        Core13: 23.95        
Core14: 21.16        Core15: 23.59        
Core16: 21.73        Core17: 22.26        
Core18: 18.52        Core19: 25.69        
Core20: 18.24        Core21: 27.59        
Core22: 18.86        Core23: 20.91        
Core24: 38.78        Core25: 21.58        
Core26: 38.66        Core27: 19.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.73
Socket1: 23.14
DDR read Latency(ns)
Socket0: 1346.33
Socket1: 1116.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.79        Core1: 28.50        
Core2: 34.08        Core3: 22.19        
Core4: 21.58        Core5: 31.27        
Core6: 33.13        Core7: 22.59        
Core8: 36.80        Core9: 30.71        
Core10: 20.82        Core11: 30.50        
Core12: 29.96        Core13: 23.63        
Core14: 22.49        Core15: 24.00        
Core16: 21.36        Core17: 22.52        
Core18: 18.93        Core19: 27.48        
Core20: 18.01        Core21: 27.79        
Core22: 18.26        Core23: 21.13        
Core24: 41.59        Core25: 21.02        
Core26: 40.78        Core27: 20.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.57
Socket1: 23.05
DDR read Latency(ns)
Socket0: 1349.62
Socket1: 1126.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.85        Core1: 27.87        
Core2: 34.32        Core3: 22.42        
Core4: 21.85        Core5: 32.19        
Core6: 31.40        Core7: 22.74        
Core8: 36.58        Core9: 30.20        
Core10: 21.37        Core11: 30.87        
Core12: 29.10        Core13: 23.78        
Core14: 21.70        Core15: 23.71        
Core16: 21.48        Core17: 22.68        
Core18: 18.97        Core19: 25.78        
Core20: 17.86        Core21: 27.85        
Core22: 19.14        Core23: 20.85        
Core24: 40.36        Core25: 20.88        
Core26: 39.51        Core27: 20.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.81
Socket1: 23.07
DDR read Latency(ns)
Socket0: 1352.65
Socket1: 1118.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.44        Core1: 27.84        
Core2: 33.73        Core3: 22.19        
Core4: 21.55        Core5: 32.16        
Core6: 30.47        Core7: 22.61        
Core8: 36.68        Core9: 30.33        
Core10: 20.87        Core11: 30.68        
Core12: 29.34        Core13: 23.36        
Core14: 21.46        Core15: 23.66        
Core16: 21.54        Core17: 22.60        
Core18: 18.50        Core19: 24.84        
Core20: 18.31        Core21: 27.81        
Core22: 18.63        Core23: 20.70        
Core24: 35.13        Core25: 21.69        
Core26: 38.63        Core27: 19.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.57
Socket1: 23.05
DDR read Latency(ns)
Socket0: 1354.86
Socket1: 1115.74
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 28580
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413101858; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413107002; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206629622; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206629622; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206632272; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206632272; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206630564; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206630564; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206623265; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206623265; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005523778; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4759073; Consumed Joules: 290.47; Watts: 48.37; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 3510634; Consumed DRAM Joules: 53.71; DRAM Watts: 8.94
S1P0; QPIClocks: 14413112082; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413115782; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206645016; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206645016; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206645741; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206645741; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206646660; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206646660; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206647336; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206647336; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005543730; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4929918; Consumed Joules: 300.90; Watts: 50.11; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 4071818; Consumed DRAM Joules: 62.30; DRAM Watts: 10.37
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7076
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.11   0.39   0.28    0.73      34 M     42 M    0.17    0.38    0.03    0.04     4424     2958      350     66
   1    1     0.09   0.74   0.12    0.60    4222 K   5788 K    0.27    0.42    0.00    0.01      448      452       25     63
   2    0     0.05   0.69   0.07    0.60    3867 K   3972 K    0.03    0.23    0.01    0.01      280        4     3614     65
   3    1     0.10   0.37   0.26    0.70      39 M     47 M    0.17    0.34    0.04    0.05     4144     7156      280     63
   4    0     0.07   0.36   0.19    0.60      28 M     34 M    0.17    0.41    0.04    0.05     4480     2977       52     66
   5    1     0.09   0.83   0.11    0.60    8467 K     10 M    0.16    0.31    0.01    0.01      336      132      326     64
   6    0     0.04   0.75   0.06    0.60    2222 K   2510 K    0.11    0.26    0.00    0.01      168       54       14     66
   7    1     0.03   0.18   0.16    0.60      38 M     43 M    0.12    0.33    0.14    0.15     3136     6846       14     63
   8    0     0.04   0.62   0.06    0.60    4320 K   5785 K    0.25    0.17    0.01    0.02      560      101      118     65
   9    1     0.04   0.77   0.06    0.60    2330 K   2661 K    0.12    0.23    0.01    0.01      168       10       88     62
  10    0     0.03   0.19   0.14    0.60      29 M     33 M    0.13    0.40    0.11    0.13     3528     2757        1     65
  11    1     0.05   0.73   0.07    0.60    4524 K   6909 K    0.35    0.22    0.01    0.01      224      150      110     62
  12    0     0.04   0.74   0.06    0.60    2207 K   2462 K    0.10    0.28    0.00    0.01      112      257       11     66
  13    1     0.07   0.33   0.22    0.65      42 M     49 M    0.14    0.31    0.06    0.07     3696     7116       86     62
  14    0     0.05   0.77   0.06    0.60    1763 K   2205 K    0.20    0.41    0.00    0.00      224      133       13     66
  15    1     0.09   0.85   0.11    0.60    3607 K   5109 K    0.29    0.47    0.00    0.01      168      219      140     62
  16    0     0.05   0.31   0.18    0.60      30 M     36 M    0.16    0.40    0.06    0.07     4536     3131        3     66
  17    1     0.03   0.17   0.16    0.60      39 M     44 M    0.11    0.32    0.15    0.17     3472     7273       11     62
  18    0     0.07   0.34   0.19    0.60      22 M     30 M    0.25    0.49    0.03    0.05     5264     3173        4     66
  19    1     0.05   0.71   0.06    0.61    1444 K   1871 K    0.23    0.27    0.00    0.00      168      152       47     63
  20    0     0.03   0.19   0.16    0.60      20 M     25 M    0.19    0.51    0.07    0.09     5432     2881        0     66
  21    1     0.07   0.27   0.26    0.71      64 M     72 M    0.11    0.23    0.09    0.10     5152    10272       11     64
  22    0     0.03   0.19   0.16    0.60      22 M     27 M    0.18    0.49    0.08    0.09     3752     2980        6     67
  23    1     0.04   0.20   0.18    0.60      34 M     40 M    0.16    0.38    0.09    0.11     6496     7379        8     64
  24    0     0.04   0.70   0.06    0.60    2985 K   3055 K    0.02    0.18    0.01    0.01       56       35      101     67
  25    1     0.09   0.33   0.25    0.69      40 M     49 M    0.18    0.34    0.05    0.06     3808     8405       13     63
  26    0     0.04   0.71   0.06    0.60    2874 K   2945 K    0.02    0.20    0.01    0.01      168       49       98     66
  27    1     0.11   0.39   0.28    0.74      37 M     47 M    0.20    0.37    0.03    0.04     4592    10158      171     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.40   0.12    0.62     210 M    254 M    0.17    0.42    0.03    0.04    32984    21490     4385     58
 SKT    1     0.07   0.40   0.16    0.65     361 M    427 M    0.15    0.33    0.04    0.05    36008    65720     1330     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.40   0.14    0.64     572 M    682 M    0.16    0.37    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:   40 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 22.61 %

 C1 core residency: 60.80 %; C3 core residency: 3.30 %; C6 core residency: 13.28 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.40 => corresponds to 10.05 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.45 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       26 G     26 G   |   27%    27%   
 SKT    1       10 G     10 G   |   10%    10%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   73 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    43.55    18.98     245.11      45.27         112.52
 SKT   1    52.57    31.48     254.39      52.43         111.41
---------------------------------------------------------------------------------------------------------------
       *    96.12    50.45     499.50      97.70         111.82
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",

	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
 Processor Counter Monitor: Memory Bandwidth Monitoring Utility 	LC_ADDRESS = "he_IL.UTF-8",
 ($Format:%ci ID=%h$)	LC_MONETARY = "he_IL.UTF-8",

	LC_NUMERIC = "C",

	LC_TELEPHONE = "he_IL.UTF-8",
 This utility measures memory bandwidth per channel or per DIMM rank in real-time	LC_IDENTIFICATION = "he_IL.UTF-8",

	LC_COLLATE = "C",

	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7159
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  2062.58 --||-- Mem Ch  0: Reads (MB/s):  2351.18 --|
|--            Writes(MB/s):   837.36 --||--            Writes(MB/s):  1452.68 --|
|-- Mem Ch  1: Reads (MB/s):  2064.81 --||-- Mem Ch  1: Reads (MB/s):  2359.08 --|
|--            Writes(MB/s):   840.85 --||--            Writes(MB/s):  1456.48 --|
|-- Mem Ch  2: Reads (MB/s):  2063.50 --||-- Mem Ch  2: Reads (MB/s):  2362.22 --|
|--            Writes(MB/s):   838.68 --||--            Writes(MB/s):  1453.73 --|
|-- Mem Ch  3: Reads (MB/s):  2071.81 --||-- Mem Ch  3: Reads (MB/s):  2374.47 --|
|--            Writes(MB/s):   839.91 --||--            Writes(MB/s):  1460.09 --|
|-- NODE 0 Mem Read (MB/s) :  8262.69 --||-- NODE 1 Mem Read (MB/s) :  9446.94 --|
|-- NODE 0 Mem Write(MB/s) :  3356.79 --||-- NODE 1 Mem Write(MB/s) :  5822.98 --|
|-- NODE 0 P. Write (T/s):     132629 --||-- NODE 1 P. Write (T/s):     141043 --|
|-- NODE 0 Memory (MB/s):    11619.48 --||-- NODE 1 Memory (MB/s):    15269.93 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      17709.64                --|
            |--                System Write Throughput(MB/s):       9179.77                --|
            |--               System Memory Throughput(MB/s):      26889.41                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 722f
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8124          24      14 M   113 M    252       0     635 K
 1     201 M         0      16 M   129 M    958 K     0     566 K
-----------------------------------------------------------------------
 *     201 M        24      30 M   243 M    959 K     0    1201 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.15        Core1: 28.62        
Core2: 35.64        Core3: 21.53        
Core4: 21.21        Core5: 36.89        
Core6: 33.86        Core7: 22.75        
Core8: 39.69        Core9: 26.78        
Core10: 21.91        Core11: 36.67        
Core12: 26.86        Core13: 23.57        
Core14: 26.72        Core15: 28.14        
Core16: 20.66        Core17: 22.57        
Core18: 19.70        Core19: 31.82        
Core20: 18.22        Core21: 27.33        
Core22: 19.68        Core23: 20.74        
Core24: 23.21        Core25: 21.86        
Core26: 40.79        Core27: 20.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.72
Socket1: 22.91
DDR read Latency(ns)
Socket0: 1368.29
Socket1: 1131.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.81        Core1: 28.71        
Core2: 33.35        Core3: 22.09        
Core4: 21.65        Core5: 43.14        
Core6: 31.47        Core7: 22.89        
Core8: 40.13        Core9: 27.18        
Core10: 21.73        Core11: 42.41        
Core12: 24.26        Core13: 23.38        
Core14: 25.54        Core15: 26.31        
Core16: 20.92        Core17: 22.98        
Core18: 18.13        Core19: 28.91        
Core20: 18.46        Core21: 27.47        
Core22: 19.99        Core23: 20.42        
Core24: 30.59        Core25: 22.16        
Core26: 38.75        Core27: 20.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.75
Socket1: 23.05
DDR read Latency(ns)
Socket0: 1366.14
Socket1: 1130.20
irq_total: 250836.881458591
cpu_total: 19.30
cpu_0: 33.51
cpu_1: 12.77
cpu_2: 6.78
cpu_3: 33.24
cpu_4: 29.06
cpu_5: 0.27
cpu_6: 5.92
cpu_7: 34.57
cpu_8: 0.13
cpu_9: 13.90
cpu_10: 22.67
cpu_11: 0.07
cpu_12: 5.59
cpu_13: 25.80
cpu_14: 11.04
cpu_15: 6.05
cpu_16: 27.26
cpu_17: 26.46
cpu_18: 25.86
cpu_19: 5.72
cpu_20: 31.12
cpu_21: 37.57
cpu_22: 30.52
cpu_23: 28.06
cpu_24: 19.68
cpu_25: 31.78
cpu_26: 6.45
cpu_27: 29.06
enp130s0f0_rx_bytes_phy: 4040693
enp130s0f1_rx_bytes_phy: 7970259
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12010952
enp130s0f0_rx_packets: 57722
enp130s0f1_rx_packets: 113841
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 171563
enp130s0f0_rx_packets_phy: 57724
enp130s0f1_rx_packets_phy: 113862
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 171586
enp130s0f0_tx_packets_phy: 708099
enp130s0f1_tx_packets_phy: 707781
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1415880
enp130s0f0_tx_bytes: 6382793667
enp130s0f1_tx_bytes: 6379867642
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12762661309
enp130s0f0_tx_bytes_phy: 6385641686
enp130s0f1_tx_bytes_phy: 6382774861
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12768416547
enp130s0f0_tx_packets: 708097
enp130s0f1_tx_packets: 707773
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1415870
enp130s0f0_rx_bytes: 3809713
enp130s0f1_rx_bytes: 7513521
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 11323234


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.16        Core1: 27.38        
Core2: 32.59        Core3: 21.47        
Core4: 21.33        Core5: 30.57        
Core6: 31.34        Core7: 23.22        
Core8: 30.99        Core9: 27.32        
Core10: 22.00        Core11: 36.17        
Core12: 24.71        Core13: 23.65        
Core14: 25.34        Core15: 26.31        
Core16: 20.91        Core17: 22.80        
Core18: 18.13        Core19: 28.27        
Core20: 18.53        Core21: 27.24        
Core22: 20.08        Core23: 20.97        
Core24: 30.96        Core25: 22.35        
Core26: 37.96        Core27: 20.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.83
Socket1: 23.05
DDR read Latency(ns)
Socket0: 1361.65
Socket1: 1129.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.81        Core1: 28.25        
Core2: 33.31        Core3: 21.68        
Core4: 21.35        Core5: 38.54        
Core6: 34.01        Core7: 23.09        
Core8: 42.33        Core9: 27.46        
Core10: 21.94        Core11: 38.31        
Core12: 27.20        Core13: 23.46        
Core14: 25.45        Core15: 26.95        
Core16: 20.71        Core17: 22.62        
Core18: 18.61        Core19: 30.01        
Core20: 17.98        Core21: 27.34        
Core22: 19.56        Core23: 21.23        
Core24: 24.97        Core25: 21.59        
Core26: 40.65        Core27: 20.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.54
Socket1: 23.02
DDR read Latency(ns)
Socket0: 1365.18
Socket1: 1146.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.08        Core1: 28.67        
Core2: 32.49        Core3: 21.67        
Core4: 21.44        Core5: 39.07        
Core6: 31.42        Core7: 23.37        
Core8: 42.11        Core9: 26.98        
Core10: 22.20        Core11: 38.55        
Core12: 25.45        Core13: 23.61        
Core14: 25.66        Core15: 26.46        
Core16: 20.93        Core17: 22.82        
Core18: 18.47        Core19: 30.41        
Core20: 18.54        Core21: 27.37        
Core22: 20.05        Core23: 20.39        
Core24: 28.25        Core25: 22.24        
Core26: 39.58        Core27: 20.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.85
Socket1: 23.03
DDR read Latency(ns)
Socket0: 1366.66
Socket1: 1129.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.74        Core1: 28.43        
Core2: 32.98        Core3: 21.95        
Core4: 21.16        Core5: 36.65        
Core6: 31.35        Core7: 23.01        
Core8: 41.07        Core9: 27.31        
Core10: 21.88        Core11: 35.63        
Core12: 24.79        Core13: 23.27        
Core14: 25.67        Core15: 26.56        
Core16: 20.73        Core17: 22.72        
Core18: 18.16        Core19: 30.29        
Core20: 18.87        Core21: 27.20        
Core22: 20.17        Core23: 20.49        
Core24: 28.35        Core25: 22.51        
Core26: 38.84        Core27: 20.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.74
Socket1: 23.00
DDR read Latency(ns)
Socket0: 1364.51
Socket1: 1132.66
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 29647
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412835594; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412840178; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206482879; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206482879; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206494194; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206494194; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206498130; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206498130; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206501593; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206501593; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005456278; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4784726; Consumed Joules: 292.04; Watts: 48.63; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 3493560; Consumed DRAM Joules: 53.45; DRAM Watts: 8.90
S1P0; QPIClocks: 14412923826; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412926778; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206562249; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206562249; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206563419; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206563419; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206563988; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206563988; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206564346; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206564346; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005512100; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4825149; Consumed Joules: 294.50; Watts: 49.04; Thermal headroom below TjMax: 56
S1; Consumed DRAM energy units: 4059851; Consumed DRAM Joules: 62.12; DRAM Watts: 10.34
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 74a1
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.11   0.40   0.27    0.72      31 M     39 M    0.21    0.39    0.03    0.04     5264     2274      200     66
   1    1     0.08   0.73   0.11    0.60    4944 K   6449 K    0.23    0.38    0.01    0.01      560      369      128     63
   2    0     0.05   0.69   0.07    0.60    3518 K   3619 K    0.03    0.24    0.01    0.01      224       60     2860     65
   3    1     0.09   0.38   0.25    0.70      36 M     45 M    0.19    0.34    0.04    0.05     4032     6735       31     63
   4    0     0.07   0.35   0.20    0.63      27 M     34 M    0.19    0.40    0.04    0.05     4928     2437       39     66
   5    1     0.00   0.27   0.00    0.60     105 K    168 K    0.37    0.08    0.02    0.03        0       15        1     64
   6    0     0.04   0.75   0.06    0.60    2052 K   2348 K    0.13    0.23    0.00    0.01      280       32       15     66
   7    1     0.09   0.36   0.24    0.67      42 M     50 M    0.15    0.32    0.05    0.06     4704     9319      215     62
   8    0     0.00   0.30   0.00    0.60      43 K     62 K    0.29    0.09    0.02    0.03      280        3        1     66
   9    1     0.10   0.93   0.11    0.60    4460 K   5747 K    0.22    0.38    0.00    0.01      224      154       10     62
  10    0     0.06   0.32   0.18    0.60      30 M     36 M    0.17    0.39    0.05    0.06     3864     2237      127     64
  11    1     0.00   0.24   0.00    0.60      47 K     76 K    0.37    0.09    0.02    0.03        0        0        2     62
  12    0     0.04   0.77   0.06    0.60    1335 K   1774 K    0.25    0.35    0.00    0.00      112      255       11     66
  13    1     0.06   0.29   0.21    0.64      42 M     48 M    0.13    0.31    0.07    0.08     4872     6920       51     63
  14    0     0.08   0.76   0.11    0.60    2960 K   4233 K    0.30    0.48    0.00    0.01      168      111       64     66
  15    1     0.05   0.76   0.06    0.60    2864 K   3238 K    0.12    0.30    0.01    0.01      224      214       51     62
  16    0     0.05   0.32   0.17    0.60      28 M     34 M    0.19    0.40    0.05    0.06     5040     2385        3     65
  17    1     0.03   0.17   0.16    0.60      38 M     43 M    0.11    0.32    0.14    0.16     2968     6782       48     62
  18    0     0.03   0.21   0.16    0.60      22 M     27 M    0.20    0.49    0.07    0.08     4648     2523        1     66
  19    1     0.05   0.75   0.06    0.60    2092 K   2444 K    0.14    0.27    0.00    0.01      168      182       13     63
  20    0     0.09   0.43   0.22    0.64      22 M     30 M    0.27    0.49    0.02    0.03     5096     2304        9     66
  21    1     0.09   0.31   0.31    0.77      65 M     74 M    0.12    0.23    0.07    0.08     2632     9679       26     64
  22    0     0.07   0.33   0.20    0.62      25 M     32 M    0.21    0.47    0.04    0.05     4368     2288      213     66
  23    1     0.03   0.17   0.18    0.60      34 M     39 M    0.14    0.38    0.11    0.13     4704     7228        8     64
  24    0     0.15   0.86   0.18    0.62    9439 K     11 M    0.19    0.40    0.01    0.01      168       95      200     67
  25    1     0.06   0.27   0.21    0.63      38 M     45 M    0.15    0.36    0.07    0.08     5208     7547      171     63
  26    0     0.04   0.71   0.06    0.60    3051 K   3119 K    0.02    0.19    0.01    0.01      112       35       92     66
  27    1     0.04   0.20   0.18    0.60      33 M     39 M    0.15    0.39    0.09    0.11     5264     7104        7     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.46   0.14    0.62     210 M    262 M    0.20    0.43    0.02    0.03    34552    17039     3835     59
 SKT    1     0.05   0.37   0.15    0.65     346 M    405 M    0.14    0.33    0.05    0.05    35560    62248      762     56
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.41   0.14    0.64     557 M    667 M    0.17    0.37    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:   40 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 22.58 %

 C1 core residency: 53.56 %; C3 core residency: 3.82 %; C6 core residency: 20.03 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.41 => corresponds to 10.36 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.49 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       26 G     26 G   |   27%    27%   
 SKT    1       10 G     10 G   |   10%    10%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   72 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    42.66    19.13     244.54      44.74         113.00
 SKT   1    51.23    30.87     245.85      51.72         111.84
---------------------------------------------------------------------------------------------------------------
       *    93.89    50.00     490.39      96.46         112.27
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility perl: warning: Setting locale failed.
 ($Format:%ci ID=%h$)
perl: warning: Please check that your locale settings:

 This utility measures memory bandwidth per channel or per DIMM rank in real-time	LANGUAGE = "en_US:en,",

	LC_ALL = (unset),

	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7585
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  2084.02 --||-- Mem Ch  0: Reads (MB/s):  2571.67 --|
|--            Writes(MB/s):   923.39 --||--            Writes(MB/s):  1546.56 --|
|-- Mem Ch  1: Reads (MB/s):  2086.23 --||-- Mem Ch  1: Reads (MB/s):  2576.61 --|
|--            Writes(MB/s):   927.61 --||--            Writes(MB/s):  1548.97 --|
|-- Mem Ch  2: Reads (MB/s):  2089.09 --||-- Mem Ch  2: Reads (MB/s):  2579.14 --|
|--            Writes(MB/s):   923.36 --||--            Writes(MB/s):  1545.60 --|
|-- Mem Ch  3: Reads (MB/s):  2093.14 --||-- Mem Ch  3: Reads (MB/s):  2595.13 --|
|--            Writes(MB/s):   926.86 --||--            Writes(MB/s):  1552.54 --|
|-- NODE 0 Mem Read (MB/s) :  8352.48 --||-- NODE 1 Mem Read (MB/s) : 10322.55 --|
|-- NODE 0 Mem Write(MB/s) :  3701.22 --||-- NODE 1 Mem Write(MB/s) :  6193.67 --|
|-- NODE 0 P. Write (T/s):     133689 --||-- NODE 1 P. Write (T/s):     143164 --|
|-- NODE 0 Memory (MB/s):    12053.71 --||-- NODE 1 Memory (MB/s):    16516.22 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      18675.04                --|
            |--                System Write Throughput(MB/s):       9894.89                --|
            |--               System Memory Throughput(MB/s):      28569.93                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 765a
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8580          72      16 M   115 M    264       0     705 K
 1     201 M        12      16 M   128 M    836 K     0     519 K
-----------------------------------------------------------------------
 *     201 M        84      32 M   243 M    837 K     0    1224 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.48        Core1: 29.12        
Core2: 25.97        Core3: 19.85        
Core4: 26.79        Core5: 36.67        
Core6: 28.86        Core7: 19.87        
Core8: 26.47        Core9: 38.21        
Core10: 17.75        Core11: 34.76        
Core12: 36.90        Core13: 19.97        
Core14: 30.13        Core15: 32.66        
Core16: 18.21        Core17: 28.95        
Core18: 18.98        Core19: 29.72        
Core20: 19.69        Core21: 28.12        
Core22: 18.36        Core23: 21.37        
Core24: 26.88        Core25: 20.28        
Core26: 42.43        Core27: 20.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.75
Socket1: 22.28
DDR read Latency(ns)
Socket0: 1411.23
Socket1: 1229.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.51        Core1: 28.98        
Core2: 23.35        Core3: 21.73        
Core4: 21.95        Core5: 37.79        
Core6: 20.52        Core7: 21.73        
Core8: 27.37        Core9: 36.78        
Core10: 20.25        Core11: 37.38        
Core12: 40.23        Core13: 21.85        
Core14: 29.87        Core15: 28.00        
Core16: 19.96        Core17: 24.23        
Core18: 18.30        Core19: 28.90        
Core20: 19.58        Core21: 28.28        
Core22: 18.36        Core23: 21.02        
Core24: 27.12        Core25: 21.27        
Core26: 28.72        Core27: 20.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.09
Socket1: 22.79
DDR read Latency(ns)
Socket0: 1377.96
Socket1: 1150.46
irq_total: 264066.933843936
cpu_total: 19.18
cpu_0: 33.18
cpu_1: 7.71
cpu_2: 11.37
cpu_3: 30.39
cpu_4: 37.30
cpu_5: 0.13
cpu_6: 5.45
cpu_7: 26.46
cpu_8: 5.25
cpu_9: 5.85
cpu_10: 27.59
cpu_11: 0.07
cpu_12: 4.52
cpu_13: 33.44
cpu_14: 11.77
cpu_15: 5.52
cpu_16: 23.74
cpu_17: 33.51
cpu_18: 31.85
cpu_19: 5.32
cpu_20: 30.05
cpu_21: 35.24
cpu_22: 24.67
cpu_23: 31.91
cpu_24: 12.37
cpu_25: 28.52
cpu_26: 5.32
cpu_27: 28.39
enp130s0f0_rx_packets_phy: 69650
enp130s0f1_rx_packets_phy: 54157
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 123807
enp130s0f0_tx_bytes_phy: 6369083721
enp130s0f1_tx_bytes_phy: 6366157717
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12735241438
enp130s0f0_rx_bytes_phy: 4875516
enp130s0f1_rx_bytes_phy: 3790965
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 8666481
enp130s0f0_rx_bytes: 4596981
enp130s0f1_rx_bytes: 3574042
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 8171023
enp130s0f0_tx_packets: 706259
enp130s0f1_tx_packets: 705940
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1412199
enp130s0f0_rx_packets: 69651
enp130s0f1_rx_packets: 54152
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 123803
enp130s0f0_tx_bytes: 6366219208
enp130s0f1_tx_bytes: 6363349642
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12729568850
enp130s0f0_tx_packets_phy: 706263
enp130s0f1_tx_packets_phy: 705939
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1412202


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.02        Core1: 27.74        
Core2: 23.21        Core3: 22.20        
Core4: 22.19        Core5: 36.32        
Core6: 22.01        Core7: 21.96        
Core8: 26.82        Core9: 36.47        
Core10: 19.71        Core11: 23.82        
Core12: 28.12        Core13: 22.10        
Core14: 29.54        Core15: 28.36        
Core16: 19.74        Core17: 22.70        
Core18: 18.23        Core19: 29.42        
Core20: 19.35        Core21: 27.69        
Core22: 18.21        Core23: 22.13        
Core24: 27.46        Core25: 21.22        
Core26: 29.12        Core27: 20.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.19
Socket1: 22.84
DDR read Latency(ns)
Socket0: 1415.43
Socket1: 1110.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.91        Core1: 28.32        
Core2: 18.54        Core3: 22.02        
Core4: 20.84        Core5: 42.06        
Core6: 28.75        Core7: 22.60        
Core8: 27.08        Core9: 39.48        
Core10: 20.76        Core11: 40.91        
Core12: 36.66        Core13: 22.08        
Core14: 30.04        Core15: 29.26        
Core16: 20.53        Core17: 22.87        
Core18: 18.48        Core19: 30.84        
Core20: 19.27        Core21: 28.17        
Core22: 18.07        Core23: 22.23        
Core24: 28.71        Core25: 20.90        
Core26: 34.94        Core27: 21.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.24
Socket1: 22.97
DDR read Latency(ns)
Socket0: 1373.51
Socket1: 1129.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.40        Core1: 28.06        
Core2: 18.23        Core3: 22.30        
Core4: 20.16        Core5: 41.23        
Core6: 28.79        Core7: 22.26        
Core8: 27.26        Core9: 36.40        
Core10: 21.33        Core11: 38.18        
Core12: 38.43        Core13: 22.42        
Core14: 29.88        Core15: 28.51        
Core16: 21.25        Core17: 23.06        
Core18: 18.57        Core19: 27.12        
Core20: 19.84        Core21: 28.40        
Core22: 17.94        Core23: 21.33        
Core24: 26.93        Core25: 21.19        
Core26: 35.43        Core27: 20.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.27
Socket1: 22.93
DDR read Latency(ns)
Socket0: 1363.25
Socket1: 1130.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.55        Core1: 27.74        
Core2: 21.77        Core3: 20.53        
Core4: 17.20        Core5: 35.47        
Core6: 25.27        Core7: 21.36        
Core8: 29.09        Core9: 34.73        
Core10: 26.32        Core11: 36.75        
Core12: 36.53        Core13: 21.43        
Core14: 29.15        Core15: 28.08        
Core16: 25.24        Core17: 21.03        
Core18: 17.56        Core19: 29.91        
Core20: 18.58        Core21: 27.93        
Core22: 17.16        Core23: 22.70        
Core24: 26.43        Core25: 22.35        
Core26: 34.65        Core27: 21.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.33
Socket1: 22.57
DDR read Latency(ns)
Socket0: 1564.41
Socket1: 1069.79
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 30715
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414637454; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414642822; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207389205; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207389205; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207391730; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207391730; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207394580; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207394580; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207397162; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207397162; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006181252; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4808846; Consumed Joules: 293.51; Watts: 48.88; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 3490818; Consumed DRAM Joules: 53.41; DRAM Watts: 8.89
S1P0; QPIClocks: 14414696894; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414700734; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207443277; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207443277; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207457051; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207457051; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207458616; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207458616; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207459615; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207459615; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006261694; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4823214; Consumed Joules: 294.39; Watts: 49.02; Thermal headroom below TjMax: 56
S1; Consumed DRAM energy units: 4065270; Consumed DRAM Joules: 62.20; DRAM Watts: 10.36
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 78cc
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.12   0.44   0.27    0.72      30 M     39 M    0.23    0.40    0.02    0.03     3248     3030      117     66
   1    1     0.05   0.69   0.08    0.60    2703 K   3569 K    0.24    0.30    0.00    0.01      336      220       84     63
   2    0     0.08   0.76   0.10    0.60    3539 K   4906 K    0.28    0.45    0.00    0.01      672       41      809     65
   3    1     0.07   0.33   0.22    0.66      36 M     43 M    0.16    0.36    0.05    0.06     3416     6603        8     64
   4    0     0.16   0.46   0.35    0.82      35 M     45 M    0.22    0.38    0.02    0.03     4032     3277      250     66
   5    1     0.00   0.29   0.00    0.60      44 K     62 K    0.29    0.06    0.02    0.03       56        9        2     64
   6    0     0.05   0.76   0.06    0.60    1476 K   1983 K    0.26    0.27    0.00    0.00      280       40       21     66
   7    1     0.02   0.16   0.15    0.60      36 M     40 M    0.11    0.33    0.15    0.17     2968     5561        9     63
   8    0     0.03   0.58   0.05    0.61    2272 K   4133 K    0.45    0.20    0.01    0.01      280       90       43     65
   9    1     0.05   0.74   0.06    0.60    2873 K   3026 K    0.05    0.17    0.01    0.01      616       68       26     63
  10    0     0.05   0.29   0.18    0.60      29 M     35 M    0.19    0.41    0.05    0.07     5544     3160       88     64
  11    1     0.00   0.61   0.00    0.60      73 K     91 K    0.20    0.17    0.01    0.02      168        4        0     62
  12    0     0.05   0.76   0.06    0.60    1594 K   2094 K    0.24    0.33    0.00    0.00      168      276       11     66
  13    1     0.09   0.35   0.26    0.70      39 M     47 M    0.16    0.35    0.04    0.05     3472     6201      172     63
  14    0     0.08   0.70   0.11    0.60    5771 K   6388 K    0.10    0.38    0.01    0.01      224      223      191     66
  15    1     0.05   0.75   0.07    0.60    3508 K   3675 K    0.05    0.28    0.01    0.01      168      105      121     62
  16    0     0.03   0.20   0.15    0.60      27 M     33 M    0.15    0.42    0.09    0.11     5096     3128        2     66
  17    1     0.09   0.38   0.24    0.69      42 M     49 M    0.15    0.31    0.05    0.05     5824     6453      236     62
  18    0     0.08   0.37   0.23    0.65      26 M     33 M    0.23    0.47    0.03    0.04     5096     3311      334     66
  19    1     0.05   0.75   0.06    0.61    2177 K   2479 K    0.12    0.23    0.00    0.01      168      208        1     63
  20    0     0.06   0.32   0.20    0.61      25 M     32 M    0.22    0.47    0.04    0.05     4816     2923      206     66
  21    1     0.06   0.25   0.25    0.70      65 M     72 M    0.11    0.23    0.10    0.11     3976     9787       78     64
  22    0     0.03   0.18   0.16    0.60      22 M     27 M    0.18    0.49    0.08    0.09     4368     3126        3     66
  23    1     0.06   0.27   0.21    0.63      36 M     44 M    0.17    0.37    0.06    0.08     4592     6789       79     64
  24    0     0.09   0.74   0.12    0.60    4325 K   5112 K    0.15    0.48    0.00    0.01      280       69       73     66
  25    1     0.03   0.18   0.18    0.60      35 M     40 M    0.13    0.38    0.11    0.13     4032     7565        6     64
  26    0     0.05   0.70   0.06    0.61    2483 K   2818 K    0.12    0.23    0.01    0.01      168       41       99     66
  27    1     0.03   0.18   0.18    0.60      34 M     40 M    0.14    0.39    0.11    0.13     5544     6636        8     64
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.45   0.15    0.65     218 M    275 M    0.21    0.43    0.02    0.03    34272    22735     2247     59
 SKT    1     0.05   0.34   0.14    0.64     337 M    391 M    0.14    0.33    0.05    0.06    35336    56209      830     56
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.40   0.15    0.65     556 M    667 M    0.17    0.37    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:   40 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 22.40 %

 C1 core residency: 55.81 %; C3 core residency: 3.21 %; C6 core residency: 18.57 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.40 => corresponds to 9.89 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.44 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       26 G     26 G   |   27%    27%   
 SKT    1       10 G     10 G   |   10%    10%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   73 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    43.31    19.66     247.93      45.24         113.09
 SKT   1    50.40    30.38     246.16      51.56         111.98
---------------------------------------------------------------------------------------------------------------
       *    93.70    50.05     494.09      96.80         112.40
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 79b3
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  1819.95 --||-- Mem Ch  0: Reads (MB/s):  2940.65 --|
|--            Writes(MB/s):   709.61 --||--            Writes(MB/s):  1726.68 --|
|-- Mem Ch  1: Reads (MB/s):  1827.51 --||-- Mem Ch  1: Reads (MB/s):  2947.22 --|
|--            Writes(MB/s):   713.63 --||--            Writes(MB/s):  1730.73 --|
|-- Mem Ch  2: Reads (MB/s):  1832.40 --||-- Mem Ch  2: Reads (MB/s):  2951.13 --|
|--            Writes(MB/s):   708.56 --||--            Writes(MB/s):  1727.09 --|
|-- Mem Ch  3: Reads (MB/s):  1837.15 --||-- Mem Ch  3: Reads (MB/s):  2965.07 --|
|--            Writes(MB/s):   713.36 --||--            Writes(MB/s):  1734.66 --|
|-- NODE 0 Mem Read (MB/s) :  7317.01 --||-- NODE 1 Mem Read (MB/s) : 11804.07 --|
|-- NODE 0 Mem Write(MB/s) :  2845.16 --||-- NODE 1 Mem Write(MB/s) :  6919.17 --|
|-- NODE 0 P. Write (T/s):     131322 --||-- NODE 1 P. Write (T/s):     146931 --|
|-- NODE 0 Memory (MB/s):    10162.17 --||-- NODE 1 Memory (MB/s):    18723.24 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      19121.08                --|
            |--                System Write Throughput(MB/s):       9764.33                --|
            |--               System Memory Throughput(MB/s):      28885.40                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7a8a
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8796         156      12 M   103 M    324       0     628 K
 1     202 M        12      20 M   140 M    871 K     0     706 K
-----------------------------------------------------------------------
 *     202 M       168      32 M   243 M    871 K     0    1334 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.30        Core1: 29.18        
Core2: 36.21        Core3: 22.17        
Core4: 23.64        Core5: 34.88        
Core6: 16.03        Core7: 22.80        
Core8: 35.02        Core9: 26.30        
Core10: 17.68        Core11: 29.78        
Core12: 33.89        Core13: 21.82        
Core14: 31.74        Core15: 31.91        
Core16: 16.90        Core17: 22.70        
Core18: 16.23        Core19: 24.80        
Core20: 16.56        Core21: 22.63        
Core22: 26.88        Core23: 21.84        
Core24: 26.49        Core25: 23.62        
Core26: 35.05        Core27: 22.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.07
Socket1: 22.92
DDR read Latency(ns)
Socket0: 1681.13
Socket1: 940.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.43        Core1: 29.22        
Core2: 33.91        Core3: 22.45        
Core4: 24.19        Core5: 34.74        
Core6: 16.12        Core7: 22.42        
Core8: 38.09        Core9: 25.75        
Core10: 16.98        Core11: 29.77        
Core12: 27.89        Core13: 22.01        
Core14: 29.68        Core15: 30.54        
Core16: 16.51        Core17: 22.82        
Core18: 16.08        Core19: 22.98        
Core20: 16.28        Core21: 22.03        
Core22: 27.33        Core23: 22.39        
Core24: 25.97        Core25: 23.70        
Core26: 32.80        Core27: 23.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.82
Socket1: 22.91
DDR read Latency(ns)
Socket0: 1717.60
Socket1: 936.22
irq_total: 271019.20987153
cpu_total: 19.59
cpu_0: 25.66
cpu_1: 19.75
cpu_2: 14.89
cpu_3: 31.12
cpu_4: 25.86
cpu_5: 0.40
cpu_6: 8.05
cpu_7: 27.66
cpu_8: 0.07
cpu_9: 10.11
cpu_10: 26.40
cpu_11: 4.26
cpu_12: 6.18
cpu_13: 37.03
cpu_14: 6.52
cpu_15: 14.30
cpu_16: 24.00
cpu_17: 32.31
cpu_18: 23.60
cpu_19: 5.05
cpu_20: 24.53
cpu_21: 43.88
cpu_22: 23.87
cpu_23: 34.84
cpu_24: 12.50
cpu_25: 30.25
cpu_26: 5.98
cpu_27: 29.45
enp130s0f0_tx_packets: 709996
enp130s0f1_tx_packets: 709649
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1419645
enp130s0f0_rx_bytes: 4266737
enp130s0f1_rx_bytes: 5388939
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 9655676
enp130s0f0_tx_packets_phy: 709995
enp130s0f1_tx_packets_phy: 709651
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1419646
enp130s0f0_tx_bytes_phy: 6402736458
enp130s0f1_tx_bytes_phy: 6399637327
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12802373785
enp130s0f0_tx_bytes: 6399911103
enp130s0f1_tx_bytes: 6396779542
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12796690645
enp130s0f0_rx_bytes_phy: 4525495
enp130s0f1_rx_bytes_phy: 5715838
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 10241333
enp130s0f0_rx_packets: 64647
enp130s0f1_rx_packets: 81650
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 146297
enp130s0f0_rx_packets_phy: 64649
enp130s0f1_rx_packets_phy: 81655
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 146304


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.10        Core1: 29.15        
Core2: 34.48        Core3: 21.97        
Core4: 24.22        Core5: 26.57        
Core6: 16.19        Core7: 22.11        
Core8: 29.22        Core9: 25.45        
Core10: 17.26        Core11: 29.54        
Core12: 28.82        Core13: 21.70        
Core14: 29.93        Core15: 30.82        
Core16: 16.26        Core17: 22.67        
Core18: 16.02        Core19: 22.76        
Core20: 16.30        Core21: 22.56        
Core22: 27.40        Core23: 22.06        
Core24: 25.89        Core25: 24.18        
Core26: 32.84        Core27: 23.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.88
Socket1: 22.89
DDR read Latency(ns)
Socket0: 1732.80
Socket1: 930.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.53        Core1: 28.99        
Core2: 34.62        Core3: 21.73        
Core4: 24.60        Core5: 35.82        
Core6: 16.25        Core7: 22.66        
Core8: 33.34        Core9: 25.91        
Core10: 17.69        Core11: 29.86        
Core12: 29.02        Core13: 21.41        
Core14: 31.71        Core15: 31.21        
Core16: 16.32        Core17: 22.44        
Core18: 16.07        Core19: 24.21        
Core20: 16.38        Core21: 22.58        
Core22: 26.45        Core23: 22.71        
Core24: 26.42        Core25: 24.39        
Core26: 35.06        Core27: 23.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.98
Socket1: 22.96
DDR read Latency(ns)
Socket0: 1727.22
Socket1: 929.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.36        Core1: 28.86        
Core2: 35.06        Core3: 21.83        
Core4: 24.48        Core5: 34.62        
Core6: 16.11        Core7: 22.36        
Core8: 34.24        Core9: 25.61        
Core10: 17.33        Core11: 29.65        
Core12: 29.16        Core13: 22.16        
Core14: 31.72        Core15: 31.21        
Core16: 16.25        Core17: 22.84        
Core18: 15.95        Core19: 23.31        
Core20: 16.20        Core21: 22.56        
Core22: 27.39        Core23: 22.27        
Core24: 25.76        Core25: 23.48        
Core26: 33.24        Core27: 23.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.87
Socket1: 22.94
DDR read Latency(ns)
Socket0: 1703.42
Socket1: 932.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.89        Core1: 28.85        
Core2: 35.04        Core3: 22.47        
Core4: 23.92        Core5: 36.35        
Core6: 15.85        Core7: 22.37        
Core8: 39.98        Core9: 25.63        
Core10: 17.00        Core11: 29.71        
Core12: 28.77        Core13: 22.02        
Core14: 30.45        Core15: 30.72        
Core16: 16.39        Core17: 22.04        
Core18: 16.23        Core19: 22.78        
Core20: 16.40        Core21: 22.65        
Core22: 27.57        Core23: 22.36        
Core24: 25.69        Core25: 23.46        
Core26: 34.76        Core27: 23.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.90
Socket1: 22.89
DDR read Latency(ns)
Socket0: 1727.52
Socket1: 935.25
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 31786
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411820630; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411825798; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205977609; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205977609; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205982807; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205982807; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205987664; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205987664; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206001810; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206001810; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005022726; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4677268; Consumed Joules: 285.48; Watts: 47.54; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 3284263; Consumed DRAM Joules: 50.25; DRAM Watts: 8.37
S1P0; QPIClocks: 14411896366; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411899510; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206039575; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206039575; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206048192; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206048192; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206049520; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206049520; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206046980; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206046980; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005052964; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5016828; Consumed Joules: 306.20; Watts: 50.99; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 4264941; Consumed DRAM Joules: 65.25; DRAM Watts: 10.87
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7cfc
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.06   0.40   0.15    0.60      28 M     32 M    0.12    0.30    0.05    0.05     3360     1330      101     66
   1    1     0.12   0.73   0.17    0.60    8710 K     11 M    0.21    0.39    0.01    0.01      448     4844      134     64
   2    0     0.09   0.68   0.13    0.60    8266 K   8655 K    0.05    0.34    0.01    0.01      336       73     5265     65
   3    1     0.08   0.32   0.24    0.67      38 M     47 M    0.18    0.35    0.05    0.06     3472     6748       43     64
   4    0     0.07   0.38   0.19    0.61      16 M     23 M    0.30    0.55    0.02    0.03     5376     2117       41     66
   5    1     0.00   0.25   0.01    0.60     161 K    312 K    0.48    0.09    0.01    0.02        0       16       10     64
   6    0     0.05   0.77   0.07    0.60    2264 K   2644 K    0.14    0.31    0.00    0.00      224       48       14     66
   7    1     0.02   0.15   0.10    0.60      32 M     35 M    0.09    0.23    0.21    0.23     2240     4233        9     63
   8    0     0.00   0.30   0.00    0.60      47 K     70 K    0.32    0.09    0.02    0.03      112        9        0     66
   9    1     0.08   0.79   0.10    0.60    3273 K   4286 K    0.24    0.40    0.00    0.01      392      116       35     62
  10    0     0.06   0.33   0.18    0.60      17 M     24 M    0.27    0.55    0.03    0.04     4648     2030      123     65
  11    1     0.03   0.62   0.05    0.60    1749 K   3260 K    0.46    0.26    0.01    0.01      336       24       53     62
  12    0     0.05   0.74   0.07    0.60    2381 K   2743 K    0.13    0.29    0.00    0.01      112      229       12     66
  13    1     0.14   0.41   0.35    0.81      44 M     55 M    0.19    0.34    0.03    0.04     2968     6626      195     62
  14    0     0.05   0.71   0.07    0.60    3065 K   3385 K    0.09    0.30    0.01    0.01       56      116       14     66
  15    1     0.09   0.74   0.13    0.60    7492 K   8320 K    0.10    0.38    0.01    0.01      280      217      171     61
  16    0     0.04   0.23   0.15    0.60      16 M     21 M    0.24    0.58    0.04    0.06     4648     2018        3     66
  17    1     0.08   0.33   0.25    0.68      43 M     51 M    0.16    0.33    0.05    0.06     5432     6867       76     62
  18    0     0.03   0.22   0.15    0.60      14 M     19 M    0.26    0.60    0.04    0.06     5488     1987        0     66
  19    1     0.05   0.80   0.06    0.60    1668 K   2133 K    0.22    0.31    0.00    0.00       56      226        2     62
  20    0     0.03   0.22   0.15    0.60      15 M     20 M    0.27    0.58    0.05    0.06     6104     1966        5     66
  21    1     0.10   0.23   0.42    0.91      69 M     82 M    0.16    0.29    0.07    0.08     7168    10937       56     62
  22    0     0.09   0.51   0.17    0.60      30 M     34 M    0.12    0.31    0.03    0.04     2520     1413      226     67
  23    1     0.10   0.37   0.28    0.73      44 M     52 M    0.15    0.33    0.04    0.05     4032     6911      207     64
  24    0     0.09   0.75   0.13    0.60    4406 K   5419 K    0.19    0.47    0.00    0.01      280       71       80     67
  25    1     0.03   0.19   0.19    0.60      40 M     46 M    0.13    0.34    0.12    0.13     4480     7759       59     64
  26    0     0.05   0.73   0.07    0.60    2585 K   2883 K    0.10    0.25    0.01    0.01      168       33      107     67
  27    1     0.03   0.17   0.18    0.60      41 M     47 M    0.13    0.34    0.13    0.15     3528     6884        7     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.46   0.12    0.60     162 M    202 M    0.20    0.48    0.02    0.03    33432    13440     5991     59
 SKT    1     0.07   0.38   0.18    0.69     378 M    448 M    0.16    0.32    0.04    0.05    34832    62408     1057     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.41   0.15    0.65     540 M    650 M    0.17    0.38    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   42 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 22.98 %

 C1 core residency: 53.89 %; C3 core residency: 2.69 %; C6 core residency: 20.43 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.41 => corresponds to 10.27 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.54 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       25 G     25 G   |   26%    26%   
 SKT    1       10 G     10 G   |   10%    10%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   71 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    37.86    14.20     240.60      42.71         114.34
 SKT   1    55.85    33.25     255.44      53.39         111.87
---------------------------------------------------------------------------------------------------------------
       *    93.71    47.45     496.04      96.11         112.59
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",

	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7de0
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  2248.81 --||-- Mem Ch  0: Reads (MB/s):  2166.84 --|
|--            Writes(MB/s):   945.22 --||--            Writes(MB/s):  1328.16 --|
|-- Mem Ch  1: Reads (MB/s):  2252.65 --||-- Mem Ch  1: Reads (MB/s):  2173.91 --|
|--            Writes(MB/s):   946.13 --||--            Writes(MB/s):  1331.28 --|
|-- Mem Ch  2: Reads (MB/s):  2256.92 --||-- Mem Ch  2: Reads (MB/s):  2178.02 --|
|--            Writes(MB/s):   944.23 --||--            Writes(MB/s):  1328.42 --|
|-- Mem Ch  3: Reads (MB/s):  2263.43 --||-- Mem Ch  3: Reads (MB/s):  2190.89 --|
|--            Writes(MB/s):   945.24 --||--            Writes(MB/s):  1335.68 --|
|-- NODE 0 Mem Read (MB/s) :  9021.80 --||-- NODE 1 Mem Read (MB/s) :  8709.66 --|
|-- NODE 0 Mem Write(MB/s) :  3780.83 --||-- NODE 1 Mem Write(MB/s) :  5323.54 --|
|-- NODE 0 P. Write (T/s):     134319 --||-- NODE 1 P. Write (T/s):     139141 --|
|-- NODE 0 Memory (MB/s):    12802.63 --||-- NODE 1 Memory (MB/s):    14033.21 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      17731.46                --|
            |--                System Write Throughput(MB/s):       9104.37                --|
            |--               System Memory Throughput(MB/s):      26835.83                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7eb5
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8628          60      17 M   114 M     12      36     664 K
 1     202 M        12      19 M   132 M   1007 K    36     674 K
-----------------------------------------------------------------------
 *     202 M        72      37 M   246 M   1007 K    72    1339 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.71        Core1: 28.96        
Core2: 34.52        Core3: 19.88        
Core4: 19.03        Core5: 29.52        
Core6: 21.68        Core7: 20.14        
Core8: 37.44        Core9: 32.92        
Core10: 27.25        Core11: 31.38        
Core12: 33.78        Core13: 28.53        
Core14: 24.77        Core15: 33.78        
Core16: 18.97        Core17: 20.93        
Core18: 19.47        Core19: 30.57        
Core20: 17.95        Core21: 27.83        
Core22: 19.60        Core23: 20.93        
Core24: 28.24        Core25: 20.89        
Core26: 40.13        Core27: 20.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.23
Socket1: 22.73
DDR read Latency(ns)
Socket0: 1416.56
Socket1: 1187.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.43        Core1: 28.88        
Core2: 34.60        Core3: 19.31        
Core4: 18.82        Core5: 29.51        
Core6: 21.75        Core7: 20.10        
Core8: 41.54        Core9: 29.48        
Core10: 27.68        Core11: 31.51        
Core12: 31.43        Core13: 29.10        
Core14: 24.52        Core15: 32.36        
Core16: 19.08        Core17: 21.23        
Core18: 18.46        Core19: 30.70        
Core20: 18.36        Core21: 27.55        
Core22: 20.26        Core23: 20.74        
Core24: 29.38        Core25: 20.76        
Core26: 38.62        Core27: 21.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.20
Socket1: 22.67
DDR read Latency(ns)
Socket0: 1427.41
Socket1: 1182.92
irq_total: 273505.581705173
cpu_total: 19.68
cpu_0: 31.58
cpu_1: 14.83
cpu_2: 6.65
cpu_3: 33.71
cpu_4: 30.19
cpu_5: 10.57
cpu_6: 11.77
cpu_7: 28.72
cpu_8: 0.20
cpu_9: 6.65
cpu_10: 21.94
cpu_11: 6.25
cpu_12: 6.65
cpu_13: 24.93
cpu_14: 18.95
cpu_15: 6.45
cpu_16: 30.92
cpu_17: 24.73
cpu_18: 25.80
cpu_19: 11.50
cpu_20: 24.27
cpu_21: 35.51
cpu_22: 31.32
cpu_23: 31.45
cpu_24: 10.97
cpu_25: 31.45
cpu_26: 4.85
cpu_27: 28.39
enp130s0f0_tx_bytes: 6381100292
enp130s0f1_tx_bytes: 6381231546
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12762331838
enp130s0f0_rx_packets_phy: 77208
enp130s0f1_rx_packets_phy: 86678
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 163886
enp130s0f0_tx_packets: 707909
enp130s0f1_tx_packets: 707924
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1415833
enp130s0f0_rx_bytes_phy: 5404616
enp130s0f1_rx_bytes_phy: 6067412
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 11472028
enp130s0f0_tx_bytes_phy: 6383913109
enp130s0f1_tx_bytes_phy: 6384155488
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12768068597
enp130s0f0_rx_bytes: 5095847
enp130s0f1_rx_bytes: 5720191
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 10816038
enp130s0f0_rx_packets: 77209
enp130s0f1_rx_packets: 86669
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 163878
enp130s0f0_tx_packets_phy: 707907
enp130s0f1_tx_packets_phy: 707934
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1415841


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.70        Core1: 27.96        
Core2: 32.03        Core3: 19.36        
Core4: 19.31        Core5: 29.12        
Core6: 21.93        Core7: 19.39        
Core8: 39.00        Core9: 29.22        
Core10: 27.55        Core11: 31.51        
Core12: 30.51        Core13: 29.20        
Core14: 23.90        Core15: 32.25        
Core16: 18.63        Core17: 20.96        
Core18: 18.39        Core19: 28.83        
Core20: 18.30        Core21: 27.73        
Core22: 20.36        Core23: 20.94        
Core24: 27.87        Core25: 21.96        
Core26: 38.90        Core27: 20.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.22
Socket1: 22.68
DDR read Latency(ns)
Socket0: 1439.39
Socket1: 1171.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.90        Core1: 28.00        
Core2: 32.96        Core3: 20.21        
Core4: 18.73        Core5: 29.41        
Core6: 22.34        Core7: 19.92        
Core8: 41.89        Core9: 29.45        
Core10: 27.29        Core11: 31.56        
Core12: 33.65        Core13: 28.62        
Core14: 24.94        Core15: 32.68        
Core16: 19.09        Core17: 21.42        
Core18: 19.21        Core19: 30.06        
Core20: 17.90        Core21: 27.86        
Core22: 19.60        Core23: 20.67        
Core24: 26.16        Core25: 21.31        
Core26: 33.83        Core27: 20.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.15
Socket1: 22.81
DDR read Latency(ns)
Socket0: 1413.46
Socket1: 1184.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.70        Core1: 27.87        
Core2: 33.02        Core3: 19.86        
Core4: 18.66        Core5: 29.85        
Core6: 21.99        Core7: 20.11        
Core8: 39.04        Core9: 30.21        
Core10: 27.61        Core11: 31.22        
Core12: 31.83        Core13: 29.03        
Core14: 24.30        Core15: 32.45        
Core16: 18.72        Core17: 20.74        
Core18: 18.81        Core19: 30.25        
Core20: 18.39        Core21: 27.46        
Core22: 19.46        Core23: 20.90        
Core24: 28.44        Core25: 21.16        
Core26: 32.83        Core27: 20.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.07
Socket1: 22.71
DDR read Latency(ns)
Socket0: 1421.97
Socket1: 1178.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.32        Core1: 28.04        
Core2: 30.19        Core3: 20.02        
Core4: 18.88        Core5: 27.80        
Core6: 21.32        Core7: 19.95        
Core8: 37.86        Core9: 29.67        
Core10: 27.79        Core11: 31.32        
Core12: 31.24        Core13: 29.04        
Core14: 26.24        Core15: 32.34        
Core16: 19.30        Core17: 20.79        
Core18: 18.77        Core19: 25.93        
Core20: 18.33        Core21: 27.96        
Core22: 20.37        Core23: 20.83        
Core24: 32.84        Core25: 21.56        
Core26: 31.65        Core27: 20.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.29
Socket1: 22.81
DDR read Latency(ns)
Socket0: 1421.85
Socket1: 1172.99
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000
 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 386
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414953738; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414959266; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207543939; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207543939; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207560687; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207560687; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207565505; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207565505; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207569525; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207569525; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006312990; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4690469; Consumed Joules: 286.28; Watts: 47.67; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 3341266; Consumed DRAM Joules: 51.12; DRAM Watts: 8.51
S1P0; QPIClocks: 14414988114; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414991074; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207593803; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207593803; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207594318; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207594318; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207587369; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207587369; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207587859; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207587859; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006342310; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4989751; Consumed Joules: 304.55; Watts: 50.71; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 4133098; Consumed DRAM Joules: 63.24; DRAM Watts: 10.53
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 25a
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.08   0.36   0.21    0.64      30 M     37 M    0.18    0.40    0.04    0.05     4480     2474      161     66
   1    1     0.10   0.75   0.13    0.60    5435 K   6822 K    0.20    0.41    0.01    0.01      112      256       82     63
   2    0     0.05   0.70   0.07    0.60    2933 K   3235 K    0.09    0.27    0.01    0.01      336        3      115     65
   3    1     0.09   0.36   0.26    0.70      38 M     47 M    0.17    0.34    0.04    0.05     3248     6711       51     63
   4    0     0.07   0.35   0.19    0.62      28 M     34 M    0.18    0.41    0.04    0.05     4480     2745       13     66
   5    1     0.06   0.75   0.08    0.60    5103 K   7370 K    0.31    0.28    0.01    0.01      224       64      110     64
   6    0     0.08   0.83   0.10    0.60    3129 K   4608 K    0.32    0.44    0.00    0.01      336      107       18     66
   7    1     0.03   0.19   0.17    0.60      36 M     42 M    0.13    0.34    0.11    0.13     3864     6228       66     63
   8    0     0.00   0.24   0.00    0.60      83 K    133 K    0.38    0.08    0.02    0.03      168       10        0     66
   9    1     0.05   0.75   0.06    0.60    2469 K   2933 K    0.16    0.22    0.01    0.01      168       84       15     62
  10    0     0.06   0.33   0.19    0.61      30 M     37 M    0.19    0.37    0.05    0.06     4312     2768      112     64
  11    1     0.04   0.70   0.05    0.60    2531 K   3623 K    0.30    0.27    0.01    0.01      112      106        4     62
  12    0     0.04   0.72   0.06    0.60    2631 K   2908 K    0.10    0.27    0.01    0.01       56      116       64     66
  13    1     0.11   0.39   0.27    0.73      41 M     49 M    0.16    0.32    0.04    0.05     4592     5967       38     62
  14    0     0.12   0.80   0.15    0.60    7420 K   9230 K    0.20    0.45    0.01    0.01      392      352      124     66
  15    1     0.05   0.73   0.07    0.60    3868 K   4065 K    0.05    0.25    0.01    0.01      168      200       45     61
  16    0     0.07   0.38   0.20    0.62      30 M     37 M    0.18    0.40    0.04    0.05     3976     2556      180     65
  17    1     0.03   0.19   0.17    0.60      38 M     44 M    0.12    0.33    0.13    0.14     4088     6667        8     62
  18    0     0.03   0.21   0.16    0.60      22 M     28 M    0.20    0.49    0.07    0.08     4200     3088        0     67
  19    1     0.07   0.79   0.09    0.60    4839 K   5596 K    0.14    0.34    0.01    0.01      280      198      101     63
  20    0     0.03   0.19   0.16    0.60      20 M     25 M    0.20    0.51    0.07    0.09     5712     2553        0     66
  21    1     0.07   0.27   0.26    0.71      64 M     72 M    0.11    0.23    0.09    0.10     4872     9276       98     63
  22    0     0.08   0.36   0.22    0.64      26 M     34 M    0.23    0.45    0.03    0.04     4648     2677      194     66
  23    1     0.08   0.33   0.23    0.66      36 M     44 M    0.18    0.37    0.05    0.06     5544     6746       69     64
  24    0     0.09   0.80   0.12    0.60    4848 K   5960 K    0.19    0.42    0.01    0.01      168       35      145     67
  25    1     0.06   0.28   0.22    0.63      37 M     45 M    0.18    0.36    0.06    0.07     4872     6656       11     63
  26    0     0.04   0.69   0.06    0.60    3476 K   3567 K    0.03    0.20    0.01    0.01      168       52      104     66
  27    1     0.03   0.19   0.18    0.61      35 M     41 M    0.14    0.38    0.10    0.12     4928     6653        5     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.45   0.14    0.61     213 M    264 M    0.19    0.43    0.02    0.03    33432    19536     1230     59
 SKT    1     0.06   0.39   0.16    0.65     353 M    416 M    0.15    0.33    0.04    0.05    37072    55812      703     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.42   0.15    0.63     567 M    680 M    0.17    0.37    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   41 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 23.41 %

 C1 core residency: 60.48 %; C3 core residency: 2.00 %; C6 core residency: 14.10 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.42 => corresponds to 10.39 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.54 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       26 G     26 G   |   27%    27%   
 SKT    1       10 G     10 G   |   10%    10%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   73 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    42.82    18.60     243.90      44.98         113.25
 SKT   1    52.55    31.16     251.11      52.19         112.41
---------------------------------------------------------------------------------------------------------------
       *    95.37    49.76     495.01      97.18         112.67
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
