Dynamic data folding with parameterizable FPGA configurations