# vcom -work work -2002 -explicit -stats=none C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/VHDLwhiz/Stimulation_File/file_stim/mux_4.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_4
# -- Compiling architecture rtl of mux_4
# 
# 
# vcom -work work -2008 -explicit -stats=none C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/VHDLwhiz/Stimulation_File/file_stim/file_stim_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling entity file_stim_tb
# -- Compiling architecture sim of file_stim_tb
# -- Loading entity mux_4
# 
# 
# 2 compiles, 0 failed with no errors.
vsim -gui work.file_stim_tb
# vsim -gui work.file_stim_tb 
# Start time: 20:07:20 on Jul 15,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.file_stim_tb(sim)
# Loading work.mux_4(rtl)
# End time: 21:34:59 on Jul 15,2021, Elapsed time: 1:27:39
# Errors: 0, Warnings: 2
