# awesome-riscv [![Awesome](https://awesome.re/badge.svg)](https://awesome.re)

A curated list of awesome RISC-V implementations

## Open Source implementations

|Repository|Language|arch|microarch|Target|License|
|-|-|-|-|-|-|
|[Rocket](https://github.com/chipsalliance/rocket-chip)|Scala|rv32ima|5? stage|ASIC|BSD|
|[VexRiscv](https://github.com/SpinalHDL/VexRiscv)|Scala|rv32imca|2-5 stage|FPGA|MIT|
|[SweRV](https://github.com/chipsalliance/Cores-SweRV)|SystemVerilog|rv32imc||ASIC|Apache2|
|[SERV](https://github.com/olofk/serv)|Verilog|rv32||FPGA|ISC|





