/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 320 272)
	(text "ID_STAGE" (rect 5 0 66 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 235 24 252)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 16 19)(font "Intel Clear" (font_size 8)))
		(text "clk" (rect 21 27 37 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "rst" (rect 0 0 15 19)(font "Intel Clear" (font_size 8)))
		(text "rst" (rect 21 43 36 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "IF_ID_PC[7..0]" (rect 0 0 84 19)(font "Intel Clear" (font_size 8)))
		(text "IF_ID_PC[7..0]" (rect 21 59 105 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "IF_ID_Inst[31..0]" (rect 0 0 97 19)(font "Intel Clear" (font_size 8)))
		(text "IF_ID_Inst[31..0]" (rect 21 75 118 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "RegWrite" (rect 0 0 54 19)(font "Intel Clear" (font_size 8)))
		(text "RegWrite" (rect 21 91 75 110)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 0 112)
		(input)
		(text "WriteReg[4..0]" (rect 0 0 84 19)(font "Intel Clear" (font_size 8)))
		(text "WriteReg[4..0]" (rect 21 107 105 126)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "WriteData[31..0]" (rect 0 0 99 19)(font "Intel Clear" (font_size 8)))
		(text "WriteData[31..0]" (rect 21 123 120 142)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 0 144)
		(input)
		(text "clk_Mem" (rect 0 0 53 19)(font "Intel Clear" (font_size 8)))
		(text "clk_Mem" (rect 21 139 74 158)(font "Intel Clear" (font_size 8)))
		(line (pt 0 144)(pt 16 144))
	)
	(port
		(pt 304 32)
		(output)
		(text "ID_EX_MemToReg" (rect 0 0 109 19)(font "Intel Clear" (font_size 8)))
		(text "ID_EX_MemToReg" (rect 174 27 283 46)(font "Intel Clear" (font_size 8)))
		(line (pt 304 32)(pt 288 32))
	)
	(port
		(pt 304 48)
		(output)
		(text "ID_EX_RegWrite" (rect 0 0 96 19)(font "Intel Clear" (font_size 8)))
		(text "ID_EX_RegWrite" (rect 187 43 283 62)(font "Intel Clear" (font_size 8)))
		(line (pt 304 48)(pt 288 48))
	)
	(port
		(pt 304 64)
		(output)
		(text "ID_EX_BranchTarget[7..0]" (rect 0 0 152 19)(font "Intel Clear" (font_size 8)))
		(text "ID_EX_BranchTarget[7..0]" (rect 131 59 283 78)(font "Intel Clear" (font_size 8)))
		(line (pt 304 64)(pt 288 64)(line_width 3))
	)
	(port
		(pt 304 80)
		(output)
		(text "ID_EX_Branch" (rect 0 0 82 19)(font "Intel Clear" (font_size 8)))
		(text "ID_EX_Branch" (rect 201 75 283 94)(font "Intel Clear" (font_size 8)))
		(line (pt 304 80)(pt 288 80))
	)
	(port
		(pt 304 96)
		(output)
		(text "ID_EX_MemRead" (rect 0 0 102 19)(font "Intel Clear" (font_size 8)))
		(text "ID_EX_MemRead" (rect 181 91 283 110)(font "Intel Clear" (font_size 8)))
		(line (pt 304 96)(pt 288 96))
	)
	(port
		(pt 304 112)
		(output)
		(text "ID_EX_MemWrite" (rect 0 0 103 19)(font "Intel Clear" (font_size 8)))
		(text "ID_EX_MemWrite" (rect 180 107 283 126)(font "Intel Clear" (font_size 8)))
		(line (pt 304 112)(pt 288 112))
	)
	(port
		(pt 304 128)
		(output)
		(text "ID_EX_ReadData1[31..0]" (rect 0 0 148 19)(font "Intel Clear" (font_size 8)))
		(text "ID_EX_ReadData1[31..0]" (rect 135 123 283 142)(font "Intel Clear" (font_size 8)))
		(line (pt 304 128)(pt 288 128)(line_width 3))
	)
	(port
		(pt 304 144)
		(output)
		(text "ID_EX_ReadData2[31..0]" (rect 0 0 148 19)(font "Intel Clear" (font_size 8)))
		(text "ID_EX_ReadData2[31..0]" (rect 135 139 283 158)(font "Intel Clear" (font_size 8)))
		(line (pt 304 144)(pt 288 144)(line_width 3))
	)
	(port
		(pt 304 160)
		(output)
		(text "ID_EX_SignExtImm[31..0]" (rect 0 0 152 19)(font "Intel Clear" (font_size 8)))
		(text "ID_EX_SignExtImm[31..0]" (rect 131 155 283 174)(font "Intel Clear" (font_size 8)))
		(line (pt 304 160)(pt 288 160)(line_width 3))
	)
	(port
		(pt 304 176)
		(output)
		(text "ID_EX_ALUOp[5..0]" (rect 0 0 115 19)(font "Intel Clear" (font_size 8)))
		(text "ID_EX_ALUOp[5..0]" (rect 168 171 283 190)(font "Intel Clear" (font_size 8)))
		(line (pt 304 176)(pt 288 176)(line_width 3))
	)
	(port
		(pt 304 192)
		(output)
		(text "ID_EX_ALUSrc" (rect 0 0 86 19)(font "Intel Clear" (font_size 8)))
		(text "ID_EX_ALUSrc" (rect 197 187 283 206)(font "Intel Clear" (font_size 8)))
		(line (pt 304 192)(pt 288 192))
	)
	(port
		(pt 304 208)
		(output)
		(text "ID_EX_WriteReg[4..0]" (rect 0 0 127 19)(font "Intel Clear" (font_size 8)))
		(text "ID_EX_WriteReg[4..0]" (rect 156 203 283 222)(font "Intel Clear" (font_size 8)))
		(line (pt 304 208)(pt 288 208)(line_width 3))
	)
	(port
		(pt 304 224)
		(output)
		(text "IF_Flush" (rect 0 0 48 19)(font "Intel Clear" (font_size 8)))
		(text "IF_Flush" (rect 235 219 283 238)(font "Intel Clear" (font_size 8)))
		(line (pt 304 224)(pt 288 224))
	)
	(drawing
		(rectangle (rect 16 16 288 240))
	)
)
