# Reading pref.tcl
# do ProjetoFinal_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/marga/OneDrive/Desktop/TicketMachine/TicketMachine_HW/FFD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:22:58 on Jun 05,2022
# vcom -reportprogress 300 -93 -work work C:/Users/marga/OneDrive/Desktop/TicketMachine/TicketMachine_HW/FFD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FFD
# -- Compiling architecture Behavioral of FFD
# End time: 18:22:58 on Jun 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/marga/OneDrive/Desktop/TicketMachine/TicketMachine_HW/KeyScan.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:22:58 on Jun 05,2022
# vcom -reportprogress 300 -93 -work work C:/Users/marga/OneDrive/Desktop/TicketMachine/TicketMachine_HW/KeyScan.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyScan
# -- Compiling architecture behavioral of KeyScan
# ** Error: C:/Users/marga/OneDrive/Desktop/TicketMachine/TicketMachine_HW/KeyScan.vhd(52): (vcom-1436) Actual expression (prefix expression) of formal "CLK" is not globally static.
# ** Error: C:/Users/marga/OneDrive/Desktop/TicketMachine/TicketMachine_HW/KeyScan.vhd(66): (vcom-1436) Actual expression (prefix expression) of formal "CLK" is not globally static.
# ** Note: C:/Users/marga/OneDrive/Desktop/TicketMachine/TicketMachine_HW/KeyScan.vhd(76): VHDL Compiler exiting
# End time: 18:22:58 on Jun 05,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./ProjetoFinal_run_msim_rtl_vhdl.do line 9
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/marga/OneDrive/Desktop/TicketMachine/TicketMachine_HW/KeyScan.vhd}"
vsim -gui -l msim_transcript work.keyscan
# vsim -gui -l msim_transcript work.keyscan 
# Start time: 18:23:31 on Jun 05,2022
# Loading std.standard
# ** Error: (vsim-3173) Entity 'C:/Users/marga/OneDrive/Desktop/TicketMachine/TicketMachine_HW/simulation/modelsim/rtl_work.keyscan' has no architecture.
# Error loading design
# End time: 18:23:31 on Jun 05,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
