\doxysection{CAN\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_c_a_n___tx_mail_box___type_def}{}\label{struct_c_a_n___tx_mail_box___type_def}\index{CAN\_TxMailBox\_TypeDef@{CAN\_TxMailBox\_TypeDef}}


Controller Area Network Tx\+Mail\+Box.  




{\ttfamily \#include $<$stm32f405xx.\+h$>$}



Collaboration diagram for CAN\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=204pt]{struct_c_a_n___tx_mail_box___type_def__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def_a6921aa1c578a7d17c6e0eb33a73b6630}{TIR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def_aed87bed042dd9523ce086119a3bab0ea}{TDTR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def_aded1359e1a32512910bff534d57ade68}{TDLR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def_a90f7c1cf22683459c632d6040366eddf}{TDHR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Controller Area Network Tx\+Mail\+Box. 

Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00212}{212}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.



\label{doc-variable-members}
\Hypertarget{struct_c_a_n___tx_mail_box___type_def_doc-variable-members}
\doxysubsection{Field Documentation}
\Hypertarget{struct_c_a_n___tx_mail_box___type_def_a90f7c1cf22683459c632d6040366eddf}\index{CAN\_TxMailBox\_TypeDef@{CAN\_TxMailBox\_TypeDef}!TDHR@{TDHR}}
\index{TDHR@{TDHR}!CAN\_TxMailBox\_TypeDef@{CAN\_TxMailBox\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TDHR}{TDHR}}
{\footnotesize\ttfamily \label{struct_c_a_n___tx_mail_box___type_def_a90f7c1cf22683459c632d6040366eddf} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TDHR}

CAN mailbox data high register 

Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00217}{217}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{struct_c_a_n___tx_mail_box___type_def_aded1359e1a32512910bff534d57ade68}\index{CAN\_TxMailBox\_TypeDef@{CAN\_TxMailBox\_TypeDef}!TDLR@{TDLR}}
\index{TDLR@{TDLR}!CAN\_TxMailBox\_TypeDef@{CAN\_TxMailBox\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TDLR}{TDLR}}
{\footnotesize\ttfamily \label{struct_c_a_n___tx_mail_box___type_def_aded1359e1a32512910bff534d57ade68} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TDLR}

CAN mailbox data low register 

Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00216}{216}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{struct_c_a_n___tx_mail_box___type_def_aed87bed042dd9523ce086119a3bab0ea}\index{CAN\_TxMailBox\_TypeDef@{CAN\_TxMailBox\_TypeDef}!TDTR@{TDTR}}
\index{TDTR@{TDTR}!CAN\_TxMailBox\_TypeDef@{CAN\_TxMailBox\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TDTR}{TDTR}}
{\footnotesize\ttfamily \label{struct_c_a_n___tx_mail_box___type_def_aed87bed042dd9523ce086119a3bab0ea} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TDTR}

CAN mailbox data length control and time stamp register 

Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00215}{215}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.

\Hypertarget{struct_c_a_n___tx_mail_box___type_def_a6921aa1c578a7d17c6e0eb33a73b6630}\index{CAN\_TxMailBox\_TypeDef@{CAN\_TxMailBox\_TypeDef}!TIR@{TIR}}
\index{TIR@{TIR}!CAN\_TxMailBox\_TypeDef@{CAN\_TxMailBox\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TIR}{TIR}}
{\footnotesize\ttfamily \label{struct_c_a_n___tx_mail_box___type_def_a6921aa1c578a7d17c6e0eb33a73b6630} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIR}

CAN TX mailbox identifier register 

Definition at line \mbox{\hyperlink{stm32f405xx_8h_source_l00214}{214}} of file \mbox{\hyperlink{stm32f405xx_8h_source}{stm32f405xx.\+h}}.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f405xx_8h}{stm32f405xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f407xx_8h}{stm32f407xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f412cx_8h}{stm32f412cx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f412rx_8h}{stm32f412rx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f412vx_8h}{stm32f412vx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f412zx_8h}{stm32f412zx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f413xx_8h}{stm32f413xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f415xx_8h}{stm32f415xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f417xx_8h}{stm32f417xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f423xx_8h}{stm32f423xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f427xx_8h}{stm32f427xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f429xx_8h}{stm32f429xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f437xx_8h}{stm32f437xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f439xx_8h}{stm32f439xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f469xx_8h}{stm32f469xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f479xx_8h}{stm32f479xx.\+h}}\end{DoxyCompactItemize}
