Rachata Ausavarungnirun , Kevin Kai-Wei Chang , Lavanya Subramanian , Gabriel H. Loh , Onur Mutlu, Staged memory scheduling: achieving high performance and scalability in heterogeneous systems, Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon
Seungjae Baek, Sangyeun Cho, and Rami Melhem. 2013. Refresh Now and Then. In IEEE Transactions on Computers 99 (2013), 1--14.
Ishwar Bhati , Zeshan Chishti , Bruce Jacob, Coordinated refresh: energy efficient techniques for DRAM refresh scheduling, Proceedings of the 2013 International Symposium on Low Power Electronics and Design, September 04-06, 2013, Beijing, China
Karthik Chandrasekar , Benny Akesson , Kees Goossens, Improved Power Modeling of DDR SDRAMs, Proceedings of the 2011 14th Euromicro Conference on Digital System Design, p.99-108, August 31-September 02, 2011[doi>10.1109/DSD.2011.17]
Kevin Kai-Wei Chang, Donghyuk Lee, Zeshan Chishti, Alas R. Alameldeen, Chris Wilkerson, Yoongu Kim, and Onur Mutlu. 2014. Improving DRAM Performance by Parallelizing Refreshes with Accesses. In IEEE International Symposium on High Performance Computer Architecture (HPCA’14).
Niladrish Chatterjee, Rajeev Balasubramonian, Manjunath Shevgoor, Seth H. Pugsley, Aniruddha N. Udipi, Ali Shafiei, Manu Awasthi, Kshitij Sudan, and Zeshan Chishti. 2012. USIMM: The Utah SImulated Memory Module a Simulation Infrastructure for the JWAC Memory Scheduling Championship. Technical Report.
JEDEC DDR4. 2012. JEDEC DDR4 SDRAM Standard. Retrieved from http://www.jedec.org/standards-documents/docs/jesd79-4.
Kun Fang , Zhichun Zhu, Conservative row activation to improve memory power efficiency, Proceedings of the 27th international ACM conference on International conference on supercomputing, June 10-14, 2013, Eugene, Oregon, USA[doi>10.1145/2464996.2465002]
Mrinmoy Ghosh , Hsien-Hsin S. Lee, Smart Refresh: An Enhanced Memory Controller Design for Reducing Energy in Conventional and 3D Die-Stacked DRAMs, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.134-145, December 01-05, 2007[doi>10.1109/MICRO.2007.38]
Enric Herrero , Jose Gonzalez , Ramon Canal , Dean Tullsen, Thread Row Buffers: Improving Memory Performance Isolation and Throughput in Multiprogrammed Environments, IEEE Transactions on Computers, v.62 n.9, p.1879-1892, September 2013[doi>10.1109/TC.2012.173]
Micron Technology Inc. 2007. TN-41-01: Calculating Memory System Power for DDR3. Technical Report.
Kiyoo Itoh. 2001. VLSI Memory Chip Design. Springer.
Bruce Jacob , Spencer Ng , David Wang, Memory Systems: Cache, DRAM, Disk, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2007
Dimitris Kaseridis , Jeffrey Stuecheli , Lizy Kurian John, Minimalist open-page: a DRAM page-mode scheduling policy for the many-core era, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155624]
Brent Keeth , R. Jacob Baker , Brian Johnson , Feng Lin, DRAM Circuit Design: Fundamental and High-Speed Topics, Wiley-IEEE Press, 2007
Samira Khan , Donghyuk Lee , Yoongu Kim , Alaa R. Alameldeen , Chris Wilkerson , Onur Mutlu, The efficacy of error mitigation techniques for DRAM retention failures: a comparative experimental study, The 2014 ACM international conference on Measurement and modeling of computer systems, June 16-20, 2014, Austin, Texas, USA[doi>10.1145/2591971.2592000]
Charles A. Kilmer, Kyu hyoun Kim, Warren E. Maule, and Vipin Patel. 2012. Memory System with a Programmable Refresh Cycle. United States Patent Application 0151131 A1.
Yoongu Kim , Michael Papamichael , Onur Mutlu , Mor Harchol-Balter, Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.65-76, December 04-08, 2010[doi>10.1109/MICRO.2010.51]
T. Kirihata, P. Parries, D. R. Hanson, H. Kim, J. Golz, G. Fredeman, R. Rajeevakumar, J. Griesemer, N. Robson, A. Cestero, B. A. Khan, Geng Wang, M. Wordeman, and S. S. Iyer. 2005. An 800-MHz Embedded DRAM with a Concurrent Refresh Mode. In IEEE Journal of Solid-State Circuits 40, 6 (2005), 1377--1387.
Hsien-Hsin S. Lee , Gary S. Tyson , Matthew K. Farrens, Eager writeback - a technique for improving bandwidth utilization, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.11-21, December 2000, Monterey, California, USA[doi>10.1145/360128.360132]
Myoung Jin Lee and Kun-Woo Park. 2010. A Mechanism for Dependence of Refresh Time on Data Pattern in DRAM. IEEE Electron Device Letters 31, 2 (2010), 168--170.
Jamie Liu , Ben Jaiyen , Yoongu Kim , Chris Wilkerson , Onur Mutlu, An experimental study of data retention behavior in modern DRAM devices: implications for retention time profiling mechanisms, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel[doi>10.1145/2485922.2485928]
Jamie Liu , Ben Jaiyen , Richard Veras , Onur Mutlu, RAIDR: Retention-Aware Intelligent DRAM Refresh, Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon
Song Liu, Karthik Pattabiraman, Thomas Moscibroda, and Benjamin G. Zorn. 2011. Flikker: Saving DRAM Refresh-Power through critical data partitioning. SIGARCH Computer Architecture News 39, 1 (2011), 213--224.
JEDEC LPDDR2. 2009. JEDEC LPDDR2 SDRAM Standard. Retrieved from http://www.jedec.org/standards-documents/docs/jesd209-2f.
Micron Technology LPDDR2. 2011. 2Gb: x16, x32 Mobile SDRAM S4. (2011).
JEDEC LPDDR3. 2012. JEDEC LPDDR3 SDRAM Standard. Retrieved from http://www.jedec.org/standards-documents/results/jesd209-3.
MSC. 2012. Memory Scheduling Championship (MSC). Retrieved from http://www.cs.utah.edu/∼rajeev/jwac12.
Janani Mukundan , Hillery Hunter , Kyu-hyoun Kim , Jeffrey Stuecheli , José F. Martínez, Understanding and mitigating refresh overheads in high-density DDR4 DRAM systems, ACM SIGARCH Computer Architecture News, v.41 n.3, June 2013[doi>10.1145/2508148.2485927]
Onur Mutlu , Thomas Moscibroda, Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.63-74, June 21-25, 2008[doi>10.1109/ISCA.2008.7]
Prashant Nair , Chia-Chen Chou , Moinuddin K. Qureshi, A case for Refresh Pausing in DRAM memory systems, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.627-638, February 23-27, 2013[doi>10.1109/HPCA.2013.6522355]
P. J. Restle, J. W. Park, and B. F. Lloyd. 1992. DRAM Variable Retention Time. In International Electron Devices Meeting (IEDM’92). 807--810.
Scott Rixner , William J. Dally , Ujval J. Kapasi , Peter Mattson , John D. Owens, Memory access scheduling, ACM SIGARCH Computer Architecture News, v.28 n.2, p.128-138, May 2000[doi>10.1145/342001.339668]
B. Sinharoy , R. Kalla , W. J. Starke , H. Q. Le , R. Cargnoni , J. A. Van Norstrand , B. J. Ronchetti , J. Stuecheli , J. Leenstra , G. L. Guthrie , D. Q. Nguyen , B. Blaner , C. F. Marino , E. Retter , P. Williams, IBM POWER7 multicore server processor, IBM Journal of Research and Development, v.55 n.3, p.191-219, May 2011[doi>10.1147/JRD.2011.2127330]
Allan Snavely , Dean M. Tullsen, Symbiotic jobscheduling for a simultaneous multithreaded processor, ACM SIGOPS Operating Systems Review, v.34 n.5, p.234-244, Dec. 2000[doi>10.1145/384264.379244]
Jeffrey Stuecheli , Dimitris Kaseridis , David Daly , Hillery C. Hunter , Lizy K. John, The virtual write queue: coordinating DRAM and last-level cache policies, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815972]
Jeffrey Stuecheli , Dimitris Kaseridis , Hillery C.Hunter , Lizy K. John, Elastic Refresh: Techniques to Mitigate Refresh Penalties in High Density Memory, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.375-384, December 04-08, 2010[doi>10.1109/MICRO.2010.22]
T. Venkata Kalyan, K. Ravi, and M. Madhu. 2014. Scattered Refresh: An Alternative Refresh Mechanism to Reduce Refresh Cycle Time. In Asia and South Pacific Design Automation Conference (ASP-DAC’14). 598--603.
R. K. Venkatesan, S. Herr, and E. Rotenberg. 2006. Retention-Aware Placement in DRAM (RAPID): Software Methods for Quasi-non-volatile DRAM. In International Symposium on High-Performance Computer Architecture (HPCA’06). 155--165.
Thomas Vogelsang, Understanding the Energy Consumption of Dynamic Random Access Memories, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.363-374, December 04-08, 2010[doi>10.1109/MICRO.2010.42]
Intel Xeon. 2014. Intel Xeon E7 88xx Series Processors. Retrieved from http://ark.intel.com/products/family/78584.
Mingli Xie , Dong Tong , Yi Feng , Kan Huang , Xu Cheng, Page policy control with memory partitioning for DRAM performance and power efficiency, Proceedings of the 2013 International Symposium on Low Power Electronics and Design, September 04-06, 2013, Beijing, China
D. S. Yaney, C. Y. Lu, R. A. Kohler, M. J. Kelly, and J. T. Nelson. 1987. A Meta-Stable Leakage Phenomenon in DRAM Charge Storage—Variable Hold Time. In International Electron Devices Meeting (IEDM’87). 336--339.
Tao Zhang, Matt Poremba, Cong Xu, Guangyu Sun, and Yuan Xie. 2014. CREAM: A Concurrent-Refresh-Aware DRAM Memory System. In IEEE International Symposium on High Performance Computer Architecture (HPCA’14). 368--379.
