
*** Running vivado
    with args -log system_NCO_V4_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_NCO_V4_0_0.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source system_NCO_V4_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1269.406 ; gain = 32.410
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.cache/ip 
Command: synth_design -top system_NCO_V4_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5436
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1269.406 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_NCO_V4_0_0' [z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.gen/sources_1/bd/system/ip/system_NCO_V4_0_0/synth/system_NCO_V4_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'NCO_V4' [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:3]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Synth 8-251] 14 phase bits [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:104]
INFO: [Synth 8-251] x 14'bxxxxxxxxxxxxxx [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:107]
INFO: [Common 17-14] Message 'Synth 8-251' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element DITHER_BLOCK_GEN.COUNTER_reg was removed.  [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:50]
WARNING: [Synth 8-6014] Unused sequential element DITHER_BLOCK_GEN.PRN_reg was removed.  [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:61]
WARNING: [Synth 8-6014] Unused sequential element DITHER_BLOCK_GEN.PRN2_reg was removed.  [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:62]
WARNING: [Synth 8-6014] Unused sequential element DITHER_BLOCK_GEN.DITHER_TEMP_reg was removed.  [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:75]
WARNING: [Synth 8-6014] Unused sequential element PHASE_reg was removed.  [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:113]
WARNING: [Synth 8-6014] Unused sequential element PHASE_COS_reg was removed.  [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:114]
INFO: [Synth 8-6155] done synthesizing module 'NCO_V4' (1#1) [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.srcs/sources_1/new/NCO_V4.v:3]
INFO: [Synth 8-6155] done synthesizing module 'system_NCO_V4_0_0' (2#1) [z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.gen/sources_1/bd/system/ip/system_NCO_V4_0_0/synth/system_NCO_V4_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1269.406 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1269.406 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1269.406 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1269.406 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1281.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 1281.953 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1281.953 ; gain = 12.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1281.953 ; gain = 12.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1281.953 ; gain = 12.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 1281.953 ; gain = 12.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               14 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:01:40 . Memory (MB): peak = 1557.676 ; gain = 288.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|NCO_V4      | SINE_LUT   | 16384x14      | LUT            | 
|NCO_V4      | SINE_LUT   | 16384x14      | LUT            | 
|NCO_V4      | p_0_out    | 16384x14      | LUT            | 
|NCO_V4      | p_0_out    | 16384x14      | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:43 ; elapsed = 00:01:51 . Memory (MB): peak = 1557.676 ; gain = 288.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:43 ; elapsed = 00:01:52 . Memory (MB): peak = 1557.676 ; gain = 288.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:45 ; elapsed = 00:01:53 . Memory (MB): peak = 1557.676 ; gain = 288.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:53 ; elapsed = 00:02:01 . Memory (MB): peak = 1557.676 ; gain = 288.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:53 ; elapsed = 00:02:01 . Memory (MB): peak = 1557.676 ; gain = 288.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:53 ; elapsed = 00:02:01 . Memory (MB): peak = 1557.676 ; gain = 288.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:53 ; elapsed = 00:02:01 . Memory (MB): peak = 1557.676 ; gain = 288.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:53 ; elapsed = 00:02:01 . Memory (MB): peak = 1557.676 ; gain = 288.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:53 ; elapsed = 00:02:01 . Memory (MB): peak = 1557.676 ; gain = 288.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    16|
|2     |LUT1   |     1|
|3     |LUT2   |    45|
|4     |LUT3   |    84|
|5     |LUT4   |    87|
|6     |LUT5   |   149|
|7     |LUT6   |  2802|
|8     |MUXF7  |   821|
|9     |MUXF8  |   371|
|10    |FDCE   |   272|
|11    |FDPE   |    13|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:53 ; elapsed = 00:02:01 . Memory (MB): peak = 1557.676 ; gain = 288.270
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:30 ; elapsed = 00:01:58 . Memory (MB): peak = 1557.676 ; gain = 275.723
Synthesis Optimization Complete : Time (s): cpu = 00:01:53 ; elapsed = 00:02:02 . Memory (MB): peak = 1557.676 ; gain = 288.270
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1557.676 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1208 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'system_NCO_V4_0_0' is not ideal for floorplanning, since the cellview 'NCO_V4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1557.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: e7e3d68e
INFO: [Common 17-83] Releasing license: Synthesis
122 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:01 ; elapsed = 00:02:18 . Memory (MB): peak = 1557.676 ; gain = 288.270
INFO: [Common 17-1381] The checkpoint 'Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.runs/system_NCO_V4_0_0_synth_1/system_NCO_V4_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_NCO_V4_0_0, cache-ID = 8c58d7208267df43
INFO: [Common 17-1381] The checkpoint 'Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Project/tmp/project/project.runs/system_NCO_V4_0_0_synth_1/system_NCO_V4_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_NCO_V4_0_0_utilization_synth.rpt -pb system_NCO_V4_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 29 21:00:53 2022...
