{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 26 16:24:55 2018 " "Info: Processing started: Mon Feb 26 16:24:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off everything -c everything " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off everything -c everything" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_adj.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clk_adj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_adj-behave " "Info: Found design unit 1: clk_adj-behave" {  } { { "clk_adj.vhd" "" { Text "D:/dor and dan/everything 6/everything/clk_adj.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clk_adj " "Info: Found entity 1: clk_adj" {  } { { "clk_adj.vhd" "" { Text "D:/dor and dan/everything 6/everything/clk_adj.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor_control2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file motor_control2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 motor_control2-behave " "Info: Found design unit 1: motor_control2-behave" {  } { { "motor_control2.vhd" "" { Text "D:/dor and dan/everything 6/everything/motor_control2.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 motor_control2 " "Info: Found entity 1: motor_control2" {  } { { "motor_control2.vhd" "" { Text "D:/dor and dan/everything 6/everything/motor_control2.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "info_mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file info_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 info_mux-behave " "Info: Found design unit 1: info_mux-behave" {  } { { "info_mux.vhd" "" { Text "D:/dor and dan/everything 6/everything/info_mux.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 info_mux " "Info: Found entity 1: info_mux" {  } { { "info_mux.vhd" "" { Text "D:/dor and dan/everything 6/everything/info_mux.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rx3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx3-behave " "Info: Found design unit 1: rx3-behave" {  } { { "rx3.vhd" "" { Text "D:/dor and dan/everything 6/everything/rx3.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rx3 " "Info: Found entity 1: rx3" {  } { { "rx3.vhd" "" { Text "D:/dor and dan/everything 6/everything/rx3.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "info_mux2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file info_mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 info_mux2-behave " "Info: Found design unit 1: info_mux2-behave" {  } { { "info_mux2.vhd" "" { Text "D:/dor and dan/everything 6/everything/info_mux2.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 info_mux2 " "Info: Found entity 1: info_mux2" {  } { { "info_mux2.vhd" "" { Text "D:/dor and dan/everything 6/everything/info_mux2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_convert.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file arm_convert.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arm_convert-behave " "Info: Found design unit 1: arm_convert-behave" {  } { { "arm_convert.vhd" "" { Text "D:/dor and dan/everything 6/everything/arm_convert.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 arm_convert " "Info: Found entity 1: arm_convert" {  } { { "arm_convert.vhd" "" { Text "D:/dor and dan/everything 6/everything/arm_convert.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "claw_convert.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file claw_convert.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 claw_convert-behave " "Info: Found design unit 1: claw_convert-behave" {  } { { "claw_convert.vhd" "" { Text "D:/dor and dan/everything 6/everything/claw_convert.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 claw_convert " "Info: Found entity 1: claw_convert" {  } { { "claw_convert.vhd" "" { Text "D:/dor and dan/everything 6/everything/claw_convert.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rx2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx2-behave " "Info: Found design unit 1: rx2-behave" {  } { { "rx2.vhd" "" { Text "D:/dor and dan/everything 6/everything/rx2.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rx2 " "Info: Found entity 1: rx2" {  } { { "rx2.vhd" "" { Text "D:/dor and dan/everything 6/everything/rx2.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servo_convert.gdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file servo_convert.gdf" { { "Info" "ISGN_ENTITY_NAME" "1 servo_convert " "Info: Found entity 1: servo_convert" {  } { { "servo_convert.gdf" "" { Schematic "D:/dor and dan/everything 6/everything/servo_convert.gdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor_control.gdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file motor_control.gdf" { { "Info" "ISGN_ENTITY_NAME" "1 motor_control " "Info: Found entity 1: motor_control" {  } { { "motor_control.gdf" "" { Schematic "D:/dor and dan/everything 6/everything/motor_control.gdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fdiv1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fdiv1-behave " "Info: Found design unit 1: fdiv1-behave" {  } { { "fdiv1.vhd" "" { Text "D:/dor and dan/everything 6/everything/fdiv1.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fdiv1 " "Info: Found entity 1: fdiv1" {  } { { "fdiv1.vhd" "" { Text "D:/dor and dan/everything 6/everything/fdiv1.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rx1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx1-behave " "Info: Found design unit 1: rx1-behave" {  } { { "rx1.vhd" "" { Text "D:/dor and dan/everything 6/everything/rx1.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rx1 " "Info: Found entity 1: rx1" {  } { { "rx1.vhd" "" { Text "D:/dor and dan/everything 6/everything/rx1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "split_7seg1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file split_7seg1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 split_7seg1-behave " "Info: Found design unit 1: split_7seg1-behave" {  } { { "split_7seg1.vhd" "" { Text "D:/dor and dan/everything 6/everything/split_7seg1.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 split_7seg1 " "Info: Found entity 1: split_7seg1" {  } { { "split_7seg1.vhd" "" { Text "D:/dor and dan/everything 6/everything/split_7seg1.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_7seg1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dec_7seg1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_7seg1-behave " "Info: Found design unit 1: dec_7seg1-behave" {  } { { "dec_7seg1.vhd" "" { Text "D:/dor and dan/everything 6/everything/dec_7seg1.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dec_7seg1 " "Info: Found entity 1: dec_7seg1" {  } { { "dec_7seg1.vhd" "" { Text "D:/dor and dan/everything 6/everything/dec_7seg1.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "split_motor1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file split_motor1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 split_motor1-behave " "Info: Found design unit 1: split_motor1-behave" {  } { { "split_motor1.vhd" "" { Text "D:/dor and dan/everything 6/everything/split_motor1.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 split_motor1 " "Info: Found entity 1: split_motor1" {  } { { "split_motor1.vhd" "" { Text "D:/dor and dan/everything 6/everything/split_motor1.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servo_convert1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file servo_convert1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 servo_convert1-behave " "Info: Found design unit 1: servo_convert1-behave" {  } { { "servo_convert1.vhd" "" { Text "D:/dor and dan/everything 6/everything/servo_convert1.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 servo_convert1 " "Info: Found entity 1: servo_convert1" {  } { { "servo_convert1.vhd" "" { Text "D:/dor and dan/everything 6/everything/servo_convert1.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dc_pwm1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dc_pwm1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dc_pwm1-behave " "Info: Found design unit 1: dc_pwm1-behave" {  } { { "dc_pwm1.vhd" "" { Text "D:/dor and dan/everything 6/everything/dc_pwm1.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dc_pwm1 " "Info: Found entity 1: dc_pwm1" {  } { { "dc_pwm1.vhd" "" { Text "D:/dor and dan/everything 6/everything/dc_pwm1.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor_control1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file motor_control1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 motor_control1-behave " "Info: Found design unit 1: motor_control1-behave" {  } { { "motor_control1.vhd" "" { Text "D:/dor and dan/everything 6/everything/motor_control1.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 motor_control1 " "Info: Found entity 1: motor_control1" {  } { { "motor_control1.vhd" "" { Text "D:/dor and dan/everything 6/everything/motor_control1.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "everything.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file everything.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 everything " "Info: Found entity 1: everything" {  } { { "everything.bdf" "" { Schematic "D:/dor and dan/everything 6/everything/everything.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "everything " "Info: Elaborating entity \"everything\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm_convert arm_convert:77 " "Info: Elaborating entity \"arm_convert\" for hierarchy \"arm_convert:77\"" {  } { { "everything.bdf" "77" { Schematic "D:/dor and dan/everything 6/everything/everything.bdf" { { 672 456 696 736 "77" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fdiv1 fdiv1:42 " "Info: Elaborating entity \"fdiv1\" for hierarchy \"fdiv1:42\"" {  } { { "everything.bdf" "42" { Schematic "D:/dor and dan/everything 6/everything/everything.bdf" { { 48 296 400 96 "42" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "info_mux2 info_mux2:88 " "Info: Elaborating entity \"info_mux2\" for hierarchy \"info_mux2:88\"" {  } { { "everything.bdf" "88" { Schematic "D:/dor and dan/everything 6/everything/everything.bdf" { { 248 360 616 376 "88" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx2 rx2:71 " "Info: Elaborating entity \"rx2\" for hierarchy \"rx2:71\"" {  } { { "everything.bdf" "71" { Schematic "D:/dor and dan/everything 6/everything/everything.bdf" { { 96 488 616 176 "71" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servo_convert1 servo_convert1:82 " "Info: Elaborating entity \"servo_convert1\" for hierarchy \"servo_convert1:82\"" {  } { { "everything.bdf" "82" { Schematic "D:/dor and dan/everything 6/everything/everything.bdf" { { 504 1000 1240 568 "82" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_control2 motor_control2:79 " "Info: Elaborating entity \"motor_control2\" for hierarchy \"motor_control2:79\"" {  } { { "everything.bdf" "79" { Schematic "D:/dor and dan/everything 6/everything/everything.bdf" { { 112 1168 1328 208 "79" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dc_pwm1 dc_pwm1:57 " "Info: Elaborating entity \"dc_pwm1\" for hierarchy \"dc_pwm1:57\"" {  } { { "everything.bdf" "57" { Schematic "D:/dor and dan/everything 6/everything/everything.bdf" { { 280 968 1112 344 "57" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "claw_convert claw_convert:81 " "Info: Elaborating entity \"claw_convert\" for hierarchy \"claw_convert:81\"" {  } { { "everything.bdf" "81" { Schematic "D:/dor and dan/everything 6/everything/everything.bdf" { { 592 456 696 656 "81" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "my_gnd GND " "Warning (13410): Pin \"my_gnd\" is stuck at GND" {  } { { "everything.bdf" "" { Schematic "D:/dor and dan/everything 6/everything/everything.bdf" { { 816 760 936 832 "my_gnd" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "199 " "Info: Implemented 199 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "187 " "Info: Implemented 187 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "265 " "Info: Peak virtual memory: 265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 26 16:24:57 2018 " "Info: Processing ended: Mon Feb 26 16:24:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 26 16:24:58 2018 " "Info: Processing started: Mon Feb 26 16:24:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off everything -c everything " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off everything -c everything" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "everything EPM240T100C4 " "Info: Selected device EPM240T100C4 for design \"everything\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C4 " "Info: Device EPM570T100C4 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 12 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 12" {  } { { "everything.bdf" "" { Schematic "D:/dor and dan/everything 6/everything/everything.bdf" { { 64 88 256 80 "clk" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "fdiv1:42\|fout Global clock " "Info: Automatically promoted some destinations of signal \"fdiv1:42\|fout\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "freq " "Info: Destination \"freq\" may be non-global or may not use global clock" {  } { { "everything.bdf" "" { Schematic "D:/dor and dan/everything 6/everything/everything.bdf" { { 64 656 832 80 "freq" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "fdiv1:42\|fout " "Info: Destination \"fdiv1:42\|fout\" may be non-global or may not use global clock" {  } { { "fdiv1.vhd" "" { Text "D:/dor and dan/everything 6/everything/fdiv1.vhd" 5 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "fdiv1.vhd" "" { Text "D:/dor and dan/everything 6/everything/fdiv1.vhd" 5 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "rx2:71\|Equal11~6 Global clock " "Info: Automatically promoted signal \"rx2:71\|Equal11~6\" to use Global clock" {  } { { "RX2.vhd" "" { Text "D:/dor and dan/everything 6/everything/RX2.vhd" 46 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.869 ns register pin " "Info: Estimated most critical path is register to pin delay of 4.869 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dc_pwm1:80\|out_pwm 1 REG LAB_X3_Y2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X3_Y2; Fanout = 2; REG Node = 'dc_pwm1:80\|out_pwm'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dc_pwm1:80|out_pwm } "NODE_NAME" } } { "dc_pwm1.vhd" "" { Text "D:/dor and dan/everything 6/everything/dc_pwm1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.742 ns) 1.164 ns motor_control2:79\|m4 2 COMB LAB_X3_Y2 1 " "Info: 2: + IC(0.422 ns) + CELL(0.742 ns) = 1.164 ns; Loc. = LAB_X3_Y2; Fanout = 1; COMB Node = 'motor_control2:79\|m4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { dc_pwm1:80|out_pwm motor_control2:79|m4 } "NODE_NAME" } } { "motor_control2.vhd" "" { Text "D:/dor and dan/everything 6/everything/motor_control2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.822 ns) + CELL(1.883 ns) 4.869 ns motor4 3 PIN PIN_19 0 " "Info: 3: + IC(1.822 ns) + CELL(1.883 ns) = 4.869 ns; Loc. = PIN_19; Fanout = 0; PIN Node = 'motor4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.705 ns" { motor_control2:79|m4 motor4 } "NODE_NAME" } } { "everything.bdf" "" { Schematic "D:/dor and dan/everything 6/everything/everything.bdf" { { 192 1440 1616 208 "motor4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.625 ns ( 53.91 % ) " "Info: Total cell delay = 2.625 ns ( 53.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.244 ns ( 46.09 % ) " "Info: Total interconnect delay = 2.244 ns ( 46.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.869 ns" { dc_pwm1:80|out_pwm motor_control2:79|m4 motor4 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "16 " "Info: Average interconnect usage is 16% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X0_Y0 X8_Y5 " "Info: Peak interconnect usage is 16% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "my_gnd GND " "Info: Pin my_gnd has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { my_gnd } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "my_gnd" } } } } { "everything.bdf" "" { Schematic "D:/dor and dan/everything 6/everything/everything.bdf" { { 816 760 936 832 "my_gnd" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { my_gnd } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "277 " "Info: Peak virtual memory: 277 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 26 16:24:58 2018 " "Info: Processing ended: Mon Feb 26 16:24:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 26 16:24:59 2018 " "Info: Processing started: Mon Feb 26 16:24:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off everything -c everything " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off everything -c everything" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "220 " "Info: Peak virtual memory: 220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 26 16:24:59 2018 " "Info: Processing ended: Mon Feb 26 16:24:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 26 16:25:00 2018 " "Info: Processing started: Mon Feb 26 16:25:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off everything -c everything " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off everything -c everything" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "everything.bdf" "" { Schematic "D:/dor and dan/everything 6/everything/everything.bdf" { { 64 88 256 80 "clk" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "data_pc " "Info: Assuming node \"data_pc\" is an undefined clock" {  } { { "everything.bdf" "" { Schematic "D:/dor and dan/everything 6/everything/everything.bdf" { { 160 40 208 176 "data_pc" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_pc" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "fdiv1:42\|fout " "Info: Detected ripple clock \"fdiv1:42\|fout\" as buffer" {  } { { "fdiv1.vhd" "" { Text "D:/dor and dan/everything 6/everything/fdiv1.vhd" 5 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fdiv1:42\|fout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register claw_convert:81\|count\[7\] register servo_convert1:82\|angle_pwm 130.94 MHz 7.637 ns Internal " "Info: Clock \"clk\" has Internal fmax of 130.94 MHz between source register \"claw_convert:81\|count\[7\]\" and destination register \"servo_convert1:82\|angle_pwm\" (period= 7.637 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.061 ns + Longest register register " "Info: + Longest register to register delay is 7.061 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns claw_convert:81\|count\[7\] 1 REG LC_X6_Y2_N1 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y2_N1; Fanout = 12; REG Node = 'claw_convert:81\|count\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { claw_convert:81|count[7] } "NODE_NAME" } } { "claw_convert.vhd" "" { Text "D:/dor and dan/everything 6/everything/claw_convert.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.657 ns) + CELL(0.742 ns) 2.399 ns servo_convert1:82\|LessThan1~0 2 COMB LC_X4_Y2_N0 2 " "Info: 2: + IC(1.657 ns) + CELL(0.742 ns) = 2.399 ns; Loc. = LC_X4_Y2_N0; Fanout = 2; COMB Node = 'servo_convert1:82\|LessThan1~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.399 ns" { claw_convert:81|count[7] servo_convert1:82|LessThan1~0 } "NODE_NAME" } } { "servo_convert1.vhd" "" { Text "D:/dor and dan/everything 6/everything/servo_convert1.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.662 ns) + CELL(0.415 ns) 3.476 ns servo_convert1:82\|LessThan1~2 3 COMB LC_X4_Y2_N4 1 " "Info: 3: + IC(0.662 ns) + CELL(0.415 ns) = 3.476 ns; Loc. = LC_X4_Y2_N4; Fanout = 1; COMB Node = 'servo_convert1:82\|LessThan1~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { servo_convert1:82|LessThan1~0 servo_convert1:82|LessThan1~2 } "NODE_NAME" } } { "servo_convert1.vhd" "" { Text "D:/dor and dan/everything 6/everything/servo_convert1.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.617 ns) + CELL(0.415 ns) 4.508 ns servo_convert1:82\|LessThan1~4 4 COMB LC_X4_Y2_N5 1 " "Info: 4: + IC(0.617 ns) + CELL(0.415 ns) = 4.508 ns; Loc. = LC_X4_Y2_N5; Fanout = 1; COMB Node = 'servo_convert1:82\|LessThan1~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.032 ns" { servo_convert1:82|LessThan1~2 servo_convert1:82|LessThan1~4 } "NODE_NAME" } } { "servo_convert1.vhd" "" { Text "D:/dor and dan/everything 6/everything/servo_convert1.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.410 ns) + CELL(0.415 ns) 6.333 ns servo_convert1:82\|LessThan1~16 5 COMB LC_X4_Y1_N6 1 " "Info: 5: + IC(1.410 ns) + CELL(0.415 ns) = 6.333 ns; Loc. = LC_X4_Y1_N6; Fanout = 1; COMB Node = 'servo_convert1:82\|LessThan1~16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.825 ns" { servo_convert1:82|LessThan1~4 servo_convert1:82|LessThan1~16 } "NODE_NAME" } } { "servo_convert1.vhd" "" { Text "D:/dor and dan/everything 6/everything/servo_convert1.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.480 ns) 7.061 ns servo_convert1:82\|angle_pwm 6 REG LC_X4_Y1_N7 1 " "Info: 6: + IC(0.248 ns) + CELL(0.480 ns) = 7.061 ns; Loc. = LC_X4_Y1_N7; Fanout = 1; REG Node = 'servo_convert1:82\|angle_pwm'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { servo_convert1:82|LessThan1~16 servo_convert1:82|angle_pwm } "NODE_NAME" } } { "servo_convert1.vhd" "" { Text "D:/dor and dan/everything 6/everything/servo_convert1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.467 ns ( 34.94 % ) " "Info: Total cell delay = 2.467 ns ( 34.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.594 ns ( 65.06 % ) " "Info: Total interconnect delay = 4.594 ns ( 65.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.061 ns" { claw_convert:81|count[7] servo_convert1:82|LessThan1~0 servo_convert1:82|LessThan1~2 servo_convert1:82|LessThan1~4 servo_convert1:82|LessThan1~16 servo_convert1:82|angle_pwm } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.061 ns" { claw_convert:81|count[7] {} servo_convert1:82|LessThan1~0 {} servo_convert1:82|LessThan1~2 {} servo_convert1:82|LessThan1~4 {} servo_convert1:82|LessThan1~16 {} servo_convert1:82|angle_pwm {} } { 0.000ns 1.657ns 0.662ns 0.617ns 1.410ns 0.248ns } { 0.000ns 0.742ns 0.415ns 0.415ns 0.415ns 0.480ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.581 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.581 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns clk 1 CLK PIN_12 9 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_12; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "everything.bdf" "" { Schematic "D:/dor and dan/everything 6/everything/everything.bdf" { { 64 88 256 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(1.051 ns) 3.025 ns fdiv1:42\|fout 2 REG LC_X2_Y2_N1 76 " "Info: 2: + IC(1.029 ns) + CELL(1.051 ns) = 3.025 ns; Loc. = LC_X2_Y2_N1; Fanout = 76; REG Node = 'fdiv1:42\|fout'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { clk fdiv1:42|fout } "NODE_NAME" } } { "fdiv1.vhd" "" { Text "D:/dor and dan/everything 6/everything/fdiv1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.810 ns) + CELL(0.746 ns) 6.581 ns servo_convert1:82\|angle_pwm 3 REG LC_X4_Y1_N7 1 " "Info: 3: + IC(2.810 ns) + CELL(0.746 ns) = 6.581 ns; Loc. = LC_X4_Y1_N7; Fanout = 1; REG Node = 'servo_convert1:82\|angle_pwm'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.556 ns" { fdiv1:42|fout servo_convert1:82|angle_pwm } "NODE_NAME" } } { "servo_convert1.vhd" "" { Text "D:/dor and dan/everything 6/everything/servo_convert1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.742 ns ( 41.67 % ) " "Info: Total cell delay = 2.742 ns ( 41.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.839 ns ( 58.33 % ) " "Info: Total interconnect delay = 3.839 ns ( 58.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.581 ns" { clk fdiv1:42|fout servo_convert1:82|angle_pwm } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.581 ns" { clk {} clk~combout {} fdiv1:42|fout {} servo_convert1:82|angle_pwm {} } { 0.000ns 0.000ns 1.029ns 2.810ns } { 0.000ns 0.945ns 1.051ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.581 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.581 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns clk 1 CLK PIN_12 9 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_12; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "everything.bdf" "" { Schematic "D:/dor and dan/everything 6/everything/everything.bdf" { { 64 88 256 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(1.051 ns) 3.025 ns fdiv1:42\|fout 2 REG LC_X2_Y2_N1 76 " "Info: 2: + IC(1.029 ns) + CELL(1.051 ns) = 3.025 ns; Loc. = LC_X2_Y2_N1; Fanout = 76; REG Node = 'fdiv1:42\|fout'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { clk fdiv1:42|fout } "NODE_NAME" } } { "fdiv1.vhd" "" { Text "D:/dor and dan/everything 6/everything/fdiv1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.810 ns) + CELL(0.746 ns) 6.581 ns claw_convert:81\|count\[7\] 3 REG LC_X6_Y2_N1 12 " "Info: 3: + IC(2.810 ns) + CELL(0.746 ns) = 6.581 ns; Loc. = LC_X6_Y2_N1; Fanout = 12; REG Node = 'claw_convert:81\|count\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.556 ns" { fdiv1:42|fout claw_convert:81|count[7] } "NODE_NAME" } } { "claw_convert.vhd" "" { Text "D:/dor and dan/everything 6/everything/claw_convert.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.742 ns ( 41.67 % ) " "Info: Total cell delay = 2.742 ns ( 41.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.839 ns ( 58.33 % ) " "Info: Total interconnect delay = 3.839 ns ( 58.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.581 ns" { clk fdiv1:42|fout claw_convert:81|count[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.581 ns" { clk {} clk~combout {} fdiv1:42|fout {} claw_convert:81|count[7] {} } { 0.000ns 0.000ns 1.029ns 2.810ns } { 0.000ns 0.945ns 1.051ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.581 ns" { clk fdiv1:42|fout servo_convert1:82|angle_pwm } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.581 ns" { clk {} clk~combout {} fdiv1:42|fout {} servo_convert1:82|angle_pwm {} } { 0.000ns 0.000ns 1.029ns 2.810ns } { 0.000ns 0.945ns 1.051ns 0.746ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.581 ns" { clk fdiv1:42|fout claw_convert:81|count[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.581 ns" { clk {} clk~combout {} fdiv1:42|fout {} claw_convert:81|count[7] {} } { 0.000ns 0.000ns 1.029ns 2.810ns } { 0.000ns 0.945ns 1.051ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns + " "Info: + Micro clock to output delay of source is 0.305 ns" {  } { { "claw_convert.vhd" "" { Text "D:/dor and dan/everything 6/everything/claw_convert.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.271 ns + " "Info: + Micro setup delay of destination is 0.271 ns" {  } { { "servo_convert1.vhd" "" { Text "D:/dor and dan/everything 6/everything/servo_convert1.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.061 ns" { claw_convert:81|count[7] servo_convert1:82|LessThan1~0 servo_convert1:82|LessThan1~2 servo_convert1:82|LessThan1~4 servo_convert1:82|LessThan1~16 servo_convert1:82|angle_pwm } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.061 ns" { claw_convert:81|count[7] {} servo_convert1:82|LessThan1~0 {} servo_convert1:82|LessThan1~2 {} servo_convert1:82|LessThan1~4 {} servo_convert1:82|LessThan1~16 {} servo_convert1:82|angle_pwm {} } { 0.000ns 1.657ns 0.662ns 0.617ns 1.410ns 0.248ns } { 0.000ns 0.742ns 0.415ns 0.415ns 0.415ns 0.480ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.581 ns" { clk fdiv1:42|fout servo_convert1:82|angle_pwm } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.581 ns" { clk {} clk~combout {} fdiv1:42|fout {} servo_convert1:82|angle_pwm {} } { 0.000ns 0.000ns 1.029ns 2.810ns } { 0.000ns 0.945ns 1.051ns 0.746ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.581 ns" { clk fdiv1:42|fout claw_convert:81|count[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.581 ns" { clk {} clk~combout {} fdiv1:42|fout {} claw_convert:81|count[7] {} } { 0.000ns 0.000ns 1.029ns 2.810ns } { 0.000ns 0.945ns 1.051ns 0.746ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "data_pc " "Info: No valid register-to-register data paths exist for clock \"data_pc\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "rx2:71\|buf\[2\] data_pc clk -1.055 ns register " "Info: tsu for register \"rx2:71\|buf\[2\]\" (data pin = \"data_pc\", clock pin = \"clk\") is -1.055 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.255 ns + Longest pin register " "Info: + Longest pin to register delay is 5.255 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns data_pc 1 CLK PIN_71 12 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_71; Fanout = 12; CLK Node = 'data_pc'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_pc } "NODE_NAME" } } { "everything.bdf" "" { Schematic "D:/dor and dan/everything 6/everything/everything.bdf" { { 160 40 208 176 "data_pc" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.374 ns) + CELL(0.961 ns) 5.255 ns rx2:71\|buf\[2\] 2 REG LC_X7_Y3_N9 2 " "Info: 2: + IC(3.374 ns) + CELL(0.961 ns) = 5.255 ns; Loc. = LC_X7_Y3_N9; Fanout = 2; REG Node = 'rx2:71\|buf\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.335 ns" { data_pc rx2:71|buf[2] } "NODE_NAME" } } { "RX2.vhd" "" { Text "D:/dor and dan/everything 6/everything/RX2.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.881 ns ( 35.79 % ) " "Info: Total cell delay = 1.881 ns ( 35.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.374 ns ( 64.21 % ) " "Info: Total interconnect delay = 3.374 ns ( 64.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.255 ns" { data_pc rx2:71|buf[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.255 ns" { data_pc {} data_pc~combout {} rx2:71|buf[2] {} } { 0.000ns 0.000ns 3.374ns } { 0.000ns 0.920ns 0.961ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.271 ns + " "Info: + Micro setup delay of destination is 0.271 ns" {  } { { "RX2.vhd" "" { Text "D:/dor and dan/everything 6/everything/RX2.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.581 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 6.581 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns clk 1 CLK PIN_12 9 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_12; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "everything.bdf" "" { Schematic "D:/dor and dan/everything 6/everything/everything.bdf" { { 64 88 256 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(1.051 ns) 3.025 ns fdiv1:42\|fout 2 REG LC_X2_Y2_N1 76 " "Info: 2: + IC(1.029 ns) + CELL(1.051 ns) = 3.025 ns; Loc. = LC_X2_Y2_N1; Fanout = 76; REG Node = 'fdiv1:42\|fout'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { clk fdiv1:42|fout } "NODE_NAME" } } { "fdiv1.vhd" "" { Text "D:/dor and dan/everything 6/everything/fdiv1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.810 ns) + CELL(0.746 ns) 6.581 ns rx2:71\|buf\[2\] 3 REG LC_X7_Y3_N9 2 " "Info: 3: + IC(2.810 ns) + CELL(0.746 ns) = 6.581 ns; Loc. = LC_X7_Y3_N9; Fanout = 2; REG Node = 'rx2:71\|buf\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.556 ns" { fdiv1:42|fout rx2:71|buf[2] } "NODE_NAME" } } { "RX2.vhd" "" { Text "D:/dor and dan/everything 6/everything/RX2.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.742 ns ( 41.67 % ) " "Info: Total cell delay = 2.742 ns ( 41.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.839 ns ( 58.33 % ) " "Info: Total interconnect delay = 3.839 ns ( 58.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.581 ns" { clk fdiv1:42|fout rx2:71|buf[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.581 ns" { clk {} clk~combout {} fdiv1:42|fout {} rx2:71|buf[2] {} } { 0.000ns 0.000ns 1.029ns 2.810ns } { 0.000ns 0.945ns 1.051ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.255 ns" { data_pc rx2:71|buf[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.255 ns" { data_pc {} data_pc~combout {} rx2:71|buf[2] {} } { 0.000ns 0.000ns 3.374ns } { 0.000ns 0.920ns 0.961ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.581 ns" { clk fdiv1:42|fout rx2:71|buf[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.581 ns" { clk {} clk~combout {} fdiv1:42|fout {} rx2:71|buf[2] {} } { 0.000ns 0.000ns 1.029ns 2.810ns } { 0.000ns 0.945ns 1.051ns 0.746ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk motor2 dc_pwm1:57\|out_pwm 11.577 ns register " "Info: tco from clock \"clk\" to destination pin \"motor2\" through register \"dc_pwm1:57\|out_pwm\" is 11.577 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.581 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.581 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns clk 1 CLK PIN_12 9 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_12; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "everything.bdf" "" { Schematic "D:/dor and dan/everything 6/everything/everything.bdf" { { 64 88 256 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(1.051 ns) 3.025 ns fdiv1:42\|fout 2 REG LC_X2_Y2_N1 76 " "Info: 2: + IC(1.029 ns) + CELL(1.051 ns) = 3.025 ns; Loc. = LC_X2_Y2_N1; Fanout = 76; REG Node = 'fdiv1:42\|fout'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { clk fdiv1:42|fout } "NODE_NAME" } } { "fdiv1.vhd" "" { Text "D:/dor and dan/everything 6/everything/fdiv1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.810 ns) + CELL(0.746 ns) 6.581 ns dc_pwm1:57\|out_pwm 3 REG LC_X3_Y3_N9 2 " "Info: 3: + IC(2.810 ns) + CELL(0.746 ns) = 6.581 ns; Loc. = LC_X3_Y3_N9; Fanout = 2; REG Node = 'dc_pwm1:57\|out_pwm'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.556 ns" { fdiv1:42|fout dc_pwm1:57|out_pwm } "NODE_NAME" } } { "dc_pwm1.vhd" "" { Text "D:/dor and dan/everything 6/everything/dc_pwm1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.742 ns ( 41.67 % ) " "Info: Total cell delay = 2.742 ns ( 41.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.839 ns ( 58.33 % ) " "Info: Total interconnect delay = 3.839 ns ( 58.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.581 ns" { clk fdiv1:42|fout dc_pwm1:57|out_pwm } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.581 ns" { clk {} clk~combout {} fdiv1:42|fout {} dc_pwm1:57|out_pwm {} } { 0.000ns 0.000ns 1.029ns 2.810ns } { 0.000ns 0.945ns 1.051ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns + " "Info: + Micro clock to output delay of source is 0.305 ns" {  } { { "dc_pwm1.vhd" "" { Text "D:/dor and dan/everything 6/everything/dc_pwm1.vhd" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.691 ns + Longest register pin " "Info: + Longest register to pin delay is 4.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dc_pwm1:57\|out_pwm 1 REG LC_X3_Y3_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y3_N9; Fanout = 2; REG Node = 'dc_pwm1:57\|out_pwm'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dc_pwm1:57|out_pwm } "NODE_NAME" } } { "dc_pwm1.vhd" "" { Text "D:/dor and dan/everything 6/everything/dc_pwm1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.163 ns) 0.915 ns motor_control2:79\|m2 2 COMB LC_X3_Y3_N5 1 " "Info: 2: + IC(0.752 ns) + CELL(0.163 ns) = 0.915 ns; Loc. = LC_X3_Y3_N5; Fanout = 1; COMB Node = 'motor_control2:79\|m2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.915 ns" { dc_pwm1:57|out_pwm motor_control2:79|m2 } "NODE_NAME" } } { "motor_control2.vhd" "" { Text "D:/dor and dan/everything 6/everything/motor_control2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.893 ns) + CELL(1.883 ns) 4.691 ns motor2 3 PIN PIN_5 0 " "Info: 3: + IC(1.893 ns) + CELL(1.883 ns) = 4.691 ns; Loc. = PIN_5; Fanout = 0; PIN Node = 'motor2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.776 ns" { motor_control2:79|m2 motor2 } "NODE_NAME" } } { "everything.bdf" "" { Schematic "D:/dor and dan/everything 6/everything/everything.bdf" { { 104 1440 1616 120 "motor2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.046 ns ( 43.62 % ) " "Info: Total cell delay = 2.046 ns ( 43.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.645 ns ( 56.38 % ) " "Info: Total interconnect delay = 2.645 ns ( 56.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.691 ns" { dc_pwm1:57|out_pwm motor_control2:79|m2 motor2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.691 ns" { dc_pwm1:57|out_pwm {} motor_control2:79|m2 {} motor2 {} } { 0.000ns 0.752ns 1.893ns } { 0.000ns 0.163ns 1.883ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.581 ns" { clk fdiv1:42|fout dc_pwm1:57|out_pwm } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.581 ns" { clk {} clk~combout {} fdiv1:42|fout {} dc_pwm1:57|out_pwm {} } { 0.000ns 0.000ns 1.029ns 2.810ns } { 0.000ns 0.945ns 1.051ns 0.746ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.691 ns" { dc_pwm1:57|out_pwm motor_control2:79|m2 motor2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.691 ns" { dc_pwm1:57|out_pwm {} motor_control2:79|m2 {} motor2 {} } { 0.000ns 0.752ns 1.893ns } { 0.000ns 0.163ns 1.883ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "data_pc data 3.911 ns Longest " "Info: Longest tpd from source pin \"data_pc\" to destination pin \"data\" is 3.911 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns data_pc 1 CLK PIN_71 12 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_71; Fanout = 12; CLK Node = 'data_pc'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_pc } "NODE_NAME" } } { "everything.bdf" "" { Schematic "D:/dor and dan/everything 6/everything/everything.bdf" { { 160 40 208 176 "data_pc" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.108 ns) + CELL(1.883 ns) 3.911 ns data 2 PIN PIN_74 0 " "Info: 2: + IC(1.108 ns) + CELL(1.883 ns) = 3.911 ns; Loc. = PIN_74; Fanout = 0; PIN Node = 'data'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { data_pc data } "NODE_NAME" } } { "everything.bdf" "" { Schematic "D:/dor and dan/everything 6/everything/everything.bdf" { { 120 248 424 136 "data" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.803 ns ( 71.67 % ) " "Info: Total cell delay = 2.803 ns ( 71.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.108 ns ( 28.33 % ) " "Info: Total interconnect delay = 1.108 ns ( 28.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.911 ns" { data_pc data } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.911 ns" { data_pc {} data_pc~combout {} data {} } { 0.000ns 0.000ns 1.108ns } { 0.000ns 0.920ns 1.883ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "rx2:71\|stop_bit data_pc clk 2.341 ns register " "Info: th for register \"rx2:71\|stop_bit\" (data pin = \"data_pc\", clock pin = \"clk\") is 2.341 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.581 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.581 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns clk 1 CLK PIN_12 9 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_12; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "everything.bdf" "" { Schematic "D:/dor and dan/everything 6/everything/everything.bdf" { { 64 88 256 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(1.051 ns) 3.025 ns fdiv1:42\|fout 2 REG LC_X2_Y2_N1 76 " "Info: 2: + IC(1.029 ns) + CELL(1.051 ns) = 3.025 ns; Loc. = LC_X2_Y2_N1; Fanout = 76; REG Node = 'fdiv1:42\|fout'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { clk fdiv1:42|fout } "NODE_NAME" } } { "fdiv1.vhd" "" { Text "D:/dor and dan/everything 6/everything/fdiv1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.810 ns) + CELL(0.746 ns) 6.581 ns rx2:71\|stop_bit 3 REG LC_X3_Y2_N0 2 " "Info: 3: + IC(2.810 ns) + CELL(0.746 ns) = 6.581 ns; Loc. = LC_X3_Y2_N0; Fanout = 2; REG Node = 'rx2:71\|stop_bit'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.556 ns" { fdiv1:42|fout rx2:71|stop_bit } "NODE_NAME" } } { "RX2.vhd" "" { Text "D:/dor and dan/everything 6/everything/RX2.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.742 ns ( 41.67 % ) " "Info: Total cell delay = 2.742 ns ( 41.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.839 ns ( 58.33 % ) " "Info: Total interconnect delay = 3.839 ns ( 58.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.581 ns" { clk fdiv1:42|fout rx2:71|stop_bit } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.581 ns" { clk {} clk~combout {} fdiv1:42|fout {} rx2:71|stop_bit {} } { 0.000ns 0.000ns 1.029ns 2.810ns } { 0.000ns 0.945ns 1.051ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.179 ns + " "Info: + Micro hold delay of destination is 0.179 ns" {  } { { "RX2.vhd" "" { Text "D:/dor and dan/everything 6/everything/RX2.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.419 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.419 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns data_pc 1 CLK PIN_71 12 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_71; Fanout = 12; CLK Node = 'data_pc'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_pc } "NODE_NAME" } } { "everything.bdf" "" { Schematic "D:/dor and dan/everything 6/everything/everything.bdf" { { 160 40 208 176 "data_pc" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.637 ns) + CELL(0.862 ns) 4.419 ns rx2:71\|stop_bit 2 REG LC_X3_Y2_N0 2 " "Info: 2: + IC(2.637 ns) + CELL(0.862 ns) = 4.419 ns; Loc. = LC_X3_Y2_N0; Fanout = 2; REG Node = 'rx2:71\|stop_bit'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.499 ns" { data_pc rx2:71|stop_bit } "NODE_NAME" } } { "RX2.vhd" "" { Text "D:/dor and dan/everything 6/everything/RX2.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.782 ns ( 40.33 % ) " "Info: Total cell delay = 1.782 ns ( 40.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.637 ns ( 59.67 % ) " "Info: Total interconnect delay = 2.637 ns ( 59.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.419 ns" { data_pc rx2:71|stop_bit } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.419 ns" { data_pc {} data_pc~combout {} rx2:71|stop_bit {} } { 0.000ns 0.000ns 2.637ns } { 0.000ns 0.920ns 0.862ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.581 ns" { clk fdiv1:42|fout rx2:71|stop_bit } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.581 ns" { clk {} clk~combout {} fdiv1:42|fout {} rx2:71|stop_bit {} } { 0.000ns 0.000ns 1.029ns 2.810ns } { 0.000ns 0.945ns 1.051ns 0.746ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.419 ns" { data_pc rx2:71|stop_bit } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.419 ns" { data_pc {} data_pc~combout {} rx2:71|stop_bit {} } { 0.000ns 0.000ns 2.637ns } { 0.000ns 0.920ns 0.862ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 26 16:25:01 2018 " "Info: Processing ended: Mon Feb 26 16:25:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 7 s " "Info: Quartus II Full Compilation was successful. 0 errors, 7 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
