
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: _34068_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: soc.core.sram.ram512x32.RAM00
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
                  4.00    0.00   15.00 v clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00   15.00 v input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.43    1.23   16.23 v input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.43    0.01   16.24 v wire1936/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.97    0.88   17.12 v wire1936/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.20                           net1936 (net)
                  0.98    0.06   17.18 v _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.47    0.50   17.68 ^ _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07935_ (net)
                  0.47    0.00   17.68 ^ _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.49    1.00   18.68 v _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.20                           clock_ctrl.core_clk (net)
                  1.50    0.06   18.75 v clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.16    0.56   19.31 v clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.16    0.00   19.31 v clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.27   19.58 v clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00   19.58 v clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.38   19.96 v clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.11                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.28    0.01   19.97 v clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.33   20.29 v clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00   20.30 v clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36   20.65 v clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.23    0.00   20.66 v clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.30   20.96 v clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.13    0.00   20.96 v clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.25   21.22 v clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.10    0.00   21.22 v clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.32   21.54 v clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.20    0.00   21.54 v clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.36   21.90 v clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.21    0.00   21.90 v clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.33   22.23 v clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.17    0.00   22.24 v clkbuf_6_42_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30   22.54 v clkbuf_6_42_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_42_0_clock_ctrl.core_clk (net)
                  0.15    0.00   22.54 v clkbuf_7_85_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.79    0.72   23.26 v clkbuf_7_85_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.36                           clknet_7_85_0_clock_ctrl.core_clk (net)
                  0.79    0.02   23.27 v clkbuf_leaf_967_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.40   23.68 v clkbuf_leaf_967_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_967_clock_ctrl.core_clk (net)
                  0.10    0.00   23.68 v _34068_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
                  0.27    0.82   24.50 v _34068_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
     1    0.02                           clock_ctrl.reset_delay[0] (net)
                  0.27    0.00   24.50 v _18295_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
                  1.02    0.68   25.18 ^ _18295_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
     2    0.13                           clock_ctrl.resetb_sync (net)
                  1.02    0.00   25.18 ^ _18296_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
                  0.54    0.43   25.61 v _18296_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
     2    0.18                           mgmt_buffers.user_reset (net)
                  0.54    0.02   25.63 v wire1430/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.60    1.29   26.92 v wire1430/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     4    0.39                           net1430 (net)
                  1.61    0.10   27.02 v wire1429/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.34    1.33   28.35 v wire1429/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     2    0.17                           net1429 (net)
                  1.34    0.03   28.37 v soc.core.sram.ram512x32.RAM00/CEN (gf180mcu_fd_ip_sram__sram512x8m8wm1)
                                 28.37   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
                  1.00    0.00   30.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00   30.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.56    0.50   30.50 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.56    0.01   30.51 ^ wire1936/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.62    1.05   31.56 ^ wire1936/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.20                           net1936 (net)
                  1.63    0.05   31.61 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.23    0.20   31.81 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07935_ (net)
                  0.23    0.00   31.81 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.79    1.05   32.86 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.20                           clock_ctrl.core_clk (net)
                  1.79    0.06   32.92 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.43   33.35 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00   33.35 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24   33.59 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.11    0.00   33.60 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.33   33.92 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.11                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.27    0.01   33.93 ^ clkbuf_2_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.27   34.21 ^ clkbuf_2_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_2_0_0_clock_ctrl.core_clk (net)
                  0.13    0.00   34.21 ^ clkbuf_2_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29   34.50 ^ clkbuf_2_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_0_1_clock_ctrl.core_clk (net)
                  0.20    0.00   34.51 ^ clkbuf_3_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28   34.78 ^ clkbuf_3_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_3_0_0_clock_ctrl.core_clk (net)
                  0.15    0.00   34.79 ^ clkbuf_3_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23   35.02 ^ clkbuf_3_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_0_1_clock_ctrl.core_clk (net)
                  0.10    0.00   35.02 ^ clkbuf_3_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.30   35.32 ^ clkbuf_3_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_0_2_clock_ctrl.core_clk (net)
                  0.22    0.00   35.32 ^ clkbuf_4_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.32   35.64 ^ clkbuf_4_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_0_0_clock_ctrl.core_clk (net)
                  0.22    0.00   35.64 ^ clkbuf_5_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28   35.92 ^ clkbuf_5_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_0_0_clock_ctrl.core_clk (net)
                  0.15    0.00   35.93 ^ clkbuf_6_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27   36.19 ^ clkbuf_6_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_0_0_clock_ctrl.core_clk (net)
                  0.15    0.00   36.20 ^ clkbuf_7_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.46    0.45   36.65 ^ clkbuf_7_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.21                           clknet_7_0_0_clock_ctrl.core_clk (net)
                  0.46    0.00   36.65 ^ clkbuf_opt_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.29   36.94 ^ clkbuf_opt_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     1    0.04                           clknet_opt_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00   36.94 ^ clkbuf_opt_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.29    0.34   37.29 ^ clkbuf_opt_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     1    0.31                           clknet_opt_1_1_clock_ctrl.core_clk (net)
                  0.29    0.01   37.30 ^ soc.core.sram.ram512x32.RAM00/CLK (gf180mcu_fd_ip_sram__sram512x8m8wm1)
                         -0.10   37.20   clock uncertainty
                          0.28   37.48   clock reconvergence pessimism
                         -0.60   36.88   library setup time
                                 36.88   data required time
-----------------------------------------------------------------------------
                                 36.88   data required time
                                -28.37   data arrival time
-----------------------------------------------------------------------------
                                  8.50   slack (MET)


Startpoint: _34068_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: soc.core.sram.ram512x32.RAM01
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
                  4.00    0.00   15.00 v clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00   15.00 v input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.43    1.23   16.23 v input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.43    0.01   16.24 v wire1936/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.97    0.88   17.12 v wire1936/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.20                           net1936 (net)
                  0.98    0.06   17.18 v _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.47    0.50   17.68 ^ _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07935_ (net)
                  0.47    0.00   17.68 ^ _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.49    1.00   18.68 v _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.20                           clock_ctrl.core_clk (net)
                  1.50    0.06   18.75 v clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.16    0.56   19.31 v clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.16    0.00   19.31 v clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.27   19.58 v clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00   19.58 v clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.38   19.96 v clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.11                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.28    0.01   19.97 v clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.33   20.29 v clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00   20.30 v clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36   20.65 v clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.23    0.00   20.66 v clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.30   20.96 v clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.13    0.00   20.96 v clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.25   21.22 v clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.10    0.00   21.22 v clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.32   21.54 v clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.20    0.00   21.54 v clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.36   21.90 v clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.21    0.00   21.90 v clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.33   22.23 v clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.17    0.00   22.24 v clkbuf_6_42_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30   22.54 v clkbuf_6_42_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_42_0_clock_ctrl.core_clk (net)
                  0.15    0.00   22.54 v clkbuf_7_85_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.79    0.72   23.26 v clkbuf_7_85_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.36                           clknet_7_85_0_clock_ctrl.core_clk (net)
                  0.79    0.02   23.27 v clkbuf_leaf_967_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.40   23.68 v clkbuf_leaf_967_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_967_clock_ctrl.core_clk (net)
                  0.10    0.00   23.68 v _34068_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
                  0.27    0.82   24.50 v _34068_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
     1    0.02                           clock_ctrl.reset_delay[0] (net)
                  0.27    0.00   24.50 v _18295_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
                  1.02    0.68   25.18 ^ _18295_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
     2    0.13                           clock_ctrl.resetb_sync (net)
                  1.02    0.00   25.18 ^ _18296_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
                  0.54    0.43   25.61 v _18296_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
     2    0.18                           mgmt_buffers.user_reset (net)
                  0.54    0.02   25.63 v wire1430/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.60    1.29   26.92 v wire1430/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     4    0.39                           net1430 (net)
                  1.61    0.10   27.02 v soc.core.sram.ram512x32.RAM01/CEN (gf180mcu_fd_ip_sram__sram512x8m8wm1)
                                 27.02   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
                  1.00    0.00   30.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00   30.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.56    0.50   30.50 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.56    0.01   30.51 ^ wire1936/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.62    1.05   31.56 ^ wire1936/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.20                           net1936 (net)
                  1.63    0.05   31.61 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.23    0.20   31.81 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07935_ (net)
                  0.23    0.00   31.81 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.79    1.05   32.86 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.20                           clock_ctrl.core_clk (net)
                  1.79    0.06   32.92 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.43   33.35 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00   33.35 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24   33.59 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.11    0.00   33.60 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.33   33.92 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.11                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.27    0.01   33.93 ^ clkbuf_2_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.27   34.21 ^ clkbuf_2_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_2_0_0_clock_ctrl.core_clk (net)
                  0.13    0.00   34.21 ^ clkbuf_2_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29   34.50 ^ clkbuf_2_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_0_1_clock_ctrl.core_clk (net)
                  0.20    0.00   34.51 ^ clkbuf_3_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28   34.78 ^ clkbuf_3_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_3_0_0_clock_ctrl.core_clk (net)
                  0.15    0.00   34.79 ^ clkbuf_3_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23   35.02 ^ clkbuf_3_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_0_1_clock_ctrl.core_clk (net)
                  0.10    0.00   35.02 ^ clkbuf_3_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.30   35.32 ^ clkbuf_3_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_0_2_clock_ctrl.core_clk (net)
                  0.22    0.00   35.32 ^ clkbuf_4_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.32   35.64 ^ clkbuf_4_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_0_0_clock_ctrl.core_clk (net)
                  0.22    0.00   35.64 ^ clkbuf_5_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28   35.92 ^ clkbuf_5_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_1_0_clock_ctrl.core_clk (net)
                  0.15    0.00   35.93 ^ clkbuf_6_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.29   36.21 ^ clkbuf_6_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_6_2_0_clock_ctrl.core_clk (net)
                  0.18    0.00   36.22 ^ clkbuf_7_4_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  1.10    0.82   37.03 ^ clkbuf_7_4_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.53                           clknet_7_4_0_clock_ctrl.core_clk (net)
                  1.10    0.01   37.04 ^ soc.core.sram.ram512x32.RAM01/CLK (gf180mcu_fd_ip_sram__sram512x8m8wm1)
                         -0.10   36.94   clock uncertainty
                          0.28   37.22   clock reconvergence pessimism
                         -0.63   36.59   library setup time
                                 36.59   data required time
-----------------------------------------------------------------------------
                                 36.59   data required time
                                -27.02   data arrival time
-----------------------------------------------------------------------------
                                  9.57   slack (MET)


Startpoint: _34068_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: soc.core.sram.ram512x32.RAM02
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
                  4.00    0.00   15.00 v clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00   15.00 v input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.43    1.23   16.23 v input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.43    0.01   16.24 v wire1936/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.97    0.88   17.12 v wire1936/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.20                           net1936 (net)
                  0.98    0.06   17.18 v _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.47    0.50   17.68 ^ _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07935_ (net)
                  0.47    0.00   17.68 ^ _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.49    1.00   18.68 v _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.20                           clock_ctrl.core_clk (net)
                  1.50    0.06   18.75 v clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.16    0.56   19.31 v clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.16    0.00   19.31 v clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.27   19.58 v clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00   19.58 v clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.38   19.96 v clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.11                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.28    0.01   19.97 v clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.33   20.29 v clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00   20.30 v clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36   20.65 v clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.23    0.00   20.66 v clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.30   20.96 v clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.13    0.00   20.96 v clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.25   21.22 v clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.10    0.00   21.22 v clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.32   21.54 v clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.20    0.00   21.54 v clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.36   21.90 v clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.21    0.00   21.90 v clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.33   22.23 v clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.17    0.00   22.24 v clkbuf_6_42_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30   22.54 v clkbuf_6_42_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_42_0_clock_ctrl.core_clk (net)
                  0.15    0.00   22.54 v clkbuf_7_85_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.79    0.72   23.26 v clkbuf_7_85_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.36                           clknet_7_85_0_clock_ctrl.core_clk (net)
                  0.79    0.02   23.27 v clkbuf_leaf_967_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.40   23.68 v clkbuf_leaf_967_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_967_clock_ctrl.core_clk (net)
                  0.10    0.00   23.68 v _34068_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
                  0.27    0.82   24.50 v _34068_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
     1    0.02                           clock_ctrl.reset_delay[0] (net)
                  0.27    0.00   24.50 v _18295_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
                  1.02    0.68   25.18 ^ _18295_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
     2    0.13                           clock_ctrl.resetb_sync (net)
                  1.02    0.00   25.18 ^ _18296_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
                  0.54    0.43   25.61 v _18296_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
     2    0.18                           mgmt_buffers.user_reset (net)
                  0.54    0.02   25.63 v wire1430/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.60    1.29   26.92 v wire1430/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     4    0.39                           net1430 (net)
                  1.61    0.08   26.99 v soc.core.sram.ram512x32.RAM02/CEN (gf180mcu_fd_ip_sram__sram512x8m8wm1)
                                 26.99   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
                  1.00    0.00   30.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00   30.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.56    0.50   30.50 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.56    0.01   30.51 ^ wire1936/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.62    1.05   31.56 ^ wire1936/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.20                           net1936 (net)
                  1.63    0.05   31.61 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.23    0.20   31.81 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07935_ (net)
                  0.23    0.00   31.81 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.79    1.05   32.86 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.20                           clock_ctrl.core_clk (net)
                  1.79    0.06   32.92 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.43   33.35 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00   33.35 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24   33.59 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.11    0.00   33.60 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.33   33.92 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.11                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.27    0.01   33.93 ^ clkbuf_2_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.27   34.21 ^ clkbuf_2_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_2_0_0_clock_ctrl.core_clk (net)
                  0.13    0.00   34.21 ^ clkbuf_2_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29   34.50 ^ clkbuf_2_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_0_1_clock_ctrl.core_clk (net)
                  0.20    0.00   34.51 ^ clkbuf_3_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.27   34.77 ^ clkbuf_3_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_1_0_clock_ctrl.core_clk (net)
                  0.14    0.00   34.78 ^ clkbuf_3_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23   35.00 ^ clkbuf_3_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_1_1_clock_ctrl.core_clk (net)
                  0.10    0.00   35.00 ^ clkbuf_3_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.27   35.27 ^ clkbuf_3_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_3_1_2_clock_ctrl.core_clk (net)
                  0.17    0.00   35.28 ^ clkbuf_4_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.31   35.59 ^ clkbuf_4_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_2_0_clock_ctrl.core_clk (net)
                  0.21    0.00   35.59 ^ clkbuf_5_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.29   35.88 ^ clkbuf_5_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_5_5_0_clock_ctrl.core_clk (net)
                  0.17    0.00   35.88 ^ clkbuf_6_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.28   36.17 ^ clkbuf_6_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_6_10_0_clock_ctrl.core_clk (net)
                  0.17    0.00   36.17 ^ clkbuf_7_20_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  1.17    0.85   37.01 ^ clkbuf_7_20_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.57                           clknet_7_20_0_clock_ctrl.core_clk (net)
                  1.17    0.01   37.03 ^ soc.core.sram.ram512x32.RAM02/CLK (gf180mcu_fd_ip_sram__sram512x8m8wm1)
                         -0.10   36.93   clock uncertainty
                          0.28   37.21   clock reconvergence pessimism
                         -0.63   36.57   library setup time
                                 36.57   data required time
-----------------------------------------------------------------------------
                                 36.57   data required time
                                -26.99   data arrival time
-----------------------------------------------------------------------------
                                  9.58   slack (MET)


Startpoint: _34068_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: soc.core.sram.ram512x32.RAM03
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
                  4.00    0.00   15.00 v clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00   15.00 v input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.43    1.23   16.23 v input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.43    0.01   16.24 v wire1936/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.97    0.88   17.12 v wire1936/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.20                           net1936 (net)
                  0.98    0.06   17.18 v _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.47    0.50   17.68 ^ _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07935_ (net)
                  0.47    0.00   17.68 ^ _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.49    1.00   18.68 v _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.20                           clock_ctrl.core_clk (net)
                  1.50    0.06   18.75 v clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.16    0.56   19.31 v clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.16    0.00   19.31 v clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.27   19.58 v clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00   19.58 v clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.38   19.96 v clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.11                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.28    0.01   19.97 v clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.33   20.29 v clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00   20.30 v clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36   20.65 v clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.23    0.00   20.66 v clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.30   20.96 v clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.13    0.00   20.96 v clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.25   21.22 v clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.10    0.00   21.22 v clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.32   21.54 v clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.20    0.00   21.54 v clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.36   21.90 v clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.21    0.00   21.90 v clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.33   22.23 v clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.17    0.00   22.24 v clkbuf_6_42_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30   22.54 v clkbuf_6_42_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_42_0_clock_ctrl.core_clk (net)
                  0.15    0.00   22.54 v clkbuf_7_85_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.79    0.72   23.26 v clkbuf_7_85_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.36                           clknet_7_85_0_clock_ctrl.core_clk (net)
                  0.79    0.02   23.27 v clkbuf_leaf_967_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.40   23.68 v clkbuf_leaf_967_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_967_clock_ctrl.core_clk (net)
                  0.10    0.00   23.68 v _34068_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
                  0.27    0.82   24.50 v _34068_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
     1    0.02                           clock_ctrl.reset_delay[0] (net)
                  0.27    0.00   24.50 v _18295_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
                  1.02    0.68   25.18 ^ _18295_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
     2    0.13                           clock_ctrl.resetb_sync (net)
                  1.02    0.00   25.18 ^ _18296_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
                  0.54    0.43   25.61 v _18296_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
     2    0.18                           mgmt_buffers.user_reset (net)
                  0.54    0.02   25.63 v wire1430/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.60    1.29   26.92 v wire1430/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     4    0.39                           net1430 (net)
                  1.60    0.06   26.98 v soc.core.sram.ram512x32.RAM03/CEN (gf180mcu_fd_ip_sram__sram512x8m8wm1)
                                 26.98   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
                  1.00    0.00   30.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00   30.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.56    0.50   30.50 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.56    0.01   30.51 ^ wire1936/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.62    1.05   31.56 ^ wire1936/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.20                           net1936 (net)
                  1.63    0.05   31.61 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.23    0.20   31.81 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07935_ (net)
                  0.23    0.00   31.81 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.79    1.05   32.86 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.20                           clock_ctrl.core_clk (net)
                  1.79    0.06   32.92 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.43   33.35 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00   33.35 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24   33.59 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00   33.59 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.33   33.92 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.11                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.26    0.01   33.93 ^ clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28   34.20 ^ clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00   34.20 ^ clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.31   34.51 ^ clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.22    0.00   34.51 ^ clkbuf_3_4_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.27   34.78 ^ clkbuf_3_4_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_4_0_clock_ctrl.core_clk (net)
                  0.14    0.00   34.79 ^ clkbuf_3_4_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.09    0.22   35.01 ^ clkbuf_3_4_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.01                           clknet_3_4_1_clock_ctrl.core_clk (net)
                  0.09    0.00   35.01 ^ clkbuf_3_4_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.29   35.30 ^ clkbuf_3_4_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_4_2_clock_ctrl.core_clk (net)
                  0.21    0.00   35.30 ^ clkbuf_4_9_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.30   35.60 ^ clkbuf_4_9_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_9_0_clock_ctrl.core_clk (net)
                  0.18    0.00   35.60 ^ clkbuf_5_18_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.28   35.88 ^ clkbuf_5_18_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_18_0_clock_ctrl.core_clk (net)
                  0.16    0.00   35.88 ^ clkbuf_6_36_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.28   36.16 ^ clkbuf_6_36_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_36_0_clock_ctrl.core_clk (net)
                  0.16    0.00   36.16 ^ clkbuf_7_73_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  1.26    0.89   37.06 ^ clkbuf_7_73_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.62                           clknet_7_73_0_clock_ctrl.core_clk (net)
                  1.26    0.02   37.08 ^ soc.core.sram.ram512x32.RAM03/CLK (gf180mcu_fd_ip_sram__sram512x8m8wm1)
                         -0.10   36.98   clock uncertainty
                          0.37   37.35   clock reconvergence pessimism
                         -0.63   36.72   library setup time
                                 36.72   data required time
-----------------------------------------------------------------------------
                                 36.72   data required time
                                -26.98   data arrival time
-----------------------------------------------------------------------------
                                  9.74   slack (MET)


Startpoint: _34068_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: _31364_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
                  4.00    0.00   15.00 v clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00   15.00 v input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.43    1.23   16.23 v input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.43    0.01   16.24 v wire1936/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.97    0.88   17.12 v wire1936/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.20                           net1936 (net)
                  0.98    0.06   17.18 v _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.47    0.50   17.68 ^ _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07935_ (net)
                  0.47    0.00   17.68 ^ _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.49    1.00   18.68 v _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.20                           clock_ctrl.core_clk (net)
                  1.50    0.06   18.75 v clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.16    0.56   19.31 v clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.16    0.00   19.31 v clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.27   19.58 v clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00   19.58 v clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.38   19.96 v clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.11                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.28    0.01   19.97 v clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.33   20.29 v clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00   20.30 v clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36   20.65 v clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.23    0.00   20.66 v clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.30   20.96 v clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.13    0.00   20.96 v clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.25   21.22 v clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.10    0.00   21.22 v clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.32   21.54 v clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.20    0.00   21.54 v clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.36   21.90 v clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.21    0.00   21.90 v clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.33   22.23 v clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.17    0.00   22.24 v clkbuf_6_42_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30   22.54 v clkbuf_6_42_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_42_0_clock_ctrl.core_clk (net)
                  0.15    0.00   22.54 v clkbuf_7_85_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.79    0.72   23.26 v clkbuf_7_85_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.36                           clknet_7_85_0_clock_ctrl.core_clk (net)
                  0.79    0.02   23.27 v clkbuf_leaf_967_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.40   23.68 v clkbuf_leaf_967_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_967_clock_ctrl.core_clk (net)
                  0.10    0.00   23.68 v _34068_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
                  0.27    0.82   24.50 v _34068_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
     1    0.02                           clock_ctrl.reset_delay[0] (net)
                  0.27    0.00   24.50 v _18295_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
                  1.02    0.68   25.18 ^ _18295_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
     2    0.13                           clock_ctrl.resetb_sync (net)
                  1.02    0.00   25.18 ^ _18296_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
                  0.54    0.43   25.61 v _18296_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
     2    0.18                           mgmt_buffers.user_reset (net)
                  0.55    0.05   25.66 v _31364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 25.66   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
                  1.00    0.00   30.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00   30.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.56    0.50   30.50 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.56    0.01   30.51 ^ wire1936/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.62    1.05   31.56 ^ wire1936/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.20                           net1936 (net)
                  1.63    0.05   31.61 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.23    0.20   31.81 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07935_ (net)
                  0.23    0.00   31.81 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.79    1.05   32.86 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.20                           clock_ctrl.core_clk (net)
                  1.79    0.06   32.92 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.43   33.35 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00   33.35 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24   33.59 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00   33.59 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.33   33.92 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.11                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.26    0.01   33.93 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.28   34.20 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.13    0.00   34.20 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.30   34.50 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.21    0.00   34.50 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.26   34.76 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.13    0.00   34.76 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.22   34.99 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.10    0.00   34.99 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.27   35.26 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.17    0.00   35.26 ^ clkbuf_4_15_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.30   35.56 ^ clkbuf_4_15_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_15_0_clock_ctrl.core_clk (net)
                  0.20    0.00   35.57 ^ clkbuf_5_31_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28   35.85 ^ clkbuf_5_31_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_31_0_clock_ctrl.core_clk (net)
                  0.15    0.00   35.85 ^ clkbuf_6_63_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.28   36.12 ^ clkbuf_6_63_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_63_0_clock_ctrl.core_clk (net)
                  0.16    0.00   36.12 ^ clkbuf_7_127_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.63    0.55   36.67 ^ clkbuf_7_127_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.30                           clknet_7_127_0_clock_ctrl.core_clk (net)
                  0.63    0.01   36.68 ^ _31364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   36.58   clock uncertainty
                          0.32   36.91   clock reconvergence pessimism
                         -0.29   36.62   library setup time
                                 36.62   data required time
-----------------------------------------------------------------------------
                                 36.62   data required time
                                -25.66   data arrival time
-----------------------------------------------------------------------------
                                 10.96   slack (MET)


Startpoint: _34255_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34245_ (falling edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.43    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.43    0.00    0.00 ^ fanout1550/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.66    0.55    0.56 ^ fanout1550/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.16                           net1550 (net)
                  0.66    0.01    0.56 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.43    1.00 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.23    0.00    1.00 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.36    1.36 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.24    0.01    1.37 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.38    1.75 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.26    0.01    1.76 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    2.13 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.24    0.01    2.14 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.35    2.48 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00    2.49 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.42    0.47    2.95 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    17    0.20                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.42    0.01    2.97 ^ _34255_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  2.41    2.34    5.31 ^ _34255_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.15                           gpio_control_in_1a[4].shift_register[9] (net)
                  2.41    0.03    5.34 ^ _34245_/D (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                                  5.34   data arrival time

                         25.00   25.00   clock hk_serial_clk (fall edge)
                          0.00   25.00   clock source latency
                  0.28    0.00   25.00 v housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.28    0.00   25.00 v fanout1550/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.45   25.45 v fanout1550/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.16                           net1550 (net)
                  0.40    0.01   25.46 v gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.40   25.86 v gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.24    0.00   25.86 v gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.37   26.23 v gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.25    0.00   26.23 v gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.39   26.62 v gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.28    0.01   26.63 v gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.38   27.01 v gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.26    0.01   27.02 v gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.35   27.37 v gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.22    0.00   27.37 v gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.45    0.48   27.85 v gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    17    0.20                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.45    0.03   27.88 v _34245_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                         -0.10   27.78   clock uncertainty
                          0.21   28.00   clock reconvergence pessimism
                         -0.29   27.71   library setup time
                                 27.71   data required time
-----------------------------------------------------------------------------
                                 27.71   data required time
                                 -5.34   data arrival time
-----------------------------------------------------------------------------
                                 22.37   slack (MET)


Startpoint: _34413_ (falling edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34435_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         25.00   25.00   clock hk_serial_clk (fall edge)
                          0.00   25.00   clock source latency
                  0.28    0.00   25.00 v housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.28    0.00   25.00 v fanout1550/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.48   25.48 v fanout1550/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.16                           net1550 (net)
                  0.40    0.01   25.49 v gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.43   25.92 v gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.24    0.00   25.93 v gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.40   26.32 v gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.25    0.01   26.33 v gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.42   26.75 v gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.28    0.01   26.76 v gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.41   27.17 v gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.26    0.01   27.18 v gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.38   27.55 v gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.22    0.00   27.56 v gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.45    0.52   28.08 v gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    17    0.20                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.45    0.03   28.11 v gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.45   28.55 v gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.24    0.00   28.56 v gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.26    0.38   28.94 v gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_1[0].serial_clock (net)
                  0.26    0.01   28.94 v gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.40   29.34 v gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[0].serial_clock_out (net)
                  0.24    0.01   29.35 v gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.39   29.73 v gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1[1].serial_clock_out (net)
                  0.23    0.00   29.74 v gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.41   30.14 v gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[2].serial_clock_out (net)
                  0.26    0.01   30.15 v gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.44   30.59 v gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    14    0.12                           gpio_control_in_1[3].serial_clock_out (net)
                  0.30    0.01   30.60 v gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.29    0.45   31.04 v gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.12                           gpio_control_in_1[4].serial_clock_out (net)
                  0.29    0.01   31.05 v gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.40   31.46 v gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[5].serial_clock_out (net)
                  0.23    0.00   31.46 v _34413_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                  1.24    1.66   33.12 ^ _34413_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
     1    0.07                           gpio_control_in_1[6].serial_data_out (net)
                  1.24    0.01   33.13 ^ _34435_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 33.13   data arrival time

                         50.00   50.00   clock hk_serial_clk (rise edge)
                          0.00   50.00   clock source latency
                  0.43    0.00   50.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.43    0.00   50.00 ^ fanout1550/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.66    0.51   50.52 ^ fanout1550/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.16                           net1550 (net)
                  0.66    0.01   50.52 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.40   50.93 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.23    0.00   50.93 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34   51.27 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.24    0.00   51.27 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.35   51.62 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.26    0.01   51.63 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.35   51.98 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.24    0.01   51.98 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.32   52.30 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00   52.31 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.42    0.43   52.74 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    17    0.20                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.43    0.03   52.77 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.37   53.14 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.23    0.00   53.14 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.36   53.50 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_1[0].serial_clock (net)
                  0.41    0.00   53.50 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.37   53.87 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[0].serial_clock_out (net)
                  0.23    0.01   53.88 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.33   54.20 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1[1].serial_clock_out (net)
                  0.22    0.00   54.21 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.34   54.55 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[2].serial_clock_out (net)
                  0.25    0.01   54.56 ^ gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.37   54.92 ^ gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    14    0.12                           gpio_control_in_1[3].serial_clock_out (net)
                  0.28    0.01   54.93 ^ gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.37   55.30 ^ gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.12                           gpio_control_in_1[4].serial_clock_out (net)
                  0.28    0.01   55.31 ^ gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.34   55.65 ^ gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[5].serial_clock_out (net)
                  0.22    0.00   55.66 ^ gpio_control_in_1[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34   55.99 ^ gpio_control_in_1[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[6].serial_clock_out (net)
                  0.24    0.01   56.00 ^ _34435_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.10   55.90   clock uncertainty
                          0.44   56.34   clock reconvergence pessimism
                         -0.41   55.93   library setup time
                                 55.93   data required time
-----------------------------------------------------------------------------
                                 55.93   data required time
                                -33.13   data arrival time
-----------------------------------------------------------------------------
                                 22.80   slack (MET)


Startpoint: _34610_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34600_ (falling edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.43    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.43    0.00    0.00 ^ fanout1550/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.66    0.55    0.56 ^ fanout1550/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.16                           net1550 (net)
                  0.67    0.02    0.57 ^ wire1552/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.53    1.20    1.77 ^ wire1552/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.19                           net1552 (net)
                  1.53    0.03    1.80 ^ wire1551/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.95    0.73    2.53 ^ wire1551/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.23                           net1551 (net)
                  0.96    0.05    2.58 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.42    0.43    3.01 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.42    0.01    3.02 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.40    3.42 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.41    0.01    3.43 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.39    3.82 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.23    0.01    3.83 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.42    0.39    4.22 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[14].serial_clock (net)
                  0.42    0.01    4.22 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.67    0.56    4.78 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.16                           gpio_control_in_2[13].serial_clock (net)
                  0.67    0.03    4.81 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.40    5.21 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[12].serial_clock (net)
                  0.38    0.01    5.21 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.42    0.41    5.62 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[11].serial_clock (net)
                  0.42    0.01    5.63 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.39    6.01 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.38    0.01    6.02 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.39    6.41 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock_out (net)
                  0.23    0.00    6.42 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.36    0.36    6.77 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.36    0.01    6.78 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.39    7.17 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[7].serial_clock (net)
                  0.39    0.01    7.17 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.36    0.38    7.55 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[6].serial_clock (net)
                  0.36    0.01    7.56 ^ gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.85    0.64    8.20 ^ gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    14    0.21                           gpio_control_in_2[5].serial_clock (net)
                  0.86    0.05    8.25 ^ gpio_control_in_2[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.47    0.46    8.71 ^ gpio_control_in_2[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.11                           gpio_control_in_2[4].serial_clock (net)
                  0.47    0.01    8.72 ^ gpio_control_in_2[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.42    0.41    9.13 ^ gpio_control_in_2[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[3].serial_clock (net)
                  0.42    0.01    9.14 ^ gpio_control_in_2[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.32    0.35    9.49 ^ gpio_control_in_2[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.07                           gpio_control_in_2[2].serial_clock (net)
                  0.32    0.00    9.49 ^ gpio_control_in_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.45    0.42    9.91 ^ gpio_control_in_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[1].serial_clock (net)
                  0.45    0.01    9.92 ^ _34610_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.72    1.34   11.26 ^ _34610_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.04                           gpio_control_in_2[1].shift_register[9] (net)
                  0.72    0.00   11.26 ^ _34600_/D (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                                 11.26   data arrival time

                         25.00   25.00   clock hk_serial_clk (fall edge)
                          0.00   25.00   clock source latency
                  0.28    0.00   25.00 v housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.28    0.00   25.00 v fanout1550/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.45   25.45 v fanout1550/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.16                           net1550 (net)
                  0.40    0.01   25.46 v wire1552/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.46    1.11   26.57 v wire1552/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.19                           net1552 (net)
                  1.47    0.03   26.60 v wire1551/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.58    0.80   27.40 v wire1551/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.23                           net1551 (net)
                  0.59    0.04   27.44 v gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.26    0.44   27.89 v gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.26    0.01   27.89 v gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.25    0.35   28.25 v gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.25    0.01   28.26 v gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37   28.62 v gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.24    0.01   28.63 v gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.26    0.35   28.98 v gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[14].serial_clock (net)
                  0.26    0.01   28.99 v gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.44   29.43 v gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.16                           gpio_control_in_2[13].serial_clock (net)
                  0.41    0.02   29.45 v gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.24    0.38   29.83 v gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[12].serial_clock (net)
                  0.24    0.01   29.84 v gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.26    0.35   30.19 v gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[11].serial_clock (net)
                  0.26    0.01   30.20 v gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.24    0.34   30.54 v gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.24    0.01   30.55 v gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.36   30.91 v gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock_out (net)
                  0.24    0.00   30.92 v gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.23    0.33   31.25 v gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.23    0.01   31.25 v gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.24    0.34   31.59 v gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[7].serial_clock (net)
                  0.25    0.01   31.60 v gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.23    0.33   31.93 v gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[6].serial_clock (net)
                  0.23    0.00   31.94 v gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.51    0.48   32.41 v gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    14    0.21                           gpio_control_in_2[5].serial_clock (net)
                  0.53    0.05   32.46 v gpio_control_in_2[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.29    0.45   32.90 v gpio_control_in_2[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.11                           gpio_control_in_2[4].serial_clock (net)
                  0.30    0.01   32.91 v gpio_control_in_2[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.26    0.37   33.28 v gpio_control_in_2[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[3].serial_clock (net)
                  0.26    0.01   33.29 v gpio_control_in_2[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.20    0.32   33.61 v gpio_control_in_2[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.07                           gpio_control_in_2[2].serial_clock (net)
                  0.20    0.00   33.61 v gpio_control_in_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.28    0.35   33.96 v gpio_control_in_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[1].serial_clock (net)
                  0.28    0.01   33.97 v _34600_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                         -0.10   33.87   clock uncertainty
                          0.70   34.57   clock reconvergence pessimism
                         -0.25   34.32   library setup time
                                 34.32   data required time
-----------------------------------------------------------------------------
                                 34.32   data required time
                                -11.26   data arrival time
-----------------------------------------------------------------------------
                                 23.05   slack (MET)


Startpoint: _34862_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34852_ (falling edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.43    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.43    0.00    0.00 ^ fanout1550/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.66    0.55    0.56 ^ fanout1550/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.16                           net1550 (net)
                  0.67    0.02    0.57 ^ wire1552/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.53    1.20    1.77 ^ wire1552/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.19                           net1552 (net)
                  1.53    0.03    1.80 ^ wire1551/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.95    0.73    2.53 ^ wire1551/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.23                           net1551 (net)
                  0.96    0.05    2.58 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.42    0.43    3.01 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.42    0.01    3.02 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.40    3.42 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.41    0.01    3.43 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.39    3.82 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.23    0.01    3.83 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.42    0.39    4.22 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[14].serial_clock (net)
                  0.42    0.01    4.22 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.67    0.56    4.78 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.16                           gpio_control_in_2[13].serial_clock (net)
                  0.67    0.02    4.80 ^ _34862_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.91    1.49    6.29 ^ _34862_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.05                           gpio_control_in_2[13].shift_register[9] (net)
                  0.91    0.00    6.29 ^ _34852_/D (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                                  6.29   data arrival time

                         25.00   25.00   clock hk_serial_clk (fall edge)
                          0.00   25.00   clock source latency
                  0.28    0.00   25.00 v housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.28    0.00   25.00 v fanout1550/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.45   25.45 v fanout1550/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.16                           net1550 (net)
                  0.40    0.01   25.46 v wire1552/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.46    1.11   26.57 v wire1552/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.19                           net1552 (net)
                  1.47    0.03   26.60 v wire1551/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.58    0.80   27.40 v wire1551/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.23                           net1551 (net)
                  0.59    0.04   27.44 v gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.26    0.44   27.89 v gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.26    0.01   27.89 v gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.25    0.35   28.25 v gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.25    0.01   28.26 v gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37   28.62 v gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.24    0.01   28.63 v gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.26    0.35   28.98 v gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[14].serial_clock (net)
                  0.26    0.01   28.99 v gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.44   29.43 v gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.16                           gpio_control_in_2[13].serial_clock (net)
                  0.41    0.02   29.45 v _34852_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                         -0.10   29.35   clock uncertainty
                          0.34   29.70   clock reconvergence pessimism
                         -0.24   29.46   library setup time
                                 29.46   data required time
-----------------------------------------------------------------------------
                                 29.46   data required time
                                 -6.29   data arrival time
-----------------------------------------------------------------------------
                                 23.17   slack (MET)


Startpoint: _34381_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34371_ (falling edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.43    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.43    0.00    0.00 ^ fanout1550/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.66    0.55    0.56 ^ fanout1550/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.16                           net1550 (net)
                  0.66    0.01    0.56 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.43    1.00 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.23    0.00    1.00 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.36    1.36 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.24    0.01    1.37 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.38    1.75 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.26    0.01    1.76 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    2.13 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.24    0.01    2.14 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.35    2.48 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00    2.49 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.42    0.47    2.95 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    17    0.20                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.43    0.03    2.98 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.40    3.38 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.23    0.00    3.38 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.39    3.77 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_1[0].serial_clock (net)
                  0.41    0.01    3.78 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.39    4.17 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[0].serial_clock_out (net)
                  0.23    0.01    4.18 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.35    4.53 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1[1].serial_clock_out (net)
                  0.22    0.00    4.53 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.37    4.90 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[2].serial_clock_out (net)
                  0.25    0.01    4.91 ^ gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.40    5.31 ^ gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    14    0.12                           gpio_control_in_1[3].serial_clock_out (net)
                  0.28    0.00    5.31 ^ _34381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.31    1.67    6.98 ^ _34381_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.08                           gpio_control_in_1[4].shift_register[9] (net)
                  1.32    0.01    6.99 ^ _34371_/D (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                                  6.99   data arrival time

                         25.00   25.00   clock hk_serial_clk (fall edge)
                          0.00   25.00   clock source latency
                  0.28    0.00   25.00 v housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.28    0.00   25.00 v fanout1550/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.45   25.45 v fanout1550/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.16                           net1550 (net)
                  0.40    0.01   25.46 v gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.40   25.86 v gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.24    0.00   25.86 v gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.37   26.23 v gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.25    0.00   26.23 v gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.39   26.62 v gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.28    0.01   26.63 v gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.38   27.01 v gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.26    0.01   27.02 v gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.35   27.37 v gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.22    0.00   27.37 v gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.45    0.48   27.85 v gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    17    0.20                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.45    0.03   27.88 v gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.42   28.30 v gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.24    0.00   28.30 v gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.26    0.35   28.65 v gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_1[0].serial_clock (net)
                  0.26    0.00   28.66 v gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37   29.03 v gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[0].serial_clock_out (net)
                  0.24    0.01   29.03 v gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36   29.39 v gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1[1].serial_clock_out (net)
                  0.23    0.00   29.39 v gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.38   29.77 v gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[2].serial_clock_out (net)
                  0.26    0.01   29.78 v gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.41   30.18 v gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    14    0.12                           gpio_control_in_1[3].serial_clock_out (net)
                  0.30    0.01   30.19 v _34371_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                         -0.10   30.09   clock uncertainty
                          0.38   30.48   clock reconvergence pessimism
                         -0.29   30.19   library setup time
                                 30.19   data required time
-----------------------------------------------------------------------------
                                 30.19   data required time
                                 -6.99   data arrival time
-----------------------------------------------------------------------------
                                 23.20   slack (MET)


