
---------- Begin Simulation Statistics ----------
final_tick                               1275358591000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 110028                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702528                       # Number of bytes of host memory used
host_op_rate                                   110350                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13057.37                       # Real time elapsed on the host
host_tick_rate                               97673453                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436674843                       # Number of instructions simulated
sim_ops                                    1440878599                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.275359                       # Number of seconds simulated
sim_ticks                                1275358591000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.649207                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              179549823                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           204850482                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         18072251                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        274321530                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21739629                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       23121466                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1381837                       # Number of indirect misses.
system.cpu0.branchPred.lookups              347058043                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2189708                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100279                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         11082954                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329549106                       # Number of branches committed
system.cpu0.commit.bw_lim_events             33375777                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309752                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       68522989                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316567362                       # Number of instructions committed
system.cpu0.commit.committedOps            1318670937                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2373282740                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.555632                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.292321                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1725241878     72.69%     72.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    378528336     15.95%     88.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    104525599      4.40%     93.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     91813282      3.87%     96.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     23568758      0.99%     97.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7503463      0.32%     98.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4226535      0.18%     98.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4499112      0.19%     98.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     33375777      1.41%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2373282740                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143952                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273938705                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405173659                       # Number of loads committed
system.cpu0.commit.membars                    4203734                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203740      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742075048     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831782      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407273930     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151186552     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318670937                       # Class of committed instruction
system.cpu0.commit.refs                     558460510                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316567362                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318670937                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.932727                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.932727                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            410959193                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              7044993                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           178921814                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1414262627                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               988257121                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                973305683                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              11096831                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             14836527                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6002122                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  347058043                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                258447288                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1411619848                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5143771                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          102                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1438448713                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  11                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               36172256                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.136392                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         959914861                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         201289452                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.565302                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2389620950                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.602837                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.888458                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1374249450     57.51%     57.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               755591015     31.62%     89.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               132005864      5.52%     94.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               106276216      4.45%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13887135      0.58%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3305179      0.14%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   99321      0.00%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 4203216      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3554      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2389620950                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      154943852                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            11188607                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               335874482                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.538356                       # Inst execution rate
system.cpu0.iew.exec_refs                   586683573                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 157817795                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              341556082                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            431316359                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106242                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4524827                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           160484410                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1387143887                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            428865778                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         11607454                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1369881506                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2003864                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              9834051                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              11096831                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             14319223                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       183770                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20392934                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        21068                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        12877                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4472188                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     26142700                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      7197559                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         12877                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       736497                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      10452110                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                574215827                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1358690789                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.905150                       # average fanout of values written-back
system.cpu0.iew.wb_producers                519751306                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.533958                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1358755329                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1681969911                       # number of integer regfile reads
system.cpu0.int_regfile_writes              875094333                       # number of integer regfile writes
system.cpu0.ipc                              0.517404                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.517404                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205673      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            770274359     55.76%     56.06% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11834200      0.86%     56.92% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100429      0.15%     57.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     57.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     57.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     57.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     57.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     57.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     57.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     57.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     57.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     57.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     57.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     57.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     57.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     57.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     57.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     57.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     57.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     57.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     57.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     57.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     57.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     57.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     57.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     57.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     57.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     57.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     57.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     57.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     57.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     57.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     57.07% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           435443815     31.52%     88.59% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          157630434     11.41%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1381488961                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                60                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2876935                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002082                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 449598     15.63%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2057382     71.51%     87.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               369953     12.86%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1380160170                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5155622452                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1358690738                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1455629129                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1380833713                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1381488961                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310174                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       68472946                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           146750                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           422                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     29302655                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2389620950                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.578121                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.805220                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1379941204     57.75%     57.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          719110771     30.09%     87.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          229918999      9.62%     97.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           46006011      1.93%     99.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11378377      0.48%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1415896      0.06%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1200784      0.05%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             466797      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             182111      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2389620950                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.542918                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         18517849                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1889007                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           431316359                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          160484410                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1895                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2544564802                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     6154193                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              371816587                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845208817                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14003506                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1004557551                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              12000116                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                12388                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1720956425                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1401456514                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          909707827                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                961905879                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              13708877                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              11096831                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             40087821                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                64499005                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               48                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1720956377                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        156281                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5892                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 30594251                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5850                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3727076748                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2790750453                       # The number of ROB writes
system.cpu0.timesIdled                       31252072                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1862                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            82.600936                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20296412                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            24571649                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2747603                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         30059846                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1032375                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1044736                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           12361                       # Number of indirect misses.
system.cpu1.branchPred.lookups               34583238                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48094                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100002                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1952558                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28126836                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3653357                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300684                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15535546                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120107481                       # Number of instructions committed
system.cpu1.commit.committedOps             122207662                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    429350280                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.284634                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.043552                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    377709049     87.97%     87.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     25897647      6.03%     94.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9963580      2.32%     96.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7343114      1.71%     98.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1577650      0.37%     98.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       743996      0.17%     98.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2137132      0.50%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       324755      0.08%     99.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3653357      0.85%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    429350280                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1799105                       # Number of function calls committed.
system.cpu1.commit.int_insts                116643943                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30181880                       # Number of loads committed
system.cpu1.commit.membars                    4200125                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200125      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76695005     62.76%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32281882     26.42%     92.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9030506      7.39%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122207662                       # Class of committed instruction
system.cpu1.commit.refs                      41312400                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120107481                       # Number of Instructions Simulated
system.cpu1.committedOps                    122207662                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.609989                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.609989                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            332484431                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               844901                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19565152                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             144110992                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                26809646                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 66245821                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1953926                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1970699                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5096690                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   34583238                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 22786560                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    405173621                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               194008                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     148019396                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5497942                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.079761                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          24667921                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21328787                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.341384                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         432590514                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.347026                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.778313                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               337838572     78.10%     78.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                60070966     13.89%     91.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                18738031      4.33%     96.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12346490      2.85%     99.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2512831      0.58%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1021597      0.24%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   60146      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1750      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     131      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           432590514                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         996187                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2071065                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30338751                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.306591                       # Inst execution rate
system.cpu1.iew.exec_refs                    45519223                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11475367                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              283725664                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34737387                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100648                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1658793                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11774115                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          137693943                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34043856                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1926888                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            132933977                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2113061                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6202160                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1953926                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10738974                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        89506                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          695019                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        15652                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1752                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         7925                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4555507                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       643595                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1752                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       521693                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1549372                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 73408035                       # num instructions consuming a value
system.cpu1.iew.wb_count                    131560645                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.862910                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 63344530                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.303424                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     131607638                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               168647520                       # number of integer regfile reads
system.cpu1.int_regfile_writes               88687913                       # number of integer regfile writes
system.cpu1.ipc                              0.277009                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.277009                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200231      3.11%      3.11% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             84584723     62.72%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36640085     27.17%     93.00% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9435680      7.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             134860865                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2674140                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.019829                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 550614     20.59%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1772790     66.29%     86.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               350734     13.12%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             133334760                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         705161643                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    131560633                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        153181584                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 131393079                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                134860865                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300864                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15486280                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           175285                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           180                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6078108                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    432590514                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.311752                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.791944                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          349953010     80.90%     80.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           51567920     11.92%     92.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           19383865      4.48%     97.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6050186      1.40%     98.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3650483      0.84%     99.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             742398      0.17%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             753827      0.17%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             372827      0.09%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             115998      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      432590514                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.311036                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13296675                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1335962                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34737387                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11774115                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    106                       # number of misc regfile reads
system.cpu1.numCycles                       433586701                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2117125665                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              309431406                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81715352                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              13487662                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                30299588                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2943485                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                21719                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            179364260                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             141485453                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           95517944                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 66639150                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7241384                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1953926                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             24241051                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                13802592                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       179364248                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25393                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               616                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 28175279                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           614                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   563439871                       # The number of ROB reads
system.cpu1.rob.rob_writes                  278732393                       # The number of ROB writes
system.cpu1.timesIdled                          19310                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          9224712                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                10411                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             9267320                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                195690                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     11759872                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      23420319                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       508658                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       147630                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     69750865                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6431161                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    139601545                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6578791                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1275358591000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9119460                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3836216                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7824112                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              342                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            259                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2639763                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2639759                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9119460                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           167                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     35179538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               35179538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    998107840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               998107840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              538                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          11759991                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                11759991    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            11759991                       # Request fanout histogram
system.membus.respLayer1.occupancy        60980642468                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         41835461698                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1275358591000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1275358591000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1275358591000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1275358591000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1275358591000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1275358591000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1275358591000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1275358591000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1275358591000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1275358591000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    512849916.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   691566787.033719                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        47500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1715661500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1272281491500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3077099500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1275358591000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    221715416                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       221715416                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    221715416                       # number of overall hits
system.cpu0.icache.overall_hits::total      221715416                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36731872                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36731872                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36731872                       # number of overall misses
system.cpu0.icache.overall_misses::total     36731872                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 482387234995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 482387234995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 482387234995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 482387234995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    258447288                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    258447288                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    258447288                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    258447288                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.142125                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.142125                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.142125                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.142125                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13132.661330                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13132.661330                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13132.661330                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13132.661330                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2715                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          369                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               62                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    43.790323                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          369                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34778145                       # number of writebacks
system.cpu0.icache.writebacks::total         34778145                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1953693                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1953693                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1953693                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1953693                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34778179                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34778179                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34778179                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34778179                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 428907864496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 428907864496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 428907864496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 428907864496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.134566                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.134566                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.134566                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.134566                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12332.671716                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12332.671716                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12332.671716                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12332.671716                       # average overall mshr miss latency
system.cpu0.icache.replacements              34778145                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    221715416                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      221715416                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36731872                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36731872                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 482387234995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 482387234995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    258447288                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    258447288                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.142125                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.142125                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13132.661330                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13132.661330                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1953693                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1953693                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34778179                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34778179                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 428907864496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 428907864496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.134566                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.134566                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12332.671716                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12332.671716                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1275358591000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999968                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          256493355                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34778145                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.375130                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999968                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        551672753                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       551672753                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1275358591000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    500757665                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       500757665                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    500757665                       # number of overall hits
system.cpu0.dcache.overall_hits::total      500757665                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     53886764                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      53886764                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     53886764                       # number of overall misses
system.cpu0.dcache.overall_misses::total     53886764                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1311747494755                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1311747494755                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1311747494755                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1311747494755                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    554644429                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    554644429                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    554644429                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    554644429                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.097156                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.097156                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.097156                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.097156                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24342.665942                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24342.665942                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24342.665942                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24342.665942                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11482168                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       145436                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           211908                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1831                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.184684                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    79.429820                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     31999929                       # number of writebacks
system.cpu0.dcache.writebacks::total         31999929                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     22798238                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     22798238                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     22798238                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     22798238                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31088526                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31088526                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31088526                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31088526                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 561591611857                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 561591611857                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 561591611857                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 561591611857                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056051                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056051                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056051                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056051                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18064.272711                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18064.272711                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18064.272711                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18064.272711                       # average overall mshr miss latency
system.cpu0.dcache.replacements              31999929                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    360538428                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      360538428                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     42923300                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     42923300                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 865210012000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 865210012000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    403461728                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    403461728                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.106388                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.106388                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20157.117743                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20157.117743                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     15617767                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     15617767                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     27305533                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     27305533                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 430440016500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 430440016500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.067678                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.067678                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15763.838651                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15763.838651                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    140219237                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     140219237                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     10963464                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10963464                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 446537482755                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 446537482755                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151182701                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151182701                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.072518                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.072518                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 40729.598123                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 40729.598123                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7180471                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7180471                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3782993                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3782993                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 131151595357                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 131151595357                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.025023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 34668.738577                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 34668.738577                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2214                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2214                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1737                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1737                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11262500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11262500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3951                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3951                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.439636                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.439636                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6483.880253                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6483.880253                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1717                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1717                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           20                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           20                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1252000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1252000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005062                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005062                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        62600                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        62600                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3716                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3716                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          153                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          153                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       679500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       679500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3869                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3869                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.039545                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.039545                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4441.176471                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4441.176471                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          153                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          153                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       526500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       526500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.039545                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.039545                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3441.176471                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3441.176471                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188060                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188060                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       912219                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       912219                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92494117500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92494117500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100279                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100279                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434332                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434332                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101394.640432                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101394.640432                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       912219                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       912219                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91581898500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91581898500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434332                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434332                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100394.640432                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100394.640432                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1275358591000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999468                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          533949820                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32000510                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.685666                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999468                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999983                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999983                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1145505598                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1145505598                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1275358591000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34654952                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29082860                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               19606                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1309880                       # number of demand (read+write) hits
system.l2.demand_hits::total                 65067298                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34654952                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29082860                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              19606                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1309880                       # number of overall hits
system.l2.overall_hits::total                65067298                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            123226                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2916307                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              8578                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1683394                       # number of demand (read+write) misses
system.l2.demand_misses::total                4731505                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           123226                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2916307                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             8578                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1683394                       # number of overall misses
system.l2.overall_misses::total               4731505                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  11022966000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 276830544983                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    810732500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 176366017488                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     465030260971                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  11022966000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 276830544983                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    810732500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 176366017488                       # number of overall miss cycles
system.l2.overall_miss_latency::total    465030260971                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34778178                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        31999167                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           28184                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2993274                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69798803                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34778178                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       31999167                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          28184                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2993274                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69798803                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003543                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.091137                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.304357                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.562392                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.067788                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003543                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.091137                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.304357                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.562392                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.067788                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89453.248503                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 94925.035321                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94512.998368                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104768.115776                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98283.793628                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89453.248503                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 94925.035321                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94512.998368                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104768.115776                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98283.793628                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5820158                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3836216                       # number of writebacks
system.l2.writebacks::total                   3836216                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             65                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         405695                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            104                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         225908                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              631772                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            65                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        405695                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           104                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        225908                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             631772                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       123161                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2510612                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8474                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1457486                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4099733                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       123161                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2510612                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8474                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1457486                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      7860939                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         11960672                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9787791504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 221675777496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    720592000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 143141692498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 375325853498                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9787791504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 221675777496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    720592000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 143141692498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 664357332315                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1039683185813                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003541                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.078459                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.300667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.486920                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.058736                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003541                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.078459                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.300667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.486920                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.171359                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79471.516990                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88295.514200                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85035.638423                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98211.367037                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91548.852937                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79471.516990                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88295.514200                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85035.638423                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98211.367037                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 84513.737139                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86925.148170                       # average overall mshr miss latency
system.l2.replacements                       18029489                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7872875                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7872875                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7872875                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7872875                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     61470805                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61470805                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     61470805                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61470805                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      7860939                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        7860939                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 664357332315                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 664357332315                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 84513.737139                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 84513.737139                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            41                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 59                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       150500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        28500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       179000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           43                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               68                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.953488                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.720000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.867647                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3670.731707                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1583.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3033.898305                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           41                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            59                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       826000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       349000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1175000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.953488                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.720000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.867647                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20146.341463                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19388.888889                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19915.254237                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.714286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.700000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data         5900                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4214.285714                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        40500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       102500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       143000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.714286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.700000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20428.571429                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2935589                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           488452                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3424041                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1760811                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1215262                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2976073                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 178091896987                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 129357184492                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  307449081479                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4696400                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1703714                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6400114                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.374928                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.713302                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.465003                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101141.972073                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 106443.865185                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103306.969110                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       230558                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       111653                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           342211                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1530253                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1103609                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2633862                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 144605293998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 108953414000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 253558707998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.325835                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.647767                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.411534                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94497.637971                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98724.651575                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96268.790088                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34654952                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         19606                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34674558                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       123226                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         8578                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           131804                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  11022966000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    810732500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11833698500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34778178                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        28184                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34806362                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003543                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.304357                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003787                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89453.248503                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94512.998368                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89782.544536                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           65                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          104                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           169                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       123161                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8474                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       131635                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9787791504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    720592000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10508383504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003541                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.300667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003782                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79471.516990                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85035.638423                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79829.707175                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     26147271                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       821428                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26968699                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1155496                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       468132                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1623628                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  98738647996                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  47008832996                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 145747480992                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     27302767                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1289560                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28592327                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.042322                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.363017                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.056785                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 85451.310949                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100417.901353                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89766.548121                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       175137                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       114255                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       289392                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       980359                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       353877                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1334236                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  77070483498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  34188278498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 111258761996                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.035907                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.274417                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.046664                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 78614.551912                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96610.626003                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83387.618080                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          273                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          199                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               472                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          223                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          163                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             386                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      5926000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      4356000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     10282000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          496                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          362                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           858                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.449597                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.450276                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.449883                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 26573.991031                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 26723.926380                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 26637.305699                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          124                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           95                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          219                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           99                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           68                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          167                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1959500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1357000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3316500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.199597                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.187845                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.194639                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19792.929293                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19955.882353                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19859.281437                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1275358591000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1275358591000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999952                       # Cycle average of tags in use
system.l2.tags.total_refs                   146170551                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  18030180                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.106993                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.642956                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.675459                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.772603                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.028407                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.224045                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    23.656482                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.400671                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.057429                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.152697                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000444                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.019126                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.369633                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.500000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.500000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1131177596                       # Number of tag accesses
system.l2.tags.data_accesses               1131177596                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1275358591000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       7882432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     160950720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        542336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      93399808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    489814720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          752590016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      7882432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       542336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8424768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    245517824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       245517824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         123163                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2514855                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8474                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1459372                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      7653355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            11759219                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3836216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3836216                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          6180561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        126200365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           425242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         73234154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    384060392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             590100715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      6180561                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       425242                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6605803                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      192508857                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            192508857                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      192508857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         6180561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       126200365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          425242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        73234154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    384060392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            782609571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3722594.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    123162.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2387754.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8474.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1450469.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   7648242.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004076439752                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       228652                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       228652                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            22249166                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3508261                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    11759219                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3836216                       # Number of write requests accepted
system.mem_ctrls.readBursts                  11759219                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3836216                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 141118                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                113622                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            648751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            743495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            652802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            700733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            901113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1128805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            725941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            664207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            652439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            847585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           641852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           657568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           642894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           660176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           648481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           701259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            233416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            232695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            231817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            228240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            229911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            232896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            231411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            246524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           228643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           231989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           231703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           232708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           233763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           232742                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 410142062296                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                58090505000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            627981456046                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35301.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54051.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8462545                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1729974                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              11759219                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3836216                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2532958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2421510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2539810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1378970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1140706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  849907                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  229374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  180809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  133419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   69075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  54254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  35886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  20655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  16057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   8735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   5955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  23449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  76956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 144676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 192738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 220955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 234358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 240430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 243742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 247150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 254347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 264584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 256005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 251647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 248039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 241579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 237820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 238076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5148149                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    190.709619                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   143.884930                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   185.516103                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1805897     35.08%     35.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2561411     49.75%     84.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       333071      6.47%     91.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       171846      3.34%     94.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        55392      1.08%     95.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        27193      0.53%     96.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        23900      0.46%     96.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        17360      0.34%     97.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       152079      2.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5148149                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       228652                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      50.810791                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     44.896448                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    298.079888                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       228647    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        228652                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       228652                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.280522                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.262155                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.810358                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           200872     87.85%     87.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2617      1.14%     89.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            17207      7.53%     96.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5588      2.44%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1728      0.76%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              470      0.21%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              123      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               33      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        228652                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              743558464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9031552                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238244736                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               752590016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            245517824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       583.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       186.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    590.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    192.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1275358491000                       # Total gap between requests
system.mem_ctrls.avgGap                      81777.68                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      7882368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    152816256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       542336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     92830016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    489487488                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238244736                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 6180511.156332501210                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 119822187.327077791095                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 425241.970240509370                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 72787384.391406819224                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 383803811.300001680851                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 186806077.664160251617                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       123163                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2514855                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8474                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1459372                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      7653355                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3836216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4676813436                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 118438994359                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    363313195                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  82386558420                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 422115776636                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 30710167062893                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37972.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47095.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42873.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     56453.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     55154.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8005327.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          17837790600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           9480999165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         38929093560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9758701260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     100675573440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     243176198130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     284957742720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       704816098875                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        552.641511                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 738219524481                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  42586960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 494552106519                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          18920043240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10056226290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         44024147580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9673135020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     100675573440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     375453524580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     173566309920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       732368960070                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.245522                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 447285132024                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  42586960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 785486498976                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12305532534.883720                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   61727631235.892563                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     95.35%     95.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        62000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 505823597500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   217082793000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1058275798000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1275358591000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     22754384                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        22754384                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     22754384                       # number of overall hits
system.cpu1.icache.overall_hits::total       22754384                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        32176                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         32176                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        32176                       # number of overall misses
system.cpu1.icache.overall_misses::total        32176                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1228045000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1228045000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1228045000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1228045000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     22786560                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     22786560                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     22786560                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     22786560                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001412                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001412                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001412                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001412                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 38166.490552                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 38166.490552                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 38166.490552                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 38166.490552                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           45                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           15                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        28152                       # number of writebacks
system.cpu1.icache.writebacks::total            28152                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3992                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3992                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3992                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3992                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        28184                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        28184                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        28184                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        28184                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1070713500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1070713500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1070713500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1070713500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001237                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001237                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001237                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001237                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 37990.118507                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 37990.118507                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 37990.118507                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 37990.118507                       # average overall mshr miss latency
system.cpu1.icache.replacements                 28152                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     22754384                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       22754384                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        32176                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        32176                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1228045000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1228045000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     22786560                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     22786560                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001412                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001412                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 38166.490552                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 38166.490552                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3992                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3992                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        28184                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        28184                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1070713500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1070713500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001237                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001237                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 37990.118507                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 37990.118507                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1275358591000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.992710                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           22061105                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            28152                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           783.642548                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        289500000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.992710                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999772                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999772                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         45601304                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        45601304                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1275358591000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32619135                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32619135                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32619135                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32619135                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9447857                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9447857                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9447857                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9447857                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 501851324270                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 501851324270                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 501851324270                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 501851324270                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     42066992                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     42066992                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     42066992                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     42066992                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.224591                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.224591                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.224591                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.224591                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 53118.005943                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 53118.005943                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 53118.005943                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 53118.005943                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6158265                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       124120                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           102389                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1738                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.145768                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    71.415420                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2993427                       # number of writebacks
system.cpu1.dcache.writebacks::total          2993427                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7226749                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7226749                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7226749                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7226749                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2221108                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2221108                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2221108                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2221108                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 124232311828                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 124232311828                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 124232311828                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 124232311828                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.052799                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.052799                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.052799                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.052799                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 55932.584921                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 55932.584921                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 55932.584921                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 55932.584921                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2993427                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27777857                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27777857                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5259068                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5259068                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 253592513000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 253592513000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     33036925                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     33036925                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.159188                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.159188                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 48220.048305                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 48220.048305                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3969200                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3969200                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1289868                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1289868                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  58937182500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  58937182500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.039043                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.039043                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 45692.413875                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 45692.413875                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4841278                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4841278                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4188789                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4188789                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 248258811270                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 248258811270                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9030067                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9030067                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.463871                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.463871                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 59267.442516                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 59267.442516                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3257549                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3257549                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       931240                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       931240                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  65295129328                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  65295129328                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.103127                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.103127                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 70116.328044                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 70116.328044                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          320                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          320                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          171                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          171                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7913000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7913000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          491                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          491                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.348269                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.348269                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 46274.853801                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 46274.853801                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          122                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          122                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           49                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           49                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2901500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2901500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.099796                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.099796                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 59214.285714                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 59214.285714                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          339                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          339                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          110                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          110                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       604500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       604500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          449                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          449                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.244989                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.244989                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5495.454545                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5495.454545                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          110                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          110                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       495500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       495500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.244989                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.244989                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4504.545455                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4504.545455                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326721                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326721                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773281                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773281                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  74011486500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  74011486500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100002                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100002                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368229                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368229                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 95710.985399                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 95710.985399                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773281                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773281                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  73238205500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  73238205500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368229                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368229                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 94710.985399                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 94710.985399                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1275358591000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.745305                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36939191                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2994281                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.336581                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        289511500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.745305                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.898291                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.898291                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         91330181                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        91330181                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1275358591000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          63399487                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11709091                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     61926778                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14193273                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         12001591                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             350                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           262                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            612                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6400870                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6400870                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34806362                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28593126                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          858                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          858                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    104334500                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     96000556                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        84520                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8981645                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             209401221                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4451604608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4095942144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3605504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    383148928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8934301184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        30033171                       # Total snoops (count)
system.tol2bus.snoopTraffic                 245617472                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         99832953                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.072512                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.267072                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               92794390     92.95%     92.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6840750      6.85%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 195060      0.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   2753      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           99832953                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139600451947                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48010173626                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       52221412485                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4494891154                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          42382785                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2347894420500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 148501                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747924                       # Number of bytes of host memory used
host_op_rate                                   149369                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 16550.25                       # Real time elapsed on the host
host_tick_rate                               64804820                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2457731131                       # Number of instructions simulated
sim_ops                                    2472098137                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.072536                       # Number of seconds simulated
sim_ticks                                1072535829500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.385624                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              168619619                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           186555794                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19769255                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        229599742                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          16952354                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       17221965                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          269611                       # Number of indirect misses.
system.cpu0.branchPred.lookups              313292098                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       265008                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         24984                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         18977082                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 131452876                       # Number of branches committed
system.cpu0.commit.bw_lim_events             17975232                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11635129                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      487535791                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           533485565                       # Number of instructions committed
system.cpu0.commit.committedOps             539278759                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2054125494                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.262534                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.997499                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1817879005     88.50%     88.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    123901306      6.03%     94.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     46747867      2.28%     96.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     28617796      1.39%     98.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      9005442      0.44%     98.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5888247      0.29%     98.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2010721      0.10%     99.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2099878      0.10%     99.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     17975232      0.88%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2054125494                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2183                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            14613101                       # Number of function calls committed.
system.cpu0.commit.int_insts                511207368                       # Number of committed integer instructions.
system.cpu0.commit.loads                    124213754                       # Number of loads committed
system.cpu0.commit.membars                    8696157                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      8696992      1.61%      1.61% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       396027545     73.44%     75.05% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28947      0.01%     75.05% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           74894      0.01%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            80      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           322      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           855      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          339      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      124238266     23.04%     98.11% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      10209932      1.89%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          472      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        539278759                       # Class of committed instruction
system.cpu0.commit.refs                     134448736                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  533485565                       # Number of Instructions Simulated
system.cpu0.committedOps                    539278759                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.010318                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.010318                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1357584824                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               798599                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           143108845                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1106542659                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               176981036                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                561183228                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              18978317                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               646380                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             16358180                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  313292098                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                189565405                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1902811466                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3135266                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          142                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1277046691                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 111                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         1058                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               39541164                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.146436                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         208502226                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         185571973                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.596905                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2131085585                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.608725                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.979805                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1313983152     61.66%     61.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               482098686     22.62%     84.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               268217265     12.59%     96.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                31534142      1.48%     98.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8197139      0.38%     98.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                17359067      0.81%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 3370369      0.16%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 6302933      0.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   22832      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2131085585                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2187                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1400                       # number of floating regfile writes
system.cpu0.idleCycles                        8361129                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            20093764                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               205489868                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.412305                       # Inst execution rate
system.cpu0.iew.exec_refs                   221704431                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  12057213                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              224716421                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            235237484                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           5833872                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         11979798                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            16497469                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1025168838                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            209647218                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         18099555                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            882105598                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1567823                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             75299352                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              18978317                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             77592546                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2080868                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          173672                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          576                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1250                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        11352                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    111023730                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6262487                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1250                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      9055803                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11037961                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                642426308                       # num instructions consuming a value
system.cpu0.iew.wb_count                    854722003                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.758361                       # average fanout of values written-back
system.cpu0.iew.wb_producers                487190859                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.399506                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     857211729                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1145600397                       # number of integer regfile reads
system.cpu0.int_regfile_writes              647631310                       # number of integer regfile writes
system.cpu0.ipc                              0.249357                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.249357                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          8697475      0.97%      0.97% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            663484084     73.70%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               32332      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                82581      0.01%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 85      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                322      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                874      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                50      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              1      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               339      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           215822135     23.97%     98.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           12084065      1.34%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            723      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            69      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             900205152                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2654                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               5142                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2286                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2831                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2445135                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002716                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 881034     36.03%     36.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    64      0.00%     36.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    164      0.01%     36.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     36.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     36.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     36.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     36.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     36.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     36.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     36.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     36.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     36.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     36.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     36.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     36.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     36.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     36.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     36.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     36.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     36.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     36.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     36.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     36.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     36.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     36.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     36.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     36.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     36.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     36.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     36.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     36.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     36.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     36.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     36.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     36.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     36.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     36.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     36.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     36.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     36.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     36.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     36.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     36.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     36.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     36.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1535856     62.81%     98.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                27843      1.14%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead              158      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             893950158                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3935397299                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    854719717                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1511057099                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1004998569                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                900205152                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           20170269                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      485890082                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1461416                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       8535140                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    218472904                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2131085585                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.422416                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.909967                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1612265722     75.65%     75.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          277376063     13.02%     88.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          163616809      7.68%     96.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           42393761      1.99%     98.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           17815043      0.84%     99.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           11074556      0.52%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            4660041      0.22%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1247730      0.06%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             635860      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2131085585                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.420765                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11330174                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1638440                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           235237484                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           16497469                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3078                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1645                       # number of misc regfile writes
system.cpu0.numCycles                      2139446714                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     5626147                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              402635038                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            399151297                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               8324509                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               191968378                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              80672927                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              2151694                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1411965653                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1066966387                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          802574557                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                557436079                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               5450075                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              18978317                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            101297974                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               403423265                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2433                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1411963220                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     858769799                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           6256742                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 52255385                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       6256780                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3062960912                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2131196856                       # The number of ROB writes
system.cpu0.timesIdled                         342225                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  375                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.701910                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              151580569                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           167119490                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         16599962                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        192188515                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits          14396065                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups       14454170                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           58105                       # Number of indirect misses.
system.cpu1.branchPred.lookups              266537000                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       247831                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          2385                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         15748391                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 119829287                       # Number of branches committed
system.cpu1.commit.bw_lim_events             19405929                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        8743287                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      400299507                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           487570723                       # Number of instructions committed
system.cpu1.commit.committedOps             491940779                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1539859561                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.319471                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.128730                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1333409087     86.59%     86.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    107400746      6.97%     93.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     39132705      2.54%     96.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     24406423      1.58%     97.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      8249351      0.54%     98.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      4409960      0.29%     98.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1356802      0.09%     98.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2088558      0.14%     98.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     19405929      1.26%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1539859561                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls            12383211                       # Number of function calls committed.
system.cpu1.commit.int_insts                466088383                       # Number of committed integer instructions.
system.cpu1.commit.loads                    114007445                       # Number of loads committed
system.cpu1.commit.membars                    6555837                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      6555837      1.33%      1.33% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       363278755     73.85%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      114009830     23.18%     98.35% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8096181      1.65%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        491940779                       # Class of committed instruction
system.cpu1.commit.refs                     122106011                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  487570723                       # Number of Instructions Simulated
system.cpu1.committedOps                    491940779                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.288406                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.288406                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            918522555                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               857730                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           131420466                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             962168195                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               147518188                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                507836558                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              15748758                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               636440                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             13298192                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  266537000                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                161684954                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1415725437                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              2767695                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1090498290                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               33200658                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.166240                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         170598485                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         165976634                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.680146                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1602924251                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.690311                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.984371                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               892760660     55.70%     55.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               417972029     26.08%     81.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               245184055     15.30%     97.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                21731308      1.36%     98.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5039870      0.31%     98.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                12677456      0.79%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 3481389      0.22%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 4073529      0.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3955      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1602924251                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         406368                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            16711311                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               183629720                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.491428                       # Inst execution rate
system.cpu1.iew.exec_refs                   197141480                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   9588705                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              135207689                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            205591465                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3959342                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         12101054                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12784677                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          890695937                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            187552775                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         15582826                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            787922022                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1060292                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             77012174                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              15748758                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             78408263                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      1977292                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           19302                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           40                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          261                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     91584020                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      4686111                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           261                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      7006897                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9704414                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                563097345                       # num instructions consuming a value
system.cpu1.iew.wb_count                    762818091                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.772812                       # average fanout of values written-back
system.cpu1.iew.wb_producers                435168432                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.475771                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     765090799                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              1023782736                       # number of integer regfile reads
system.cpu1.int_regfile_writes              578587304                       # number of integer regfile writes
system.cpu1.ipc                              0.304099                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.304099                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          6556127      0.82%      0.82% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            594426315     73.98%     74.80% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 127      0.00%     74.80% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     74.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     74.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     74.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     74.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     74.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     74.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     74.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     74.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     74.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     74.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     74.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     74.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     74.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     74.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     74.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     74.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     74.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     74.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     74.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     74.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     74.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     74.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     74.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     74.80% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           192911500     24.01%     98.80% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9610683      1.20%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             803504848                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2750602                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.003423                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1254974     45.63%     45.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     45.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     45.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     45.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     45.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     45.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     45.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     45.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     45.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     45.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     45.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     45.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     45.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     45.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     45.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     45.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     45.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     45.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     45.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     45.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     45.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     45.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     45.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     45.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     45.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     45.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     45.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     45.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     45.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     45.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     45.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     45.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     45.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     45.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     45.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     45.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     45.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     45.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     45.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     45.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     45.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     45.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     45.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     45.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     45.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1495600     54.37%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   28      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             799699323                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        3214235185                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    762818091                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1289451184                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 876711044                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                803504848                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           13984893                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      398755158                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1550636                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       5241606                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    162077850                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1602924251                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.501274                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.977341                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1143086965     71.31%     71.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          242394862     15.12%     86.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          148908166      9.29%     95.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           36523926      2.28%     98.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           15151385      0.95%     98.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           10522911      0.66%     99.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            4467843      0.28%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1250821      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             617372      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1602924251                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.501147                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          9157202                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1527618                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           205591465                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12784677                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    290                       # number of misc regfile reads
system.cpu1.numCycles                      1603330619                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   541539640                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              317492850                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            365836823                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5182939                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               160754450                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              70940839                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1749968                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1225008506                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             927970048                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          700032675                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                503712722                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5378016                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              15748758                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             87530386                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               334195852                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups      1225008506                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     517685085                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           4317996                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 42466127                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       4321403                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  2412692345                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1847957363                       # The number of ROB writes
system.cpu1.timesIdled                           4777                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         46534322                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 6140                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            46563136                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1068468                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     68091456                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     135605265                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1083030                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       833174                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     31411235                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     23837581                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     62824044                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       24670755                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1072535829500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           67978345                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5132524                       # Transaction distribution
system.membus.trans_dist::CleanEvict         62385929                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             5396                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1703                       # Transaction distribution
system.membus.trans_dist::ReadExReq            101346                       # Transaction distribution
system.membus.trans_dist::ReadExResp           101314                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      67978349                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            18                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    203684924                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              203684924                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   4685579712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              4685579712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1801                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          68086812                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                68086812    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            68086812                       # Request fanout histogram
system.membus.respLayer1.occupancy       351599928441                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             32.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        168351423665                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              15.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1072535829500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1072535829500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1072535829500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1072535829500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1072535829500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1072535829500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1072535829500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1072535829500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1072535829500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1072535829500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                150                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           75                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    37508146.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   41336636.286531                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       297000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    146809000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             75                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1069722718500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2813111000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1072535829500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    189110590                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       189110590                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    189110590                       # number of overall hits
system.cpu0.icache.overall_hits::total      189110590                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       454814                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        454814                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       454814                       # number of overall misses
system.cpu0.icache.overall_misses::total       454814                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  10383039996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  10383039996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  10383039996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  10383039996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    189565404                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    189565404                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    189565404                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    189565404                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002399                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002399                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002399                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002399                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22829.200500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22829.200500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22829.200500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22829.200500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2640                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               93                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    28.387097                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       410802                       # number of writebacks
system.cpu0.icache.writebacks::total           410802                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        44011                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        44011                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        44011                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        44011                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       410803                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       410803                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       410803                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       410803                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9259032499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9259032499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9259032499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9259032499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.002167                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002167                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.002167                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002167                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22538.862908                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22538.862908                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22538.862908                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22538.862908                       # average overall mshr miss latency
system.cpu0.icache.replacements                410802                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    189110590                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      189110590                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       454814                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       454814                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  10383039996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  10383039996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    189565404                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    189565404                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002399                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002399                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22829.200500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22829.200500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        44011                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        44011                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       410803                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       410803                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9259032499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9259032499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.002167                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002167                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22538.862908                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22538.862908                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1072535829500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999998                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          189521631                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           410835                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           461.308387                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999998                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        379541611                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       379541611                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1072535829500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    171406453                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       171406453                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    171406453                       # number of overall hits
system.cpu0.dcache.overall_hits::total      171406453                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     32608976                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      32608976                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     32608976                       # number of overall misses
system.cpu0.dcache.overall_misses::total     32608976                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2487001994701                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2487001994701                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2487001994701                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2487001994701                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    204015429                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    204015429                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    204015429                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    204015429                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.159836                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.159836                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.159836                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.159836                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 76267.405475                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 76267.405475                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 76267.405475                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 76267.405475                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    169364660                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       247943                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2473021                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3771                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    68.484926                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    65.749934                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     17799640                       # number of writebacks
system.cpu0.dcache.writebacks::total         17799640                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     14809961                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     14809961                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     14809961                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     14809961                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     17799015                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     17799015                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     17799015                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     17799015                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1571942852602                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1571942852602                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1571942852602                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1571942852602                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.087243                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.087243                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.087243                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.087243                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 88316.283379                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88316.283379                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 88316.283379                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 88316.283379                       # average overall mshr miss latency
system.cpu0.dcache.replacements              17799638                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    166308052                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      166308052                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     30410157                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     30410157                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2350407090500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2350407090500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    196718209                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    196718209                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.154587                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.154587                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 77290.199143                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 77290.199143                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     12884255                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     12884255                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     17525902                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     17525902                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1557712982000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1557712982000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.089091                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.089091                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 88880.616929                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88880.616929                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5098401                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5098401                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2198819                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2198819                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 136594904201                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 136594904201                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7297220                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7297220                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.301323                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.301323                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 62121.941006                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 62121.941006                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1925706                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1925706                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       273113                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       273113                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  14229870602                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  14229870602                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.037427                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037427                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 52102.501902                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 52102.501902                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      2916605                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      2916605                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        13419                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        13419                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    211176500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    211176500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      2930024                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      2930024                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.004580                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.004580                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 15737.126462                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 15737.126462                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         6540                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         6540                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         6879                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         6879                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    131978000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    131978000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002348                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002348                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 19185.637447                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19185.637447                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      2911716                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      2911716                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1060                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1060                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     16169500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     16169500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      2912776                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      2912776                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000364                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000364                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 15254.245283                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 15254.245283                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1042                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1042                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     15127500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     15127500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000358                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000358                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 14517.754319                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 14517.754319                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        21219                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          21219                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3765                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3765                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     51261499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     51261499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        24984                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        24984                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.150696                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.150696                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 13615.271979                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 13615.271979                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3765                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3765                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     47496499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     47496499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.150696                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.150696                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 12615.271979                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 12615.271979                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1072535829500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995211                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          195080405                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         17805668                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.956085                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995211                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999850                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999850                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        437572062                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       437572062                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1072535829500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              362658                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             4141420                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2130                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             3074374                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7580582                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             362658                       # number of overall hits
system.l2.overall_hits::.cpu0.data            4141420                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2130                       # number of overall hits
system.l2.overall_hits::.cpu1.data            3074374                       # number of overall hits
system.l2.overall_hits::total                 7580582                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             48146                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          13655820                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3492                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          10108344                       # number of demand (read+write) misses
system.l2.demand_misses::total               23815802                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            48146                       # number of overall misses
system.l2.overall_misses::.cpu0.data         13655820                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3492                       # number of overall misses
system.l2.overall_misses::.cpu1.data         10108344                       # number of overall misses
system.l2.overall_misses::total              23815802                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4285586498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1492508349892                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    334232499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1142994344417                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2640122513306                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4285586498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1492508349892                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    334232499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1142994344417                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2640122513306                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          410804                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        17797240                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5622                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        13182718                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31396384                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         410804                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       17797240                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5622                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       13182718                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31396384                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.117199                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.767300                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.621131                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.766788                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.758552                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.117199                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.767300                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.621131                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.766788                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.758552                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89012.306277                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 109294.670689                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95713.774055                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 113074.341793                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110855.914628                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89012.306277                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 109294.670689                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95713.774055                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 113074.341793                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110855.914628                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2762579                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     64726                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      42.681133                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  40487358                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5132524                       # number of writebacks
system.l2.writebacks::total                   5132524                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            239                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         171657                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             99                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         145810                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              317805                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           239                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        171657                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            99                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        145810                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             317805                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        47907                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     13484163                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3393                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      9962534                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          23497997                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        47907                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     13484163                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3393                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      9962534                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     45125181                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         68623178                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3790216998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1346413713431                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    295068499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1033591764950                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2384090763878                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3790216998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1346413713431                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    295068499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1033591764950                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 3988518921495                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 6372609685373                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.116618                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.757655                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.603522                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.755727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.748430                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.116618                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.757655                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.603522                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.755727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.185703                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79116.141649                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 99851.486031                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86963.895962                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 103747.878296                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 101459.318591                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79116.141649                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 99851.486031                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86963.895962                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 103747.878296                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 88387.876416                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92863.808863                       # average overall mshr miss latency
system.l2.replacements                       91536460                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5491262                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5491262                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5491262                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5491262                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     24864891                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24864891                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     24864891                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24864891                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     45125181                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       45125181                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 3988518921495                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 3988518921495                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 88387.876416                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 88387.876416                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            1786                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            2352                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 4138                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1788                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          2759                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4547                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     46034000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     65094500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    111128500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         3574                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         5111                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             8685                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.500280                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.539816                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.523546                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 25746.085011                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 23593.512142                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 24439.960413                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           13                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           17                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              30                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1775                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         2742                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          4517                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     36373500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     55908998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     92282498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.496642                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.536490                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.520092                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20492.112676                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20389.860686                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20430.041621                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           188                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           201                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                389                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          355                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          412                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              767                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      5211000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      6406000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     11617000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          543                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          613                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1156                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.653775                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.672104                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.663495                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 14678.873239                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 15548.543689                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 15146.023468                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            14                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          349                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          404                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          753                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      7029000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      8244500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     15273500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.642726                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.659054                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.651384                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20140.401146                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20407.178218                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20283.532537                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           128466                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            92791                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                221257                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         145660                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         129454                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              275114                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  12285423500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  11173121000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   23458544500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       274126                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       222245                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            496371                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.531361                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.582483                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.554251                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84343.151860                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 86309.584872                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85268.450533                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        89163                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        84760                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           173923                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        56497                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        44694                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         101191                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   5603216500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   4855628000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10458844500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.206099                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.201102                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.203862                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 99177.239499                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 108641.607375                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 103357.457679                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        362658                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2130                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             364788                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        48146                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3492                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            51638                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4285586498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    334232499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4619818997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       410804                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5622                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         416426                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.117199                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.621131                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.124003                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89012.306277                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95713.774055                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89465.490472                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          239                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           99                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           338                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        47907                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3393                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        51300                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3790216998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    295068499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4085285497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.116618                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.603522                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.123191                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79116.141649                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86963.895962                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79635.194873                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      4012954                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      2981583                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6994537                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     13510160                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      9978890                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        23489050                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1480222926392                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1131821223417                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2612044149809                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     17523114                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     12960473                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30483587                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.770991                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.769948                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.770547                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 109563.685877                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 113421.555245                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111202.630579                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        82494                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        61050                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       143544                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     13427666                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      9917840                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     23345506                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1340810496931                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1028736136950                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2369546633881                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.766283                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.765238                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.765839                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 99854.322928                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 103725.825074                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101499.047992                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           42                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                42                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           77                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              77                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2654000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      2654000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          119                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           119                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.647059                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.647059                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 34467.532468                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 34467.532468                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           59                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           59                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           18                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           18                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       348000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       348000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.151261                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.151261                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19333.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19333.333333                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1072535829500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1072535829500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999998                       # Cycle average of tags in use
system.l2.tags.total_refs                   106025139                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  91536625                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.158281                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      15.560716                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.114845                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.667089                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.002515                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.767208                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    31.887625                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.243136                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001794                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.166673                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.090113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.498244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            33                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.515625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.484375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 585637913                       # Number of tag accesses
system.l2.tags.data_accesses                585637913                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1072535829500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3065984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     863066880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        217152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     637653888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   2853094272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         4357098176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3065984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       217152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3283136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    328481536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       328481536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          47906                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       13485420                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3393                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        9963342                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     44579598                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            68079659                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5132524                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5132524                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2858631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        804697481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           202466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        594529218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2660138891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4062426687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2858631                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       202466                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3061097                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      306266259                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            306266259                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      306266259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2858631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       804697481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          202466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       594529218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2660138891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4368692945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5118345.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     47906.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  13404800.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3393.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   9922072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  44413326.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000468235750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       310069                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       310069                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            97373502                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4833020                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    68079663                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5132524                       # Number of write requests accepted
system.mem_ctrls.readBursts                  68079663                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5132524                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 288166                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 14179                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           3857726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           3881464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           3811513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3818616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3842488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5536355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           5165388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           4912594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           4331110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           5003502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          4130406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          3863794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          4012868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          3961969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          3852129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          3809575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            319907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            323499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            319648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            310705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            313780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            319519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            343693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            345085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            313008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            319405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           313641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           304234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           320236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           317716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           317960                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.53                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 2720343349971                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               338957485000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            3991433918721                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40128.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58878.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 49148776                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3488269                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.15                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              68079663                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5132524                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6788159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 7454493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 8476780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 6408406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 6489014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 6106460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 4540533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 4302997                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 3820752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2982420                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                2849042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2892790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1993529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                1088560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 744819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 419163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 262499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 135460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  29979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   5642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  45073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  55942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 205971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 277963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 304800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 313653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 321337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 328614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 331888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 333879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 337960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 349783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 322924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 318345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 315781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 313991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 313257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 313450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     20272785                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    230.171949                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   199.404335                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   152.915156                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1746279      8.61%      8.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     14692656     72.47%     81.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       906256      4.47%     85.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1786256      8.81%     94.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       488692      2.41%     96.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       132757      0.65%     97.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       153995      0.76%     98.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        83066      0.41%     98.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       282828      1.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     20272785                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       310069                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     218.633598                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    236.407722                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          74814     24.13%     24.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127        93010     30.00%     54.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191        14694      4.74%     58.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255        20853      6.73%     65.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319        27283      8.80%     74.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383        26475      8.54%     82.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447        17086      5.51%     88.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511         9289      3.00%     91.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575         5542      1.79%     93.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639         3475      1.12%     94.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703         2705      0.87%     95.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767         2153      0.69%     95.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831         1847      0.60%     96.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895         1755      0.57%     97.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959         1691      0.55%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023         1457      0.47%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087         1343      0.43%     98.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151         1190      0.38%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215         1029      0.33%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279          838      0.27%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343          583      0.19%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407          417      0.13%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471          223      0.07%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535          165      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599           83      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663           41      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727           16      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1856-1919            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        310069                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       310069                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.507100                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.472627                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.126613                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           244472     78.84%     78.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            11254      3.63%     82.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            31516     10.16%     92.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            14660      4.73%     97.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             5248      1.69%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1625      0.52%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              538      0.17%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              231      0.07%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              164      0.05%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              110      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26              115      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               81      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               50      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        310069                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             4338655808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                18442624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               327573760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              4357098432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            328481536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4045.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       305.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4062.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    306.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    31.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1072535924001                       # Total gap between requests
system.mem_ctrls.avgGap                      14649.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3065984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    857907200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       217152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    635012608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   2842452864                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    327573760                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2858630.840733139310                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 799886751.009468197823                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 202465.963399314118                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 592066568.345817685127                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2650217163.677514076233                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 305419875.952032208443                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        47907                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     13485420                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3393                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      9963342                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     44579601                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5132524                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1807684346                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 786678835910                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    152821179                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 619621873347                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 2583172703939                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 26365170651636                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37733.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     58335.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     45040.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     62190.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     57945.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5136882.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          71349113220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          37922941650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        235372620420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13167470880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      84664816080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     483077393430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5051743200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       930606098880                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        867.669008                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9081661085                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  35814220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1027639948415                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          73398621660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          39012277425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        248658639600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13550263920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      84664816080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     484744531140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3647837760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       947676987585                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        883.585388                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5408770730                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  35814220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1031312838770                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                354                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          178                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    1521744991.573034                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   3258951206.703951                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          178    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        22000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  10947810500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            178                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   801665221000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 270870608500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1072535829500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    161678920                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       161678920                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    161678920                       # number of overall hits
system.cpu1.icache.overall_hits::total      161678920                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6034                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6034                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6034                       # number of overall misses
system.cpu1.icache.overall_misses::total         6034                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    392686000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    392686000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    392686000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    392686000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    161684954                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    161684954                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    161684954                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    161684954                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000037                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000037                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 65078.886311                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 65078.886311                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 65078.886311                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 65078.886311                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5622                       # number of writebacks
system.cpu1.icache.writebacks::total             5622                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          412                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          412                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          412                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          412                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5622                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5622                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5622                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5622                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    366521500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    366521500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    366521500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    366521500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 65194.147990                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 65194.147990                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 65194.147990                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 65194.147990                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5622                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    161678920                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      161678920                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6034                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6034                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    392686000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    392686000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    161684954                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    161684954                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 65078.886311                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 65078.886311                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          412                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          412                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5622                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5622                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    366521500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    366521500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 65194.147990                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 65194.147990                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1072535829500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          162406005                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5654                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         28724.090025                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        323375530                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       323375530                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1072535829500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    153070817                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       153070817                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    153070817                       # number of overall hits
system.cpu1.dcache.overall_hits::total      153070817                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     28420856                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      28420856                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     28420856                       # number of overall misses
system.cpu1.dcache.overall_misses::total     28420856                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 2152702447472                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2152702447472                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 2152702447472                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2152702447472                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    181491673                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    181491673                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    181491673                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    181491673                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.156596                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.156596                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.156596                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.156596                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 75743.758297                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 75743.758297                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 75743.758297                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 75743.758297                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    157079157                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       283149                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2221337                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4163                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    70.713789                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    68.015614                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     13184283                       # number of writebacks
system.cpu1.dcache.writebacks::total         13184283                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     15234383                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     15234383                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     15234383                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     15234383                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     13186473                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     13186473                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     13186473                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     13186473                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1202361028115                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1202361028115                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1202361028115                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1202361028115                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.072656                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.072656                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.072656                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.072656                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 91181.396884                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91181.396884                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 91181.396884                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91181.396884                       # average overall mshr miss latency
system.cpu1.dcache.replacements              13184282                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    149213845                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      149213845                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     26366422                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     26366422                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 2021656120500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2021656120500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    175580267                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    175580267                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.150167                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.150167                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 76675.406337                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 76675.406337                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     13404523                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     13404523                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     12961899                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     12961899                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1189738182500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1189738182500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.073823                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.073823                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 91787.336292                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91787.336292                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3856972                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3856972                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2054434                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2054434                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 131046326972                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 131046326972                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5911406                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5911406                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.347537                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.347537                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 63787.070781                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 63787.070781                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1829860                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1829860                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       224574                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       224574                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  12622845615                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  12622845615                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.037990                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.037990                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 56207.956464                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 56207.956464                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      2177564                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      2177564                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         7464                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         7464                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    152155000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    152155000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      2185028                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      2185028                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.003416                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.003416                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 20385.182208                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 20385.182208                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          999                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          999                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         6465                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         6465                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    127496500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    127496500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002959                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002959                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 19721.036350                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19721.036350                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      2183671                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      2183671                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1073                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1073                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     18268000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     18268000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      2184744                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      2184744                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000491                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000491                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 17025.163094                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 17025.163094                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1060                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1060                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     17214000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     17214000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000485                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000485                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 16239.622642                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 16239.622642                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       111000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       111000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       105000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       105000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          486                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            486                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1899                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1899                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     23980499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     23980499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         2385                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         2385                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.796226                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.796226                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 12627.961559                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 12627.961559                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1899                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1899                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     22081499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     22081499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.796226                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.796226                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 11627.961559                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 11627.961559                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1072535829500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.990412                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          170644630                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         13189420                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.937993                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.990412                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999700                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999700                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        384917048                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       384917048                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1072535829500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30914593                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10623786                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     25909081                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        86403936                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         72150057                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              37                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            9514                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2096                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          11610                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            6                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           496734                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          496734                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        416426                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30498168                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          119                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          119                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1232409                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     53411865                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16866                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     39568646                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              94229786                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     52582720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2278202176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       719616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1687488320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4018992832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       163703273                       # Total snoops (count)
system.tol2bus.snoopTraffic                 329440704                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        195109738                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.136278                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.355312                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              169353820     86.80%     86.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1               24922744     12.77%     99.57% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 833174      0.43%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          195109738                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        62812698334                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       26725613977                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         616361186                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       19801208724                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8483399                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            55532                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
