// Seed: 874144996
module module_0 (
    output supply1 id_0,
    input tri id_1,
    input wor id_2,
    input supply0 id_3,
    input supply1 id_4,
    input wand id_5,
    input supply1 id_6,
    output supply0 id_7,
    input tri1 id_8,
    input tri id_9,
    output wand id_10
);
  wire id_12 = id_10++;
  assign id_0 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output supply1 id_1,
    input wor id_2,
    input supply1 id_3,
    output logic id_4,
    output uwire id_5,
    input tri id_6,
    output supply1 id_7,
    input tri0 id_8,
    input tri1 id_9,
    input uwire id_10,
    input tri0 id_11
);
  always @(id_6) begin : LABEL_0
    id_4 = -1;
  end
  module_0 modCall_1 (
      id_5,
      id_10,
      id_8,
      id_8,
      id_6,
      id_11,
      id_3,
      id_7,
      id_11,
      id_0,
      id_1
  );
  assign modCall_1.id_9 = 0;
endmodule
