
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.928348                       # Number of seconds simulated
sim_ticks                                928348411000                       # Number of ticks simulated
final_tick                               928348411000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  20905                       # Simulator instruction rate (inst/s)
host_op_rate                                    20905                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               19407477                       # Simulator tick rate (ticks/s)
host_mem_usage                                 685180                       # Number of bytes of host memory used
host_seconds                                 47834.57                       # Real time elapsed on the host
sim_insts                                  1000000001                       # Number of instructions simulated
sim_ops                                    1000000001                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           58624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       495285248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          495343872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        58624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         58624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    292073920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       292073920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              916                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          7738832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7739748                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       4563655                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4563655                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              63149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          533512248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             533575397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         63149                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            63149                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       314616707                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            314616707                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       314616707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             63149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         533512248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            848192104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     7739748                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4563655                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7739748                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4563655                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              492749760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2594112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               291854336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               495343872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            292073920                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  40533                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3416                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            454297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            491946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            490453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            488850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            494592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            496518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            477855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            500443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            472014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            485686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           470738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           484476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           482731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           496687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           451050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           460879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            287466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            289212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            288411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            286265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            292819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            292445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            277530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            297031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            271648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            281661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           269175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           282296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           279835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           290797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           282184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           291449                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  928348175500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7739748                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4563655                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4948208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1989995                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  497997                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  263007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 177420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 244967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 264379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 283397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 295637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 298254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 306950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 299179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 316802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 305747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 300143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 296005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 289590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 288362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 287945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 287826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7866986                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     99.733720                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    80.183713                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   124.585811                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      6143293     78.09%     78.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1371383     17.43%     95.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       148230      1.88%     97.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        36865      0.47%     97.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        52196      0.66%     98.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4396      0.06%     98.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3857      0.05%     98.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7015      0.09%     98.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        99751      1.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7866986                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       283983                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.111257                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.898839                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     80.280377                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       283912     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           67      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        283983                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       283983                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.058088                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.054739                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.341310                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           275632     97.06%     97.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              791      0.28%     97.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7011      2.47%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              518      0.18%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               27      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        283983                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 208938576000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            353298857250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                38496075000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     27137.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45887.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       530.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       314.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    533.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    314.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.16                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  2243552                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2148900                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 29.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                47.12                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      75454.59                       # Average gap between requests
system.mem_ctrls.pageHitRate                    35.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    15928966250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     30999540000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    881418568750                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.membus.throughput                    848192104                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq             4976364                       # Transaction distribution
system.membus.trans_dist::ReadResp            4976364                       # Transaction distribution
system.membus.trans_dist::Writeback           4563655                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2763384                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2763384                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1832                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port     20041319                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20043151                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        58624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    787359168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total           787417792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus              787417792                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy         51380857500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8647498                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        72439076250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.8                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.branchPred.lookups               323618240                       # Number of BP lookups
system.cpu.branchPred.condPredicted         316775222                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect         124845726                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups            261836016                       # Number of BTB lookups
system.cpu.branchPred.BTBHits               254011160                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.011543                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 1729308                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                    204951535                       # DTB read hits
system.cpu.dtb.read_misses                     999949                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                205951484                       # DTB read accesses
system.cpu.dtb.write_hits                   148539914                       # DTB write hits
system.cpu.dtb.write_misses                   1675271                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses               150215185                       # DTB write accesses
system.cpu.dtb.data_hits                    353491449                       # DTB hits
system.cpu.dtb.data_misses                    2675220                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                356166669                       # DTB accesses
system.cpu.itb.fetch_hits                    26478605                       # ITB hits
system.cpu.itb.fetch_misses                        38                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                26478643                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   33                       # Number of system calls
system.cpu.numCycles                       1856696823                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.branch_predictor.predictedTaken    257473217                       # Number of Branches Predicted As Taken (True).
system.cpu.branch_predictor.predictedNotTaken     66145023                       # Number of Branches Predicted As Not Taken (False).
system.cpu.regfile_manager.intRegFileReads   1010023039                       # Number of Reads from Int. Register File
system.cpu.regfile_manager.intRegFileWrites    710130765                       # Number of Writes to Int. Register File
system.cpu.regfile_manager.intRegFileAccesses   1720153804                       # Total Accesses (Read+Write) to the Int. Register File
system.cpu.regfile_manager.floatRegFileReads          150                       # Number of Reads from FP Register File
system.cpu.regfile_manager.floatRegFileWrites          145                       # Number of Writes to FP Register File
system.cpu.regfile_manager.floatRegFileAccesses          295                       # Total Accesses (Read+Write) to the FP Register File
system.cpu.regfile_manager.regForwards      447719619                       # Number of Registers Read Through Forwarding Logic
system.cpu.agen_unit.agens                  357538171                       # Number of Address Generations
system.cpu.execution_unit.predictedTakenIncorrect    120098631                       # Number of Branches Incorrectly Predicted As Taken.
system.cpu.execution_unit.predictedNotTakenIncorrect      2071780                       # Number of Branches Incorrectly Predicted As Not Taken).
system.cpu.execution_unit.mispredicted      122170411                       # Number of Branches Incorrectly Predicted
system.cpu.execution_unit.predicted          15051383                       # Number of Branches Incorrectly Predicted
system.cpu.execution_unit.mispredictPct     89.031347                       # Percentage of Incorrect Branches Predicts
system.cpu.execution_unit.executions        644242259                       # Number of Instructions Executed.
system.cpu.mult_div_unit.multiplies               377                       # Number of Multipy Operations Executed
system.cpu.mult_div_unit.divides                    0                       # Number of Divide Operations Executed
system.cpu.contextSwitches                          1                       # Number of context switches
system.cpu.threadCycles                    1231490027                       # Total Number of Cycles A Thread Was Active in CPU (Per-Thread)
system.cpu.smtCycles                                0                       # Total number of cycles that the CPU was in SMT-mode
system.cpu.timesIdled                         8123958                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                       754196921                       # Number of cycles cpu's stages were not processed
system.cpu.runCycles                       1102499902                       # Number of cycles cpu stages are processed.
system.cpu.activity                         59.379641                       # Percentage of cycles cpu is active
system.cpu.comLoads                         204226654                       # Number of Load instructions committed
system.cpu.comStores                        148539535                       # Number of Store instructions committed
system.cpu.comBranches                      136517689                       # Number of Branches instructions committed
system.cpu.comNops                            6115632                       # Number of Nop instructions committed
system.cpu.comNonSpec                              33                       # Number of Non-Speculative instructions committed
system.cpu.comInts                          504600229                       # Number of Integer instructions committed
system.cpu.comFloats                               86                       # Number of Floating Point instructions committed
system.cpu.committedInsts                  1000000001                       # Number of Instructions committed (Per-Thread)
system.cpu.committedOps                    1000000001                       # Number of Ops committed (Per-Thread)
system.cpu.smtCommittedInsts                        0                       # Number of SMT Instructions committed (Per-Thread)
system.cpu.committedInsts_total            1000000001                       # Number of Instructions committed (Total)
system.cpu.cpi                               1.856697                       # CPI: Cycles Per Instruction (Per-Thread)
system.cpu.smt_cpi                                nan                       # CPI: Total SMT-CPI
system.cpu.cpi_total                         1.856697                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.538591                       # IPC: Instructions Per Cycle (Per-Thread)
system.cpu.smt_ipc                                nan                       # IPC: Total SMT-IPC
system.cpu.ipc_total                         0.538591                       # IPC: Total IPC of All Threads
system.cpu.stage0.idleCycles                871953473                       # Number of cycles 0 instructions are processed.
system.cpu.stage0.runCycles                 984743350                       # Number of cycles 1+ instructions are processed.
system.cpu.stage0.utilization               53.037380                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage1.idleCycles               1237207213                       # Number of cycles 0 instructions are processed.
system.cpu.stage1.runCycles                 619489610                       # Number of cycles 1+ instructions are processed.
system.cpu.stage1.utilization               33.365146                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage2.idleCycles               1239734527                       # Number of cycles 0 instructions are processed.
system.cpu.stage2.runCycles                 616962296                       # Number of cycles 1+ instructions are processed.
system.cpu.stage2.utilization               33.229027                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage3.idleCycles               1657404637                       # Number of cycles 0 instructions are processed.
system.cpu.stage3.runCycles                 199292186                       # Number of cycles 1+ instructions are processed.
system.cpu.stage3.utilization               10.733696                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage4.idleCycles               1228793020                       # Number of cycles 0 instructions are processed.
system.cpu.stage4.runCycles                 627903803                       # Number of cycles 1+ instructions are processed.
system.cpu.stage4.utilization               33.818327                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.icache.tags.replacements               424                       # number of replacements
system.cpu.icache.tags.tagsinuse           455.418623                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            26477465                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               916                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          28905.529476                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   455.418623                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.889489                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.889489                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          463                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          52958124                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         52958124                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     26477465                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        26477465                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      26477465                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         26477465                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     26477465                       # number of overall hits
system.cpu.icache.overall_hits::total        26477465                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1139                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1139                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1139                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1139                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1139                       # number of overall misses
system.cpu.icache.overall_misses::total          1139                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     56279997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     56279997                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     56279997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     56279997                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     56279997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     56279997                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     26478604                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     26478604                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     26478604                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     26478604                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     26478604                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     26478604                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000043                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000043                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 49411.762072                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49411.762072                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 49411.762072                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49411.762072                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 49411.762072                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49411.762072                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          109                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    54.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           11                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          223                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          223                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          223                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          223                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          223                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          223                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          916                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          916                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          916                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          916                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          916                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          916                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     44787502                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     44787502                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     44787502                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     44787502                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     44787502                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     44787502                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 48894.652838                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48894.652838                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 48894.652838                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48894.652838                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 48894.652838                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48894.652838                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements           7737808                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1022.336311                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           342490976                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7738832                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             44.256159                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1902493500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1022.336311                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998375                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998375                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          291                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          701                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         713271212                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        713271212                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    198587785                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       198587785                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    143903103                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      143903103                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           42                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           42                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           46                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           46                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data     342490888                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        342490888                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    342490888                       # number of overall hits
system.cpu.dcache.overall_hits::total       342490888                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      5638824                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5638824                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      4636386                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4636386                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data     10275210                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10275210                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     10275210                       # number of overall misses
system.cpu.dcache.overall_misses::total      10275210                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 384941160000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 384941160000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 319925334750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 319925334750                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       353000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       353000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 704866494750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 704866494750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 704866494750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 704866494750                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    204226609                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    204226609                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    148539489                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    148539489                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           46                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           46                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           46                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           46                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    352766098                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    352766098                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    352766098                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    352766098                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.027611                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027611                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.031213                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031213                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.086957                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.086957                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.029128                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029128                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.029128                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029128                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 68266.212955                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68266.212955                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 69003.170735                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69003.170735                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        88250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        88250                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 68598.743456                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68598.743456                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 68598.743456                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68598.743456                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     36001226                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          941                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            934477                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              13                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.525535                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    72.384615                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      4563655                       # number of writebacks
system.cpu.dcache.writebacks::total           4563655                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       663315                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       663315                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data      1873067                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1873067                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      2536382                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2536382                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      2536382                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2536382                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      4975509                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4975509                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      2763319                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2763319                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      7738828                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7738828                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      7738828                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7738828                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 324591358750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 324591358750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 203731216000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 203731216000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       339500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       339500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 528322574750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 528322574750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 528322574750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 528322574750                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.024363                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024363                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.018603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.086957                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.086957                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.021938                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021938                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.021938                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021938                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 65237.819638                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65237.819638                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 73726.998584                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73726.998584                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        84875                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        84875                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 68269.067971                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68269.067971                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 68269.067971                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68269.067971                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
