// Seed: 4080497035
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  uwire id_4;
  tri1  id_5 = id_5 + id_4;
  wire  id_6 = 1;
  assign module_1.id_14 = 0;
  assign id_4 = id_6;
endmodule
module module_1 (
    input supply0 id_0,
    output tri1 id_1,
    input wand id_2,
    input wor id_3,
    input uwire id_4,
    input wor id_5,
    output wor id_6,
    input wire id_7,
    output wand id_8,
    output wand id_9,
    input tri0 id_10,
    input wand id_11,
    output tri1 id_12,
    output tri1 id_13,
    output wor id_14,
    output supply0 id_15
);
  wire id_17;
  id_18 :
  assert property (@(posedge 1'b0) id_2)
  else $display(id_5);
  assign id_15 = 1;
  assign id_8  = id_4;
  assign id_13 = 1;
  wor  id_19;
  wire id_20;
  module_0 modCall_1 (
      id_20,
      id_20
  );
  assign id_19 = 1;
endmodule
