\doxysection{Class List}
Here are the classes, structs, unions and interfaces with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\mbox{\hyperlink{class_axi_traffic_gen_lfsr}{Axi\+Traffic\+Gen\+Lfsr}} \\*Implements LFSR as described in \char`\"{}\+AXI Traffic Generator v3.\+0\char`\"{} }{\pageref{class_axi_traffic_gen_lfsr}}{}
\item\contentsline{section}{\mbox{\hyperlink{classudmaio_1_1_concurrent_queue}{udmaio\+::\+Concurrent\+Queue$<$ T $>$}} \\*Helper class to implement a blocking FIFO between threads }{\pageref{classudmaio_1_1_concurrent_queue}}{}
\item\contentsline{section}{\mbox{\hyperlink{classudmaio_1_1_data_handler_abstract}{udmaio\+::\+Data\+Handler\+Abstract}} \\*Base class to implement a DMA data reception handler }{\pageref{classudmaio_1_1_data_handler_abstract}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_data_handler_print}{Data\+Handler\+Print}} \\*Data\+Handler implementation that checks LFSR data and prints status / stats }{\pageref{class_data_handler_print}}{}
\item\contentsline{section}{\mbox{\hyperlink{classudmaio_1_1_data_handler_sync}{udmaio\+::\+Data\+Handler\+Sync}} \\*Synchronous data handler with blocking read interface }{\pageref{classudmaio_1_1_data_handler_sync}}{}
\item\contentsline{section}{\mbox{\hyperlink{classudmaio_1_1_dma_buffer_abstract}{udmaio\+::\+Dma\+Buffer\+Abstract}} \\*Base class for DMA data buffer }{\pageref{classudmaio_1_1_dma_buffer_abstract}}{}
\item\contentsline{section}{\mbox{\hyperlink{classudmaio_1_1_fpga_mem_buffer_over_axi}{udmaio\+::\+Fpga\+Mem\+Buffer\+Over\+Axi}} \\*DMA data buffer accessed over AXI/\+UIO, described w/ explicit address \& size }{\pageref{classudmaio_1_1_fpga_mem_buffer_over_axi}}{}
\item\contentsline{section}{\mbox{\hyperlink{classudmaio_1_1_fpga_mem_buffer_over_xdma}{udmaio\+::\+Fpga\+Mem\+Buffer\+Over\+Xdma}} \\*DMA data buffer accessed over XDMA using the xdma c2h0 stream channel }{\pageref{classudmaio_1_1_fpga_mem_buffer_over_xdma}}{}
\item\contentsline{section}{\mbox{\hyperlink{structudmaio_1_1_uio_if_1_1reg__cast__t}{udmaio\+::\+Uio\+If\+::reg\+\_\+cast\+\_\+t$<$ T $>$}} }{\pageref{structudmaio_1_1_uio_if_1_1reg__cast__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{classudmaio_1_1_u_dma_buf}{udmaio\+::\+UDma\+Buf}} \\*DMA data buffer accessed over AXI/\+UIO, implemented w/ udmabuf (see \href{https://github.com/ikwzm/udmabuf}{\texttt{ https\+://github.\+com/ikwzm/udmabuf}}) }{\pageref{classudmaio_1_1_u_dma_buf}}{}
\item\contentsline{section}{\mbox{\hyperlink{classudmaio_1_1_uio_axi_dma_if}{udmaio\+::\+Uio\+Axi\+Dma\+If}} \\*Interface to AXI DMA Core }{\pageref{classudmaio_1_1_uio_axi_dma_if}}{}
\item\contentsline{section}{\mbox{\hyperlink{classudmaio_1_1_uio_config_base}{udmaio\+::\+Uio\+Config\+Base}} \\*Base class for \mbox{\hyperlink{structudmaio_1_1_uio_device_info}{Uio\+Device\+Info}} configuration }{\pageref{classudmaio_1_1_uio_config_base}}{}
\item\contentsline{section}{\mbox{\hyperlink{classudmaio_1_1_uio_config_uio}{udmaio\+::\+Uio\+Config\+Uio}} \\*Creates \mbox{\hyperlink{structudmaio_1_1_uio_device_info}{Uio\+Device\+Info}} from \mbox{\hyperlink{structudmaio_1_1_uio_device_location}{Uio\+Device\+Location}} (UIO version) }{\pageref{classudmaio_1_1_uio_config_uio}}{}
\item\contentsline{section}{\mbox{\hyperlink{classudmaio_1_1_uio_config_xdma}{udmaio\+::\+Uio\+Config\+Xdma}} \\*Creates \mbox{\hyperlink{structudmaio_1_1_uio_device_info}{Uio\+Device\+Info}} from \mbox{\hyperlink{structudmaio_1_1_uio_device_location}{Uio\+Device\+Location}} (XDMA version) }{\pageref{classudmaio_1_1_uio_config_xdma}}{}
\item\contentsline{section}{\mbox{\hyperlink{structudmaio_1_1_uio_device_info}{udmaio\+::\+Uio\+Device\+Info}} \\*Data needed to construct an \mbox{\hyperlink{classudmaio_1_1_uio_if}{Uio\+If}}; contains information how to connect to a device }{\pageref{structudmaio_1_1_uio_device_info}}{}
\item\contentsline{section}{\mbox{\hyperlink{structudmaio_1_1_uio_device_location}{udmaio\+::\+Uio\+Device\+Location}} \\*Holds information where a device can be found over both UIO and XDMA }{\pageref{structudmaio_1_1_uio_device_location}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_uio_gpio_status}{Uio\+Gpio\+Status}} \\*Interface to GPIO status port of the demo application }{\pageref{class_uio_gpio_status}}{}
\item\contentsline{section}{\mbox{\hyperlink{classudmaio_1_1_uio_if}{udmaio\+::\+Uio\+If}} \\*Base class for UIO interfaces }{\pageref{classudmaio_1_1_uio_if}}{}
\item\contentsline{section}{\mbox{\hyperlink{classudmaio_1_1_uio_mem_sgdma}{udmaio\+::\+Uio\+Mem\+Sgdma}} \\*Interface to AXI DMA scatter-\/gather buffers \& descriptors Uses a \mbox{\hyperlink{classudmaio_1_1_uio_if}{Uio\+If}} to access DMA descriptor memory }{\pageref{classudmaio_1_1_uio_mem_sgdma}}{}
\item\contentsline{section}{\mbox{\hyperlink{structudmaio_1_1_uio_region}{udmaio\+::\+Uio\+Region}} \\*General-\/purpose struct to define a memory area }{\pageref{structudmaio_1_1_uio_region}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_uio_traffic_gen}{Uio\+Traffic\+Gen}} \\*Interface to LFSR core of the demo application }{\pageref{class_uio_traffic_gen}}{}
\end{DoxyCompactList}
