Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_snap2in_adc_mkid_4x_wrapper_xst.prj"
Verilog Include Directory          : {"/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc6vsx475tff1759-1
Output File Name                   : "../implementation/system_snap2in_adc_mkid_4x_wrapper.ngc"

---- Source Options
Top Module Name                    : system_snap2in_adc_mkid_4x_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/pcores/adc_mkid_4x_interface_v2_00_a/hdl/verilog/adc_mkid_4x_interface.v" into library adc_mkid_4x_interface_v2_00_a
Parsing module <adc_mkid_4x_interface>.
Analyzing Verilog file "/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/hdl/system_snap2in_adc_mkid_4x_wrapper.v" into library work
Parsing module <system_snap2in_adc_mkid_4x_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <system_snap2in_adc_mkid_4x_wrapper>.

Elaborating module <adc_mkid_4x_interface(OUTPUT_CLK=1)>.

Elaborating module <IBUFDS(IOSTANDARD="LVDS_25")>.

Elaborating module <ISERDESE1(DATA_RATE="DDR",DATA_WIDTH=4,DYN_CLKDIV_INV_EN="FALSE",DYN_CLK_INV_EN="FALSE",INIT_Q1=1'b0,INIT_Q2=1'b0,INIT_Q3=1'b0,INIT_Q4=1'b0,INTERFACE_TYPE="NETWORKING",IOBDELAY="NONE",NUM_CE=1,OFB_USED="FALSE",SERDES_MODE="MASTER",SRVAL_Q1=1'b0,SRVAL_Q2=1'b0,SRVAL_Q3=1'b0,SRVAL_Q4=1'b0)>.

Elaborating module <IBUFGDS(IOSTANDARD="LVDS_25")>.

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/pcores/adc_mkid_4x_interface_v2_00_a/hdl/verilog/adc_mkid_4x_interface.v" Line 517: Assignment to clk_feedback_buf ignored, since the identifier is never used

Elaborating module <MMCM_BASE(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT_F=8.0,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=3.906,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT6_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_PHASE=90.0,CLKOUT2_PHASE=180.0,CLKOUT3_PHASE=270.0,CLKOUT4_PHASE=270.0,CLKOUT5_PHASE=0.0,CLKOUT6_PHASE=0.0,CLKOUT0_DIVIDE_F=8.0,CLKOUT1_DIVIDE=8,CLKOUT2_DIVIDE=8,CLKOUT3_DIVIDE=8,CLKOUT4_DIVIDE=4,CLKOUT5_DIVIDE=1,CLKOUT6_DIVIDE=1,CLKOUT4_CASCADE="FALSE",CLOCK_HOLD="FALSE",DIVCLK_DIVIDE=2,REF_JITTER1=0.0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:634 - "/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/pcores/adc_mkid_4x_interface_v2_00_a/hdl/verilog/adc_mkid_4x_interface.v" Line 243: Net <ISERDES_NODELAY_inst_i_generate[0].OFB> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/pcores/adc_mkid_4x_interface_v2_00_a/hdl/verilog/adc_mkid_4x_interface.v" Line 326: Net <ISERDES_NODELAY_inst_q_generate[0].OFB> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_snap2in_adc_mkid_4x_wrapper>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/hdl/system_snap2in_adc_mkid_4x_wrapper.v".
    Summary:
	no macro.
Unit <system_snap2in_adc_mkid_4x_wrapper> synthesized.

Synthesizing Unit <adc_mkid_4x_interface>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/XPS_ROACH2_base/pcores/adc_mkid_4x_interface_v2_00_a/hdl/verilog/adc_mkid_4x_interface.v".
        MADDOG_CLK = 1
        OUTPUT_CLK = 1
WARNING:Xst:647 - Input <DRDY_Q_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DRDY_Q_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fpga_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <ISERDES_NODELAY_inst_i_generate[0].OFB> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ISERDES_NODELAY_inst_i_generate[1].OFB> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ISERDES_NODELAY_inst_i_generate[2].OFB> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ISERDES_NODELAY_inst_i_generate[3].OFB> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ISERDES_NODELAY_inst_i_generate[4].OFB> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ISERDES_NODELAY_inst_i_generate[5].OFB> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ISERDES_NODELAY_inst_i_generate[6].OFB> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ISERDES_NODELAY_inst_i_generate[7].OFB> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ISERDES_NODELAY_inst_i_generate[8].OFB> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ISERDES_NODELAY_inst_i_generate[9].OFB> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ISERDES_NODELAY_inst_i_generate[10].OFB> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ISERDES_NODELAY_inst_i_generate[11].OFB> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ISERDES_NODELAY_inst_q_generate[0].OFB> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ISERDES_NODELAY_inst_q_generate[1].OFB> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ISERDES_NODELAY_inst_q_generate[2].OFB> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ISERDES_NODELAY_inst_q_generate[3].OFB> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ISERDES_NODELAY_inst_q_generate[4].OFB> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ISERDES_NODELAY_inst_q_generate[5].OFB> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ISERDES_NODELAY_inst_q_generate[6].OFB> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ISERDES_NODELAY_inst_q_generate[7].OFB> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ISERDES_NODELAY_inst_q_generate[8].OFB> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ISERDES_NODELAY_inst_q_generate[9].OFB> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ISERDES_NODELAY_inst_q_generate[10].OFB> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ISERDES_NODELAY_inst_q_generate[11].OFB> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 12-bit register for signal <recapture_data_q1>.
    Found 12-bit register for signal <recapture_data_q2>.
    Found 12-bit register for signal <recapture_data_q3>.
    Found 12-bit register for signal <recapture_data_i0>.
    Found 12-bit register for signal <recapture_data_i1>.
    Found 12-bit register for signal <recapture_data_i2>.
    Found 12-bit register for signal <recapture_data_i3>.
    Found 12-bit register for signal <recapture_data_q0>.
    Summary:
	inferred  96 D-type flip-flop(s).
Unit <adc_mkid_4x_interface> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 8
 12-bit register                                       : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 96
 Flip-Flops                                            : 96

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance CLK_DCM in unit adc_mkid_4x_interface of type MMCM_BASE has been replaced by MMCM_ADV

Optimizing unit <system_snap2in_adc_mkid_4x_wrapper> ...

Optimizing unit <adc_mkid_4x_interface> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system_snap2in_adc_mkid_4x_wrapper, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 96
 Flip-Flops                                            : 96

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_snap2in_adc_mkid_4x_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3
#      GND                         : 1
#      INV                         : 1
#      VCC                         : 1
# FlipFlops/Latches                : 96
#      FD                          : 96
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 26
#      IBUFDS                      : 24
#      IBUFGDS                     : 2
# Others                           : 25
#      ISERDESE1                   : 24
#      MMCM_ADV                    : 1

Device utilization summary:
---------------------------

Selected Device : 6vsx475tff1759-1 


Slice Logic Utilization: 
 Number of Slice Registers:              96  out of  595200     0%  
 Number of Slice LUTs:                    1  out of  297600     0%  
    Number used as Logic:                 1  out of  297600     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     97
   Number with an unused Flip Flop:       1  out of     97     1%  
   Number with an unused LUT:            96  out of     97    98%  
   Number of fully used LUT-FF pairs:     0  out of     97     0%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                         157
 Number of bonded IOBs:                  53  out of    840     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                7  out of     32    21%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
DRDY_I_p                           | MMCM_ADV:CLKOUT0       | 96    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: No path found
   Minimum input arrival time before clock: 0.410ns
   Maximum output required time after clock: 0.375ns
   Maximum combinational path delay: 0.402ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DRDY_I_p'
  Total number of paths / destination ports: 96 / 96
-------------------------------------------------------------------------
Offset:              0.410ns (Levels of Logic = 0)
  Source:            snap2in_adc_mkid_4x/ISERDES_NODELAY_inst_q_generate[11].ISERDES_NODELAY_inst_q:Q4 (PAD)
  Destination:       snap2in_adc_mkid_4x/recapture_data_q0_11 (FF)
  Destination Clock: DRDY_I_p rising 0.5X

  Data Path: snap2in_adc_mkid_4x/ISERDES_NODELAY_inst_q_generate[11].ISERDES_NODELAY_inst_q:Q4 to snap2in_adc_mkid_4x/recapture_data_q0_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ISERDESE1:Q4           1   0.000   0.399  snap2in_adc_mkid_4x/ISERDES_NODELAY_inst_q_generate[11].ISERDES_NODELAY_inst_q (snap2in_adc_mkid_4x/data_serdes_q0<11>)
     FD:D                      0.011          snap2in_adc_mkid_4x/recapture_data_q0_11
    ----------------------------------------
    Total                      0.410ns (0.011ns logic, 0.399ns route)
                                       (2.7% logic, 97.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DRDY_I_p'
  Total number of paths / destination ports: 96 / 96
-------------------------------------------------------------------------
Offset:              0.375ns (Levels of Logic = 0)
  Source:            snap2in_adc_mkid_4x/recapture_data_i0_11 (FF)
  Destination:       user_data_i0<11> (PAD)
  Source Clock:      DRDY_I_p rising 0.5X

  Data Path: snap2in_adc_mkid_4x/recapture_data_i0_11 to user_data_i0<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               0   0.375   0.000  snap2in_adc_mkid_4x/recapture_data_i0_11 (snap2in_adc_mkid_4x/recapture_data_i0_11)
    ----------------------------------------
    Total                      0.375ns (0.375ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 50 / 25
-------------------------------------------------------------------------
Delay:               0.402ns (Levels of Logic = 1)
  Source:            DQ_p<11> (PAD)
  Destination:       snap2in_adc_mkid_4x/ISERDES_NODELAY_inst_q_generate[11].ISERDES_NODELAY_inst_q:D (PAD)

  Data Path: DQ_p<11> to snap2in_adc_mkid_4x/ISERDES_NODELAY_inst_q_generate[11].ISERDES_NODELAY_inst_q:D
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFDS:I->O           1   0.003   0.399  snap2in_adc_mkid_4x/IBUFDS_inst_data_q_generate[11].IBUFDS_inst_data_q (snap2in_adc_mkid_4x/data_q<11>)
    ISERDESE1:D                0.000          snap2in_adc_mkid_4x/ISERDES_NODELAY_inst_q_generate[11].ISERDES_NODELAY_inst_q
    ----------------------------------------
    Total                      0.402ns (0.003ns logic, 0.399ns route)
                                       (0.7% logic, 99.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.06 secs
 
--> 


Total memory usage is 415608 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   30 (   0 filtered)
Number of infos    :    1 (   0 filtered)

