$date
	Sun Oct 23 03:49:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#161643
b1010 !
1"
#161646
b1010 &
b1010 %
1$
#161647
0"
#161650
b101 &
b101 %
#161654
b10000 &
b10000 %
#161658
b1000 &
b1000 %
#161662
b100 &
b100 %
#161666
b10 &
b10 %
#161670
b1 &
1#
b1 %
#161674
b0 &
b0 %
0#
0$
#1091355
b10000 !
1"
#1091358
b10000 &
b10000 %
1$
#1091359
0"
#1091362
b1000 &
b1000 %
#1091366
b100 &
b100 %
#1091370
b10 &
b10 %
#1091374
b1 &
1#
b1 %
#1091378
b0 &
b0 %
0#
0$
#2107255
b10001 !
1"
#2107258
b10001 &
b10001 %
1$
#2107259
0"
#2107262
b110100 &
b110100 %
#2107266
b11010 &
b11010 %
#2107270
b1101 &
b1101 %
#2107274
b101000 &
b101000 %
#2107278
b10100 &
b10100 %
#2107282
b1010 &
b1010 %
#2107286
b101 &
b101 %
#2107290
b10000 &
b10000 %
#2107294
b1000 &
b1000 %
#2107298
b100 &
b100 %
#2107302
b10 &
b10 %
#2107306
b1 &
b1 %
1#
#2107310
b0 &
0#
b0 %
0$
#4500012
