

================================================================
== Vitis HLS Report for 'matrixmul_Pipeline_Row_Col_Product'
================================================================
* Date:           Thu Sep  2 13:46:02 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        matrixmul_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku035-sfva784-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  13.33 ns|  5.865 ns|     3.60 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       29|       29|  0.387 us|  0.387 us|   29|   29|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col_Product  |       27|       27|         2|          1|          1|    27|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|     171|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     126|    -|
|Register         |        -|     -|      40|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|      40|     297|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1080|  1700|  406256|  203128|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +---------------------------------+------------------------------+--------------+
    |             Instance            |            Module            |  Expression  |
    +---------------------------------+------------------------------+--------------+
    |mac_muladd_8s_8s_16ns_16_1_1_U1  |mac_muladd_8s_8s_16ns_16_1_1  |  i0 * i1 + i2|
    +---------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln57_1_fu_160_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln57_fu_178_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln59_1_fu_335_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln59_fu_242_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln60_fu_274_p2       |         +|   0|  0|  12|           4|           4|
    |add_ln62_fu_320_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln63_1_fu_284_p2     |         +|   0|  0|  12|           4|           4|
    |add_ln63_2_fu_309_p2     |         +|   0|  0|   7|           4|           4|
    |sub_ln63_1_fu_303_p2     |         -|   0|  0|   7|           4|           4|
    |sub_ln63_fu_218_p2       |         -|   0|  0|  12|           4|           4|
    |and_ln57_fu_236_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln57_fu_154_p2      |      icmp|   0|  0|   9|           5|           4|
    |icmp_ln59_fu_184_p2      |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln62_1_fu_326_p2    |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln62_fu_230_p2      |      icmp|   0|  0|   8|           2|           2|
    |or_ln59_fu_248_p2        |        or|   0|  0|   2|           1|           1|
    |grp_fu_400_p2            |    select|   0|  0|  16|           1|           1|
    |select_ln57_1_fu_198_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln57_fu_190_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln59_2_fu_262_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln59_3_fu_341_p3  |    select|   0|  0|   4|           1|           1|
    |select_ln59_fu_254_p3    |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln57_fu_224_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 171|          58|          51|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten15_load  |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten_load_1  |   9|          2|    4|          8|
    |ap_sig_allocacmp_j_load                 |   9|          2|    2|          4|
    |ap_sig_allocacmp_k_load                 |   9|          2|    2|          4|
    |empty_fu_58                             |   9|          2|   16|         32|
    |i_fu_74                                 |   9|          2|    2|          4|
    |indvar_flatten15_fu_78                  |   9|          2|    5|         10|
    |indvar_flatten_fu_70                    |   9|          2|    4|          8|
    |j_fu_66                                 |   9|          2|    2|          4|
    |k_fu_62                                 |   9|          2|    2|          4|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 126|         28|   52|        104|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln60_reg_461         |   4|   0|    4|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |empty_fu_58              |  16|   0|   16|          0|
    |i_fu_74                  |   2|   0|    2|          0|
    |icmp_ln62_1_reg_476      |   1|   0|    1|          0|
    |indvar_flatten15_fu_78   |   5|   0|    5|          0|
    |indvar_flatten_fu_70     |   4|   0|    4|          0|
    |j_fu_66                  |   2|   0|    2|          0|
    |k_fu_62                  |   2|   0|    2|          0|
    |or_ln59_reg_456          |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  40|   0|   40|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+--------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row_Col_Product|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row_Col_Product|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row_Col_Product|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row_Col_Product|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row_Col_Product|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Row_Col_Product|  return value|
|res_address0  |  out|    4|   ap_memory|                                 res|         array|
|res_ce0       |  out|    1|   ap_memory|                                 res|         array|
|res_we0       |  out|    1|   ap_memory|                                 res|         array|
|res_d0        |  out|   16|   ap_memory|                                 res|         array|
|a_address0    |  out|    4|   ap_memory|                                   a|         array|
|a_ce0         |  out|    1|   ap_memory|                                   a|         array|
|a_q0          |   in|    8|   ap_memory|                                   a|         array|
|b_address0    |  out|    4|   ap_memory|                                   b|         array|
|b_ce0         |  out|    1|   ap_memory|                                   b|         array|
|b_q0          |   in|    8|   ap_memory|                                   b|         array|
+--------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.52>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 5 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 6 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten15 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %res, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.62ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten15"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 15 [1/1] (0.62ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 16 [1/1] (0.62ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 17 [1/1] (0.62ns)   --->   "%store_ln0 = store i2 0, i2 %j"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 18 [1/1] (0.62ns)   --->   "%store_ln0 = store i2 0, i2 %k"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 19 [1/1] (0.62ns)   --->   "%store_ln0 = store i16 0, i16 %empty"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten15_load = load i5 %indvar_flatten15" [matrixmul.cpp:57]   --->   Operation 21 'load' 'indvar_flatten15_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.01ns)   --->   "%icmp_ln57 = icmp_eq  i5 %indvar_flatten15_load, i5 27" [matrixmul.cpp:57]   --->   Operation 22 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.16ns)   --->   "%add_ln57_1 = add i5 %indvar_flatten15_load, i5 1" [matrixmul.cpp:57]   --->   Operation 23 'add' 'add_ln57_1' <Predicate = true> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %.split8, void %.preheader.preheader.preheader.exitStub" [matrixmul.cpp:57]   --->   Operation 24 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%k_load = load i2 %k" [matrixmul.cpp:62]   --->   Operation 25 'load' 'k_load' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [matrixmul.cpp:57]   --->   Operation 26 'load' 'j_load' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten_load_1 = load i4 %indvar_flatten" [matrixmul.cpp:59]   --->   Operation 27 'load' 'indvar_flatten_load_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_load = load i2 %i" [matrixmul.cpp:57]   --->   Operation 28 'load' 'i_load' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.72ns)   --->   "%add_ln57 = add i2 %i_load, i2 1" [matrixmul.cpp:57]   --->   Operation 29 'add' 'add_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.03ns)   --->   "%icmp_ln59 = icmp_eq  i4 %indvar_flatten_load_1, i4 9" [matrixmul.cpp:59]   --->   Operation 30 'icmp' 'icmp_ln59' <Predicate = (!icmp_ln57)> <Delay = 1.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.50ns)   --->   "%select_ln57 = select i1 %icmp_ln59, i2 0, i2 %j_load" [matrixmul.cpp:57]   --->   Operation 31 'select' 'select_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.50ns)   --->   "%select_ln57_1 = select i1 %icmp_ln59, i2 %add_ln57, i2 %i_load" [matrixmul.cpp:57]   --->   Operation 32 'select' 'select_ln57_1' <Predicate = (!icmp_ln57)> <Delay = 0.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i2 %select_ln57_1" [matrixmul.cpp:63]   --->   Operation 33 'zext' 'zext_ln63' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln57_1, i2 0" [matrixmul.cpp:63]   --->   Operation 34 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.06ns)   --->   "%sub_ln63 = sub i4 %tmp, i4 %zext_ln63" [matrixmul.cpp:63]   --->   Operation 35 'sub' 'sub_ln63' <Predicate = (!icmp_ln57)> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node and_ln57)   --->   "%xor_ln57 = xor i1 %icmp_ln59, i1 1" [matrixmul.cpp:57]   --->   Operation 36 'xor' 'xor_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.64ns)   --->   "%icmp_ln62 = icmp_eq  i2 %k_load, i2 3" [matrixmul.cpp:62]   --->   Operation 37 'icmp' 'icmp_ln62' <Predicate = (!icmp_ln57)> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.31ns) (out node of the LUT)   --->   "%and_ln57 = and i1 %icmp_ln62, i1 %xor_ln57" [matrixmul.cpp:57]   --->   Operation 38 'and' 'and_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.31> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.72ns)   --->   "%add_ln59 = add i2 %select_ln57, i2 1" [matrixmul.cpp:59]   --->   Operation 39 'add' 'add_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.31ns)   --->   "%or_ln59 = or i1 %and_ln57, i1 %icmp_ln59" [matrixmul.cpp:59]   --->   Operation 40 'or' 'or_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.31> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.50ns)   --->   "%select_ln59 = select i1 %or_ln59, i2 0, i2 %k_load" [matrixmul.cpp:59]   --->   Operation 41 'select' 'select_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.50ns)   --->   "%select_ln59_2 = select i1 %and_ln57, i2 %add_ln59, i2 %select_ln57" [matrixmul.cpp:59]   --->   Operation 42 'select' 'select_ln59_2' <Predicate = (!icmp_ln57)> <Delay = 0.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i2 %select_ln59_2" [matrixmul.cpp:60]   --->   Operation 43 'zext' 'zext_ln60' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.06ns)   --->   "%add_ln60 = add i4 %sub_ln63, i4 %zext_ln60" [matrixmul.cpp:60]   --->   Operation 44 'add' 'add_ln60' <Predicate = (!icmp_ln57)> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln63_1 = zext i2 %select_ln59" [matrixmul.cpp:63]   --->   Operation 45 'zext' 'zext_ln63_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.06ns)   --->   "%add_ln63_1 = add i4 %sub_ln63, i4 %zext_ln63_1" [matrixmul.cpp:63]   --->   Operation 46 'add' 'add_ln63_1' <Predicate = (!icmp_ln57)> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln63_2 = zext i4 %add_ln63_1" [matrixmul.cpp:63]   --->   Operation 47 'zext' 'zext_ln63_2' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i8 %a, i64 0, i64 %zext_ln63_2" [matrixmul.cpp:63]   --->   Operation 48 'getelementptr' 'a_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln59, i2 0" [matrixmul.cpp:63]   --->   Operation 49 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln63_1 = sub i4 %tmp_1, i4 %zext_ln63_1" [matrixmul.cpp:63]   --->   Operation 50 'sub' 'sub_ln63_1' <Predicate = (!icmp_ln57)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 51 [1/1] (0.74ns) (root node of TernaryAdder)   --->   "%add_ln63_2 = add i4 %sub_ln63_1, i4 %zext_ln60" [matrixmul.cpp:63]   --->   Operation 51 'add' 'add_ln63_2' <Predicate = (!icmp_ln57)> <Delay = 0.74> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln63_3 = zext i4 %add_ln63_2" [matrixmul.cpp:63]   --->   Operation 52 'zext' 'zext_ln63_3' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i8 %b, i64 0, i64 %zext_ln63_3" [matrixmul.cpp:63]   --->   Operation 53 'getelementptr' 'b_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (0.85ns)   --->   "%a_load = load i4 %a_addr" [matrixmul.cpp:63]   --->   Operation 54 'load' 'a_load' <Predicate = (!icmp_ln57)> <Delay = 0.85> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 55 [2/2] (0.85ns)   --->   "%b_load = load i4 %b_addr" [matrixmul.cpp:63]   --->   Operation 55 'load' 'b_load' <Predicate = (!icmp_ln57)> <Delay = 0.85> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 56 [1/1] (0.72ns)   --->   "%add_ln62 = add i2 %select_ln59, i2 1" [matrixmul.cpp:62]   --->   Operation 56 'add' 'add_ln62' <Predicate = (!icmp_ln57)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.64ns)   --->   "%icmp_ln62_1 = icmp_eq  i2 %add_ln62, i2 3" [matrixmul.cpp:62]   --->   Operation 57 'icmp' 'icmp_ln62_1' <Predicate = (!icmp_ln57)> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62_1, void %ifFalse, void %ifTrue" [matrixmul.cpp:62]   --->   Operation 58 'br' 'br_ln62' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i4 %indvar_flatten" [matrixmul.cpp:59]   --->   Operation 59 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.06ns)   --->   "%add_ln59_1 = add i4 %indvar_flatten_load, i4 1" [matrixmul.cpp:59]   --->   Operation 60 'add' 'add_ln59_1' <Predicate = (!icmp_ln57)> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.32ns)   --->   "%select_ln59_3 = select i1 %icmp_ln59, i4 1, i4 %add_ln59_1" [matrixmul.cpp:59]   --->   Operation 61 'select' 'select_ln59_3' <Predicate = (!icmp_ln57)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.62ns)   --->   "%store_ln57 = store i5 %add_ln57_1, i5 %indvar_flatten15" [matrixmul.cpp:57]   --->   Operation 62 'store' 'store_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.62>
ST_1 : Operation 63 [1/1] (0.62ns)   --->   "%store_ln57 = store i2 %select_ln57_1, i2 %i" [matrixmul.cpp:57]   --->   Operation 63 'store' 'store_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.62>
ST_1 : Operation 64 [1/1] (0.62ns)   --->   "%store_ln59 = store i4 %select_ln59_3, i4 %indvar_flatten" [matrixmul.cpp:59]   --->   Operation 64 'store' 'store_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.62>
ST_1 : Operation 65 [1/1] (0.62ns)   --->   "%store_ln59 = store i2 %select_ln59_2, i2 %j" [matrixmul.cpp:59]   --->   Operation 65 'store' 'store_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.62>
ST_1 : Operation 66 [1/1] (0.62ns)   --->   "%store_ln62 = store i2 %add_ln62, i2 %k" [matrixmul.cpp:62]   --->   Operation 66 'store' 'store_ln62' <Predicate = (!icmp_ln57)> <Delay = 0.62>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 86 'ret' 'ret_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.86>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%p_load = load i16 %empty" [matrixmul.cpp:59]   --->   Operation 67 'load' 'p_load' <Predicate = (!or_ln59)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_Col_Product_str"   --->   Operation 68 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%empty_7 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 27, i64 27, i64 27"   --->   Operation 69 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Col_Product_str"   --->   Operation 70 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.51ns)   --->   "%select_ln59_1 = select i1 %or_ln59, i16 0, i16 %p_load" [matrixmul.cpp:59]   --->   Operation 71 'select' 'select_ln59_1' <Predicate = true> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i4 %add_ln60" [matrixmul.cpp:60]   --->   Operation 72 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%res_addr = getelementptr i16 %res, i64 0, i64 %zext_ln60_1" [matrixmul.cpp:60]   --->   Operation 73 'getelementptr' 'res_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%specpipeline_ln62 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [matrixmul.cpp:62]   --->   Operation 74 'specpipeline' 'specpipeline_ln62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [matrixmul.cpp:62]   --->   Operation 75 'specloopname' 'specloopname_ln62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/2] (0.85ns)   --->   "%a_load = load i4 %a_addr" [matrixmul.cpp:63]   --->   Operation 76 'load' 'a_load' <Predicate = true> <Delay = 0.85> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln63 = sext i8 %a_load" [matrixmul.cpp:63]   --->   Operation 77 'sext' 'sext_ln63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/2] (0.85ns)   --->   "%b_load = load i4 %b_addr" [matrixmul.cpp:63]   --->   Operation 78 'load' 'b_load' <Predicate = true> <Delay = 0.85> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln63_1 = sext i8 %b_load" [matrixmul.cpp:63]   --->   Operation 79 'sext' 'sext_ln63_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.32ns) (grouped into DSP with root node add_ln63)   --->   "%mul_ln63 = mul i16 %sext_ln63_1, i16 %sext_ln63" [matrixmul.cpp:63]   --->   Operation 80 'mul' 'mul_ln63' <Predicate = true> <Delay = 1.32> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 4.14> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 81 [1/1] (2.82ns) (root node of the DSP)   --->   "%add_ln63 = add i16 %mul_ln63, i16 %select_ln59_1" [matrixmul.cpp:63]   --->   Operation 81 'add' 'add_ln63' <Predicate = true> <Delay = 2.82> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 4.14> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 82 [1/1] (0.85ns)   --->   "%store_ln63 = store i16 %add_ln63, i4 %res_addr" [matrixmul.cpp:63]   --->   Operation 82 'store' 'store_ln63' <Predicate = (icmp_ln62_1)> <Delay = 0.85> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 83 'br' 'br_ln0' <Predicate = (icmp_ln62_1)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.62ns)   --->   "%store_ln63 = store i16 %add_ln63, i16 %empty" [matrixmul.cpp:63]   --->   Operation 84 'store' 'store_ln63' <Predicate = true> <Delay = 0.62>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 85 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                 (alloca           ) [ 011]
k                     (alloca           ) [ 010]
j                     (alloca           ) [ 010]
indvar_flatten        (alloca           ) [ 010]
i                     (alloca           ) [ 010]
indvar_flatten15      (alloca           ) [ 010]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
indvar_flatten15_load (load             ) [ 000]
icmp_ln57             (icmp             ) [ 010]
add_ln57_1            (add              ) [ 000]
br_ln57               (br               ) [ 000]
k_load                (load             ) [ 000]
j_load                (load             ) [ 000]
indvar_flatten_load_1 (load             ) [ 000]
i_load                (load             ) [ 000]
add_ln57              (add              ) [ 000]
icmp_ln59             (icmp             ) [ 000]
select_ln57           (select           ) [ 000]
select_ln57_1         (select           ) [ 000]
zext_ln63             (zext             ) [ 000]
tmp                   (bitconcatenate   ) [ 000]
sub_ln63              (sub              ) [ 000]
xor_ln57              (xor              ) [ 000]
icmp_ln62             (icmp             ) [ 000]
and_ln57              (and              ) [ 000]
add_ln59              (add              ) [ 000]
or_ln59               (or               ) [ 011]
select_ln59           (select           ) [ 000]
select_ln59_2         (select           ) [ 000]
zext_ln60             (zext             ) [ 000]
add_ln60              (add              ) [ 011]
zext_ln63_1           (zext             ) [ 000]
add_ln63_1            (add              ) [ 000]
zext_ln63_2           (zext             ) [ 000]
a_addr                (getelementptr    ) [ 011]
tmp_1                 (bitconcatenate   ) [ 000]
sub_ln63_1            (sub              ) [ 000]
add_ln63_2            (add              ) [ 000]
zext_ln63_3           (zext             ) [ 000]
b_addr                (getelementptr    ) [ 011]
add_ln62              (add              ) [ 000]
icmp_ln62_1           (icmp             ) [ 011]
br_ln62               (br               ) [ 000]
indvar_flatten_load   (load             ) [ 000]
add_ln59_1            (add              ) [ 000]
select_ln59_3         (select           ) [ 000]
store_ln57            (store            ) [ 000]
store_ln57            (store            ) [ 000]
store_ln59            (store            ) [ 000]
store_ln59            (store            ) [ 000]
store_ln62            (store            ) [ 000]
p_load                (load             ) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
empty_7               (speclooptripcount) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
select_ln59_1         (select           ) [ 000]
zext_ln60_1           (zext             ) [ 000]
res_addr              (getelementptr    ) [ 000]
specpipeline_ln62     (specpipeline     ) [ 000]
specloopname_ln62     (specloopname     ) [ 000]
a_load                (load             ) [ 000]
sext_ln63             (sext             ) [ 000]
b_load                (load             ) [ 000]
sext_ln63_1           (sext             ) [ 000]
mul_ln63              (mul              ) [ 000]
add_ln63              (add              ) [ 000]
store_ln63            (store            ) [ 000]
br_ln0                (br               ) [ 000]
store_ln63            (store            ) [ 000]
br_ln0                (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="res">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Col_Product_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_Product_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="empty_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="k_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="j_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="indvar_flatten_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="indvar_flatten15_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten15/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="a_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="4" slack="0"/>
<pin id="86" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="b_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="4" slack="0"/>
<pin id="93" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="res_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="4" slack="0"/>
<pin id="112" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln63_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="4" slack="0"/>
<pin id="117" dir="0" index="1" bw="16" slack="0"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln0_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="5" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln0_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="2" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln0_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="4" slack="0"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln0_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="2" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln0_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="2" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln0_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="indvar_flatten15_load_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="5" slack="0"/>
<pin id="153" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten15_load/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="icmp_ln57_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="5" slack="0"/>
<pin id="156" dir="0" index="1" bw="5" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="add_ln57_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="5" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="k_load_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="2" slack="0"/>
<pin id="168" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="j_load_load_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="2" slack="0"/>
<pin id="171" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="indvar_flatten_load_1_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="0"/>
<pin id="174" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load_1/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="i_load_load_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="2" slack="0"/>
<pin id="177" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="add_ln57_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="2" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln59_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="0"/>
<pin id="186" dir="0" index="1" bw="4" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="select_ln57_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="2" slack="0"/>
<pin id="193" dir="0" index="2" bw="2" slack="0"/>
<pin id="194" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln57/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="select_ln57_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="2" slack="0"/>
<pin id="201" dir="0" index="2" bw="2" slack="0"/>
<pin id="202" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln57_1/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="zext_ln63_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="2" slack="0"/>
<pin id="208" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="0" index="1" bw="2" slack="0"/>
<pin id="213" dir="0" index="2" bw="1" slack="0"/>
<pin id="214" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="sub_ln63_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="0"/>
<pin id="220" dir="0" index="1" bw="2" slack="0"/>
<pin id="221" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln63/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="xor_ln57_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln57/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln62_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="2" slack="0"/>
<pin id="232" dir="0" index="1" bw="2" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="and_ln57_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln57/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_ln59_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="2" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="or_ln59_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln59/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="select_ln59_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="2" slack="0"/>
<pin id="257" dir="0" index="2" bw="2" slack="0"/>
<pin id="258" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="select_ln59_2_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="2" slack="0"/>
<pin id="265" dir="0" index="2" bw="2" slack="0"/>
<pin id="266" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59_2/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln60_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="2" slack="0"/>
<pin id="272" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="add_ln60_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="0"/>
<pin id="276" dir="0" index="1" bw="2" slack="0"/>
<pin id="277" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln63_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="2" slack="0"/>
<pin id="282" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_1/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln63_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="0" index="1" bw="2" slack="0"/>
<pin id="287" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_1/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln63_2_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="0"/>
<pin id="292" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_2/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="0"/>
<pin id="297" dir="0" index="1" bw="2" slack="0"/>
<pin id="298" dir="0" index="2" bw="1" slack="0"/>
<pin id="299" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="sub_ln63_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="0"/>
<pin id="305" dir="0" index="1" bw="2" slack="0"/>
<pin id="306" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln63_1/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="add_ln63_2_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="0"/>
<pin id="311" dir="0" index="1" bw="2" slack="0"/>
<pin id="312" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_2/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="zext_ln63_3_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="4" slack="0"/>
<pin id="317" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_3/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="add_ln62_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="2" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="icmp_ln62_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="2" slack="0"/>
<pin id="328" dir="0" index="1" bw="2" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62_1/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="indvar_flatten_load_load_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="4" slack="0"/>
<pin id="334" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="add_ln59_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_1/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="select_ln59_3_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="4" slack="0"/>
<pin id="344" dir="0" index="2" bw="4" slack="0"/>
<pin id="345" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59_3/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="store_ln57_store_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="5" slack="0"/>
<pin id="351" dir="0" index="1" bw="5" slack="0"/>
<pin id="352" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="store_ln57_store_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="2" slack="0"/>
<pin id="356" dir="0" index="1" bw="2" slack="0"/>
<pin id="357" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="store_ln59_store_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="0"/>
<pin id="361" dir="0" index="1" bw="4" slack="0"/>
<pin id="362" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="store_ln59_store_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="2" slack="0"/>
<pin id="366" dir="0" index="1" bw="2" slack="0"/>
<pin id="367" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="store_ln62_store_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="2" slack="0"/>
<pin id="371" dir="0" index="1" bw="2" slack="0"/>
<pin id="372" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="p_load_load_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="16" slack="1"/>
<pin id="376" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="select_ln59_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="1"/>
<pin id="379" dir="0" index="1" bw="16" slack="0"/>
<pin id="380" dir="0" index="2" bw="16" slack="0"/>
<pin id="381" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59_1/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="zext_ln60_1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="4" slack="1"/>
<pin id="386" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_1/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="sext_ln63_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="0"/>
<pin id="390" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="sext_ln63_1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="0"/>
<pin id="394" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63_1/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="store_ln63_store_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="16" slack="0"/>
<pin id="398" dir="0" index="1" bw="16" slack="1"/>
<pin id="399" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/2 "/>
</bind>
</comp>

<comp id="400" class="1007" name="grp_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="0"/>
<pin id="402" dir="0" index="1" bw="8" slack="0"/>
<pin id="403" dir="0" index="2" bw="16" slack="0"/>
<pin id="404" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln63/2 add_ln63/2 "/>
</bind>
</comp>

<comp id="410" class="1005" name="empty_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="16" slack="0"/>
<pin id="412" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="417" class="1005" name="k_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="2" slack="0"/>
<pin id="419" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="424" class="1005" name="j_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="2" slack="0"/>
<pin id="426" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="431" class="1005" name="indvar_flatten_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="4" slack="0"/>
<pin id="433" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="439" class="1005" name="i_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="2" slack="0"/>
<pin id="441" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="446" class="1005" name="indvar_flatten15_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="5" slack="0"/>
<pin id="448" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten15 "/>
</bind>
</comp>

<comp id="456" class="1005" name="or_ln59_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="1"/>
<pin id="458" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln59 "/>
</bind>
</comp>

<comp id="461" class="1005" name="add_ln60_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="4" slack="1"/>
<pin id="463" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60 "/>
</bind>
</comp>

<comp id="466" class="1005" name="a_addr_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="4" slack="1"/>
<pin id="468" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="471" class="1005" name="b_addr_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="4" slack="1"/>
<pin id="473" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="476" class="1005" name="icmp_ln62_1_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="1"/>
<pin id="478" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln62_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="40" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="40" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="82" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="89" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="40" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="130"><net_src comp="20" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="22" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="20" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="24" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="158"><net_src comp="151" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="26" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="151" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="28" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="182"><net_src comp="175" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="30" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="172" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="32" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="184" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="20" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="169" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="203"><net_src comp="184" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="178" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="175" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="209"><net_src comp="198" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="34" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="198" pin="3"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="20" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="222"><net_src comp="210" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="206" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="184" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="36" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="166" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="38" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="230" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="224" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="190" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="30" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="236" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="184" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="259"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="20" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="166" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="267"><net_src comp="236" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="242" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="190" pin="3"/><net_sink comp="262" pin=2"/></net>

<net id="273"><net_src comp="262" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="218" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="270" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="254" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="218" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="280" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="284" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="300"><net_src comp="34" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="254" pin="3"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="20" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="307"><net_src comp="295" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="280" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="303" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="270" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="309" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="324"><net_src comp="254" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="30" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="320" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="38" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="339"><net_src comp="332" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="42" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="346"><net_src comp="184" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="42" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="335" pin="2"/><net_sink comp="341" pin=2"/></net>

<net id="353"><net_src comp="160" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="198" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="341" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="262" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="320" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="382"><net_src comp="24" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="383"><net_src comp="374" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="387"><net_src comp="384" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="391"><net_src comp="96" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="102" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="405"><net_src comp="392" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="388" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="377" pin="3"/><net_sink comp="400" pin=2"/></net>

<net id="408"><net_src comp="400" pin="3"/><net_sink comp="115" pin=1"/></net>

<net id="409"><net_src comp="400" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="413"><net_src comp="58" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="415"><net_src comp="410" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="416"><net_src comp="410" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="420"><net_src comp="62" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="422"><net_src comp="417" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="423"><net_src comp="417" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="427"><net_src comp="66" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="429"><net_src comp="424" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="430"><net_src comp="424" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="434"><net_src comp="70" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="436"><net_src comp="431" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="437"><net_src comp="431" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="438"><net_src comp="431" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="442"><net_src comp="74" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="445"><net_src comp="439" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="449"><net_src comp="78" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="451"><net_src comp="446" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="452"><net_src comp="446" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="459"><net_src comp="248" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="464"><net_src comp="274" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="469"><net_src comp="82" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="474"><net_src comp="89" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="479"><net_src comp="326" pin="2"/><net_sink comp="476" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {2 }
	Port: a | {}
	Port: b | {}
 - Input state : 
	Port: matrixmul_Pipeline_Row_Col_Product : res | {}
	Port: matrixmul_Pipeline_Row_Col_Product : a | {1 2 }
	Port: matrixmul_Pipeline_Row_Col_Product : b | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten15_load : 1
		icmp_ln57 : 2
		add_ln57_1 : 2
		br_ln57 : 3
		k_load : 1
		j_load : 1
		indvar_flatten_load_1 : 1
		i_load : 1
		add_ln57 : 2
		icmp_ln59 : 2
		select_ln57 : 3
		select_ln57_1 : 3
		zext_ln63 : 4
		tmp : 4
		sub_ln63 : 5
		xor_ln57 : 3
		icmp_ln62 : 2
		and_ln57 : 3
		add_ln59 : 4
		or_ln59 : 3
		select_ln59 : 3
		select_ln59_2 : 3
		zext_ln60 : 4
		add_ln60 : 5
		zext_ln63_1 : 4
		add_ln63_1 : 5
		zext_ln63_2 : 6
		a_addr : 7
		tmp_1 : 4
		sub_ln63_1 : 5
		add_ln63_2 : 6
		zext_ln63_3 : 7
		b_addr : 8
		a_load : 8
		b_load : 9
		add_ln62 : 4
		icmp_ln62_1 : 5
		br_ln62 : 6
		indvar_flatten_load : 1
		add_ln59_1 : 2
		select_ln59_3 : 3
		store_ln57 : 3
		store_ln57 : 4
		store_ln59 : 4
		store_ln59 : 4
		store_ln62 : 5
	State 2
		select_ln59_1 : 1
		res_addr : 1
		sext_ln63 : 1
		sext_ln63_1 : 1
		mul_ln63 : 2
		add_ln63 : 3
		store_ln63 : 4
		store_ln63 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |   add_ln57_1_fu_160  |    0    |    0    |    12   |
|          |    add_ln57_fu_178   |    0    |    0    |    9    |
|          |    add_ln59_fu_242   |    0    |    0    |    9    |
|    add   |    add_ln60_fu_274   |    0    |    0    |    12   |
|          |   add_ln63_1_fu_284  |    0    |    0    |    12   |
|          |   add_ln63_2_fu_309  |    0    |    0    |    7    |
|          |    add_ln62_fu_320   |    0    |    0    |    9    |
|          |   add_ln59_1_fu_335  |    0    |    0    |    12   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln57_fu_154   |    0    |    0    |    9    |
|   icmp   |   icmp_ln59_fu_184   |    0    |    0    |    9    |
|          |   icmp_ln62_fu_230   |    0    |    0    |    8    |
|          |  icmp_ln62_1_fu_326  |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|          |  select_ln57_fu_190  |    0    |    0    |    2    |
|          | select_ln57_1_fu_198 |    0    |    0    |    2    |
|  select  |  select_ln59_fu_254  |    0    |    0    |    2    |
|          | select_ln59_2_fu_262 |    0    |    0    |    2    |
|          | select_ln59_3_fu_341 |    0    |    0    |    4    |
|          | select_ln59_1_fu_377 |    0    |    0    |    16   |
|----------|----------------------|---------|---------|---------|
|    sub   |    sub_ln63_fu_218   |    0    |    0    |    12   |
|          |   sub_ln63_1_fu_303  |    0    |    0    |    7    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln57_fu_224   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    and   |    and_ln57_fu_236   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln59_fu_248    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_400      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln63_fu_206   |    0    |    0    |    0    |
|          |   zext_ln60_fu_270   |    0    |    0    |    0    |
|   zext   |  zext_ln63_1_fu_280  |    0    |    0    |    0    |
|          |  zext_ln63_2_fu_290  |    0    |    0    |    0    |
|          |  zext_ln63_3_fu_315  |    0    |    0    |    0    |
|          |  zext_ln60_1_fu_384  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|      tmp_fu_210      |    0    |    0    |    0    |
|          |     tmp_1_fu_295     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   sext   |   sext_ln63_fu_388   |    0    |    0    |    0    |
|          |  sext_ln63_1_fu_392  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |    0    |   169   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     a_addr_reg_466     |    4   |
|    add_ln60_reg_461    |    4   |
|     b_addr_reg_471     |    4   |
|      empty_reg_410     |   16   |
|        i_reg_439       |    2   |
|   icmp_ln62_1_reg_476  |    1   |
|indvar_flatten15_reg_446|    5   |
| indvar_flatten_reg_431 |    4   |
|        j_reg_424       |    2   |
|        k_reg_417       |    2   |
|     or_ln59_reg_456    |    1   |
+------------------------+--------+
|          Total         |   45   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_96 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_102 |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   16   ||  1.256  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   169  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |   45   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   45   |   187  |
+-----------+--------+--------+--------+--------+
