Item(by='saagarjha', descendants=None, kids=None, score=None, time=1604228840, title=None, item_type='comment', url=None, parent=24958638, text='Last I heard, adding a hardware counter for failed SCs may help work around this on ARMâ€“presumably RISC-V could do the same thing here?')