Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2a747639759d42d7a6b2c5354865ca36 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Gyro_Demo_behav xil_defaultlib.Gyro_Demo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Enable_Gyro' [C:/Users/15240/Desktop/NEW DEMO/SEA-master/Demos/2.IoT/Gyro2AWSloT/FPGA_Project/Gyro_Demo.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 31 for port 'clk_mode' [C:/Users/15240/Desktop/NEW DEMO/SEA-master/Demos/2.IoT/Gyro2AWSloT/FPGA_Project/Driver_Gyro.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addra' [C:/Users/15240/Desktop/NEW DEMO/SEA-master/Demos/2.IoT/Gyro2AWSloT/FPGA_Project/Gyro_Demo.v:163]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addrb' [C:/Users/15240/Desktop/NEW DEMO/SEA-master/Demos/2.IoT/Gyro2AWSloT/FPGA_Project/Gyro_Demo.v:168]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rst_n' [C:/Users/15240/Desktop/NEW DEMO/SEA-master/Demos/2.IoT/Gyro2AWSloT/FPGA_Project/Gyro_Demo.v:178]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [C:/Users/15240/Desktop/NEW DEMO/SEA-master/Demos/2.IoT/Gyro2AWSloT/FPGA_Project/Gyro_Demo.v:196]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 31 for port 'clk_mode' [C:/Users/15240/Desktop/NEW DEMO/SEA-master/Demos/2.IoT/Gyro2AWSloT/FPGA_Project/Driver_Gyro.v:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.IOBUF
Compiling module xil_defaultlib.Clk_Division
Compiling module xil_defaultlib.Driver_Gyro
Compiling module xil_defaultlib.Driver_IIC
Compiling module xil_defaultlib.qspi_slave
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="spa...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.Gyro2ram
Compiling module xil_defaultlib.Gyro_Demo
Compiling module xil_defaultlib.glbl
Built simulation snapshot Gyro_Demo_behav
