Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: lab2_design_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab2_design_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab2_design_top"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg324

---- Source Options
Top Module Name                    : lab2_design_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\seb\Documents\GitHub\Calculator\UART_transmitter.vhd" into library work
Parsing entity <UART_transmitter>.
Parsing architecture <Behavioral> of entity <uart_transmitter>.
Parsing VHDL file "C:\Users\seb\Documents\GitHub\Calculator\UART_receiver.vhd" into library work
Parsing entity <UART_receiver>.
Parsing architecture <Behavioral> of entity <uart_receiver>.
Parsing VHDL file "C:\Users\seb\Documents\GitHub\Calculator\UART_baudRateGenerator.vhd" into library work
Parsing entity <UART_baudRateGenerator>.
Parsing architecture <BEHAVIORAL> of entity <uart_baudrategenerator>.
Parsing VHDL file "C:\Users\seb\Documents\GitHub\Calculator\Stack.vhd" into library work
Parsing entity <charStack>.
Parsing architecture <Behavioral> of entity <charstack>.
Parsing VHDL file "C:\Users\seb\Documents\GitHub\Calculator\uart.vhd" into library work
Parsing entity <UART>.
Parsing architecture <Behavioral> of entity <uart>.
Parsing VHDL file "C:\Users\seb\Documents\GitHub\Calculator\UART-tx-buffer.vhd" into library work
Parsing entity <UART_tx_buffer>.
Parsing architecture <Behavioral> of entity <uart_tx_buffer>.
Parsing VHDL file "C:\Users\seb\Documents\GitHub\Calculator\stringSerialiser.vhd" into library work
Parsing entity <stringSerialiser>.
Parsing architecture <Behavioral> of entity <stringserialiser>.
Parsing VHDL file "C:\Users\seb\Documents\GitHub\Calculator\StateMachine.vhd" into library work
Parsing entity <StateMachine>.
Parsing architecture <Behavioral> of entity <statemachine>.
Parsing VHDL file "C:\Users\seb\Documents\GitHub\Calculator\Serialiser.vhd" into library work
Parsing entity <Serialiser>.
Parsing architecture <Behavioral> of entity <serialiser>.
Parsing VHDL file "C:\Users\seb\Documents\GitHub\Calculator\ClockDivider.vhd" into library work
Parsing entity <ClockDivider>.
Parsing architecture <Behavioral> of entity <clockdivider>.
Parsing VHDL file "C:\Users\seb\Documents\GitHub\Calculator\BuffWriteOr.vhd" into library work
Parsing entity <BuffWriteOr>.
Parsing architecture <Behavioral> of entity <buffwriteor>.
Parsing VHDL file "C:\Users\seb\Documents\GitHub\Calculator\BufferMultiplexer.vhd" into library work
Parsing entity <BufferMultiplexer>.
Parsing architecture <Behavioral> of entity <buffermultiplexer>.
Parsing VHDL file "C:\Users\seb\Documents\GitHub\Calculator\TopLevel.vhd" into library work
Parsing entity <lab2_design_top>.
Parsing architecture <structural> of entity <lab2_design_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <lab2_design_top> (architecture <structural>) from library <work>.

Elaborating entity <ClockDivider> (architecture <Behavioral>) from library <work>.

Elaborating entity <UART> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <UART_baudRateGenerator> (architecture <BEHAVIORAL>) with generics from library <work>.

Elaborating entity <UART_transmitter> (architecture <Behavioral>) from library <work>.

Elaborating entity <UART_receiver> (architecture <Behavioral>) from library <work>.

Elaborating entity <StateMachine> (architecture <Behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Users\seb\Documents\GitHub\Calculator\StateMachine.vhd" Line 355. Case statement is complete. others clause is never selected

Elaborating entity <Serialiser> (architecture <Behavioral>) from library <work>.

Elaborating entity <charStack> (architecture <Behavioral>) from library <work>.

Elaborating entity <stringSerialiser> (architecture <Behavioral>) from library <work>.

Elaborating entity <BufferMultiplexer> (architecture <Behavioral>) from library <work>.

Elaborating entity <BuffWriteOr> (architecture <Behavioral>) from library <work>.

Elaborating entity <UART_tx_buffer> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <lab2_design_top>.
    Related source file is "C:\Users\seb\Documents\GitHub\Calculator\TopLevel.vhd".
    Summary:
	no macro.
Unit <lab2_design_top> synthesized.

Synthesizing Unit <ClockDivider>.
    Related source file is "C:\Users\seb\Documents\GitHub\Calculator\ClockDivider.vhd".
    Found 1-bit register for signal <counter>.
    Found 1-bit register for signal <internalClk>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <ClockDivider> synthesized.

Synthesizing Unit <UART>.
    Related source file is "C:\Users\seb\Documents\GitHub\Calculator\uart.vhd".
        BAUD_RATE = 19200
        CLOCK_RATE = 10000000
    Summary:
	no macro.
Unit <UART> synthesized.

Synthesizing Unit <UART_baudRateGenerator>.
    Related source file is "C:\Users\seb\Documents\GitHub\Calculator\UART_baudRateGenerator.vhd".
        BAUD_RATE = 19200
        CLOCK_RATE = 10000000
    Found 6-bit register for signal <clockCountx16>.
    Found 1-bit register for signal <baudRateEnable>.
    Found 10-bit register for signal <clockCount>.
    Found 1-bit register for signal <baudRateEnable_x16>.
    Found 6-bit adder for signal <clockCountx16[5]_GND_7_o_add_0_OUT> created at line 27.
    Found 10-bit adder for signal <clockCount[9]_GND_7_o_add_4_OUT> created at line 39.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
Unit <UART_baudRateGenerator> synthesized.

Synthesizing Unit <UART_transmitter>.
    Related source file is "C:\Users\seb\Documents\GitHub\Calculator\UART_transmitter.vhd".
    Found 1-bit register for signal <ready>.
    Found 1-bit register for signal <go>.
    Found 1-bit register for signal <serialDataOut>.
    Found 8-bit register for signal <tx_sm.dataToTX>.
    Found 3-bit register for signal <tx_sm.bitToSend>.
    Found 2-bit register for signal <txState>.
    Found finite state machine <FSM_0> for signal <txState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <tx_sm.bitToSend[2]_GND_8_o_add_5_OUT> created at line 55.
    Found 1-bit 8-to-1 multiplexer for signal <tx_sm.bitToSend[2]_tx_sm.dataToTX[7]_Mux_3_o> created at line 51.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UART_transmitter> synthesized.

Synthesizing Unit <UART_receiver>.
    Related source file is "C:\Users\seb\Documents\GitHub\Calculator\UART_receiver.vhd".
    Found 1-bit register for signal <dataValid>.
    Found 1-bit register for signal <countLoad>.
    Found 1-bit register for signal <countEnable>.
    Found 1-bit register for signal <lineDown>.
    Found 3-bit register for signal <rx_sm.bitsReceived>.
    Found 5-bit register for signal <countValue>.
    Found 8-bit register for signal <parallelDataOut>.
    Found 5-bit register for signal <counter.internalCountValue>.
    Found 1-bit register for signal <countDone>.
    Found 2-bit register for signal <rxState>.
    Found finite state machine <FSM_1> for signal <rxState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 16                                             |
    | Inputs             | 5                                              |
    | Outputs            | 7                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <rx_sm.bitsReceived[2]_GND_9_o_add_9_OUT> created at line 80.
    Found 5-bit subtractor for signal <GND_9_o_GND_9_o_sub_41_OUT<4:0>> created at line 123.
    Found 1-bit 4-to-1 multiplexer for signal <rxState[1]_GND_9_o_Mux_22_o> created at line 51.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UART_receiver> synthesized.

Synthesizing Unit <StateMachine>.
    Related source file is "C:\Users\seb\Documents\GitHub\Calculator\StateMachine.vhd".
    Found 1-bit register for signal <reset>.
    Found 4-bit register for signal <State>.
    Found 2-bit register for signal <muxSel>.
    Found 15-bit register for signal <numA>.
    Found 15-bit register for signal <numB>.
    Found 29-bit register for signal <result>.
    Found 3-bit register for signal <inputCount>.
    Found 8-bit register for signal <outputChar>.
    Found 1-bit register for signal <otherRst>.
    Found 1-bit register for signal <bufferTxRequest>.
    Found 1-bit register for signal <NegA>.
    Found 8-bit register for signal <errorOutput<1>>.
    Found 8-bit register for signal <errorOutput<2>>.
    Found 8-bit register for signal <errorOutput<3>>.
    Found 8-bit register for signal <errorOutput<4>>.
    Found 8-bit register for signal <errorOutput<5>>.
    Found 8-bit register for signal <errorOutput<6>>.
    Found 8-bit register for signal <errorOutput<7>>.
    Found 8-bit register for signal <errorOutput<8>>.
    Found 8-bit register for signal <errorOutput<9>>.
    Found 8-bit register for signal <errorOutput<10>>.
    Found 8-bit register for signal <errorOutput<11>>.
    Found 8-bit register for signal <errorOutput<12>>.
    Found 8-bit register for signal <errorOutput<13>>.
    Found 8-bit register for signal <errorOutput<14>>.
    Found 8-bit register for signal <errorOutput<15>>.
    Found 8-bit register for signal <errorOutput<16>>.
    Found 8-bit register for signal <errorOutput<17>>.
    Found 8-bit register for signal <errorOutput<18>>.
    Found 8-bit register for signal <errorOutput<19>>.
    Found 8-bit register for signal <errorOutput<20>>.
    Found 8-bit register for signal <errorOutput<21>>.
    Found 8-bit register for signal <errorOutput<22>>.
    Found 3-bit register for signal <op>.
    Found 1-bit register for signal <NegB>.
    Found 29-bit register for signal <signedOutput>.
    Found 1-bit register for signal <startSerialiser>.
    Found 1-bit register for signal <startStringSerialiser>.
    Found finite state machine <FSM_2> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 46                                             |
    | Inputs             | 13                                             |
    | Outputs            | 20                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | extReset (positive)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | rst                                            |
    | Power Up State     | rst                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit subtractor for signal <n0880> created at line 1411.
    Found 16-bit subtractor for signal <n0882> created at line 1411.
    Found 15-bit adder for signal <numA[1]_inputChar[7]_add_148_OUT> created at line 145.
    Found 15-bit adder for signal <numB[1]_inputChar[7]_add_437_OUT> created at line 252.
    Found 3-bit adder for signal <inputCount[1]_GND_10_o_add_438_OUT> created at line 253.
    Found 15-bit adder for signal <numA[1]_numB[1]_add_545_OUT> created at line 285.
    Found 8-bit subtractor for signal <inputChar[7]_GND_10_o_sub_148_OUT<7:0>> created at line 145.
    Found 15-bit subtractor for signal <numA[1]_numB[1]_sub_547_OUT<14:0>> created at line 289.
    Found 15x5-bit multiplier for signal <n0565> created at line 1411.
    Found 15x5-bit multiplier for signal <n0775> created at line 1411.
    Found 15x15-bit multiplier for signal <n0886> created at line 293.
    Found 29-bit 5-to-1 multiplexer for signal <op[2]_X_10_o_wide_mux_600_OUT> created at line 283.
    Found 8-bit comparator greater for signal <n0236> created at line 246
    Found 8-bit comparator greater for signal <n0238> created at line 246
    Summary:
	inferred   3 Multiplier(s).
	inferred   8 Adder/Subtractor(s).
	inferred 286 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred 120 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <StateMachine> synthesized.

Synthesizing Unit <div_15s_15s>.
    Related source file is "".
    Found 15-bit subtractor for signal <a[14]_unary_minus_1_OUT> created at line 0.
    Found 15-bit subtractor for signal <b[14]_unary_minus_3_OUT> created at line 0.
    Found 30-bit adder for signal <n0896> created at line 0.
    Found 30-bit adder for signal <GND_14_o_b[14]_add_5_OUT> created at line 0.
    Found 29-bit adder for signal <n0900> created at line 0.
    Found 29-bit adder for signal <GND_14_o_b[14]_add_7_OUT> created at line 0.
    Found 28-bit adder for signal <n0904> created at line 0.
    Found 28-bit adder for signal <GND_14_o_b[14]_add_9_OUT> created at line 0.
    Found 27-bit adder for signal <n0908> created at line 0.
    Found 27-bit adder for signal <GND_14_o_b[14]_add_11_OUT> created at line 0.
    Found 26-bit adder for signal <n0912> created at line 0.
    Found 26-bit adder for signal <GND_14_o_b[14]_add_13_OUT> created at line 0.
    Found 25-bit adder for signal <n0916> created at line 0.
    Found 25-bit adder for signal <GND_14_o_b[14]_add_15_OUT> created at line 0.
    Found 24-bit adder for signal <n0920> created at line 0.
    Found 24-bit adder for signal <GND_14_o_b[14]_add_17_OUT> created at line 0.
    Found 23-bit adder for signal <n0924> created at line 0.
    Found 23-bit adder for signal <GND_14_o_b[14]_add_19_OUT> created at line 0.
    Found 22-bit adder for signal <n0928> created at line 0.
    Found 22-bit adder for signal <GND_14_o_b[14]_add_21_OUT> created at line 0.
    Found 21-bit adder for signal <n0932> created at line 0.
    Found 21-bit adder for signal <GND_14_o_b[14]_add_23_OUT> created at line 0.
    Found 20-bit adder for signal <n0936> created at line 0.
    Found 20-bit adder for signal <GND_14_o_b[14]_add_25_OUT> created at line 0.
    Found 19-bit adder for signal <n0940> created at line 0.
    Found 19-bit adder for signal <GND_14_o_b[14]_add_27_OUT> created at line 0.
    Found 18-bit adder for signal <n0944> created at line 0.
    Found 18-bit adder for signal <GND_14_o_b[14]_add_29_OUT> created at line 0.
    Found 17-bit adder for signal <n0948> created at line 0.
    Found 17-bit adder for signal <GND_14_o_b[14]_add_31_OUT> created at line 0.
    Found 16-bit adder for signal <n0952> created at line 0.
    Found 16-bit adder for signal <GND_14_o_b[14]_add_33_OUT> created at line 0.
    Found 16-bit adder for signal <GND_14_o_BUS_0001_add_36_OUT[15:0]> created at line 0.
    Found 30-bit comparator greater for signal <BUS_0001_INV_526_o> created at line 0
    Found 29-bit comparator greater for signal <BUS_0002_INV_525_o> created at line 0
    Found 28-bit comparator greater for signal <BUS_0003_INV_524_o> created at line 0
    Found 27-bit comparator greater for signal <BUS_0004_INV_523_o> created at line 0
    Found 26-bit comparator greater for signal <BUS_0005_INV_522_o> created at line 0
    Found 25-bit comparator greater for signal <BUS_0006_INV_521_o> created at line 0
    Found 24-bit comparator greater for signal <BUS_0007_INV_520_o> created at line 0
    Found 23-bit comparator greater for signal <BUS_0008_INV_519_o> created at line 0
    Found 22-bit comparator greater for signal <BUS_0009_INV_518_o> created at line 0
    Found 21-bit comparator greater for signal <BUS_0010_INV_517_o> created at line 0
    Found 20-bit comparator greater for signal <BUS_0011_INV_516_o> created at line 0
    Found 19-bit comparator greater for signal <BUS_0012_INV_515_o> created at line 0
    Found 18-bit comparator greater for signal <BUS_0013_INV_514_o> created at line 0
    Found 17-bit comparator greater for signal <BUS_0014_INV_513_o> created at line 0
    Found 16-bit comparator greater for signal <BUS_0015_INV_512_o> created at line 0
    Found 15-bit comparator greater for signal <BUS_0016_INV_511_o> created at line 0
    Summary:
	inferred  33 Adder/Subtractor(s).
	inferred  16 Comparator(s).
	inferred 214 Multiplexer(s).
Unit <div_15s_15s> synthesized.

Synthesizing Unit <mod_15s_15s>.
    Related source file is "".
    Found 15-bit subtractor for signal <a[14]_unary_minus_1_OUT> created at line 0.
    Found 15-bit subtractor for signal <b[14]_unary_minus_3_OUT> created at line 0.
    Found 30-bit adder for signal <n0930> created at line 0.
    Found 30-bit adder for signal <GND_16_o_b[14]_add_5_OUT> created at line 0.
    Found 29-bit adder for signal <n0934> created at line 0.
    Found 29-bit adder for signal <GND_16_o_b[14]_add_7_OUT> created at line 0.
    Found 28-bit adder for signal <n0938> created at line 0.
    Found 28-bit adder for signal <GND_16_o_b[14]_add_9_OUT> created at line 0.
    Found 27-bit adder for signal <n0942> created at line 0.
    Found 27-bit adder for signal <GND_16_o_b[14]_add_11_OUT> created at line 0.
    Found 26-bit adder for signal <n0946> created at line 0.
    Found 26-bit adder for signal <GND_16_o_b[14]_add_13_OUT> created at line 0.
    Found 25-bit adder for signal <n0950> created at line 0.
    Found 25-bit adder for signal <GND_16_o_b[14]_add_15_OUT> created at line 0.
    Found 24-bit adder for signal <n0954> created at line 0.
    Found 24-bit adder for signal <GND_16_o_b[14]_add_17_OUT> created at line 0.
    Found 23-bit adder for signal <n0958> created at line 0.
    Found 23-bit adder for signal <GND_16_o_b[14]_add_19_OUT> created at line 0.
    Found 22-bit adder for signal <n0962> created at line 0.
    Found 22-bit adder for signal <GND_16_o_b[14]_add_21_OUT> created at line 0.
    Found 21-bit adder for signal <n0966> created at line 0.
    Found 21-bit adder for signal <GND_16_o_b[14]_add_23_OUT> created at line 0.
    Found 20-bit adder for signal <n0970> created at line 0.
    Found 20-bit adder for signal <GND_16_o_b[14]_add_25_OUT> created at line 0.
    Found 19-bit adder for signal <n0974> created at line 0.
    Found 19-bit adder for signal <GND_16_o_b[14]_add_27_OUT> created at line 0.
    Found 18-bit adder for signal <n0978> created at line 0.
    Found 18-bit adder for signal <GND_16_o_b[14]_add_29_OUT> created at line 0.
    Found 17-bit adder for signal <n0982> created at line 0.
    Found 17-bit adder for signal <GND_16_o_b[14]_add_31_OUT> created at line 0.
    Found 16-bit adder for signal <n0986> created at line 0.
    Found 16-bit adder for signal <GND_16_o_b[14]_add_33_OUT> created at line 0.
    Found 15-bit adder for signal <n0990> created at line 0.
    Found 15-bit adder for signal <a[14]_b[14]_add_35_OUT> created at line 0.
    Found 15-bit adder for signal <n0994> created at line 0.
    Found 15-bit adder for signal <b[14]_a[14]_add_37_OUT> created at line 0.
    Found 15-bit adder for signal <GND_16_o_a[14]_add_38_OUT[14:0]> created at line 0.
    Found 30-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0016> created at line 0
    Summary:
	inferred  37 Adder/Subtractor(s).
	inferred  16 Comparator(s).
	inferred 258 Multiplexer(s).
Unit <mod_15s_15s> synthesized.

Synthesizing Unit <Serialiser>.
    Related source file is "C:\Users\seb\Documents\GitHub\Calculator\Serialiser.vhd".
INFO:Xst:3210 - "C:\Users\seb\Documents\GitHub\Calculator\Serialiser.vhd" line 50: Output port <full> of the instance <stack> is unconnected or connected to loadless signal.
    Found 29-bit register for signal <number>.
    Found 8-bit register for signal <digit>.
    Found 8-bit register for signal <stackInput>.
    Found 3-bit register for signal <State>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <push>.
    Found 1-bit register for signal <pop>.
    Found 1-bit register for signal <transmitRequest>.
    Found 8-bit register for signal <parallelDataOut>.
    Found finite state machine <FSM_3> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 29-bit adder for signal <n0049> created at line 112.
    Found 29-bit subtractor for signal <number[1]_unary_minus_6_OUT<28:0>> created at line 0.
    Found 29-bit comparator greater for signal <GND_18_o_number[1]_LessThan_3_o> created at line 91
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  57 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Serialiser> synthesized.

Synthesizing Unit <charStack>.
    Related source file is "C:\Users\seb\Documents\GitHub\Calculator\Stack.vhd".
    Found 8-bit register for signal <stack<0>>.
    Found 8-bit register for signal <stack<1>>.
    Found 8-bit register for signal <stack<2>>.
    Found 8-bit register for signal <stack<3>>.
    Found 8-bit register for signal <stack<4>>.
    Found 8-bit register for signal <stack<5>>.
    Found 8-bit register for signal <stack<6>>.
    Found 8-bit register for signal <stack<7>>.
    Found 8-bit register for signal <stack<8>>.
    Found 32-bit register for signal <stackIndex>.
    Found 1-bit register for signal <full>.
    Found 8-bit register for signal <output>.
    Found 33-bit subtractor for signal <n0077> created at line 48.
    Found 32-bit adder for signal <stackIndex[31]_GND_19_o_add_12_OUT> created at line 40.
    Found 8-bit 9-to-1 multiplexer for signal <stackIndex[31]_X_12_o_wide_mux_17_OUT> created at line 48.
    Found 32-bit comparator greater for signal <GND_19_o_stackIndex[31]_LessThan_2_o> created at line 36
    Found 32-bit comparator greater for signal <stackIndex[31]_GND_19_o_LessThan_16_o> created at line 46
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 113 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <charStack> synthesized.

Synthesizing Unit <mod_29s_5s>.
    Related source file is "".
    Found 29-bit subtractor for signal <a[28]_unary_minus_1_OUT> created at line 0.
    Found 34-bit adder for signal <GND_21_o_b[4]_add_5_OUT> created at line 0.
    Found 33-bit adder for signal <GND_21_o_b[4]_add_7_OUT> created at line 0.
    Found 32-bit adder for signal <GND_21_o_b[4]_add_9_OUT> created at line 0.
    Found 31-bit adder for signal <GND_21_o_b[4]_add_11_OUT> created at line 0.
    Found 30-bit adder for signal <GND_21_o_b[4]_add_13_OUT> created at line 0.
    Found 29-bit adder for signal <a[28]_b[4]_add_15_OUT> created at line 0.
    Found 29-bit adder for signal <a[28]_GND_21_o_add_17_OUT> created at line 0.
    Found 29-bit adder for signal <a[28]_GND_21_o_add_19_OUT> created at line 0.
    Found 29-bit adder for signal <a[28]_GND_21_o_add_21_OUT> created at line 0.
    Found 29-bit adder for signal <a[28]_GND_21_o_add_23_OUT> created at line 0.
    Found 29-bit adder for signal <a[28]_GND_21_o_add_25_OUT> created at line 0.
    Found 29-bit adder for signal <a[28]_GND_21_o_add_27_OUT> created at line 0.
    Found 29-bit adder for signal <a[28]_GND_21_o_add_29_OUT> created at line 0.
    Found 29-bit adder for signal <a[28]_GND_21_o_add_31_OUT> created at line 0.
    Found 29-bit adder for signal <a[28]_GND_21_o_add_33_OUT> created at line 0.
    Found 29-bit adder for signal <a[28]_GND_21_o_add_35_OUT> created at line 0.
    Found 29-bit adder for signal <a[28]_GND_21_o_add_37_OUT> created at line 0.
    Found 29-bit adder for signal <a[28]_GND_21_o_add_39_OUT> created at line 0.
    Found 29-bit adder for signal <a[28]_GND_21_o_add_41_OUT> created at line 0.
    Found 29-bit adder for signal <a[28]_GND_21_o_add_43_OUT> created at line 0.
    Found 29-bit adder for signal <a[28]_GND_21_o_add_45_OUT> created at line 0.
    Found 29-bit adder for signal <a[28]_GND_21_o_add_47_OUT> created at line 0.
    Found 29-bit adder for signal <a[28]_GND_21_o_add_49_OUT> created at line 0.
    Found 29-bit adder for signal <a[28]_GND_21_o_add_51_OUT> created at line 0.
    Found 29-bit adder for signal <a[28]_GND_21_o_add_53_OUT> created at line 0.
    Found 29-bit adder for signal <a[28]_GND_21_o_add_55_OUT> created at line 0.
    Found 29-bit adder for signal <a[28]_GND_21_o_add_57_OUT> created at line 0.
    Found 29-bit adder for signal <a[28]_GND_21_o_add_59_OUT> created at line 0.
    Found 29-bit adder for signal <a[28]_GND_21_o_add_61_OUT> created at line 0.
    Found 29-bit adder for signal <a[28]_GND_21_o_add_63_OUT> created at line 0.
    Found 5-bit adder for signal <b[4]_a[28]_add_65_OUT[4:0]> created at line 0.
    Found 34-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 31-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0030> created at line 0
    Summary:
	inferred  32 Adder/Subtractor(s).
	inferred  30 Comparator(s).
	inferred 848 Multiplexer(s).
Unit <mod_29s_5s> synthesized.

Synthesizing Unit <div_29s_5s>.
    Related source file is "".
    Found 29-bit subtractor for signal <a[28]_unary_minus_1_OUT> created at line 0.
    Found 30-bit adder for signal <GND_24_o_BUS_0001_add_64_OUT[29:0]> created at line 0.
    Found 34-bit adder for signal <GND_24_o_b[4]_add_5_OUT> created at line 0.
    Found 33-bit adder for signal <GND_24_o_b[4]_add_7_OUT> created at line 0.
    Found 32-bit adder for signal <GND_24_o_b[4]_add_9_OUT> created at line 0.
    Found 31-bit adder for signal <GND_24_o_b[4]_add_11_OUT> created at line 0.
    Found 30-bit adder for signal <GND_24_o_b[4]_add_13_OUT> created at line 0.
    Found 29-bit adder for signal <a[28]_b[4]_add_15_OUT> created at line 0.
    Found 29-bit adder for signal <a[28]_GND_24_o_add_17_OUT> created at line 0.
    Found 29-bit adder for signal <a[28]_GND_24_o_add_19_OUT> created at line 0.
    Found 29-bit adder for signal <a[28]_GND_24_o_add_21_OUT> created at line 0.
    Found 29-bit adder for signal <a[28]_GND_24_o_add_23_OUT> created at line 0.
    Found 29-bit adder for signal <a[28]_GND_24_o_add_25_OUT> created at line 0.
    Found 29-bit adder for signal <a[28]_GND_24_o_add_27_OUT> created at line 0.
    Found 29-bit adder for signal <a[28]_GND_24_o_add_29_OUT> created at line 0.
    Found 29-bit adder for signal <a[28]_GND_24_o_add_31_OUT> created at line 0.
    Found 29-bit adder for signal <a[28]_GND_24_o_add_33_OUT> created at line 0.
    Found 29-bit adder for signal <a[28]_GND_24_o_add_35_OUT> created at line 0.
    Found 29-bit adder for signal <a[28]_GND_24_o_add_37_OUT> created at line 0.
    Found 29-bit adder for signal <a[28]_GND_24_o_add_39_OUT> created at line 0.
    Found 29-bit adder for signal <a[28]_GND_24_o_add_41_OUT> created at line 0.
    Found 29-bit adder for signal <a[28]_GND_24_o_add_43_OUT> created at line 0.
    Found 29-bit adder for signal <a[28]_GND_24_o_add_45_OUT> created at line 0.
    Found 29-bit adder for signal <a[28]_GND_24_o_add_47_OUT> created at line 0.
    Found 29-bit adder for signal <a[28]_GND_24_o_add_49_OUT> created at line 0.
    Found 29-bit adder for signal <a[28]_GND_24_o_add_51_OUT> created at line 0.
    Found 29-bit adder for signal <a[28]_GND_24_o_add_53_OUT> created at line 0.
    Found 29-bit adder for signal <a[28]_GND_24_o_add_55_OUT> created at line 0.
    Found 29-bit adder for signal <a[28]_GND_24_o_add_57_OUT[28:0]> created at line 0.
    Found 29-bit adder for signal <a[28]_GND_24_o_add_59_OUT[28:0]> created at line 0.
    Found 29-bit adder for signal <a[28]_GND_24_o_add_61_OUT[28:0]> created at line 0.
    Found 34-bit comparator greater for signal <BUS_0001_INV_2912_o> created at line 0
    Found 33-bit comparator greater for signal <BUS_0002_INV_2911_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0003_INV_2910_o> created at line 0
    Found 31-bit comparator greater for signal <BUS_0004_INV_2909_o> created at line 0
    Found 30-bit comparator greater for signal <BUS_0005_INV_2908_o> created at line 0
    Found 29-bit comparator greater for signal <BUS_0006_INV_2907_o> created at line 0
    Found 29-bit comparator greater for signal <BUS_0007_INV_2906_o> created at line 0
    Found 29-bit comparator greater for signal <BUS_0008_INV_2905_o> created at line 0
    Found 29-bit comparator greater for signal <BUS_0009_INV_2904_o> created at line 0
    Found 29-bit comparator greater for signal <BUS_0010_INV_2903_o> created at line 0
    Found 29-bit comparator greater for signal <BUS_0011_INV_2902_o> created at line 0
    Found 29-bit comparator greater for signal <BUS_0012_INV_2901_o> created at line 0
    Found 29-bit comparator greater for signal <BUS_0013_INV_2900_o> created at line 0
    Found 29-bit comparator greater for signal <BUS_0014_INV_2899_o> created at line 0
    Found 29-bit comparator greater for signal <BUS_0015_INV_2898_o> created at line 0
    Found 29-bit comparator greater for signal <BUS_0016_INV_2897_o> created at line 0
    Found 29-bit comparator greater for signal <BUS_0017_INV_2896_o> created at line 0
    Found 29-bit comparator greater for signal <BUS_0018_INV_2895_o> created at line 0
    Found 29-bit comparator greater for signal <BUS_0019_INV_2894_o> created at line 0
    Found 29-bit comparator greater for signal <BUS_0020_INV_2893_o> created at line 0
    Found 29-bit comparator greater for signal <BUS_0021_INV_2892_o> created at line 0
    Found 29-bit comparator greater for signal <BUS_0022_INV_2891_o> created at line 0
    Found 29-bit comparator greater for signal <BUS_0023_INV_2890_o> created at line 0
    Found 29-bit comparator greater for signal <BUS_0024_INV_2889_o> created at line 0
    Found 29-bit comparator greater for signal <BUS_0025_INV_2888_o> created at line 0
    Found 29-bit comparator greater for signal <BUS_0026_INV_2887_o> created at line 0
    Found 29-bit comparator greater for signal <BUS_0027_INV_2886_o> created at line 0
    Found 29-bit comparator greater for signal <BUS_0028_INV_2885_o> created at line 0
    Found 29-bit comparator greater for signal <BUS_0029_INV_2884_o> created at line 0
    Found 29-bit comparator greater for signal <BUS_0030_INV_2883_o> created at line 0
    Summary:
	inferred  31 Adder/Subtractor(s).
	inferred  30 Comparator(s).
	inferred 759 Multiplexer(s).
Unit <div_29s_5s> synthesized.

Synthesizing Unit <stringSerialiser>.
    Related source file is "C:\Users\seb\Documents\GitHub\Calculator\stringSerialiser.vhd".
    Found 5-bit register for signal <count>.
    Found 2-bit register for signal <State>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <transmitRequest>.
    Found 8-bit register for signal <str<1>>.
    Found 8-bit register for signal <str<2>>.
    Found 8-bit register for signal <str<3>>.
    Found 8-bit register for signal <str<4>>.
    Found 8-bit register for signal <str<5>>.
    Found 8-bit register for signal <str<6>>.
    Found 8-bit register for signal <str<7>>.
    Found 8-bit register for signal <str<8>>.
    Found 8-bit register for signal <str<9>>.
    Found 8-bit register for signal <str<10>>.
    Found 8-bit register for signal <str<11>>.
    Found 8-bit register for signal <str<12>>.
    Found 8-bit register for signal <str<13>>.
    Found 8-bit register for signal <str<14>>.
    Found 8-bit register for signal <str<15>>.
    Found 8-bit register for signal <str<16>>.
    Found 8-bit register for signal <str<17>>.
    Found 8-bit register for signal <str<18>>.
    Found 8-bit register for signal <str<19>>.
    Found 8-bit register for signal <str<20>>.
    Found 8-bit register for signal <str<21>>.
    Found 8-bit register for signal <str<22>>.
    Found 8-bit register for signal <parallelDataOut>.
    Found finite state machine <FSM_4> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <count[4]_GND_25_o_add_26_OUT> created at line 66.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <str>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <str>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 8-bit 22-to-1 multiplexer for signal <count[4]_X_13_o_wide_mux_24_OUT> created at line 54.
    Found 8-bit 22-to-1 multiplexer for signal <count[4]_X_13_o_wide_mux_27_OUT> created at line 66.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 191 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <stringSerialiser> synthesized.

Synthesizing Unit <BufferMultiplexer>.
    Related source file is "C:\Users\seb\Documents\GitHub\Calculator\BufferMultiplexer.vhd".
    Found 8-bit 4-to-1 multiplexer for signal <output> created at line 11.
    Summary:
	inferred   1 Multiplexer(s).
Unit <BufferMultiplexer> synthesized.

Synthesizing Unit <BuffWriteOr>.
    Related source file is "C:\Users\seb\Documents\GitHub\Calculator\BuffWriteOr.vhd".
    Summary:
	no macro.
Unit <BuffWriteOr> synthesized.

Synthesizing Unit <UART_tx_buffer>.
    Related source file is "C:\Users\seb\Documents\GitHub\Calculator\UART-tx-buffer.vhd".
    Found 8-bit register for signal <buff<1>>.
    Found 8-bit register for signal <buff<2>>.
    Found 8-bit register for signal <buff<3>>.
    Found 8-bit register for signal <buff<4>>.
    Found 8-bit register for signal <buff<5>>.
    Found 8-bit register for signal <buff<6>>.
    Found 8-bit register for signal <buff<7>>.
    Found 8-bit register for signal <buff<8>>.
    Found 8-bit register for signal <buff<9>>.
    Found 8-bit register for signal <buff<10>>.
    Found 8-bit register for signal <buff<11>>.
    Found 8-bit register for signal <buff<12>>.
    Found 8-bit register for signal <buff<13>>.
    Found 8-bit register for signal <buff<14>>.
    Found 8-bit register for signal <buff<15>>.
    Found 8-bit register for signal <buff<16>>.
    Found 8-bit register for signal <buff<17>>.
    Found 8-bit register for signal <buff<18>>.
    Found 8-bit register for signal <buff<19>>.
    Found 8-bit register for signal <buff<20>>.
    Found 8-bit register for signal <buff<21>>.
    Found 8-bit register for signal <buff<22>>.
    Found 8-bit register for signal <buff<23>>.
    Found 8-bit register for signal <buff<24>>.
    Found 8-bit register for signal <buff<25>>.
    Found 8-bit register for signal <buff<26>>.
    Found 8-bit register for signal <buff<27>>.
    Found 8-bit register for signal <buff<28>>.
    Found 8-bit register for signal <buff<29>>.
    Found 8-bit register for signal <buff<30>>.
    Found 8-bit register for signal <buff<31>>.
    Found 8-bit register for signal <buff<32>>.
    Found 8-bit register for signal <buff<33>>.
    Found 8-bit register for signal <buff<34>>.
    Found 8-bit register for signal <buff<35>>.
    Found 8-bit register for signal <buff<36>>.
    Found 8-bit register for signal <buff<37>>.
    Found 8-bit register for signal <buff<38>>.
    Found 8-bit register for signal <buff<39>>.
    Found 8-bit register for signal <buff<40>>.
    Found 8-bit register for signal <buff<41>>.
    Found 8-bit register for signal <buff<42>>.
    Found 8-bit register for signal <buff<43>>.
    Found 8-bit register for signal <buff<44>>.
    Found 8-bit register for signal <buff<45>>.
    Found 8-bit register for signal <buff<46>>.
    Found 8-bit register for signal <buff<47>>.
    Found 8-bit register for signal <buff<48>>.
    Found 8-bit register for signal <buff<49>>.
    Found 8-bit register for signal <buff<50>>.
    Found 8-bit register for signal <buff<51>>.
    Found 8-bit register for signal <buff<52>>.
    Found 8-bit register for signal <buff<53>>.
    Found 8-bit register for signal <buff<54>>.
    Found 8-bit register for signal <buff<55>>.
    Found 8-bit register for signal <buff<56>>.
    Found 8-bit register for signal <buff<57>>.
    Found 8-bit register for signal <buff<58>>.
    Found 8-bit register for signal <buff<59>>.
    Found 8-bit register for signal <buff<60>>.
    Found 8-bit register for signal <buff<61>>.
    Found 8-bit register for signal <buff<62>>.
    Found 8-bit register for signal <buff<63>>.
    Found 8-bit register for signal <buff<64>>.
    Found 8-bit register for signal <buff<65>>.
    Found 8-bit register for signal <buff<66>>.
    Found 8-bit register for signal <buff<67>>.
    Found 8-bit register for signal <buff<68>>.
    Found 8-bit register for signal <buff<69>>.
    Found 8-bit register for signal <buff<70>>.
    Found 8-bit register for signal <buff<71>>.
    Found 8-bit register for signal <buff<72>>.
    Found 8-bit register for signal <buff<73>>.
    Found 8-bit register for signal <buff<74>>.
    Found 8-bit register for signal <buff<75>>.
    Found 8-bit register for signal <buff<76>>.
    Found 8-bit register for signal <buff<77>>.
    Found 8-bit register for signal <buff<78>>.
    Found 8-bit register for signal <buff<79>>.
    Found 8-bit register for signal <buff<80>>.
    Found 8-bit register for signal <buff<0>>.
    Found 32-bit register for signal <inputIndex>.
    Found 32-bit register for signal <outputIndex>.
    Found 2-bit register for signal <State>.
    Found 1-bit register for signal <uartTxRequest>.
    Found 8-bit register for signal <output>.
    Found finite state machine <FSM_5> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <inputIndex[31]_GND_28_o_add_82_OUT> created at line 40.
    Found 32-bit adder for signal <outputIndex[31]_GND_28_o_add_250_OUT> created at line 61.
INFO:Xst:3019 - HDL ADVISOR - 1024 flip-flops were inferred for signal <buff>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 8-bit 81-to-1 multiplexer for signal <outputIndex[6]_X_16_o_wide_mux_249_OUT> created at line 60.
    Found 32-bit comparator equal for signal <n0247> created at line 57
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 721 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UART_tx_buffer> synthesized.

Synthesizing Unit <mod_32s_8s>.
    Related source file is "".
    Found 32-bit subtractor for signal <a[31]_unary_minus_1_OUT> created at line 0.
    Found 8-bit subtractor for signal <b[7]_unary_minus_3_OUT> created at line 0.
    Found 40-bit adder for signal <n2503> created at line 0.
    Found 40-bit adder for signal <GND_29_o_b[7]_add_5_OUT> created at line 0.
    Found 39-bit adder for signal <n2507> created at line 0.
    Found 39-bit adder for signal <GND_29_o_b[7]_add_7_OUT> created at line 0.
    Found 38-bit adder for signal <n2511> created at line 0.
    Found 38-bit adder for signal <GND_29_o_b[7]_add_9_OUT> created at line 0.
    Found 37-bit adder for signal <n2515> created at line 0.
    Found 37-bit adder for signal <GND_29_o_b[7]_add_11_OUT> created at line 0.
    Found 36-bit adder for signal <n2519> created at line 0.
    Found 36-bit adder for signal <GND_29_o_b[7]_add_13_OUT> created at line 0.
    Found 35-bit adder for signal <n2523> created at line 0.
    Found 35-bit adder for signal <GND_29_o_b[7]_add_15_OUT> created at line 0.
    Found 34-bit adder for signal <n2527> created at line 0.
    Found 34-bit adder for signal <GND_29_o_b[7]_add_17_OUT> created at line 0.
    Found 33-bit adder for signal <n2531> created at line 0.
    Found 33-bit adder for signal <GND_29_o_b[7]_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <n2535> created at line 0.
    Found 32-bit adder for signal <a[31]_b[7]_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <n2539> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_29_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <n2543> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_29_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <n2547> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_29_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <n2551> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_29_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <n2555> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_29_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <n2559> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_29_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <n2563> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_29_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <n2567> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_29_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <n2571> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_29_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <n2575> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_29_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <n2579> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_29_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <n2583> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_29_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <n2587> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_29_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <n2591> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_29_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <n2595> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_29_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <n2599> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_29_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <n2603> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_29_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <n2607> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_29_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <n2611> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_29_o_add_59_OUT> created at line 0.
    Found 32-bit adder for signal <n2615> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_29_o_add_61_OUT> created at line 0.
    Found 32-bit adder for signal <n2619> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_29_o_add_63_OUT> created at line 0.
    Found 32-bit adder for signal <n2623> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_29_o_add_65_OUT> created at line 0.
    Found 32-bit adder for signal <n2627> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_29_o_add_67_OUT> created at line 0.
    Found 32-bit adder for signal <n2631> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_29_o_add_69_OUT> created at line 0.
    Found 8-bit adder for signal <n2635> created at line 0.
    Found 8-bit adder for signal <b[7]_a[31]_add_71_OUT> created at line 0.
    Found 8-bit adder for signal <GND_29_o_a[31]_add_72_OUT[7:0]> created at line 0.
    Found 40-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  71 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 1043 Multiplexer(s).
Unit <mod_32s_8s> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 3
 15x15-bit multiplier                                  : 1
 15x5-bit multiplier                                   : 2
# Adders/Subtractors                                   : 295
 10-bit adder                                          : 1
 15-bit adder                                          : 8
 15-bit subtractor                                     : 5
 16-bit adder                                          : 5
 16-bit subtractor                                     : 2
 17-bit adder                                          : 4
 18-bit adder                                          : 4
 19-bit adder                                          : 4
 20-bit adder                                          : 4
 21-bit adder                                          : 4
 22-bit adder                                          : 4
 23-bit adder                                          : 4
 24-bit adder                                          : 4
 25-bit adder                                          : 4
 26-bit adder                                          : 4
 27-bit adder                                          : 4
 28-bit adder                                          : 4
 29-bit adder                                          : 54
 29-bit subtractor                                     : 3
 3-bit adder                                           : 3
 30-bit adder                                          : 7
 31-bit adder                                          : 2
 32-bit adder                                          : 105
 32-bit subtractor                                     : 2
 33-bit adder                                          : 6
 33-bit subtractor                                     : 1
 34-bit adder                                          : 6
 35-bit adder                                          : 4
 36-bit adder                                          : 4
 37-bit adder                                          : 4
 38-bit adder                                          : 4
 39-bit adder                                          : 4
 40-bit adder                                          : 4
 5-bit adder                                           : 2
 5-bit subtractor                                      : 1
 6-bit adder                                           : 1
 8-bit adder                                           : 6
 8-bit subtractor                                      : 3
# Registers                                            : 187
 1-bit register                                        : 26
 10-bit register                                       : 1
 15-bit register                                       : 2
 2-bit register                                        : 1
 29-bit register                                       : 3
 3-bit register                                        : 4
 32-bit register                                       : 3
 5-bit register                                        : 3
 6-bit register                                        : 1
 8-bit register                                        : 143
# Comparators                                          : 164
 15-bit comparator greater                             : 1
 15-bit comparator lessequal                           : 1
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 17-bit comparator greater                             : 1
 17-bit comparator lessequal                           : 1
 18-bit comparator greater                             : 1
 18-bit comparator lessequal                           : 1
 19-bit comparator greater                             : 1
 19-bit comparator lessequal                           : 1
 20-bit comparator greater                             : 1
 20-bit comparator lessequal                           : 1
 21-bit comparator greater                             : 1
 21-bit comparator lessequal                           : 1
 22-bit comparator greater                             : 1
 22-bit comparator lessequal                           : 1
 23-bit comparator greater                             : 1
 23-bit comparator lessequal                           : 1
 24-bit comparator greater                             : 1
 24-bit comparator lessequal                           : 1
 25-bit comparator greater                             : 1
 25-bit comparator lessequal                           : 1
 26-bit comparator greater                             : 1
 26-bit comparator lessequal                           : 1
 27-bit comparator greater                             : 1
 27-bit comparator lessequal                           : 1
 28-bit comparator greater                             : 1
 28-bit comparator lessequal                           : 1
 29-bit comparator greater                             : 27
 29-bit comparator lessequal                           : 26
 30-bit comparator greater                             : 2
 30-bit comparator lessequal                           : 2
 31-bit comparator greater                             : 1
 31-bit comparator lessequal                           : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 3
 32-bit comparator lessequal                           : 51
 33-bit comparator greater                             : 1
 33-bit comparator lessequal                           : 3
 34-bit comparator greater                             : 1
 34-bit comparator lessequal                           : 3
 35-bit comparator lessequal                           : 2
 36-bit comparator lessequal                           : 2
 37-bit comparator lessequal                           : 2
 38-bit comparator lessequal                           : 2
 39-bit comparator lessequal                           : 2
 40-bit comparator lessequal                           : 2
 8-bit comparator greater                              : 2
# Multiplexers                                         : 4320
 1-bit 2-to-1 multiplexer                              : 4167
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
 15-bit 2-to-1 multiplexer                             : 11
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 3
 29-bit 2-to-1 multiplexer                             : 10
 29-bit 5-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 7
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 3
 5-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 106
 8-bit 22-to-1 multiplexer                             : 2
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 81-to-1 multiplexer                             : 1
 8-bit 9-to-1 multiplexer                              : 1
# FSMs                                                 : 6
# Xors                                                 : 6
 1-bit xor2                                            : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <errorOutput_3_0> in Unit <make_StateMachine> is equivalent to the following 16 FFs/Latches, which will be removed : <errorOutput_3_2> <errorOutput_3_3> <errorOutput_3_7> <errorOutput_2_1> <errorOutput_2_3> <errorOutput_2_4> <errorOutput_2_5> <errorOutput_2_7> <errorOutput_4_0> <errorOutput_4_2> <errorOutput_4_3> <errorOutput_4_7> <errorOutput_5_0> <errorOutput_5_2> <errorOutput_5_6> <errorOutput_5_7> 
INFO:Xst:2261 - The FF/Latch <errorOutput_1_0> in Unit <make_StateMachine> is equivalent to the following 6 FFs/Latches, which will be removed : <errorOutput_1_1> <errorOutput_1_2> <errorOutput_1_3> <errorOutput_1_4> <errorOutput_1_6> <errorOutput_1_7> 
INFO:Xst:2261 - The FF/Latch <errorOutput_3_1> in Unit <make_StateMachine> is equivalent to the following 14 FFs/Latches, which will be removed : <errorOutput_3_4> <errorOutput_3_5> <errorOutput_3_6> <errorOutput_2_0> <errorOutput_2_2> <errorOutput_2_6> <errorOutput_4_1> <errorOutput_4_4> <errorOutput_4_5> <errorOutput_4_6> <errorOutput_5_1> <errorOutput_5_3> <errorOutput_5_4> <errorOutput_5_5> 
INFO:Xst:2261 - The FF/Latch <outputIndex_8> in Unit <uartBuff> is equivalent to the following 23 FFs/Latches, which will be removed : <outputIndex_9> <outputIndex_10> <outputIndex_11> <outputIndex_12> <outputIndex_13> <outputIndex_14> <outputIndex_15> <outputIndex_16> <outputIndex_17> <outputIndex_18> <outputIndex_19> <outputIndex_20> <outputIndex_21> <outputIndex_22> <outputIndex_23> <outputIndex_24> <outputIndex_25> <outputIndex_26> <outputIndex_27> <outputIndex_28> <outputIndex_29> <outputIndex_30> <outputIndex_31> 
INFO:Xst:2261 - The FF/Latch <inputIndex_8> in Unit <uartBuff> is equivalent to the following 23 FFs/Latches, which will be removed : <inputIndex_9> <inputIndex_10> <inputIndex_11> <inputIndex_12> <inputIndex_13> <inputIndex_14> <inputIndex_15> <inputIndex_16> <inputIndex_17> <inputIndex_18> <inputIndex_19> <inputIndex_20> <inputIndex_21> <inputIndex_22> <inputIndex_23> <inputIndex_24> <inputIndex_25> <inputIndex_26> <inputIndex_27> <inputIndex_28> <inputIndex_29> <inputIndex_30> <inputIndex_31> 
WARNING:Xst:1426 - The value init of the FF/Latch NegB hinder the constant cleaning in the block make_StateMachine.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch errorOutput_1_5 hinder the constant cleaning in the block make_StateMachine.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch errorOutput_3_1 hinder the constant cleaning in the block make_StateMachine.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch NegA hinder the constant cleaning in the block make_StateMachine.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <str_5_7> has a constant value of 0 in block <outputStringSerialiser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <str_5_6> has a constant value of 0 in block <outputStringSerialiser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <str_5_2> has a constant value of 0 in block <outputStringSerialiser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <str_5_0> has a constant value of 0 in block <outputStringSerialiser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <str_4_7> has a constant value of 0 in block <outputStringSerialiser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <str_4_3> has a constant value of 0 in block <outputStringSerialiser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <str_4_2> has a constant value of 0 in block <outputStringSerialiser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <str_4_0> has a constant value of 0 in block <outputStringSerialiser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <str_3_7> has a constant value of 0 in block <outputStringSerialiser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <str_3_3> has a constant value of 0 in block <outputStringSerialiser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <str_3_2> has a constant value of 0 in block <outputStringSerialiser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <str_3_0> has a constant value of 0 in block <outputStringSerialiser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <str_2_7> has a constant value of 0 in block <outputStringSerialiser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <str_2_5> has a constant value of 0 in block <outputStringSerialiser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <str_2_4> has a constant value of 0 in block <outputStringSerialiser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <str_2_3> has a constant value of 0 in block <outputStringSerialiser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <str_2_1> has a constant value of 0 in block <outputStringSerialiser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <str_1_7> has a constant value of 0 in block <outputStringSerialiser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <str_1_6> has a constant value of 0 in block <outputStringSerialiser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <str_1_4> has a constant value of 0 in block <outputStringSerialiser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <str_1_3> has a constant value of 0 in block <outputStringSerialiser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <str_1_2> has a constant value of 0 in block <outputStringSerialiser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <str_1_1> has a constant value of 0 in block <outputStringSerialiser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <str_1_0> has a constant value of 0 in block <outputStringSerialiser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <outputIndex_8> has a constant value of 0 in block <uartBuff>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <inputIndex_8> has a constant value of 0 in block <uartBuff>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <errorOutput_1_0> has a constant value of 0 in block <make_StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <errorOutput_3_0> has a constant value of 0 in block <make_StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <countValue_4> has a constant value of 0 in block <rcvr>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <UART_baudRateGenerator>.
The following registers are absorbed into counter <clockCountx16>: 1 register on signal <clockCountx16>.
The following registers are absorbed into counter <clockCount>: 1 register on signal <clockCount>.
Unit <UART_baudRateGenerator> synthesized (advanced).

Synthesizing (advanced) Unit <UART_receiver>.
The following registers are absorbed into counter <counter.internalCountValue>: 1 register on signal <counter.internalCountValue>.
The following registers are absorbed into counter <rx_sm.bitsReceived>: 1 register on signal <rx_sm.bitsReceived>.
Unit <UART_receiver> synthesized (advanced).

Synthesizing (advanced) Unit <UART_transmitter>.
The following registers are absorbed into counter <tx_sm.bitToSend>: 1 register on signal <tx_sm.bitToSend>.
Unit <UART_transmitter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 3
 15x15-bit multiplier                                  : 1
 15x5-bit multiplier                                   : 2
# Adders/Subtractors                                   : 190
 15-bit adder                                          : 4
 15-bit adder carry in                                 : 32
 15-bit subtractor                                     : 5
 16-bit adder                                          : 1
 16-bit subtractor                                     : 2
 29-bit adder                                          : 59
 29-bit subtractor                                     : 3
 3-bit adder                                           : 1
 30-bit adder                                          : 1
 32-bit adder                                          : 3
 32-bit adder carry in                                 : 64
 32-bit subtractor                                     : 3
 5-bit adder                                           : 3
 8-bit adder                                           : 2
 8-bit adder carry in                                  : 4
 8-bit subtractor                                      : 3
# Counters                                             : 5
 10-bit up counter                                     : 1
 3-bit up counter                                      : 2
 5-bit down counter                                    : 1
 6-bit up counter                                      : 1
# Registers                                            : 1401
 Flip-Flops                                            : 1401
# Comparators                                          : 164
 15-bit comparator greater                             : 1
 15-bit comparator lessequal                           : 1
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 17-bit comparator greater                             : 1
 17-bit comparator lessequal                           : 1
 18-bit comparator greater                             : 1
 18-bit comparator lessequal                           : 1
 19-bit comparator greater                             : 1
 19-bit comparator lessequal                           : 1
 20-bit comparator greater                             : 1
 20-bit comparator lessequal                           : 1
 21-bit comparator greater                             : 1
 21-bit comparator lessequal                           : 1
 22-bit comparator greater                             : 1
 22-bit comparator lessequal                           : 1
 23-bit comparator greater                             : 1
 23-bit comparator lessequal                           : 1
 24-bit comparator greater                             : 1
 24-bit comparator lessequal                           : 1
 25-bit comparator greater                             : 1
 25-bit comparator lessequal                           : 1
 26-bit comparator greater                             : 1
 26-bit comparator lessequal                           : 1
 27-bit comparator greater                             : 1
 27-bit comparator lessequal                           : 1
 28-bit comparator greater                             : 1
 28-bit comparator lessequal                           : 1
 29-bit comparator greater                             : 27
 29-bit comparator lessequal                           : 26
 30-bit comparator greater                             : 2
 30-bit comparator lessequal                           : 2
 31-bit comparator greater                             : 1
 31-bit comparator lessequal                           : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 3
 32-bit comparator lessequal                           : 51
 33-bit comparator greater                             : 1
 33-bit comparator lessequal                           : 3
 34-bit comparator greater                             : 1
 34-bit comparator lessequal                           : 3
 35-bit comparator lessequal                           : 2
 36-bit comparator lessequal                           : 2
 37-bit comparator lessequal                           : 2
 38-bit comparator lessequal                           : 2
 39-bit comparator lessequal                           : 2
 40-bit comparator lessequal                           : 2
 8-bit comparator greater                              : 2
# Multiplexers                                         : 4331
 1-bit 2-to-1 multiplexer                              : 4167
 1-bit 22-to-1 multiplexer                             : 16
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
 15-bit 2-to-1 multiplexer                             : 11
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 3
 29-bit 2-to-1 multiplexer                             : 10
 29-bit 5-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 5
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 3
 5-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 106
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 81-to-1 multiplexer                             : 1
 8-bit 9-to-1 multiplexer                              : 1
# FSMs                                                 : 6
# Xors                                                 : 6
 1-bit xor2                                            : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <countValue_4> has a constant value of 0 in block <UART_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch NegB hinder the constant cleaning in the block StateMachine.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch NegA hinder the constant cleaning in the block StateMachine.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch errorOutput_1_5 hinder the constant cleaning in the block StateMachine.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch errorOutput_2_6 hinder the constant cleaning in the block StateMachine.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch errorOutput_2_2 hinder the constant cleaning in the block StateMachine.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch errorOutput_2_0 hinder the constant cleaning in the block StateMachine.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch errorOutput_3_6 hinder the constant cleaning in the block StateMachine.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch errorOutput_3_5 hinder the constant cleaning in the block StateMachine.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch errorOutput_3_4 hinder the constant cleaning in the block StateMachine.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch errorOutput_3_1 hinder the constant cleaning in the block StateMachine.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch errorOutput_4_6 hinder the constant cleaning in the block StateMachine.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch errorOutput_4_5 hinder the constant cleaning in the block StateMachine.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch errorOutput_4_4 hinder the constant cleaning in the block StateMachine.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch errorOutput_4_1 hinder the constant cleaning in the block StateMachine.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch errorOutput_5_5 hinder the constant cleaning in the block StateMachine.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch errorOutput_5_4 hinder the constant cleaning in the block StateMachine.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch errorOutput_5_3 hinder the constant cleaning in the block StateMachine.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch errorOutput_5_1 hinder the constant cleaning in the block StateMachine.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <errorOutput_5_7> has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <errorOutput_5_6> has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <errorOutput_5_2> has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <errorOutput_5_0> has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <errorOutput_4_7> has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <errorOutput_4_3> has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <errorOutput_4_2> has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <errorOutput_4_0> has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <errorOutput_2_7> has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <errorOutput_2_5> has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <errorOutput_2_4> has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <errorOutput_2_3> has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <errorOutput_2_1> has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <errorOutput_1_7> has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <errorOutput_1_6> has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <errorOutput_1_4> has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <errorOutput_1_3> has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <errorOutput_1_2> has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <errorOutput_1_1> has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <errorOutput_1_0> has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <errorOutput_3_7> has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <errorOutput_3_3> has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <errorOutput_3_2> has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <errorOutput_3_0> has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <outputIndex_8> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <outputIndex_9> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <outputIndex_10> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <outputIndex_11> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <outputIndex_12> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <outputIndex_13> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <outputIndex_14> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <outputIndex_15> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <outputIndex_16> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <outputIndex_17> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <outputIndex_18> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <outputIndex_19> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <outputIndex_20> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <outputIndex_21> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <outputIndex_22> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <outputIndex_23> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <outputIndex_24> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <outputIndex_25> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <outputIndex_26> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <outputIndex_27> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <outputIndex_28> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <outputIndex_29> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <outputIndex_30> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <outputIndex_31> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inputIndex_8> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inputIndex_9> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inputIndex_10> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inputIndex_11> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inputIndex_12> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inputIndex_13> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inputIndex_14> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inputIndex_15> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inputIndex_16> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inputIndex_17> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inputIndex_18> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inputIndex_19> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inputIndex_20> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inputIndex_21> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inputIndex_22> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inputIndex_23> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inputIndex_24> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inputIndex_25> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inputIndex_26> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inputIndex_27> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inputIndex_28> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inputIndex_29> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inputIndex_30> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inputIndex_31> has a constant value of 0 in block <UART_tx_buffer>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <errorOutput_3_1> in Unit <StateMachine> is equivalent to the following 14 FFs/Latches, which will be removed : <errorOutput_3_4> <errorOutput_3_5> <errorOutput_3_6> <errorOutput_2_0> <errorOutput_2_2> <errorOutput_2_6> <errorOutput_4_1> <errorOutput_4_4> <errorOutput_4_5> <errorOutput_4_6> <errorOutput_5_1> <errorOutput_5_3> <errorOutput_5_4> <errorOutput_5_5> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <make_UART/xmit/FSM_0> on signal <txState[1:2]> with gray encoding.
----------------------------
 State          | Encoding
----------------------------
 idle           | 00
 send_start_bit | 01
 send_data_bits | 11
 send_stop_bit  | 10
----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <make_UART/rcvr/FSM_1> on signal <rxState[1:2]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 idle          | 00
 rcv_start_bit | 01
 rcv_data_bits | 10
 rcv_stop_bit  | 11
---------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <make_StateMachine/FSM_2> on signal <State[1:4]> with user encoding.
------------------------
 State      | Encoding
------------------------
 rst        | 0000
 sendnl     | 0001
 negdiga    | 0010
 diga       | 0011
 digop      | 0100
 negdigb    | 0101
 digb       | 0110
 digeq      | 0111
 negate     | 1000
 calcresult | 1001
 sendresult | 1010
 waitresult | 1011
 error      | 1100
 waiterror  | 1101
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <uartBuff/FSM_5> on signal <State[1:2]> with user encoding.
--------------------------------
 State              | Encoding
--------------------------------
 idle               | 00
 waituarttxrequest  | 01
 waitnotuarttxready | 10
--------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <outputSerialiser/FSM_3> on signal <State[1:3]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 idle          | 000
 checkneg      | 001
 negate        | 010
 ascii         | 011
 storedigit    | 100
 retrievedigit | 101
 waitretrieve  | 110
 txdigit       | 111
---------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <outputStringSerialiser/FSM_4> on signal <State[1:2]> with user encoding.
--------------------
 State  | Encoding
--------------------
 idle   | 00
 txchar | 01
 txwait | 10
--------------------
WARNING:Xst:1426 - The value init of the FF/Latch countValue_0 hinder the constant cleaning in the block UART_receiver.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch countValue_1 hinder the constant cleaning in the block UART_receiver.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch countValue_2 hinder the constant cleaning in the block UART_receiver.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <errorOutput_13_7> (without init value) has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_17_5> (without init value) has a constant value of 1 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_17_7> (without init value) has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_15_4> (without init value) has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_15_5> (without init value) has a constant value of 1 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_15_7> (without init value) has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_16_3> (without init value) has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_16_4> (without init value) has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_16_5> (without init value) has a constant value of 1 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_16_7> (without init value) has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_18_5> (without init value) has a constant value of 1 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_18_7> (without init value) has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_19_4> (without init value) has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_19_5> (without init value) has a constant value of 1 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_19_7> (without init value) has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_22_0> (without init value) has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_22_1> (without init value) has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_22_3> (without init value) has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_22_4> (without init value) has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_22_5> (without init value) has a constant value of 1 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_22_6> (without init value) has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_22_7> (without init value) has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_20_5> (without init value) has a constant value of 1 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_20_7> (without init value) has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_21_3> (without init value) has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_21_5> (without init value) has a constant value of 1 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_21_7> (without init value) has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_6_0> (without init value) has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_6_4> (without init value) has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_6_5> (without init value) has a constant value of 1 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_6_7> (without init value) has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_7_2> (without init value) has a constant value of 1 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_7_5> (without init value) has a constant value of 1 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_7_6> (without init value) has a constant value of 1 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_7_7> (without init value) has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_8_5> (without init value) has a constant value of 1 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_8_6> (without init value) has a constant value of 1 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_8_7> (without init value) has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_11_4> (without init value) has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_11_5> (without init value) has a constant value of 1 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_11_7> (without init value) has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_9_5> (without init value) has a constant value of 1 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_9_7> (without init value) has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_10_1> (without init value) has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_10_2> (without init value) has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_10_3> (without init value) has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_10_4> (without init value) has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_10_5> (without init value) has a constant value of 1 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_10_7> (without init value) has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_14_1> (without init value) has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_14_5> (without init value) has a constant value of 1 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_14_7> (without init value) has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_12_5> (without init value) has a constant value of 1 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_12_7> (without init value) has a constant value of 0 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <errorOutput_13_5> (without init value) has a constant value of 1 in block <StateMachine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <digit_7> (without init value) has a constant value of 0 in block <Serialiser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stackInput_7> (without init value) has a constant value of 0 in block <Serialiser>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <countValue_0> in Unit <UART_receiver> is equivalent to the following 2 FFs/Latches, which will be removed : <countValue_1> <countValue_2> 
INFO:Xst:2261 - The FF/Latch <errorOutput_17_2> in Unit <StateMachine> is equivalent to the following 2 FFs/Latches, which will be removed : <errorOutput_16_1> <errorOutput_18_4> 
INFO:Xst:2261 - The FF/Latch <errorOutput_11_1> in Unit <StateMachine> is equivalent to the following FF/Latch, which will be removed : <errorOutput_12_4> 
INFO:Xst:2261 - The FF/Latch <errorOutput_11_2> in Unit <StateMachine> is equivalent to the following 2 FFs/Latches, which will be removed : <errorOutput_11_3> <errorOutput_17_3> 
INFO:Xst:2261 - The FF/Latch <errorOutput_6_1> in Unit <StateMachine> is equivalent to the following 13 FFs/Latches, which will be removed : <errorOutput_6_2> <errorOutput_6_3> <errorOutput_6_6> <errorOutput_8_4> <errorOutput_10_0> <errorOutput_10_6> <errorOutput_13_0> <errorOutput_13_4> <errorOutput_17_1> <errorOutput_17_4> <errorOutput_15_1> <errorOutput_16_0> <errorOutput_18_3> 
INFO:Xst:2261 - The FF/Latch <errorOutput_21_4> in Unit <StateMachine> is equivalent to the following FF/Latch, which will be removed : <errorOutput_21_6> 
INFO:Xst:2261 - The FF/Latch <errorOutput_20_0> in Unit <StateMachine> is equivalent to the following FF/Latch, which will be removed : <errorOutput_20_3> 
INFO:Xst:2261 - The FF/Latch <errorOutput_15_0> in Unit <StateMachine> is equivalent to the following FF/Latch, which will be removed : <errorOutput_15_3> 
INFO:Xst:2261 - The FF/Latch <errorOutput_19_0> in Unit <StateMachine> is equivalent to the following FF/Latch, which will be removed : <errorOutput_19_3> 
INFO:Xst:2261 - The FF/Latch <errorOutput_9_0> in Unit <StateMachine> is equivalent to the following FF/Latch, which will be removed : <errorOutput_9_3> 
INFO:Xst:2261 - The FF/Latch <errorOutput_9_2> in Unit <StateMachine> is equivalent to the following 2 FFs/Latches, which will be removed : <errorOutput_9_6> <errorOutput_14_4> 
INFO:Xst:2261 - The FF/Latch <errorOutput_14_3> in Unit <StateMachine> is equivalent to the following 4 FFs/Latches, which will be removed : <errorOutput_16_2> <errorOutput_18_0> <errorOutput_18_2> <errorOutput_19_6> 
INFO:Xst:2261 - The FF/Latch <errorOutput_8_0> in Unit <StateMachine> is equivalent to the following 2 FFs/Latches, which will be removed : <errorOutput_8_3> <errorOutput_11_6> 
INFO:Xst:2261 - The FF/Latch <errorOutput_13_1> in Unit <StateMachine> is equivalent to the following 3 FFs/Latches, which will be removed : <errorOutput_13_3> <errorOutput_17_0> <errorOutput_18_6> 
INFO:Xst:2261 - The FF/Latch <errorOutput_14_0> in Unit <StateMachine> is equivalent to the following 6 FFs/Latches, which will be removed : <errorOutput_14_6> <errorOutput_13_2> <errorOutput_13_6> <errorOutput_17_6> <errorOutput_16_6> <errorOutput_18_1> 
INFO:Xst:2261 - The FF/Latch <errorOutput_3_1> in Unit <StateMachine> is equivalent to the following FF/Latch, which will be removed : <errorOutput_1_5> 
INFO:Xst:2261 - The FF/Latch <errorOutput_12_1> in Unit <StateMachine> is equivalent to the following FF/Latch, which will be removed : <errorOutput_12_2> 
INFO:Xst:2261 - The FF/Latch <errorOutput_21_0> in Unit <StateMachine> is equivalent to the following FF/Latch, which will be removed : <errorOutput_21_1> 
INFO:Xst:2261 - The FF/Latch <digit_4> in Unit <Serialiser> is equivalent to the following FF/Latch, which will be removed : <digit_5> 
INFO:Xst:2261 - The FF/Latch <stackInput_4> in Unit <Serialiser> is equivalent to the following FF/Latch, which will be removed : <stackInput_5> 

Optimizing unit <lab2_design_top> ...

Optimizing unit <UART_transmitter> ...

Optimizing unit <UART_receiver> ...

Optimizing unit <StateMachine> ...
INFO:Xst:2261 - The FF/Latch <errorOutput_17_2> in Unit <StateMachine> is equivalent to the following FF/Latch, which will be removed : <errorOutput_15_0> 
INFO:Xst:2261 - The FF/Latch <errorOutput_7_4> in Unit <StateMachine> is equivalent to the following 3 FFs/Latches, which will be removed : <errorOutput_11_2> <errorOutput_9_0> <errorOutput_21_0> 
INFO:Xst:2261 - The FF/Latch <errorOutput_8_0> in Unit <StateMachine> is equivalent to the following FF/Latch, which will be removed : <errorOutput_9_2> 
INFO:Xst:2261 - The FF/Latch <errorOutput_7_1> in Unit <StateMachine> is equivalent to the following 3 FFs/Latches, which will be removed : <errorOutput_14_2> <errorOutput_15_6> <errorOutput_19_2> 
INFO:Xst:2261 - The FF/Latch <errorOutput_11_0> in Unit <StateMachine> is equivalent to the following FF/Latch, which will be removed : <errorOutput_13_1> 
INFO:Xst:2261 - The FF/Latch <errorOutput_17_2> in Unit <StateMachine> is equivalent to the following FF/Latch, which will be removed : <errorOutput_15_0> 
INFO:Xst:2261 - The FF/Latch <errorOutput_7_4> in Unit <StateMachine> is equivalent to the following 3 FFs/Latches, which will be removed : <errorOutput_11_2> <errorOutput_9_0> <errorOutput_21_0> 
INFO:Xst:2261 - The FF/Latch <errorOutput_8_0> in Unit <StateMachine> is equivalent to the following FF/Latch, which will be removed : <errorOutput_9_2> 
INFO:Xst:2261 - The FF/Latch <errorOutput_6_1> in Unit <StateMachine> is equivalent to the following FF/Latch, which will be removed : <errorOutput_12_1> 
INFO:Xst:2261 - The FF/Latch <errorOutput_7_1> in Unit <StateMachine> is equivalent to the following 3 FFs/Latches, which will be removed : <errorOutput_14_2> <errorOutput_15_6> <errorOutput_19_2> 
INFO:Xst:2261 - The FF/Latch <errorOutput_11_0> in Unit <StateMachine> is equivalent to the following FF/Latch, which will be removed : <errorOutput_13_1> 

Optimizing unit <UART_tx_buffer> ...

Optimizing unit <Serialiser> ...

Optimizing unit <charStack> ...

Optimizing unit <stringSerialiser> ...
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_5_7> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_6_0> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_6_4> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_6_5> (without init value) has a constant value of 1 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_6_7> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_7_2> (without init value) has a constant value of 1 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_7_5> (without init value) has a constant value of 1 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_7_6> (without init value) has a constant value of 1 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_7_7> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_8_5> (without init value) has a constant value of 1 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_8_6> (without init value) has a constant value of 1 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_8_7> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_9_5> (without init value) has a constant value of 1 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_9_7> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_10_1> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_10_2> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_10_3> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_10_4> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_10_5> (without init value) has a constant value of 1 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_10_7> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_11_4> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_11_5> (without init value) has a constant value of 1 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_1_0> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_1_1> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_1_2> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_1_3> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_1_4> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_1_6> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_1_7> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_2_1> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_2_3> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_2_4> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_2_5> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_2_7> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_3_0> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_3_2> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_3_3> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_3_7> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_4_0> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_4_2> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_4_3> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_4_7> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_5_0> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_5_2> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_5_6> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_20_7> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_21_3> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_21_5> (without init value) has a constant value of 1 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_21_7> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_22_0> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_22_1> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_22_3> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_22_4> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_22_5> (without init value) has a constant value of 1 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_22_6> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_22_7> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/parallelDataOut_7> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <outputSerialiser/stack/stack_2_7> has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <outputSerialiser/stack/stack_0_7> has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <outputSerialiser/stack/stack_1_7> has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <outputSerialiser/stack/stack_3_7> has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <outputSerialiser/stack/stack_4_7> has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <outputSerialiser/stack/stack_5_7> has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <outputSerialiser/stack/stack_6_7> has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <outputSerialiser/stack/stack_7_7> has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <outputSerialiser/stack/stack_8_7> has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputSerialiser/stack/output_7> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputSerialiser/parallelDataOut_7> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_11_7> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_12_5> (without init value) has a constant value of 1 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_12_7> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_13_5> (without init value) has a constant value of 1 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_13_7> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_14_1> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_14_5> (without init value) has a constant value of 1 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_14_7> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_15_4> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_15_5> (without init value) has a constant value of 1 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_15_7> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_16_3> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_16_4> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_16_5> (without init value) has a constant value of 1 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_16_7> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_17_5> (without init value) has a constant value of 1 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_17_7> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_18_5> (without init value) has a constant value of 1 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_18_7> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_19_4> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_19_5> (without init value) has a constant value of 1 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_19_7> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outputStringSerialiser/str_20_5> (without init value) has a constant value of 1 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <outputSerialiser/stack/full> of sequential type is unconnected in block <lab2_design_top>.
WARNING:Xst:1293 - FF/Latch <outputSerialiser/stack/stackIndex_15> has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <outputSerialiser/stack/stackIndex_14> has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <outputSerialiser/stack/stackIndex_13> has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <outputSerialiser/stack/stackIndex_12> has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <outputSerialiser/stack/stackIndex_11> has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <outputSerialiser/stack/stackIndex_10> has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <outputSerialiser/stack/stackIndex_9> has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <outputSerialiser/stack/stackIndex_8> has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <outputSerialiser/stack/stackIndex_7> has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <outputSerialiser/stack/stackIndex_6> has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <outputSerialiser/stack/stackIndex_5> has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <outputSerialiser/stack/stackIndex_4> has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <outputSerialiser/stack/stack_8_6> has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <outputSerialiser/stack/stack_8_5> has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <outputSerialiser/stack/stack_8_4> has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <outputSerialiser/stack/stack_8_3> has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <outputSerialiser/stack/stack_8_2> has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <outputSerialiser/stack/stack_8_1> has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <outputSerialiser/stack/stack_8_0> has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <make_UART/rateGen/clockCountx16_5> has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <make_StateMachine/errorOutput_20_1> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <outputSerialiser/stack/stackIndex_31> has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <outputSerialiser/stack/stackIndex_30> has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <outputSerialiser/stack/stackIndex_29> has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <outputSerialiser/stack/stackIndex_28> has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <outputSerialiser/stack/stackIndex_27> has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <outputSerialiser/stack/stackIndex_26> has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <outputSerialiser/stack/stackIndex_25> has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <outputSerialiser/stack/stackIndex_24> has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <outputSerialiser/stack/stackIndex_23> has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <outputSerialiser/stack/stackIndex_22> has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <outputSerialiser/stack/stackIndex_21> has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <outputSerialiser/stack/stackIndex_20> has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <outputSerialiser/stack/stackIndex_19> has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <outputSerialiser/stack/stackIndex_18> has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <outputSerialiser/stack/stackIndex_17> has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <outputSerialiser/stack/stackIndex_16> has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <uartBuff/inputIndex_7> has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <uartBuff/outputIndex_7> has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <outputStringSerialiser/str_20_1> (without init value) has a constant value of 0 in block <lab2_design_top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <outputSerialiser/stack/stack_0_5> in Unit <lab2_design_top> is equivalent to the following FF/Latch, which will be removed : <outputSerialiser/stack/stack_0_4> 
INFO:Xst:2261 - The FF/Latch <outputStringSerialiser/str_14_4> in Unit <lab2_design_top> is equivalent to the following 5 FFs/Latches, which will be removed : <outputStringSerialiser/str_11_6> <outputStringSerialiser/str_9_6> <outputStringSerialiser/str_9_2> <outputStringSerialiser/str_8_3> <outputStringSerialiser/str_8_0> 
INFO:Xst:2261 - The FF/Latch <outputSerialiser/stack/stack_1_5> in Unit <lab2_design_top> is equivalent to the following FF/Latch, which will be removed : <outputSerialiser/stack/stack_1_4> 
INFO:Xst:2261 - The FF/Latch <outputStringSerialiser/str_20_3> in Unit <lab2_design_top> is equivalent to the following FF/Latch, which will be removed : <outputStringSerialiser/str_20_0> 
INFO:Xst:2261 - The FF/Latch <outputStringSerialiser/str_20_6> in Unit <lab2_design_top> is equivalent to the following 5 FFs/Latches, which will be removed : <outputStringSerialiser/str_19_6> <outputStringSerialiser/str_18_2> <outputStringSerialiser/str_18_0> <outputStringSerialiser/str_16_2> <outputStringSerialiser/str_14_3> 
INFO:Xst:2261 - The FF/Latch <outputSerialiser/stack/stack_2_5> in Unit <lab2_design_top> is equivalent to the following FF/Latch, which will be removed : <outputSerialiser/stack/stack_2_4> 
INFO:Xst:2261 - The FF/Latch <outputStringSerialiser/str_21_2> in Unit <lab2_design_top> is equivalent to the following FF/Latch, which will be removed : <outputStringSerialiser/str_19_1> 
INFO:Xst:2261 - The FF/Latch <outputStringSerialiser/str_21_6> in Unit <lab2_design_top> is equivalent to the following 9 FFs/Latches, which will be removed : <outputStringSerialiser/str_21_4> <outputStringSerialiser/str_21_1> <outputStringSerialiser/str_21_0> <outputStringSerialiser/str_17_3> <outputStringSerialiser/str_11_3> <outputStringSerialiser/str_11_2> <outputStringSerialiser/str_9_3> <outputStringSerialiser/str_9_0> <outputStringSerialiser/str_7_4> 
INFO:Xst:2261 - The FF/Latch <outputStringSerialiser/str_5_5> in Unit <lab2_design_top> is equivalent to the following 15 FFs/Latches, which will be removed : <outputStringSerialiser/str_5_4> <outputStringSerialiser/str_5_3> <outputStringSerialiser/str_5_1> <outputStringSerialiser/str_4_6> <outputStringSerialiser/str_4_5> <outputStringSerialiser/str_4_4> <outputStringSerialiser/str_4_1> <outputStringSerialiser/str_3_6> <outputStringSerialiser/str_3_5> <outputStringSerialiser/str_3_4> <outputStringSerialiser/str_3_1> <outputStringSerialiser/str_2_6> <outputStringSerialiser/str_2_2> <outputStringSerialiser/str_2_0> <outputStringSerialiser/str_1_5> 
INFO:Xst:2261 - The FF/Latch <make_StateMachine/errorOutput_12_1> in Unit <lab2_design_top> is equivalent to the following FF/Latch, which will be removed : <make_StateMachine/errorOutput_6_1> 
INFO:Xst:2261 - The FF/Latch <outputSerialiser/stack/stack_3_5> in Unit <lab2_design_top> is equivalent to the following FF/Latch, which will be removed : <outputSerialiser/stack/stack_3_4> 
INFO:Xst:2261 - The FF/Latch <outputStringSerialiser/str_18_1> in Unit <lab2_design_top> is equivalent to the following 6 FFs/Latches, which will be removed : <outputStringSerialiser/str_17_6> <outputStringSerialiser/str_16_6> <outputStringSerialiser/str_14_6> <outputStringSerialiser/str_14_0> <outputStringSerialiser/str_13_6> <outputStringSerialiser/str_13_2> 
INFO:Xst:2261 - The FF/Latch <outputSerialiser/stack/stack_4_5> in Unit <lab2_design_top> is equivalent to the following FF/Latch, which will be removed : <outputSerialiser/stack/stack_4_4> 
INFO:Xst:2261 - The FF/Latch <outputStringSerialiser/str_18_3> in Unit <lab2_design_top> is equivalent to the following 15 FFs/Latches, which will be removed : <outputStringSerialiser/str_17_4> <outputStringSerialiser/str_17_1> <outputStringSerialiser/str_16_0> <outputStringSerialiser/str_15_1> <outputStringSerialiser/str_13_4> <outputStringSerialiser/str_13_0> <outputStringSerialiser/str_12_2> <outputStringSerialiser/str_12_1> <outputStringSerialiser/str_10_6> <outputStringSerialiser/str_10_0> <outputStringSerialiser/str_8_4> <outputStringSerialiser/str_6_6> <outputStringSerialiser/str_6_3> <outputStringSerialiser/str_6_2> <outputStringSerialiser/str_6_1> 
INFO:Xst:2261 - The FF/Latch <outputStringSerialiser/str_18_4> in Unit <lab2_design_top> is equivalent to the following 4 FFs/Latches, which will be removed : <outputStringSerialiser/str_17_2> <outputStringSerialiser/str_16_1> <outputStringSerialiser/str_15_3> <outputStringSerialiser/str_15_0> 
INFO:Xst:2261 - The FF/Latch <outputStringSerialiser/str_18_6> in Unit <lab2_design_top> is equivalent to the following 4 FFs/Latches, which will be removed : <outputStringSerialiser/str_17_0> <outputStringSerialiser/str_13_3> <outputStringSerialiser/str_13_1> <outputStringSerialiser/str_11_0> 
INFO:Xst:2261 - The FF/Latch <outputSerialiser/stack/stack_5_5> in Unit <lab2_design_top> is equivalent to the following FF/Latch, which will be removed : <outputSerialiser/stack/stack_5_4> 
INFO:Xst:2261 - The FF/Latch <outputStringSerialiser/str_19_2> in Unit <lab2_design_top> is equivalent to the following 3 FFs/Latches, which will be removed : <outputStringSerialiser/str_15_6> <outputStringSerialiser/str_14_2> <outputStringSerialiser/str_7_1> 
INFO:Xst:2261 - The FF/Latch <outputStringSerialiser/str_19_3> in Unit <lab2_design_top> is equivalent to the following FF/Latch, which will be removed : <outputStringSerialiser/str_19_0> 
INFO:Xst:2261 - The FF/Latch <outputStringSerialiser/str_12_4> in Unit <lab2_design_top> is equivalent to the following FF/Latch, which will be removed : <outputStringSerialiser/str_11_1> 
INFO:Xst:2261 - The FF/Latch <make_StateMachine/errorOutput_20_6> in Unit <lab2_design_top> is equivalent to the following FF/Latch, which will be removed : <make_StateMachine/errorOutput_14_3> 
INFO:Xst:2261 - The FF/Latch <make_UART/rateGen/clockCount_0> in Unit <lab2_design_top> is equivalent to the following FF/Latch, which will be removed : <make_UART/rateGen/clockCountx16_0> 
INFO:Xst:2261 - The FF/Latch <outputSerialiser/stack/stack_6_5> in Unit <lab2_design_top> is equivalent to the following FF/Latch, which will be removed : <outputSerialiser/stack/stack_6_4> 
INFO:Xst:2261 - The FF/Latch <make_UART/rateGen/clockCount_1> in Unit <lab2_design_top> is equivalent to the following FF/Latch, which will be removed : <make_UART/rateGen/clockCountx16_1> 
INFO:Xst:2261 - The FF/Latch <make_UART/rateGen/clockCount_2> in Unit <lab2_design_top> is equivalent to the following FF/Latch, which will be removed : <make_UART/rateGen/clockCountx16_2> 
INFO:Xst:2261 - The FF/Latch <make_StateMachine/errorOutput_21_2> in Unit <lab2_design_top> is equivalent to the following FF/Latch, which will be removed : <make_StateMachine/errorOutput_19_1> 
INFO:Xst:2261 - The FF/Latch <make_StateMachine/errorOutput_21_4> in Unit <lab2_design_top> is equivalent to the following FF/Latch, which will be removed : <make_StateMachine/errorOutput_7_4> 
INFO:Xst:2261 - The FF/Latch <outputSerialiser/stack/output_5> in Unit <lab2_design_top> is equivalent to the following FF/Latch, which will be removed : <outputSerialiser/stack/output_4> 
INFO:Xst:2261 - The FF/Latch <outputSerialiser/stack/stack_7_5> in Unit <lab2_design_top> is equivalent to the following FF/Latch, which will be removed : <outputSerialiser/stack/stack_7_4> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab2_design_top, actual ratio is 81.
FlipFlop outputSerialiser/number_1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1026
 Flip-Flops                                            : 1026

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : lab2_design_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 6858
#      GND                         : 1
#      INV                         : 208
#      LUT1                        : 22
#      LUT2                        : 169
#      LUT3                        : 641
#      LUT4                        : 355
#      LUT5                        : 1307
#      LUT6                        : 1432
#      MUXCY                       : 1433
#      MUXF7                       : 43
#      VCC                         : 1
#      XORCY                       : 1246
# FlipFlops/Latches                : 1026
#      FD                          : 3
#      FDC                         : 12
#      FDCE                        : 767
#      FDE                         : 214
#      FDPE                        : 1
#      FDR                         : 18
#      FDRE                        : 10
#      FDSE                        : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 3
#      IBUF                        : 2
#      OBUF                        : 1
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:            1026  out of  11440     8%  
 Number of Slice LUTs:                 4134  out of   5720    72%  
    Number used as Logic:              4134  out of   5720    72%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4858
   Number with an unused Flip Flop:    3832  out of   4858    78%  
   Number with an unused LUT:           724  out of   4858    14%  
   Number of fully used LUT-FF pairs:   302  out of   4858     6%  
   Number of unique control sets:       142

IO Utilization: 
 Number of IOs:                           4
 Number of bonded IOBs:                   4  out of    200     2%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  
 Number of DSP48A1s:                      1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
make_ClockDivider/internalClk      | BUFG                   | 1025  |
clock_pin                          | BUFGP                  | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 82.181ns (Maximum Frequency: 12.168MHz)
   Minimum input arrival time before clock: 6.808ns
   Maximum output required time after clock: 4.118ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'make_ClockDivider/internalClk'
  Clock period: 82.181ns (frequency: 12.168MHz)
  Total number of paths / destination ports: 83702475899229131000000000000000000 / 2164
-------------------------------------------------------------------------
Delay:               82.181ns (Levels of Logic = 149)
  Source:            outputSerialiser/number_26 (FF)
  Destination:       outputSerialiser/number_1 (FF)
  Source Clock:      make_ClockDivider/internalClk rising
  Destination Clock: make_ClockDivider/internalClk rising

  Data Path: outputSerialiser/number_26 to outputSerialiser/number_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            17   0.525   1.208  outputSerialiser/number_26 (outputSerialiser/number_26)
     INV:I->O              1   0.255   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_lut<3>_INV_0 (outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_lut<3>)
     MUXCY:S->O            1   0.215   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<3> (outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<4> (outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<5> (outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<6> (outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<7> (outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<8> (outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<9> (outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<10> (outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<11> (outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<12> (outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<13> (outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<14> (outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<15> (outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<16> (outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<17> (outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<18> (outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<19> (outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<20> (outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<21> (outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<22> (outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<23> (outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<24> (outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<25> (outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<26> (outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<26>)
     MUXCY:CI->O           0   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<27> (outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_cy<27>)
     XORCY:CI->O          11   0.206   1.469  outputSerialiser/number[1]_GND_18_o_div_11/Msub_a[28]_unary_minus_1_OUT_xor<28> (outputSerialiser/number[1]_GND_18_o_div_11/a[28]_unary_minus_1_OUT<28>)
     LUT5:I0->O            1   0.254   0.000  outputSerialiser/number[1]_GND_18_o_div_11/BUS_0007_INV_2906_o1_G (N1395)
     MUXF7:I1->O          11   0.175   1.039  outputSerialiser/number[1]_GND_18_o_div_11/BUS_0007_INV_2906_o1 (outputSerialiser/number[1]_GND_18_o_div_11/BUS_0007_INV_2906_o)
     LUT6:I5->O            9   0.254   0.976  outputSerialiser/number[1]_GND_18_o_div_11/BUS_0008_INV_2905_o_SW0 (N50)
     LUT4:I3->O            8   0.254   0.944  outputSerialiser/number[1]_GND_18_o_div_11/Mmux_a[28]_a[28]_MUX_2570_o11 (outputSerialiser/number[1]_GND_18_o_div_11/a[28]_a[28]_MUX_2571_o)
     LUT6:I5->O           16   0.254   1.182  outputSerialiser/number[1]_GND_18_o_div_11/BUS_0009_INV_2904_o (outputSerialiser/number[1]_GND_18_o_div_11/BUS_0009_INV_2904_o1)
     LUT6:I5->O           10   0.254   1.116  outputSerialiser/number[1]_GND_18_o_div_11/Mmux_a[28]_a[28]_MUX_2599_o151 (outputSerialiser/number[1]_GND_18_o_div_11/Madd_a[28]_GND_24_o_add_23_OUT_lut<23>)
     LUT6:I4->O            1   0.250   0.682  outputSerialiser/number[1]_GND_18_o_div_11/Mmux_a[28]_a[28]_MUX_2628_o171_SW0 (N308)
     LUT6:I5->O           11   0.254   1.039  outputSerialiser/number[1]_GND_18_o_div_11/Mmux_a[28]_a[28]_MUX_2628_o171 (outputSerialiser/number[1]_GND_18_o_div_11/Mmux_a[28]_a[28]_MUX_2628_o17)
     LUT4:I3->O            6   0.254   0.876  outputSerialiser/number[1]_GND_18_o_div_11/BUS_0011_INV_2902_o12 (outputSerialiser/number[1]_GND_18_o_div_11/BUS_0011_INV_2902_o11)
     LUT4:I3->O           11   0.254   1.039  outputSerialiser/number[1]_GND_18_o_div_11/BUS_0011_INV_2902_o13 (outputSerialiser/number[1]_GND_18_o_div_11/BUS_0011_INV_2902_o)
     LUT6:I5->O           16   0.254   1.182  outputSerialiser/number[1]_GND_18_o_div_11/Mmux_a[28]_a[28]_MUX_2657_o131 (outputSerialiser/number[1]_GND_18_o_div_11/a[28]_a[28]_MUX_2660_o)
     LUT6:I5->O            1   0.254   0.682  outputSerialiser/number[1]_GND_18_o_div_11/Mmux_a[28]_a[28]_MUX_2686_o13_SW1 (N606)
     LUT6:I5->O           12   0.254   1.069  outputSerialiser/number[1]_GND_18_o_div_11/Mmux_a[28]_a[28]_MUX_2686_o13 (outputSerialiser/number[1]_GND_18_o_div_11/a[28]_a[28]_MUX_2686_o)
     LUT6:I5->O           16   0.254   1.182  outputSerialiser/number[1]_GND_18_o_div_11/BUS_0013_INV_2900_o1 (outputSerialiser/number[1]_GND_18_o_div_11/BUS_0013_INV_2900_o)
     LUT4:I3->O            7   0.254   1.186  outputSerialiser/number[1]_GND_18_o_div_11/Mmux_a[28]_a[28]_MUX_2715_o131 (outputSerialiser/number[1]_GND_18_o_div_11/a[28]_a[28]_MUX_2718_o)
     LUT6:I2->O           19   0.254   1.261  outputSerialiser/number[1]_GND_18_o_div_11/BUS_0014_INV_2899_o12 (outputSerialiser/number[1]_GND_18_o_div_11/BUS_0014_INV_2899_o11)
     LUT4:I3->O           21   0.254   1.310  outputSerialiser/number[1]_GND_18_o_div_11/BUS_0014_INV_2899_o13 (outputSerialiser/number[1]_GND_18_o_div_11/BUS_0014_INV_2899_o)
     LUT6:I5->O            4   0.254   0.804  outputSerialiser/number[1]_GND_18_o_div_11/Mmux_a[28]_a[28]_MUX_2773_o1121_SW0 (N242)
     LUT6:I5->O            6   0.254   0.984  outputSerialiser/number[1]_GND_18_o_div_11/Mmux_a[28]_a[28]_MUX_2773_o1121 (outputSerialiser/number[1]_GND_18_o_div_11/a[28]_a[28]_MUX_2785_o)
     LUT6:I4->O            3   0.250   0.874  outputSerialiser/number[1]_GND_18_o_div_11/BUS_0016_INV_2897_o21_2 (outputSerialiser/number[1]_GND_18_o_div_11/BUS_0016_INV_2897_o212)
     LUT6:I4->O            8   0.250   1.374  outputSerialiser/number[1]_GND_18_o_div_11/Mmux_a[28]_a[28]_MUX_2802_o191 (outputSerialiser/number[1]_GND_18_o_div_11/a[28]_a[28]_MUX_2811_o)
     LUT6:I1->O           19   0.254   1.261  outputSerialiser/number[1]_GND_18_o_div_11/BUS_0017_INV_2896_o21 (outputSerialiser/number[1]_GND_18_o_div_11/BUS_0017_INV_2896_o2)
     LUT6:I5->O           20   0.254   1.562  outputSerialiser/number[1]_GND_18_o_div_11/Mmux_a[28]_a[28]_MUX_2831_o131 (outputSerialiser/number[1]_GND_18_o_div_11/a[28]_a[28]_MUX_2834_o)
     LUT5:I1->O            3   0.254   0.766  outputSerialiser/number[1]_GND_18_o_div_11/Mmux_a[28]_a[28]_MUX_2860_o141_SW2 (N1026)
     LUT6:I5->O           10   0.254   1.008  outputSerialiser/number[1]_GND_18_o_div_11/Mmux_a[28]_a[28]_MUX_2860_o141 (outputSerialiser/number[1]_GND_18_o_div_11/a[28]_a[28]_MUX_2864_o)
     LUT6:I5->O            5   0.254   0.841  outputSerialiser/number[1]_GND_18_o_div_11/BUS_0019_INV_2894_o23_1 (outputSerialiser/number[1]_GND_18_o_div_11/BUS_0019_INV_2894_o23)
     LUT5:I4->O            7   0.254   1.340  outputSerialiser/number[1]_GND_18_o_div_11/Mmux_a[28]_a[28]_MUX_2889_o1161 (outputSerialiser/number[1]_GND_18_o_div_11/a[28]_a[28]_MUX_2905_o)
     LUT6:I1->O            1   0.254   0.790  outputSerialiser/number[1]_GND_18_o_div_11/BUS_0020_INV_2893_o21_1 (outputSerialiser/number[1]_GND_18_o_div_11/BUS_0020_INV_2893_o211)
     LUT6:I4->O            1   0.250   0.682  outputSerialiser/number[1]_GND_18_o_div_11/BUS_0020_INV_2893_o24_1 (outputSerialiser/number[1]_GND_18_o_div_11/BUS_0020_INV_2893_o241)
     LUT6:I5->O            3   0.254   0.766  outputSerialiser/number[1]_GND_18_o_div_11/BUS_0021_INV_2892_o24_SW0 (N1024)
     LUT6:I5->O           11   0.254   1.039  outputSerialiser/number[1]_GND_18_o_div_11/BUS_0021_INV_2892_o24_1 (outputSerialiser/number[1]_GND_18_o_div_11/BUS_0021_INV_2892_o24)
     LUT6:I5->O            6   0.254   1.331  outputSerialiser/number[1]_GND_18_o_div_11/Mmux_a[28]_a[28]_MUX_2947_o171 (outputSerialiser/number[1]_GND_18_o_div_11/a[28]_a[28]_MUX_2954_o)
     LUT6:I0->O            1   0.254   0.790  outputSerialiser/number[1]_GND_18_o_div_11/BUS_0022_INV_2891_o33_1 (outputSerialiser/number[1]_GND_18_o_div_11/BUS_0022_INV_2891_o33)
     LUT5:I3->O           10   0.250   1.008  outputSerialiser/number[1]_GND_18_o_div_11/BUS_0022_INV_2891_o34_1 (outputSerialiser/number[1]_GND_18_o_div_11/BUS_0022_INV_2891_o341)
     LUT3:I2->O            3   0.254   1.196  outputSerialiser/number[1]_GND_18_o_div_11/Mmux_a[28]_a[28]_MUX_2976_o1151 (outputSerialiser/number[1]_GND_18_o_div_11/a[28]_a[28]_MUX_2991_o)
     LUT5:I0->O            1   0.254   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0023_INV_2890_o_lut<1> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0023_INV_2890_o_lut<1>)
     MUXCY:S->O            1   0.215   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0023_INV_2890_o_cy<1> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0023_INV_2890_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0023_INV_2890_o_cy<2> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0023_INV_2890_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0023_INV_2890_o_cy<3> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0023_INV_2890_o_cy<3>)
     MUXCY:CI->O          68   0.235   1.961  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0023_INV_2890_o_cy<4> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0023_INV_2890_o_cy<4>)
     LUT5:I4->O            6   0.254   1.306  outputSerialiser/number[1]_GND_18_o_div_11/a[28]_a[28]_MUX_3025_o1 (outputSerialiser/number[1]_GND_18_o_div_11/a[28]_a[28]_MUX_3054_o_bdd0)
     LUT5:I0->O            1   0.254   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0024_INV_2889_o_lut<0> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0024_INV_2889_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0024_INV_2889_o_cy<0> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0024_INV_2889_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0024_INV_2889_o_cy<1> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0024_INV_2889_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0024_INV_2889_o_cy<2> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0024_INV_2889_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0024_INV_2889_o_cy<3> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0024_INV_2889_o_cy<3>)
     MUXCY:CI->O          88   0.235   2.116  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0024_INV_2889_o_cy<4> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0024_INV_2889_o_cy<4>)
     LUT5:I4->O            6   0.254   1.306  outputSerialiser/number[1]_GND_18_o_div_11/a[28]_a[28]_MUX_3055_o1 (outputSerialiser/number[1]_GND_18_o_div_11/a[28]_a[28]_MUX_3084_o_bdd0)
     LUT5:I0->O            1   0.254   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0025_INV_2888_o_lut<0> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0025_INV_2888_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0025_INV_2888_o_cy<0> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0025_INV_2888_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0025_INV_2888_o_cy<1> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0025_INV_2888_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0025_INV_2888_o_cy<2> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0025_INV_2888_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0025_INV_2888_o_cy<3> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0025_INV_2888_o_cy<3>)
     MUXCY:CI->O          70   0.235   1.976  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0025_INV_2888_o_cy<4> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0025_INV_2888_o_cy<4>)
     LUT5:I4->O            6   0.254   1.306  outputSerialiser/number[1]_GND_18_o_div_11/a[28]_a[28]_MUX_3085_o1 (outputSerialiser/number[1]_GND_18_o_div_11/a[28]_a[28]_MUX_3114_o_bdd0)
     LUT5:I0->O            1   0.254   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0026_INV_2887_o_lut<0> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0026_INV_2887_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0026_INV_2887_o_cy<0> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0026_INV_2887_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0026_INV_2887_o_cy<1> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0026_INV_2887_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0026_INV_2887_o_cy<2> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0026_INV_2887_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0026_INV_2887_o_cy<3> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0026_INV_2887_o_cy<3>)
     MUXCY:CI->O          95   0.235   2.170  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0026_INV_2887_o_cy<4> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0026_INV_2887_o_cy<4>)
     LUT5:I4->O            6   0.254   1.306  outputSerialiser/number[1]_GND_18_o_div_11/a[28]_a[28]_MUX_3115_o1 (outputSerialiser/number[1]_GND_18_o_div_11/n2079<5>_bdd4)
     LUT5:I0->O            1   0.254   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0027_INV_2886_o_lut<0> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0027_INV_2886_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0027_INV_2886_o_cy<0> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0027_INV_2886_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0027_INV_2886_o_cy<1> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0027_INV_2886_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0027_INV_2886_o_cy<2> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0027_INV_2886_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0027_INV_2886_o_cy<3> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0027_INV_2886_o_cy<3>)
     MUXCY:CI->O         103   0.235   2.218  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0027_INV_2886_o_cy<4> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0027_INV_2886_o_cy<4>)
     LUT5:I4->O            3   0.254   1.196  outputSerialiser/number[1]_GND_18_o_div_11/n2193<4>1 (outputSerialiser/number[1]_GND_18_o_div_11/n2193<4>)
     LUT5:I0->O            1   0.254   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0028_INV_2885_o_lut<0> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0028_INV_2885_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0028_INV_2885_o_cy<0> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0028_INV_2885_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0028_INV_2885_o_cy<1> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0028_INV_2885_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0028_INV_2885_o_cy<2> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0028_INV_2885_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0028_INV_2885_o_cy<3> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0028_INV_2885_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0028_INV_2885_o_cy<4> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0028_INV_2885_o_cy<4>)
     MUXCY:CI->O          80   0.235   2.054  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0028_INV_2885_o_cy<5> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0028_INV_2885_o_cy<5>)
     LUT5:I4->O            2   0.254   1.156  outputSerialiser/number[1]_GND_18_o_div_11/n2197<3>1 (outputSerialiser/number[1]_GND_18_o_div_11/n2197<3>)
     LUT5:I0->O            1   0.254   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0029_INV_2884_o_lut<0> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0029_INV_2884_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0029_INV_2884_o_cy<0> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0029_INV_2884_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0029_INV_2884_o_cy<1> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0029_INV_2884_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0029_INV_2884_o_cy<2> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0029_INV_2884_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0029_INV_2884_o_cy<3> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0029_INV_2884_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0029_INV_2884_o_cy<4> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0029_INV_2884_o_cy<4>)
     MUXCY:CI->O          29   0.235   1.470  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0029_INV_2884_o_cy<5> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0029_INV_2884_o_cy<5>)
     LUT5:I4->O            2   0.254   1.156  outputSerialiser/number[1]_GND_18_o_div_11/n2079<2>1 (outputSerialiser/number[1]_GND_18_o_div_11/n2079<2>)
     LUT5:I0->O            1   0.254   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0030_INV_2883_o_lut<0> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0030_INV_2883_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0030_INV_2883_o_cy<0> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0030_INV_2883_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0030_INV_2883_o_cy<1> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0030_INV_2883_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0030_INV_2883_o_cy<2> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0030_INV_2883_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0030_INV_2883_o_cy<3> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0030_INV_2883_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0030_INV_2883_o_cy<4> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0030_INV_2883_o_cy<4>)
     MUXCY:CI->O           2   0.235   0.726  outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0030_INV_2883_o_cy<5> (outputSerialiser/number[1]_GND_18_o_div_11/Mcompar_BUS_0030_INV_2883_o_cy<5>)
     LUT1:I0->O            1   0.254   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<0>_rt (outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<0>_rt)
     MUXCY:S->O            1   0.215   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<0> (outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<1> (outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<2> (outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<3> (outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<4> (outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<5> (outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<6> (outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<7> (outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<8> (outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<9> (outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<10> (outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<11> (outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<12> (outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<13> (outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<14> (outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<15> (outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<16> (outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<17> (outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<18> (outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<19> (outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<20> (outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<21> (outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<22> (outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<23> (outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<24> (outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<25> (outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<25>)
     MUXCY:CI->O           0   0.023   0.000  outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<26> (outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_cy<26>)
     XORCY:CI->O           2   0.206   0.726  outputSerialiser/number[1]_GND_18_o_div_11/Madd_GND_24_o_BUS_0001_add_64_OUT[29:0]_xor<27> (outputSerialiser/number[1]_GND_18_o_div_11/GND_24_o_BUS_0001_add_64_OUT[29:0]<27>)
     LUT6:I5->O            1   0.254   0.000  outputSerialiser/State[2]_number[1]_wide_mux_15_OUT<27>1 (outputSerialiser/State[2]_number[1]_wide_mux_15_OUT<27>)
     FDCE:D                    0.074          outputSerialiser/number_2
    ----------------------------------------
    Total                     82.181ns (20.174ns logic, 62.007ns route)
                                       (24.5% logic, 75.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_pin'
  Clock period: 2.260ns (frequency: 442.478MHz)
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               2.260ns (Levels of Logic = 1)
  Source:            make_ClockDivider/counter (FF)
  Destination:       make_ClockDivider/counter (FF)
  Source Clock:      clock_pin rising
  Destination Clock: clock_pin rising

  Data Path: make_ClockDivider/counter to make_ClockDivider/counter
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  make_ClockDivider/counter (make_ClockDivider/counter)
     INV:I->O              1   0.255   0.681  make_ClockDivider/counter_INV_4_o1_INV_0 (make_ClockDivider/counter_INV_4_o)
     FD:D                      0.074          make_ClockDivider/counter
    ----------------------------------------
    Total                      2.260ns (0.854ns logic, 1.406ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'make_ClockDivider/internalClk'
  Total number of paths / destination ports: 895 / 871
-------------------------------------------------------------------------
Offset:              6.808ns (Levels of Logic = 3)
  Source:            reset_pin (PAD)
  Destination:       make_StateMachine/muxSel_1 (FF)
  Destination Clock: make_ClockDivider/internalClk rising

  Data Path: reset_pin to make_StateMachine/muxSel_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           707   1.328   2.969  reset_pin_IBUF (reset_pin_IBUF)
     LUT6:I0->O            9   0.254   0.976  make_StateMachine/_n1477_inv1 (make_StateMachine/_n1477_inv)
     LUT6:I5->O            2   0.254   0.725  make_StateMachine/_n1206_inv (make_StateMachine/_n1206_inv)
     FDE:CE                    0.302          make_StateMachine/muxSel_0
    ----------------------------------------
    Total                      6.808ns (2.138ns logic, 4.670ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'make_ClockDivider/internalClk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            make_UART/xmit/serialDataOut (FF)
  Destination:       serialDataOut_pin (PAD)
  Source Clock:      make_ClockDivider/internalClk rising

  Data Path: make_UART/xmit/serialDataOut to serialDataOut_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             1   0.525   0.681  make_UART/xmit/serialDataOut (make_UART/xmit/serialDataOut)
     OBUF:I->O                 2.912          serialDataOut_pin_OBUF (serialDataOut_pin)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock_pin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_pin      |    2.260|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock make_ClockDivider/internalClk
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
make_ClockDivider/internalClk|   82.181|         |         |         |
-----------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 43.00 secs
Total CPU time to Xst completion: 42.65 secs
 
--> 

Total memory usage is 424036 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  316 (   0 filtered)
Number of infos    :   70 (   0 filtered)

