Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Wed Mar 11 16:21:29 2020
| Host         : DESKTOP-9DNP7KK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pynqz2_wrapper_timing_summary_routed.rpt -pb pynqz2_wrapper_timing_summary_routed.pb -rpx pynqz2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : pynqz2_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.080        0.000                      0                23934        0.015        0.000                      0                23847        7.250        0.000                       0                  9753  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 8.500}      17.000          58.824          
clk_fpga_1  {0.000 16.500}     33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          5.080        0.000                      0                23106        0.015        0.000                      0                23088        7.250        0.000                       0                  9403  
clk_fpga_1         11.992        0.000                      0                  556        0.121        0.000                      0                  555       16.000        0.000                       0                   350  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1    clk_fpga_0         15.760        0.000                      0                   34                                                                        
clk_fpga_0    clk_fpga_1         15.680        0.000                      0                   34                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              11.924        0.000                      0                  204        0.354        0.000                      0                  204  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.080ns  (required time - arrival time)
  Source:                 pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.164ns  (logic 2.788ns (24.973%)  route 8.376ns (75.027%))
  Logic Levels:           10  (LUT2=3 LUT3=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 19.742 - 17.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        1.746     3.040    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X13Y31         FDRE                                         r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     3.496 f  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/Q
                         net (fo=77, routed)          1.018     4.514    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_select_enc[0]
    SLICE_X16Y24         LUT2 (Prop_lut2_I1_O)        0.153     4.667 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.778     5.445    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/f_decoder_return[0]
    SLICE_X13Y29         LUT6 (Prop_lut6_I4_O)        0.331     5.776 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           1.164     6.940    pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X18Y48         LUT3 (Prop_lut3_I1_O)        0.116     7.056 r  pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.047     8.102    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X13Y31         LUT2 (Prop_lut2_I1_O)        0.328     8.430 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_3/O
                         net (fo=2, routed)           0.413     8.844    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I4_O)        0.124     8.968 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.426     9.394    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X14Y29         LUT2 (Prop_lut2_I1_O)        0.117     9.511 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=15, routed)          0.754    10.265    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X17Y30         LUT4 (Prop_lut4_I2_O)        0.359    10.624 r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=8, routed)           0.561    11.185    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]
    SLICE_X16Y30         LUT3 (Prop_lut3_I2_O)        0.332    11.517 r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_6/O
                         net (fo=8, routed)           0.793    12.310    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0
    SLICE_X20Y26         LUT3 (Prop_lut3_I2_O)        0.116    12.426 r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_3/O
                         net (fo=9, routed)           0.855    13.281    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_36_out__2
    SLICE_X20Y25         LUT3 (Prop_lut3_I0_O)        0.356    13.637 r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1/O
                         net (fo=8, routed)           0.568    14.204    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0
    SLICE_X21Y25         FDRE                                         r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        1.562    19.742    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X21Y25         FDRE                                         r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[46]/C
                         clock pessimism              0.230    19.971    
                         clock uncertainty           -0.257    19.714    
    SLICE_X21Y25         FDRE (Setup_fdre_C_CE)      -0.429    19.285    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[46]
  -------------------------------------------------------------------
                         required time                         19.285    
                         arrival time                         -14.204    
  -------------------------------------------------------------------
                         slack                                  5.080    

Slack (MET) :             5.080ns  (required time - arrival time)
  Source:                 pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.164ns  (logic 2.788ns (24.973%)  route 8.376ns (75.027%))
  Logic Levels:           10  (LUT2=3 LUT3=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 19.742 - 17.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        1.746     3.040    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X13Y31         FDRE                                         r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     3.496 f  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/Q
                         net (fo=77, routed)          1.018     4.514    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_select_enc[0]
    SLICE_X16Y24         LUT2 (Prop_lut2_I1_O)        0.153     4.667 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.778     5.445    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/f_decoder_return[0]
    SLICE_X13Y29         LUT6 (Prop_lut6_I4_O)        0.331     5.776 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           1.164     6.940    pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X18Y48         LUT3 (Prop_lut3_I1_O)        0.116     7.056 r  pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.047     8.102    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X13Y31         LUT2 (Prop_lut2_I1_O)        0.328     8.430 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_3/O
                         net (fo=2, routed)           0.413     8.844    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I4_O)        0.124     8.968 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.426     9.394    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X14Y29         LUT2 (Prop_lut2_I1_O)        0.117     9.511 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=15, routed)          0.754    10.265    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X17Y30         LUT4 (Prop_lut4_I2_O)        0.359    10.624 r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=8, routed)           0.561    11.185    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]
    SLICE_X16Y30         LUT3 (Prop_lut3_I2_O)        0.332    11.517 r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_6/O
                         net (fo=8, routed)           0.793    12.310    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0
    SLICE_X20Y26         LUT3 (Prop_lut3_I2_O)        0.116    12.426 r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_3/O
                         net (fo=9, routed)           0.855    13.281    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_36_out__2
    SLICE_X20Y25         LUT3 (Prop_lut3_I0_O)        0.356    13.637 r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1/O
                         net (fo=8, routed)           0.568    14.204    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0
    SLICE_X21Y25         FDRE                                         r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        1.562    19.742    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X21Y25         FDRE                                         r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]/C
                         clock pessimism              0.230    19.971    
                         clock uncertainty           -0.257    19.714    
    SLICE_X21Y25         FDRE (Setup_fdre_C_CE)      -0.429    19.285    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]
  -------------------------------------------------------------------
                         required time                         19.285    
                         arrival time                         -14.204    
  -------------------------------------------------------------------
                         slack                                  5.080    

Slack (MET) :             5.128ns  (required time - arrival time)
  Source:                 pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.156ns  (logic 2.788ns (24.992%)  route 8.368ns (75.008%))
  Logic Levels:           10  (LUT2=3 LUT3=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 19.744 - 17.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        1.746     3.040    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X13Y31         FDRE                                         r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     3.496 f  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/Q
                         net (fo=77, routed)          1.018     4.514    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_select_enc[0]
    SLICE_X16Y24         LUT2 (Prop_lut2_I1_O)        0.153     4.667 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.778     5.445    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/f_decoder_return[0]
    SLICE_X13Y29         LUT6 (Prop_lut6_I4_O)        0.331     5.776 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           1.164     6.940    pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X18Y48         LUT3 (Prop_lut3_I1_O)        0.116     7.056 r  pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.047     8.102    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X13Y31         LUT2 (Prop_lut2_I1_O)        0.328     8.430 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_3/O
                         net (fo=2, routed)           0.413     8.844    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I4_O)        0.124     8.968 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.426     9.394    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X14Y29         LUT2 (Prop_lut2_I1_O)        0.117     9.511 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=15, routed)          0.754    10.265    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X17Y30         LUT4 (Prop_lut4_I2_O)        0.359    10.624 r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=8, routed)           0.561    11.185    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]
    SLICE_X16Y30         LUT3 (Prop_lut3_I2_O)        0.332    11.517 r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_6/O
                         net (fo=8, routed)           0.793    12.310    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0
    SLICE_X20Y26         LUT3 (Prop_lut3_I2_O)        0.116    12.426 r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_3/O
                         net (fo=9, routed)           0.855    13.281    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_36_out__2
    SLICE_X20Y25         LUT3 (Prop_lut3_I0_O)        0.356    13.637 r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1/O
                         net (fo=8, routed)           0.559    14.196    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0
    SLICE_X20Y27         FDRE                                         r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        1.565    19.744    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X20Y27         FDRE                                         r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[40]/C
                         clock pessimism              0.230    19.974    
                         clock uncertainty           -0.257    19.717    
    SLICE_X20Y27         FDRE (Setup_fdre_C_CE)      -0.393    19.324    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[40]
  -------------------------------------------------------------------
                         required time                         19.324    
                         arrival time                         -14.196    
  -------------------------------------------------------------------
                         slack                                  5.128    

Slack (MET) :             5.128ns  (required time - arrival time)
  Source:                 pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.156ns  (logic 2.788ns (24.992%)  route 8.368ns (75.008%))
  Logic Levels:           10  (LUT2=3 LUT3=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 19.744 - 17.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        1.746     3.040    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X13Y31         FDRE                                         r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     3.496 f  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/Q
                         net (fo=77, routed)          1.018     4.514    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_select_enc[0]
    SLICE_X16Y24         LUT2 (Prop_lut2_I1_O)        0.153     4.667 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.778     5.445    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/f_decoder_return[0]
    SLICE_X13Y29         LUT6 (Prop_lut6_I4_O)        0.331     5.776 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           1.164     6.940    pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X18Y48         LUT3 (Prop_lut3_I1_O)        0.116     7.056 r  pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.047     8.102    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X13Y31         LUT2 (Prop_lut2_I1_O)        0.328     8.430 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_3/O
                         net (fo=2, routed)           0.413     8.844    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I4_O)        0.124     8.968 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.426     9.394    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X14Y29         LUT2 (Prop_lut2_I1_O)        0.117     9.511 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=15, routed)          0.754    10.265    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X17Y30         LUT4 (Prop_lut4_I2_O)        0.359    10.624 r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=8, routed)           0.561    11.185    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]
    SLICE_X16Y30         LUT3 (Prop_lut3_I2_O)        0.332    11.517 r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_6/O
                         net (fo=8, routed)           0.793    12.310    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0
    SLICE_X20Y26         LUT3 (Prop_lut3_I2_O)        0.116    12.426 r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_3/O
                         net (fo=9, routed)           0.855    13.281    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_36_out__2
    SLICE_X20Y25         LUT3 (Prop_lut3_I0_O)        0.356    13.637 r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1/O
                         net (fo=8, routed)           0.559    14.196    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0
    SLICE_X20Y27         FDRE                                         r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        1.565    19.744    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X20Y27         FDRE                                         r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[45]/C
                         clock pessimism              0.230    19.974    
                         clock uncertainty           -0.257    19.717    
    SLICE_X20Y27         FDRE (Setup_fdre_C_CE)      -0.393    19.324    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[45]
  -------------------------------------------------------------------
                         required time                         19.324    
                         arrival time                         -14.196    
  -------------------------------------------------------------------
                         slack                                  5.128    

Slack (MET) :             5.137ns  (required time - arrival time)
  Source:                 pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[42]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.143ns  (logic 2.788ns (25.020%)  route 8.355ns (74.980%))
  Logic Levels:           10  (LUT2=3 LUT3=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 19.742 - 17.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        1.746     3.040    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X13Y31         FDRE                                         r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     3.496 f  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/Q
                         net (fo=77, routed)          1.018     4.514    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_select_enc[0]
    SLICE_X16Y24         LUT2 (Prop_lut2_I1_O)        0.153     4.667 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.778     5.445    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/f_decoder_return[0]
    SLICE_X13Y29         LUT6 (Prop_lut6_I4_O)        0.331     5.776 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           1.164     6.940    pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X18Y48         LUT3 (Prop_lut3_I1_O)        0.116     7.056 r  pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.047     8.102    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X13Y31         LUT2 (Prop_lut2_I1_O)        0.328     8.430 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_3/O
                         net (fo=2, routed)           0.413     8.844    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I4_O)        0.124     8.968 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.426     9.394    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X14Y29         LUT2 (Prop_lut2_I1_O)        0.117     9.511 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=15, routed)          0.754    10.265    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X17Y30         LUT4 (Prop_lut4_I2_O)        0.359    10.624 r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=8, routed)           0.561    11.185    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]
    SLICE_X16Y30         LUT3 (Prop_lut3_I2_O)        0.332    11.517 r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_6/O
                         net (fo=8, routed)           0.793    12.310    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0
    SLICE_X20Y26         LUT3 (Prop_lut3_I2_O)        0.116    12.426 r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_3/O
                         net (fo=9, routed)           0.855    13.281    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_36_out__2
    SLICE_X20Y25         LUT3 (Prop_lut3_I0_O)        0.356    13.637 r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1/O
                         net (fo=8, routed)           0.546    14.183    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0
    SLICE_X20Y24         FDRE                                         r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[42]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        1.562    19.742    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X20Y24         FDRE                                         r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[42]/C
                         clock pessimism              0.230    19.971    
                         clock uncertainty           -0.257    19.714    
    SLICE_X20Y24         FDRE (Setup_fdre_C_CE)      -0.393    19.321    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[42]
  -------------------------------------------------------------------
                         required time                         19.321    
                         arrival time                         -14.183    
  -------------------------------------------------------------------
                         slack                                  5.137    

Slack (MET) :             5.137ns  (required time - arrival time)
  Source:                 pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.143ns  (logic 2.788ns (25.020%)  route 8.355ns (74.980%))
  Logic Levels:           10  (LUT2=3 LUT3=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 19.742 - 17.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        1.746     3.040    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X13Y31         FDRE                                         r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     3.496 f  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/Q
                         net (fo=77, routed)          1.018     4.514    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_select_enc[0]
    SLICE_X16Y24         LUT2 (Prop_lut2_I1_O)        0.153     4.667 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.778     5.445    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/f_decoder_return[0]
    SLICE_X13Y29         LUT6 (Prop_lut6_I4_O)        0.331     5.776 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           1.164     6.940    pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X18Y48         LUT3 (Prop_lut3_I1_O)        0.116     7.056 r  pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.047     8.102    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X13Y31         LUT2 (Prop_lut2_I1_O)        0.328     8.430 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_3/O
                         net (fo=2, routed)           0.413     8.844    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I4_O)        0.124     8.968 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.426     9.394    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X14Y29         LUT2 (Prop_lut2_I1_O)        0.117     9.511 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=15, routed)          0.754    10.265    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X17Y30         LUT4 (Prop_lut4_I2_O)        0.359    10.624 r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=8, routed)           0.561    11.185    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]
    SLICE_X16Y30         LUT3 (Prop_lut3_I2_O)        0.332    11.517 r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_6/O
                         net (fo=8, routed)           0.793    12.310    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0
    SLICE_X20Y26         LUT3 (Prop_lut3_I2_O)        0.116    12.426 r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_3/O
                         net (fo=9, routed)           0.855    13.281    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_36_out__2
    SLICE_X20Y25         LUT3 (Prop_lut3_I0_O)        0.356    13.637 r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1/O
                         net (fo=8, routed)           0.546    14.183    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0
    SLICE_X20Y24         FDRE                                         r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        1.562    19.742    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X20Y24         FDRE                                         r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[44]/C
                         clock pessimism              0.230    19.971    
                         clock uncertainty           -0.257    19.714    
    SLICE_X20Y24         FDRE (Setup_fdre_C_CE)      -0.393    19.321    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[44]
  -------------------------------------------------------------------
                         required time                         19.321    
                         arrival time                         -14.183    
  -------------------------------------------------------------------
                         slack                                  5.137    

Slack (MET) :             5.143ns  (required time - arrival time)
  Source:                 pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.136ns  (logic 2.788ns (25.035%)  route 8.348ns (74.965%))
  Logic Levels:           10  (LUT2=3 LUT3=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 19.740 - 17.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        1.746     3.040    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X13Y31         FDRE                                         r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     3.496 f  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/Q
                         net (fo=77, routed)          1.018     4.514    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_select_enc[0]
    SLICE_X16Y24         LUT2 (Prop_lut2_I1_O)        0.153     4.667 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.778     5.445    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/f_decoder_return[0]
    SLICE_X13Y29         LUT6 (Prop_lut6_I4_O)        0.331     5.776 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           1.164     6.940    pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X18Y48         LUT3 (Prop_lut3_I1_O)        0.116     7.056 r  pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.047     8.102    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X13Y31         LUT2 (Prop_lut2_I1_O)        0.328     8.430 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_3/O
                         net (fo=2, routed)           0.413     8.844    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I4_O)        0.124     8.968 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.426     9.394    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X14Y29         LUT2 (Prop_lut2_I1_O)        0.117     9.511 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=15, routed)          0.754    10.265    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X17Y30         LUT4 (Prop_lut4_I2_O)        0.359    10.624 r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=8, routed)           0.561    11.185    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]
    SLICE_X16Y30         LUT3 (Prop_lut3_I2_O)        0.332    11.517 r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_6/O
                         net (fo=8, routed)           0.793    12.310    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0
    SLICE_X20Y26         LUT3 (Prop_lut3_I2_O)        0.116    12.426 r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_3/O
                         net (fo=9, routed)           0.855    13.281    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_36_out__2
    SLICE_X20Y25         LUT3 (Prop_lut3_I0_O)        0.356    13.637 r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1/O
                         net (fo=8, routed)           0.540    14.176    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0
    SLICE_X22Y24         FDRE                                         r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        1.561    19.740    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X22Y24         FDRE                                         r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[41]/C
                         clock pessimism              0.230    19.970    
                         clock uncertainty           -0.257    19.713    
    SLICE_X22Y24         FDRE (Setup_fdre_C_CE)      -0.393    19.320    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[41]
  -------------------------------------------------------------------
                         required time                         19.320    
                         arrival time                         -14.176    
  -------------------------------------------------------------------
                         slack                                  5.143    

Slack (MET) :             5.143ns  (required time - arrival time)
  Source:                 pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.136ns  (logic 2.788ns (25.035%)  route 8.348ns (74.965%))
  Logic Levels:           10  (LUT2=3 LUT3=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 19.740 - 17.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        1.746     3.040    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X13Y31         FDRE                                         r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     3.496 f  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/Q
                         net (fo=77, routed)          1.018     4.514    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_select_enc[0]
    SLICE_X16Y24         LUT2 (Prop_lut2_I1_O)        0.153     4.667 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.778     5.445    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/f_decoder_return[0]
    SLICE_X13Y29         LUT6 (Prop_lut6_I4_O)        0.331     5.776 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           1.164     6.940    pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X18Y48         LUT3 (Prop_lut3_I1_O)        0.116     7.056 r  pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.047     8.102    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X13Y31         LUT2 (Prop_lut2_I1_O)        0.328     8.430 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_3/O
                         net (fo=2, routed)           0.413     8.844    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I4_O)        0.124     8.968 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.426     9.394    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X14Y29         LUT2 (Prop_lut2_I1_O)        0.117     9.511 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=15, routed)          0.754    10.265    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X17Y30         LUT4 (Prop_lut4_I2_O)        0.359    10.624 r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=8, routed)           0.561    11.185    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]
    SLICE_X16Y30         LUT3 (Prop_lut3_I2_O)        0.332    11.517 r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_6/O
                         net (fo=8, routed)           0.793    12.310    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0
    SLICE_X20Y26         LUT3 (Prop_lut3_I2_O)        0.116    12.426 r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_3/O
                         net (fo=9, routed)           0.855    13.281    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_36_out__2
    SLICE_X20Y25         LUT3 (Prop_lut3_I0_O)        0.356    13.637 r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1/O
                         net (fo=8, routed)           0.540    14.176    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0
    SLICE_X22Y24         FDRE                                         r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        1.561    19.740    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X22Y24         FDRE                                         r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[43]/C
                         clock pessimism              0.230    19.970    
                         clock uncertainty           -0.257    19.713    
    SLICE_X22Y24         FDRE (Setup_fdre_C_CE)      -0.393    19.320    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[43]
  -------------------------------------------------------------------
                         required time                         19.320    
                         arrival time                         -14.176    
  -------------------------------------------------------------------
                         slack                                  5.143    

Slack (MET) :             5.245ns  (required time - arrival time)
  Source:                 pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.024ns  (logic 2.789ns (25.299%)  route 8.235ns (74.701%))
  Logic Levels:           10  (LUT2=3 LUT3=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 19.746 - 17.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        1.746     3.040    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X13Y31         FDRE                                         r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     3.496 f  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/Q
                         net (fo=77, routed)          1.018     4.514    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_select_enc[0]
    SLICE_X16Y24         LUT2 (Prop_lut2_I1_O)        0.153     4.667 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.778     5.445    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/f_decoder_return[0]
    SLICE_X13Y29         LUT6 (Prop_lut6_I4_O)        0.331     5.776 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           1.164     6.940    pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X18Y48         LUT3 (Prop_lut3_I1_O)        0.116     7.056 r  pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.047     8.102    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X13Y31         LUT2 (Prop_lut2_I1_O)        0.328     8.430 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_3/O
                         net (fo=2, routed)           0.413     8.844    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I4_O)        0.124     8.968 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.426     9.394    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X14Y29         LUT2 (Prop_lut2_I1_O)        0.117     9.511 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=15, routed)          0.754    10.265    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X17Y30         LUT4 (Prop_lut4_I2_O)        0.359    10.624 r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=8, routed)           0.561    11.185    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]
    SLICE_X16Y30         LUT3 (Prop_lut3_I2_O)        0.332    11.517 r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_6/O
                         net (fo=8, routed)           0.864    12.380    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0
    SLICE_X19Y26         LUT3 (Prop_lut3_I2_O)        0.118    12.498 r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_3/O
                         net (fo=9, routed)           0.670    13.168    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_49_out__2
    SLICE_X19Y25         LUT3 (Prop_lut3_I0_O)        0.355    13.523 r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1/O
                         net (fo=8, routed)           0.541    14.064    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0
    SLICE_X19Y22         FDRE                                         r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        1.566    19.746    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X19Y22         FDRE                                         r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[35]/C
                         clock pessimism              0.230    19.975    
                         clock uncertainty           -0.257    19.718    
    SLICE_X19Y22         FDRE (Setup_fdre_C_CE)      -0.408    19.310    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[35]
  -------------------------------------------------------------------
                         required time                         19.310    
                         arrival time                         -14.064    
  -------------------------------------------------------------------
                         slack                                  5.245    

Slack (MET) :             5.245ns  (required time - arrival time)
  Source:                 pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.024ns  (logic 2.789ns (25.299%)  route 8.235ns (74.701%))
  Logic Levels:           10  (LUT2=3 LUT3=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 19.746 - 17.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        1.746     3.040    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X13Y31         FDRE                                         r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     3.496 f  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/Q
                         net (fo=77, routed)          1.018     4.514    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_select_enc[0]
    SLICE_X16Y24         LUT2 (Prop_lut2_I1_O)        0.153     4.667 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.778     5.445    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/f_decoder_return[0]
    SLICE_X13Y29         LUT6 (Prop_lut6_I4_O)        0.331     5.776 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           1.164     6.940    pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X18Y48         LUT3 (Prop_lut3_I1_O)        0.116     7.056 r  pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.047     8.102    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X13Y31         LUT2 (Prop_lut2_I1_O)        0.328     8.430 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_3/O
                         net (fo=2, routed)           0.413     8.844    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I4_O)        0.124     8.968 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.426     9.394    pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X14Y29         LUT2 (Prop_lut2_I1_O)        0.117     9.511 r  pynqz2_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=15, routed)          0.754    10.265    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X17Y30         LUT4 (Prop_lut4_I2_O)        0.359    10.624 r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=8, routed)           0.561    11.185    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]
    SLICE_X16Y30         LUT3 (Prop_lut3_I2_O)        0.332    11.517 r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_6/O
                         net (fo=8, routed)           0.864    12.380    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0
    SLICE_X19Y26         LUT3 (Prop_lut3_I2_O)        0.118    12.498 r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_3/O
                         net (fo=9, routed)           0.670    13.168    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_49_out__2
    SLICE_X19Y25         LUT3 (Prop_lut3_I0_O)        0.355    13.523 r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1/O
                         net (fo=8, routed)           0.541    14.064    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0
    SLICE_X19Y22         FDRE                                         r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        1.566    19.746    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X19Y22         FDRE                                         r  pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[36]/C
                         clock pessimism              0.230    19.975    
                         clock uncertainty           -0.257    19.718    
    SLICE_X19Y22         FDRE (Setup_fdre_C_CE)      -0.408    19.310    pynqz2_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[36]
  -------------------------------------------------------------------
                         required time                         19.310    
                         arrival time                         -14.064    
  -------------------------------------------------------------------
                         slack                                  5.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.187%)  route 0.193ns (57.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        0.550     0.886    pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axi_aclk
    SLICE_X51Y19         FDRE                                         r  pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_sg_side_band_reg[16]/Q
                         net (fo=1, routed)           0.193     1.220    pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[16]_0
    SLICE_X48Y21         FDRE                                         r  pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        0.817     1.183    pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/s_axi_aclk
    SLICE_X48Y21         FDRE                                         r  pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[16]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X48Y21         FDRE (Hold_fdre_C_D)         0.057     1.205    pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_l_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.208%)  route 0.159ns (51.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        0.546     0.882    pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axi_aclk
    SLICE_X50Y26         FDRE                                         r  pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDRE (Prop_fdre_C_Q)         0.148     1.030 r  pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_reg[45]/Q
                         net (fo=1, routed)           0.159     1.189    pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[37]
    SLICE_X49Y26         FDRE                                         r  pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        0.814     1.180    pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/s_axi_aclk
    SLICE_X49Y26         FDRE                                         r  pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X49Y26         FDRE (Hold_fdre_C_D)         0.025     1.170    pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.278%)  route 0.159ns (51.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        0.546     0.882    pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axi_aclk
    SLICE_X50Y26         FDRE                                         r  pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDRE (Prop_fdre_C_Q)         0.148     1.030 r  pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_reg[42]/Q
                         net (fo=1, routed)           0.159     1.188    pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[34]
    SLICE_X49Y26         FDRE                                         r  pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        0.814     1.180    pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/s_axi_aclk
    SLICE_X49Y26         FDRE                                         r  pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X49Y26         FDRE (Hold_fdre_C_D)         0.022     1.167    pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_FTCHIF_WITHOUT_APP.desc_reg4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_FTCHIF_WITHOUT_APP.desc_reg3_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.510%)  route 0.225ns (61.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        0.554     0.890    pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/s_axi_aclk
    SLICE_X53Y35         FDRE                                         r  pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_FTCHIF_WITHOUT_APP.desc_reg4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_FTCHIF_WITHOUT_APP.desc_reg4_reg[9]/Q
                         net (fo=1, routed)           0.225     1.256    pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_FTCHIF_WITHOUT_APP.desc_reg4_reg_n_0_[9]
    SLICE_X48Y34         FDRE                                         r  pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_FTCHIF_WITHOUT_APP.desc_reg3_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        0.823     1.189    pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/s_axi_aclk
    SLICE_X48Y34         FDRE                                         r  pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_FTCHIF_WITHOUT_APP.desc_reg3_reg[9]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X48Y34         FDRE (Hold_fdre_C_D)         0.075     1.229    pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_FTCHIF_WITHOUT_APP.desc_reg3_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.axis_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.839%)  route 0.219ns (57.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        0.581     0.917    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/m_axis_aclk
    SLICE_X54Y9          FDRE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.axis_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.164     1.081 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.axis_data_reg[12]/Q
                         net (fo=1, routed)           0.219     1.299    pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[12]
    RAMB36_X3Y1          RAMB36E1                                     r  pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        0.892     1.258    pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y1          RAMB36E1                                     r  pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.282     0.976    
    RAMB36_X3Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[12])
                                                      0.296     1.272    pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.066%)  route 0.220ns (60.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        0.552     0.888    pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axi_aclk
    SLICE_X51Y32         FDRE                                         r  pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_reg[51]/Q
                         net (fo=1, routed)           0.220     1.248    pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[43]
    SLICE_X45Y33         FDRE                                         r  pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        0.822     1.188    pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/s_axi_aclk
    SLICE_X45Y33         FDRE                                         r  pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X45Y33         FDRE (Hold_fdre_C_D)         0.066     1.219    pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.329%)  route 0.227ns (61.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        0.552     0.888    pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axi_aclk
    SLICE_X51Y32         FDRE                                         r  pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_reg[63]/Q
                         net (fo=1, routed)           0.227     1.255    pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[55]
    SLICE_X44Y33         FDRE                                         r  pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        0.822     1.188    pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/s_axi_aclk
    SLICE_X44Y33         FDRE                                         r  pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X44Y33         FDRE (Hold_fdre_C_D)         0.070     1.223    pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.775%)  route 0.178ns (58.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        0.550     0.886    pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axi_aclk
    SLICE_X51Y30         FDRE                                         r  pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.128     1.013 r  pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_reg[50]/Q
                         net (fo=1, routed)           0.178     1.192    pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[42]
    SLICE_X46Y30         FDRE                                         r  pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        0.819     1.185    pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/s_axi_aclk
    SLICE_X46Y30         FDRE                                         r  pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X46Y30         FDRE (Hold_fdre_C_D)         0.009     1.159    pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.axis_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.858%)  route 0.222ns (61.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        0.561     0.896    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/m_axis_aclk
    SLICE_X48Y5          FDRE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDRE (Prop_fdre_C_Q)         0.141     1.038 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]/Q
                         net (fo=1, routed)           0.222     1.259    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I_n_45
    SLICE_X53Y6          FDRE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.axis_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        0.825     1.191    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/m_axis_aclk
    SLICE_X53Y6          FDRE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.axis_data_reg[23]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X53Y6          FDRE (Hold_fdre_C_D)         0.070     1.226    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.axis_data_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.337%)  route 0.189ns (59.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        0.552     0.888    pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axi_aclk
    SLICE_X51Y32         FDRE                                         r  pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tdata_reg[52]/Q
                         net (fo=1, routed)           0.189     1.205    pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[44]
    SLICE_X45Y33         FDRE                                         r  pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        0.822     1.188    pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/s_axi_aclk
    SLICE_X45Y33         FDRE                                         r  pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X45Y33         FDRE (Hold_fdre_C_D)         0.017     1.170    pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 8.500 }
Period(ns):         17.000
Sources:            { pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         17.000      14.424     RAMB36_X3Y0   pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         17.000      14.424     RAMB36_X2Y1   pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         17.000      14.424     RAMB36_X1Y1   pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         17.000      14.424     RAMB36_X1Y1   pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         17.000      14.424     RAMB18_X1Y4   pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         17.000      14.424     RAMB18_X1Y4   pynqz2_i/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         17.000      14.424     RAMB36_X3Y1   pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         17.000      14.424     RAMB36_X3Y1   pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         17.000      14.424     RAMB18_X3Y6   pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         17.000      14.424     RAMB18_X3Y6   pynqz2_i/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X82Y27  pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_SYNC_FIFO.I_TDEST_TID_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X82Y27  pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_SYNC_FIFO.I_TDEST_TID_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X82Y27  pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_SYNC_FIFO.I_TDEST_TID_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X82Y27  pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_SYNC_FIFO.I_TDEST_TID_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X82Y27  pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_SYNC_FIFO.I_TDEST_TID_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X82Y27  pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_SYNC_FIFO.I_TDEST_TID_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         8.500       7.250      SLICE_X82Y27  pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_SYNC_FIFO.I_TDEST_TID_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         8.500       7.250      SLICE_X82Y27  pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_SYNC_FIFO.I_TDEST_TID_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X66Y33  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X66Y33  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X82Y27  pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_SYNC_FIFO.I_TDEST_TID_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X82Y27  pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_SYNC_FIFO.I_TDEST_TID_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X82Y27  pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_SYNC_FIFO.I_TDEST_TID_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X82Y27  pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_SYNC_FIFO.I_TDEST_TID_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X82Y27  pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_SYNC_FIFO.I_TDEST_TID_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X82Y27  pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_SYNC_FIFO.I_TDEST_TID_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         8.500       7.250      SLICE_X82Y27  pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_SYNC_FIFO.I_TDEST_TID_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         8.500       7.250      SLICE_X82Y27  pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_SYNC_FIFO.I_TDEST_TID_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X82Y28  pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_SYNC_FIFO.I_TDEST_TID_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X82Y28  pynqz2_i/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_SYNC_FIFO.I_TDEST_TID_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       11.992ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.992ns  (required time - arrival time)
  Source:                 pynqz2_i/ps7/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/pipeline_reg_delayer_input_columns[2].incremental_step[1].del_input_register_j/q_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (clk_fpga_1 rise@33.000ns - clk_fpga_1 fall@16.500ns)
  Data Path Delay:        7.951ns  (logic 0.349ns (4.390%)  route 7.602ns (95.610%))
  Logic Levels:           3  (BUFG=1 LUT1=1 LUT5=1)
  Clock Path Skew:        3.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.817ns = ( 36.817 - 33.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.500 - 16.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                     16.500    16.500 f  
    PS7_X0Y0             PS7                          0.000    16.500 f  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193    17.693    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.794 f  pynqz2_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=350, routed)         2.492    20.286    pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/pipeline_reg_delayer_input_columns[2].incremental_step[1].del_input_register_j/clk
    SLICE_X90Y4          LUT5 (Prop_lut5_I2_O)        0.124    20.410 r  pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/pipeline_reg_delayer_input_columns[2].incremental_step[1].del_input_register_j/q_i[0]_i_1/O
                         net (fo=1, routed)           1.964    22.374    pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/pipeline_reg_delayer_input_columns[2].incremental_step[1].del_input_register_j/q_i[0]_i_1_n_0
    SLICE_X57Y4          LUT1 (Prop_lut1_I0_O)        0.124    22.498 r  pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/pipeline_reg_delayer_input_columns[2].incremental_step[1].del_input_register_j/q_i[0]_i_1_n_0_hold_fix/O
                         net (fo=1, routed)           1.953    24.451    pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/pipeline_reg_delayer_input_columns[2].incremental_step[1].del_input_register_j/q_i[0]_i_1_n_0_hold_fix_1
    SLICE_X90Y4          FDRE                                         r  pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/pipeline_reg_delayer_input_columns[2].incremental_step[1].del_input_register_j/q_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=350, routed)         2.060    36.239    pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/pipeline_reg_delayer_input_columns[2].incremental_step[1].del_input_register_j/clk
    SLICE_X90Y4          LUT2 (Prop_lut2_I0_O)        0.123    36.362 r  pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/pipeline_reg_delayer_input_columns[2].incremental_step[1].del_input_register_j/q_i[0]_i_2/O
                         net (fo=2, routed)           0.455    36.817    pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/pipeline_reg_delayer_input_columns[2].incremental_step[1].del_input_register_j/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg
    SLICE_X90Y4          FDRE                                         r  pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/pipeline_reg_delayer_input_columns[2].incremental_step[1].del_input_register_j/q_i_reg[0]/C
                         clock pessimism              0.000    36.817    
                         clock uncertainty           -0.496    36.320    
    SLICE_X90Y4          FDRE (Setup_fdre_C_D)        0.122    36.443    pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/pipeline_reg_delayer_input_columns[2].incremental_step[1].del_input_register_j/q_i_reg[0]
  -------------------------------------------------------------------
                         required time                         36.443    
                         arrival time                         -24.451    
  -------------------------------------------------------------------
                         slack                                 11.992    

Slack (MET) :             12.195ns  (required time - arrival time)
  Source:                 pynqz2_i/ps7/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/pipeline_reg_delayer_input_columns[2].incremental_step[0].del_input_register_j/q_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (clk_fpga_1 rise@33.000ns - clk_fpga_1 fall@16.500ns)
  Data Path Delay:        7.761ns  (logic 0.349ns (4.497%)  route 7.412ns (95.503%))
  Logic Levels:           3  (BUFG=1 LUT1=1 LUT5=1)
  Clock Path Skew:        3.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.817ns = ( 36.817 - 33.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.500 - 16.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                     16.500    16.500 f  
    PS7_X0Y0             PS7                          0.000    16.500 f  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193    17.693    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.794 f  pynqz2_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=350, routed)         2.502    20.296    pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/cu/clk
    SLICE_X90Y4          LUT5 (Prop_lut5_I2_O)        0.124    20.420 r  pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/cu/q_i[0]_i_1__0/O
                         net (fo=1, routed)           1.827    22.247    pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/cu/q_i_reg[0]
    SLICE_X57Y4          LUT1 (Prop_lut1_I0_O)        0.124    22.371 r  pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/cu/q_i_reg[0]_hold_fix/O
                         net (fo=1, routed)           1.890    24.261    pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/pipeline_reg_delayer_input_columns[2].incremental_step[0].del_input_register_j/q_i_reg[0]_hold_fix_1_alias
    SLICE_X90Y4          FDRE                                         r  pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/pipeline_reg_delayer_input_columns[2].incremental_step[0].del_input_register_j/q_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=350, routed)         2.060    36.239    pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/pipeline_reg_delayer_input_columns[2].incremental_step[1].del_input_register_j/clk
    SLICE_X90Y4          LUT2 (Prop_lut2_I0_O)        0.123    36.362 r  pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/pipeline_reg_delayer_input_columns[2].incremental_step[1].del_input_register_j/q_i[0]_i_2/O
                         net (fo=2, routed)           0.455    36.817    pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/pipeline_reg_delayer_input_columns[2].incremental_step[0].del_input_register_j/q_i_reg[0]_2
    SLICE_X90Y4          FDRE                                         r  pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/pipeline_reg_delayer_input_columns[2].incremental_step[0].del_input_register_j/q_i_reg[0]/C
                         clock pessimism              0.000    36.817    
                         clock uncertainty           -0.496    36.320    
    SLICE_X90Y4          FDRE (Setup_fdre_C_D)        0.136    36.457    pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/pipeline_reg_delayer_input_columns[2].incremental_step[0].del_input_register_j/q_i_reg[0]
  -------------------------------------------------------------------
                         required time                         36.457    
                         arrival time                         -24.261    
  -------------------------------------------------------------------
                         slack                                 12.195    

Slack (MET) :             16.292ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/NEW_INTRO.AP_IARGSTART_SYNC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/NEW_INTRO.AP_IARGSTART_SYNC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (MaxDelay Path 17.000ns)
  Data Path Delay:        0.613ns  (logic 0.456ns (74.394%)  route 0.157ns (25.606%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y19                                      0.000     0.000 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/NEW_INTRO.AP_IARGSTART_SYNC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_reg/C
    SLICE_X72Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/NEW_INTRO.AP_IARGSTART_SYNC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_reg/Q
                         net (fo=1, routed)           0.157     0.613    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/NEW_INTRO.AP_IARGSTART_SYNC_I/p_level_in_int
    SLICE_X73Y19         FDRE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/NEW_INTRO.AP_IARGSTART_SYNC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.000    17.000    
    SLICE_X73Y19         FDRE (Setup_fdre_C_D)       -0.095    16.905    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/NEW_INTRO.AP_IARGSTART_SYNC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         16.905    
                         arrival time                          -0.613    
  -------------------------------------------------------------------
                         slack                                 16.292    

Slack (MET) :             27.498ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/cu/cs_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_1 rise@33.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 0.718ns (16.735%)  route 3.573ns (83.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 35.716 - 33.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=350, routed)         1.734     3.028    pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/cu/clk
    SLICE_X79Y7          FDRE                                         r  pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/cu/cs_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y7          FDRE (Prop_fdre_C_Q)         0.419     3.447 r  pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/cu/cs_done_reg/Q
                         net (fo=9, routed)           0.975     4.422    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ap_done
    SLICE_X72Y8          LUT6 (Prop_lut6_I3_O)        0.299     4.721 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=46, routed)          2.597     7.319    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[0]
    RAMB36_X2Y1          RAMB36E1                                     r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=350, routed)         1.537    35.716    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/aclk
    RAMB36_X2Y1          RAMB36E1                                     r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.129    35.845    
                         clock uncertainty           -0.496    35.349    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    34.817    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         34.817    
                         arrival time                          -7.319    
  -------------------------------------------------------------------
                         slack                                 27.498    

Slack (MET) :             27.592ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/cu/cs_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_1 rise@33.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 0.718ns (17.108%)  route 3.479ns (82.892%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 35.716 - 33.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=350, routed)         1.734     3.028    pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/cu/clk
    SLICE_X79Y7          FDRE                                         r  pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/cu/cs_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y7          FDRE (Prop_fdre_C_Q)         0.419     3.447 r  pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/cu/cs_done_reg/Q
                         net (fo=9, routed)           0.975     4.422    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ap_done
    SLICE_X72Y8          LUT6 (Prop_lut6_I3_O)        0.299     4.721 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=46, routed)          2.504     7.225    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[0]
    RAMB36_X2Y1          RAMB36E1                                     r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=350, routed)         1.537    35.716    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/aclk
    RAMB36_X2Y1          RAMB36E1                                     r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.129    35.845    
                         clock uncertainty           -0.496    35.349    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.532    34.817    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         34.817    
                         arrival time                          -7.225    
  -------------------------------------------------------------------
                         slack                                 27.592    

Slack (MET) :             27.653ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/kernel/rows[0].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_1 rise@33.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 3.126ns (64.986%)  route 1.684ns (35.014%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 35.805 - 33.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=350, routed)         1.842     3.136    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/aclk
    RAMB36_X4Y0          RAMB36E1                                     r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.590 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I/DOADO[0]
                         net (fo=1, routed)           0.866     6.457    pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/cu/ap_iarg_1_dout[0]
    SLICE_X90Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.581 r  pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/cu/rows[0].columns[0].mult_i_i_1/O
                         net (fo=4, routed)           0.818     7.399    pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/kernel/rows[0].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X97Y0          LUT2 (Prop_lut2_I1_O)        0.124     7.523 r  pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/kernel/rows[0].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000     7.523    pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/kernel/rows[0].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig
    SLICE_X97Y0          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.947 r  pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/kernel/rows[0].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.947    pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/kernel/rows[0].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[1]
    SLICE_X97Y0          FDRE                                         r  pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/kernel/rows[0].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=350, routed)         1.625    35.805    pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/kernel/rows[0].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X97Y0          FDRE                                         r  pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/kernel/rows[0].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][1]/C
                         clock pessimism              0.230    36.034    
                         clock uncertainty           -0.496    35.538    
    SLICE_X97Y0          FDRE (Setup_fdre_C_D)        0.062    35.600    pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/kernel/rows[0].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][1]
  -------------------------------------------------------------------
                         required time                         35.600    
                         arrival time                          -7.947    
  -------------------------------------------------------------------
                         slack                                 27.653    

Slack (MET) :             27.678ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/cu/cs_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_1 rise@33.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 0.718ns (17.098%)  route 3.481ns (82.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 35.716 - 33.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=350, routed)         1.734     3.028    pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/cu/clk
    SLICE_X79Y7          FDRE                                         r  pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/cu/cs_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y7          FDRE (Prop_fdre_C_Q)         0.419     3.447 r  pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/cu/cs_done_reg/Q
                         net (fo=9, routed)           0.975     4.422    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ap_done
    SLICE_X72Y8          LUT6 (Prop_lut6_I3_O)        0.299     4.721 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=46, routed)          2.506     7.227    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[0]
    RAMB36_X2Y1          RAMB36E1                                     r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=350, routed)         1.537    35.716    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/aclk
    RAMB36_X2Y1          RAMB36E1                                     r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.129    35.845    
                         clock uncertainty           -0.496    35.349    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    34.906    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         34.906    
                         arrival time                          -7.227    
  -------------------------------------------------------------------
                         slack                                 27.678    

Slack (MET) :             27.698ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/kernel/rows[0].columns[2].mac_i_j/mac/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_1 rise@33.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 2.578ns (59.358%)  route 1.765ns (40.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 35.894 - 33.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=350, routed)         1.842     3.136    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/aclk
    RAMB36_X4Y0          RAMB36E1                                     r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.590 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I/DOADO[0]
                         net (fo=1, routed)           0.866     6.457    pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/cu/ap_iarg_1_dout[0]
    SLICE_X90Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.581 r  pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/cu/rows[0].columns[0].mult_i_i_1/O
                         net (fo=4, routed)           0.899     7.480    pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/kernel/rows[0].columns[2].mac_i_j/mac/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[0]
    DSP48_X4Y1           DSP48E1                                      r  pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/kernel/rows[0].columns[2].mac_i_j/mac/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=350, routed)         1.715    35.894    pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/kernel/rows[0].columns[2].mac_i_j/mac/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X4Y1           DSP48E1                                      r  pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/kernel/rows[0].columns[2].mac_i_j/mac/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.230    36.124    
                         clock uncertainty           -0.496    35.627    
    DSP48_X4Y1           DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.450    35.177    pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/kernel/rows[0].columns[2].mac_i_j/mac/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         35.177    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                 27.698    

Slack (MET) :             27.699ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/kernel/rows[0].columns[1].mac_i_j/mac/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_1 rise@33.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 2.578ns (59.358%)  route 1.765ns (40.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 35.895 - 33.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=350, routed)         1.842     3.136    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/aclk
    RAMB36_X4Y0          RAMB36E1                                     r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.590 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I/DOADO[0]
                         net (fo=1, routed)           0.866     6.457    pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/cu/ap_iarg_1_dout[0]
    SLICE_X90Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.581 r  pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/cu/rows[0].columns[0].mult_i_i_1/O
                         net (fo=4, routed)           0.899     7.480    pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/kernel/rows[0].columns[1].mac_i_j/mac/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[0]
    DSP48_X4Y0           DSP48E1                                      r  pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/kernel/rows[0].columns[1].mac_i_j/mac/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=350, routed)         1.716    35.895    pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/kernel/rows[0].columns[1].mac_i_j/mac/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X4Y0           DSP48E1                                      r  pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/kernel/rows[0].columns[1].mac_i_j/mac/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.230    36.125    
                         clock uncertainty           -0.496    35.628    
    DSP48_X4Y0           DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.450    35.178    pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/kernel/rows[0].columns[1].mac_i_j/mac/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         35.178    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                 27.699    

Slack (MET) :             27.700ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.rd_pntr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_1 rise@33.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.393ns  (logic 0.856ns (19.487%)  route 3.537ns (80.513%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 35.742 - 33.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=350, routed)         1.717     3.011    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/aclk
    SLICE_X75Y22         FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y22         FDCE (Prop_fdce_C_Q)         0.456     3.467 f  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/Q
                         net (fo=6, routed)           0.837     4.304    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/command[16]
    SLICE_X75Y22         LUT4 (Prop_lut4_I2_O)        0.124     4.428 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/NEW_INTRO.empty_n_i_4/O
                         net (fo=2, routed)           0.617     5.045    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/NEW_INTRO.empty_n_i_4_n_0
    SLICE_X74Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.169 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/NEW_INTRO.empty_n_i_3/O
                         net (fo=2, routed)           0.825     5.994    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/empty_fwft_i_reg
    SLICE_X74Y20         LUT3 (Prop_lut3_I0_O)        0.152     6.146 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/NEW_INTRO.next_rd_gray[1]_i_1/O
                         net (fo=5, routed)           1.257     7.404    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/E[0]
    SLICE_X82Y5          FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.rd_pntr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=350, routed)         1.562    35.742    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/aclk
    SLICE_X82Y5          FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.rd_pntr_reg[0]/C
                         clock pessimism              0.230    35.971    
                         clock uncertainty           -0.496    35.475    
    SLICE_X82Y5          FDCE (Setup_fdce_C_CE)      -0.371    35.104    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.rd_pntr_reg[0]
  -------------------------------------------------------------------
                         required time                         35.104    
                         arrival time                          -7.404    
  -------------------------------------------------------------------
                         slack                                 27.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=350, routed)         0.585     0.921    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/aclk
    SLICE_X83Y15         FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y15         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/Q
                         net (fo=1, routed)           0.056     1.117    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[10]_0[7]
    SLICE_X83Y15         FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=350, routed)         0.852     1.218    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/aclk
    SLICE_X83Y15         FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.297     0.921    
    SLICE_X83Y15         FDCE (Hold_fdce_C_D)         0.076     0.997    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=350, routed)         0.586     0.922    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/aclk
    SLICE_X83Y12         FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y12         FDCE (Prop_fdce_C_Q)         0.141     1.063 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/Q
                         net (fo=1, routed)           0.056     1.118    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[10]_0[5]
    SLICE_X83Y12         FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=350, routed)         0.854     1.220    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/aclk
    SLICE_X83Y12         FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.299     0.922    
    SLICE_X83Y12         FDCE (Hold_fdce_C_D)         0.075     0.997    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/NEW_INTRO.AP_OARGSTART_SYNC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/NEW_INTRO.AP_OARGSTART_SYNC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=350, routed)         0.583     0.919    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/NEW_INTRO.AP_OARGSTART_SYNC_I/aclk
    SLICE_X73Y16         FDRE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/NEW_INTRO.AP_OARGSTART_SYNC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y16         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/NEW_INTRO.AP_OARGSTART_SYNC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/Q
                         net (fo=1, routed)           0.056     1.115    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/NEW_INTRO.AP_OARGSTART_SYNC_I/s_level_out_d1_cdc_to
    SLICE_X73Y16         FDRE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/NEW_INTRO.AP_OARGSTART_SYNC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=350, routed)         0.848     1.214    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/NEW_INTRO.AP_OARGSTART_SYNC_I/aclk
    SLICE_X73Y16         FDRE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/NEW_INTRO.AP_OARGSTART_SYNC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg/C
                         clock pessimism             -0.295     0.919    
    SLICE_X73Y16         FDRE (Hold_fdre_C_D)         0.075     0.994    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/NEW_INTRO.AP_OARGSTART_SYNC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=350, routed)         0.583     0.919    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[1].rd_stg_inst/aclk
    SLICE_X71Y13         FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y13         FDCE (Prop_fdce_C_Q)         0.141     1.060 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.115    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]_0[0]
    SLICE_X71Y13         FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=350, routed)         0.849     1.215    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[2].rd_stg_inst/aclk
    SLICE_X71Y13         FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.296     0.919    
    SLICE_X71Y13         FDCE (Hold_fdce_C_D)         0.075     0.994    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=350, routed)         0.583     0.919    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[1].rd_stg_inst/aclk
    SLICE_X71Y14         FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y14         FDCE (Prop_fdce_C_Q)         0.141     1.060 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.115    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]_0[1]
    SLICE_X71Y14         FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=350, routed)         0.849     1.215    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[2].rd_stg_inst/aclk
    SLICE_X71Y14         FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.296     0.919    
    SLICE_X71Y14         FDCE (Hold_fdce_C_D)         0.075     0.994    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=350, routed)         0.585     0.921    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/aclk
    SLICE_X85Y13         FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y13         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/Q
                         net (fo=1, routed)           0.056     1.117    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[10]_0[4]
    SLICE_X85Y13         FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=350, routed)         0.853     1.219    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/aclk
    SLICE_X85Y13         FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.298     0.921    
    SLICE_X85Y13         FDCE (Hold_fdce_C_D)         0.075     0.996    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=350, routed)         0.585     0.921    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/aclk
    SLICE_X83Y15         FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y15         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/Q
                         net (fo=1, routed)           0.056     1.117    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[10]_0[6]
    SLICE_X83Y15         FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=350, routed)         0.852     1.218    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/aclk
    SLICE_X83Y15         FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -0.297     0.921    
    SLICE_X83Y15         FDCE (Hold_fdce_C_D)         0.075     0.996    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=350, routed)         0.585     0.921    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/aclk
    SLICE_X63Y3          FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y3          FDCE (Prop_fdce_C_Q)         0.141     1.062 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.117    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[10]_0[1]
    SLICE_X63Y3          FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=350, routed)         0.853     1.219    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/aclk
    SLICE_X63Y3          FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.298     0.921    
    SLICE_X63Y3          FDCE (Hold_fdce_C_D)         0.075     0.996    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=350, routed)         0.584     0.920    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/aclk
    SLICE_X67Y7          FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y7          FDCE (Prop_fdce_C_Q)         0.141     1.061 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/Q
                         net (fo=1, routed)           0.056     1.116    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[10]_0[8]
    SLICE_X67Y7          FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=350, routed)         0.852     1.218    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/aclk
    SLICE_X67Y7          FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.298     0.920    
    SLICE_X67Y7          FDCE (Hold_fdce_C_D)         0.075     0.995    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/NEW_INTRO.AP_IARGSTART_SYNC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/NEW_INTRO.AP_IARGSTART_SYNC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=350, routed)         0.580     0.916    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/NEW_INTRO.AP_IARGSTART_SYNC_I/aclk
    SLICE_X73Y19         FDRE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/NEW_INTRO.AP_IARGSTART_SYNC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y19         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/NEW_INTRO.AP_IARGSTART_SYNC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/Q
                         net (fo=1, routed)           0.056     1.112    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/NEW_INTRO.AP_IARGSTART_SYNC_I/s_level_out_d1_cdc_to
    SLICE_X73Y19         FDRE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/NEW_INTRO.AP_IARGSTART_SYNC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=350, routed)         0.845     1.211    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/NEW_INTRO.AP_IARGSTART_SYNC_I/aclk
    SLICE_X73Y19         FDRE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/NEW_INTRO.AP_IARGSTART_SYNC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg/C
                         clock pessimism             -0.295     0.916    
    SLICE_X73Y19         FDRE (Hold_fdre_C_D)         0.075     0.991    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/NEW_INTRO.AP_IARGSTART_SYNC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.991    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { pynqz2_i/ps7/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         33.000      30.056     RAMB36_X4Y0     pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         33.000      30.424     RAMB36_X3Y0     pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         33.000      30.424     RAMB36_X2Y1     pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         33.000      30.424     RAMB36_X4Y3     pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         33.000      30.424     RAMB36_X3Y2     pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         33.000      30.424     RAMB36_X2Y0     pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         33.000      30.845     BUFGCTRL_X0Y17  pynqz2_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         33.000      30.846     DSP48_X4Y1      pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/kernel/rows[0].columns[2].mac_i_j/mac/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         33.000      30.846     DSP48_X4Y0      pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/kernel/rows[0].columns[1].mac_i_j/mac/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     FDRE/C              n/a            1.000         33.000      32.000     SLICE_X90Y4     pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/pipeline_reg_delayer_input_columns[2].incremental_step[0].del_input_register_j/q_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.500      16.000     SLICE_X97Y0     pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/kernel/rows[0].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.500      16.000     SLICE_X97Y0     pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/kernel/rows[0].columns[0].mult_i/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         16.500      16.000     SLICE_X88Y28    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         16.500      16.000     SLICE_X88Y28    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         16.500      16.000     SLICE_X88Y26    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         16.500      16.000     SLICE_X88Y28    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         16.500      16.000     SLICE_X88Y28    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         16.500      16.000     SLICE_X88Y28    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         16.500      16.000     SLICE_X88Y28    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         16.500      16.000     SLICE_X88Y26    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.500      16.000     SLICE_X90Y4     pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/pipeline_reg_delayer_input_columns[2].incremental_step[0].del_input_register_j/q_i_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.500      16.000     SLICE_X90Y4     pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/engine/pipeline_reg_delayer_input_columns[2].incremental_step[1].del_input_register_j/q_i_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         16.500      16.000     SLICE_X74Y9     pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/ap_start_one_shot_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         16.500      16.000     SLICE_X78Y7     pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/core_ap_start_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         16.500      16.000     SLICE_X75Y9     pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/set_ap_start_r_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.500      16.000     SLICE_X79Y7     pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/cu/cs_done_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.500      16.000     SLICE_X79Y7     pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/cu/cs_ready_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.500      16.000     SLICE_X79Y7     pynqz2_i/dtpu_0/inst/dtpu_core_0/inst/cu/outfifo_write_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.500      16.000     SLICE_X72Y9     pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/EN_APCLK_LITE_SYNC_GEN.AP_ORGRDY_SYNC_I/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         16.500      16.000     SLICE_X71Y13    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       15.760ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.760ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (MaxDelay Path 17.000ns)
  Data Path Delay:        1.020ns  (logic 0.419ns (41.083%)  route 0.601ns (58.917%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4                                       0.000     0.000 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
    SLICE_X59Y4          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.601     1.020    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X58Y5          FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.000    17.000    
    SLICE_X58Y5          FDCE (Setup_fdce_C_D)       -0.220    16.780    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         16.780    
                         arrival time                          -1.020    
  -------------------------------------------------------------------
                         slack                                 15.760    

Slack (MET) :             15.815ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (MaxDelay Path 17.000ns)
  Data Path Delay:        0.917ns  (logic 0.419ns (45.689%)  route 0.498ns (54.311%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y2                                       0.000     0.000 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X59Y2          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.498     0.917    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X60Y2          FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.000    17.000    
    SLICE_X60Y2          FDCE (Setup_fdce_C_D)       -0.268    16.732    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.732    
                         arrival time                          -0.917    
  -------------------------------------------------------------------
                         slack                                 15.815    

Slack (MET) :             15.815ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (MaxDelay Path 17.000ns)
  Data Path Delay:        0.917ns  (logic 0.419ns (45.689%)  route 0.498ns (54.311%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y3                                       0.000     0.000 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X59Y3          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.498     0.917    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X60Y3          FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.000    17.000    
    SLICE_X60Y3          FDCE (Setup_fdce_C_D)       -0.268    16.732    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         16.732    
                         arrival time                          -0.917    
  -------------------------------------------------------------------
                         slack                                 15.815    

Slack (MET) :             15.841ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (MaxDelay Path 17.000ns)
  Data Path Delay:        0.889ns  (logic 0.419ns (47.112%)  route 0.470ns (52.888%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6                                       0.000     0.000 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
    SLICE_X59Y6          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.470     0.889    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[7]
    SLICE_X60Y6          FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.000    17.000    
    SLICE_X60Y6          FDCE (Setup_fdce_C_D)       -0.270    16.730    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         16.730    
                         arrival time                          -0.889    
  -------------------------------------------------------------------
                         slack                                 15.841    

Slack (MET) :             15.880ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (MaxDelay Path 17.000ns)
  Data Path Delay:        0.855ns  (logic 0.419ns (49.017%)  route 0.436ns (50.983%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6                                       0.000     0.000 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/C
    SLICE_X59Y6          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.436     0.855    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[9]
    SLICE_X59Y5          FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.000    17.000    
    SLICE_X59Y5          FDCE (Setup_fdce_C_D)       -0.265    16.735    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         16.735    
                         arrival time                          -0.855    
  -------------------------------------------------------------------
                         slack                                 15.880    

Slack (MET) :             15.887ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (MaxDelay Path 17.000ns)
  Data Path Delay:        1.018ns  (logic 0.456ns (44.797%)  route 0.562ns (55.203%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6                                       0.000     0.000 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
    SLICE_X59Y6          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.562     1.018    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[6]
    SLICE_X59Y5          FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.000    17.000    
    SLICE_X59Y5          FDCE (Setup_fdce_C_D)       -0.095    16.905    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         16.905    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                 15.887    

Slack (MET) :             15.952ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/EN_APCLK_LITE_SYNC_GEN.AP_ORGRDY_SYNC_I/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/EN_APCLK_LITE_SYNC_GEN.AP_ORGRDY_SYNC_I/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (MaxDelay Path 17.000ns)
  Data Path Delay:        0.953ns  (logic 0.456ns (47.865%)  route 0.497ns (52.135%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y9                                       0.000     0.000 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/EN_APCLK_LITE_SYNC_GEN.AP_ORGRDY_SYNC_I/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[0]/C
    SLICE_X72Y9          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/EN_APCLK_LITE_SYNC_GEN.AP_ORGRDY_SYNC_I/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[0]/Q
                         net (fo=1, routed)           0.497     0.953    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/EN_APCLK_LITE_SYNC_GEN.AP_ORGRDY_SYNC_I/p_level_in_bus_int[0]
    SLICE_X72Y11         FDRE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/EN_APCLK_LITE_SYNC_GEN.AP_ORGRDY_SYNC_I/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.000    17.000    
    SLICE_X72Y11         FDRE (Setup_fdre_C_D)       -0.095    16.905    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/EN_APCLK_LITE_SYNC_GEN.AP_ORGRDY_SYNC_I/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[0]
  -------------------------------------------------------------------
                         required time                         16.905    
                         arrival time                          -0.953    
  -------------------------------------------------------------------
                         slack                                 15.952    

Slack (MET) :             16.010ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (MaxDelay Path 17.000ns)
  Data Path Delay:        0.897ns  (logic 0.456ns (50.863%)  route 0.441ns (49.137%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6                                       0.000     0.000 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/C
    SLICE_X59Y6          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.441     0.897    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[8]
    SLICE_X60Y6          FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.000    17.000    
    SLICE_X60Y6          FDCE (Setup_fdce_C_D)       -0.093    16.907    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         16.907    
                         arrival time                          -0.897    
  -------------------------------------------------------------------
                         slack                                 16.010    

Slack (MET) :             16.050ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (MaxDelay Path 17.000ns)
  Data Path Delay:        0.903ns  (logic 0.456ns (50.496%)  route 0.447ns (49.504%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4                                       0.000     0.000 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
    SLICE_X59Y4          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.447     0.903    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X58Y5          FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.000    17.000    
    SLICE_X58Y5          FDCE (Setup_fdce_C_D)       -0.047    16.953    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         16.953    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                 16.050    

Slack (MET) :             16.128ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (MaxDelay Path 17.000ns)
  Data Path Delay:        0.825ns  (logic 0.518ns (62.775%)  route 0.307ns (37.225%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y5                                       0.000     0.000 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[10]/C
    SLICE_X62Y5          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           0.307     0.825    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[10]
    SLICE_X62Y4          FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.000    17.000    
    SLICE_X62Y4          FDCE (Setup_fdce_C_D)       -0.047    16.953    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         16.953    
                         arrival time                          -0.825    
  -------------------------------------------------------------------
                         slack                                 16.128    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       15.680ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.680ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (MaxDelay Path 17.000ns)
  Data Path Delay:        1.227ns  (logic 0.456ns (37.175%)  route 0.771ns (62.825%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y28                                      0.000     0.000 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X89Y28         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.771     1.227    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X88Y28         FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.000    17.000    
    SLICE_X88Y28         FDCE (Setup_fdce_C_D)       -0.093    16.907    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         16.907    
                         arrival time                          -1.227    
  -------------------------------------------------------------------
                         slack                                 15.680    

Slack (MET) :             15.795ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/NEW_INTRO.AP_ISCALARSTART_SYNC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/NEW_INTRO.AP_ISCALARSTART_SYNC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (MaxDelay Path 17.000ns)
  Data Path Delay:        1.102ns  (logic 0.456ns (41.378%)  route 0.646ns (58.622%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y19                                      0.000     0.000 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/NEW_INTRO.AP_ISCALARSTART_SYNC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_reg/C
    SLICE_X74Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/NEW_INTRO.AP_ISCALARSTART_SYNC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_reg/Q
                         net (fo=1, routed)           0.646     1.102    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/NEW_INTRO.AP_ISCALARSTART_SYNC_I/p_level_in_int
    SLICE_X75Y19         FDRE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/NEW_INTRO.AP_ISCALARSTART_SYNC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.000    17.000    
    SLICE_X75Y19         FDRE (Setup_fdre_C_D)       -0.103    16.897    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/NEW_INTRO.AP_ISCALARSTART_SYNC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         16.897    
                         arrival time                          -1.102    
  -------------------------------------------------------------------
                         slack                                 15.795    

Slack (MET) :             15.801ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (MaxDelay Path 17.000ns)
  Data Path Delay:        1.152ns  (logic 0.518ns (44.972%)  route 0.634ns (55.028%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y14                                      0.000     0.000 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[10]/C
    SLICE_X86Y14         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           0.634     1.152    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[10]
    SLICE_X86Y13         FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.000    17.000    
    SLICE_X86Y13         FDCE (Setup_fdce_C_D)       -0.047    16.953    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         16.953    
                         arrival time                          -1.152    
  -------------------------------------------------------------------
                         slack                                 15.801    

Slack (MET) :             15.822ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (MaxDelay Path 17.000ns)
  Data Path Delay:        0.910ns  (logic 0.419ns (46.039%)  route 0.491ns (53.961%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y13                                      0.000     0.000 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X81Y13         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.491     0.910    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X80Y13         FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.000    17.000    
    SLICE_X80Y13         FDCE (Setup_fdce_C_D)       -0.268    16.732    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         16.732    
                         arrival time                          -0.910    
  -------------------------------------------------------------------
                         slack                                 15.822    

Slack (MET) :             15.825ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (MaxDelay Path 17.000ns)
  Data Path Delay:        0.907ns  (logic 0.419ns (46.203%)  route 0.488ns (53.797%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y13                                      0.000     0.000 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
    SLICE_X83Y13         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.488     0.907    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X83Y12         FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.000    17.000    
    SLICE_X83Y12         FDCE (Setup_fdce_C_D)       -0.268    16.732    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         16.732    
                         arrival time                          -0.907    
  -------------------------------------------------------------------
                         slack                                 15.825    

Slack (MET) :             15.854ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (MaxDelay Path 17.000ns)
  Data Path Delay:        0.876ns  (logic 0.419ns (47.853%)  route 0.457ns (52.147%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y13                                      0.000     0.000 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/wr_pntr_gc_reg[1]/C
    SLICE_X75Y13         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.457     0.876    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X71Y14         FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.000    17.000    
    SLICE_X71Y14         FDCE (Setup_fdce_C_D)       -0.270    16.730    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.730    
                         arrival time                          -0.876    
  -------------------------------------------------------------------
                         slack                                 15.854    

Slack (MET) :             15.861ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (MaxDelay Path 17.000ns)
  Data Path Delay:        1.044ns  (logic 0.456ns (43.696%)  route 0.588ns (56.304%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y28                                      0.000     0.000 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X89Y28         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.588     1.044    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X88Y28         FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.000    17.000    
    SLICE_X88Y28         FDCE (Setup_fdce_C_D)       -0.095    16.905    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.905    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                 15.861    

Slack (MET) :             15.904ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (MaxDelay Path 17.000ns)
  Data Path Delay:        1.001ns  (logic 0.518ns (51.723%)  route 0.483ns (48.277%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y15                                      0.000     0.000 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
    SLICE_X82Y15         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.483     1.001    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[6]
    SLICE_X83Y15         FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.000    17.000    
    SLICE_X83Y15         FDCE (Setup_fdce_C_D)       -0.095    16.905    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[2].S2S_GEN.IARG_AP_S2S_I/SAME_WIDTH_GEN.FIFO_I/NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         16.905    
                         arrival time                          -1.001    
  -------------------------------------------------------------------
                         slack                                 15.904    

Slack (MET) :             15.938ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (MaxDelay Path 17.000ns)
  Data Path Delay:        1.019ns  (logic 0.518ns (50.810%)  route 0.501ns (49.190%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y27                                      0.000     0.000 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
    SLICE_X90Y27         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.501     1.019    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X90Y26         FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.000    17.000    
    SLICE_X90Y26         FDCE (Setup_fdce_C_D)       -0.043    16.957    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         16.957    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                 15.938    

Slack (MET) :             15.955ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/EN_APCLK_LITE_SYNC_GEN.AP_IRGRQT_SYNC_I/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/EN_APCLK_LITE_SYNC_GEN.AP_IRGRQT_SYNC_I/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (MaxDelay Path 17.000ns)
  Data Path Delay:        0.952ns  (logic 0.456ns (47.884%)  route 0.496ns (52.116%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y19                                      0.000     0.000 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/EN_APCLK_LITE_SYNC_GEN.AP_IRGRQT_SYNC_I/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[1]/C
    SLICE_X70Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/EN_APCLK_LITE_SYNC_GEN.AP_IRGRQT_SYNC_I/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.p_level_in_bus_d1_cdc_from_reg[1]/Q
                         net (fo=1, routed)           0.496     0.952    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/EN_APCLK_LITE_SYNC_GEN.AP_IRGRQT_SYNC_I/p_level_in_bus_int[1]
    SLICE_X72Y19         FDRE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/EN_APCLK_LITE_SYNC_GEN.AP_IRGRQT_SYNC_I/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.000    17.000    
    SLICE_X72Y19         FDRE (Setup_fdre_C_D)       -0.093    16.907    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/EN_APCLK_LITE_SYNC_GEN.AP_IRGRQT_SYNC_I/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d1_cdc_to_reg[1]
  -------------------------------------------------------------------
                         required time                         16.907    
                         arrival time                          -0.952    
  -------------------------------------------------------------------
                         slack                                 15.955    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.924ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 0.419ns (10.469%)  route 3.583ns (89.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 19.658 - 17.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        1.715     3.009    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X76Y25         FDPE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y25         FDPE (Prop_fdpe_C_Q)         0.419     3.428 f  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/Q
                         net (fo=8, routed)           3.583     7.011    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst
    SLICE_X43Y93         FDCE                                         f  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        1.479    19.658    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X43Y93         FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.115    19.773    
                         clock uncertainty           -0.257    19.515    
    SLICE_X43Y93         FDCE (Recov_fdce_C_CLR)     -0.580    18.935    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.935    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                 11.924    

Slack (MET) :             11.924ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 0.419ns (10.469%)  route 3.583ns (89.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 19.658 - 17.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        1.715     3.009    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X76Y25         FDPE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y25         FDPE (Prop_fdpe_C_Q)         0.419     3.428 f  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/Q
                         net (fo=8, routed)           3.583     7.011    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst
    SLICE_X43Y93         FDCE                                         f  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        1.479    19.658    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X43Y93         FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.115    19.773    
                         clock uncertainty           -0.257    19.515    
    SLICE_X43Y93         FDCE (Recov_fdce_C_CLR)     -0.580    18.935    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.935    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                 11.924    

Slack (MET) :             11.924ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/rd_data_vld_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 0.419ns (10.469%)  route 3.583ns (89.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 19.658 - 17.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        1.715     3.009    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X76Y25         FDPE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y25         FDPE (Prop_fdpe_C_Q)         0.419     3.428 f  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/Q
                         net (fo=8, routed)           3.583     7.011    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst
    SLICE_X43Y93         FDCE                                         f  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/rd_data_vld_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        1.479    19.658    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X43Y93         FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/rd_data_vld_reg/C
                         clock pessimism              0.115    19.773    
                         clock uncertainty           -0.257    19.515    
    SLICE_X43Y93         FDCE (Recov_fdce_C_CLR)     -0.580    18.935    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/rd_data_vld_reg
  -------------------------------------------------------------------
                         required time                         18.935    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                 11.924    

Slack (MET) :             11.924ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/wr_resp_vld_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 0.419ns (10.469%)  route 3.583ns (89.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 19.658 - 17.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        1.715     3.009    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X76Y25         FDPE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y25         FDPE (Prop_fdpe_C_Q)         0.419     3.428 f  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/Q
                         net (fo=8, routed)           3.583     7.011    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst
    SLICE_X43Y93         FDCE                                         f  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/wr_resp_vld_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        1.479    19.658    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X43Y93         FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/wr_resp_vld_reg/C
                         clock pessimism              0.115    19.773    
                         clock uncertainty           -0.257    19.515    
    SLICE_X43Y93         FDCE (Recov_fdce_C_CLR)     -0.580    18.935    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/wr_resp_vld_reg
  -------------------------------------------------------------------
                         required time                         18.935    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                 11.924    

Slack (MET) :             13.241ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.456ns (15.005%)  route 2.583ns (84.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 19.719 - 17.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        1.713     3.007    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X70Y25         FDPE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y25         FDPE (Prop_fdpe_C_Q)         0.456     3.463 f  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/Q
                         net (fo=28, routed)          2.583     6.046    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb
    SLICE_X65Y25         FDCE                                         f  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        1.540    19.719    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X65Y25         FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_reg[2]/C
                         clock pessimism              0.230    19.949    
                         clock uncertainty           -0.257    19.692    
    SLICE_X65Y25         FDCE (Recov_fdce_C_CLR)     -0.405    19.287    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_reg[2]
  -------------------------------------------------------------------
                         required time                         19.287    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                 13.241    

Slack (MET) :             13.388ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.456ns (15.752%)  route 2.439ns (84.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 19.722 - 17.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        1.713     3.007    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X70Y25         FDPE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y25         FDPE (Prop_fdpe_C_Q)         0.456     3.463 f  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/Q
                         net (fo=28, routed)          2.439     5.902    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb
    SLICE_X65Y27         FDCE                                         f  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        1.543    19.722    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X65Y27         FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_reg[6]/C
                         clock pessimism              0.230    19.952    
                         clock uncertainty           -0.257    19.695    
    SLICE_X65Y27         FDCE (Recov_fdce_C_CLR)     -0.405    19.290    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_reg[6]
  -------------------------------------------------------------------
                         required time                         19.290    
                         arrival time                          -5.902    
  -------------------------------------------------------------------
                         slack                                 13.388    

Slack (MET) :             13.395ns  (required time - arrival time)
  Source:                 pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.580ns (19.879%)  route 2.338ns (80.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 19.837 - 17.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        1.836     3.130    pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y42          FDRE                                         r  pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.456     3.586 f  pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           1.073     4.659    pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X6Y42          LUT3 (Prop_lut3_I0_O)        0.124     4.783 f  pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.265     6.048    pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X7Y41          FDCE                                         f  pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        1.657    19.837    pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X7Y41          FDCE                                         r  pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.269    20.105    
                         clock uncertainty           -0.257    19.848    
    SLICE_X7Y41          FDCE (Recov_fdce_C_CLR)     -0.405    19.443    pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         19.443    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                 13.395    

Slack (MET) :             13.441ns  (required time - arrival time)
  Source:                 pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.580ns (19.879%)  route 2.338ns (80.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 19.837 - 17.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        1.836     3.130    pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y42          FDRE                                         r  pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.456     3.586 f  pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           1.073     4.659    pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X6Y42          LUT3 (Prop_lut3_I0_O)        0.124     4.783 f  pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.265     6.048    pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X7Y41          FDPE                                         f  pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        1.657    19.837    pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X7Y41          FDPE                                         r  pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.269    20.105    
                         clock uncertainty           -0.257    19.848    
    SLICE_X7Y41          FDPE (Recov_fdpe_C_PRE)     -0.359    19.489    pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         19.489    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                 13.441    

Slack (MET) :             13.671ns  (required time - arrival time)
  Source:                 pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.718ns (26.732%)  route 1.968ns (73.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 19.840 - 17.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        1.756     3.050    pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y44          FDRE                                         r  pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.419     3.469 f  pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.687     4.156    pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X8Y44          LUT3 (Prop_lut3_I1_O)        0.299     4.455 f  pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.281     5.736    pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X3Y47          FDCE                                         f  pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        1.660    19.840    pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y47          FDCE                                         r  pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.230    20.069    
                         clock uncertainty           -0.257    19.812    
    SLICE_X3Y47          FDCE (Recov_fdce_C_CLR)     -0.405    19.407    pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         19.407    
                         arrival time                          -5.736    
  -------------------------------------------------------------------
                         slack                                 13.671    

Slack (MET) :             13.671ns  (required time - arrival time)
  Source:                 pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.718ns (26.732%)  route 1.968ns (73.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 19.840 - 17.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        1.756     3.050    pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y44          FDRE                                         r  pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.419     3.469 f  pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.687     4.156    pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X8Y44          LUT3 (Prop_lut3_I1_O)        0.299     4.455 f  pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.281     5.736    pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X3Y47          FDCE                                         f  pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        1.660    19.840    pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y47          FDCE                                         r  pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.230    20.069    
                         clock uncertainty           -0.257    19.812    
    SLICE_X3Y47          FDCE (Recov_fdce_C_CLR)     -0.405    19.407    pynqz2_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         19.407    
                         arrival time                          -5.736    
  -------------------------------------------------------------------
                         slack                                 13.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/ap_rst_axi_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.apply_sw_length_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.366%)  route 0.177ns (55.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        0.581     0.917    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/m_axis_aclk
    SLICE_X71Y17         FDPE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/ap_rst_axi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y17         FDPE (Prop_fdpe_C_Q)         0.141     1.058 f  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/ap_rst_axi_reg/Q
                         net (fo=4, routed)           0.177     1.234    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/ap_rst_axi
    SLICE_X66Y17         FDCE                                         f  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.apply_sw_length_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        0.845     1.211    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/m_axis_aclk
    SLICE_X66Y17         FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.apply_sw_length_reg/C
                         clock pessimism             -0.263     0.948    
    SLICE_X66Y17         FDCE (Remov_fdce_C_CLR)     -0.067     0.881    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/SAME_WIDTH_GEN.apply_sw_length_reg
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.849%)  route 0.171ns (57.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        0.580     0.916    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/s_axis_aclk
    SLICE_X76Y19         FDPE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y19         FDPE (Prop_fdpe_C_Q)         0.128     1.044 f  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/Q
                         net (fo=14, routed)          0.171     1.214    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]_1
    SLICE_X79Y19         FDCE                                         f  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        0.847     1.213    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[1].wr_stg_inst/s_axis_aclk
    SLICE_X79Y19         FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.284     0.930    
    SLICE_X79Y19         FDCE (Remov_fdce_C_CLR)     -0.146     0.784    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.849%)  route 0.171ns (57.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        0.580     0.916    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/s_axis_aclk
    SLICE_X76Y19         FDPE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y19         FDPE (Prop_fdpe_C_Q)         0.128     1.044 f  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/Q
                         net (fo=14, routed)          0.171     1.214    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]_1
    SLICE_X79Y19         FDCE                                         f  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        0.847     1.213    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[2].wr_stg_inst/s_axis_aclk
    SLICE_X79Y19         FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.284     0.930    
    SLICE_X79Y19         FDCE (Remov_fdce_C_CLR)     -0.146     0.784    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[3].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.849%)  route 0.171ns (57.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        0.580     0.916    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/s_axis_aclk
    SLICE_X76Y19         FDPE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y19         FDPE (Prop_fdpe_C_Q)         0.128     1.044 f  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/Q
                         net (fo=14, routed)          0.171     1.214    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[3].wr_stg_inst/Q_reg_reg[0]_1
    SLICE_X79Y19         FDCE                                         f  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[3].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        0.847     1.213    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[3].wr_stg_inst/s_axis_aclk
    SLICE_X79Y19         FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[3].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.284     0.930    
    SLICE_X79Y19         FDCE (Remov_fdce_C_CLR)     -0.146     0.784    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[3].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[4].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.849%)  route 0.171ns (57.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        0.580     0.916    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/s_axis_aclk
    SLICE_X76Y19         FDPE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y19         FDPE (Prop_fdpe_C_Q)         0.128     1.044 f  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/Q
                         net (fo=14, routed)          0.171     1.214    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[4].wr_stg_inst/Q_reg_reg[0]_1
    SLICE_X79Y19         FDCE                                         f  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[4].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        0.847     1.213    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[4].wr_stg_inst/s_axis_aclk
    SLICE_X79Y19         FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[4].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.284     0.930    
    SLICE_X79Y19         FDCE (Remov_fdce_C_CLR)     -0.146     0.784    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[4].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.849%)  route 0.171ns (57.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        0.580     0.916    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/s_axis_aclk
    SLICE_X76Y19         FDPE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y19         FDPE (Prop_fdpe_C_Q)         0.128     1.044 f  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/Q
                         net (fo=14, routed)          0.171     1.214    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/Q_reg_reg[0]
    SLICE_X79Y19         FDCE                                         f  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        0.847     1.213    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/s_axis_aclk
    SLICE_X79Y19         FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.284     0.930    
    SLICE_X79Y19         FDCE (Remov_fdce_C_CLR)     -0.146     0.784    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.full_n_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.849%)  route 0.171ns (57.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        0.580     0.916    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/s_axis_aclk
    SLICE_X76Y19         FDPE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y19         FDPE (Prop_fdpe_C_Q)         0.128     1.044 f  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/Q
                         net (fo=14, routed)          0.171     1.214    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/Q_reg_reg[0]
    SLICE_X79Y19         FDCE                                         f  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.full_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        0.847     1.213    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/s_axis_aclk
    SLICE_X79Y19         FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.full_n_reg/C
                         clock pessimism             -0.284     0.930    
    SLICE_X79Y19         FDCE (Remov_fdce_C_CLR)     -0.146     0.784    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.full_n_reg
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.wr_gray_ahead_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.849%)  route 0.171ns (57.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        0.580     0.916    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/s_axis_aclk
    SLICE_X76Y19         FDPE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y19         FDPE (Prop_fdpe_C_Q)         0.128     1.044 f  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/Q
                         net (fo=14, routed)          0.171     1.214    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/Q_reg_reg[0]
    SLICE_X79Y19         FDCE                                         f  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.wr_gray_ahead_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        0.847     1.213    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/s_axis_aclk
    SLICE_X79Y19         FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.wr_gray_ahead_reg[0]/C
                         clock pessimism             -0.284     0.930    
    SLICE_X79Y19         FDCE (Remov_fdce_C_CLR)     -0.146     0.784    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.wr_gray_ahead_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.234%)  route 0.175ns (57.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        0.580     0.916    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/s_axis_aclk
    SLICE_X76Y19         FDPE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y19         FDPE (Prop_fdpe_C_Q)         0.128     1.044 f  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/Q
                         net (fo=14, routed)          0.175     1.219    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]_0
    SLICE_X78Y19         FDCE                                         f  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        0.847     1.213    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[1].wr_stg_inst/s_axis_aclk
    SLICE_X78Y19         FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.284     0.930    
    SLICE_X78Y19         FDCE (Remov_fdce_C_CLR)     -0.146     0.784    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.234%)  route 0.175ns (57.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        0.580     0.916    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/s_axis_aclk
    SLICE_X76Y19         FDPE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y19         FDPE (Prop_fdpe_C_Q)         0.128     1.044 f  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/Q
                         net (fo=14, routed)          0.175     1.219    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]_1
    SLICE_X78Y19         FDCE                                         f  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=9405, routed)        0.847     1.213    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[2].wr_stg_inst/s_axis_aclk
    SLICE_X78Y19         FDCE                                         r  pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.284     0.930    
    SLICE_X78Y19         FDCE (Remov_fdce_C_CLR)     -0.146     0.784    pynqz2_i/dtpu_0/inst/axis_accelerator_ada_0/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.435    





