Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/tongjie/ChampSim-master/ipc1_public/server_004.champsimtrace.xz
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000002 cycles: 3233455 heartbeat IPC: 3.09267 cumulative IPC: 3.09267 (Simulation time: 0 hr 0 min 25 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 6572190 heartbeat IPC: 2.99515 cumulative IPC: 3.04313 (Simulation time: 0 hr 0 min 50 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 11689861 heartbeat IPC: 1.95401 cumulative IPC: 2.56633 (Simulation time: 0 hr 1 min 18 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 15440983 heartbeat IPC: 2.66587 cumulative IPC: 2.59051 (Simulation time: 0 hr 1 min 45 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 18674165 heartbeat IPC: 3.09293 cumulative IPC: 2.6775 (Simulation time: 0 hr 2 min 11 sec) 

Warmup complete CPU 0 instructions: 50000003 cycles: 18674165 (Simulation time: 0 hr 2 min 11 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 29554875 heartbeat IPC: 0.919058 cumulative IPC: 0.919058 (Simulation time: 0 hr 2 min 37 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 40006975 heartbeat IPC: 0.956745 cumulative IPC: 0.937523 (Simulation time: 0 hr 3 min 5 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 61804161 heartbeat IPC: 0.458775 cumulative IPC: 0.695572 (Simulation time: 0 hr 3 min 44 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 77722064 heartbeat IPC: 0.628224 cumulative IPC: 0.677416 (Simulation time: 0 hr 4 min 11 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 88717646 heartbeat IPC: 0.909456 cumulative IPC: 0.713842 (Simulation time: 0 hr 4 min 31 sec) 
Finished CPU 0 instructions: 50000000 cycles: 70043481 cumulative IPC: 0.713842 (Simulation time: 0 hr 4 min 31 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.713842 instructions: 50000000 cycles: 70043481
L1D TOTAL     ACCESS:   22189934  HIT:   18118156  MISS:    4071778
L1D LOAD      ACCESS:    8867843  HIT:    6853110  MISS:    2014733
L1D RFO       ACCESS:    4659878  HIT:    4552914  MISS:     106964
L1D PREFETCH  ACCESS:    8662213  HIT:    6712132  MISS:    1950081
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:   19620706  ISSUED:   19379135  USEFUL:     222664  USELESS:    3609739
L1D AVERAGE MISS LATENCY: 22.6508 cycles
L1I TOTAL     ACCESS:   11977290  HIT:   10438907  MISS:    1538383
L1I LOAD      ACCESS:   10669266  HIT:   10015782  MISS:     653484
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    1308024  HIT:     423125  MISS:     884899
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:   32829030  ISSUED:    7564268  USEFUL:     902651  USELESS:     782177
L1I AVERAGE MISS LATENCY: 30.6366 cycles
L2C TOTAL     ACCESS:    7294839  HIT:    6267003  MISS:    1027836
L2C LOAD      ACCESS:    2630537  HIT:    2093817  MISS:     536720
L2C RFO       ACCESS:     105765  HIT:      56946  MISS:      48819
L2C PREFETCH  ACCESS:    4313490  HIT:    3872684  MISS:     440806
L2C WRITEBACK ACCESS:     245047  HIT:     243556  MISS:       1491
L2C PREFETCH  REQUESTED:   11692936  ISSUED:   10637937  USEFUL:      91824  USELESS:     788283
L2C AVERAGE MISS LATENCY: 52.6152 cycles
LLC TOTAL     ACCESS:    2642760  HIT:    2408810  MISS:     233950
LLC LOAD      ACCESS:     527754  HIT:     464724  MISS:      63030
LLC RFO       ACCESS:      48814  HIT:      33316  MISS:      15498
LLC PREFETCH  ACCESS:    1925286  HIT:    1770190  MISS:     155096
LLC WRITEBACK ACCESS:     140906  HIT:     140580  MISS:        326
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      67907  USELESS:     219264
LLC AVERAGE MISS LATENCY: 165.133 cycles
Major fault: 0 Minor fault: 7592
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      47971  ROW_BUFFER_MISS:     185633
 DBUS_CONGESTED:      88861
 WQ ROW_BUFFER_HIT:      11270  ROW_BUFFER_MISS:      43775  FULL:          0

 AVG_CONGESTED_CYCLE: 5

CPU 0 Branch Prediction Accuracy: 98.1603% MPKI: 3.89124 Average ROB Occupancy at Mispredict: 51.8224

Branch types
NOT_BRANCH: 39423755 78.8475%
BRANCH_DIRECT_JUMP: 551642 1.10328%
BRANCH_INDIRECT: 139368 0.278736%
BRANCH_CONDITIONAL: 7920858 15.8417%
BRANCH_DIRECT_CALL: 776072 1.55214%
BRANCH_INDIRECT_CALL: 194644 0.389288%
BRANCH_RETURN: 993311 1.98662%
BRANCH_OTHER: 0 0%

