Fitter report for acm1030_sdram_usb
Fri Jul 07 13:12:02 2023
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. Bidir Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. PLL Summary
 18. PLL Usage
 19. I/O Assignment Warnings
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. |uart_scope|DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|ALTSYNCRAM
 28. Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Fri Jul 07 13:12:02 2023           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                      ; acm1030_sdram_usb                               ;
; Top-level Entity Name              ; uart_scope                                      ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE10F17C8                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 2,770 / 10,320 ( 27 % )                         ;
;     Total combinational functions  ; 1,912 / 10,320 ( 19 % )                         ;
;     Dedicated logic registers      ; 2,072 / 10,320 ( 20 % )                         ;
; Total registers                    ; 2072                                            ;
; Total pins                         ; 94 / 180 ( 52 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 196,608 / 423,936 ( 46 % )                      ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                                  ;
; Total PLLs                         ; 1 / 2 ( 50 % )                                  ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE10F17C8                          ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.15        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.0%      ;
;     Processor 3            ;   3.0%      ;
;     Processor 4            ;   2.9%      ;
;     Processor 5            ;   2.9%      ;
;     Processor 6            ;   2.8%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 4308 ) ; 0.00 % ( 0 / 4308 )        ; 0.00 % ( 0 / 4308 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 4308 ) ; 0.00 % ( 0 / 4308 )        ; 0.00 % ( 0 / 4308 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 2837 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 216 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 1251 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 4 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in F:/ARM_FPGA/AC609_acm1030_sdram_usb/output_files/acm1030_sdram_usb.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 2,770 / 10,320 ( 27 % )    ;
;     -- Combinational with no register       ; 698                        ;
;     -- Register only                        ; 858                        ;
;     -- Combinational with a register        ; 1214                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 659                        ;
;     -- 3 input functions                    ; 549                        ;
;     -- <=2 input functions                  ; 704                        ;
;     -- Register only                        ; 858                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 1310                       ;
;     -- arithmetic mode                      ; 602                        ;
;                                             ;                            ;
; Total registers*                            ; 2,072 / 11,172 ( 19 % )    ;
;     -- Dedicated logic registers            ; 2,072 / 10,320 ( 20 % )    ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 246 / 645 ( 38 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 94 / 180 ( 52 % )          ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )             ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; M9Ks                                        ; 24 / 46 ( 52 % )           ;
; Total block memory bits                     ; 196,608 / 423,936 ( 46 % ) ;
; Total block memory implementation bits      ; 221,184 / 423,936 ( 52 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )             ;
; PLLs                                        ; 1 / 2 ( 50 % )             ;
; Global signals                              ; 10                         ;
;     -- Global clocks                        ; 10 / 10 ( 100 % )          ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 7.1% / 6.9% / 7.3%         ;
; Peak interconnect usage (total/H/V)         ; 13.0% / 12.7% / 13.4%      ;
; Maximum fan-out                             ; 748                        ;
; Highest non-global fan-out                  ; 748                        ;
; Total fan-out                               ; 14137                      ;
; Average fan-out                             ; 2.92                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                  ;
+---------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub     ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                  ; Low                            ; Low                            ;
;                                             ;                       ;                      ;                                ;                                ;
; Total logic elements                        ; 1739 / 10320 ( 17 % ) ; 147 / 10320 ( 1 % )  ; 884 / 10320 ( 9 % )            ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 510                   ; 56                   ; 132                            ; 0                              ;
;     -- Register only                        ; 420                   ; 22                   ; 416                            ; 0                              ;
;     -- Combinational with a register        ; 809                   ; 69                   ; 336                            ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                      ;                                ;                                ;
;     -- 4 input functions                    ; 412                   ; 54                   ; 193                            ; 0                              ;
;     -- 3 input functions                    ; 370                   ; 36                   ; 143                            ; 0                              ;
;     -- <=2 input functions                  ; 537                   ; 35                   ; 132                            ; 0                              ;
;     -- Register only                        ; 420                   ; 22                   ; 416                            ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Logic elements by mode                      ;                       ;                      ;                                ;                                ;
;     -- normal mode                          ; 811                   ; 117                  ; 382                            ; 0                              ;
;     -- arithmetic mode                      ; 508                   ; 8                    ; 86                             ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Total registers                             ; 1229                  ; 91                   ; 752                            ; 0                              ;
;     -- Dedicated logic registers            ; 1229 / 10320 ( 12 % ) ; 91 / 10320 ( < 1 % ) ; 752 / 10320 ( 7 % )            ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                    ; 0                              ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Total LABs:  partially or completely used   ; 155 / 645 ( 24 % )    ; 14 / 645 ( 2 % )     ; 89 / 645 ( 14 % )              ; 0 / 645 ( 0 % )                ;
;                                             ;                       ;                      ;                                ;                                ;
; Virtual pins                                ; 0                     ; 0                    ; 0                              ; 0                              ;
; I/O pins                                    ; 94                    ; 0                    ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )        ; 0 / 46 ( 0 % )       ; 0 / 46 ( 0 % )                 ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 65536                 ; 0                    ; 131072                         ; 0                              ;
; Total RAM block bits                        ; 73728                 ; 0                    ; 147456                         ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )                  ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 8 / 46 ( 17 % )       ; 0 / 46 ( 0 % )       ; 16 / 46 ( 34 % )               ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 6 / 12 ( 50 % )       ; 0 / 12 ( 0 % )       ; 1 / 12 ( 8 % )                 ; 3 / 12 ( 25 % )                ;
;                                             ;                       ;                      ;                                ;                                ;
; Connections                                 ;                       ;                      ;                                ;                                ;
;     -- Input Connections                    ; 744                   ; 134                  ; 1046                           ; 1                              ;
;     -- Registered Input Connections         ; 703                   ; 101                  ; 816                            ; 0                              ;
;     -- Output Connections                   ; 1009                  ; 171                  ; 34                             ; 711                            ;
;     -- Registered Output Connections        ; 16                    ; 171                  ; 0                              ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Internal Connections                        ;                       ;                      ;                                ;                                ;
;     -- Total Connections                    ; 9887                  ; 873                  ; 4542                           ; 716                            ;
;     -- Registered Connections               ; 4039                  ; 631                  ; 2480                           ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; External Connections                        ;                       ;                      ;                                ;                                ;
;     -- Top                                  ; 64                    ; 123                  ; 854                            ; 712                            ;
;     -- sld_hub:auto_hub                     ; 123                   ; 20                   ; 162                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 854                   ; 162                  ; 64                             ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 712                   ; 0                    ; 0                              ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Partition Interface                         ;                       ;                      ;                                ;                                ;
;     -- Input Ports                          ; 21                    ; 45                   ; 165                            ; 1                              ;
;     -- Output Ports                         ; 45                    ; 62                   ; 79                             ; 4                              ;
;     -- Bidir Ports                          ; 32                    ; 0                    ; 0                              ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Registered Ports                            ;                       ;                      ;                                ;                                ;
;     -- Registered Input Ports               ; 0                     ; 4                    ; 37                             ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 29                   ; 65                             ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Port Connectivity                           ;                       ;                      ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                    ; 12                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 28                   ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                    ; 20                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                    ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 25                   ; 36                             ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 30                   ; 50                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 29                   ; 67                             ; 0                              ;
+---------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; ADC_DOUT[0] ; B14   ; 7        ; 28           ; 24           ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; ADC_DOUT[1] ; B16   ; 6        ; 34           ; 18           ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; ADC_DOUT[2] ; C15   ; 6        ; 34           ; 20           ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; ADC_DOUT[3] ; C16   ; 6        ; 34           ; 20           ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; ADC_DOUT[4] ; D15   ; 6        ; 34           ; 19           ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; ADC_DOUT[5] ; D16   ; 6        ; 34           ; 19           ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; ADC_DOUT[6] ; F15   ; 6        ; 34           ; 18           ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; ADC_DOUT[7] ; F16   ; 6        ; 34           ; 18           ; 21           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; Clk         ; E1    ; 1        ; 0            ; 11           ; 7            ; 720                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; Key_in[0]   ; M1    ; 2        ; 0            ; 11           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; Key_in[1]   ; M2    ; 2        ; 0            ; 11           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; Rs232_Rx    ; D4    ; 1        ; 0            ; 23           ; 0            ; 17                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; Rst_n       ; N1    ; 2        ; 0            ; 7            ; 21           ; 748                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; fx2_flagb   ; K1    ; 2        ; 0            ; 8            ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; fx2_flagc   ; G1    ; 1        ; 0            ; 18           ; 21           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; fx2_ifclk   ; N8    ; 3        ; 16           ; 0            ; 21           ; 242                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; in_a        ; R6    ; 3        ; 11           ; 0            ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 2.5 V        ; --                        ; User                 ; no        ;
; in_b        ; T6    ; 3        ; 11           ; 0            ; 14           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 2.5 V        ; --                        ; User                 ; no        ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_SCLK       ; G15   ; 6        ; 34           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DIN[0]     ; A15   ; 7        ; 21           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DIN[1]     ; B13   ; 7        ; 30           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DIN[2]     ; A14   ; 7        ; 28           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DIN[3]     ; F11   ; 7        ; 23           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DIN[4]     ; G11   ; 6        ; 34           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DIN[5]     ; F13   ; 6        ; 34           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DIN[6]     ; F14   ; 6        ; 34           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DIN[7]     ; D14   ; 7        ; 32           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_SCLK       ; F10   ; 7        ; 23           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Rs232_Tx       ; C3    ; 8        ; 1            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; fx2_clear      ; J1    ; 2        ; 0            ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; fx2_faddr[0]   ; F2    ; 1        ; 0            ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; fx2_faddr[1]   ; B1    ; 1        ; 0            ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; fx2_pkt_end    ; C2    ; 1        ; 0            ; 22           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; fx2_slcs       ; B3    ; 8        ; 3            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; fx2_sloe       ; G2    ; 1        ; 0            ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; fx2_slrd       ; M8    ; 3        ; 13           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; fx2_slwr       ; M7    ; 3        ; 9            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[0]         ; R1    ; 2        ; 0            ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[1]         ; P2    ; 2        ; 0            ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[0]  ; F9    ; 7        ; 23           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[10] ; D11   ; 7        ; 32           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[11] ; B9    ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[12] ; A9    ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[1]  ; D12   ; 7        ; 30           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[2]  ; C14   ; 7        ; 32           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[3]  ; E11   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[4]  ; A13   ; 7        ; 30           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[5]  ; B12   ; 7        ; 25           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[6]  ; A12   ; 7        ; 25           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[7]  ; A11   ; 7        ; 25           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[8]  ; B10   ; 7        ; 21           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[9]  ; A10   ; 7        ; 21           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[0]    ; E10   ; 7        ; 28           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[1]    ; C11   ; 7        ; 23           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cas_n    ; E9    ; 7        ; 18           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cke      ; E8    ; 8        ; 13           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_clk      ; A8    ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cs_n     ; D9    ; 7        ; 18           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[0]   ; F8    ; 8        ; 13           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[1]   ; B8    ; 8        ; 16           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ras_n    ; C9    ; 7        ; 18           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_we_n     ; F7    ; 8        ; 11           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                      ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------------+
; fx2_fdata[0]  ; N6    ; 3        ; 7            ; 0            ; 14           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; rw_switch~0 (inverted)                                                                   ;
; fx2_fdata[10] ; A3    ; 8        ; 3            ; 24           ; 14           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; rw_switch~0 (inverted)                                                                   ;
; fx2_fdata[11] ; L6    ; 2        ; 0            ; 9            ; 7            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; rw_switch~0 (inverted)                                                                   ;
; fx2_fdata[12] ; N3    ; 3        ; 1            ; 0            ; 21           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; rw_switch~0 (inverted)                                                                   ;
; fx2_fdata[13] ; L3    ; 2        ; 0            ; 7            ; 0            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; rw_switch~0 (inverted)                                                                   ;
; fx2_fdata[14] ; L4    ; 2        ; 0            ; 6            ; 21           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; rw_switch~0 (inverted)                                                                   ;
; fx2_fdata[15] ; K5    ; 2        ; 0            ; 6            ; 14           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; rw_switch~0 (inverted)                                                                   ;
; fx2_fdata[1]  ; P6    ; 3        ; 7            ; 0            ; 0            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; rw_switch~0 (inverted)                                                                   ;
; fx2_fdata[2]  ; N5    ; 3        ; 7            ; 0            ; 21           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; rw_switch~0 (inverted)                                                                   ;
; fx2_fdata[3]  ; M6    ; 3        ; 7            ; 0            ; 7            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; rw_switch~0 (inverted)                                                                   ;
; fx2_fdata[4]  ; L2    ; 2        ; 0            ; 8            ; 14           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; rw_switch~0 (inverted)                                                                   ;
; fx2_fdata[5]  ; P3    ; 3        ; 1            ; 0            ; 14           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; rw_switch~0 (inverted)                                                                   ;
; fx2_fdata[6]  ; K2    ; 2        ; 0            ; 8            ; 0            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; rw_switch~0 (inverted)                                                                   ;
; fx2_fdata[7]  ; L1    ; 2        ; 0            ; 8            ; 21           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; rw_switch~0 (inverted)                                                                   ;
; fx2_fdata[8]  ; A2    ; 8        ; 5            ; 24           ; 0            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; rw_switch~0 (inverted)                                                                   ;
; fx2_fdata[9]  ; L7    ; 3        ; 11           ; 0            ; 7            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; rw_switch~0 (inverted)                                                                   ;
; sdram_dq[0]   ; F6    ; 8        ; 11           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Wr_data_vaild (inverted) ;
; sdram_dq[10]  ; A6    ; 8        ; 9            ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Wr_data_vaild (inverted) ;
; sdram_dq[11]  ; B6    ; 8        ; 9            ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Wr_data_vaild (inverted) ;
; sdram_dq[12]  ; A5    ; 8        ; 7            ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Wr_data_vaild (inverted) ;
; sdram_dq[13]  ; B5    ; 8        ; 5            ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Wr_data_vaild (inverted) ;
; sdram_dq[14]  ; A4    ; 8        ; 5            ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Wr_data_vaild (inverted) ;
; sdram_dq[15]  ; B4    ; 8        ; 5            ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Wr_data_vaild (inverted) ;
; sdram_dq[1]   ; D5    ; 8        ; 3            ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Wr_data_vaild (inverted) ;
; sdram_dq[2]   ; D6    ; 8        ; 3            ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Wr_data_vaild (inverted) ;
; sdram_dq[3]   ; C6    ; 8        ; 9            ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Wr_data_vaild (inverted) ;
; sdram_dq[4]   ; E6    ; 8        ; 7            ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Wr_data_vaild (inverted) ;
; sdram_dq[5]   ; D8    ; 8        ; 13           ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Wr_data_vaild (inverted) ;
; sdram_dq[6]   ; C8    ; 8        ; 13           ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Wr_data_vaild (inverted) ;
; sdram_dq[7]   ; E7    ; 8        ; 7            ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Wr_data_vaild (inverted) ;
; sdram_dq[8]   ; A7    ; 8        ; 11           ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Wr_data_vaild (inverted) ;
; sdram_dq[9]   ; B7    ; 8        ; 11           ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Wr_data_vaild (inverted) ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                             ;
+----------+-----------------------+------------------------+---------------------+---------------------------+
; Location ; Pin Name              ; Reserved As            ; User Signal Name    ; Pin Type                  ;
+----------+-----------------------+------------------------+---------------------+---------------------------+
; F4       ; nSTATUS               ; -                      ; -                   ; Dedicated Programming Pin ;
; H5       ; nCONFIG               ; -                      ; -                   ; Dedicated Programming Pin ;
; H4       ; TDI                   ; -                      ; altera_reserved_tdi ; JTAG Pin                  ;
; H3       ; TCK                   ; -                      ; altera_reserved_tck ; JTAG Pin                  ;
; J5       ; TMS                   ; -                      ; altera_reserved_tms ; JTAG Pin                  ;
; J4       ; TDO                   ; -                      ; altera_reserved_tdo ; JTAG Pin                  ;
; J3       ; nCE                   ; -                      ; -                   ; Dedicated Programming Pin ;
; H14      ; CONF_DONE             ; -                      ; -                   ; Dedicated Programming Pin ;
; H13      ; MSEL0                 ; -                      ; -                   ; Dedicated Programming Pin ;
; H12      ; MSEL1                 ; -                      ; -                   ; Dedicated Programming Pin ;
; G12      ; MSEL2                 ; -                      ; -                   ; Dedicated Programming Pin ;
; G12      ; MSEL3                 ; -                      ; -                   ; Dedicated Programming Pin ;
; G15      ; DIFFIO_R4p, CRC_ERROR ; Use as regular IO      ; ADC_SCLK            ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R3n, nCEO      ; Use as programming pin ; ADC_DOUT[7]         ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R3p, CLKUSR    ; Use as regular IO      ; ADC_DOUT[6]         ; Dual Purpose Pin          ;
; E8       ; DIFFIO_T10n, DATA2    ; Use as regular IO      ; sdram_cke           ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T10p, DATA3    ; Use as regular IO      ; sdram_dqm[0]        ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T9p, DATA4     ; Use as regular IO      ; sdram_dq[9]         ; Dual Purpose Pin          ;
; E7       ; DATA5                 ; Use as regular IO      ; sdram_dq[7]         ; Dual Purpose Pin          ;
; E6       ; DATA6                 ; Use as regular IO      ; sdram_dq[4]         ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T6n, DATA7     ; Use as regular IO      ; sdram_dq[12]        ; Dual Purpose Pin          ;
+----------+-----------------------+------------------------+---------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 7 / 17 ( 41 % )  ; 2.5V          ; --           ;
; 2        ; 14 / 19 ( 74 % ) ; 2.5V          ; --           ;
; 3        ; 12 / 26 ( 46 % ) ; 2.5V          ; --           ;
; 4        ; 0 / 27 ( 0 % )   ; 2.5V          ; --           ;
; 5        ; 0 / 25 ( 0 % )   ; 2.5V          ; --           ;
; 6        ; 11 / 14 ( 79 % ) ; 2.5V          ; --           ;
; 7        ; 25 / 26 ( 96 % ) ; 2.5V          ; --           ;
; 8        ; 25 / 26 ( 96 % ) ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                              ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; fx2_fdata[8]                    ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 200        ; 8        ; fx2_fdata[10]                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 196        ; 8        ; sdram_dq[14]                    ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 192        ; 8        ; sdram_dq[12]                    ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 188        ; 8        ; sdram_dq[10]                    ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 183        ; 8        ; sdram_dq[8]                     ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 177        ; 8        ; sdram_clk                       ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 175        ; 7        ; sdram_addr[12]                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 168        ; 7        ; sdram_addr[9]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 161        ; 7        ; sdram_addr[7]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 159        ; 7        ; sdram_addr[6]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 153        ; 7        ; sdram_addr[4]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 155        ; 7        ; DAC_DIN[2]                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 167        ; 7        ; DAC_DIN[0]                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; fx2_faddr[1]                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; fx2_slcs                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 197        ; 8        ; sdram_dq[15]                    ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 195        ; 8        ; sdram_dq[13]                    ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 189        ; 8        ; sdram_dq[11]                    ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 184        ; 8        ; sdram_dq[9]                     ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 178        ; 8        ; sdram_dqm[1]                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ; 176        ; 7        ; sdram_addr[11]                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 169        ; 7        ; sdram_addr[8]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 162        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 160        ; 7        ; sdram_addr[5]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 154        ; 7        ; DAC_DIN[1]                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 156        ; 7        ; ADC_DOUT[0]                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; ADC_DOUT[1]                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C2       ; 4          ; 1        ; fx2_pkt_end                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 202        ; 8        ; Rs232_Tx                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; sdram_dq[3]                     ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; sdram_dq[6]                     ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 172        ; 7        ; sdram_ras_n                     ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; sdram_ba[1]                     ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; sdram_addr[2]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 147        ; 6        ; ADC_DOUT[2]                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C16      ; 146        ; 6        ; ADC_DOUT[3]                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; Rs232_Rx                        ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D5       ; 198        ; 8        ; sdram_dq[1]                     ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D6       ; 199        ; 8        ; sdram_dq[2]                     ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; sdram_dq[5]                     ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D9       ; 173        ; 7        ; sdram_cs_n                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; sdram_addr[10]                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 152        ; 7        ; sdram_addr[1]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; DAC_DIN[7]                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 144        ; 6        ; ADC_DOUT[4]                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D16      ; 143        ; 6        ; ADC_DOUT[5]                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 24         ; 1        ; Clk                             ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; sdram_dq[4]                     ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E7       ; 190        ; 8        ; sdram_dq[7]                     ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E8       ; 181        ; 8        ; sdram_cke                       ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E9       ; 174        ; 7        ; sdram_cas_n                     ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E10      ; 158        ; 7        ; sdram_ba[0]                     ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ; 157        ; 7        ; sdram_addr[3]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 11         ; 1        ; fx2_faddr[0]                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; sdram_dq[0]                     ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F7       ; 186        ; 8        ; sdram_we_n                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F8       ; 182        ; 8        ; sdram_dqm[0]                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F9       ; 165        ; 7        ; sdram_addr[0]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F10      ; 164        ; 7        ; DAC_SCLK                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F11      ; 166        ; 7        ; DAC_DIN[3]                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F12      ;            ; --       ; VCCA2                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; DAC_DIN[5]                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F14      ; 142        ; 6        ; DAC_DIN[6]                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F15      ; 140        ; 6        ; ADC_DOUT[6]                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F16      ; 139        ; 6        ; ADC_DOUT[7]                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 14         ; 1        ; fx2_flagc                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ; 13         ; 1        ; fx2_sloe                        ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; DAC_DIN[4]                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G12      ; 132        ; 6        ; ^MSEL2                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; ADC_SCLK                        ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; On           ;
; H2       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H3       ; 19         ; 1        ; altera_reserved_tck             ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 18         ; 1        ; altera_reserved_tdi             ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 17         ; 1        ; ^nCONFIG                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; fx2_clear                       ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; altera_reserved_tdo             ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 20         ; 1        ; altera_reserved_tms             ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J12      ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 124        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 33         ; 2        ; fx2_flagb                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K2       ; 32         ; 2        ; fx2_fdata[6]                    ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; fx2_fdata[15]                   ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 87         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 110        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 105        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 35         ; 2        ; fx2_fdata[7]                    ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 34         ; 2        ; fx2_fdata[4]                    ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 36         ; 2        ; fx2_fdata[13]                   ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 40         ; 2        ; fx2_fdata[14]                   ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; fx2_fdata[11]                   ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L7       ; 65         ; 3        ; fx2_fdata[9]                    ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 114        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 116        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 115        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 26         ; 2        ; Key_in[0]                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 25         ; 2        ; Key_in[1]                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; fx2_fdata[3]                    ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M7       ; 59         ; 3        ; fx2_slwr                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M8       ; 69         ; 3        ; fx2_slrd                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M9       ; 78         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; Rst_n                           ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; fx2_fdata[12]                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; fx2_fdata[2]                    ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N6       ; 56         ; 3        ; fx2_fdata[0]                    ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; fx2_ifclk                       ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N9       ; 79         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N14      ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 112        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 111        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; led[1]                          ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 46         ; 3        ; fx2_fdata[5]                    ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; fx2_fdata[1]                    ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 108        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 42         ; 2        ; led[0]                          ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 63         ; 3        ; in_a                            ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; On           ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R9       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 85         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 91         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 64         ; 3        ; in_b                            ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; On           ;
; T7       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 81         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 86         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 92         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 95         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                    ;
+-------------------------------+----------------------------------------------------------------+
; Name                          ; pll:pll|altpll:altpll_component|pll_altpll:auto_generated|pll1 ;
+-------------------------------+----------------------------------------------------------------+
; SDC pin name                  ; pll|altpll_component|auto_generated|pll1                       ;
; PLL mode                      ; Normal                                                         ;
; Compensate clock              ; clock0                                                         ;
; Compensated input/output pins ; --                                                             ;
; Switchover type               ; --                                                             ;
; Input frequency 0             ; 50.0 MHz                                                       ;
; Input frequency 1             ; --                                                             ;
; Nominal PFD frequency         ; 50.0 MHz                                                       ;
; Nominal VCO frequency         ; 600.0 MHz                                                      ;
; VCO post scale K counter      ; 2                                                              ;
; VCO frequency control         ; Auto                                                           ;
; VCO phase shift step          ; 208 ps                                                         ;
; VCO multiply                  ; --                                                             ;
; VCO divide                    ; --                                                             ;
; Freq min lock                 ; 25.0 MHz                                                       ;
; Freq max lock                 ; 54.18 MHz                                                      ;
; M VCO Tap                     ; 4                                                              ;
; M Initial                     ; 3                                                              ;
; M value                       ; 12                                                             ;
; N value                       ; 1                                                              ;
; Charge pump current           ; setting 1                                                      ;
; Loop filter resistance        ; setting 27                                                     ;
; Loop filter capacitance       ; setting 0                                                      ;
; Bandwidth                     ; 680 kHz to 980 kHz                                             ;
; Bandwidth type                ; Medium                                                         ;
; Real time reconfigurable      ; Off                                                            ;
; Scan chain MIF file           ; --                                                             ;
; Preserve PLL counter order    ; Off                                                            ;
; PLL location                  ; PLL_1                                                          ;
; Inclk0 signal                 ; Clk                                                            ;
; Inclk1 signal                 ; --                                                             ;
; Inclk0 signal type            ; Dedicated Pin                                                  ;
; Inclk1 signal type            ; --                                                             ;
+-------------------------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------+
; Name                                                                       ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift     ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                    ;
+----------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------+
; pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)        ; 7.50 (208 ps)    ; 50/50      ; C0      ; 6             ; 3/3 Even   ; --            ; 3       ; 4       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 2    ; 1   ; 100.0 MHz        ; -150 (-4167 ps) ; 7.50 (208 ps)    ; 50/50      ; C2      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; clock2       ; 1    ; 1   ; 50.0 MHz         ; 0 (0 ps)        ; 3.75 (208 ps)    ; 50/50      ; C1      ; 12            ; 6/6 Even   ; --            ; 3       ; 4       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
+----------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------+


+-------------------------------------------------------+
; I/O Assignment Warnings                               ;
+----------------+--------------------------------------+
; Pin Name       ; Reason                               ;
+----------------+--------------------------------------+
; Rs232_Tx       ; Missing drive strength and slew rate ;
; led[0]         ; Incomplete set of assignments        ;
; led[1]         ; Incomplete set of assignments        ;
; ADC_SCLK       ; Missing drive strength and slew rate ;
; sdram_clk      ; Incomplete set of assignments        ;
; sdram_cke      ; Incomplete set of assignments        ;
; sdram_cs_n     ; Incomplete set of assignments        ;
; sdram_we_n     ; Incomplete set of assignments        ;
; sdram_cas_n    ; Incomplete set of assignments        ;
; sdram_ras_n    ; Incomplete set of assignments        ;
; sdram_dqm[0]   ; Incomplete set of assignments        ;
; sdram_dqm[1]   ; Incomplete set of assignments        ;
; sdram_ba[0]    ; Incomplete set of assignments        ;
; sdram_ba[1]    ; Incomplete set of assignments        ;
; sdram_addr[0]  ; Incomplete set of assignments        ;
; sdram_addr[1]  ; Incomplete set of assignments        ;
; sdram_addr[2]  ; Incomplete set of assignments        ;
; sdram_addr[3]  ; Incomplete set of assignments        ;
; sdram_addr[4]  ; Incomplete set of assignments        ;
; sdram_addr[5]  ; Incomplete set of assignments        ;
; sdram_addr[6]  ; Incomplete set of assignments        ;
; sdram_addr[7]  ; Incomplete set of assignments        ;
; sdram_addr[8]  ; Incomplete set of assignments        ;
; sdram_addr[9]  ; Incomplete set of assignments        ;
; sdram_addr[10] ; Incomplete set of assignments        ;
; sdram_addr[11] ; Incomplete set of assignments        ;
; sdram_addr[12] ; Incomplete set of assignments        ;
; fx2_clear      ; Incomplete set of assignments        ;
; fx2_faddr[0]   ; Incomplete set of assignments        ;
; fx2_faddr[1]   ; Incomplete set of assignments        ;
; fx2_sloe       ; Incomplete set of assignments        ;
; fx2_slwr       ; Incomplete set of assignments        ;
; fx2_slrd       ; Incomplete set of assignments        ;
; fx2_pkt_end    ; Incomplete set of assignments        ;
; fx2_slcs       ; Incomplete set of assignments        ;
; DAC_DIN[0]     ; Missing drive strength and slew rate ;
; DAC_DIN[1]     ; Missing drive strength and slew rate ;
; DAC_DIN[2]     ; Missing drive strength and slew rate ;
; DAC_DIN[3]     ; Missing drive strength and slew rate ;
; DAC_DIN[4]     ; Missing drive strength and slew rate ;
; DAC_DIN[5]     ; Missing drive strength and slew rate ;
; DAC_DIN[6]     ; Missing drive strength and slew rate ;
; DAC_DIN[7]     ; Missing drive strength and slew rate ;
; DAC_SCLK       ; Missing drive strength and slew rate ;
; sdram_dq[0]    ; Incomplete set of assignments        ;
; sdram_dq[1]    ; Incomplete set of assignments        ;
; sdram_dq[2]    ; Incomplete set of assignments        ;
; sdram_dq[3]    ; Incomplete set of assignments        ;
; sdram_dq[4]    ; Incomplete set of assignments        ;
; sdram_dq[5]    ; Incomplete set of assignments        ;
; sdram_dq[6]    ; Incomplete set of assignments        ;
; sdram_dq[7]    ; Incomplete set of assignments        ;
; sdram_dq[8]    ; Incomplete set of assignments        ;
; sdram_dq[9]    ; Incomplete set of assignments        ;
; sdram_dq[10]   ; Incomplete set of assignments        ;
; sdram_dq[11]   ; Incomplete set of assignments        ;
; sdram_dq[12]   ; Incomplete set of assignments        ;
; sdram_dq[13]   ; Incomplete set of assignments        ;
; sdram_dq[14]   ; Incomplete set of assignments        ;
; sdram_dq[15]   ; Incomplete set of assignments        ;
; fx2_fdata[0]   ; Incomplete set of assignments        ;
; fx2_fdata[1]   ; Incomplete set of assignments        ;
; fx2_fdata[2]   ; Incomplete set of assignments        ;
; fx2_fdata[3]   ; Incomplete set of assignments        ;
; fx2_fdata[4]   ; Incomplete set of assignments        ;
; fx2_fdata[5]   ; Incomplete set of assignments        ;
; fx2_fdata[6]   ; Incomplete set of assignments        ;
; fx2_fdata[7]   ; Incomplete set of assignments        ;
; fx2_fdata[8]   ; Incomplete set of assignments        ;
; fx2_fdata[9]   ; Incomplete set of assignments        ;
; fx2_fdata[10]  ; Incomplete set of assignments        ;
; fx2_fdata[11]  ; Incomplete set of assignments        ;
; fx2_fdata[12]  ; Incomplete set of assignments        ;
; fx2_fdata[13]  ; Incomplete set of assignments        ;
; fx2_fdata[14]  ; Incomplete set of assignments        ;
; fx2_fdata[15]  ; Incomplete set of assignments        ;
; fx2_flagb      ; Incomplete set of assignments        ;
; fx2_flagc      ; Incomplete set of assignments        ;
; fx2_ifclk      ; Incomplete set of assignments        ;
; in_a           ; Incomplete set of assignments        ;
; in_b           ; Incomplete set of assignments        ;
+----------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                    ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |uart_scope                                                                                                                             ; 2770 (2)    ; 2072 (0)                  ; 0 (0)         ; 196608      ; 24   ; 0            ; 0       ; 0         ; 94   ; 0            ; 698 (2)      ; 858 (0)           ; 1214 (1)         ; |uart_scope                                                                                                                                                                                                                                                                                                                                            ; uart_scope                        ; work         ;
;    |CMD:CMD|                                                                                                                            ; 61 (61)     ; 56 (56)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 42 (42)           ; 17 (17)          ; |uart_scope|CMD:CMD                                                                                                                                                                                                                                                                                                                                    ; CMD                               ; work         ;
;    |DDS:DDS|                                                                                                                            ; 152 (76)    ; 123 (62)                  ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (12)      ; 35 (35)           ; 91 (29)          ; |uart_scope|DDS:DDS                                                                                                                                                                                                                                                                                                                                    ; DDS                               ; work         ;
;       |DDS_Module:DDS_Module|                                                                                                           ; 76 (76)     ; 61 (61)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 62 (62)          ; |uart_scope|DDS:DDS|DDS_Module:DDS_Module                                                                                                                                                                                                                                                                                                              ; DDS_Module                        ; work         ;
;          |ddsrom:ddsrom|                                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |uart_scope|DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom                                                                                                                                                                                                                                                                                                ; ddsrom                            ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |uart_scope|DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_ia91:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |uart_scope|DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated                                                                                                                                                                                                                                 ; altsyncram_ia91                   ; work         ;
;    |UART_Byte_Tx:UART_Byte_Tx|                                                                                                          ; 63 (22)     ; 42 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (8)       ; 3 (3)             ; 40 (11)          ; |uart_scope|UART_Byte_Tx:UART_Byte_Tx                                                                                                                                                                                                                                                                                                                  ; UART_Byte_Tx                      ; work         ;
;       |Tx_Bps_Gen:Tx_Bps_Gen_inst|                                                                                                      ; 41 (41)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 29 (29)          ; |uart_scope|UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst                                                                                                                                                                                                                                                                                       ; Tx_Bps_Gen                        ; work         ;
;    |UART_Tx_Ctrl:UART_Tx_Ctrl|                                                                                                          ; 12 (12)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 7 (7)             ; 3 (3)            ; |uart_scope|UART_Tx_Ctrl:UART_Tx_Ctrl                                                                                                                                                                                                                                                                                                                  ; UART_Tx_Ctrl                      ; work         ;
;    |Uart_Byte_Rx:Uart_Byte_Rx|                                                                                                          ; 93 (65)     ; 55 (36)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (29)      ; 9 (9)             ; 46 (26)          ; |uart_scope|Uart_Byte_Rx:Uart_Byte_Rx                                                                                                                                                                                                                                                                                                                  ; Uart_Byte_Rx                      ; work         ;
;       |Rx_Bps_Gen:Rx_Bps_Gen|                                                                                                           ; 29 (29)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 20 (20)          ; |uart_scope|Uart_Byte_Rx:Uart_Byte_Rx|Rx_Bps_Gen:Rx_Bps_Gen                                                                                                                                                                                                                                                                                            ; Rx_Bps_Gen                        ; work         ;
;    |ad_10bit_to_16bit:ad_10bit_to_16bit|                                                                                                ; 31 (31)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 23 (23)          ; |uart_scope|ad_10bit_to_16bit:ad_10bit_to_16bit                                                                                                                                                                                                                                                                                                        ; ad_10bit_to_16bit                 ; work         ;
;    |ch_sel:ch_sel|                                                                                                                      ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |uart_scope|ch_sel:ch_sel                                                                                                                                                                                                                                                                                                                              ; ch_sel                            ; work         ;
;    |encode:encode|                                                                                                                      ; 19 (19)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 6 (6)            ; |uart_scope|encode:encode                                                                                                                                                                                                                                                                                                                              ; encode                            ; work         ;
;    |pll:pll|                                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |uart_scope|pll:pll                                                                                                                                                                                                                                                                                                                                    ; pll                               ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |uart_scope|pll:pll|altpll:altpll_component                                                                                                                                                                                                                                                                                                            ; altpll                            ; work         ;
;          |pll_altpll:auto_generated|                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |uart_scope|pll:pll|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                                                  ; pll_altpll                        ; work         ;
;    |sdram_control_top:sdram_control_top|                                                                                                ; 656 (54)    ; 441 (53)                  ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 214 (1)      ; 132 (0)           ; 310 (52)         ; |uart_scope|sdram_control_top:sdram_control_top                                                                                                                                                                                                                                                                                                        ; sdram_control_top                 ; work         ;
;       |fifo_rd:sd_rd_fifo|                                                                                                              ; 145 (0)     ; 116 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (0)       ; 58 (0)            ; 59 (0)           ; |uart_scope|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo                                                                                                                                                                                                                                                                                     ; fifo_rd                           ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 145 (0)     ; 116 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (0)       ; 58 (0)            ; 59 (0)           ; |uart_scope|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                             ; dcfifo                            ; work         ;
;             |dcfifo_6tn1:auto_generated|                                                                                                ; 145 (42)    ; 116 (30)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (8)       ; 58 (28)           ; 59 (6)           ; |uart_scope|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated                                                                                                                                                                                                                                  ; dcfifo_6tn1                       ; work         ;
;                |a_gray2bin_6ib:wrptr_g_gray2bin|                                                                                        ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |uart_scope|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                                                                                                                                                                                                  ; a_gray2bin_6ib                    ; work         ;
;                |a_gray2bin_6ib:ws_dgrp_gray2bin|                                                                                        ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |uart_scope|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                                                                                                                                                                                                  ; a_gray2bin_6ib                    ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|                                                                                            ; 22 (22)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 14 (14)          ; |uart_scope|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p                                                                                                                                                                                                      ; a_graycounter_1lc                 ; work         ;
;                |a_graycounter_577:rdptr_g1p|                                                                                            ; 20 (20)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 14 (14)          ; |uart_scope|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p                                                                                                                                                                                                      ; a_graycounter_577                 ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|                                                                                             ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 5 (0)            ; |uart_scope|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                                                                                                                                       ; alt_synch_pipe_8pl                ; work         ;
;                   |dffpipe_pe9:dffpipe14|                                                                                               ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 5 (5)            ; |uart_scope|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14                                                                                                                                                                                 ; dffpipe_pe9                       ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|                                                                                             ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (0)            ; 7 (0)            ; |uart_scope|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                                                                                                                                                                                                       ; alt_synch_pipe_9pl                ; work         ;
;                   |dffpipe_qe9:dffpipe17|                                                                                               ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 7 (7)            ; |uart_scope|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17                                                                                                                                                                                 ; dffpipe_qe9                       ; work         ;
;                |altsyncram_fo41:fifo_ram|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |uart_scope|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram                                                                                                                                                                                                         ; altsyncram_fo41                   ; work         ;
;                |cmpr_n76:rdempty_eq_comp|                                                                                               ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |uart_scope|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|cmpr_n76:rdempty_eq_comp                                                                                                                                                                                                         ; cmpr_n76                          ; work         ;
;                |cmpr_n76:wrfull_eq_comp|                                                                                                ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |uart_scope|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|cmpr_n76:wrfull_eq_comp                                                                                                                                                                                                          ; cmpr_n76                          ; work         ;
;                |dffpipe_oe9:ws_brp|                                                                                                     ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 8 (8)            ; |uart_scope|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:ws_brp                                                                                                                                                                                                               ; dffpipe_oe9                       ; work         ;
;                |dffpipe_oe9:ws_bwp|                                                                                                     ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 8 (8)            ; |uart_scope|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:ws_bwp                                                                                                                                                                                                               ; dffpipe_oe9                       ; work         ;
;       |fifo_wr:sd_wr_fifo|                                                                                                              ; 141 (0)     ; 116 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 58 (0)            ; 59 (0)           ; |uart_scope|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo                                                                                                                                                                                                                                                                                     ; fifo_wr                           ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 141 (0)     ; 116 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 58 (0)            ; 59 (0)           ; |uart_scope|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                             ; dcfifo                            ; work         ;
;             |dcfifo_6tn1:auto_generated|                                                                                                ; 141 (43)    ; 116 (30)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (6)       ; 58 (27)           ; 59 (9)           ; |uart_scope|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated                                                                                                                                                                                                                                  ; dcfifo_6tn1                       ; work         ;
;                |a_gray2bin_6ib:rdptr_g_gray2bin|                                                                                        ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |uart_scope|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                                                                                                                                                                                                  ; a_gray2bin_6ib                    ; work         ;
;                |a_gray2bin_6ib:rs_dgwp_gray2bin|                                                                                        ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |uart_scope|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin                                                                                                                                                                                                  ; a_gray2bin_6ib                    ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|                                                                                            ; 19 (19)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 14 (14)          ; |uart_scope|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p                                                                                                                                                                                                      ; a_graycounter_1lc                 ; work         ;
;                |a_graycounter_577:rdptr_g1p|                                                                                            ; 20 (20)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 15 (15)          ; |uart_scope|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p                                                                                                                                                                                                      ; a_graycounter_577                 ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|                                                                                             ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (0)            ; 3 (0)            ; |uart_scope|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                                                                                                                                       ; alt_synch_pipe_8pl                ; work         ;
;                   |dffpipe_pe9:dffpipe14|                                                                                               ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 3 (3)            ; |uart_scope|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14                                                                                                                                                                                 ; dffpipe_pe9                       ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|                                                                                             ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (0)            ; 6 (0)            ; |uart_scope|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                                                                                                                                                                                                       ; alt_synch_pipe_9pl                ; work         ;
;                   |dffpipe_qe9:dffpipe17|                                                                                               ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 6 (6)            ; |uart_scope|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17                                                                                                                                                                                 ; dffpipe_qe9                       ; work         ;
;                |altsyncram_fo41:fifo_ram|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |uart_scope|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram                                                                                                                                                                                                         ; altsyncram_fo41                   ; work         ;
;                |cmpr_n76:rdempty_eq_comp|                                                                                               ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 3 (3)            ; |uart_scope|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|cmpr_n76:rdempty_eq_comp                                                                                                                                                                                                         ; cmpr_n76                          ; work         ;
;                |cmpr_n76:wrfull_eq_comp|                                                                                                ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |uart_scope|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|cmpr_n76:wrfull_eq_comp                                                                                                                                                                                                          ; cmpr_n76                          ; work         ;
;                |dffpipe_oe9:rs_brp|                                                                                                     ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |uart_scope|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_brp                                                                                                                                                                                                               ; dffpipe_oe9                       ; work         ;
;                |dffpipe_oe9:rs_bwp|                                                                                                     ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |uart_scope|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_bwp                                                                                                                                                                                                               ; dffpipe_oe9                       ; work         ;
;       |sdram_control:sdram_control|                                                                                                     ; 317 (279)   ; 156 (135)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 161 (144)    ; 16 (16)           ; 140 (119)        ; |uart_scope|sdram_control_top:sdram_control_top|sdram_control:sdram_control                                                                                                                                                                                                                                                                            ; sdram_control                     ; work         ;
;          |sdram_init:sdram_init|                                                                                                        ; 38 (38)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 21 (21)          ; |uart_scope|sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init                                                                                                                                                                                                                                                      ; sdram_init                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 147 (1)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (1)       ; 22 (0)            ; 69 (0)           ; |uart_scope|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 146 (0)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (0)       ; 22 (0)            ; 69 (0)           ; |uart_scope|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 146 (0)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (0)       ; 22 (0)            ; 69 (0)           ; |uart_scope|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 146 (5)     ; 91 (5)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (1)       ; 22 (2)            ; 69 (0)           ; |uart_scope|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 143 (0)     ; 86 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (0)       ; 20 (0)            ; 69 (0)           ; |uart_scope|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 143 (102)   ; 86 (58)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (41)      ; 20 (19)           ; 69 (43)          ; |uart_scope|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |uart_scope|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 18 (18)          ; |uart_scope|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 884 (66)    ; 752 (64)                  ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 132 (2)      ; 416 (64)          ; 336 (0)          ; |uart_scope|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 818 (0)     ; 688 (0)                   ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 130 (0)      ; 352 (0)           ; 336 (0)          ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 818 (244)   ; 688 (212)                 ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 130 (32)     ; 352 (155)         ; 336 (57)         ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 78 (76)     ; 76 (76)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 51 (51)           ; 27 (0)           ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (0)           ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_tsc:auto_generated|                                                                                              ; 25 (25)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated                                                                                                                              ; mux_tsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_8b24:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8b24:auto_generated                                                                                                                                                 ; altsyncram_8b24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 0 (0)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 120 (120)   ; 69 (69)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 49 (49)      ; 24 (24)           ; 47 (47)          ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 186 (1)     ; 176 (1)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 110 (0)           ; 66 (1)           ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 160 (0)     ; 160 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 96 (0)            ; 64 (0)           ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 96 (96)     ; 96 (96)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 93 (93)           ; 3 (3)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 67 (0)      ; 64 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 64 (0)           ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 21 (11)     ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 10 (0)            ; 1 (1)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 121 (10)    ; 105 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (10)      ; 0 (0)             ; 105 (0)          ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 5 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_egi:auto_generated                                                             ; cntr_egi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 12 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (0)           ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_m9j:auto_generated|                                                                                             ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (12)          ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated                                                                                      ; cntr_m9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_ggi:auto_generated|                                                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated                                                                            ; cntr_ggi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 26 (26)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 25 (25)          ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 26 (26)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 25 (25)          ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 8 (8)            ; |uart_scope|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |speed_ctrl:speed_ctrl|                                                                                                              ; 86 (86)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (36)      ; 0 (0)             ; 50 (50)          ; |uart_scope|speed_ctrl:speed_ctrl                                                                                                                                                                                                                                                                                                                      ; speed_ctrl                        ; work         ;
;    |state_ctrl:state_ctrl|                                                                                                              ; 247 (247)   ; 125 (125)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 122 (122)    ; 1 (1)             ; 124 (124)        ; |uart_scope|state_ctrl:state_ctrl                                                                                                                                                                                                                                                                                                                      ; state_ctrl                        ; work         ;
;    |usb_cmd:usb_cmd_inst|                                                                                                               ; 107 (107)   ; 106 (106)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 92 (92)           ; 14 (14)          ; |uart_scope|usb_cmd:usb_cmd_inst                                                                                                                                                                                                                                                                                                                       ; usb_cmd                           ; work         ;
;    |usb_cmd_rx:usb_cmd_rx|                                                                                                              ; 72 (72)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 15 (15)           ; 56 (56)          ; |uart_scope|usb_cmd_rx:usb_cmd_rx                                                                                                                                                                                                                                                                                                                      ; usb_cmd_rx                        ; work         ;
;    |usb_stream_in:usb_stream_in|                                                                                                        ; 157 (1)     ; 132 (1)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 67 (0)            ; 66 (0)           ; |uart_scope|usb_stream_in:usb_stream_in                                                                                                                                                                                                                                                                                                                ; usb_stream_in                     ; work         ;
;       |fifo:fifo|                                                                                                                       ; 157 (0)     ; 131 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 67 (0)            ; 66 (0)           ; |uart_scope|usb_stream_in:usb_stream_in|fifo:fifo                                                                                                                                                                                                                                                                                                      ; fifo                              ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 157 (0)     ; 131 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 67 (0)            ; 66 (0)           ; |uart_scope|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                              ; dcfifo                            ; work         ;
;             |dcfifo_d4n1:auto_generated|                                                                                                ; 157 (39)    ; 131 (33)                  ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (4)       ; 67 (31)           ; 66 (6)           ; |uart_scope|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated                                                                                                                                                                                                                                                   ; dcfifo_d4n1                       ; work         ;
;                |a_gray2bin_7ib:wrptr_g_gray2bin|                                                                                        ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |uart_scope|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                                                                                                                                                                                                                   ; a_gray2bin_7ib                    ; work         ;
;                |a_gray2bin_7ib:ws_dgrp_gray2bin|                                                                                        ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |uart_scope|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                                                                                                                                                                                                                   ; a_gray2bin_7ib                    ; work         ;
;                |a_graycounter_2lc:wrptr_g1p|                                                                                            ; 21 (21)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 15 (15)          ; |uart_scope|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                                                                                                                                                                       ; a_graycounter_2lc                 ; work         ;
;                |a_graycounter_677:rdptr_g1p|                                                                                            ; 25 (25)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 15 (15)          ; |uart_scope|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                                                                                                                                       ; a_graycounter_677                 ; work         ;
;                |alt_synch_pipe_apl:rs_dgwp|                                                                                             ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 6 (0)            ; |uart_scope|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp                                                                                                                                                                                                                        ; alt_synch_pipe_apl                ; work         ;
;                   |dffpipe_se9:dffpipe15|                                                                                               ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 6 (6)            ; |uart_scope|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15                                                                                                                                                                                                  ; dffpipe_se9                       ; work         ;
;                |alt_synch_pipe_bpl:ws_dgrp|                                                                                             ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (0)            ; 5 (0)            ; |uart_scope|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                                                                                                                                                                                                                        ; alt_synch_pipe_bpl                ; work         ;
;                   |dffpipe_te9:dffpipe18|                                                                                               ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 5 (5)            ; |uart_scope|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_te9:dffpipe18                                                                                                                                                                                                  ; dffpipe_te9                       ; work         ;
;                |altsyncram_vq41:fifo_ram|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |uart_scope|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|altsyncram_vq41:fifo_ram                                                                                                                                                                                                                          ; altsyncram_vq41                   ; work         ;
;                |cmpr_o76:rdempty_eq_comp|                                                                                               ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |uart_scope|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                                                                                                                                                                          ; cmpr_o76                          ; work         ;
;                |cmpr_o76:wrfull_eq_comp|                                                                                                ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |uart_scope|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                                                                                                                                                                           ; cmpr_o76                          ; work         ;
;                |dffpipe_3dc:rdaclr|                                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |uart_scope|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|dffpipe_3dc:rdaclr                                                                                                                                                                                                                                ; dffpipe_3dc                       ; work         ;
;                |dffpipe_3dc:wraclr|                                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |uart_scope|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                                                                                ; dffpipe_3dc                       ; work         ;
;                |dffpipe_re9:ws_brp|                                                                                                     ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |uart_scope|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|dffpipe_re9:ws_brp                                                                                                                                                                                                                                ; dffpipe_re9                       ; work         ;
;                |dffpipe_re9:ws_bwp|                                                                                                     ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 9 (9)            ; |uart_scope|usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|dffpipe_re9:ws_bwp                                                                                                                                                                                                                                ; dffpipe_re9                       ; work         ;
;    |usb_stream_out:usb_stream_out|                                                                                                      ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 16 (16)           ; 3 (3)            ; |uart_scope|usb_stream_out:usb_stream_out                                                                                                                                                                                                                                                                                                              ; usb_stream_out                    ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                            ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; Rs232_Tx       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[0]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[1]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADC_SCLK       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_clk      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cke      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cs_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_we_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cas_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ras_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dqm[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dqm[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ba[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ba[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; fx2_clear      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; fx2_faddr[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; fx2_faddr[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; fx2_sloe       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; fx2_slwr       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; fx2_slrd       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; fx2_pkt_end    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; fx2_slcs       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_DIN[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_DIN[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_DIN[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_DIN[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_DIN[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_DIN[5]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_DIN[6]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_DIN[7]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_SCLK       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Key_in[1]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Key_in[0]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dq[0]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[1]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[2]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[3]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[4]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[5]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[6]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[7]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[8]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[9]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[10]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[11]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[12]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[13]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[14]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[15]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; fx2_fdata[0]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; fx2_fdata[1]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; fx2_fdata[2]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; fx2_fdata[3]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; fx2_fdata[4]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; fx2_fdata[5]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; fx2_fdata[6]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; fx2_fdata[7]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; fx2_fdata[8]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; fx2_fdata[9]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; fx2_fdata[10]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; fx2_fdata[11]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; fx2_fdata[12]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; fx2_fdata[13]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; fx2_fdata[14]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; fx2_fdata[15]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; Clk            ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; Rst_n          ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; fx2_flagb      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; fx2_flagc      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; fx2_ifclk      ; Input    ; (6) 1314 ps   ; (0) 0 ps      ; --                    ; --  ; --   ;
; in_a           ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; in_b           ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADC_DOUT[0]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADC_DOUT[1]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADC_DOUT[2]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADC_DOUT[3]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADC_DOUT[4]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADC_DOUT[5]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADC_DOUT[6]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADC_DOUT[7]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; Rs232_Rx       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                          ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Key_in[1]                                                                                                                                                    ;                   ;         ;
; Key_in[0]                                                                                                                                                    ;                   ;         ;
; sdram_dq[0]                                                                                                                                                  ;                   ;         ;
;      - sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0      ; 1                 ; 6       ;
; sdram_dq[1]                                                                                                                                                  ;                   ;         ;
;      - sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0      ; 1                 ; 6       ;
; sdram_dq[2]                                                                                                                                                  ;                   ;         ;
;      - sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0      ; 0                 ; 6       ;
; sdram_dq[3]                                                                                                                                                  ;                   ;         ;
;      - sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0      ; 1                 ; 6       ;
; sdram_dq[4]                                                                                                                                                  ;                   ;         ;
;      - sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0      ; 0                 ; 6       ;
; sdram_dq[5]                                                                                                                                                  ;                   ;         ;
;      - sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0      ; 0                 ; 6       ;
; sdram_dq[6]                                                                                                                                                  ;                   ;         ;
;      - sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0      ; 0                 ; 6       ;
; sdram_dq[7]                                                                                                                                                  ;                   ;         ;
;      - sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0      ; 0                 ; 6       ;
; sdram_dq[8]                                                                                                                                                  ;                   ;         ;
;      - sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0      ; 0                 ; 6       ;
; sdram_dq[9]                                                                                                                                                  ;                   ;         ;
;      - sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0      ; 0                 ; 6       ;
; sdram_dq[10]                                                                                                                                                 ;                   ;         ;
;      - sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0      ; 0                 ; 6       ;
; sdram_dq[11]                                                                                                                                                 ;                   ;         ;
;      - sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0      ; 0                 ; 6       ;
; sdram_dq[12]                                                                                                                                                 ;                   ;         ;
;      - sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0      ; 1                 ; 6       ;
; sdram_dq[13]                                                                                                                                                 ;                   ;         ;
;      - sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0      ; 0                 ; 6       ;
; sdram_dq[14]                                                                                                                                                 ;                   ;         ;
;      - sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0      ; 0                 ; 6       ;
; sdram_dq[15]                                                                                                                                                 ;                   ;         ;
;      - sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0      ; 0                 ; 6       ;
; fx2_fdata[0]                                                                                                                                                 ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                                                                                 ; 0                 ; 6       ;
;      - usb_stream_out:usb_stream_out|data_out[0]~feeder                                                                                                      ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]~feeder                                                                                             ; 0                 ; 6       ;
; fx2_fdata[1]                                                                                                                                                 ;                   ;         ;
;      - usb_stream_out:usb_stream_out|data_out[1]                                                                                                             ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]                                                                                                 ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]~feeder                                                                                             ; 1                 ; 6       ;
; fx2_fdata[2]                                                                                                                                                 ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]                                                                                                 ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]                                                                                                    ; 1                 ; 6       ;
;      - usb_stream_out:usb_stream_out|data_out[2]~feeder                                                                                                      ; 1                 ; 6       ;
; fx2_fdata[3]                                                                                                                                                 ;                   ;         ;
;      - usb_stream_out:usb_stream_out|data_out[3]                                                                                                             ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]                                                                                                 ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]                                                                                                    ; 0                 ; 6       ;
; fx2_fdata[4]                                                                                                                                                 ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                    ; 0                 ; 6       ;
;      - usb_stream_out:usb_stream_out|data_out[4]~feeder                                                                                                      ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]~feeder                                                                                          ; 0                 ; 6       ;
; fx2_fdata[5]                                                                                                                                                 ;                   ;         ;
;      - usb_stream_out:usb_stream_out|data_out[5]~feeder                                                                                                      ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]~feeder                                                                                          ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]~feeder                                                                                             ; 0                 ; 6       ;
; fx2_fdata[6]                                                                                                                                                 ;                   ;         ;
;      - usb_stream_out:usb_stream_out|data_out[6]                                                                                                             ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[28]                                                                                                    ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28]~feeder                                                                                          ; 0                 ; 6       ;
; fx2_fdata[7]                                                                                                                                                 ;                   ;         ;
;      - usb_stream_out:usb_stream_out|data_out[7]~feeder                                                                                                      ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]~feeder                                                                                             ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[29]~feeder                                                                                          ; 1                 ; 6       ;
; fx2_fdata[8]                                                                                                                                                 ;                   ;         ;
;      - usb_stream_out:usb_stream_out|data_out[8]                                                                                                             ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[30]                                                                                                 ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]~feeder                                                                                             ; 0                 ; 6       ;
; fx2_fdata[9]                                                                                                                                                 ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]                                                                                                 ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]                                                                                                    ; 1                 ; 6       ;
;      - usb_stream_out:usb_stream_out|data_out[9]~feeder                                                                                                      ; 1                 ; 6       ;
; fx2_fdata[10]                                                                                                                                                ;                   ;         ;
;      - usb_stream_out:usb_stream_out|data_out[10]                                                                                                            ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                 ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]~feeder                                                                                             ; 0                 ; 6       ;
; fx2_fdata[11]                                                                                                                                                ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                    ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]~feeder                                                                                          ; 1                 ; 6       ;
;      - usb_stream_out:usb_stream_out|data_out[11]~feeder                                                                                                     ; 1                 ; 6       ;
; fx2_fdata[12]                                                                                                                                                ;                   ;         ;
;      - usb_stream_out:usb_stream_out|data_out[12]                                                                                                            ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]~feeder                                                                                          ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]~feeder                                                                                             ; 0                 ; 6       ;
; fx2_fdata[13]                                                                                                                                                ;                   ;         ;
;      - usb_stream_out:usb_stream_out|data_out[13]~feeder                                                                                                     ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]~feeder                                                                                             ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]~feeder                                                                                          ; 0                 ; 6       ;
; fx2_fdata[14]                                                                                                                                                ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]                                                                                                 ; 1                 ; 6       ;
;      - usb_stream_out:usb_stream_out|data_out[14]~feeder                                                                                                     ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]~feeder                                                                                             ; 1                 ; 6       ;
; fx2_fdata[15]                                                                                                                                                ;                   ;         ;
;      - usb_stream_out:usb_stream_out|data_out[15]~feeder                                                                                                     ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]~feeder                                                                                             ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]~feeder                                                                                          ; 0                 ; 6       ;
; Clk                                                                                                                                                          ;                   ;         ;
; Rst_n                                                                                                                                                        ;                   ;         ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Data_Tmp[0][1]                                                                                                              ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Data_Tmp[5][1]                                                                                                              ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Data_Tmp[4][1]                                                                                                              ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Data_Tmp[3][1]                                                                                                              ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Data_Tmp[1][1]                                                                                                              ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Data_Tmp[0][0]                                                                                                              ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Data_Tmp[5][0]                                                                                                              ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Data_Tmp[4][0]                                                                                                              ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Data_Tmp[3][0]                                                                                                              ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Data_Tmp[1][0]                                                                                                              ; 0                 ; 6       ;
;      - UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst|BPS_PARA[8]                                                                                      ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Data_Tmp[7][1]                                                                                                              ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Data_Tmp[6][1]                                                                                                              ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Data_Tmp[7][0]                                                                                                              ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Data_Tmp[6][0]                                                                                                              ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Rx_Bps_Gen:Rx_Bps_Gen|BPS_PARA[4]                                                                                           ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Rx_Bps_Gen:Rx_Bps_Gen|BPS_PARA[5]                                                                                           ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|init_cnt[0]                                                     ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|init_cnt[1]                                                     ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|init_cnt[2]                                                     ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|init_cnt[3]                                                     ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|init_cnt[4]                                                     ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|init_cnt[5]                                                     ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|init_cnt[6]                                                     ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|init_cnt[7]                                                     ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|init_cnt[8]                                                     ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|init_cnt[9]                                                     ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|init_cnt[10]                                                    ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|init_cnt[11]                                                    ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|init_cnt[12]                                                    ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|init_cnt[13]                                                    ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|init_cnt[14]                                                    ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|init_cnt[15]                                                    ; 0                 ; 6       ;
;      - UART_Byte_Tx:UART_Byte_Tx|Bps_Clk_Cnt[0]                                                                                                              ; 0                 ; 6       ;
;      - UART_Byte_Tx:UART_Byte_Tx|Bps_Clk_Cnt[1]                                                                                                              ; 0                 ; 6       ;
;      - UART_Byte_Tx:UART_Byte_Tx|Bps_Clk_Cnt[2]                                                                                                              ; 0                 ; 6       ;
;      - UART_Byte_Tx:UART_Byte_Tx|Bps_Clk_Cnt[3]                                                                                                              ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_cnt[0]                                                                             ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_cnt[1]                                                                             ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_cnt[2]                                                                             ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_cnt[3]                                                                             ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_cnt[4]                                                                             ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_cnt[5]                                                                             ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_cnt[6]                                                                             ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_cnt[7]                                                                             ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_cnt[8]                                                                             ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_cnt[9]                                                                             ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_cnt[10]                                                                            ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_cnt[11]                                                                            ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_cnt[12]                                                                            ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_cnt[13]                                                                            ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_cnt[14]                                                                            ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_cnt[15]                                                                            ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_cnt[0]                                                                            ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_cnt[1]                                                                            ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_cnt[2]                                                                            ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_cnt[3]                                                                            ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_cnt[4]                                                                            ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_cnt[5]                                                                            ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_cnt[6]                                                                            ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_cnt[7]                                                                            ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_cnt[8]                                                                            ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_cnt[9]                                                                            ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_cnt[10]                                                                           ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_cnt[11]                                                                           ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_cnt[12]                                                                           ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_cnt[13]                                                                           ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_cnt[14]                                                                           ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_cnt[15]                                                                           ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[0]                                                                             ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[1]                                                                             ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[2]                                                                             ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[3]                                                                             ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[4]                                                                             ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[5]                                                                             ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[6]                                                                             ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[7]                                                                             ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[8]                                                                             ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[9]                                                                             ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[10]                                                                            ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[11]                                                                            ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[12]                                                                            ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[13]                                                                            ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[14]                                                                            ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[15]                                                                            ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|rdfifo_clr_cnt[0]                                                                                                               ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|rdfifo_clr_cnt[1]                                                                                                               ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|rdfifo_clr_cnt[2]                                                                                                               ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|rdfifo_clr_cnt[3]                                                                                                               ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|rdfifo_clr_cnt[4]                                                                                                               ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|rst_usb_cnt[4]                                                                                                                  ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|rst_usb_cnt[5]                                                                                                                  ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|rst_usb_cnt[6]                                                                                                                  ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|rst_usb_cnt[7]                                                                                                                  ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|rst_usb_cnt[8]                                                                                                                  ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|rst_usb_cnt[9]                                                                                                                  ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|rst_usb_cnt[10]                                                                                                                 ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|rst_usb_cnt[11]                                                                                                                 ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|rst_usb_cnt[12]                                                                                                                 ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|rst_usb_cnt[13]                                                                                                                 ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|rst_usb_cnt[14]                                                                                                                 ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|rst_usb_cnt[15]                                                                                                                 ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|rst_usb_cnt[16]                                                                                                                 ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|rst_usb_cnt[17]                                                                                                                 ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|rst_usb_cnt[18]                                                                                                                 ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|rst_usb_cnt[19]                                                                                                                 ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|Rom_Addr[0]                                                                                                             ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|Rom_Addr[1]                                                                                                             ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|Rom_Addr[2]                                                                                                             ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|Rom_Addr[3]                                                                                                             ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|Rom_Addr[4]                                                                                                             ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|Rom_Addr[5]                                                                                                             ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|Rom_Addr[6]                                                                                                             ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|Rom_Addr[7]                                                                                                             ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|Rom_Addr[8]                                                                                                             ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|Rom_Addr[9]                                                                                                             ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|Rom_Addr[10]                                                                                                            ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|Rom_Addr[11]                                                                                                            ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|rdfifo_rden                                                                                                                     ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|rst_usb_cnt[3]                                                                                                                  ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|count[3]                                                                                                                ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|count[4]                                                                                                                ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|count[5]                                                                                                                ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|count[6]                                                                                                                ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|count[7]                                                                                                                ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|count[8]                                                                                                                ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|count[9]                                                                                                                ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|count[10]                                                                                                               ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|count[11]                                                                                                               ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|count[12]                                                                                                               ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|count[13]                                                                                                               ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|count[14]                                                                                                               ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|count[15]                                                                                                               ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|Fre_acc[20]                                                                                                             ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|Fre_acc[21]                                                                                                             ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|Fre_acc[22]                                                                                                             ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|Fre_acc[23]                                                                                                             ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|Fre_acc[24]                                                                                                             ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|Fre_acc[25]                                                                                                             ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|Fre_acc[26]                                                                                                             ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|Fre_acc[27]                                                                                                             ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|Fre_acc[28]                                                                                                             ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|Fre_acc[29]                                                                                                             ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|Fre_acc[30]                                                                                                             ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|Fre_acc[31]                                                                                                             ; 0                 ; 6       ;
;      - UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst|Count[0]                                                                                         ; 0                 ; 6       ;
;      - UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst|Count[1]                                                                                         ; 0                 ; 6       ;
;      - UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst|Count[2]                                                                                         ; 0                 ; 6       ;
;      - UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst|Count[3]                                                                                         ; 0                 ; 6       ;
;      - UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst|Count[4]                                                                                         ; 0                 ; 6       ;
;      - UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst|Count[5]                                                                                         ; 0                 ; 6       ;
;      - UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst|Count[6]                                                                                         ; 0                 ; 6       ;
;      - UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst|Count[7]                                                                                         ; 0                 ; 6       ;
;      - UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst|Count[8]                                                                                         ; 0                 ; 6       ;
;      - UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst|Count[9]                                                                                         ; 0                 ; 6       ;
;      - UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst|Count[10]                                                                                        ; 0                 ; 6       ;
;      - UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst|Count[11]                                                                                        ; 0                 ; 6       ;
;      - UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst|Count[12]                                                                                        ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|rd_sdram_addr[22]                                                                                                 ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|wr_sdram_addr[22]                                                                                                 ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|rd_sdram_addr[23]                                                                                                 ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|wr_sdram_addr[23]                                                                                                 ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|rd_sdram_addr[9]                                                                                                  ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|wr_sdram_addr[9]                                                                                                  ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|rd_sdram_addr[10]                                                                                                 ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|wr_sdram_addr[10]                                                                                                 ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|rd_sdram_addr[11]                                                                                                 ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|wr_sdram_addr[11]                                                                                                 ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|rd_sdram_addr[12]                                                                                                 ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|wr_sdram_addr[12]                                                                                                 ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|rd_sdram_addr[13]                                                                                                 ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|wr_sdram_addr[13]                                                                                                 ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|rd_sdram_addr[14]                                                                                                 ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|wr_sdram_addr[14]                                                                                                 ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|rd_sdram_addr[15]                                                                                                 ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|wr_sdram_addr[15]                                                                                                 ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|rd_sdram_addr[16]                                                                                                 ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|wr_sdram_addr[16]                                                                                                 ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|rd_sdram_addr[7]                                                                                                  ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|wr_sdram_addr[7]                                                                                                  ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|rd_sdram_addr[17]                                                                                                 ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|wr_sdram_addr[17]                                                                                                 ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|rd_sdram_addr[8]                                                                                                  ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|wr_sdram_addr[8]                                                                                                  ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|rd_sdram_addr[18]                                                                                                 ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|wr_sdram_addr[18]                                                                                                 ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|rd_sdram_addr[19]                                                                                                 ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|wr_sdram_addr[19]                                                                                                 ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|rd_sdram_addr[20]                                                                                                 ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|wr_sdram_addr[20]                                                                                                 ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|rd_sdram_addr[21]                                                                                                 ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|wr_sdram_addr[21]                                                                                                 ; 0                 ; 6       ;
;      - speed_ctrl:speed_ctrl|div_cnt[0]                                                                                                                      ; 0                 ; 6       ;
;      - speed_ctrl:speed_ctrl|div_cnt[1]                                                                                                                      ; 0                 ; 6       ;
;      - speed_ctrl:speed_ctrl|div_cnt[2]                                                                                                                      ; 0                 ; 6       ;
;      - speed_ctrl:speed_ctrl|div_cnt[3]                                                                                                                      ; 0                 ; 6       ;
;      - speed_ctrl:speed_ctrl|div_cnt[4]                                                                                                                      ; 0                 ; 6       ;
;      - speed_ctrl:speed_ctrl|div_cnt[5]                                                                                                                      ; 0                 ; 6       ;
;      - speed_ctrl:speed_ctrl|div_cnt[6]                                                                                                                      ; 0                 ; 6       ;
;      - speed_ctrl:speed_ctrl|div_cnt[7]                                                                                                                      ; 0                 ; 6       ;
;      - speed_ctrl:speed_ctrl|div_cnt[8]                                                                                                                      ; 0                 ; 6       ;
;      - speed_ctrl:speed_ctrl|div_cnt[9]                                                                                                                      ; 0                 ; 6       ;
;      - speed_ctrl:speed_ctrl|div_cnt[10]                                                                                                                     ; 0                 ; 6       ;
;      - speed_ctrl:speed_ctrl|div_cnt[11]                                                                                                                     ; 0                 ; 6       ;
;      - speed_ctrl:speed_ctrl|div_cnt[12]                                                                                                                     ; 0                 ; 6       ;
;      - speed_ctrl:speed_ctrl|div_cnt[13]                                                                                                                     ; 0                 ; 6       ;
;      - speed_ctrl:speed_ctrl|div_cnt[14]                                                                                                                     ; 0                 ; 6       ;
;      - speed_ctrl:speed_ctrl|div_cnt[15]                                                                                                                     ; 0                 ; 6       ;
;      - speed_ctrl:speed_ctrl|div_cnt[16]                                                                                                                     ; 0                 ; 6       ;
;      - speed_ctrl:speed_ctrl|div_cnt[17]                                                                                                                     ; 0                 ; 6       ;
;      - speed_ctrl:speed_ctrl|div_cnt[18]                                                                                                                     ; 0                 ; 6       ;
;      - speed_ctrl:speed_ctrl|div_cnt[19]                                                                                                                     ; 0                 ; 6       ;
;      - speed_ctrl:speed_ctrl|div_cnt[20]                                                                                                                     ; 0                 ; 6       ;
;      - speed_ctrl:speed_ctrl|div_cnt[21]                                                                                                                     ; 0                 ; 6       ;
;      - speed_ctrl:speed_ctrl|div_cnt[22]                                                                                                                     ; 0                 ; 6       ;
;      - speed_ctrl:speed_ctrl|div_cnt[23]                                                                                                                     ; 0                 ; 6       ;
;      - speed_ctrl:speed_ctrl|div_cnt[24]                                                                                                                     ; 0                 ; 6       ;
;      - speed_ctrl:speed_ctrl|div_cnt[25]                                                                                                                     ; 0                 ; 6       ;
;      - speed_ctrl:speed_ctrl|div_cnt[26]                                                                                                                     ; 0                 ; 6       ;
;      - speed_ctrl:speed_ctrl|div_cnt[27]                                                                                                                     ; 0                 ; 6       ;
;      - speed_ctrl:speed_ctrl|div_cnt[28]                                                                                                                     ; 0                 ; 6       ;
;      - speed_ctrl:speed_ctrl|div_cnt[29]                                                                                                                     ; 0                 ; 6       ;
;      - speed_ctrl:speed_ctrl|div_cnt[30]                                                                                                                     ; 0                 ; 6       ;
;      - speed_ctrl:speed_ctrl|div_cnt[31]                                                                                                                     ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|adc_sample_cnt[31]                                                                                                              ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|wrfifo_clr_cnt[0]                                                                                                               ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|wrfifo_clr_cnt[1]                                                                                                               ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|wrfifo_clr_cnt[2]                                                                                                               ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|wrfifo_clr_cnt[3]                                                                                                               ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|wrfifo_clr_cnt[4]                                                                                                               ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|rst_usb_cnt[2]                                                                                                                  ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|send_data_cnt[31]                                                                                                               ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|count[2]                                                                                                                ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|Fre_acc[19]                                                                                                             ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|adc_sample_cnt[30]                                                                                                              ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|rst_usb_cnt[1]                                                                                                                  ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|send_data_cnt[30]                                                                                                               ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|count[1]                                                                                                                ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|Fre_acc[18]                                                                                                             ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|adc_sample_cnt[29]                                                                                                              ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|rst_usb_cnt[0]                                                                                                                  ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|send_data_cnt[29]                                                                                                               ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|Fre_acc[17]                                                                                                             ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|adc_sample_cnt[28]                                                                                                              ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|send_data_cnt[28]                                                                                                               ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|Fre_acc[16]                                                                                                             ; 0                 ; 6       ;
;      - DDS:DDS|uart_Sample_Cnt[0]                                                                                                                            ; 0                 ; 6       ;
;      - DDS:DDS|uart_Sample_Cnt[1]                                                                                                                            ; 0                 ; 6       ;
;      - DDS:DDS|uart_Sample_Cnt[2]                                                                                                                            ; 0                 ; 6       ;
;      - DDS:DDS|uart_Sample_Cnt[3]                                                                                                                            ; 0                 ; 6       ;
;      - DDS:DDS|uart_Sample_Cnt[4]                                                                                                                            ; 0                 ; 6       ;
;      - DDS:DDS|uart_Sample_Cnt[5]                                                                                                                            ; 0                 ; 6       ;
;      - DDS:DDS|uart_Sample_Cnt[6]                                                                                                                            ; 0                 ; 6       ;
;      - DDS:DDS|uart_Sample_Cnt[7]                                                                                                                            ; 0                 ; 6       ;
;      - DDS:DDS|uart_Sample_Cnt[8]                                                                                                                            ; 0                 ; 6       ;
;      - DDS:DDS|uart_Sample_Cnt[9]                                                                                                                            ; 0                 ; 6       ;
;      - DDS:DDS|uart_Sample_Cnt[10]                                                                                                                           ; 0                 ; 6       ;
;      - DDS:DDS|uart_Sample_Cnt[11]                                                                                                                           ; 0                 ; 6       ;
;      - DDS:DDS|uart_Sample_Cnt[12]                                                                                                                           ; 0                 ; 6       ;
;      - DDS:DDS|uart_Sample_Cnt[13]                                                                                                                           ; 0                 ; 6       ;
;      - DDS:DDS|uart_Sample_Cnt[14]                                                                                                                           ; 0                 ; 6       ;
;      - DDS:DDS|uart_Sample_Cnt[15]                                                                                                                           ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|adc_sample_cnt[27]                                                                                                              ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|send_data_cnt[27]                                                                                                               ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|Fre_acc[15]                                                                                                             ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Rx_Bps_Gen:Rx_Bps_Gen|Count[0]                                                                                              ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Rx_Bps_Gen:Rx_Bps_Gen|Count[1]                                                                                              ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Rx_Bps_Gen:Rx_Bps_Gen|Count[2]                                                                                              ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Rx_Bps_Gen:Rx_Bps_Gen|Count[3]                                                                                              ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Rx_Bps_Gen:Rx_Bps_Gen|Count[4]                                                                                              ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Rx_Bps_Gen:Rx_Bps_Gen|Count[5]                                                                                              ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Rx_Bps_Gen:Rx_Bps_Gen|Count[6]                                                                                              ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Rx_Bps_Gen:Rx_Bps_Gen|Count[7]                                                                                              ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Rx_Bps_Gen:Rx_Bps_Gen|Count[8]                                                                                              ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Rx_Bps_Gen:Rx_Bps_Gen|Count[9]                                                                                              ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|adc_sample_cnt[26]                                                                                                              ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|send_data_cnt[26]                                                                                                               ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|Fre_acc[14]                                                                                                             ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|adc_sample_cnt[25]                                                                                                              ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|send_data_cnt[25]                                                                                                               ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|Fre_acc[13]                                                                                                             ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|adc_sample_cnt[24]                                                                                                              ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|send_data_cnt[24]                                                                                                               ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|Fre_acc[12]                                                                                                             ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|adc_sample_cnt[23]                                                                                                              ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|send_data_cnt[23]                                                                                                               ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|Fre_acc[11]                                                                                                             ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|adc_sample_cnt[22]                                                                                                              ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|send_data_cnt[22]                                                                                                               ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|Fre_acc[10]                                                                                                             ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|adc_sample_cnt[21]                                                                                                              ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|send_data_cnt[21]                                                                                                               ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|Fre_acc[9]                                                                                                              ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|adc_sample_cnt[20]                                                                                                              ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|send_data_cnt[20]                                                                                                               ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|Fre_acc[8]                                                                                                              ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|adc_sample_cnt[19]                                                                                                              ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|send_data_cnt[19]                                                                                                               ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|Fre_acc[7]                                                                                                              ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|adc_sample_cnt[18]                                                                                                              ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|send_data_cnt[18]                                                                                                               ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|Fre_acc[6]                                                                                                              ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|adc_sample_cnt[17]                                                                                                              ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|send_data_cnt[17]                                                                                                               ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|Fre_acc[5]                                                                                                              ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|adc_sample_cnt[16]                                                                                                              ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|send_data_cnt[16]                                                                                                               ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|Fre_acc[4]                                                                                                              ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|adc_sample_cnt[15]                                                                                                              ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|send_data_cnt[15]                                                                                                               ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|Fre_acc[3]                                                                                                              ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|adc_sample_cnt[14]                                                                                                              ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|send_data_cnt[14]                                                                                                               ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|Fre_acc[2]                                                                                                              ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|adc_sample_cnt[13]                                                                                                              ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|send_data_cnt[13]                                                                                                               ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|Fre_acc[1]                                                                                                              ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|adc_sample_cnt[12]                                                                                                              ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|send_data_cnt[12]                                                                                                               ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|Fre_acc[0]                                                                                                              ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|adc_sample_cnt[11]                                                                                                              ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|send_data_cnt[11]                                                                                                               ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|adc_sample_cnt[10]                                                                                                              ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|send_data_cnt[10]                                                                                                               ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|adc_sample_cnt[9]                                                                                                               ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|send_data_cnt[9]                                                                                                                ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|adc_sample_cnt[8]                                                                                                               ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|send_data_cnt[8]                                                                                                                ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|adc_sample_cnt[7]                                                                                                               ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|send_data_cnt[7]                                                                                                                ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|adc_sample_cnt[6]                                                                                                               ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|send_data_cnt[6]                                                                                                                ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|adc_sample_cnt[5]                                                                                                               ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|send_data_cnt[5]                                                                                                                ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|adc_sample_cnt[4]                                                                                                               ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|send_data_cnt[4]                                                                                                                ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|adc_sample_cnt[3]                                                                                                               ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|send_data_cnt[3]                                                                                                                ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|adc_sample_cnt[2]                                                                                                               ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|send_data_cnt[2]                                                                                                                ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|adc_sample_cnt[1]                                                                                                               ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|send_data_cnt[1]                                                                                                                ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|adc_sample_cnt[0]                                                                                                               ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|send_data_cnt[0]                                                                                                                ; 0                 ; 6       ;
;      - UART_Byte_Tx:UART_Byte_Tx|Rs232_Tx                                                                                                                    ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[10]                                                                                ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|fx2_clear                                                                                                                       ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|inout_switch                                                                                                                    ; 0                 ; 6       ;
;      - usb_stream_out:usb_stream_out|current_stream_out_state.stream_out_read                                                                                ; 0                 ; 6       ;
;      - UART_Byte_Tx:UART_Byte_Tx|Data[7]                                                                                                                     ; 0                 ; 6       ;
;      - UART_Byte_Tx:UART_Byte_Tx|Data[4]                                                                                                                     ; 0                 ; 6       ;
;      - UART_Byte_Tx:UART_Byte_Tx|Data[3]                                                                                                                     ; 0                 ; 6       ;
;      - UART_Byte_Tx:UART_Byte_Tx|Data[2]                                                                                                                     ; 0                 ; 6       ;
;      - UART_Byte_Tx:UART_Byte_Tx|Data[5]                                                                                                                     ; 0                 ; 6       ;
;      - UART_Byte_Tx:UART_Byte_Tx|Data[1]                                                                                                                     ; 0                 ; 6       ;
;      - UART_Byte_Tx:UART_Byte_Tx|Data[6]                                                                                                                     ; 0                 ; 6       ;
;      - UART_Byte_Tx:UART_Byte_Tx|Data[0]                                                                                                                     ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|main_state.WRITE                                                                      ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|main_state.READ                                                                       ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|main_state.AREF                                                                       ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|Command[0]                                                      ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF                                                                                    ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|main_state.IDLE                                                                       ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|Command[0]~4                                                                          ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|Command[1]                                                      ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|Command[2]                                                      ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|baddr_r[0]                                                                            ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|Ba[0]~0                                                                               ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|baddr_r[1]                                                                            ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|Saddr[0]                                                        ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[0]                                                                            ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[0]~4                                                                               ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[1]                                                                            ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[2]                                                                            ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[3]                                                                            ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[4]                                                                            ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[5]                                                                            ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[6]                                                                            ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|caddr_r[7]                                                                            ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[7]                                                                            ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[7]~10                                                                              ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|caddr_r[8]                                                                            ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[8]                                                                            ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[9]                                                                            ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[10]                                                                           ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|Saddr[10]                                                       ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[11]                                                                           ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[12]                                                                           ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|state.RD_FIFO_CLEAR                                                                                                             ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|state.RESET_USB                                                                                                                 ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|start_sample_rm                                                                                                                 ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|state.IDLE                                                                                                                      ; 0                 ; 6       ;
;      - usb_stream_out:usb_stream_out|current_stream_out_state.stream_out_wait                                                                                ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|EN_1                                                                                                                    ; 0                 ; 6       ;
;      - UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst|Bps_Clk                                                                                          ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_break_ref                                                                          ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_opt_done                                                                          ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sd_wr                                                                                                             ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_opt_done                                                                           ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_break_rd                                                                          ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_flag                                                                         ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_opt                                                                               ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_opt_done                                                                           ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_break_wr                                                                          ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_break_ref                                                                          ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sd_rd                                                                                                             ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sd_baddr[0]                                                                                                       ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sd_baddr[1]                                                                                                       ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sd_raddr[0]                                                                                                       ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sd_raddr[1]                                                                                                       ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sd_raddr[2]                                                                                                       ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sd_raddr[3]                                                                                                       ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sd_raddr[4]                                                                                                       ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sd_raddr[5]                                                                                                       ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sd_raddr[6]                                                                                                       ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sd_caddr[7]                                                                                                       ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sd_raddr[7]                                                                                                       ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sd_caddr[8]                                                                                                       ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sd_raddr[8]                                                                                                       ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sd_raddr[9]                                                                                                       ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sd_raddr[10]                                                                                                      ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sd_raddr[11]                                                                                                      ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sd_raddr[12]                                                                                                      ; 0                 ; 6       ;
;      - speed_ctrl:speed_ctrl|adc_data_en                                                                                                                     ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|state.ADC_SAMPLE                                                                                                                ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[31]                                                                                                              ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[30]                                                                                                              ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[29]                                                                                                              ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[28]                                                                                                              ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[27]                                                                                                              ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[26]                                                                                                              ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[25]                                                                                                              ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[24]                                                                                                              ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[23]                                                                                                              ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[22]                                                                                                              ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[21]                                                                                                              ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[20]                                                                                                              ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[19]                                                                                                              ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[18]                                                                                                              ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[17]                                                                                                              ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[16]                                                                                                              ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[15]                                                                                                              ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[14]                                                                                                              ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[13]                                                                                                              ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[12]                                                                                                              ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[11]                                                                                                              ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[10]                                                                                                              ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[9]                                                                                                               ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[8]                                                                                                               ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[7]                                                                                                               ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[6]                                                                                                               ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[5]                                                                                                               ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[4]                                                                                                               ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[3]                                                                                                               ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[2]                                                                                                               ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[1]                                                                                                               ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[0]                                                                                                               ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|rdfifo_clr                                                                                                                      ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|state.DATA_SEND_WORKING                                                                                                         ; 0                 ; 6       ;
;      - DDS:DDS|reg_Pword[0]                                                                                                                                  ; 0                 ; 6       ;
;      - DDS:DDS|reg_Pword[1]                                                                                                                                  ; 0                 ; 6       ;
;      - DDS:DDS|reg_Pword[2]                                                                                                                                  ; 0                 ; 6       ;
;      - DDS:DDS|reg_Pword[3]                                                                                                                                  ; 0                 ; 6       ;
;      - DDS:DDS|reg_Pword[4]                                                                                                                                  ; 0                 ; 6       ;
;      - DDS:DDS|reg_Pword[5]                                                                                                                                  ; 0                 ; 6       ;
;      - DDS:DDS|reg_Pword[6]                                                                                                                                  ; 0                 ; 6       ;
;      - DDS:DDS|reg_Pword[7]                                                                                                                                  ; 0                 ; 6       ;
;      - DDS:DDS|reg_Pword[8]                                                                                                                                  ; 0                 ; 6       ;
;      - DDS:DDS|reg_Pword[9]                                                                                                                                  ; 0                 ; 6       ;
;      - DDS:DDS|reg_Pword[10]                                                                                                                                 ; 0                 ; 6       ;
;      - DDS:DDS|reg_Pword[11]                                                                                                                                 ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|Wr_data_vaild                                                                         ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_opt                                                                                ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[31]                                                                      ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[30]                                                                      ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[29]                                                                      ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[28]                                                                      ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[27]                                                                      ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[26]                                                                      ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[25]                                                                      ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[24]                                                                      ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[23]                                                                      ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[22]                                                                      ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[21]                                                                      ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[20]                                                                      ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[19]                                                                      ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[18]                                                                      ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[17]                                                                      ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[16]                                                                      ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[15]                                                                      ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[14]                                                                      ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[13]                                                                      ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[12]                                                                      ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[11]                                                                      ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[10]                                                                      ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[7]                                                                       ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[6]                                                                       ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[5]                                                                       ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[4]                                                                       ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[9]                                                                       ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[8]                                                                       ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[3]                                                                       ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[2]                                                                       ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[1]                                                                       ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[0]                                                                       ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_opt                                                                                ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[0]                                                                                                             ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[1]                                                                                                             ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[2]                                                                                                             ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[3]                                                                                                             ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[4]                                                                                                             ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[5]                                                                                                             ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[6]                                                                                                             ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[7]                                                                                                             ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[8]                                                                                                             ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[9]                                                                                                             ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[10]                                                                                                            ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[11]                                                                                                            ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[12]                                                                                                            ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[13]                                                                                                            ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[14]                                                                                                            ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[15]                                                                                                            ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[16]                                                                                                            ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[17]                                                                                                            ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[18]                                                                                                            ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[19]                                                                                                            ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[20]                                                                                                            ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[21]                                                                                                            ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[22]                                                                                                            ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[23]                                                                                                            ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[24]                                                                                                            ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[25]                                                                                                            ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[26]                                                                                                            ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[27]                                                                                                            ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[28]                                                                                                            ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[29]                                                                                                            ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[30]                                                                                                            ; 0                 ; 6       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[31]                                                                                                            ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|state.WR_FIFO_CLEAR                                                                                                             ; 0                 ; 6       ;
;      - usb_cmd:usb_cmd_inst|data[31]                                                                                                                         ; 0                 ; 6       ;
;      - usb_cmd:usb_cmd_inst|address[2]                                                                                                                       ; 0                 ; 6       ;
;      - usb_cmd:usb_cmd_inst|address[0]                                                                                                                       ; 0                 ; 6       ;
;      - usb_cmd:usb_cmd_inst|cmdvalid                                                                                                                         ; 0                 ; 6       ;
;      - usb_cmd:usb_cmd_inst|address[7]                                                                                                                       ; 0                 ; 6       ;
;      - usb_cmd:usb_cmd_inst|address[6]                                                                                                                       ; 0                 ; 6       ;
;      - usb_cmd:usb_cmd_inst|address[5]                                                                                                                       ; 0                 ; 6       ;
;      - usb_cmd:usb_cmd_inst|address[3]                                                                                                                       ; 0                 ; 6       ;
;      - usb_cmd:usb_cmd_inst|address[1]                                                                                                                       ; 0                 ; 6       ;
;      - usb_cmd:usb_cmd_inst|address[4]                                                                                                                       ; 0                 ; 6       ;
;      - usb_cmd:usb_cmd_inst|data[30]                                                                                                                         ; 0                 ; 6       ;
;      - usb_cmd:usb_cmd_inst|data[29]                                                                                                                         ; 0                 ; 6       ;
;      - usb_cmd:usb_cmd_inst|data[28]                                                                                                                         ; 0                 ; 6       ;
;      - usb_cmd:usb_cmd_inst|data[27]                                                                                                                         ; 0                 ; 6       ;
;      - usb_cmd:usb_cmd_inst|data[26]                                                                                                                         ; 0                 ; 6       ;
;      - usb_cmd:usb_cmd_inst|data[25]                                                                                                                         ; 0                 ; 6       ;
;      - usb_cmd:usb_cmd_inst|data[24]                                                                                                                         ; 0                 ; 6       ;
;      - usb_cmd:usb_cmd_inst|data[23]                                                                                                                         ; 0                 ; 6       ;
;      - usb_cmd:usb_cmd_inst|data[22]                                                                                                                         ; 0                 ; 6       ;
;      - usb_cmd:usb_cmd_inst|data[21]                                                                                                                         ; 0                 ; 6       ;
;      - usb_cmd:usb_cmd_inst|data[20]                                                                                                                         ; 0                 ; 6       ;
;      - usb_cmd:usb_cmd_inst|data[19]                                                                                                                         ; 0                 ; 6       ;
;      - usb_cmd:usb_cmd_inst|data[18]                                                                                                                         ; 0                 ; 6       ;
;      - usb_cmd:usb_cmd_inst|data[17]                                                                                                                         ; 0                 ; 6       ;
;      - usb_cmd:usb_cmd_inst|data[16]                                                                                                                         ; 0                 ; 6       ;
;      - usb_cmd:usb_cmd_inst|data[15]                                                                                                                         ; 0                 ; 6       ;
;      - usb_cmd:usb_cmd_inst|data[14]                                                                                                                         ; 0                 ; 6       ;
;      - usb_cmd:usb_cmd_inst|data[13]                                                                                                                         ; 0                 ; 6       ;
;      - usb_cmd:usb_cmd_inst|data[12]                                                                                                                         ; 0                 ; 6       ;
;      - usb_cmd:usb_cmd_inst|data[11]                                                                                                                         ; 0                 ; 6       ;
;      - usb_cmd:usb_cmd_inst|data[10]                                                                                                                         ; 0                 ; 6       ;
;      - usb_cmd:usb_cmd_inst|data[9]                                                                                                                          ; 0                 ; 6       ;
;      - usb_cmd:usb_cmd_inst|data[8]                                                                                                                          ; 0                 ; 6       ;
;      - usb_cmd:usb_cmd_inst|data[7]                                                                                                                          ; 0                 ; 6       ;
;      - usb_cmd:usb_cmd_inst|data[6]                                                                                                                          ; 0                 ; 6       ;
;      - usb_cmd:usb_cmd_inst|data[5]                                                                                                                          ; 0                 ; 6       ;
;      - usb_cmd:usb_cmd_inst|data[4]                                                                                                                          ; 0                 ; 6       ;
;      - usb_cmd:usb_cmd_inst|data[3]                                                                                                                          ; 0                 ; 6       ;
;      - usb_cmd:usb_cmd_inst|data[2]                                                                                                                          ; 0                 ; 6       ;
;      - usb_cmd:usb_cmd_inst|data[1]                                                                                                                          ; 0                 ; 6       ;
;      - usb_cmd:usb_cmd_inst|data[0]                                                                                                                          ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|state.DATA_SEND_START                                                                                                           ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Module:DDS_Module|count[0]                                                                                                                ; 0                 ; 6       ;
;      - DDS:DDS|reg_Fword_H[4]                                                                                                                                ; 0                 ; 6       ;
;      - DDS:DDS|reg_Fword_H[3]                                                                                                                                ; 0                 ; 6       ;
;      - DDS:DDS|reg_Fword_H[2]                                                                                                                                ; 0                 ; 6       ;
;      - DDS:DDS|reg_Fword_H[1]                                                                                                                                ; 0                 ; 6       ;
;      - DDS:DDS|reg_Fword_H[0]                                                                                                                                ; 0                 ; 6       ;
;      - DDS:DDS|reg_Fword_L[15]                                                                                                                               ; 0                 ; 6       ;
;      - DDS:DDS|reg_Fword_L[14]                                                                                                                               ; 0                 ; 6       ;
;      - DDS:DDS|reg_Fword_L[13]                                                                                                                               ; 0                 ; 6       ;
;      - DDS:DDS|reg_Fword_L[12]                                                                                                                               ; 0                 ; 6       ;
;      - DDS:DDS|reg_Fword_L[11]                                                                                                                               ; 0                 ; 6       ;
;      - DDS:DDS|reg_Fword_L[10]                                                                                                                               ; 0                 ; 6       ;
;      - DDS:DDS|reg_Fword_L[9]                                                                                                                                ; 0                 ; 6       ;
;      - DDS:DDS|reg_Fword_L[8]                                                                                                                                ; 0                 ; 6       ;
;      - DDS:DDS|reg_Fword_L[7]                                                                                                                                ; 0                 ; 6       ;
;      - DDS:DDS|reg_Fword_L[6]                                                                                                                                ; 0                 ; 6       ;
;      - DDS:DDS|reg_Fword_L[5]                                                                                                                                ; 0                 ; 6       ;
;      - DDS:DDS|reg_Fword_L[4]                                                                                                                                ; 0                 ; 6       ;
;      - DDS:DDS|reg_Fword_L[3]                                                                                                                                ; 0                 ; 6       ;
;      - DDS:DDS|reg_Fword_L[2]                                                                                                                                ; 0                 ; 6       ;
;      - DDS:DDS|reg_Fword_L[1]                                                                                                                                ; 0                 ; 6       ;
;      - DDS:DDS|reg_Fword_L[0]                                                                                                                                ; 0                 ; 6       ;
;      - CMD:CMD|m_wrdata[0]                                                                                                                                   ; 0                 ; 6       ;
;      - CMD:CMD|m_addr[0]                                                                                                                                     ; 0                 ; 6       ;
;      - CMD:CMD|m_addr[3]                                                                                                                                     ; 0                 ; 6       ;
;      - CMD:CMD|m_wr                                                                                                                                          ; 0                 ; 6       ;
;      - CMD:CMD|m_addr[7]                                                                                                                                     ; 0                 ; 6       ;
;      - CMD:CMD|m_addr[6]                                                                                                                                     ; 0                 ; 6       ;
;      - CMD:CMD|m_addr[5]                                                                                                                                     ; 0                 ; 6       ;
;      - CMD:CMD|m_addr[1]                                                                                                                                     ; 0                 ; 6       ;
;      - CMD:CMD|m_addr[4]                                                                                                                                     ; 0                 ; 6       ;
;      - CMD:CMD|m_addr[2]                                                                                                                                     ; 0                 ; 6       ;
;      - DDS:DDS|reg_Fword_H[5]                                                                                                                                ; 0                 ; 6       ;
;      - CMD:CMD|m_wrdata[1]                                                                                                                                   ; 0                 ; 6       ;
;      - DDS:DDS|reg_Fword_H[6]                                                                                                                                ; 0                 ; 6       ;
;      - CMD:CMD|m_wrdata[2]                                                                                                                                   ; 0                 ; 6       ;
;      - DDS:DDS|reg_Fword_H[7]                                                                                                                                ; 0                 ; 6       ;
;      - CMD:CMD|m_wrdata[3]                                                                                                                                   ; 0                 ; 6       ;
;      - DDS:DDS|reg_Fword_H[8]                                                                                                                                ; 0                 ; 6       ;
;      - CMD:CMD|m_wrdata[4]                                                                                                                                   ; 0                 ; 6       ;
;      - DDS:DDS|reg_Fword_H[9]                                                                                                                                ; 0                 ; 6       ;
;      - CMD:CMD|m_wrdata[5]                                                                                                                                   ; 0                 ; 6       ;
;      - DDS:DDS|reg_Fword_H[10]                                                                                                                               ; 0                 ; 6       ;
;      - CMD:CMD|m_wrdata[6]                                                                                                                                   ; 0                 ; 6       ;
;      - DDS:DDS|reg_Fword_H[11]                                                                                                                               ; 0                 ; 6       ;
;      - CMD:CMD|m_wrdata[7]                                                                                                                                   ; 0                 ; 6       ;
;      - DDS:DDS|reg_Fword_H[12]                                                                                                                               ; 0                 ; 6       ;
;      - CMD:CMD|m_wrdata[8]                                                                                                                                   ; 0                 ; 6       ;
;      - DDS:DDS|reg_Fword_H[13]                                                                                                                               ; 0                 ; 6       ;
;      - CMD:CMD|m_wrdata[9]                                                                                                                                   ; 0                 ; 6       ;
;      - DDS:DDS|reg_Fword_H[14]                                                                                                                               ; 0                 ; 6       ;
;      - CMD:CMD|m_wrdata[10]                                                                                                                                  ; 0                 ; 6       ;
;      - DDS:DDS|reg_Fword_H[15]                                                                                                                               ; 0                 ; 6       ;
;      - CMD:CMD|m_wrdata[11]                                                                                                                                  ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|wrfifo_clr                                                                                                                      ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|usb_fifo_wrreq                                                                                                                  ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|usb_fifo_wrdata[0]                                                                                                              ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|usb_fifo_wrdata[1]                                                                                                              ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|usb_fifo_wrdata[2]                                                                                                              ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|usb_fifo_wrdata[3]                                                                                                              ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|usb_fifo_wrdata[4]                                                                                                              ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|usb_fifo_wrdata[5]                                                                                                              ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|usb_fifo_wrdata[6]                                                                                                              ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|usb_fifo_wrdata[7]                                                                                                              ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|usb_fifo_wrdata[8]                                                                                                              ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|usb_fifo_wrdata[9]                                                                                                              ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|usb_fifo_wrdata[10]                                                                                                             ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|usb_fifo_wrdata[11]                                                                                                             ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|usb_fifo_wrdata[12]                                                                                                             ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|usb_fifo_wrdata[13]                                                                                                             ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|usb_fifo_wrdata[14]                                                                                                             ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|usb_fifo_wrdata[15]                                                                                                             ; 0                 ; 6       ;
;      - UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst|BPS_PARA[0]                                                                                      ; 0                 ; 6       ;
;      - UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst|BPS_PARA[1]                                                                                      ; 0                 ; 6       ;
;      - UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst|BPS_PARA[3]                                                                                      ; 0                 ; 6       ;
;      - UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst|BPS_PARA[2]                                                                                      ; 0                 ; 6       ;
;      - UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst|BPS_PARA[5]                                                                                      ; 0                 ; 6       ;
;      - UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst|BPS_PARA[4]                                                                                      ; 0                 ; 6       ;
;      - UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst|BPS_PARA[7]                                                                                      ; 0                 ; 6       ;
;      - UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst|BPS_PARA[6]                                                                                      ; 0                 ; 6       ;
;      - UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst|BPS_PARA[9]                                                                                      ; 0                 ; 6       ;
;      - UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst|BPS_PARA[11]                                                                                     ; 0                 ; 6       ;
;      - UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst|BPS_PARA[10]                                                                                     ; 0                 ; 6       ;
;      - UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst|BPS_PARA[12]                                                                                     ; 0                 ; 6       ;
;      - UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst|BPS_EN                                                                                           ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|Wdata_done                                                                            ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|Rdata_done                                                                            ; 0                 ; 6       ;
;      - state_ctrl:state_ctrl|ad_sample_en                                                                                                                    ; 0                 ; 6       ;
;      - CMD:CMD|m_wrdata[15]                                                                                                                                  ; 0                 ; 6       ;
;      - CMD:CMD|m_wrdata[14]                                                                                                                                  ; 0                 ; 6       ;
;      - CMD:CMD|m_wrdata[13]                                                                                                                                  ; 0                 ; 6       ;
;      - CMD:CMD|m_wrdata[12]                                                                                                                                  ; 0                 ; 6       ;
;      - CMD:CMD|reg_CMD_DATA[0]                                                                                                                               ; 0                 ; 6       ;
;      - CMD:CMD|CMD_Valid                                                                                                                                     ; 0                 ; 6       ;
;      - CMD:CMD|reg_CMD_DATA[16]                                                                                                                              ; 0                 ; 6       ;
;      - CMD:CMD|reg_CMD_DATA[19]                                                                                                                              ; 0                 ; 6       ;
;      - CMD:CMD|reg_CMD_DATA[23]                                                                                                                              ; 0                 ; 6       ;
;      - CMD:CMD|reg_CMD_DATA[22]                                                                                                                              ; 0                 ; 6       ;
;      - CMD:CMD|reg_CMD_DATA[21]                                                                                                                              ; 0                 ; 6       ;
;      - CMD:CMD|reg_CMD_DATA[17]                                                                                                                              ; 0                 ; 6       ;
;      - CMD:CMD|reg_CMD_DATA[20]                                                                                                                              ; 0                 ; 6       ;
;      - CMD:CMD|reg_CMD_DATA[18]                                                                                                                              ; 0                 ; 6       ;
;      - CMD:CMD|reg_CMD_DATA[1]                                                                                                                               ; 0                 ; 6       ;
;      - CMD:CMD|reg_CMD_DATA[2]                                                                                                                               ; 0                 ; 6       ;
;      - CMD:CMD|reg_CMD_DATA[3]                                                                                                                               ; 0                 ; 6       ;
;      - CMD:CMD|reg_CMD_DATA[4]                                                                                                                               ; 0                 ; 6       ;
;      - CMD:CMD|reg_CMD_DATA[5]                                                                                                                               ; 0                 ; 6       ;
;      - CMD:CMD|reg_CMD_DATA[6]                                                                                                                               ; 0                 ; 6       ;
;      - CMD:CMD|reg_CMD_DATA[7]                                                                                                                               ; 0                 ; 6       ;
;      - CMD:CMD|reg_CMD_DATA[8]                                                                                                                               ; 0                 ; 6       ;
;      - CMD:CMD|reg_CMD_DATA[9]                                                                                                                               ; 0                 ; 6       ;
;      - CMD:CMD|reg_CMD_DATA[10]                                                                                                                              ; 0                 ; 6       ;
;      - CMD:CMD|reg_CMD_DATA[11]                                                                                                                              ; 0                 ; 6       ;
;      - ch_sel:ch_sel|ch_sel[0]                                                                                                                               ; 0                 ; 6       ;
;      - ch_sel:ch_sel|ch_sel[1]                                                                                                                               ; 0                 ; 6       ;
;      - UART_Tx_Ctrl:UART_Tx_Ctrl|Baud_Set[2]                                                                                                                 ; 0                 ; 6       ;
;      - UART_Tx_Ctrl:UART_Tx_Ctrl|Baud_Set[0]                                                                                                                 ; 0                 ; 6       ;
;      - UART_Tx_Ctrl:UART_Tx_Ctrl|Baud_Set[1]                                                                                                                 ; 0                 ; 6       ;
;      - UART_Tx_Ctrl:UART_Tx_Ctrl|Byte_En                                                                                                                     ; 0                 ; 6       ;
;      - UART_Byte_Tx:UART_Byte_Tx|Tx_Done                                                                                                                     ; 0                 ; 6       ;
;      - sdram_control_top:sdram_control_top|sdram_control:sdram_control|Rd_data_vaild                                                                         ; 0                 ; 6       ;
;      - CMD:CMD|reg_CMD_DATA[15]                                                                                                                              ; 0                 ; 6       ;
;      - CMD:CMD|reg_CMD_DATA[14]                                                                                                                              ; 0                 ; 6       ;
;      - CMD:CMD|reg_CMD_DATA[13]                                                                                                                              ; 0                 ; 6       ;
;      - CMD:CMD|reg_CMD_DATA[12]                                                                                                                              ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Rx_Byte[0]                                                                                                                  ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Rx_Done                                                                                                                     ; 0                 ; 6       ;
;      - CMD:CMD|state.CMD_DATAC                                                                                                                               ; 0                 ; 6       ;
;      - CMD:CMD|state.CMD_TAIL                                                                                                                                ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Rx_Byte[6]                                                                                                                  ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Rx_Byte[4]                                                                                                                  ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Rx_Byte[2]                                                                                                                  ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Rx_Byte[7]                                                                                                                  ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Rx_Byte[3]                                                                                                                  ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Rx_Byte[5]                                                                                                                  ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Rx_Byte[1]                                                                                                                  ; 0                 ; 6       ;
;      - CMD:CMD|state.CMD_DATAA                                                                                                                               ; 0                 ; 6       ;
;      - CMD:CMD|state.CMD_DATAB                                                                                                                               ; 0                 ; 6       ;
;      - UART_Tx_Ctrl:UART_Tx_Ctrl|reg_Baud_Set[2]                                                                                                             ; 0                 ; 6       ;
;      - DDS:DDS|Uart_Flag                                                                                                                                     ; 0                 ; 6       ;
;      - UART_Tx_Ctrl:UART_Tx_Ctrl|En_Tx                                                                                                                       ; 0                 ; 6       ;
;      - UART_Tx_Ctrl:UART_Tx_Ctrl|reg_Baud_Set[0]                                                                                                             ; 0                 ; 6       ;
;      - UART_Tx_Ctrl:UART_Tx_Ctrl|reg_Baud_Set[1]                                                                                                             ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Rx_Bps_Gen:Rx_Bps_Gen|Sample_Clk                                                                                            ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Sample_Clk_Cnt[6]                                                                                                           ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Sample_Clk_Cnt[4]                                                                                                           ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Sample_Clk_Cnt[3]                                                                                                           ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Sample_Clk_Cnt[5]                                                                                                           ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Sample_Clk_Cnt[0]                                                                                                           ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Sample_Clk_Cnt[2]                                                                                                           ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Sample_Clk_Cnt[1]                                                                                                           ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Data_Tmp[2][1]                                                                                                              ; 0                 ; 6       ;
;      - CMD:CMD|state.CMD_LENGTH                                                                                                                              ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Data_Tmp[2][0]                                                                                                              ; 0                 ; 6       ;
;      - CMD:CMD|state.CMD_HEADER                                                                                                                              ; 0                 ; 6       ;
;      - DDS:DDS|DDS_Sample_En                                                                                                                                 ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Rx_Bps_Gen:Rx_Bps_Gen|BPS_PARA[1]                                                                                           ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Rx_Bps_Gen:Rx_Bps_Gen|BPS_PARA[3]                                                                                           ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Rx_Bps_Gen:Rx_Bps_Gen|BPS_PARA[2]                                                                                           ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Rx_Bps_Gen:Rx_Bps_Gen|BPS_PARA[7]                                                                                           ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Rx_Bps_Gen:Rx_Bps_Gen|BPS_PARA[6]                                                                                           ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Rx_Bps_Gen:Rx_Bps_Gen|BPS_EN                                                                                                ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Rs232_Rx2                                                                                                                   ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Rs232_Rx3                                                                                                                   ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Rs232_Rx0                                                                                                                   ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Rs232_Rx1                                                                                                                   ; 0                 ; 6       ;
;      - sdram_cke~output                                                                                                                                      ; 0                 ; 6       ;
; fx2_flagb                                                                                                                                                    ;                   ;         ;
;      - fx2_sloe~0                                                                                                                                            ; 1                 ; 6       ;
;      - usb_stream_out:usb_stream_out|Selector1~0                                                                                                             ; 1                 ; 6       ;
;      - usb_stream_out:usb_stream_out|Selector2~0                                                                                                             ; 1                 ; 6       ;
;      - usb_stream_out:usb_stream_out|always1~1                                                                                                               ; 1                 ; 6       ;
; fx2_flagc                                                                                                                                                    ;                   ;         ;
;      - usb_stream_in:usb_stream_in|current_stream_in_state                                                                                                   ; 1                 ; 6       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|valid_rdreq~2                                                ; 1                 ; 6       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|valid_rdreq~3                                                ; 1                 ; 6       ;
; fx2_ifclk                                                                                                                                                    ;                   ;         ;
;      - usb_stream_in:usb_stream_in|current_stream_in_state                                                                                                   ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|rdptr_g[10]                                                  ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|rdptr_g[9]                                                   ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|rdptr_g[8]                                                   ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|rdptr_g[7]                                                   ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|rdptr_g[6]                                                   ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|rdptr_g[5]                                                   ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|rdptr_g[4]                                                   ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|rdptr_g[3]                                                   ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|rdptr_g[2]                                                   ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|rdptr_g[1]                                                   ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|rdptr_g[0]                                                   ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a0                       ; 0                 ; 6       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|altsyncram_vq41:fifo_ram|ram_block11a9                       ; 0                 ; 6       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15|dffe17a[10] ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15|dffe17a[9]  ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15|dffe17a[8]  ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15|dffe17a[7]  ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15|dffe17a[6]  ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15|dffe17a[5]  ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15|dffe17a[4]  ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15|dffe17a[3]  ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15|dffe17a[2]  ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15|dffe17a[1]  ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15|dffe17a[0]  ; 1                 ; 0       ;
;      - usb_stream_out:usb_stream_out|current_stream_out_state.stream_out_read                                                                                ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                                ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15|dffe16a[10] ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15|dffe16a[8]  ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15|dffe16a[9]  ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15|dffe16a[6]  ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15|dffe16a[7]  ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15|dffe16a[4]  ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15|dffe16a[5]  ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15|dffe16a[2]  ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15|dffe16a[3]  ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15|dffe16a[0]  ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_se9:dffpipe15|dffe16a[1]  ; 1                 ; 0       ;
;      - usb_stream_out:usb_stream_out|current_stream_out_state.stream_out_wait                                                                                ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[31]                                                                                                              ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[30]                                                                                                              ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[29]                                                                                                              ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[28]                                                                                                              ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[27]                                                                                                              ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[26]                                                                                                              ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[25]                                                                                                              ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[24]                                                                                                              ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[23]                                                                                                              ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[22]                                                                                                              ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[21]                                                                                                              ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[20]                                                                                                              ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[19]                                                                                                              ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[18]                                                                                                              ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[17]                                                                                                              ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[16]                                                                                                              ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[15]                                                                                                              ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[14]                                                                                                              ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[13]                                                                                                              ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[12]                                                                                                              ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[11]                                                                                                              ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[10]                                                                                                              ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[9]                                                                                                               ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[8]                                                                                                               ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[7]                                                                                                               ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[6]                                                                                                               ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[5]                                                                                                               ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[4]                                                                                                               ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[3]                                                                                                               ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[2]                                                                                                               ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[1]                                                                                                               ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_num[0]                                                                                                               ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|dffpipe_3dc:rdaclr|dffe12a[0]                                ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[0]                                                                                                             ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[1]                                                                                                             ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[2]                                                                                                             ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[3]                                                                                                             ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[4]                                                                                                             ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[5]                                                                                                             ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[6]                                                                                                             ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[7]                                                                                                             ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[8]                                                                                                             ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[9]                                                                                                             ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[10]                                                                                                            ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[11]                                                                                                            ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[12]                                                                                                            ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[13]                                                                                                            ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[14]                                                                                                            ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[15]                                                                                                            ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[16]                                                                                                            ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[17]                                                                                                            ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[18]                                                                                                            ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[19]                                                                                                            ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[20]                                                                                                            ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[21]                                                                                                            ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[22]                                                                                                            ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[23]                                                                                                            ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[24]                                                                                                            ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[25]                                                                                                            ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[26]                                                                                                            ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[27]                                                                                                            ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[28]                                                                                                            ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[29]                                                                                                            ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[30]                                                                                                            ; 1                 ; 0       ;
;      - usb_cmd_rx:usb_cmd_rx|set_sample_speed[31]                                                                                                            ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data[31]                                                                                                                         ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|address[2]                                                                                                                       ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|address[0]                                                                                                                       ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|cmdvalid                                                                                                                         ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|address[7]                                                                                                                       ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|address[6]                                                                                                                       ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|address[5]                                                                                                                       ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|address[3]                                                                                                                       ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|address[1]                                                                                                                       ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|address[4]                                                                                                                       ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data[30]                                                                                                                         ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data[29]                                                                                                                         ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data[28]                                                                                                                         ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data[27]                                                                                                                         ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data[26]                                                                                                                         ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data[25]                                                                                                                         ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data[24]                                                                                                                         ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data[23]                                                                                                                         ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data[22]                                                                                                                         ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data[21]                                                                                                                         ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data[20]                                                                                                                         ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data[19]                                                                                                                         ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data[18]                                                                                                                         ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data[17]                                                                                                                         ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data[16]                                                                                                                         ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data[15]                                                                                                                         ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data[14]                                                                                                                         ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data[13]                                                                                                                         ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data[12]                                                                                                                         ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data[11]                                                                                                                         ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data[10]                                                                                                                         ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data[9]                                                                                                                          ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data[8]                                                                                                                          ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data[7]                                                                                                                          ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data[6]                                                                                                                          ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data[5]                                                                                                                          ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data[4]                                                                                                                          ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data[3]                                                                                                                          ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data[2]                                                                                                                          ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data[1]                                                                                                                          ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data[0]                                                                                                                          ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; 1                 ; 0       ;
;      - usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[1][15]                                                                                                                  ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[0][0]                                                                                                                   ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|r_rx_done                                                                                                                        ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[0][2]                                                                                                                   ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[0][1]                                                                                                                   ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[0][4]                                                                                                                   ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[0][6]                                                                                                                   ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[0][3]                                                                                                                   ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[0][5]                                                                                                                   ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[0][8]                                                                                                                   ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[0][10]                                                                                                                  ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[0][7]                                                                                                                   ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[0][9]                                                                                                                   ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[0][13]                                                                                                                  ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[0][11]                                                                                                                  ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[0][12]                                                                                                                  ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[0][14]                                                                                                                  ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[0][15]                                                                                                                  ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[3][8]                                                                                                                   ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[3][9]                                                                                                                   ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[3][10]                                                                                                                  ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[3][15]                                                                                                                  ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[3][12]                                                                                                                  ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[3][13]                                                                                                                  ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[3][14]                                                                                                                  ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[3][11]                                                                                                                  ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[1][2]                                                                                                                   ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[1][0]                                                                                                                   ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[1][7]                                                                                                                   ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[1][6]                                                                                                                   ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[1][5]                                                                                                                   ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[1][3]                                                                                                                   ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[1][1]                                                                                                                   ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[1][4]                                                                                                                   ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[1][14]                                                                                                                  ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[1][13]                                                                                                                  ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[1][12]                                                                                                                  ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[1][11]                                                                                                                  ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[1][10]                                                                                                                  ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[1][9]                                                                                                                   ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[1][8]                                                                                                                   ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[2][7]                                                                                                                   ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[2][6]                                                                                                                   ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[2][5]                                                                                                                   ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[2][4]                                                                                                                   ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[2][3]                                                                                                                   ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[2][2]                                                                                                                   ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[2][1]                                                                                                                   ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[2][0]                                                                                                                   ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[2][15]                                                                                                                  ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[2][14]                                                                                                                  ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[2][13]                                                                                                                  ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[2][12]                                                                                                                  ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[2][11]                                                                                                                  ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[2][10]                                                                                                                  ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[2][9]                                                                                                                   ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[2][8]                                                                                                                   ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[3][7]                                                                                                                   ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[3][6]                                                                                                                   ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[3][5]                                                                                                                   ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[3][4]                                                                                                                   ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[3][3]                                                                                                                   ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[3][2]                                                                                                                   ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[3][1]                                                                                                                   ; 1                 ; 0       ;
;      - usb_cmd:usb_cmd_inst|data_str[3][0]                                                                                                                   ; 1                 ; 0       ;
;      - usb_stream_out:usb_stream_out|data_valid                                                                                                              ; 1                 ; 0       ;
;      - usb_stream_out:usb_stream_out|data_out[8]                                                                                                             ; 1                 ; 0       ;
;      - usb_stream_out:usb_stream_out|data_out[9]                                                                                                             ; 1                 ; 0       ;
;      - usb_stream_out:usb_stream_out|data_out[10]                                                                                                            ; 1                 ; 0       ;
;      - usb_stream_out:usb_stream_out|data_out[15]                                                                                                            ; 1                 ; 0       ;
;      - usb_stream_out:usb_stream_out|data_out[12]                                                                                                            ; 1                 ; 0       ;
;      - usb_stream_out:usb_stream_out|data_out[13]                                                                                                            ; 1                 ; 0       ;
;      - usb_stream_out:usb_stream_out|data_out[14]                                                                                                            ; 1                 ; 0       ;
;      - usb_stream_out:usb_stream_out|data_out[11]                                                                                                            ; 1                 ; 0       ;
;      - usb_stream_out:usb_stream_out|data_out[7]                                                                                                             ; 1                 ; 0       ;
;      - usb_stream_out:usb_stream_out|data_out[6]                                                                                                             ; 1                 ; 0       ;
;      - usb_stream_out:usb_stream_out|data_out[5]                                                                                                             ; 1                 ; 0       ;
;      - usb_stream_out:usb_stream_out|data_out[4]                                                                                                             ; 1                 ; 0       ;
;      - usb_stream_out:usb_stream_out|data_out[3]                                                                                                             ; 1                 ; 0       ;
;      - usb_stream_out:usb_stream_out|data_out[2]                                                                                                             ; 1                 ; 0       ;
;      - usb_stream_out:usb_stream_out|data_out[1]                                                                                                             ; 1                 ; 0       ;
;      - usb_stream_out:usb_stream_out|data_out[0]                                                                                                             ; 1                 ; 0       ;
; in_a                                                                                                                                                         ;                   ;         ;
;      - encode:encode|position[7]~0                                                                                                                           ; 0                 ; 6       ;
;      - encode:encode|position[0]~1                                                                                                                           ; 0                 ; 6       ;
;      - encode:encode|state.00~0                                                                                                                              ; 0                 ; 6       ;
;      - encode:encode|state.00~1                                                                                                                              ; 0                 ; 6       ;
; in_b                                                                                                                                                         ;                   ;         ;
;      - encode:encode|position[7]~0                                                                                                                           ; 0                 ; 6       ;
;      - encode:encode|position[0]~1                                                                                                                           ; 0                 ; 6       ;
;      - encode:encode|state.00~0                                                                                                                              ; 0                 ; 6       ;
;      - encode:encode|state.00~1                                                                                                                              ; 0                 ; 6       ;
; ADC_DOUT[0]                                                                                                                                                  ;                   ;         ;
;      - ad_10bit_to_16bit:ad_10bit_to_16bit|ad_out~42                                                                                                         ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                  ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]~feeder                                                                                              ; 0                 ; 6       ;
; ADC_DOUT[1]                                                                                                                                                  ;                   ;         ;
;      - ad_10bit_to_16bit:ad_10bit_to_16bit|ad_out~43                                                                                                         ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                     ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]~feeder                                                                                           ; 0                 ; 6       ;
; ADC_DOUT[2]                                                                                                                                                  ;                   ;         ;
;      - ad_10bit_to_16bit:ad_10bit_to_16bit|ad_out~58                                                                                                         ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                  ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                     ; 0                 ; 6       ;
; ADC_DOUT[3]                                                                                                                                                  ;                   ;         ;
;      - ad_10bit_to_16bit:ad_10bit_to_16bit|ad_out~56                                                                                                         ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]~feeder                                                                                              ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]~feeder                                                                                           ; 0                 ; 6       ;
; ADC_DOUT[4]                                                                                                                                                  ;                   ;         ;
;      - ad_10bit_to_16bit:ad_10bit_to_16bit|ad_out~54                                                                                                         ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                  ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]~feeder                                                                                              ; 0                 ; 6       ;
; ADC_DOUT[5]                                                                                                                                                  ;                   ;         ;
;      - ad_10bit_to_16bit:ad_10bit_to_16bit|ad_out~52                                                                                                         ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                  ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]~feeder                                                                                              ; 0                 ; 6       ;
; ADC_DOUT[6]                                                                                                                                                  ;                   ;         ;
;      - ad_10bit_to_16bit:ad_10bit_to_16bit|ad_out~50                                                                                                         ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                                                  ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]~feeder                                                                                              ; 0                 ; 6       ;
; ADC_DOUT[7]                                                                                                                                                  ;                   ;         ;
;      - ad_10bit_to_16bit:ad_10bit_to_16bit|ad_out~48                                                                                                         ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]                                                                                                  ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                     ; 1                 ; 6       ;
; Rs232_Rx                                                                                                                                                     ;                   ;         ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Add1~0                                                                                                                      ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Add7~0                                                                                                                      ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Add5~0                                                                                                                      ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Selector10~1                                                                                                                ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Add8~0                                                                                                                      ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Add4~0                                                                                                                      ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Add6~0                                                                                                                      ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Add2~0                                                                                                                      ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Add1~1                                                                                                                      ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Add7~1                                                                                                                      ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Add5~1                                                                                                                      ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Selector11~0                                                                                                                ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Add8~1                                                                                                                      ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Add4~1                                                                                                                      ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Add6~1                                                                                                                      ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Add2~1                                                                                                                      ; 0                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Rs232_Rx0                                                                                                                   ; 0                 ; 6       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CMD:CMD|CMD_Valid                                                                                                                                                                                                                                                                                                                                           ; FF_X21_Y12_N21     ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CMD:CMD|reg_CMD_DATA[11]~2                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X22_Y16_N14 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CMD:CMD|reg_CMD_DATA[23]~1                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X22_Y16_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CMD:CMD|reg_CMD_DATA[7]~0                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X22_Y16_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Clk                                                                                                                                                                                                                                                                                                                                                         ; PIN_E1             ; 717     ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; Clk                                                                                                                                                                                                                                                                                                                                                         ; PIN_E1             ; 4       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; DDS:DDS|DDS_Module:DDS_Module|EN_1                                                                                                                                                                                                                                                                                                                          ; FF_X25_Y8_N9       ; 56      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; DDS:DDS|always1~0                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X21_Y12_N10 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DDS:DDS|always2~0                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X21_Y12_N4  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DDS:DDS|reg_Fword_H[15]~0                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X21_Y12_N16 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DDS:DDS|uart_Sample_Cnt[10]~19                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X13_Y11_N26 ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Rst_n                                                                                                                                                                                                                                                                                                                                                       ; PIN_N1             ; 748     ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; UART_Byte_Tx:UART_Byte_Tx|Equal0~0                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X10_Y10_N28 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst|Count[7]~15                                                                                                                                                                                                                                                                                            ; LCCOMB_X16_Y10_N24 ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; UART_Byte_Tx:UART_Byte_Tx|always2~1                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X10_Y10_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UART_Tx_Ctrl:UART_Tx_Ctrl|Baud_Set[0]                                                                                                                                                                                                                                                                                                                       ; FF_X12_Y11_N27     ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; UART_Tx_Ctrl:UART_Tx_Ctrl|Baud_Set[1]                                                                                                                                                                                                                                                                                                                       ; FF_X12_Y11_N5      ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; UART_Tx_Ctrl:UART_Tx_Ctrl|Baud_Set[2]                                                                                                                                                                                                                                                                                                                       ; FF_X12_Y11_N17     ; 20      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; UART_Tx_Ctrl:UART_Tx_Ctrl|Byte_En~0                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X13_Y11_N24 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UART_Tx_Ctrl:UART_Tx_Ctrl|always1~1                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X21_Y12_N28 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx|Data_Tmp[0][1]~3                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X14_Y16_N18 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx|Data_Tmp[1][1]~21                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X16_Y16_N20 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx|Data_Tmp[2][1]~12                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X16_Y16_N28 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx|Data_Tmp[3][1]~17                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X14_Y16_N28 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx|Data_Tmp[4][1]~9                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X16_Y16_N14 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx|Data_Tmp[5][1]~19                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X16_Y16_N0  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx|Data_Tmp[6][1]~5                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X14_Y16_N14 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx|Data_Tmp[7][1]~22                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X14_Y16_N22 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx|Rx_Bps_Gen:Rx_Bps_Gen|Count[2]~12                                                                                                                                                                                                                                                                                                 ; LCCOMB_X13_Y15_N0  ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx|Rx_Bps_Gen:Rx_Bps_Gen|Sample_Clk                                                                                                                                                                                                                                                                                                  ; FF_X13_Y14_N3      ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx|Rx_Done                                                                                                                                                                                                                                                                                                                           ; FF_X14_Y15_N9      ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx|Sample_Clk_Cnt[3]                                                                                                                                                                                                                                                                                                                 ; FF_X12_Y16_N9      ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx|Sample_Clk_Cnt[4]                                                                                                                                                                                                                                                                                                                 ; FF_X12_Y16_N31     ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx|Sample_Clk_Cnt[5]                                                                                                                                                                                                                                                                                                                 ; FF_X12_Y16_N27     ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx|Sample_Clk_Cnt[6]                                                                                                                                                                                                                                                                                                                 ; FF_X12_Y16_N5      ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx|always4~0                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X12_Y16_N6  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y12_N0     ; 448     ; Clock                      ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y12_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ch_sel:ch_sel|always0~0                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X21_Y12_N24 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; encode:encode|position[7]~0                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X10_Y9_N10  ; 7       ; Latch enable               ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; encode:encode|state.00~1                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X10_Y9_N4   ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; fx2_ifclk                                                                                                                                                                                                                                                                                                                                                   ; PIN_N8             ; 242     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                                                                                  ; PLL_1              ; 272     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1]                                                                                                                                                                                                                                                                                  ; PLL_1              ; 74      ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]                                                                                                                                                                                                                                                                                  ; PLL_1              ; 364     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; rw_switch~0                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X6_Y6_N8    ; 18      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                     ; LCCOMB_X11_Y12_N2  ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                     ; LCCOMB_X11_Y10_N10 ; 19      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                     ; LCCOMB_X14_Y20_N2  ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                     ; LCCOMB_X14_Y18_N16 ; 19      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sdram_control_top:sdram_control_top|sd_raddr[2]~0                                                                                                                                                                                                                                                                                                           ; LCCOMB_X12_Y18_N20 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Ba[0]~0                                                                                                                                                                                                                                                                                     ; LCCOMB_X10_Y19_N22 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Command[0]~4                                                                                                                                                                                                                                                                                ; LCCOMB_X9_Y19_N28  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[0]~4                                                                                                                                                                                                                                                                                     ; LCCOMB_X10_Y19_N28 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[7]~10                                                                                                                                                                                                                                                                                    ; LCCOMB_X12_Y17_N20 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Wr_data_vaild                                                                                                                                                                                                                                                                               ; FF_X9_Y20_N9       ; 17      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|main_state.READ                                                                                                                                                                                                                                                                             ; FF_X12_Y17_N3      ; 22      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|main_state~8                                                                                                                                                                                                                                                                                ; LCCOMB_X12_Y20_N28 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[12]~32                                                                                                                                                                                                                                                                               ; LCCOMB_X8_Y19_N22  ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_cnt[4]~18                                                                                                                                                                                                                                                                               ; LCCOMB_X4_Y11_N18  ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[18]~29                                                                                                                                                                                                                                                                         ; LCCOMB_X8_Y20_N26  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|Equal0~2                                                                                                                                                                                                                                                              ; LCCOMB_X10_Y20_N0  ; 39      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|LessThan0~4                                                                                                                                                                                                                                                           ; LCCOMB_X10_Y20_N18 ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_cnt[0]~18                                                                                                                                                                                                                                                                                ; LCCOMB_X9_Y20_N14  ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X25_Y14_N7      ; 27      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X19_Y11_N2  ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X19_Y11_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X24_Y13_N2  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X18_Y14_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                            ; LCCOMB_X24_Y13_N18 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                              ; FF_X23_Y13_N25     ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                              ; FF_X23_Y13_N15     ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                              ; LCCOMB_X23_Y13_N16 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~10              ; LCCOMB_X25_Y14_N8  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19              ; LCCOMB_X19_Y10_N26 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                       ; LCCOMB_X24_Y13_N14 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~17      ; LCCOMB_X25_Y16_N26 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~13 ; LCCOMB_X25_Y16_N18 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~20 ; LCCOMB_X25_Y16_N20 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X25_Y15_N31     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X25_Y14_N19     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; FF_X25_Y14_N27     ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; FF_X24_Y13_N9      ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X25_Y14_N22 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X24_Y14_N9      ; 36      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X18_Y14_N20 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                                                                                       ; LCCOMB_X17_Y15_N18 ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                                                                                       ; LCCOMB_X17_Y15_N16 ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                     ; FF_X17_Y15_N25     ; 19      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                    ; LCCOMB_X18_Y15_N22 ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                     ; LCCOMB_X22_Y15_N20 ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                     ; LCCOMB_X22_Y15_N30 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                       ; FF_X25_Y14_N21     ; 264     ; Async. clear               ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]~1                                                                                                                                                                                               ; LCCOMB_X22_Y17_N22 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~0                                                                                                                                                                                  ; LCCOMB_X18_Y15_N12 ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                   ; LCCOMB_X18_Y15_N28 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                                                                                       ; LCCOMB_X18_Y8_N0   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                             ; LCCOMB_X21_Y15_N0  ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[4]~0                                                                        ; LCCOMB_X18_Y8_N12  ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0                                                                           ; LCCOMB_X21_Y8_N24  ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                                                                              ; LCCOMB_X21_Y15_N14 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                   ; LCCOMB_X21_Y15_N2  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~8                                                                                                                                                                                                              ; LCCOMB_X17_Y11_N14 ; 4       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~9                                                                                                                                                                                                              ; LCCOMB_X17_Y11_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~5                                                                                                                                                                                                         ; LCCOMB_X17_Y11_N0  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                                                                           ; LCCOMB_X19_Y15_N18 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]~34                                                                                                                                                                                                                          ; LCCOMB_X22_Y17_N26 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                                                                                      ; LCCOMB_X22_Y17_N28 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                               ; LCCOMB_X22_Y15_N26 ; 122     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; speed_ctrl:speed_ctrl|div_cnt[22]~36                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X5_Y10_N16  ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; state_ctrl:state_ctrl|LessThan1~5                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X1_Y9_N28   ; 20      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; state_ctrl:state_ctrl|LessThan3~62                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X11_Y6_N30  ; 3       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; state_ctrl:state_ctrl|ad_sample_en                                                                                                                                                                                                                                                                                                                          ; FF_X30_Y18_N15     ; 24      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; state_ctrl:state_ctrl|rdfifo_clr                                                                                                                                                                                                                                                                                                                            ; FF_X2_Y10_N1       ; 20      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; state_ctrl:state_ctrl|rdfifo_clr                                                                                                                                                                                                                                                                                                                            ; FF_X2_Y10_N1       ; 117     ; Async. clear               ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; state_ctrl:state_ctrl|rdfifo_clr_cnt[0]~13                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X7_Y6_N28   ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; state_ctrl:state_ctrl|state.ADC_SAMPLE                                                                                                                                                                                                                                                                                                                      ; FF_X2_Y10_N7       ; 35      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; state_ctrl:state_ctrl|state.DATA_SEND_WORKING                                                                                                                                                                                                                                                                                                               ; FF_X12_Y9_N31      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; state_ctrl:state_ctrl|state.IDLE                                                                                                                                                                                                                                                                                                                            ; FF_X12_Y9_N21      ; 36      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; state_ctrl:state_ctrl|state.RESET_USB                                                                                                                                                                                                                                                                                                                       ; FF_X1_Y10_N5       ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; state_ctrl:state_ctrl|wrfifo_clr                                                                                                                                                                                                                                                                                                                            ; FF_X14_Y13_N11     ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; state_ctrl:state_ctrl|wrfifo_clr                                                                                                                                                                                                                                                                                                                            ; FF_X14_Y13_N11     ; 117     ; Async. clear               ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; state_ctrl:state_ctrl|wrfifo_clr_cnt[4]~13                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X14_Y13_N28 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; usb_cmd:usb_cmd_inst|address[0]~7                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X9_Y5_N30   ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; usb_cmd_rx:usb_cmd_rx|set_sample_num[0]~4                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X9_Y5_N0    ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; usb_cmd_rx:usb_cmd_rx|set_sample_num[24]~2                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X9_Y5_N6    ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; usb_cmd_rx:usb_cmd_rx|set_sample_speed[31]~1                                                                                                                                                                                                                                                                                                                ; LCCOMB_X9_Y5_N8    ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                                                                                                                                                                                                                                      ; FF_X7_Y7_N1        ; 52      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                                                                                                                                                                                                                                      ; FF_X7_Y11_N5       ; 79      ; Async. clear               ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|valid_rdreq                                                                                                                                                                                                                                                        ; LCCOMB_X7_Y7_N26   ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|valid_wrreq~1                                                                                                                                                                                                                                                      ; LCCOMB_X13_Y9_N6   ; 21      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; usb_stream_out:usb_stream_out|data_valid                                                                                                                                                                                                                                                                                                                    ; FF_X8_Y9_N17       ; 65      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                   ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Clk                                                                                                                    ; PIN_E1            ; 717     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                           ; JTAG_X1_Y12_N0    ; 448     ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; encode:encode|position[7]~0                                                                                            ; LCCOMB_X10_Y9_N10 ; 7       ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                                             ; PLL_1             ; 272     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1]                                             ; PLL_1             ; 74      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]                                             ; PLL_1             ; 364     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all  ; FF_X25_Y14_N21    ; 264     ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; state_ctrl:state_ctrl|rdfifo_clr                                                                                       ; FF_X2_Y10_N1      ; 117     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; state_ctrl:state_ctrl|wrfifo_clr                                                                                       ; FF_X14_Y13_N11    ; 117     ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; FF_X7_Y11_N5      ; 79      ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
+------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------+
; Non-Global High Fan-Out Signals ;
+-------------+-------------------+
; Name        ; Fan-Out           ;
+-------------+-------------------+
; Rst_n~input ; 748               ;
+-------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF        ; Location                                                                                                                                                                                                                                                      ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|ALTSYNCRAM                                                                                 ; AUTO ; ROM              ; Single Clock ; 4096         ; 10           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 40960  ; 4096                        ; 8                           ; --                          ; --                          ; 32768               ; 4    ; sin_4k.mif ; M9K_X27_Y11_N0, M9K_X27_Y10_N0, M9K_X27_Y9_N0, M9K_X27_Y8_N0                                                                                                                                                                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ALTSYNCRAM                                                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 16           ; 512          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 512                         ; 16                          ; 512                         ; 16                          ; 8192                ; 1    ; None       ; M9K_X15_Y12_N0                                                                                                                                                                                                                                                ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ALTSYNCRAM                                                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 16           ; 512          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 512                         ; 16                          ; 512                         ; 16                          ; 8192                ; 1    ; None       ; M9K_X15_Y20_N0                                                                                                                                                                                                                                                ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8b24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 32           ; 4096         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 131072 ; 4096                        ; 32                          ; 4096                        ; 32                          ; 131072              ; 16   ; None       ; M9K_X27_Y13_N0, M9K_X27_Y12_N0, M9K_X15_Y19_N0, M9K_X27_Y17_N0, M9K_X27_Y15_N0, M9K_X27_Y14_N0, M9K_X27_Y16_N0, M9K_X15_Y9_N0, M9K_X15_Y18_N0, M9K_X15_Y13_N0, M9K_X15_Y15_N0, M9K_X15_Y10_N0, M9K_X15_Y14_N0, M9K_X15_Y17_N0, M9K_X15_Y16_N0, M9K_X15_Y11_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|altsyncram_vq41:fifo_ram|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 16           ; 1024         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 16384  ; 1024                        ; 16                          ; 1024                        ; 16                          ; 16384               ; 2    ; None       ; M9K_X15_Y8_N0, M9K_X15_Y7_N0                                                                                                                                                                                                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |uart_scope|DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|ALTSYNCRAM                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;8;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;16;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;24;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;32;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;40;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;48;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;56;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;64;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;72;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;
;80;(1000000000) (1000) (512) (200)    ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;
;88;(1000000000) (1000) (512) (200)    ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;
;96;(1000000000) (1000) (512) (200)    ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;
;104;(1000000000) (1000) (512) (200)    ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;
;112;(1000000000) (1000) (512) (200)    ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;
;120;(1000000000) (1000) (512) (200)    ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;
;128;(1000000000) (1000) (512) (200)    ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;
;136;(1000000000) (1000) (512) (200)    ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;
;144;(1000000100) (1004) (516) (204)    ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;
;152;(1000000100) (1004) (516) (204)    ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;
;160;(1000000100) (1004) (516) (204)    ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;
;168;(1000000100) (1004) (516) (204)    ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;
;176;(1000001000) (1010) (520) (208)    ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;
;184;(1000001000) (1010) (520) (208)    ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;
;192;(1000001000) (1010) (520) (208)    ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;
;200;(1000001000) (1010) (520) (208)    ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;
;208;(1000001000) (1010) (520) (208)    ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;
;216;(1000001100) (1014) (524) (20C)    ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;
;224;(1000001100) (1014) (524) (20C)    ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;
;232;(1000001100) (1014) (524) (20C)    ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;
;240;(1000001100) (1014) (524) (20C)    ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;
;248;(1000010000) (1020) (528) (210)    ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;
;256;(1000010000) (1020) (528) (210)    ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;
;264;(1000010000) (1020) (528) (210)    ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;
;272;(1000010000) (1020) (528) (210)    ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;
;280;(1000010000) (1020) (528) (210)    ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;
;288;(1000010000) (1020) (528) (210)    ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;
;296;(1000010000) (1020) (528) (210)    ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;
;304;(1000010000) (1020) (528) (210)    ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;
;312;(1000010000) (1020) (528) (210)    ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;
;320;(1000010000) (1020) (528) (210)    ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;
;328;(1000010000) (1020) (528) (210)    ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;
;336;(1000010000) (1020) (528) (210)    ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000001100) (1014) (524) (20C)   ;
;344;(1000001100) (1014) (524) (20C)    ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;
;352;(1000001100) (1014) (524) (20C)    ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;
;360;(1000001100) (1014) (524) (20C)    ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;
;368;(1000001000) (1010) (520) (208)    ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;
;376;(1000001000) (1010) (520) (208)    ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;
;384;(1000000100) (1004) (516) (204)    ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;
;392;(1000000100) (1004) (516) (204)    ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;
;400;(1000000000) (1000) (512) (200)    ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(0111111100) (774) (508) (1FC)   ;
;408;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;416;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;
;424;(0111111000) (770) (504) (1F8)    ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;
;432;(0111110100) (764) (500) (1F4)    ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;
;440;(0111110000) (760) (496) (1F0)    ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;
;448;(0111101100) (754) (492) (1EC)    ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;
;456;(0111101000) (750) (488) (1E8)    ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111100100) (744) (484) (1E4)   ;(0111100100) (744) (484) (1E4)   ;(0111100100) (744) (484) (1E4)   ;(0111100100) (744) (484) (1E4)   ;
;464;(0111100100) (744) (484) (1E4)    ;(0111100100) (744) (484) (1E4)   ;(0111100100) (744) (484) (1E4)   ;(0111100100) (744) (484) (1E4)   ;(0111100000) (740) (480) (1E0)   ;(0111100000) (740) (480) (1E0)   ;(0111100000) (740) (480) (1E0)   ;(0111100000) (740) (480) (1E0)   ;
;472;(0111100000) (740) (480) (1E0)    ;(0111100000) (740) (480) (1E0)   ;(0111100000) (740) (480) (1E0)   ;(0111011100) (734) (476) (1DC)   ;(0111011100) (734) (476) (1DC)   ;(0111011100) (734) (476) (1DC)   ;(0111011100) (734) (476) (1DC)   ;(0111011100) (734) (476) (1DC)   ;
;480;(0111011100) (734) (476) (1DC)    ;(0111011100) (734) (476) (1DC)   ;(0111011000) (730) (472) (1D8)   ;(0111011000) (730) (472) (1D8)   ;(0111011000) (730) (472) (1D8)   ;(0111011000) (730) (472) (1D8)   ;(0111011000) (730) (472) (1D8)   ;(0111011000) (730) (472) (1D8)   ;
;488;(0111011000) (730) (472) (1D8)    ;(0111010100) (724) (468) (1D4)   ;(0111010100) (724) (468) (1D4)   ;(0111010100) (724) (468) (1D4)   ;(0111010100) (724) (468) (1D4)   ;(0111010100) (724) (468) (1D4)   ;(0111010100) (724) (468) (1D4)   ;(0111010100) (724) (468) (1D4)   ;
;496;(0111010000) (720) (464) (1D0)    ;(0111010000) (720) (464) (1D0)   ;(0111010000) (720) (464) (1D0)   ;(0111010000) (720) (464) (1D0)   ;(0111010000) (720) (464) (1D0)   ;(0111010000) (720) (464) (1D0)   ;(0111010000) (720) (464) (1D0)   ;(0111001100) (714) (460) (1CC)   ;
;504;(0111001100) (714) (460) (1CC)    ;(0111001100) (714) (460) (1CC)   ;(0111001100) (714) (460) (1CC)   ;(0111001100) (714) (460) (1CC)   ;(0111001100) (714) (460) (1CC)   ;(0111001000) (710) (456) (1C8)   ;(0111001000) (710) (456) (1C8)   ;(0111001000) (710) (456) (1C8)   ;
;512;(0111001000) (710) (456) (1C8)    ;(0111001000) (710) (456) (1C8)   ;(0111001000) (710) (456) (1C8)   ;(0111001000) (710) (456) (1C8)   ;(0111000100) (704) (452) (1C4)   ;(0111000100) (704) (452) (1C4)   ;(0111000100) (704) (452) (1C4)   ;(0111000100) (704) (452) (1C4)   ;
;520;(0111000100) (704) (452) (1C4)    ;(0111000100) (704) (452) (1C4)   ;(0111000000) (700) (448) (1C0)   ;(0111000000) (700) (448) (1C0)   ;(0111000000) (700) (448) (1C0)   ;(0111000000) (700) (448) (1C0)   ;(0111000000) (700) (448) (1C0)   ;(0111000000) (700) (448) (1C0)   ;
;528;(0111000000) (700) (448) (1C0)    ;(0110111100) (674) (444) (1BC)   ;(0110111100) (674) (444) (1BC)   ;(0110111100) (674) (444) (1BC)   ;(0110111100) (674) (444) (1BC)   ;(0110111100) (674) (444) (1BC)   ;(0110111100) (674) (444) (1BC)   ;(0110111100) (674) (444) (1BC)   ;
;536;(0110111000) (670) (440) (1B8)    ;(0110111000) (670) (440) (1B8)   ;(0110111000) (670) (440) (1B8)   ;(0110111000) (670) (440) (1B8)   ;(0110111000) (670) (440) (1B8)   ;(0110111000) (670) (440) (1B8)   ;(0110111000) (670) (440) (1B8)   ;(0110110100) (664) (436) (1B4)   ;
;544;(0110110100) (664) (436) (1B4)    ;(0110110100) (664) (436) (1B4)   ;(0110110100) (664) (436) (1B4)   ;(0110110100) (664) (436) (1B4)   ;(0110110100) (664) (436) (1B4)   ;(0110110100) (664) (436) (1B4)   ;(0110110000) (660) (432) (1B0)   ;(0110110000) (660) (432) (1B0)   ;
;552;(0110110000) (660) (432) (1B0)    ;(0110110000) (660) (432) (1B0)   ;(0110110000) (660) (432) (1B0)   ;(0110110000) (660) (432) (1B0)   ;(0110110000) (660) (432) (1B0)   ;(0110101100) (654) (428) (1AC)   ;(0110101100) (654) (428) (1AC)   ;(0110101100) (654) (428) (1AC)   ;
;560;(0110101100) (654) (428) (1AC)    ;(0110101100) (654) (428) (1AC)   ;(0110101100) (654) (428) (1AC)   ;(0110101100) (654) (428) (1AC)   ;(0110101000) (650) (424) (1A8)   ;(0110101000) (650) (424) (1A8)   ;(0110101000) (650) (424) (1A8)   ;(0110101000) (650) (424) (1A8)   ;
;568;(0110101000) (650) (424) (1A8)    ;(0110101000) (650) (424) (1A8)   ;(0110101000) (650) (424) (1A8)   ;(0110101000) (650) (424) (1A8)   ;(0110100100) (644) (420) (1A4)   ;(0110100100) (644) (420) (1A4)   ;(0110100100) (644) (420) (1A4)   ;(0110100100) (644) (420) (1A4)   ;
;576;(0110100100) (644) (420) (1A4)    ;(0110100100) (644) (420) (1A4)   ;(0110100100) (644) (420) (1A4)   ;(0110100100) (644) (420) (1A4)   ;(0110100000) (640) (416) (1A0)   ;(0110100000) (640) (416) (1A0)   ;(0110100000) (640) (416) (1A0)   ;(0110100000) (640) (416) (1A0)   ;
;584;(0110100000) (640) (416) (1A0)    ;(0110100000) (640) (416) (1A0)   ;(0110100000) (640) (416) (1A0)   ;(0110100000) (640) (416) (1A0)   ;(0110011100) (634) (412) (19C)   ;(0110011100) (634) (412) (19C)   ;(0110011100) (634) (412) (19C)   ;(0110011100) (634) (412) (19C)   ;
;592;(0110011100) (634) (412) (19C)    ;(0110011100) (634) (412) (19C)   ;(0110011100) (634) (412) (19C)   ;(0110011100) (634) (412) (19C)   ;(0110011100) (634) (412) (19C)   ;(0110011000) (630) (408) (198)   ;(0110011000) (630) (408) (198)   ;(0110011000) (630) (408) (198)   ;
;600;(0110011000) (630) (408) (198)    ;(0110011000) (630) (408) (198)   ;(0110011000) (630) (408) (198)   ;(0110011000) (630) (408) (198)   ;(0110011000) (630) (408) (198)   ;(0110011000) (630) (408) (198)   ;(0110011000) (630) (408) (198)   ;(0110011000) (630) (408) (198)   ;
;608;(0110010100) (624) (404) (194)    ;(0110010100) (624) (404) (194)   ;(0110010100) (624) (404) (194)   ;(0110010100) (624) (404) (194)   ;(0110010100) (624) (404) (194)   ;(0110010100) (624) (404) (194)   ;(0110010100) (624) (404) (194)   ;(0110010100) (624) (404) (194)   ;
;616;(0110010100) (624) (404) (194)    ;(0110010100) (624) (404) (194)   ;(0110010100) (624) (404) (194)   ;(0110010100) (624) (404) (194)   ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;
;624;(0110010000) (620) (400) (190)    ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;
;632;(0110010000) (620) (400) (190)    ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;
;640;(0110001100) (614) (396) (18C)    ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;
;648;(0110001100) (614) (396) (18C)    ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;
;656;(0110001100) (614) (396) (18C)    ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;
;664;(0110001100) (614) (396) (18C)    ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;
;672;(0110001100) (614) (396) (18C)    ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;
;680;(0110001100) (614) (396) (18C)    ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;
;688;(0110010000) (620) (400) (190)    ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;
;696;(0110010000) (620) (400) (190)    ;(0110010100) (624) (404) (194)   ;(0110010100) (624) (404) (194)   ;(0110010100) (624) (404) (194)   ;(0110010100) (624) (404) (194)   ;(0110010100) (624) (404) (194)   ;(0110010100) (624) (404) (194)   ;(0110010100) (624) (404) (194)   ;
;704;(0110010100) (624) (404) (194)    ;(0110010100) (624) (404) (194)   ;(0110010100) (624) (404) (194)   ;(0110010100) (624) (404) (194)   ;(0110011000) (630) (408) (198)   ;(0110011000) (630) (408) (198)   ;(0110011000) (630) (408) (198)   ;(0110011000) (630) (408) (198)   ;
;712;(0110011000) (630) (408) (198)    ;(0110011000) (630) (408) (198)   ;(0110011000) (630) (408) (198)   ;(0110011000) (630) (408) (198)   ;(0110011100) (634) (412) (19C)   ;(0110011100) (634) (412) (19C)   ;(0110011100) (634) (412) (19C)   ;(0110011100) (634) (412) (19C)   ;
;720;(0110011100) (634) (412) (19C)    ;(0110011100) (634) (412) (19C)   ;(0110011100) (634) (412) (19C)   ;(0110011100) (634) (412) (19C)   ;(0110100000) (640) (416) (1A0)   ;(0110100000) (640) (416) (1A0)   ;(0110100000) (640) (416) (1A0)   ;(0110100000) (640) (416) (1A0)   ;
;728;(0110100000) (640) (416) (1A0)    ;(0110100000) (640) (416) (1A0)   ;(0110100100) (644) (420) (1A4)   ;(0110100100) (644) (420) (1A4)   ;(0110100100) (644) (420) (1A4)   ;(0110100100) (644) (420) (1A4)   ;(0110100100) (644) (420) (1A4)   ;(0110100100) (644) (420) (1A4)   ;
;736;(0110100100) (644) (420) (1A4)    ;(0110101000) (650) (424) (1A8)   ;(0110101000) (650) (424) (1A8)   ;(0110101000) (650) (424) (1A8)   ;(0110101000) (650) (424) (1A8)   ;(0110101000) (650) (424) (1A8)   ;(0110101100) (654) (428) (1AC)   ;(0110101100) (654) (428) (1AC)   ;
;744;(0110101100) (654) (428) (1AC)    ;(0110101100) (654) (428) (1AC)   ;(0110101100) (654) (428) (1AC)   ;(0110110000) (660) (432) (1B0)   ;(0110110000) (660) (432) (1B0)   ;(0110110000) (660) (432) (1B0)   ;(0110110000) (660) (432) (1B0)   ;(0110110000) (660) (432) (1B0)   ;
;752;(0110110100) (664) (436) (1B4)    ;(0110110100) (664) (436) (1B4)   ;(0110110100) (664) (436) (1B4)   ;(0110110100) (664) (436) (1B4)   ;(0110110100) (664) (436) (1B4)   ;(0110111000) (670) (440) (1B8)   ;(0110111000) (670) (440) (1B8)   ;(0110111000) (670) (440) (1B8)   ;
;760;(0110111000) (670) (440) (1B8)    ;(0110111100) (674) (444) (1BC)   ;(0110111100) (674) (444) (1BC)   ;(0110111100) (674) (444) (1BC)   ;(0110111100) (674) (444) (1BC)   ;(0110111100) (674) (444) (1BC)   ;(0111000000) (700) (448) (1C0)   ;(0111000000) (700) (448) (1C0)   ;
;768;(0111000000) (700) (448) (1C0)    ;(0111000000) (700) (448) (1C0)   ;(0111000100) (704) (452) (1C4)   ;(0111000100) (704) (452) (1C4)   ;(0111000100) (704) (452) (1C4)   ;(0111000100) (704) (452) (1C4)   ;(0111001000) (710) (456) (1C8)   ;(0111001000) (710) (456) (1C8)   ;
;776;(0111001000) (710) (456) (1C8)    ;(0111001000) (710) (456) (1C8)   ;(0111001100) (714) (460) (1CC)   ;(0111001100) (714) (460) (1CC)   ;(0111001100) (714) (460) (1CC)   ;(0111010000) (720) (464) (1D0)   ;(0111010000) (720) (464) (1D0)   ;(0111010000) (720) (464) (1D0)   ;
;784;(0111010000) (720) (464) (1D0)    ;(0111010100) (724) (468) (1D4)   ;(0111010100) (724) (468) (1D4)   ;(0111010100) (724) (468) (1D4)   ;(0111011000) (730) (472) (1D8)   ;(0111011000) (730) (472) (1D8)   ;(0111011000) (730) (472) (1D8)   ;(0111011000) (730) (472) (1D8)   ;
;792;(0111011100) (734) (476) (1DC)    ;(0111011100) (734) (476) (1DC)   ;(0111011100) (734) (476) (1DC)   ;(0111100000) (740) (480) (1E0)   ;(0111100000) (740) (480) (1E0)   ;(0111100000) (740) (480) (1E0)   ;(0111100000) (740) (480) (1E0)   ;(0111100100) (744) (484) (1E4)   ;
;800;(0111100100) (744) (484) (1E4)    ;(0111100100) (744) (484) (1E4)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;
;808;(0111110000) (760) (496) (1F0)    ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;
;816;(0111111000) (770) (504) (1F8)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000100) (1004) (516) (204)   ;
;824;(1000000100) (1004) (516) (204)    ;(1000000100) (1004) (516) (204)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;
;832;(1000010000) (1020) (528) (210)    ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010100) (1024) (532) (214)   ;(1000010100) (1024) (532) (214)   ;(1000011000) (1030) (536) (218)   ;(1000011000) (1030) (536) (218)   ;(1000011000) (1030) (536) (218)   ;
;840;(1000011100) (1034) (540) (21C)    ;(1000011100) (1034) (540) (21C)   ;(1000011100) (1034) (540) (21C)   ;(1000100000) (1040) (544) (220)   ;(1000100000) (1040) (544) (220)   ;(1000100000) (1040) (544) (220)   ;(1000100100) (1044) (548) (224)   ;(1000100100) (1044) (548) (224)   ;
;848;(1000101000) (1050) (552) (228)    ;(1000101000) (1050) (552) (228)   ;(1000101000) (1050) (552) (228)   ;(1000101100) (1054) (556) (22C)   ;(1000101100) (1054) (556) (22C)   ;(1000101100) (1054) (556) (22C)   ;(1000110000) (1060) (560) (230)   ;(1000110000) (1060) (560) (230)   ;
;856;(1000110100) (1064) (564) (234)    ;(1000110100) (1064) (564) (234)   ;(1000110100) (1064) (564) (234)   ;(1000111000) (1070) (568) (238)   ;(1000111000) (1070) (568) (238)   ;(1000111000) (1070) (568) (238)   ;(1000111100) (1074) (572) (23C)   ;(1000111100) (1074) (572) (23C)   ;
;864;(1001000000) (1100) (576) (240)    ;(1001000000) (1100) (576) (240)   ;(1001000000) (1100) (576) (240)   ;(1001000100) (1104) (580) (244)   ;(1001000100) (1104) (580) (244)   ;(1001001000) (1110) (584) (248)   ;(1001001000) (1110) (584) (248)   ;(1001001000) (1110) (584) (248)   ;
;872;(1001001100) (1114) (588) (24C)    ;(1001001100) (1114) (588) (24C)   ;(1001001100) (1114) (588) (24C)   ;(1001010000) (1120) (592) (250)   ;(1001010000) (1120) (592) (250)   ;(1001010100) (1124) (596) (254)   ;(1001010100) (1124) (596) (254)   ;(1001010100) (1124) (596) (254)   ;
;880;(1001011000) (1130) (600) (258)    ;(1001011000) (1130) (600) (258)   ;(1001011100) (1134) (604) (25C)   ;(1001011100) (1134) (604) (25C)   ;(1001011100) (1134) (604) (25C)   ;(1001100000) (1140) (608) (260)   ;(1001100000) (1140) (608) (260)   ;(1001100000) (1140) (608) (260)   ;
;888;(1001100100) (1144) (612) (264)    ;(1001100100) (1144) (612) (264)   ;(1001101000) (1150) (616) (268)   ;(1001101000) (1150) (616) (268)   ;(1001101000) (1150) (616) (268)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001110000) (1160) (624) (270)   ;
;896;(1001110000) (1160) (624) (270)    ;(1001110000) (1160) (624) (270)   ;(1001110100) (1164) (628) (274)   ;(1001110100) (1164) (628) (274)   ;(1001110100) (1164) (628) (274)   ;(1001111000) (1170) (632) (278)   ;(1001111000) (1170) (632) (278)   ;(1001111100) (1174) (636) (27C)   ;
;904;(1001111100) (1174) (636) (27C)    ;(1001111100) (1174) (636) (27C)   ;(1010000000) (1200) (640) (280)   ;(1010000000) (1200) (640) (280)   ;(1010000000) (1200) (640) (280)   ;(1010000100) (1204) (644) (284)   ;(1010000100) (1204) (644) (284)   ;(1010001000) (1210) (648) (288)   ;
;912;(1010001000) (1210) (648) (288)    ;(1010001000) (1210) (648) (288)   ;(1010001100) (1214) (652) (28C)   ;(1010001100) (1214) (652) (28C)   ;(1010001100) (1214) (652) (28C)   ;(1010010000) (1220) (656) (290)   ;(1010010000) (1220) (656) (290)   ;(1010010000) (1220) (656) (290)   ;
;920;(1010010100) (1224) (660) (294)    ;(1010010100) (1224) (660) (294)   ;(1010011000) (1230) (664) (298)   ;(1010011000) (1230) (664) (298)   ;(1010011000) (1230) (664) (298)   ;(1010011100) (1234) (668) (29C)   ;(1010011100) (1234) (668) (29C)   ;(1010011100) (1234) (668) (29C)   ;
;928;(1010100000) (1240) (672) (2A0)    ;(1010100000) (1240) (672) (2A0)   ;(1010100000) (1240) (672) (2A0)   ;(1010100100) (1244) (676) (2A4)   ;(1010100100) (1244) (676) (2A4)   ;(1010100100) (1244) (676) (2A4)   ;(1010101000) (1250) (680) (2A8)   ;(1010101000) (1250) (680) (2A8)   ;
;936;(1010101000) (1250) (680) (2A8)    ;(1010101100) (1254) (684) (2AC)   ;(1010101100) (1254) (684) (2AC)   ;(1010101100) (1254) (684) (2AC)   ;(1010110000) (1260) (688) (2B0)   ;(1010110000) (1260) (688) (2B0)   ;(1010110000) (1260) (688) (2B0)   ;(1010110100) (1264) (692) (2B4)   ;
;944;(1010110100) (1264) (692) (2B4)    ;(1010110100) (1264) (692) (2B4)   ;(1010111000) (1270) (696) (2B8)   ;(1010111000) (1270) (696) (2B8)   ;(1010111000) (1270) (696) (2B8)   ;(1010111100) (1274) (700) (2BC)   ;(1010111100) (1274) (700) (2BC)   ;(1010111100) (1274) (700) (2BC)   ;
;952;(1011000000) (1300) (704) (2C0)    ;(1011000000) (1300) (704) (2C0)   ;(1011000000) (1300) (704) (2C0)   ;(1011000100) (1304) (708) (2C4)   ;(1011000100) (1304) (708) (2C4)   ;(1011000100) (1304) (708) (2C4)   ;(1011001000) (1310) (712) (2C8)   ;(1011001000) (1310) (712) (2C8)   ;
;960;(1011001000) (1310) (712) (2C8)    ;(1011001000) (1310) (712) (2C8)   ;(1011001100) (1314) (716) (2CC)   ;(1011001100) (1314) (716) (2CC)   ;(1011001100) (1314) (716) (2CC)   ;(1011010000) (1320) (720) (2D0)   ;(1011010000) (1320) (720) (2D0)   ;(1011010000) (1320) (720) (2D0)   ;
;968;(1011010000) (1320) (720) (2D0)    ;(1011010100) (1324) (724) (2D4)   ;(1011010100) (1324) (724) (2D4)   ;(1011010100) (1324) (724) (2D4)   ;(1011010100) (1324) (724) (2D4)   ;(1011011000) (1330) (728) (2D8)   ;(1011011000) (1330) (728) (2D8)   ;(1011011000) (1330) (728) (2D8)   ;
;976;(1011011100) (1334) (732) (2DC)    ;(1011011100) (1334) (732) (2DC)   ;(1011011100) (1334) (732) (2DC)   ;(1011011100) (1334) (732) (2DC)   ;(1011100000) (1340) (736) (2E0)   ;(1011100000) (1340) (736) (2E0)   ;(1011100000) (1340) (736) (2E0)   ;(1011100000) (1340) (736) (2E0)   ;
;984;(1011100000) (1340) (736) (2E0)    ;(1011100100) (1344) (740) (2E4)   ;(1011100100) (1344) (740) (2E4)   ;(1011100100) (1344) (740) (2E4)   ;(1011100100) (1344) (740) (2E4)   ;(1011101000) (1350) (744) (2E8)   ;(1011101000) (1350) (744) (2E8)   ;(1011101000) (1350) (744) (2E8)   ;
;992;(1011101000) (1350) (744) (2E8)    ;(1011101000) (1350) (744) (2E8)   ;(1011101100) (1354) (748) (2EC)   ;(1011101100) (1354) (748) (2EC)   ;(1011101100) (1354) (748) (2EC)   ;(1011101100) (1354) (748) (2EC)   ;(1011101100) (1354) (748) (2EC)   ;(1011110000) (1360) (752) (2F0)   ;
;1000;(1011110000) (1360) (752) (2F0)    ;(1011110000) (1360) (752) (2F0)   ;(1011110000) (1360) (752) (2F0)   ;(1011110000) (1360) (752) (2F0)   ;(1011110000) (1360) (752) (2F0)   ;(1011110100) (1364) (756) (2F4)   ;(1011110100) (1364) (756) (2F4)   ;(1011110100) (1364) (756) (2F4)   ;
;1008;(1011110100) (1364) (756) (2F4)    ;(1011110100) (1364) (756) (2F4)   ;(1011110100) (1364) (756) (2F4)   ;(1011111000) (1370) (760) (2F8)   ;(1011111000) (1370) (760) (2F8)   ;(1011111000) (1370) (760) (2F8)   ;(1011111000) (1370) (760) (2F8)   ;(1011111000) (1370) (760) (2F8)   ;
;1016;(1011111000) (1370) (760) (2F8)    ;(1011111000) (1370) (760) (2F8)   ;(1011111000) (1370) (760) (2F8)   ;(1011111100) (1374) (764) (2FC)   ;(1011111100) (1374) (764) (2FC)   ;(1011111100) (1374) (764) (2FC)   ;(1011111100) (1374) (764) (2FC)   ;(1011111100) (1374) (764) (2FC)   ;
;1024;(1011111100) (1374) (764) (2FC)    ;(1011111100) (1374) (764) (2FC)   ;(1011111100) (1374) (764) (2FC)   ;(1011111100) (1374) (764) (2FC)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;
;1032;(1100000000) (1400) (768) (300)    ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;
;1040;(1100000000) (1400) (768) (300)    ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;
;1048;(1100000000) (1400) (768) (300)    ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;
;1056;(1100000000) (1400) (768) (300)    ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;
;1064;(1100000000) (1400) (768) (300)    ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1011111100) (1374) (764) (2FC)   ;(1011111100) (1374) (764) (2FC)   ;(1011111100) (1374) (764) (2FC)   ;
;1072;(1011111100) (1374) (764) (2FC)    ;(1011111100) (1374) (764) (2FC)   ;(1011111100) (1374) (764) (2FC)   ;(1011111100) (1374) (764) (2FC)   ;(1011111100) (1374) (764) (2FC)   ;(1011111100) (1374) (764) (2FC)   ;(1011111100) (1374) (764) (2FC)   ;(1011111000) (1370) (760) (2F8)   ;
;1080;(1011111000) (1370) (760) (2F8)    ;(1011111000) (1370) (760) (2F8)   ;(1011111000) (1370) (760) (2F8)   ;(1011111000) (1370) (760) (2F8)   ;(1011111000) (1370) (760) (2F8)   ;(1011111000) (1370) (760) (2F8)   ;(1011110100) (1364) (756) (2F4)   ;(1011110100) (1364) (756) (2F4)   ;
;1088;(1011110100) (1364) (756) (2F4)    ;(1011110100) (1364) (756) (2F4)   ;(1011110100) (1364) (756) (2F4)   ;(1011110100) (1364) (756) (2F4)   ;(1011110000) (1360) (752) (2F0)   ;(1011110000) (1360) (752) (2F0)   ;(1011110000) (1360) (752) (2F0)   ;(1011110000) (1360) (752) (2F0)   ;
;1096;(1011110000) (1360) (752) (2F0)    ;(1011101100) (1354) (748) (2EC)   ;(1011101100) (1354) (748) (2EC)   ;(1011101100) (1354) (748) (2EC)   ;(1011101100) (1354) (748) (2EC)   ;(1011101000) (1350) (744) (2E8)   ;(1011101000) (1350) (744) (2E8)   ;(1011101000) (1350) (744) (2E8)   ;
;1104;(1011101000) (1350) (744) (2E8)    ;(1011101000) (1350) (744) (2E8)   ;(1011100100) (1344) (740) (2E4)   ;(1011100100) (1344) (740) (2E4)   ;(1011100100) (1344) (740) (2E4)   ;(1011100100) (1344) (740) (2E4)   ;(1011100000) (1340) (736) (2E0)   ;(1011100000) (1340) (736) (2E0)   ;
;1112;(1011100000) (1340) (736) (2E0)    ;(1011011100) (1334) (732) (2DC)   ;(1011011100) (1334) (732) (2DC)   ;(1011011100) (1334) (732) (2DC)   ;(1011011100) (1334) (732) (2DC)   ;(1011011000) (1330) (728) (2D8)   ;(1011011000) (1330) (728) (2D8)   ;(1011011000) (1330) (728) (2D8)   ;
;1120;(1011010100) (1324) (724) (2D4)    ;(1011010100) (1324) (724) (2D4)   ;(1011010100) (1324) (724) (2D4)   ;(1011010100) (1324) (724) (2D4)   ;(1011010000) (1320) (720) (2D0)   ;(1011010000) (1320) (720) (2D0)   ;(1011010000) (1320) (720) (2D0)   ;(1011001100) (1314) (716) (2CC)   ;
;1128;(1011001100) (1314) (716) (2CC)    ;(1011001100) (1314) (716) (2CC)   ;(1011001000) (1310) (712) (2C8)   ;(1011001000) (1310) (712) (2C8)   ;(1011000100) (1304) (708) (2C4)   ;(1011000100) (1304) (708) (2C4)   ;(1011000100) (1304) (708) (2C4)   ;(1011000000) (1300) (704) (2C0)   ;
;1136;(1011000000) (1300) (704) (2C0)    ;(1011000000) (1300) (704) (2C0)   ;(1010111100) (1274) (700) (2BC)   ;(1010111100) (1274) (700) (2BC)   ;(1010111000) (1270) (696) (2B8)   ;(1010111000) (1270) (696) (2B8)   ;(1010111000) (1270) (696) (2B8)   ;(1010110100) (1264) (692) (2B4)   ;
;1144;(1010110100) (1264) (692) (2B4)    ;(1010110000) (1260) (688) (2B0)   ;(1010110000) (1260) (688) (2B0)   ;(1010110000) (1260) (688) (2B0)   ;(1010101100) (1254) (684) (2AC)   ;(1010101100) (1254) (684) (2AC)   ;(1010101000) (1250) (680) (2A8)   ;(1010101000) (1250) (680) (2A8)   ;
;1152;(1010101000) (1250) (680) (2A8)    ;(1010100100) (1244) (676) (2A4)   ;(1010100100) (1244) (676) (2A4)   ;(1010100000) (1240) (672) (2A0)   ;(1010100000) (1240) (672) (2A0)   ;(1010011100) (1234) (668) (29C)   ;(1010011100) (1234) (668) (29C)   ;(1010011000) (1230) (664) (298)   ;
;1160;(1010011000) (1230) (664) (298)    ;(1010010100) (1224) (660) (294)   ;(1010010100) (1224) (660) (294)   ;(1010010100) (1224) (660) (294)   ;(1010010000) (1220) (656) (290)   ;(1010010000) (1220) (656) (290)   ;(1010001100) (1214) (652) (28C)   ;(1010001100) (1214) (652) (28C)   ;
;1168;(1010001000) (1210) (648) (288)    ;(1010001000) (1210) (648) (288)   ;(1010000100) (1204) (644) (284)   ;(1010000100) (1204) (644) (284)   ;(1010000000) (1200) (640) (280)   ;(1010000000) (1200) (640) (280)   ;(1001111100) (1174) (636) (27C)   ;(1001111100) (1174) (636) (27C)   ;
;1176;(1001111000) (1170) (632) (278)    ;(1001111000) (1170) (632) (278)   ;(1001110100) (1164) (628) (274)   ;(1001110100) (1164) (628) (274)   ;(1001110000) (1160) (624) (270)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101000) (1150) (616) (268)   ;
;1184;(1001101000) (1150) (616) (268)    ;(1001100100) (1144) (612) (264)   ;(1001100100) (1144) (612) (264)   ;(1001100000) (1140) (608) (260)   ;(1001100000) (1140) (608) (260)   ;(1001011100) (1134) (604) (25C)   ;(1001011100) (1134) (604) (25C)   ;(1001011000) (1130) (600) (258)   ;
;1192;(1001010100) (1124) (596) (254)    ;(1001010100) (1124) (596) (254)   ;(1001010000) (1120) (592) (250)   ;(1001010000) (1120) (592) (250)   ;(1001001100) (1114) (588) (24C)   ;(1001001100) (1114) (588) (24C)   ;(1001001000) (1110) (584) (248)   ;(1001000100) (1104) (580) (244)   ;
;1200;(1001000100) (1104) (580) (244)    ;(1001000000) (1100) (576) (240)   ;(1001000000) (1100) (576) (240)   ;(1000111100) (1074) (572) (23C)   ;(1000111000) (1070) (568) (238)   ;(1000111000) (1070) (568) (238)   ;(1000110100) (1064) (564) (234)   ;(1000110100) (1064) (564) (234)   ;
;1208;(1000110000) (1060) (560) (230)    ;(1000101100) (1054) (556) (22C)   ;(1000101100) (1054) (556) (22C)   ;(1000101000) (1050) (552) (228)   ;(1000101000) (1050) (552) (228)   ;(1000100100) (1044) (548) (224)   ;(1000100000) (1040) (544) (220)   ;(1000100000) (1040) (544) (220)   ;
;1216;(1000011100) (1034) (540) (21C)    ;(1000011100) (1034) (540) (21C)   ;(1000011000) (1030) (536) (218)   ;(1000010100) (1024) (532) (214)   ;(1000010100) (1024) (532) (214)   ;(1000010000) (1020) (528) (210)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;
;1224;(1000001000) (1010) (520) (208)    ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(0111111100) (774) (508) (1FC)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;
;1232;(0111110100) (764) (500) (1F4)    ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111101100) (754) (492) (1EC)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111100100) (744) (484) (1E4)   ;(0111100000) (740) (480) (1E0)   ;
;1240;(0111100000) (740) (480) (1E0)    ;(0111011100) (734) (476) (1DC)   ;(0111011000) (730) (472) (1D8)   ;(0111011000) (730) (472) (1D8)   ;(0111010100) (724) (468) (1D4)   ;(0111010100) (724) (468) (1D4)   ;(0111010000) (720) (464) (1D0)   ;(0111001100) (714) (460) (1CC)   ;
;1248;(0111001100) (714) (460) (1CC)    ;(0111001000) (710) (456) (1C8)   ;(0111000100) (704) (452) (1C4)   ;(0111000100) (704) (452) (1C4)   ;(0111000000) (700) (448) (1C0)   ;(0110111100) (674) (444) (1BC)   ;(0110111100) (674) (444) (1BC)   ;(0110111000) (670) (440) (1B8)   ;
;1256;(0110110100) (664) (436) (1B4)    ;(0110110100) (664) (436) (1B4)   ;(0110110000) (660) (432) (1B0)   ;(0110101100) (654) (428) (1AC)   ;(0110101100) (654) (428) (1AC)   ;(0110101000) (650) (424) (1A8)   ;(0110100100) (644) (420) (1A4)   ;(0110100100) (644) (420) (1A4)   ;
;1264;(0110100000) (640) (416) (1A0)    ;(0110011100) (634) (412) (19C)   ;(0110011100) (634) (412) (19C)   ;(0110011000) (630) (408) (198)   ;(0110010100) (624) (404) (194)   ;(0110010100) (624) (404) (194)   ;(0110010000) (620) (400) (190)   ;(0110001100) (614) (396) (18C)   ;
;1272;(0110001100) (614) (396) (18C)    ;(0110001000) (610) (392) (188)   ;(0110000100) (604) (388) (184)   ;(0110000100) (604) (388) (184)   ;(0110000000) (600) (384) (180)   ;(0101111100) (574) (380) (17C)   ;(0101111100) (574) (380) (17C)   ;(0101111000) (570) (376) (178)   ;
;1280;(0101110100) (564) (372) (174)    ;(0101110100) (564) (372) (174)   ;(0101110000) (560) (368) (170)   ;(0101101100) (554) (364) (16C)   ;(0101101100) (554) (364) (16C)   ;(0101101000) (550) (360) (168)   ;(0101100100) (544) (356) (164)   ;(0101100100) (544) (356) (164)   ;
;1288;(0101100000) (540) (352) (160)    ;(0101011100) (534) (348) (15C)   ;(0101011100) (534) (348) (15C)   ;(0101011000) (530) (344) (158)   ;(0101010100) (524) (340) (154)   ;(0101010100) (524) (340) (154)   ;(0101010000) (520) (336) (150)   ;(0101001100) (514) (332) (14C)   ;
;1296;(0101001100) (514) (332) (14C)    ;(0101001000) (510) (328) (148)   ;(0101001000) (510) (328) (148)   ;(0101000100) (504) (324) (144)   ;(0101000000) (500) (320) (140)   ;(0101000000) (500) (320) (140)   ;(0100111100) (474) (316) (13C)   ;(0100111000) (470) (312) (138)   ;
;1304;(0100111000) (470) (312) (138)    ;(0100110100) (464) (308) (134)   ;(0100110000) (460) (304) (130)   ;(0100110000) (460) (304) (130)   ;(0100101100) (454) (300) (12C)   ;(0100101100) (454) (300) (12C)   ;(0100101000) (450) (296) (128)   ;(0100100100) (444) (292) (124)   ;
;1312;(0100100100) (444) (292) (124)    ;(0100100000) (440) (288) (120)   ;(0100100000) (440) (288) (120)   ;(0100011100) (434) (284) (11C)   ;(0100011000) (430) (280) (118)   ;(0100011000) (430) (280) (118)   ;(0100010100) (424) (276) (114)   ;(0100010000) (420) (272) (110)   ;
;1320;(0100010000) (420) (272) (110)    ;(0100001100) (414) (268) (10C)   ;(0100001100) (414) (268) (10C)   ;(0100001000) (410) (264) (108)   ;(0100001000) (410) (264) (108)   ;(0100000100) (404) (260) (104)   ;(0100000000) (400) (256) (100)   ;(0100000000) (400) (256) (100)   ;
;1328;(0011111100) (374) (252) (FC)    ;(0011111100) (374) (252) (FC)   ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;(0011110100) (364) (244) (F4)   ;(0011110000) (360) (240) (F0)   ;(0011110000) (360) (240) (F0)   ;(0011101100) (354) (236) (EC)   ;
;1336;(0011101100) (354) (236) (EC)    ;(0011101000) (350) (232) (E8)   ;(0011101000) (350) (232) (E8)   ;(0011100100) (344) (228) (E4)   ;(0011100100) (344) (228) (E4)   ;(0011100000) (340) (224) (E0)   ;(0011011100) (334) (220) (DC)   ;(0011011100) (334) (220) (DC)   ;
;1344;(0011011000) (330) (216) (D8)    ;(0011011000) (330) (216) (D8)   ;(0011010100) (324) (212) (D4)   ;(0011010100) (324) (212) (D4)   ;(0011010000) (320) (208) (D0)   ;(0011010000) (320) (208) (D0)   ;(0011001100) (314) (204) (CC)   ;(0011001100) (314) (204) (CC)   ;
;1352;(0011001000) (310) (200) (C8)    ;(0011001000) (310) (200) (C8)   ;(0011000100) (304) (196) (C4)   ;(0011000100) (304) (196) (C4)   ;(0011000000) (300) (192) (C0)   ;(0011000000) (300) (192) (C0)   ;(0010111100) (274) (188) (BC)   ;(0010111100) (274) (188) (BC)   ;
;1360;(0010111100) (274) (188) (BC)    ;(0010111000) (270) (184) (B8)   ;(0010111000) (270) (184) (B8)   ;(0010110100) (264) (180) (B4)   ;(0010110100) (264) (180) (B4)   ;(0010110000) (260) (176) (B0)   ;(0010110000) (260) (176) (B0)   ;(0010101100) (254) (172) (AC)   ;
;1368;(0010101100) (254) (172) (AC)    ;(0010101100) (254) (172) (AC)   ;(0010101000) (250) (168) (A8)   ;(0010101000) (250) (168) (A8)   ;(0010100100) (244) (164) (A4)   ;(0010100100) (244) (164) (A4)   ;(0010100000) (240) (160) (A0)   ;(0010100000) (240) (160) (A0)   ;
;1376;(0010100000) (240) (160) (A0)    ;(0010011100) (234) (156) (9C)   ;(0010011100) (234) (156) (9C)   ;(0010011100) (234) (156) (9C)   ;(0010011000) (230) (152) (98)   ;(0010011000) (230) (152) (98)   ;(0010010100) (224) (148) (94)   ;(0010010100) (224) (148) (94)   ;
;1384;(0010010100) (224) (148) (94)    ;(0010010000) (220) (144) (90)   ;(0010010000) (220) (144) (90)   ;(0010010000) (220) (144) (90)   ;(0010001100) (214) (140) (8C)   ;(0010001100) (214) (140) (8C)   ;(0010001100) (214) (140) (8C)   ;(0010001000) (210) (136) (88)   ;
;1392;(0010001000) (210) (136) (88)    ;(0010001000) (210) (136) (88)   ;(0010000100) (204) (132) (84)   ;(0010000100) (204) (132) (84)   ;(0010000100) (204) (132) (84)   ;(0010000100) (204) (132) (84)   ;(0010000000) (200) (128) (80)   ;(0010000000) (200) (128) (80)   ;
;1400;(0010000000) (200) (128) (80)    ;(0001111100) (174) (124) (7C)   ;(0001111100) (174) (124) (7C)   ;(0001111100) (174) (124) (7C)   ;(0001111100) (174) (124) (7C)   ;(0001111000) (170) (120) (78)   ;(0001111000) (170) (120) (78)   ;(0001111000) (170) (120) (78)   ;
;1408;(0001111000) (170) (120) (78)    ;(0001110100) (164) (116) (74)   ;(0001110100) (164) (116) (74)   ;(0001110100) (164) (116) (74)   ;(0001110100) (164) (116) (74)   ;(0001110100) (164) (116) (74)   ;(0001110000) (160) (112) (70)   ;(0001110000) (160) (112) (70)   ;
;1416;(0001110000) (160) (112) (70)    ;(0001110000) (160) (112) (70)   ;(0001110000) (160) (112) (70)   ;(0001110000) (160) (112) (70)   ;(0001101100) (154) (108) (6C)   ;(0001101100) (154) (108) (6C)   ;(0001101100) (154) (108) (6C)   ;(0001101100) (154) (108) (6C)   ;
;1424;(0001101100) (154) (108) (6C)    ;(0001101100) (154) (108) (6C)   ;(0001101100) (154) (108) (6C)   ;(0001101000) (150) (104) (68)   ;(0001101000) (150) (104) (68)   ;(0001101000) (150) (104) (68)   ;(0001101000) (150) (104) (68)   ;(0001101000) (150) (104) (68)   ;
;1432;(0001101000) (150) (104) (68)    ;(0001101000) (150) (104) (68)   ;(0001101000) (150) (104) (68)   ;(0001101000) (150) (104) (68)   ;(0001101000) (150) (104) (68)   ;(0001101000) (150) (104) (68)   ;(0001101000) (150) (104) (68)   ;(0001100100) (144) (100) (64)   ;
;1440;(0001100100) (144) (100) (64)    ;(0001100100) (144) (100) (64)   ;(0001100100) (144) (100) (64)   ;(0001100100) (144) (100) (64)   ;(0001100100) (144) (100) (64)   ;(0001100100) (144) (100) (64)   ;(0001100100) (144) (100) (64)   ;(0001100100) (144) (100) (64)   ;
;1448;(0001100100) (144) (100) (64)    ;(0001100100) (144) (100) (64)   ;(0001100100) (144) (100) (64)   ;(0001100100) (144) (100) (64)   ;(0001100100) (144) (100) (64)   ;(0001100100) (144) (100) (64)   ;(0001101000) (150) (104) (68)   ;(0001101000) (150) (104) (68)   ;
;1456;(0001101000) (150) (104) (68)    ;(0001101000) (150) (104) (68)   ;(0001101000) (150) (104) (68)   ;(0001101000) (150) (104) (68)   ;(0001101000) (150) (104) (68)   ;(0001101000) (150) (104) (68)   ;(0001101000) (150) (104) (68)   ;(0001101000) (150) (104) (68)   ;
;1464;(0001101000) (150) (104) (68)    ;(0001101000) (150) (104) (68)   ;(0001101100) (154) (108) (6C)   ;(0001101100) (154) (108) (6C)   ;(0001101100) (154) (108) (6C)   ;(0001101100) (154) (108) (6C)   ;(0001101100) (154) (108) (6C)   ;(0001101100) (154) (108) (6C)   ;
;1472;(0001101100) (154) (108) (6C)    ;(0001110000) (160) (112) (70)   ;(0001110000) (160) (112) (70)   ;(0001110000) (160) (112) (70)   ;(0001110000) (160) (112) (70)   ;(0001110000) (160) (112) (70)   ;(0001110000) (160) (112) (70)   ;(0001110100) (164) (116) (74)   ;
;1480;(0001110100) (164) (116) (74)    ;(0001110100) (164) (116) (74)   ;(0001110100) (164) (116) (74)   ;(0001111000) (170) (120) (78)   ;(0001111000) (170) (120) (78)   ;(0001111000) (170) (120) (78)   ;(0001111000) (170) (120) (78)   ;(0001111100) (174) (124) (7C)   ;
;1488;(0001111100) (174) (124) (7C)    ;(0001111100) (174) (124) (7C)   ;(0001111100) (174) (124) (7C)   ;(0010000000) (200) (128) (80)   ;(0010000000) (200) (128) (80)   ;(0010000000) (200) (128) (80)   ;(0010000000) (200) (128) (80)   ;(0010000100) (204) (132) (84)   ;
;1496;(0010000100) (204) (132) (84)    ;(0010000100) (204) (132) (84)   ;(0010001000) (210) (136) (88)   ;(0010001000) (210) (136) (88)   ;(0010001000) (210) (136) (88)   ;(0010001100) (214) (140) (8C)   ;(0010001100) (214) (140) (8C)   ;(0010001100) (214) (140) (8C)   ;
;1504;(0010010000) (220) (144) (90)    ;(0010010000) (220) (144) (90)   ;(0010010100) (224) (148) (94)   ;(0010010100) (224) (148) (94)   ;(0010010100) (224) (148) (94)   ;(0010011000) (230) (152) (98)   ;(0010011000) (230) (152) (98)   ;(0010011000) (230) (152) (98)   ;
;1512;(0010011100) (234) (156) (9C)    ;(0010011100) (234) (156) (9C)   ;(0010100000) (240) (160) (A0)   ;(0010100000) (240) (160) (A0)   ;(0010100100) (244) (164) (A4)   ;(0010100100) (244) (164) (A4)   ;(0010100100) (244) (164) (A4)   ;(0010101000) (250) (168) (A8)   ;
;1520;(0010101000) (250) (168) (A8)    ;(0010101100) (254) (172) (AC)   ;(0010101100) (254) (172) (AC)   ;(0010110000) (260) (176) (B0)   ;(0010110000) (260) (176) (B0)   ;(0010110100) (264) (180) (B4)   ;(0010110100) (264) (180) (B4)   ;(0010111000) (270) (184) (B8)   ;
;1528;(0010111000) (270) (184) (B8)    ;(0010111100) (274) (188) (BC)   ;(0010111100) (274) (188) (BC)   ;(0011000000) (300) (192) (C0)   ;(0011000000) (300) (192) (C0)   ;(0011000100) (304) (196) (C4)   ;(0011000100) (304) (196) (C4)   ;(0011001000) (310) (200) (C8)   ;
;1536;(0011001000) (310) (200) (C8)    ;(0011001100) (314) (204) (CC)   ;(0011001100) (314) (204) (CC)   ;(0011010000) (320) (208) (D0)   ;(0011010100) (324) (212) (D4)   ;(0011010100) (324) (212) (D4)   ;(0011011000) (330) (216) (D8)   ;(0011011000) (330) (216) (D8)   ;
;1544;(0011011100) (334) (220) (DC)    ;(0011011100) (334) (220) (DC)   ;(0011100000) (340) (224) (E0)   ;(0011100100) (344) (228) (E4)   ;(0011100100) (344) (228) (E4)   ;(0011101000) (350) (232) (E8)   ;(0011101000) (350) (232) (E8)   ;(0011101100) (354) (236) (EC)   ;
;1552;(0011110000) (360) (240) (F0)    ;(0011110000) (360) (240) (F0)   ;(0011110100) (364) (244) (F4)   ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;(0011111100) (374) (252) (FC)   ;(0100000000) (400) (256) (100)   ;(0100000000) (400) (256) (100)   ;
;1560;(0100000100) (404) (260) (104)    ;(0100001000) (410) (264) (108)   ;(0100001000) (410) (264) (108)   ;(0100001100) (414) (268) (10C)   ;(0100010000) (420) (272) (110)   ;(0100010000) (420) (272) (110)   ;(0100010100) (424) (276) (114)   ;(0100011000) (430) (280) (118)   ;
;1568;(0100011000) (430) (280) (118)    ;(0100011100) (434) (284) (11C)   ;(0100100000) (440) (288) (120)   ;(0100100000) (440) (288) (120)   ;(0100100100) (444) (292) (124)   ;(0100101000) (450) (296) (128)   ;(0100101100) (454) (300) (12C)   ;(0100101100) (454) (300) (12C)   ;
;1576;(0100110000) (460) (304) (130)    ;(0100110100) (464) (308) (134)   ;(0100111000) (470) (312) (138)   ;(0100111000) (470) (312) (138)   ;(0100111100) (474) (316) (13C)   ;(0101000000) (500) (320) (140)   ;(0101000100) (504) (324) (144)   ;(0101000100) (504) (324) (144)   ;
;1584;(0101001000) (510) (328) (148)    ;(0101001100) (514) (332) (14C)   ;(0101010000) (520) (336) (150)   ;(0101010000) (520) (336) (150)   ;(0101010100) (524) (340) (154)   ;(0101011000) (530) (344) (158)   ;(0101011100) (534) (348) (15C)   ;(0101011100) (534) (348) (15C)   ;
;1592;(0101100000) (540) (352) (160)    ;(0101100100) (544) (356) (164)   ;(0101101000) (550) (360) (168)   ;(0101101100) (554) (364) (16C)   ;(0101101100) (554) (364) (16C)   ;(0101110000) (560) (368) (170)   ;(0101110100) (564) (372) (174)   ;(0101111000) (570) (376) (178)   ;
;1600;(0101111100) (574) (380) (17C)    ;(0110000000) (600) (384) (180)   ;(0110000000) (600) (384) (180)   ;(0110000100) (604) (388) (184)   ;(0110001000) (610) (392) (188)   ;(0110001100) (614) (396) (18C)   ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;
;1608;(0110010100) (624) (404) (194)    ;(0110011000) (630) (408) (198)   ;(0110011100) (634) (412) (19C)   ;(0110100000) (640) (416) (1A0)   ;(0110100100) (644) (420) (1A4)   ;(0110101000) (650) (424) (1A8)   ;(0110101000) (650) (424) (1A8)   ;(0110101100) (654) (428) (1AC)   ;
;1616;(0110110000) (660) (432) (1B0)    ;(0110110100) (664) (436) (1B4)   ;(0110111000) (670) (440) (1B8)   ;(0110111100) (674) (444) (1BC)   ;(0110111100) (674) (444) (1BC)   ;(0111000000) (700) (448) (1C0)   ;(0111000100) (704) (452) (1C4)   ;(0111001000) (710) (456) (1C8)   ;
;1624;(0111001100) (714) (460) (1CC)    ;(0111010000) (720) (464) (1D0)   ;(0111010100) (724) (468) (1D4)   ;(0111011000) (730) (472) (1D8)   ;(0111011000) (730) (472) (1D8)   ;(0111011100) (734) (476) (1DC)   ;(0111100000) (740) (480) (1E0)   ;(0111100100) (744) (484) (1E4)   ;
;1632;(0111101000) (750) (488) (1E8)    ;(0111101100) (754) (492) (1EC)   ;(0111110000) (760) (496) (1F0)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111111000) (770) (504) (1F8)   ;(0111111100) (774) (508) (1FC)   ;(1000000000) (1000) (512) (200)   ;
;1640;(1000000100) (1004) (516) (204)    ;(1000001000) (1010) (520) (208)   ;(1000001100) (1014) (524) (20C)   ;(1000010000) (1020) (528) (210)   ;(1000010100) (1024) (532) (214)   ;(1000010100) (1024) (532) (214)   ;(1000011000) (1030) (536) (218)   ;(1000011100) (1034) (540) (21C)   ;
;1648;(1000100000) (1040) (544) (220)    ;(1000100100) (1044) (548) (224)   ;(1000101000) (1050) (552) (228)   ;(1000101100) (1054) (556) (22C)   ;(1000110000) (1060) (560) (230)   ;(1000110100) (1064) (564) (234)   ;(1000111000) (1070) (568) (238)   ;(1000111000) (1070) (568) (238)   ;
;1656;(1000111100) (1074) (572) (23C)    ;(1001000000) (1100) (576) (240)   ;(1001000100) (1104) (580) (244)   ;(1001001000) (1110) (584) (248)   ;(1001001100) (1114) (588) (24C)   ;(1001010000) (1120) (592) (250)   ;(1001010100) (1124) (596) (254)   ;(1001011000) (1130) (600) (258)   ;
;1664;(1001011000) (1130) (600) (258)    ;(1001011100) (1134) (604) (25C)   ;(1001100000) (1140) (608) (260)   ;(1001100100) (1144) (612) (264)   ;(1001101000) (1150) (616) (268)   ;(1001101100) (1154) (620) (26C)   ;(1001110000) (1160) (624) (270)   ;(1001110100) (1164) (628) (274)   ;
;1672;(1001111000) (1170) (632) (278)    ;(1001111000) (1170) (632) (278)   ;(1001111100) (1174) (636) (27C)   ;(1010000000) (1200) (640) (280)   ;(1010000100) (1204) (644) (284)   ;(1010001000) (1210) (648) (288)   ;(1010001100) (1214) (652) (28C)   ;(1010010000) (1220) (656) (290)   ;
;1680;(1010010100) (1224) (660) (294)    ;(1010010100) (1224) (660) (294)   ;(1010011000) (1230) (664) (298)   ;(1010011100) (1234) (668) (29C)   ;(1010100000) (1240) (672) (2A0)   ;(1010100100) (1244) (676) (2A4)   ;(1010101000) (1250) (680) (2A8)   ;(1010101100) (1254) (684) (2AC)   ;
;1688;(1010110000) (1260) (688) (2B0)    ;(1010110000) (1260) (688) (2B0)   ;(1010110100) (1264) (692) (2B4)   ;(1010111000) (1270) (696) (2B8)   ;(1010111100) (1274) (700) (2BC)   ;(1011000000) (1300) (704) (2C0)   ;(1011000100) (1304) (708) (2C4)   ;(1011000100) (1304) (708) (2C4)   ;
;1696;(1011001000) (1310) (712) (2C8)    ;(1011001100) (1314) (716) (2CC)   ;(1011010000) (1320) (720) (2D0)   ;(1011010100) (1324) (724) (2D4)   ;(1011011000) (1330) (728) (2D8)   ;(1011011100) (1334) (732) (2DC)   ;(1011011100) (1334) (732) (2DC)   ;(1011100000) (1340) (736) (2E0)   ;
;1704;(1011100100) (1344) (740) (2E4)    ;(1011101000) (1350) (744) (2E8)   ;(1011101100) (1354) (748) (2EC)   ;(1011101100) (1354) (748) (2EC)   ;(1011110000) (1360) (752) (2F0)   ;(1011110100) (1364) (756) (2F4)   ;(1011111000) (1370) (760) (2F8)   ;(1011111100) (1374) (764) (2FC)   ;
;1712;(1011111100) (1374) (764) (2FC)    ;(1100000000) (1400) (768) (300)   ;(1100000100) (1404) (772) (304)   ;(1100001000) (1410) (776) (308)   ;(1100001100) (1414) (780) (30C)   ;(1100001100) (1414) (780) (30C)   ;(1100010000) (1420) (784) (310)   ;(1100010100) (1424) (788) (314)   ;
;1720;(1100011000) (1430) (792) (318)    ;(1100011100) (1434) (796) (31C)   ;(1100011100) (1434) (796) (31C)   ;(1100100000) (1440) (800) (320)   ;(1100100100) (1444) (804) (324)   ;(1100101000) (1450) (808) (328)   ;(1100101000) (1450) (808) (328)   ;(1100101100) (1454) (812) (32C)   ;
;1728;(1100110000) (1460) (816) (330)    ;(1100110100) (1464) (820) (334)   ;(1100110100) (1464) (820) (334)   ;(1100111000) (1470) (824) (338)   ;(1100111100) (1474) (828) (33C)   ;(1100111100) (1474) (828) (33C)   ;(1101000000) (1500) (832) (340)   ;(1101000100) (1504) (836) (344)   ;
;1736;(1101001000) (1510) (840) (348)    ;(1101001000) (1510) (840) (348)   ;(1101001100) (1514) (844) (34C)   ;(1101010000) (1520) (848) (350)   ;(1101010000) (1520) (848) (350)   ;(1101010100) (1524) (852) (354)   ;(1101011000) (1530) (856) (358)   ;(1101011000) (1530) (856) (358)   ;
;1744;(1101011100) (1534) (860) (35C)    ;(1101100000) (1540) (864) (360)   ;(1101100000) (1540) (864) (360)   ;(1101100100) (1544) (868) (364)   ;(1101101000) (1550) (872) (368)   ;(1101101000) (1550) (872) (368)   ;(1101101100) (1554) (876) (36C)   ;(1101110000) (1560) (880) (370)   ;
;1752;(1101110000) (1560) (880) (370)    ;(1101110100) (1564) (884) (374)   ;(1101111000) (1570) (888) (378)   ;(1101111000) (1570) (888) (378)   ;(1101111100) (1574) (892) (37C)   ;(1101111100) (1574) (892) (37C)   ;(1110000000) (1600) (896) (380)   ;(1110000100) (1604) (900) (384)   ;
;1760;(1110000100) (1604) (900) (384)    ;(1110001000) (1610) (904) (388)   ;(1110001000) (1610) (904) (388)   ;(1110001100) (1614) (908) (38C)   ;(1110001100) (1614) (908) (38C)   ;(1110010000) (1620) (912) (390)   ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;
;1768;(1110011000) (1630) (920) (398)    ;(1110011000) (1630) (920) (398)   ;(1110011100) (1634) (924) (39C)   ;(1110011100) (1634) (924) (39C)   ;(1110100000) (1640) (928) (3A0)   ;(1110100000) (1640) (928) (3A0)   ;(1110100100) (1644) (932) (3A4)   ;(1110100100) (1644) (932) (3A4)   ;
;1776;(1110101000) (1650) (936) (3A8)    ;(1110101000) (1650) (936) (3A8)   ;(1110101100) (1654) (940) (3AC)   ;(1110101100) (1654) (940) (3AC)   ;(1110110000) (1660) (944) (3B0)   ;(1110110000) (1660) (944) (3B0)   ;(1110110100) (1664) (948) (3B4)   ;(1110110100) (1664) (948) (3B4)   ;
;1784;(1110111000) (1670) (952) (3B8)    ;(1110111000) (1670) (952) (3B8)   ;(1110111000) (1670) (952) (3B8)   ;(1110111100) (1674) (956) (3BC)   ;(1110111100) (1674) (956) (3BC)   ;(1111000000) (1700) (960) (3C0)   ;(1111000000) (1700) (960) (3C0)   ;(1111000100) (1704) (964) (3C4)   ;
;1792;(1111000100) (1704) (964) (3C4)    ;(1111000100) (1704) (964) (3C4)   ;(1111001000) (1710) (968) (3C8)   ;(1111001000) (1710) (968) (3C8)   ;(1111001000) (1710) (968) (3C8)   ;(1111001100) (1714) (972) (3CC)   ;(1111001100) (1714) (972) (3CC)   ;(1111010000) (1720) (976) (3D0)   ;
;1800;(1111010000) (1720) (976) (3D0)    ;(1111010000) (1720) (976) (3D0)   ;(1111010100) (1724) (980) (3D4)   ;(1111010100) (1724) (980) (3D4)   ;(1111010100) (1724) (980) (3D4)   ;(1111010100) (1724) (980) (3D4)   ;(1111011000) (1730) (984) (3D8)   ;(1111011000) (1730) (984) (3D8)   ;
;1808;(1111011000) (1730) (984) (3D8)    ;(1111011100) (1734) (988) (3DC)   ;(1111011100) (1734) (988) (3DC)   ;(1111011100) (1734) (988) (3DC)   ;(1111011100) (1734) (988) (3DC)   ;(1111100000) (1740) (992) (3E0)   ;(1111100000) (1740) (992) (3E0)   ;(1111100000) (1740) (992) (3E0)   ;
;1816;(1111100000) (1740) (992) (3E0)    ;(1111100100) (1744) (996) (3E4)   ;(1111100100) (1744) (996) (3E4)   ;(1111100100) (1744) (996) (3E4)   ;(1111100100) (1744) (996) (3E4)   ;(1111100100) (1744) (996) (3E4)   ;(1111101000) (1750) (1000) (3E8)   ;(1111101000) (1750) (1000) (3E8)   ;
;1824;(1111101000) (1750) (1000) (3E8)    ;(1111101000) (1750) (1000) (3E8)   ;(1111101000) (1750) (1000) (3E8)   ;(1111101000) (1750) (1000) (3E8)   ;(1111101100) (1754) (1004) (3EC)   ;(1111101100) (1754) (1004) (3EC)   ;(1111101100) (1754) (1004) (3EC)   ;(1111101100) (1754) (1004) (3EC)   ;
;1832;(1111101100) (1754) (1004) (3EC)    ;(1111101100) (1754) (1004) (3EC)   ;(1111101100) (1754) (1004) (3EC)   ;(1111101100) (1754) (1004) (3EC)   ;(1111101100) (1754) (1004) (3EC)   ;(1111110000) (1760) (1008) (3F0)   ;(1111110000) (1760) (1008) (3F0)   ;(1111110000) (1760) (1008) (3F0)   ;
;1840;(1111110000) (1760) (1008) (3F0)    ;(1111110000) (1760) (1008) (3F0)   ;(1111110000) (1760) (1008) (3F0)   ;(1111110000) (1760) (1008) (3F0)   ;(1111110000) (1760) (1008) (3F0)   ;(1111110000) (1760) (1008) (3F0)   ;(1111110000) (1760) (1008) (3F0)   ;(1111110000) (1760) (1008) (3F0)   ;
;1848;(1111110000) (1760) (1008) (3F0)    ;(1111110000) (1760) (1008) (3F0)   ;(1111110000) (1760) (1008) (3F0)   ;(1111110000) (1760) (1008) (3F0)   ;(1111110000) (1760) (1008) (3F0)   ;(1111110000) (1760) (1008) (3F0)   ;(1111110000) (1760) (1008) (3F0)   ;(1111110000) (1760) (1008) (3F0)   ;
;1856;(1111110000) (1760) (1008) (3F0)    ;(1111110000) (1760) (1008) (3F0)   ;(1111101100) (1754) (1004) (3EC)   ;(1111101100) (1754) (1004) (3EC)   ;(1111101100) (1754) (1004) (3EC)   ;(1111101100) (1754) (1004) (3EC)   ;(1111101100) (1754) (1004) (3EC)   ;(1111101100) (1754) (1004) (3EC)   ;
;1864;(1111101100) (1754) (1004) (3EC)    ;(1111101100) (1754) (1004) (3EC)   ;(1111101100) (1754) (1004) (3EC)   ;(1111101000) (1750) (1000) (3E8)   ;(1111101000) (1750) (1000) (3E8)   ;(1111101000) (1750) (1000) (3E8)   ;(1111101000) (1750) (1000) (3E8)   ;(1111101000) (1750) (1000) (3E8)   ;
;1872;(1111101000) (1750) (1000) (3E8)    ;(1111100100) (1744) (996) (3E4)   ;(1111100100) (1744) (996) (3E4)   ;(1111100100) (1744) (996) (3E4)   ;(1111100100) (1744) (996) (3E4)   ;(1111100100) (1744) (996) (3E4)   ;(1111100000) (1740) (992) (3E0)   ;(1111100000) (1740) (992) (3E0)   ;
;1880;(1111100000) (1740) (992) (3E0)    ;(1111100000) (1740) (992) (3E0)   ;(1111011100) (1734) (988) (3DC)   ;(1111011100) (1734) (988) (3DC)   ;(1111011100) (1734) (988) (3DC)   ;(1111011000) (1730) (984) (3D8)   ;(1111011000) (1730) (984) (3D8)   ;(1111011000) (1730) (984) (3D8)   ;
;1888;(1111011000) (1730) (984) (3D8)    ;(1111010100) (1724) (980) (3D4)   ;(1111010100) (1724) (980) (3D4)   ;(1111010100) (1724) (980) (3D4)   ;(1111010000) (1720) (976) (3D0)   ;(1111010000) (1720) (976) (3D0)   ;(1111010000) (1720) (976) (3D0)   ;(1111001100) (1714) (972) (3CC)   ;
;1896;(1111001100) (1714) (972) (3CC)    ;(1111001100) (1714) (972) (3CC)   ;(1111001000) (1710) (968) (3C8)   ;(1111001000) (1710) (968) (3C8)   ;(1111000100) (1704) (964) (3C4)   ;(1111000100) (1704) (964) (3C4)   ;(1111000100) (1704) (964) (3C4)   ;(1111000000) (1700) (960) (3C0)   ;
;1904;(1111000000) (1700) (960) (3C0)    ;(1110111100) (1674) (956) (3BC)   ;(1110111100) (1674) (956) (3BC)   ;(1110111000) (1670) (952) (3B8)   ;(1110111000) (1670) (952) (3B8)   ;(1110111000) (1670) (952) (3B8)   ;(1110110100) (1664) (948) (3B4)   ;(1110110100) (1664) (948) (3B4)   ;
;1912;(1110110000) (1660) (944) (3B0)    ;(1110110000) (1660) (944) (3B0)   ;(1110101100) (1654) (940) (3AC)   ;(1110101100) (1654) (940) (3AC)   ;(1110101000) (1650) (936) (3A8)   ;(1110101000) (1650) (936) (3A8)   ;(1110100100) (1644) (932) (3A4)   ;(1110100100) (1644) (932) (3A4)   ;
;1920;(1110100000) (1640) (928) (3A0)    ;(1110100000) (1640) (928) (3A0)   ;(1110011100) (1634) (924) (39C)   ;(1110011100) (1634) (924) (39C)   ;(1110011000) (1630) (920) (398)   ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;(1110010000) (1620) (912) (390)   ;
;1928;(1110010000) (1620) (912) (390)    ;(1110001100) (1614) (908) (38C)   ;(1110001100) (1614) (908) (38C)   ;(1110001000) (1610) (904) (388)   ;(1110000100) (1604) (900) (384)   ;(1110000100) (1604) (900) (384)   ;(1110000000) (1600) (896) (380)   ;(1110000000) (1600) (896) (380)   ;
;1936;(1101111100) (1574) (892) (37C)    ;(1101111000) (1570) (888) (378)   ;(1101111000) (1570) (888) (378)   ;(1101110100) (1564) (884) (374)   ;(1101110000) (1560) (880) (370)   ;(1101110000) (1560) (880) (370)   ;(1101101100) (1554) (876) (36C)   ;(1101101000) (1550) (872) (368)   ;
;1944;(1101101000) (1550) (872) (368)    ;(1101100100) (1544) (868) (364)   ;(1101100000) (1540) (864) (360)   ;(1101100000) (1540) (864) (360)   ;(1101011100) (1534) (860) (35C)   ;(1101011000) (1530) (856) (358)   ;(1101011000) (1530) (856) (358)   ;(1101010100) (1524) (852) (354)   ;
;1952;(1101010000) (1520) (848) (350)    ;(1101010000) (1520) (848) (350)   ;(1101001100) (1514) (844) (34C)   ;(1101001000) (1510) (840) (348)   ;(1101000100) (1504) (836) (344)   ;(1101000100) (1504) (836) (344)   ;(1101000000) (1500) (832) (340)   ;(1100111100) (1474) (828) (33C)   ;
;1960;(1100111000) (1470) (824) (338)    ;(1100111000) (1470) (824) (338)   ;(1100110100) (1464) (820) (334)   ;(1100110000) (1460) (816) (330)   ;(1100101100) (1454) (812) (32C)   ;(1100101100) (1454) (812) (32C)   ;(1100101000) (1450) (808) (328)   ;(1100100100) (1444) (804) (324)   ;
;1968;(1100100000) (1440) (800) (320)    ;(1100011100) (1434) (796) (31C)   ;(1100011100) (1434) (796) (31C)   ;(1100011000) (1430) (792) (318)   ;(1100010100) (1424) (788) (314)   ;(1100010000) (1420) (784) (310)   ;(1100001100) (1414) (780) (30C)   ;(1100001000) (1410) (776) (308)   ;
;1976;(1100001000) (1410) (776) (308)    ;(1100000100) (1404) (772) (304)   ;(1100000000) (1400) (768) (300)   ;(1011111100) (1374) (764) (2FC)   ;(1011111000) (1370) (760) (2F8)   ;(1011110100) (1364) (756) (2F4)   ;(1011110100) (1364) (756) (2F4)   ;(1011110000) (1360) (752) (2F0)   ;
;1984;(1011101100) (1354) (748) (2EC)    ;(1011101000) (1350) (744) (2E8)   ;(1011100100) (1344) (740) (2E4)   ;(1011100000) (1340) (736) (2E0)   ;(1011011100) (1334) (732) (2DC)   ;(1011011100) (1334) (732) (2DC)   ;(1011011000) (1330) (728) (2D8)   ;(1011010100) (1324) (724) (2D4)   ;
;1992;(1011010000) (1320) (720) (2D0)    ;(1011001100) (1314) (716) (2CC)   ;(1011001000) (1310) (712) (2C8)   ;(1011000100) (1304) (708) (2C4)   ;(1011000000) (1300) (704) (2C0)   ;(1010111100) (1274) (700) (2BC)   ;(1010111100) (1274) (700) (2BC)   ;(1010111000) (1270) (696) (2B8)   ;
;2000;(1010110100) (1264) (692) (2B4)    ;(1010110000) (1260) (688) (2B0)   ;(1010101100) (1254) (684) (2AC)   ;(1010101000) (1250) (680) (2A8)   ;(1010100100) (1244) (676) (2A4)   ;(1010100000) (1240) (672) (2A0)   ;(1010011100) (1234) (668) (29C)   ;(1010011000) (1230) (664) (298)   ;
;2008;(1010010100) (1224) (660) (294)    ;(1010010000) (1220) (656) (290)   ;(1010001100) (1214) (652) (28C)   ;(1010001100) (1214) (652) (28C)   ;(1010001000) (1210) (648) (288)   ;(1010000100) (1204) (644) (284)   ;(1010000000) (1200) (640) (280)   ;(1001111100) (1174) (636) (27C)   ;
;2016;(1001111000) (1170) (632) (278)    ;(1001110100) (1164) (628) (274)   ;(1001110000) (1160) (624) (270)   ;(1001101100) (1154) (620) (26C)   ;(1001101000) (1150) (616) (268)   ;(1001100100) (1144) (612) (264)   ;(1001100000) (1140) (608) (260)   ;(1001011100) (1134) (604) (25C)   ;
;2024;(1001011000) (1130) (600) (258)    ;(1001010100) (1124) (596) (254)   ;(1001010000) (1120) (592) (250)   ;(1001001100) (1114) (588) (24C)   ;(1001001000) (1110) (584) (248)   ;(1001000100) (1104) (580) (244)   ;(1001000000) (1100) (576) (240)   ;(1000111100) (1074) (572) (23C)   ;
;2032;(1000111000) (1070) (568) (238)    ;(1000110100) (1064) (564) (234)   ;(1000110000) (1060) (560) (230)   ;(1000101100) (1054) (556) (22C)   ;(1000101100) (1054) (556) (22C)   ;(1000101000) (1050) (552) (228)   ;(1000100100) (1044) (548) (224)   ;(1000100000) (1040) (544) (220)   ;
;2040;(1000011100) (1034) (540) (21C)    ;(1000011000) (1030) (536) (218)   ;(1000010100) (1024) (532) (214)   ;(1000010000) (1020) (528) (210)   ;(1000001100) (1014) (524) (20C)   ;(1000001000) (1010) (520) (208)   ;(1000000100) (1004) (516) (204)   ;(1000000000) (1000) (512) (200)   ;
;2048;(0111111100) (774) (508) (1FC)    ;(0111111000) (770) (504) (1F8)   ;(0111110100) (764) (500) (1F4)   ;(0111110000) (760) (496) (1F0)   ;(0111101100) (754) (492) (1EC)   ;(0111101000) (750) (488) (1E8)   ;(0111100100) (744) (484) (1E4)   ;(0111100000) (740) (480) (1E0)   ;
;2056;(0111011100) (734) (476) (1DC)    ;(0111011000) (730) (472) (1D8)   ;(0111010100) (724) (468) (1D4)   ;(0111010000) (720) (464) (1D0)   ;(0111001100) (714) (460) (1CC)   ;(0111001000) (710) (456) (1C8)   ;(0111000100) (704) (452) (1C4)   ;(0111000000) (700) (448) (1C0)   ;
;2064;(0110111100) (674) (444) (1BC)    ;(0110111000) (670) (440) (1B8)   ;(0110110100) (664) (436) (1B4)   ;(0110110000) (660) (432) (1B0)   ;(0110101100) (654) (428) (1AC)   ;(0110101000) (650) (424) (1A8)   ;(0110100100) (644) (420) (1A4)   ;(0110100000) (640) (416) (1A0)   ;
;2072;(0110011100) (634) (412) (19C)    ;(0110011000) (630) (408) (198)   ;(0110010100) (624) (404) (194)   ;(0110010100) (624) (404) (194)   ;(0110010000) (620) (400) (190)   ;(0110001100) (614) (396) (18C)   ;(0110001000) (610) (392) (188)   ;(0110000100) (604) (388) (184)   ;
;2080;(0110000000) (600) (384) (180)    ;(0101111100) (574) (380) (17C)   ;(0101111000) (570) (376) (178)   ;(0101110100) (564) (372) (174)   ;(0101110000) (560) (368) (170)   ;(0101101100) (554) (364) (16C)   ;(0101101000) (550) (360) (168)   ;(0101100100) (544) (356) (164)   ;
;2088;(0101100000) (540) (352) (160)    ;(0101011100) (534) (348) (15C)   ;(0101011000) (530) (344) (158)   ;(0101010100) (524) (340) (154)   ;(0101010100) (524) (340) (154)   ;(0101010000) (520) (336) (150)   ;(0101001100) (514) (332) (14C)   ;(0101001000) (510) (328) (148)   ;
;2096;(0101000100) (504) (324) (144)    ;(0101000000) (500) (320) (140)   ;(0100111100) (474) (316) (13C)   ;(0100111000) (470) (312) (138)   ;(0100110100) (464) (308) (134)   ;(0100110000) (460) (304) (130)   ;(0100101100) (454) (300) (12C)   ;(0100101100) (454) (300) (12C)   ;
;2104;(0100101000) (450) (296) (128)    ;(0100100100) (444) (292) (124)   ;(0100100000) (440) (288) (120)   ;(0100011100) (434) (284) (11C)   ;(0100011000) (430) (280) (118)   ;(0100010100) (424) (276) (114)   ;(0100010000) (420) (272) (110)   ;(0100010000) (420) (272) (110)   ;
;2112;(0100001100) (414) (268) (10C)    ;(0100001000) (410) (264) (108)   ;(0100000100) (404) (260) (104)   ;(0100000000) (400) (256) (100)   ;(0011111100) (374) (252) (FC)   ;(0011111100) (374) (252) (FC)   ;(0011111000) (370) (248) (F8)   ;(0011110100) (364) (244) (F4)   ;
;2120;(0011110000) (360) (240) (F0)    ;(0011101100) (354) (236) (EC)   ;(0011101000) (350) (232) (E8)   ;(0011101000) (350) (232) (E8)   ;(0011100100) (344) (228) (E4)   ;(0011100000) (340) (224) (E0)   ;(0011011100) (334) (220) (DC)   ;(0011011000) (330) (216) (D8)   ;
;2128;(0011011000) (330) (216) (D8)    ;(0011010100) (324) (212) (D4)   ;(0011010000) (320) (208) (D0)   ;(0011001100) (314) (204) (CC)   ;(0011001000) (310) (200) (C8)   ;(0011001000) (310) (200) (C8)   ;(0011000100) (304) (196) (C4)   ;(0011000000) (300) (192) (C0)   ;
;2136;(0010111100) (274) (188) (BC)    ;(0010111100) (274) (188) (BC)   ;(0010111000) (270) (184) (B8)   ;(0010110100) (264) (180) (B4)   ;(0010110000) (260) (176) (B0)   ;(0010110000) (260) (176) (B0)   ;(0010101100) (254) (172) (AC)   ;(0010101000) (250) (168) (A8)   ;
;2144;(0010101000) (250) (168) (A8)    ;(0010100100) (244) (164) (A4)   ;(0010100000) (240) (160) (A0)   ;(0010011100) (234) (156) (9C)   ;(0010011100) (234) (156) (9C)   ;(0010011000) (230) (152) (98)   ;(0010010100) (224) (148) (94)   ;(0010010100) (224) (148) (94)   ;
;2152;(0010010000) (220) (144) (90)    ;(0010001100) (214) (140) (8C)   ;(0010001100) (214) (140) (8C)   ;(0010001000) (210) (136) (88)   ;(0010000100) (204) (132) (84)   ;(0010000100) (204) (132) (84)   ;(0010000000) (200) (128) (80)   ;(0010000000) (200) (128) (80)   ;
;2160;(0001111100) (174) (124) (7C)    ;(0001111000) (170) (120) (78)   ;(0001111000) (170) (120) (78)   ;(0001110100) (164) (116) (74)   ;(0001110000) (160) (112) (70)   ;(0001110000) (160) (112) (70)   ;(0001101100) (154) (108) (6C)   ;(0001101100) (154) (108) (6C)   ;
;2168;(0001101000) (150) (104) (68)    ;(0001101000) (150) (104) (68)   ;(0001100100) (144) (100) (64)   ;(0001100000) (140) (96) (60)   ;(0001100000) (140) (96) (60)   ;(0001011100) (134) (92) (5C)   ;(0001011100) (134) (92) (5C)   ;(0001011000) (130) (88) (58)   ;
;2176;(0001011000) (130) (88) (58)    ;(0001010100) (124) (84) (54)   ;(0001010100) (124) (84) (54)   ;(0001010000) (120) (80) (50)   ;(0001010000) (120) (80) (50)   ;(0001001100) (114) (76) (4C)   ;(0001001100) (114) (76) (4C)   ;(0001001000) (110) (72) (48)   ;
;2184;(0001001000) (110) (72) (48)    ;(0001000100) (104) (68) (44)   ;(0001000100) (104) (68) (44)   ;(0001000000) (100) (64) (40)   ;(0001000000) (100) (64) (40)   ;(0001000000) (100) (64) (40)   ;(0000111100) (74) (60) (3C)   ;(0000111100) (74) (60) (3C)   ;
;2192;(0000111000) (70) (56) (38)    ;(0000111000) (70) (56) (38)   ;(0000110100) (64) (52) (34)   ;(0000110100) (64) (52) (34)   ;(0000110100) (64) (52) (34)   ;(0000110000) (60) (48) (30)   ;(0000110000) (60) (48) (30)   ;(0000110000) (60) (48) (30)   ;
;2200;(0000101100) (54) (44) (2C)    ;(0000101100) (54) (44) (2C)   ;(0000101100) (54) (44) (2C)   ;(0000101000) (50) (40) (28)   ;(0000101000) (50) (40) (28)   ;(0000101000) (50) (40) (28)   ;(0000100100) (44) (36) (24)   ;(0000100100) (44) (36) (24)   ;
;2208;(0000100100) (44) (36) (24)    ;(0000100000) (40) (32) (20)   ;(0000100000) (40) (32) (20)   ;(0000100000) (40) (32) (20)   ;(0000011100) (34) (28) (1C)   ;(0000011100) (34) (28) (1C)   ;(0000011100) (34) (28) (1C)   ;(0000011100) (34) (28) (1C)   ;
;2216;(0000011000) (30) (24) (18)    ;(0000011000) (30) (24) (18)   ;(0000011000) (30) (24) (18)   ;(0000011000) (30) (24) (18)   ;(0000011000) (30) (24) (18)   ;(0000010100) (24) (20) (14)   ;(0000010100) (24) (20) (14)   ;(0000010100) (24) (20) (14)   ;
;2224;(0000010100) (24) (20) (14)    ;(0000010100) (24) (20) (14)   ;(0000010000) (20) (16) (10)   ;(0000010000) (20) (16) (10)   ;(0000010000) (20) (16) (10)   ;(0000010000) (20) (16) (10)   ;(0000010000) (20) (16) (10)   ;(0000010000) (20) (16) (10)   ;
;2232;(0000010000) (20) (16) (10)    ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;
;2240;(0000001100) (14) (12) (0C)    ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;
;2248;(0000001100) (14) (12) (0C)    ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;
;2256;(0000001100) (14) (12) (0C)    ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;
;2264;(0000001100) (14) (12) (0C)    ;(0000010000) (20) (16) (10)   ;(0000010000) (20) (16) (10)   ;(0000010000) (20) (16) (10)   ;(0000010000) (20) (16) (10)   ;(0000010000) (20) (16) (10)   ;(0000010000) (20) (16) (10)   ;(0000010100) (24) (20) (14)   ;
;2272;(0000010100) (24) (20) (14)    ;(0000010100) (24) (20) (14)   ;(0000010100) (24) (20) (14)   ;(0000010100) (24) (20) (14)   ;(0000010100) (24) (20) (14)   ;(0000011000) (30) (24) (18)   ;(0000011000) (30) (24) (18)   ;(0000011000) (30) (24) (18)   ;
;2280;(0000011000) (30) (24) (18)    ;(0000011100) (34) (28) (1C)   ;(0000011100) (34) (28) (1C)   ;(0000011100) (34) (28) (1C)   ;(0000011100) (34) (28) (1C)   ;(0000100000) (40) (32) (20)   ;(0000100000) (40) (32) (20)   ;(0000100000) (40) (32) (20)   ;
;2288;(0000100000) (40) (32) (20)    ;(0000100100) (44) (36) (24)   ;(0000100100) (44) (36) (24)   ;(0000100100) (44) (36) (24)   ;(0000101000) (50) (40) (28)   ;(0000101000) (50) (40) (28)   ;(0000101000) (50) (40) (28)   ;(0000101100) (54) (44) (2C)   ;
;2296;(0000101100) (54) (44) (2C)    ;(0000101100) (54) (44) (2C)   ;(0000110000) (60) (48) (30)   ;(0000110000) (60) (48) (30)   ;(0000110000) (60) (48) (30)   ;(0000110100) (64) (52) (34)   ;(0000110100) (64) (52) (34)   ;(0000111000) (70) (56) (38)   ;
;2304;(0000111000) (70) (56) (38)    ;(0000111000) (70) (56) (38)   ;(0000111100) (74) (60) (3C)   ;(0000111100) (74) (60) (3C)   ;(0001000000) (100) (64) (40)   ;(0001000000) (100) (64) (40)   ;(0001000000) (100) (64) (40)   ;(0001000100) (104) (68) (44)   ;
;2312;(0001000100) (104) (68) (44)    ;(0001001000) (110) (72) (48)   ;(0001001000) (110) (72) (48)   ;(0001001100) (114) (76) (4C)   ;(0001001100) (114) (76) (4C)   ;(0001010000) (120) (80) (50)   ;(0001010000) (120) (80) (50)   ;(0001010100) (124) (84) (54)   ;
;2320;(0001010100) (124) (84) (54)    ;(0001011000) (130) (88) (58)   ;(0001011000) (130) (88) (58)   ;(0001011100) (134) (92) (5C)   ;(0001011100) (134) (92) (5C)   ;(0001100000) (140) (96) (60)   ;(0001100000) (140) (96) (60)   ;(0001100100) (144) (100) (64)   ;
;2328;(0001100100) (144) (100) (64)    ;(0001101000) (150) (104) (68)   ;(0001101000) (150) (104) (68)   ;(0001101100) (154) (108) (6C)   ;(0001110000) (160) (112) (70)   ;(0001110000) (160) (112) (70)   ;(0001110100) (164) (116) (74)   ;(0001110100) (164) (116) (74)   ;
;2336;(0001111000) (170) (120) (78)    ;(0001111000) (170) (120) (78)   ;(0001111100) (174) (124) (7C)   ;(0010000000) (200) (128) (80)   ;(0010000000) (200) (128) (80)   ;(0010000100) (204) (132) (84)   ;(0010001000) (210) (136) (88)   ;(0010001000) (210) (136) (88)   ;
;2344;(0010001100) (214) (140) (8C)    ;(0010001100) (214) (140) (8C)   ;(0010010000) (220) (144) (90)   ;(0010010100) (224) (148) (94)   ;(0010010100) (224) (148) (94)   ;(0010011000) (230) (152) (98)   ;(0010011100) (234) (156) (9C)   ;(0010011100) (234) (156) (9C)   ;
;2352;(0010100000) (240) (160) (A0)    ;(0010100100) (244) (164) (A4)   ;(0010100100) (244) (164) (A4)   ;(0010101000) (250) (168) (A8)   ;(0010101100) (254) (172) (AC)   ;(0010101100) (254) (172) (AC)   ;(0010110000) (260) (176) (B0)   ;(0010110100) (264) (180) (B4)   ;
;2360;(0010111000) (270) (184) (B8)    ;(0010111000) (270) (184) (B8)   ;(0010111100) (274) (188) (BC)   ;(0011000000) (300) (192) (C0)   ;(0011000000) (300) (192) (C0)   ;(0011000100) (304) (196) (C4)   ;(0011001000) (310) (200) (C8)   ;(0011001100) (314) (204) (CC)   ;
;2368;(0011001100) (314) (204) (CC)    ;(0011010000) (320) (208) (D0)   ;(0011010100) (324) (212) (D4)   ;(0011011000) (330) (216) (D8)   ;(0011011000) (330) (216) (D8)   ;(0011011100) (334) (220) (DC)   ;(0011100000) (340) (224) (E0)   ;(0011100100) (344) (228) (E4)   ;
;2376;(0011101000) (350) (232) (E8)    ;(0011101000) (350) (232) (E8)   ;(0011101100) (354) (236) (EC)   ;(0011110000) (360) (240) (F0)   ;(0011110100) (364) (244) (F4)   ;(0011110100) (364) (244) (F4)   ;(0011111000) (370) (248) (F8)   ;(0011111100) (374) (252) (FC)   ;
;2384;(0100000000) (400) (256) (100)    ;(0100000100) (404) (260) (104)   ;(0100000100) (404) (260) (104)   ;(0100001000) (410) (264) (108)   ;(0100001100) (414) (268) (10C)   ;(0100010000) (420) (272) (110)   ;(0100010100) (424) (276) (114)   ;(0100010100) (424) (276) (114)   ;
;2392;(0100011000) (430) (280) (118)    ;(0100011100) (434) (284) (11C)   ;(0100100000) (440) (288) (120)   ;(0100100100) (444) (292) (124)   ;(0100101000) (450) (296) (128)   ;(0100101000) (450) (296) (128)   ;(0100101100) (454) (300) (12C)   ;(0100110000) (460) (304) (130)   ;
;2400;(0100110100) (464) (308) (134)    ;(0100111000) (470) (312) (138)   ;(0100111100) (474) (316) (13C)   ;(0101000000) (500) (320) (140)   ;(0101000000) (500) (320) (140)   ;(0101000100) (504) (324) (144)   ;(0101001000) (510) (328) (148)   ;(0101001100) (514) (332) (14C)   ;
;2408;(0101010000) (520) (336) (150)    ;(0101010100) (524) (340) (154)   ;(0101011000) (530) (344) (158)   ;(0101011000) (530) (344) (158)   ;(0101011100) (534) (348) (15C)   ;(0101100000) (540) (352) (160)   ;(0101100100) (544) (356) (164)   ;(0101101000) (550) (360) (168)   ;
;2416;(0101101100) (554) (364) (16C)    ;(0101110000) (560) (368) (170)   ;(0101110100) (564) (372) (174)   ;(0101110100) (564) (372) (174)   ;(0101111000) (570) (376) (178)   ;(0101111100) (574) (380) (17C)   ;(0110000000) (600) (384) (180)   ;(0110000100) (604) (388) (184)   ;
;2424;(0110001000) (610) (392) (188)    ;(0110001100) (614) (396) (18C)   ;(0110010000) (620) (400) (190)   ;(0110010100) (624) (404) (194)   ;(0110010100) (624) (404) (194)   ;(0110011000) (630) (408) (198)   ;(0110011100) (634) (412) (19C)   ;(0110100000) (640) (416) (1A0)   ;
;2432;(0110100100) (644) (420) (1A4)    ;(0110101000) (650) (424) (1A8)   ;(0110101100) (654) (428) (1AC)   ;(0110110000) (660) (432) (1B0)   ;(0110110100) (664) (436) (1B4)   ;(0110110100) (664) (436) (1B4)   ;(0110111000) (670) (440) (1B8)   ;(0110111100) (674) (444) (1BC)   ;
;2440;(0111000000) (700) (448) (1C0)    ;(0111000100) (704) (452) (1C4)   ;(0111001000) (710) (456) (1C8)   ;(0111001100) (714) (460) (1CC)   ;(0111010000) (720) (464) (1D0)   ;(0111010100) (724) (468) (1D4)   ;(0111010100) (724) (468) (1D4)   ;(0111011000) (730) (472) (1D8)   ;
;2448;(0111011100) (734) (476) (1DC)    ;(0111100000) (740) (480) (1E0)   ;(0111100100) (744) (484) (1E4)   ;(0111101000) (750) (488) (1E8)   ;(0111101100) (754) (492) (1EC)   ;(0111110000) (760) (496) (1F0)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;
;2456;(0111111000) (770) (504) (1F8)    ;(0111111100) (774) (508) (1FC)   ;(1000000000) (1000) (512) (200)   ;(1000000100) (1004) (516) (204)   ;(1000001000) (1010) (520) (208)   ;(1000001100) (1014) (524) (20C)   ;(1000010000) (1020) (528) (210)   ;(1000010100) (1024) (532) (214)   ;
;2464;(1000010100) (1024) (532) (214)    ;(1000011000) (1030) (536) (218)   ;(1000011100) (1034) (540) (21C)   ;(1000100000) (1040) (544) (220)   ;(1000100100) (1044) (548) (224)   ;(1000101000) (1050) (552) (228)   ;(1000101100) (1054) (556) (22C)   ;(1000110000) (1060) (560) (230)   ;
;2472;(1000110000) (1060) (560) (230)    ;(1000110100) (1064) (564) (234)   ;(1000111000) (1070) (568) (238)   ;(1000111100) (1074) (572) (23C)   ;(1001000000) (1100) (576) (240)   ;(1001000100) (1104) (580) (244)   ;(1001001000) (1110) (584) (248)   ;(1001001000) (1110) (584) (248)   ;
;2480;(1001001100) (1114) (588) (24C)    ;(1001010000) (1120) (592) (250)   ;(1001010100) (1124) (596) (254)   ;(1001011000) (1130) (600) (258)   ;(1001011100) (1134) (604) (25C)   ;(1001100000) (1140) (608) (260)   ;(1001100000) (1140) (608) (260)   ;(1001100100) (1144) (612) (264)   ;
;2488;(1001101000) (1150) (616) (268)    ;(1001101100) (1154) (620) (26C)   ;(1001110000) (1160) (624) (270)   ;(1001110100) (1164) (628) (274)   ;(1001110100) (1164) (628) (274)   ;(1001111000) (1170) (632) (278)   ;(1001111100) (1174) (636) (27C)   ;(1010000000) (1200) (640) (280)   ;
;2496;(1010000100) (1204) (644) (284)    ;(1010000100) (1204) (644) (284)   ;(1010001000) (1210) (648) (288)   ;(1010001100) (1214) (652) (28C)   ;(1010010000) (1220) (656) (290)   ;(1010010100) (1224) (660) (294)   ;(1010010100) (1224) (660) (294)   ;(1010011000) (1230) (664) (298)   ;
;2504;(1010011100) (1234) (668) (29C)    ;(1010100000) (1240) (672) (2A0)   ;(1010100100) (1244) (676) (2A4)   ;(1010100100) (1244) (676) (2A4)   ;(1010101000) (1250) (680) (2A8)   ;(1010101100) (1254) (684) (2AC)   ;(1010110000) (1260) (688) (2B0)   ;(1010110000) (1260) (688) (2B0)   ;
;2512;(1010110100) (1264) (692) (2B4)    ;(1010111000) (1270) (696) (2B8)   ;(1010111100) (1274) (700) (2BC)   ;(1010111100) (1274) (700) (2BC)   ;(1011000000) (1300) (704) (2C0)   ;(1011000100) (1304) (708) (2C4)   ;(1011001000) (1310) (712) (2C8)   ;(1011001000) (1310) (712) (2C8)   ;
;2520;(1011001100) (1314) (716) (2CC)    ;(1011010000) (1320) (720) (2D0)   ;(1011010100) (1324) (724) (2D4)   ;(1011010100) (1324) (724) (2D4)   ;(1011011000) (1330) (728) (2D8)   ;(1011011100) (1334) (732) (2DC)   ;(1011011100) (1334) (732) (2DC)   ;(1011100000) (1340) (736) (2E0)   ;
;2528;(1011100100) (1344) (740) (2E4)    ;(1011101000) (1350) (744) (2E8)   ;(1011101000) (1350) (744) (2E8)   ;(1011101100) (1354) (748) (2EC)   ;(1011110000) (1360) (752) (2F0)   ;(1011110000) (1360) (752) (2F0)   ;(1011110100) (1364) (756) (2F4)   ;(1011111000) (1370) (760) (2F8)   ;
;2536;(1011111000) (1370) (760) (2F8)    ;(1011111100) (1374) (764) (2FC)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000100) (1404) (772) (304)   ;(1100001000) (1410) (776) (308)   ;(1100001000) (1410) (776) (308)   ;(1100001100) (1414) (780) (30C)   ;
;2544;(1100001100) (1414) (780) (30C)    ;(1100010000) (1420) (784) (310)   ;(1100010100) (1424) (788) (314)   ;(1100010100) (1424) (788) (314)   ;(1100011000) (1430) (792) (318)   ;(1100011000) (1430) (792) (318)   ;(1100011100) (1434) (796) (31C)   ;(1100100000) (1440) (800) (320)   ;
;2552;(1100100000) (1440) (800) (320)    ;(1100100100) (1444) (804) (324)   ;(1100100100) (1444) (804) (324)   ;(1100101000) (1450) (808) (328)   ;(1100101000) (1450) (808) (328)   ;(1100101100) (1454) (812) (32C)   ;(1100110000) (1460) (816) (330)   ;(1100110000) (1460) (816) (330)   ;
;2560;(1100110100) (1464) (820) (334)    ;(1100110100) (1464) (820) (334)   ;(1100111000) (1470) (824) (338)   ;(1100111000) (1470) (824) (338)   ;(1100111100) (1474) (828) (33C)   ;(1100111100) (1474) (828) (33C)   ;(1101000000) (1500) (832) (340)   ;(1101000000) (1500) (832) (340)   ;
;2568;(1101000100) (1504) (836) (344)    ;(1101000100) (1504) (836) (344)   ;(1101001000) (1510) (840) (348)   ;(1101001000) (1510) (840) (348)   ;(1101001100) (1514) (844) (34C)   ;(1101001100) (1514) (844) (34C)   ;(1101010000) (1520) (848) (350)   ;(1101010000) (1520) (848) (350)   ;
;2576;(1101010100) (1524) (852) (354)    ;(1101010100) (1524) (852) (354)   ;(1101010100) (1524) (852) (354)   ;(1101011000) (1530) (856) (358)   ;(1101011000) (1530) (856) (358)   ;(1101011100) (1534) (860) (35C)   ;(1101011100) (1534) (860) (35C)   ;(1101100000) (1540) (864) (360)   ;
;2584;(1101100000) (1540) (864) (360)    ;(1101100000) (1540) (864) (360)   ;(1101100100) (1544) (868) (364)   ;(1101100100) (1544) (868) (364)   ;(1101101000) (1550) (872) (368)   ;(1101101000) (1550) (872) (368)   ;(1101101000) (1550) (872) (368)   ;(1101101100) (1554) (876) (36C)   ;
;2592;(1101101100) (1554) (876) (36C)    ;(1101101100) (1554) (876) (36C)   ;(1101110000) (1560) (880) (370)   ;(1101110000) (1560) (880) (370)   ;(1101110000) (1560) (880) (370)   ;(1101110100) (1564) (884) (374)   ;(1101110100) (1564) (884) (374)   ;(1101110100) (1564) (884) (374)   ;
;2600;(1101111000) (1570) (888) (378)    ;(1101111000) (1570) (888) (378)   ;(1101111000) (1570) (888) (378)   ;(1101111100) (1574) (892) (37C)   ;(1101111100) (1574) (892) (37C)   ;(1101111100) (1574) (892) (37C)   ;(1101111100) (1574) (892) (37C)   ;(1110000000) (1600) (896) (380)   ;
;2608;(1110000000) (1600) (896) (380)    ;(1110000000) (1600) (896) (380)   ;(1110000000) (1600) (896) (380)   ;(1110000100) (1604) (900) (384)   ;(1110000100) (1604) (900) (384)   ;(1110000100) (1604) (900) (384)   ;(1110000100) (1604) (900) (384)   ;(1110001000) (1610) (904) (388)   ;
;2616;(1110001000) (1610) (904) (388)    ;(1110001000) (1610) (904) (388)   ;(1110001000) (1610) (904) (388)   ;(1110001000) (1610) (904) (388)   ;(1110001100) (1614) (908) (38C)   ;(1110001100) (1614) (908) (38C)   ;(1110001100) (1614) (908) (38C)   ;(1110001100) (1614) (908) (38C)   ;
;2624;(1110001100) (1614) (908) (38C)    ;(1110001100) (1614) (908) (38C)   ;(1110010000) (1620) (912) (390)   ;(1110010000) (1620) (912) (390)   ;(1110010000) (1620) (912) (390)   ;(1110010000) (1620) (912) (390)   ;(1110010000) (1620) (912) (390)   ;(1110010000) (1620) (912) (390)   ;
;2632;(1110010000) (1620) (912) (390)    ;(1110010000) (1620) (912) (390)   ;(1110010000) (1620) (912) (390)   ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;
;2640;(1110010100) (1624) (916) (394)    ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;
;2648;(1110010100) (1624) (916) (394)    ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;
;2656;(1110010100) (1624) (916) (394)    ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;
;2664;(1110010000) (1620) (912) (390)    ;(1110010000) (1620) (912) (390)   ;(1110010000) (1620) (912) (390)   ;(1110010000) (1620) (912) (390)   ;(1110010000) (1620) (912) (390)   ;(1110010000) (1620) (912) (390)   ;(1110010000) (1620) (912) (390)   ;(1110010000) (1620) (912) (390)   ;
;2672;(1110010000) (1620) (912) (390)    ;(1110001100) (1614) (908) (38C)   ;(1110001100) (1614) (908) (38C)   ;(1110001100) (1614) (908) (38C)   ;(1110001100) (1614) (908) (38C)   ;(1110001100) (1614) (908) (38C)   ;(1110001100) (1614) (908) (38C)   ;(1110001000) (1610) (904) (388)   ;
;2680;(1110001000) (1610) (904) (388)    ;(1110001000) (1610) (904) (388)   ;(1110001000) (1610) (904) (388)   ;(1110001000) (1610) (904) (388)   ;(1110000100) (1604) (900) (384)   ;(1110000100) (1604) (900) (384)   ;(1110000100) (1604) (900) (384)   ;(1110000100) (1604) (900) (384)   ;
;2688;(1110000100) (1604) (900) (384)    ;(1110000000) (1600) (896) (380)   ;(1110000000) (1600) (896) (380)   ;(1110000000) (1600) (896) (380)   ;(1110000000) (1600) (896) (380)   ;(1101111100) (1574) (892) (37C)   ;(1101111100) (1574) (892) (37C)   ;(1101111100) (1574) (892) (37C)   ;
;2696;(1101111100) (1574) (892) (37C)    ;(1101111000) (1570) (888) (378)   ;(1101111000) (1570) (888) (378)   ;(1101111000) (1570) (888) (378)   ;(1101110100) (1564) (884) (374)   ;(1101110100) (1564) (884) (374)   ;(1101110100) (1564) (884) (374)   ;(1101110000) (1560) (880) (370)   ;
;2704;(1101110000) (1560) (880) (370)    ;(1101110000) (1560) (880) (370)   ;(1101101100) (1554) (876) (36C)   ;(1101101100) (1554) (876) (36C)   ;(1101101100) (1554) (876) (36C)   ;(1101101000) (1550) (872) (368)   ;(1101101000) (1550) (872) (368)   ;(1101101000) (1550) (872) (368)   ;
;2712;(1101100100) (1544) (868) (364)    ;(1101100100) (1544) (868) (364)   ;(1101100100) (1544) (868) (364)   ;(1101100000) (1540) (864) (360)   ;(1101100000) (1540) (864) (360)   ;(1101100000) (1540) (864) (360)   ;(1101011100) (1534) (860) (35C)   ;(1101011100) (1534) (860) (35C)   ;
;2720;(1101011000) (1530) (856) (358)    ;(1101011000) (1530) (856) (358)   ;(1101011000) (1530) (856) (358)   ;(1101010100) (1524) (852) (354)   ;(1101010100) (1524) (852) (354)   ;(1101010000) (1520) (848) (350)   ;(1101010000) (1520) (848) (350)   ;(1101010000) (1520) (848) (350)   ;
;2728;(1101001100) (1514) (844) (34C)    ;(1101001100) (1514) (844) (34C)   ;(1101001000) (1510) (840) (348)   ;(1101001000) (1510) (840) (348)   ;(1101000100) (1504) (836) (344)   ;(1101000100) (1504) (836) (344)   ;(1101000000) (1500) (832) (340)   ;(1101000000) (1500) (832) (340)   ;
;2736;(1101000000) (1500) (832) (340)    ;(1100111100) (1474) (828) (33C)   ;(1100111100) (1474) (828) (33C)   ;(1100111000) (1470) (824) (338)   ;(1100111000) (1470) (824) (338)   ;(1100110100) (1464) (820) (334)   ;(1100110100) (1464) (820) (334)   ;(1100110000) (1460) (816) (330)   ;
;2744;(1100110000) (1460) (816) (330)    ;(1100101100) (1454) (812) (32C)   ;(1100101100) (1454) (812) (32C)   ;(1100101000) (1450) (808) (328)   ;(1100101000) (1450) (808) (328)   ;(1100100100) (1444) (804) (324)   ;(1100100100) (1444) (804) (324)   ;(1100100000) (1440) (800) (320)   ;
;2752;(1100100000) (1440) (800) (320)    ;(1100011100) (1434) (796) (31C)   ;(1100011000) (1430) (792) (318)   ;(1100011000) (1430) (792) (318)   ;(1100010100) (1424) (788) (314)   ;(1100010100) (1424) (788) (314)   ;(1100010000) (1420) (784) (310)   ;(1100010000) (1420) (784) (310)   ;
;2760;(1100001100) (1414) (780) (30C)    ;(1100001100) (1414) (780) (30C)   ;(1100001000) (1410) (776) (308)   ;(1100001000) (1410) (776) (308)   ;(1100000100) (1404) (772) (304)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1011111100) (1374) (764) (2FC)   ;
;2768;(1011111100) (1374) (764) (2FC)    ;(1011111000) (1370) (760) (2F8)   ;(1011111000) (1370) (760) (2F8)   ;(1011110100) (1364) (756) (2F4)   ;(1011110000) (1360) (752) (2F0)   ;(1011110000) (1360) (752) (2F0)   ;(1011101100) (1354) (748) (2EC)   ;(1011101100) (1354) (748) (2EC)   ;
;2776;(1011101000) (1350) (744) (2E8)    ;(1011100100) (1344) (740) (2E4)   ;(1011100100) (1344) (740) (2E4)   ;(1011100000) (1340) (736) (2E0)   ;(1011100000) (1340) (736) (2E0)   ;(1011011100) (1334) (732) (2DC)   ;(1011011000) (1330) (728) (2D8)   ;(1011011000) (1330) (728) (2D8)   ;
;2784;(1011010100) (1324) (724) (2D4)    ;(1011010100) (1324) (724) (2D4)   ;(1011010000) (1320) (720) (2D0)   ;(1011001100) (1314) (716) (2CC)   ;(1011001100) (1314) (716) (2CC)   ;(1011001000) (1310) (712) (2C8)   ;(1011000100) (1304) (708) (2C4)   ;(1011000100) (1304) (708) (2C4)   ;
;2792;(1011000000) (1300) (704) (2C0)    ;(1011000000) (1300) (704) (2C0)   ;(1010111100) (1274) (700) (2BC)   ;(1010111000) (1270) (696) (2B8)   ;(1010111000) (1270) (696) (2B8)   ;(1010110100) (1264) (692) (2B4)   ;(1010110000) (1260) (688) (2B0)   ;(1010110000) (1260) (688) (2B0)   ;
;2800;(1010101100) (1254) (684) (2AC)    ;(1010101000) (1250) (680) (2A8)   ;(1010101000) (1250) (680) (2A8)   ;(1010100100) (1244) (676) (2A4)   ;(1010100000) (1240) (672) (2A0)   ;(1010100000) (1240) (672) (2A0)   ;(1010011100) (1234) (668) (29C)   ;(1010011100) (1234) (668) (29C)   ;
;2808;(1010011000) (1230) (664) (298)    ;(1010010100) (1224) (660) (294)   ;(1010010100) (1224) (660) (294)   ;(1010010000) (1220) (656) (290)   ;(1010001100) (1214) (652) (28C)   ;(1010001100) (1214) (652) (28C)   ;(1010001000) (1210) (648) (288)   ;(1010000100) (1204) (644) (284)   ;
;2816;(1010000100) (1204) (644) (284)    ;(1010000000) (1200) (640) (280)   ;(1001111100) (1174) (636) (27C)   ;(1001111100) (1174) (636) (27C)   ;(1001111000) (1170) (632) (278)   ;(1001110100) (1164) (628) (274)   ;(1001110100) (1164) (628) (274)   ;(1001110000) (1160) (624) (270)   ;
;2824;(1001101100) (1154) (620) (26C)    ;(1001101100) (1154) (620) (26C)   ;(1001101000) (1150) (616) (268)   ;(1001100100) (1144) (612) (264)   ;(1001100100) (1144) (612) (264)   ;(1001100000) (1140) (608) (260)   ;(1001011100) (1134) (604) (25C)   ;(1001011100) (1134) (604) (25C)   ;
;2832;(1001011000) (1130) (600) (258)    ;(1001010100) (1124) (596) (254)   ;(1001010100) (1124) (596) (254)   ;(1001010000) (1120) (592) (250)   ;(1001001100) (1114) (588) (24C)   ;(1001001100) (1114) (588) (24C)   ;(1001001000) (1110) (584) (248)   ;(1001000100) (1104) (580) (244)   ;
;2840;(1001000100) (1104) (580) (244)    ;(1001000000) (1100) (576) (240)   ;(1000111100) (1074) (572) (23C)   ;(1000111100) (1074) (572) (23C)   ;(1000111000) (1070) (568) (238)   ;(1000110100) (1064) (564) (234)   ;(1000110100) (1064) (564) (234)   ;(1000110000) (1060) (560) (230)   ;
;2848;(1000101100) (1054) (556) (22C)    ;(1000101100) (1054) (556) (22C)   ;(1000101000) (1050) (552) (228)   ;(1000100100) (1044) (548) (224)   ;(1000100100) (1044) (548) (224)   ;(1000100000) (1040) (544) (220)   ;(1000011100) (1034) (540) (21C)   ;(1000011100) (1034) (540) (21C)   ;
;2856;(1000011000) (1030) (536) (218)    ;(1000010100) (1024) (532) (214)   ;(1000010100) (1024) (532) (214)   ;(1000010000) (1020) (528) (210)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;
;2864;(1000000100) (1004) (516) (204)    ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(0111111100) (774) (508) (1FC)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111110100) (764) (500) (1F4)   ;(0111110000) (760) (496) (1F0)   ;
;2872;(0111110000) (760) (496) (1F0)    ;(0111101100) (754) (492) (1EC)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111100100) (744) (484) (1E4)   ;(0111100100) (744) (484) (1E4)   ;(0111100000) (740) (480) (1E0)   ;(0111011100) (734) (476) (1DC)   ;
;2880;(0111011100) (734) (476) (1DC)    ;(0111011000) (730) (472) (1D8)   ;(0111011000) (730) (472) (1D8)   ;(0111010100) (724) (468) (1D4)   ;(0111010000) (720) (464) (1D0)   ;(0111010000) (720) (464) (1D0)   ;(0111001100) (714) (460) (1CC)   ;(0111001000) (710) (456) (1C8)   ;
;2888;(0111001000) (710) (456) (1C8)    ;(0111000100) (704) (452) (1C4)   ;(0111000100) (704) (452) (1C4)   ;(0111000000) (700) (448) (1C0)   ;(0110111100) (674) (444) (1BC)   ;(0110111100) (674) (444) (1BC)   ;(0110111000) (670) (440) (1B8)   ;(0110111000) (670) (440) (1B8)   ;
;2896;(0110110100) (664) (436) (1B4)    ;(0110110100) (664) (436) (1B4)   ;(0110110000) (660) (432) (1B0)   ;(0110101100) (654) (428) (1AC)   ;(0110101100) (654) (428) (1AC)   ;(0110101000) (650) (424) (1A8)   ;(0110101000) (650) (424) (1A8)   ;(0110100100) (644) (420) (1A4)   ;
;2904;(0110100100) (644) (420) (1A4)    ;(0110100000) (640) (416) (1A0)   ;(0110011100) (634) (412) (19C)   ;(0110011100) (634) (412) (19C)   ;(0110011000) (630) (408) (198)   ;(0110011000) (630) (408) (198)   ;(0110010100) (624) (404) (194)   ;(0110010100) (624) (404) (194)   ;
;2912;(0110010000) (620) (400) (190)    ;(0110010000) (620) (400) (190)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001000) (610) (392) (188)   ;(0110000100) (604) (388) (184)   ;(0110000100) (604) (388) (184)   ;(0110000000) (600) (384) (180)   ;
;2920;(0110000000) (600) (384) (180)    ;(0101111100) (574) (380) (17C)   ;(0101111100) (574) (380) (17C)   ;(0101111000) (570) (376) (178)   ;(0101111000) (570) (376) (178)   ;(0101110100) (564) (372) (174)   ;(0101110100) (564) (372) (174)   ;(0101110000) (560) (368) (170)   ;
;2928;(0101110000) (560) (368) (170)    ;(0101101100) (554) (364) (16C)   ;(0101101100) (554) (364) (16C)   ;(0101101000) (550) (360) (168)   ;(0101101000) (550) (360) (168)   ;(0101100100) (544) (356) (164)   ;(0101100100) (544) (356) (164)   ;(0101100100) (544) (356) (164)   ;
;2936;(0101100000) (540) (352) (160)    ;(0101100000) (540) (352) (160)   ;(0101011100) (534) (348) (15C)   ;(0101011100) (534) (348) (15C)   ;(0101011000) (530) (344) (158)   ;(0101011000) (530) (344) (158)   ;(0101010100) (524) (340) (154)   ;(0101010100) (524) (340) (154)   ;
;2944;(0101010100) (524) (340) (154)    ;(0101010000) (520) (336) (150)   ;(0101010000) (520) (336) (150)   ;(0101001100) (514) (332) (14C)   ;(0101001100) (514) (332) (14C)   ;(0101001000) (510) (328) (148)   ;(0101001000) (510) (328) (148)   ;(0101001000) (510) (328) (148)   ;
;2952;(0101000100) (504) (324) (144)    ;(0101000100) (504) (324) (144)   ;(0101000000) (500) (320) (140)   ;(0101000000) (500) (320) (140)   ;(0101000000) (500) (320) (140)   ;(0100111100) (474) (316) (13C)   ;(0100111100) (474) (316) (13C)   ;(0100111000) (470) (312) (138)   ;
;2960;(0100111000) (470) (312) (138)    ;(0100111000) (470) (312) (138)   ;(0100110100) (464) (308) (134)   ;(0100110100) (464) (308) (134)   ;(0100110100) (464) (308) (134)   ;(0100110000) (460) (304) (130)   ;(0100110000) (460) (304) (130)   ;(0100110000) (460) (304) (130)   ;
;2968;(0100101100) (454) (300) (12C)    ;(0100101100) (454) (300) (12C)   ;(0100101100) (454) (300) (12C)   ;(0100101000) (450) (296) (128)   ;(0100101000) (450) (296) (128)   ;(0100101000) (450) (296) (128)   ;(0100100100) (444) (292) (124)   ;(0100100100) (444) (292) (124)   ;
;2976;(0100100100) (444) (292) (124)    ;(0100100000) (440) (288) (120)   ;(0100100000) (440) (288) (120)   ;(0100100000) (440) (288) (120)   ;(0100100000) (440) (288) (120)   ;(0100011100) (434) (284) (11C)   ;(0100011100) (434) (284) (11C)   ;(0100011100) (434) (284) (11C)   ;
;2984;(0100011000) (430) (280) (118)    ;(0100011000) (430) (280) (118)   ;(0100011000) (430) (280) (118)   ;(0100011000) (430) (280) (118)   ;(0100010100) (424) (276) (114)   ;(0100010100) (424) (276) (114)   ;(0100010100) (424) (276) (114)   ;(0100010100) (424) (276) (114)   ;
;2992;(0100010000) (420) (272) (110)    ;(0100010000) (420) (272) (110)   ;(0100010000) (420) (272) (110)   ;(0100010000) (420) (272) (110)   ;(0100010000) (420) (272) (110)   ;(0100001100) (414) (268) (10C)   ;(0100001100) (414) (268) (10C)   ;(0100001100) (414) (268) (10C)   ;
;3000;(0100001100) (414) (268) (10C)    ;(0100001100) (414) (268) (10C)   ;(0100001000) (410) (264) (108)   ;(0100001000) (410) (264) (108)   ;(0100001000) (410) (264) (108)   ;(0100001000) (410) (264) (108)   ;(0100001000) (410) (264) (108)   ;(0100000100) (404) (260) (104)   ;
;3008;(0100000100) (404) (260) (104)    ;(0100000100) (404) (260) (104)   ;(0100000100) (404) (260) (104)   ;(0100000100) (404) (260) (104)   ;(0100000100) (404) (260) (104)   ;(0100000100) (404) (260) (104)   ;(0100000000) (400) (256) (100)   ;(0100000000) (400) (256) (100)   ;
;3016;(0100000000) (400) (256) (100)    ;(0100000000) (400) (256) (100)   ;(0100000000) (400) (256) (100)   ;(0100000000) (400) (256) (100)   ;(0100000000) (400) (256) (100)   ;(0100000000) (400) (256) (100)   ;(0011111100) (374) (252) (FC)   ;(0011111100) (374) (252) (FC)   ;
;3024;(0011111100) (374) (252) (FC)    ;(0011111100) (374) (252) (FC)   ;(0011111100) (374) (252) (FC)   ;(0011111100) (374) (252) (FC)   ;(0011111100) (374) (252) (FC)   ;(0011111100) (374) (252) (FC)   ;(0011111100) (374) (252) (FC)   ;(0011111100) (374) (252) (FC)   ;
;3032;(0011111100) (374) (252) (FC)    ;(0011111100) (374) (252) (FC)   ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;
;3040;(0011111000) (370) (248) (F8)    ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;
;3048;(0011111000) (370) (248) (F8)    ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;
;3056;(0011111000) (370) (248) (F8)    ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;(0011111100) (374) (252) (FC)   ;(0011111100) (374) (252) (FC)   ;(0011111100) (374) (252) (FC)   ;(0011111100) (374) (252) (FC)   ;
;3064;(0011111100) (374) (252) (FC)    ;(0011111100) (374) (252) (FC)   ;(0011111100) (374) (252) (FC)   ;(0011111100) (374) (252) (FC)   ;(0011111100) (374) (252) (FC)   ;(0011111100) (374) (252) (FC)   ;(0011111100) (374) (252) (FC)   ;(0011111100) (374) (252) (FC)   ;
;3072;(0011111100) (374) (252) (FC)    ;(0100000000) (400) (256) (100)   ;(0100000000) (400) (256) (100)   ;(0100000000) (400) (256) (100)   ;(0100000000) (400) (256) (100)   ;(0100000000) (400) (256) (100)   ;(0100000000) (400) (256) (100)   ;(0100000000) (400) (256) (100)   ;
;3080;(0100000000) (400) (256) (100)    ;(0100000100) (404) (260) (104)   ;(0100000100) (404) (260) (104)   ;(0100000100) (404) (260) (104)   ;(0100000100) (404) (260) (104)   ;(0100000100) (404) (260) (104)   ;(0100000100) (404) (260) (104)   ;(0100000100) (404) (260) (104)   ;
;3088;(0100001000) (410) (264) (108)    ;(0100001000) (410) (264) (108)   ;(0100001000) (410) (264) (108)   ;(0100001000) (410) (264) (108)   ;(0100001000) (410) (264) (108)   ;(0100001000) (410) (264) (108)   ;(0100001100) (414) (268) (10C)   ;(0100001100) (414) (268) (10C)   ;
;3096;(0100001100) (414) (268) (10C)    ;(0100001100) (414) (268) (10C)   ;(0100001100) (414) (268) (10C)   ;(0100001100) (414) (268) (10C)   ;(0100010000) (420) (272) (110)   ;(0100010000) (420) (272) (110)   ;(0100010000) (420) (272) (110)   ;(0100010000) (420) (272) (110)   ;
;3104;(0100010000) (420) (272) (110)    ;(0100010100) (424) (276) (114)   ;(0100010100) (424) (276) (114)   ;(0100010100) (424) (276) (114)   ;(0100010100) (424) (276) (114)   ;(0100011000) (430) (280) (118)   ;(0100011000) (430) (280) (118)   ;(0100011000) (430) (280) (118)   ;
;3112;(0100011000) (430) (280) (118)    ;(0100011100) (434) (284) (11C)   ;(0100011100) (434) (284) (11C)   ;(0100011100) (434) (284) (11C)   ;(0100011100) (434) (284) (11C)   ;(0100011100) (434) (284) (11C)   ;(0100100000) (440) (288) (120)   ;(0100100000) (440) (288) (120)   ;
;3120;(0100100000) (440) (288) (120)    ;(0100100000) (440) (288) (120)   ;(0100100100) (444) (292) (124)   ;(0100100100) (444) (292) (124)   ;(0100100100) (444) (292) (124)   ;(0100101000) (450) (296) (128)   ;(0100101000) (450) (296) (128)   ;(0100101000) (450) (296) (128)   ;
;3128;(0100101000) (450) (296) (128)    ;(0100101100) (454) (300) (12C)   ;(0100101100) (454) (300) (12C)   ;(0100101100) (454) (300) (12C)   ;(0100101100) (454) (300) (12C)   ;(0100110000) (460) (304) (130)   ;(0100110000) (460) (304) (130)   ;(0100110000) (460) (304) (130)   ;
;3136;(0100110100) (464) (308) (134)    ;(0100110100) (464) (308) (134)   ;(0100110100) (464) (308) (134)   ;(0100111000) (470) (312) (138)   ;(0100111000) (470) (312) (138)   ;(0100111000) (470) (312) (138)   ;(0100111000) (470) (312) (138)   ;(0100111100) (474) (316) (13C)   ;
;3144;(0100111100) (474) (316) (13C)    ;(0100111100) (474) (316) (13C)   ;(0101000000) (500) (320) (140)   ;(0101000000) (500) (320) (140)   ;(0101000000) (500) (320) (140)   ;(0101000100) (504) (324) (144)   ;(0101000100) (504) (324) (144)   ;(0101000100) (504) (324) (144)   ;
;3152;(0101001000) (510) (328) (148)    ;(0101001000) (510) (328) (148)   ;(0101001000) (510) (328) (148)   ;(0101001100) (514) (332) (14C)   ;(0101001100) (514) (332) (14C)   ;(0101001100) (514) (332) (14C)   ;(0101010000) (520) (336) (150)   ;(0101010000) (520) (336) (150)   ;
;3160;(0101010000) (520) (336) (150)    ;(0101010100) (524) (340) (154)   ;(0101010100) (524) (340) (154)   ;(0101010100) (524) (340) (154)   ;(0101011000) (530) (344) (158)   ;(0101011000) (530) (344) (158)   ;(0101011000) (530) (344) (158)   ;(0101011100) (534) (348) (15C)   ;
;3168;(0101011100) (534) (348) (15C)    ;(0101011100) (534) (348) (15C)   ;(0101100000) (540) (352) (160)   ;(0101100000) (540) (352) (160)   ;(0101100100) (544) (356) (164)   ;(0101100100) (544) (356) (164)   ;(0101100100) (544) (356) (164)   ;(0101101000) (550) (360) (168)   ;
;3176;(0101101000) (550) (360) (168)    ;(0101101000) (550) (360) (168)   ;(0101101100) (554) (364) (16C)   ;(0101101100) (554) (364) (16C)   ;(0101101100) (554) (364) (16C)   ;(0101110000) (560) (368) (170)   ;(0101110000) (560) (368) (170)   ;(0101110100) (564) (372) (174)   ;
;3184;(0101110100) (564) (372) (174)    ;(0101110100) (564) (372) (174)   ;(0101111000) (570) (376) (178)   ;(0101111000) (570) (376) (178)   ;(0101111000) (570) (376) (178)   ;(0101111100) (574) (380) (17C)   ;(0101111100) (574) (380) (17C)   ;(0110000000) (600) (384) (180)   ;
;3192;(0110000000) (600) (384) (180)    ;(0110000000) (600) (384) (180)   ;(0110000100) (604) (388) (184)   ;(0110000100) (604) (388) (184)   ;(0110000100) (604) (388) (184)   ;(0110001000) (610) (392) (188)   ;(0110001000) (610) (392) (188)   ;(0110001100) (614) (396) (18C)   ;
;3200;(0110001100) (614) (396) (18C)    ;(0110001100) (614) (396) (18C)   ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;(0110010100) (624) (404) (194)   ;(0110010100) (624) (404) (194)   ;(0110010100) (624) (404) (194)   ;(0110011000) (630) (408) (198)   ;
;3208;(0110011000) (630) (408) (198)    ;(0110011000) (630) (408) (198)   ;(0110011100) (634) (412) (19C)   ;(0110011100) (634) (412) (19C)   ;(0110100000) (640) (416) (1A0)   ;(0110100000) (640) (416) (1A0)   ;(0110100000) (640) (416) (1A0)   ;(0110100100) (644) (420) (1A4)   ;
;3216;(0110100100) (644) (420) (1A4)    ;(0110101000) (650) (424) (1A8)   ;(0110101000) (650) (424) (1A8)   ;(0110101000) (650) (424) (1A8)   ;(0110101100) (654) (428) (1AC)   ;(0110101100) (654) (428) (1AC)   ;(0110101100) (654) (428) (1AC)   ;(0110110000) (660) (432) (1B0)   ;
;3224;(0110110000) (660) (432) (1B0)    ;(0110110100) (664) (436) (1B4)   ;(0110110100) (664) (436) (1B4)   ;(0110110100) (664) (436) (1B4)   ;(0110111000) (670) (440) (1B8)   ;(0110111000) (670) (440) (1B8)   ;(0110111000) (670) (440) (1B8)   ;(0110111100) (674) (444) (1BC)   ;
;3232;(0110111100) (674) (444) (1BC)    ;(0111000000) (700) (448) (1C0)   ;(0111000000) (700) (448) (1C0)   ;(0111000000) (700) (448) (1C0)   ;(0111000100) (704) (452) (1C4)   ;(0111000100) (704) (452) (1C4)   ;(0111001000) (710) (456) (1C8)   ;(0111001000) (710) (456) (1C8)   ;
;3240;(0111001000) (710) (456) (1C8)    ;(0111001100) (714) (460) (1CC)   ;(0111001100) (714) (460) (1CC)   ;(0111001100) (714) (460) (1CC)   ;(0111010000) (720) (464) (1D0)   ;(0111010000) (720) (464) (1D0)   ;(0111010100) (724) (468) (1D4)   ;(0111010100) (724) (468) (1D4)   ;
;3248;(0111010100) (724) (468) (1D4)    ;(0111011000) (730) (472) (1D8)   ;(0111011000) (730) (472) (1D8)   ;(0111011000) (730) (472) (1D8)   ;(0111011100) (734) (476) (1DC)   ;(0111011100) (734) (476) (1DC)   ;(0111011100) (734) (476) (1DC)   ;(0111100000) (740) (480) (1E0)   ;
;3256;(0111100000) (740) (480) (1E0)    ;(0111100100) (744) (484) (1E4)   ;(0111100100) (744) (484) (1E4)   ;(0111100100) (744) (484) (1E4)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101100) (754) (492) (1EC)   ;
;3264;(0111101100) (754) (492) (1EC)    ;(0111101100) (754) (492) (1EC)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111111000) (770) (504) (1F8)   ;
;3272;(0111111000) (770) (504) (1F8)    ;(0111111000) (770) (504) (1F8)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;
;3280;(1000000100) (1004) (516) (204)    ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;
;3288;(1000001100) (1014) (524) (20C)    ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010100) (1024) (532) (214)   ;(1000010100) (1024) (532) (214)   ;(1000010100) (1024) (532) (214)   ;
;3296;(1000011000) (1030) (536) (218)    ;(1000011000) (1030) (536) (218)   ;(1000011000) (1030) (536) (218)   ;(1000011100) (1034) (540) (21C)   ;(1000011100) (1034) (540) (21C)   ;(1000011100) (1034) (540) (21C)   ;(1000100000) (1040) (544) (220)   ;(1000100000) (1040) (544) (220)   ;
;3304;(1000100000) (1040) (544) (220)    ;(1000100000) (1040) (544) (220)   ;(1000100100) (1044) (548) (224)   ;(1000100100) (1044) (548) (224)   ;(1000100100) (1044) (548) (224)   ;(1000101000) (1050) (552) (228)   ;(1000101000) (1050) (552) (228)   ;(1000101000) (1050) (552) (228)   ;
;3312;(1000101000) (1050) (552) (228)    ;(1000101100) (1054) (556) (22C)   ;(1000101100) (1054) (556) (22C)   ;(1000101100) (1054) (556) (22C)   ;(1000101100) (1054) (556) (22C)   ;(1000110000) (1060) (560) (230)   ;(1000110000) (1060) (560) (230)   ;(1000110000) (1060) (560) (230)   ;
;3320;(1000110100) (1064) (564) (234)    ;(1000110100) (1064) (564) (234)   ;(1000110100) (1064) (564) (234)   ;(1000110100) (1064) (564) (234)   ;(1000111000) (1070) (568) (238)   ;(1000111000) (1070) (568) (238)   ;(1000111000) (1070) (568) (238)   ;(1000111000) (1070) (568) (238)   ;
;3328;(1000111100) (1074) (572) (23C)    ;(1000111100) (1074) (572) (23C)   ;(1000111100) (1074) (572) (23C)   ;(1000111100) (1074) (572) (23C)   ;(1000111100) (1074) (572) (23C)   ;(1001000000) (1100) (576) (240)   ;(1001000000) (1100) (576) (240)   ;(1001000000) (1100) (576) (240)   ;
;3336;(1001000000) (1100) (576) (240)    ;(1001000100) (1104) (580) (244)   ;(1001000100) (1104) (580) (244)   ;(1001000100) (1104) (580) (244)   ;(1001000100) (1104) (580) (244)   ;(1001001000) (1110) (584) (248)   ;(1001001000) (1110) (584) (248)   ;(1001001000) (1110) (584) (248)   ;
;3344;(1001001000) (1110) (584) (248)    ;(1001001000) (1110) (584) (248)   ;(1001001100) (1114) (588) (24C)   ;(1001001100) (1114) (588) (24C)   ;(1001001100) (1114) (588) (24C)   ;(1001001100) (1114) (588) (24C)   ;(1001001100) (1114) (588) (24C)   ;(1001010000) (1120) (592) (250)   ;
;3352;(1001010000) (1120) (592) (250)    ;(1001010000) (1120) (592) (250)   ;(1001010000) (1120) (592) (250)   ;(1001010000) (1120) (592) (250)   ;(1001010000) (1120) (592) (250)   ;(1001010100) (1124) (596) (254)   ;(1001010100) (1124) (596) (254)   ;(1001010100) (1124) (596) (254)   ;
;3360;(1001010100) (1124) (596) (254)    ;(1001010100) (1124) (596) (254)   ;(1001011000) (1130) (600) (258)   ;(1001011000) (1130) (600) (258)   ;(1001011000) (1130) (600) (258)   ;(1001011000) (1130) (600) (258)   ;(1001011000) (1130) (600) (258)   ;(1001011000) (1130) (600) (258)   ;
;3368;(1001011000) (1130) (600) (258)    ;(1001011100) (1134) (604) (25C)   ;(1001011100) (1134) (604) (25C)   ;(1001011100) (1134) (604) (25C)   ;(1001011100) (1134) (604) (25C)   ;(1001011100) (1134) (604) (25C)   ;(1001011100) (1134) (604) (25C)   ;(1001011100) (1134) (604) (25C)   ;
;3376;(1001100000) (1140) (608) (260)    ;(1001100000) (1140) (608) (260)   ;(1001100000) (1140) (608) (260)   ;(1001100000) (1140) (608) (260)   ;(1001100000) (1140) (608) (260)   ;(1001100000) (1140) (608) (260)   ;(1001100000) (1140) (608) (260)   ;(1001100000) (1140) (608) (260)   ;
;3384;(1001100100) (1144) (612) (264)    ;(1001100100) (1144) (612) (264)   ;(1001100100) (1144) (612) (264)   ;(1001100100) (1144) (612) (264)   ;(1001100100) (1144) (612) (264)   ;(1001100100) (1144) (612) (264)   ;(1001100100) (1144) (612) (264)   ;(1001100100) (1144) (612) (264)   ;
;3392;(1001100100) (1144) (612) (264)    ;(1001101000) (1150) (616) (268)   ;(1001101000) (1150) (616) (268)   ;(1001101000) (1150) (616) (268)   ;(1001101000) (1150) (616) (268)   ;(1001101000) (1150) (616) (268)   ;(1001101000) (1150) (616) (268)   ;(1001101000) (1150) (616) (268)   ;
;3400;(1001101000) (1150) (616) (268)    ;(1001101000) (1150) (616) (268)   ;(1001101000) (1150) (616) (268)   ;(1001101000) (1150) (616) (268)   ;(1001101000) (1150) (616) (268)   ;(1001101000) (1150) (616) (268)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;
;3408;(1001101100) (1154) (620) (26C)    ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;
;3416;(1001101100) (1154) (620) (26C)    ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;
;3424;(1001101100) (1154) (620) (26C)    ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;
;3432;(1001101100) (1154) (620) (26C)    ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;
;3440;(1001101100) (1154) (620) (26C)    ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;
;3448;(1001101100) (1154) (620) (26C)    ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;
;3456;(1001101100) (1154) (620) (26C)    ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;
;3464;(1001101100) (1154) (620) (26C)    ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101000) (1150) (616) (268)   ;(1001101000) (1150) (616) (268)   ;(1001101000) (1150) (616) (268)   ;(1001101000) (1150) (616) (268)   ;
;3472;(1001101000) (1150) (616) (268)    ;(1001101000) (1150) (616) (268)   ;(1001101000) (1150) (616) (268)   ;(1001101000) (1150) (616) (268)   ;(1001101000) (1150) (616) (268)   ;(1001101000) (1150) (616) (268)   ;(1001101000) (1150) (616) (268)   ;(1001101000) (1150) (616) (268)   ;
;3480;(1001101000) (1150) (616) (268)    ;(1001101000) (1150) (616) (268)   ;(1001100100) (1144) (612) (264)   ;(1001100100) (1144) (612) (264)   ;(1001100100) (1144) (612) (264)   ;(1001100100) (1144) (612) (264)   ;(1001100100) (1144) (612) (264)   ;(1001100100) (1144) (612) (264)   ;
;3488;(1001100100) (1144) (612) (264)    ;(1001100100) (1144) (612) (264)   ;(1001100100) (1144) (612) (264)   ;(1001100100) (1144) (612) (264)   ;(1001100100) (1144) (612) (264)   ;(1001100100) (1144) (612) (264)   ;(1001100000) (1140) (608) (260)   ;(1001100000) (1140) (608) (260)   ;
;3496;(1001100000) (1140) (608) (260)    ;(1001100000) (1140) (608) (260)   ;(1001100000) (1140) (608) (260)   ;(1001100000) (1140) (608) (260)   ;(1001100000) (1140) (608) (260)   ;(1001100000) (1140) (608) (260)   ;(1001100000) (1140) (608) (260)   ;(1001011100) (1134) (604) (25C)   ;
;3504;(1001011100) (1134) (604) (25C)    ;(1001011100) (1134) (604) (25C)   ;(1001011100) (1134) (604) (25C)   ;(1001011100) (1134) (604) (25C)   ;(1001011100) (1134) (604) (25C)   ;(1001011100) (1134) (604) (25C)   ;(1001011100) (1134) (604) (25C)   ;(1001011100) (1134) (604) (25C)   ;
;3512;(1001011000) (1130) (600) (258)    ;(1001011000) (1130) (600) (258)   ;(1001011000) (1130) (600) (258)   ;(1001011000) (1130) (600) (258)   ;(1001011000) (1130) (600) (258)   ;(1001011000) (1130) (600) (258)   ;(1001011000) (1130) (600) (258)   ;(1001011000) (1130) (600) (258)   ;
;3520;(1001010100) (1124) (596) (254)    ;(1001010100) (1124) (596) (254)   ;(1001010100) (1124) (596) (254)   ;(1001010100) (1124) (596) (254)   ;(1001010100) (1124) (596) (254)   ;(1001010100) (1124) (596) (254)   ;(1001010100) (1124) (596) (254)   ;(1001010100) (1124) (596) (254)   ;
;3528;(1001010000) (1120) (592) (250)    ;(1001010000) (1120) (592) (250)   ;(1001010000) (1120) (592) (250)   ;(1001010000) (1120) (592) (250)   ;(1001010000) (1120) (592) (250)   ;(1001010000) (1120) (592) (250)   ;(1001010000) (1120) (592) (250)   ;(1001010000) (1120) (592) (250)   ;
;3536;(1001001100) (1114) (588) (24C)    ;(1001001100) (1114) (588) (24C)   ;(1001001100) (1114) (588) (24C)   ;(1001001100) (1114) (588) (24C)   ;(1001001100) (1114) (588) (24C)   ;(1001001100) (1114) (588) (24C)   ;(1001001100) (1114) (588) (24C)   ;(1001001000) (1110) (584) (248)   ;
;3544;(1001001000) (1110) (584) (248)    ;(1001001000) (1110) (584) (248)   ;(1001001000) (1110) (584) (248)   ;(1001001000) (1110) (584) (248)   ;(1001001000) (1110) (584) (248)   ;(1001001000) (1110) (584) (248)   ;(1001000100) (1104) (580) (244)   ;(1001000100) (1104) (580) (244)   ;
;3552;(1001000100) (1104) (580) (244)    ;(1001000100) (1104) (580) (244)   ;(1001000100) (1104) (580) (244)   ;(1001000100) (1104) (580) (244)   ;(1001000100) (1104) (580) (244)   ;(1001000000) (1100) (576) (240)   ;(1001000000) (1100) (576) (240)   ;(1001000000) (1100) (576) (240)   ;
;3560;(1001000000) (1100) (576) (240)    ;(1001000000) (1100) (576) (240)   ;(1001000000) (1100) (576) (240)   ;(1000111100) (1074) (572) (23C)   ;(1000111100) (1074) (572) (23C)   ;(1000111100) (1074) (572) (23C)   ;(1000111100) (1074) (572) (23C)   ;(1000111100) (1074) (572) (23C)   ;
;3568;(1000111100) (1074) (572) (23C)    ;(1000111100) (1074) (572) (23C)   ;(1000111000) (1070) (568) (238)   ;(1000111000) (1070) (568) (238)   ;(1000111000) (1070) (568) (238)   ;(1000111000) (1070) (568) (238)   ;(1000111000) (1070) (568) (238)   ;(1000111000) (1070) (568) (238)   ;
;3576;(1000111000) (1070) (568) (238)    ;(1000110100) (1064) (564) (234)   ;(1000110100) (1064) (564) (234)   ;(1000110100) (1064) (564) (234)   ;(1000110100) (1064) (564) (234)   ;(1000110100) (1064) (564) (234)   ;(1000110100) (1064) (564) (234)   ;(1000110000) (1060) (560) (230)   ;
;3584;(1000110000) (1060) (560) (230)    ;(1000110000) (1060) (560) (230)   ;(1000110000) (1060) (560) (230)   ;(1000110000) (1060) (560) (230)   ;(1000110000) (1060) (560) (230)   ;(1000110000) (1060) (560) (230)   ;(1000101100) (1054) (556) (22C)   ;(1000101100) (1054) (556) (22C)   ;
;3592;(1000101100) (1054) (556) (22C)    ;(1000101100) (1054) (556) (22C)   ;(1000101100) (1054) (556) (22C)   ;(1000101100) (1054) (556) (22C)   ;(1000101100) (1054) (556) (22C)   ;(1000101000) (1050) (552) (228)   ;(1000101000) (1050) (552) (228)   ;(1000101000) (1050) (552) (228)   ;
;3600;(1000101000) (1050) (552) (228)    ;(1000101000) (1050) (552) (228)   ;(1000101000) (1050) (552) (228)   ;(1000101000) (1050) (552) (228)   ;(1000100100) (1044) (548) (224)   ;(1000100100) (1044) (548) (224)   ;(1000100100) (1044) (548) (224)   ;(1000100100) (1044) (548) (224)   ;
;3608;(1000100100) (1044) (548) (224)    ;(1000100100) (1044) (548) (224)   ;(1000100000) (1040) (544) (220)   ;(1000100000) (1040) (544) (220)   ;(1000100000) (1040) (544) (220)   ;(1000100000) (1040) (544) (220)   ;(1000100000) (1040) (544) (220)   ;(1000100000) (1040) (544) (220)   ;
;3616;(1000100000) (1040) (544) (220)    ;(1000011100) (1034) (540) (21C)   ;(1000011100) (1034) (540) (21C)   ;(1000011100) (1034) (540) (21C)   ;(1000011100) (1034) (540) (21C)   ;(1000011100) (1034) (540) (21C)   ;(1000011100) (1034) (540) (21C)   ;(1000011100) (1034) (540) (21C)   ;
;3624;(1000011100) (1034) (540) (21C)    ;(1000011000) (1030) (536) (218)   ;(1000011000) (1030) (536) (218)   ;(1000011000) (1030) (536) (218)   ;(1000011000) (1030) (536) (218)   ;(1000011000) (1030) (536) (218)   ;(1000011000) (1030) (536) (218)   ;(1000011000) (1030) (536) (218)   ;
;3632;(1000010100) (1024) (532) (214)    ;(1000010100) (1024) (532) (214)   ;(1000010100) (1024) (532) (214)   ;(1000010100) (1024) (532) (214)   ;(1000010100) (1024) (532) (214)   ;(1000010100) (1024) (532) (214)   ;(1000010100) (1024) (532) (214)   ;(1000010000) (1020) (528) (210)   ;
;3640;(1000010000) (1020) (528) (210)    ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000001100) (1014) (524) (20C)   ;
;3648;(1000001100) (1014) (524) (20C)    ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001000) (1010) (520) (208)   ;
;3656;(1000001000) (1010) (520) (208)    ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;
;3664;(1000000100) (1004) (516) (204)    ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;
;3672;(1000000100) (1004) (516) (204)    ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;
;3680;(1000000000) (1000) (512) (200)    ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;3688;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;
;3696;(0111111000) (770) (504) (1F8)    ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;
;3704;(0111111000) (770) (504) (1F8)    ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;
;3712;(0111110100) (764) (500) (1F4)    ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;
;3720;(0111110100) (764) (500) (1F4)    ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;
;3728;(0111110000) (760) (496) (1F0)    ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;
;3736;(0111110000) (760) (496) (1F0)    ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;
;3744;(0111101100) (754) (492) (1EC)    ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;
;3752;(0111101100) (754) (492) (1EC)    ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;
;3760;(0111101100) (754) (492) (1EC)    ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;
;3768;(0111101100) (754) (492) (1EC)    ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;
;3776;(0111101000) (750) (488) (1E8)    ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;
;3784;(0111101000) (750) (488) (1E8)    ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;
;3792;(0111101000) (750) (488) (1E8)    ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;
;3800;(0111101000) (750) (488) (1E8)    ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;
;3808;(0111101000) (750) (488) (1E8)    ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;
;3816;(0111101000) (750) (488) (1E8)    ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;
;3824;(0111101000) (750) (488) (1E8)    ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;
;3832;(0111101100) (754) (492) (1EC)    ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;
;3840;(0111101100) (754) (492) (1EC)    ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;
;3848;(0111101100) (754) (492) (1EC)    ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;
;3856;(0111101100) (754) (492) (1EC)    ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;
;3864;(0111101100) (754) (492) (1EC)    ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;
;3872;(0111110000) (760) (496) (1F0)    ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;
;3880;(0111110000) (760) (496) (1F0)    ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;
;3888;(0111110000) (760) (496) (1F0)    ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;
;3896;(0111110000) (760) (496) (1F0)    ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110100) (764) (500) (1F4)   ;
;3904;(0111110100) (764) (500) (1F4)    ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;
;3912;(0111110100) (764) (500) (1F4)    ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;
;3920;(0111110100) (764) (500) (1F4)    ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;
;3928;(0111110100) (764) (500) (1F4)    ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;
;3936;(0111110100) (764) (500) (1F4)    ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;
;3944;(0111111000) (770) (504) (1F8)    ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;
;3952;(0111111000) (770) (504) (1F8)    ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;
;3960;(0111111000) (770) (504) (1F8)    ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;
;3968;(0111111000) (770) (504) (1F8)    ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;
;3976;(0111111000) (770) (504) (1F8)    ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;3984;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;3992;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;4000;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;4008;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;4016;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;4024;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;4032;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;4040;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;4048;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;4056;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;4064;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;4072;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;4080;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;4088;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 3,231 / 32,401 ( 10 % ) ;
; C16 interconnects     ; 61 / 1,326 ( 5 % )      ;
; C4 interconnects      ; 1,488 / 21,816 ( 7 % )  ;
; Direct links          ; 672 / 32,401 ( 2 % )    ;
; Global clocks         ; 10 / 10 ( 100 % )       ;
; Local interconnects   ; 1,663 / 10,320 ( 16 % ) ;
; R24 interconnects     ; 72 / 1,289 ( 6 % )      ;
; R4 interconnects      ; 1,808 / 28,186 ( 6 % )  ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 11.26) ; Number of LABs  (Total = 246) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 24                            ;
; 2                                           ; 10                            ;
; 3                                           ; 7                             ;
; 4                                           ; 11                            ;
; 5                                           ; 6                             ;
; 6                                           ; 5                             ;
; 7                                           ; 6                             ;
; 8                                           ; 8                             ;
; 9                                           ; 5                             ;
; 10                                          ; 7                             ;
; 11                                          ; 7                             ;
; 12                                          ; 6                             ;
; 13                                          ; 6                             ;
; 14                                          ; 12                            ;
; 15                                          ; 31                            ;
; 16                                          ; 95                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.08) ; Number of LABs  (Total = 246) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 157                           ;
; 1 Clock                            ; 175                           ;
; 1 Clock enable                     ; 81                            ;
; 1 Sync. clear                      ; 23                            ;
; 1 Sync. load                       ; 6                             ;
; 2 Async. clears                    ; 3                             ;
; 2 Clock enables                    ; 21                            ;
; 2 Clocks                           ; 45                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.13) ; Number of LABs  (Total = 246) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 4                             ;
; 1                                            ; 15                            ;
; 2                                            ; 14                            ;
; 3                                            ; 4                             ;
; 4                                            ; 5                             ;
; 5                                            ; 6                             ;
; 6                                            ; 6                             ;
; 7                                            ; 2                             ;
; 8                                            ; 5                             ;
; 9                                            ; 3                             ;
; 10                                           ; 3                             ;
; 11                                           ; 2                             ;
; 12                                           ; 4                             ;
; 13                                           ; 9                             ;
; 14                                           ; 3                             ;
; 15                                           ; 4                             ;
; 16                                           ; 12                            ;
; 17                                           ; 6                             ;
; 18                                           ; 5                             ;
; 19                                           ; 7                             ;
; 20                                           ; 6                             ;
; 21                                           ; 7                             ;
; 22                                           ; 3                             ;
; 23                                           ; 9                             ;
; 24                                           ; 15                            ;
; 25                                           ; 6                             ;
; 26                                           ; 10                            ;
; 27                                           ; 18                            ;
; 28                                           ; 14                            ;
; 29                                           ; 4                             ;
; 30                                           ; 8                             ;
; 31                                           ; 5                             ;
; 32                                           ; 22                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 6.48) ; Number of LABs  (Total = 246) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 5                             ;
; 1                                               ; 41                            ;
; 2                                               ; 35                            ;
; 3                                               ; 24                            ;
; 4                                               ; 15                            ;
; 5                                               ; 13                            ;
; 6                                               ; 11                            ;
; 7                                               ; 9                             ;
; 8                                               ; 9                             ;
; 9                                               ; 10                            ;
; 10                                              ; 17                            ;
; 11                                              ; 6                             ;
; 12                                              ; 8                             ;
; 13                                              ; 9                             ;
; 14                                              ; 5                             ;
; 15                                              ; 1                             ;
; 16                                              ; 25                            ;
; 17                                              ; 1                             ;
; 18                                              ; 0                             ;
; 19                                              ; 1                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 10.55) ; Number of LABs  (Total = 246) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 15                            ;
; 3                                            ; 28                            ;
; 4                                            ; 16                            ;
; 5                                            ; 18                            ;
; 6                                            ; 20                            ;
; 7                                            ; 17                            ;
; 8                                            ; 9                             ;
; 9                                            ; 7                             ;
; 10                                           ; 11                            ;
; 11                                           ; 6                             ;
; 12                                           ; 10                            ;
; 13                                           ; 9                             ;
; 14                                           ; 7                             ;
; 15                                           ; 13                            ;
; 16                                           ; 8                             ;
; 17                                           ; 5                             ;
; 18                                           ; 7                             ;
; 19                                           ; 5                             ;
; 20                                           ; 7                             ;
; 21                                           ; 3                             ;
; 22                                           ; 5                             ;
; 23                                           ; 2                             ;
; 24                                           ; 4                             ;
; 25                                           ; 2                             ;
; 26                                           ; 0                             ;
; 27                                           ; 2                             ;
; 28                                           ; 1                             ;
; 29                                           ; 1                             ;
; 30                                           ; 0                             ;
; 31                                           ; 0                             ;
; 32                                           ; 3                             ;
; 33                                           ; 2                             ;
; 34                                           ; 0                             ;
; 35                                           ; 0                             ;
; 36                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 14    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 16    ;
+----------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                          ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                     ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.             ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.              ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.         ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.             ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.          ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                 ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.          ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.          ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                 ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                 ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                 ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.         ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                            ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 94           ; 0            ; 94           ; 0            ; 0            ; 98        ; 94           ; 0            ; 98        ; 98        ; 0            ; 76           ; 0            ; 2            ; 50           ; 0            ; 76           ; 50           ; 2            ; 0            ; 0            ; 76           ; 0            ; 0            ; 0            ; 0            ; 0            ; 98        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 98           ; 4            ; 98           ; 98           ; 0         ; 4            ; 98           ; 0         ; 0         ; 98           ; 22           ; 98           ; 96           ; 48           ; 98           ; 22           ; 48           ; 96           ; 98           ; 98           ; 22           ; 98           ; 98           ; 98           ; 98           ; 98           ; 0         ; 98           ; 98           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Rs232_Tx            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_SCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_clk           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cke           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cs_n          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_we_n          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cas_n         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ras_n         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[4]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[5]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[6]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[7]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[8]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[9]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[10]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[11]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[12]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; fx2_clear           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; fx2_faddr[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; fx2_faddr[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; fx2_sloe            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; fx2_slwr            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; fx2_slrd            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; fx2_pkt_end         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; fx2_slcs            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DIN[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DIN[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DIN[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DIN[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DIN[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DIN[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DIN[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DIN[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_SCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Key_in[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Key_in[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[8]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[9]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[10]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[11]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[12]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[13]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[14]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[15]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; fx2_fdata[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; fx2_fdata[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; fx2_fdata[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; fx2_fdata[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; fx2_fdata[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; fx2_fdata[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; fx2_fdata[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; fx2_fdata[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; fx2_fdata[8]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; fx2_fdata[9]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; fx2_fdata[10]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; fx2_fdata[11]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; fx2_fdata[12]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; fx2_fdata[13]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; fx2_fdata[14]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; fx2_fdata[15]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Clk                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rst_n               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; fx2_flagb           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; fx2_flagc           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; fx2_ifclk           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in_a                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in_b                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DOUT[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DOUT[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DOUT[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DOUT[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DOUT[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DOUT[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DOUT[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DOUT[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rs232_Rx            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; Auto          ;
; Force Configuration Voltage Level                                ; Off           ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (119006): Selected device EP4CE10F17C8 for design "acm1030_sdram_usb"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pll:pll|altpll:altpll_component|pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/pll_altpll.v Line: 45
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] port File: F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/pll_altpll.v Line: 45
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of -150 degrees (-4167 ps) for pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] port File: F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/pll_altpll.v Line: 45
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] port File: F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/pll_altpll.v Line: 45
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (335093): The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_6tn1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a* 
    Info (332165): Entity dcfifo_d4n1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_te9:dffpipe18|dffe19a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_se9:dffpipe15|dffe16a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'acm1030_sdram_usb.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332125): Found combinational loop of 2 nodes File: F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/encode.v Line: 13
    Warning (332126): Node "encode|position[0]~1|combout"
    Warning (332126): Node "encode|position[0]~1|dataa"
Warning (332060): Node: Clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|init_cnt[9] is being clocked by Clk
Warning (332060): Node: fx2_ifclk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register usb_cmd_rx:usb_cmd_rx|set_sample_num[0] is being clocked by fx2_ifclk
Warning (332060): Node: in_a was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch encode:encode|position[6] is being clocked by in_a
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node Clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) File: F:/ARM_FPGA/AC609_acm1030_sdram_usb/uart_scope.v Line: 66
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ADC_SCLK~output File: F:/ARM_FPGA/AC609_acm1030_sdram_usb/uart_scope.v Line: 75
        Info (176357): Destination node DAC_SCLK~output File: F:/ARM_FPGA/AC609_acm1030_sdram_usb/uart_scope.v Line: 82
Info (176353): Automatically promoted node pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/pll_altpll.v Line: 80
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C2 of PLL_1) File: F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/pll_altpll.v Line: 80
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C1 of PLL_1) File: F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/pll_altpll.v Line: 80
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node encode:encode|position[7]~0  File: F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/encode.v Line: 13
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all  File: d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 882
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 File: d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 File: d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset File: d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
Info (176353): Automatically promoted node state_ctrl:state_ctrl|rdfifo_clr  File: F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/state/state_ctrl.v Line: 67
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sdram_control_top:sdram_control_top|rd_sdram_addr[22] File: F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control_top.v Line: 182
        Info (176357): Destination node sdram_control_top:sdram_control_top|rd_sdram_addr[23] File: F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control_top.v Line: 182
        Info (176357): Destination node sdram_control_top:sdram_control_top|rd_sdram_addr[9] File: F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control_top.v Line: 182
        Info (176357): Destination node sdram_control_top:sdram_control_top|rd_sdram_addr[10] File: F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control_top.v Line: 182
        Info (176357): Destination node sdram_control_top:sdram_control_top|rd_sdram_addr[11] File: F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control_top.v Line: 182
        Info (176357): Destination node sdram_control_top:sdram_control_top|rd_sdram_addr[12] File: F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control_top.v Line: 182
        Info (176357): Destination node sdram_control_top:sdram_control_top|rd_sdram_addr[13] File: F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control_top.v Line: 182
        Info (176357): Destination node sdram_control_top:sdram_control_top|rd_sdram_addr[14] File: F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control_top.v Line: 182
        Info (176357): Destination node sdram_control_top:sdram_control_top|rd_sdram_addr[15] File: F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control_top.v Line: 182
        Info (176357): Destination node sdram_control_top:sdram_control_top|rd_sdram_addr[16] File: F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control_top.v Line: 182
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node state_ctrl:state_ctrl|wrfifo_clr  File: F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/state/state_ctrl.v Line: 74
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sdram_control_top:sdram_control_top|wr_sdram_addr[22] File: F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control_top.v Line: 165
        Info (176357): Destination node sdram_control_top:sdram_control_top|wr_sdram_addr[23] File: F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control_top.v Line: 165
        Info (176357): Destination node sdram_control_top:sdram_control_top|wr_sdram_addr[9] File: F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control_top.v Line: 165
        Info (176357): Destination node sdram_control_top:sdram_control_top|wr_sdram_addr[10] File: F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control_top.v Line: 165
        Info (176357): Destination node sdram_control_top:sdram_control_top|wr_sdram_addr[11] File: F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control_top.v Line: 165
        Info (176357): Destination node sdram_control_top:sdram_control_top|wr_sdram_addr[12] File: F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control_top.v Line: 165
        Info (176357): Destination node sdram_control_top:sdram_control_top|wr_sdram_addr[13] File: F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control_top.v Line: 165
        Info (176357): Destination node sdram_control_top:sdram_control_top|wr_sdram_addr[14] File: F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control_top.v Line: 165
        Info (176357): Destination node sdram_control_top:sdram_control_top|wr_sdram_addr[15] File: F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control_top.v Line: 165
        Info (176357): Destination node sdram_control_top:sdram_control_top|wr_sdram_addr[16] File: F:/ARM_FPGA/AC609_acm1030_sdram_usb/rtl/sdram/sdram_control_top.v Line: 165
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]  File: F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/dffpipe_3dc.tdf Line: 33
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node usb_stream_in:usb_stream_in|fifo:fifo|dcfifo:dcfifo_component|dcfifo_d4n1:auto_generated|valid_wrreq~1 File: F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/dcfifo_d4n1.tdf Line: 96
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15064): PLL "pll:pll|altpll:altpll_component|pll_altpll:auto_generated|pll1" output port clk[1] feeds output pin "sdram_clk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: F:/ARM_FPGA/AC609_acm1030_sdram_usb/db/pll_altpll.v Line: 45
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:05
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 6% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (11888): Total time spent on timing analysis during the Fitter is 0.92 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Info (144001): Generated suppressed messages file F:/ARM_FPGA/AC609_acm1030_sdram_usb/output_files/acm1030_sdram_usb.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 5687 megabytes
    Info: Processing ended: Fri Jul 07 13:12:04 2023
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:29


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in F:/ARM_FPGA/AC609_acm1030_sdram_usb/output_files/acm1030_sdram_usb.fit.smsg.


