module testbench()

timeunit 10ns;

timeprecision 1ns;

logic [9:0] SW;
logic	Clk, Run, Continue;
logic [9:0] LED;
logic [6:0] HEX0, HEX1, HEX2, HEX3;


always begin : CLOCK_GENERATION


#1 Clk = ~Clk;

end 

initial begin : CLOCK_INITIALIZATION
	Clk = 0;
end


endmodule