/*
 * Generated by Bluespec Compiler, version 2014.03.beta2 (build 33633, 2014-03-26)
 * 
 * On Tue Sep  9 03:11:42 EDT 2014
 * 
 */
#include "bluesim_primitives.h"
#include "mkFlashIndicationProxySynth.h"


/* String declarations */
static std::string const __str_literal_1("***\n\n underflow! \n\n****", 23u);
static std::string const __str_literal_2("**** \n\n mkMemSlaveMux.readReq len=%d \n\n ****", 44u);
static std::string const __str_literal_3("**** \n\n mkMemSlaveMux.writeReq len=%d \n\n ****", 45u);


/* Constructor */
MOD_mkFlashIndicationProxySynth::MOD_mkFlashIndicationProxySynth(tSimStateHdl simHdl,
								 char const *name,
								 Module *parent,
								 tUInt32 ARG_id)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_dut_rv(simHdl, "dut_rv", this, ARG_id),
    INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo(simHdl,
							       "memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo",
							       this,
							       23u,
							       2u,
							       1u,
							       0u),
    INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg(simHdl,
							  "memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg",
							  this,
							  8u,
							  (tUInt8)0u,
							  (tUInt8)0u),
    INST_memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg(simHdl,
								"memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg",
								this,
								8u,
								(tUInt8)0u,
								(tUInt8)0u),
    INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg(simHdl,
							     "memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg",
							     this,
							     1u,
							     (tUInt8)1u,
							     (tUInt8)0u),
    INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg(simHdl,
							    "memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg",
							    this,
							    1u,
							    (tUInt8)0u,
							    (tUInt8)0u),
    INST_memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo(simHdl,
							      "memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo",
							      this,
							      22u,
							      1u,
							      1u,
							      0u),
    INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo(simHdl,
								"memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo",
								this,
								23u,
								2u,
								1u,
								0u),
    INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg(simHdl,
							   "memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg",
							   this,
							   8u,
							   (tUInt8)0u,
							   (tUInt8)0u),
    INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg(simHdl,
								 "memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg",
								 this,
								 8u,
								 (tUInt8)0u,
								 (tUInt8)0u),
    INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg(simHdl,
							      "memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg",
							      this,
							      1u,
							      (tUInt8)1u,
							      (tUInt8)0u),
    INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg(simHdl,
							     "memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg",
							     this,
							     1u,
							     (tUInt8)0u,
							     (tUInt8)0u),
    INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo(simHdl,
							       "memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo",
							       this,
							       22u,
							       1u,
							       1u,
							       0u),
    INST_memPortal_ctrlPort_ctrlWriteDataFifo(simHdl,
					      "memPortal_ctrlPort_ctrlWriteDataFifo",
					      this,
					      39u,
					      2u,
					      1u,
					      0u),
    INST_memPortal_ctrlPort_ctrlWriteDoneFifo(simHdl,
					      "memPortal_ctrlPort_ctrlWriteDoneFifo",
					      this,
					      6u,
					      2u,
					      1u,
					      0u),
    INST_memPortal_ctrlPort_interruptEnableReg(simHdl,
					       "memPortal_ctrlPort_interruptEnableReg",
					       this,
					       1u,
					       (tUInt8)0u,
					       (tUInt8)0u),
    INST_memPortal_ctrlPort_outOfRangeReadCountReg(simHdl,
						   "memPortal_ctrlPort_outOfRangeReadCountReg",
						   this,
						   32u,
						   0u,
						   (tUInt8)0u),
    INST_memPortal_ctrlPort_outOfRangeWriteCount(simHdl,
						 "memPortal_ctrlPort_outOfRangeWriteCount",
						 this,
						 32u,
						 0u,
						 (tUInt8)0u),
    INST_memPortal_ctrlPort_underflowReadCountReg(simHdl,
						  "memPortal_ctrlPort_underflowReadCountReg",
						  this,
						  32u,
						  0u,
						  (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo(simHdl,
									    "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo",
									    this,
									    23u,
									    2u,
									    1u,
									    0u),
    INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg(simHdl,
								       "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg",
								       this,
								       8u,
								       (tUInt8)0u,
								       (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg(simHdl,
									     "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg",
									     this,
									     8u,
									     (tUInt8)0u,
									     (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg(simHdl,
									  "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg",
									  this,
									  1u,
									  (tUInt8)1u,
									  (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg(simHdl,
									 "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg",
									 this,
									 1u,
									 (tUInt8)0u,
									 (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo(simHdl,
									   "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo",
									   this,
									   22u,
									   1u,
									   1u,
									   0u),
    INST_memPortal_indicationMemSlaves_0_fifoReadDataFifo(simHdl,
							  "memPortal_indicationMemSlaves_0_fifoReadDataFifo",
							  this,
							  39u,
							  2u,
							  1u,
							  0u),
    INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo(simHdl,
									     "memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo",
									     this,
									     23u,
									     2u,
									     1u,
									     0u),
    INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg(simHdl,
									"memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg",
									this,
									8u,
									(tUInt8)0u,
									(tUInt8)0u),
    INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg(simHdl,
									      "memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg",
									      this,
									      8u,
									      (tUInt8)0u,
									      (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg(simHdl,
									   "memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg",
									   this,
									   1u,
									   (tUInt8)1u,
									   (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg(simHdl,
									  "memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg",
									  this,
									  1u,
									  (tUInt8)0u,
									  (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo(simHdl,
									    "memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo",
									    this,
									    22u,
									    1u,
									    1u,
									    0u),
    INST_memPortal_indicationMemSlaves_0_fifoWriteDoneFifo(simHdl,
							   "memPortal_indicationMemSlaves_0_fifoWriteDoneFifo",
							   this,
							   6u,
							   2u,
							   1u,
							   0u),
    INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo(simHdl,
									    "memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo",
									    this,
									    23u,
									    2u,
									    1u,
									    0u),
    INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg(simHdl,
								       "memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg",
								       this,
								       8u,
								       (tUInt8)0u,
								       (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg(simHdl,
									     "memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg",
									     this,
									     8u,
									     (tUInt8)0u,
									     (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg(simHdl,
									  "memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg",
									  this,
									  1u,
									  (tUInt8)1u,
									  (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg(simHdl,
									 "memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg",
									 this,
									 1u,
									 (tUInt8)0u,
									 (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo(simHdl,
									   "memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo",
									   this,
									   22u,
									   1u,
									   1u,
									   0u),
    INST_memPortal_indicationMemSlaves_1_fifoReadDataFifo(simHdl,
							  "memPortal_indicationMemSlaves_1_fifoReadDataFifo",
							  this,
							  39u,
							  2u,
							  1u,
							  0u),
    INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo(simHdl,
									     "memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo",
									     this,
									     23u,
									     2u,
									     1u,
									     0u),
    INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg(simHdl,
									"memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg",
									this,
									8u,
									(tUInt8)0u,
									(tUInt8)0u),
    INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg(simHdl,
									      "memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg",
									      this,
									      8u,
									      (tUInt8)0u,
									      (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg(simHdl,
									   "memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg",
									   this,
									   1u,
									   (tUInt8)1u,
									   (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg(simHdl,
									  "memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg",
									  this,
									  1u,
									  (tUInt8)0u,
									  (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo(simHdl,
									    "memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo",
									    this,
									    22u,
									    1u,
									    1u,
									    0u),
    INST_memPortal_indicationMemSlaves_1_fifoWriteDoneFifo(simHdl,
							   "memPortal_indicationMemSlaves_1_fifoWriteDoneFifo",
							   this,
							   6u,
							   2u,
							   1u,
							   0u),
    INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo(simHdl,
									    "memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo",
									    this,
									    23u,
									    2u,
									    1u,
									    0u),
    INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg(simHdl,
								       "memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg",
								       this,
								       8u,
								       (tUInt8)0u,
								       (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg(simHdl,
									     "memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg",
									     this,
									     8u,
									     (tUInt8)0u,
									     (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg(simHdl,
									  "memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg",
									  this,
									  1u,
									  (tUInt8)1u,
									  (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg(simHdl,
									 "memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg",
									 this,
									 1u,
									 (tUInt8)0u,
									 (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo(simHdl,
									   "memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo",
									   this,
									   22u,
									   1u,
									   1u,
									   0u),
    INST_memPortal_indicationMemSlaves_2_fifoReadDataFifo(simHdl,
							  "memPortal_indicationMemSlaves_2_fifoReadDataFifo",
							  this,
							  39u,
							  2u,
							  1u,
							  0u),
    INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo(simHdl,
									     "memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo",
									     this,
									     23u,
									     2u,
									     1u,
									     0u),
    INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg(simHdl,
									"memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg",
									this,
									8u,
									(tUInt8)0u,
									(tUInt8)0u),
    INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg(simHdl,
									      "memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg",
									      this,
									      8u,
									      (tUInt8)0u,
									      (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg(simHdl,
									   "memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg",
									   this,
									   1u,
									   (tUInt8)1u,
									   (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg(simHdl,
									  "memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg",
									  this,
									  1u,
									  (tUInt8)0u,
									  (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo(simHdl,
									    "memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo",
									    this,
									    22u,
									    1u,
									    1u,
									    0u),
    INST_memPortal_indicationMemSlaves_2_fifoWriteDoneFifo(simHdl,
							   "memPortal_indicationMemSlaves_2_fifoWriteDoneFifo",
							   this,
							   6u,
							   2u,
							   1u,
							   0u),
    INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo(simHdl,
									    "memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo",
									    this,
									    23u,
									    2u,
									    1u,
									    0u),
    INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg(simHdl,
								       "memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg",
								       this,
								       8u,
								       (tUInt8)0u,
								       (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg(simHdl,
									     "memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg",
									     this,
									     8u,
									     (tUInt8)0u,
									     (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg(simHdl,
									  "memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg",
									  this,
									  1u,
									  (tUInt8)1u,
									  (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg(simHdl,
									 "memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg",
									 this,
									 1u,
									 (tUInt8)0u,
									 (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo(simHdl,
									   "memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo",
									   this,
									   22u,
									   1u,
									   1u,
									   0u),
    INST_memPortal_indicationMemSlaves_3_fifoReadDataFifo(simHdl,
							  "memPortal_indicationMemSlaves_3_fifoReadDataFifo",
							  this,
							  39u,
							  2u,
							  1u,
							  0u),
    INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo(simHdl,
									     "memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo",
									     this,
									     23u,
									     2u,
									     1u,
									     0u),
    INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg(simHdl,
									"memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg",
									this,
									8u,
									(tUInt8)0u,
									(tUInt8)0u),
    INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg(simHdl,
									      "memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg",
									      this,
									      8u,
									      (tUInt8)0u,
									      (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg(simHdl,
									   "memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg",
									   this,
									   1u,
									   (tUInt8)1u,
									   (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg(simHdl,
									  "memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg",
									  this,
									  1u,
									  (tUInt8)0u,
									  (tUInt8)0u),
    INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo(simHdl,
									    "memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo",
									    this,
									    22u,
									    1u,
									    1u,
									    0u),
    INST_memPortal_indicationMemSlaves_3_fifoWriteDoneFifo(simHdl,
							   "memPortal_indicationMemSlaves_3_fifoWriteDoneFifo",
							   this,
							   6u,
							   2u,
							   1u,
							   0u),
    INST_memPortal_memslave_doneFifo(simHdl, "memPortal_memslave_doneFifo", this, 6u, 1u, 1u, 0u),
    INST_memPortal_memslave_req_ars(simHdl, "memPortal_memslave_req_ars", this, 22u, 1u, 1u, 0u),
    INST_memPortal_memslave_req_aws(simHdl, "memPortal_memslave_req_aws", this, 22u, 1u, 1u, 0u),
    INST_memPortal_memslave_rs(simHdl, "memPortal_memslave_rs", this, 3u, 1u, 1u, 0u),
    INST_memPortal_memslave_ws(simHdl, "memPortal_memslave_ws", this, 3u, 1u, 1u, 0u),
    INST_memPortal_putFailedIndicationFifo(simHdl,
					   "memPortal_putFailedIndicationFifo",
					   this,
					   32u,
					   2u,
					   1u,
					   0u),
    PORT_RST_N((tUInt8)1u),
    PORT_id(ARG_id)
{
  symbol_count = 102u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkFlashIndicationProxySynth::init_symbols_0()
{
  init_symbol(&symbols[0u], "dut_rv", SYM_MODULE, &INST_dut_rv);
  init_symbol(&symbols[1u], "id", SYM_PORT, &PORT_id, 32u);
  init_symbol(&symbols[2u],
	      "memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[3u],
	      "memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg);
  init_symbol(&symbols[4u],
	      "memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg);
  init_symbol(&symbols[5u],
	      "memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg);
  init_symbol(&symbols[6u],
	      "memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg);
  init_symbol(&symbols[7u],
	      "memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo);
  init_symbol(&symbols[8u],
	      "memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[9u],
	      "memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg);
  init_symbol(&symbols[10u],
	      "memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg);
  init_symbol(&symbols[11u],
	      "memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg);
  init_symbol(&symbols[12u],
	      "memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg);
  init_symbol(&symbols[13u],
	      "memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo);
  init_symbol(&symbols[14u],
	      "memPortal_ctrlPort_ctrlWriteDataFifo",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlWriteDataFifo);
  init_symbol(&symbols[15u],
	      "memPortal_ctrlPort_ctrlWriteDoneFifo",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_ctrlWriteDoneFifo);
  init_symbol(&symbols[16u],
	      "memPortal_ctrlPort_interruptEnableReg",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_interruptEnableReg);
  init_symbol(&symbols[17u],
	      "memPortal_ctrlPort_outOfRangeReadCountReg",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_outOfRangeReadCountReg);
  init_symbol(&symbols[18u],
	      "memPortal_ctrlPort_outOfRangeWriteCount",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_outOfRangeWriteCount);
  init_symbol(&symbols[19u],
	      "memPortal_ctrlPort_underflowReadCountReg",
	      SYM_MODULE,
	      &INST_memPortal_ctrlPort_underflowReadCountReg);
  init_symbol(&symbols[20u],
	      "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[21u],
	      "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg);
  init_symbol(&symbols[22u],
	      "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg);
  init_symbol(&symbols[23u],
	      "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg);
  init_symbol(&symbols[24u],
	      "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg);
  init_symbol(&symbols[25u],
	      "memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo);
  init_symbol(&symbols[26u],
	      "memPortal_indicationMemSlaves_0_fifoReadDataFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoReadDataFifo);
  init_symbol(&symbols[27u],
	      "memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[28u],
	      "memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg);
  init_symbol(&symbols[29u],
	      "memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg);
  init_symbol(&symbols[30u],
	      "memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg);
  init_symbol(&symbols[31u],
	      "memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg);
  init_symbol(&symbols[32u],
	      "memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo);
  init_symbol(&symbols[33u],
	      "memPortal_indicationMemSlaves_0_fifoWriteDoneFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_0_fifoWriteDoneFifo);
  init_symbol(&symbols[34u],
	      "memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[35u],
	      "memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg);
  init_symbol(&symbols[36u],
	      "memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg);
  init_symbol(&symbols[37u],
	      "memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg);
  init_symbol(&symbols[38u],
	      "memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg);
  init_symbol(&symbols[39u],
	      "memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo);
  init_symbol(&symbols[40u],
	      "memPortal_indicationMemSlaves_1_fifoReadDataFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_1_fifoReadDataFifo);
  init_symbol(&symbols[41u],
	      "memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[42u],
	      "memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg);
  init_symbol(&symbols[43u],
	      "memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg);
  init_symbol(&symbols[44u],
	      "memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg);
  init_symbol(&symbols[45u],
	      "memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg);
  init_symbol(&symbols[46u],
	      "memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo);
  init_symbol(&symbols[47u],
	      "memPortal_indicationMemSlaves_1_fifoWriteDoneFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_1_fifoWriteDoneFifo);
  init_symbol(&symbols[48u],
	      "memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[49u],
	      "memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg);
  init_symbol(&symbols[50u],
	      "memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg);
  init_symbol(&symbols[51u],
	      "memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg);
  init_symbol(&symbols[52u],
	      "memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg);
  init_symbol(&symbols[53u],
	      "memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo);
  init_symbol(&symbols[54u],
	      "memPortal_indicationMemSlaves_2_fifoReadDataFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_2_fifoReadDataFifo);
  init_symbol(&symbols[55u],
	      "memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[56u],
	      "memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg);
  init_symbol(&symbols[57u],
	      "memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg);
  init_symbol(&symbols[58u],
	      "memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg);
  init_symbol(&symbols[59u],
	      "memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg);
  init_symbol(&symbols[60u],
	      "memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo);
  init_symbol(&symbols[61u],
	      "memPortal_indicationMemSlaves_2_fifoWriteDoneFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_2_fifoWriteDoneFifo);
  init_symbol(&symbols[62u],
	      "memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[63u],
	      "memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg);
  init_symbol(&symbols[64u],
	      "memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg);
  init_symbol(&symbols[65u],
	      "memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg);
  init_symbol(&symbols[66u],
	      "memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg);
  init_symbol(&symbols[67u],
	      "memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo);
  init_symbol(&symbols[68u],
	      "memPortal_indicationMemSlaves_3_fifoReadDataFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_3_fifoReadDataFifo);
  init_symbol(&symbols[69u],
	      "memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo);
  init_symbol(&symbols[70u],
	      "memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg);
  init_symbol(&symbols[71u],
	      "memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg);
  init_symbol(&symbols[72u],
	      "memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg);
  init_symbol(&symbols[73u],
	      "memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg);
  init_symbol(&symbols[74u],
	      "memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo);
  init_symbol(&symbols[75u],
	      "memPortal_indicationMemSlaves_3_fifoWriteDoneFifo",
	      SYM_MODULE,
	      &INST_memPortal_indicationMemSlaves_3_fifoWriteDoneFifo);
  init_symbol(&symbols[76u],
	      "memPortal_memslave_doneFifo",
	      SYM_MODULE,
	      &INST_memPortal_memslave_doneFifo);
  init_symbol(&symbols[77u],
	      "memPortal_memslave_req_ars",
	      SYM_MODULE,
	      &INST_memPortal_memslave_req_ars);
  init_symbol(&symbols[78u],
	      "memPortal_memslave_req_aws",
	      SYM_MODULE,
	      &INST_memPortal_memslave_req_aws);
  init_symbol(&symbols[79u], "memPortal_memslave_rs", SYM_MODULE, &INST_memPortal_memslave_rs);
  init_symbol(&symbols[80u], "memPortal_memslave_ws", SYM_MODULE, &INST_memPortal_memslave_ws);
  init_symbol(&symbols[81u],
	      "memPortal_putFailedIndicationFifo",
	      SYM_MODULE,
	      &INST_memPortal_putFailedIndicationFifo);
  init_symbol(&symbols[82u], "RL_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatRule", SYM_RULE);
  init_symbol(&symbols[83u], "RL_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatRule", SYM_RULE);
  init_symbol(&symbols[84u], "RL_memPortal_ctrlPort_writeDataRule", SYM_RULE);
  init_symbol(&symbols[85u],
	      "RL_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[86u],
	      "RL_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[87u], "RL_memPortal_indicationMemSlaves_0_readDataRule", SYM_RULE);
  init_symbol(&symbols[88u],
	      "RL_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[89u],
	      "RL_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[90u], "RL_memPortal_indicationMemSlaves_1_readDataRule", SYM_RULE);
  init_symbol(&symbols[91u],
	      "RL_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[92u],
	      "RL_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[93u], "RL_memPortal_indicationMemSlaves_2_readDataRule", SYM_RULE);
  init_symbol(&symbols[94u],
	      "RL_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[95u],
	      "RL_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatRule",
	      SYM_RULE);
  init_symbol(&symbols[96u], "RL_memPortal_indicationMemSlaves_3_readDataRule", SYM_RULE);
  init_symbol(&symbols[97u], "RL_memPortal_memslave_req_ar", SYM_RULE);
  init_symbol(&symbols[98u], "RL_memPortal_memslave_req_aw", SYM_RULE);
  init_symbol(&symbols[99u], "RL_memPortal_memslave_write_done", SYM_RULE);
  init_symbol(&symbols[100u], "x__h11856", SYM_DEF, &DEF_x__h11856, 3u);
  init_symbol(&symbols[101u], "x__h12741", SYM_DEF, &DEF_x__h12741, 3u);
}


/* Rule actions */

void MOD_mkFlashIndicationProxySynth::RL_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatRule()
{
  tUInt8 DEF_x__h1211;
  tUInt8 DEF_nextBurstCount__h1197;
  tUInt8 DEF_burstCount___1__h1230;
  tUInt8 DEF_burstCount__h1195;
  tUInt8 DEF_addr__h1192;
  tUInt8 DEF_x_tag__h1420;
  tUInt8 DEF_addr___1__h1229;
  tUInt8 DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg__h1222;
  tUInt8 DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg__h1330;
  tUInt8 DEF_addr__h1188;
  tUInt8 DEF_burstCount__h1189;
  tUInt32 DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d22;
  tUInt8 DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d15;
  tUInt8 DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d19;
  tUInt32 DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d5;
  DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d5 = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h1189 = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h1188 = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg.METH_read();
  DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg__h1330 = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg.METH_read();
  DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg__h1222 = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg.METH_read();
  DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d19 = DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg__h1222 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d5 >> 6u))) == (tUInt8)4u : DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg__h1330;
  DEF_addr___1__h1229 = (tUInt8)(DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d5 >> 14u);
  DEF_x_tag__h1420 = (tUInt8)((tUInt8)63u & DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d5);
  DEF_addr__h1192 = DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg__h1222 ? DEF_addr___1__h1229 : DEF_addr__h1188;
  DEF_burstCount___1__h1230 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d5 >> 8u)));
  DEF_burstCount__h1195 = DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg__h1222 ? DEF_burstCount___1__h1230 : DEF_burstCount__h1189;
  DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d15 = DEF_burstCount__h1195 == (tUInt8)2u;
  DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d22 = 8388607u & ((((((tUInt32)(DEF_addr__h1192)) << 15u) | (((tUInt32)(DEF_burstCount__h1195)) << 7u)) | (((tUInt32)(DEF_x_tag__h1420)) << 1u)) | (tUInt32)(DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d19));
  DEF_nextBurstCount__h1197 = (tUInt8)255u & (DEF_burstCount__h1195 - (tUInt8)1u);
  DEF_x__h1211 = (tUInt8)255u & (DEF_addr__h1192 + (tUInt8)1u);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg.METH_write(DEF_x__h1211);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h1197);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d15);
  if (DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d19)
    INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d19);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d22);
}

void MOD_mkFlashIndicationProxySynth::RL_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatRule()
{
  tUInt8 DEF_x__h1854;
  tUInt8 DEF_nextBurstCount__h1840;
  tUInt8 DEF_addr__h1835;
  tUInt8 DEF_burstCount___1__h1873;
  tUInt8 DEF_burstCount__h1838;
  tUInt8 DEF_x_tag__h2063;
  tUInt8 DEF_addr___1__h1872;
  tUInt8 DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg__h1865;
  tUInt8 DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg__h1973;
  tUInt8 DEF_addr__h1831;
  tUInt8 DEF_burstCount__h1832;
  tUInt32 DEF_IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d44;
  tUInt8 DEF_IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d37;
  tUInt8 DEF_IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d41;
  tUInt32 DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d27;
  DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d27 = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h1832 = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h1831 = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg.METH_read();
  DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg__h1973 = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg.METH_read();
  DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg__h1865 = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg.METH_read();
  DEF_IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d41 = DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg__h1865 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d27 >> 6u))) == (tUInt8)4u : DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg__h1973;
  DEF_addr___1__h1872 = (tUInt8)(DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d27 >> 14u);
  DEF_x_tag__h2063 = (tUInt8)((tUInt8)63u & DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d27);
  DEF_burstCount___1__h1873 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d27 >> 8u)));
  DEF_burstCount__h1838 = DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg__h1865 ? DEF_burstCount___1__h1873 : DEF_burstCount__h1832;
  DEF_IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d37 = DEF_burstCount__h1838 == (tUInt8)2u;
  DEF_addr__h1835 = DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg__h1865 ? DEF_addr___1__h1872 : DEF_addr__h1831;
  DEF_IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d44 = 8388607u & ((((((tUInt32)(DEF_addr__h1835)) << 15u) | (((tUInt32)(DEF_burstCount__h1838)) << 7u)) | (((tUInt32)(DEF_x_tag__h2063)) << 1u)) | (tUInt32)(DEF_IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d41));
  DEF_nextBurstCount__h1840 = (tUInt8)255u & (DEF_burstCount__h1838 - (tUInt8)1u);
  DEF_x__h1854 = (tUInt8)255u & (DEF_addr__h1835 + (tUInt8)1u);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg.METH_write(DEF_x__h1854);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h1840);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d37);
  if (DEF_IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d41)
    INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d41);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d44);
}

void MOD_mkFlashIndicationProxySynth::RL_memPortal_indicationMemSlaves_0_readDataRule()
{
  tUInt32 DEF_v___1__h2328;
  tUInt32 DEF_v__h2366;
  tUInt64 DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d64;
  DEF_dut_rv_portalIfc_indications_0_notEmpty____d59 = INST_dut_rv.METH_portalIfc_indications_0_notEmpty();
  DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d47 = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d48 = (tUInt8)(DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d47 >> 15u);
  DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d49 = DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d48 == (tUInt8)0u;
  DEF_v__h2366 = INST_dut_rv.METH_portalIfc_indications_0_first();
  switch (DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d48) {
  case (tUInt8)0u:
    DEF_v___1__h2328 = DEF_v__h2366;
    break;
  case (tUInt8)4u:
    DEF_v___1__h2328 = (tUInt32)(DEF_dut_rv_portalIfc_indications_0_notEmpty____d59);
    break;
  default:
    DEF_v___1__h2328 = 0u;
  }
  DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d64 = 549755813887llu & ((((tUInt64)(DEF_v___1__h2328)) << 7u) | (tUInt64)((tUInt8)((tUInt8)127u & DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d47)));
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d49)
    INST_dut_rv.METH_portalIfc_indications_0_deq();
  INST_memPortal_indicationMemSlaves_0_fifoReadDataFifo.METH_enq(DEF_IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d64);
}

void MOD_mkFlashIndicationProxySynth::RL_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatRule()
{
  tUInt8 DEF_x__h2957;
  tUInt8 DEF_nextBurstCount__h2943;
  tUInt8 DEF_addr__h2938;
  tUInt8 DEF_burstCount___1__h2976;
  tUInt8 DEF_burstCount__h2941;
  tUInt8 DEF_x_tag__h3166;
  tUInt8 DEF_addr___1__h2975;
  tUInt8 DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg__h2968;
  tUInt8 DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg__h3076;
  tUInt8 DEF_addr__h2934;
  tUInt8 DEF_burstCount__h2935;
  tUInt32 DEF_IF_memPortal_indicationMemSlaves_1_fifoReadAdd_ETC___d86;
  tUInt8 DEF_IF_memPortal_indicationMemSlaves_1_fifoReadAdd_ETC___d79;
  tUInt8 DEF_IF_memPortal_indicationMemSlaves_1_fifoReadAdd_ETC___d83;
  tUInt32 DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d69;
  DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d69 = INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h2935 = INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h2934 = INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg.METH_read();
  DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg__h3076 = INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg.METH_read();
  DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg__h2968 = INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg.METH_read();
  DEF_IF_memPortal_indicationMemSlaves_1_fifoReadAdd_ETC___d83 = DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg__h2968 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d69 >> 6u))) == (tUInt8)4u : DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg__h3076;
  DEF_addr___1__h2975 = (tUInt8)(DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d69 >> 14u);
  DEF_x_tag__h3166 = (tUInt8)((tUInt8)63u & DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d69);
  DEF_burstCount___1__h2976 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d69 >> 8u)));
  DEF_burstCount__h2941 = DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg__h2968 ? DEF_burstCount___1__h2976 : DEF_burstCount__h2935;
  DEF_IF_memPortal_indicationMemSlaves_1_fifoReadAdd_ETC___d79 = DEF_burstCount__h2941 == (tUInt8)2u;
  DEF_addr__h2938 = DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg__h2968 ? DEF_addr___1__h2975 : DEF_addr__h2934;
  DEF_IF_memPortal_indicationMemSlaves_1_fifoReadAdd_ETC___d86 = 8388607u & ((((((tUInt32)(DEF_addr__h2938)) << 15u) | (((tUInt32)(DEF_burstCount__h2941)) << 7u)) | (((tUInt32)(DEF_x_tag__h3166)) << 1u)) | (tUInt32)(DEF_IF_memPortal_indicationMemSlaves_1_fifoReadAdd_ETC___d83));
  DEF_nextBurstCount__h2943 = (tUInt8)255u & (DEF_burstCount__h2941 - (tUInt8)1u);
  DEF_x__h2957 = (tUInt8)255u & (DEF_addr__h2938 + (tUInt8)1u);
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg.METH_write(DEF_x__h2957);
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h2943);
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_indicationMemSlaves_1_fifoReadAdd_ETC___d79);
  if (DEF_IF_memPortal_indicationMemSlaves_1_fifoReadAdd_ETC___d83)
    INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_indicationMemSlaves_1_fifoReadAdd_ETC___d83);
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_indicationMemSlaves_1_fifoReadAdd_ETC___d86);
}

void MOD_mkFlashIndicationProxySynth::RL_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatRule()
{
  tUInt8 DEF_x__h3600;
  tUInt8 DEF_nextBurstCount__h3586;
  tUInt8 DEF_addr__h3581;
  tUInt8 DEF_burstCount___1__h3619;
  tUInt8 DEF_burstCount__h3584;
  tUInt8 DEF_x_tag__h3809;
  tUInt8 DEF_addr___1__h3618;
  tUInt8 DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg__h3611;
  tUInt8 DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg__h3719;
  tUInt8 DEF_addr__h3577;
  tUInt8 DEF_burstCount__h3578;
  tUInt32 DEF_IF_memPortal_indicationMemSlaves_1_fifoWriteAd_ETC___d108;
  tUInt8 DEF_IF_memPortal_indicationMemSlaves_1_fifoWriteAd_ETC___d101;
  tUInt8 DEF_IF_memPortal_indicationMemSlaves_1_fifoWriteAd_ETC___d105;
  tUInt32 DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d91;
  DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d91 = INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h3578 = INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h3577 = INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg.METH_read();
  DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg__h3719 = INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg.METH_read();
  DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg__h3611 = INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg.METH_read();
  DEF_IF_memPortal_indicationMemSlaves_1_fifoWriteAd_ETC___d105 = DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg__h3611 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d91 >> 6u))) == (tUInt8)4u : DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg__h3719;
  DEF_addr___1__h3618 = (tUInt8)(DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d91 >> 14u);
  DEF_x_tag__h3809 = (tUInt8)((tUInt8)63u & DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d91);
  DEF_burstCount___1__h3619 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d91 >> 8u)));
  DEF_burstCount__h3584 = DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg__h3611 ? DEF_burstCount___1__h3619 : DEF_burstCount__h3578;
  DEF_IF_memPortal_indicationMemSlaves_1_fifoWriteAd_ETC___d101 = DEF_burstCount__h3584 == (tUInt8)2u;
  DEF_addr__h3581 = DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg__h3611 ? DEF_addr___1__h3618 : DEF_addr__h3577;
  DEF_IF_memPortal_indicationMemSlaves_1_fifoWriteAd_ETC___d108 = 8388607u & ((((((tUInt32)(DEF_addr__h3581)) << 15u) | (((tUInt32)(DEF_burstCount__h3584)) << 7u)) | (((tUInt32)(DEF_x_tag__h3809)) << 1u)) | (tUInt32)(DEF_IF_memPortal_indicationMemSlaves_1_fifoWriteAd_ETC___d105));
  DEF_nextBurstCount__h3586 = (tUInt8)255u & (DEF_burstCount__h3584 - (tUInt8)1u);
  DEF_x__h3600 = (tUInt8)255u & (DEF_addr__h3581 + (tUInt8)1u);
  INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg.METH_write(DEF_x__h3600);
  INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h3586);
  INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_indicationMemSlaves_1_fifoWriteAd_ETC___d101);
  if (DEF_IF_memPortal_indicationMemSlaves_1_fifoWriteAd_ETC___d105)
    INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_indicationMemSlaves_1_fifoWriteAd_ETC___d105);
  INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_indicationMemSlaves_1_fifoWriteAd_ETC___d108);
}

void MOD_mkFlashIndicationProxySynth::RL_memPortal_indicationMemSlaves_1_readDataRule()
{
  tUInt32 DEF_v___1__h4074;
  tUInt32 DEF_v__h4112;
  tUInt64 DEF_IF_memPortal_indicationMemSlaves_1_fifoReadAdd_ETC___d128;
  DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d111 = INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo.METH_first();
  DEF_dut_rv_portalIfc_indications_1_notEmpty____d123 = INST_dut_rv.METH_portalIfc_indications_1_notEmpty();
  DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d112 = (tUInt8)(DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d111 >> 15u);
  DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d113 = DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d112 == (tUInt8)0u;
  DEF_v__h4112 = INST_dut_rv.METH_portalIfc_indications_1_first();
  switch (DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d112) {
  case (tUInt8)0u:
    DEF_v___1__h4074 = DEF_v__h4112;
    break;
  case (tUInt8)4u:
    DEF_v___1__h4074 = (tUInt32)(DEF_dut_rv_portalIfc_indications_1_notEmpty____d123);
    break;
  default:
    DEF_v___1__h4074 = 0u;
  }
  DEF_IF_memPortal_indicationMemSlaves_1_fifoReadAdd_ETC___d128 = 549755813887llu & ((((tUInt64)(DEF_v___1__h4074)) << 7u) | (tUInt64)((tUInt8)((tUInt8)127u & DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d111)));
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d113)
    INST_dut_rv.METH_portalIfc_indications_1_deq();
  INST_memPortal_indicationMemSlaves_1_fifoReadDataFifo.METH_enq(DEF_IF_memPortal_indicationMemSlaves_1_fifoReadAdd_ETC___d128);
}

void MOD_mkFlashIndicationProxySynth::RL_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatRule()
{
  tUInt8 DEF_x__h4704;
  tUInt8 DEF_nextBurstCount__h4690;
  tUInt8 DEF_addr__h4685;
  tUInt8 DEF_burstCount___1__h4723;
  tUInt8 DEF_burstCount__h4688;
  tUInt8 DEF_x_tag__h4913;
  tUInt8 DEF_addr___1__h4722;
  tUInt8 DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg__h4715;
  tUInt8 DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg__h4823;
  tUInt8 DEF_addr__h4681;
  tUInt8 DEF_burstCount__h4682;
  tUInt32 DEF_IF_memPortal_indicationMemSlaves_2_fifoReadAdd_ETC___d150;
  tUInt8 DEF_IF_memPortal_indicationMemSlaves_2_fifoReadAdd_ETC___d143;
  tUInt8 DEF_IF_memPortal_indicationMemSlaves_2_fifoReadAdd_ETC___d147;
  tUInt32 DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d133;
  DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d133 = INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h4682 = INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h4681 = INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg.METH_read();
  DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg__h4823 = INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg.METH_read();
  DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg__h4715 = INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg.METH_read();
  DEF_IF_memPortal_indicationMemSlaves_2_fifoReadAdd_ETC___d147 = DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg__h4715 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d133 >> 6u))) == (tUInt8)4u : DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg__h4823;
  DEF_addr___1__h4722 = (tUInt8)(DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d133 >> 14u);
  DEF_x_tag__h4913 = (tUInt8)((tUInt8)63u & DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d133);
  DEF_burstCount___1__h4723 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d133 >> 8u)));
  DEF_burstCount__h4688 = DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg__h4715 ? DEF_burstCount___1__h4723 : DEF_burstCount__h4682;
  DEF_IF_memPortal_indicationMemSlaves_2_fifoReadAdd_ETC___d143 = DEF_burstCount__h4688 == (tUInt8)2u;
  DEF_addr__h4685 = DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg__h4715 ? DEF_addr___1__h4722 : DEF_addr__h4681;
  DEF_IF_memPortal_indicationMemSlaves_2_fifoReadAdd_ETC___d150 = 8388607u & ((((((tUInt32)(DEF_addr__h4685)) << 15u) | (((tUInt32)(DEF_burstCount__h4688)) << 7u)) | (((tUInt32)(DEF_x_tag__h4913)) << 1u)) | (tUInt32)(DEF_IF_memPortal_indicationMemSlaves_2_fifoReadAdd_ETC___d147));
  DEF_nextBurstCount__h4690 = (tUInt8)255u & (DEF_burstCount__h4688 - (tUInt8)1u);
  DEF_x__h4704 = (tUInt8)255u & (DEF_addr__h4685 + (tUInt8)1u);
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg.METH_write(DEF_x__h4704);
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h4690);
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_indicationMemSlaves_2_fifoReadAdd_ETC___d143);
  if (DEF_IF_memPortal_indicationMemSlaves_2_fifoReadAdd_ETC___d147)
    INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_indicationMemSlaves_2_fifoReadAdd_ETC___d147);
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_indicationMemSlaves_2_fifoReadAdd_ETC___d150);
}

void MOD_mkFlashIndicationProxySynth::RL_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatRule()
{
  tUInt8 DEF_x__h5347;
  tUInt8 DEF_nextBurstCount__h5333;
  tUInt8 DEF_addr__h5328;
  tUInt8 DEF_burstCount___1__h5366;
  tUInt8 DEF_burstCount__h5331;
  tUInt8 DEF_x_tag__h5556;
  tUInt8 DEF_addr___1__h5365;
  tUInt8 DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg__h5358;
  tUInt8 DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg__h5466;
  tUInt8 DEF_addr__h5324;
  tUInt8 DEF_burstCount__h5325;
  tUInt32 DEF_IF_memPortal_indicationMemSlaves_2_fifoWriteAd_ETC___d172;
  tUInt8 DEF_IF_memPortal_indicationMemSlaves_2_fifoWriteAd_ETC___d165;
  tUInt8 DEF_IF_memPortal_indicationMemSlaves_2_fifoWriteAd_ETC___d169;
  tUInt32 DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d155;
  DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d155 = INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h5325 = INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h5324 = INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg.METH_read();
  DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg__h5466 = INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg.METH_read();
  DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg__h5358 = INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg.METH_read();
  DEF_IF_memPortal_indicationMemSlaves_2_fifoWriteAd_ETC___d169 = DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg__h5358 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d155 >> 6u))) == (tUInt8)4u : DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg__h5466;
  DEF_addr___1__h5365 = (tUInt8)(DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d155 >> 14u);
  DEF_x_tag__h5556 = (tUInt8)((tUInt8)63u & DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d155);
  DEF_burstCount___1__h5366 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d155 >> 8u)));
  DEF_burstCount__h5331 = DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg__h5358 ? DEF_burstCount___1__h5366 : DEF_burstCount__h5325;
  DEF_IF_memPortal_indicationMemSlaves_2_fifoWriteAd_ETC___d165 = DEF_burstCount__h5331 == (tUInt8)2u;
  DEF_addr__h5328 = DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg__h5358 ? DEF_addr___1__h5365 : DEF_addr__h5324;
  DEF_IF_memPortal_indicationMemSlaves_2_fifoWriteAd_ETC___d172 = 8388607u & ((((((tUInt32)(DEF_addr__h5328)) << 15u) | (((tUInt32)(DEF_burstCount__h5331)) << 7u)) | (((tUInt32)(DEF_x_tag__h5556)) << 1u)) | (tUInt32)(DEF_IF_memPortal_indicationMemSlaves_2_fifoWriteAd_ETC___d169));
  DEF_nextBurstCount__h5333 = (tUInt8)255u & (DEF_burstCount__h5331 - (tUInt8)1u);
  DEF_x__h5347 = (tUInt8)255u & (DEF_addr__h5328 + (tUInt8)1u);
  INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg.METH_write(DEF_x__h5347);
  INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h5333);
  INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_indicationMemSlaves_2_fifoWriteAd_ETC___d165);
  if (DEF_IF_memPortal_indicationMemSlaves_2_fifoWriteAd_ETC___d169)
    INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_indicationMemSlaves_2_fifoWriteAd_ETC___d169);
  INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_indicationMemSlaves_2_fifoWriteAd_ETC___d172);
}

void MOD_mkFlashIndicationProxySynth::RL_memPortal_indicationMemSlaves_2_readDataRule()
{
  tUInt32 DEF_v___1__h5821;
  tUInt32 DEF_v__h5859;
  tUInt64 DEF_IF_memPortal_indicationMemSlaves_2_fifoReadAdd_ETC___d192;
  DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d175 = INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo.METH_first();
  DEF_dut_rv_portalIfc_indications_2_notEmpty____d187 = INST_dut_rv.METH_portalIfc_indications_2_notEmpty();
  DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d176 = (tUInt8)(DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d175 >> 15u);
  DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d177 = DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d176 == (tUInt8)0u;
  DEF_v__h5859 = INST_dut_rv.METH_portalIfc_indications_2_first();
  switch (DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d176) {
  case (tUInt8)0u:
    DEF_v___1__h5821 = DEF_v__h5859;
    break;
  case (tUInt8)4u:
    DEF_v___1__h5821 = (tUInt32)(DEF_dut_rv_portalIfc_indications_2_notEmpty____d187);
    break;
  default:
    DEF_v___1__h5821 = 0u;
  }
  DEF_IF_memPortal_indicationMemSlaves_2_fifoReadAdd_ETC___d192 = 549755813887llu & ((((tUInt64)(DEF_v___1__h5821)) << 7u) | (tUInt64)((tUInt8)((tUInt8)127u & DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d175)));
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d177)
    INST_dut_rv.METH_portalIfc_indications_2_deq();
  INST_memPortal_indicationMemSlaves_2_fifoReadDataFifo.METH_enq(DEF_IF_memPortal_indicationMemSlaves_2_fifoReadAdd_ETC___d192);
}

void MOD_mkFlashIndicationProxySynth::RL_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatRule()
{
  tUInt8 DEF_x__h6451;
  tUInt8 DEF_nextBurstCount__h6437;
  tUInt8 DEF_addr__h6432;
  tUInt8 DEF_burstCount___1__h6470;
  tUInt8 DEF_burstCount__h6435;
  tUInt8 DEF_x_tag__h6660;
  tUInt8 DEF_addr___1__h6469;
  tUInt8 DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg__h6462;
  tUInt8 DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg__h6570;
  tUInt8 DEF_addr__h6428;
  tUInt8 DEF_burstCount__h6429;
  tUInt32 DEF_IF_memPortal_indicationMemSlaves_3_fifoReadAdd_ETC___d214;
  tUInt8 DEF_IF_memPortal_indicationMemSlaves_3_fifoReadAdd_ETC___d207;
  tUInt8 DEF_IF_memPortal_indicationMemSlaves_3_fifoReadAdd_ETC___d211;
  tUInt32 DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d197;
  DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d197 = INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h6429 = INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h6428 = INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg.METH_read();
  DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg__h6570 = INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg.METH_read();
  DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg__h6462 = INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg.METH_read();
  DEF_IF_memPortal_indicationMemSlaves_3_fifoReadAdd_ETC___d211 = DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg__h6462 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d197 >> 6u))) == (tUInt8)4u : DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg__h6570;
  DEF_addr___1__h6469 = (tUInt8)(DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d197 >> 14u);
  DEF_x_tag__h6660 = (tUInt8)((tUInt8)63u & DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d197);
  DEF_burstCount___1__h6470 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d197 >> 8u)));
  DEF_burstCount__h6435 = DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg__h6462 ? DEF_burstCount___1__h6470 : DEF_burstCount__h6429;
  DEF_IF_memPortal_indicationMemSlaves_3_fifoReadAdd_ETC___d207 = DEF_burstCount__h6435 == (tUInt8)2u;
  DEF_addr__h6432 = DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg__h6462 ? DEF_addr___1__h6469 : DEF_addr__h6428;
  DEF_IF_memPortal_indicationMemSlaves_3_fifoReadAdd_ETC___d214 = 8388607u & ((((((tUInt32)(DEF_addr__h6432)) << 15u) | (((tUInt32)(DEF_burstCount__h6435)) << 7u)) | (((tUInt32)(DEF_x_tag__h6660)) << 1u)) | (tUInt32)(DEF_IF_memPortal_indicationMemSlaves_3_fifoReadAdd_ETC___d211));
  DEF_nextBurstCount__h6437 = (tUInt8)255u & (DEF_burstCount__h6435 - (tUInt8)1u);
  DEF_x__h6451 = (tUInt8)255u & (DEF_addr__h6432 + (tUInt8)1u);
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg.METH_write(DEF_x__h6451);
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h6437);
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_indicationMemSlaves_3_fifoReadAdd_ETC___d207);
  if (DEF_IF_memPortal_indicationMemSlaves_3_fifoReadAdd_ETC___d211)
    INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_indicationMemSlaves_3_fifoReadAdd_ETC___d211);
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_indicationMemSlaves_3_fifoReadAdd_ETC___d214);
}

void MOD_mkFlashIndicationProxySynth::RL_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatRule()
{
  tUInt8 DEF_x__h7094;
  tUInt8 DEF_nextBurstCount__h7080;
  tUInt8 DEF_addr__h7075;
  tUInt8 DEF_burstCount___1__h7113;
  tUInt8 DEF_burstCount__h7078;
  tUInt8 DEF_x_tag__h7303;
  tUInt8 DEF_addr___1__h7112;
  tUInt8 DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg__h7105;
  tUInt8 DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg__h7213;
  tUInt8 DEF_addr__h7071;
  tUInt8 DEF_burstCount__h7072;
  tUInt32 DEF_IF_memPortal_indicationMemSlaves_3_fifoWriteAd_ETC___d236;
  tUInt8 DEF_IF_memPortal_indicationMemSlaves_3_fifoWriteAd_ETC___d229;
  tUInt8 DEF_IF_memPortal_indicationMemSlaves_3_fifoWriteAd_ETC___d233;
  tUInt32 DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d219;
  DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d219 = INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h7072 = INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h7071 = INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg.METH_read();
  DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg__h7213 = INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg.METH_read();
  DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg__h7105 = INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg.METH_read();
  DEF_IF_memPortal_indicationMemSlaves_3_fifoWriteAd_ETC___d233 = DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg__h7105 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d219 >> 6u))) == (tUInt8)4u : DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg__h7213;
  DEF_addr___1__h7112 = (tUInt8)(DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d219 >> 14u);
  DEF_x_tag__h7303 = (tUInt8)((tUInt8)63u & DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d219);
  DEF_burstCount___1__h7113 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d219 >> 8u)));
  DEF_burstCount__h7078 = DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg__h7105 ? DEF_burstCount___1__h7113 : DEF_burstCount__h7072;
  DEF_IF_memPortal_indicationMemSlaves_3_fifoWriteAd_ETC___d229 = DEF_burstCount__h7078 == (tUInt8)2u;
  DEF_addr__h7075 = DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg__h7105 ? DEF_addr___1__h7112 : DEF_addr__h7071;
  DEF_IF_memPortal_indicationMemSlaves_3_fifoWriteAd_ETC___d236 = 8388607u & ((((((tUInt32)(DEF_addr__h7075)) << 15u) | (((tUInt32)(DEF_burstCount__h7078)) << 7u)) | (((tUInt32)(DEF_x_tag__h7303)) << 1u)) | (tUInt32)(DEF_IF_memPortal_indicationMemSlaves_3_fifoWriteAd_ETC___d233));
  DEF_nextBurstCount__h7080 = (tUInt8)255u & (DEF_burstCount__h7078 - (tUInt8)1u);
  DEF_x__h7094 = (tUInt8)255u & (DEF_addr__h7075 + (tUInt8)1u);
  INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg.METH_write(DEF_x__h7094);
  INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h7080);
  INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_indicationMemSlaves_3_fifoWriteAd_ETC___d229);
  if (DEF_IF_memPortal_indicationMemSlaves_3_fifoWriteAd_ETC___d233)
    INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_indicationMemSlaves_3_fifoWriteAd_ETC___d233);
  INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_indicationMemSlaves_3_fifoWriteAd_ETC___d236);
}

void MOD_mkFlashIndicationProxySynth::RL_memPortal_indicationMemSlaves_3_readDataRule()
{
  tUInt32 DEF_v___1__h7568;
  tUInt32 DEF_v__h7606;
  tUInt64 DEF_IF_memPortal_indicationMemSlaves_3_fifoReadAdd_ETC___d256;
  DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d239 = INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo.METH_first();
  DEF_dut_rv_portalIfc_indications_3_notEmpty____d251 = INST_dut_rv.METH_portalIfc_indications_3_notEmpty();
  DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d240 = (tUInt8)(DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d239 >> 15u);
  DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d241 = DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d240 == (tUInt8)0u;
  DEF_v__h7606 = INST_dut_rv.METH_portalIfc_indications_3_first();
  switch (DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d240) {
  case (tUInt8)0u:
    DEF_v___1__h7568 = DEF_v__h7606;
    break;
  case (tUInt8)4u:
    DEF_v___1__h7568 = (tUInt32)(DEF_dut_rv_portalIfc_indications_3_notEmpty____d251);
    break;
  default:
    DEF_v___1__h7568 = 0u;
  }
  DEF_IF_memPortal_indicationMemSlaves_3_fifoReadAdd_ETC___d256 = 549755813887llu & ((((tUInt64)(DEF_v___1__h7568)) << 7u) | (tUInt64)((tUInt8)((tUInt8)127u & DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d239)));
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d241)
    INST_dut_rv.METH_portalIfc_indications_3_deq();
  INST_memPortal_indicationMemSlaves_3_fifoReadDataFifo.METH_enq(DEF_IF_memPortal_indicationMemSlaves_3_fifoReadAdd_ETC___d256);
}

void MOD_mkFlashIndicationProxySynth::RL_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatRule()
{
  tUInt32 DEF_IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d278;
  tUInt8 DEF_x__h8220;
  tUInt8 DEF_nextBurstCount__h8206;
  tUInt8 DEF_IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d271;
  tUInt8 DEF_IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d275;
  tUInt8 DEF_addr__h8201;
  tUInt8 DEF_burstCount___1__h8239;
  tUInt8 DEF_burstCount__h8204;
  tUInt8 DEF_x_tag__h8429;
  tUInt8 DEF_addr___1__h8238;
  tUInt8 DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg__h8231;
  tUInt8 DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg__h8339;
  tUInt8 DEF_addr__h8197;
  tUInt8 DEF_burstCount__h8198;
  tUInt32 DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_reque_ETC___d261;
  DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_reque_ETC___d261 = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h8198 = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h8197 = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg.METH_read();
  DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg__h8339 = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg.METH_read();
  DEF_addr___1__h8238 = (tUInt8)(DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_reque_ETC___d261 >> 14u);
  DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg__h8231 = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg.METH_read();
  DEF_x_tag__h8429 = (tUInt8)((tUInt8)63u & DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_reque_ETC___d261);
  DEF_burstCount___1__h8239 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_reque_ETC___d261 >> 8u)));
  DEF_burstCount__h8204 = DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg__h8231 ? DEF_burstCount___1__h8239 : DEF_burstCount__h8198;
  DEF_addr__h8201 = DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg__h8231 ? DEF_addr___1__h8238 : DEF_addr__h8197;
  DEF_IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d275 = DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg__h8231 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_reque_ETC___d261 >> 6u))) == (tUInt8)4u : DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg__h8339;
  DEF_IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d271 = DEF_burstCount__h8204 == (tUInt8)2u;
  DEF_nextBurstCount__h8206 = (tUInt8)255u & (DEF_burstCount__h8204 - (tUInt8)1u);
  DEF_x__h8220 = (tUInt8)255u & (DEF_addr__h8201 + (tUInt8)1u);
  DEF_IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d278 = 8388607u & ((((((tUInt32)(DEF_addr__h8201)) << 15u) | (((tUInt32)(DEF_burstCount__h8204)) << 7u)) | (((tUInt32)(DEF_x_tag__h8429)) << 1u)) | (tUInt32)(DEF_IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d275));
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg.METH_write(DEF_x__h8220);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h8206);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d271);
  if (DEF_IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d275)
    INST_memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d275);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d278);
}

void MOD_mkFlashIndicationProxySynth::RL_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatRule()
{
  tUInt32 DEF_IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d300;
  tUInt8 DEF_x__h8863;
  tUInt8 DEF_nextBurstCount__h8849;
  tUInt8 DEF_IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d293;
  tUInt8 DEF_IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d297;
  tUInt8 DEF_addr__h8844;
  tUInt8 DEF_burstCount___1__h8882;
  tUInt8 DEF_burstCount__h8847;
  tUInt8 DEF_x_tag__h9072;
  tUInt8 DEF_addr___1__h8881;
  tUInt8 DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg__h8874;
  tUInt8 DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg__h8982;
  tUInt8 DEF_addr__h8840;
  tUInt8 DEF_burstCount__h8841;
  tUInt32 DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_requ_ETC___d283;
  DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_requ_ETC___d283 = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo.METH_first();
  DEF_burstCount__h8841 = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg.METH_read();
  DEF_addr__h8840 = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg.METH_read();
  DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg__h8982 = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg.METH_read();
  DEF_addr___1__h8881 = (tUInt8)(DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_requ_ETC___d283 >> 14u);
  DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg__h8874 = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg.METH_read();
  DEF_x_tag__h9072 = (tUInt8)((tUInt8)63u & DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_requ_ETC___d283);
  DEF_burstCount___1__h8882 = (tUInt8)255u & ((tUInt8)((tUInt8)63u & (DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_requ_ETC___d283 >> 8u)));
  DEF_burstCount__h8847 = DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg__h8874 ? DEF_burstCount___1__h8882 : DEF_burstCount__h8841;
  DEF_addr__h8844 = DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg__h8874 ? DEF_addr___1__h8881 : DEF_addr__h8840;
  DEF_IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d297 = DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg__h8874 ? ((tUInt8)((tUInt8)255u & (DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_requ_ETC___d283 >> 6u))) == (tUInt8)4u : DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg__h8982;
  DEF_IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d293 = DEF_burstCount__h8847 == (tUInt8)2u;
  DEF_nextBurstCount__h8849 = (tUInt8)255u & (DEF_burstCount__h8847 - (tUInt8)1u);
  DEF_x__h8863 = (tUInt8)255u & (DEF_addr__h8844 + (tUInt8)1u);
  DEF_IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d300 = 8388607u & ((((((tUInt32)(DEF_addr__h8844)) << 15u) | (((tUInt32)(DEF_burstCount__h8847)) << 7u)) | (((tUInt32)(DEF_x_tag__h9072)) << 1u)) | (tUInt32)(DEF_IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d297));
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg.METH_write(DEF_x__h8863);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg.METH_write(DEF_nextBurstCount__h8849);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg.METH_write(DEF_IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d293);
  if (DEF_IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d297)
    INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo.METH_deq();
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg.METH_write(DEF_IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d297);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo.METH_enq(DEF_IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d300);
}

void MOD_mkFlashIndicationProxySynth::RL_memPortal_ctrlPort_writeDataRule()
{
  tUInt8 DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d311;
  tUInt8 DEF_memPortal_ctrlPort_ctrlWriteDataFifo_first__12_ETC___d313;
  tUInt8 DEF_x__h9762;
  tUInt8 DEF_addr__h9585;
  DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d303 = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_addr__h9585 = (tUInt8)(DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d303 >> 15u);
  DEF_x__h9762 = (tUInt8)((tUInt8)63u & (DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d303 >> 1u));
  DEF_memPortal_ctrlPort_ctrlWriteDataFifo_first__12_ETC___d313 = (tUInt8)((tUInt8)1u & (INST_memPortal_ctrlPort_ctrlWriteDataFifo.METH_first() >> 7u));
  DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d304 = (tUInt8)((tUInt8)1u & DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d303);
  DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d311 = DEF_addr__h9585 == (tUInt8)4u;
  INST_memPortal_ctrlPort_ctrlWriteDataFifo.METH_deq();
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d311)
    INST_memPortal_ctrlPort_interruptEnableReg.METH_write(DEF_memPortal_ctrlPort_ctrlWriteDataFifo_first__12_ETC___d313);
  if (DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d304)
    INST_memPortal_ctrlPort_ctrlWriteDoneFifo.METH_enq(DEF_x__h9762);
}

void MOD_mkFlashIndicationProxySynth::RL_memPortal_memslave_write_done()
{
  tUInt8 DEF_v__h10232;
  tUInt8 DEF_y_avValue__h11076;
  tUInt8 DEF_v__h10939;
  tUInt8 DEF_y_avValue__h11082;
  tUInt8 DEF_y_avValue__h11088;
  tUInt8 DEF_y_avValue__h11094;
  DEF_x__h12741 = INST_memPortal_memslave_ws.METH_first();
  DEF_y_avValue__h11094 = INST_memPortal_indicationMemSlaves_3_fifoWriteDoneFifo.METH_first();
  DEF_y_avValue__h11088 = INST_memPortal_indicationMemSlaves_2_fifoWriteDoneFifo.METH_first();
  DEF_y_avValue__h11082 = INST_memPortal_indicationMemSlaves_1_fifoWriteDoneFifo.METH_first();
  DEF_v__h10939 = INST_memPortal_ctrlPort_ctrlWriteDoneFifo.METH_first();
  DEF_y_avValue__h11076 = INST_memPortal_indicationMemSlaves_0_fifoWriteDoneFifo.METH_first();
  switch (DEF_x__h12741) {
  case (tUInt8)0u:
    DEF_v__h10232 = DEF_v__h10939;
    break;
  case (tUInt8)1u:
    DEF_v__h10232 = DEF_y_avValue__h11076;
    break;
  case (tUInt8)2u:
    DEF_v__h10232 = DEF_y_avValue__h11082;
    break;
  case (tUInt8)3u:
    DEF_v__h10232 = DEF_y_avValue__h11088;
    break;
  case (tUInt8)4u:
    DEF_v__h10232 = DEF_y_avValue__h11094;
    break;
  default:
    DEF_v__h10232 = (tUInt8)42u;
  }
  DEF_memPortal_memslave_ws_first__17_EQ_4___d330 = DEF_x__h12741 == (tUInt8)4u;
  DEF_memPortal_memslave_ws_first__17_EQ_3___d329 = DEF_x__h12741 == (tUInt8)3u;
  DEF_memPortal_memslave_ws_first__17_EQ_2___d328 = DEF_x__h12741 == (tUInt8)2u;
  DEF_memPortal_memslave_ws_first__17_EQ_1___d327 = DEF_x__h12741 == (tUInt8)1u;
  DEF_memPortal_memslave_ws_first__17_EQ_0___d326 = DEF_x__h12741 == (tUInt8)0u;
  if (DEF_memPortal_memslave_ws_first__17_EQ_0___d326)
    INST_memPortal_ctrlPort_ctrlWriteDoneFifo.METH_deq();
  if (DEF_memPortal_memslave_ws_first__17_EQ_1___d327)
    INST_memPortal_indicationMemSlaves_0_fifoWriteDoneFifo.METH_deq();
  if (DEF_memPortal_memslave_ws_first__17_EQ_2___d328)
    INST_memPortal_indicationMemSlaves_1_fifoWriteDoneFifo.METH_deq();
  if (DEF_memPortal_memslave_ws_first__17_EQ_3___d329)
    INST_memPortal_indicationMemSlaves_2_fifoWriteDoneFifo.METH_deq();
  if (DEF_memPortal_memslave_ws_first__17_EQ_4___d330)
    INST_memPortal_indicationMemSlaves_3_fifoWriteDoneFifo.METH_deq();
  INST_memPortal_memslave_ws.METH_deq();
  INST_memPortal_memslave_doneFifo.METH_enq(DEF_v__h10232);
}

void MOD_mkFlashIndicationProxySynth::RL_memPortal_memslave_req_aw()
{
  tUInt32 DEF_memPortal_memslave_req_aws_first____d347;
  DEF_x__h12741 = INST_memPortal_memslave_ws.METH_first();
  DEF_memPortal_memslave_req_aws_first____d347 = INST_memPortal_memslave_req_aws.METH_first();
  DEF_memPortal_memslave_ws_first__17_EQ_4___d330 = DEF_x__h12741 == (tUInt8)4u;
  DEF_memPortal_memslave_ws_first__17_EQ_3___d329 = DEF_x__h12741 == (tUInt8)3u;
  DEF_memPortal_memslave_ws_first__17_EQ_2___d328 = DEF_x__h12741 == (tUInt8)2u;
  DEF_memPortal_memslave_ws_first__17_EQ_0___d326 = DEF_x__h12741 == (tUInt8)0u;
  DEF_memPortal_memslave_ws_first__17_EQ_1___d327 = DEF_x__h12741 == (tUInt8)1u;
  INST_memPortal_memslave_req_aws.METH_deq();
  if (DEF_memPortal_memslave_ws_first__17_EQ_0___d326)
    INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_aws_first____d347);
  if (DEF_memPortal_memslave_ws_first__17_EQ_1___d327)
    INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_aws_first____d347);
  if (DEF_memPortal_memslave_ws_first__17_EQ_2___d328)
    INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_aws_first____d347);
  if (DEF_memPortal_memslave_ws_first__17_EQ_3___d329)
    INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_aws_first____d347);
  if (DEF_memPortal_memslave_ws_first__17_EQ_4___d330)
    INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_aws_first____d347);
}

void MOD_mkFlashIndicationProxySynth::RL_memPortal_memslave_req_ar()
{
  tUInt8 DEF_NOT_dut_rv_portalIfc_indications_0_notEmpty__9_ETC___d363;
  tUInt8 DEF_NOT_dut_rv_portalIfc_indications_1_notEmpty__2_ETC___d366;
  tUInt8 DEF_NOT_dut_rv_portalIfc_indications_2_notEmpty__8_ETC___d369;
  tUInt8 DEF_NOT_dut_rv_portalIfc_indications_3_notEmpty__5_ETC___d372;
  tUInt32 DEF_memPortal_memslave_req_ars_first____d360;
  DEF_dut_rv_portalIfc_indications_0_notEmpty____d59 = INST_dut_rv.METH_portalIfc_indications_0_notEmpty();
  DEF_dut_rv_portalIfc_indications_1_notEmpty____d123 = INST_dut_rv.METH_portalIfc_indications_1_notEmpty();
  DEF_dut_rv_portalIfc_indications_2_notEmpty____d187 = INST_dut_rv.METH_portalIfc_indications_2_notEmpty();
  DEF_dut_rv_portalIfc_indications_3_notEmpty____d251 = INST_dut_rv.METH_portalIfc_indications_3_notEmpty();
  DEF_x__h11856 = INST_memPortal_memslave_rs.METH_first();
  DEF_memPortal_memslave_req_ars_first____d360 = INST_memPortal_memslave_req_ars.METH_first();
  DEF_memPortal_memslave_rs_first__50_EQ_4___d370 = DEF_x__h11856 == (tUInt8)4u;
  DEF_memPortal_memslave_rs_first__50_EQ_3___d367 = DEF_x__h11856 == (tUInt8)3u;
  DEF_memPortal_memslave_rs_first__50_EQ_2___d364 = DEF_x__h11856 == (tUInt8)2u;
  DEF_memPortal_memslave_rs_first__50_EQ_1___d361 = DEF_x__h11856 == (tUInt8)1u;
  DEF_memPortal_memslave_rs_first__50_EQ_0___d359 = DEF_x__h11856 == (tUInt8)0u;
  DEF_NOT_dut_rv_portalIfc_indications_3_notEmpty__5_ETC___d372 = !DEF_dut_rv_portalIfc_indications_3_notEmpty____d251 && DEF_memPortal_memslave_rs_first__50_EQ_4___d370;
  DEF_NOT_dut_rv_portalIfc_indications_2_notEmpty__8_ETC___d369 = !DEF_dut_rv_portalIfc_indications_2_notEmpty____d187 && DEF_memPortal_memslave_rs_first__50_EQ_3___d367;
  DEF_NOT_dut_rv_portalIfc_indications_1_notEmpty__2_ETC___d366 = !DEF_dut_rv_portalIfc_indications_1_notEmpty____d123 && DEF_memPortal_memslave_rs_first__50_EQ_2___d364;
  INST_memPortal_memslave_req_ars.METH_deq();
  DEF_NOT_dut_rv_portalIfc_indications_0_notEmpty__9_ETC___d363 = !DEF_dut_rv_portalIfc_indications_0_notEmpty____d59 && DEF_memPortal_memslave_rs_first__50_EQ_1___d361;
  if (DEF_memPortal_memslave_rs_first__50_EQ_0___d359)
    INST_memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_ars_first____d360);
  if (DEF_memPortal_memslave_rs_first__50_EQ_1___d361)
    INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_ars_first____d360);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_dut_rv_portalIfc_indications_0_notEmpty__9_ETC___d363)
      dollar_display(sim_hdl, this, "s", &__str_literal_1);
  if (DEF_memPortal_memslave_rs_first__50_EQ_2___d364)
    INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_ars_first____d360);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_dut_rv_portalIfc_indications_1_notEmpty__2_ETC___d366)
      dollar_display(sim_hdl, this, "s", &__str_literal_1);
  if (DEF_memPortal_memslave_rs_first__50_EQ_3___d367)
    INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_ars_first____d360);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_dut_rv_portalIfc_indications_2_notEmpty__8_ETC___d369)
      dollar_display(sim_hdl, this, "s", &__str_literal_1);
  if (DEF_memPortal_memslave_rs_first__50_EQ_4___d370)
    INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo.METH_enq(DEF_memPortal_memslave_req_ars_first____d360);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_dut_rv_portalIfc_indications_3_notEmpty__5_ETC___d372)
      dollar_display(sim_hdl, this, "s", &__str_literal_1);
}


/* Methods */

tUInt32 MOD_mkFlashIndicationProxySynth::METH_portalIfc_ifcType()
{
  tUInt32 PORT_portalIfc_ifcType;
  PORT_portalIfc_ifcType = INST_dut_rv.METH_portalIfc_ifcType();
  return PORT_portalIfc_ifcType;
}

tUInt8 MOD_mkFlashIndicationProxySynth::METH_RDY_portalIfc_ifcType()
{
  tUInt8 DEF_CAN_FIRE_portalIfc_ifcType;
  tUInt8 PORT_RDY_portalIfc_ifcType;
  DEF_CAN_FIRE_portalIfc_ifcType = (tUInt8)1u;
  PORT_RDY_portalIfc_ifcType = DEF_CAN_FIRE_portalIfc_ifcType;
  return PORT_RDY_portalIfc_ifcType;
}

tUInt32 MOD_mkFlashIndicationProxySynth::METH_portalIfc_ifcId()
{
  tUInt32 PORT_portalIfc_ifcId;
  PORT_portalIfc_ifcId = INST_dut_rv.METH_portalIfc_ifcId();
  return PORT_portalIfc_ifcId;
}

tUInt8 MOD_mkFlashIndicationProxySynth::METH_RDY_portalIfc_ifcId()
{
  tUInt8 DEF_CAN_FIRE_portalIfc_ifcId;
  tUInt8 PORT_RDY_portalIfc_ifcId;
  DEF_CAN_FIRE_portalIfc_ifcId = (tUInt8)1u;
  PORT_RDY_portalIfc_ifcId = DEF_CAN_FIRE_portalIfc_ifcId;
  return PORT_RDY_portalIfc_ifcId;
}

void MOD_mkFlashIndicationProxySynth::METH_portalIfc_slave_read_server_readReq_put(tUInt32 ARG_portalIfc_slave_read_server_readReq_put)
{
  tUInt8 DEF_NOT_portalIfc_slave_read_server_readReq_put_BI_ETC___d376;
  tUInt8 DEF_x__h11800;
  tUInt8 DEF_req_burstLen__h11722;
  tUInt32 DEF_portalIfc_slave_read_server_readReq_put_BITS_2_ETC___d373;
  DEF_portalIfc_slave_read_server_readReq_put_BITS_2_ETC___d373 = (tUInt32)(4194303u & ARG_portalIfc_slave_read_server_readReq_put);
  DEF_req_burstLen__h11722 = (tUInt8)((tUInt8)255u & (ARG_portalIfc_slave_read_server_readReq_put >> 6u));
  DEF_x__h11800 = (tUInt8)((tUInt8)7u & (ARG_portalIfc_slave_read_server_readReq_put >> 22u));
  DEF_NOT_portalIfc_slave_read_server_readReq_put_BI_ETC___d376 = !(DEF_req_burstLen__h11722 <= (tUInt8)4u);
  INST_memPortal_memslave_req_ars.METH_enq(DEF_portalIfc_slave_read_server_readReq_put_BITS_2_ETC___d373);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_portalIfc_slave_read_server_readReq_put_BI_ETC___d376)
      dollar_display(sim_hdl, this, "s,8", &__str_literal_2, DEF_req_burstLen__h11722);
  INST_memPortal_memslave_rs.METH_enq(DEF_x__h11800);
}

tUInt8 MOD_mkFlashIndicationProxySynth::METH_RDY_portalIfc_slave_read_server_readReq_put()
{
  tUInt8 DEF_CAN_FIRE_portalIfc_slave_read_server_readReq_put;
  tUInt8 PORT_RDY_portalIfc_slave_read_server_readReq_put;
  DEF_CAN_FIRE_portalIfc_slave_read_server_readReq_put = INST_memPortal_memslave_req_ars.METH_i_notFull() && INST_memPortal_memslave_rs.METH_i_notFull();
  PORT_RDY_portalIfc_slave_read_server_readReq_put = DEF_CAN_FIRE_portalIfc_slave_read_server_readReq_put;
  return PORT_RDY_portalIfc_slave_read_server_readReq_put;
}

tUInt64 MOD_mkFlashIndicationProxySynth::METH_portalIfc_slave_read_server_readData_get()
{
  tUInt32 DEF__theResult___snd__h12182;
  tUInt32 DEF_v___1__h12444;
  tUInt32 DEF_y_avValue_data__h12130;
  tUInt8 DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d434;
  tUInt8 DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d427;
  tUInt32 DEF_SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d420;
  tUInt8 DEF_y_avValue_tag__h12131;
  tUInt8 DEF_addr__h12126;
  tUInt32 DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_addrB_ETC___d380;
  tUInt32 DEF_v___1__h12457;
  tUInt32 DEF_v___1__h12454;
  tUInt32 DEF_v___1__h12451;
  tUInt64 DEF_memPortal_indicationMemSlaves_0_fifoReadDataFi_ETC___d411;
  tUInt64 DEF_memPortal_indicationMemSlaves_1_fifoReadDataFi_ETC___d413;
  tUInt64 DEF_memPortal_indicationMemSlaves_2_fifoReadDataFi_ETC___d415;
  tUInt64 DEF_memPortal_indicationMemSlaves_3_fifoReadDataFi_ETC___d417;
  tUInt64 PORT_portalIfc_slave_read_server_readData_get;
  DEF_dut_rv_portalIfc_indications_0_notEmpty____d59 = INST_dut_rv.METH_portalIfc_indications_0_notEmpty();
  DEF_dut_rv_portalIfc_indications_1_notEmpty____d123 = INST_dut_rv.METH_portalIfc_indications_1_notEmpty();
  DEF_dut_rv_portalIfc_indications_2_notEmpty____d187 = INST_dut_rv.METH_portalIfc_indications_2_notEmpty();
  DEF_dut_rv_portalIfc_indications_3_notEmpty____d251 = INST_dut_rv.METH_portalIfc_indications_3_notEmpty();
  DEF_x__h11856 = INST_memPortal_memslave_rs.METH_first();
  DEF_dut_rv_portalIfc_indications_3_notEmpty__51_OR_ETC___d385 = DEF_dut_rv_portalIfc_indications_3_notEmpty____d251 || (DEF_dut_rv_portalIfc_indications_2_notEmpty____d187 || (DEF_dut_rv_portalIfc_indications_1_notEmpty____d123 || DEF_dut_rv_portalIfc_indications_0_notEmpty____d59));
  DEF_memPortal_indicationMemSlaves_3_fifoReadDataFi_ETC___d417 = INST_memPortal_indicationMemSlaves_3_fifoReadDataFifo.METH_first();
  DEF_memPortal_indicationMemSlaves_2_fifoReadDataFi_ETC___d415 = INST_memPortal_indicationMemSlaves_2_fifoReadDataFifo.METH_first();
  DEF_memPortal_indicationMemSlaves_1_fifoReadDataFi_ETC___d413 = INST_memPortal_indicationMemSlaves_1_fifoReadDataFifo.METH_first();
  DEF_v___1__h12451 = INST_memPortal_ctrlPort_outOfRangeWriteCount.METH_read();
  DEF_memPortal_indicationMemSlaves_0_fifoReadDataFi_ETC___d411 = INST_memPortal_indicationMemSlaves_0_fifoReadDataFifo.METH_first();
  DEF_v___1__h12454 = INST_memPortal_ctrlPort_outOfRangeReadCountReg.METH_read();
  DEF_v___1__h12457 = INST_memPortal_ctrlPort_underflowReadCountReg.METH_read();
  DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_addrB_ETC___d380 = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_ctrlPort_interruptEnableReg__h12467 = INST_memPortal_ctrlPort_interruptEnableReg.METH_read();
  DEF_addr__h12126 = (tUInt8)(DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_addrB_ETC___d380 >> 15u);
  DEF_y_avValue_tag__h12131 = (tUInt8)((tUInt8)63u & (DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_addrB_ETC___d380 >> 1u));
  switch (DEF_x__h11856) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d427 = DEF_y_avValue_tag__h12131;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d427 = (tUInt8)((tUInt8)63u & (DEF_memPortal_indicationMemSlaves_0_fifoReadDataFi_ETC___d411 >> 1u));
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d427 = (tUInt8)((tUInt8)63u & (DEF_memPortal_indicationMemSlaves_1_fifoReadDataFi_ETC___d413 >> 1u));
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d427 = (tUInt8)((tUInt8)63u & (DEF_memPortal_indicationMemSlaves_2_fifoReadDataFi_ETC___d415 >> 1u));
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d427 = (tUInt8)((tUInt8)63u & (DEF_memPortal_indicationMemSlaves_3_fifoReadDataFi_ETC___d417 >> 1u));
    break;
  default:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d427 = (tUInt8)42u;
  }
  switch (DEF_x__h11856) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d434 = (tUInt8)((tUInt8)1u & DEF_memPortal_ctrlPort_ctrlReadAddrGenerator_addrB_ETC___d380);
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d434 = (tUInt8)((tUInt8)1u & DEF_memPortal_indicationMemSlaves_0_fifoReadDataFi_ETC___d411);
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d434 = (tUInt8)((tUInt8)1u & DEF_memPortal_indicationMemSlaves_1_fifoReadDataFi_ETC___d413);
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d434 = (tUInt8)((tUInt8)1u & DEF_memPortal_indicationMemSlaves_2_fifoReadDataFi_ETC___d415);
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d434 = (tUInt8)((tUInt8)1u & DEF_memPortal_indicationMemSlaves_3_fifoReadDataFi_ETC___d417);
    break;
  default:
    DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d434 = (tUInt8)0u;
  }
  DEF__theResult___snd__h12182 = DEF_dut_rv_portalIfc_indications_3_notEmpty____d251 ? 3u : (DEF_dut_rv_portalIfc_indications_2_notEmpty____d187 ? 2u : (DEF_dut_rv_portalIfc_indications_1_notEmpty____d123 ? 1u : (DEF_dut_rv_portalIfc_indications_0_notEmpty____d59 ? 0u : 4294967295u)));
  DEF_v___1__h12444 = DEF__theResult___snd__h12182 + 1u;
  switch (DEF_addr__h12126) {
  case (tUInt8)24u:
    DEF_y_avValue_data__h12130 = DEF_dut_rv_portalIfc_indications_3_notEmpty__51_OR_ETC___d385 ? DEF_v___1__h12444 : 0u;
    break;
  case (tUInt8)20u:
    DEF_y_avValue_data__h12130 = DEF_v___1__h12451;
    break;
  case (tUInt8)16u:
    DEF_y_avValue_data__h12130 = DEF_v___1__h12454;
    break;
  case (tUInt8)12u:
    DEF_y_avValue_data__h12130 = DEF_v___1__h12457;
    break;
  case (tUInt8)8u:
    DEF_y_avValue_data__h12130 = 7u;
    break;
  case (tUInt8)4u:
    DEF_y_avValue_data__h12130 = DEF_memPortal_ctrlPort_interruptEnableReg__h12467 ? 1u : 0u;
    break;
  case (tUInt8)0u:
    DEF_y_avValue_data__h12130 = DEF_dut_rv_portalIfc_indications_3_notEmpty__51_OR_ETC___d385 ? 1u : 0u;
    break;
  default:
    DEF_y_avValue_data__h12130 = 5899680u;
  }
  switch (DEF_x__h11856) {
  case (tUInt8)0u:
    DEF_SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d420 = DEF_y_avValue_data__h12130;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d420 = (tUInt32)(DEF_memPortal_indicationMemSlaves_0_fifoReadDataFi_ETC___d411 >> 7u);
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d420 = (tUInt32)(DEF_memPortal_indicationMemSlaves_1_fifoReadDataFi_ETC___d413 >> 7u);
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d420 = (tUInt32)(DEF_memPortal_indicationMemSlaves_2_fifoReadDataFi_ETC___d415 >> 7u);
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d420 = (tUInt32)(DEF_memPortal_indicationMemSlaves_3_fifoReadDataFi_ETC___d417 >> 7u);
    break;
  default:
    DEF_SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d420 = 2863311530u;
  }
  PORT_portalIfc_slave_read_server_readData_get = 549755813887llu & (((((tUInt64)(DEF_SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d420)) << 7u) | (((tUInt64)(DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d427)) << 1u)) | (tUInt64)(DEF_SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d434));
  DEF_memPortal_memslave_rs_first__50_EQ_4___d370 = DEF_x__h11856 == (tUInt8)4u;
  DEF_memPortal_memslave_rs_first__50_EQ_3___d367 = DEF_x__h11856 == (tUInt8)3u;
  DEF_memPortal_memslave_rs_first__50_EQ_2___d364 = DEF_x__h11856 == (tUInt8)2u;
  DEF_memPortal_memslave_rs_first__50_EQ_1___d361 = DEF_x__h11856 == (tUInt8)1u;
  DEF_memPortal_memslave_rs_first__50_EQ_0___d359 = DEF_x__h11856 == (tUInt8)0u;
  if (DEF_memPortal_memslave_rs_first__50_EQ_0___d359)
    INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_memPortal_memslave_rs_first__50_EQ_1___d361)
    INST_memPortal_indicationMemSlaves_0_fifoReadDataFifo.METH_deq();
  if (DEF_memPortal_memslave_rs_first__50_EQ_2___d364)
    INST_memPortal_indicationMemSlaves_1_fifoReadDataFifo.METH_deq();
  if (DEF_memPortal_memslave_rs_first__50_EQ_3___d367)
    INST_memPortal_indicationMemSlaves_2_fifoReadDataFifo.METH_deq();
  if (DEF_memPortal_memslave_rs_first__50_EQ_4___d370)
    INST_memPortal_indicationMemSlaves_3_fifoReadDataFifo.METH_deq();
  INST_memPortal_memslave_rs.METH_deq();
  return PORT_portalIfc_slave_read_server_readData_get;
}

tUInt8 MOD_mkFlashIndicationProxySynth::METH_RDY_portalIfc_slave_read_server_readData_get()
{
  tUInt8 DEF_CASE_memPortal_memslave_rs_first__50_0_memPort_ETC___d440;
  tUInt8 DEF_CAN_FIRE_portalIfc_slave_read_server_readData_get;
  tUInt8 PORT_RDY_portalIfc_slave_read_server_readData_get;
  DEF_memPortal_memslave_rs_i_notEmpty____d349 = INST_memPortal_memslave_rs.METH_i_notEmpty();
  DEF_x__h11856 = INST_memPortal_memslave_rs.METH_first();
  switch (DEF_x__h11856) {
  case (tUInt8)0u:
    DEF_CASE_memPortal_memslave_rs_first__50_0_memPort_ETC___d440 = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo.METH_i_notEmpty();
    break;
  case (tUInt8)1u:
    DEF_CASE_memPortal_memslave_rs_first__50_0_memPort_ETC___d440 = INST_memPortal_indicationMemSlaves_0_fifoReadDataFifo.METH_i_notEmpty();
    break;
  case (tUInt8)2u:
    DEF_CASE_memPortal_memslave_rs_first__50_0_memPort_ETC___d440 = INST_memPortal_indicationMemSlaves_1_fifoReadDataFifo.METH_i_notEmpty();
    break;
  case (tUInt8)3u:
    DEF_CASE_memPortal_memslave_rs_first__50_0_memPort_ETC___d440 = INST_memPortal_indicationMemSlaves_2_fifoReadDataFifo.METH_i_notEmpty();
    break;
  case (tUInt8)4u:
    DEF_CASE_memPortal_memslave_rs_first__50_0_memPort_ETC___d440 = INST_memPortal_indicationMemSlaves_3_fifoReadDataFifo.METH_i_notEmpty();
    break;
  default:
    DEF_CASE_memPortal_memslave_rs_first__50_0_memPort_ETC___d440 = (tUInt8)1u;
  }
  DEF_CAN_FIRE_portalIfc_slave_read_server_readData_get = DEF_memPortal_memslave_rs_i_notEmpty____d349 && DEF_CASE_memPortal_memslave_rs_first__50_0_memPort_ETC___d440;
  PORT_RDY_portalIfc_slave_read_server_readData_get = DEF_CAN_FIRE_portalIfc_slave_read_server_readData_get;
  return PORT_RDY_portalIfc_slave_read_server_readData_get;
}

void MOD_mkFlashIndicationProxySynth::METH_portalIfc_slave_write_server_writeReq_put(tUInt32 ARG_portalIfc_slave_write_server_writeReq_put)
{
  tUInt8 DEF_NOT_portalIfc_slave_write_server_writeReq_put__ETC___d444;
  tUInt8 DEF_x__h12692;
  tUInt8 DEF_req_burstLen__h12614;
  tUInt32 DEF_portalIfc_slave_write_server_writeReq_put_BITS_ETC___d441;
  DEF_portalIfc_slave_write_server_writeReq_put_BITS_ETC___d441 = (tUInt32)(4194303u & ARG_portalIfc_slave_write_server_writeReq_put);
  DEF_req_burstLen__h12614 = (tUInt8)((tUInt8)255u & (ARG_portalIfc_slave_write_server_writeReq_put >> 6u));
  DEF_x__h12692 = (tUInt8)((tUInt8)7u & (ARG_portalIfc_slave_write_server_writeReq_put >> 22u));
  DEF_NOT_portalIfc_slave_write_server_writeReq_put__ETC___d444 = !(DEF_req_burstLen__h12614 <= (tUInt8)4u);
  INST_memPortal_memslave_req_aws.METH_enq(DEF_portalIfc_slave_write_server_writeReq_put_BITS_ETC___d441);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_portalIfc_slave_write_server_writeReq_put__ETC___d444)
      dollar_display(sim_hdl, this, "s,8", &__str_literal_3, DEF_req_burstLen__h12614);
  INST_memPortal_memslave_ws.METH_enq(DEF_x__h12692);
}

tUInt8 MOD_mkFlashIndicationProxySynth::METH_RDY_portalIfc_slave_write_server_writeReq_put()
{
  tUInt8 DEF_CAN_FIRE_portalIfc_slave_write_server_writeReq_put;
  tUInt8 PORT_RDY_portalIfc_slave_write_server_writeReq_put;
  DEF_CAN_FIRE_portalIfc_slave_write_server_writeReq_put = INST_memPortal_memslave_req_aws.METH_i_notFull() && INST_memPortal_memslave_ws.METH_i_notFull();
  PORT_RDY_portalIfc_slave_write_server_writeReq_put = DEF_CAN_FIRE_portalIfc_slave_write_server_writeReq_put;
  return PORT_RDY_portalIfc_slave_write_server_writeReq_put;
}

void MOD_mkFlashIndicationProxySynth::METH_portalIfc_slave_write_server_writeData_put(tUInt64 ARG_portalIfc_slave_write_server_writeData_put)
{
  tUInt8 DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d450;
  tUInt8 DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d454;
  tUInt8 DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d458;
  tUInt8 DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d462;
  tUInt8 DEF_x__h13003;
  tUInt8 DEF_x__h13029;
  tUInt8 DEF_x__h13055;
  tUInt8 DEF_x__h13081;
  DEF_x__h12741 = INST_memPortal_memslave_ws.METH_first();
  DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d460 = INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d456 = INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d452 = INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d448 = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_x__h13081 = (tUInt8)((tUInt8)63u & (DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d460 >> 1u));
  DEF_x__h13055 = (tUInt8)((tUInt8)63u & (DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d456 >> 1u));
  DEF_x__h13029 = (tUInt8)((tUInt8)63u & (DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d452 >> 1u));
  DEF_x__h13003 = (tUInt8)((tUInt8)63u & (DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d448 >> 1u));
  DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d461 = (tUInt8)((tUInt8)1u & DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d460);
  DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d457 = (tUInt8)((tUInt8)1u & DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d456);
  DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d453 = (tUInt8)((tUInt8)1u & DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d452);
  DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d449 = (tUInt8)((tUInt8)1u & DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d448);
  DEF_memPortal_memslave_ws_first__17_EQ_4___d330 = DEF_x__h12741 == (tUInt8)4u;
  DEF_memPortal_memslave_ws_first__17_EQ_3___d329 = DEF_x__h12741 == (tUInt8)3u;
  DEF_memPortal_memslave_ws_first__17_EQ_2___d328 = DEF_x__h12741 == (tUInt8)2u;
  DEF_memPortal_memslave_ws_first__17_EQ_1___d327 = DEF_x__h12741 == (tUInt8)1u;
  DEF_memPortal_memslave_ws_first__17_EQ_0___d326 = DEF_x__h12741 == (tUInt8)0u;
  DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d462 = DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d461 && DEF_memPortal_memslave_ws_first__17_EQ_4___d330;
  DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d458 = DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d457 && DEF_memPortal_memslave_ws_first__17_EQ_3___d329;
  DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d454 = DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d453 && DEF_memPortal_memslave_ws_first__17_EQ_2___d328;
  DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d450 = DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d449 && DEF_memPortal_memslave_ws_first__17_EQ_1___d327;
  if (DEF_memPortal_memslave_ws_first__17_EQ_0___d326)
    INST_memPortal_ctrlPort_ctrlWriteDataFifo.METH_enq(ARG_portalIfc_slave_write_server_writeData_put);
  if (DEF_memPortal_memslave_ws_first__17_EQ_1___d327)
    INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d450)
    INST_memPortal_indicationMemSlaves_0_fifoWriteDoneFifo.METH_enq(DEF_x__h13003);
  if (DEF_memPortal_memslave_ws_first__17_EQ_2___d328)
    INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d454)
    INST_memPortal_indicationMemSlaves_1_fifoWriteDoneFifo.METH_enq(DEF_x__h13029);
  if (DEF_memPortal_memslave_ws_first__17_EQ_3___d329)
    INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo.METH_deq();
  if (DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d458)
    INST_memPortal_indicationMemSlaves_2_fifoWriteDoneFifo.METH_enq(DEF_x__h13055);
  if (DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d462)
    INST_memPortal_indicationMemSlaves_3_fifoWriteDoneFifo.METH_enq(DEF_x__h13081);
  if (DEF_memPortal_memslave_ws_first__17_EQ_4___d330)
    INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo.METH_deq();
}

tUInt8 MOD_mkFlashIndicationProxySynth::METH_RDY_portalIfc_slave_write_server_writeData_put()
{
  tUInt8 DEF_CASE_memPortal_memslave_ws_first__17_0_memPort_ETC___d485;
  tUInt8 DEF_CAN_FIRE_portalIfc_slave_write_server_writeData_put;
  tUInt8 PORT_RDY_portalIfc_slave_write_server_writeData_put;
  DEF_memPortal_memslave_ws_i_notEmpty____d315 = INST_memPortal_memslave_ws.METH_i_notEmpty();
  DEF_x__h12741 = INST_memPortal_memslave_ws.METH_first();
  DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d460 = INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d456 = INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d452 = INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d448 = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.METH_first();
  DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d461 = (tUInt8)((tUInt8)1u & DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d460);
  DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d457 = (tUInt8)((tUInt8)1u & DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d456);
  DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d453 = (tUInt8)((tUInt8)1u & DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d452);
  DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d449 = (tUInt8)((tUInt8)1u & DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d448);
  switch (DEF_x__h12741) {
  case (tUInt8)0u:
    DEF_CASE_memPortal_memslave_ws_first__17_0_memPort_ETC___d485 = INST_memPortal_ctrlPort_ctrlWriteDataFifo.METH_i_notFull();
    break;
  case (tUInt8)1u:
    DEF_CASE_memPortal_memslave_ws_first__17_0_memPort_ETC___d485 = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.METH_i_notEmpty() && (!DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d449 || INST_memPortal_indicationMemSlaves_0_fifoWriteDoneFifo.METH_i_notFull());
    break;
  case (tUInt8)2u:
    DEF_CASE_memPortal_memslave_ws_first__17_0_memPort_ETC___d485 = INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo.METH_i_notEmpty() && (!DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d453 || INST_memPortal_indicationMemSlaves_1_fifoWriteDoneFifo.METH_i_notFull());
    break;
  case (tUInt8)3u:
    DEF_CASE_memPortal_memslave_ws_first__17_0_memPort_ETC___d485 = INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo.METH_i_notEmpty() && (!DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d457 || INST_memPortal_indicationMemSlaves_2_fifoWriteDoneFifo.METH_i_notFull());
    break;
  case (tUInt8)4u:
    DEF_CASE_memPortal_memslave_ws_first__17_0_memPort_ETC___d485 = INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo.METH_i_notEmpty() && (!DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d461 || INST_memPortal_indicationMemSlaves_3_fifoWriteDoneFifo.METH_i_notFull());
    break;
  default:
    DEF_CASE_memPortal_memslave_ws_first__17_0_memPort_ETC___d485 = (tUInt8)1u;
  }
  DEF_CAN_FIRE_portalIfc_slave_write_server_writeData_put = DEF_memPortal_memslave_ws_i_notEmpty____d315 && DEF_CASE_memPortal_memslave_ws_first__17_0_memPort_ETC___d485;
  PORT_RDY_portalIfc_slave_write_server_writeData_put = DEF_CAN_FIRE_portalIfc_slave_write_server_writeData_put;
  return PORT_RDY_portalIfc_slave_write_server_writeData_put;
}

tUInt8 MOD_mkFlashIndicationProxySynth::METH_portalIfc_slave_write_server_writeDone_get()
{
  tUInt8 DEF_portalIfc_slave_write_server_writeDone_get__avValue1;
  tUInt8 PORT_portalIfc_slave_write_server_writeDone_get;
  DEF_portalIfc_slave_write_server_writeDone_get__avValue1 = INST_memPortal_memslave_doneFifo.METH_first();
  PORT_portalIfc_slave_write_server_writeDone_get = DEF_portalIfc_slave_write_server_writeDone_get__avValue1;
  INST_memPortal_memslave_doneFifo.METH_deq();
  return PORT_portalIfc_slave_write_server_writeDone_get;
}

tUInt8 MOD_mkFlashIndicationProxySynth::METH_RDY_portalIfc_slave_write_server_writeDone_get()
{
  tUInt8 DEF_CAN_FIRE_portalIfc_slave_write_server_writeDone_get;
  tUInt8 PORT_RDY_portalIfc_slave_write_server_writeDone_get;
  DEF_CAN_FIRE_portalIfc_slave_write_server_writeDone_get = INST_memPortal_memslave_doneFifo.METH_i_notEmpty();
  PORT_RDY_portalIfc_slave_write_server_writeDone_get = DEF_CAN_FIRE_portalIfc_slave_write_server_writeDone_get;
  return PORT_RDY_portalIfc_slave_write_server_writeDone_get;
}

tUInt8 MOD_mkFlashIndicationProxySynth::METH_portalIfc_interrupt__read()
{
  tUInt8 PORT_portalIfc_interrupt__read;
  DEF_dut_rv_portalIfc_indications_0_notEmpty____d59 = INST_dut_rv.METH_portalIfc_indications_0_notEmpty();
  DEF_dut_rv_portalIfc_indications_1_notEmpty____d123 = INST_dut_rv.METH_portalIfc_indications_1_notEmpty();
  DEF_dut_rv_portalIfc_indications_2_notEmpty____d187 = INST_dut_rv.METH_portalIfc_indications_2_notEmpty();
  DEF_dut_rv_portalIfc_indications_3_notEmpty____d251 = INST_dut_rv.METH_portalIfc_indications_3_notEmpty();
  DEF_dut_rv_portalIfc_indications_3_notEmpty__51_OR_ETC___d385 = DEF_dut_rv_portalIfc_indications_3_notEmpty____d251 || (DEF_dut_rv_portalIfc_indications_2_notEmpty____d187 || (DEF_dut_rv_portalIfc_indications_1_notEmpty____d123 || DEF_dut_rv_portalIfc_indications_0_notEmpty____d59));
  DEF_memPortal_ctrlPort_interruptEnableReg__h12467 = INST_memPortal_ctrlPort_interruptEnableReg.METH_read();
  PORT_portalIfc_interrupt__read = DEF_dut_rv_portalIfc_indications_3_notEmpty__51_OR_ETC___d385 && DEF_memPortal_ctrlPort_interruptEnableReg__h12467;
  return PORT_portalIfc_interrupt__read;
}

tUInt8 MOD_mkFlashIndicationProxySynth::METH_RDY_portalIfc_interrupt__read()
{
  tUInt8 DEF_CAN_FIRE_portalIfc_interrupt__read;
  tUInt8 PORT_RDY_portalIfc_interrupt__read;
  DEF_CAN_FIRE_portalIfc_interrupt__read = (tUInt8)1u;
  PORT_RDY_portalIfc_interrupt__read = DEF_CAN_FIRE_portalIfc_interrupt__read;
  return PORT_RDY_portalIfc_interrupt__read;
}

void MOD_mkFlashIndicationProxySynth::METH_ifc_started()
{
  INST_dut_rv.METH_ifc_started();
}

tUInt8 MOD_mkFlashIndicationProxySynth::METH_RDY_ifc_started()
{
  tUInt8 DEF_CAN_FIRE_ifc_started;
  tUInt8 PORT_RDY_ifc_started;
  DEF_CAN_FIRE_ifc_started = INST_dut_rv.METH_RDY_ifc_started();
  PORT_RDY_ifc_started = DEF_CAN_FIRE_ifc_started;
  return PORT_RDY_ifc_started;
}

void MOD_mkFlashIndicationProxySynth::METH_ifc_readDone(tUInt32 ARG_ifc_readDone_tag)
{
  INST_dut_rv.METH_ifc_readDone(ARG_ifc_readDone_tag);
}

tUInt8 MOD_mkFlashIndicationProxySynth::METH_RDY_ifc_readDone()
{
  tUInt8 DEF_CAN_FIRE_ifc_readDone;
  tUInt8 PORT_RDY_ifc_readDone;
  DEF_CAN_FIRE_ifc_readDone = INST_dut_rv.METH_RDY_ifc_readDone();
  PORT_RDY_ifc_readDone = DEF_CAN_FIRE_ifc_readDone;
  return PORT_RDY_ifc_readDone;
}

void MOD_mkFlashIndicationProxySynth::METH_ifc_writeDone(tUInt32 ARG_ifc_writeDone_tag)
{
  INST_dut_rv.METH_ifc_writeDone(ARG_ifc_writeDone_tag);
}

tUInt8 MOD_mkFlashIndicationProxySynth::METH_RDY_ifc_writeDone()
{
  tUInt8 DEF_CAN_FIRE_ifc_writeDone;
  tUInt8 PORT_RDY_ifc_writeDone;
  DEF_CAN_FIRE_ifc_writeDone = INST_dut_rv.METH_RDY_ifc_writeDone();
  PORT_RDY_ifc_writeDone = DEF_CAN_FIRE_ifc_writeDone;
  return PORT_RDY_ifc_writeDone;
}

void MOD_mkFlashIndicationProxySynth::METH_ifc_hexDump(tUInt32 ARG_ifc_hexDump_data)
{
  INST_dut_rv.METH_ifc_hexDump(ARG_ifc_hexDump_data);
}

tUInt8 MOD_mkFlashIndicationProxySynth::METH_RDY_ifc_hexDump()
{
  tUInt8 DEF_CAN_FIRE_ifc_hexDump;
  tUInt8 PORT_RDY_ifc_hexDump;
  DEF_CAN_FIRE_ifc_hexDump = INST_dut_rv.METH_RDY_ifc_hexDump();
  PORT_RDY_ifc_hexDump = DEF_CAN_FIRE_ifc_hexDump;
  return PORT_RDY_ifc_hexDump;
}


/* Reset routines */

void MOD_mkFlashIndicationProxySynth::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_memPortal_putFailedIndicationFifo.reset_RST(ARG_rst_in);
  INST_memPortal_memslave_ws.reset_RST(ARG_rst_in);
  INST_memPortal_memslave_rs.reset_RST(ARG_rst_in);
  INST_memPortal_memslave_req_aws.reset_RST(ARG_rst_in);
  INST_memPortal_memslave_req_ars.reset_RST(ARG_rst_in);
  INST_memPortal_memslave_doneFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_3_fifoWriteDoneFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_3_fifoReadDataFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_2_fifoWriteDoneFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_2_fifoReadDataFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_1_fifoWriteDoneFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_1_fifoReadDataFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoWriteDoneFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoReadDataFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_underflowReadCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_outOfRangeWriteCount.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_outOfRangeReadCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_interruptEnableReg.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlWriteDoneFifo.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlWriteDataFifo.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg.reset_RST(ARG_rst_in);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo.reset_RST(ARG_rst_in);
  INST_dut_rv.reset_RST_N(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkFlashIndicationProxySynth::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkFlashIndicationProxySynth::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_dut_rv.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlWriteDataFifo.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_ctrlWriteDoneFifo.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_interruptEnableReg.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_outOfRangeReadCountReg.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_outOfRangeWriteCount.dump_state(indent + 2u);
  INST_memPortal_ctrlPort_underflowReadCountReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoReadDataFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_0_fifoWriteDoneFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_1_fifoReadDataFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_1_fifoWriteDoneFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_2_fifoReadDataFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_2_fifoWriteDoneFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_3_fifoReadDataFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo.dump_state(indent + 2u);
  INST_memPortal_indicationMemSlaves_3_fifoWriteDoneFifo.dump_state(indent + 2u);
  INST_memPortal_memslave_doneFifo.dump_state(indent + 2u);
  INST_memPortal_memslave_req_ars.dump_state(indent + 2u);
  INST_memPortal_memslave_req_aws.dump_state(indent + 2u);
  INST_memPortal_memslave_rs.dump_state(indent + 2u);
  INST_memPortal_memslave_ws.dump_state(indent + 2u);
  INST_memPortal_putFailedIndicationFifo.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkFlashIndicationProxySynth::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 123u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dut_rv_portalIfc_indications_0_notEmpty____d59", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dut_rv_portalIfc_indications_1_notEmpty____d123", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dut_rv_portalIfc_indications_2_notEmpty____d187", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dut_rv_portalIfc_indications_3_notEmpty__51_OR_ETC___d385", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dut_rv_portalIfc_indications_3_notEmpty____d251", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d303", 23u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d304", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_ctrlPort_interruptEnableReg__h12467", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d47", 23u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d48", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d49", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d448", 23u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d449", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d111", 23u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d112", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d113", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d452", 23u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d453", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d175", 23u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d176", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d177", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d456", 23u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d457", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d239", 23u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d240", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d241", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d460", 23u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d461", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_rs_first__50_EQ_0___d359", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_rs_first__50_EQ_1___d361", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_rs_first__50_EQ_2___d364", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_rs_first__50_EQ_3___d367", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_rs_first__50_EQ_4___d370", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_rs_i_notEmpty____d349", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_ws_first__17_EQ_0___d326", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_ws_first__17_EQ_1___d327", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_ws_first__17_EQ_2___d328", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_ws_first__17_EQ_3___d329", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_ws_first__17_EQ_4___d330", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memPortal_memslave_ws_i_notEmpty____d315", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h11856", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h12741", 3u);
  num = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlWriteDataFifo.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_ctrlWriteDoneFifo.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_interruptEnableReg.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_outOfRangeReadCountReg.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_outOfRangeWriteCount.dump_VCD_defs(num);
  num = INST_memPortal_ctrlPort_underflowReadCountReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoReadDataFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_0_fifoWriteDoneFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_1_fifoReadDataFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_1_fifoWriteDoneFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_2_fifoReadDataFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_2_fifoWriteDoneFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_3_fifoReadDataFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo.dump_VCD_defs(num);
  num = INST_memPortal_indicationMemSlaves_3_fifoWriteDoneFifo.dump_VCD_defs(num);
  num = INST_memPortal_memslave_doneFifo.dump_VCD_defs(num);
  num = INST_memPortal_memslave_req_ars.dump_VCD_defs(num);
  num = INST_memPortal_memslave_req_aws.dump_VCD_defs(num);
  num = INST_memPortal_memslave_rs.dump_VCD_defs(num);
  num = INST_memPortal_memslave_ws.dump_VCD_defs(num);
  num = INST_memPortal_putFailedIndicationFifo.dump_VCD_defs(num);
  if (levels != 1u)
  {
    unsigned int l = levels == 0u ? 0u : levels - 1u;
    num = INST_dut_rv.dump_VCD_defs(l);
  }
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkFlashIndicationProxySynth::dump_VCD(tVCDDumpType dt,
					       unsigned int levels,
					       MOD_mkFlashIndicationProxySynth &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
  if (levels != 1u)
    vcd_submodules(dt, levels - 1u, backing);
}

void MOD_mkFlashIndicationProxySynth::vcd_defs(tVCDDumpType dt,
					       MOD_mkFlashIndicationProxySynth &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 23u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 23u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 23u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 23u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 23u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 23u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 23u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 23u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 23u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 3u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_dut_rv_portalIfc_indications_0_notEmpty____d59) != DEF_dut_rv_portalIfc_indications_0_notEmpty____d59)
      {
	vcd_write_val(sim_hdl, num, DEF_dut_rv_portalIfc_indications_0_notEmpty____d59, 1u);
	backing.DEF_dut_rv_portalIfc_indications_0_notEmpty____d59 = DEF_dut_rv_portalIfc_indications_0_notEmpty____d59;
      }
      ++num;
      if ((backing.DEF_dut_rv_portalIfc_indications_1_notEmpty____d123) != DEF_dut_rv_portalIfc_indications_1_notEmpty____d123)
      {
	vcd_write_val(sim_hdl, num, DEF_dut_rv_portalIfc_indications_1_notEmpty____d123, 1u);
	backing.DEF_dut_rv_portalIfc_indications_1_notEmpty____d123 = DEF_dut_rv_portalIfc_indications_1_notEmpty____d123;
      }
      ++num;
      if ((backing.DEF_dut_rv_portalIfc_indications_2_notEmpty____d187) != DEF_dut_rv_portalIfc_indications_2_notEmpty____d187)
      {
	vcd_write_val(sim_hdl, num, DEF_dut_rv_portalIfc_indications_2_notEmpty____d187, 1u);
	backing.DEF_dut_rv_portalIfc_indications_2_notEmpty____d187 = DEF_dut_rv_portalIfc_indications_2_notEmpty____d187;
      }
      ++num;
      if ((backing.DEF_dut_rv_portalIfc_indications_3_notEmpty__51_OR_ETC___d385) != DEF_dut_rv_portalIfc_indications_3_notEmpty__51_OR_ETC___d385)
      {
	vcd_write_val(sim_hdl, num, DEF_dut_rv_portalIfc_indications_3_notEmpty__51_OR_ETC___d385, 1u);
	backing.DEF_dut_rv_portalIfc_indications_3_notEmpty__51_OR_ETC___d385 = DEF_dut_rv_portalIfc_indications_3_notEmpty__51_OR_ETC___d385;
      }
      ++num;
      if ((backing.DEF_dut_rv_portalIfc_indications_3_notEmpty____d251) != DEF_dut_rv_portalIfc_indications_3_notEmpty____d251)
      {
	vcd_write_val(sim_hdl, num, DEF_dut_rv_portalIfc_indications_3_notEmpty____d251, 1u);
	backing.DEF_dut_rv_portalIfc_indications_3_notEmpty____d251 = DEF_dut_rv_portalIfc_indications_3_notEmpty____d251;
      }
      ++num;
      if ((backing.DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d303) != DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d303)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d303, 23u);
	backing.DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d303 = DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d303;
      }
      ++num;
      if ((backing.DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d304) != DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d304)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d304, 1u);
	backing.DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d304 = DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d304;
      }
      ++num;
      if ((backing.DEF_memPortal_ctrlPort_interruptEnableReg__h12467) != DEF_memPortal_ctrlPort_interruptEnableReg__h12467)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_ctrlPort_interruptEnableReg__h12467, 1u);
	backing.DEF_memPortal_ctrlPort_interruptEnableReg__h12467 = DEF_memPortal_ctrlPort_interruptEnableReg__h12467;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d47) != DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d47)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d47, 23u);
	backing.DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d47 = DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d47;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d48) != DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d48)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d48, 8u);
	backing.DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d48 = DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d48;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d49) != DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d49)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d49, 1u);
	backing.DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d49 = DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d49;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d448) != DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d448)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d448, 23u);
	backing.DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d448 = DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d448;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d449) != DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d449)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d449, 1u);
	backing.DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d449 = DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d449;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d111) != DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d111)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d111, 23u);
	backing.DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d111 = DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d111;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d112) != DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d112)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d112, 8u);
	backing.DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d112 = DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d112;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d113) != DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d113)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d113, 1u);
	backing.DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d113 = DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d113;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d452) != DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d452)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d452, 23u);
	backing.DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d452 = DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d452;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d453) != DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d453)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d453, 1u);
	backing.DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d453 = DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d453;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d175) != DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d175)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d175, 23u);
	backing.DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d175 = DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d175;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d176) != DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d176)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d176, 8u);
	backing.DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d176 = DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d176;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d177) != DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d177)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d177, 1u);
	backing.DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d177 = DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d177;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d456) != DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d456)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d456, 23u);
	backing.DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d456 = DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d456;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d457) != DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d457)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d457, 1u);
	backing.DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d457 = DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d457;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d239) != DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d239)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d239, 23u);
	backing.DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d239 = DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d239;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d240) != DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d240)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d240, 8u);
	backing.DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d240 = DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d240;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d241) != DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d241)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d241, 1u);
	backing.DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d241 = DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d241;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d460) != DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d460)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d460, 23u);
	backing.DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d460 = DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d460;
      }
      ++num;
      if ((backing.DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d461) != DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d461)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d461, 1u);
	backing.DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d461 = DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d461;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_rs_first__50_EQ_0___d359) != DEF_memPortal_memslave_rs_first__50_EQ_0___d359)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_rs_first__50_EQ_0___d359, 1u);
	backing.DEF_memPortal_memslave_rs_first__50_EQ_0___d359 = DEF_memPortal_memslave_rs_first__50_EQ_0___d359;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_rs_first__50_EQ_1___d361) != DEF_memPortal_memslave_rs_first__50_EQ_1___d361)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_rs_first__50_EQ_1___d361, 1u);
	backing.DEF_memPortal_memslave_rs_first__50_EQ_1___d361 = DEF_memPortal_memslave_rs_first__50_EQ_1___d361;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_rs_first__50_EQ_2___d364) != DEF_memPortal_memslave_rs_first__50_EQ_2___d364)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_rs_first__50_EQ_2___d364, 1u);
	backing.DEF_memPortal_memslave_rs_first__50_EQ_2___d364 = DEF_memPortal_memslave_rs_first__50_EQ_2___d364;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_rs_first__50_EQ_3___d367) != DEF_memPortal_memslave_rs_first__50_EQ_3___d367)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_rs_first__50_EQ_3___d367, 1u);
	backing.DEF_memPortal_memslave_rs_first__50_EQ_3___d367 = DEF_memPortal_memslave_rs_first__50_EQ_3___d367;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_rs_first__50_EQ_4___d370) != DEF_memPortal_memslave_rs_first__50_EQ_4___d370)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_rs_first__50_EQ_4___d370, 1u);
	backing.DEF_memPortal_memslave_rs_first__50_EQ_4___d370 = DEF_memPortal_memslave_rs_first__50_EQ_4___d370;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_rs_i_notEmpty____d349) != DEF_memPortal_memslave_rs_i_notEmpty____d349)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_rs_i_notEmpty____d349, 1u);
	backing.DEF_memPortal_memslave_rs_i_notEmpty____d349 = DEF_memPortal_memslave_rs_i_notEmpty____d349;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_ws_first__17_EQ_0___d326) != DEF_memPortal_memslave_ws_first__17_EQ_0___d326)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_ws_first__17_EQ_0___d326, 1u);
	backing.DEF_memPortal_memslave_ws_first__17_EQ_0___d326 = DEF_memPortal_memslave_ws_first__17_EQ_0___d326;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_ws_first__17_EQ_1___d327) != DEF_memPortal_memslave_ws_first__17_EQ_1___d327)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_ws_first__17_EQ_1___d327, 1u);
	backing.DEF_memPortal_memslave_ws_first__17_EQ_1___d327 = DEF_memPortal_memslave_ws_first__17_EQ_1___d327;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_ws_first__17_EQ_2___d328) != DEF_memPortal_memslave_ws_first__17_EQ_2___d328)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_ws_first__17_EQ_2___d328, 1u);
	backing.DEF_memPortal_memslave_ws_first__17_EQ_2___d328 = DEF_memPortal_memslave_ws_first__17_EQ_2___d328;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_ws_first__17_EQ_3___d329) != DEF_memPortal_memslave_ws_first__17_EQ_3___d329)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_ws_first__17_EQ_3___d329, 1u);
	backing.DEF_memPortal_memslave_ws_first__17_EQ_3___d329 = DEF_memPortal_memslave_ws_first__17_EQ_3___d329;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_ws_first__17_EQ_4___d330) != DEF_memPortal_memslave_ws_first__17_EQ_4___d330)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_ws_first__17_EQ_4___d330, 1u);
	backing.DEF_memPortal_memslave_ws_first__17_EQ_4___d330 = DEF_memPortal_memslave_ws_first__17_EQ_4___d330;
      }
      ++num;
      if ((backing.DEF_memPortal_memslave_ws_i_notEmpty____d315) != DEF_memPortal_memslave_ws_i_notEmpty____d315)
      {
	vcd_write_val(sim_hdl, num, DEF_memPortal_memslave_ws_i_notEmpty____d315, 1u);
	backing.DEF_memPortal_memslave_ws_i_notEmpty____d315 = DEF_memPortal_memslave_ws_i_notEmpty____d315;
      }
      ++num;
      if ((backing.DEF_x__h11856) != DEF_x__h11856)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h11856, 3u);
	backing.DEF_x__h11856 = DEF_x__h11856;
      }
      ++num;
      if ((backing.DEF_x__h12741) != DEF_x__h12741)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h12741, 3u);
	backing.DEF_x__h12741 = DEF_x__h12741;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_dut_rv_portalIfc_indications_0_notEmpty____d59, 1u);
      backing.DEF_dut_rv_portalIfc_indications_0_notEmpty____d59 = DEF_dut_rv_portalIfc_indications_0_notEmpty____d59;
      vcd_write_val(sim_hdl, num++, DEF_dut_rv_portalIfc_indications_1_notEmpty____d123, 1u);
      backing.DEF_dut_rv_portalIfc_indications_1_notEmpty____d123 = DEF_dut_rv_portalIfc_indications_1_notEmpty____d123;
      vcd_write_val(sim_hdl, num++, DEF_dut_rv_portalIfc_indications_2_notEmpty____d187, 1u);
      backing.DEF_dut_rv_portalIfc_indications_2_notEmpty____d187 = DEF_dut_rv_portalIfc_indications_2_notEmpty____d187;
      vcd_write_val(sim_hdl, num++, DEF_dut_rv_portalIfc_indications_3_notEmpty__51_OR_ETC___d385, 1u);
      backing.DEF_dut_rv_portalIfc_indications_3_notEmpty__51_OR_ETC___d385 = DEF_dut_rv_portalIfc_indications_3_notEmpty__51_OR_ETC___d385;
      vcd_write_val(sim_hdl, num++, DEF_dut_rv_portalIfc_indications_3_notEmpty____d251, 1u);
      backing.DEF_dut_rv_portalIfc_indications_3_notEmpty____d251 = DEF_dut_rv_portalIfc_indications_3_notEmpty____d251;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d303, 23u);
      backing.DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d303 = DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d303;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d304, 1u);
      backing.DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d304 = DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d304;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_ctrlPort_interruptEnableReg__h12467, 1u);
      backing.DEF_memPortal_ctrlPort_interruptEnableReg__h12467 = DEF_memPortal_ctrlPort_interruptEnableReg__h12467;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d47, 23u);
      backing.DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d47 = DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d47;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d48, 8u);
      backing.DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d48 = DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d48;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d49, 1u);
      backing.DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d49 = DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d49;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d448, 23u);
      backing.DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d448 = DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d448;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d449, 1u);
      backing.DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d449 = DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d449;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d111, 23u);
      backing.DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d111 = DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d111;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d112, 8u);
      backing.DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d112 = DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d112;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d113, 1u);
      backing.DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d113 = DEF_memPortal_indicationMemSlaves_1_fifoReadAddrGe_ETC___d113;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d452, 23u);
      backing.DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d452 = DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d452;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d453, 1u);
      backing.DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d453 = DEF_memPortal_indicationMemSlaves_1_fifoWriteAddrG_ETC___d453;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d175, 23u);
      backing.DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d175 = DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d175;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d176, 8u);
      backing.DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d176 = DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d176;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d177, 1u);
      backing.DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d177 = DEF_memPortal_indicationMemSlaves_2_fifoReadAddrGe_ETC___d177;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d456, 23u);
      backing.DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d456 = DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d456;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d457, 1u);
      backing.DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d457 = DEF_memPortal_indicationMemSlaves_2_fifoWriteAddrG_ETC___d457;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d239, 23u);
      backing.DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d239 = DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d239;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d240, 8u);
      backing.DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d240 = DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d240;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d241, 1u);
      backing.DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d241 = DEF_memPortal_indicationMemSlaves_3_fifoReadAddrGe_ETC___d241;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d460, 23u);
      backing.DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d460 = DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d460;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d461, 1u);
      backing.DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d461 = DEF_memPortal_indicationMemSlaves_3_fifoWriteAddrG_ETC___d461;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_rs_first__50_EQ_0___d359, 1u);
      backing.DEF_memPortal_memslave_rs_first__50_EQ_0___d359 = DEF_memPortal_memslave_rs_first__50_EQ_0___d359;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_rs_first__50_EQ_1___d361, 1u);
      backing.DEF_memPortal_memslave_rs_first__50_EQ_1___d361 = DEF_memPortal_memslave_rs_first__50_EQ_1___d361;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_rs_first__50_EQ_2___d364, 1u);
      backing.DEF_memPortal_memslave_rs_first__50_EQ_2___d364 = DEF_memPortal_memslave_rs_first__50_EQ_2___d364;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_rs_first__50_EQ_3___d367, 1u);
      backing.DEF_memPortal_memslave_rs_first__50_EQ_3___d367 = DEF_memPortal_memslave_rs_first__50_EQ_3___d367;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_rs_first__50_EQ_4___d370, 1u);
      backing.DEF_memPortal_memslave_rs_first__50_EQ_4___d370 = DEF_memPortal_memslave_rs_first__50_EQ_4___d370;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_rs_i_notEmpty____d349, 1u);
      backing.DEF_memPortal_memslave_rs_i_notEmpty____d349 = DEF_memPortal_memslave_rs_i_notEmpty____d349;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_ws_first__17_EQ_0___d326, 1u);
      backing.DEF_memPortal_memslave_ws_first__17_EQ_0___d326 = DEF_memPortal_memslave_ws_first__17_EQ_0___d326;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_ws_first__17_EQ_1___d327, 1u);
      backing.DEF_memPortal_memslave_ws_first__17_EQ_1___d327 = DEF_memPortal_memslave_ws_first__17_EQ_1___d327;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_ws_first__17_EQ_2___d328, 1u);
      backing.DEF_memPortal_memslave_ws_first__17_EQ_2___d328 = DEF_memPortal_memslave_ws_first__17_EQ_2___d328;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_ws_first__17_EQ_3___d329, 1u);
      backing.DEF_memPortal_memslave_ws_first__17_EQ_3___d329 = DEF_memPortal_memslave_ws_first__17_EQ_3___d329;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_ws_first__17_EQ_4___d330, 1u);
      backing.DEF_memPortal_memslave_ws_first__17_EQ_4___d330 = DEF_memPortal_memslave_ws_first__17_EQ_4___d330;
      vcd_write_val(sim_hdl, num++, DEF_memPortal_memslave_ws_i_notEmpty____d315, 1u);
      backing.DEF_memPortal_memslave_ws_i_notEmpty____d315 = DEF_memPortal_memslave_ws_i_notEmpty____d315;
      vcd_write_val(sim_hdl, num++, DEF_x__h11856, 3u);
      backing.DEF_x__h11856 = DEF_x__h11856;
      vcd_write_val(sim_hdl, num++, DEF_x__h12741, 3u);
      backing.DEF_x__h12741 = DEF_x__h12741;
    }
}

void MOD_mkFlashIndicationProxySynth::vcd_prims(tVCDDumpType dt,
						MOD_mkFlashIndicationProxySynth &backing)
{
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo.dump_VCD(dt,
								      backing.INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg.dump_VCD(dt,
								 backing.INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg.dump_VCD(dt,
								       backing.INST_memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg.dump_VCD(dt,
								    backing.INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg.dump_VCD(dt,
								   backing.INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg);
  INST_memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo.dump_VCD(dt,
								     backing.INST_memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo.dump_VCD(dt,
								       backing.INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg.dump_VCD(dt,
								  backing.INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg.dump_VCD(dt,
									backing.INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg.dump_VCD(dt,
								     backing.INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg.dump_VCD(dt,
								    backing.INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg);
  INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo.dump_VCD(dt,
								      backing.INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo);
  INST_memPortal_ctrlPort_ctrlWriteDataFifo.dump_VCD(dt,
						     backing.INST_memPortal_ctrlPort_ctrlWriteDataFifo);
  INST_memPortal_ctrlPort_ctrlWriteDoneFifo.dump_VCD(dt,
						     backing.INST_memPortal_ctrlPort_ctrlWriteDoneFifo);
  INST_memPortal_ctrlPort_interruptEnableReg.dump_VCD(dt,
						      backing.INST_memPortal_ctrlPort_interruptEnableReg);
  INST_memPortal_ctrlPort_outOfRangeReadCountReg.dump_VCD(dt,
							  backing.INST_memPortal_ctrlPort_outOfRangeReadCountReg);
  INST_memPortal_ctrlPort_outOfRangeWriteCount.dump_VCD(dt,
							backing.INST_memPortal_ctrlPort_outOfRangeWriteCount);
  INST_memPortal_ctrlPort_underflowReadCountReg.dump_VCD(dt,
							 backing.INST_memPortal_ctrlPort_underflowReadCountReg);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo.dump_VCD(dt,
										   backing.INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg.dump_VCD(dt,
									      backing.INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg.dump_VCD(dt,
										    backing.INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg.dump_VCD(dt,
										 backing.INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg.dump_VCD(dt,
										backing.INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg);
  INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo.dump_VCD(dt,
										  backing.INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo);
  INST_memPortal_indicationMemSlaves_0_fifoReadDataFifo.dump_VCD(dt,
								 backing.INST_memPortal_indicationMemSlaves_0_fifoReadDataFifo);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD(dt,
										    backing.INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg.dump_VCD(dt,
									       backing.INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg.dump_VCD(dt,
										     backing.INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg.dump_VCD(dt,
										  backing.INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg.dump_VCD(dt,
										 backing.INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg);
  INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo.dump_VCD(dt,
										   backing.INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo);
  INST_memPortal_indicationMemSlaves_0_fifoWriteDoneFifo.dump_VCD(dt,
								  backing.INST_memPortal_indicationMemSlaves_0_fifoWriteDoneFifo);
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo.dump_VCD(dt,
										   backing.INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo);
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg.dump_VCD(dt,
									      backing.INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg);
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg.dump_VCD(dt,
										    backing.INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg);
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg.dump_VCD(dt,
										 backing.INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg);
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg.dump_VCD(dt,
										backing.INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg);
  INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo.dump_VCD(dt,
										  backing.INST_memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo);
  INST_memPortal_indicationMemSlaves_1_fifoReadDataFifo.dump_VCD(dt,
								 backing.INST_memPortal_indicationMemSlaves_1_fifoReadDataFifo);
  INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD(dt,
										    backing.INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo);
  INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg.dump_VCD(dt,
									       backing.INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg);
  INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg.dump_VCD(dt,
										     backing.INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg);
  INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg.dump_VCD(dt,
										  backing.INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg);
  INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg.dump_VCD(dt,
										 backing.INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg);
  INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo.dump_VCD(dt,
										   backing.INST_memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo);
  INST_memPortal_indicationMemSlaves_1_fifoWriteDoneFifo.dump_VCD(dt,
								  backing.INST_memPortal_indicationMemSlaves_1_fifoWriteDoneFifo);
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo.dump_VCD(dt,
										   backing.INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo);
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg.dump_VCD(dt,
									      backing.INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg);
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg.dump_VCD(dt,
										    backing.INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg);
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg.dump_VCD(dt,
										 backing.INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg);
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg.dump_VCD(dt,
										backing.INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg);
  INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo.dump_VCD(dt,
										  backing.INST_memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo);
  INST_memPortal_indicationMemSlaves_2_fifoReadDataFifo.dump_VCD(dt,
								 backing.INST_memPortal_indicationMemSlaves_2_fifoReadDataFifo);
  INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD(dt,
										    backing.INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo);
  INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg.dump_VCD(dt,
									       backing.INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg);
  INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg.dump_VCD(dt,
										     backing.INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg);
  INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg.dump_VCD(dt,
										  backing.INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg);
  INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg.dump_VCD(dt,
										 backing.INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg);
  INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo.dump_VCD(dt,
										   backing.INST_memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo);
  INST_memPortal_indicationMemSlaves_2_fifoWriteDoneFifo.dump_VCD(dt,
								  backing.INST_memPortal_indicationMemSlaves_2_fifoWriteDoneFifo);
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo.dump_VCD(dt,
										   backing.INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo);
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg.dump_VCD(dt,
									      backing.INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg);
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg.dump_VCD(dt,
										    backing.INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg);
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg.dump_VCD(dt,
										 backing.INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg);
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg.dump_VCD(dt,
										backing.INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg);
  INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo.dump_VCD(dt,
										  backing.INST_memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo);
  INST_memPortal_indicationMemSlaves_3_fifoReadDataFifo.dump_VCD(dt,
								 backing.INST_memPortal_indicationMemSlaves_3_fifoReadDataFifo);
  INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo.dump_VCD(dt,
										    backing.INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo);
  INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg.dump_VCD(dt,
									       backing.INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg);
  INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg.dump_VCD(dt,
										     backing.INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg);
  INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg.dump_VCD(dt,
										  backing.INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg);
  INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg.dump_VCD(dt,
										 backing.INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg);
  INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo.dump_VCD(dt,
										   backing.INST_memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo);
  INST_memPortal_indicationMemSlaves_3_fifoWriteDoneFifo.dump_VCD(dt,
								  backing.INST_memPortal_indicationMemSlaves_3_fifoWriteDoneFifo);
  INST_memPortal_memslave_doneFifo.dump_VCD(dt, backing.INST_memPortal_memslave_doneFifo);
  INST_memPortal_memslave_req_ars.dump_VCD(dt, backing.INST_memPortal_memslave_req_ars);
  INST_memPortal_memslave_req_aws.dump_VCD(dt, backing.INST_memPortal_memslave_req_aws);
  INST_memPortal_memslave_rs.dump_VCD(dt, backing.INST_memPortal_memslave_rs);
  INST_memPortal_memslave_ws.dump_VCD(dt, backing.INST_memPortal_memslave_ws);
  INST_memPortal_putFailedIndicationFifo.dump_VCD(dt, backing.INST_memPortal_putFailedIndicationFifo);
}

void MOD_mkFlashIndicationProxySynth::vcd_submodules(tVCDDumpType dt,
						     unsigned int levels,
						     MOD_mkFlashIndicationProxySynth &backing)
{
  INST_dut_rv.dump_VCD(dt, levels, backing.INST_dut_rv);
}
