Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/elfo/Documents/2025.1/Vivado/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_cpu_top glbl -Oenable_linking_all_libraries -prj cpu.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_20 -L floating_point_v7_0_25 --lib ieee_proposed=./ieee_proposed -s cpu -debug all 
Multi-threading is on. Using 30 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/cpu_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/cpu_cpu_Pipeline_VITIS_LOOP_22_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_cpu_Pipeline_VITIS_LOOP_22_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/cpu_cpu_Pipeline_PROGRAM_LOOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_cpu_Pipeline_PROGRAM_LOOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/cpu_reg_file_RAM_1WNR_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_reg_file_RAM_1WNR_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/cpu.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_cpu_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/AESL_automem_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.cpu_reg_file_RAM_1WNR_AUTO_1R1W
Compiling module xil_defaultlib.cpu_flow_control_loop_pipe_seque...
Compiling module xil_defaultlib.cpu_cpu_Pipeline_VITIS_LOOP_22_1
Compiling module xil_defaultlib.cpu_cpu_Pipeline_PROGRAM_LOOP
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.AESL_automem_mem
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=9)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_cpu_top
Compiling module work.glbl
Built simulation snapshot cpu
