// Seed: 3051975152
module module_0 (
    output wor id_0
);
  wire id_2;
  wire id_3;
  wire id_4;
  wire id_5;
  generate
    tri0 id_6, id_7, id_8, id_9, id_10 = id_9, id_11, id_12, id_13, id_14, id_15, id_16;
  endgenerate
  assign id_9 = 1;
  assign id_7 = 1'd0;
endmodule
module module_1 (
    output uwire id_0,
    input wand id_1,
    output wor id_2,
    inout uwire id_3,
    output tri id_4,
    input wand id_5,
    input wor id_6,
    output wire id_7,
    input uwire id_8,
    input tri1 id_9,
    input wand id_10,
    input supply1 id_11,
    output uwire id_12,
    input supply1 id_13,
    input wire id_14,
    output supply0 id_15,
    input supply0 id_16,
    input wire id_17,
    input tri0 id_18,
    input wand id_19,
    output wand id_20,
    input tri id_21,
    input wand id_22,
    input wand id_23,
    output wire id_24,
    output wor id_25
);
  id_27(
      .id_0(id_14 - 1), .id_1((id_12)), .id_2(1), .id_3(id_17)
  ); module_0(
      id_20
  );
endmodule
