#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fe82a304780 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fe82a3048f0 .scope module, "testbench_3" "testbench_3" 3 14;
 .timescale -9 -12;
v0x7fe82a31a610_0 .net "addr", 16 0, v0x7fe82a316580_0;  1 drivers
v0x7fe82a31a700_0 .net "addr_out", 16 0, v0x7fe82a319890_0;  1 drivers
v0x7fe82a31a790_0 .net "bot_edge", 8 0, v0x7fe82a316620_0;  1 drivers
v0x7fe82a31a860_0 .var "clk", 0 0;
v0x7fe82a31a970_0 .net "corner_height", 8 0, L_0x7fe82a31c0d0;  1 drivers
v0x7fe82a31aa00_0 .net "corner_width", 7 0, L_0x7fe82a31bd00;  1 drivers
v0x7fe82a31aa90_0 .net "data_valid_out", 0 0, v0x7fe82a3169c0_0;  1 drivers
v0x7fe82a31ab60_0 .net "data_valid_out_suit_rank", 0 0, v0x7fe82a319c00_0;  1 drivers
v0x7fe82a31abf0_0 .var "find_corners_flag", 0 0;
v0x7fe82a31ad00_0 .var "index", 8 0;
v0x7fe82a31ad90_0 .var "index_pipe", 8 0;
v0x7fe82a31ae20_0 .net "left_edge", 7 0, v0x7fe82a316eb0_0;  1 drivers
v0x7fe82a31aef0 .array "memory", 500 0, 15 0;
v0x7fe82a31af80_0 .net "pixel_data", 15 0, v0x7fe82a315c80_0;  1 drivers
v0x7fe82a31b050_0 .net "pixel_data_corner", 15 0, L_0x7fe82a31b5a0;  1 drivers
v0x7fe82a31b0e0_0 .var "pixel_data_pipe_corner", 15 0;
v0x7fe82a31b170_0 .net "right_edge", 7 0, v0x7fe82a317430_0;  1 drivers
v0x7fe82a31b350_0 .var "rst", 0 0;
v0x7fe82a31b3e0_0 .net "top_edge", 8 0, v0x7fe82a3177a0_0;  1 drivers
S_0x7fe82a304a60 .scope begin, "blockName" "blockName" 3 144, 3 144 0, S_0x7fe82a3048f0;
 .timescale -9 -12;
S_0x7fe82a304c20 .scope module, "card_input" "xilinx_single_port_ram_read_first" 3 49, 4 10 0, S_0x7fe82a3048f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "addra";
    .port_info 1 /INPUT 16 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 16 "douta";
P_0x7fe82a304de0 .param/str "INIT_FILE" 0 4 14, "mem_thresh/ace_of_hearts_thresh_processed.mem";
P_0x7fe82a304e20 .param/l "RAM_DEPTH" 0 4 12, +C4<00000000000000010010110000000000>;
P_0x7fe82a304e60 .param/str "RAM_PERFORMANCE" 0 4 13, "LOW_LATENCY";
P_0x7fe82a304ea0 .param/l "RAM_WIDTH" 0 4 11, +C4<00000000000000000000000000010000>;
v0x7fe82a315860 .array "BRAM", 0 76799, 15 0;
v0x7fe82a3158f0_0 .net "addra", 16 0, v0x7fe82a316580_0;  alias, 1 drivers
v0x7fe82a315990_0 .net "clka", 0 0, v0x7fe82a31a860_0;  1 drivers
L_0x7fe82a173008 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe82a315a40_0 .net "dina", 15 0, L_0x7fe82a173008;  1 drivers
v0x7fe82a315af0_0 .net "douta", 15 0, v0x7fe82a315c80_0;  alias, 1 drivers
L_0x7fe82a173098 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fe82a315be0_0 .net "ena", 0 0, L_0x7fe82a173098;  1 drivers
v0x7fe82a315c80_0 .var "ram_data", 15 0;
L_0x7fe82a1730e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fe82a315d30_0 .net "regcea", 0 0, L_0x7fe82a1730e0;  1 drivers
v0x7fe82a315dd0_0 .net "rsta", 0 0, v0x7fe82a31b350_0;  1 drivers
L_0x7fe82a173050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe82a315ee0_0 .net "wea", 0 0, L_0x7fe82a173050;  1 drivers
E_0x7fe82a304f50 .event posedge, v0x7fe82a315990_0;
S_0x7fe82a3051e0 .scope function.vec4.u32, "clogb2" "clogb2" 4 74, 4 74 0, S_0x7fe82a304c20;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x7fe82a3051e0
v0x7fe82a315470_0 .var/i "depth", 31 0;
TD_testbench_3.card_input.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0x7fe82a315470_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x7fe82a315470_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fe82a315470_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x7fe82a315510 .scope generate, "no_output_register" "no_output_register" 4 51, 4 51 0, S_0x7fe82a304c20;
 .timescale -9 -12;
S_0x7fe82a315680 .scope generate, "use_init_file" "use_init_file" 4 31, 4 31 0, S_0x7fe82a304c20;
 .timescale -9 -12;
S_0x7fe82a315ff0 .scope module, "corner_finder" "find_corners" 3 79, 5 19 0, S_0x7fe82a3048f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "find_corners_flag";
    .port_info 3 /INPUT 8 "x_center";
    .port_info 4 /INPUT 9 "y_center";
    .port_info 5 /INPUT 16 "pixel_data_in";
    .port_info 6 /OUTPUT 17 "addr_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 8 "right_edge";
    .port_info 9 /OUTPUT 8 "left_edge";
    .port_info 10 /OUTPUT 9 "top_edge";
    .port_info 11 /OUTPUT 9 "bot_edge";
P_0x7fe82a3161d0 .param/l "HEIGHT" 0 5 20, +C4<00000000000000000000000101000000>;
P_0x7fe82a316210 .param/l "WIDTH" 0 5 21, +C4<00000000000000000000000011110000>;
L_0x7fe82a173248 .functor BUFT 1, C4<0000000011111111>, C4<0>, C4<0>, C4<0>;
v0x7fe82a3164d0_0 .net/2u *"_ivl_0", 15 0, L_0x7fe82a173248;  1 drivers
v0x7fe82a316580_0 .var "addr_out", 16 0;
v0x7fe82a316620_0 .var "bot_edge", 8 0;
v0x7fe82a3166b0_0 .var "check_flag_bot", 0 0;
v0x7fe82a316740_0 .var "check_flag_left", 0 0;
v0x7fe82a316810_0 .var "check_flag_right", 0 0;
v0x7fe82a3168a0_0 .var "check_flag_top", 0 0;
v0x7fe82a316930_0 .net "clk_in", 0 0, v0x7fe82a31a860_0;  alias, 1 drivers
v0x7fe82a3169c0_0 .var "data_valid_out", 0 0;
v0x7fe82a316ad0_0 .var "delay_flag", 0 0;
v0x7fe82a316b70_0 .var "end_flag", 0 0;
v0x7fe82a316c10_0 .net "find_corners_flag", 0 0, v0x7fe82a31abf0_0;  1 drivers
v0x7fe82a316cb0_0 .var "find_corners_flag_old", 0 0;
v0x7fe82a316d50_0 .var "index_x", 7 0;
v0x7fe82a316e00_0 .var "index_y", 8 0;
v0x7fe82a316eb0_0 .var "left_edge", 7 0;
v0x7fe82a316f60_0 .var "line_cache_rst_x", 239 0;
v0x7fe82a3170f0_0 .var "line_cache_rst_y", 319 0;
v0x7fe82a317180_0 .var "line_cache_x", 239 0;
v0x7fe82a317230_0 .var "line_cache_y", 319 0;
v0x7fe82a3172e0_0 .net "pixel_data_in", 15 0, v0x7fe82a315c80_0;  alias, 1 drivers
v0x7fe82a3173a0_0 .net "pixel_data_in_thresh", 0 0, L_0x7fe82a31b790;  1 drivers
v0x7fe82a317430_0 .var "right_edge", 7 0;
v0x7fe82a3174c0_0 .net "rst_in", 0 0, v0x7fe82a31b350_0;  alias, 1 drivers
v0x7fe82a317550_0 .var "shift_reg_height", 8 0;
v0x7fe82a3175e0_0 .var "shift_reg_width", 7 0;
v0x7fe82a317670_0 .var "start_flag_x", 0 0;
v0x7fe82a317700_0 .var "start_flag_y", 0 0;
v0x7fe82a3177a0_0 .var "top_edge", 8 0;
L_0x7fe82a173290 .functor BUFT 1, C4<01110010>, C4<0>, C4<0>, C4<0>;
v0x7fe82a317850_0 .net "x_center", 7 0, L_0x7fe82a173290;  1 drivers
L_0x7fe82a1732d8 .functor BUFT 1, C4<010011001>, C4<0>, C4<0>, C4<0>;
v0x7fe82a317900_0 .net "y_center", 8 0, L_0x7fe82a1732d8;  1 drivers
L_0x7fe82a31b790 .cmp/eq 16, v0x7fe82a315c80_0, L_0x7fe82a173248;
S_0x7fe82a317ad0 .scope module, "corner_grabber" "xilinx_single_port_ram_read_first" 3 65, 4 10 0, S_0x7fe82a3048f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "addra";
    .port_info 1 /INPUT 16 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 16 "douta";
P_0x7fe82a317c90 .param/str "INIT_FILE" 0 4 14, "mem_thresh/ace_of_hearts_thresh_processed.mem";
P_0x7fe82a317cd0 .param/l "RAM_DEPTH" 0 4 12, +C4<00000000000000010010110000000000>;
P_0x7fe82a317d10 .param/str "RAM_PERFORMANCE" 0 4 13, "LOW_LATENCY";
P_0x7fe82a317d50 .param/l "RAM_WIDTH" 0 4 11, +C4<00000000000000000000000000010000>;
v0x7fe82a3186b0 .array "BRAM", 0 76799, 15 0;
v0x7fe82a318740_0 .net "addra", 16 0, v0x7fe82a319890_0;  alias, 1 drivers
v0x7fe82a3187e0_0 .net "clka", 0 0, v0x7fe82a31a860_0;  alias, 1 drivers
L_0x7fe82a173128 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe82a3188d0_0 .net "dina", 15 0, L_0x7fe82a173128;  1 drivers
v0x7fe82a318970_0 .net "douta", 15 0, L_0x7fe82a31b5a0;  alias, 1 drivers
L_0x7fe82a1731b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fe82a318a40_0 .net "ena", 0 0, L_0x7fe82a1731b8;  1 drivers
v0x7fe82a318ae0_0 .var "ram_data", 15 0;
L_0x7fe82a173200 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fe82a318b90_0 .net "regcea", 0 0, L_0x7fe82a173200;  1 drivers
v0x7fe82a318c30_0 .net "rsta", 0 0, v0x7fe82a31b350_0;  alias, 1 drivers
L_0x7fe82a173170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe82a318d40_0 .net "wea", 0 0, L_0x7fe82a173170;  1 drivers
S_0x7fe82a318040 .scope function.vec4.u32, "clogb2" "clogb2" 4 74, 4 74 0, S_0x7fe82a317ad0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x7fe82a318040
v0x7fe82a3182c0_0 .var/i "depth", 31 0;
TD_testbench_3.corner_grabber.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v0x7fe82a3182c0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x7fe82a3182c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fe82a3182c0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0x7fe82a318360 .scope generate, "no_output_register" "no_output_register" 4 51, 4 51 0, S_0x7fe82a317ad0;
 .timescale -9 -12;
L_0x7fe82a31b5a0 .functor BUFZ 16, v0x7fe82a318ae0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x7fe82a3184d0 .scope generate, "use_init_file" "use_init_file" 4 31, 4 31 0, S_0x7fe82a317ad0;
 .timescale -9 -12;
S_0x7fe82a318e80 .scope module, "suit_rank" "card_isolator" 3 97, 6 4 0, S_0x7fe82a3048f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 8 "right_edge";
    .port_info 3 /INPUT 8 "left_edge";
    .port_info 4 /INPUT 9 "top_edge";
    .port_info 5 /INPUT 9 "bot_edge";
    .port_info 6 /INPUT 1 "start_flag";
    .port_info 7 /OUTPUT 17 "addr_out";
    .port_info 8 /OUTPUT 8 "corner_width";
    .port_info 9 /OUTPUT 9 "corner_height";
    .port_info 10 /OUTPUT 1 "data_valid_out";
P_0x7fe82a319040 .param/l "HEIGHT" 0 6 5, +C4<00000000000000000000000101000000>;
P_0x7fe82a319080 .param/l "WIDTH" 0 6 6, +C4<00000000000000000000000011110000>;
v0x7fe82a319330_0 .net *"_ivl_10", 31 0, L_0x7fe82a31bbe0;  1 drivers
v0x7fe82a3193f0_0 .net *"_ivl_14", 31 0, L_0x7fe82a31be50;  1 drivers
L_0x7fe82a1733b0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe82a319490_0 .net *"_ivl_17", 22 0, L_0x7fe82a1733b0;  1 drivers
L_0x7fe82a1733f8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fe82a319520_0 .net/2u *"_ivl_18", 31 0, L_0x7fe82a1733f8;  1 drivers
v0x7fe82a3195b0_0 .net *"_ivl_20", 31 0, L_0x7fe82a31bf70;  1 drivers
v0x7fe82a319680_0 .net *"_ivl_4", 31 0, L_0x7fe82a31ba90;  1 drivers
L_0x7fe82a173320 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe82a319730_0 .net *"_ivl_7", 23 0, L_0x7fe82a173320;  1 drivers
L_0x7fe82a173368 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x7fe82a3197e0_0 .net/2u *"_ivl_8", 31 0, L_0x7fe82a173368;  1 drivers
v0x7fe82a319890_0 .var "addr_out", 16 0;
v0x7fe82a3199c0_0 .net "bot_edge", 8 0, v0x7fe82a316620_0;  alias, 1 drivers
v0x7fe82a319a50_0 .net "clk_in", 0 0, v0x7fe82a31a860_0;  alias, 1 drivers
v0x7fe82a319ae0_0 .net "corner_height", 8 0, L_0x7fe82a31c0d0;  alias, 1 drivers
v0x7fe82a319b70_0 .net "corner_width", 7 0, L_0x7fe82a31bd00;  alias, 1 drivers
v0x7fe82a319c00_0 .var "data_valid_out", 0 0;
v0x7fe82a319ca0_0 .var "end_flag", 0 0;
v0x7fe82a319d40_0 .var "index_x", 7 0;
v0x7fe82a319df0_0 .var "index_y", 8 0;
v0x7fe82a319fa0_0 .net "left_edge", 7 0, v0x7fe82a316eb0_0;  alias, 1 drivers
v0x7fe82a31a060_0 .var "math_flag", 0 0;
v0x7fe82a31a0f0_0 .net "right_edge", 7 0, v0x7fe82a317430_0;  alias, 1 drivers
v0x7fe82a31a180_0 .net "rst_in", 0 0, v0x7fe82a31b350_0;  alias, 1 drivers
v0x7fe82a31a210_0 .net "start_flag", 0 0, v0x7fe82a3169c0_0;  alias, 1 drivers
v0x7fe82a31a2a0_0 .var "start_flag_old", 0 0;
v0x7fe82a31a330_0 .net "top_edge", 8 0, v0x7fe82a3177a0_0;  alias, 1 drivers
v0x7fe82a31a3c0_0 .net "x_width", 7 0, L_0x7fe82a31b8d0;  1 drivers
v0x7fe82a31a450_0 .net "y_width", 8 0, L_0x7fe82a31b9d0;  1 drivers
L_0x7fe82a31b8d0 .arith/sub 8, v0x7fe82a317430_0, v0x7fe82a316eb0_0;
L_0x7fe82a31b9d0 .arith/sub 9, v0x7fe82a316620_0, v0x7fe82a3177a0_0;
L_0x7fe82a31ba90 .concat [ 8 24 0 0], L_0x7fe82a31b8d0, L_0x7fe82a173320;
L_0x7fe82a31bbe0 .arith/div 32, L_0x7fe82a31ba90, L_0x7fe82a173368;
L_0x7fe82a31bd00 .part L_0x7fe82a31bbe0, 0, 8;
L_0x7fe82a31be50 .concat [ 9 23 0 0], L_0x7fe82a31b9d0, L_0x7fe82a1733b0;
L_0x7fe82a31bf70 .arith/div 32, L_0x7fe82a31be50, L_0x7fe82a1733f8;
L_0x7fe82a31c0d0 .part L_0x7fe82a31bf70, 0, 9;
    .scope S_0x7fe82a315680;
T_2 ;
    %vpi_call/w 4 33 "$readmemh", P_0x7fe82a304de0, v0x7fe82a315860, 32'sb00000000000000000000000000000000, 32'sb00000000000000010010101111111111 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fe82a304c20;
T_3 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fe82a315c80_0, 0, 16;
    %end;
    .thread T_3, $init;
    .scope S_0x7fe82a304c20;
T_4 ;
    %wait E_0x7fe82a304f50;
    %load/vec4 v0x7fe82a315be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7fe82a315ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x7fe82a315a40_0;
    %load/vec4 v0x7fe82a3158f0_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe82a315860, 0, 4;
T_4.2 ;
    %load/vec4 v0x7fe82a3158f0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x7fe82a315860, 4;
    %assign/vec4 v0x7fe82a315c80_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fe82a3184d0;
T_5 ;
    %vpi_call/w 4 33 "$readmemh", P_0x7fe82a317c90, v0x7fe82a3186b0, 32'sb00000000000000000000000000000000, 32'sb00000000000000010010101111111111 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x7fe82a317ad0;
T_6 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fe82a318ae0_0, 0, 16;
    %end;
    .thread T_6, $init;
    .scope S_0x7fe82a317ad0;
T_7 ;
    %wait E_0x7fe82a304f50;
    %load/vec4 v0x7fe82a318a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7fe82a318d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x7fe82a3188d0_0;
    %load/vec4 v0x7fe82a318740_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe82a3186b0, 0, 4;
T_7.2 ;
    %load/vec4 v0x7fe82a318740_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x7fe82a3186b0, 4;
    %assign/vec4 v0x7fe82a318ae0_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fe82a315ff0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe82a316ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe82a317670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe82a317700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe82a316b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe82a316810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe82a316740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe82a3168a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe82a3166b0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x7fe82a315ff0;
T_9 ;
    %wait E_0x7fe82a304f50;
    %load/vec4 v0x7fe82a316c10_0;
    %assign/vec4 v0x7fe82a316cb0_0, 0;
    %load/vec4 v0x7fe82a316cb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fe82a316c10_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe82a316ad0_0, 0;
    %load/vec4 v0x7fe82a317900_0;
    %pad/u 32;
    %muli 240, 0, 32;
    %pad/u 17;
    %assign/vec4 v0x7fe82a316580_0, 0;
    %pushi/vec4 239, 0, 8;
    %assign/vec4 v0x7fe82a316d50_0, 0;
    %pushi/vec4 319, 0, 9;
    %assign/vec4 v0x7fe82a316e00_0, 0;
T_9.0 ;
    %load/vec4 v0x7fe82a316ad0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe82a317670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe82a316ad0_0, 0;
T_9.2 ;
    %load/vec4 v0x7fe82a317670_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0x7fe82a316580_0;
    %pad/u 32;
    %load/vec4 v0x7fe82a317900_0;
    %pad/u 32;
    %muli 240, 0, 32;
    %subi 4294967057, 0, 32;
    %cmp/e;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe82a317670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe82a317700_0, 0;
    %load/vec4 v0x7fe82a3173a0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x7fe82a316d50_0;
    %assign/vec4/off/d v0x7fe82a317180_0, 4, 5;
    %load/vec4 v0x7fe82a3173a0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x7fe82a316d50_0;
    %assign/vec4/off/d v0x7fe82a316f60_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fe82a316d50_0, 0;
    %load/vec4 v0x7fe82a317850_0;
    %pad/u 17;
    %assign/vec4 v0x7fe82a316580_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x7fe82a316580_0;
    %addi 1, 0, 17;
    %assign/vec4 v0x7fe82a316580_0, 0;
    %load/vec4 v0x7fe82a3173a0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x7fe82a316d50_0;
    %assign/vec4/off/d v0x7fe82a317180_0, 4, 5;
    %load/vec4 v0x7fe82a3173a0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x7fe82a316d50_0;
    %assign/vec4/off/d v0x7fe82a316f60_0, 4, 5;
    %load/vec4 v0x7fe82a316d50_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x7fe82a316d50_0, 0;
T_9.7 ;
T_9.4 ;
    %load/vec4 v0x7fe82a317700_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %load/vec4 v0x7fe82a316580_0;
    %pad/u 32;
    %pushi/vec4 76560, 0, 32;
    %load/vec4 v0x7fe82a317850_0;
    %pad/u 32;
    %add;
    %cmp/e;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe82a317700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe82a316810_0, 0;
    %load/vec4 v0x7fe82a3173a0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x7fe82a316e00_0;
    %assign/vec4/off/d v0x7fe82a317230_0, 4, 5;
    %load/vec4 v0x7fe82a3173a0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x7fe82a316e00_0;
    %assign/vec4/off/d v0x7fe82a3170f0_0, 4, 5;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7fe82a316e00_0, 0;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x7fe82a3175e0_0, 0;
    %pushi/vec4 7, 0, 9;
    %assign/vec4 v0x7fe82a317550_0, 0;
    %jmp T_9.11;
T_9.10 ;
    %load/vec4 v0x7fe82a316580_0;
    %pad/u 32;
    %addi 240, 0, 32;
    %pad/u 17;
    %assign/vec4 v0x7fe82a316580_0, 0;
    %load/vec4 v0x7fe82a3173a0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x7fe82a316e00_0;
    %assign/vec4/off/d v0x7fe82a317230_0, 4, 5;
    %load/vec4 v0x7fe82a3173a0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x7fe82a316e00_0;
    %assign/vec4/off/d v0x7fe82a3170f0_0, 4, 5;
    %load/vec4 v0x7fe82a316e00_0;
    %subi 1, 0, 9;
    %assign/vec4 v0x7fe82a316e00_0, 0;
T_9.11 ;
T_9.8 ;
    %load/vec4 v0x7fe82a316810_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.12, 4;
    %load/vec4 v0x7fe82a317180_0;
    %parti/s 16, 0, 2;
    %cmpi/e 65280, 0, 16;
    %jmp/0xz  T_9.14, 4;
    %pushi/vec4 239, 0, 32;
    %load/vec4 v0x7fe82a3175e0_0;
    %pad/u 32;
    %sub;
    %subi 1, 0, 32;
    %pad/u 8;
    %assign/vec4 v0x7fe82a317430_0, 0;
    %load/vec4 v0x7fe82a316f60_0;
    %assign/vec4 v0x7fe82a317180_0, 0;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0x7fe82a3175e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe82a316810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe82a316740_0, 0;
T_9.14 ;
    %load/vec4 v0x7fe82a3175e0_0;
    %pad/u 32;
    %cmpi/e 232, 0, 32;
    %jmp/0xz  T_9.16, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe82a316810_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fe82a3175e0_0, 0;
T_9.16 ;
    %load/vec4 v0x7fe82a317180_0;
    %parti/s 16, 0, 2;
    %cmpi/ne 65280, 0, 16;
    %jmp/0xz  T_9.18, 4;
    %load/vec4 v0x7fe82a317180_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x7fe82a317180_0, 0;
    %load/vec4 v0x7fe82a3175e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fe82a3175e0_0, 0;
T_9.18 ;
T_9.12 ;
    %load/vec4 v0x7fe82a316740_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.20, 4;
    %load/vec4 v0x7fe82a317180_0;
    %parti/s 16, 224, 9;
    %cmpi/e 255, 0, 16;
    %jmp/0xz  T_9.22, 4;
    %load/vec4 v0x7fe82a3175e0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x7fe82a316eb0_0, 0;
    %load/vec4 v0x7fe82a316f60_0;
    %assign/vec4 v0x7fe82a317180_0, 0;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x7fe82a3175e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe82a316740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe82a3168a0_0, 0;
T_9.22 ;
    %load/vec4 v0x7fe82a3175e0_0;
    %pad/u 32;
    %cmpi/e 232, 0, 32;
    %jmp/0xz  T_9.24, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe82a316740_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fe82a3175e0_0, 0;
T_9.24 ;
    %load/vec4 v0x7fe82a317180_0;
    %parti/s 16, 224, 9;
    %cmpi/ne 255, 0, 16;
    %jmp/0xz  T_9.26, 4;
    %load/vec4 v0x7fe82a317180_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x7fe82a317180_0, 0;
    %load/vec4 v0x7fe82a3175e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fe82a3175e0_0, 0;
T_9.26 ;
T_9.20 ;
    %load/vec4 v0x7fe82a3168a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.28, 4;
    %load/vec4 v0x7fe82a317230_0;
    %parti/s 16, 304, 10;
    %cmpi/e 255, 0, 16;
    %jmp/0xz  T_9.30, 4;
    %load/vec4 v0x7fe82a317550_0;
    %assign/vec4 v0x7fe82a3177a0_0, 0;
    %load/vec4 v0x7fe82a3170f0_0;
    %assign/vec4 v0x7fe82a317230_0, 0;
    %pushi/vec4 8, 0, 9;
    %assign/vec4 v0x7fe82a317550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe82a3168a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe82a3166b0_0, 0;
T_9.30 ;
    %load/vec4 v0x7fe82a317550_0;
    %pad/u 32;
    %cmpi/e 312, 0, 32;
    %jmp/0xz  T_9.32, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe82a3168a0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7fe82a317550_0, 0;
T_9.32 ;
    %load/vec4 v0x7fe82a317230_0;
    %parti/s 16, 304, 10;
    %cmpi/ne 255, 0, 16;
    %jmp/0xz  T_9.34, 4;
    %load/vec4 v0x7fe82a317230_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x7fe82a317230_0, 0;
    %load/vec4 v0x7fe82a317550_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x7fe82a317550_0, 0;
T_9.34 ;
T_9.28 ;
    %load/vec4 v0x7fe82a3166b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.36, 4;
    %load/vec4 v0x7fe82a317230_0;
    %parti/s 16, 0, 2;
    %cmpi/e 65280, 0, 16;
    %jmp/0xz  T_9.38, 4;
    %pushi/vec4 319, 0, 32;
    %load/vec4 v0x7fe82a317550_0;
    %pad/u 32;
    %sub;
    %pad/u 9;
    %assign/vec4 v0x7fe82a316620_0, 0;
    %load/vec4 v0x7fe82a3170f0_0;
    %assign/vec4 v0x7fe82a317230_0, 0;
    %pushi/vec4 8, 0, 9;
    %assign/vec4 v0x7fe82a317550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe82a3166b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe82a316b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe82a3169c0_0, 0;
T_9.38 ;
    %load/vec4 v0x7fe82a317550_0;
    %pad/u 32;
    %cmpi/e 312, 0, 32;
    %jmp/0xz  T_9.40, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe82a3166b0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7fe82a317550_0, 0;
T_9.40 ;
    %load/vec4 v0x7fe82a317230_0;
    %parti/s 16, 0, 2;
    %cmpi/ne 65280, 0, 16;
    %jmp/0xz  T_9.42, 4;
    %load/vec4 v0x7fe82a317230_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x7fe82a317230_0, 0;
    %load/vec4 v0x7fe82a317550_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x7fe82a317550_0, 0;
T_9.42 ;
T_9.36 ;
    %load/vec4 v0x7fe82a316b70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.44, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe82a3169c0_0, 0;
T_9.44 ;
    %load/vec4 v0x7fe82a3174c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.46, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fe82a317430_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fe82a316eb0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7fe82a3177a0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7fe82a316620_0, 0;
    %pushi/vec4 0, 0, 240;
    %assign/vec4 v0x7fe82a317180_0, 0;
    %pushi/vec4 0, 0, 240;
    %assign/vec4 v0x7fe82a316f60_0, 0;
    %pushi/vec4 0, 0, 320;
    %assign/vec4 v0x7fe82a317230_0, 0;
    %pushi/vec4 0, 0, 320;
    %assign/vec4 v0x7fe82a3170f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fe82a316d50_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7fe82a316e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe82a3169c0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x7fe82a316580_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7fe82a317550_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fe82a3175e0_0, 0;
T_9.46 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fe82a318e80;
T_10 ;
    %wait E_0x7fe82a304f50;
    %load/vec4 v0x7fe82a31a210_0;
    %assign/vec4 v0x7fe82a31a2a0_0, 0;
    %load/vec4 v0x7fe82a31a2a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fe82a31a210_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe82a31a060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe82a319ca0_0, 0;
    %load/vec4 v0x7fe82a319fa0_0;
    %assign/vec4 v0x7fe82a319d40_0, 0;
    %load/vec4 v0x7fe82a31a330_0;
    %assign/vec4 v0x7fe82a319df0_0, 0;
T_10.0 ;
    %load/vec4 v0x7fe82a31a060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe82a319c00_0, 0;
    %load/vec4 v0x7fe82a319d40_0;
    %pad/u 32;
    %load/vec4 v0x7fe82a319df0_0;
    %pad/u 32;
    %muli 240, 0, 32;
    %add;
    %pad/u 17;
    %assign/vec4 v0x7fe82a319890_0, 0;
    %load/vec4 v0x7fe82a319d40_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fe82a319d40_0, 0;
    %load/vec4 v0x7fe82a319d40_0;
    %load/vec4 v0x7fe82a319fa0_0;
    %load/vec4 v0x7fe82a319b70_0;
    %add;
    %cmp/e;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v0x7fe82a319fa0_0;
    %assign/vec4 v0x7fe82a319d40_0, 0;
    %load/vec4 v0x7fe82a319df0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x7fe82a319df0_0, 0;
    %load/vec4 v0x7fe82a319df0_0;
    %load/vec4 v0x7fe82a31a330_0;
    %load/vec4 v0x7fe82a319ae0_0;
    %add;
    %cmp/e;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe82a319ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe82a31a060_0, 0;
T_10.6 ;
T_10.4 ;
T_10.2 ;
    %load/vec4 v0x7fe82a319ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe82a319c00_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x7fe82a319890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe82a319ca0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fe82a319d40_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7fe82a319df0_0, 0;
T_10.8 ;
    %load/vec4 v0x7fe82a31a180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe82a319c00_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x7fe82a319890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe82a31a060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe82a319ca0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fe82a319d40_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7fe82a319df0_0, 0;
T_10.10 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fe82a3048f0;
T_11 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7fe82a31ad00_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7fe82a31ad90_0, 0, 9;
    %end;
    .thread T_11, $init;
    .scope S_0x7fe82a3048f0;
T_12 ;
    %delay 5000, 0;
    %load/vec4 v0x7fe82a31a860_0;
    %nor/r;
    %store/vec4 v0x7fe82a31a860_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fe82a3048f0;
T_13 ;
    %vpi_call/w 3 120 "$dumpfile", "sim/testbench_3.vcd" {0 0 0};
    %vpi_call/w 3 121 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fe82a3048f0 {0 0 0};
    %vpi_call/w 3 122 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe82a31abf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe82a31a860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe82a31b350_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe82a31b350_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe82a31b350_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe82a31abf0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe82a31abf0_0, 0, 1;
    %delay 50000000, 0;
    %vpi_call/w 3 136 "$display", "Right: %d , Left: %d , Top: %d , Bot: %d ", v0x7fe82a31b170_0, v0x7fe82a31ae20_0, v0x7fe82a31b3e0_0, v0x7fe82a31a790_0 {0 0 0};
    %delay 10000000, 0;
    %vpi_call/w 3 138 "$writememh", "mem_corner/ace_of_hearts_corner.mem", v0x7fe82a31aef0 {0 0 0};
    %vpi_call/w 3 140 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 141 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x7fe82a3048f0;
T_14 ;
    %wait E_0x7fe82a304f50;
    %fork t_1, S_0x7fe82a304a60;
    %jmp t_0;
    .scope S_0x7fe82a304a60;
t_1 ;
    %load/vec4 v0x7fe82a31ab60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x7fe82a31b050_0;
    %assign/vec4 v0x7fe82a31b0e0_0, 0;
    %load/vec4 v0x7fe82a31b0e0_0;
    %load/vec4 v0x7fe82a31ad00_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe82a31aef0, 0, 4;
    %load/vec4 v0x7fe82a31ad00_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x7fe82a31ad00_0, 0;
    %load/vec4 v0x7fe82a31ad00_0;
    %assign/vec4 v0x7fe82a31ad90_0, 0;
T_14.0 ;
    %end;
    .scope S_0x7fe82a3048f0;
t_0 %join;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "sim/testbench_3.sv";
    "src/xilinx_single_port_ram_read_first.v";
    "src/find_corners.sv";
    "src/card_isolator.sv";
