#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Mon Dec 16 23:36:41 2013
# Process ID: 45461
# Log file: /root/FPGA-MISC/virtex/planAhead_run_3/planAhead.log
# Journal file: /root/FPGA-MISC/virtex/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
start_gui
source /root/FPGA-MISC/virtex/pa.fromHdl.tcl
update_compile_order -fileset sim_1
set_property iostandard HSLVDCI_33 [get_ports [list clk]]
set_property is_loc_fixed false [get_ports [list  clk]]
set_property is_loc_fixed true [get_ports [list  clk]]
set_property is_loc_fixed false [get_ports [list  clk]]
startgroup
set_property package_pin F18 [get_ports clk]
endgroup
set_property iostandard SSTL2_II [get_ports [list clk]]
startgroup
set_property package_pin F18 [get_ports clk]
endgroup
refresh_design
set_property iostandard LVCMOS25 [get_ports [list a_n]]
set_property package_pin "" [get_ports [list  a_n]]
startgroup
create_interface interface_1
set_property interface interface_1 [get_ports [list  a_n a_p]]
endgroup
set_property iostandard HSLVDCI_33 [get_ports [list a_n a_p]]
set_property package_pin "" [get_ports [list  a_n]]
refresh_design
refresh_design
set_property iostandard LVDCI_DV2_25 [get_ports [list a_n]]
set_property package_pin "" [get_ports [list  a_n]]
set_property iostandard SSTL2_I_DCI [get_ports [list a_n]]
set_property iostandard LVCMOS25 [get_ports [list clk]]
startgroup
set_property package_pin A3 [get_ports a_n]
endgroup
