// Seed: 3155869790
module module_0 #(
    parameter id_6 = 32'd38,
    parameter id_8 = 32'd25
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7
);
  inout wire id_7;
  inout wire _id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  parameter id_8 = 1;
  logic id_9;
  ;
  wire [id_8 : 1] id_10;
  wire id_11[1 : id_6  / ""];
endmodule
module module_1 #(
    parameter id_0 = 32'd45,
    parameter id_1 = 32'd56,
    parameter id_3 = 32'd79,
    parameter id_5 = 32'd18
) (
    input tri0 _id_0,
    output supply0 _id_1
);
  logic _id_3[id_0 : -1];
  ;
  wire id_4;
  logic [1 : 1  ^  1 'h0] _id_5;
  ;
  wire [-1 : id_5  &  -1] id_6;
  generate
    assign id_5 = id_4;
  endgenerate
  wire id_7;
  ;
  logic [id_3 : id_1] id_8;
  ;
  logic id_9 = 1;
  wire id_10;
  supply1 id_11 = -1;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_7,
      id_10,
      id_8,
      id_5,
      id_7
  );
  wire id_12;
endmodule
