# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../VLIW-BEAST.srcs/sources_1/ip/main_memory/sim/main_memory.v" \
"../../../../VLIW-BEAST.srcs/sources_1/new/bit_math_unit.v" \
"../../../../VLIW-BEAST.srcs/sources_1/new/dispatcher.v" \
"../../../../VLIW-BEAST.srcs/sources_1/new/dispatcher_delayer.v" \
"../../../../VLIW-BEAST.srcs/sources_1/new/execution_core.v" \
"../../../../VLIW-BEAST.srcs/sources_1/new/led_IO_manager.v" \
"../../../../VLIW-BEAST.srcs/sources_1/new/register_manager.v" \
"../../../../VLIW-BEAST.srcs/sources_1/new/register_value_chooser.v" \
"../../../../VLIW-BEAST.srcs/sources_1/new/single_port_data_manager.v" \
"../../../../VLIW-BEAST.srcs/sources_1/new/cpu_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
