# vsim -c -classdebug -voptargs="+acc" "+UVM_TESTNAME=test" "+UVM_VERBOSITY=HIGH" -wlf wave/wave_test.wlf work.testbench -do "log -r /*; coverage save -onexit ucdb/ucdb_test.ucdb; run -all; quit -f; exit" 
# Start time: 18:25:56 on Feb 22,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "watchdog(fast)".
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.port_interface(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.base_pack(fast)
# Loading work.config_pack(fast)
# Loading work.item_pack(fast)
# Loading work.port_agent_pack(fast)
# Loading work.memory_interface(fast)
# Loading work.memory_agent_pack(fast)
# Loading work.control_interface(fast)
# Loading work.control_agent_pack(fast)
# Loading work.reset_interface(fast)
# Loading work.reset_agent_pack(fast)
# Loading work.seq_pack(fast)
# Loading work.env_pack(fast)
# Loading work.test_pack(fast)
# Loading work.testbench_sv_unit(fast)
# Loading work.testbench(fast)
# Loading work.reset_interface_sv_unit(fast)
# Loading work.reset_interface(fast)
# Loading work.memory_interface_sv_unit(fast)
# Loading work.memory_interface(fast)
# Loading work.control_interface_sv_unit(fast)
# Loading work.control_interface(fast)
# Loading work.port_interface_sv_unit(fast)
# Loading work.port_interface(fast)
# Loading work.switch_top(fast)
# Loading work.reg_top(fast)
# Loading work.reg_rtl(fast)
# Loading work.reg_decoder(fast)
# Loading work.port_top(fast)
# Loading work.fifo(fast)
# Loading work.fsm_top(fast)
# Loading work.watchdog(fast)
# Loading work.fsm(fast)
# Loading work.reg_top(fast__1)
# Loading work.reg_decoder(fast__1)
# Loading work.reg_top(fast__2)
# Loading work.reg_decoder(fast__2)
# Loading work.reg_top(fast__3)
# Loading work.reg_decoder(fast__3)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'mem_rd_data'. The port definition is at: ../../cluster-5-switch-v-design/design/source/switch_top.v(28).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/DUT File: src/testbench.sv Line: 24
# Loading /opt/questa/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# log -r /*
#  coverage save -onexit ucdb/ucdb_test.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(216) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test test...
# Warning: In instance '\/env_pack::coverage::event_cvg ' the 'option.per_instance' is set to '0' (false). Assignment to members 'weight', 'goal' and 'comment' of 'option' would not have any effect.
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------------
# Name                         Type                        Size  Value
# --------------------------------------------------------------------
# uvm_test_top                 test                        -     @496 
#   env                        environment                 -     @507 
#     cov                      coverage                    -     @714 
#       an_port_control        uvm_analysis_imp_control    -     @753 
#       an_port_memory         uvm_analysis_imp_memory     -     @769 
#       an_port_port_0         uvm_analysis_imp_port_0     -     @721 
#       an_port_port_1         uvm_analysis_imp_port_1     -     @729 
#       an_port_port_2         uvm_analysis_imp_port_2     -     @737 
#       an_port_port_3         uvm_analysis_imp_port_3     -     @745 
#       an_port_reset          uvm_analysis_imp_reset      -     @761 
#     ctrl_agent               control_agent               -     @591 
#       control_agent_driver   control_driver              -     @916 
#         rsp_port             uvm_analysis_port           -     @931 
#         seq_item_port        uvm_seq_item_pull_port      -     @923 
#       control_agent_monitor  control_monitor             -     @939 
#         mon_an_port          uvm_analysis_port           -     @959 
#       control_agent_seqr     uvm_sequencer               -     @807 
#         rsp_export           uvm_analysis_export         -     @814 
#         seq_item_export      uvm_seq_item_pull_imp       -     @908 
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     mem_agent                memory_agent                -     @598 
#       memory_agent_driver    memory_driver               -     @1084
#         rsp_port             uvm_analysis_port           -     @1099
#         seq_item_port        uvm_seq_item_pull_port      -     @1091
#       memory_agent_monitor   memory_monitor              -     @1107
#         mon_an_port          uvm_analysis_port           -     @1131
#       memory_agent_seqr      uvm_sequencer               -     @975 
#         rsp_export           uvm_analysis_export         -     @982 
#         seq_item_export      uvm_seq_item_pull_imp       -     @1076
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     port_0_agent             port_agent                  -     @544 
#       port_0_driver          port_driver                 -     @1312
#         rsp_port             uvm_analysis_port           -     @1327
#         seq_item_port        uvm_seq_item_pull_port      -     @1319
#       port_0_monitor         port_monitor                -     @1337
#         mon_an_port          uvm_analysis_port           -     @1354
#       port_0_seqr            port_sequencer              -     @1148
#         export_port          uvm_analysis_export         -     @1257
#         fifo                 uvm_tlm_analysis_fifo #(T)  -     @1265
#           analysis_export    uvm_analysis_imp            -     @1304
#           get_ap             uvm_analysis_port           -     @1296
#           get_peek_export    uvm_get_peek_imp            -     @1280
#           put_ap             uvm_analysis_port           -     @1288
#           put_export         uvm_put_imp                 -     @1272
#         rsp_export           uvm_analysis_export         -     @1155
#         seq_item_export      uvm_seq_item_pull_imp       -     @1249
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     port_1_agent             port_agent                  -     @552 
#       port_1_driver          port_driver                 -     @1535
#         rsp_port             uvm_analysis_port           -     @1550
#         seq_item_port        uvm_seq_item_pull_port      -     @1542
#       port_1_monitor         port_monitor                -     @1560
#         mon_an_port          uvm_analysis_port           -     @1577
#       port_1_seqr            port_sequencer              -     @1371
#         export_port          uvm_analysis_export         -     @1480
#         fifo                 uvm_tlm_analysis_fifo #(T)  -     @1488
#           analysis_export    uvm_analysis_imp            -     @1527
#           get_ap             uvm_analysis_port           -     @1519
#           get_peek_export    uvm_get_peek_imp            -     @1503
#           put_ap             uvm_analysis_port           -     @1511
#           put_export         uvm_put_imp                 -     @1495
#         rsp_export           uvm_analysis_export         -     @1378
#         seq_item_export      uvm_seq_item_pull_imp       -     @1472
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     port_2_agent             port_agent                  -     @560 
#       port_2_driver          port_driver                 -     @1758
#         rsp_port             uvm_analysis_port           -     @1773
#         seq_item_port        uvm_seq_item_pull_port      -     @1765
#       port_2_monitor         port_monitor                -     @1783
#         mon_an_port          uvm_analysis_port           -     @1800
#       port_2_seqr            port_sequencer              -     @1594
#         export_port          uvm_analysis_export         -     @1703
#         fifo                 uvm_tlm_analysis_fifo #(T)  -     @1711
#           analysis_export    uvm_analysis_imp            -     @1750
#           get_ap             uvm_analysis_port           -     @1742
#           get_peek_export    uvm_get_peek_imp            -     @1726
#           put_ap             uvm_analysis_port           -     @1734
#           put_export         uvm_put_imp                 -     @1718
#         rsp_export           uvm_analysis_export         -     @1601
#         seq_item_export      uvm_seq_item_pull_imp       -     @1695
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     port_3_agent             port_agent                  -     @568 
#       port_3_driver          port_driver                 -     @1981
#         rsp_port             uvm_analysis_port           -     @1996
#         seq_item_port        uvm_seq_item_pull_port      -     @1988
#       port_3_monitor         port_monitor                -     @2006
#         mon_an_port          uvm_analysis_port           -     @2023
#       port_3_seqr            port_sequencer              -     @1817
#         export_port          uvm_analysis_export         -     @1926
#         fifo                 uvm_tlm_analysis_fifo #(T)  -     @1934
#           analysis_export    uvm_analysis_imp            -     @1973
#           get_ap             uvm_analysis_port           -     @1965
#           get_peek_export    uvm_get_peek_imp            -     @1949
#           put_ap             uvm_analysis_port           -     @1957
#           put_export         uvm_put_imp                 -     @1941
#         rsp_export           uvm_analysis_export         -     @1824
#         seq_item_export      uvm_seq_item_pull_imp       -     @1918
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     rst_agent                reset_agent                 -     @584 
#       reset_agent_driver     reset_driver                -     @2148
#         rsp_port             uvm_analysis_port           -     @2163
#         seq_item_port        uvm_seq_item_pull_port      -     @2155
#       reset_agent_monitor    reset_monitor               -     @2171
#         mon_an_port          uvm_analysis_port           -     @2191
#       reset_agent_seqr       uvm_sequencer               -     @2039
#         rsp_export           uvm_analysis_export         -     @2046
#         seq_item_export      uvm_seq_item_pull_imp       -     @2140
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     virtual_sequencer        virtual_sequencer           -     @605 
#       rsp_export             uvm_analysis_export         -     @612 
#       seq_item_export        uvm_seq_item_pull_imp       -     @706 
#       arbitration_queue      array                       0     -    
#       lock_queue             array                       0     -    
#       num_last_reqs          integral                    32    'd1  
#       num_last_rsps          integral                    32    'd1  
# --------------------------------------------------------------------
# 
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 5: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: mem_wr_rd_s: 'b0  mem_sel_en: 'b0  mem_ack: 'b0  mem_wr_data: 'h0  mem_rd_data: 'h0  mem_addr: 'h0
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(42) @ 5: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] Reset inactive!
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(42) @ 15: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] Reset active!
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(42) @ 25: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] Reset inactive!
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 35: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: mem_wr_rd_s: 'b1  mem_sel_en: 'b1  mem_ack: 'b0  mem_wr_data: 'h8d  mem_rd_data: 'h0  mem_addr: 'h0
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 45: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: mem_wr_rd_s: 'b1  mem_sel_en: 'b1  mem_ack: 'b1  mem_wr_data: 'h5e  mem_rd_data: 'h0  mem_addr: 'h1
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 55: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: mem_wr_rd_s: 'b1  mem_sel_en: 'b1  mem_ack: 'b1  mem_wr_data: 'h66  mem_rd_data: 'h0  mem_addr: 'h2
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 65: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: mem_wr_rd_s: 'b1  mem_sel_en: 'b1  mem_ack: 'b1  mem_wr_data: 'h66  mem_rd_data: 'h0  mem_addr: 'h3
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 75: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: mem_wr_rd_s: 'b0  mem_sel_en: 'b0  mem_ack: 'b1  mem_wr_data: 'h0  mem_rd_data: 'h0  mem_addr: 'h0
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 85: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: mem_wr_rd_s: 'b0  mem_sel_en: 'b0  mem_ack: 'b0  mem_wr_data: 'h0  mem_rd_data: 'h0  mem_addr: 'h0
# UVM_INFO src/test/sequence/control_sequence.svh(46) @ 275: uvm_test_top.env.ctrl_agent.control_agent_seqr@@ctrl_seq [ctrl_seq] Started sequence
# UVM_INFO src/test/sequence/control_sequence.svh(59) @ 275: uvm_test_top.env.ctrl_agent.control_agent_seqr@@ctrl_seq [ctrl_seq] Created packet 'd1: DA: 'h66  SA: 'h9b  LENGTH: 'h0 PAYLOAD['h0]: '{}
# UVM_INFO src/test/environment/agent_control/control_driver.svh(51) @ 275: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] Start to drive item: DA: 'h66  SA: 'h9b  LENGTH: 'h0 PAYLOAD['h0]: '{}
# Debug1
# UVM_INFO src/test/environment/agent_control/control_driver.svh(53) @ 355: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] Finish to drive item: DA: 'h66  SA: 'h9b  LENGTH: 'h0 PAYLOAD['h0]: '{}
# UVM_INFO src/test/sequence/control_sequence.svh(62) @ 355: uvm_test_top.env.ctrl_agent.control_agent_seqr@@ctrl_seq [ctrl_seq] Finished sequence
# UVM_INFO src/test/sequence/control_sequence.svh(46) @ 555: uvm_test_top.env.ctrl_agent.control_agent_seqr@@ctrl_seq [ctrl_seq] Started sequence
# UVM_INFO src/test/sequence/control_sequence.svh(59) @ 555: uvm_test_top.env.ctrl_agent.control_agent_seqr@@ctrl_seq [ctrl_seq] Created packet 'd1: DA: 'h66  SA: 'hc9  LENGTH: 'h0 PAYLOAD['h0]: '{}
# UVM_INFO src/test/environment/agent_control/control_driver.svh(51) @ 555: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] Start to drive item: DA: 'h66  SA: 'hc9  LENGTH: 'h0 PAYLOAD['h0]: '{}
# Debug1
# Debug1
# Debug1
# Debug1
# Debug1
# Debug1
# Debug1
# UVM_INFO src/test/environment/agent_control/control_driver.svh(53) @ 635: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] Finish to drive item: DA: 'h66  SA: 'hc9  LENGTH: 'h0 PAYLOAD['h0]: '{}
# UVM_INFO src/test/sequence/control_sequence.svh(62) @ 635: uvm_test_top.env.ctrl_agent.control_agent_seqr@@ctrl_seq [ctrl_seq] Finished sequence
# UVM_INFO src/test/sequence/control_sequence.svh(46) @ 835: uvm_test_top.env.ctrl_agent.control_agent_seqr@@ctrl_seq [ctrl_seq] Started sequence
# UVM_INFO src/test/sequence/control_sequence.svh(59) @ 835: uvm_test_top.env.ctrl_agent.control_agent_seqr@@ctrl_seq [ctrl_seq] Created packet 'd1: DA: 'h8d  SA: 'h70  LENGTH: 'h5 PAYLOAD['h5]: '{82, 235, 202, 192, 122}
# UVM_INFO src/test/environment/agent_control/control_driver.svh(51) @ 835: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] Start to drive item: DA: 'h8d  SA: 'h70  LENGTH: 'h5 PAYLOAD['h5]: '{82, 235, 202, 192, 122}
# UVM_INFO src/test/environment/agent_control/control_driver.svh(53) @ 965: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] Finish to drive item: DA: 'h8d  SA: 'h70  LENGTH: 'h5 PAYLOAD['h5]: '{82, 235, 202, 192, 122}
# UVM_INFO src/test/sequence/control_sequence.svh(62) @ 965: uvm_test_top.env.ctrl_agent.control_agent_seqr@@ctrl_seq [ctrl_seq] Finished sequence
# UVM_INFO src/test/environment/coverage/coverage.svh(130) @ 965: uvm_test_top.env.cov [cov] Ports coverage   = 0.00%
# UVM_INFO src/test/environment/coverage/coverage.svh(131) @ 965: uvm_test_top.env.cov [cov] Memory coverage  = 63.28%
# UVM_INFO src/test/environment/coverage/coverage.svh(132) @ 965: uvm_test_top.env.cov [cov] Control coverage = 78.57%
# UVM_INFO src/test/environment/coverage/coverage.svh(133) @ 965: uvm_test_top.env.cov [cov] Data coverage    = 24.07%
# UVM_INFO src/test/environment/coverage/coverage.svh(134) @ 965: uvm_test_top.env.cov [cov] Event coverage   = 18.79%
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   35
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     3
# [RNTST]     1
# [UVMTOP]     1
# [control_agent_driver]     6
# [cov]     5
# [ctrl_seq]     9
# [memory_agent_monitor]     7
# [reset_agent_monitor]     3
# ** Note: $finish    : /opt/questa/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 965 ns  Iteration: 106  Instance: /testbench
# Saving coverage database on exit...
# End time: 18:26:03 on Feb 22,2024, Elapsed time: 0:00:07
# Errors: 0, Warnings: 2
