m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dE:/Repository/Verilog/Clock
vtb
VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
!i10b 1
!s100 g3E6>kRmN87gbcR9[EREK0
IAPlKCbW5ohI4lZAHh[EcV3
dE:/repository/verilog/Day_1_Clock
w1685650602
8Clock_5.v
FClock_5.v
L0 7
OL;L;10.7c;67
31
!s108 1685650605.000000
!s107 Clock_5.v|
!s90 -reportprogress|300|Clock_5.v|
!i113 0
o-L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
tCvgOpt 0
