

================================================================
== Vivado HLS Report for 'matmul_hw'
================================================================
* Date:           Mon Apr 24 20:59:00 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul_int
* Solution:       matmul_2b_16x16
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.05|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  6154|  6154|  6155|  6155|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- L_col   |  6152|  6152|        33|         24|          1|   256|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1144|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     64|      71|     71|
|Memory           |        0|      -|    1024|    128|
|Multiplexer      |        -|      -|       -|    415|
|Register         |        -|      -|    1966|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     64|    3061|   1758|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     26|       2|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT|
    +--------------------------+----------------------+---------+-------+----+----+
    |matmul_hw_mul_32scud_U1   |matmul_hw_mul_32scud  |        0|      4|   0|   0|
    |matmul_hw_mul_32scud_U2   |matmul_hw_mul_32scud  |        0|      4|   0|   0|
    |matmul_hw_mul_32scud_U3   |matmul_hw_mul_32scud  |        0|      4|   0|   0|
    |matmul_hw_mul_32scud_U4   |matmul_hw_mul_32scud  |        0|      4|   0|   0|
    |matmul_hw_mul_32scud_U5   |matmul_hw_mul_32scud  |        0|      4|   0|   0|
    |matmul_hw_mul_32scud_U7   |matmul_hw_mul_32scud  |        0|      4|   0|   0|
    |matmul_hw_mul_32scud_U8   |matmul_hw_mul_32scud  |        0|      4|   0|   0|
    |matmul_hw_mul_32scud_U9   |matmul_hw_mul_32scud  |        0|      4|   0|   0|
    |matmul_hw_mul_32scud_U10  |matmul_hw_mul_32scud  |        0|      4|   0|   0|
    |matmul_hw_mul_32scud_U11  |matmul_hw_mul_32scud  |        0|      4|   0|   0|
    |matmul_hw_mul_32scud_U12  |matmul_hw_mul_32scud  |        0|      4|   0|   0|
    |matmul_hw_mul_32scud_U13  |matmul_hw_mul_32scud  |        0|      4|   0|   0|
    |matmul_hw_mul_32scud_U14  |matmul_hw_mul_32scud  |        0|      4|   0|   0|
    |matmul_hw_mul_32scud_U15  |matmul_hw_mul_32scud  |        0|      4|   0|   0|
    |matmul_hw_mul_32scud_U16  |matmul_hw_mul_32scud  |        0|      4|   0|   0|
    |matmul_hw_mul_32scud_U17  |matmul_hw_mul_32scud  |        0|      4|   0|   0|
    |matmul_hw_urem_6ndEe_U6   |matmul_hw_urem_6ndEe  |        0|      0|  71|  71|
    +--------------------------+----------------------+---------+-------+----+----+
    |Total                     |                      |        0|     64|  71|  71|
    +--------------------------+----------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+--------------------+---------+----+----+------+-----+------+-------------+
    |    Memory   |       Module       | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+--------------------+---------+----+----+------+-----+------+-------------+
    |b_copy_0_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_1_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_2_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_3_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_4_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_5_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_6_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_7_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_8_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_9_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_10_U  |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_11_U  |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_12_U  |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_13_U  |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_14_U  |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_15_U  |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    +-------------+--------------------+---------+----+----+------+-----+------+-------------+
    |Total        |                    |        0|1024| 128|   256|  512|    16|         8192|
    +-------------+--------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_889_p2                  |     +    |      0|  0|   5|           5|           1|
    |indvar_flatten_next_fu_883_p2  |     +    |      0|  0|   9|           9|           1|
    |j_1_fu_1650_p2                 |     +    |      0|  0|   5|           5|           1|
    |tmp10_fu_1711_p2               |     +    |      0|  0|  32|          32|          32|
    |tmp11_fu_1715_p2               |     +    |      0|  0|  16|          32|          32|
    |tmp12_fu_1732_p2               |     +    |      0|  0|  16|          32|          32|
    |tmp13_fu_1724_p2               |     +    |      0|  0|  32|          32|          32|
    |tmp14_fu_1728_p2               |     +    |      0|  0|  16|          32|          32|
    |tmp1_fu_1645_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp2_fu_1491_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp3_fu_1415_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp4_fu_1487_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp5_fu_1640_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp6_fu_1564_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp7_fu_1636_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp8_fu_1737_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp9_fu_1719_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp_12_s_fu_1742_p2            |     +    |      0|  0|  16|          32|          32|
    |tmp_39_fu_957_p2               |     +    |      0|  0|   9|           9|           9|
    |tmp_41_fu_998_p2               |     +    |      0|  0|   9|           9|           9|
    |tmp_43_fu_1035_p2              |     +    |      0|  0|   9|           9|           9|
    |tmp_45_fu_1074_p2              |     +    |      0|  0|   9|           9|           9|
    |tmp_46_fu_968_p2               |     +    |      0|  0|   6|           6|           5|
    |tmp_48_fu_1008_p2              |     +    |      0|  0|   7|           7|           6|
    |tmp_50_fu_1045_p2              |     +    |      0|  0|   7|           7|           7|
    |tmp_52_fu_1084_p2              |     +    |      0|  0|   8|           8|           7|
    |tmp_53_fu_1696_p2              |     +    |      0|  0|  10|          10|          10|
    |exitcond_flatten_fu_877_p2     |   icmp   |      0|  0|   4|           9|          10|
    |exitcond_fu_895_p2             |   icmp   |      0|  0|   3|           5|           6|
    |tmp_5_fu_1125_p2               |   icmp   |      0|  0|   2|           5|           1|
    |tmp_fu_915_p2                  |   icmp   |      0|  0|   2|           5|           1|
    |tmp_mid1_fu_909_p2             |   icmp   |      0|  0|   2|           5|           1|
    |tmp_11_fu_1167_p2              |    or    |      0|  0|  13|           9|           2|
    |tmp_13_fu_1201_p2              |    or    |      0|  0|  13|           9|           3|
    |tmp_15_fu_1235_p2              |    or    |      0|  0|  13|           9|           3|
    |tmp_17_fu_1269_p2              |    or    |      0|  0|  13|           9|           3|
    |tmp_19_fu_1303_p2              |    or    |      0|  0|  13|           9|           3|
    |tmp_21_fu_1350_p2              |    or    |      0|  0|  13|           9|           4|
    |tmp_23_fu_1384_p2              |    or    |      0|  0|  13|           9|           4|
    |tmp_25_fu_1422_p2              |    or    |      0|  0|  13|           9|           4|
    |tmp_27_fu_1456_p2              |    or    |      0|  0|  13|           9|           4|
    |tmp_29_fu_1499_p2              |    or    |      0|  0|  13|           9|           4|
    |tmp_31_fu_1533_p2              |    or    |      0|  0|  13|           9|           4|
    |tmp_33_fu_1571_p2              |    or    |      0|  0|  13|           9|           4|
    |tmp_35_fu_1605_p2              |    or    |      0|  0|  13|           9|           4|
    |tmp_4_fu_1111_p2               |    or    |      0|  0|  13|           9|           1|
    |tmp_9_fu_1133_p2               |    or    |      0|  0|  13|           9|           2|
    |a_row_0_1_fu_1147_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_10_1_fu_1513_p3          |  select  |      0|  0|  32|           1|          32|
    |a_row_11_1_fu_1547_p3          |  select  |      0|  0|  32|           1|          32|
    |a_row_12_1_fu_1585_p3          |  select  |      0|  0|  32|           1|          32|
    |a_row_13_1_fu_1619_p3          |  select  |      0|  0|  32|           1|          32|
    |a_row_14_1_fu_1676_p3          |  select  |      0|  0|  32|           1|          32|
    |a_row_15_1_fu_1669_p3          |  select  |      0|  0|  32|           1|          32|
    |a_row_1_1_fu_1181_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_2_1_fu_1215_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_3_1_fu_1249_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_4_1_fu_1283_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_5_1_fu_1330_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_6_1_fu_1364_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_7_1_fu_1398_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_8_1_fu_1436_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_9_1_fu_1470_p3           |  select  |      0|  0|  32|           1|          32|
    |i2_mid2_v_fu_929_p3            |  select  |      0|  0|   5|           1|           5|
    |j_mid2_fu_901_p3               |  select  |      0|  0|   5|           1|           1|
    |tmp_mid2_fu_921_p3             |  select  |      0|  0|   1|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|1144|         756|        1141|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |a_0_Addr_A_orig               |  224|         25|   32|        800|
    |a_1_Addr_A_orig               |   64|         10|   32|        320|
    |a_1_WEN_A                     |    4|          2|    4|          8|
    |ap_NS_fsm                     |   21|         27|    1|         27|
    |b_copy_0_address0             |    4|          3|    4|         12|
    |b_copy_10_address0            |    4|          3|    4|         12|
    |b_copy_11_address0            |    4|          3|    4|         12|
    |b_copy_12_address0            |    4|          3|    4|         12|
    |b_copy_13_address0            |    4|          3|    4|         12|
    |b_copy_14_address0            |    4|          3|    4|         12|
    |b_copy_15_address0            |    4|          3|    4|         12|
    |b_copy_1_address0             |    4|          3|    4|         12|
    |b_copy_2_address0             |    4|          3|    4|         12|
    |b_copy_3_address0             |    4|          3|    4|         12|
    |b_copy_4_address0             |    4|          3|    4|         12|
    |b_copy_5_address0             |    4|          3|    4|         12|
    |b_copy_6_address0             |    4|          3|    4|         12|
    |b_copy_7_address0             |    4|          3|    4|         12|
    |b_copy_8_address0             |    4|          3|    4|         12|
    |b_copy_9_address0             |    4|          3|    4|         12|
    |i_phi_fu_855_p4               |    5|          2|    5|         10|
    |i_reg_851                     |    5|          2|    5|         10|
    |indvar_flatten_phi_fu_844_p4  |    9|          2|    9|         18|
    |indvar_flatten_reg_840        |    9|          2|    9|         18|
    |j_phi_fu_866_p4               |    5|          2|    5|         10|
    |j_reg_862                     |    5|          2|    5|         10|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  415|        124|  171|       1423|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |a_row_0_2_fu_136                                     |  32|   0|   32|          0|
    |a_row_10_2_fu_176                                    |  32|   0|   32|          0|
    |a_row_11_2_fu_180                                    |  32|   0|   32|          0|
    |a_row_12_2_fu_184                                    |  32|   0|   32|          0|
    |a_row_13_2_fu_188                                    |  32|   0|   32|          0|
    |a_row_14_2_fu_192                                    |  32|   0|   32|          0|
    |a_row_15_1_reg_2440                                  |  32|   0|   32|          0|
    |a_row_15_2_fu_196                                    |  32|   0|   32|          0|
    |a_row_1_2_fu_140                                     |  32|   0|   32|          0|
    |a_row_2_2_fu_144                                     |  32|   0|   32|          0|
    |a_row_3_2_fu_148                                     |  32|   0|   32|          0|
    |a_row_4_2_fu_152                                     |  32|   0|   32|          0|
    |a_row_5_2_fu_156                                     |  32|   0|   32|          0|
    |a_row_6_2_fu_160                                     |  32|   0|   32|          0|
    |a_row_7_2_fu_164                                     |  32|   0|   32|          0|
    |a_row_8_2_fu_168                                     |  32|   0|   32|          0|
    |a_row_9_2_fu_172                                     |  32|   0|   32|          0|
    |ap_CS_fsm                                            |  26|   0|   26|          0|
    |ap_enable_reg_pp0_iter0                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                              |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1847  |   1|   0|    1|          0|
    |b_copy_0_load_reg_2070                               |  32|   0|   32|          0|
    |b_copy_10_load_reg_2305                              |  32|   0|   32|          0|
    |b_copy_11_load_reg_2335                              |  32|   0|   32|          0|
    |b_copy_12_load_reg_2360                              |  32|   0|   32|          0|
    |b_copy_13_load_reg_2390                              |  32|   0|   32|          0|
    |b_copy_14_load_reg_2420                              |  32|   0|   32|          0|
    |b_copy_15_load_reg_2425                              |  32|   0|   32|          0|
    |b_copy_1_load_reg_2090                               |  32|   0|   32|          0|
    |b_copy_2_load_reg_2110                               |  32|   0|   32|          0|
    |b_copy_3_load_reg_2130                               |  32|   0|   32|          0|
    |b_copy_4_load_reg_2150                               |  32|   0|   32|          0|
    |b_copy_5_load_reg_2170                               |  32|   0|   32|          0|
    |b_copy_6_load_reg_2200                               |  32|   0|   32|          0|
    |b_copy_7_load_reg_2225                               |  32|   0|   32|          0|
    |b_copy_8_load_reg_2250                               |  32|   0|   32|          0|
    |b_copy_9_load_reg_2280                               |  32|   0|   32|          0|
    |exitcond_flatten_reg_1847                            |   1|   0|    1|          0|
    |i2_mid2_v_reg_1878                                   |   5|   0|    5|          0|
    |i_reg_851                                            |   5|   0|    5|          0|
    |indvar_flatten_next_reg_1851                         |   9|   0|    9|          0|
    |indvar_flatten_reg_840                               |   9|   0|    9|          0|
    |j_1_reg_2435                                         |   5|   0|    5|          0|
    |j_mid2_reg_1856                                      |   5|   0|    5|          0|
    |j_reg_862                                            |   5|   0|    5|          0|
    |reg_873                                              |  32|   0|   32|          0|
    |tmp10_reg_2465                                       |  32|   0|   32|          0|
    |tmp13_reg_2495                                       |  32|   0|   32|          0|
    |tmp1_reg_2430                                        |  32|   0|   32|          0|
    |tmp2_reg_2315                                        |  32|   0|   32|          0|
    |tmp3_reg_2260                                        |  32|   0|   32|          0|
    |tmp6_reg_2370                                        |  32|   0|   32|          0|
    |tmp9_reg_2480                                        |  32|   0|   32|          0|
    |tmp_11_10_reg_2470                                   |  32|   0|   32|          0|
    |tmp_11_11_reg_2475                                   |  32|   0|   32|          0|
    |tmp_11_12_reg_2485                                   |  32|   0|   32|          0|
    |tmp_11_13_reg_2490                                   |  32|   0|   32|          0|
    |tmp_11_14_reg_2500                                   |  32|   0|   32|          0|
    |tmp_11_1_reg_2220                                    |  32|   0|   32|          0|
    |tmp_11_2_reg_2245                                    |  32|   0|   32|          0|
    |tmp_11_3_reg_2275                                    |  32|   0|   32|          0|
    |tmp_11_4_reg_2300                                    |  32|   0|   32|          0|
    |tmp_11_5_reg_2330                                    |  32|   0|   32|          0|
    |tmp_11_6_reg_2355                                    |  32|   0|   32|          0|
    |tmp_11_7_reg_2385                                    |  32|   0|   32|          0|
    |tmp_11_8_reg_2415                                    |  32|   0|   32|          0|
    |tmp_11_9_reg_2455                                    |  32|   0|   32|          0|
    |tmp_11_s_reg_2460                                    |  32|   0|   32|          0|
    |tmp_12_s_reg_2505                                    |  32|   0|   32|          0|
    |tmp_1_reg_1997                                       |   5|   0|    9|          4|
    |tmp_53_reg_2450                                      |  10|   0|   10|          0|
    |tmp_5_reg_2050                                       |   1|   0|    1|          0|
    |tmp_7_reg_2021                                       |   5|   0|   64|         59|
    |tmp_8_cast2_reg_1942                                 |   5|   0|    7|          2|
    |tmp_8_cast_reg_1915                                  |   5|   0|    9|          4|
    |tmp_8_reg_1885                                       |   5|   0|   64|         59|
    |tmp_mid2_reg_1874                                    |   1|   0|    1|          0|
    |tmp_s_reg_2195                                       |  32|   0|   32|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                |1966|   0| 2094|        128|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_done     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|a_0_Addr_A  | out |   32|    bram    |      a_0     |     array    |
|a_0_EN_A    | out |    1|    bram    |      a_0     |     array    |
|a_0_WEN_A   | out |    4|    bram    |      a_0     |     array    |
|a_0_Din_A   | out |   32|    bram    |      a_0     |     array    |
|a_0_Dout_A  |  in |   32|    bram    |      a_0     |     array    |
|a_0_Clk_A   | out |    1|    bram    |      a_0     |     array    |
|a_0_Rst_A   | out |    1|    bram    |      a_0     |     array    |
|a_1_Addr_A  | out |   32|    bram    |      a_1     |     array    |
|a_1_EN_A    | out |    1|    bram    |      a_1     |     array    |
|a_1_WEN_A   | out |    4|    bram    |      a_1     |     array    |
|a_1_Din_A   | out |   32|    bram    |      a_1     |     array    |
|a_1_Dout_A  |  in |   32|    bram    |      a_1     |     array    |
|a_1_Clk_A   | out |    1|    bram    |      a_1     |     array    |
|a_1_Rst_A   | out |    1|    bram    |      a_1     |     array    |
+------------+-----+-----+------------+--------------+--------------+

