Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Mar 31 21:54:51 2020
| Host         : LAPTOP-8E6RLG3I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file udp_transmit_test_timing_summary_routed.rpt -pb udp_transmit_test_timing_summary_routed.pb -rpx udp_transmit_test_timing_summary_routed.rpx -warn_on_violation
| Design       : udp_transmit_test
| Device       : 7z035-ffg676
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.384        0.000                      0                14828        0.055        0.000                      0                14802        2.100        0.000                       0                  6130  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                       ------------         ----------      --------------
clk_100                                                                                                                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                                                                                        {0.000 32.000}       64.000          15.625          
  clk_out2_clk_wiz_0                                                                                                        {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0                                                                                                        {0.000 5.000}        10.000          100.000         
gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {0.000 8.000}        16.000          62.500          
gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK  {0.000 8.000}        16.000          62.500          
  clkfbout                                                                                                                  {0.000 8.000}        16.000          62.500          
  clkout0                                                                                                                   {0.000 4.000}        8.000           125.000         
  clkout1                                                                                                                   {0.000 8.000}        16.000          62.500          
gtrefclk                                                                                                                    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100                                                                                                                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                                             51.428        0.000                      0                 9052        0.077        0.000                      0                 9052       31.600        0.000                       0                  3575  
  clk_out2_clk_wiz_0                                                                                                              2.384        0.000                      0                  566        0.081        0.000                      0                  566        2.100        0.000                       0                   304  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                                                          8.592        0.000                       0                     3  
gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK                                                                                                                                                    5.000        0.000                       0                     3  
  clkfbout                                                                                                                                                                                                                                                                   14.929        0.000                       0                     2  
  clkout0                                                                                                                         3.354        0.000                      0                 4415        0.055        0.000                      0                 4409        3.232        0.000                       0                  2106  
  clkout1                                                                                                                        13.563        0.000                      0                  153        0.146        0.000                      0                  153        7.600        0.000                       0                   122  
gtrefclk                                                                                                                          7.029        0.000                      0                    7        0.172        0.000                      0                    7        2.286        0.000                       0                    14  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clkout0                  63.368        0.000                      0                   20                                                                        
clkout1             clkout0                   6.086        0.000                      0                   28        0.137        0.000                      0                   28  
clkout0             clkout1                   6.116        0.000                      0                   22        0.140        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       55.426        0.000                      0                  540        0.254        0.000                      0                  540  
**async_default**   clk_out2_clk_wiz_0  clk_out2_clk_wiz_0        2.597        0.000                      0                   18        0.554        0.000                      0                   18  
**async_default**   clkout0             clkout0                   5.382        0.000                      0                    7        0.540        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y5  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y5  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       51.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       31.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             51.428ns  (required time - arrival time)
  Source:                 example_resets/core_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_0 rise@64.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.386ns  (logic 0.731ns (5.902%)  route 11.655ns (94.098%))
  Logic Levels:           7  (LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.919ns = ( 62.081 - 64.000 ) 
    Source Clock Delay      (SCD):    -2.553ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        1.233    -2.553    example_resets/core_reset_gen/clk
    SLICE_X121Y174       FDPE                                         r  example_resets/core_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y174       FDPE (Prop_fdpe_C_Q)         0.204    -2.349 f  example_resets/core_reset_gen/reset_sync4/Q
                         net (fo=2688, routed)        7.643     5.294    udp_ip_protocol_stack/arp_layer/arp_receive_module/reset
    SLICE_X115Y141       LUT5 (Prop_lut5_I4_O)        0.124     5.418 r  udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_address_ram_i_8/O
                         net (fo=82, routed)          1.418     6.836    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_write_ip_address[1]
    SLICE_X115Y131       LUT6 (Prop_lut6_I2_O)        0.043     6.879 f  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag[255]_i_104/O
                         net (fo=1, routed)           0.000     6.879    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag[255]_i_104_n_0
    SLICE_X115Y131       MUXF7 (Prop_muxf7_I0_O)      0.107     6.986 f  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[255]_i_50/O
                         net (fo=1, routed)           0.545     7.531    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[255]_i_50_n_0
    SLICE_X109Y131       LUT6 (Prop_lut6_I3_O)        0.124     7.655 f  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag[255]_i_21/O
                         net (fo=1, routed)           0.150     7.805    udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_reply_valid_reg_2
    SLICE_X109Y131       LUT6 (Prop_lut6_I1_O)        0.043     7.848 r  udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_cache_flag[255]_i_9/O
                         net (fo=4, routed)           0.438     8.286    udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_cache_flag[255]_i_9_n_0
    SLICE_X112Y136       LUT6 (Prop_lut6_I5_O)        0.043     8.329 r  udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_cache_flag[63]_i_3/O
                         net (fo=64, routed)          1.462     9.790    udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_cache_flag[63]_i_3_n_0
    SLICE_X105Y133       LUT5 (Prop_lut5_I2_O)        0.043     9.833 r  udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_cache_flag[30]_i_1/O
                         net (fo=1, routed)           0.000     9.833    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[30]_0
    SLICE_X105Y133       FDCE                                         r  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     64.000    64.000 r  
    C8                                                0.000    64.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    64.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    64.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    65.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    59.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    60.882    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    60.965 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        1.116    62.081    udp_ip_protocol_stack/arp_layer/mac_cache_module/core_clk
    SLICE_X105Y133       FDCE                                         r  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[30]/C
                         clock pessimism             -0.752    61.330    
                         clock uncertainty           -0.102    61.227    
    SLICE_X105Y133       FDCE (Setup_fdce_C_D)        0.034    61.261    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[30]
  -------------------------------------------------------------------
                         required time                         61.261    
                         arrival time                          -9.833    
  -------------------------------------------------------------------
                         slack                                 51.428    

Slack (MET) :             51.433ns  (required time - arrival time)
  Source:                 example_resets/core_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_0 rise@64.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.381ns  (logic 0.731ns (5.904%)  route 11.650ns (94.096%))
  Logic Levels:           7  (LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.919ns = ( 62.081 - 64.000 ) 
    Source Clock Delay      (SCD):    -2.553ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        1.233    -2.553    example_resets/core_reset_gen/clk
    SLICE_X121Y174       FDPE                                         r  example_resets/core_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y174       FDPE (Prop_fdpe_C_Q)         0.204    -2.349 f  example_resets/core_reset_gen/reset_sync4/Q
                         net (fo=2688, routed)        7.643     5.294    udp_ip_protocol_stack/arp_layer/arp_receive_module/reset
    SLICE_X115Y141       LUT5 (Prop_lut5_I4_O)        0.124     5.418 r  udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_address_ram_i_8/O
                         net (fo=82, routed)          1.418     6.836    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_write_ip_address[1]
    SLICE_X115Y131       LUT6 (Prop_lut6_I2_O)        0.043     6.879 f  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag[255]_i_104/O
                         net (fo=1, routed)           0.000     6.879    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag[255]_i_104_n_0
    SLICE_X115Y131       MUXF7 (Prop_muxf7_I0_O)      0.107     6.986 f  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[255]_i_50/O
                         net (fo=1, routed)           0.545     7.531    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[255]_i_50_n_0
    SLICE_X109Y131       LUT6 (Prop_lut6_I3_O)        0.124     7.655 f  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag[255]_i_21/O
                         net (fo=1, routed)           0.150     7.805    udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_reply_valid_reg_2
    SLICE_X109Y131       LUT6 (Prop_lut6_I1_O)        0.043     7.848 r  udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_cache_flag[255]_i_9/O
                         net (fo=4, routed)           0.438     8.286    udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_cache_flag[255]_i_9_n_0
    SLICE_X112Y136       LUT6 (Prop_lut6_I5_O)        0.043     8.329 r  udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_cache_flag[63]_i_3/O
                         net (fo=64, routed)          1.457     9.785    udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_cache_flag[63]_i_3_n_0
    SLICE_X105Y133       LUT5 (Prop_lut5_I2_O)        0.043     9.828 r  udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_cache_flag[28]_i_1/O
                         net (fo=1, routed)           0.000     9.828    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[28]_0
    SLICE_X105Y133       FDCE                                         r  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     64.000    64.000 r  
    C8                                                0.000    64.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    64.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    64.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    65.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    59.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    60.882    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    60.965 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        1.116    62.081    udp_ip_protocol_stack/arp_layer/mac_cache_module/core_clk
    SLICE_X105Y133       FDCE                                         r  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[28]/C
                         clock pessimism             -0.752    61.330    
                         clock uncertainty           -0.102    61.227    
    SLICE_X105Y133       FDCE (Setup_fdce_C_D)        0.034    61.261    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[28]
  -------------------------------------------------------------------
                         required time                         61.261    
                         arrival time                          -9.828    
  -------------------------------------------------------------------
                         slack                                 51.433    

Slack (MET) :             51.449ns  (required time - arrival time)
  Source:                 example_resets/core_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[156]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_0 rise@64.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.368ns  (logic 0.731ns (5.910%)  route 11.637ns (94.090%))
  Logic Levels:           7  (LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 62.084 - 64.000 ) 
    Source Clock Delay      (SCD):    -2.553ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        1.233    -2.553    example_resets/core_reset_gen/clk
    SLICE_X121Y174       FDPE                                         r  example_resets/core_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y174       FDPE (Prop_fdpe_C_Q)         0.204    -2.349 f  example_resets/core_reset_gen/reset_sync4/Q
                         net (fo=2688, routed)        7.643     5.294    udp_ip_protocol_stack/arp_layer/arp_receive_module/reset
    SLICE_X115Y141       LUT5 (Prop_lut5_I4_O)        0.124     5.418 r  udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_address_ram_i_8/O
                         net (fo=82, routed)          1.408     6.826    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_write_ip_address[1]
    SLICE_X120Y133       LUT6 (Prop_lut6_I2_O)        0.043     6.869 f  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag[255]_i_93/O
                         net (fo=1, routed)           0.417     7.285    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag[255]_i_93_n_0
    SLICE_X113Y133       LUT6 (Prop_lut6_I1_O)        0.043     7.328 r  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag[255]_i_46/O
                         net (fo=1, routed)           0.000     7.328    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag[255]_i_46_n_0
    SLICE_X113Y133       MUXF7 (Prop_muxf7_I0_O)      0.107     7.435 r  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[255]_i_20/O
                         net (fo=1, routed)           0.415     7.850    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[255]_i_20_n_0
    SLICE_X113Y136       LUT6 (Prop_lut6_I4_O)        0.124     7.974 r  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag[255]_i_8/O
                         net (fo=4, routed)           0.458     8.432    udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_reply_valid_reg_1
    SLICE_X112Y136       LUT6 (Prop_lut6_I4_O)        0.043     8.475 r  udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_cache_flag[191]_i_3/O
                         net (fo=64, routed)          1.297     9.772    udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_cache_flag[191]_i_3_n_0
    SLICE_X103Y137       LUT5 (Prop_lut5_I2_O)        0.043     9.815 r  udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_cache_flag[156]_i_1/O
                         net (fo=1, routed)           0.000     9.815    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[156]_0
    SLICE_X103Y137       FDCE                                         r  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[156]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     64.000    64.000 r  
    C8                                                0.000    64.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    64.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    64.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    65.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    59.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    60.882    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    60.965 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        1.119    62.084    udp_ip_protocol_stack/arp_layer/mac_cache_module/core_clk
    SLICE_X103Y137       FDCE                                         r  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[156]/C
                         clock pessimism             -0.752    61.333    
                         clock uncertainty           -0.102    61.230    
    SLICE_X103Y137       FDCE (Setup_fdce_C_D)        0.034    61.264    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[156]
  -------------------------------------------------------------------
                         required time                         61.264    
                         arrival time                          -9.815    
  -------------------------------------------------------------------
                         slack                                 51.449    

Slack (MET) :             51.454ns  (required time - arrival time)
  Source:                 example_resets/core_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[148]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_0 rise@64.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.363ns  (logic 0.731ns (5.913%)  route 11.632ns (94.087%))
  Logic Levels:           7  (LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 62.084 - 64.000 ) 
    Source Clock Delay      (SCD):    -2.553ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        1.233    -2.553    example_resets/core_reset_gen/clk
    SLICE_X121Y174       FDPE                                         r  example_resets/core_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y174       FDPE (Prop_fdpe_C_Q)         0.204    -2.349 f  example_resets/core_reset_gen/reset_sync4/Q
                         net (fo=2688, routed)        7.643     5.294    udp_ip_protocol_stack/arp_layer/arp_receive_module/reset
    SLICE_X115Y141       LUT5 (Prop_lut5_I4_O)        0.124     5.418 r  udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_address_ram_i_8/O
                         net (fo=82, routed)          1.408     6.826    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_write_ip_address[1]
    SLICE_X120Y133       LUT6 (Prop_lut6_I2_O)        0.043     6.869 f  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag[255]_i_93/O
                         net (fo=1, routed)           0.417     7.285    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag[255]_i_93_n_0
    SLICE_X113Y133       LUT6 (Prop_lut6_I1_O)        0.043     7.328 r  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag[255]_i_46/O
                         net (fo=1, routed)           0.000     7.328    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag[255]_i_46_n_0
    SLICE_X113Y133       MUXF7 (Prop_muxf7_I0_O)      0.107     7.435 r  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[255]_i_20/O
                         net (fo=1, routed)           0.415     7.850    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[255]_i_20_n_0
    SLICE_X113Y136       LUT6 (Prop_lut6_I4_O)        0.124     7.974 r  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag[255]_i_8/O
                         net (fo=4, routed)           0.458     8.432    udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_reply_valid_reg_1
    SLICE_X112Y136       LUT6 (Prop_lut6_I4_O)        0.043     8.475 r  udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_cache_flag[191]_i_3/O
                         net (fo=64, routed)          1.292     9.767    udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_cache_flag[191]_i_3_n_0
    SLICE_X103Y137       LUT5 (Prop_lut5_I2_O)        0.043     9.810 r  udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_cache_flag[148]_i_1/O
                         net (fo=1, routed)           0.000     9.810    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[148]_0
    SLICE_X103Y137       FDCE                                         r  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[148]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     64.000    64.000 r  
    C8                                                0.000    64.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    64.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    64.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    65.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    59.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    60.882    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    60.965 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        1.119    62.084    udp_ip_protocol_stack/arp_layer/mac_cache_module/core_clk
    SLICE_X103Y137       FDCE                                         r  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[148]/C
                         clock pessimism             -0.752    61.333    
                         clock uncertainty           -0.102    61.230    
    SLICE_X103Y137       FDCE (Setup_fdce_C_D)        0.034    61.264    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[148]
  -------------------------------------------------------------------
                         required time                         61.264    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                 51.454    

Slack (MET) :             51.542ns  (required time - arrival time)
  Source:                 example_resets/core_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[145]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_0 rise@64.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.274ns  (logic 0.731ns (5.956%)  route 11.543ns (94.044%))
  Logic Levels:           7  (LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 62.084 - 64.000 ) 
    Source Clock Delay      (SCD):    -2.553ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        1.233    -2.553    example_resets/core_reset_gen/clk
    SLICE_X121Y174       FDPE                                         r  example_resets/core_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y174       FDPE (Prop_fdpe_C_Q)         0.204    -2.349 f  example_resets/core_reset_gen/reset_sync4/Q
                         net (fo=2688, routed)        7.643     5.294    udp_ip_protocol_stack/arp_layer/arp_receive_module/reset
    SLICE_X115Y141       LUT5 (Prop_lut5_I4_O)        0.124     5.418 r  udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_address_ram_i_8/O
                         net (fo=82, routed)          1.408     6.826    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_write_ip_address[1]
    SLICE_X120Y133       LUT6 (Prop_lut6_I2_O)        0.043     6.869 f  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag[255]_i_93/O
                         net (fo=1, routed)           0.417     7.285    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag[255]_i_93_n_0
    SLICE_X113Y133       LUT6 (Prop_lut6_I1_O)        0.043     7.328 r  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag[255]_i_46/O
                         net (fo=1, routed)           0.000     7.328    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag[255]_i_46_n_0
    SLICE_X113Y133       MUXF7 (Prop_muxf7_I0_O)      0.107     7.435 r  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[255]_i_20/O
                         net (fo=1, routed)           0.415     7.850    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[255]_i_20_n_0
    SLICE_X113Y136       LUT6 (Prop_lut6_I4_O)        0.124     7.974 r  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag[255]_i_8/O
                         net (fo=4, routed)           0.458     8.432    udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_reply_valid_reg_1
    SLICE_X112Y136       LUT6 (Prop_lut6_I4_O)        0.043     8.475 r  udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_cache_flag[191]_i_3/O
                         net (fo=64, routed)          1.203     9.678    udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_cache_flag[191]_i_3_n_0
    SLICE_X103Y137       LUT5 (Prop_lut5_I2_O)        0.043     9.721 r  udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_cache_flag[145]_i_1/O
                         net (fo=1, routed)           0.000     9.721    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[145]_0
    SLICE_X103Y137       FDCE                                         r  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[145]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     64.000    64.000 r  
    C8                                                0.000    64.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    64.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    64.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    65.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    59.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    60.882    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    60.965 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        1.119    62.084    udp_ip_protocol_stack/arp_layer/mac_cache_module/core_clk
    SLICE_X103Y137       FDCE                                         r  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[145]/C
                         clock pessimism             -0.752    61.333    
                         clock uncertainty           -0.102    61.230    
    SLICE_X103Y137       FDCE (Setup_fdce_C_D)        0.033    61.263    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[145]
  -------------------------------------------------------------------
                         required time                         61.263    
                         arrival time                          -9.721    
  -------------------------------------------------------------------
                         slack                                 51.542    

Slack (MET) :             51.556ns  (required time - arrival time)
  Source:                 example_resets/core_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_0 rise@64.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.258ns  (logic 0.731ns (5.963%)  route 11.527ns (94.037%))
  Logic Levels:           7  (LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.919ns = ( 62.081 - 64.000 ) 
    Source Clock Delay      (SCD):    -2.553ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        1.233    -2.553    example_resets/core_reset_gen/clk
    SLICE_X121Y174       FDPE                                         r  example_resets/core_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y174       FDPE (Prop_fdpe_C_Q)         0.204    -2.349 f  example_resets/core_reset_gen/reset_sync4/Q
                         net (fo=2688, routed)        7.643     5.294    udp_ip_protocol_stack/arp_layer/arp_receive_module/reset
    SLICE_X115Y141       LUT5 (Prop_lut5_I4_O)        0.124     5.418 r  udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_address_ram_i_8/O
                         net (fo=82, routed)          1.418     6.836    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_write_ip_address[1]
    SLICE_X115Y131       LUT6 (Prop_lut6_I2_O)        0.043     6.879 f  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag[255]_i_104/O
                         net (fo=1, routed)           0.000     6.879    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag[255]_i_104_n_0
    SLICE_X115Y131       MUXF7 (Prop_muxf7_I0_O)      0.107     6.986 f  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[255]_i_50/O
                         net (fo=1, routed)           0.545     7.531    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[255]_i_50_n_0
    SLICE_X109Y131       LUT6 (Prop_lut6_I3_O)        0.124     7.655 f  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag[255]_i_21/O
                         net (fo=1, routed)           0.150     7.805    udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_reply_valid_reg_2
    SLICE_X109Y131       LUT6 (Prop_lut6_I1_O)        0.043     7.848 r  udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_cache_flag[255]_i_9/O
                         net (fo=4, routed)           0.438     8.286    udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_cache_flag[255]_i_9_n_0
    SLICE_X112Y136       LUT6 (Prop_lut6_I5_O)        0.043     8.329 r  udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_cache_flag[63]_i_3/O
                         net (fo=64, routed)          1.334     9.662    udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_cache_flag[63]_i_3_n_0
    SLICE_X105Y133       LUT5 (Prop_lut5_I2_O)        0.043     9.705 r  udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_cache_flag[26]_i_1/O
                         net (fo=1, routed)           0.000     9.705    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[26]_0
    SLICE_X105Y133       FDCE                                         r  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     64.000    64.000 r  
    C8                                                0.000    64.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    64.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    64.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    65.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    59.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    60.882    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    60.965 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        1.116    62.081    udp_ip_protocol_stack/arp_layer/mac_cache_module/core_clk
    SLICE_X105Y133       FDCE                                         r  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[26]/C
                         clock pessimism             -0.752    61.330    
                         clock uncertainty           -0.102    61.227    
    SLICE_X105Y133       FDCE (Setup_fdce_C_D)        0.034    61.261    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[26]
  -------------------------------------------------------------------
                         required time                         61.261    
                         arrival time                          -9.705    
  -------------------------------------------------------------------
                         slack                                 51.556    

Slack (MET) :             51.581ns  (required time - arrival time)
  Source:                 example_resets/core_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[179]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_0 rise@64.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.267ns  (logic 0.731ns (5.959%)  route 11.536ns (94.041%))
  Logic Levels:           7  (LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.915ns = ( 62.085 - 64.000 ) 
    Source Clock Delay      (SCD):    -2.553ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        1.233    -2.553    example_resets/core_reset_gen/clk
    SLICE_X121Y174       FDPE                                         r  example_resets/core_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y174       FDPE (Prop_fdpe_C_Q)         0.204    -2.349 f  example_resets/core_reset_gen/reset_sync4/Q
                         net (fo=2688, routed)        7.643     5.294    udp_ip_protocol_stack/arp_layer/arp_receive_module/reset
    SLICE_X115Y141       LUT5 (Prop_lut5_I4_O)        0.124     5.418 r  udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_address_ram_i_8/O
                         net (fo=82, routed)          1.408     6.826    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_write_ip_address[1]
    SLICE_X120Y133       LUT6 (Prop_lut6_I2_O)        0.043     6.869 f  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag[255]_i_93/O
                         net (fo=1, routed)           0.417     7.285    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag[255]_i_93_n_0
    SLICE_X113Y133       LUT6 (Prop_lut6_I1_O)        0.043     7.328 r  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag[255]_i_46/O
                         net (fo=1, routed)           0.000     7.328    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag[255]_i_46_n_0
    SLICE_X113Y133       MUXF7 (Prop_muxf7_I0_O)      0.107     7.435 r  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[255]_i_20/O
                         net (fo=1, routed)           0.415     7.850    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[255]_i_20_n_0
    SLICE_X113Y136       LUT6 (Prop_lut6_I4_O)        0.124     7.974 r  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag[255]_i_8/O
                         net (fo=4, routed)           0.458     8.432    udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_reply_valid_reg_1
    SLICE_X112Y136       LUT6 (Prop_lut6_I4_O)        0.043     8.475 r  udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_cache_flag[191]_i_3/O
                         net (fo=64, routed)          1.196     9.671    udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_cache_flag[191]_i_3_n_0
    SLICE_X110Y133       LUT5 (Prop_lut5_I2_O)        0.043     9.714 r  udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_cache_flag[179]_i_1/O
                         net (fo=1, routed)           0.000     9.714    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[179]_0
    SLICE_X110Y133       FDCE                                         r  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[179]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     64.000    64.000 r  
    C8                                                0.000    64.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    64.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    64.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    65.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    59.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    60.882    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    60.965 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        1.120    62.085    udp_ip_protocol_stack/arp_layer/mac_cache_module/core_clk
    SLICE_X110Y133       FDCE                                         r  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[179]/C
                         clock pessimism             -0.752    61.334    
                         clock uncertainty           -0.102    61.231    
    SLICE_X110Y133       FDCE (Setup_fdce_C_D)        0.064    61.295    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[179]
  -------------------------------------------------------------------
                         required time                         61.295    
                         arrival time                          -9.714    
  -------------------------------------------------------------------
                         slack                                 51.581    

Slack (MET) :             51.590ns  (required time - arrival time)
  Source:                 example_resets/core_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[180]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_0 rise@64.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.259ns  (logic 0.731ns (5.963%)  route 11.528ns (94.037%))
  Logic Levels:           7  (LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.915ns = ( 62.085 - 64.000 ) 
    Source Clock Delay      (SCD):    -2.553ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        1.233    -2.553    example_resets/core_reset_gen/clk
    SLICE_X121Y174       FDPE                                         r  example_resets/core_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y174       FDPE (Prop_fdpe_C_Q)         0.204    -2.349 f  example_resets/core_reset_gen/reset_sync4/Q
                         net (fo=2688, routed)        7.643     5.294    udp_ip_protocol_stack/arp_layer/arp_receive_module/reset
    SLICE_X115Y141       LUT5 (Prop_lut5_I4_O)        0.124     5.418 r  udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_address_ram_i_8/O
                         net (fo=82, routed)          1.408     6.826    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_write_ip_address[1]
    SLICE_X120Y133       LUT6 (Prop_lut6_I2_O)        0.043     6.869 f  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag[255]_i_93/O
                         net (fo=1, routed)           0.417     7.285    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag[255]_i_93_n_0
    SLICE_X113Y133       LUT6 (Prop_lut6_I1_O)        0.043     7.328 r  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag[255]_i_46/O
                         net (fo=1, routed)           0.000     7.328    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag[255]_i_46_n_0
    SLICE_X113Y133       MUXF7 (Prop_muxf7_I0_O)      0.107     7.435 r  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[255]_i_20/O
                         net (fo=1, routed)           0.415     7.850    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[255]_i_20_n_0
    SLICE_X113Y136       LUT6 (Prop_lut6_I4_O)        0.124     7.974 r  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag[255]_i_8/O
                         net (fo=4, routed)           0.458     8.432    udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_reply_valid_reg_1
    SLICE_X112Y136       LUT6 (Prop_lut6_I4_O)        0.043     8.475 r  udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_cache_flag[191]_i_3/O
                         net (fo=64, routed)          1.188     9.663    udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_cache_flag[191]_i_3_n_0
    SLICE_X110Y133       LUT5 (Prop_lut5_I2_O)        0.043     9.706 r  udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_cache_flag[180]_i_1/O
                         net (fo=1, routed)           0.000     9.706    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[180]_0
    SLICE_X110Y133       FDCE                                         r  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[180]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     64.000    64.000 r  
    C8                                                0.000    64.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    64.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    64.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    65.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    59.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    60.882    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    60.965 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        1.120    62.085    udp_ip_protocol_stack/arp_layer/mac_cache_module/core_clk
    SLICE_X110Y133       FDCE                                         r  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[180]/C
                         clock pessimism             -0.752    61.334    
                         clock uncertainty           -0.102    61.231    
    SLICE_X110Y133       FDCE (Setup_fdce_C_D)        0.065    61.296    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[180]
  -------------------------------------------------------------------
                         required time                         61.296    
                         arrival time                          -9.706    
  -------------------------------------------------------------------
                         slack                                 51.590    

Slack (MET) :             51.593ns  (required time - arrival time)
  Source:                 example_resets/core_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_0 rise@64.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.224ns  (logic 0.731ns (5.980%)  route 11.493ns (94.020%))
  Logic Levels:           7  (LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 62.083 - 64.000 ) 
    Source Clock Delay      (SCD):    -2.553ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        1.233    -2.553    example_resets/core_reset_gen/clk
    SLICE_X121Y174       FDPE                                         r  example_resets/core_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y174       FDPE (Prop_fdpe_C_Q)         0.204    -2.349 f  example_resets/core_reset_gen/reset_sync4/Q
                         net (fo=2688, routed)        7.643     5.294    udp_ip_protocol_stack/arp_layer/arp_receive_module/reset
    SLICE_X115Y141       LUT5 (Prop_lut5_I4_O)        0.124     5.418 r  udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_address_ram_i_8/O
                         net (fo=82, routed)          1.418     6.836    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_write_ip_address[1]
    SLICE_X115Y131       LUT6 (Prop_lut6_I2_O)        0.043     6.879 f  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag[255]_i_104/O
                         net (fo=1, routed)           0.000     6.879    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag[255]_i_104_n_0
    SLICE_X115Y131       MUXF7 (Prop_muxf7_I0_O)      0.107     6.986 f  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[255]_i_50/O
                         net (fo=1, routed)           0.545     7.531    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[255]_i_50_n_0
    SLICE_X109Y131       LUT6 (Prop_lut6_I3_O)        0.124     7.655 f  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag[255]_i_21/O
                         net (fo=1, routed)           0.150     7.805    udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_reply_valid_reg_2
    SLICE_X109Y131       LUT6 (Prop_lut6_I1_O)        0.043     7.848 r  udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_cache_flag[255]_i_9/O
                         net (fo=4, routed)           0.438     8.286    udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_cache_flag[255]_i_9_n_0
    SLICE_X112Y136       LUT6 (Prop_lut6_I5_O)        0.043     8.329 r  udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_cache_flag[63]_i_3/O
                         net (fo=64, routed)          1.299     9.627    udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_cache_flag[63]_i_3_n_0
    SLICE_X108Y133       LUT5 (Prop_lut5_I2_O)        0.043     9.670 r  udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_cache_flag[19]_i_1/O
                         net (fo=1, routed)           0.000     9.670    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[19]_0
    SLICE_X108Y133       FDCE                                         r  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     64.000    64.000 r  
    C8                                                0.000    64.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    64.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    64.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    65.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    59.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    60.882    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    60.965 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        1.118    62.083    udp_ip_protocol_stack/arp_layer/mac_cache_module/core_clk
    SLICE_X108Y133       FDCE                                         r  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[19]/C
                         clock pessimism             -0.752    61.332    
                         clock uncertainty           -0.102    61.229    
    SLICE_X108Y133       FDCE (Setup_fdce_C_D)        0.034    61.263    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[19]
  -------------------------------------------------------------------
                         required time                         61.263    
                         arrival time                          -9.670    
  -------------------------------------------------------------------
                         slack                                 51.593    

Slack (MET) :             51.600ns  (required time - arrival time)
  Source:                 example_resets/core_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[104]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_0 rise@64.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.253ns  (logic 0.731ns (5.966%)  route 11.522ns (94.034%))
  Logic Levels:           7  (LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 62.088 - 64.000 ) 
    Source Clock Delay      (SCD):    -2.553ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        1.233    -2.553    example_resets/core_reset_gen/clk
    SLICE_X121Y174       FDPE                                         r  example_resets/core_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y174       FDPE (Prop_fdpe_C_Q)         0.204    -2.349 f  example_resets/core_reset_gen/reset_sync4/Q
                         net (fo=2688, routed)        7.643     5.294    udp_ip_protocol_stack/arp_layer/arp_receive_module/reset
    SLICE_X115Y141       LUT5 (Prop_lut5_I4_O)        0.124     5.418 r  udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_address_ram_i_8/O
                         net (fo=82, routed)          1.418     6.836    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_write_ip_address[1]
    SLICE_X115Y131       LUT6 (Prop_lut6_I2_O)        0.043     6.879 f  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag[255]_i_104/O
                         net (fo=1, routed)           0.000     6.879    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag[255]_i_104_n_0
    SLICE_X115Y131       MUXF7 (Prop_muxf7_I0_O)      0.107     6.986 f  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[255]_i_50/O
                         net (fo=1, routed)           0.545     7.531    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[255]_i_50_n_0
    SLICE_X109Y131       LUT6 (Prop_lut6_I3_O)        0.124     7.655 f  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag[255]_i_21/O
                         net (fo=1, routed)           0.150     7.805    udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_reply_valid_reg_2
    SLICE_X109Y131       LUT6 (Prop_lut6_I1_O)        0.043     7.848 r  udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_cache_flag[255]_i_9/O
                         net (fo=4, routed)           0.570     8.418    udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_cache_flag[255]_i_9_n_0
    SLICE_X112Y136       LUT6 (Prop_lut6_I5_O)        0.043     8.461 r  udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_cache_flag[127]_i_3/O
                         net (fo=64, routed)          1.196     9.657    udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_cache_flag[127]_i_3_n_0
    SLICE_X118Y132       LUT5 (Prop_lut5_I2_O)        0.043     9.700 r  udp_ip_protocol_stack/arp_layer/arp_receive_module/mac_cache_flag[104]_i_1/O
                         net (fo=1, routed)           0.000     9.700    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[104]_0
    SLICE_X118Y132       FDCE                                         r  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     64.000    64.000 r  
    C8                                                0.000    64.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    64.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    64.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    65.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    59.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    60.882    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    60.965 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        1.123    62.088    udp_ip_protocol_stack/arp_layer/mac_cache_module/core_clk
    SLICE_X118Y132       FDCE                                         r  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[104]/C
                         clock pessimism             -0.752    61.337    
                         clock uncertainty           -0.102    61.234    
    SLICE_X118Y132       FDCE (Setup_fdce_C_D)        0.065    61.299    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[104]
  -------------------------------------------------------------------
                         required time                         61.299    
                         arrival time                          -9.700    
  -------------------------------------------------------------------
                         slack                                 51.600    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/receive_buffer/rx_data_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            udp_ip_protocol_stack/ip_layer/ip_receive_module/ip_packet_protocol_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.118ns (39.845%)  route 0.178ns (60.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        0.560    -0.952    udp_ip_protocol_stack/receive_buffer/core_clk
    SLICE_X98Y148        FDRE                                         r  udp_ip_protocol_stack/receive_buffer/rx_data_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y148        FDRE (Prop_fdre_C_Q)         0.118    -0.834 r  udp_ip_protocol_stack/receive_buffer/rx_data_reg[51]/Q
                         net (fo=4, routed)           0.178    -0.655    udp_ip_protocol_stack/ip_layer/ip_receive_module/rx_data_reg[63]_1[50]
    SLICE_X100Y154       FDRE                                         r  udp_ip_protocol_stack/ip_layer/ip_receive_module/ip_packet_protocol_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        0.747    -0.862    udp_ip_protocol_stack/ip_layer/ip_receive_module/core_clk
    SLICE_X100Y154       FDRE                                         r  udp_ip_protocol_stack/ip_layer/ip_receive_module/ip_packet_protocol_reg[3]/C
                         clock pessimism              0.098    -0.765    
    SLICE_X100Y154       FDRE (Hold_fdre_C_D)         0.032    -0.733    udp_ip_protocol_stack/ip_layer/ip_receive_module/ip_packet_protocol_reg[3]
  -------------------------------------------------------------------
                         required time                          0.733    
                         arrival time                          -0.655    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/receive_buffer/rx_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            udp_ip_protocol_stack/ip_layer/ip_receive_module/ip_src_address_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.107ns (38.918%)  route 0.168ns (61.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        0.564    -0.948    udp_ip_protocol_stack/receive_buffer/core_clk
    SLICE_X106Y149       FDRE                                         r  udp_ip_protocol_stack/receive_buffer/rx_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y149       FDRE (Prop_fdre_C_Q)         0.107    -0.841 r  udp_ip_protocol_stack/receive_buffer/rx_data_reg[25]/Q
                         net (fo=3, routed)           0.168    -0.673    udp_ip_protocol_stack/ip_layer/ip_receive_module/rx_data_reg[63]_1[25]
    SLICE_X110Y154       FDRE                                         r  udp_ip_protocol_stack/ip_layer/ip_receive_module/ip_src_address_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        0.753    -0.856    udp_ip_protocol_stack/ip_layer/ip_receive_module/core_clk
    SLICE_X110Y154       FDRE                                         r  udp_ip_protocol_stack/ip_layer/ip_receive_module/ip_src_address_reg[25]/C
                         clock pessimism              0.098    -0.759    
    SLICE_X110Y154       FDRE (Hold_fdre_C_D)         0.001    -0.758    udp_ip_protocol_stack/ip_layer/ip_receive_module/ip_src_address_reg[25]
  -------------------------------------------------------------------
                         required time                          0.758    
                         arrival time                          -0.673    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            udp_ip_protocol_stack/ip_layer/ip_send_module/icmp_packet_send_module/icmp_packet_data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        0.550    -0.962    udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X123Y160       FDRE                                         r  udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y160       FDRE (Prop_fdre_C_Q)         0.100    -0.862 r  udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[27]/Q
                         net (fo=1, routed)           0.056    -0.806    udp_ip_protocol_stack/ip_layer/ip_send_module/icmp_packet_send_module/dout[27]
    SLICE_X122Y160       LUT5 (Prop_lut5_I4_O)        0.028    -0.778 r  udp_ip_protocol_stack/ip_layer/ip_send_module/icmp_packet_send_module/icmp_packet_data[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.778    udp_ip_protocol_stack/ip_layer/ip_send_module/icmp_packet_send_module/icmp_packet_data[27]_i_1_n_0
    SLICE_X122Y160       FDRE                                         r  udp_ip_protocol_stack/ip_layer/ip_send_module/icmp_packet_send_module/icmp_packet_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        0.756    -0.853    udp_ip_protocol_stack/ip_layer/ip_send_module/icmp_packet_send_module/core_clk
    SLICE_X122Y160       FDRE                                         r  udp_ip_protocol_stack/ip_layer/ip_send_module/icmp_packet_send_module/icmp_packet_data_reg[27]/C
                         clock pessimism             -0.097    -0.951    
    SLICE_X122Y160       FDRE (Hold_fdre_C_D)         0.087    -0.864    udp_ip_protocol_stack/ip_layer/ip_send_module/icmp_packet_send_module/icmp_packet_data_reg[27]
  -------------------------------------------------------------------
                         required time                          0.864    
                         arrival time                          -0.778    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/send_buffer/arp_request_ip_address_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            udp_ip_protocol_stack/arp_layer/arp_send_module/TPA_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.322%)  route 0.062ns (32.678%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        0.570    -0.942    udp_ip_protocol_stack/send_buffer/core_clk
    SLICE_X119Y147       FDRE                                         r  udp_ip_protocol_stack/send_buffer/arp_request_ip_address_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y147       FDRE (Prop_fdre_C_Q)         0.100    -0.842 r  udp_ip_protocol_stack/send_buffer/arp_request_ip_address_reg[25]/Q
                         net (fo=2, routed)           0.062    -0.779    udp_ip_protocol_stack/send_buffer/Q[25]
    SLICE_X118Y147       LUT3 (Prop_lut3_I0_O)        0.028    -0.751 r  udp_ip_protocol_stack/send_buffer/TPA[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.751    udp_ip_protocol_stack/arp_layer/arp_send_module/arp_request_ip_address_reg[31]_0[25]
    SLICE_X118Y147       FDRE                                         r  udp_ip_protocol_stack/arp_layer/arp_send_module/TPA_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        0.771    -0.838    udp_ip_protocol_stack/arp_layer/arp_send_module/core_clk
    SLICE_X118Y147       FDRE                                         r  udp_ip_protocol_stack/arp_layer/arp_send_module/TPA_reg[25]/C
                         clock pessimism             -0.092    -0.931    
    SLICE_X118Y147       FDRE (Hold_fdre_C_D)         0.087    -0.844    udp_ip_protocol_stack/arp_layer/arp_send_module/TPA_reg[25]
  -------------------------------------------------------------------
                         required time                          0.844    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 rx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            rx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.100ns (31.174%)  route 0.221ns (68.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        0.554    -0.958    rx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/wr_clk
    SLICE_X95Y145        FDRE                                         r  rx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y145        FDRE (Prop_fdre_C_Q)         0.100    -0.858 r  rx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/Q
                         net (fo=7, routed)           0.221    -0.637    rx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[7]
    RAMB18_X4Y57         RAMB18E1                                     r  rx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        0.784    -0.826    rx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X4Y57         RAMB18E1                                     r  rx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
                         clock pessimism             -0.089    -0.915    
    RAMB18_X4Y57         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.732    rx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2
  -------------------------------------------------------------------
                         required time                          0.732    
                         arrival time                          -0.637    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 rx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            rx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.118ns (36.650%)  route 0.204ns (63.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        0.554    -0.958    rx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X94Y144        FDRE                                         r  rx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y144        FDRE (Prop_fdre_C_Q)         0.118    -0.840 r  rx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/Q
                         net (fo=6, routed)           0.204    -0.636    rx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[6]
    RAMB18_X4Y57         RAMB18E1                                     r  rx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        0.785    -0.825    rx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X4Y57         RAMB18E1                                     r  rx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
                         clock pessimism             -0.089    -0.914    
    RAMB18_X4Y57         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.731    rx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2
  -------------------------------------------------------------------
                         required time                          0.731    
                         arrival time                          -0.636    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 rx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            rx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.118ns (36.461%)  route 0.206ns (63.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        0.554    -0.958    rx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X94Y143        FDRE                                         r  rx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y143        FDRE (Prop_fdre_C_Q)         0.118    -0.840 r  rx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=6, routed)           0.206    -0.634    rx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[2]
    RAMB18_X4Y57         RAMB18E1                                     r  rx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        0.785    -0.825    rx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X4Y57         RAMB18E1                                     r  rx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
                         clock pessimism             -0.089    -0.914    
    RAMB18_X4Y57         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.731    rx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2
  -------------------------------------------------------------------
                         required time                          0.731    
                         arrival time                          -0.634    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/receive_buffer/rx_data_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            udp_ip_protocol_stack/ip_layer/ip_receive_module/ip_dst_address_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.107ns (36.495%)  route 0.186ns (63.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        0.561    -0.951    udp_ip_protocol_stack/receive_buffer/core_clk
    SLICE_X102Y146       FDRE                                         r  udp_ip_protocol_stack/receive_buffer/rx_data_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y146       FDRE (Prop_fdre_C_Q)         0.107    -0.844 r  udp_ip_protocol_stack/receive_buffer/rx_data_reg[60]/Q
                         net (fo=3, routed)           0.186    -0.657    udp_ip_protocol_stack/ip_layer/ip_receive_module/rx_data_reg[63]_1[59]
    SLICE_X103Y154       FDRE                                         r  udp_ip_protocol_stack/ip_layer/ip_receive_module/ip_dst_address_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        0.749    -0.860    udp_ip_protocol_stack/ip_layer/ip_receive_module/core_clk
    SLICE_X103Y154       FDRE                                         r  udp_ip_protocol_stack/ip_layer/ip_receive_module/ip_dst_address_reg[28]/C
                         clock pessimism              0.098    -0.763    
    SLICE_X103Y154       FDRE (Hold_fdre_C_D)         0.004    -0.759    udp_ip_protocol_stack/ip_layer/ip_receive_module/ip_dst_address_reg[28]
  -------------------------------------------------------------------
                         required time                          0.759    
                         arrival time                          -0.657    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_address_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.118ns (35.901%)  route 0.211ns (64.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        0.571    -0.941    udp_ip_protocol_stack/send_buffer/core_clk
    SLICE_X122Y147       FDRE                                         r  udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y147       FDRE (Prop_fdre_C_Q)         0.118    -0.823 r  udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[0]/Q
                         net (fo=68, routed)          0.211    -0.612    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_address_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB18_X5Y58         RAMB18E1                                     r  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_address_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        0.801    -0.809    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_address_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X5Y58         RAMB18E1                                     r  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_address_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.089    -0.898    
    RAMB18_X5Y58         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.715    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_address_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.715    
                         arrival time                          -0.612    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/arp_layer/arp_receive_module/OPER_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_reply_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.156ns (38.071%)  route 0.254ns (61.929%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        0.546    -0.966    udp_ip_protocol_stack/arp_layer/arp_receive_module/core_clk
    SLICE_X107Y150       FDRE                                         r  udp_ip_protocol_stack/arp_layer/arp_receive_module/OPER_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y150       FDRE (Prop_fdre_C_Q)         0.100    -0.866 r  udp_ip_protocol_stack/arp_layer/arp_receive_module/OPER_reg[5]/Q
                         net (fo=2, routed)           0.192    -0.674    udp_ip_protocol_stack/arp_layer/arp_receive_module/OPER__0[5]
    SLICE_X106Y149       LUT4 (Prop_lut4_I2_O)        0.028    -0.646 f  udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_request_ip_address[31]_i_3/O
                         net (fo=3, routed)           0.062    -0.584    udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_request_ip_address[31]_i_3_n_0
    SLICE_X106Y149       LUT4 (Prop_lut4_I1_O)        0.028    -0.556 r  udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_reply_valid_i_1/O
                         net (fo=1, routed)           0.000    -0.556    udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_reply_valid_i_1_n_0
    SLICE_X106Y149       FDRE                                         r  udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_reply_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        0.765    -0.844    udp_ip_protocol_stack/arp_layer/arp_receive_module/core_clk
    SLICE_X106Y149       FDRE                                         r  udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_reply_valid_reg/C
                         clock pessimism              0.098    -0.747    
    SLICE_X106Y149       FDRE (Hold_fdre_C_D)         0.087    -0.660    udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_reply_valid_reg
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.556    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 32.000 }
Period(ns):         64.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         64.000      61.905     RAMB18_X4Y57     rx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         64.000      61.905     RAMB36_X4Y27     rx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         64.000      61.905     RAMB36_X4Y30     rx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         64.000      61.905     RAMB18_X5Y58     udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_address_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         64.000      61.905     RAMB36_X5Y28     udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_address_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         64.000      62.161     RAMB18_X4Y57     rx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         64.000      62.161     RAMB36_X4Y26     rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         64.000      62.161     RAMB36_X4Y29     rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         64.000      62.161     RAMB36_X5Y33     udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         64.000      62.161     RAMB36_X5Y33     udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       64.000      149.360    MMCME2_ADV_X1Y5  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         32.000      31.600     SLICE_X95Y137    rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         32.000      31.600     SLICE_X95Y137    rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         32.000      31.600     SLICE_X95Y137    rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         32.000      31.600     SLICE_X95Y137    rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         32.000      31.600     SLICE_X103Y153   udp_ip_protocol_stack/ip_layer/ip_receive_module/ip_dst_address_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         32.000      31.600     SLICE_X103Y153   udp_ip_protocol_stack/ip_layer/ip_receive_module/ip_dst_address_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         32.000      31.600     SLICE_X103Y153   udp_ip_protocol_stack/ip_layer/ip_receive_module/ip_dst_address_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         32.000      31.600     SLICE_X103Y153   udp_ip_protocol_stack/ip_layer/ip_receive_module/ip_dst_address_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         32.000      31.600     SLICE_X103Y152   udp_ip_protocol_stack/ip_layer/ip_receive_module/ip_dst_address_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         32.000      31.600     SLICE_X103Y152   udp_ip_protocol_stack/ip_layer/ip_receive_module/ip_dst_address_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         32.000      31.650     SLICE_X133Y159   FSM_sequential_STATE_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         32.000      31.650     SLICE_X133Y159   FSM_sequential_STATE_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         32.000      31.650     SLICE_X95Y137    rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         32.000      31.650     SLICE_X95Y137    rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         32.000      31.650     SLICE_X95Y137    rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         32.000      31.650     SLICE_X95Y137    rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         32.000      31.650     SLICE_X95Y137    rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         32.000      31.650     SLICE_X95Y137    rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         32.000      31.650     SLICE_X95Y136    rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         32.000      31.650     SLICE_X95Y136    rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/reset_time_out_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.367ns  (logic 0.223ns (9.422%)  route 2.144ns (90.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 3.320 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.540ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         1.246    -2.540    gig_ethernet_pcs_pma_i/inst/core_resets_i/independent_clock_bufg
    SLICE_X133Y179       FDPE                                         r  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y179       FDPE (Prop_fdpe_C_Q)         0.223    -2.317 r  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          2.144    -0.174    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X164Y202       FDSE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/reset_time_out_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    C8                                                0.000     5.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     5.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     6.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     0.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     1.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.965 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         1.355     3.320    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X164Y202       FDSE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/reset_time_out_reg/C
                         clock pessimism             -0.739     2.582    
                         clock uncertainty           -0.067     2.514    
    SLICE_X164Y202       FDSE (Setup_fdse_C_S)       -0.304     2.210    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/reset_time_out_reg
  -------------------------------------------------------------------
                         required time                          2.210    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.386ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/RXUSERRDY_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.223ns (9.430%)  route 2.142ns (90.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 3.320 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.540ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         1.246    -2.540    gig_ethernet_pcs_pma_i/inst/core_resets_i/independent_clock_bufg
    SLICE_X133Y179       FDPE                                         r  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y179       FDPE (Prop_fdpe_C_Q)         0.223    -2.317 r  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          2.142    -0.176    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X165Y202       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/RXUSERRDY_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    C8                                                0.000     5.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     5.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     6.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     0.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     1.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.965 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         1.355     3.320    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X165Y202       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/RXUSERRDY_reg/C
                         clock pessimism             -0.739     2.582    
                         clock uncertainty           -0.067     2.514    
    SLICE_X165Y202       FDRE (Setup_fdre_C_R)       -0.304     2.210    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/RXUSERRDY_reg
  -------------------------------------------------------------------
                         required time                          2.210    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  2.386    

Slack (MET) :             2.386ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/check_tlock_max_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.223ns (9.430%)  route 2.142ns (90.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 3.320 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.540ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         1.246    -2.540    gig_ethernet_pcs_pma_i/inst/core_resets_i/independent_clock_bufg
    SLICE_X133Y179       FDPE                                         r  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y179       FDPE (Prop_fdpe_C_Q)         0.223    -2.317 r  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          2.142    -0.176    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X165Y202       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/check_tlock_max_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    C8                                                0.000     5.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     5.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     6.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     0.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     1.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.965 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         1.355     3.320    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X165Y202       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/check_tlock_max_reg/C
                         clock pessimism             -0.739     2.582    
                         clock uncertainty           -0.067     2.514    
    SLICE_X165Y202       FDRE (Setup_fdre_C_R)       -0.304     2.210    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/check_tlock_max_reg
  -------------------------------------------------------------------
                         required time                          2.210    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  2.386    

Slack (MET) :             2.390ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.223ns (9.662%)  route 2.085ns (90.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.732ns = ( 3.268 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.540ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         1.246    -2.540    gig_ethernet_pcs_pma_i/inst/core_resets_i/independent_clock_bufg
    SLICE_X133Y179       FDPE                                         r  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y179       FDPE (Prop_fdpe_C_Q)         0.223    -2.317 r  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          2.085    -0.232    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X162Y204       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    C8                                                0.000     5.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     5.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     6.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     0.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     1.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.965 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         1.303     3.268    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X162Y204       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/C
                         clock pessimism             -0.739     2.530    
                         clock uncertainty           -0.067     2.462    
    SLICE_X162Y204       FDRE (Setup_fdre_C_R)       -0.304     2.158    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.158    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  2.390    

Slack (MET) :             2.390ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.223ns (9.662%)  route 2.085ns (90.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.732ns = ( 3.268 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.540ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         1.246    -2.540    gig_ethernet_pcs_pma_i/inst/core_resets_i/independent_clock_bufg
    SLICE_X133Y179       FDPE                                         r  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y179       FDPE (Prop_fdpe_C_Q)         0.223    -2.317 r  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          2.085    -0.232    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X162Y204       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    C8                                                0.000     5.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     5.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     6.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     0.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     1.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.965 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         1.303     3.268    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X162Y204       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/C
                         clock pessimism             -0.739     2.530    
                         clock uncertainty           -0.067     2.462    
    SLICE_X162Y204       FDRE (Setup_fdre_C_R)       -0.304     2.158    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                          2.158    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  2.390    

Slack (MET) :             2.393ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.223ns (9.670%)  route 2.083ns (90.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.732ns = ( 3.268 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.540ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         1.246    -2.540    gig_ethernet_pcs_pma_i/inst/core_resets_i/independent_clock_bufg
    SLICE_X133Y179       FDPE                                         r  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y179       FDPE (Prop_fdpe_C_Q)         0.223    -2.317 r  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          2.083    -0.234    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X163Y204       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    C8                                                0.000     5.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     5.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     6.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     0.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     1.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.965 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         1.303     3.268    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X163Y204       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/C
                         clock pessimism             -0.739     2.530    
                         clock uncertainty           -0.067     2.462    
    SLICE_X163Y204       FDRE (Setup_fdre_C_R)       -0.304     2.158    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                          2.158    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  2.393    

Slack (MET) :             2.393ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.223ns (9.670%)  route 2.083ns (90.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.732ns = ( 3.268 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.540ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         1.246    -2.540    gig_ethernet_pcs_pma_i/inst/core_resets_i/independent_clock_bufg
    SLICE_X133Y179       FDPE                                         r  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y179       FDPE (Prop_fdpe_C_Q)         0.223    -2.317 r  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          2.083    -0.234    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X163Y204       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    C8                                                0.000     5.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     5.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     6.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     0.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     1.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.965 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         1.303     3.268    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X163Y204       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/C
                         clock pessimism             -0.739     2.530    
                         clock uncertainty           -0.067     2.462    
    SLICE_X163Y204       FDRE (Setup_fdre_C_R)       -0.304     2.158    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                          2.158    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  2.393    

Slack (MET) :             2.457ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.241ns  (logic 0.223ns (9.949%)  route 2.018ns (90.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.732ns = ( 3.268 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.540ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         1.246    -2.540    gig_ethernet_pcs_pma_i/inst/core_resets_i/independent_clock_bufg
    SLICE_X133Y179       FDPE                                         r  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y179       FDPE (Prop_fdpe_C_Q)         0.223    -2.317 r  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          2.018    -0.299    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X162Y203       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    C8                                                0.000     5.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     5.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     6.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     0.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     1.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.965 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         1.303     3.268    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X162Y203       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_reg/C
                         clock pessimism             -0.739     2.530    
                         clock uncertainty           -0.067     2.462    
    SLICE_X162Y203       FDRE (Setup_fdre_C_R)       -0.304     2.158    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_reg
  -------------------------------------------------------------------
                         required time                          2.158    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  2.457    

Slack (MET) :             2.475ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.149ns  (logic 0.388ns (18.057%)  route 1.761ns (81.943%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.736ns = ( 3.264 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.312ns
    Clock Pessimism Removal (CPR):    -0.605ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         1.474    -2.312    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X160Y207       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y207       FDRE (Prop_fdre_C_Q)         0.259    -2.053 f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/Q
                         net (fo=2, routed)           0.464    -1.589    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]
    SLICE_X160Y210       LUT4 (Prop_lut4_I3_O)        0.043    -1.546 f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_6/O
                         net (fo=1, routed)           0.465    -1.081    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_6_n_0
    SLICE_X160Y210       LUT6 (Prop_lut6_I3_O)        0.043    -1.038 f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.334    -0.704    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X159Y207       LUT3 (Prop_lut3_I1_O)        0.043    -0.661 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.498    -0.164    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X158Y211       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    C8                                                0.000     5.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     5.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     6.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     0.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     1.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.965 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         1.299     3.264    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X158Y211       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                         clock pessimism             -0.605     2.660    
                         clock uncertainty           -0.067     2.592    
    SLICE_X158Y211       FDRE (Setup_fdre_C_R)       -0.281     2.311    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]
  -------------------------------------------------------------------
                         required time                          2.311    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  2.475    

Slack (MET) :             2.475ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.149ns  (logic 0.388ns (18.057%)  route 1.761ns (81.943%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.736ns = ( 3.264 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.312ns
    Clock Pessimism Removal (CPR):    -0.605ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         1.474    -2.312    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X160Y207       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y207       FDRE (Prop_fdre_C_Q)         0.259    -2.053 f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/Q
                         net (fo=2, routed)           0.464    -1.589    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]
    SLICE_X160Y210       LUT4 (Prop_lut4_I3_O)        0.043    -1.546 f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_6/O
                         net (fo=1, routed)           0.465    -1.081    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_6_n_0
    SLICE_X160Y210       LUT6 (Prop_lut6_I3_O)        0.043    -1.038 f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.334    -0.704    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X159Y207       LUT3 (Prop_lut3_I1_O)        0.043    -0.661 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.498    -0.164    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X158Y211       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    C8                                                0.000     5.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     5.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     6.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     0.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     1.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.965 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         1.299     3.264    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X158Y211       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[11]/C
                         clock pessimism             -0.605     2.660    
                         clock uncertainty           -0.067     2.592    
    SLICE_X158Y211       FDRE (Setup_fdre_C_R)       -0.281     2.311    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[11]
  -------------------------------------------------------------------
                         required time                          2.311    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  2.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.308ns (67.964%)  route 0.145ns (32.036%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    -0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         0.590    -0.922    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X162Y198       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y198       FDRE (Prop_fdre_C_Q)         0.100    -0.822 f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]/Q
                         net (fo=3, routed)           0.144    -0.677    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]
    SLICE_X162Y198       LUT1 (Prop_lut1_I0_O)        0.028    -0.649 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.649    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_4__0_n_0
    SLICE_X162Y198       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114    -0.535 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    -0.535    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]_i_2__0_n_0
    SLICE_X162Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.510 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.509    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0_n_0
    SLICE_X162Y200       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.468 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.468    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[8]_i_1__0_n_7
    SLICE_X162Y200       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         0.899    -0.710    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X162Y200       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[8]/C
                         clock pessimism              0.090    -0.621    
    SLICE_X162Y200       FDRE (Hold_fdre_C_D)         0.071    -0.550    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.319ns (68.723%)  route 0.145ns (31.277%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    -0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         0.590    -0.922    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X162Y198       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y198       FDRE (Prop_fdre_C_Q)         0.100    -0.822 f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]/Q
                         net (fo=3, routed)           0.144    -0.677    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]
    SLICE_X162Y198       LUT1 (Prop_lut1_I0_O)        0.028    -0.649 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.649    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_4__0_n_0
    SLICE_X162Y198       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114    -0.535 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    -0.535    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]_i_2__0_n_0
    SLICE_X162Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.510 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.509    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0_n_0
    SLICE_X162Y200       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052    -0.457 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.457    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[8]_i_1__0_n_5
    SLICE_X162Y200       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         0.899    -0.710    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X162Y200       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[10]/C
                         clock pessimism              0.090    -0.621    
    SLICE_X162Y200       FDRE (Hold_fdre_C_D)         0.071    -0.550    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.327ns (69.253%)  route 0.145ns (30.747%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    -0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         0.590    -0.922    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X162Y198       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y198       FDRE (Prop_fdre_C_Q)         0.100    -0.822 f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]/Q
                         net (fo=3, routed)           0.144    -0.677    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]
    SLICE_X162Y198       LUT1 (Prop_lut1_I0_O)        0.028    -0.649 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.649    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_4__0_n_0
    SLICE_X162Y198       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114    -0.535 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    -0.535    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]_i_2__0_n_0
    SLICE_X162Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.510 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.509    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0_n_0
    SLICE_X162Y200       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060    -0.449 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.449    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[8]_i_1__0_n_6
    SLICE_X162Y200       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         0.899    -0.710    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X162Y200       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[9]/C
                         clock pessimism              0.090    -0.621    
    SLICE_X162Y200       FDRE (Hold_fdre_C_D)         0.071    -0.550    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.332ns (69.575%)  route 0.145ns (30.425%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    -0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         0.590    -0.922    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X162Y198       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y198       FDRE (Prop_fdre_C_Q)         0.100    -0.822 f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]/Q
                         net (fo=3, routed)           0.144    -0.677    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]
    SLICE_X162Y198       LUT1 (Prop_lut1_I0_O)        0.028    -0.649 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.649    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_4__0_n_0
    SLICE_X162Y198       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114    -0.535 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    -0.535    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]_i_2__0_n_0
    SLICE_X162Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.510 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.509    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0_n_0
    SLICE_X162Y200       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065    -0.444 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.444    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[8]_i_1__0_n_4
    SLICE_X162Y200       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         0.899    -0.710    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X162Y200       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[11]/C
                         clock pessimism              0.090    -0.621    
    SLICE_X162Y200       FDRE (Hold_fdre_C_D)         0.071    -0.550    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.444    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.333ns (69.639%)  route 0.145ns (30.361%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    -0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         0.590    -0.922    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X162Y198       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y198       FDRE (Prop_fdre_C_Q)         0.100    -0.822 f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]/Q
                         net (fo=3, routed)           0.144    -0.677    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]
    SLICE_X162Y198       LUT1 (Prop_lut1_I0_O)        0.028    -0.649 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.649    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_4__0_n_0
    SLICE_X162Y198       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114    -0.535 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    -0.535    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]_i_2__0_n_0
    SLICE_X162Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.510 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.509    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0_n_0
    SLICE_X162Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.484 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.484    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[8]_i_1__0_n_0
    SLICE_X162Y201       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.443 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.443    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[12]_i_1__0_n_7
    SLICE_X162Y201       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         0.899    -0.710    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X162Y201       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[12]/C
                         clock pessimism              0.090    -0.621    
    SLICE_X162Y201       FDRE (Hold_fdre_C_D)         0.071    -0.550    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.106ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         0.548    -0.964    gig_ethernet_pcs_pma_i/inst/core_resets_i/independent_clock_bufg
    SLICE_X133Y179       FDPE                                         r  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y179       FDPE (Prop_fdpe_C_Q)         0.100    -0.864 r  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.809    gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe[0]
    SLICE_X133Y179       FDPE                                         r  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         0.752    -0.857    gig_ethernet_pcs_pma_i/inst/core_resets_i/independent_clock_bufg
    SLICE_X133Y179       FDPE                                         r  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[1]/C
                         clock pessimism             -0.106    -0.964    
    SLICE_X133Y179       FDPE (Hold_fdpe_C_D)         0.047    -0.917    gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.917    
                         arrival time                          -0.809    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.344ns (70.321%)  route 0.145ns (29.679%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    -0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         0.590    -0.922    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X162Y198       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y198       FDRE (Prop_fdre_C_Q)         0.100    -0.822 f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]/Q
                         net (fo=3, routed)           0.144    -0.677    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]
    SLICE_X162Y198       LUT1 (Prop_lut1_I0_O)        0.028    -0.649 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.649    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_4__0_n_0
    SLICE_X162Y198       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114    -0.535 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    -0.535    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]_i_2__0_n_0
    SLICE_X162Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.510 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.509    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0_n_0
    SLICE_X162Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.484 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.484    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[8]_i_1__0_n_0
    SLICE_X162Y201       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052    -0.432 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.432    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[12]_i_1__0_n_5
    SLICE_X162Y201       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         0.899    -0.710    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X162Y201       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[14]/C
                         clock pessimism              0.090    -0.621    
    SLICE_X162Y201       FDRE (Hold_fdre_C_D)         0.071    -0.550    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.128ns (58.010%)  route 0.093ns (41.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         0.587    -0.925    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X159Y189       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y189       FDRE (Prop_fdre_C_Q)         0.100    -0.825 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[0]/Q
                         net (fo=7, routed)           0.093    -0.732    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[0]
    SLICE_X158Y189       LUT6 (Prop_lut6_I1_O)        0.028    -0.704 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.704    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/p_0_in__2[5]
    SLICE_X158Y189       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         0.794    -0.815    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X158Y189       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[5]/C
                         clock pessimism             -0.098    -0.914    
    SLICE_X158Y189       FDRE (Hold_fdre_C_D)         0.087    -0.827    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.827    
                         arrival time                          -0.704    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.352ns (70.799%)  route 0.145ns (29.201%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    -0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         0.590    -0.922    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X162Y198       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y198       FDRE (Prop_fdre_C_Q)         0.100    -0.822 f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]/Q
                         net (fo=3, routed)           0.144    -0.677    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]
    SLICE_X162Y198       LUT1 (Prop_lut1_I0_O)        0.028    -0.649 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.649    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_4__0_n_0
    SLICE_X162Y198       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114    -0.535 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    -0.535    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]_i_2__0_n_0
    SLICE_X162Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.510 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.509    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0_n_0
    SLICE_X162Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.484 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.484    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[8]_i_1__0_n_0
    SLICE_X162Y201       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060    -0.424 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.424    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[12]_i_1__0_n_6
    SLICE_X162Y201       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         0.899    -0.710    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X162Y201       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[13]/C
                         clock pessimism              0.090    -0.621    
    SLICE_X162Y201       FDRE (Hold_fdre_C_D)         0.071    -0.550    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.357ns (71.090%)  route 0.145ns (28.910%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    -0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         0.590    -0.922    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X162Y198       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y198       FDRE (Prop_fdre_C_Q)         0.100    -0.822 f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]/Q
                         net (fo=3, routed)           0.144    -0.677    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]
    SLICE_X162Y198       LUT1 (Prop_lut1_I0_O)        0.028    -0.649 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.649    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_4__0_n_0
    SLICE_X162Y198       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114    -0.535 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    -0.535    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]_i_2__0_n_0
    SLICE_X162Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.510 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.509    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0_n_0
    SLICE_X162Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.484 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.484    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[8]_i_1__0_n_0
    SLICE_X162Y201       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065    -0.419 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.419    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[12]_i_1__0_n_4
    SLICE_X162Y201       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         0.899    -0.710    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X162Y201       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[15]/C
                         clock pessimism              0.090    -0.621    
    SLICE_X162Y201       FDRE (Hold_fdre_C_D)         0.071    -0.550    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.538         5.000       3.462      GTXE2_CHANNEL_X0Y15  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/CPLLLOCKDETCLK
Min Period        n/a     GTXE2_COMMON/QPLLLOCKDETCLK   n/a            1.493         5.000       3.507      GTXE2_COMMON_X0Y3    gig_ethernet_pcs_pma_i/inst/core_gt_common_i/gtxe2_common_i/QPLLLOCKDETCLK
Min Period        n/a     BUFG/I                        n/a            1.409         5.000       3.592      BUFGCTRL_X0Y16       clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1            n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5      clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C                        n/a            0.750         5.000       4.250      SLICE_X160Y200       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
Min Period        n/a     FDCE/C                        n/a            0.750         5.000       4.250      SLICE_X159Y200       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
Min Period        n/a     FDCE/C                        n/a            0.750         5.000       4.250      SLICE_X159Y201       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/C
Min Period        n/a     FDRE/C                        n/a            0.750         5.000       4.250      SLICE_X158Y206       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[2]/C
Min Period        n/a     FDRE/C                        n/a            0.750         5.000       4.250      SLICE_X158Y206       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[4]/C
Min Period        n/a     FDRE/C                        n/a            0.750         5.000       4.250      SLICE_X160Y206       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1            n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y5      clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C                        n/a            0.400         2.500       2.100      SLICE_X160Y200       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C                        n/a            0.400         2.500       2.100      SLICE_X159Y200       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
Low Pulse Width   Slow    FDCE/C                        n/a            0.400         2.500       2.100      SLICE_X159Y201       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X158Y206       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X158Y206       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X160Y206       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[7]/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X164Y204       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X164Y204       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X164Y204       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X164Y201       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X156Y186       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/CPLL_RESET_reg/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X155Y186       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/gttxreset_i_reg/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X159Y189       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[0]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X158Y189       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[1]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X158Y189       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[2]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X158Y189       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[3]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X158Y189       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[4]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X158Y189       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[5]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X159Y189       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[6]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X159Y189       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         10.000      8.592      BUFGCTRL_X0Y19   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y5  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y5  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y5  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y5  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
  To Clock:  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424         16.000      13.576     GTXE2_CHANNEL_X0Y15  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.409         16.000      14.592     BUFGCTRL_X0Y20       gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071         16.000      14.929     MMCME2_ADV_X0Y2      gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y2      gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y2      gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y2      gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y2      gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y2      gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         16.000      14.929     MMCME2_ADV_X0Y2  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         16.000      14.929     MMCME2_ADV_X0Y2  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y2  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y2  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        3.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.354ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_crc_mode_wr_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.249ns  (logic 0.524ns (23.295%)  route 1.725ns (76.705%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y191                                    0.000     0.000 r  tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]/C
    SLICE_X125Y191       FDRE (Prop_fdre_C_Q)         0.204     0.204 f  tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]/Q
                         net (fo=13, routed)          0.628     0.832    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_addr[5]
    SLICE_X125Y189       LUT2 (Prop_lut2_I1_O)        0.134     0.966 f  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_ifg_del_en_i_3/O
                         net (fo=1, routed)           0.316     1.282    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_jumbo_en_reg
    SLICE_X126Y189       LUT6 (Prop_lut6_I3_O)        0.137     1.419 r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en_i_2/O
                         net (fo=5, routed)           0.481     1.900    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en
    SLICE_X132Y183       LUT2 (Prop_lut2_I1_O)        0.049     1.949 r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en_i_1/O
                         net (fo=3, routed)           0.300     2.249    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_ifg_del_en_reg_0
    SLICE_X134Y183       FDRE                                         r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_crc_mode_wr_reg/R
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X134Y183       FDRE (Setup_fdre_C_R)       -0.397     5.603    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_crc_mode_wr_reg
  -------------------------------------------------------------------
                         required time                          5.603    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                  3.354    

Slack (MET) :             3.354ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_jumbo_en_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.249ns  (logic 0.524ns (23.295%)  route 1.725ns (76.705%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y191                                    0.000     0.000 r  tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]/C
    SLICE_X125Y191       FDRE (Prop_fdre_C_Q)         0.204     0.204 f  tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]/Q
                         net (fo=13, routed)          0.628     0.832    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_addr[5]
    SLICE_X125Y189       LUT2 (Prop_lut2_I1_O)        0.134     0.966 f  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_ifg_del_en_i_3/O
                         net (fo=1, routed)           0.316     1.282    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_jumbo_en_reg
    SLICE_X126Y189       LUT6 (Prop_lut6_I3_O)        0.137     1.419 r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en_i_2/O
                         net (fo=5, routed)           0.481     1.900    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en
    SLICE_X132Y183       LUT2 (Prop_lut2_I1_O)        0.049     1.949 r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en_i_1/O
                         net (fo=3, routed)           0.300     2.249    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_ifg_del_en_reg_0
    SLICE_X134Y183       FDRE                                         r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_jumbo_en_reg/R
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X134Y183       FDRE (Setup_fdre_C_R)       -0.397     5.603    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_jumbo_en_reg
  -------------------------------------------------------------------
                         required time                          5.603    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                  3.354    

Slack (MET) :             3.354ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_vlan_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.249ns  (logic 0.524ns (23.295%)  route 1.725ns (76.705%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y191                                    0.000     0.000 r  tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]/C
    SLICE_X125Y191       FDRE (Prop_fdre_C_Q)         0.204     0.204 f  tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]/Q
                         net (fo=13, routed)          0.628     0.832    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_addr[5]
    SLICE_X125Y189       LUT2 (Prop_lut2_I1_O)        0.134     0.966 f  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_ifg_del_en_i_3/O
                         net (fo=1, routed)           0.316     1.282    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_jumbo_en_reg
    SLICE_X126Y189       LUT6 (Prop_lut6_I3_O)        0.137     1.419 r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en_i_2/O
                         net (fo=5, routed)           0.481     1.900    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en
    SLICE_X132Y183       LUT2 (Prop_lut2_I1_O)        0.049     1.949 r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en_i_1/O
                         net (fo=3, routed)           0.300     2.249    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_ifg_del_en_reg_0
    SLICE_X134Y183       FDRE                                         r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_vlan_reg/R
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X134Y183       FDRE (Setup_fdre_C_R)       -0.397     5.603    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_vlan_reg
  -------------------------------------------------------------------
                         required time                          5.603    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                  3.354    

Slack (MET) :             3.756ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_frame_length_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.954ns  (logic 0.456ns (23.332%)  route 1.498ns (76.668%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y192                                    0.000     0.000 r  tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[10]/C
    SLICE_X124Y192       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[10]/Q
                         net (fo=9, routed)           0.549     0.772    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_addr[8]
    SLICE_X125Y189       LUT5 (Prop_lut5_I2_O)        0.049     0.821 r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_2/O
                         net (fo=5, routed)           0.358     1.179    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_2_n_0
    SLICE_X124Y189       LUT4 (Prop_lut4_I0_O)        0.136     1.315 r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_frame_length[14]_i_2/O
                         net (fo=1, routed)           0.159     1.474    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_frame_length[14]_i_2_n_0
    SLICE_X124Y189       LUT5 (Prop_lut5_I4_O)        0.048     1.522 r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_frame_length[14]_i_1/O
                         net (fo=16, routed)          0.433     1.954    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_frame_length_reg[4]_0
    SLICE_X133Y184       FDRE                                         r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_frame_length_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X133Y184       FDRE (Setup_fdre_C_CE)      -0.290     5.710    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_frame_length_reg[0]
  -------------------------------------------------------------------
                         required time                          5.710    
                         arrival time                          -1.954    
  -------------------------------------------------------------------
                         slack                                  3.756    

Slack (MET) :             3.756ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_frame_length_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.954ns  (logic 0.456ns (23.332%)  route 1.498ns (76.668%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y192                                    0.000     0.000 r  tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[10]/C
    SLICE_X124Y192       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[10]/Q
                         net (fo=9, routed)           0.549     0.772    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_addr[8]
    SLICE_X125Y189       LUT5 (Prop_lut5_I2_O)        0.049     0.821 r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_2/O
                         net (fo=5, routed)           0.358     1.179    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_2_n_0
    SLICE_X124Y189       LUT4 (Prop_lut4_I0_O)        0.136     1.315 r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_frame_length[14]_i_2/O
                         net (fo=1, routed)           0.159     1.474    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_frame_length[14]_i_2_n_0
    SLICE_X124Y189       LUT5 (Prop_lut5_I4_O)        0.048     1.522 r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_frame_length[14]_i_1/O
                         net (fo=16, routed)          0.433     1.954    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_frame_length_reg[4]_0
    SLICE_X133Y184       FDRE                                         r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_frame_length_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X133Y184       FDRE (Setup_fdre_C_CE)      -0.290     5.710    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_frame_length_reg[11]
  -------------------------------------------------------------------
                         required time                          5.710    
                         arrival time                          -1.954    
  -------------------------------------------------------------------
                         slack                                  3.756    

Slack (MET) :             3.756ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_frame_length_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.954ns  (logic 0.456ns (23.332%)  route 1.498ns (76.668%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y192                                    0.000     0.000 r  tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[10]/C
    SLICE_X124Y192       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[10]/Q
                         net (fo=9, routed)           0.549     0.772    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_addr[8]
    SLICE_X125Y189       LUT5 (Prop_lut5_I2_O)        0.049     0.821 r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_2/O
                         net (fo=5, routed)           0.358     1.179    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_2_n_0
    SLICE_X124Y189       LUT4 (Prop_lut4_I0_O)        0.136     1.315 r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_frame_length[14]_i_2/O
                         net (fo=1, routed)           0.159     1.474    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_frame_length[14]_i_2_n_0
    SLICE_X124Y189       LUT5 (Prop_lut5_I4_O)        0.048     1.522 r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_frame_length[14]_i_1/O
                         net (fo=16, routed)          0.433     1.954    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_frame_length_reg[4]_0
    SLICE_X133Y184       FDRE                                         r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_frame_length_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X133Y184       FDRE (Setup_fdre_C_CE)      -0.290     5.710    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_frame_length_reg[12]
  -------------------------------------------------------------------
                         required time                          5.710    
                         arrival time                          -1.954    
  -------------------------------------------------------------------
                         slack                                  3.756    

Slack (MET) :             3.756ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_frame_length_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.954ns  (logic 0.456ns (23.332%)  route 1.498ns (76.668%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y192                                    0.000     0.000 r  tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[10]/C
    SLICE_X124Y192       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[10]/Q
                         net (fo=9, routed)           0.549     0.772    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_addr[8]
    SLICE_X125Y189       LUT5 (Prop_lut5_I2_O)        0.049     0.821 r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_2/O
                         net (fo=5, routed)           0.358     1.179    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_2_n_0
    SLICE_X124Y189       LUT4 (Prop_lut4_I0_O)        0.136     1.315 r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_frame_length[14]_i_2/O
                         net (fo=1, routed)           0.159     1.474    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_frame_length[14]_i_2_n_0
    SLICE_X124Y189       LUT5 (Prop_lut5_I4_O)        0.048     1.522 r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_frame_length[14]_i_1/O
                         net (fo=16, routed)          0.433     1.954    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_frame_length_reg[4]_0
    SLICE_X133Y184       FDRE                                         r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_frame_length_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X133Y184       FDRE (Setup_fdre_C_CE)      -0.290     5.710    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_frame_length_reg[1]
  -------------------------------------------------------------------
                         required time                          5.710    
                         arrival time                          -1.954    
  -------------------------------------------------------------------
                         slack                                  3.756    

Slack (MET) :             3.771ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_frame_length_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.939ns  (logic 0.456ns (23.515%)  route 1.483ns (76.485%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y192                                    0.000     0.000 r  tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[10]/C
    SLICE_X124Y192       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[10]/Q
                         net (fo=9, routed)           0.549     0.772    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_addr[8]
    SLICE_X125Y189       LUT5 (Prop_lut5_I2_O)        0.049     0.821 r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_2/O
                         net (fo=5, routed)           0.358     1.179    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_2_n_0
    SLICE_X124Y189       LUT4 (Prop_lut4_I0_O)        0.136     1.315 r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_frame_length[14]_i_2/O
                         net (fo=1, routed)           0.159     1.474    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_frame_length[14]_i_2_n_0
    SLICE_X124Y189       LUT5 (Prop_lut5_I4_O)        0.048     1.522 r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_frame_length[14]_i_1/O
                         net (fo=16, routed)          0.418     1.939    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_frame_length_reg[4]_0
    SLICE_X131Y186       FDSE                                         r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_frame_length_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X131Y186       FDSE (Setup_fdse_C_CE)      -0.290     5.710    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_frame_length_reg[10]
  -------------------------------------------------------------------
                         required time                          5.710    
                         arrival time                          -1.939    
  -------------------------------------------------------------------
                         slack                                  3.771    

Slack (MET) :             3.771ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_frame_length_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.939ns  (logic 0.456ns (23.515%)  route 1.483ns (76.485%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y192                                    0.000     0.000 r  tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[10]/C
    SLICE_X124Y192       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[10]/Q
                         net (fo=9, routed)           0.549     0.772    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_addr[8]
    SLICE_X125Y189       LUT5 (Prop_lut5_I2_O)        0.049     0.821 r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_2/O
                         net (fo=5, routed)           0.358     1.179    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_2_n_0
    SLICE_X124Y189       LUT4 (Prop_lut4_I0_O)        0.136     1.315 r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_frame_length[14]_i_2/O
                         net (fo=1, routed)           0.159     1.474    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_frame_length[14]_i_2_n_0
    SLICE_X124Y189       LUT5 (Prop_lut5_I4_O)        0.048     1.522 r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_frame_length[14]_i_1/O
                         net (fo=16, routed)          0.418     1.939    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_frame_length_reg[4]_0
    SLICE_X131Y186       FDRE                                         r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_frame_length_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X131Y186       FDRE (Setup_fdre_C_CE)      -0.290     5.710    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_frame_length_reg[13]
  -------------------------------------------------------------------
                         required time                          5.710    
                         arrival time                          -1.939    
  -------------------------------------------------------------------
                         slack                                  3.771    

Slack (MET) :             3.771ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_frame_length_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.939ns  (logic 0.456ns (23.515%)  route 1.483ns (76.485%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y192                                    0.000     0.000 r  tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[10]/C
    SLICE_X124Y192       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[10]/Q
                         net (fo=9, routed)           0.549     0.772    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_addr[8]
    SLICE_X125Y189       LUT5 (Prop_lut5_I2_O)        0.049     0.821 r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_2/O
                         net (fo=5, routed)           0.358     1.179    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_pause_ad[47]_i_2_n_0
    SLICE_X124Y189       LUT4 (Prop_lut4_I0_O)        0.136     1.315 r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_frame_length[14]_i_2/O
                         net (fo=1, routed)           0.159     1.474    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_frame_length[14]_i_2_n_0
    SLICE_X124Y189       LUT5 (Prop_lut5_I4_O)        0.048     1.522 r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_frame_length[14]_i_1/O
                         net (fo=16, routed)          0.418     1.939    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_frame_length_reg[4]_0
    SLICE_X131Y186       FDRE                                         r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_frame_length_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X131Y186       FDRE (Setup_fdre_C_CE)      -0.290     5.710    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_frame_length_reg[14]
  -------------------------------------------------------------------
                         required time                          5.710    
                         arrival time                          -1.939    
  -------------------------------------------------------------------
                         slack                                  3.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.388%)  route 0.102ns (50.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.654 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.559     2.213    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X139Y188       FDRE                                         r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y188       FDRE (Prop_fdre_C_Q)         0.100     2.313 r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[3]/Q
                         net (fo=2, routed)           0.102     2.415    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/D
    SLICE_X138Y190       RAMD64E                                      r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.985 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.766     2.751    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/WCLK
    SLICE_X138Y190       RAMD64E                                      r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.523     2.228    
    SLICE_X138Y190       RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     2.360    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.654 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.559     2.213    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X139Y189       FDRE                                         r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y189       FDRE (Prop_fdre_C_Q)         0.100     2.313 r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[5]/Q
                         net (fo=2, routed)           0.107     2.420    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/D
    SLICE_X138Y189       RAMD64E                                      r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.985 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.765     2.750    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/WCLK
    SLICE_X138Y189       RAMD64E                                      r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.526     2.224    
    SLICE_X138Y189       RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     2.356    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -2.356    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.118ns (37.078%)  route 0.200ns (62.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.761ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.654 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.548     2.202    rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X94Y134        FDRE                                         r  rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y134        FDRE (Prop_fdre_C_Q)         0.118     2.320 r  rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=5, routed)           0.200     2.520    rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[0]
    RAMB36_X4Y26         RAMB36E1                                     r  rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.985 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.776     2.761    rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y26         RAMB36E1                                     r  rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism             -0.518     2.243    
    RAMB36_X4Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.426    rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.426    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.118ns (36.581%)  route 0.205ns (63.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.761ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.654 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.548     2.202    rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X94Y135        FDRE                                         r  rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y135        FDRE (Prop_fdre_C_Q)         0.118     2.320 r  rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/Q
                         net (fo=6, routed)           0.205     2.525    rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[7]
    RAMB36_X4Y26         RAMB36E1                                     r  rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.985 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.776     2.761    rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y26         RAMB36E1                                     r  rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism             -0.518     2.243    
    RAMB36_X4Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.426    rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.426    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TOGGLE_TX_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.128ns (27.697%)  route 0.334ns (72.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.882ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.654 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.590     2.244    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/userclk2
    SLICE_X147Y199       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y199       FDRE (Prop_fdre_C_Q)         0.100     2.344 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/STATE_reg[2]/Q
                         net (fo=21, routed)          0.334     2.678    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/STATE_reg_n_0_[2]
    SLICE_X149Y201       LUT5 (Prop_lut5_I1_O)        0.028     2.706 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TOGGLE_TX_i_1/O
                         net (fo=1, routed)           0.000     2.706    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TOGGLE_TX_i_1_n_0
    SLICE_X149Y201       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TOGGLE_TX_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.985 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.897     2.882    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/userclk2
    SLICE_X149Y201       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TOGGLE_TX_reg/C
                         clock pessimism             -0.339     2.543    
    SLICE_X149Y201       FDRE (Hold_fdre_C_D)         0.060     2.603    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TOGGLE_TX_reg
  -------------------------------------------------------------------
                         required time                         -2.603    
                         arrival time                           2.706    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_access_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_wrack_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.130ns (61.749%)  route 0.081ns (38.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.743ns
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.654 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.552     2.206    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X123Y188       FDRE                                         r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_access_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y188       FDRE (Prop_fdre_C_Q)         0.100     2.306 r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_access_reg_reg/Q
                         net (fo=2, routed)           0.081     2.387    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_access_reg__0
    SLICE_X122Y188       LUT3 (Prop_lut3_I1_O)        0.030     2.417 r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_wrack_i_1__1/O
                         net (fo=1, routed)           0.000     2.417    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_wrack0
    SLICE_X122Y188       FDRE                                         r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_wrack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.985 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.758     2.743    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X122Y188       FDRE                                         r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_wrack_reg/C
                         clock pessimism             -0.526     2.217    
    SLICE_X122Y188       FDRE (Hold_fdre_C_D)         0.096     2.313    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_wrack_reg
  -------------------------------------------------------------------
                         required time                         -2.313    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.654 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.545     2.199    rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X95Y131        FDRE                                         r  rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y131        FDRE (Prop_fdre_C_Q)         0.100     2.299 r  rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055     2.354    rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X95Y131        FDRE                                         r  rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.985 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.744     2.729    rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X95Y131        FDRE                                         r  rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.530     2.199    
    SLICE_X95Y131        FDRE (Hold_fdre_C_D)         0.049     2.248    rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_axis_dwidth_converter0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.118ns (32.945%)  route 0.240ns (67.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.739ns
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.654 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.543     2.197    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_axi_clk
    SLICE_X98Y155        FDRE                                         r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y155        FDRE (Prop_fdre_C_Q)         0.118     2.315 r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[6]/Q
                         net (fo=2, routed)           0.240     2.555    rx_axis_dwidth_converter0/inst/gen_upsizer_conversion.axisc_upsizer_0/s_axis_tdata[6]
    SLICE_X94Y148        FDRE                                         r  rx_axis_dwidth_converter0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.985 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.754     2.739    rx_axis_dwidth_converter0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X94Y148        FDRE                                         r  rx_axis_dwidth_converter0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[6]/C
                         clock pessimism             -0.331     2.408    
    SLICE_X94Y148        FDRE (Hold_fdre_C_D)         0.040     2.448    rx_axis_dwidth_converter0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.555    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/IDLE_REMOVED_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/IDLE_REMOVED_REG1_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.100ns (21.266%)  route 0.370ns (78.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.882ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.654 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.590     2.244    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/userclk2
    SLICE_X149Y199       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/IDLE_REMOVED_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y199       FDRE (Prop_fdre_C_Q)         0.100     2.344 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/IDLE_REMOVED_reg/Q
                         net (fo=1, routed)           0.370     2.714    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/IDLE_REMOVED
    SLICE_X152Y201       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/IDLE_REMOVED_REG1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.985 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.897     2.882    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/userclk2
    SLICE_X152Y201       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/IDLE_REMOVED_REG1_reg/C
                         clock pessimism             -0.339     2.543    
    SLICE_X152Y201       FDRE (Hold_fdre_C_D)         0.064     2.607    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/IDLE_REMOVED_REG1_reg
  -------------------------------------------------------------------
                         required time                         -2.607    
                         arrival time                           2.714    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 example_resets/gtx_reset_gen/reset_sync0/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            example_resets/gtx_reset_gen/reset_sync1/D
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.654 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.546     2.200    example_resets/gtx_reset_gen/clk
    SLICE_X125Y177       FDPE                                         r  example_resets/gtx_reset_gen/reset_sync0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y177       FDPE (Prop_fdpe_C_Q)         0.100     2.300 r  example_resets/gtx_reset_gen/reset_sync0/Q
                         net (fo=1, routed)           0.055     2.355    example_resets/gtx_reset_gen/reset_sync_reg0
    SLICE_X125Y177       FDPE                                         r  example_resets/gtx_reset_gen/reset_sync1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.985 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.750     2.735    example_resets/gtx_reset_gen/clk
    SLICE_X125Y177       FDPE                                         r  example_resets/gtx_reset_gen/reset_sync1/C
                         clock pessimism             -0.535     2.200    
    SLICE_X125Y177       FDPE (Hold_fdpe_C_D)         0.047     2.247    example_resets/gtx_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X7Y54     tx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB36_X6Y27     tx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB36_X6Y26     tx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X7Y54     tx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X4Y26     rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X4Y29     rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB18_X4Y56     rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X6Y28     tx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X6Y29     tx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X7Y56     tx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y2  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X136Y190   tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X136Y190   tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X136Y190   tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X136Y190   tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X138Y190   tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X138Y190   tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X138Y190   tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X138Y190   tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X138Y189   tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X138Y189   tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X136Y190   tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X136Y190   tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X136Y190   tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X136Y190   tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X138Y189   tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X138Y189   tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X138Y189   tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X138Y189   tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X136Y189   tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X136Y189   tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       13.563ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.563ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.150ns  (logic 0.388ns (18.043%)  route 1.762ns (81.957%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 20.912 - 16.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.997 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.517 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.001    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.094 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         1.312     5.406    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X156Y190       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y190       FDRE (Prop_fdre_C_Q)         0.259     5.665 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/Q
                         net (fo=2, routed)           0.583     6.248    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]
    SLICE_X157Y189       LUT6 (Prop_lut6_I0_O)        0.043     6.291 f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.444     6.734    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X157Y190       LUT6 (Prop_lut6_I5_O)        0.043     6.777 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.329     7.106    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X155Y190       LUT2 (Prop_lut2_I0_O)        0.043     7.149 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.407     7.556    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X156Y192       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    16.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    16.931 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    18.218    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.291 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.658    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.741 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         1.171    20.912    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X156Y192       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism              0.470    21.382    
                         clock uncertainty           -0.085    21.297    
    SLICE_X156Y192       FDRE (Setup_fdre_C_CE)      -0.178    21.119    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                         21.119    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                 13.563    

Slack (MET) :             13.663ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.388ns (18.951%)  route 1.659ns (81.049%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 20.909 - 16.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.997 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.517 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.001    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.094 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         1.312     5.406    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X156Y190       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y190       FDRE (Prop_fdre_C_Q)         0.259     5.665 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/Q
                         net (fo=2, routed)           0.583     6.248    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]
    SLICE_X157Y189       LUT6 (Prop_lut6_I0_O)        0.043     6.291 f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.444     6.734    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X157Y190       LUT6 (Prop_lut6_I5_O)        0.043     6.777 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.329     7.106    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X155Y190       LUT2 (Prop_lut2_I0_O)        0.043     7.149 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.304     7.453    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X156Y188       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    16.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    16.931 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    18.218    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.291 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.658    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.741 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         1.168    20.909    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X156Y188       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.470    21.379    
                         clock uncertainty           -0.085    21.294    
    SLICE_X156Y188       FDRE (Setup_fdre_C_CE)      -0.178    21.116    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         21.116    
                         arrival time                          -7.453    
  -------------------------------------------------------------------
                         slack                                 13.663    

Slack (MET) :             13.663ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.388ns (18.951%)  route 1.659ns (81.049%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 20.909 - 16.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.997 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.517 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.001    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.094 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         1.312     5.406    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X156Y190       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y190       FDRE (Prop_fdre_C_Q)         0.259     5.665 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/Q
                         net (fo=2, routed)           0.583     6.248    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]
    SLICE_X157Y189       LUT6 (Prop_lut6_I0_O)        0.043     6.291 f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.444     6.734    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X157Y190       LUT6 (Prop_lut6_I5_O)        0.043     6.777 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.329     7.106    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X155Y190       LUT2 (Prop_lut2_I0_O)        0.043     7.149 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.304     7.453    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X156Y188       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    16.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    16.931 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    18.218    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.291 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.658    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.741 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         1.168    20.909    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X156Y188       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.470    21.379    
                         clock uncertainty           -0.085    21.294    
    SLICE_X156Y188       FDRE (Setup_fdre_C_CE)      -0.178    21.116    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                         21.116    
                         arrival time                          -7.453    
  -------------------------------------------------------------------
                         slack                                 13.663    

Slack (MET) :             13.663ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.388ns (18.951%)  route 1.659ns (81.049%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 20.909 - 16.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.997 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.517 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.001    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.094 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         1.312     5.406    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X156Y190       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y190       FDRE (Prop_fdre_C_Q)         0.259     5.665 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/Q
                         net (fo=2, routed)           0.583     6.248    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]
    SLICE_X157Y189       LUT6 (Prop_lut6_I0_O)        0.043     6.291 f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.444     6.734    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X157Y190       LUT6 (Prop_lut6_I5_O)        0.043     6.777 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.329     7.106    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X155Y190       LUT2 (Prop_lut2_I0_O)        0.043     7.149 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.304     7.453    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X156Y188       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    16.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    16.931 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    18.218    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.291 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.658    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.741 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         1.168    20.909    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X156Y188       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              0.470    21.379    
                         clock uncertainty           -0.085    21.294    
    SLICE_X156Y188       FDRE (Setup_fdre_C_CE)      -0.178    21.116    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                         21.116    
                         arrival time                          -7.453    
  -------------------------------------------------------------------
                         slack                                 13.663    

Slack (MET) :             13.663ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.388ns (18.951%)  route 1.659ns (81.049%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 20.909 - 16.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.997 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.517 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.001    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.094 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         1.312     5.406    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X156Y190       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y190       FDRE (Prop_fdre_C_Q)         0.259     5.665 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/Q
                         net (fo=2, routed)           0.583     6.248    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]
    SLICE_X157Y189       LUT6 (Prop_lut6_I0_O)        0.043     6.291 f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.444     6.734    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X157Y190       LUT6 (Prop_lut6_I5_O)        0.043     6.777 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.329     7.106    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X155Y190       LUT2 (Prop_lut2_I0_O)        0.043     7.149 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.304     7.453    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X156Y188       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    16.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    16.931 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    18.218    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.291 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.658    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.741 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         1.168    20.909    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X156Y188       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism              0.470    21.379    
                         clock uncertainty           -0.085    21.294    
    SLICE_X156Y188       FDRE (Setup_fdre_C_CE)      -0.178    21.116    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                         21.116    
                         arrival time                          -7.453    
  -------------------------------------------------------------------
                         slack                                 13.663    

Slack (MET) :             13.682ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.055ns  (logic 0.388ns (18.878%)  route 1.667ns (81.122%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 20.911 - 16.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.997 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.517 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.001    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.094 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         1.312     5.406    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X156Y190       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y190       FDRE (Prop_fdre_C_Q)         0.259     5.665 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/Q
                         net (fo=2, routed)           0.583     6.248    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]
    SLICE_X157Y189       LUT6 (Prop_lut6_I0_O)        0.043     6.291 f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.444     6.734    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X157Y190       LUT6 (Prop_lut6_I5_O)        0.043     6.777 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.329     7.106    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X155Y190       LUT2 (Prop_lut2_I0_O)        0.043     7.149 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.312     7.461    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X156Y190       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    16.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    16.931 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    18.218    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.291 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.658    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.741 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         1.170    20.911    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X156Y190       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.495    21.406    
                         clock uncertainty           -0.085    21.321    
    SLICE_X156Y190       FDRE (Setup_fdre_C_CE)      -0.178    21.143    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         21.143    
                         arrival time                          -7.461    
  -------------------------------------------------------------------
                         slack                                 13.682    

Slack (MET) :             13.682ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.055ns  (logic 0.388ns (18.878%)  route 1.667ns (81.122%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 20.911 - 16.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.997 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.517 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.001    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.094 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         1.312     5.406    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X156Y190       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y190       FDRE (Prop_fdre_C_Q)         0.259     5.665 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/Q
                         net (fo=2, routed)           0.583     6.248    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]
    SLICE_X157Y189       LUT6 (Prop_lut6_I0_O)        0.043     6.291 f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.444     6.734    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X157Y190       LUT6 (Prop_lut6_I5_O)        0.043     6.777 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.329     7.106    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X155Y190       LUT2 (Prop_lut2_I0_O)        0.043     7.149 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.312     7.461    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X156Y190       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    16.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    16.931 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    18.218    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.291 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.658    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.741 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         1.170    20.911    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X156Y190       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism              0.495    21.406    
                         clock uncertainty           -0.085    21.321    
    SLICE_X156Y190       FDRE (Setup_fdre_C_CE)      -0.178    21.143    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                         21.143    
                         arrival time                          -7.461    
  -------------------------------------------------------------------
                         slack                                 13.682    

Slack (MET) :             13.682ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.055ns  (logic 0.388ns (18.878%)  route 1.667ns (81.122%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 20.911 - 16.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.997 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.517 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.001    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.094 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         1.312     5.406    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X156Y190       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y190       FDRE (Prop_fdre_C_Q)         0.259     5.665 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/Q
                         net (fo=2, routed)           0.583     6.248    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]
    SLICE_X157Y189       LUT6 (Prop_lut6_I0_O)        0.043     6.291 f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.444     6.734    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X157Y190       LUT6 (Prop_lut6_I5_O)        0.043     6.777 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.329     7.106    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X155Y190       LUT2 (Prop_lut2_I0_O)        0.043     7.149 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.312     7.461    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X156Y190       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    16.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    16.931 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    18.218    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.291 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.658    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.741 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         1.170    20.911    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X156Y190       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/C
                         clock pessimism              0.495    21.406    
                         clock uncertainty           -0.085    21.321    
    SLICE_X156Y190       FDRE (Setup_fdre_C_CE)      -0.178    21.143    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]
  -------------------------------------------------------------------
                         required time                         21.143    
                         arrival time                          -7.461    
  -------------------------------------------------------------------
                         slack                                 13.682    

Slack (MET) :             13.682ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.055ns  (logic 0.388ns (18.878%)  route 1.667ns (81.122%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 20.911 - 16.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.997 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.517 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.001    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.094 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         1.312     5.406    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X156Y190       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y190       FDRE (Prop_fdre_C_Q)         0.259     5.665 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/Q
                         net (fo=2, routed)           0.583     6.248    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]
    SLICE_X157Y189       LUT6 (Prop_lut6_I0_O)        0.043     6.291 f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.444     6.734    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X157Y190       LUT6 (Prop_lut6_I5_O)        0.043     6.777 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.329     7.106    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X155Y190       LUT2 (Prop_lut2_I0_O)        0.043     7.149 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.312     7.461    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X156Y190       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    16.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    16.931 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    18.218    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.291 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.658    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.741 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         1.170    20.911    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X156Y190       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[9]/C
                         clock pessimism              0.495    21.406    
                         clock uncertainty           -0.085    21.321    
    SLICE_X156Y190       FDRE (Setup_fdre_C_CE)      -0.178    21.143    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[9]
  -------------------------------------------------------------------
                         required time                         21.143    
                         arrival time                          -7.461    
  -------------------------------------------------------------------
                         slack                                 13.682    

Slack (MET) :             13.731ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXPCOMMAALIGNEN
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.582ns  (logic 0.204ns (12.893%)  route 1.378ns (87.107%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 21.084 - 16.000 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.997 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.517 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.001    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.094 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         1.476     5.570    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6_0
    SLICE_X155Y201       FDPE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y201       FDPE (Prop_fdpe_C_Q)         0.204     5.774 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/Q
                         net (fo=2, routed)           1.378     7.152    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/reset_out
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXPCOMMAALIGNEN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    16.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    16.931 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    18.218    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.291 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.658    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.741 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         1.343    21.084    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK2
                         clock pessimism              0.366    21.450    
                         clock uncertainty           -0.085    21.366    
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXPCOMMAALIGNEN)
                                                     -0.482    20.884    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         20.884    
                         arrival time                          -7.152    
  -------------------------------------------------------------------
                         slack                                 13.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.171ns (73.524%)  route 0.062ns (26.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.884ns
    Source Clock Delay      (SCD):    2.326ns
    Clock Pessimism Removal (CPR):    0.558ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         0.672     2.326    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X156Y204       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y204       FDRE (Prop_fdre_C_Q)         0.107     2.433 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/Q
                         net (fo=2, routed)           0.062     2.495    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg_n_0
    SLICE_X156Y204       LUT4 (Prop_lut4_I3_O)        0.064     2.559 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_1__0/O
                         net (fo=1, routed)           0.000     2.559    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_1__0_n_0
    SLICE_X156Y204       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         0.899     2.884    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X156Y204       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.558     2.326    
    SLICE_X156Y204       FDRE (Hold_fdre_C_D)         0.087     2.413    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -2.413    
                         arrival time                           2.559    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXCHARDISPMODE[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.100ns (23.666%)  route 0.323ns (76.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.954ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         0.590     2.244    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X162Y192       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y192       FDRE (Prop_fdre_C_Q)         0.100     2.344 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/Q
                         net (fo=1, routed)           0.323     2.667    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1_0[0]
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXCHARDISPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         0.969     2.954    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.524     2.430    
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXCHARDISPMODE[0])
                                                      0.078     2.508    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           2.667    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.949%)  route 0.095ns (51.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.885ns
    Source Clock Delay      (SCD):    2.327ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         0.673     2.327    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6_0
    SLICE_X155Y200       FDPE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y200       FDPE (Prop_fdpe_C_Q)         0.091     2.418 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/Q
                         net (fo=1, routed)           0.095     2.513    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_stage5
    SLICE_X155Y201       FDPE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         0.900     2.885    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6_0
    SLICE_X155Y201       FDPE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
                         clock pessimism             -0.544     2.341    
    SLICE_X155Y201       FDPE (Hold_fdpe_C_D)         0.011     2.352    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           2.513    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.884ns
    Source Clock Delay      (SCD):    2.326ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         0.672     2.326    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6_0
    SLICE_X156Y203       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y203       FDRE (Prop_fdre_C_Q)         0.118     2.444 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.096     2.540    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s2
    SLICE_X157Y203       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         0.899     2.884    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X157Y203       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
                         clock pessimism             -0.547     2.337    
    SLICE_X157Y203       FDRE (Hold_fdre_C_D)         0.040     2.377    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -2.377    
                         arrival time                           2.540    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.406%)  route 0.148ns (55.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.884ns
    Source Clock Delay      (SCD):    2.327ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         0.673     2.327    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1_0
    SLICE_X158Y203       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y203       FDRE (Prop_fdre_C_Q)         0.118     2.445 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.148     2.593    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s2
    SLICE_X156Y204       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         0.899     2.884    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X156Y204       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                         clock pessimism             -0.524     2.360    
    SLICE_X156Y204       FDRE (Hold_fdre_C_D)         0.042     2.402    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -2.402    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.146ns (49.881%)  route 0.147ns (50.119%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         0.590     2.244    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X154Y190       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y190       FDRE (Prop_fdre_C_Q)         0.118     2.362 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.147     2.509    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_wait_bypass_reg_n_0
    SLICE_X154Y190       LUT4 (Prop_lut4_I0_O)        0.028     2.537 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_1/O
                         net (fo=1, routed)           0.000     2.537    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_1_n_0
    SLICE_X154Y190       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         0.797     2.782    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X154Y190       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.538     2.244    
    SLICE_X154Y190       FDRE (Hold_fdre_C_D)         0.087     2.331    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -2.331    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.674%)  route 0.101ns (36.326%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.884ns
    Source Clock Delay      (SCD):    2.326ns
    Clock Pessimism Removal (CPR):    0.558ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         0.672     2.326    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X155Y204       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y204       FDRE (Prop_fdre_C_Q)         0.100     2.426 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.101     2.527    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X155Y204       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.604 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.604    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]_i_1__0_n_4
    SLICE_X155Y204       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         0.899     2.884    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X155Y204       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism             -0.558     2.326    
    SLICE_X155Y204       FDRE (Hold_fdre_C_D)         0.071     2.397    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.397    
                         arrival time                           2.604    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.674%)  route 0.101ns (36.326%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.885ns
    Source Clock Delay      (SCD):    2.327ns
    Clock Pessimism Removal (CPR):    0.558ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         0.673     2.327    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X155Y202       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y202       FDRE (Prop_fdre_C_Q)         0.100     2.427 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.101     2.528    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X155Y202       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.605 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]_i_3__0/O[3]
                         net (fo=1, routed)           0.000     2.605    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]_i_3__0_n_4
    SLICE_X155Y202       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         0.900     2.885    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X155Y202       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism             -0.558     2.327    
    SLICE_X155Y202       FDRE (Hold_fdre_C_D)         0.071     2.398    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.398    
                         arrival time                           2.605    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.674%)  route 0.101ns (36.326%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.884ns
    Source Clock Delay      (SCD):    2.326ns
    Clock Pessimism Removal (CPR):    0.558ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         0.672     2.326    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X155Y203       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y203       FDRE (Prop_fdre_C_Q)         0.100     2.426 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.101     2.527    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X155Y203       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.604 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.604    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]_i_1__0_n_4
    SLICE_X155Y203       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         0.899     2.884    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X155Y203       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism             -0.558     2.326    
    SLICE_X155Y203       FDRE (Hold_fdre_C_D)         0.071     2.397    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.397    
                         arrival time                           2.604    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[7]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.091ns (20.652%)  route 0.350ns (79.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.954ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         0.590     2.244    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X162Y192       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y192       FDRE (Prop_fdre_C_Q)         0.091     2.335 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/Q
                         net (fo=1, routed)           0.350     2.685    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/Q[7]
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         0.969     2.954    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.524     2.430    
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[7])
                                                      0.042     2.472    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -2.472    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         16.000      12.970     GTXE2_CHANNEL_X0Y15  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         16.000      12.970     GTXE2_CHANNEL_X0Y15  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         16.000      12.970     GTXE2_CHANNEL_X0Y15  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         16.000      12.970     GTXE2_CHANNEL_X0Y15  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     BUFG/I                   n/a            1.409         16.000      14.592     BUFGCTRL_X0Y0        gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/I
Min Period        n/a     MMCME2_ADV/CLKOUT1       n/a            1.071         16.000      14.929     MMCME2_ADV_X0Y2      gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                   n/a            0.750         16.000      15.250     SLICE_X156Y204       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         16.000      15.250     SLICE_X158Y203       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                   n/a            0.750         16.000      15.250     SLICE_X158Y203       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                   n/a            0.750         16.000      15.250     SLICE_X158Y203       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Max Period        n/a     MMCME2_ADV/CLKOUT1       n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y2      gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X156Y204       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X158Y203       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X158Y203       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X158Y203       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X156Y203       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X156Y203       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X156Y203       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X155Y188       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X155Y188       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X155Y188       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X156Y204       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X157Y203       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X158Y203       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X158Y203       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X158Y203       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X158Y203       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X158Y203       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X158Y203       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X156Y203       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X156Y203       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C



---------------------------------------------------------------------------------------------------
From Clock:  gtrefclk
  To Clock:  gtrefclk

Setup :            0  Failing Endpoints,  Worst Slack        7.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.029ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk rise@8.000ns - gtrefclk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.520ns = ( 11.520 - 8.000 ) 
    Source Clock Delay      (SCD):    4.665ns
    Clock Pessimism Removal (CPR):    1.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  gtrefclk1_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk1_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.904     3.260    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.353 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.312     4.665    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X160Y194       SRLC32E                                      r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y194       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.665 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.665    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X160Y194       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk rise edge)
                                                      8.000     8.000 r  
    U6                                                0.000     8.000 r  gtrefclk1_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk1_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.848    10.267    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.350 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.170    11.520    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X160Y194       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
                         clock pessimism              1.145    12.665    
                         clock uncertainty           -0.035    12.629    
    SLICE_X160Y194       FDRE (Setup_fdre_C_D)        0.064    12.693    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         12.693    
                         arrival time                          -5.665    
  -------------------------------------------------------------------
                         slack                                  7.029    

Slack (MET) :             7.029ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk rise@8.000ns - gtrefclk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.515ns = ( 11.515 - 8.000 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    1.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  gtrefclk1_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk1_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.904     3.260    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.353 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.305     4.658    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X156Y185       SRLC32E                                      r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y185       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.658 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.658    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X156Y185       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk rise edge)
                                                      8.000     8.000 r  
    U6                                                0.000     8.000 r  gtrefclk1_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk1_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.848    10.267    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.350 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.165    11.515    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X156Y185       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/C
                         clock pessimism              1.143    12.658    
                         clock uncertainty           -0.035    12.622    
    SLICE_X156Y185       FDRE (Setup_fdre_C_D)        0.064    12.686    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         12.686    
                         arrival time                          -5.658    
  -------------------------------------------------------------------
                         slack                                  7.029    

Slack (MET) :             7.192ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk rise@8.000ns - gtrefclk rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.737ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.515ns = ( 11.515 - 8.000 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    1.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  gtrefclk1_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk1_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.904     3.260    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.353 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.305     4.658    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X156Y185       SRLC32E                                      r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y185       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.737     5.395 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     5.395    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X156Y185       SRLC32E                                      r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk rise edge)
                                                      8.000     8.000 r  
    U6                                                0.000     8.000 r  gtrefclk1_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk1_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.848    10.267    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.350 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.165    11.515    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X156Y185       SRLC32E                                      r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.143    12.658    
                         clock uncertainty           -0.035    12.622    
    SLICE_X156Y185       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.036    12.586    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         12.586    
                         arrival time                          -5.395    
  -------------------------------------------------------------------
                         slack                                  7.192    

Slack (MET) :             7.200ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk rise@8.000ns - gtrefclk rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.520ns = ( 11.520 - 8.000 ) 
    Source Clock Delay      (SCD):    4.665ns
    Clock Pessimism Removal (CPR):    1.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  gtrefclk1_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk1_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.904     3.260    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.353 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.312     4.665    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X160Y194       SRLC32E                                      r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y194       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.743     5.408 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     5.408    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X160Y194       SRLC32E                                      r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk rise edge)
                                                      8.000     8.000 r  
    U6                                                0.000     8.000 r  gtrefclk1_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk1_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.848    10.267    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.350 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.170    11.520    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X160Y194       SRLC32E                                      r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism              1.145    12.665    
                         clock uncertainty           -0.035    12.629    
    SLICE_X160Y194       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.022    12.607    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         12.607    
                         arrival time                          -5.408    
  -------------------------------------------------------------------
                         slack                                  7.200    

Slack (MET) :             7.200ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk rise@8.000ns - gtrefclk rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.515ns = ( 11.515 - 8.000 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    1.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  gtrefclk1_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk1_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.904     3.260    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.353 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.305     4.658    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X156Y185       SRLC32E                                      r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y185       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.743     5.401 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     5.401    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X156Y185       SRLC32E                                      r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk rise edge)
                                                      8.000     8.000 r  
    U6                                                0.000     8.000 r  gtrefclk1_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk1_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.848    10.267    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.350 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.165    11.515    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X156Y185       SRLC32E                                      r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism              1.143    12.658    
                         clock uncertainty           -0.035    12.622    
    SLICE_X156Y185       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.022    12.600    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         12.600    
                         arrival time                          -5.401    
  -------------------------------------------------------------------
                         slack                                  7.200    

Slack (MET) :             7.204ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk rise@8.000ns - gtrefclk rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.735ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.520ns = ( 11.520 - 8.000 ) 
    Source Clock Delay      (SCD):    4.665ns
    Clock Pessimism Removal (CPR):    1.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  gtrefclk1_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk1_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.904     3.260    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.353 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.312     4.665    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X160Y194       SRLC32E                                      r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y194       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.735     5.400 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     5.400    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X160Y194       SRLC32E                                      r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk rise edge)
                                                      8.000     8.000 r  
    U6                                                0.000     8.000 r  gtrefclk1_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk1_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.848    10.267    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.350 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.170    11.520    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X160Y194       SRLC32E                                      r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism              1.145    12.665    
                         clock uncertainty           -0.035    12.629    
    SLICE_X160Y194       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026    12.603    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                          -5.400    
  -------------------------------------------------------------------
                         slack                                  7.204    

Slack (MET) :             7.204ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk rise@8.000ns - gtrefclk rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.735ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.515ns = ( 11.515 - 8.000 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    1.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  gtrefclk1_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk1_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.904     3.260    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.353 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.305     4.658    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X156Y185       SRLC32E                                      r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y185       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.735     5.393 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     5.393    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X156Y185       SRLC32E                                      r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk rise edge)
                                                      8.000     8.000 r  
    U6                                                0.000     8.000 r  gtrefclk1_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk1_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.848    10.267    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.350 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.165    11.515    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X156Y185       SRLC32E                                      r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism              1.143    12.658    
                         clock uncertainty           -0.035    12.622    
    SLICE_X156Y185       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026    12.596    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         12.596    
                         arrival time                          -5.393    
  -------------------------------------------------------------------
                         slack                                  7.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk rise@0.000ns - gtrefclk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  gtrefclk1_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk1_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.354     0.796    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.822 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.585     1.407    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X156Y185       SRLC32E                                      r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y185       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.678 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.678    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X156Y185       SRLC32E                                      r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  gtrefclk1_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk1_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.394     1.127    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.157 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.791     1.948    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X156Y185       SRLC32E                                      r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.541     1.407    
    SLICE_X156Y185       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.506    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk rise@0.000ns - gtrefclk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  gtrefclk1_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk1_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.354     0.796    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.822 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.589     1.411    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X160Y194       SRLC32E                                      r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y194       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.682 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.682    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X160Y194       SRLC32E                                      r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  gtrefclk1_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk1_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.394     1.127    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.157 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.796     1.953    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X160Y194       SRLC32E                                      r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.542     1.411    
    SLICE_X160Y194       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.510    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk rise@0.000ns - gtrefclk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  gtrefclk1_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk1_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.354     0.796    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.822 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.585     1.407    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X156Y185       SRLC32E                                      r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y185       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.683 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.683    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X156Y185       SRLC32E                                      r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  gtrefclk1_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk1_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.394     1.127    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.157 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.791     1.948    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X156Y185       SRLC32E                                      r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.541     1.407    
    SLICE_X156Y185       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.509    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk rise@0.000ns - gtrefclk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  gtrefclk1_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk1_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.354     0.796    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.822 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.589     1.411    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X160Y194       SRLC32E                                      r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y194       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.687 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.687    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X160Y194       SRLC32E                                      r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  gtrefclk1_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk1_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.394     1.127    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.157 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.796     1.953    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X160Y194       SRLC32E                                      r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.542     1.411    
    SLICE_X160Y194       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.513    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk rise@0.000ns - gtrefclk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  gtrefclk1_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk1_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.354     0.796    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.822 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.585     1.407    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X156Y185       SRLC32E                                      r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y185       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.683 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.683    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X156Y185       SRLC32E                                      r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  gtrefclk1_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk1_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.394     1.127    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.157 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.791     1.948    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X156Y185       SRLC32E                                      r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.541     1.407    
    SLICE_X156Y185       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     1.501    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk rise@0.000ns - gtrefclk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  gtrefclk1_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk1_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.354     0.796    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.822 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.585     1.407    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X156Y185       SRLC32E                                      r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y185       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.398     1.805 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     1.805    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X156Y185       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  gtrefclk1_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk1_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.394     1.127    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.157 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.791     1.948    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X156Y185       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/C
                         clock pessimism             -0.541     1.407    
    SLICE_X156Y185       FDRE (Hold_fdre_C_D)         0.087     1.494    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk rise@0.000ns - gtrefclk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  gtrefclk1_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk1_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.354     0.796    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.822 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.589     1.411    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X160Y194       SRLC32E                                      r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y194       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.398     1.809 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     1.809    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X160Y194       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  gtrefclk1_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk1_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.394     1.127    gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.157 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.796     1.953    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X160Y194       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
                         clock pessimism             -0.542     1.411    
    SLICE_X160Y194       FDRE (Hold_fdre_C_D)         0.087     1.498    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtrefclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { gtrefclk1_p }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK     n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y15  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y15  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/GTREFCLK0
Min Period        n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.493         8.000       6.507      GTXE2_COMMON_X0Y3    gig_ethernet_pcs_pma_i/inst/core_gt_common_i/gtxe2_common_i/GTREFCLK0
Min Period        n/a     BUFG/I                   n/a            1.409         8.000       6.591      BUFGCTRL_X0Y17       gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_gtrefclk/I
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.408         8.000       6.592      IBUFDS_GTE2_X0Y7     gig_ethernet_pcs_pma_i/inst/core_clocking_i/ibufds_gtrefclk/I
Min Period        n/a     FDRE/C                   n/a            0.700         8.000       7.300      SLICE_X160Y194       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                   n/a            0.700         8.000       7.300      SLICE_X156Y185       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/C
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y194       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y194       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y194       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y194       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y194       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y194       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X156Y185       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X156Y185       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X156Y185       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X156Y185       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y194       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y194       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y194       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y194       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y194       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y194       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X156Y185       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X156Y185       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X156Y185       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X156Y185       gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       63.368ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             63.368ns  (required time - arrival time)
  Source:                 rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (MaxDelay Path 64.000ns)
  Data Path Delay:        0.538ns  (logic 0.236ns (43.874%)  route 0.302ns (56.126%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 64.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y130                                     0.000     0.000 r  rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X94Y130        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.302     0.538    rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X95Y131        FDRE                                         r  rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   64.000    64.000    
    SLICE_X95Y131        FDRE (Setup_fdre_C_D)       -0.094    63.906    rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         63.906    
                         arrival time                          -0.538    
  -------------------------------------------------------------------
                         slack                                 63.368    

Slack (MET) :             63.393ns  (required time - arrival time)
  Source:                 tx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            tx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (MaxDelay Path 64.000ns)
  Data Path Delay:        0.549ns  (logic 0.236ns (43.017%)  route 0.313ns (56.983%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 64.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y140                                    0.000     0.000 r  tx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X138Y140       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  tx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.313     0.549    tx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X136Y140       FDRE                                         r  tx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   64.000    64.000    
    SLICE_X136Y140       FDRE (Setup_fdre_C_D)       -0.058    63.942    tx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         63.942    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                 63.393    

Slack (MET) :             63.398ns  (required time - arrival time)
  Source:                 rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (MaxDelay Path 64.000ns)
  Data Path Delay:        0.512ns  (logic 0.236ns (46.091%)  route 0.276ns (53.909%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 64.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y130                                     0.000     0.000 r  rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X94Y130        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.276     0.512    rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X95Y131        FDRE                                         r  rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   64.000    64.000    
    SLICE_X95Y131        FDRE (Setup_fdre_C_D)       -0.090    63.910    rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         63.910    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                 63.398    

Slack (MET) :             63.423ns  (required time - arrival time)
  Source:                 tx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            tx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (MaxDelay Path 64.000ns)
  Data Path Delay:        0.513ns  (logic 0.236ns (46.004%)  route 0.277ns (53.996%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 64.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y140                                    0.000     0.000 r  tx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X138Y140       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  tx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.277     0.513    tx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X136Y139       FDRE                                         r  tx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   64.000    64.000    
    SLICE_X136Y139       FDRE (Setup_fdre_C_D)       -0.064    63.936    tx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         63.936    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                 63.423    

Slack (MET) :             63.426ns  (required time - arrival time)
  Source:                 rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (MaxDelay Path 64.000ns)
  Data Path Delay:        0.516ns  (logic 0.236ns (45.730%)  route 0.280ns (54.270%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 64.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y130                                     0.000     0.000 r  rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X94Y130        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.280     0.516    rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X94Y129        FDRE                                         r  rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   64.000    64.000    
    SLICE_X94Y129        FDRE (Setup_fdre_C_D)       -0.058    63.942    rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         63.942    
                         arrival time                          -0.516    
  -------------------------------------------------------------------
                         slack                                 63.426    

Slack (MET) :             63.430ns  (required time - arrival time)
  Source:                 rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (MaxDelay Path 64.000ns)
  Data Path Delay:        0.509ns  (logic 0.236ns (46.336%)  route 0.273ns (53.664%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 64.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y130                                     0.000     0.000 r  rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X94Y130        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.273     0.509    rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X94Y129        FDRE                                         r  rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   64.000    64.000    
    SLICE_X94Y129        FDRE (Setup_fdre_C_D)       -0.061    63.939    rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         63.939    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                 63.430    

Slack (MET) :             63.431ns  (required time - arrival time)
  Source:                 tx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            tx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (MaxDelay Path 64.000ns)
  Data Path Delay:        0.509ns  (logic 0.236ns (46.336%)  route 0.273ns (53.664%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 64.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y140                                    0.000     0.000 r  tx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X138Y140       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  tx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.273     0.509    tx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X138Y139       FDRE                                         r  tx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   64.000    64.000    
    SLICE_X138Y139       FDRE (Setup_fdre_C_D)       -0.060    63.940    tx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         63.940    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                 63.431    

Slack (MET) :             63.433ns  (required time - arrival time)
  Source:                 tx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            tx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (MaxDelay Path 64.000ns)
  Data Path Delay:        0.508ns  (logic 0.236ns (46.451%)  route 0.272ns (53.549%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 64.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y140                                    0.000     0.000 r  tx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X138Y140       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  tx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.272     0.508    tx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X138Y139       FDRE                                         r  tx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   64.000    64.000    
    SLICE_X138Y139       FDRE (Setup_fdre_C_D)       -0.059    63.941    tx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         63.941    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                 63.433    

Slack (MET) :             63.437ns  (required time - arrival time)
  Source:                 rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (MaxDelay Path 64.000ns)
  Data Path Delay:        0.506ns  (logic 0.236ns (46.635%)  route 0.270ns (53.365%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 64.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y134                                     0.000     0.000 r  rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X96Y134        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.270     0.506    rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X96Y133        FDRE                                         r  rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   64.000    64.000    
    SLICE_X96Y133        FDRE (Setup_fdre_C_D)       -0.057    63.943    rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         63.943    
                         arrival time                          -0.506    
  -------------------------------------------------------------------
                         slack                                 63.437    

Slack (MET) :             63.438ns  (required time - arrival time)
  Source:                 rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (MaxDelay Path 64.000ns)
  Data Path Delay:        0.553ns  (logic 0.259ns (46.841%)  route 0.294ns (53.159%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 64.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y130                                     0.000     0.000 r  rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X94Y130        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.294     0.553    rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X95Y131        FDRE                                         r  rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   64.000    64.000    
    SLICE_X95Y131        FDRE (Setup_fdre_C_D)       -0.009    63.991    rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         63.991    
                         arrival time                          -0.553    
  -------------------------------------------------------------------
                         slack                                 63.438    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        6.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.086ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.223ns (14.383%)  route 1.327ns (85.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 13.046 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.997 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.517 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.001    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.094 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         1.315     5.409    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X163Y199       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y199       FDRE (Prop_fdre_C_Q)         0.223     5.632 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/Q
                         net (fo=1, routed)           1.327     6.959    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/p_0_in
    SLICE_X163Y201       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.931 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    10.218    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.291 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.658    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.741 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        1.305    13.046    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X163Y201       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/C
                         clock pessimism              0.226    13.272    
                         clock uncertainty           -0.205    13.067    
    SLICE_X163Y201       FDRE (Setup_fdre_C_D)       -0.022    13.045    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg
  -------------------------------------------------------------------
                         required time                         13.045    
                         arrival time                          -6.959    
  -------------------------------------------------------------------
                         slack                                  6.086    

Slack (MET) :             6.129ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.223ns (16.191%)  route 1.154ns (83.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 12.913 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.997 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.517 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.001    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.094 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         1.315     5.409    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X162Y197       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y197       FDRE (Prop_fdre_C_Q)         0.223     5.632 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]/Q
                         net (fo=1, routed)           1.154     6.786    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[6]
    SLICE_X162Y196       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.931 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    10.218    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.291 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.658    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.741 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        1.172    12.913    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X162Y196       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]/C
                         clock pessimism              0.226    13.139    
                         clock uncertainty           -0.205    12.934    
    SLICE_X162Y196       FDRE (Setup_fdre_C_D)       -0.019    12.915    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]
  -------------------------------------------------------------------
                         required time                         12.915    
                         arrival time                          -6.786    
  -------------------------------------------------------------------
                         slack                                  6.129    

Slack (MET) :             6.142ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.204ns (15.709%)  route 1.095ns (84.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 12.913 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.997 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.517 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.001    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.094 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         1.315     5.409    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X163Y199       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y199       FDRE (Prop_fdre_C_Q)         0.204     5.613 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]/Q
                         net (fo=1, routed)           1.095     6.708    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg__0[0]
    SLICE_X160Y198       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.931 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    10.218    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.291 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.658    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.741 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        1.172    12.913    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X160Y198       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]/C
                         clock pessimism              0.226    13.139    
                         clock uncertainty           -0.205    12.934    
    SLICE_X160Y198       FDRE (Setup_fdre_C_D)       -0.085    12.849    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]
  -------------------------------------------------------------------
                         required time                         12.849    
                         arrival time                          -6.708    
  -------------------------------------------------------------------
                         slack                                  6.142    

Slack (MET) :             6.155ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.223ns (16.294%)  route 1.146ns (83.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 12.913 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.997 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.517 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.001    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.094 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         1.315     5.409    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X163Y195       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y195       FDRE (Prop_fdre_C_Q)         0.223     5.632 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/Q
                         net (fo=1, routed)           1.146     6.778    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg[1]
    SLICE_X160Y195       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.931 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    10.218    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.291 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.658    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.741 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        1.172    12.913    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X160Y195       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg/C
                         clock pessimism              0.226    13.139    
                         clock uncertainty           -0.205    12.934    
    SLICE_X160Y195       FDRE (Setup_fdre_C_D)       -0.002    12.932    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg
  -------------------------------------------------------------------
                         required time                         12.932    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                  6.155    

Slack (MET) :             6.165ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.352ns  (logic 0.223ns (16.488%)  route 1.129ns (83.512%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 12.913 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.997 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.517 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.001    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.094 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         1.315     5.409    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X163Y196       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y196       FDRE (Prop_fdre_C_Q)         0.223     5.632 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/Q
                         net (fo=1, routed)           1.129     6.761    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[9]
    SLICE_X162Y196       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.931 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    10.218    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.291 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.658    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.741 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        1.172    12.913    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X162Y196       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/C
                         clock pessimism              0.226    13.139    
                         clock uncertainty           -0.205    12.934    
    SLICE_X162Y196       FDRE (Setup_fdre_C_D)       -0.008    12.926    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]
  -------------------------------------------------------------------
                         required time                         12.926    
                         arrival time                          -6.761    
  -------------------------------------------------------------------
                         slack                                  6.165    

Slack (MET) :             6.173ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.223ns (16.725%)  route 1.110ns (83.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 12.913 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.997 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.517 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.001    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.094 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         1.315     5.409    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X163Y199       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y199       FDRE (Prop_fdre_C_Q)         0.223     5.632 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/Q
                         net (fo=1, routed)           1.110     6.742    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[3]
    SLICE_X161Y198       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.931 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    10.218    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.291 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.658    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.741 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        1.172    12.913    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X161Y198       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/C
                         clock pessimism              0.226    13.139    
                         clock uncertainty           -0.205    12.934    
    SLICE_X161Y198       FDRE (Setup_fdre_C_D)       -0.019    12.915    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]
  -------------------------------------------------------------------
                         required time                         12.915    
                         arrival time                          -6.742    
  -------------------------------------------------------------------
                         slack                                  6.173    

Slack (MET) :             6.173ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.223ns (16.589%)  route 1.121ns (83.411%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 12.913 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.997 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.517 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.001    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.094 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         1.315     5.409    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X162Y197       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y197       FDRE (Prop_fdre_C_Q)         0.223     5.632 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/Q
                         net (fo=1, routed)           1.121     6.753    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[7]
    SLICE_X162Y196       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.931 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    10.218    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.291 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.658    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.741 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        1.172    12.913    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X162Y196       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/C
                         clock pessimism              0.226    13.139    
                         clock uncertainty           -0.205    12.934    
    SLICE_X162Y196       FDRE (Setup_fdre_C_D)       -0.008    12.926    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]
  -------------------------------------------------------------------
                         required time                         12.926    
                         arrival time                          -6.753    
  -------------------------------------------------------------------
                         slack                                  6.173    

Slack (MET) :             6.179ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.223ns (16.513%)  route 1.127ns (83.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 12.913 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.997 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.517 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.001    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.094 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         1.315     5.409    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X163Y199       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y199       FDRE (Prop_fdre_C_Q)         0.223     5.632 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/Q
                         net (fo=1, routed)           1.127     6.759    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[2]
    SLICE_X160Y197       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.931 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    10.218    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.291 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.658    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.741 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        1.172    12.913    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X160Y197       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/C
                         clock pessimism              0.226    13.139    
                         clock uncertainty           -0.205    12.934    
    SLICE_X160Y197       FDRE (Setup_fdre_C_D)        0.004    12.938    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]
  -------------------------------------------------------------------
                         required time                         12.938    
                         arrival time                          -6.759    
  -------------------------------------------------------------------
                         slack                                  6.179    

Slack (MET) :             6.183ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.204ns (16.296%)  route 1.048ns (83.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 12.913 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.997 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.517 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.001    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.094 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         1.315     5.409    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X163Y198       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y198       FDRE (Prop_fdre_C_Q)         0.204     5.613 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/Q
                         net (fo=1, routed)           1.048     6.661    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg__0[1]
    SLICE_X160Y198       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.931 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    10.218    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.291 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.658    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.741 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        1.172    12.913    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X160Y198       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]/C
                         clock pessimism              0.226    13.139    
                         clock uncertainty           -0.205    12.934    
    SLICE_X160Y198       FDRE (Setup_fdre_C_D)       -0.090    12.844    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                          -6.661    
  -------------------------------------------------------------------
                         slack                                  6.183    

Slack (MET) :             6.187ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.223ns (16.532%)  route 1.126ns (83.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 12.913 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.997 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.517 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.001    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.094 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         1.315     5.409    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X163Y197       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y197       FDRE (Prop_fdre_C_Q)         0.223     5.632 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/Q
                         net (fo=1, routed)           1.126     6.758    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[11]
    SLICE_X160Y197       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.931 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    10.218    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.291 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.658    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.741 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        1.172    12.913    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X160Y197       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]/C
                         clock pessimism              0.226    13.139    
                         clock uncertainty           -0.205    12.934    
    SLICE_X160Y197       FDRE (Setup_fdre_C_D)        0.011    12.945    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]
  -------------------------------------------------------------------
                         required time                         12.945    
                         arrival time                          -6.758    
  -------------------------------------------------------------------
                         slack                                  6.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.091ns (14.729%)  route 0.527ns (85.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         0.592     2.246    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X163Y198       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y198       FDRE (Prop_fdre_C_Q)         0.091     2.337 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/Q
                         net (fo=1, routed)           0.527     2.864    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg__0[1]
    SLICE_X160Y198       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.985 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.799     2.784    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X160Y198       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]/C
                         clock pessimism             -0.258     2.526    
                         clock uncertainty            0.205     2.731    
    SLICE_X160Y198       FDRE (Hold_fdre_C_D)        -0.004     2.727    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.727    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.100ns (14.668%)  route 0.582ns (85.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         0.592     2.246    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X161Y197       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y197       FDRE (Prop_fdre_C_Q)         0.100     2.346 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/Q
                         net (fo=1, routed)           0.582     2.928    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg__0[1]
    SLICE_X160Y197       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.985 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.799     2.784    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X160Y197       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/C
                         clock pessimism             -0.258     2.526    
                         clock uncertainty            0.205     2.731    
    SLICE_X160Y197       FDRE (Hold_fdre_C_D)         0.059     2.790    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.790    
                         arrival time                           2.928    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.091ns (14.519%)  route 0.536ns (85.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         0.592     2.246    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X163Y199       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y199       FDRE (Prop_fdre_C_Q)         0.091     2.337 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/Q
                         net (fo=1, routed)           0.536     2.873    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg__0[0]
    SLICE_X160Y198       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.985 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.799     2.784    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X160Y198       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/C
                         clock pessimism             -0.258     2.526    
                         clock uncertainty            0.205     2.731    
    SLICE_X160Y198       FDRE (Hold_fdre_C_D)         0.004     2.735    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.735    
                         arrival time                           2.873    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.100ns (15.272%)  route 0.555ns (84.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         0.591     2.245    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X163Y195       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y195       FDRE (Prop_fdre_C_Q)         0.100     2.345 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[1]/Q
                         net (fo=1, routed)           0.555     2.900    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[1]
    SLICE_X158Y195       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.985 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.798     2.783    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X158Y195       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[1]/C
                         clock pessimism             -0.258     2.525    
                         clock uncertainty            0.205     2.730    
    SLICE_X158Y195       FDRE (Hold_fdre_C_D)         0.032     2.762    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.762    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.100ns (15.134%)  route 0.561ns (84.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         0.591     2.245    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X163Y194       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y194       FDRE (Prop_fdre_C_Q)         0.100     2.345 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[0]/Q
                         net (fo=1, routed)           0.561     2.906    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[0]
    SLICE_X158Y195       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.985 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.798     2.783    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X158Y195       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[0]/C
                         clock pessimism             -0.258     2.525    
                         clock uncertainty            0.205     2.730    
    SLICE_X158Y195       FDRE (Hold_fdre_C_D)         0.037     2.767    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.767    
                         arrival time                           2.906    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.100ns (15.050%)  route 0.564ns (84.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         0.591     2.245    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X163Y195       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y195       FDRE (Prop_fdre_C_Q)         0.100     2.345 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/Q
                         net (fo=1, routed)           0.564     2.909    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[13]
    SLICE_X161Y195       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.985 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.798     2.783    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X161Y195       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/C
                         clock pessimism             -0.258     2.525    
                         clock uncertainty            0.205     2.730    
    SLICE_X161Y195       FDRE (Hold_fdre_C_D)         0.040     2.770    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.770    
                         arrival time                           2.909    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.100ns (14.848%)  route 0.573ns (85.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         0.591     2.245    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X163Y196       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y196       FDRE (Prop_fdre_C_Q)         0.100     2.345 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/Q
                         net (fo=1, routed)           0.573     2.918    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[9]
    SLICE_X162Y196       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.985 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.798     2.783    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X162Y196       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/C
                         clock pessimism             -0.258     2.525    
                         clock uncertainty            0.205     2.730    
    SLICE_X162Y196       FDRE (Hold_fdre_C_D)         0.049     2.779    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.779    
                         arrival time                           2.918    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.100ns (15.001%)  route 0.567ns (84.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         0.592     2.246    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X163Y197       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y197       FDRE (Prop_fdre_C_Q)         0.100     2.346 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/Q
                         net (fo=1, routed)           0.567     2.913    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[10]
    SLICE_X160Y197       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.985 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.799     2.784    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X160Y197       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]/C
                         clock pessimism             -0.258     2.526    
                         clock uncertainty            0.205     2.731    
    SLICE_X160Y197       FDRE (Hold_fdre_C_D)         0.040     2.771    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.771    
                         arrival time                           2.913    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.100ns (15.006%)  route 0.566ns (84.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         0.592     2.246    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X163Y198       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y198       FDRE (Prop_fdre_C_Q)         0.100     2.346 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/Q
                         net (fo=1, routed)           0.566     2.912    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[0]
    SLICE_X161Y198       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.985 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.799     2.784    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X161Y198       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/C
                         clock pessimism             -0.258     2.526    
                         clock uncertainty            0.205     2.731    
    SLICE_X161Y198       FDRE (Hold_fdre_C_D)         0.038     2.769    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.769    
                         arrival time                           2.912    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.100ns (14.506%)  route 0.589ns (85.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         0.592     2.246    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X161Y197       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y197       FDRE (Prop_fdre_C_Q)         0.100     2.346 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/Q
                         net (fo=1, routed)           0.589     2.935    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg__0[1]
    SLICE_X160Y197       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.985 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.799     2.784    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X160Y197       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]/C
                         clock pessimism             -0.258     2.526    
                         clock uncertainty            0.205     2.731    
    SLICE_X160Y197       FDRE (Hold_fdre_C_D)         0.059     2.790    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.790    
                         arrival time                           2.935    
  -------------------------------------------------------------------
                         slack                                  0.146    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        6.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.116ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.309ns  (logic 0.204ns (15.581%)  route 1.105ns (84.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 20.913 - 16.000 ) 
    Source Clock Delay      (SCD):    5.408ns = ( 13.408 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     8.904    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     8.997 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443    10.440    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.517 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    12.001    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.094 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        1.314    13.408    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X162Y193       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y193       FDRE (Prop_fdre_C_Q)         0.204    13.612 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/Q
                         net (fo=1, routed)           1.105    14.717    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double[5]
    SLICE_X163Y195       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    16.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    16.931 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    18.218    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.291 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.658    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.741 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         1.172    20.913    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X163Y195       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/C
                         clock pessimism              0.226    21.139    
                         clock uncertainty           -0.205    20.934    
    SLICE_X163Y195       FDRE (Setup_fdre_C_D)       -0.101    20.833    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]
  -------------------------------------------------------------------
                         required time                         20.833    
                         arrival time                         -14.717    
  -------------------------------------------------------------------
                         slack                                  6.116    

Slack (MET) :             6.135ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.373ns  (logic 0.259ns (18.865%)  route 1.114ns (81.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 20.913 - 16.000 ) 
    Source Clock Delay      (SCD):    5.407ns = ( 13.407 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     8.904    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     8.997 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443    10.440    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.517 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    12.001    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.094 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        1.313    13.407    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X160Y193       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y193       FDRE (Prop_fdre_C_Q)         0.259    13.666 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/Q
                         net (fo=1, routed)           1.114    14.780    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double[10]
    SLICE_X163Y194       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    16.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    16.931 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    18.218    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.291 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.658    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.741 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         1.172    20.913    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X163Y194       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/C
                         clock pessimism              0.226    21.139    
                         clock uncertainty           -0.205    20.934    
    SLICE_X163Y194       FDRE (Setup_fdre_C_D)       -0.019    20.915    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]
  -------------------------------------------------------------------
                         required time                         20.915    
                         arrival time                         -14.780    
  -------------------------------------------------------------------
                         slack                                  6.135    

Slack (MET) :             6.154ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.271ns  (logic 0.236ns (18.565%)  route 1.035ns (81.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 20.913 - 16.000 ) 
    Source Clock Delay      (SCD):    5.407ns = ( 13.407 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     8.904    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     8.997 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443    10.440    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.517 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    12.001    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.094 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        1.313    13.407    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X160Y193       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y193       FDRE (Prop_fdre_C_Q)         0.236    13.643 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/Q
                         net (fo=1, routed)           1.035    14.678    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double[8]
    SLICE_X162Y194       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    16.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    16.931 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    18.218    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.291 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.658    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.741 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         1.172    20.913    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X162Y194       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/C
                         clock pessimism              0.226    21.139    
                         clock uncertainty           -0.205    20.934    
    SLICE_X162Y194       FDRE (Setup_fdre_C_D)       -0.102    20.832    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]
  -------------------------------------------------------------------
                         required time                         20.832    
                         arrival time                         -14.678    
  -------------------------------------------------------------------
                         slack                                  6.154    

Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.261ns  (logic 0.204ns (16.172%)  route 1.057ns (83.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 20.913 - 16.000 ) 
    Source Clock Delay      (SCD):    5.408ns = ( 13.408 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     8.904    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     8.997 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443    10.440    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.517 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    12.001    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.094 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        1.314    13.408    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X162Y193       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y193       FDRE (Prop_fdre_C_Q)         0.204    13.612 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/Q
                         net (fo=1, routed)           1.057    14.669    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double[4]
    SLICE_X162Y194       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    16.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    16.931 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    18.218    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.291 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.658    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.741 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         1.172    20.913    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X162Y194       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/C
                         clock pessimism              0.226    21.139    
                         clock uncertainty           -0.205    20.934    
    SLICE_X162Y194       FDRE (Setup_fdre_C_D)       -0.103    20.831    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]
  -------------------------------------------------------------------
                         required time                         20.831    
                         arrival time                         -14.669    
  -------------------------------------------------------------------
                         slack                                  6.162    

Slack (MET) :             6.164ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.331ns  (logic 0.223ns (16.753%)  route 1.108ns (83.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 20.913 - 16.000 ) 
    Source Clock Delay      (SCD):    5.408ns = ( 13.408 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     8.904    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     8.997 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443    10.440    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.517 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    12.001    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.094 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        1.314    13.408    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X162Y193       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y193       FDRE (Prop_fdre_C_Q)         0.223    13.631 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/Q
                         net (fo=1, routed)           1.108    14.739    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double[0]
    SLICE_X163Y194       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    16.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    16.931 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    18.218    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.291 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.658    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.741 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         1.172    20.913    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X163Y194       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/C
                         clock pessimism              0.226    21.139    
                         clock uncertainty           -0.205    20.934    
    SLICE_X163Y194       FDRE (Setup_fdre_C_D)       -0.031    20.903    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]
  -------------------------------------------------------------------
                         required time                         20.903    
                         arrival time                         -14.739    
  -------------------------------------------------------------------
                         slack                                  6.164    

Slack (MET) :             6.171ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.336ns  (logic 0.223ns (16.690%)  route 1.113ns (83.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 20.913 - 16.000 ) 
    Source Clock Delay      (SCD):    5.408ns = ( 13.408 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     8.904    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     8.997 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443    10.440    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.517 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    12.001    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.094 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        1.314    13.408    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X162Y193       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y193       FDRE (Prop_fdre_C_Q)         0.223    13.631 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/Q
                         net (fo=1, routed)           1.113    14.744    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double[1]
    SLICE_X162Y195       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    16.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    16.931 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    18.218    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.291 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.658    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.741 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         1.172    20.913    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X162Y195       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/C
                         clock pessimism              0.226    21.139    
                         clock uncertainty           -0.205    20.934    
    SLICE_X162Y195       FDRE (Setup_fdre_C_D)       -0.019    20.915    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         20.915    
                         arrival time                         -14.744    
  -------------------------------------------------------------------
                         slack                                  6.171    

Slack (MET) :             6.173ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.323ns  (logic 0.259ns (19.576%)  route 1.064ns (80.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 20.913 - 16.000 ) 
    Source Clock Delay      (SCD):    5.407ns = ( 13.407 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     8.904    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     8.997 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443    10.440    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.517 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    12.001    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.094 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        1.313    13.407    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X160Y193       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y193       FDRE (Prop_fdre_C_Q)         0.259    13.666 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/Q
                         net (fo=1, routed)           1.064    14.730    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double[0]
    SLICE_X162Y195       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    16.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    16.931 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    18.218    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.291 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.658    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.741 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         1.172    20.913    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X162Y195       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/C
                         clock pessimism              0.226    21.139    
                         clock uncertainty           -0.205    20.934    
    SLICE_X162Y195       FDRE (Setup_fdre_C_D)       -0.031    20.903    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]
  -------------------------------------------------------------------
                         required time                         20.903    
                         arrival time                         -14.730    
  -------------------------------------------------------------------
                         slack                                  6.173    

Slack (MET) :             6.174ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.344ns  (logic 0.259ns (19.273%)  route 1.085ns (80.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 20.912 - 16.000 ) 
    Source Clock Delay      (SCD):    5.407ns = ( 13.407 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     8.904    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     8.997 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443    10.440    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.517 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    12.001    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.094 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        1.313    13.407    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X160Y192       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y192       FDRE (Prop_fdre_C_Q)         0.259    13.666 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/Q
                         net (fo=1, routed)           1.085    14.751    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double[7]
    SLICE_X162Y192       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    16.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    16.931 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    18.218    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.291 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.658    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.741 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         1.171    20.912    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X162Y192       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/C
                         clock pessimism              0.226    21.138    
                         clock uncertainty           -0.205    20.933    
    SLICE_X162Y192       FDRE (Setup_fdre_C_D)       -0.008    20.925    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]
  -------------------------------------------------------------------
                         required time                         20.925    
                         arrival time                         -14.751    
  -------------------------------------------------------------------
                         slack                                  6.174    

Slack (MET) :             6.176ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.340ns  (logic 0.259ns (19.324%)  route 1.081ns (80.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 20.912 - 16.000 ) 
    Source Clock Delay      (SCD):    5.407ns = ( 13.407 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     8.904    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     8.997 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443    10.440    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.517 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    12.001    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.094 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        1.313    13.407    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X160Y192       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y192       FDRE (Prop_fdre_C_Q)         0.259    13.666 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/Q
                         net (fo=1, routed)           1.081    14.747    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double[1]
    SLICE_X162Y192       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    16.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    16.931 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    18.218    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.291 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.658    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.741 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         1.171    20.912    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X162Y192       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/C
                         clock pessimism              0.226    21.138    
                         clock uncertainty           -0.205    20.933    
    SLICE_X162Y192       FDRE (Setup_fdre_C_D)       -0.010    20.923    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]
  -------------------------------------------------------------------
                         required time                         20.923    
                         arrival time                         -14.747    
  -------------------------------------------------------------------
                         slack                                  6.176    

Slack (MET) :             6.177ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.341ns  (logic 0.259ns (19.312%)  route 1.082ns (80.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 20.912 - 16.000 ) 
    Source Clock Delay      (SCD):    5.407ns = ( 13.407 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     8.904    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     8.997 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443    10.440    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.517 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    12.001    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    12.094 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        1.313    13.407    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X160Y192       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y192       FDRE (Prop_fdre_C_Q)         0.259    13.666 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/Q
                         net (fo=1, routed)           1.082    14.748    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double[15]
    SLICE_X162Y192       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    16.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    16.931 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    18.218    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.291 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.658    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.741 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         1.171    20.912    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X162Y192       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/C
                         clock pessimism              0.226    21.138    
                         clock uncertainty           -0.205    20.933    
    SLICE_X162Y192       FDRE (Setup_fdre_C_D)       -0.008    20.925    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]
  -------------------------------------------------------------------
                         required time                         20.925    
                         arrival time                         -14.748    
  -------------------------------------------------------------------
                         slack                                  6.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.091ns (14.443%)  route 0.539ns (85.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.654 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.591     2.245    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X162Y193       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y193       FDRE (Prop_fdre_C_Q)         0.091     2.336 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/Q
                         net (fo=1, routed)           0.539     2.875    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double[2]
    SLICE_X162Y195       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         0.798     2.783    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X162Y195       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/C
                         clock pessimism             -0.258     2.525    
                         clock uncertainty            0.205     2.730    
    SLICE_X162Y195       FDRE (Hold_fdre_C_D)         0.005     2.735    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.735    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.118ns (17.486%)  route 0.557ns (82.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.654 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.590     2.244    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X160Y192       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y192       FDRE (Prop_fdre_C_Q)         0.118     2.362 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/Q
                         net (fo=1, routed)           0.557     2.919    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double[7]
    SLICE_X162Y192       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         0.797     2.782    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X162Y192       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/C
                         clock pessimism             -0.258     2.524    
                         clock uncertainty            0.205     2.729    
    SLICE_X162Y192       FDRE (Hold_fdre_C_D)         0.049     2.778    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.778    
                         arrival time                           2.919    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.107ns (16.885%)  route 0.527ns (83.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.654 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.591     2.245    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X160Y193       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y193       FDRE (Prop_fdre_C_Q)         0.107     2.352 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/Q
                         net (fo=1, routed)           0.527     2.879    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double[9]
    SLICE_X162Y194       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         0.798     2.783    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X162Y194       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
                         clock pessimism             -0.258     2.525    
                         clock uncertainty            0.205     2.730    
    SLICE_X162Y194       FDRE (Hold_fdre_C_D)         0.007     2.737    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.737    
                         arrival time                           2.879    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.118ns (17.649%)  route 0.551ns (82.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.654 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.591     2.245    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X160Y193       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y193       FDRE (Prop_fdre_C_Q)         0.118     2.363 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/Q
                         net (fo=1, routed)           0.551     2.914    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double[12]
    SLICE_X163Y193       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         0.798     2.783    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X163Y193       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/C
                         clock pessimism             -0.258     2.525    
                         clock uncertainty            0.205     2.730    
    SLICE_X163Y193       FDRE (Hold_fdre_C_D)         0.040     2.770    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.770    
                         arrival time                           2.914    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.100ns (14.900%)  route 0.571ns (85.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.654 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.591     2.245    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X162Y193       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y193       FDRE (Prop_fdre_C_Q)         0.100     2.345 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/Q
                         net (fo=1, routed)           0.571     2.916    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double[1]
    SLICE_X162Y195       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         0.798     2.783    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X162Y195       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/C
                         clock pessimism             -0.258     2.525    
                         clock uncertainty            0.205     2.730    
    SLICE_X162Y195       FDRE (Hold_fdre_C_D)         0.041     2.771    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.771    
                         arrival time                           2.916    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.100ns (15.053%)  route 0.564ns (84.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.654 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.590     2.244    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X161Y192       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y192       FDRE (Prop_fdre_C_Q)         0.100     2.344 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/Q
                         net (fo=1, routed)           0.564     2.908    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double[1]
    SLICE_X162Y192       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         0.797     2.782    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X162Y192       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/C
                         clock pessimism             -0.258     2.524    
                         clock uncertainty            0.205     2.729    
    SLICE_X162Y192       FDRE (Hold_fdre_C_D)         0.033     2.762    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.762    
                         arrival time                           2.908    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.091ns (14.142%)  route 0.552ns (85.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.654 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.591     2.245    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X162Y193       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y193       FDRE (Prop_fdre_C_Q)         0.091     2.336 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/Q
                         net (fo=1, routed)           0.552     2.888    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double[3]
    SLICE_X162Y195       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         0.798     2.783    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X162Y195       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/C
                         clock pessimism             -0.258     2.525    
                         clock uncertainty            0.205     2.730    
    SLICE_X162Y195       FDRE (Hold_fdre_C_D)         0.011     2.741    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.100ns (15.003%)  route 0.567ns (84.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.654 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.590     2.244    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X161Y192       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y192       FDRE (Prop_fdre_C_Q)         0.100     2.344 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/Q
                         net (fo=1, routed)           0.567     2.911    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double[0]
    SLICE_X162Y192       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         0.797     2.782    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X162Y192       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/C
                         clock pessimism             -0.258     2.524    
                         clock uncertainty            0.205     2.729    
    SLICE_X162Y192       FDRE (Hold_fdre_C_D)         0.032     2.761    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.761    
                         arrival time                           2.911    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.100ns (14.769%)  route 0.577ns (85.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.654 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.591     2.245    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X162Y193       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y193       FDRE (Prop_fdre_C_Q)         0.100     2.345 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/Q
                         net (fo=1, routed)           0.577     2.922    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double[0]
    SLICE_X163Y194       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         0.798     2.783    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X163Y194       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/C
                         clock pessimism             -0.258     2.525    
                         clock uncertainty            0.205     2.730    
    SLICE_X163Y194       FDRE (Hold_fdre_C_D)         0.038     2.768    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.768    
                         arrival time                           2.922    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.118ns (17.173%)  route 0.569ns (82.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.654 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.590     2.244    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X160Y192       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y192       FDRE (Prop_fdre_C_Q)         0.118     2.362 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/Q
                         net (fo=1, routed)           0.569     2.931    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_double[15]
    SLICE_X162Y192       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk/O
                         net (fo=120, routed)         0.797     2.782    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X162Y192       FDRE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/C
                         clock pessimism             -0.258     2.524    
                         clock uncertainty            0.205     2.729    
    SLICE_X162Y192       FDRE (Hold_fdre_C_D)         0.047     2.776    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.776    
                         arrival time                           2.931    
  -------------------------------------------------------------------
                         slack                                  0.155    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       55.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             55.426ns  (required time - arrival time)
  Source:                 example_resets/core_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[58]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_0 rise@64.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.059ns  (logic 0.204ns (2.531%)  route 7.855ns (97.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 62.079 - 64.000 ) 
    Source Clock Delay      (SCD):    -2.553ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        1.233    -2.553    example_resets/core_reset_gen/clk
    SLICE_X121Y174       FDPE                                         r  example_resets/core_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y174       FDPE (Prop_fdpe_C_Q)         0.204    -2.349 f  example_resets/core_reset_gen/reset_sync4/Q
                         net (fo=2688, routed)        7.855     5.506    udp_ip_protocol_stack/arp_layer/mac_cache_module/reset
    SLICE_X104Y130       FDCE                                         f  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     64.000    64.000 r  
    C8                                                0.000    64.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    64.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    64.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    65.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    59.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    60.882    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    60.965 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        1.114    62.079    udp_ip_protocol_stack/arp_layer/mac_cache_module/core_clk
    SLICE_X104Y130       FDCE                                         r  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[58]/C
                         clock pessimism             -0.752    61.328    
                         clock uncertainty           -0.102    61.225    
    SLICE_X104Y130       FDCE (Recov_fdce_C_CLR)     -0.293    60.932    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[58]
  -------------------------------------------------------------------
                         required time                         60.932    
                         arrival time                          -5.506    
  -------------------------------------------------------------------
                         slack                                 55.426    

Slack (MET) :             55.428ns  (required time - arrival time)
  Source:                 example_resets/core_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[51]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_0 rise@64.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.057ns  (logic 0.204ns (2.532%)  route 7.853ns (97.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 62.079 - 64.000 ) 
    Source Clock Delay      (SCD):    -2.553ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        1.233    -2.553    example_resets/core_reset_gen/clk
    SLICE_X121Y174       FDPE                                         r  example_resets/core_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y174       FDPE (Prop_fdpe_C_Q)         0.204    -2.349 f  example_resets/core_reset_gen/reset_sync4/Q
                         net (fo=2688, routed)        7.853     5.504    udp_ip_protocol_stack/arp_layer/mac_cache_module/reset
    SLICE_X105Y130       FDCE                                         f  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[51]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     64.000    64.000 r  
    C8                                                0.000    64.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    64.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    64.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    65.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    59.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    60.882    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    60.965 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        1.114    62.079    udp_ip_protocol_stack/arp_layer/mac_cache_module/core_clk
    SLICE_X105Y130       FDCE                                         r  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[51]/C
                         clock pessimism             -0.752    61.328    
                         clock uncertainty           -0.102    61.225    
    SLICE_X105Y130       FDCE (Recov_fdce_C_CLR)     -0.293    60.932    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[51]
  -------------------------------------------------------------------
                         required time                         60.932    
                         arrival time                          -5.504    
  -------------------------------------------------------------------
                         slack                                 55.428    

Slack (MET) :             55.428ns  (required time - arrival time)
  Source:                 example_resets/core_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[55]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_0 rise@64.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.057ns  (logic 0.204ns (2.532%)  route 7.853ns (97.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 62.079 - 64.000 ) 
    Source Clock Delay      (SCD):    -2.553ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        1.233    -2.553    example_resets/core_reset_gen/clk
    SLICE_X121Y174       FDPE                                         r  example_resets/core_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y174       FDPE (Prop_fdpe_C_Q)         0.204    -2.349 f  example_resets/core_reset_gen/reset_sync4/Q
                         net (fo=2688, routed)        7.853     5.504    udp_ip_protocol_stack/arp_layer/mac_cache_module/reset
    SLICE_X105Y130       FDCE                                         f  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[55]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     64.000    64.000 r  
    C8                                                0.000    64.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    64.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    64.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    65.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    59.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    60.882    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    60.965 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        1.114    62.079    udp_ip_protocol_stack/arp_layer/mac_cache_module/core_clk
    SLICE_X105Y130       FDCE                                         r  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[55]/C
                         clock pessimism             -0.752    61.328    
                         clock uncertainty           -0.102    61.225    
    SLICE_X105Y130       FDCE (Recov_fdce_C_CLR)     -0.293    60.932    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[55]
  -------------------------------------------------------------------
                         required time                         60.932    
                         arrival time                          -5.504    
  -------------------------------------------------------------------
                         slack                                 55.428    

Slack (MET) :             55.428ns  (required time - arrival time)
  Source:                 example_resets/core_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[59]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_0 rise@64.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.057ns  (logic 0.204ns (2.532%)  route 7.853ns (97.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 62.079 - 64.000 ) 
    Source Clock Delay      (SCD):    -2.553ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        1.233    -2.553    example_resets/core_reset_gen/clk
    SLICE_X121Y174       FDPE                                         r  example_resets/core_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y174       FDPE (Prop_fdpe_C_Q)         0.204    -2.349 f  example_resets/core_reset_gen/reset_sync4/Q
                         net (fo=2688, routed)        7.853     5.504    udp_ip_protocol_stack/arp_layer/mac_cache_module/reset
    SLICE_X105Y130       FDCE                                         f  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     64.000    64.000 r  
    C8                                                0.000    64.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    64.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    64.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    65.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    59.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    60.882    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    60.965 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        1.114    62.079    udp_ip_protocol_stack/arp_layer/mac_cache_module/core_clk
    SLICE_X105Y130       FDCE                                         r  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[59]/C
                         clock pessimism             -0.752    61.328    
                         clock uncertainty           -0.102    61.225    
    SLICE_X105Y130       FDCE (Recov_fdce_C_CLR)     -0.293    60.932    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[59]
  -------------------------------------------------------------------
                         required time                         60.932    
                         arrival time                          -5.504    
  -------------------------------------------------------------------
                         slack                                 55.428    

Slack (MET) :             55.428ns  (required time - arrival time)
  Source:                 example_resets/core_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[63]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_0 rise@64.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.057ns  (logic 0.204ns (2.532%)  route 7.853ns (97.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 62.079 - 64.000 ) 
    Source Clock Delay      (SCD):    -2.553ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        1.233    -2.553    example_resets/core_reset_gen/clk
    SLICE_X121Y174       FDPE                                         r  example_resets/core_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y174       FDPE (Prop_fdpe_C_Q)         0.204    -2.349 f  example_resets/core_reset_gen/reset_sync4/Q
                         net (fo=2688, routed)        7.853     5.504    udp_ip_protocol_stack/arp_layer/mac_cache_module/reset
    SLICE_X105Y130       FDCE                                         f  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[63]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     64.000    64.000 r  
    C8                                                0.000    64.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    64.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    64.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    65.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    59.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    60.882    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    60.965 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        1.114    62.079    udp_ip_protocol_stack/arp_layer/mac_cache_module/core_clk
    SLICE_X105Y130       FDCE                                         r  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[63]/C
                         clock pessimism             -0.752    61.328    
                         clock uncertainty           -0.102    61.225    
    SLICE_X105Y130       FDCE (Recov_fdce_C_CLR)     -0.293    60.932    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[63]
  -------------------------------------------------------------------
                         required time                         60.932    
                         arrival time                          -5.504    
  -------------------------------------------------------------------
                         slack                                 55.428    

Slack (MET) :             55.502ns  (required time - arrival time)
  Source:                 example_resets/core_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_0 rise@64.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.987ns  (logic 0.204ns (2.554%)  route 7.783ns (97.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.918ns = ( 62.082 - 64.000 ) 
    Source Clock Delay      (SCD):    -2.553ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        1.233    -2.553    example_resets/core_reset_gen/clk
    SLICE_X121Y174       FDPE                                         r  example_resets/core_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y174       FDPE (Prop_fdpe_C_Q)         0.204    -2.349 f  example_resets/core_reset_gen/reset_sync4/Q
                         net (fo=2688, routed)        7.783     5.433    udp_ip_protocol_stack/arp_layer/mac_cache_module/reset
    SLICE_X107Y132       FDCE                                         f  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     64.000    64.000 r  
    C8                                                0.000    64.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    64.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    64.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    65.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    59.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    60.882    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    60.965 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        1.117    62.082    udp_ip_protocol_stack/arp_layer/mac_cache_module/core_clk
    SLICE_X107Y132       FDCE                                         r  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[16]/C
                         clock pessimism             -0.752    61.331    
                         clock uncertainty           -0.102    61.228    
    SLICE_X107Y132       FDCE (Recov_fdce_C_CLR)     -0.293    60.935    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[16]
  -------------------------------------------------------------------
                         required time                         60.935    
                         arrival time                          -5.433    
  -------------------------------------------------------------------
                         slack                                 55.502    

Slack (MET) :             55.502ns  (required time - arrival time)
  Source:                 example_resets/core_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_0 rise@64.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.987ns  (logic 0.204ns (2.554%)  route 7.783ns (97.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.918ns = ( 62.082 - 64.000 ) 
    Source Clock Delay      (SCD):    -2.553ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        1.233    -2.553    example_resets/core_reset_gen/clk
    SLICE_X121Y174       FDPE                                         r  example_resets/core_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y174       FDPE (Prop_fdpe_C_Q)         0.204    -2.349 f  example_resets/core_reset_gen/reset_sync4/Q
                         net (fo=2688, routed)        7.783     5.433    udp_ip_protocol_stack/arp_layer/mac_cache_module/reset
    SLICE_X107Y132       FDCE                                         f  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     64.000    64.000 r  
    C8                                                0.000    64.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    64.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    64.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    65.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    59.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    60.882    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    60.965 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        1.117    62.082    udp_ip_protocol_stack/arp_layer/mac_cache_module/core_clk
    SLICE_X107Y132       FDCE                                         r  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[22]/C
                         clock pessimism             -0.752    61.331    
                         clock uncertainty           -0.102    61.228    
    SLICE_X107Y132       FDCE (Recov_fdce_C_CLR)     -0.293    60.935    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[22]
  -------------------------------------------------------------------
                         required time                         60.935    
                         arrival time                          -5.433    
  -------------------------------------------------------------------
                         slack                                 55.502    

Slack (MET) :             55.560ns  (required time - arrival time)
  Source:                 example_resets/core_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_0 rise@64.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.987ns  (logic 0.204ns (2.554%)  route 7.783ns (97.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.918ns = ( 62.082 - 64.000 ) 
    Source Clock Delay      (SCD):    -2.553ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        1.233    -2.553    example_resets/core_reset_gen/clk
    SLICE_X121Y174       FDPE                                         r  example_resets/core_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y174       FDPE (Prop_fdpe_C_Q)         0.204    -2.349 f  example_resets/core_reset_gen/reset_sync4/Q
                         net (fo=2688, routed)        7.783     5.433    udp_ip_protocol_stack/arp_layer/mac_cache_module/reset
    SLICE_X106Y132       FDCE                                         f  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     64.000    64.000 r  
    C8                                                0.000    64.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    64.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    64.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    65.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    59.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    60.882    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    60.965 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        1.117    62.082    udp_ip_protocol_stack/arp_layer/mac_cache_module/core_clk
    SLICE_X106Y132       FDCE                                         r  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[17]/C
                         clock pessimism             -0.752    61.331    
                         clock uncertainty           -0.102    61.228    
    SLICE_X106Y132       FDCE (Recov_fdce_C_CLR)     -0.235    60.993    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[17]
  -------------------------------------------------------------------
                         required time                         60.993    
                         arrival time                          -5.433    
  -------------------------------------------------------------------
                         slack                                 55.560    

Slack (MET) :             55.560ns  (required time - arrival time)
  Source:                 example_resets/core_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_0 rise@64.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.987ns  (logic 0.204ns (2.554%)  route 7.783ns (97.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.918ns = ( 62.082 - 64.000 ) 
    Source Clock Delay      (SCD):    -2.553ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        1.233    -2.553    example_resets/core_reset_gen/clk
    SLICE_X121Y174       FDPE                                         r  example_resets/core_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y174       FDPE (Prop_fdpe_C_Q)         0.204    -2.349 f  example_resets/core_reset_gen/reset_sync4/Q
                         net (fo=2688, routed)        7.783     5.433    udp_ip_protocol_stack/arp_layer/mac_cache_module/reset
    SLICE_X106Y132       FDCE                                         f  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     64.000    64.000 r  
    C8                                                0.000    64.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    64.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    64.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    65.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    59.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    60.882    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    60.965 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        1.117    62.082    udp_ip_protocol_stack/arp_layer/mac_cache_module/core_clk
    SLICE_X106Y132       FDCE                                         r  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[23]/C
                         clock pessimism             -0.752    61.331    
                         clock uncertainty           -0.102    61.228    
    SLICE_X106Y132       FDCE (Recov_fdce_C_CLR)     -0.235    60.993    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[23]
  -------------------------------------------------------------------
                         required time                         60.993    
                         arrival time                          -5.433    
  -------------------------------------------------------------------
                         slack                                 55.560    

Slack (MET) :             55.560ns  (required time - arrival time)
  Source:                 example_resets/core_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_0 rise@64.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.987ns  (logic 0.204ns (2.554%)  route 7.783ns (97.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.918ns = ( 62.082 - 64.000 ) 
    Source Clock Delay      (SCD):    -2.553ns
    Clock Pessimism Removal (CPR):    -0.752ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        1.233    -2.553    example_resets/core_reset_gen/clk
    SLICE_X121Y174       FDPE                                         r  example_resets/core_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y174       FDPE (Prop_fdpe_C_Q)         0.204    -2.349 f  example_resets/core_reset_gen/reset_sync4/Q
                         net (fo=2688, routed)        7.783     5.433    udp_ip_protocol_stack/arp_layer/mac_cache_module/reset
    SLICE_X106Y132       FDCE                                         f  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     64.000    64.000 r  
    C8                                                0.000    64.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    64.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624    64.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    65.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    59.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    60.882    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    60.965 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        1.117    62.082    udp_ip_protocol_stack/arp_layer/mac_cache_module/core_clk
    SLICE_X106Y132       FDCE                                         r  udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[25]/C
                         clock pessimism             -0.752    61.331    
                         clock uncertainty           -0.102    61.228    
    SLICE_X106Y132       FDCE (Recov_fdce_C_CLR)     -0.235    60.993    udp_ip_protocol_stack/arp_layer/mac_cache_module/mac_cache_flag_reg[25]
  -------------------------------------------------------------------
                         required time                         60.993    
                         arrival time                          -5.433    
  -------------------------------------------------------------------
                         slack                                 55.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.158%)  route 0.099ns (49.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        0.549    -0.963    udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y154       FDPE                                         r  udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y154       FDPE (Prop_fdpe_C_Q)         0.100    -0.863 f  udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=24, routed)          0.099    -0.763    udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X117Y154       FDCE                                         f  udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        0.755    -0.854    udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y154       FDCE                                         r  udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.094    -0.949    
    SLICE_X117Y154       FDCE (Remov_fdce_C_CLR)     -0.069    -1.018    udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          1.018    
                         arrival time                          -0.763    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.158%)  route 0.099ns (49.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        0.549    -0.963    udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y154       FDPE                                         r  udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y154       FDPE (Prop_fdpe_C_Q)         0.100    -0.863 f  udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=24, routed)          0.099    -0.763    udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X117Y154       FDCE                                         f  udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        0.755    -0.854    udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y154       FDCE                                         r  udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
                         clock pessimism             -0.094    -0.949    
    SLICE_X117Y154       FDCE (Remov_fdce_C_CLR)     -0.069    -1.018    udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          1.018    
                         arrival time                          -0.763    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.158%)  route 0.099ns (49.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        0.549    -0.963    udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y154       FDPE                                         r  udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y154       FDPE (Prop_fdpe_C_Q)         0.100    -0.863 f  udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=24, routed)          0.099    -0.763    udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X117Y154       FDCE                                         f  udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        0.755    -0.854    udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y154       FDCE                                         r  udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.094    -0.949    
    SLICE_X117Y154       FDCE (Remov_fdce_C_CLR)     -0.069    -1.018    udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          1.018    
                         arrival time                          -0.763    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.158%)  route 0.099ns (49.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        0.549    -0.963    udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y154       FDPE                                         r  udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y154       FDPE (Prop_fdpe_C_Q)         0.100    -0.863 f  udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=24, routed)          0.099    -0.763    udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X117Y154       FDCE                                         f  udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        0.755    -0.854    udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y154       FDCE                                         r  udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
                         clock pessimism             -0.094    -0.949    
    SLICE_X117Y154       FDCE (Remov_fdce_C_CLR)     -0.069    -1.018    udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]
  -------------------------------------------------------------------
                         required time                          1.018    
                         arrival time                          -0.763    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.158%)  route 0.099ns (49.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        0.549    -0.963    udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y154       FDPE                                         r  udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y154       FDPE (Prop_fdpe_C_Q)         0.100    -0.863 f  udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=24, routed)          0.099    -0.763    udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X117Y154       FDCE                                         f  udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        0.755    -0.854    udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y154       FDCE                                         r  udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                         clock pessimism             -0.094    -0.949    
    SLICE_X117Y154       FDCE (Remov_fdce_C_CLR)     -0.069    -1.018    udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.018    
                         arrival time                          -0.763    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.636%)  route 0.101ns (50.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        0.549    -0.963    udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y154       FDPE                                         r  udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y154       FDPE (Prop_fdpe_C_Q)         0.100    -0.863 f  udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=24, routed)          0.101    -0.761    udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X116Y154       FDCE                                         f  udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        0.755    -0.854    udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y154       FDCE                                         r  udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.094    -0.949    
    SLICE_X116Y154       FDCE (Remov_fdce_C_CLR)     -0.069    -1.018    udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          1.018    
                         arrival time                          -0.761    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.636%)  route 0.101ns (50.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        0.549    -0.963    udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y154       FDPE                                         r  udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y154       FDPE (Prop_fdpe_C_Q)         0.100    -0.863 f  udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=24, routed)          0.101    -0.761    udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X116Y154       FDCE                                         f  udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        0.755    -0.854    udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y154       FDCE                                         r  udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.094    -0.949    
    SLICE_X116Y154       FDCE (Remov_fdce_C_CLR)     -0.069    -1.018    udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          1.018    
                         arrival time                          -0.761    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.636%)  route 0.101ns (50.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        0.549    -0.963    udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y154       FDPE                                         r  udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y154       FDPE (Prop_fdpe_C_Q)         0.100    -0.863 f  udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=24, routed)          0.101    -0.761    udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X116Y154       FDCE                                         f  udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        0.755    -0.854    udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y154       FDCE                                         r  udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.094    -0.949    
    SLICE_X116Y154       FDCE (Remov_fdce_C_CLR)     -0.069    -1.018    udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          1.018    
                         arrival time                          -0.761    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.636%)  route 0.101ns (50.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        0.549    -0.963    udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y154       FDPE                                         r  udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y154       FDPE (Prop_fdpe_C_Q)         0.100    -0.863 f  udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=24, routed)          0.101    -0.761    udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X116Y154       FDCE                                         f  udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        0.755    -0.854    udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y154       FDCE                                         r  udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.094    -0.949    
    SLICE_X116Y154       FDCE (Remov_fdce_C_CLR)     -0.069    -1.018    udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          1.018    
                         arrival time                          -0.761    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.636%)  route 0.101ns (50.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        0.549    -0.963    udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y154       FDPE                                         r  udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y154       FDPE (Prop_fdpe_C_Q)         0.100    -0.863 f  udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=24, routed)          0.101    -0.761    udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X116Y154       FDCE                                         f  udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3573, routed)        0.755    -0.854    udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y154       FDCE                                         r  udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.094    -0.949    
    SLICE_X116Y154       FDCE (Remov_fdce_C_CLR)     -0.069    -1.018    udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          1.018    
                         arrival time                          -0.761    
  -------------------------------------------------------------------
                         slack                                  0.256    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.554ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.597ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.223ns (10.166%)  route 1.971ns (89.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.732ns = ( 3.268 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.540ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         1.246    -2.540    gig_ethernet_pcs_pma_i/inst/core_resets_i/independent_clock_bufg
    SLICE_X133Y179       FDPE                                         r  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y179       FDPE (Prop_fdpe_C_Q)         0.223    -2.317 f  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.971    -0.347    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X159Y202       FDCE                                         f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    C8                                                0.000     5.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     5.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     6.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     0.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     1.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.965 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         1.303     3.268    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X159Y202       FDCE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism             -0.739     2.530    
                         clock uncertainty           -0.067     2.462    
    SLICE_X159Y202       FDCE (Recov_fdce_C_CLR)     -0.212     2.250    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          2.250    
                         arrival time                           0.347    
  -------------------------------------------------------------------
                         slack                                  2.597    

Slack (MET) :             2.775ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 0.223ns (11.066%)  route 1.792ns (88.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.732ns = ( 3.268 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.540ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         1.246    -2.540    gig_ethernet_pcs_pma_i/inst/core_resets_i/independent_clock_bufg
    SLICE_X133Y179       FDPE                                         r  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y179       FDPE (Prop_fdpe_C_Q)         0.223    -2.317 f  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.792    -0.525    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X159Y201       FDCE                                         f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    C8                                                0.000     5.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     5.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     6.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     0.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     1.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.965 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         1.303     3.268    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X159Y201       FDCE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism             -0.739     2.530    
                         clock uncertainty           -0.067     2.462    
    SLICE_X159Y201       FDCE (Recov_fdce_C_CLR)     -0.212     2.250    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                          2.250    
                         arrival time                           0.525    
  -------------------------------------------------------------------
                         slack                                  2.775    

Slack (MET) :             2.775ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 0.223ns (11.066%)  route 1.792ns (88.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.732ns = ( 3.268 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.540ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         1.246    -2.540    gig_ethernet_pcs_pma_i/inst/core_resets_i/independent_clock_bufg
    SLICE_X133Y179       FDPE                                         r  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y179       FDPE (Prop_fdpe_C_Q)         0.223    -2.317 f  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.792    -0.525    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X159Y201       FDCE                                         f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    C8                                                0.000     5.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     5.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     6.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     0.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     1.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.965 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         1.303     3.268    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X159Y201       FDCE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism             -0.739     2.530    
                         clock uncertainty           -0.067     2.462    
    SLICE_X159Y201       FDCE (Recov_fdce_C_CLR)     -0.212     2.250    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          2.250    
                         arrival time                           0.525    
  -------------------------------------------------------------------
                         slack                                  2.775    

Slack (MET) :             2.775ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 0.223ns (11.066%)  route 1.792ns (88.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.732ns = ( 3.268 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.540ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         1.246    -2.540    gig_ethernet_pcs_pma_i/inst/core_resets_i/independent_clock_bufg
    SLICE_X133Y179       FDPE                                         r  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y179       FDPE (Prop_fdpe_C_Q)         0.223    -2.317 f  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.792    -0.525    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X159Y201       FDCE                                         f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    C8                                                0.000     5.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     5.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     6.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     0.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     1.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.965 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         1.303     3.268    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X159Y201       FDCE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism             -0.739     2.530    
                         clock uncertainty           -0.067     2.462    
    SLICE_X159Y201       FDCE (Recov_fdce_C_CLR)     -0.212     2.250    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                          2.250    
                         arrival time                           0.525    
  -------------------------------------------------------------------
                         slack                                  2.775    

Slack (MET) :             2.968ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.223ns (12.068%)  route 1.625ns (87.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.732ns = ( 3.268 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.540ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         1.246    -2.540    gig_ethernet_pcs_pma_i/inst/core_resets_i/independent_clock_bufg
    SLICE_X133Y179       FDPE                                         r  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y179       FDPE (Prop_fdpe_C_Q)         0.223    -2.317 f  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.625    -0.693    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X160Y200       FDCE                                         f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    C8                                                0.000     5.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     5.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     6.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     0.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     1.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.965 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         1.303     3.268    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X160Y200       FDCE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism             -0.739     2.530    
                         clock uncertainty           -0.067     2.462    
    SLICE_X160Y200       FDCE (Recov_fdce_C_CLR)     -0.187     2.275    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                          2.275    
                         arrival time                           0.693    
  -------------------------------------------------------------------
                         slack                                  2.968    

Slack (MET) :             3.001ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.223ns (12.068%)  route 1.625ns (87.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.732ns = ( 3.268 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.540ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         1.246    -2.540    gig_ethernet_pcs_pma_i/inst/core_resets_i/independent_clock_bufg
    SLICE_X133Y179       FDPE                                         r  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y179       FDPE (Prop_fdpe_C_Q)         0.223    -2.317 f  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.625    -0.693    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X160Y200       FDCE                                         f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    C8                                                0.000     5.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     5.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     6.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     0.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     1.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.965 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         1.303     3.268    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X160Y200       FDCE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism             -0.739     2.530    
                         clock uncertainty           -0.067     2.462    
    SLICE_X160Y200       FDCE (Recov_fdce_C_CLR)     -0.154     2.308    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          2.308    
                         arrival time                           0.693    
  -------------------------------------------------------------------
                         slack                                  3.001    

Slack (MET) :             3.029ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.223ns (12.660%)  route 1.539ns (87.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.732ns = ( 3.268 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.540ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         1.246    -2.540    gig_ethernet_pcs_pma_i/inst/core_resets_i/independent_clock_bufg
    SLICE_X133Y179       FDPE                                         r  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y179       FDPE (Prop_fdpe_C_Q)         0.223    -2.317 f  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.539    -0.779    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X159Y200       FDCE                                         f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    C8                                                0.000     5.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     5.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     6.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     0.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     1.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.965 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         1.303     3.268    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X159Y200       FDCE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism             -0.739     2.530    
                         clock uncertainty           -0.067     2.462    
    SLICE_X159Y200       FDCE (Recov_fdce_C_CLR)     -0.212     2.250    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                          2.250    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  3.029    

Slack (MET) :             3.029ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.223ns (12.660%)  route 1.539ns (87.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.732ns = ( 3.268 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.540ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         1.246    -2.540    gig_ethernet_pcs_pma_i/inst/core_resets_i/independent_clock_bufg
    SLICE_X133Y179       FDPE                                         r  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y179       FDPE (Prop_fdpe_C_Q)         0.223    -2.317 f  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.539    -0.779    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X159Y200       FDCE                                         f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    C8                                                0.000     5.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     5.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     6.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     0.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     1.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.965 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         1.303     3.268    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X159Y200       FDCE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism             -0.739     2.530    
                         clock uncertainty           -0.067     2.462    
    SLICE_X159Y200       FDCE (Recov_fdce_C_CLR)     -0.212     2.250    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                          2.250    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  3.029    

Slack (MET) :             3.029ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.223ns (12.660%)  route 1.539ns (87.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.732ns = ( 3.268 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.540ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         1.246    -2.540    gig_ethernet_pcs_pma_i/inst/core_resets_i/independent_clock_bufg
    SLICE_X133Y179       FDPE                                         r  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y179       FDPE (Prop_fdpe_C_Q)         0.223    -2.317 f  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.539    -0.779    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X159Y200       FDCE                                         f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    C8                                                0.000     5.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     5.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     6.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     0.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     1.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.965 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         1.303     3.268    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X159Y200       FDCE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism             -0.739     2.530    
                         clock uncertainty           -0.067     2.462    
    SLICE_X159Y200       FDCE (Recov_fdce_C_CLR)     -0.212     2.250    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                          2.250    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  3.029    

Slack (MET) :             3.657ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.223ns (20.777%)  route 0.850ns (79.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.872ns = ( 3.128 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.540ns
    Clock Pessimism Removal (CPR):    -0.659ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.812    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.827 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.879    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.786 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         1.246    -2.540    gig_ethernet_pcs_pma_i/inst/core_resets_i/independent_clock_bufg
    SLICE_X133Y179       FDPE                                         r  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y179       FDPE (Prop_fdpe_C_Q)         0.223    -2.317 f  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.850    -1.467    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X150Y187       FDCE                                         f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    C8                                                0.000     5.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.624     5.624 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     6.610    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     0.094 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     1.882    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.965 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         1.163     3.128    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X150Y187       FDCE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism             -0.659     2.470    
                         clock uncertainty           -0.067     2.402    
    SLICE_X150Y187       FDCE (Recov_fdce_C_CLR)     -0.212     2.190    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          2.190    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  3.657    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.100ns (18.086%)  route 0.453ns (81.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         0.548    -0.964    gig_ethernet_pcs_pma_i/inst/core_resets_i/independent_clock_bufg
    SLICE_X133Y179       FDPE                                         r  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y179       FDPE (Prop_fdpe_C_Q)         0.100    -0.864 f  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.453    -0.411    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X150Y186       FDCE                                         f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         0.789    -0.820    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X150Y186       FDCE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism             -0.075    -0.896    
    SLICE_X150Y186       FDCE (Remov_fdce_C_CLR)     -0.069    -0.965    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          0.965    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.100ns (17.848%)  route 0.460ns (82.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         0.548    -0.964    gig_ethernet_pcs_pma_i/inst/core_resets_i/independent_clock_bufg
    SLICE_X133Y179       FDPE                                         r  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y179       FDPE (Prop_fdpe_C_Q)         0.100    -0.864 f  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.460    -0.403    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X150Y187       FDCE                                         f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         0.790    -0.819    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X150Y187       FDCE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism             -0.075    -0.895    
    SLICE_X150Y187       FDCE (Remov_fdce_C_CLR)     -0.069    -0.964    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.964    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.100ns (17.848%)  route 0.460ns (82.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         0.548    -0.964    gig_ethernet_pcs_pma_i/inst/core_resets_i/independent_clock_bufg
    SLICE_X133Y179       FDPE                                         r  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y179       FDPE (Prop_fdpe_C_Q)         0.100    -0.864 f  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.460    -0.403    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X150Y187       FDCE                                         f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         0.790    -0.819    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X150Y187       FDCE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism             -0.075    -0.895    
    SLICE_X150Y187       FDCE (Remov_fdce_C_CLR)     -0.069    -0.964    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.964    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.100ns (17.848%)  route 0.460ns (82.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         0.548    -0.964    gig_ethernet_pcs_pma_i/inst/core_resets_i/independent_clock_bufg
    SLICE_X133Y179       FDPE                                         r  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y179       FDPE (Prop_fdpe_C_Q)         0.100    -0.864 f  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.460    -0.403    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X150Y187       FDCE                                         f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         0.790    -0.819    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X150Y187       FDCE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism             -0.075    -0.895    
    SLICE_X150Y187       FDCE (Remov_fdce_C_CLR)     -0.069    -0.964    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.964    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.100ns (17.848%)  route 0.460ns (82.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         0.548    -0.964    gig_ethernet_pcs_pma_i/inst/core_resets_i/independent_clock_bufg
    SLICE_X133Y179       FDPE                                         r  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y179       FDPE (Prop_fdpe_C_Q)         0.100    -0.864 f  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.460    -0.403    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X150Y187       FDCE                                         f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         0.790    -0.819    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X150Y187       FDCE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism             -0.075    -0.895    
    SLICE_X150Y187       FDCE (Remov_fdce_C_CLR)     -0.069    -0.964    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.964    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.100ns (17.848%)  route 0.460ns (82.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         0.548    -0.964    gig_ethernet_pcs_pma_i/inst/core_resets_i/independent_clock_bufg
    SLICE_X133Y179       FDPE                                         r  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y179       FDPE (Prop_fdpe_C_Q)         0.100    -0.864 f  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.460    -0.403    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X150Y187       FDCE                                         f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         0.790    -0.819    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X150Y187       FDCE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism             -0.075    -0.895    
    SLICE_X150Y187       FDCE (Remov_fdce_C_CLR)     -0.069    -0.964    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.964    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.100ns (17.848%)  route 0.460ns (82.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         0.548    -0.964    gig_ethernet_pcs_pma_i/inst/core_resets_i/independent_clock_bufg
    SLICE_X133Y179       FDPE                                         r  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y179       FDPE (Prop_fdpe_C_Q)         0.100    -0.864 f  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.460    -0.403    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X150Y187       FDCE                                         f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         0.790    -0.819    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X150Y187       FDCE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism             -0.075    -0.895    
    SLICE_X150Y187       FDCE (Remov_fdce_C_CLR)     -0.069    -0.964    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.964    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.100ns (17.848%)  route 0.460ns (82.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         0.548    -0.964    gig_ethernet_pcs_pma_i/inst/core_resets_i/independent_clock_bufg
    SLICE_X133Y179       FDPE                                         r  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y179       FDPE (Prop_fdpe_C_Q)         0.100    -0.864 f  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.460    -0.403    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X150Y187       FDCE                                         f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         0.790    -0.819    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X150Y187       FDCE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism             -0.075    -0.895    
    SLICE_X150Y187       FDCE (Remov_fdce_C_CLR)     -0.069    -0.964    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.964    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.100ns (17.848%)  route 0.460ns (82.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         0.548    -0.964    gig_ethernet_pcs_pma_i/inst/core_resets_i/independent_clock_bufg
    SLICE_X133Y179       FDPE                                         r  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y179       FDPE (Prop_fdpe_C_Q)         0.100    -0.864 f  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.460    -0.403    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X150Y187       FDCE                                         f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         0.790    -0.819    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X150Y187       FDCE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism             -0.075    -0.895    
    SLICE_X150Y187       FDCE (Remov_fdce_C_CLR)     -0.069    -0.964    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.964    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.100ns (10.532%)  route 0.850ns (89.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    -0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.507 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.538    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.512 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         0.548    -0.964    gig_ethernet_pcs_pma_i/inst/core_resets_i/independent_clock_bufg
    SLICE_X133Y179       FDPE                                         r  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y179       FDPE (Prop_fdpe_C_Q)         0.100    -0.864 f  gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.850    -0.014    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X159Y200       FDCE                                         f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    C8                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.907    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.683 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.639    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.609 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=302, routed)         0.899    -0.710    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X159Y200       FDCE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.090    -0.621    
    SLICE_X159Y200       FDCE (Remov_fdce_C_CLR)     -0.069    -0.690    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.676    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.382ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.540ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            example_resets/gtx_reset_gen/reset_sync0/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 0.266ns (11.560%)  route 2.035ns (88.440%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 12.845 - 8.000 ) 
    Source Clock Delay      (SCD):    5.353ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.997 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.517 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.001    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.094 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        1.259     5.353    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X132Y190       FDRE                                         r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y190       FDRE (Prop_fdre_C_Q)         0.223     5.576 f  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=168, routed)         1.471     7.047    example_resets/rx_reset
    SLICE_X127Y181       LUT3 (Prop_lut3_I0_O)        0.043     7.090 f  example_resets/gtx_reset_gen_i_1/O
                         net (fo=5, routed)           0.564     7.654    example_resets/gtx_reset_gen/reset_in
    SLICE_X125Y177       FDPE                                         f  example_resets/gtx_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.931 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    10.218    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.291 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.658    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.741 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        1.104    12.845    example_resets/gtx_reset_gen/clk
    SLICE_X125Y177       FDPE                                         r  example_resets/gtx_reset_gen/reset_sync0/C
                         clock pessimism              0.446    13.291    
                         clock uncertainty           -0.077    13.214    
    SLICE_X125Y177       FDPE (Recov_fdpe_C_PRE)     -0.178    13.036    example_resets/gtx_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         13.036    
                         arrival time                          -7.654    
  -------------------------------------------------------------------
                         slack                                  5.382    

Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            example_resets/gtx_reset_gen/reset_sync1/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 0.266ns (11.560%)  route 2.035ns (88.440%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 12.845 - 8.000 ) 
    Source Clock Delay      (SCD):    5.353ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.997 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.517 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.001    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.094 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        1.259     5.353    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X132Y190       FDRE                                         r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y190       FDRE (Prop_fdre_C_Q)         0.223     5.576 f  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=168, routed)         1.471     7.047    example_resets/rx_reset
    SLICE_X127Y181       LUT3 (Prop_lut3_I0_O)        0.043     7.090 f  example_resets/gtx_reset_gen_i_1/O
                         net (fo=5, routed)           0.564     7.654    example_resets/gtx_reset_gen/reset_in
    SLICE_X125Y177       FDPE                                         f  example_resets/gtx_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.931 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    10.218    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.291 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.658    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.741 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        1.104    12.845    example_resets/gtx_reset_gen/clk
    SLICE_X125Y177       FDPE                                         r  example_resets/gtx_reset_gen/reset_sync1/C
                         clock pessimism              0.446    13.291    
                         clock uncertainty           -0.077    13.214    
    SLICE_X125Y177       FDPE (Recov_fdpe_C_PRE)     -0.178    13.036    example_resets/gtx_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         13.036    
                         arrival time                          -7.654    
  -------------------------------------------------------------------
                         slack                                  5.382    

Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            example_resets/gtx_reset_gen/reset_sync2/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 0.266ns (11.560%)  route 2.035ns (88.440%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 12.845 - 8.000 ) 
    Source Clock Delay      (SCD):    5.353ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.997 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.517 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.001    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.094 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        1.259     5.353    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X132Y190       FDRE                                         r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y190       FDRE (Prop_fdre_C_Q)         0.223     5.576 f  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=168, routed)         1.471     7.047    example_resets/rx_reset
    SLICE_X127Y181       LUT3 (Prop_lut3_I0_O)        0.043     7.090 f  example_resets/gtx_reset_gen_i_1/O
                         net (fo=5, routed)           0.564     7.654    example_resets/gtx_reset_gen/reset_in
    SLICE_X125Y177       FDPE                                         f  example_resets/gtx_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.931 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    10.218    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.291 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.658    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.741 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        1.104    12.845    example_resets/gtx_reset_gen/clk
    SLICE_X125Y177       FDPE                                         r  example_resets/gtx_reset_gen/reset_sync2/C
                         clock pessimism              0.446    13.291    
                         clock uncertainty           -0.077    13.214    
    SLICE_X125Y177       FDPE (Recov_fdpe_C_PRE)     -0.178    13.036    example_resets/gtx_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         13.036    
                         arrival time                          -7.654    
  -------------------------------------------------------------------
                         slack                                  5.382    

Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            example_resets/gtx_reset_gen/reset_sync3/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 0.266ns (11.560%)  route 2.035ns (88.440%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 12.845 - 8.000 ) 
    Source Clock Delay      (SCD):    5.353ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.997 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.517 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.001    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.094 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        1.259     5.353    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X132Y190       FDRE                                         r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y190       FDRE (Prop_fdre_C_Q)         0.223     5.576 f  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=168, routed)         1.471     7.047    example_resets/rx_reset
    SLICE_X127Y181       LUT3 (Prop_lut3_I0_O)        0.043     7.090 f  example_resets/gtx_reset_gen_i_1/O
                         net (fo=5, routed)           0.564     7.654    example_resets/gtx_reset_gen/reset_in
    SLICE_X125Y177       FDPE                                         f  example_resets/gtx_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.931 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    10.218    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.291 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.658    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.741 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        1.104    12.845    example_resets/gtx_reset_gen/clk
    SLICE_X125Y177       FDPE                                         r  example_resets/gtx_reset_gen/reset_sync3/C
                         clock pessimism              0.446    13.291    
                         clock uncertainty           -0.077    13.214    
    SLICE_X125Y177       FDPE (Recov_fdpe_C_PRE)     -0.178    13.036    example_resets/gtx_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         13.036    
                         arrival time                          -7.654    
  -------------------------------------------------------------------
                         slack                                  5.382    

Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            example_resets/gtx_reset_gen/reset_sync4/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 0.266ns (11.560%)  route 2.035ns (88.440%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 12.845 - 8.000 ) 
    Source Clock Delay      (SCD):    5.353ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.997 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.517 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.001    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.094 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        1.259     5.353    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X132Y190       FDRE                                         r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y190       FDRE (Prop_fdre_C_Q)         0.223     5.576 f  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=168, routed)         1.471     7.047    example_resets/rx_reset
    SLICE_X127Y181       LUT3 (Prop_lut3_I0_O)        0.043     7.090 f  example_resets/gtx_reset_gen_i_1/O
                         net (fo=5, routed)           0.564     7.654    example_resets/gtx_reset_gen/reset_in
    SLICE_X125Y177       FDPE                                         f  example_resets/gtx_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.931 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    10.218    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.291 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.658    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.741 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        1.104    12.845    example_resets/gtx_reset_gen/clk
    SLICE_X125Y177       FDPE                                         r  example_resets/gtx_reset_gen/reset_sync4/C
                         clock pessimism              0.446    13.291    
                         clock uncertainty           -0.077    13.214    
    SLICE_X125Y177       FDPE (Recov_fdpe_C_PRE)     -0.178    13.036    example_resets/gtx_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         13.036    
                         arrival time                          -7.654    
  -------------------------------------------------------------------
                         slack                                  5.382    

Slack (MET) :             6.707ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.359ns (35.270%)  route 0.659ns (64.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 12.913 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.997 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.517 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.001    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.094 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        1.314     5.408    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X156Y199       FDPE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y199       FDPE (Prop_fdpe_C_Q)         0.236     5.644 f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.342     5.986    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
    SLICE_X157Y199       LUT2 (Prop_lut2_I0_O)        0.123     6.109 f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.317     6.426    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X157Y199       FDPE                                         f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.931 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    10.218    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.291 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.658    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.741 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        1.172    12.913    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X157Y199       FDPE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism              0.474    13.387    
                         clock uncertainty           -0.077    13.310    
    SLICE_X157Y199       FDPE (Recov_fdpe_C_PRE)     -0.178    13.132    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         13.132    
                         arrival time                          -6.426    
  -------------------------------------------------------------------
                         slack                                  6.707    

Slack (MET) :             6.707ns  (required time - arrival time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.359ns (35.270%)  route 0.659ns (64.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 12.913 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.997 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.517 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.001    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.094 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        1.314     5.408    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X156Y199       FDPE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y199       FDPE (Prop_fdpe_C_Q)         0.236     5.644 f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.342     5.986    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
    SLICE_X157Y199       LUT2 (Prop_lut2_I0_O)        0.123     6.109 f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.317     6.426    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X157Y199       FDPE                                         f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.931 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    10.218    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.291 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.658    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    11.741 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        1.172    12.913    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X157Y199       FDPE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/C
                         clock pessimism              0.474    13.387    
                         clock uncertainty           -0.077    13.310    
    SLICE_X157Y199       FDPE (Recov_fdpe_C_PRE)     -0.178    13.132    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg
  -------------------------------------------------------------------
                         required time                         13.132    
                         arrival time                          -6.426    
  -------------------------------------------------------------------
                         slack                                  6.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.171ns (35.711%)  route 0.308ns (64.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.654 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.592     2.246    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X156Y199       FDPE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y199       FDPE (Prop_fdpe_C_Q)         0.107     2.353 f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.165     2.518    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
    SLICE_X157Y199       LUT2 (Prop_lut2_I0_O)        0.064     2.582 f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.143     2.725    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X157Y199       FDPE                                         f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.985 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.799     2.784    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X157Y199       FDPE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism             -0.527     2.257    
    SLICE_X157Y199       FDPE (Remov_fdpe_C_PRE)     -0.072     2.185    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.725    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.171ns (35.711%)  route 0.308ns (64.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.654 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.592     2.246    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X156Y199       FDPE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y199       FDPE (Prop_fdpe_C_Q)         0.107     2.353 f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.165     2.518    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
    SLICE_X157Y199       LUT2 (Prop_lut2_I0_O)        0.064     2.582 f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.143     2.725    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X157Y199       FDPE                                         f  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.985 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.799     2.784    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X157Y199       FDPE                                         r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/C
                         clock pessimism             -0.527     2.257    
    SLICE_X157Y199       FDPE (Remov_fdpe_C_PRE)     -0.072     2.185    gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.725    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            example_resets/gtx_reset_gen/reset_sync0/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.157ns (19.348%)  route 0.654ns (80.652%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.654 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.557     2.211    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X127Y193       FDRE                                         r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y193       FDRE (Prop_fdre_C_Q)         0.091     2.302 f  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=152, routed)         0.329     2.631    example_resets/tx_reset
    SLICE_X127Y181       LUT3 (Prop_lut3_I1_O)        0.066     2.697 f  example_resets/gtx_reset_gen_i_1/O
                         net (fo=5, routed)           0.326     3.022    example_resets/gtx_reset_gen/reset_in
    SLICE_X125Y177       FDPE                                         f  example_resets/gtx_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.985 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.750     2.735    example_resets/gtx_reset_gen/clk
    SLICE_X125Y177       FDPE                                         r  example_resets/gtx_reset_gen/reset_sync0/C
                         clock pessimism             -0.523     2.212    
    SLICE_X125Y177       FDPE (Remov_fdpe_C_PRE)     -0.072     2.140    example_resets/gtx_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           3.022    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            example_resets/gtx_reset_gen/reset_sync1/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.157ns (19.348%)  route 0.654ns (80.652%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.654 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.557     2.211    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X127Y193       FDRE                                         r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y193       FDRE (Prop_fdre_C_Q)         0.091     2.302 f  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=152, routed)         0.329     2.631    example_resets/tx_reset
    SLICE_X127Y181       LUT3 (Prop_lut3_I1_O)        0.066     2.697 f  example_resets/gtx_reset_gen_i_1/O
                         net (fo=5, routed)           0.326     3.022    example_resets/gtx_reset_gen/reset_in
    SLICE_X125Y177       FDPE                                         f  example_resets/gtx_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.985 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.750     2.735    example_resets/gtx_reset_gen/clk
    SLICE_X125Y177       FDPE                                         r  example_resets/gtx_reset_gen/reset_sync1/C
                         clock pessimism             -0.523     2.212    
    SLICE_X125Y177       FDPE (Remov_fdpe_C_PRE)     -0.072     2.140    example_resets/gtx_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           3.022    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            example_resets/gtx_reset_gen/reset_sync2/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.157ns (19.348%)  route 0.654ns (80.652%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.654 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.557     2.211    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X127Y193       FDRE                                         r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y193       FDRE (Prop_fdre_C_Q)         0.091     2.302 f  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=152, routed)         0.329     2.631    example_resets/tx_reset
    SLICE_X127Y181       LUT3 (Prop_lut3_I1_O)        0.066     2.697 f  example_resets/gtx_reset_gen_i_1/O
                         net (fo=5, routed)           0.326     3.022    example_resets/gtx_reset_gen/reset_in
    SLICE_X125Y177       FDPE                                         f  example_resets/gtx_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.985 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.750     2.735    example_resets/gtx_reset_gen/clk
    SLICE_X125Y177       FDPE                                         r  example_resets/gtx_reset_gen/reset_sync2/C
                         clock pessimism             -0.523     2.212    
    SLICE_X125Y177       FDPE (Remov_fdpe_C_PRE)     -0.072     2.140    example_resets/gtx_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           3.022    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            example_resets/gtx_reset_gen/reset_sync3/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.157ns (19.348%)  route 0.654ns (80.652%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.654 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.557     2.211    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X127Y193       FDRE                                         r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y193       FDRE (Prop_fdre_C_Q)         0.091     2.302 f  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=152, routed)         0.329     2.631    example_resets/tx_reset
    SLICE_X127Y181       LUT3 (Prop_lut3_I1_O)        0.066     2.697 f  example_resets/gtx_reset_gen_i_1/O
                         net (fo=5, routed)           0.326     3.022    example_resets/gtx_reset_gen/reset_in
    SLICE_X125Y177       FDPE                                         f  example_resets/gtx_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.985 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.750     2.735    example_resets/gtx_reset_gen/clk
    SLICE_X125Y177       FDPE                                         r  example_resets/gtx_reset_gen/reset_sync3/C
                         clock pessimism             -0.523     2.212    
    SLICE_X125Y177       FDPE (Remov_fdpe_C_PRE)     -0.072     2.140    example_resets/gtx_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           3.022    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            example_resets/gtx_reset_gen/reset_sync4/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.157ns (19.348%)  route 0.654ns (80.652%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.380 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.654 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.557     2.211    tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X127Y193       FDRE                                         r  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y193       FDRE (Prop_fdre_C_Q)         0.091     2.302 f  tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=152, routed)         0.329     2.631    example_resets/tx_reset
    SLICE_X127Y181       LUT3 (Prop_lut3_I1_O)        0.066     2.697 f  example_resets/gtx_reset_gen_i_1/O
                         net (fo=5, routed)           0.326     3.022    example_resets/gtx_reset_gen/reset_in
    SLICE_X125Y177       FDPE                                         f  example_resets/gtx_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.424 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    gig_ethernet_pcs_pma_i/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    gig_ethernet_pcs_pma_i/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.985 r  gig_ethernet_pcs_pma_i/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=2104, routed)        0.750     2.735    example_resets/gtx_reset_gen/clk
    SLICE_X125Y177       FDPE                                         r  example_resets/gtx_reset_gen/reset_sync4/C
                         clock pessimism             -0.523     2.212    
    SLICE_X125Y177       FDPE (Remov_fdpe_C_PRE)     -0.072     2.140    example_resets/gtx_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           3.022    
  -------------------------------------------------------------------
                         slack                                  0.882    





