set clock_constraint { \
    name clk \
    module div5 \
    port ap_clk \
    period 60 \
    uncertainty 7.5 \
}

set all_path {}

set false_path {}

