.NAME=74LS92
.PINS=14
CLKB
NC
NC
NC
VCC
RO(1)
RO(2)
QD
QC
GND
QB
QA
NC
CLKA
This device contains a 4-bit divide-by-12 counter.  Two clock
inputs are supplied.  CLKA controls Qa while CLKB controls Qd,
Qc, and Qb.  To get the full 12 count you must connect Qa to
CLKB and then use CLKA.  The counter is reset to zero by taking
both R0 inputs high.

PROPAGATION DELAY
+----------+----------+----------+------------------------+
| FUNCTION |   FROM   |    TO    | TIME                   |
===========================================================
| tPLH     | CLKA     | Qa       | 10-16 ns               |
+----------+----------+----------+------------------------+
| tPHL     | CLKA     | Qa       | 12-18 ns               |
+----------+----------+----------+------------------------+
| tPLH     | CLKA     | Qd       | 32-48 ns               |
+----------+----------+----------+------------------------+
| tPHL     | CLKA     | Qd       | 34-50 ns               |
+----------+----------+----------+------------------------+
| tPLH     | CLKB     | Qb       | 10-16 ns               |
+----------+----------+----------+------------------------+
| tPHL     | CLKB     | Qb       | 14-21 ns               |
+----------+----------+----------+------------------------+
| tPLH     | CLKB     | Qc       | 10-16 ns               |
+----------+----------+----------+------------------------+
| tPHL     | CLKB     | Qc       | 14-21 ns               |
+----------+----------+----------+------------------------+
| tPLH     | CLKB     | Qd       | 21-32 ns               |
+----------+----------+----------+------------------------+
| tPHL     | CLKB     | Qd       | 23-35 ns               |
+----------+----------+----------+------------------------+
| tPHL     | R0       | Any      | 26-40 ns               |
+----------+----------+----------+------------------------+
