#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x56128751bf70 .scope module, "register" "register" 2 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 9 "out"
    .port_info 1 /INPUT 9 "in"
    .port_info 2 /INPUT 1 "clock"
P_0x561287516af0 .param/l "N" 0 2 3, +C4<00000000000000000000000000001000>;
o0x7f17c51e6018 .functor BUFZ 1, C4<z>; HiZ drive
v0x56128751c420_0 .net "clock", 0 0, o0x7f17c51e6018;  0 drivers
o0x7f17c51e6048 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v0x56128753e6a0_0 .net "in", 8 0, o0x7f17c51e6048;  0 drivers
v0x56128753e780_0 .var "out", 8 0;
E_0x561287518590 .event posedge, v0x56128751c420_0;
S_0x56128751e5e0 .scope module, "test" "test" 3 1;
 .timescale 0 0;
P_0x561287517dc0 .param/l "N" 0 3 3, +C4<00000000000000000000000000000110>;
v0x56128753fc30_0 .var "clock", 0 0;
v0x56128753fd00_0 .var "enable", 0 0;
v0x56128753fda0_0 .var "x", 6 0;
v0x56128753fec0_0 .net "z", 6 0, L_0x561287540110;  1 drivers
S_0x56128753e8f0 .scope module, "m4" "mul4" 3 10, 4 1 0, S_0x56128751e5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 7 "z"
    .port_info 1 /INPUT 7 "x"
    .port_info 2 /INPUT 1 "clock"
P_0x56128753eac0 .param/l "N" 0 4 3, +C4<00000000000000000000000000000110>;
v0x56128753f860_0 .net "clock", 0 0, v0x56128753fc30_0;  1 drivers
v0x56128753f920_0 .net "mul2int", 6 0, L_0x56128753ffd0;  1 drivers
v0x56128753fa30_0 .net "x", 6 0, v0x56128753fda0_0;  1 drivers
v0x56128753fb00_0 .net "z", 6 0, L_0x561287540110;  alias, 1 drivers
S_0x56128753ec20 .scope module, "m1" "mul2" 4 9, 5 1 0, S_0x56128753e8f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 7 "z"
    .port_info 1 /INPUT 7 "x"
P_0x56128753edf0 .param/l "N" 0 5 2, +C4<00000000000000000000000000000110>;
L_0x7f17c519d018 .functor BUFT 1, C4<0000010>, C4<0>, C4<0>, C4<0>;
v0x56128753ef50_0 .net/2u *"_s0", 6 0, L_0x7f17c519d018;  1 drivers
v0x56128753f030_0 .net "x", 6 0, v0x56128753fda0_0;  alias, 1 drivers
v0x56128753f130_0 .net "z", 6 0, L_0x56128753ffd0;  alias, 1 drivers
L_0x56128753ffd0 .delay 7 (2,2,2) L_0x56128753ffd0/d;
L_0x56128753ffd0/d .arith/mult 7, v0x56128753fda0_0, L_0x7f17c519d018;
S_0x56128753f250 .scope module, "m2" "mul2" 4 10, 5 1 0, S_0x56128753e8f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 7 "z"
    .port_info 1 /INPUT 7 "x"
P_0x56128753f420 .param/l "N" 0 5 2, +C4<00000000000000000000000000000110>;
L_0x7f17c519d060 .functor BUFT 1, C4<0000010>, C4<0>, C4<0>, C4<0>;
v0x56128753f580_0 .net/2u *"_s0", 6 0, L_0x7f17c519d060;  1 drivers
v0x56128753f640_0 .net "x", 6 0, L_0x56128753ffd0;  alias, 1 drivers
v0x56128753f730_0 .net "z", 6 0, L_0x561287540110;  alias, 1 drivers
L_0x561287540110 .delay 7 (2,2,2) L_0x561287540110/d;
L_0x561287540110/d .arith/mult 7, L_0x56128753ffd0, L_0x7f17c519d060;
    .scope S_0x56128751bf70;
T_0 ;
    %wait E_0x561287518590;
    %load/vec4 v0x56128753e6a0_0;
    %assign/vec4 v0x56128753e780_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x56128751e5e0;
T_1 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56128753fc30_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56128753fc30_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56128751e5e0;
T_2 ;
    %vpi_call 3 18 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 3 19 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56128753fd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56128753fc30_0, 0, 1;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x56128753fda0_0, 0, 7;
    %delay 3, 0;
    %pushi/vec4 4, 0, 7;
    %store/vec4 v0x56128753fda0_0, 0, 7;
    %delay 3, 0;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v0x56128753fda0_0, 0, 7;
    %delay 3, 0;
    %vpi_call 3 28 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "register.sv";
    "test.v";
    "mul4.sv";
    "mul2.sv";
