###############################################################
#  Generated by:      Cadence Encounter 13.10-p003_1
#  OS:                Linux i686(Host ID cadence)
#  Generated on:      Thu Dec  5 14:18:27 2024
#  Design:            hybrid_mac
#  Command:           optDesign -preCTS
###############################################################
Path 1: MET Setup Check with Pin acc/accumulated_result_reg[19]/CK 
Endpoint:   acc/accumulated_result_reg[19]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[10]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.000
- Setup                         0.128
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.862
- Arrival Time                  1.789
= Slack Time                    0.073
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |            Net            |   Cell   | Delay | Arrival | Required | 
     |                                   |       |                           |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk                       |          |       |   0.000 |    0.073 | 
     | acc/accumulated_result_reg[10]/CK |   ^   | clk                       | DFFRHQX1 | 0.000 |   0.000 |    0.073 | 
     | acc/accumulated_result_reg[10]/Q  |   v   | mac_result[10]            | DFFRHQX1 | 0.378 |   0.378 |    0.451 | 
     | acc/add_17_54/g1188/B             |   v   | mac_result[10]            | NOR2XL   | 0.000 |   0.378 |    0.451 | 
     | acc/add_17_54/g1188/Y             |   ^   | acc/add_17_54/n_76        | NOR2XL   | 0.268 |   0.646 |    0.719 | 
     | acc/add_17_54/g1123/A             |   ^   | acc/add_17_54/n_76        | NOR2XL   | 0.000 |   0.646 |    0.719 | 
     | acc/add_17_54/g1123/Y             |   v   | acc/add_17_54/n_121       | NOR2XL   | 0.150 |   0.797 |    0.869 | 
     | acc/add_17_54/g1061/A1            |   v   | acc/add_17_54/n_121       | AOI21X1  | 0.000 |   0.797 |    0.869 | 
     | acc/add_17_54/g1061/Y             |   ^   | acc/add_17_54/n_175       | AOI21X1  | 0.263 |   1.060 |    1.133 | 
     | acc/add_17_54/FE_RC_224_0/A1      |   ^   | acc/add_17_54/n_175       | OAI21X1  | 0.000 |   1.060 |    1.133 | 
     | acc/add_17_54/FE_RC_224_0/Y       |   v   | acc/add_17_54/FE_RN_156_0 | OAI21X1  | 0.198 |   1.258 |    1.331 | 
     | acc/add_17_54/FE_RC_223_0/B0      |   v   | acc/add_17_54/FE_RN_156_0 | AOI21X4  | 0.000 |   1.258 |    1.331 | 
     | acc/add_17_54/FE_RC_223_0/Y       |   ^   | acc/add_17_54/n_222       | AOI21X4  | 0.128 |   1.386 |    1.459 | 
     | acc/add_17_54/FE_RC_509_0/B       |   ^   | acc/add_17_54/n_222       | NOR2BX1  | 0.000 |   1.386 |    1.459 | 
     | acc/add_17_54/FE_RC_509_0/Y       |   v   | acc/add_17_54/FE_RN_383_0 | NOR2BX1  | 0.054 |   1.440 |    1.513 | 
     | acc/add_17_54/FE_RC_508_0/B       |   v   | acc/add_17_54/FE_RN_383_0 | NOR2BX1  | 0.000 |   1.440 |    1.513 | 
     | acc/add_17_54/FE_RC_508_0/Y       |   ^   | acc/add_17_54/n_309       | NOR2BX1  | 0.080 |   1.520 |    1.593 | 
     | acc/add_17_54/g1266/A1            |   ^   | acc/add_17_54/n_309       | OAI21X1  | 0.000 |   1.520 |    1.593 | 
     | acc/add_17_54/g1266/Y             |   v   | acc/add_17_54/n_310       | OAI21X1  | 0.087 |   1.607 |    1.680 | 
     | acc/add_17_54/g1248/B             |   v   | acc/add_17_54/n_310       | XOR2XL   | 0.000 |   1.607 |    1.680 | 
     | acc/add_17_54/g1248/Y             |   ^   | acc/n_77                  | XOR2XL   | 0.182 |   1.789 |    1.862 | 
     | acc/accumulated_result_reg[19]/D  |   ^   | acc/n_77                  | DFFRHQX1 | 0.000 |   1.789 |    1.862 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                   |       |       |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk   |          |       |   0.000 |   -0.073 | 
     | acc/accumulated_result_reg[19]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.073 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin acc/accumulated_result_reg[27]/CK 
Endpoint:   acc/accumulated_result_reg[27]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[10]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.000
- Setup                         0.129
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.861
- Arrival Time                  1.784
= Slack Time                    0.077
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |             Net              |   Cell   | Delay | Arrival | Required | 
     |                                   |       |                              |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------------------------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk                          |          |       |   0.000 |    0.077 | 
     | acc/accumulated_result_reg[10]/CK |   ^   | clk                          | DFFRHQX1 | 0.000 |   0.000 |    0.077 | 
     | acc/accumulated_result_reg[10]/Q  |   v   | mac_result[10]               | DFFRHQX1 | 0.378 |   0.378 |    0.455 | 
     | acc/add_17_54/g1188/B             |   v   | mac_result[10]               | NOR2XL   | 0.000 |   0.378 |    0.455 | 
     | acc/add_17_54/g1188/Y             |   ^   | acc/add_17_54/n_76           | NOR2XL   | 0.268 |   0.646 |    0.723 | 
     | acc/add_17_54/g1123/A             |   ^   | acc/add_17_54/n_76           | NOR2XL   | 0.000 |   0.646 |    0.723 | 
     | acc/add_17_54/g1123/Y             |   v   | acc/add_17_54/n_121          | NOR2XL   | 0.150 |   0.797 |    0.873 | 
     | acc/add_17_54/g1061/A1            |   v   | acc/add_17_54/n_121          | AOI21X1  | 0.000 |   0.797 |    0.873 | 
     | acc/add_17_54/g1061/Y             |   ^   | acc/add_17_54/n_175          | AOI21X1  | 0.263 |   1.060 |    1.137 | 
     | acc/add_17_54/FE_RC_224_0/A1      |   ^   | acc/add_17_54/n_175          | OAI21X1  | 0.000 |   1.060 |    1.137 | 
     | acc/add_17_54/FE_RC_224_0/Y       |   v   | acc/add_17_54/FE_RN_156_0    | OAI21X1  | 0.198 |   1.258 |    1.335 | 
     | acc/add_17_54/FE_RC_223_0/B0      |   v   | acc/add_17_54/FE_RN_156_0    | AOI21X4  | 0.000 |   1.258 |    1.335 | 
     | acc/add_17_54/FE_RC_223_0/Y       |   ^   | acc/add_17_54/n_222          | AOI21X4  | 0.128 |   1.386 |    1.463 | 
     | acc/add_17_54/FE_OCPC4_n_222/A    |   ^   | acc/add_17_54/n_222          | CLKBUFX6 | 0.000 |   1.386 |    1.463 | 
     | acc/add_17_54/FE_OCPC4_n_222/Y    |   ^   | acc/add_17_54/FE_OCPN4_n_222 | CLKBUFX6 | 0.160 |   1.546 |    1.623 | 
     | acc/add_17_54/g973/A1             |   ^   | acc/add_17_54/FE_OCPN4_n_222 | OAI21X2  | 0.001 |   1.547 |    1.624 | 
     | acc/add_17_54/g973/Y              |   v   | acc/add_17_54/n_246          | OAI21X2  | 0.069 |   1.616 |    1.693 | 
     | acc/add_17_54/g1259/B             |   v   | acc/add_17_54/n_246          | XOR2XL   | 0.000 |   1.616 |    1.693 | 
     | acc/add_17_54/g1259/Y             |   ^   | acc/n_68                     | XOR2XL   | 0.168 |   1.784 |    1.861 | 
     | acc/accumulated_result_reg[27]/D  |   ^   | acc/n_68                     | DFFRHQX1 | 0.000 |   1.784 |    1.861 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                   |       |       |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk   |          |       |   0.000 |   -0.077 | 
     | acc/accumulated_result_reg[27]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.077 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin acc/accumulated_result_reg[22]/CK 
Endpoint:   acc/accumulated_result_reg[22]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[10]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.000
- Setup                         0.130
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.860
- Arrival Time                  1.774
= Slack Time                    0.086
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |             Net              |   Cell   | Delay | Arrival | Required | 
     |                                   |       |                              |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------------------------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk                          |          |       |   0.000 |    0.086 | 
     | acc/accumulated_result_reg[10]/CK |   ^   | clk                          | DFFRHQX1 | 0.000 |   0.000 |    0.086 | 
     | acc/accumulated_result_reg[10]/Q  |   ^   | mac_result[10]               | DFFRHQX1 | 0.371 |   0.371 |    0.457 | 
     | acc/add_17_54/g1188/B             |   ^   | mac_result[10]               | NOR2XL   | 0.000 |   0.371 |    0.457 | 
     | acc/add_17_54/g1188/Y             |   v   | acc/add_17_54/n_76           | NOR2XL   | 0.130 |   0.501 |    0.587 | 
     | acc/add_17_54/g1123/A             |   v   | acc/add_17_54/n_76           | NOR2XL   | 0.000 |   0.501 |    0.587 | 
     | acc/add_17_54/g1123/Y             |   ^   | acc/add_17_54/n_121          | NOR2XL   | 0.200 |   0.702 |    0.787 | 
     | acc/add_17_54/g1086/B             |   ^   | acc/add_17_54/n_121          | NAND2X1  | 0.000 |   0.702 |    0.787 | 
     | acc/add_17_54/g1086/Y             |   v   | acc/add_17_54/n_154          | NAND2X1  | 0.287 |   0.988 |    1.074 | 
     | acc/add_17_54/FE_RC_227_0/B       |   v   | acc/add_17_54/n_154          | NOR2X1   | 0.000 |   0.988 |    1.074 | 
     | acc/add_17_54/FE_RC_227_0/Y       |   ^   | acc/add_17_54/FE_RN_153_0    | NOR2X1   | 0.250 |   1.238 |    1.324 | 
     | acc/add_17_54/FE_RC_223_0/A0      |   ^   | acc/add_17_54/FE_RN_153_0    | AOI21X4  | 0.000 |   1.238 |    1.324 | 
     | acc/add_17_54/FE_RC_223_0/Y       |   v   | acc/add_17_54/n_222          | AOI21X4  | 0.118 |   1.357 |    1.442 | 
     | acc/add_17_54/FE_OCPC7_n_222/A    |   v   | acc/add_17_54/n_222          | CLKBUFX6 | 0.000 |   1.357 |    1.442 | 
     | acc/add_17_54/FE_OCPC7_n_222/Y    |   v   | acc/add_17_54/FE_OCPN7_n_222 | CLKBUFX6 | 0.148 |   1.504 |    1.590 | 
     | acc/add_17_54/g976/A1             |   v   | acc/add_17_54/FE_OCPN7_n_222 | OAI21X1  | 0.000 |   1.504 |    1.590 | 
     | acc/add_17_54/g976/Y              |   ^   | acc/add_17_54/n_243          | OAI21X1  | 0.123 |   1.628 |    1.713 | 
     | acc/add_17_54/FE_RC_99_0/A        |   ^   | acc/add_17_54/n_243          | NAND2X1  | 0.000 |   1.628 |    1.713 | 
     | acc/add_17_54/FE_RC_99_0/Y        |   v   | acc/add_17_54/FE_RN_50_0     | NAND2X1  | 0.083 |   1.711 |    1.797 | 
     | acc/add_17_54/FE_RC_98_0/B0       |   v   | acc/add_17_54/FE_RN_50_0     | OAI21X1  | 0.000 |   1.711 |    1.797 | 
     | acc/add_17_54/FE_RC_98_0/Y        |   ^   | acc/n_74                     | OAI21X1  | 0.063 |   1.774 |    1.860 | 
     | acc/accumulated_result_reg[22]/D  |   ^   | acc/n_74                     | DFFRHQX1 | 0.000 |   1.774 |    1.860 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                   |       |       |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk   |          |       |   0.000 |   -0.086 | 
     | acc/accumulated_result_reg[22]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.086 | 
     +-------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin acc/accumulated_result_reg[26]/CK 
Endpoint:   acc/accumulated_result_reg[26]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[16]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.000
- Setup                         0.128
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.862
- Arrival Time                  1.776
= Slack Time                    0.086
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |           Net            |   Cell   | Delay | Arrival | Required | 
     |                                   |       |                          |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+--------------------------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk                      |          |       |   0.000 |    0.086 | 
     | acc/accumulated_result_reg[16]/CK |   ^   | clk                      | DFFRHQX1 | 0.000 |   0.000 |    0.086 | 
     | acc/accumulated_result_reg[16]/Q  |   ^   | mac_result[16]           | DFFRHQX1 | 0.393 |   0.393 |    0.480 | 
     | acc/add_17_54/g1195/B             |   ^   | mac_result[16]           | NOR2XL   | 0.000 |   0.393 |    0.480 | 
     | acc/add_17_54/g1195/Y             |   v   | acc/add_17_54/n_68       | NOR2XL   | 0.129 |   0.522 |    0.609 | 
     | acc/add_17_54/g1156/A             |   v   | acc/add_17_54/n_68       | NOR2XL   | 0.000 |   0.522 |    0.609 | 
     | acc/add_17_54/g1156/Y             |   ^   | acc/add_17_54/n_100      | NOR2XL   | 0.190 |   0.712 |    0.799 | 
     | acc/add_17_54/g1095/A             |   ^   | acc/add_17_54/n_100      | NAND2XL  | 0.000 |   0.712 |    0.799 | 
     | acc/add_17_54/g1095/Y             |   v   | acc/add_17_54/n_146      | NAND2XL  | 0.285 |   0.998 |    1.084 | 
     | acc/add_17_54/g1079/A             |   v   | acc/add_17_54/n_146      | NOR2X1   | 0.000 |   0.998 |    1.084 | 
     | acc/add_17_54/g1079/Y             |   ^   | acc/add_17_54/n_159      | NOR2X1   | 0.308 |   1.306 |    1.392 | 
     | acc/add_17_54/g1045/B             |   ^   | acc/add_17_54/n_159      | NAND2XL  | 0.000 |   1.306 |    1.392 | 
     | acc/add_17_54/g1045/Y             |   v   | acc/add_17_54/n_187      | NAND2XL  | 0.202 |   1.508 |    1.594 | 
     | acc/add_17_54/g971/A0             |   v   | acc/add_17_54/n_187      | OAI21X2  | 0.000 |   1.508 |    1.594 | 
     | acc/add_17_54/g971/Y              |   ^   | acc/add_17_54/n_248      | OAI21X2  | 0.130 |   1.638 |    1.724 | 
     | acc/add_17_54/FE_RC_50_0/A        |   ^   | acc/add_17_54/n_248      | NAND2X1  | 0.000 |   1.638 |    1.724 | 
     | acc/add_17_54/FE_RC_50_0/Y        |   v   | acc/add_17_54/FE_RN_22_0 | NAND2X1  | 0.078 |   1.715 |    1.801 | 
     | acc/add_17_54/FE_RC_49_0/B0       |   v   | acc/add_17_54/FE_RN_22_0 | OAI21X1  | 0.000 |   1.715 |    1.801 | 
     | acc/add_17_54/FE_RC_49_0/Y        |   ^   | acc/n_70                 | OAI21X1  | 0.061 |   1.776 |    1.862 | 
     | acc/accumulated_result_reg[26]/D  |   ^   | acc/n_70                 | DFFRHQX1 | 0.000 |   1.776 |    1.862 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                   |       |       |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk   |          |       |   0.000 |   -0.086 | 
     | acc/accumulated_result_reg[26]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.086 | 
     +-------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin acc/accumulated_result_reg[25]/CK 
Endpoint:   acc/accumulated_result_reg[25]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[16]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.000
- Setup                         0.124
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.866
- Arrival Time                  1.777
= Slack Time                    0.089
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |           Net            |   Cell   | Delay | Arrival | Required | 
     |                                   |       |                          |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+--------------------------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk                      |          |       |   0.000 |    0.089 | 
     | acc/accumulated_result_reg[16]/CK |   ^   | clk                      | DFFRHQX1 | 0.000 |   0.000 |    0.089 | 
     | acc/accumulated_result_reg[16]/Q  |   ^   | mac_result[16]           | DFFRHQX1 | 0.393 |   0.393 |    0.482 | 
     | acc/add_17_54/g1195/B             |   ^   | mac_result[16]           | NOR2XL   | 0.000 |   0.393 |    0.482 | 
     | acc/add_17_54/g1195/Y             |   v   | acc/add_17_54/n_68       | NOR2XL   | 0.129 |   0.522 |    0.611 | 
     | acc/add_17_54/g1156/A             |   v   | acc/add_17_54/n_68       | NOR2XL   | 0.000 |   0.522 |    0.611 | 
     | acc/add_17_54/g1156/Y             |   ^   | acc/add_17_54/n_100      | NOR2XL   | 0.190 |   0.712 |    0.801 | 
     | acc/add_17_54/g1095/A             |   ^   | acc/add_17_54/n_100      | NAND2XL  | 0.000 |   0.712 |    0.801 | 
     | acc/add_17_54/g1095/Y             |   v   | acc/add_17_54/n_146      | NAND2XL  | 0.285 |   0.998 |    1.086 | 
     | acc/add_17_54/g1079/A             |   v   | acc/add_17_54/n_146      | NOR2X1   | 0.000 |   0.998 |    1.086 | 
     | acc/add_17_54/g1079/Y             |   ^   | acc/add_17_54/n_159      | NOR2X1   | 0.308 |   1.306 |    1.394 | 
     | acc/add_17_54/g1046/B             |   ^   | acc/add_17_54/n_159      | NAND2BXL | 0.000 |   1.306 |    1.394 | 
     | acc/add_17_54/g1046/Y             |   v   | acc/add_17_54/n_186      | NAND2BXL | 0.194 |   1.500 |    1.588 | 
     | acc/add_17_54/g975/A0             |   v   | acc/add_17_54/n_186      | OAI21X2  | 0.000 |   1.500 |    1.588 | 
     | acc/add_17_54/g975/Y              |   ^   | acc/add_17_54/n_244      | OAI21X2  | 0.134 |   1.633 |    1.722 | 
     | acc/add_17_54/FE_RC_57_0/B        |   ^   | acc/add_17_54/n_244      | NAND2X1  | 0.000 |   1.633 |    1.722 | 
     | acc/add_17_54/FE_RC_57_0/Y        |   v   | acc/add_17_54/FE_RN_25_0 | NAND2X1  | 0.084 |   1.717 |    1.806 | 
     | acc/add_17_54/FE_RC_56_0/B0       |   v   | acc/add_17_54/FE_RN_25_0 | OAI21X1  | 0.000 |   1.717 |    1.806 | 
     | acc/add_17_54/FE_RC_56_0/Y        |   ^   | acc/n_71                 | OAI21X1  | 0.060 |   1.777 |    1.866 | 
     | acc/accumulated_result_reg[25]/D  |   ^   | acc/n_71                 | DFFRHQX1 | 0.000 |   1.777 |    1.866 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                   |       |       |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk   |          |       |   0.000 |   -0.089 | 
     | acc/accumulated_result_reg[25]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.089 | 
     +-------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin acc/accumulated_result_reg[18]/CK 
Endpoint:   acc/accumulated_result_reg[18]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[10]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.863
- Arrival Time                  1.772
= Slack Time                    0.092
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |             Net              |   Cell   | Delay | Arrival | Required | 
     |                                   |       |                              |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------------------------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk                          |          |       |   0.000 |    0.092 | 
     | acc/accumulated_result_reg[10]/CK |   ^   | clk                          | DFFRHQX1 | 0.000 |   0.000 |    0.092 | 
     | acc/accumulated_result_reg[10]/Q  |   ^   | mac_result[10]               | DFFRHQX1 | 0.371 |   0.371 |    0.463 | 
     | acc/add_17_54/g1188/B             |   ^   | mac_result[10]               | NOR2XL   | 0.000 |   0.371 |    0.463 | 
     | acc/add_17_54/g1188/Y             |   v   | acc/add_17_54/n_76           | NOR2XL   | 0.130 |   0.501 |    0.593 | 
     | acc/add_17_54/g1123/A             |   v   | acc/add_17_54/n_76           | NOR2XL   | 0.000 |   0.501 |    0.593 | 
     | acc/add_17_54/g1123/Y             |   ^   | acc/add_17_54/n_121          | NOR2XL   | 0.200 |   0.702 |    0.793 | 
     | acc/add_17_54/g1086/B             |   ^   | acc/add_17_54/n_121          | NAND2X1  | 0.000 |   0.702 |    0.793 | 
     | acc/add_17_54/g1086/Y             |   v   | acc/add_17_54/n_154          | NAND2X1  | 0.287 |   0.988 |    1.080 | 
     | acc/add_17_54/FE_RC_227_0/B       |   v   | acc/add_17_54/n_154          | NOR2X1   | 0.000 |   0.988 |    1.080 | 
     | acc/add_17_54/FE_RC_227_0/Y       |   ^   | acc/add_17_54/FE_RN_153_0    | NOR2X1   | 0.250 |   1.238 |    1.330 | 
     | acc/add_17_54/FE_RC_223_0/A0      |   ^   | acc/add_17_54/FE_RN_153_0    | AOI21X4  | 0.000 |   1.238 |    1.330 | 
     | acc/add_17_54/FE_RC_223_0/Y       |   v   | acc/add_17_54/n_222          | AOI21X4  | 0.118 |   1.357 |    1.448 | 
     | acc/add_17_54/FE_OCPC7_n_222/A    |   v   | acc/add_17_54/n_222          | CLKBUFX6 | 0.000 |   1.357 |    1.448 | 
     | acc/add_17_54/FE_OCPC7_n_222/Y    |   v   | acc/add_17_54/FE_OCPN7_n_222 | CLKBUFX6 | 0.148 |   1.504 |    1.596 | 
     | acc/add_17_54/g968/A1             |   v   | acc/add_17_54/FE_OCPN7_n_222 | OAI21X1  | 0.000 |   1.504 |    1.596 | 
     | acc/add_17_54/g968/Y              |   ^   | acc/add_17_54/n_251          | OAI21X1  | 0.124 |   1.628 |    1.720 | 
     | acc/add_17_54/FE_RC_101_0/A       |   ^   | acc/add_17_54/n_251          | NAND2X1  | 0.000 |   1.628 |    1.720 | 
     | acc/add_17_54/FE_RC_101_0/Y       |   v   | acc/add_17_54/FE_RN_51_0     | NAND2X1  | 0.083 |   1.712 |    1.803 | 
     | acc/add_17_54/FE_RC_100_0/B0      |   v   | acc/add_17_54/FE_RN_51_0     | OAI21X1  | 0.000 |   1.712 |    1.803 | 
     | acc/add_17_54/FE_RC_100_0/Y       |   ^   | acc/n_78                     | OAI21X1  | 0.060 |   1.772 |    1.863 | 
     | acc/accumulated_result_reg[18]/D  |   ^   | acc/n_78                     | DFFRHQX1 | 0.000 |   1.772 |    1.863 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                   |       |       |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk   |          |       |   0.000 |   -0.092 | 
     | acc/accumulated_result_reg[18]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.092 | 
     +-------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin acc/accumulated_result_reg[31]/CK 
Endpoint:   acc/accumulated_result_reg[31]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[16]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.000
- Setup                         0.136
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.854
- Arrival Time                  1.761
= Slack Time                    0.093
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |           Net            |   Cell   | Delay | Arrival | Required | 
     |                                   |       |                          |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+--------------------------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk                      |          |       |   0.000 |    0.093 | 
     | acc/accumulated_result_reg[16]/CK |   ^   | clk                      | DFFRHQX1 | 0.000 |   0.000 |    0.093 | 
     | acc/accumulated_result_reg[16]/Q  |   ^   | mac_result[16]           | DFFRHQX1 | 0.393 |   0.393 |    0.487 | 
     | acc/add_17_54/g1195/B             |   ^   | mac_result[16]           | NOR2XL   | 0.000 |   0.393 |    0.487 | 
     | acc/add_17_54/g1195/Y             |   v   | acc/add_17_54/n_68       | NOR2XL   | 0.129 |   0.522 |    0.615 | 
     | acc/add_17_54/g1156/A             |   v   | acc/add_17_54/n_68       | NOR2XL   | 0.000 |   0.522 |    0.615 | 
     | acc/add_17_54/g1156/Y             |   ^   | acc/add_17_54/n_100      | NOR2XL   | 0.190 |   0.712 |    0.806 | 
     | acc/add_17_54/g1095/A             |   ^   | acc/add_17_54/n_100      | NAND2XL  | 0.000 |   0.712 |    0.806 | 
     | acc/add_17_54/g1095/Y             |   v   | acc/add_17_54/n_146      | NAND2XL  | 0.285 |   0.998 |    1.091 | 
     | acc/add_17_54/g1079/A             |   v   | acc/add_17_54/n_146      | NOR2X1   | 0.000 |   0.998 |    1.091 | 
     | acc/add_17_54/g1079/Y             |   ^   | acc/add_17_54/n_159      | NOR2X1   | 0.308 |   1.306 |    1.399 | 
     | acc/add_17_54/g1047/A             |   ^   | acc/add_17_54/n_159      | NAND2XL  | 0.000 |   1.306 |    1.399 | 
     | acc/add_17_54/g1047/Y             |   v   | acc/add_17_54/n_185      | NAND2XL  | 0.192 |   1.498 |    1.591 | 
     | acc/add_17_54/g981/A0             |   v   | acc/add_17_54/n_185      | OAI21X2  | 0.000 |   1.498 |    1.591 | 
     | acc/add_17_54/g981/Y              |   ^   | acc/add_17_54/n_238      | OAI21X2  | 0.129 |   1.627 |    1.720 | 
     | acc/add_17_54/FE_RC_96_0/A        |   ^   | acc/add_17_54/n_238      | CLKINVX1 | 0.000 |   1.627 |    1.720 | 
     | acc/add_17_54/FE_RC_96_0/Y        |   v   | acc/add_17_54/FE_RN_49_0 | CLKINVX1 | 0.054 |   1.681 |    1.774 | 
     | acc/add_17_54/FE_RC_95_0/B1       |   v   | acc/add_17_54/FE_RN_49_0 | OAI22X1  | 0.000 |   1.681 |    1.774 | 
     | acc/add_17_54/FE_RC_95_0/Y        |   ^   | acc/n_64                 | OAI22X1  | 0.080 |   1.761 |    1.854 | 
     | acc/accumulated_result_reg[31]/D  |   ^   | acc/n_64                 | DFFRHQX1 | 0.000 |   1.761 |    1.854 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                   |       |       |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk   |          |       |   0.000 |   -0.093 | 
     | acc/accumulated_result_reg[31]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.093 | 
     +-------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin acc/accumulated_result_reg[30]/CK 
Endpoint:   acc/accumulated_result_reg[30]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[16]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.000
- Setup                         0.128
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.862
- Arrival Time                  1.762
= Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |           Net            |   Cell   | Delay | Arrival | Required | 
     |                                   |       |                          |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+--------------------------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk                      |          |       |   0.000 |    0.100 | 
     | acc/accumulated_result_reg[16]/CK |   ^   | clk                      | DFFRHQX1 | 0.000 |   0.000 |    0.100 | 
     | acc/accumulated_result_reg[16]/Q  |   ^   | mac_result[16]           | DFFRHQX1 | 0.393 |   0.393 |    0.493 | 
     | acc/add_17_54/g1195/B             |   ^   | mac_result[16]           | NOR2XL   | 0.000 |   0.393 |    0.493 | 
     | acc/add_17_54/g1195/Y             |   v   | acc/add_17_54/n_68       | NOR2XL   | 0.129 |   0.522 |    0.622 | 
     | acc/add_17_54/g1156/A             |   v   | acc/add_17_54/n_68       | NOR2XL   | 0.000 |   0.522 |    0.622 | 
     | acc/add_17_54/g1156/Y             |   ^   | acc/add_17_54/n_100      | NOR2XL   | 0.190 |   0.712 |    0.812 | 
     | acc/add_17_54/g1095/A             |   ^   | acc/add_17_54/n_100      | NAND2XL  | 0.000 |   0.712 |    0.812 | 
     | acc/add_17_54/g1095/Y             |   v   | acc/add_17_54/n_146      | NAND2XL  | 0.285 |   0.998 |    1.098 | 
     | acc/add_17_54/g1079/A             |   v   | acc/add_17_54/n_146      | NOR2X1   | 0.000 |   0.998 |    1.098 | 
     | acc/add_17_54/g1079/Y             |   ^   | acc/add_17_54/n_159      | NOR2X1   | 0.308 |   1.306 |    1.405 | 
     | acc/add_17_54/g1048/A             |   ^   | acc/add_17_54/n_159      | NAND2XL  | 0.000 |   1.306 |    1.405 | 
     | acc/add_17_54/g1048/Y             |   v   | acc/add_17_54/n_184      | NAND2XL  | 0.184 |   1.490 |    1.590 | 
     | acc/add_17_54/g974/A0             |   v   | acc/add_17_54/n_184      | OAI21X2  | 0.000 |   1.490 |    1.590 | 
     | acc/add_17_54/g974/Y              |   ^   | acc/add_17_54/n_245      | OAI21X2  | 0.132 |   1.622 |    1.722 | 
     | acc/add_17_54/FE_RC_48_0/B        |   ^   | acc/add_17_54/n_245      | NAND2X1  | 0.000 |   1.622 |    1.722 | 
     | acc/add_17_54/FE_RC_48_0/Y        |   v   | acc/add_17_54/FE_RN_21_0 | NAND2X1  | 0.080 |   1.701 |    1.801 | 
     | acc/add_17_54/FE_RC_47_0/B0       |   v   | acc/add_17_54/FE_RN_21_0 | OAI21X1  | 0.000 |   1.701 |    1.801 | 
     | acc/add_17_54/FE_RC_47_0/Y        |   ^   | acc/n_65                 | OAI21X1  | 0.061 |   1.762 |    1.862 | 
     | acc/accumulated_result_reg[30]/D  |   ^   | acc/n_65                 | DFFRHQX1 | 0.000 |   1.762 |    1.862 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                   |       |       |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk   |          |       |   0.000 |   -0.100 | 
     | acc/accumulated_result_reg[30]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.100 | 
     +-------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin acc/accumulated_result_reg[28]/CK 
Endpoint:   acc/accumulated_result_reg[28]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[10]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.000
- Setup                         0.137
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.853
- Arrival Time                  1.749
= Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |             Net              |   Cell   | Delay | Arrival | Required | 
     |                                   |       |                              |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------------------------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk                          |          |       |   0.000 |    0.104 | 
     | acc/accumulated_result_reg[10]/CK |   ^   | clk                          | DFFRHQX1 | 0.000 |   0.000 |    0.104 | 
     | acc/accumulated_result_reg[10]/Q  |   ^   | mac_result[10]               | DFFRHQX1 | 0.371 |   0.371 |    0.476 | 
     | acc/add_17_54/g1188/B             |   ^   | mac_result[10]               | NOR2XL   | 0.000 |   0.371 |    0.476 | 
     | acc/add_17_54/g1188/Y             |   v   | acc/add_17_54/n_76           | NOR2XL   | 0.130 |   0.501 |    0.605 | 
     | acc/add_17_54/g1123/A             |   v   | acc/add_17_54/n_76           | NOR2XL   | 0.000 |   0.501 |    0.605 | 
     | acc/add_17_54/g1123/Y             |   ^   | acc/add_17_54/n_121          | NOR2XL   | 0.200 |   0.702 |    0.806 | 
     | acc/add_17_54/g1086/B             |   ^   | acc/add_17_54/n_121          | NAND2X1  | 0.000 |   0.702 |    0.806 | 
     | acc/add_17_54/g1086/Y             |   v   | acc/add_17_54/n_154          | NAND2X1  | 0.287 |   0.988 |    1.092 | 
     | acc/add_17_54/FE_RC_227_0/B       |   v   | acc/add_17_54/n_154          | NOR2X1   | 0.000 |   0.988 |    1.092 | 
     | acc/add_17_54/FE_RC_227_0/Y       |   ^   | acc/add_17_54/FE_RN_153_0    | NOR2X1   | 0.250 |   1.238 |    1.342 | 
     | acc/add_17_54/FE_RC_223_0/A0      |   ^   | acc/add_17_54/FE_RN_153_0    | AOI21X4  | 0.000 |   1.238 |    1.342 | 
     | acc/add_17_54/FE_RC_223_0/Y       |   v   | acc/add_17_54/n_222          | AOI21X4  | 0.118 |   1.357 |    1.461 | 
     | acc/add_17_54/FE_OCPC4_n_222/A    |   v   | acc/add_17_54/n_222          | CLKBUFX6 | 0.000 |   1.357 |    1.461 | 
     | acc/add_17_54/FE_OCPC4_n_222/Y    |   v   | acc/add_17_54/FE_OCPN4_n_222 | CLKBUFX6 | 0.162 |   1.519 |    1.623 | 
     | acc/add_17_54/g989/A1             |   v   | acc/add_17_54/FE_OCPN4_n_222 | OAI21X2  | 0.001 |   1.520 |    1.624 | 
     | acc/add_17_54/g989/Y              |   ^   | acc/add_17_54/n_237          | OAI21X2  | 0.099 |   1.619 |    1.723 | 
     | acc/add_17_54/FE_RC_59_0/A        |   ^   | acc/add_17_54/n_237          | CLKINVX1 | 0.000 |   1.619 |    1.723 | 
     | acc/add_17_54/FE_RC_59_0/Y        |   v   | acc/add_17_54/FE_RN_27_0     | CLKINVX1 | 0.050 |   1.669 |    1.773 | 
     | acc/add_17_54/FE_RC_58_0/B1       |   v   | acc/add_17_54/FE_RN_27_0     | OAI22X1  | 0.000 |   1.669 |    1.773 | 
     | acc/add_17_54/FE_RC_58_0/Y        |   ^   | acc/n_67                     | OAI22X1  | 0.080 |   1.749 |    1.853 | 
     | acc/accumulated_result_reg[28]/D  |   ^   | acc/n_67                     | DFFRHQX1 | 0.000 |   1.749 |    1.853 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                   |       |       |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk   |          |       |   0.000 |   -0.104 | 
     | acc/accumulated_result_reg[28]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.104 | 
     +-------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin acc/accumulated_result_reg[29]/CK 
Endpoint:   acc/accumulated_result_reg[29]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[16]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.000
- Setup                         0.125
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.865
- Arrival Time                  1.760
= Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |            Net            |   Cell   | Delay | Arrival | Required | 
     |                                   |       |                           |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk                       |          |       |   0.000 |    0.105 | 
     | acc/accumulated_result_reg[16]/CK |   ^   | clk                       | DFFRHQX1 | 0.000 |   0.000 |    0.105 | 
     | acc/accumulated_result_reg[16]/Q  |   ^   | mac_result[16]            | DFFRHQX1 | 0.393 |   0.393 |    0.498 | 
     | acc/add_17_54/g1195/B             |   ^   | mac_result[16]            | NOR2XL   | 0.000 |   0.393 |    0.498 | 
     | acc/add_17_54/g1195/Y             |   v   | acc/add_17_54/n_68        | NOR2XL   | 0.129 |   0.522 |    0.627 | 
     | acc/add_17_54/g1156/A             |   v   | acc/add_17_54/n_68        | NOR2XL   | 0.000 |   0.522 |    0.627 | 
     | acc/add_17_54/g1156/Y             |   ^   | acc/add_17_54/n_100       | NOR2XL   | 0.190 |   0.712 |    0.817 | 
     | acc/add_17_54/g1095/A             |   ^   | acc/add_17_54/n_100       | NAND2XL  | 0.000 |   0.712 |    0.817 | 
     | acc/add_17_54/g1095/Y             |   v   | acc/add_17_54/n_146       | NAND2XL  | 0.285 |   0.998 |    1.103 | 
     | acc/add_17_54/g1079/A             |   v   | acc/add_17_54/n_146       | NOR2X1   | 0.000 |   0.998 |    1.103 | 
     | acc/add_17_54/g1079/Y             |   ^   | acc/add_17_54/n_159       | NOR2X1   | 0.308 |   1.306 |    1.411 | 
     | acc/add_17_54/g1044/A             |   ^   | acc/add_17_54/n_159       | NAND2XL  | 0.000 |   1.306 |    1.411 | 
     | acc/add_17_54/g1044/Y             |   v   | acc/add_17_54/n_188       | NAND2XL  | 0.190 |   1.496 |    1.601 | 
     | acc/add_17_54/g970/A0             |   v   | acc/add_17_54/n_188       | OAI21X2  | 0.000 |   1.496 |    1.601 | 
     | acc/add_17_54/g970/Y              |   ^   | acc/add_17_54/n_249       | OAI21X2  | 0.129 |   1.625 |    1.730 | 
     | acc/add_17_54/FE_RC_521_0/B       |   ^   | acc/add_17_54/n_249       | NAND2X1  | 0.000 |   1.625 |    1.730 | 
     | acc/add_17_54/FE_RC_521_0/Y       |   v   | acc/add_17_54/FE_RN_389_0 | NAND2X1  | 0.078 |   1.702 |    1.807 | 
     | acc/add_17_54/FE_RC_520_0/B0      |   v   | acc/add_17_54/FE_RN_389_0 | OAI21X1  | 0.000 |   1.702 |    1.807 | 
     | acc/add_17_54/FE_RC_520_0/Y       |   ^   | acc/n_66                  | OAI21X1  | 0.058 |   1.760 |    1.865 | 
     | acc/accumulated_result_reg[29]/D  |   ^   | acc/n_66                  | DFFRHQX1 | 0.000 |   1.760 |    1.865 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                   |       |       |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk   |          |       |   0.000 |   -0.105 | 
     | acc/accumulated_result_reg[29]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.105 | 
     +-------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin acc/accumulated_result_reg[24]/CK 
Endpoint:   acc/accumulated_result_reg[24]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[10]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.000
- Setup                         0.125
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.865
- Arrival Time                  1.755
= Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |             Net              |   Cell   | Delay | Arrival | Required | 
     |                                   |       |                              |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------------------------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk                          |          |       |   0.000 |    0.110 | 
     | acc/accumulated_result_reg[10]/CK |   ^   | clk                          | DFFRHQX1 | 0.000 |   0.000 |    0.110 | 
     | acc/accumulated_result_reg[10]/Q  |   ^   | mac_result[10]               | DFFRHQX1 | 0.371 |   0.371 |    0.482 | 
     | acc/add_17_54/g1188/B             |   ^   | mac_result[10]               | NOR2XL   | 0.000 |   0.371 |    0.482 | 
     | acc/add_17_54/g1188/Y             |   v   | acc/add_17_54/n_76           | NOR2XL   | 0.130 |   0.501 |    0.612 | 
     | acc/add_17_54/g1123/A             |   v   | acc/add_17_54/n_76           | NOR2XL   | 0.000 |   0.501 |    0.612 | 
     | acc/add_17_54/g1123/Y             |   ^   | acc/add_17_54/n_121          | NOR2XL   | 0.200 |   0.702 |    0.812 | 
     | acc/add_17_54/g1086/B             |   ^   | acc/add_17_54/n_121          | NAND2X1  | 0.000 |   0.702 |    0.812 | 
     | acc/add_17_54/g1086/Y             |   v   | acc/add_17_54/n_154          | NAND2X1  | 0.287 |   0.988 |    1.099 | 
     | acc/add_17_54/FE_RC_227_0/B       |   v   | acc/add_17_54/n_154          | NOR2X1   | 0.000 |   0.988 |    1.099 | 
     | acc/add_17_54/FE_RC_227_0/Y       |   ^   | acc/add_17_54/FE_RN_153_0    | NOR2X1   | 0.250 |   1.238 |    1.348 | 
     | acc/add_17_54/FE_RC_223_0/A0      |   ^   | acc/add_17_54/FE_RN_153_0    | AOI21X4  | 0.000 |   1.238 |    1.348 | 
     | acc/add_17_54/FE_RC_223_0/Y       |   v   | acc/add_17_54/n_222          | AOI21X4  | 0.118 |   1.357 |    1.467 | 
     | acc/add_17_54/FE_OCPC4_n_222/A    |   v   | acc/add_17_54/n_222          | CLKBUFX6 | 0.000 |   1.357 |    1.467 | 
     | acc/add_17_54/FE_OCPC4_n_222/Y    |   v   | acc/add_17_54/FE_OCPN4_n_222 | CLKBUFX6 | 0.162 |   1.519 |    1.629 | 
     | acc/add_17_54/g980/A1             |   v   | acc/add_17_54/FE_OCPN4_n_222 | OAI21X2  | 0.001 |   1.520 |    1.630 | 
     | acc/add_17_54/g980/Y              |   ^   | acc/add_17_54/n_239          | OAI21X2  | 0.099 |   1.618 |    1.729 | 
     | acc/add_17_54/FE_RC_55_0/B        |   ^   | acc/add_17_54/n_239          | NAND2X1  | 0.000 |   1.618 |    1.729 | 
     | acc/add_17_54/FE_RC_55_0/Y        |   v   | acc/add_17_54/FE_RN_24_0     | NAND2X1  | 0.078 |   1.696 |    1.806 | 
     | acc/add_17_54/FE_RC_54_0/B0       |   v   | acc/add_17_54/FE_RN_24_0     | OAI21X1  | 0.000 |   1.696 |    1.806 | 
     | acc/add_17_54/FE_RC_54_0/Y        |   ^   | acc/n_72                     | OAI21X1  | 0.059 |   1.755 |    1.865 | 
     | acc/accumulated_result_reg[24]/D  |   ^   | acc/n_72                     | DFFRHQX1 | 0.000 |   1.755 |    1.865 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                   |       |       |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk   |          |       |   0.000 |   -0.110 | 
     | acc/accumulated_result_reg[24]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.110 | 
     +-------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin acc/accumulated_result_reg[23]/CK 
Endpoint:   acc/accumulated_result_reg[23]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[10]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.000
- Setup                         0.125
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.865
- Arrival Time                  1.753
= Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |             Net              |   Cell   | Delay | Arrival | Required | 
     |                                   |       |                              |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------------------------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk                          |          |       |   0.000 |    0.112 | 
     | acc/accumulated_result_reg[10]/CK |   ^   | clk                          | DFFRHQX1 | 0.000 |   0.000 |    0.112 | 
     | acc/accumulated_result_reg[10]/Q  |   ^   | mac_result[10]               | DFFRHQX1 | 0.371 |   0.371 |    0.484 | 
     | acc/add_17_54/g1188/B             |   ^   | mac_result[10]               | NOR2XL   | 0.000 |   0.371 |    0.484 | 
     | acc/add_17_54/g1188/Y             |   v   | acc/add_17_54/n_76           | NOR2XL   | 0.130 |   0.501 |    0.613 | 
     | acc/add_17_54/g1123/A             |   v   | acc/add_17_54/n_76           | NOR2XL   | 0.000 |   0.501 |    0.613 | 
     | acc/add_17_54/g1123/Y             |   ^   | acc/add_17_54/n_121          | NOR2XL   | 0.200 |   0.702 |    0.814 | 
     | acc/add_17_54/g1086/B             |   ^   | acc/add_17_54/n_121          | NAND2X1  | 0.000 |   0.702 |    0.814 | 
     | acc/add_17_54/g1086/Y             |   v   | acc/add_17_54/n_154          | NAND2X1  | 0.287 |   0.988 |    1.100 | 
     | acc/add_17_54/FE_RC_227_0/B       |   v   | acc/add_17_54/n_154          | NOR2X1   | 0.000 |   0.988 |    1.100 | 
     | acc/add_17_54/FE_RC_227_0/Y       |   ^   | acc/add_17_54/FE_RN_153_0    | NOR2X1   | 0.250 |   1.238 |    1.350 | 
     | acc/add_17_54/FE_RC_223_0/A0      |   ^   | acc/add_17_54/FE_RN_153_0    | AOI21X4  | 0.000 |   1.238 |    1.350 | 
     | acc/add_17_54/FE_RC_223_0/Y       |   v   | acc/add_17_54/n_222          | AOI21X4  | 0.118 |   1.357 |    1.469 | 
     | acc/add_17_54/FE_OCPC4_n_222/A    |   v   | acc/add_17_54/n_222          | CLKBUFX6 | 0.000 |   1.357 |    1.469 | 
     | acc/add_17_54/FE_OCPC4_n_222/Y    |   v   | acc/add_17_54/FE_OCPN4_n_222 | CLKBUFX6 | 0.162 |   1.519 |    1.631 | 
     | acc/add_17_54/g977/A1             |   v   | acc/add_17_54/FE_OCPN4_n_222 | OAI21X2  | 0.001 |   1.520 |    1.632 | 
     | acc/add_17_54/g977/Y              |   ^   | acc/add_17_54/n_242          | OAI21X2  | 0.097 |   1.616 |    1.728 | 
     | acc/add_17_54/FE_RC_53_0/B        |   ^   | acc/add_17_54/n_242          | NAND2X1  | 0.000 |   1.616 |    1.728 | 
     | acc/add_17_54/FE_RC_53_0/Y        |   v   | acc/add_17_54/FE_RN_23_0     | NAND2X1  | 0.078 |   1.695 |    1.807 | 
     | acc/add_17_54/FE_RC_52_0/B0       |   v   | acc/add_17_54/FE_RN_23_0     | OAI21X1  | 0.000 |   1.695 |    1.807 | 
     | acc/add_17_54/FE_RC_52_0/Y        |   ^   | acc/n_73                     | OAI21X1  | 0.058 |   1.753 |    1.865 | 
     | acc/accumulated_result_reg[23]/D  |   ^   | acc/n_73                     | DFFRHQX1 | 0.000 |   1.753 |    1.865 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                   |       |       |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk   |          |       |   0.000 |   -0.112 | 
     | acc/accumulated_result_reg[23]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.112 | 
     +-------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin acc/accumulated_result_reg[17]/CK 
Endpoint:   acc/accumulated_result_reg[17]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[10]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.000
- Setup                         0.139
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.851
- Arrival Time                  1.733
= Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |             Net              |   Cell   | Delay | Arrival | Required | 
     |                                   |       |                              |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------------------------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk                          |          |       |   0.000 |    0.118 | 
     | acc/accumulated_result_reg[10]/CK |   ^   | clk                          | DFFRHQX1 | 0.000 |   0.000 |    0.118 | 
     | acc/accumulated_result_reg[10]/Q  |   ^   | mac_result[10]               | DFFRHQX1 | 0.371 |   0.371 |    0.490 | 
     | acc/add_17_54/g1188/B             |   ^   | mac_result[10]               | NOR2XL   | 0.000 |   0.371 |    0.490 | 
     | acc/add_17_54/g1188/Y             |   v   | acc/add_17_54/n_76           | NOR2XL   | 0.130 |   0.501 |    0.620 | 
     | acc/add_17_54/g1123/A             |   v   | acc/add_17_54/n_76           | NOR2XL   | 0.000 |   0.501 |    0.620 | 
     | acc/add_17_54/g1123/Y             |   ^   | acc/add_17_54/n_121          | NOR2XL   | 0.200 |   0.702 |    0.820 | 
     | acc/add_17_54/g1086/B             |   ^   | acc/add_17_54/n_121          | NAND2X1  | 0.000 |   0.702 |    0.820 | 
     | acc/add_17_54/g1086/Y             |   v   | acc/add_17_54/n_154          | NAND2X1  | 0.287 |   0.988 |    1.107 | 
     | acc/add_17_54/FE_RC_227_0/B       |   v   | acc/add_17_54/n_154          | NOR2X1   | 0.000 |   0.988 |    1.107 | 
     | acc/add_17_54/FE_RC_227_0/Y       |   ^   | acc/add_17_54/FE_RN_153_0    | NOR2X1   | 0.250 |   1.238 |    1.356 | 
     | acc/add_17_54/FE_RC_223_0/A0      |   ^   | acc/add_17_54/FE_RN_153_0    | AOI21X4  | 0.000 |   1.238 |    1.356 | 
     | acc/add_17_54/FE_RC_223_0/Y       |   v   | acc/add_17_54/n_222          | AOI21X4  | 0.118 |   1.357 |    1.475 | 
     | acc/add_17_54/FE_OCPC7_n_222/A    |   v   | acc/add_17_54/n_222          | CLKBUFX6 | 0.000 |   1.357 |    1.475 | 
     | acc/add_17_54/FE_OCPC7_n_222/Y    |   v   | acc/add_17_54/FE_OCPN7_n_222 | CLKBUFX6 | 0.148 |   1.504 |    1.623 | 
     | acc/add_17_54/FE_RC_40_0/A1       |   v   | acc/add_17_54/FE_OCPN7_n_222 | OAI21X2  | 0.000 |   1.504 |    1.623 | 
     | acc/add_17_54/FE_RC_40_0/Y        |   ^   | acc/add_17_54/n_250          | OAI21X2  | 0.092 |   1.596 |    1.714 | 
     | acc/add_17_54/FE_RC_45_0/A        |   ^   | acc/add_17_54/n_250          | CLKINVX1 | 0.000 |   1.596 |    1.714 | 
     | acc/add_17_54/FE_RC_45_0/Y        |   v   | acc/add_17_54/FE_RN_20_0     | CLKINVX1 | 0.052 |   1.648 |    1.766 | 
     | acc/add_17_54/FE_RC_44_0/B1       |   v   | acc/add_17_54/FE_RN_20_0     | OAI22X1  | 0.000 |   1.648 |    1.766 | 
     | acc/add_17_54/FE_RC_44_0/Y        |   ^   | acc/n_79                     | OAI22X1  | 0.085 |   1.733 |    1.851 | 
     | acc/accumulated_result_reg[17]/D  |   ^   | acc/n_79                     | DFFRHQX1 | 0.000 |   1.733 |    1.851 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                   |       |       |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk   |          |       |   0.000 |   -0.118 | 
     | acc/accumulated_result_reg[17]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.118 | 
     +-------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin acc/accumulated_result_reg[20]/CK 
Endpoint:   acc/accumulated_result_reg[20]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[10]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.000
- Setup                         0.125
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.865
- Arrival Time                  1.742
= Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |             Net              |   Cell   | Delay | Arrival | Required | 
     |                                   |       |                              |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------------------------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk                          |          |       |   0.000 |    0.123 | 
     | acc/accumulated_result_reg[10]/CK |   ^   | clk                          | DFFRHQX1 | 0.000 |   0.000 |    0.123 | 
     | acc/accumulated_result_reg[10]/Q  |   ^   | mac_result[10]               | DFFRHQX1 | 0.371 |   0.371 |    0.494 | 
     | acc/add_17_54/g1188/B             |   ^   | mac_result[10]               | NOR2XL   | 0.000 |   0.371 |    0.494 | 
     | acc/add_17_54/g1188/Y             |   v   | acc/add_17_54/n_76           | NOR2XL   | 0.130 |   0.501 |    0.624 | 
     | acc/add_17_54/g1123/A             |   v   | acc/add_17_54/n_76           | NOR2XL   | 0.000 |   0.501 |    0.624 | 
     | acc/add_17_54/g1123/Y             |   ^   | acc/add_17_54/n_121          | NOR2XL   | 0.200 |   0.702 |    0.825 | 
     | acc/add_17_54/g1086/B             |   ^   | acc/add_17_54/n_121          | NAND2X1  | 0.000 |   0.702 |    0.825 | 
     | acc/add_17_54/g1086/Y             |   v   | acc/add_17_54/n_154          | NAND2X1  | 0.287 |   0.988 |    1.111 | 
     | acc/add_17_54/FE_RC_227_0/B       |   v   | acc/add_17_54/n_154          | NOR2X1   | 0.000 |   0.988 |    1.111 | 
     | acc/add_17_54/FE_RC_227_0/Y       |   ^   | acc/add_17_54/FE_RN_153_0    | NOR2X1   | 0.250 |   1.238 |    1.361 | 
     | acc/add_17_54/FE_RC_223_0/A0      |   ^   | acc/add_17_54/FE_RN_153_0    | AOI21X4  | 0.000 |   1.238 |    1.361 | 
     | acc/add_17_54/FE_RC_223_0/Y       |   v   | acc/add_17_54/n_222          | AOI21X4  | 0.118 |   1.357 |    1.479 | 
     | acc/add_17_54/FE_OCPC7_n_222/A    |   v   | acc/add_17_54/n_222          | CLKBUFX6 | 0.000 |   1.357 |    1.479 | 
     | acc/add_17_54/FE_OCPC7_n_222/Y    |   v   | acc/add_17_54/FE_OCPN7_n_222 | CLKBUFX6 | 0.148 |   1.504 |    1.627 | 
     | acc/add_17_54/g979/A1             |   v   | acc/add_17_54/FE_OCPN7_n_222 | OAI21X2  | 0.000 |   1.504 |    1.627 | 
     | acc/add_17_54/g979/Y              |   ^   | acc/add_17_54/n_240          | OAI21X2  | 0.093 |   1.597 |    1.720 | 
     | acc/add_17_54/FE_RC_512_0/B       |   ^   | acc/add_17_54/n_240          | NAND2X1  | 0.000 |   1.597 |    1.720 | 
     | acc/add_17_54/FE_RC_512_0/Y       |   v   | acc/add_17_54/FE_RN_384_0    | NAND2X1  | 0.084 |   1.681 |    1.804 | 
     | acc/add_17_54/FE_RC_511_0/B0      |   v   | acc/add_17_54/FE_RN_384_0    | OAI21X1  | 0.000 |   1.681 |    1.804 | 
     | acc/add_17_54/FE_RC_511_0/Y       |   ^   | acc/n_76                     | OAI21X1  | 0.061 |   1.742 |    1.865 | 
     | acc/accumulated_result_reg[20]/D  |   ^   | acc/n_76                     | DFFRHQX1 | 0.000 |   1.742 |    1.865 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                   |       |       |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk   |          |       |   0.000 |   -0.123 | 
     | acc/accumulated_result_reg[20]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.123 | 
     +-------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin acc/accumulated_result_reg[21]/CK 
Endpoint:   acc/accumulated_result_reg[21]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[10]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.000
- Setup                         0.123
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.867
- Arrival Time                  1.736
= Slack Time                    0.131
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |             Net              |   Cell   | Delay | Arrival | Required | 
     |                                   |       |                              |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------------------------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk                          |          |       |   0.000 |    0.131 | 
     | acc/accumulated_result_reg[10]/CK |   ^   | clk                          | DFFRHQX1 | 0.000 |   0.000 |    0.131 | 
     | acc/accumulated_result_reg[10]/Q  |   ^   | mac_result[10]               | DFFRHQX1 | 0.371 |   0.371 |    0.502 | 
     | acc/add_17_54/g1188/B             |   ^   | mac_result[10]               | NOR2XL   | 0.000 |   0.371 |    0.502 | 
     | acc/add_17_54/g1188/Y             |   v   | acc/add_17_54/n_76           | NOR2XL   | 0.130 |   0.501 |    0.632 | 
     | acc/add_17_54/g1123/A             |   v   | acc/add_17_54/n_76           | NOR2XL   | 0.000 |   0.501 |    0.632 | 
     | acc/add_17_54/g1123/Y             |   ^   | acc/add_17_54/n_121          | NOR2XL   | 0.200 |   0.702 |    0.832 | 
     | acc/add_17_54/g1086/B             |   ^   | acc/add_17_54/n_121          | NAND2X1  | 0.000 |   0.702 |    0.832 | 
     | acc/add_17_54/g1086/Y             |   v   | acc/add_17_54/n_154          | NAND2X1  | 0.287 |   0.988 |    1.119 | 
     | acc/add_17_54/FE_RC_227_0/B       |   v   | acc/add_17_54/n_154          | NOR2X1   | 0.000 |   0.988 |    1.119 | 
     | acc/add_17_54/FE_RC_227_0/Y       |   ^   | acc/add_17_54/FE_RN_153_0    | NOR2X1   | 0.250 |   1.238 |    1.369 | 
     | acc/add_17_54/FE_RC_223_0/A0      |   ^   | acc/add_17_54/FE_RN_153_0    | AOI21X4  | 0.000 |   1.238 |    1.369 | 
     | acc/add_17_54/FE_RC_223_0/Y       |   v   | acc/add_17_54/n_222          | AOI21X4  | 0.118 |   1.357 |    1.487 | 
     | acc/add_17_54/FE_OCPC7_n_222/A    |   v   | acc/add_17_54/n_222          | CLKBUFX6 | 0.000 |   1.357 |    1.487 | 
     | acc/add_17_54/FE_OCPC7_n_222/Y    |   v   | acc/add_17_54/FE_OCPN7_n_222 | CLKBUFX6 | 0.148 |   1.504 |    1.635 | 
     | acc/add_17_54/g972/A1             |   v   | acc/add_17_54/FE_OCPN7_n_222 | OAI21X2  | 0.000 |   1.504 |    1.635 | 
     | acc/add_17_54/g972/Y              |   ^   | acc/add_17_54/n_247          | OAI21X2  | 0.095 |   1.599 |    1.730 | 
     | acc/add_17_54/FE_RC_518_0/B       |   ^   | acc/add_17_54/n_247          | NAND2X1  | 0.000 |   1.599 |    1.730 | 
     | acc/add_17_54/FE_RC_518_0/Y       |   v   | acc/add_17_54/FE_RN_386_0    | NAND2X1  | 0.079 |   1.678 |    1.809 | 
     | acc/add_17_54/FE_RC_517_0/B0      |   v   | acc/add_17_54/FE_RN_386_0    | OAI21X1  | 0.000 |   1.678 |    1.809 | 
     | acc/add_17_54/FE_RC_517_0/Y       |   ^   | acc/n_75                     | OAI21X1  | 0.058 |   1.736 |    1.867 | 
     | acc/accumulated_result_reg[21]/D  |   ^   | acc/n_75                     | DFFRHQX1 | 0.000 |   1.736 |    1.867 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                   |       |       |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk   |          |       |   0.000 |   -0.131 | 
     | acc/accumulated_result_reg[21]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.131 | 
     +-------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin acc/accumulated_result_reg[16]/CK 
Endpoint:   acc/accumulated_result_reg[16]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[10]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.000
- Setup                         0.125
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.865
- Arrival Time                  1.717
= Slack Time                    0.148
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |             Net              |   Cell   | Delay | Arrival | Required | 
     |                                   |       |                              |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------------------------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk                          |          |       |   0.000 |    0.148 | 
     | acc/accumulated_result_reg[10]/CK |   ^   | clk                          | DFFRHQX1 | 0.000 |   0.000 |    0.148 | 
     | acc/accumulated_result_reg[10]/Q  |   ^   | mac_result[10]               | DFFRHQX1 | 0.371 |   0.371 |    0.519 | 
     | acc/add_17_54/g1188/B             |   ^   | mac_result[10]               | NOR2XL   | 0.000 |   0.371 |    0.519 | 
     | acc/add_17_54/g1188/Y             |   v   | acc/add_17_54/n_76           | NOR2XL   | 0.130 |   0.501 |    0.649 | 
     | acc/add_17_54/g1123/A             |   v   | acc/add_17_54/n_76           | NOR2XL   | 0.000 |   0.501 |    0.649 | 
     | acc/add_17_54/g1123/Y             |   ^   | acc/add_17_54/n_121          | NOR2XL   | 0.200 |   0.702 |    0.850 | 
     | acc/add_17_54/g1086/B             |   ^   | acc/add_17_54/n_121          | NAND2X1  | 0.000 |   0.702 |    0.850 | 
     | acc/add_17_54/g1086/Y             |   v   | acc/add_17_54/n_154          | NAND2X1  | 0.287 |   0.988 |    1.136 | 
     | acc/add_17_54/FE_RC_227_0/B       |   v   | acc/add_17_54/n_154          | NOR2X1   | 0.000 |   0.988 |    1.136 | 
     | acc/add_17_54/FE_RC_227_0/Y       |   ^   | acc/add_17_54/FE_RN_153_0    | NOR2X1   | 0.250 |   1.238 |    1.386 | 
     | acc/add_17_54/FE_RC_223_0/A0      |   ^   | acc/add_17_54/FE_RN_153_0    | AOI21X4  | 0.000 |   1.238 |    1.386 | 
     | acc/add_17_54/FE_RC_223_0/Y       |   v   | acc/add_17_54/n_222          | AOI21X4  | 0.118 |   1.357 |    1.505 | 
     | acc/add_17_54/FE_OCPC7_n_222/A    |   v   | acc/add_17_54/n_222          | CLKBUFX6 | 0.000 |   1.357 |    1.505 | 
     | acc/add_17_54/FE_OCPC7_n_222/Y    |   v   | acc/add_17_54/FE_OCPN7_n_222 | CLKBUFX6 | 0.148 |   1.504 |    1.652 | 
     | acc/add_17_54/g1003/A             |   v   | acc/add_17_54/FE_OCPN7_n_222 | CLKINVX1 | 0.000 |   1.504 |    1.652 | 
     | acc/add_17_54/g1003/Y             |   ^   | acc/add_17_54/n_223          | CLKINVX1 | 0.061 |   1.565 |    1.713 | 
     | acc/add_17_54/g991/B              |   ^   | acc/add_17_54/n_223          | NAND2XL  | 0.000 |   1.565 |    1.713 | 
     | acc/add_17_54/g991/Y              |   v   | acc/add_17_54/n_235          | NAND2XL  | 0.086 |   1.652 |    1.800 | 
     | acc/add_17_54/g990/B0             |   v   | acc/add_17_54/n_235          | OAI21X1  | 0.000 |   1.652 |    1.800 | 
     | acc/add_17_54/g990/Y              |   ^   | acc/n_81                     | OAI21X1  | 0.066 |   1.717 |    1.865 | 
     | acc/accumulated_result_reg[16]/D  |   ^   | acc/n_81                     | DFFRHQX1 | 0.000 |   1.717 |    1.865 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                   |       |       |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk   |          |       |   0.000 |   -0.148 | 
     | acc/accumulated_result_reg[16]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.148 | 
     +-------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin acc/accumulated_result_reg[15]/CK 
Endpoint:   acc/accumulated_result_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[10]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.000
- Setup                         0.121
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.869
- Arrival Time                  1.641
= Slack Time                    0.228
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |         Net         |   Cell   | Delay | Arrival | Required | 
     |                                   |       |                     |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk                 |          |       |   0.000 |    0.228 | 
     | acc/accumulated_result_reg[10]/CK |   ^   | clk                 | DFFRHQX1 | 0.000 |   0.000 |    0.228 | 
     | acc/accumulated_result_reg[10]/Q  |   v   | mac_result[10]      | DFFRHQX1 | 0.378 |   0.378 |    0.606 | 
     | acc/add_17_54/g1188/B             |   v   | mac_result[10]      | NOR2XL   | 0.000 |   0.378 |    0.606 | 
     | acc/add_17_54/g1188/Y             |   ^   | acc/add_17_54/n_76  | NOR2XL   | 0.268 |   0.646 |    0.875 | 
     | acc/add_17_54/g1123/A             |   ^   | acc/add_17_54/n_76  | NOR2XL   | 0.000 |   0.646 |    0.875 | 
     | acc/add_17_54/g1123/Y             |   v   | acc/add_17_54/n_121 | NOR2XL   | 0.150 |   0.797 |    1.025 | 
     | acc/add_17_54/g1061/A1            |   v   | acc/add_17_54/n_121 | AOI21X1  | 0.000 |   0.797 |    1.025 | 
     | acc/add_17_54/g1061/Y             |   ^   | acc/add_17_54/n_175 | AOI21X1  | 0.263 |   1.060 |    1.288 | 
     | acc/add_17_54/g1039/B             |   ^   | acc/add_17_54/n_175 | NOR2XL   | 0.000 |   1.060 |    1.288 | 
     | acc/add_17_54/g1039/Y             |   v   | acc/add_17_54/n_193 | NOR2XL   | 0.090 |   1.150 |    1.378 | 
     | acc/add_17_54/g1033/C0            |   v   | acc/add_17_54/n_193 | AOI211X1 | 0.000 |   1.150 |    1.378 | 
     | acc/add_17_54/g1033/Y             |   ^   | acc/add_17_54/n_198 | AOI211X1 | 0.152 |   1.302 |    1.530 | 
     | acc/add_17_54/FE_RC_501_0/B0      |   ^   | acc/add_17_54/n_198 | OAI31X1  | 0.000 |   1.302 |    1.530 | 
     | acc/add_17_54/FE_RC_501_0/Y       |   v   | acc/add_17_54/n_227 | OAI31X1  | 0.119 |   1.420 |    1.649 | 
     | acc/add_17_54/g1256/B             |   v   | acc/add_17_54/n_227 | XNOR2XL  | 0.000 |   1.420 |    1.649 | 
     | acc/add_17_54/g1256/Y             |   ^   | acc/n_82            | XNOR2XL  | 0.220 |   1.641 |    1.869 | 
     | acc/accumulated_result_reg[15]/D  |   ^   | acc/n_82            | DFFRHQX1 | 0.000 |   1.641 |    1.869 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                   |       |       |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk   |          |       |   0.000 |   -0.228 | 
     | acc/accumulated_result_reg[15]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.228 | 
     +-------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin acc/accumulated_result_reg[13]/CK 
Endpoint:   acc/accumulated_result_reg[13]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[10]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.000
- Setup                         0.121
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.869
- Arrival Time                  1.579
= Slack Time                    0.290
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |         Net         |   Cell   | Delay | Arrival | Required | 
     |                                   |       |                     |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk                 |          |       |   0.000 |    0.290 | 
     | acc/accumulated_result_reg[10]/CK |   ^   | clk                 | DFFRHQX1 | 0.000 |   0.000 |    0.290 | 
     | acc/accumulated_result_reg[10]/Q  |   v   | mac_result[10]      | DFFRHQX1 | 0.378 |   0.378 |    0.668 | 
     | acc/add_17_54/g1188/B             |   v   | mac_result[10]      | NOR2XL   | 0.000 |   0.378 |    0.668 | 
     | acc/add_17_54/g1188/Y             |   ^   | acc/add_17_54/n_76  | NOR2XL   | 0.268 |   0.646 |    0.936 | 
     | acc/add_17_54/g1123/A             |   ^   | acc/add_17_54/n_76  | NOR2XL   | 0.000 |   0.646 |    0.936 | 
     | acc/add_17_54/g1123/Y             |   v   | acc/add_17_54/n_121 | NOR2XL   | 0.150 |   0.797 |    1.087 | 
     | acc/add_17_54/g1061/A1            |   v   | acc/add_17_54/n_121 | AOI21X1  | 0.000 |   0.797 |    1.087 | 
     | acc/add_17_54/g1061/Y             |   ^   | acc/add_17_54/n_175 | AOI21X1  | 0.263 |   1.060 |    1.350 | 
     | acc/add_17_54/g1017/A1            |   ^   | acc/add_17_54/n_175 | OA21XL   | 0.000 |   1.060 |    1.350 | 
     | acc/add_17_54/g1017/Y             |   ^   | acc/add_17_54/n_210 | OA21XL   | 0.208 |   1.268 |    1.558 | 
     | acc/add_17_54/FE_RC_482_0/B0      |   ^   | acc/add_17_54/n_210 | OAI31X2  | 0.000 |   1.268 |    1.558 | 
     | acc/add_17_54/FE_RC_482_0/Y       |   v   | acc/add_17_54/n_230 | OAI31X2  | 0.088 |   1.355 |    1.645 | 
     | acc/add_17_54/g1253/B             |   v   | acc/add_17_54/n_230 | XNOR2XL  | 0.000 |   1.355 |    1.645 | 
     | acc/add_17_54/g1253/Y             |   ^   | acc/n_84            | XNOR2XL  | 0.223 |   1.579 |    1.869 | 
     | acc/accumulated_result_reg[13]/D  |   ^   | acc/n_84            | DFFRHQX1 | 0.000 |   1.579 |    1.869 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                   |       |       |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk   |          |       |   0.000 |   -0.290 | 
     | acc/accumulated_result_reg[13]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.290 | 
     +-------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin acc/accumulated_result_reg[14]/CK 
Endpoint:   acc/accumulated_result_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[10]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.000
- Setup                         0.124
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.866
- Arrival Time                  1.570
= Slack Time                    0.296
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |         Net         |   Cell    | Delay | Arrival | Required | 
     |                                   |       |                     |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk                 |           |       |   0.000 |    0.296 | 
     | acc/accumulated_result_reg[10]/CK |   ^   | clk                 | DFFRHQX1  | 0.000 |   0.000 |    0.296 | 
     | acc/accumulated_result_reg[10]/Q  |   v   | mac_result[10]      | DFFRHQX1  | 0.378 |   0.378 |    0.674 | 
     | acc/add_17_54/g1188/B             |   v   | mac_result[10]      | NOR2XL    | 0.000 |   0.378 |    0.674 | 
     | acc/add_17_54/g1188/Y             |   ^   | acc/add_17_54/n_76  | NOR2XL    | 0.268 |   0.646 |    0.942 | 
     | acc/add_17_54/g1123/A             |   ^   | acc/add_17_54/n_76  | NOR2XL    | 0.000 |   0.646 |    0.942 | 
     | acc/add_17_54/g1123/Y             |   v   | acc/add_17_54/n_121 | NOR2XL    | 0.150 |   0.797 |    1.092 | 
     | acc/add_17_54/g1061/A1            |   v   | acc/add_17_54/n_121 | AOI21X1   | 0.000 |   0.797 |    1.092 | 
     | acc/add_17_54/g1061/Y             |   ^   | acc/add_17_54/n_175 | AOI21X1   | 0.263 |   1.060 |    1.356 | 
     | acc/add_17_54/g1016/A1N           |   ^   | acc/add_17_54/n_175 | AOI2BB1XL | 0.000 |   1.060 |    1.356 | 
     | acc/add_17_54/g1016/Y             |   ^   | acc/add_17_54/n_211 | AOI2BB1XL | 0.180 |   1.240 |    1.536 | 
     | acc/add_17_54/FE_RC_498_0/B0      |   ^   | acc/add_17_54/n_211 | OAI31X1   | 0.000 |   1.240 |    1.536 | 
     | acc/add_17_54/FE_RC_498_0/Y       |   v   | acc/add_17_54/n_229 | OAI31X1   | 0.115 |   1.355 |    1.651 | 
     | acc/add_17_54/g1260/B             |   v   | acc/add_17_54/n_229 | XNOR2XL   | 0.000 |   1.355 |    1.651 | 
     | acc/add_17_54/g1260/Y             |   ^   | acc/n_83            | XNOR2XL   | 0.215 |   1.570 |    1.866 | 
     | acc/accumulated_result_reg[14]/D  |   ^   | acc/n_83            | DFFRHQX1  | 0.000 |   1.570 |    1.866 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                   |       |       |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk   |          |       |   0.000 |   -0.296 | 
     | acc/accumulated_result_reg[14]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.296 | 
     +-------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin acc/accumulated_result_reg[9]/CK 
Endpoint:   acc/accumulated_result_reg[9]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[0]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.000
- Setup                         0.129
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.861
- Arrival Time                  1.393
= Slack Time                    0.468
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                               |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                           |           |       |   0.000 |    0.468 | 
     | acc/accumulated_result_reg[0]/CK |   ^   | clk                           | DFFRHQX1  | 0.000 |   0.000 |    0.468 | 
     | acc/accumulated_result_reg[0]/Q  |   v   | mac_result[0]                 | DFFRHQX1  | 0.418 |   0.418 |    0.887 | 
     | acc/add_17_54/g1237/A            |   v   | mac_result[0]                 | NAND2X2   | 0.000 |   0.418 |    0.887 | 
     | acc/add_17_54/g1237/Y            |   ^   | acc/add_17_54/n_132           | NAND2X2   | 0.088 |   0.507 |    0.975 | 
     | acc/add_17_54/g1068/A            |   ^   | acc/add_17_54/n_132           | NAND2X2   | 0.000 |   0.507 |    0.975 | 
     | acc/add_17_54/g1068/Y            |   v   | acc/add_17_54/n_170           | NAND2X2   | 0.116 |   0.623 |    1.091 | 
     | acc/add_17_54/g1058/B            |   v   | acc/add_17_54/n_170           | NOR2X4    | 0.000 |   0.623 |    1.091 | 
     | acc/add_17_54/g1058/Y            |   ^   | acc/add_17_54/n_178           | NOR2X4    | 0.093 |   0.716 |    1.184 | 
     | acc/add_17_54/g1037/A            |   ^   | acc/add_17_54/n_178           | CLKAND2X6 | 0.000 |   0.716 |    1.184 | 
     | acc/add_17_54/g1037/Y            |   ^   | acc/add_17_54/n_195           | CLKAND2X6 | 0.114 |   0.830 |    1.299 | 
     | acc/add_17_54/FE_RC_17_0/B       |   ^   | acc/add_17_54/n_195           | NAND2X4   | 0.000 |   0.830 |    1.299 | 
     | acc/add_17_54/FE_RC_17_0/Y       |   v   | acc/add_17_54/n_311           | NAND2X4   | 0.067 |   0.897 |    1.365 | 
     | acc/add_17_54/FE_OCPC6_n_311/A   |   v   | acc/add_17_54/n_311           | CLKBUFX3  | 0.000 |   0.897 |    1.365 | 
     | acc/add_17_54/FE_OCPC6_n_311/Y   |   v   | acc/add_17_54/FE_OCPN6_n_311  | CLKBUFX3  | 0.146 |   1.043 |    1.511 | 
     | acc/add_17_54/FE_OCPC24_n_311/A  |   v   | acc/add_17_54/FE_OCPN6_n_311  | INVX1     | 0.000 |   1.043 |    1.511 | 
     | acc/add_17_54/FE_OCPC24_n_311/Y  |   ^   | acc/add_17_54/FE_OCPN24_n_311 | INVX1     | 0.064 |   1.107 |    1.575 | 
     | acc/add_17_54/g993/A1            |   ^   | acc/add_17_54/FE_OCPN24_n_311 | OAI21X1   | 0.000 |   1.107 |    1.575 | 
     | acc/add_17_54/g993/Y             |   v   | acc/add_17_54/n_233           | OAI21X1   | 0.065 |   1.172 |    1.640 | 
     | acc/add_17_54/g1263/A            |   v   | acc/add_17_54/n_233           | XNOR2XL   | 0.000 |   1.172 |    1.640 | 
     | acc/add_17_54/g1263/Y            |   ^   | acc/n_88                      | XNOR2XL   | 0.221 |   1.393 |    1.861 | 
     | acc/accumulated_result_reg[9]/D  |   ^   | acc/n_88                      | DFFRHQX1  | 0.000 |   1.393 |    1.861 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                  |       |       |          |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |          |       |   0.000 |   -0.468 | 
     | acc/accumulated_result_reg[9]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.468 | 
     +------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin acc/accumulated_result_reg[12]/CK 
Endpoint:   acc/accumulated_result_reg[12]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[0]/Q  (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.000
- Setup                         0.122
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.868
- Arrival Time                  1.398
= Slack Time                    0.470
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                               |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                           |           |       |   0.000 |    0.470 | 
     | acc/accumulated_result_reg[0]/CK |   ^   | clk                           | DFFRHQX1  | 0.000 |   0.000 |    0.470 | 
     | acc/accumulated_result_reg[0]/Q  |   v   | mac_result[0]                 | DFFRHQX1  | 0.418 |   0.418 |    0.889 | 
     | acc/add_17_54/g1237/A            |   v   | mac_result[0]                 | NAND2X2   | 0.000 |   0.418 |    0.889 | 
     | acc/add_17_54/g1237/Y            |   ^   | acc/add_17_54/n_132           | NAND2X2   | 0.088 |   0.507 |    0.977 | 
     | acc/add_17_54/g1068/A            |   ^   | acc/add_17_54/n_132           | NAND2X2   | 0.000 |   0.507 |    0.977 | 
     | acc/add_17_54/g1068/Y            |   v   | acc/add_17_54/n_170           | NAND2X2   | 0.116 |   0.623 |    1.093 | 
     | acc/add_17_54/g1058/B            |   v   | acc/add_17_54/n_170           | NOR2X4    | 0.000 |   0.623 |    1.093 | 
     | acc/add_17_54/g1058/Y            |   ^   | acc/add_17_54/n_178           | NOR2X4    | 0.093 |   0.716 |    1.186 | 
     | acc/add_17_54/g1037/A            |   ^   | acc/add_17_54/n_178           | CLKAND2X6 | 0.000 |   0.716 |    1.186 | 
     | acc/add_17_54/g1037/Y            |   ^   | acc/add_17_54/n_195           | CLKAND2X6 | 0.114 |   0.830 |    1.301 | 
     | acc/add_17_54/FE_RC_17_0/B       |   ^   | acc/add_17_54/n_195           | NAND2X4   | 0.000 |   0.830 |    1.301 | 
     | acc/add_17_54/FE_RC_17_0/Y       |   v   | acc/add_17_54/n_311           | NAND2X4   | 0.067 |   0.897 |    1.367 | 
     | acc/add_17_54/FE_OCPC6_n_311/A   |   v   | acc/add_17_54/n_311           | CLKBUFX3  | 0.000 |   0.897 |    1.367 | 
     | acc/add_17_54/FE_OCPC6_n_311/Y   |   v   | acc/add_17_54/FE_OCPN6_n_311  | CLKBUFX3  | 0.146 |   1.043 |    1.513 | 
     | acc/add_17_54/FE_OCPC20_n_311/A  |   v   | acc/add_17_54/FE_OCPN6_n_311  | INVX1     | 0.000 |   1.043 |    1.513 | 
     | acc/add_17_54/FE_OCPC20_n_311/Y  |   ^   | acc/add_17_54/FE_OCPN20_n_311 | INVX1     | 0.069 |   1.112 |    1.583 | 
     | acc/add_17_54/g1002/A1           |   ^   | acc/add_17_54/FE_OCPN20_n_311 | OAI21X2   | 0.000 |   1.112 |    1.583 | 
     | acc/add_17_54/g1002/Y            |   v   | acc/add_17_54/n_224           | OAI21X2   | 0.065 |   1.178 |    1.648 | 
     | acc/add_17_54/g1255/B            |   v   | acc/add_17_54/n_224           | XNOR2XL   | 0.000 |   1.178 |    1.648 | 
     | acc/add_17_54/g1255/Y            |   ^   | acc/n_85                      | XNOR2XL   | 0.220 |   1.398 |    1.868 | 
     | acc/accumulated_result_reg[12]/D |   ^   | acc/n_85                      | DFFRHQX1  | 0.000 |   1.398 |    1.868 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                   |       |       |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk   |          |       |   0.000 |   -0.470 | 
     | acc/accumulated_result_reg[12]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.470 | 
     +-------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin acc/accumulated_result_reg[11]/CK 
Endpoint:   acc/accumulated_result_reg[11]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[0]/Q  (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.000
- Setup                         0.128
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.862
- Arrival Time                  1.370
= Slack Time                    0.492
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                               |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                           |           |       |   0.000 |    0.492 | 
     | acc/accumulated_result_reg[0]/CK |   ^   | clk                           | DFFRHQX1  | 0.000 |   0.000 |    0.492 | 
     | acc/accumulated_result_reg[0]/Q  |   v   | mac_result[0]                 | DFFRHQX1  | 0.418 |   0.418 |    0.911 | 
     | acc/add_17_54/g1237/A            |   v   | mac_result[0]                 | NAND2X2   | 0.000 |   0.418 |    0.911 | 
     | acc/add_17_54/g1237/Y            |   ^   | acc/add_17_54/n_132           | NAND2X2   | 0.088 |   0.507 |    0.999 | 
     | acc/add_17_54/g1068/A            |   ^   | acc/add_17_54/n_132           | NAND2X2   | 0.000 |   0.507 |    0.999 | 
     | acc/add_17_54/g1068/Y            |   v   | acc/add_17_54/n_170           | NAND2X2   | 0.116 |   0.623 |    1.115 | 
     | acc/add_17_54/g1058/B            |   v   | acc/add_17_54/n_170           | NOR2X4    | 0.000 |   0.623 |    1.115 | 
     | acc/add_17_54/g1058/Y            |   ^   | acc/add_17_54/n_178           | NOR2X4    | 0.093 |   0.716 |    1.208 | 
     | acc/add_17_54/g1037/A            |   ^   | acc/add_17_54/n_178           | CLKAND2X6 | 0.000 |   0.716 |    1.208 | 
     | acc/add_17_54/g1037/Y            |   ^   | acc/add_17_54/n_195           | CLKAND2X6 | 0.114 |   0.830 |    1.323 | 
     | acc/add_17_54/FE_RC_17_0/B       |   ^   | acc/add_17_54/n_195           | NAND2X4   | 0.000 |   0.830 |    1.323 | 
     | acc/add_17_54/FE_RC_17_0/Y       |   v   | acc/add_17_54/n_311           | NAND2X4   | 0.067 |   0.897 |    1.389 | 
     | acc/add_17_54/FE_OCPC6_n_311/A   |   v   | acc/add_17_54/n_311           | CLKBUFX3  | 0.000 |   0.897 |    1.389 | 
     | acc/add_17_54/FE_OCPC6_n_311/Y   |   v   | acc/add_17_54/FE_OCPN6_n_311  | CLKBUFX3  | 0.146 |   1.043 |    1.535 | 
     | acc/add_17_54/FE_OCPC23_n_311/A  |   v   | acc/add_17_54/FE_OCPN6_n_311  | INVX1     | 0.000 |   1.043 |    1.535 | 
     | acc/add_17_54/FE_OCPC23_n_311/Y  |   ^   | acc/add_17_54/FE_OCPN23_n_311 | INVX1     | 0.071 |   1.114 |    1.607 | 
     | acc/add_17_54/FE_RC_519_0/A2     |   ^   | acc/add_17_54/FE_OCPN23_n_311 | OAI31X2   | 0.000 |   1.114 |    1.607 | 
     | acc/add_17_54/FE_RC_519_0/Y      |   v   | acc/add_17_54/n_226           | OAI31X2   | 0.071 |   1.185 |    1.678 | 
     | acc/add_17_54/g1251/B            |   v   | acc/add_17_54/n_226           | XOR2XL    | 0.000 |   1.185 |    1.678 | 
     | acc/add_17_54/g1251/Y            |   ^   | acc/n_86                      | XOR2XL    | 0.185 |   1.370 |    1.862 | 
     | acc/accumulated_result_reg[11]/D |   ^   | acc/n_86                      | DFFRHQX1  | 0.000 |   1.370 |    1.862 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                   |       |       |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk   |          |       |   0.000 |   -0.492 | 
     | acc/accumulated_result_reg[11]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.492 | 
     +-------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin acc/accumulated_result_reg[10]/CK 
Endpoint:   acc/accumulated_result_reg[10]/D (v) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[0]/Q  (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.000
- Setup                         0.092
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.898
- Arrival Time                  1.373
= Slack Time                    0.525
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                          |           |       |   0.000 |    0.525 | 
     | acc/accumulated_result_reg[0]/CK |   ^   | clk                          | DFFRHQX1  | 0.000 |   0.000 |    0.525 | 
     | acc/accumulated_result_reg[0]/Q  |   v   | mac_result[0]                | DFFRHQX1  | 0.418 |   0.418 |    0.943 | 
     | acc/add_17_54/g1237/A            |   v   | mac_result[0]                | NAND2X2   | 0.000 |   0.418 |    0.943 | 
     | acc/add_17_54/g1237/Y            |   ^   | acc/add_17_54/n_132          | NAND2X2   | 0.088 |   0.507 |    1.032 | 
     | acc/add_17_54/g1068/A            |   ^   | acc/add_17_54/n_132          | NAND2X2   | 0.000 |   0.507 |    1.032 | 
     | acc/add_17_54/g1068/Y            |   v   | acc/add_17_54/n_170          | NAND2X2   | 0.116 |   0.623 |    1.148 | 
     | acc/add_17_54/g1058/B            |   v   | acc/add_17_54/n_170          | NOR2X4    | 0.000 |   0.623 |    1.148 | 
     | acc/add_17_54/g1058/Y            |   ^   | acc/add_17_54/n_178          | NOR2X4    | 0.093 |   0.716 |    1.241 | 
     | acc/add_17_54/g1037/A            |   ^   | acc/add_17_54/n_178          | CLKAND2X6 | 0.000 |   0.716 |    1.241 | 
     | acc/add_17_54/g1037/Y            |   ^   | acc/add_17_54/n_195          | CLKAND2X6 | 0.114 |   0.830 |    1.355 | 
     | acc/add_17_54/FE_RC_17_0/B       |   ^   | acc/add_17_54/n_195          | NAND2X4   | 0.000 |   0.830 |    1.355 | 
     | acc/add_17_54/FE_RC_17_0/Y       |   v   | acc/add_17_54/n_311          | NAND2X4   | 0.067 |   0.897 |    1.422 | 
     | acc/add_17_54/FE_OCPC6_n_311/A   |   v   | acc/add_17_54/n_311          | CLKBUFX3  | 0.000 |   0.897 |    1.422 | 
     | acc/add_17_54/FE_OCPC6_n_311/Y   |   v   | acc/add_17_54/FE_OCPN6_n_311 | CLKBUFX3  | 0.146 |   1.043 |    1.568 | 
     | acc/add_17_54/g992/A1            |   v   | acc/add_17_54/FE_OCPN6_n_311 | AO21X1    | 0.000 |   1.043 |    1.568 | 
     | acc/add_17_54/g992/Y             |   v   | acc/add_17_54/n_234          | AO21X1    | 0.188 |   1.231 |    1.756 | 
     | acc/add_17_54/FE_RC_514_0/B      |   v   | acc/add_17_54/n_234          | NAND2X1   | 0.000 |   1.231 |    1.756 | 
     | acc/add_17_54/FE_RC_514_0/Y      |   ^   | acc/add_17_54/FE_RN_385_0    | NAND2X1   | 0.062 |   1.293 |    1.818 | 
     | acc/add_17_54/FE_RC_513_0/B0     |   ^   | acc/add_17_54/FE_RN_385_0    | OAI21X1   | 0.000 |   1.293 |    1.818 | 
     | acc/add_17_54/FE_RC_513_0/Y      |   v   | acc/n_87                     | OAI21X1   | 0.081 |   1.373 |    1.898 | 
     | acc/accumulated_result_reg[10]/D |   v   | acc/n_87                     | DFFRHQX1  | 0.000 |   1.373 |    1.898 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                   |       |       |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk   |          |       |   0.000 |   -0.525 | 
     | acc/accumulated_result_reg[10]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.525 | 
     +-------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin acc/accumulated_result_reg[8]/CK 
Endpoint:   acc/accumulated_result_reg[8]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[0]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.000
- Setup                         0.150
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.840
- Arrival Time                  1.186
= Slack Time                    0.654
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                          |           |       |   0.000 |    0.654 | 
     | acc/accumulated_result_reg[0]/CK |   ^   | clk                          | DFFRHQX1  | 0.000 |   0.000 |    0.654 | 
     | acc/accumulated_result_reg[0]/Q  |   v   | mac_result[0]                | DFFRHQX1  | 0.418 |   0.418 |    1.072 | 
     | acc/add_17_54/g1237/A            |   v   | mac_result[0]                | NAND2X2   | 0.000 |   0.418 |    1.072 | 
     | acc/add_17_54/g1237/Y            |   ^   | acc/add_17_54/n_132          | NAND2X2   | 0.088 |   0.507 |    1.161 | 
     | acc/add_17_54/g1068/A            |   ^   | acc/add_17_54/n_132          | NAND2X2   | 0.000 |   0.507 |    1.161 | 
     | acc/add_17_54/g1068/Y            |   v   | acc/add_17_54/n_170          | NAND2X2   | 0.116 |   0.623 |    1.277 | 
     | acc/add_17_54/g1058/B            |   v   | acc/add_17_54/n_170          | NOR2X4    | 0.000 |   0.623 |    1.277 | 
     | acc/add_17_54/g1058/Y            |   ^   | acc/add_17_54/n_178          | NOR2X4    | 0.093 |   0.716 |    1.370 | 
     | acc/add_17_54/g1037/A            |   ^   | acc/add_17_54/n_178          | CLKAND2X6 | 0.000 |   0.716 |    1.370 | 
     | acc/add_17_54/g1037/Y            |   ^   | acc/add_17_54/n_195          | CLKAND2X6 | 0.114 |   0.830 |    1.484 | 
     | acc/add_17_54/FE_RC_17_0/B       |   ^   | acc/add_17_54/n_195          | NAND2X4   | 0.000 |   0.830 |    1.484 | 
     | acc/add_17_54/FE_RC_17_0/Y       |   v   | acc/add_17_54/n_311          | NAND2X4   | 0.067 |   0.897 |    1.551 | 
     | acc/add_17_54/FE_OCPC6_n_311/A   |   v   | acc/add_17_54/n_311          | CLKBUFX3  | 0.000 |   0.897 |    1.551 | 
     | acc/add_17_54/FE_OCPC6_n_311/Y   |   v   | acc/add_17_54/FE_OCPN6_n_311 | CLKBUFX3  | 0.146 |   1.043 |    1.697 | 
     | acc/add_17_54/g1007/B            |   v   | acc/add_17_54/FE_OCPN6_n_311 | MXI2XL    | 0.000 |   1.043 |    1.697 | 
     | acc/add_17_54/g1007/Y            |   ^   | acc/n_89                     | MXI2XL    | 0.143 |   1.186 |    1.840 | 
     | acc/accumulated_result_reg[8]/D  |   ^   | acc/n_89                     | DFFRHQX1  | 0.000 |   1.186 |    1.840 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                  |       |       |          |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |          |       |   0.000 |   -0.654 | 
     | acc/accumulated_result_reg[8]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.654 | 
     +------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin acc/accumulated_result_reg[5]/CK 
Endpoint:   acc/accumulated_result_reg[5]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[0]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.000
- Setup                         0.151
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.839
- Arrival Time                  1.110
= Slack Time                    0.729
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |             Net              |   Cell   | Delay | Arrival | Required | 
     |                                  |       |                              |          |       |  Time   |   Time   | 
     |----------------------------------+-------+------------------------------+----------+-------+---------+----------| 
     | clk                              |   ^   | clk                          |          |       |   0.000 |    0.729 | 
     | acc/accumulated_result_reg[0]/CK |   ^   | clk                          | DFFRHQX1 | 0.000 |   0.000 |    0.729 | 
     | acc/accumulated_result_reg[0]/Q  |   v   | mac_result[0]                | DFFRHQX1 | 0.418 |   0.418 |    1.147 | 
     | acc/add_17_54/g1237/A            |   v   | mac_result[0]                | NAND2X2  | 0.000 |   0.418 |    1.147 | 
     | acc/add_17_54/g1237/Y            |   ^   | acc/add_17_54/n_132          | NAND2X2  | 0.088 |   0.507 |    1.236 | 
     | acc/add_17_54/g1068/A            |   ^   | acc/add_17_54/n_132          | NAND2X2  | 0.000 |   0.507 |    1.236 | 
     | acc/add_17_54/g1068/Y            |   v   | acc/add_17_54/n_170          | NAND2X2  | 0.116 |   0.623 |    1.352 | 
     | acc/add_17_54/g1058/B            |   v   | acc/add_17_54/n_170          | NOR2X4   | 0.000 |   0.623 |    1.352 | 
     | acc/add_17_54/g1058/Y            |   ^   | acc/add_17_54/n_178          | NOR2X4   | 0.093 |   0.716 |    1.445 | 
     | acc/add_17_54/FE_OCPC3_n_178/A   |   ^   | acc/add_17_54/n_178          | CLKBUFX2 | 0.000 |   0.716 |    1.445 | 
     | acc/add_17_54/FE_OCPC3_n_178/Y   |   ^   | acc/add_17_54/FE_OCPN3_n_178 | CLKBUFX2 | 0.139 |   0.855 |    1.584 | 
     | acc/add_17_54/g1035/B            |   ^   | acc/add_17_54/FE_OCPN3_n_178 | NAND2XL  | 0.000 |   0.855 |    1.584 | 
     | acc/add_17_54/g1035/Y            |   v   | acc/add_17_54/n_196          | NAND2XL  | 0.099 |   0.954 |    1.683 | 
     | acc/add_17_54/g1010/A0           |   v   | acc/add_17_54/n_196          | OAI21XL  | 0.000 |   0.954 |    1.683 | 
     | acc/add_17_54/g1010/Y            |   ^   | acc/n_22                     | OAI21XL  | 0.156 |   1.110 |    1.839 | 
     | acc/accumulated_result_reg[5]/D  |   ^   | acc/n_22                     | DFFRHQX1 | 0.000 |   1.110 |    1.839 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                  |       |       |          |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |          |       |   0.000 |   -0.729 | 
     | acc/accumulated_result_reg[5]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.729 | 
     +------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin acc/accumulated_result_reg[7]/CK 
Endpoint:   acc/accumulated_result_reg[7]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[0]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.000
- Setup                         0.139
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.851
- Arrival Time                  1.108
= Slack Time                    0.743
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |             Net              |   Cell   | Delay | Arrival | Required | 
     |                                  |       |                              |          |       |  Time   |   Time   | 
     |----------------------------------+-------+------------------------------+----------+-------+---------+----------| 
     | clk                              |   ^   | clk                          |          |       |   0.000 |    0.743 | 
     | acc/accumulated_result_reg[0]/CK |   ^   | clk                          | DFFRHQX1 | 0.000 |   0.000 |    0.743 | 
     | acc/accumulated_result_reg[0]/Q  |   v   | mac_result[0]                | DFFRHQX1 | 0.418 |   0.418 |    1.161 | 
     | acc/add_17_54/g1237/A            |   v   | mac_result[0]                | NAND2X2  | 0.000 |   0.418 |    1.161 | 
     | acc/add_17_54/g1237/Y            |   ^   | acc/add_17_54/n_132          | NAND2X2  | 0.088 |   0.507 |    1.250 | 
     | acc/add_17_54/g1068/A            |   ^   | acc/add_17_54/n_132          | NAND2X2  | 0.000 |   0.507 |    1.250 | 
     | acc/add_17_54/g1068/Y            |   v   | acc/add_17_54/n_170          | NAND2X2  | 0.116 |   0.623 |    1.366 | 
     | acc/add_17_54/g1058/B            |   v   | acc/add_17_54/n_170          | NOR2X4   | 0.000 |   0.623 |    1.366 | 
     | acc/add_17_54/g1058/Y            |   ^   | acc/add_17_54/n_178          | NOR2X4   | 0.093 |   0.716 |    1.459 | 
     | acc/add_17_54/FE_OCPC3_n_178/A   |   ^   | acc/add_17_54/n_178          | CLKBUFX2 | 0.000 |   0.716 |    1.459 | 
     | acc/add_17_54/FE_OCPC3_n_178/Y   |   ^   | acc/add_17_54/FE_OCPN3_n_178 | CLKBUFX2 | 0.139 |   0.855 |    1.598 | 
     | acc/add_17_54/g1040/C            |   ^   | acc/add_17_54/FE_OCPN3_n_178 | NAND3X1  | 0.000 |   0.855 |    1.598 | 
     | acc/add_17_54/g1040/Y            |   v   | acc/add_17_54/n_192          | NAND3X1  | 0.115 |   0.970 |    1.713 | 
     | acc/add_17_54/g1011/A0           |   v   | acc/add_17_54/n_192          | OAI21XL  | 0.000 |   0.970 |    1.713 | 
     | acc/add_17_54/g1011/Y            |   ^   | acc/n_91                     | OAI21XL  | 0.139 |   1.108 |    1.851 | 
     | acc/accumulated_result_reg[7]/D  |   ^   | acc/n_91                     | DFFRHQX1 | 0.000 |   1.108 |    1.851 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                  |       |       |          |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |          |       |   0.000 |   -0.743 | 
     | acc/accumulated_result_reg[7]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.743 | 
     +------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin acc/accumulated_result_reg[6]/CK 
Endpoint:   acc/accumulated_result_reg[6]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[0]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.000
- Setup                         0.130
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.860
- Arrival Time                  1.076
= Slack Time                    0.785
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                               |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                           |           |       |   0.000 |    0.785 | 
     | acc/accumulated_result_reg[0]/CK |   ^   | clk                           | DFFRHQX1  | 0.000 |   0.000 |    0.785 | 
     | acc/accumulated_result_reg[0]/Q  |   ^   | mac_result[0]                 | DFFRHQX1  | 0.424 |   0.424 |    1.209 | 
     | acc/add_17_54/g1237/A            |   ^   | mac_result[0]                 | NAND2X2   | 0.000 |   0.424 |    1.209 | 
     | acc/add_17_54/g1237/Y            |   v   | acc/add_17_54/n_132           | NAND2X2   | 0.107 |   0.531 |    1.316 | 
     | acc/add_17_54/g1068/A            |   v   | acc/add_17_54/n_132           | NAND2X2   | 0.000 |   0.531 |    1.316 | 
     | acc/add_17_54/g1068/Y            |   ^   | acc/add_17_54/n_170           | NAND2X2   | 0.100 |   0.631 |    1.416 | 
     | acc/add_17_54/g1058/B            |   ^   | acc/add_17_54/n_170           | NOR2X4    | 0.000 |   0.631 |    1.416 | 
     | acc/add_17_54/g1058/Y            |   v   | acc/add_17_54/n_178           | NOR2X4    | 0.049 |   0.680 |    1.465 | 
     | acc/add_17_54/g1037/A            |   v   | acc/add_17_54/n_178           | CLKAND2X6 | 0.000 |   0.680 |    1.465 | 
     | acc/add_17_54/g1037/Y            |   v   | acc/add_17_54/n_195           | CLKAND2X6 | 0.124 |   0.805 |    1.590 | 
     | acc/add_17_54/FE_OCPC26_n_195/A  |   v   | acc/add_17_54/n_195           | BUFX2     | 0.000 |   0.805 |    1.590 | 
     | acc/add_17_54/FE_OCPC26_n_195/Y  |   v   | acc/add_17_54/FE_OCPN26_n_195 | BUFX2     | 0.115 |   0.920 |    1.705 | 
     | acc/add_17_54/g1242/B            |   v   | acc/add_17_54/FE_OCPN26_n_195 | XOR2XL    | 0.000 |   0.920 |    1.705 | 
     | acc/add_17_54/g1242/Y            |   ^   | acc/n_11                      | XOR2XL    | 0.156 |   1.076 |    1.860 | 
     | acc/accumulated_result_reg[6]/D  |   ^   | acc/n_11                      | DFFRHQX1  | 0.000 |   1.076 |    1.860 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                  |       |       |          |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |          |       |   0.000 |   -0.785 | 
     | acc/accumulated_result_reg[6]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.785 | 
     +------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin acc/accumulated_result_reg[4]/CK 
Endpoint:   acc/accumulated_result_reg[4]/D (v) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[0]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.000
- Setup                         0.082
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.908
- Arrival Time                  1.041
= Slack Time                    0.867
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |             Net              |   Cell   | Delay | Arrival | Required | 
     |                                  |       |                              |          |       |  Time   |   Time   | 
     |----------------------------------+-------+------------------------------+----------+-------+---------+----------| 
     | clk                              |   ^   | clk                          |          |       |   0.000 |    0.867 | 
     | acc/accumulated_result_reg[0]/CK |   ^   | clk                          | DFFRHQX1 | 0.000 |   0.000 |    0.867 | 
     | acc/accumulated_result_reg[0]/Q  |   v   | mac_result[0]                | DFFRHQX1 | 0.418 |   0.418 |    1.285 | 
     | acc/add_17_54/g1237/A            |   v   | mac_result[0]                | NAND2X2  | 0.000 |   0.418 |    1.285 | 
     | acc/add_17_54/g1237/Y            |   ^   | acc/add_17_54/n_132          | NAND2X2  | 0.088 |   0.507 |    1.373 | 
     | acc/add_17_54/g1068/A            |   ^   | acc/add_17_54/n_132          | NAND2X2  | 0.000 |   0.507 |    1.373 | 
     | acc/add_17_54/g1068/Y            |   v   | acc/add_17_54/n_170          | NAND2X2  | 0.116 |   0.623 |    1.490 | 
     | acc/add_17_54/g1058/B            |   v   | acc/add_17_54/n_170          | NOR2X4   | 0.000 |   0.623 |    1.490 | 
     | acc/add_17_54/g1058/Y            |   ^   | acc/add_17_54/n_178          | NOR2X4   | 0.093 |   0.716 |    1.583 | 
     | acc/add_17_54/FE_OCPC3_n_178/A   |   ^   | acc/add_17_54/n_178          | CLKBUFX2 | 0.000 |   0.716 |    1.583 | 
     | acc/add_17_54/FE_OCPC3_n_178/Y   |   ^   | acc/add_17_54/FE_OCPN3_n_178 | CLKBUFX2 | 0.139 |   0.855 |    1.722 | 
     | acc/add_17_54/g1030/B            |   ^   | acc/add_17_54/FE_OCPN3_n_178 | XOR2XL   | 0.000 |   0.855 |    1.722 | 
     | acc/add_17_54/g1030/Y            |   v   | acc/n_26                     | XOR2XL   | 0.186 |   1.041 |    1.908 | 
     | acc/accumulated_result_reg[4]/D  |   v   | acc/n_26                     | DFFRHQX1 | 0.000 |   1.041 |    1.908 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                  |       |       |          |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |          |       |   0.000 |   -0.867 | 
     | acc/accumulated_result_reg[4]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.867 | 
     +------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin acc/accumulated_result_reg[2]/CK 
Endpoint:   acc/accumulated_result_reg[2]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[0]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.000
- Setup                         0.148
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.842
- Arrival Time                  0.898
= Slack Time                    0.944
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net              |   Cell   | Delay | Arrival | Required | 
     |                                  |       |                               |          |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------------------------+----------+-------+---------+----------| 
     | clk                              |   ^   | clk                           |          |       |   0.000 |    0.944 | 
     | acc/accumulated_result_reg[0]/CK |   ^   | clk                           | DFFRHQX1 | 0.000 |   0.000 |    0.944 | 
     | acc/accumulated_result_reg[0]/Q  |   ^   | mac_result[0]                 | DFFRHQX1 | 0.424 |   0.424 |    1.368 | 
     | acc/add_17_54/g1237/A            |   ^   | mac_result[0]                 | NAND2X2  | 0.000 |   0.424 |    1.368 | 
     | acc/add_17_54/g1237/Y            |   v   | acc/add_17_54/n_132           | NAND2X2  | 0.107 |   0.531 |    1.475 | 
     | acc/add_17_54/g1068/A            |   v   | acc/add_17_54/n_132           | NAND2X2  | 0.000 |   0.531 |    1.475 | 
     | acc/add_17_54/g1068/Y            |   ^   | acc/add_17_54/n_170           | NAND2X2  | 0.100 |   0.631 |    1.575 | 
     | acc/add_17_54/FE_OCPC45_n_170/A  |   ^   | acc/add_17_54/n_170           | BUFX2    | 0.000 |   0.631 |    1.575 | 
     | acc/add_17_54/FE_OCPC45_n_170/Y  |   ^   | acc/add_17_54/FE_OCPN45_n_170 | BUFX2    | 0.117 |   0.748 |    1.692 | 
     | acc/add_17_54/g1043/A            |   ^   | acc/add_17_54/FE_OCPN45_n_170 | NAND2XL  | 0.000 |   0.748 |    1.692 | 
     | acc/add_17_54/g1043/Y            |   v   | acc/add_17_54/n_189           | NAND2XL  | 0.068 |   0.816 |    1.760 | 
     | acc/add_17_54/g1041/B0           |   v   | acc/add_17_54/n_189           | OAI21XL  | 0.000 |   0.816 |    1.760 | 
     | acc/add_17_54/g1041/Y            |   ^   | acc/n_48                      | OAI21XL  | 0.083 |   0.898 |    1.842 | 
     | acc/accumulated_result_reg[2]/D  |   ^   | acc/n_48                      | DFFRHQX1 | 0.000 |   0.898 |    1.842 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                  |       |       |          |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |          |       |   0.000 |   -0.944 | 
     | acc/accumulated_result_reg[2]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.944 | 
     +------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin acc/accumulated_result_reg[3]/CK 
Endpoint:   acc/accumulated_result_reg[3]/D (v) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[0]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.000
- Setup                         0.089
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.901
- Arrival Time                  0.947
= Slack Time                    0.954
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net         |   Cell   | Delay | Arrival | Required | 
     |                                  |       |                     |          |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------------+----------+-------+---------+----------| 
     | clk                              |   ^   | clk                 |          |       |   0.000 |    0.954 | 
     | acc/accumulated_result_reg[0]/CK |   ^   | clk                 | DFFRHQX1 | 0.000 |   0.000 |    0.954 | 
     | acc/accumulated_result_reg[0]/Q  |   v   | mac_result[0]       | DFFRHQX1 | 0.418 |   0.418 |    1.372 | 
     | acc/add_17_54/g1237/A            |   v   | mac_result[0]       | NAND2X2  | 0.000 |   0.418 |    1.372 | 
     | acc/add_17_54/g1237/Y            |   ^   | acc/add_17_54/n_132 | NAND2X2  | 0.088 |   0.507 |    1.461 | 
     | acc/add_17_54/g1068/A            |   ^   | acc/add_17_54/n_132 | NAND2X2  | 0.000 |   0.507 |    1.461 | 
     | acc/add_17_54/g1068/Y            |   v   | acc/add_17_54/n_170 | NAND2X2  | 0.116 |   0.623 |    1.577 | 
     | acc/add_17_54/g1042/AN           |   v   | acc/add_17_54/n_170 | NAND2BX1 | 0.000 |   0.623 |    1.577 | 
     | acc/add_17_54/g1042/Y            |   v   | acc/add_17_54/n_190 | NAND2BX1 | 0.167 |   0.790 |    1.743 | 
     | acc/add_17_54/g1038/B            |   v   | acc/add_17_54/n_190 | NAND2XL  | 0.000 |   0.790 |    1.743 | 
     | acc/add_17_54/g1038/Y            |   ^   | acc/add_17_54/n_194 | NAND2XL  | 0.080 |   0.870 |    1.824 | 
     | acc/add_17_54/g1029/B0           |   ^   | acc/add_17_54/n_194 | OAI21X1  | 0.000 |   0.870 |    1.824 | 
     | acc/add_17_54/g1029/Y            |   v   | acc/n_37            | OAI21X1  | 0.077 |   0.947 |    1.901 | 
     | acc/accumulated_result_reg[3]/D  |   v   | acc/n_37            | DFFRHQX1 | 0.000 |   0.947 |    1.901 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                  |       |       |          |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |          |       |   0.000 |   -0.954 | 
     | acc/accumulated_result_reg[3]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.954 | 
     +------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin acc/accumulated_result_reg[1]/CK 
Endpoint:   acc/accumulated_result_reg[1]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[1]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.000
- Setup                         0.126
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.864
- Arrival Time                  0.799
= Slack Time                    1.066
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net         |   Cell   | Delay | Arrival | Required | 
     |                                  |       |                     |          |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------------+----------+-------+---------+----------| 
     | clk                              |   ^   | clk                 |          |       |   0.000 |    1.066 | 
     | acc/accumulated_result_reg[1]/CK |   ^   | clk                 | DFFRHQX1 | 0.000 |   0.000 |    1.066 | 
     | acc/accumulated_result_reg[1]/Q  |   v   | mac_result[1]       | DFFRHQX1 | 0.386 |   0.386 |    1.451 | 
     | acc/add_17_54/g1238/A            |   v   | mac_result[1]       | NAND2X1  | 0.000 |   0.386 |    1.451 | 
     | acc/add_17_54/g1238/Y            |   ^   | acc/add_17_54/n_27  | NAND2X1  | 0.087 |   0.473 |    1.539 | 
     | acc/add_17_54/g1173/B0           |   ^   | acc/add_17_54/n_27  | OA21X1   | 0.000 |   0.473 |    1.539 | 
     | acc/add_17_54/g1173/Y            |   ^   | acc/add_17_54/n_88  | OA21X1   | 0.166 |   0.640 |    1.705 | 
     | acc/add_17_54/g1075/B            |   ^   | acc/add_17_54/n_88  | NAND2XL  | 0.000 |   0.640 |    1.705 | 
     | acc/add_17_54/g1075/Y            |   v   | acc/add_17_54/n_163 | NAND2XL  | 0.092 |   0.731 |    1.797 | 
     | acc/add_17_54/g1065/B0           |   v   | acc/add_17_54/n_163 | OAI21X1  | 0.000 |   0.731 |    1.797 | 
     | acc/add_17_54/g1065/Y            |   ^   | acc/n_59            | OAI21X1  | 0.067 |   0.799 |    1.864 | 
     | acc/accumulated_result_reg[1]/D  |   ^   | acc/n_59            | DFFRHQX1 | 0.000 |   0.799 |    1.864 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                  |       |       |          |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |          |       |   0.000 |   -1.066 | 
     | acc/accumulated_result_reg[1]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -1.066 | 
     +------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin acc/accumulated_result_reg[0]/CK 
Endpoint:   acc/accumulated_result_reg[0]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[0]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: wrost_case
Other End Arrival Time          0.000
- Setup                         0.130
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.860
- Arrival Time                  0.597
= Slack Time                    1.263
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |      Net      |   Cell   | Delay | Arrival | Required | 
     |                                  |       |               |          |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------+----------+-------+---------+----------| 
     | clk                              |   ^   | clk           |          |       |   0.000 |    1.263 | 
     | acc/accumulated_result_reg[0]/CK |   ^   | clk           | DFFRHQX1 | 0.000 |   0.000 |    1.263 | 
     | acc/accumulated_result_reg[0]/Q  |   v   | mac_result[0] | DFFRHQX1 | 0.418 |   0.418 |    1.681 | 
     | acc/add_17_54/g1265/B            |   v   | mac_result[0] | XOR2XL   | 0.000 |   0.418 |    1.681 | 
     | acc/add_17_54/g1265/Y            |   ^   | acc/n_69      | XOR2XL   | 0.179 |   0.597 |    1.860 | 
     | acc/accumulated_result_reg[0]/D  |   ^   | acc/n_69      | DFFRHQX1 | 0.000 |   0.597 |    1.860 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                  |       |       |          |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |          |       |   0.000 |   -1.263 | 
     | acc/accumulated_result_reg[0]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -1.263 | 
     +------------------------------------------------------------------------------------------+ 

