1 9 blocking4 4 fast 61 D:/FPGA/verilog-labs/07-blocking-4/simulation/questa/rtl_work 0 0 0 0 36 0
1 9 testbench 4 fast 61 D:/FPGA/verilog-labs/07-blocking-4/simulation/questa/rtl_work 0 0 0 0 71 0
