#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Feb 12 02:45:56 2024
# Process ID: 10704
# Current directory: C:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.runs/synth_1\vivado.jou
# Running On: DESKTOP-VPFT755, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 4, Host memory: 16873 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 462.129 ; gain = 185.160
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/hls_export'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xczu3eg-sbva484-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10036
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1828.984 ; gain = 375.117
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_0' [C:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.runs/synth_1/.Xil/Vivado-10704-DESKTOP-VPFT755/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_0' (0#1) [C:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.runs/synth_1/.Xil/Vivado-10704-DESKTOP-VPFT755/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/synth/design_1.v:146]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/synth/design_1.v:146]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/synth/design_1.v:146]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/synth/design_1.v:146]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/synth/design_1.v:146]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' has 64 connections declared, but only 59 given [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/synth/design_1.v:146]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_0_1' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/synth/design_1.v:449]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_O7FAN0' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/synth/design_1.v:744]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [C:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.runs/synth_1/.Xil/Vivado-10704-DESKTOP-VPFT755/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (0#1) [C:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.runs/synth_1/.Xil/Vivado-10704-DESKTOP-VPFT755/realtime/design_1_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_auto_pc_0' is unconnected for instance 'auto_pc' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/synth/design_1.v:971]
WARNING: [Synth 8-7071] port 'm_axi_wstrb' of module 'design_1_auto_pc_0' is unconnected for instance 'auto_pc' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/synth/design_1.v:971]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_auto_pc_0' is unconnected for instance 'auto_pc' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/synth/design_1.v:971]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_0' has 60 connections declared, but only 57 given [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/synth/design_1.v:971]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_O7FAN0' (0#1) [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/synth/design_1.v:744]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_0_1' (0#1) [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/synth/design_1.v:449]
INFO: [Synth 8-6157] synthesizing module 'design_1_predict_0_0' [C:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.runs/synth_1/.Xil/Vivado-10704-DESKTOP-VPFT755/realtime/design_1_predict_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_predict_0_0' (0#1) [C:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.runs/synth_1/.Xil/Vivado-10704-DESKTOP-VPFT755/realtime/design_1_predict_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 's_axi_control_AWREADY' of module 'design_1_predict_0_0' is unconnected for instance 'predict_0' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/synth/design_1.v:266]
WARNING: [Synth 8-7071] port 's_axi_control_WREADY' of module 'design_1_predict_0_0' is unconnected for instance 'predict_0' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/synth/design_1.v:266]
WARNING: [Synth 8-7071] port 's_axi_control_BRESP' of module 'design_1_predict_0_0' is unconnected for instance 'predict_0' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/synth/design_1.v:266]
WARNING: [Synth 8-7071] port 's_axi_control_BVALID' of module 'design_1_predict_0_0' is unconnected for instance 'predict_0' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/synth/design_1.v:266]
WARNING: [Synth 8-7071] port 's_axi_control_ARREADY' of module 'design_1_predict_0_0' is unconnected for instance 'predict_0' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/synth/design_1.v:266]
WARNING: [Synth 8-7071] port 's_axi_control_RDATA' of module 'design_1_predict_0_0' is unconnected for instance 'predict_0' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/synth/design_1.v:266]
WARNING: [Synth 8-7071] port 's_axi_control_RRESP' of module 'design_1_predict_0_0' is unconnected for instance 'predict_0' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/synth/design_1.v:266]
WARNING: [Synth 8-7071] port 's_axi_control_RVALID' of module 'design_1_predict_0_0' is unconnected for instance 'predict_0' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/synth/design_1.v:266]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_1_predict_0_0' is unconnected for instance 'predict_0' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/synth/design_1.v:266]
WARNING: [Synth 8-7071] port 'output_stream_TDEST' of module 'design_1_predict_0_0' is unconnected for instance 'predict_0' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/synth/design_1.v:266]
WARNING: [Synth 8-7071] port 'output_stream_TSTRB' of module 'design_1_predict_0_0' is unconnected for instance 'predict_0' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/synth/design_1.v:266]
WARNING: [Synth 8-7071] port 'output_stream_TUSER' of module 'design_1_predict_0_0' is unconnected for instance 'predict_0' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/synth/design_1.v:266]
WARNING: [Synth 8-7071] port 'output_stream_TID' of module 'design_1_predict_0_0' is unconnected for instance 'predict_0' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/synth/design_1.v:266]
WARNING: [Synth 8-7023] instance 'predict_0' of module 'design_1_predict_0_0' has 38 connections declared, but only 25 given [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/synth/design_1.v:266]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_96M_0' [C:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.runs/synth_1/.Xil/Vivado-10704-DESKTOP-VPFT755/realtime/design_1_rst_ps8_0_96M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_96M_0' (0#1) [C:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.runs/synth_1/.Xil/Vivado-10704-DESKTOP-VPFT755/realtime/design_1_rst_ps8_0_96M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps8_0_96M_0' is unconnected for instance 'rst_ps8_0_96M' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/synth/design_1.v:292]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps8_0_96M_0' is unconnected for instance 'rst_ps8_0_96M' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/synth/design_1.v:292]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps8_0_96M_0' is unconnected for instance 'rst_ps8_0_96M' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/synth/design_1.v:292]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps8_0_96M_0' is unconnected for instance 'rst_ps8_0_96M' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/synth/design_1.v:292]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_96M' of module 'design_1_rst_ps8_0_96M_0' has 10 connections declared, but only 6 given [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/synth/design_1.v:292]
INFO: [Synth 8-6157] synthesizing module 'design_1_smartconnect_0_0' [C:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.runs/synth_1/.Xil/Vivado-10704-DESKTOP-VPFT755/realtime/design_1_smartconnect_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_smartconnect_0_0' (0#1) [C:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.runs/synth_1/.Xil/Vivado-10704-DESKTOP-VPFT755/realtime/design_1_smartconnect_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [C:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.runs/synth_1/.Xil/Vivado-10704-DESKTOP-VPFT755/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (0#1) [C:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.runs/synth_1/.Xil/Vivado-10704-DESKTOP-VPFT755/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp2_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/synth/design_1.v:368]
WARNING: [Synth 8-7071] port 'maxigp2_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/synth/design_1.v:368]
WARNING: [Synth 8-7071] port 'saxigp6_bid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/synth/design_1.v:368]
WARNING: [Synth 8-7071] port 'saxigp6_rid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/synth/design_1.v:368]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 82 connections declared, but only 78 given [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/synth/design_1.v:368]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_O7FAN0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_O7FAN0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module design_1_axi_interconnect_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module design_1_axi_interconnect_0_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1943.781 ; gain = 489.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1961.703 ; gain = 507.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1961.703 ; gain = 507.836
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1961.703 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/design_1_smartconnect_0_0/design_1_smartconnect_0_0_in_context.xdc] for cell 'design_1_i/smartconnect_0'
Finished Parsing XDC File [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/design_1_smartconnect_0_0/design_1_smartconnect_0_0_in_context.xdc] for cell 'design_1_i/smartconnect_0'
Parsing XDC File [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ip/design_1_predict_0_0/design_1_predict_0_0/design_1_predict_0_0_in_context.xdc] for cell 'design_1_i/predict_0'
Finished Parsing XDC File [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ip/design_1_predict_0_0/design_1_predict_0_0/design_1_predict_0_0_in_context.xdc] for cell 'design_1_i/predict_0'
Parsing XDC File [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Finished Parsing XDC File [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Parsing XDC File [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_96M_0/design_1_rst_ps8_0_96M_0/design_1_rst_ps8_0_96M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_96M'
Finished Parsing XDC File [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_96M_0/design_1_rst_ps8_0_96M_0/design_1_rst_ps8_0_96M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_96M'
Parsing XDC File [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [C:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1991.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1991.086 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1991.086 ; gain = 537.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1991.086 ; gain = 537.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/predict_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps8_0_96M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1991.086 ; gain = 537.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1991.086 ; gain = 537.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port ACLK in module design_1_axi_interconnect_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module design_1_axi_interconnect_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_axi_interconnect_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_axi_interconnect_0_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1991.086 ; gain = 537.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 2475.266 ; gain = 1021.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 2475.266 ; gain = 1021.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 2485.477 ; gain = 1031.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 2501.242 ; gain = 1047.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 2501.242 ; gain = 1047.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 2501.242 ; gain = 1047.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 2501.242 ; gain = 1047.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 2501.242 ; gain = 1047.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 2501.242 ; gain = 1047.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_auto_pc_0           |         1|
|2     |design_1_axi_dma_0_0         |         1|
|3     |design_1_predict_0_0         |         1|
|4     |design_1_rst_ps8_0_96M_0     |         1|
|5     |design_1_smartconnect_0_0    |         1|
|6     |design_1_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |design_1_auto_pc           |     1|
|2     |design_1_axi_dma_0         |     1|
|3     |design_1_predict_0         |     1|
|4     |design_1_rst_ps8_0_96M     |     1|
|5     |design_1_smartconnect_0    |     1|
|6     |design_1_zynq_ultra_ps_e_0 |     1|
+------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 2501.242 ; gain = 1047.375
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 2501.242 ; gain = 1017.992
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 2501.242 ; gain = 1047.375
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2501.242 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2543.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 2bf0a76e
INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 2548.562 ; gain = 2024.496
INFO: [Common 17-1381] The checkpoint 'C:/Users/ianng/OneDrive/Desktop/NUS/Y3S2/CG4002/cg4002-ai/indiv/indiv.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 12 02:47:02 2024...
