$date
	Sun Nov 14 20:35:09 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 ! \bank[0] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 " \bank[1] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 # \bank[2] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 $ \bank[3] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 % \bank[4] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 & \bank[5] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 ' \bank[6] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 ( \bank[7] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 ) \bank[8] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 * \bank[9] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 + \bank[10] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 , \bank[11] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 - \bank[12] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 . \bank[13] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 / \bank[14] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 0 \bank[15] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 1 \bank[16] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 2 \bank[17] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 3 \bank[18] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 4 \bank[19] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 5 \bank[20] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 6 \bank[21] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 7 \bank[22] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 8 \bank[23] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 9 \bank[24] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 : \bank[25] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 ; \bank[26] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 < \bank[27] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 = \bank[28] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 > \bank[29] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 ? \bank[30] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 @ \bank[31] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$var reg 32 A \ram[0] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$var reg 32 B \ram[1] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$var reg 32 C \ram[2] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$var reg 32 D \ram[3] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$var reg 32 E \ram[4] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$var reg 32 F \ram[5] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$var reg 32 G \ram[6] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$var reg 32 H \ram[7] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$var reg 32 I \ram[8] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$var reg 32 J \ram[9] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$var wire 8 K leds [7:0] $end
$var reg 1 L original_clk $end
$var reg 1 M rst $end
$scope module PPCTB $end
$var wire 1 N IFIDRst $end
$var wire 32 O MEMWriteData [31:0] $end
$var wire 1 P PCSrc $end
$var wire 1 Q clk $end
$var wire 1 L original_clk $end
$var wire 1 M rst $end
$var wire 8 R leds [7:0] $end
$var wire 32 S WriteData [31:0] $end
$var wire 5 T WBRd [4:0] $end
$var wire 32 U WBDataOutput [31:0] $end
$var wire 32 V WBALUOutput [31:0] $end
$var wire 1 W Stall $end
$var wire 5 X Rs2 [4:0] $end
$var wire 5 Y Rs1 [4:0] $end
$var wire 1 Z RegWriteMEM $end
$var wire 1 [ RegWriteIDtoStall $end
$var wire 1 \ RegWriteID $end
$var wire 1 ] RegWriteEX $end
$var wire 1 ^ RegWrite $end
$var wire 32 _ ReadData2 [31:0] $end
$var wire 32 ` ReadData1 [31:0] $end
$var wire 5 a Rd [4:0] $end
$var wire 1 b PCWrite $end
$var wire 32 c PCPlus4 [31:0] $end
$var wire 32 d PCNext [31:0] $end
$var wire 32 e PCBranch [31:0] $end
$var wire 32 f PC [31:0] $end
$var wire 1 g MemtoRegMEM $end
$var wire 1 h MemtoRegID $end
$var wire 1 i MemtoRegEX $end
$var wire 1 j MemtoReg $end
$var wire 1 k MemWriteIDtoStall $end
$var wire 1 l MemWriteID $end
$var wire 1 m MemWriteEX $end
$var wire 1 n MemWrite $end
$var wire 1 o MemReadID $end
$var wire 1 p MemReadEX $end
$var wire 1 q MemRead $end
$var wire 5 r MEMRd [4:0] $end
$var wire 32 s MEMALUOutput [31:0] $end
$var wire 32 t MEMALUB [31:0] $end
$var wire 32 u Instruction [31:0] $end
$var wire 32 v Immediate [31:0] $end
$var wire 1 w IFIDWrite $end
$var wire 1 x IFIDFlush $end
$var wire 32 y IDPC [31:0] $end
$var wire 32 z IDInstruction [31:0] $end
$var wire 2 { ForwardBranchB [1:0] $end
$var wire 2 | ForwardBranchA [1:0] $end
$var wire 2 } ForwardALUB [1:0] $end
$var wire 2 ~ ForwardALUA [1:0] $end
$var wire 5 !" EXRs2 [4:0] $end
$var wire 5 "" EXRs1 [4:0] $end
$var wire 32 #" EXReadData2Forw [31:0] $end
$var wire 32 $" EXReadData2 [31:0] $end
$var wire 32 %" EXReadData1 [31:0] $end
$var wire 5 &" EXRd [4:0] $end
$var wire 32 '" EXImmediate [31:0] $end
$var wire 32 (" DataOutput [31:0] $end
$var wire 1 )" BranchID $end
$var wire 32 *" BranchB [31:0] $end
$var wire 1 +" BranchALUOutput $end
$var wire 32 ," BranchA [31:0] $end
$var wire 1 -" ALUSrcID $end
$var wire 1 ." ALUSrc $end
$var wire 32 /" ALUOutput [31:0] $end
$var wire 5 0" ALUCtrlID [4:0] $end
$var wire 5 1" ALUCtrl [4:0] $end
$var wire 32 2" ALUB [31:0] $end
$var wire 32 3" ALUA [31:0] $end
$var reg 32 4" PCtemp [31:0] $end
$scope module ALUPPC $end
$var wire 32 5" a [31:0] $end
$var wire 32 6" b [31:0] $end
$var wire 5 7" ALUCtrl [4:0] $end
$var reg 32 8" ALUOutput [31:0] $end
$scope begin AluOperation $end
$upscope $end
$upscope $end
$scope module BranchALUPPC $end
$var wire 32 9" a [31:0] $end
$var wire 32 :" b [31:0] $end
$var wire 5 ;" ALUCtrl [4:0] $end
$var reg 1 +" BranchALUOutput $end
$scope begin AluOperation $end
$upscope $end
$upscope $end
$scope module DataMemoryPPC $end
$var wire 4 <" addr [3:0] $end
$var wire 1 Q clk $end
$var wire 1 n we $end
$var wire 1 q re $end
$var wire 32 =" data_out [31:0] $end
$var wire 32 >" data_in [31:0] $end
$var integer 32 ?" idx [31:0] $end
$upscope $end
$scope module EXMEMRegsPPC $end
$var wire 1 Q clk $end
$var wire 1 @" en $end
$var wire 1 n readMemWrite $end
$var wire 1 g readMemtoReg $end
$var wire 5 A" readRd [4:0] $end
$var wire 32 B" readReadData2Forw [31:0] $end
$var wire 1 Z readRegWrite $end
$var wire 1 M rst $end
$var wire 32 C" writeALUOutput [31:0] $end
$var wire 32 D" writeReadData2Forw [31:0] $end
$var wire 1 ] writeRegWrite $end
$var wire 5 E" writeRd [4:0] $end
$var wire 1 i writeMemtoReg $end
$var wire 1 m writeMemWrite $end
$var wire 1 p writeMemRead $end
$var wire 1 q readMemRead $end
$var wire 32 F" readALUOutput [31:0] $end
$var reg 32 G" regALUOutput [31:0] $end
$var reg 1 q regMemRead $end
$var reg 1 H" regMemWrite $end
$var reg 1 I" regMemtoReg $end
$var reg 5 J" regRd [4:0] $end
$var reg 32 K" regReadData2Forw [31:0] $end
$var reg 1 L" regRegWrite $end
$scope begin WriteRegs $end
$upscope $end
$upscope $end
$scope module ForwardingToALUPPC $end
$var wire 5 M" MEMRd [4:0] $end
$var wire 1 Z RegWriteMEM $end
$var wire 5 N" WBRd [4:0] $end
$var wire 5 O" Rs2 [4:0] $end
$var wire 5 P" Rs1 [4:0] $end
$var wire 1 ^ RegWrite $end
$var reg 2 Q" ForwardA [1:0] $end
$var reg 2 R" ForwardB [1:0] $end
$scope begin ForwardingComb $end
$upscope $end
$upscope $end
$scope module ForwardingToBranchALUPPC $end
$var wire 5 S" MEMRd [4:0] $end
$var wire 1 Z RegWriteMEM $end
$var wire 5 T" Rs1 [4:0] $end
$var wire 5 U" Rs2 [4:0] $end
$var wire 5 V" WBRd [4:0] $end
$var wire 1 ^ RegWrite $end
$var reg 2 W" ForwardA [1:0] $end
$var reg 2 X" ForwardB [1:0] $end
$scope begin ForwardingComb $end
$upscope $end
$upscope $end
$scope module HazardDetectionPPC $end
$var wire 1 P PCSrc $end
$var wire 5 Y" Rs1 [4:0] $end
$var wire 5 Z" Rs2 [4:0] $end
$var wire 7 [" Opcode [6:0] $end
$var wire 1 o MemReadID $end
$var wire 1 p MemReadEX $end
$var wire 32 \" Instruction [31:0] $end
$var wire 5 ]" EXRd [4:0] $end
$var wire 1 )" BranchID $end
$var reg 1 x IFIDFlush $end
$var reg 1 w IFIDWrite $end
$var reg 1 b PCWrite $end
$var reg 1 W Stall $end
$scope begin FlusingUnit $end
$upscope $end
$scope begin StallingUnit $end
$upscope $end
$upscope $end
$scope module IDEXRegsPPC $end
$var wire 1 Q clk $end
$var wire 1 ^" en $end
$var wire 5 _" readALUCtrl [4:0] $end
$var wire 1 p readMemRead $end
$var wire 1 m readMemWrite $end
$var wire 1 i readMemtoReg $end
$var wire 5 `" readRd [4:0] $end
$var wire 1 ] readRegWrite $end
$var wire 5 a" readRs1 [4:0] $end
$var wire 5 b" readRs2 [4:0] $end
$var wire 1 M rst $end
$var wire 1 l writeMemWrite $end
$var wire 5 c" writeRd [4:0] $end
$var wire 1 \ writeRegWrite $end
$var wire 5 d" writeRs1 [4:0] $end
$var wire 5 e" writeRs2 [4:0] $end
$var wire 32 f" writeReadData2 [31:0] $end
$var wire 32 g" writeReadData1 [31:0] $end
$var wire 1 h writeMemtoReg $end
$var wire 1 o writeMemRead $end
$var wire 32 h" writeImmediate [31:0] $end
$var wire 1 -" writeALUSrc $end
$var wire 5 i" writeALUCtrl [4:0] $end
$var wire 32 j" readReadData2 [31:0] $end
$var wire 32 k" readReadData1 [31:0] $end
$var wire 32 l" readImmediate [31:0] $end
$var wire 1 ." readALUSrc $end
$var reg 5 m" regALUCtrl [4:0] $end
$var reg 1 ." regALUSrc $end
$var reg 32 n" regImmediate [31:0] $end
$var reg 1 o" regMemRead $end
$var reg 1 p" regMemWrite $end
$var reg 1 q" regMemtoReg $end
$var reg 5 r" regRd [4:0] $end
$var reg 32 s" regReadData1 [31:0] $end
$var reg 32 t" regReadData2 [31:0] $end
$var reg 1 u" regRegWrite $end
$var reg 5 v" regRs1 [4:0] $end
$var reg 5 w" regRs2 [4:0] $end
$scope begin WriteRegs $end
$upscope $end
$upscope $end
$scope module IFIDRegsPPC $end
$var wire 1 Q clk $end
$var wire 1 w en $end
$var wire 1 N rst $end
$var wire 32 x" writePC [31:0] $end
$var wire 32 y" writeInstruction [31:0] $end
$var wire 32 z" readPC [31:0] $end
$var wire 32 {" readInstruction [31:0] $end
$var reg 32 |" regInstruction [31:0] $end
$var reg 32 }" regPC [31:0] $end
$scope begin WriteRegs $end
$upscope $end
$upscope $end
$scope module ImmGenPPC $end
$var wire 32 ~" Instruction [31:0] $end
$var reg 32 !# Bimm [31:0] $end
$var reg 32 "# Iimm [31:0] $end
$var reg 32 ## Immediate [31:0] $end
$var reg 32 $# Jimm [31:0] $end
$var reg 5 %# Opcode [6:2] $end
$var reg 32 &# Simm [31:0] $end
$var reg 32 '# Uimm [31:0] $end
$scope begin FormatSelect $end
$upscope $end
$upscope $end
$scope module MEMWBRegsPPC $end
$var wire 1 Q clk $end
$var wire 1 (# en $end
$var wire 5 )# readRd [4:0] $end
$var wire 1 ^ readRegWrite $end
$var wire 1 M rst $end
$var wire 32 *# writeALUOutput [31:0] $end
$var wire 32 +# writeDataOutput [31:0] $end
$var wire 1 g writeMemtoReg $end
$var wire 5 ,# writeRd [4:0] $end
$var wire 1 Z writeRegWrite $end
$var wire 1 j readMemtoReg $end
$var wire 32 -# readDataOutput [31:0] $end
$var wire 32 .# readALUOutput [31:0] $end
$var reg 32 /# regALUOutput [31:0] $end
$var reg 32 0# regDataOutput [31:0] $end
$var reg 1 j regMemtoReg $end
$var reg 5 1# regRd [4:0] $end
$var reg 1 2# regRegWrite $end
$scope begin WriteRegs $end
$upscope $end
$upscope $end
$scope module MainControlPPC $end
$var wire 32 3# Instruction [31:0] $end
$var wire 7 4# Opcode [6:0] $end
$var wire 1 5# Func7 $end
$var wire 3 6# Func3 [2:0] $end
$var reg 5 7# ALUCtrl [4:0] $end
$var reg 1 -" ALUSrc $end
$var reg 1 )" Branch $end
$var reg 1 o MemRead $end
$var reg 1 k MemWrite $end
$var reg 1 h MemtoReg $end
$var reg 1 [ RegWrite $end
$scope begin OpcodeDecode $end
$upscope $end
$upscope $end
$scope module RegisterFilePPC $end
$var wire 5 8# Rd [4:0] $end
$var wire 32 9# ReadData1 [31:0] $end
$var wire 32 :# ReadData2 [31:0] $end
$var wire 5 ;# Rs1 [4:0] $end
$var wire 5 <# Rs2 [4:0] $end
$var wire 32 =# WriteData [31:0] $end
$var wire 1 ^ WriteEn $end
$var wire 1 Q clk $end
$var wire 1 M rst $end
$var integer 32 ># i [31:0] $end
$var integer 32 ?# idx [31:0] $end
$scope begin WriteBank $end
$upscope $end
$upscope $end
$scope module TextMemoryPPC $end
$var wire 8 @# addr [7:0] $end
$var reg 32 A# data_out [31:0] $end
$upscope $end
$scope begin ProgramCounter $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx A#
bx @#
b100000 ?#
bx >#
bx =#
bx <#
bx ;#
bx :#
bx 9#
bx 8#
bx 7#
bx 6#
x5#
bx 4#
bx 3#
x2#
bx 1#
bx 0#
bx /#
bx .#
bx -#
bx ,#
bx +#
bx *#
bx )#
1(#
bx '#
bx &#
bx %#
bx $#
bx ##
bx "#
bx !#
bx ~"
bx }"
bx |"
bx {"
bx z"
bx y"
bx x"
bx w"
bx v"
xu"
bx t"
bx s"
bx r"
xq"
xp"
xo"
bx n"
bx m"
bx l"
bx k"
bx j"
bx i"
bx h"
bx g"
bx f"
bx e"
bx d"
bx c"
bx b"
bx a"
bx `"
bx _"
1^"
bx ]"
bx \"
bx ["
bx Z"
bx Y"
bx X"
bx W"
bx V"
bx U"
bx T"
bx S"
bx R"
bx Q"
bx P"
bx O"
bx N"
bx M"
xL"
bx K"
bx J"
xI"
xH"
bx G"
bx F"
bx E"
bx D"
bx C"
bx B"
bx A"
1@"
b1010 ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
x."
x-"
bx ,"
x+"
bx *"
x)"
bx ("
bx '"
bx &"
bx %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
bx |
bx {
bx z
bx y
xx
xw
bx v
bx u
bx t
bx s
bx r
xq
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
bx f
bx e
bx d
bx c
xb
bx a
bx `
bx _
x^
x]
x\
x[
xZ
bx Y
bx X
xW
bx V
bx U
bx T
bx S
bx R
0Q
xP
bx O
xN
0M
0L
bx K
bx J
bx I
bx H
bx G
bx F
bx E
bx D
bx C
b10 B
b1 A
bx @
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
bx )
bx (
bx '
bx &
bx %
bx $
bx #
bx "
bx !
$end
#1
0N
0x
0+"
0P
0l
0\
b0 0"
b0 ;"
b0 i"
b0 7#
0)"
0k
0o
0[
0h
0-"
0W
1w
1b
b0 {
b0 X"
b0 |
b0 W"
b0 4#
05#
b0 6#
b0 Z"
b0 Y"
b0 ["
b0 a
b0 c"
b0 X
b0 U"
b0 e"
b0 <#
b0 Y
b0 T"
b0 d"
b0 ;#
b0 e
b0 v
b0 h"
b0 ##
b0 "#
b0 %#
b0 z
b0 \"
b0 {"
b0 |"
b0 ~"
b0 3#
b0 y
b0 z"
b0 }"
1Q
1L
#2
0Q
0L
#3
b0 }
b0 R"
b0 ~
b0 Q"
bx 4#
x5#
bx 6#
bx ["
bx Z"
bx Y"
bx a
bx c"
bx X
bx U"
bx e"
bx <#
bx Y
bx T"
bx d"
bx ;#
bx %#
b0 !"
b0 O"
b0 b"
b0 w"
b0 ""
b0 P"
b0 a"
b0 v"
b0 1"
b0 7"
b0 _"
b0 m"
0."
0p
0o"
0m
0p"
0i
0q"
0]
0u"
b0 &"
b0 E"
b0 ]"
b0 `"
b0 r"
b0 '"
b0 l"
b0 n"
bx z
bx \"
bx {"
bx |"
bx ~"
bx 3#
bx e
bx y
bx z"
bx }"
1Q
1L
#4
0Q
0L
#5
b0 ("
b0 ="
b0 +#
0q
0n
0H"
0g
0I"
0Z
0L"
b0 r
b0 A"
b0 M"
b0 S"
b0 ,#
b0 J"
bx !"
bx O"
bx b"
bx w"
bx ""
bx P"
bx a"
bx v"
bx &"
bx E"
bx ]"
bx `"
bx r"
1Q
1L
#6
0Q
0L
#7
0j
0^
02#
b0 T
b0 N"
b0 V"
b0 )#
b0 8#
b0 1#
b0 U
b0 -#
b0 0#
bx r
bx A"
bx M"
bx S"
bx ,#
bx J"
1Q
1L
#8
0Q
0L
#9
bx T
bx N"
bx V"
bx )#
bx 8#
bx 1#
1Q
1L
#10
b0 @
b0 ?
b0 >
b0 =
b0 <
b0 ;
b0 :
b0 9
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
b100000 >#
1N
0Q
0L
1M
#11
b0 K
b0 R
b0 /"
b0 8"
b0 C"
b0 2"
b0 6"
b0 *"
b0 :"
b0 ,"
b0 9"
b1010010010100000011 u
b1010010010100000011 y"
b1010010010100000011 A#
b0 #"
b0 D"
b0 3"
b0 5"
b100 d
b0 @#
b0 S
b0 =#
b0 4#
05#
b0 6#
b0 Z"
b0 Y"
b0 ["
b0 a
b0 c"
b0 _
b0 f"
b0 :#
b0 X
b0 U"
b0 e"
b0 <#
b0 `
b0 g"
b0 9#
b0 Y
b0 T"
b0 d"
b0 ;#
b0 %#
b100 c
b0 f
b0 4"
b0 x"
b0 T
b0 N"
b0 V"
b0 )#
b0 8#
b0 1#
b0 V
b0 .#
b0 /#
b0 !"
b0 O"
b0 b"
b0 w"
b0 ""
b0 P"
b0 a"
b0 v"
b0 &"
b0 E"
b0 ]"
b0 `"
b0 r"
b0 $"
b0 j"
b0 t"
b0 %"
b0 k"
b0 s"
b0 z
b0 \"
b0 {"
b0 |"
b0 ~"
b0 3#
b0 e
b0 y
b0 z"
b0 }"
1Q
1L
#12
b0 @
b0 ?
b0 >
b0 =
b0 <
b0 ;
b0 :
b0 9
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
b100000 >#
0Q
0L
#13
b0 <"
b0 r
b0 A"
b0 M"
b0 S"
b0 ,#
b0 J"
b0 t
b0 >"
b0 B"
b0 K"
b0 O
b0 s
b0 F"
b0 G"
b0 *#
1Q
1L
#14
b0 @
b0 ?
b0 >
b0 =
b0 <
b0 ;
b0 :
b0 9
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
b100000 >#
0Q
0L
#15
1Q
1L
#16
b0 @
b0 ?
b0 >
b0 =
b0 <
b0 ;
b0 :
b0 9
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
b100000 >#
0Q
0L
#17
1Q
1L
#18
b0 @
b0 ?
b0 >
b0 =
b0 <
b0 ;
b0 :
b0 9
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
b100000 >#
0Q
0L
#19
1Q
1L
#20
0N
0Q
0L
0M
#21
1\
b10001011010010110000011 u
b10001011010010110000011 y"
b10001011010010110000011 A#
1o
1[
1h
1-"
b1000 d
b1 @#
b11 4#
b10 6#
b11 ["
b1010 Y"
b1010 a
b1010 c"
b1010 Y
b1010 T"
b1010 d"
b1010 ;#
b1000 c
b100 f
b100 4"
b100 x"
b1010010010100000011 z
b1010010010100000011 \"
b1010010010100000011 {"
b1010010010100000011 |"
b1010010010100000011 ~"
b1010010010100000011 3#
1Q
1L
#22
0Q
0L
#23
b101101010000011000110011 u
b101101010000011000110011 y"
b101101010000011000110011 A#
b1100 d
b10 @#
b100 Z"
b1011 Y"
b1011 a
b1011 c"
b100 X
b100 U"
b100 e"
b100 <#
b1011 Y
b1011 T"
b1011 d"
b1011 ;#
b100 v
b100 h"
b100 ##
b100 "#
b1100 c
b1000 f
b1000 4"
b1000 x"
b1010 ""
b1010 P"
b1010 a"
b1010 v"
1."
1p
1o"
1i
1q"
1]
1u"
b1010 &"
b1010 E"
b1010 ]"
b1010 `"
b1010 r"
b10001011010010110000011 z
b10001011010010110000011 \"
b10001011010010110000011 {"
b10001011010010110000011 |"
b10001011010010110000011 ~"
b10001011010010110000011 3#
b1000 e
b100 y
b100 z"
b100 }"
1Q
1L
#24
0Q
0L
#25
b110000101010001000100011 u
b110000101010001000100011 y"
b110000101010001000100011 A#
0\
b100 /"
b100 8"
b100 C"
0o
0h
0-"
b10000 d
b11 @#
b1 ("
b1 ="
b1 +#
b1 |
b1 W"
1W
0w
0b
b100 2"
b100 6"
b110011 4#
b0 6#
b110011 ["
b1011 Z"
b1010 Y"
b1100 a
b1100 c"
b1011 X
b1011 U"
b1011 e"
b1011 <#
b1010 Y
b1010 T"
b1010 d"
b1010 ;#
b0 v
b0 h"
b0 ##
b1100 %#
b10000 c
b1100 f
b1100 4"
b1100 x"
1q
1g
1I"
1Z
1L"
b1010 r
b1010 A"
b1010 M"
b1010 S"
b1010 ,#
b1010 J"
b100 !"
b100 O"
b100 b"
b100 w"
b1011 ""
b1011 P"
b1011 a"
b1011 v"
b1011 &"
b1011 E"
b1011 ]"
b1011 `"
b1011 r"
b100 '"
b100 l"
b100 n"
b101101010000011000110011 z
b101101010000011000110011 \"
b101101010000011000110011 {"
b101101010000011000110011 |"
b101101010000011000110011 ~"
b101101010000011000110011 3#
b1000 e
b1000 y
b1000 z"
b1000 }"
1Q
1L
#26
0Q
0L
#27
b1 K
b1 R
b100 *"
b100 :"
b100 #"
b100 D"
b1 3"
b1 5"
b10 ("
b10 ="
b10 +#
b1 ,"
b1 9"
1\
b101 /"
b101 8"
b101 C"
b1 S
b1 =#
b1 {
b1 X"
b10 |
b10 W"
b1 <"
b1 }
b1 R"
b10 ~
b10 Q"
0W
1w
1b
b100 2"
b100 6"
1j
1^
12#
b1010 T
b1010 N"
b1010 V"
b1010 )#
b1010 8#
b1010 1#
b1 U
b1 -#
b1 0#
b1011 r
b1011 A"
b1011 M"
b1011 S"
b1011 ,#
b1011 J"
b100 O
b100 s
b100 F"
b100 G"
b100 *#
b1011 !"
b1011 O"
b1011 b"
b1011 w"
b1010 ""
b1010 P"
b1010 a"
b1010 v"
0."
0p
0o"
0i
0q"
0]
0u"
b1100 &"
b1100 E"
b1100 ]"
b1100 `"
b1100 r"
b0 '"
b0 l"
b0 n"
1Q
1L
#28
b1 +
b1 `
b1 g"
b1 9#
0Q
0L
#29
b10 K
b10 R
b11 /"
b11 8"
b11 C"
b0 ,"
b0 9"
b10 2"
b10 6"
1l
0\
b10101101100000000001100011 u
b10101101100000000001100011 y"
b10101101100000000001100011 A#
b0 *"
b0 :"
b10 #"
b10 D"
1k
0[
1-"
b10100 d
b100 @#
b10 S
b10 =#
b0 ("
b0 ="
b0 +#
b10 }
b10 R"
b0 ~
b0 Q"
b0 {
b0 X"
b0 |
b0 W"
b100011 4#
b10 6#
b100011 ["
b1100 Z"
b101 Y"
b100 a
b100 c"
b1100 X
b1100 U"
b1100 e"
b1100 <#
b0 `
b0 g"
b0 9#
b101 Y
b101 T"
b101 d"
b101 ;#
b100 v
b100 h"
b100 ##
b100 &#
b1000 %#
b10100 c
b10000 f
b10000 4"
b10000 x"
b1011 T
b1011 N"
b1011 V"
b1011 )#
b1011 8#
b1011 1#
b10 U
b10 -#
b10 0#
b100 V
b100 .#
b100 /#
0q
0g
0I"
0Z
0L"
b1100 r
b1100 A"
b1100 M"
b1100 S"
b1100 ,#
b1100 J"
b100 t
b100 >"
b100 B"
b100 K"
b101 O
b101 s
b101 F"
b101 G"
b101 *#
1]
1u"
b1 %"
b1 k"
b1 s"
b110000101010001000100011 z
b110000101010001000100011 \"
b110000101010001000100011 {"
b110000101010001000100011 |"
b110000101010001000100011 ~"
b110000101010001000100011 3#
b10000 e
b1100 y
b1100 z"
b1100 }"
1Q
1L
#30
b10 ,
0Q
0L
#31
b101 K
b101 R
b11 ,"
b11 9"
b11 #"
b11 D"
0l
b10 *"
b10 :"
b1000000101101100000011010110011 u
b1000000101101100000011010110011 y"
b1000000101101100000011010110011 A#
b100 /"
b100 8"
b100 C"
b0 3"
b0 5"
b11010 0"
b11010 ;"
b11010 i"
b11010 7#
1)"
0k
0-"
b11000 d
b101 @#
b101 S
b101 =#
b1 |
b1 W"
b0 <"
b1 }
b1 R"
b100 2"
b100 6"
b1100011 4#
b0 6#
b1100011 ["
b1011 Z"
b1100 Y"
b0 a
b0 c"
b10 _
b10 f"
b10 :#
b1011 X
b1011 U"
b1011 e"
b1011 <#
b1100 Y
b1100 T"
b1100 d"
b1100 ;#
b100000 v
b100000 h"
b100000 ##
b100000 !#
b11000 %#
b11000 c
b10100 f
b10100 4"
b10100 x"
0j
0^
02#
b1100 T
b1100 N"
b1100 V"
b1100 )#
b1100 8#
b1100 1#
b0 U
b0 -#
b0 0#
b101 V
b101 .#
b101 /#
1Z
1L"
b10 t
b10 >"
b10 B"
b10 K"
b11 O
b11 s
b11 F"
b11 G"
b11 *#
b1100 !"
b1100 O"
b1100 b"
b1100 w"
b101 ""
b101 P"
b101 a"
b101 v"
1."
1m
1p"
0]
0u"
b100 &"
b100 E"
b100 ]"
b100 `"
b100 r"
b100 '"
b100 l"
b100 n"
b0 %"
b0 k"
b0 s"
b10101101100000000001100011 z
b10101101100000000001100011 \"
b10101101100000000001100011 {"
b10101101100000000001100011 |"
b10101101100000000001100011 ~"
b10101101100000000001100011 3#
b110000 e
b10000 y
b10000 z"
b10000 }"
1Q
1L
#32
0Q
0L
#33
b11 K
b11 R
b11 3"
b11 5"
1\
b1000000110101100000011000110011 u
b1000000110101100000011000110011 y"
b1000000110101100000011000110011 A#
b11 ,"
b11 9"
b10 #"
b10 D"
b1 0"
b1 ;"
b1 i"
b1 7#
0)"
1[
b11100 d
b110 @#
b11 S
b11 =#
b10 |
b10 W"
b1 <"
b0 }
b0 R"
b10 ~
b10 Q"
b0 /"
b0 8"
b0 C"
b10 2"
b10 6"
b110011 4#
15#
b110011 ["
b1101 a
b1101 c"
b0 v
b0 h"
b0 ##
b1100 %#
b11100 c
b11000 f
b11000 4"
b11000 x"
1^
12#
b11 V
b11 .#
b11 /#
1n
1H"
0Z
0L"
b100 r
b100 A"
b100 M"
b100 S"
b100 ,#
b100 J"
b11 t
b11 >"
b11 B"
b11 K"
b100 O
b100 s
b100 F"
b100 G"
b100 *#
b1011 !"
b1011 O"
b1011 b"
b1011 w"
b1100 ""
b1100 P"
b1100 a"
b1100 v"
b11010 1"
b11010 7"
b11010 _"
b11010 m"
0."
0m
0p"
b0 &"
b0 E"
b0 ]"
b0 `"
b0 r"
b100000 '"
b100000 l"
b100000 n"
b10 $"
b10 j"
b10 t"
b1000000101101100000011010110011 z
b1000000101101100000011010110011 \"
b1000000101101100000011010110011 {"
b1000000101101100000011010110011 |"
b1000000101101100000011010110011 ~"
b1000000101101100000011010110011 3#
b10100 e
b10100 y
b10100 z"
b10100 }"
1Q
1L
#34
b11 -
b11 `
b11 g"
b11 9#
b11 B
0Q
0L
#35
b100 K
b100 R
b0 *"
b0 :"
b101101100000101001100011 u
b101101100000101001100011 y"
b101101100000101001100011 A#
b100000 d
b111 @#
b100 S
b100 =#
b0 ~
b0 Q"
b0 |
b0 W"
b0 <"
b1 /"
b1 8"
b1 C"
b1101 Z"
b1100 a
b1100 c"
b0 _
b0 f"
b0 :#
b1101 X
b1101 U"
b1101 e"
b1101 <#
b100000 c
b11100 f
b11100 4"
b11100 x"
0^
02#
b100 T
b100 N"
b100 V"
b100 )#
b100 8#
b100 1#
b100 V
b100 .#
b100 /#
0n
0H"
b0 r
b0 A"
b0 M"
b0 S"
b0 ,#
b0 J"
b10 t
b10 >"
b10 B"
b10 K"
b0 O
b0 s
b0 F"
b0 G"
b0 *#
b1 1"
b1 7"
b1 _"
b1 m"
1]
1u"
b1101 &"
b1101 E"
b1101 ]"
b1101 `"
b1101 r"
b0 '"
b0 l"
b0 n"
b11 %"
b11 k"
b11 s"
b1000000110101100000011000110011 z
b1000000110101100000011000110011 \"
b1000000110101100000011000110011 {"
b1000000110101100000011000110011 |"
b1000000110101100000011000110011 ~"
b1000000110101100000011000110011 3#
b11000 e
b11000 y
b11000 z"
b11000 }"
1Q
1L
#36
0Q
0L
#37
b0 K
b0 R
b10 /"
b10 8"
b10 C"
b1 2"
b1 6"
0\
b10 *"
b10 :"
b0 u
b0 y"
b0 A#
b1 #"
b1 D"
b11010 0"
b11010 ;"
b11010 i"
b11010 7#
1)"
0[
b100100 d
b1000 @#
b0 S
b0 =#
b1 }
b1 R"
b1100011 4#
05#
b1100011 ["
b1011 Z"
b10100 a
b10100 c"
b10 _
b10 f"
b10 :#
b1011 X
b1011 U"
b1011 e"
b1011 <#
b10100 v
b10100 h"
b10100 ##
b10100 !#
b11000 %#
b100100 c
b100000 f
b100000 4"
b100000 x"
b0 T
b0 N"
b0 V"
b0 )#
b0 8#
b0 1#
b0 V
b0 .#
b0 /#
1Z
1L"
b1101 r
b1101 A"
b1101 M"
b1101 S"
b1101 ,#
b1101 J"
b1 O
b1 s
b1 F"
b1 G"
b1 *#
b1101 !"
b1101 O"
b1101 b"
b1101 w"
b1100 &"
b1100 E"
b1100 ]"
b1100 `"
b1100 r"
b0 $"
b0 j"
b0 t"
b101101100000101001100011 z
b101101100000101001100011 \"
b101101100000101001100011 {"
b101101100000101001100011 |"
b101101100000101001100011 ~"
b101101100000101001100011 3#
b110000 e
b11100 y
b11100 z"
b11100 }"
1Q
1L
#38
0Q
0L
#39
b1 K
b1 R
b10 3"
b10 5"
b10 2"
b10 6"
b0 *"
b0 :"
b0 ,"
b0 9"
b10 #"
b10 D"
b0 0"
b0 ;"
b0 i"
b0 7#
0)"
b101000 d
b1001 @#
b1 S
b1 =#
b0 }
b0 R"
b1 ~
b1 Q"
b0 /"
b0 8"
b0 C"
b0 4#
b0 ["
b0 Z"
b0 Y"
b0 a
b0 c"
b0 _
b0 f"
b0 :#
b0 X
b0 U"
b0 e"
b0 <#
b0 `
b0 g"
b0 9#
b0 Y
b0 T"
b0 d"
b0 ;#
b0 v
b0 h"
b0 ##
b0 "#
b0 %#
b101000 c
b100100 f
b100100 4"
b100100 x"
1^
12#
b1101 T
b1101 N"
b1101 V"
b1101 )#
b1101 8#
b1101 1#
b1 V
b1 .#
b1 /#
b1100 r
b1100 A"
b1100 M"
b1100 S"
b1100 ,#
b1100 J"
b1 t
b1 >"
b1 B"
b1 K"
b10 O
b10 s
b10 F"
b10 G"
b10 *#
b1011 !"
b1011 O"
b1011 b"
b1011 w"
b11010 1"
b11010 7"
b11010 _"
b11010 m"
0]
0u"
b10100 &"
b10100 E"
b10100 ]"
b10100 `"
b10100 r"
b10100 '"
b10100 l"
b10100 n"
b10 $"
b10 j"
b10 t"
b0 z
b0 \"
b0 {"
b0 |"
b0 ~"
b0 3#
b100000 e
b100000 y
b100000 z"
b100000 }"
1Q
1L
#40
b1 .
0Q
0L
#41
b10 K
b10 R
b0 2"
b0 6"
b0 3"
b0 5"
b0 #"
b0 D"
b101100 d
b1010 @#
b10 S
b10 =#
b0 ~
b0 Q"
b0 /"
b0 8"
b0 C"
b101100 c
b101000 f
b101000 4"
b101000 x"
b1100 T
b1100 N"
b1100 V"
b1100 )#
b1100 8#
b1100 1#
b10 V
b10 .#
b10 /#
0Z
0L"
b10100 r
b10100 A"
b10100 M"
b10100 S"
b10100 ,#
b10100 J"
b10 t
b10 >"
b10 B"
b10 K"
b0 O
b0 s
b0 F"
b0 G"
b0 *#
b0 !"
b0 O"
b0 b"
b0 w"
b0 ""
b0 P"
b0 a"
b0 v"
b0 1"
b0 7"
b0 _"
b0 m"
b0 &"
b0 E"
b0 ]"
b0 `"
b0 r"
b0 '"
b0 l"
b0 n"
b0 $"
b0 j"
b0 t"
b0 %"
b0 k"
b0 s"
b100100 e
b100100 y
b100100 z"
b100100 }"
1Q
1L
#42
b10 -
0Q
0L
#43
b0 K
b0 R
b110000 d
b1011 @#
b0 S
b0 =#
b110000 c
b101100 f
b101100 4"
b101100 x"
0^
02#
b10100 T
b10100 N"
b10100 V"
b10100 )#
b10100 8#
b10100 1#
b0 V
b0 .#
b0 /#
b0 r
b0 A"
b0 M"
b0 S"
b0 ,#
b0 J"
b0 t
b0 >"
b0 B"
b0 K"
b101000 e
b101000 y
b101000 z"
b101000 }"
1Q
1L
#44
0Q
0L
#45
b110001101111011010110011 u
b110001101111011010110011 y"
b110001101111011010110011 A#
b110100 d
b1100 @#
b110100 c
b110000 f
b110000 4"
b110000 x"
b0 T
b0 N"
b0 V"
b0 )#
b0 8#
b0 1#
b101100 e
b101100 y
b101100 z"
b101100 }"
1Q
1L
#46
0Q
0L
#47
1\
b10 *"
b10 :"
b1 ,"
b1 9"
b110001101110011100110011 u
b110001101110011100110011 y"
b110001101110011100110011 A#
b1001 0"
b1001 ;"
b1001 i"
b1001 7#
1[
b111000 d
b1101 @#
b110011 4#
b111 6#
b110011 ["
b1100 Z"
b1101 Y"
b1101 a
b1101 c"
b10 _
b10 f"
b10 :#
b1100 X
b1100 U"
b1100 e"
b1100 <#
b1 `
b1 g"
b1 9#
b1101 Y
b1101 T"
b1101 d"
b1101 ;#
b1100 %#
b111000 c
b110100 f
b110100 4"
b110100 x"
b110001101111011010110011 z
b110001101111011010110011 \"
b110001101111011010110011 {"
b110001101111011010110011 |"
b110001101111011010110011 ~"
b110001101111011010110011 3#
b110000 e
b110000 y
b110000 z"
b110000 }"
1Q
1L
#48
0Q
0L
#49
b10 2"
b10 6"
b0 u
b0 y"
b0 A#
b10 #"
b10 D"
b1 3"
b1 5"
b1000 0"
b1000 ;"
b1000 i"
b1000 7#
b111100 d
b1110 @#
b110 6#
b1110 a
b1110 c"
b111100 c
b111000 f
b111000 4"
b111000 x"
b1100 !"
b1100 O"
b1100 b"
b1100 w"
b1101 ""
b1101 P"
b1101 a"
b1101 v"
b1001 1"
b1001 7"
b1001 _"
b1001 m"
1]
1u"
b1101 &"
b1101 E"
b1101 ]"
b1101 `"
b1101 r"
b10 $"
b10 j"
b10 t"
b1 %"
b1 k"
b1 s"
b110001101110011100110011 z
b110001101110011100110011 \"
b110001101110011100110011 {"
b110001101110011100110011 |"
b110001101110011100110011 ~"
b110001101110011100110011 3#
b110100 e
b110100 y
b110100 z"
b110100 }"
1Q
1L
#50
0Q
0L
#51
b0 3"
b0 5"
0\
b0 *"
b0 :"
b0 ,"
b0 9"
b0 0"
b0 ;"
b0 i"
b0 7#
0[
b1000000 d
b1111 @#
b1 ~
b1 Q"
b10 /"
b10 8"
b10 C"
b0 4#
b0 6#
b0 ["
b0 Z"
b0 Y"
b0 a
b0 c"
b0 _
b0 f"
b0 :#
b0 X
b0 U"
b0 e"
b0 <#
b0 `
b0 g"
b0 9#
b0 Y
b0 T"
b0 d"
b0 ;#
b0 %#
b1000000 c
b111100 f
b111100 4"
b111100 x"
1Z
1L"
b1101 r
b1101 A"
b1101 M"
b1101 S"
b1101 ,#
b1101 J"
b10 t
b10 >"
b10 B"
b10 K"
b1000 1"
b1000 7"
b1000 _"
b1000 m"
b1110 &"
b1110 E"
b1110 ]"
b1110 `"
b1110 r"
b0 z
b0 \"
b0 {"
b0 |"
b0 ~"
b0 3#
b111000 e
b111000 y
b111000 z"
b111000 }"
1Q
1L
#52
0Q
0L
#53
b0 /"
b0 8"
b0 C"
b0 2"
b0 6"
b0 3"
b0 5"
b0 #"
b0 D"
b1000100 d
b10000 @#
b0 ~
b0 Q"
b1000100 c
b1000000 f
b1000000 4"
b1000000 x"
1^
12#
b1101 T
b1101 N"
b1101 V"
b1101 )#
b1101 8#
b1101 1#
b1110 r
b1110 A"
b1110 M"
b1110 S"
b1110 ,#
b1110 J"
b10 O
b10 s
b10 F"
b10 G"
b10 *#
b0 !"
b0 O"
b0 b"
b0 w"
b0 ""
b0 P"
b0 a"
b0 v"
b0 1"
b0 7"
b0 _"
b0 m"
0]
0u"
b0 &"
b0 E"
b0 ]"
b0 `"
b0 r"
b0 $"
b0 j"
b0 t"
b0 %"
b0 k"
b0 s"
b111100 e
b111100 y
b111100 z"
b111100 }"
1Q
1L
#54
b0 .
0Q
0L
#55
b10 K
b10 R
b1001000 d
b10001 @#
b10 S
b10 =#
b1001000 c
b1000100 f
b1000100 4"
b1000100 x"
b1110 T
b1110 N"
b1110 V"
b1110 )#
b1110 8#
b1110 1#
b10 V
b10 .#
b10 /#
0Z
0L"
b0 r
b0 A"
b0 M"
b0 S"
b0 ,#
b0 J"
b0 t
b0 >"
b0 B"
b0 K"
b0 O
b0 s
b0 F"
b0 G"
b0 *#
b1000000 e
b1000000 y
b1000000 z"
b1000000 }"
1Q
1L
#56
b10 /
0Q
0L
#57
b0 K
b0 R
b1001100 d
b10010 @#
b0 S
b0 =#
b1001100 c
b1001000 f
b1001000 4"
b1001000 x"
0^
02#
b0 T
b0 N"
b0 V"
b0 )#
b0 8#
b0 1#
b0 V
b0 .#
b0 /#
b1000100 e
b1000100 y
b1000100 z"
b1000100 }"
1Q
1L
#58
0Q
0L
#59
b1010000 d
b10011 @#
b1010000 c
b1001100 f
b1001100 4"
b1001100 x"
b1001000 e
b1001000 y
b1001000 z"
b1001000 }"
1Q
1L
#60
0Q
0L
#61
b1010100 d
b10100 @#
b1010100 c
b1010000 f
b1010000 4"
b1010000 x"
b1001100 e
b1001100 y
b1001100 z"
b1001100 }"
1Q
1L
#62
0Q
0L
#63
b1011000 d
b10101 @#
b1011000 c
b1010100 f
b1010100 4"
b1010100 x"
b1010000 e
b1010000 y
b1010000 z"
b1010000 }"
1Q
1L
#64
0Q
0L
#65
b1011100 d
b10110 @#
b1011100 c
b1011000 f
b1011000 4"
b1011000 x"
b1010100 e
b1010100 y
b1010100 z"
b1010100 }"
1Q
1L
#66
0Q
0L
#67
b1100000 d
b10111 @#
b1100000 c
b1011100 f
b1011100 4"
b1011100 x"
b1011000 e
b1011000 y
b1011000 z"
b1011000 }"
1Q
1L
#68
0Q
0L
#69
b1100100 d
b11000 @#
b1100100 c
b1100000 f
b1100000 4"
b1100000 x"
b1011100 e
b1011100 y
b1011100 z"
b1011100 }"
1Q
1L
#70
0Q
0L
#71
b1101000 d
b11001 @#
b1101000 c
b1100100 f
b1100100 4"
b1100100 x"
b1100000 e
b1100000 y
b1100000 z"
b1100000 }"
1Q
1L
#72
0Q
0L
#73
b1101100 d
b11010 @#
b1101100 c
b1101000 f
b1101000 4"
b1101000 x"
b1100100 e
b1100100 y
b1100100 z"
b1100100 }"
1Q
1L
#74
0Q
0L
#75
b1110000 d
b11011 @#
b1110000 c
b1101100 f
b1101100 4"
b1101100 x"
b1101000 e
b1101000 y
b1101000 z"
b1101000 }"
1Q
1L
#76
0Q
0L
#77
b1110100 d
b11100 @#
b1110100 c
b1110000 f
b1110000 4"
b1110000 x"
b1101100 e
b1101100 y
b1101100 z"
b1101100 }"
1Q
1L
#78
0Q
0L
#79
b1111000 d
b11101 @#
b1111000 c
b1110100 f
b1110100 4"
b1110100 x"
b1110000 e
b1110000 y
b1110000 z"
b1110000 }"
1Q
1L
#80
0Q
0L
#81
b1111100 d
b11110 @#
b1111100 c
b1111000 f
b1111000 4"
b1111000 x"
b1110100 e
b1110100 y
b1110100 z"
b1110100 }"
1Q
1L
#82
0Q
0L
#83
b10000000 d
b11111 @#
b10000000 c
b1111100 f
b1111100 4"
b1111100 x"
b1111000 e
b1111000 y
b1111000 z"
b1111000 }"
1Q
1L
#84
0Q
0L
#85
b10000100 d
b100000 @#
b10000100 c
b10000000 f
b10000000 4"
b10000000 x"
b1111100 e
b1111100 y
b1111100 z"
b1111100 }"
1Q
1L
#86
0Q
0L
#87
b10001000 d
b100001 @#
b10001000 c
b10000100 f
b10000100 4"
b10000100 x"
b10000000 e
b10000000 y
b10000000 z"
b10000000 }"
1Q
1L
#88
0Q
0L
#89
b10001100 d
b100010 @#
b10001100 c
b10001000 f
b10001000 4"
b10001000 x"
b10000100 e
b10000100 y
b10000100 z"
b10000100 }"
1Q
1L
#90
0Q
0L
#91
b10010000 d
b100011 @#
b10010000 c
b10001100 f
b10001100 4"
b10001100 x"
b10001000 e
b10001000 y
b10001000 z"
b10001000 }"
1Q
1L
#92
0Q
0L
#93
b10010100 d
b100100 @#
b10010100 c
b10010000 f
b10010000 4"
b10010000 x"
b10001100 e
b10001100 y
b10001100 z"
b10001100 }"
1Q
1L
#94
0Q
0L
#95
b10011000 d
b100101 @#
b10011000 c
b10010100 f
b10010100 4"
b10010100 x"
b10010000 e
b10010000 y
b10010000 z"
b10010000 }"
1Q
1L
#96
0Q
0L
#97
b10011100 d
b100110 @#
b10011100 c
b10011000 f
b10011000 4"
b10011000 x"
b10010100 e
b10010100 y
b10010100 z"
b10010100 }"
1Q
1L
#98
0Q
0L
#99
b10100000 d
b100111 @#
b10100000 c
b10011100 f
b10011100 4"
b10011100 x"
b10011000 e
b10011000 y
b10011000 z"
b10011000 }"
1Q
1L
#100
0Q
0L
#101
b10100100 d
b101000 @#
b10100100 c
b10100000 f
b10100000 4"
b10100000 x"
b10011100 e
b10011100 y
b10011100 z"
b10011100 }"
1Q
1L
#102
0Q
0L
#103
b10101000 d
b101001 @#
b10101000 c
b10100100 f
b10100100 4"
b10100100 x"
b10100000 e
b10100000 y
b10100000 z"
b10100000 }"
1Q
1L
#104
0Q
0L
#105
b10101100 d
b101010 @#
b10101100 c
b10101000 f
b10101000 4"
b10101000 x"
b10100100 e
b10100100 y
b10100100 z"
b10100100 }"
1Q
1L
#106
0Q
0L
#107
b10110000 d
b101011 @#
b10110000 c
b10101100 f
b10101100 4"
b10101100 x"
b10101000 e
b10101000 y
b10101000 z"
b10101000 }"
1Q
1L
#108
0Q
0L
#109
b10110100 d
b101100 @#
b10110100 c
b10110000 f
b10110000 4"
b10110000 x"
b10101100 e
b10101100 y
b10101100 z"
b10101100 }"
1Q
1L
#110
0Q
0L
#111
b10111000 d
b101101 @#
b10111000 c
b10110100 f
b10110100 4"
b10110100 x"
b10110000 e
b10110000 y
b10110000 z"
b10110000 }"
1Q
1L
#112
0Q
0L
#113
b10111100 d
b101110 @#
b10111100 c
b10111000 f
b10111000 4"
b10111000 x"
b10110100 e
b10110100 y
b10110100 z"
b10110100 }"
1Q
1L
#114
0Q
0L
#115
b11000000 d
b101111 @#
b11000000 c
b10111100 f
b10111100 4"
b10111100 x"
b10111000 e
b10111000 y
b10111000 z"
b10111000 }"
1Q
1L
#116
0Q
0L
#117
b11000100 d
b110000 @#
b11000100 c
b11000000 f
b11000000 4"
b11000000 x"
b10111100 e
b10111100 y
b10111100 z"
b10111100 }"
1Q
1L
#118
0Q
0L
#119
b11001000 d
b110001 @#
b11001000 c
b11000100 f
b11000100 4"
b11000100 x"
b11000000 e
b11000000 y
b11000000 z"
b11000000 }"
1Q
1L
#120
0Q
0L
#121
b11001100 d
b110010 @#
b11001100 c
b11001000 f
b11001000 4"
b11001000 x"
b11000100 e
b11000100 y
b11000100 z"
b11000100 }"
1Q
1L
#122
0Q
0L
#123
b11010000 d
b110011 @#
b11010000 c
b11001100 f
b11001100 4"
b11001100 x"
b11001000 e
b11001000 y
b11001000 z"
b11001000 }"
1Q
1L
#124
0Q
0L
#125
b11010100 d
b110100 @#
b11010100 c
b11010000 f
b11010000 4"
b11010000 x"
b11001100 e
b11001100 y
b11001100 z"
b11001100 }"
1Q
1L
#126
0Q
0L
#127
b11011000 d
b110101 @#
b11011000 c
b11010100 f
b11010100 4"
b11010100 x"
b11010000 e
b11010000 y
b11010000 z"
b11010000 }"
1Q
1L
#128
0Q
0L
#129
b11011100 d
b110110 @#
b11011100 c
b11011000 f
b11011000 4"
b11011000 x"
b11010100 e
b11010100 y
b11010100 z"
b11010100 }"
1Q
1L
#130
0Q
0L
#131
b11100000 d
b110111 @#
b11100000 c
b11011100 f
b11011100 4"
b11011100 x"
b11011000 e
b11011000 y
b11011000 z"
b11011000 }"
1Q
1L
#132
0Q
0L
#133
b11100100 d
b111000 @#
b11100100 c
b11100000 f
b11100000 4"
b11100000 x"
b11011100 e
b11011100 y
b11011100 z"
b11011100 }"
1Q
1L
#134
0Q
0L
#135
b11101000 d
b111001 @#
b11101000 c
b11100100 f
b11100100 4"
b11100100 x"
b11100000 e
b11100000 y
b11100000 z"
b11100000 }"
1Q
1L
#136
0Q
0L
#137
b11101100 d
b111010 @#
b11101100 c
b11101000 f
b11101000 4"
b11101000 x"
b11100100 e
b11100100 y
b11100100 z"
b11100100 }"
1Q
1L
#138
0Q
0L
#139
b11110000 d
b111011 @#
b11110000 c
b11101100 f
b11101100 4"
b11101100 x"
b11101000 e
b11101000 y
b11101000 z"
b11101000 }"
1Q
1L
#140
0Q
0L
#141
b11110100 d
b111100 @#
b11110100 c
b11110000 f
b11110000 4"
b11110000 x"
b11101100 e
b11101100 y
b11101100 z"
b11101100 }"
1Q
1L
#142
0Q
0L
#143
b11111000 d
b111101 @#
b11111000 c
b11110100 f
b11110100 4"
b11110100 x"
b11110000 e
b11110000 y
b11110000 z"
b11110000 }"
1Q
1L
#144
0Q
0L
#145
b11111100 d
b111110 @#
b11111100 c
b11111000 f
b11111000 4"
b11111000 x"
b11110100 e
b11110100 y
b11110100 z"
b11110100 }"
1Q
1L
#146
0Q
0L
#147
b100000000 d
b111111 @#
b100000000 c
b11111100 f
b11111100 4"
b11111100 x"
b11111000 e
b11111000 y
b11111000 z"
b11111000 }"
1Q
1L
#148
0Q
0L
#149
b100000100 d
b1000000 @#
b100000100 c
b100000000 f
b100000000 4"
b100000000 x"
b11111100 e
b11111100 y
b11111100 z"
b11111100 }"
1Q
1L
#150
0Q
0L
#151
b100001000 d
b1000001 @#
b100001000 c
b100000100 f
b100000100 4"
b100000100 x"
b100000000 e
b100000000 y
b100000000 z"
b100000000 }"
1Q
1L
#152
0Q
0L
#153
b100001100 d
b1000010 @#
b100001100 c
b100001000 f
b100001000 4"
b100001000 x"
b100000100 e
b100000100 y
b100000100 z"
b100000100 }"
1Q
1L
#154
0Q
0L
#155
b100010000 d
b1000011 @#
b100010000 c
b100001100 f
b100001100 4"
b100001100 x"
b100001000 e
b100001000 y
b100001000 z"
b100001000 }"
1Q
1L
#156
0Q
0L
#157
b100010100 d
b1000100 @#
b100010100 c
b100010000 f
b100010000 4"
b100010000 x"
b100001100 e
b100001100 y
b100001100 z"
b100001100 }"
1Q
1L
#158
0Q
0L
#159
b100011000 d
b1000101 @#
b100011000 c
b100010100 f
b100010100 4"
b100010100 x"
b100010000 e
b100010000 y
b100010000 z"
b100010000 }"
1Q
1L
#160
0Q
0L
#161
b100011100 d
b1000110 @#
b100011100 c
b100011000 f
b100011000 4"
b100011000 x"
b100010100 e
b100010100 y
b100010100 z"
b100010100 }"
1Q
1L
#162
0Q
0L
#163
b100100000 d
b1000111 @#
b100100000 c
b100011100 f
b100011100 4"
b100011100 x"
b100011000 e
b100011000 y
b100011000 z"
b100011000 }"
1Q
1L
#164
0Q
0L
#165
b100100100 d
b1001000 @#
b100100100 c
b100100000 f
b100100000 4"
b100100000 x"
b100011100 e
b100011100 y
b100011100 z"
b100011100 }"
1Q
1L
#166
0Q
0L
#167
b100101000 d
b1001001 @#
b100101000 c
b100100100 f
b100100100 4"
b100100100 x"
b100100000 e
b100100000 y
b100100000 z"
b100100000 }"
1Q
1L
#168
0Q
0L
#169
b100101100 d
b1001010 @#
b100101100 c
b100101000 f
b100101000 4"
b100101000 x"
b100100100 e
b100100100 y
b100100100 z"
b100100100 }"
1Q
1L
#170
0Q
0L
#171
b100110000 d
b1001011 @#
b100110000 c
b100101100 f
b100101100 4"
b100101100 x"
b100101000 e
b100101000 y
b100101000 z"
b100101000 }"
1Q
1L
#172
0Q
0L
#173
b100110100 d
b1001100 @#
b100110100 c
b100110000 f
b100110000 4"
b100110000 x"
b100101100 e
b100101100 y
b100101100 z"
b100101100 }"
1Q
1L
#174
0Q
0L
#175
b100111000 d
b1001101 @#
b100111000 c
b100110100 f
b100110100 4"
b100110100 x"
b100110000 e
b100110000 y
b100110000 z"
b100110000 }"
1Q
1L
#176
0Q
0L
#177
b100111100 d
b1001110 @#
b100111100 c
b100111000 f
b100111000 4"
b100111000 x"
b100110100 e
b100110100 y
b100110100 z"
b100110100 }"
1Q
1L
#178
0Q
0L
#179
b101000000 d
b1001111 @#
b101000000 c
b100111100 f
b100111100 4"
b100111100 x"
b100111000 e
b100111000 y
b100111000 z"
b100111000 }"
1Q
1L
#180
0Q
0L
#181
b101000100 d
b1010000 @#
b101000100 c
b101000000 f
b101000000 4"
b101000000 x"
b100111100 e
b100111100 y
b100111100 z"
b100111100 }"
1Q
1L
#182
0Q
0L
#183
b101001000 d
b1010001 @#
b101001000 c
b101000100 f
b101000100 4"
b101000100 x"
b101000000 e
b101000000 y
b101000000 z"
b101000000 }"
1Q
1L
#184
0Q
0L
#185
b101001100 d
b1010010 @#
b101001100 c
b101001000 f
b101001000 4"
b101001000 x"
b101000100 e
b101000100 y
b101000100 z"
b101000100 }"
1Q
1L
#186
0Q
0L
#187
b101010000 d
b1010011 @#
b101010000 c
b101001100 f
b101001100 4"
b101001100 x"
b101001000 e
b101001000 y
b101001000 z"
b101001000 }"
1Q
1L
#188
0Q
0L
#189
b101010100 d
b1010100 @#
b101010100 c
b101010000 f
b101010000 4"
b101010000 x"
b101001100 e
b101001100 y
b101001100 z"
b101001100 }"
1Q
1L
#190
0Q
0L
#191
b101011000 d
b1010101 @#
b101011000 c
b101010100 f
b101010100 4"
b101010100 x"
b101010000 e
b101010000 y
b101010000 z"
b101010000 }"
1Q
1L
#192
0Q
0L
#193
b101011100 d
b1010110 @#
b101011100 c
b101011000 f
b101011000 4"
b101011000 x"
b101010100 e
b101010100 y
b101010100 z"
b101010100 }"
1Q
1L
#194
0Q
0L
#195
b101100000 d
b1010111 @#
b101100000 c
b101011100 f
b101011100 4"
b101011100 x"
b101011000 e
b101011000 y
b101011000 z"
b101011000 }"
1Q
1L
#196
0Q
0L
#197
b101100100 d
b1011000 @#
b101100100 c
b101100000 f
b101100000 4"
b101100000 x"
b101011100 e
b101011100 y
b101011100 z"
b101011100 }"
1Q
1L
#198
0Q
0L
#199
b101101000 d
b1011001 @#
b101101000 c
b101100100 f
b101100100 4"
b101100100 x"
b101100000 e
b101100000 y
b101100000 z"
b101100000 }"
1Q
1L
#200
0Q
0L
#201
b101101100 d
b1011010 @#
b101101100 c
b101101000 f
b101101000 4"
b101101000 x"
b101100100 e
b101100100 y
b101100100 z"
b101100100 }"
1Q
1L
#202
0Q
0L
#203
b101110000 d
b1011011 @#
b101110000 c
b101101100 f
b101101100 4"
b101101100 x"
b101101000 e
b101101000 y
b101101000 z"
b101101000 }"
1Q
1L
#204
0Q
0L
#205
b101110100 d
b1011100 @#
b101110100 c
b101110000 f
b101110000 4"
b101110000 x"
b101101100 e
b101101100 y
b101101100 z"
b101101100 }"
1Q
1L
#206
0Q
0L
#207
b101111000 d
b1011101 @#
b101111000 c
b101110100 f
b101110100 4"
b101110100 x"
b101110000 e
b101110000 y
b101110000 z"
b101110000 }"
1Q
1L
#208
0Q
0L
#209
b101111100 d
b1011110 @#
b101111100 c
b101111000 f
b101111000 4"
b101111000 x"
b101110100 e
b101110100 y
b101110100 z"
b101110100 }"
1Q
1L
#210
0Q
0L
#211
b110000000 d
b1011111 @#
b110000000 c
b101111100 f
b101111100 4"
b101111100 x"
b101111000 e
b101111000 y
b101111000 z"
b101111000 }"
1Q
1L
#212
0Q
0L
#213
b110000100 d
b1100000 @#
b110000100 c
b110000000 f
b110000000 4"
b110000000 x"
b101111100 e
b101111100 y
b101111100 z"
b101111100 }"
1Q
1L
#214
0Q
0L
#215
b110001000 d
b1100001 @#
b110001000 c
b110000100 f
b110000100 4"
b110000100 x"
b110000000 e
b110000000 y
b110000000 z"
b110000000 }"
1Q
1L
#216
0Q
0L
#217
b110001100 d
b1100010 @#
b110001100 c
b110001000 f
b110001000 4"
b110001000 x"
b110000100 e
b110000100 y
b110000100 z"
b110000100 }"
1Q
1L
#218
0Q
0L
#219
b110010000 d
b1100011 @#
b110010000 c
b110001100 f
b110001100 4"
b110001100 x"
b110001000 e
b110001000 y
b110001000 z"
b110001000 }"
1Q
1L
#220
0Q
0L
