Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Guilhem\fpga_UART\hw\quartus\System.qsys --block-symbol-file --output-directory=C:\Users\Guilhem\fpga_UART\hw\quartus\System --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading quartus/System.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding fpga_UART_CUSTOM_0 [fpga_UART_CUSTOM 1.0]
Progress: Parameterizing module fpga_UART_CUSTOM_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: System.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Guilhem\fpga_UART\hw\quartus\System.qsys --synthesis=VERILOG --output-directory=C:\Users\Guilhem\fpga_UART\hw\quartus\System\synthesis --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading quartus/System.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding fpga_UART_CUSTOM_0 [fpga_UART_CUSTOM 1.0]
Progress: Parameterizing module fpga_UART_CUSTOM_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: System.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: System: Generating System "System" for QUARTUS_SYNTH
Info: fpga_UART_CUSTOM_0: "System" instantiated fpga_UART_CUSTOM "fpga_UART_CUSTOM_0"
Info: jtag_uart_0: Starting RTL generation for module 'System_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=System_jtag_uart_0 --dir=C:/Users/Guilhem/AppData/Local/Temp/alt7847_8142724473907961222.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/Guilhem/AppData/Local/Temp/alt7847_8142724473907961222.dir/0003_jtag_uart_0_gen//System_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'System_jtag_uart_0'
Info: jtag_uart_0: "System" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "System" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'System_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=System_onchip_memory2_0 --dir=C:/Users/Guilhem/AppData/Local/Temp/alt7847_8142724473907961222.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/Guilhem/AppData/Local/Temp/alt7847_8142724473907961222.dir/0004_onchip_memory2_0_gen//System_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'System_onchip_memory2_0'
Info: onchip_memory2_0: "System" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "System" instantiated altera_mm_interconnect "mm_interconnect_0"
Error: Generation stopped, 43 or more modules remaining
Info: System: Done "System" with 22 modules, 7 files
Error: qsys-generate failed with exit code 1: 1 Error, 0 Warnings
Info: Stopping: Create HDL design files for synthesis
