

Microchip MPLAB XC8 Assembler V3.00 build 20241204225717 
                                                                                               Sat Mar 01 18:20:01 2025

Microchip MPLAB XC8 C Compiler v3.00 (Free license) build 20241204225717 Og1 
     1                           	processor	16F877A
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,space=0,merge=1,delta=2
     5                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	maintext,global,class=CODE,space=0,split=1,delta=2
     7                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
     8                           	dabs	1,0x7E,2
     9     0000                     
    10                           ; Generated 12/10/2023 GMT
    11                           ; 
    12                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    13                           ; All rights reserved.
    14                           ; 
    15                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    16                           ; 
    17                           ; Redistribution and use in source and binary forms, with or without modification, are
    18                           ; permitted provided that the following conditions are met:
    19                           ; 
    20                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    21                           ;        conditions and the following disclaimer.
    22                           ; 
    23                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    24                           ;        of conditions and the following disclaimer in the documentation and/or other
    25                           ;        materials provided with the distribution. Publication is not required when
    26                           ;        this file is used in an embedded application.
    27                           ; 
    28                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    29                           ;        software without specific prior written permission.
    30                           ; 
    31                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    32                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    33                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    34                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    35                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    36                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    37                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    38                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    39                           ; 
    40                           ; 
    41                           ; Code-generator required, PIC16F877A Definitions
    42                           ; 
    43                           ; SFR Addresses
    44     0004                     fsr             equ	4
    45     0004                     fsr0            equ	4
    46     0000                     indf            equ	0
    47     0000                     indf0           equ	0
    48     0002                     pc              equ	2
    49     0002                     pcl             equ	2
    50     000A                     pclath          equ	10
    51     0003                     status          equ	3
    52     0000                     INDF            equ	0	;# 
    53     0001                     TMR0            equ	1	;# 
    54     0002                     PCL             equ	2	;# 
    55     0003                     STATUS          equ	3	;# 
    56     0004                     FSR             equ	4	;# 
    57     0005                     PORTA           equ	5	;# 
    58     0006                     PORTB           equ	6	;# 
    59     0007                     PORTC           equ	7	;# 
    60     0008                     PORTD           equ	8	;# 
    61     0009                     PORTE           equ	9	;# 
    62     000A                     PCLATH          equ	10	;# 
    63     000B                     INTCON          equ	11	;# 
    64     000C                     PIR1            equ	12	;# 
    65     000D                     PIR2            equ	13	;# 
    66     000E                     TMR1            equ	14	;# 
    67     000E                     TMR1L           equ	14	;# 
    68     000F                     TMR1H           equ	15	;# 
    69     0010                     T1CON           equ	16	;# 
    70     0011                     TMR2            equ	17	;# 
    71     0012                     T2CON           equ	18	;# 
    72     0013                     SSPBUF          equ	19	;# 
    73     0014                     SSPCON          equ	20	;# 
    74     0015                     CCPR1           equ	21	;# 
    75     0015                     CCPR1L          equ	21	;# 
    76     0016                     CCPR1H          equ	22	;# 
    77     0017                     CCP1CON         equ	23	;# 
    78     0018                     RCSTA           equ	24	;# 
    79     0019                     TXREG           equ	25	;# 
    80     001A                     RCREG           equ	26	;# 
    81     001B                     CCPR2           equ	27	;# 
    82     001B                     CCPR2L          equ	27	;# 
    83     001C                     CCPR2H          equ	28	;# 
    84     001D                     CCP2CON         equ	29	;# 
    85     001E                     ADRESH          equ	30	;# 
    86     001F                     ADCON0          equ	31	;# 
    87     0081                     OPTION_REG      equ	129	;# 
    88     0085                     TRISA           equ	133	;# 
    89     0086                     TRISB           equ	134	;# 
    90     0087                     TRISC           equ	135	;# 
    91     0088                     TRISD           equ	136	;# 
    92     0089                     TRISE           equ	137	;# 
    93     008C                     PIE1            equ	140	;# 
    94     008D                     PIE2            equ	141	;# 
    95     008E                     PCON            equ	142	;# 
    96     0091                     SSPCON2         equ	145	;# 
    97     0092                     PR2             equ	146	;# 
    98     0093                     SSPADD          equ	147	;# 
    99     0094                     SSPSTAT         equ	148	;# 
   100     0098                     TXSTA           equ	152	;# 
   101     0099                     SPBRG           equ	153	;# 
   102     009C                     CMCON           equ	156	;# 
   103     009D                     CVRCON          equ	157	;# 
   104     009E                     ADRESL          equ	158	;# 
   105     009F                     ADCON1          equ	159	;# 
   106     010C                     EEDATA          equ	268	;# 
   107     010D                     EEADR           equ	269	;# 
   108     010E                     EEDATH          equ	270	;# 
   109     010F                     EEADRH          equ	271	;# 
   110     018C                     EECON1          equ	396	;# 
   111     018D                     EECON2          equ	397	;# 
   112     0000                     INDF            equ	0	;# 
   113     0001                     TMR0            equ	1	;# 
   114     0002                     PCL             equ	2	;# 
   115     0003                     STATUS          equ	3	;# 
   116     0004                     FSR             equ	4	;# 
   117     0005                     PORTA           equ	5	;# 
   118     0006                     PORTB           equ	6	;# 
   119     0007                     PORTC           equ	7	;# 
   120     0008                     PORTD           equ	8	;# 
   121     0009                     PORTE           equ	9	;# 
   122     000A                     PCLATH          equ	10	;# 
   123     000B                     INTCON          equ	11	;# 
   124     000C                     PIR1            equ	12	;# 
   125     000D                     PIR2            equ	13	;# 
   126     000E                     TMR1            equ	14	;# 
   127     000E                     TMR1L           equ	14	;# 
   128     000F                     TMR1H           equ	15	;# 
   129     0010                     T1CON           equ	16	;# 
   130     0011                     TMR2            equ	17	;# 
   131     0012                     T2CON           equ	18	;# 
   132     0013                     SSPBUF          equ	19	;# 
   133     0014                     SSPCON          equ	20	;# 
   134     0015                     CCPR1           equ	21	;# 
   135     0015                     CCPR1L          equ	21	;# 
   136     0016                     CCPR1H          equ	22	;# 
   137     0017                     CCP1CON         equ	23	;# 
   138     0018                     RCSTA           equ	24	;# 
   139     0019                     TXREG           equ	25	;# 
   140     001A                     RCREG           equ	26	;# 
   141     001B                     CCPR2           equ	27	;# 
   142     001B                     CCPR2L          equ	27	;# 
   143     001C                     CCPR2H          equ	28	;# 
   144     001D                     CCP2CON         equ	29	;# 
   145     001E                     ADRESH          equ	30	;# 
   146     001F                     ADCON0          equ	31	;# 
   147     0081                     OPTION_REG      equ	129	;# 
   148     0085                     TRISA           equ	133	;# 
   149     0086                     TRISB           equ	134	;# 
   150     0087                     TRISC           equ	135	;# 
   151     0088                     TRISD           equ	136	;# 
   152     0089                     TRISE           equ	137	;# 
   153     008C                     PIE1            equ	140	;# 
   154     008D                     PIE2            equ	141	;# 
   155     008E                     PCON            equ	142	;# 
   156     0091                     SSPCON2         equ	145	;# 
   157     0092                     PR2             equ	146	;# 
   158     0093                     SSPADD          equ	147	;# 
   159     0094                     SSPSTAT         equ	148	;# 
   160     0098                     TXSTA           equ	152	;# 
   161     0099                     SPBRG           equ	153	;# 
   162     009C                     CMCON           equ	156	;# 
   163     009D                     CVRCON          equ	157	;# 
   164     009E                     ADRESL          equ	158	;# 
   165     009F                     ADCON1          equ	159	;# 
   166     010C                     EEDATA          equ	268	;# 
   167     010D                     EEADR           equ	269	;# 
   168     010E                     EEDATH          equ	270	;# 
   169     010F                     EEADRH          equ	271	;# 
   170     018C                     EECON1          equ	396	;# 
   171     018D                     EECON2          equ	397	;# 
   172     0032                     _RB2            set	50
   173     0031                     _RB1            set	49
   174     0030                     _RB0            set	48
   175     0432                     _TRISB2         set	1074
   176     0431                     _TRISB1         set	1073
   177     0430                     _TRISB0         set	1072
   178                           
   179                           	psect	cinit
   180     07FC                     start_initialization:	
   181                           ; #config settings
   182                           
   183     07FC                     __initialization:
   184     07FC                     end_of_initialization:	
   185                           ;End of C runtime variable initialization code
   186                           
   187     07FC                     __end_of__initialization:
   188     07FC  0183               	clrf	3
   189     07FD  120A  118A  2FAB   	ljmp	_main	;jump to C main() function
   190                           
   191                           	psect	cstackCOMMON
   192     0070                     __pcstackCOMMON:
   193     0070                     ?_main:
   194     0070                     ??_main:	
   195                           ; 1 bytes @ 0x0
   196                           
   197                           
   198                           ; 1 bytes @ 0x0
   199     0070                     	ds	2
   200                           
   201                           	psect	maintext
   202     07AB                     __pmaintext:	
   203 ;;
   204 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   205 ;;
   206 ;; *************** function _main *****************
   207 ;; Defined at:
   208 ;;		line 12 in file "main.c"
   209 ;; Parameters:    Size  Location     Type
   210 ;;		None
   211 ;; Auto vars:     Size  Location     Type
   212 ;;		None
   213 ;; Return value:  Size  Location     Type
   214 ;;                  1    wreg      void 
   215 ;; Registers used:
   216 ;;		wreg
   217 ;; Tracked objects:
   218 ;;		On entry : B00/0
   219 ;;		On exit  : 0/0
   220 ;;		Unchanged: 0/0
   221 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   222 ;;      Params:         0       0       0       0       0
   223 ;;      Locals:         0       0       0       0       0
   224 ;;      Temps:          2       0       0       0       0
   225 ;;      Totals:         2       0       0       0       0
   226 ;;Total ram usage:        2 bytes
   227 ;; This function calls:
   228 ;;		Nothing
   229 ;; This function is called by:
   230 ;;		Startup code after reset
   231 ;; This function uses a non-reentrant model
   232 ;;
   233                           
   234     07AB                     _main:	
   235                           ;psect for function _main
   236                           
   237     07AB                     l566:	
   238                           ;incstack = 0
   239                           ; Regs used in _main: [wreg]
   240                           
   241                           
   242                           ;main.c: 14:     TRISB0 = 0;
   243     07AB  1683               	bsf	3,5	;RP0=1, select bank1
   244     07AC  1303               	bcf	3,6	;RP1=0, select bank1
   245     07AD  1006               	bcf	6,0	;volatile
   246                           
   247                           ;main.c: 15:     TRISB1 = 0;
   248     07AE  1086               	bcf	6,1	;volatile
   249                           
   250                           ;main.c: 16:     TRISB2 = 0;
   251     07AF  1106               	bcf	6,2	;volatile
   252     07B0                     l19:	
   253                           ;main.c: 18:     while(1)
   254                           
   255                           
   256                           ;main.c: 19:     {;main.c: 20:         RB0 = 1;
   257     07B0  1283               	bcf	3,5	;RP0=0, select bank0
   258     07B1  1303               	bcf	3,6	;RP1=0, select bank0
   259     07B2  1406               	bsf	6,0	;volatile
   260     07B3                     l568:
   261                           
   262                           ;main.c: 21:         _delay((unsigned long)((50)*(4000000/4000.0)));
   263     07B3  3041               	movlw	65
   264     07B4  00F1               	movwf	??_main+1
   265     07B5  30EE               	movlw	238
   266     07B6  00F0               	movwf	??_main
   267     07B7                     u17:
   268     07B7  0BF0               	decfsz	??_main,f
   269     07B8  2FB7               	goto	u17
   270     07B9  0BF1               	decfsz	??_main+1,f
   271     07BA  2FB7               	goto	u17
   272     07BB  0000               	nop
   273     07BC                     l570:
   274                           
   275                           ;main.c: 22:         RB0 = 0;
   276     07BC  1283               	bcf	3,5	;RP0=0, select bank0
   277     07BD  1303               	bcf	3,6	;RP1=0, select bank0
   278     07BE  1006               	bcf	6,0	;volatile
   279                           
   280                           ;main.c: 23:         _delay((unsigned long)((50)*(4000000/4000.0)));
   281     07BF  3041               	movlw	65
   282     07C0  00F1               	movwf	??_main+1
   283     07C1  30EE               	movlw	238
   284     07C2  00F0               	movwf	??_main
   285     07C3                     u27:
   286     07C3  0BF0               	decfsz	??_main,f
   287     07C4  2FC3               	goto	u27
   288     07C5  0BF1               	decfsz	??_main+1,f
   289     07C6  2FC3               	goto	u27
   290     07C7  0000               	nop
   291     07C8                     l572:
   292                           
   293                           ;main.c: 25:         RB1 = 1;
   294     07C8  1283               	bcf	3,5	;RP0=0, select bank0
   295     07C9  1303               	bcf	3,6	;RP1=0, select bank0
   296     07CA  1486               	bsf	6,1	;volatile
   297                           
   298                           ;main.c: 26:         _delay((unsigned long)((50)*(4000000/4000.0)));
   299     07CB  3041               	movlw	65
   300     07CC  00F1               	movwf	??_main+1
   301     07CD  30EE               	movlw	238
   302     07CE  00F0               	movwf	??_main
   303     07CF                     u37:
   304     07CF  0BF0               	decfsz	??_main,f
   305     07D0  2FCF               	goto	u37
   306     07D1  0BF1               	decfsz	??_main+1,f
   307     07D2  2FCF               	goto	u37
   308     07D3  0000               	nop
   309     07D4                     l574:
   310                           
   311                           ;main.c: 27:         RB1 = 0;
   312     07D4  1283               	bcf	3,5	;RP0=0, select bank0
   313     07D5  1303               	bcf	3,6	;RP1=0, select bank0
   314     07D6  1086               	bcf	6,1	;volatile
   315                           
   316                           ;main.c: 28:         _delay((unsigned long)((50)*(4000000/4000.0)));
   317     07D7  3041               	movlw	65
   318     07D8  00F1               	movwf	??_main+1
   319     07D9  30EE               	movlw	238
   320     07DA  00F0               	movwf	??_main
   321     07DB                     u47:
   322     07DB  0BF0               	decfsz	??_main,f
   323     07DC  2FDB               	goto	u47
   324     07DD  0BF1               	decfsz	??_main+1,f
   325     07DE  2FDB               	goto	u47
   326     07DF  0000               	nop
   327     07E0                     l576:
   328                           
   329                           ;main.c: 30:         RB2 = 1;
   330     07E0  1283               	bcf	3,5	;RP0=0, select bank0
   331     07E1  1303               	bcf	3,6	;RP1=0, select bank0
   332     07E2  1506               	bsf	6,2	;volatile
   333                           
   334                           ;main.c: 31:         _delay((unsigned long)((50)*(4000000/4000.0)));
   335     07E3  3041               	movlw	65
   336     07E4  00F1               	movwf	??_main+1
   337     07E5  30EE               	movlw	238
   338     07E6  00F0               	movwf	??_main
   339     07E7                     u57:
   340     07E7  0BF0               	decfsz	??_main,f
   341     07E8  2FE7               	goto	u57
   342     07E9  0BF1               	decfsz	??_main+1,f
   343     07EA  2FE7               	goto	u57
   344     07EB  0000               	nop
   345     07EC                     l578:
   346                           
   347                           ;main.c: 32:         RB2 = 0;
   348     07EC  1283               	bcf	3,5	;RP0=0, select bank0
   349     07ED  1303               	bcf	3,6	;RP1=0, select bank0
   350     07EE  1106               	bcf	6,2	;volatile
   351                           
   352                           ;main.c: 33:         _delay((unsigned long)((50)*(4000000/4000.0)));
   353     07EF  3041               	movlw	65
   354     07F0  00F1               	movwf	??_main+1
   355     07F1  30EE               	movlw	238
   356     07F2  00F0               	movwf	??_main
   357     07F3                     u67:
   358     07F3  0BF0               	decfsz	??_main,f
   359     07F4  2FF3               	goto	u67
   360     07F5  0BF1               	decfsz	??_main+1,f
   361     07F6  2FF3               	goto	u67
   362     07F7  0000               	nop
   363     07F8  2FB0               	goto	l19
   364     07F9  120A  118A  2800   	ljmp	start
   365     07FC                     __end_of_main:
   366     0002                     ___latbits      equ	2
   367     007E                     btemp           set	126	;btemp
   368     007E                     wtemp0          set	126
   369                           
   370                           	psect	config
   371                           
   372                           ;Config register CONFIG @ 0x2007
   373                           ;	Oscillator Selection bits
   374                           ;	FOSC = EXTRC, RC oscillator
   375                           ;	Watchdog Timer Enable bit
   376                           ;	WDTE = OFF, WDT disabled
   377                           ;	Power-up Timer Enable bit
   378                           ;	PWRTE = ON, PWRT enabled
   379                           ;	Brown-out Reset Enable bit
   380                           ;	BOREN = ON, BOR enabled
   381                           ;	Low-Voltage (Single-Supply) In-Circuit Serial Programming Enable bit
   382                           ;	LVP = ON, RB3/PGM pin has PGM function; low-voltage programming enabled
   383                           ;	Data EEPROM Memory Code Protection bit
   384                           ;	CPD = OFF, Data EEPROM code protection off
   385                           ;	Flash Program Memory Write Enable bits
   386                           ;	WRT = OFF, Write protection off; all program memory may be written to by EECON control
   387                           ;	In-Circuit Debugger Mode bit
   388                           ;	DEBUG = 0x1, unprogrammed default
   389                           ;	Flash Program Memory Code Protection bit
   390                           ;	CP = OFF, Code protection off
   391     2007                     	org	8199
   392     2007  3FF3               	dw	16371

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      2       2
    BANK0            80      0       0
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMMON     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMMON           14      0       0      0.0%
BITBANK0            80      0       0      0.0%
BITBANK1            80      0       0      0.0%
BITBANK3            96      0       0      0.0%
BITBANK2            96      0       0      0.0%
COMMON              14      2       2     14.3%
BANK0               80      0       0      0.0%
BANK1               80      0       0      0.0%
BANK3               96      0       0      0.0%
BANK2               96      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       2      0.0%


Microchip Technology PIC Macro Assembler V3.00 build 20241204225717 
Symbol Table                                                                                   Sat Mar 01 18:20:01 2025

                     l19 07B0                       u17 07B7                       u27 07C3  
                     u37 07CF                       u47 07DB                       u57 07E7  
                     u67 07F3                      l570 07BC                      l572 07C8  
                    l574 07D4                      l566 07AB                      l576 07E0  
                    l568 07B3                      l578 07EC                      _RB0 0030  
                    _RB1 0031                      _RB2 0032                     _main 07AB  
                   btemp 007E                     start 0000                    ?_main 0070  
                  status 0003                    wtemp0 007E          __initialization 07FC  
           __end_of_main 07FC                   ??_main 0070                   _TRISB0 0430  
                 _TRISB1 0431                   _TRISB2 0432  __end_of__initialization 07FC  
         __pcstackCOMMON 0070               __pmaintext 07AB     end_of_initialization 07FC  
    start_initialization 07FC                ___latbits 0002  
