m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Digital_Logic_Design/Normal/Homework 1/simulation/modelsim
vhw1
Z1 !s110 1647886415
!i10b 1
!s100 0U<L3YgiD=:Se]DP7aQj;1
IjdmgDEB6MQH>UaSeUM5lk1
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1647886136
8D:/Digital_Logic_Design/Normal/Homework 1/hw1.v
FD:/Digital_Logic_Design/Normal/Homework 1/hw1.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1647886415.000000
!s107 D:/Digital_Logic_Design/Normal/Homework 1/hw1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Normal/Homework 1|D:/Digital_Logic_Design/Normal/Homework 1/hw1.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work {+incdir+D:/Digital_Logic_Design/Normal/Homework 1}
Z7 tCvgOpt 0
vhw1_tb
R1
!i10b 1
!s100 g]OKblI;5eTPLVL?C6_083
IXEm3_3zUCN_A4W_QRlR>;1
R2
R0
w1647885840
8D:/Digital_Logic_Design/Normal/Homework 1/hw1_tb.v
FD:/Digital_Logic_Design/Normal/Homework 1/hw1_tb.v
L0 3
R3
r1
!s85 0
31
R4
!s107 D:/Digital_Logic_Design/Normal/Homework 1/hw1_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Normal/Homework 1|D:/Digital_Logic_Design/Normal/Homework 1/hw1_tb.v|
!i113 1
R5
R6
R7
vshift_reg
R1
!i10b 1
!s100 MSoIPITD;9WnQ^OAZF1Yg0
IBPjP?k2XlBU]EgSU0z?bo3
R2
R0
w1647883660
8D:/Digital_Logic_Design/Normal/Homework 1/shift_reg.v
FD:/Digital_Logic_Design/Normal/Homework 1/shift_reg.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Digital_Logic_Design/Normal/Homework 1/shift_reg.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Normal/Homework 1|D:/Digital_Logic_Design/Normal/Homework 1/shift_reg.v|
!i113 1
R5
R6
R7
vtransmittify
Z8 !s110 1647886414
!i10b 1
!s100 H7;FNPja]f:Q[I<UG;_JU0
IS0ClLN``OVloQ6jIgdnLP0
R2
R0
w1647883789
8D:/Digital_Logic_Design/Normal/Homework 1/transmittify.v
FD:/Digital_Logic_Design/Normal/Homework 1/transmittify.v
L0 1
R3
r1
!s85 0
31
Z9 !s108 1647886414.000000
!s107 D:/Digital_Logic_Design/Normal/Homework 1/transmittify.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Normal/Homework 1|D:/Digital_Logic_Design/Normal/Homework 1/transmittify.v|
!i113 1
R5
R6
R7
vtx_time_gen
R8
!i10b 1
!s100 WaDQcLmAo[6iCFa`NWaTS3
I:zZ[58jJEbd`5mDALCQ0M0
R2
R0
w1647886137
8D:/Digital_Logic_Design/Normal/Homework 1/tx_time_gen.v
FD:/Digital_Logic_Design/Normal/Homework 1/tx_time_gen.v
L0 1
R3
r1
!s85 0
31
R9
!s107 D:/Digital_Logic_Design/Normal/Homework 1/tx_time_gen.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Normal/Homework 1|D:/Digital_Logic_Design/Normal/Homework 1/tx_time_gen.v|
!i113 1
R5
R6
R7
vuart_txd_ctrl
R1
!i10b 1
!s100 lF;]=X0VHX>T;U=EYon7U1
IeUH]dY>lUO<I?MTO03c8^1
R2
R0
w1647883753
8D:/Digital_Logic_Design/Normal/Homework 1/uart_txd_ctrl.v
FD:/Digital_Logic_Design/Normal/Homework 1/uart_txd_ctrl.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Digital_Logic_Design/Normal/Homework 1/uart_txd_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Normal/Homework 1|D:/Digital_Logic_Design/Normal/Homework 1/uart_txd_ctrl.v|
!i113 1
R5
R6
R7
vwrite_latch
R8
!i10b 1
!s100 hanY0NDiVn>0Jg=:]C8Li0
IcRB:R<azDo[Q@_?bKD4?X3
R2
R0
w1647883586
8D:/Digital_Logic_Design/Normal/Homework 1/write_latch.v
FD:/Digital_Logic_Design/Normal/Homework 1/write_latch.v
L0 1
R3
r1
!s85 0
31
R9
!s107 D:/Digital_Logic_Design/Normal/Homework 1/write_latch.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Normal/Homework 1|D:/Digital_Logic_Design/Normal/Homework 1/write_latch.v|
!i113 1
R5
R6
R7
