cocci_test_suite() {
	struct clk_hw *cocci_id/* drivers/gpu/drm/msm/disp/mdp4/mdp4_lvds_pll.c 83 */;
	void cocci_id/* drivers/gpu/drm/msm/disp/mdp4/mdp4_lvds_pll.c 83 */;
	int cocci_id/* drivers/gpu/drm/msm/disp/mdp4/mdp4_lvds_pll.c 50 */;
	const struct pll_rate *cocci_id/* drivers/gpu/drm/msm/disp/mdp4/mdp4_lvds_pll.c 48 */;
	unsigned long cocci_id/* drivers/gpu/drm/msm/disp/mdp4/mdp4_lvds_pll.c 48 */;
	const struct pll_rate cocci_id/* drivers/gpu/drm/msm/disp/mdp4/mdp4_lvds_pll.c 34 */[];
	struct pll_rate {
		unsigned long rate;
		struct {
			uint32_t val;
			uint32_t reg;
		} conf[32];
	} cocci_id/* drivers/gpu/drm/msm/disp/mdp4/mdp4_lvds_pll.c 25 */;
	struct msm_drm_private *cocci_id/* drivers/gpu/drm/msm/disp/mdp4/mdp4_lvds_pll.c 21 */;
	struct mdp4_lvds_pll *cocci_id/* drivers/gpu/drm/msm/disp/mdp4/mdp4_lvds_pll.c 19 */;
	struct mdp4_kms *cocci_id/* drivers/gpu/drm/msm/disp/mdp4/mdp4_lvds_pll.c 19 */;
	struct mdp4_lvds_pll cocci_id/* drivers/gpu/drm/msm/disp/mdp4/mdp4_lvds_pll.c 17 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/msm/disp/mdp4/mdp4_lvds_pll.c 136 */;
	struct clk *cocci_id/* drivers/gpu/drm/msm/disp/mdp4/mdp4_lvds_pll.c 136 */;
	struct clk_init_data cocci_id/* drivers/gpu/drm/msm/disp/mdp4/mdp4_lvds_pll.c 129 */;
	const char *cocci_id/* drivers/gpu/drm/msm/disp/mdp4/mdp4_lvds_pll.c 125 */[];
	struct mdp4_lvds_pll {
		struct clk_hw pll_hw;
		struct drm_device *dev;
		unsigned long pixclk;
	} cocci_id/* drivers/gpu/drm/msm/disp/mdp4/mdp4_lvds_pll.c 12 */;
	const struct clk_ops cocci_id/* drivers/gpu/drm/msm/disp/mdp4/mdp4_lvds_pll.c 117 */;
	unsigned long *cocci_id/* drivers/gpu/drm/msm/disp/mdp4/mdp4_lvds_pll.c 102 */;
	long cocci_id/* drivers/gpu/drm/msm/disp/mdp4/mdp4_lvds_pll.c 101 */;
}
