<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">

<head>
<meta http-equiv="Content-Language" content="en-us" />
<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<title>FPGA 2011</title>
<link rel="stylesheet" type="text/css" href="fpga.css" />
</head>

<body>

<h1>FPGA</h1>
<p class="center">2011</p>
<h2>Verilog</h2>
<p><strong>Design:</strong> <a href="verilog/signals.htm">Signals</a> <span class="boldlarge">|</span> 
<a href="verilog/operators.htm">Operators</a> <span class="boldlarge">|</span> 
<a href="verilog/parameters.htm">Parameters</a> <span class="boldlarge">|</span> 
<a href="verilog/control.htm">Control</a> <span class="boldlarge">|</span> 
<a href="verilog/state_machine.htm">State Machine</a></p>
<p><strong>Verification:</strong> <a href="verilog/file_io.htm">File I/O</a> <span class="boldlarge">|</span> 
<a href="verilog/test_bench.htm">Test Bench</a> <span class="boldlarge">|</span> 
<a href="verilog/class.htm">Class</a> <span class="boldlarge">|</span> 
<a href="verilog/model_sim.htm">ModelSim</a> <span class="boldlarge">|</span> 
<a href="verilog/c_sharp.htm">C#</a> <span class="boldlarge">|</span> 
<a href="verilog/SystemVerilog_3.1a.pdf">SystemVerilog Reference</a> <span class="boldlarge">|</span> 
<a href="verilog/notepad_template.htm">Notepad++ Template</a></p>
<p>&nbsp;</p>
<h2>Altera FPGA</h2>
<p><strong>Tools:</strong> <a href="altera_fpga/quartus2.htm">Quartus 2</a> <span class="boldlarge">|</span> 
<a href="altera_fpga/TimeQuest/index.htm">TimeQuest</a></p>
<p><strong>Altera FPGA:</strong> <a href="altera_fpga/configuration/index.htm">Configuration</a> <span class="boldlarge">|</span> 
<a href="altera_fpga/mega_wizard/index.htm">MegaWizard</a> <span class="boldlarge">|</span> 
<a href="altera_fpga/multi_clocks.htm">Multiple Clocks</a></p>
<p><strong>NIOS 2:</strong> Boot <span class="boldlarge">|</span> 
<a href="altera_fpga/custom_peripheral.htm">Custom Peripheral</a> <span class="boldlarge">|</span> 
Custom Instructions</p>
<p>&nbsp;</p>
<h2>Boards</h2>
<p><a href="boards/DE2_70/index.htm">DE2-70</a> <span class="boldlarge">|</span> 
BeMicro SDK</p>
<p>&nbsp;</p>
<h2>Projects</h2>
<p><a href="projects/fft/index.htm">FFT</a> <span class="boldlarge">|</span> 
<a href="projects/APU/index.htm">Array Processor</a> (2011 MSEE)</p>
<h2>Small Projects</h2>
<p><a href="small_projects/MyMult/index.htm">Multipliers</a></p>
<p>RS232</p>
<p><a href="small_projects/Memory/intel_hex_format.htm">Intel Hex File</a> || Flash Memory || SSRAM</p>
<p>Audio Codec || Camera || LCD</p>
<p>DE2-70 Pin Assignment</p>
<p>&nbsp;</p>
<p>&nbsp;</p>
<p>&nbsp;</p>
<h2>Basics</h2>
<ul>
				<li><a href="basics/fpga_basics.htm">Altera FPGA usage</a> 
				(July 27, 2010) - link not yet made -</li>
				<li><a href="SOPC/multi_clock.htm">Multiple Clock Design</a> 
				(Oct 4, 2010) - link not yet made -</li>
				<li>Output Tri-State</li>
				<li>Intel Hex File Format</li>
				<li>Booting FPGA</li>
</ul>
<h2>NIOS 2</h2>
<ul>
				<li><a href="basics/nios2_basics.htm">NIOS II Usage</a> (Sep 5, 2010) 
				- link not yet made -</li>
				<li><a href="basics/avalon_mm_slave.htm">Avalon Memory Mapped Slave</a> (Sep 
				20, 2010) - link not yet made -</li>
				<li>Avalon Wait Request</li>
				<li>MAC Custom Instruction</li>
				<li><a href="SOPC/tc_memory.htm">Tightly Coupled Memory</a> (Oct 
				4, 2010) - link not yet made -</li>
				<li>RS-232</li>
				<li>Flash Memory</li>
				<li>Audio Codec</li>
</ul>
<h2>Other Embedded Peripherals</h2>
<ul>
				<li>SSRAM</li>
</ul>
<h2>Array Processor</h2>
<ul>
				<li>Block Diagram</li>
				<li>Instruction Set</li>
				<li>Shared Memory</li>
				<li>SSRAM Integration</li>
				<li>MAC</li>
				<li>FFT</li>
</ul>

</body>

</html>
