Analysis & Synthesis Status : Successful - Sun Apr 07 15:16:12 2019
Quartus Prime Version : 18.1.0 Build 625 09/12/2018 SJ Lite Edition
Revision Name : verilog_intro
Top-level Entity Name : Project1_top
Family : MAX 10
Total logic elements : 62
    Total combinational functions : 62
    Dedicated logic registers : 33
Total registers : 33
Total pins : 19
Total virtual pins : 0
Total memory bits : 0
Embedded Multiplier 9-bit elements : 0
Total PLLs : 0
UFM blocks : 0
ADC blocks : 0
