// Seed: 1313511030
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(posedge 1'b0 or 1) begin : LABEL_0
    id_9(1, id_2);
  end
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input tri0 id_2,
    input uwire id_3,
    output wor id_4,
    input uwire id_5,
    input wire id_6,
    output tri id_7,
    output supply1 id_8,
    output uwire id_9,
    input tri1 id_10,
    input wire id_11,
    output supply1 id_12
);
  wire id_14, id_15;
  wor id_16 = 1'b0;
  module_0 modCall_1 (
      id_16,
      id_15,
      id_15,
      id_14,
      id_14,
      id_16,
      id_15,
      id_16
  );
endmodule
