<stg><name>pooling2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,config6></name>


<trans_list>

<trans id="141" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="32">
<![CDATA[
entry:0 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %layer6_out, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %layer5_out, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:3 %store_ln109 = store i7 0, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
entry:4 %br_ln109 = br void %entry2.i

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
entry2.i:0 %indvar_flatten_load = load i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry2.i:1 %icmp_ln109 = icmp_eq  i7 %indvar_flatten_load, i7 104

]]></Node>
<StgValue><ssdm name="icmp_ln109"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry2.i:2 %add_ln109 = add i7 %indvar_flatten_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln109"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry2.i:3 %br_ln109 = br i1 %icmp_ln109, void %for.inc15, void %for.end17

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
for.inc15:23 %sX_1_load = load i32 %sX_1

]]></Node>
<StgValue><ssdm name="sX_1_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc15:24 %icmp_ln55 = icmp_eq  i32 %sX_1_load, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
for.inc15:25 %pX_1_load = load i32 %pX_1

]]></Node>
<StgValue><ssdm name="pX_1_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc15:26 %br_ln55 = br i1 %icmp_ln55, void %if.end.i, void %land.lhs.true.i

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32">
<![CDATA[
land.lhs.true.i:2 %pY_1_load = load i32 %pY_1

]]></Node>
<StgValue><ssdm name="pY_1_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true.i:3 %icmp_ln55_5 = icmp_sgt  i32 %pY_1_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_5"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true.i:4 %icmp_ln55_6 = icmp_sgt  i32 %pX_1_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_6"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i:0 %add_ln76 = add i32 %pX_1_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i:1 %icmp_ln76 = icmp_eq  i32 %add_ln76, i32 13

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i:2 %br_ln76 = br i1 %icmp_ln76, void %if.else40.i, void %if.then29.i

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.else40.i:0 %store_ln89 = store i32 %add_ln76, i32 %pX_1

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else40.i:1 %select_ln91 = select i1 %icmp_ln55, i32 4294967295, i32 1

]]></Node>
<StgValue><ssdm name="select_ln91"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else40.i:2 %add_ln91 = add i32 %sX_1_load, i32 %select_ln91

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.else40.i:3 %store_ln91 = store i32 %add_ln91, i32 %sX_1

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
if.else40.i:4 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then29.i:0 %store_ln78 = store i32 0, i32 %pX_1

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then29.i:1 %store_ln79 = store i32 0, i32 %sX_1

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32">
<![CDATA[
if.then29.i:2 %pY_1_load_1 = load i32 %pY_1

]]></Node>
<StgValue><ssdm name="pY_1_load_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then29.i:3 %add_ln80 = add i32 %pY_1_load_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln80"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then29.i:4 %icmp_ln80 = icmp_eq  i32 %add_ln80, i32 8

]]></Node>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then29.i:5 %br_ln80 = br i1 %icmp_ln80, void %if.else.i, void %if.then32.i

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else.i:0 %store_ln84 = store i32 %add_ln80, i32 %pY_1

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then32.i:0 %store_ln81 = store i32 0, i32 %pY_1

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
if.then32.i:1 %br_ln83 = br void %if.end39.i

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:0 %store_ln111 = store i7 %add_ln109, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
for.inc:1 %br_ln111 = br void %entry2.i

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc15:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ReadInputHeight_ReadInputWidth_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc15:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 104, i64 104, i64 104

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc15:2 %specpipeline_ln113 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_6

]]></Node>
<StgValue><ssdm name="specpipeline_ln113"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc15:3 %specloopname_ln111 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln111"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc15:4 %layer5_out_read = read i48 @_ssdm_op_Read.ap_fifo.volatile.i48P0A, i48 %layer5_out

]]></Node>
<StgValue><ssdm name="layer5_out_read"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="48">
<![CDATA[
for.inc15:5 %trunc_ln115 = trunc i48 %layer5_out_read

]]></Node>
<StgValue><ssdm name="trunc_ln115"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc15:6 %trunc_ln115_4 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %layer5_out_read, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln115_4"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc15:7 %trunc_ln115_5 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %layer5_out_read, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln115_5"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
for.inc15:8 %p_s = memshiftread i16 @_ssdm_op_MemShiftRead.[13 x i16]P0A, i16 12, i16 %trunc_ln115, i1 1

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
for.inc15:9 %p_1 = memshiftread i16 @_ssdm_op_MemShiftRead.[13 x i16]P0A, i16 12, i16 %trunc_ln115_4, i1 1

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
for.inc15:10 %p_0 = memshiftread i16 @_ssdm_op_MemShiftRead.[13 x i16]P0A, i16 12, i16 %trunc_ln115_5, i1 1

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16">
<![CDATA[
for.inc15:11 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_12 = load i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7

]]></Node>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_12"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16">
<![CDATA[
for.inc15:12 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_13 = load i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6

]]></Node>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_13"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16">
<![CDATA[
for.inc15:13 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_14 = load i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5

]]></Node>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_14"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16">
<![CDATA[
for.inc15:14 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_15 = load i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4

]]></Node>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_15"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16">
<![CDATA[
for.inc15:15 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_10 = load i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_5

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_10"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16">
<![CDATA[
for.inc15:16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_11 = load i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_4

]]></Node>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_11"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc15:17 %store_ln214 = store i16 %p_s, i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc15:18 %store_ln214 = store i16 %p_1, i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc15:19 %store_ln214 = store i16 %p_0, i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc15:20 %store_ln214 = store i16 %trunc_ln115, i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc15:21 %store_ln214 = store i16 %trunc_ln115_4, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_5

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc15:22 %store_ln214 = store i16 %trunc_ln115_5, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_4

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
land.lhs.true.i:0 %sY_1_load = load i32 %sY_1

]]></Node>
<StgValue><ssdm name="sY_1_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true.i:1 %icmp_ln55_4 = icmp_eq  i32 %sY_1_load, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln55_4"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true.i:5 %and_ln55 = and i1 %icmp_ln55_5, i1 %icmp_ln55_6

]]></Node>
<StgValue><ssdm name="and_ln55"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true.i:6 %and_ln55_2 = and i1 %and_ln55, i1 %icmp_ln55_4

]]></Node>
<StgValue><ssdm name="and_ln55_2"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true.i:7 %br_ln55 = br i1 %and_ln55_2, void %if.end.i, void %for.body19.i

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="36" op_0_bw="36" op_1_bw="16" op_2_bw="20">
<![CDATA[
for.body19.i:0 %pool_window = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i16.i20, i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_12, i20 0

]]></Node>
<StgValue><ssdm name="pool_window"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="36" op_0_bw="36" op_1_bw="16" op_2_bw="20">
<![CDATA[
for.body19.i:1 %pool_window_25 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i16.i20, i16 %p_s, i20 0

]]></Node>
<StgValue><ssdm name="pool_window_25"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="36" op_0_bw="36" op_1_bw="16" op_2_bw="20">
<![CDATA[
for.body19.i:2 %pool_window_15 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i16.i20, i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_15, i20 0

]]></Node>
<StgValue><ssdm name="pool_window_15"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="36" op_0_bw="36" op_1_bw="16" op_2_bw="20">
<![CDATA[
for.body19.i:3 %pool_window_16 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i16.i20, i16 %trunc_ln115, i20 0

]]></Node>
<StgValue><ssdm name="pool_window_16"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="36" op_0_bw="36" op_1_bw="16" op_2_bw="20">
<![CDATA[
for.body19.i:4 %pool_window_17 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i16.i20, i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_13, i20 0

]]></Node>
<StgValue><ssdm name="pool_window_17"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="36" op_0_bw="36" op_1_bw="16" op_2_bw="20">
<![CDATA[
for.body19.i:5 %pool_window_18 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i16.i20, i16 %p_1, i20 0

]]></Node>
<StgValue><ssdm name="pool_window_18"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="36" op_0_bw="36" op_1_bw="16" op_2_bw="20">
<![CDATA[
for.body19.i:6 %pool_window_19 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i16.i20, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_10, i20 0

]]></Node>
<StgValue><ssdm name="pool_window_19"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="36" op_0_bw="36" op_1_bw="16" op_2_bw="20">
<![CDATA[
for.body19.i:7 %pool_window_20 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i16.i20, i16 %trunc_ln115_4, i20 0

]]></Node>
<StgValue><ssdm name="pool_window_20"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="36" op_0_bw="36" op_1_bw="16" op_2_bw="20">
<![CDATA[
for.body19.i:8 %pool_window_21 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i16.i20, i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_14, i20 0

]]></Node>
<StgValue><ssdm name="pool_window_21"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="36" op_0_bw="36" op_1_bw="16" op_2_bw="20">
<![CDATA[
for.body19.i:9 %pool_window_22 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i16.i20, i16 %p_0, i20 0

]]></Node>
<StgValue><ssdm name="pool_window_22"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="36" op_0_bw="36" op_1_bw="16" op_2_bw="20">
<![CDATA[
for.body19.i:10 %pool_window_23 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i16.i20, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_11, i20 0

]]></Node>
<StgValue><ssdm name="pool_window_23"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="36" op_0_bw="36" op_1_bw="16" op_2_bw="20">
<![CDATA[
for.body19.i:11 %pool_window_24 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i16.i20, i16 %trunc_ln115_5, i20 0

]]></Node>
<StgValue><ssdm name="pool_window_24"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="36" op_1_bw="36">
<![CDATA[
for.body19.i:12 %icmp_ln65 = icmp_slt  i36 %pool_window, i36 %pool_window_25

]]></Node>
<StgValue><ssdm name="icmp_ln65"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body19.i:13 %xor_ln65 = xor i1 %icmp_ln65, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln65"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
for.body19.i:14 %select_ln65 = select i1 %xor_ln65, i36 %pool_window, i36 %pool_window_25

]]></Node>
<StgValue><ssdm name="select_ln65"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="36" op_1_bw="36">
<![CDATA[
for.body19.i:15 %icmp_ln65_12 = icmp_slt  i36 %pool_window_15, i36 %pool_window_16

]]></Node>
<StgValue><ssdm name="icmp_ln65_12"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body19.i:16 %xor_ln65_12 = xor i1 %icmp_ln65_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln65_12"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
for.body19.i:17 %select_ln65_12 = select i1 %xor_ln65_12, i36 %pool_window_15, i36 %pool_window_16

]]></Node>
<StgValue><ssdm name="select_ln65_12"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="36" op_1_bw="36">
<![CDATA[
for.body19.i:18 %icmp_ln65_13 = icmp_slt  i36 %select_ln65, i36 %select_ln65_12

]]></Node>
<StgValue><ssdm name="icmp_ln65_13"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body19.i:19 %xor_ln65_13 = xor i1 %icmp_ln65_13, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln65_13"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body19.i:20 %tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %select_ln65, i32 20, i32 35

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body19.i:21 %tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %select_ln65_12, i32 20, i32 35

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body19.i:22 %res_pack_9 = select i1 %xor_ln65_13, i16 %tmp_s, i16 %tmp_2

]]></Node>
<StgValue><ssdm name="res_pack_9"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="36" op_1_bw="36">
<![CDATA[
for.body19.i:23 %icmp_ln65_14 = icmp_slt  i36 %pool_window_17, i36 %pool_window_18

]]></Node>
<StgValue><ssdm name="icmp_ln65_14"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body19.i:24 %xor_ln65_14 = xor i1 %icmp_ln65_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln65_14"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
for.body19.i:25 %select_ln65_14 = select i1 %xor_ln65_14, i36 %pool_window_17, i36 %pool_window_18

]]></Node>
<StgValue><ssdm name="select_ln65_14"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="36" op_1_bw="36">
<![CDATA[
for.body19.i:26 %icmp_ln65_15 = icmp_slt  i36 %pool_window_19, i36 %pool_window_20

]]></Node>
<StgValue><ssdm name="icmp_ln65_15"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body19.i:27 %xor_ln65_15 = xor i1 %icmp_ln65_15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln65_15"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
for.body19.i:28 %select_ln65_15 = select i1 %xor_ln65_15, i36 %pool_window_19, i36 %pool_window_20

]]></Node>
<StgValue><ssdm name="select_ln65_15"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="36" op_1_bw="36">
<![CDATA[
for.body19.i:29 %icmp_ln65_16 = icmp_slt  i36 %select_ln65_14, i36 %select_ln65_15

]]></Node>
<StgValue><ssdm name="icmp_ln65_16"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body19.i:30 %xor_ln65_16 = xor i1 %icmp_ln65_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln65_16"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body19.i:31 %tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %select_ln65_14, i32 20, i32 35

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body19.i:32 %tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %select_ln65_15, i32 20, i32 35

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body19.i:33 %res_pack_10 = select i1 %xor_ln65_16, i16 %tmp_3, i16 %tmp_4

]]></Node>
<StgValue><ssdm name="res_pack_10"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="36" op_1_bw="36">
<![CDATA[
for.body19.i:34 %icmp_ln65_17 = icmp_slt  i36 %pool_window_21, i36 %pool_window_22

]]></Node>
<StgValue><ssdm name="icmp_ln65_17"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body19.i:35 %xor_ln65_17 = xor i1 %icmp_ln65_17, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln65_17"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
for.body19.i:36 %select_ln65_17 = select i1 %xor_ln65_17, i36 %pool_window_21, i36 %pool_window_22

]]></Node>
<StgValue><ssdm name="select_ln65_17"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="36" op_1_bw="36">
<![CDATA[
for.body19.i:37 %icmp_ln65_18 = icmp_slt  i36 %pool_window_23, i36 %pool_window_24

]]></Node>
<StgValue><ssdm name="icmp_ln65_18"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body19.i:38 %xor_ln65_18 = xor i1 %icmp_ln65_18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln65_18"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
for.body19.i:39 %select_ln65_18 = select i1 %xor_ln65_18, i36 %pool_window_23, i36 %pool_window_24

]]></Node>
<StgValue><ssdm name="select_ln65_18"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="36" op_1_bw="36">
<![CDATA[
for.body19.i:40 %icmp_ln65_19 = icmp_slt  i36 %select_ln65_17, i36 %select_ln65_18

]]></Node>
<StgValue><ssdm name="icmp_ln65_19"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body19.i:41 %xor_ln65_19 = xor i1 %icmp_ln65_19, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln65_19"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body19.i:42 %tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %select_ln65_17, i32 20, i32 35

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body19.i:43 %tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %select_ln65_18, i32 20, i32 35

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body19.i:44 %res_pack = select i1 %xor_ln65_19, i16 %tmp_5, i16 %tmp_6

]]></Node>
<StgValue><ssdm name="res_pack"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32">
<![CDATA[
if.else.i:1 %sY_1_load_1 = load i32 %sY_1

]]></Node>
<StgValue><ssdm name="sY_1_load_1"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.i:2 %icmp_ln86 = icmp_eq  i32 %sY_1_load_1, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln86"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else.i:3 %select_ln86 = select i1 %icmp_ln86, i32 4294967295, i32 1

]]></Node>
<StgValue><ssdm name="select_ln86"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.i:4 %add_ln86 = add i32 %sY_1_load_1, i32 %select_ln86

]]></Node>
<StgValue><ssdm name="add_ln86"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
if.else.i:5 %br_ln0 = br void %if.end39.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end39.i:0 %storemerge = phi i32 %add_ln86, void %if.else.i, i32 0, void %if.then32.i

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end39.i:1 %store_ln82 = store i32 %storemerge, i32 %sY_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
if.end39.i:2 %br_ln88 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0">
<![CDATA[
for.end17:0 %ret_ln118 = ret

]]></Node>
<StgValue><ssdm name="ret_ln118"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="48" op_0_bw="48" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
for.body19.i:45 %or_ln72_8 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i16.i16, i16 %res_pack, i16 %res_pack_10, i16 %res_pack_9

]]></Node>
<StgValue><ssdm name="or_ln72_8"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
for.body19.i:46 %write_ln72 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer6_out, i48 %or_ln72_8

]]></Node>
<StgValue><ssdm name="write_ln72"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
for.body19.i:47 %br_ln73 = br void %if.end.i

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
