<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z020clg400-2" LaunchTime="1601040741">
  <File Type="PA-TCL" Name="HDMI_TX.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="HDMI_TX_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="HDMI_TX_reports.tcl"/>
  <File Type="RDS-RDS" Name="HDMI_TX.vds"/>
  <File Type="RDS-UTIL" Name="HDMI_TX_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="HDMI_TX_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="HDMI_TX.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="HDMI_TX_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="HDMI_TX_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="C:/Users/LiuYang_Laptop/Desktop/S06_CH01_AXI_VDMA_MT9V034/Miz_ip_lib/HDMI_FPGA_ML/IPSRC/DVITransmitter.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/LiuYang_Laptop/Desktop/S06_CH01_AXI_VDMA_MT9V034/Miz_ip_lib/HDMI_FPGA_ML/IPSRC/SerializerN_1.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/LiuYang_Laptop/Desktop/S06_CH01_AXI_VDMA_MT9V034/Miz_ip_lib/HDMI_FPGA_ML/IPSRC/TMDSEncoder.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="C:/Users/LiuYang_Laptop/Desktop/S06_CH01_AXI_VDMA_MT9V034/Miz_ip_lib/HDMI_FPGA_ML/IPSRC/hdmi_tx.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="HDMI_TX"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
      <Desc>Vivado Synthesis Defaults</Desc>
    </StratHandle>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
