ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccTSwhvN.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"system_stm32h7xx.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.SystemInit,"ax",%progbits
  19              		.align	1
  20              		.global	SystemInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	SystemInit:
  26              	.LFB144:
  27              		.file 1 "Core/Src/system_stm32h7xx.c"
   1:Core/Src/system_stm32h7xx.c **** /**
   2:Core/Src/system_stm32h7xx.c ****   ******************************************************************************
   3:Core/Src/system_stm32h7xx.c ****   * @file    system_stm32h7xx.c
   4:Core/Src/system_stm32h7xx.c ****   * @author  MCD Application Team
   5:Core/Src/system_stm32h7xx.c ****   * @brief   CMSIS Cortex-Mx Device Peripheral Access Layer System Source File.
   6:Core/Src/system_stm32h7xx.c ****   *
   7:Core/Src/system_stm32h7xx.c ****   *   This file provides two functions and one global variable to be called from
   8:Core/Src/system_stm32h7xx.c ****   *   user application:
   9:Core/Src/system_stm32h7xx.c ****   *      - SystemInit(): This function is called at startup just after reset and
  10:Core/Src/system_stm32h7xx.c ****   *                      before branch to main program. This call is made inside
  11:Core/Src/system_stm32h7xx.c ****   *                      the "startup_stm32h7xx.s" file.
  12:Core/Src/system_stm32h7xx.c ****   *
  13:Core/Src/system_stm32h7xx.c ****   *      - SystemCoreClock variable: Contains the core clock, it can be used
  14:Core/Src/system_stm32h7xx.c ****   *                                  by the user application to setup the SysTick
  15:Core/Src/system_stm32h7xx.c ****   *                                  timer or configure other parameters.
  16:Core/Src/system_stm32h7xx.c ****   *
  17:Core/Src/system_stm32h7xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  18:Core/Src/system_stm32h7xx.c ****   *                                 be called whenever the core clock is changed
  19:Core/Src/system_stm32h7xx.c ****   *                                 during program execution.
  20:Core/Src/system_stm32h7xx.c ****   *
  21:Core/Src/system_stm32h7xx.c ****   *
  22:Core/Src/system_stm32h7xx.c ****   ******************************************************************************
  23:Core/Src/system_stm32h7xx.c ****   * @attention
  24:Core/Src/system_stm32h7xx.c ****   *
  25:Core/Src/system_stm32h7xx.c ****   * Copyright (c) 2017 STMicroelectronics.
  26:Core/Src/system_stm32h7xx.c ****   * All rights reserved.
  27:Core/Src/system_stm32h7xx.c ****   *
  28:Core/Src/system_stm32h7xx.c ****   * This software is licensed under terms that can be found in the LICENSE file
  29:Core/Src/system_stm32h7xx.c ****   * in the root directory of this software component.
  30:Core/Src/system_stm32h7xx.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  31:Core/Src/system_stm32h7xx.c ****   *
ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccTSwhvN.s 			page 2


  32:Core/Src/system_stm32h7xx.c ****   ******************************************************************************
  33:Core/Src/system_stm32h7xx.c ****   */
  34:Core/Src/system_stm32h7xx.c **** 
  35:Core/Src/system_stm32h7xx.c **** /** @addtogroup CMSIS
  36:Core/Src/system_stm32h7xx.c ****   * @{
  37:Core/Src/system_stm32h7xx.c ****   */
  38:Core/Src/system_stm32h7xx.c **** 
  39:Core/Src/system_stm32h7xx.c **** /** @addtogroup stm32h7xx_system
  40:Core/Src/system_stm32h7xx.c ****   * @{
  41:Core/Src/system_stm32h7xx.c ****   */
  42:Core/Src/system_stm32h7xx.c **** 
  43:Core/Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_Includes
  44:Core/Src/system_stm32h7xx.c ****   * @{
  45:Core/Src/system_stm32h7xx.c ****   */
  46:Core/Src/system_stm32h7xx.c **** 
  47:Core/Src/system_stm32h7xx.c **** #include "stm32h7xx.h"
  48:Core/Src/system_stm32h7xx.c **** #include <math.h>
  49:Core/Src/system_stm32h7xx.c **** 
  50:Core/Src/system_stm32h7xx.c **** #if !defined  (HSE_VALUE)
  51:Core/Src/system_stm32h7xx.c **** #define HSE_VALUE    ((uint32_t)25000000) /*!< Value of the External oscillator in Hz */
  52:Core/Src/system_stm32h7xx.c **** #endif /* HSE_VALUE */
  53:Core/Src/system_stm32h7xx.c **** 
  54:Core/Src/system_stm32h7xx.c **** #if !defined  (CSI_VALUE)
  55:Core/Src/system_stm32h7xx.c ****   #define CSI_VALUE    ((uint32_t)4000000) /*!< Value of the Internal oscillator in Hz*/
  56:Core/Src/system_stm32h7xx.c **** #endif /* CSI_VALUE */
  57:Core/Src/system_stm32h7xx.c **** 
  58:Core/Src/system_stm32h7xx.c **** #if !defined  (HSI_VALUE)
  59:Core/Src/system_stm32h7xx.c ****   #define HSI_VALUE    ((uint32_t)64000000) /*!< Value of the Internal oscillator in Hz*/
  60:Core/Src/system_stm32h7xx.c **** #endif /* HSI_VALUE */
  61:Core/Src/system_stm32h7xx.c **** 
  62:Core/Src/system_stm32h7xx.c **** 
  63:Core/Src/system_stm32h7xx.c **** /**
  64:Core/Src/system_stm32h7xx.c ****   * @}
  65:Core/Src/system_stm32h7xx.c ****   */
  66:Core/Src/system_stm32h7xx.c **** 
  67:Core/Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_TypesDefinitions
  68:Core/Src/system_stm32h7xx.c ****   * @{
  69:Core/Src/system_stm32h7xx.c ****   */
  70:Core/Src/system_stm32h7xx.c **** 
  71:Core/Src/system_stm32h7xx.c **** /**
  72:Core/Src/system_stm32h7xx.c ****   * @}
  73:Core/Src/system_stm32h7xx.c ****   */
  74:Core/Src/system_stm32h7xx.c **** 
  75:Core/Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_Defines
  76:Core/Src/system_stm32h7xx.c ****   * @{
  77:Core/Src/system_stm32h7xx.c ****   */
  78:Core/Src/system_stm32h7xx.c **** 
  79:Core/Src/system_stm32h7xx.c **** /************************* Miscellaneous Configuration ************************/
  80:Core/Src/system_stm32h7xx.c **** /*!< Uncomment the following line if you need to use initialized data in D2 domain SRAM (AHB SRAM) 
  81:Core/Src/system_stm32h7xx.c **** /* #define DATA_IN_D2_SRAM */
  82:Core/Src/system_stm32h7xx.c **** 
  83:Core/Src/system_stm32h7xx.c **** /* Note: Following vector table addresses must be defined in line with linker
  84:Core/Src/system_stm32h7xx.c ****          configuration. */
  85:Core/Src/system_stm32h7xx.c **** /*!< Uncomment the following line if you need to relocate the vector table
  86:Core/Src/system_stm32h7xx.c ****      anywhere in FLASH BANK1 or AXI SRAM, else the vector table is kept at the automatic
  87:Core/Src/system_stm32h7xx.c ****      remap of boot address selected */
  88:Core/Src/system_stm32h7xx.c **** /* #define USER_VECT_TAB_ADDRESS */
ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccTSwhvN.s 			page 3


  89:Core/Src/system_stm32h7xx.c **** 
  90:Core/Src/system_stm32h7xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
  91:Core/Src/system_stm32h7xx.c **** #if defined(DUAL_CORE) && defined(CORE_CM4)
  92:Core/Src/system_stm32h7xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table
  93:Core/Src/system_stm32h7xx.c ****      in D2 AXI SRAM else user remap will be done in FLASH BANK2. */
  94:Core/Src/system_stm32h7xx.c **** /* #define VECT_TAB_SRAM */
  95:Core/Src/system_stm32h7xx.c **** #if defined(VECT_TAB_SRAM)
  96:Core/Src/system_stm32h7xx.c **** #define VECT_TAB_BASE_ADDRESS   D2_AXISRAM_BASE   /*!< Vector Table base address field.
  97:Core/Src/system_stm32h7xx.c ****                                                        This value must be a multiple of 0x400. */
  98:Core/Src/system_stm32h7xx.c **** #define VECT_TAB_OFFSET         0x00000000U       /*!< Vector Table base offset field.
  99:Core/Src/system_stm32h7xx.c ****                                                        This value must be a multiple of 0x400. */
 100:Core/Src/system_stm32h7xx.c **** #else
 101:Core/Src/system_stm32h7xx.c **** #define VECT_TAB_BASE_ADDRESS   FLASH_BANK2_BASE  /*!< Vector Table base address field.
 102:Core/Src/system_stm32h7xx.c ****                                                        This value must be a multiple of 0x400. */
 103:Core/Src/system_stm32h7xx.c **** #define VECT_TAB_OFFSET         0x00000000U       /*!< Vector Table base offset field.
 104:Core/Src/system_stm32h7xx.c ****                                                        This value must be a multiple of 0x400. */
 105:Core/Src/system_stm32h7xx.c **** #endif /* VECT_TAB_SRAM */
 106:Core/Src/system_stm32h7xx.c **** #else
 107:Core/Src/system_stm32h7xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table
 108:Core/Src/system_stm32h7xx.c ****      in D1 AXI SRAM else user remap will be done in FLASH BANK1. */
 109:Core/Src/system_stm32h7xx.c **** /* #define VECT_TAB_SRAM */
 110:Core/Src/system_stm32h7xx.c **** #if defined(VECT_TAB_SRAM)
 111:Core/Src/system_stm32h7xx.c **** #define VECT_TAB_BASE_ADDRESS   D1_AXISRAM_BASE   /*!< Vector Table base address field.
 112:Core/Src/system_stm32h7xx.c ****                                                        This value must be a multiple of 0x400. */
 113:Core/Src/system_stm32h7xx.c **** #define VECT_TAB_OFFSET         0x00000000U       /*!< Vector Table base offset field.
 114:Core/Src/system_stm32h7xx.c ****                                                        This value must be a multiple of 0x400. */
 115:Core/Src/system_stm32h7xx.c **** #else
 116:Core/Src/system_stm32h7xx.c **** #define VECT_TAB_BASE_ADDRESS   FLASH_BANK1_BASE  /*!< Vector Table base address field.
 117:Core/Src/system_stm32h7xx.c ****                                                        This value must be a multiple of 0x400. */
 118:Core/Src/system_stm32h7xx.c **** #define VECT_TAB_OFFSET         0x00000000U       /*!< Vector Table base offset field.
 119:Core/Src/system_stm32h7xx.c ****                                                        This value must be a multiple of 0x400. */
 120:Core/Src/system_stm32h7xx.c **** #endif /* VECT_TAB_SRAM */
 121:Core/Src/system_stm32h7xx.c **** #endif /* DUAL_CORE && CORE_CM4 */
 122:Core/Src/system_stm32h7xx.c **** #endif /* USER_VECT_TAB_ADDRESS */
 123:Core/Src/system_stm32h7xx.c **** /******************************************************************************/
 124:Core/Src/system_stm32h7xx.c **** 
 125:Core/Src/system_stm32h7xx.c **** /**
 126:Core/Src/system_stm32h7xx.c ****   * @}
 127:Core/Src/system_stm32h7xx.c ****   */
 128:Core/Src/system_stm32h7xx.c **** 
 129:Core/Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_Macros
 130:Core/Src/system_stm32h7xx.c ****   * @{
 131:Core/Src/system_stm32h7xx.c ****   */
 132:Core/Src/system_stm32h7xx.c **** 
 133:Core/Src/system_stm32h7xx.c **** /**
 134:Core/Src/system_stm32h7xx.c ****   * @}
 135:Core/Src/system_stm32h7xx.c ****   */
 136:Core/Src/system_stm32h7xx.c **** 
 137:Core/Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_Variables
 138:Core/Src/system_stm32h7xx.c ****   * @{
 139:Core/Src/system_stm32h7xx.c ****   */
 140:Core/Src/system_stm32h7xx.c ****   /* This variable is updated in three ways:
 141:Core/Src/system_stm32h7xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 142:Core/Src/system_stm32h7xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 143:Core/Src/system_stm32h7xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
 144:Core/Src/system_stm32h7xx.c ****          Note: If you use this function to configure the system clock; then there
 145:Core/Src/system_stm32h7xx.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccTSwhvN.s 			page 4


 146:Core/Src/system_stm32h7xx.c ****                variable is updated automatically.
 147:Core/Src/system_stm32h7xx.c ****   */
 148:Core/Src/system_stm32h7xx.c ****   uint32_t SystemCoreClock = 64000000;
 149:Core/Src/system_stm32h7xx.c ****   uint32_t SystemD2Clock = 64000000;
 150:Core/Src/system_stm32h7xx.c ****   const  uint8_t D1CorePrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
 151:Core/Src/system_stm32h7xx.c **** 
 152:Core/Src/system_stm32h7xx.c **** /**
 153:Core/Src/system_stm32h7xx.c ****   * @}
 154:Core/Src/system_stm32h7xx.c ****   */
 155:Core/Src/system_stm32h7xx.c **** 
 156:Core/Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_FunctionPrototypes
 157:Core/Src/system_stm32h7xx.c ****   * @{
 158:Core/Src/system_stm32h7xx.c ****   */
 159:Core/Src/system_stm32h7xx.c **** 
 160:Core/Src/system_stm32h7xx.c **** /**
 161:Core/Src/system_stm32h7xx.c ****   * @}
 162:Core/Src/system_stm32h7xx.c ****   */
 163:Core/Src/system_stm32h7xx.c **** 
 164:Core/Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_Functions
 165:Core/Src/system_stm32h7xx.c ****   * @{
 166:Core/Src/system_stm32h7xx.c ****   */
 167:Core/Src/system_stm32h7xx.c **** 
 168:Core/Src/system_stm32h7xx.c **** /**
 169:Core/Src/system_stm32h7xx.c ****   * @brief  Setup the microcontroller system
 170:Core/Src/system_stm32h7xx.c ****   *         Initialize the FPU setting and  vector table location
 171:Core/Src/system_stm32h7xx.c ****   *         configuration.
 172:Core/Src/system_stm32h7xx.c ****   * @param  None
 173:Core/Src/system_stm32h7xx.c ****   * @retval None
 174:Core/Src/system_stm32h7xx.c ****   */
 175:Core/Src/system_stm32h7xx.c **** void SystemInit (void)
 176:Core/Src/system_stm32h7xx.c **** {
  28              		.loc 1 176 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 177:Core/Src/system_stm32h7xx.c **** #if defined (DATA_IN_D2_SRAM)
 178:Core/Src/system_stm32h7xx.c ****  __IO uint32_t tmpreg;
 179:Core/Src/system_stm32h7xx.c **** #endif /* DATA_IN_D2_SRAM */
 180:Core/Src/system_stm32h7xx.c **** 
 181:Core/Src/system_stm32h7xx.c ****   /* FPU settings ------------------------------------------------------------*/
 182:Core/Src/system_stm32h7xx.c ****   #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 183:Core/Src/system_stm32h7xx.c ****     SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
  33              		.loc 1 183 5 view .LVU1
  34              		.loc 1 183 16 is_stmt 0 view .LVU2
  35 0000 274A     		ldr	r2, .L5
  36 0002 D2F88830 		ldr	r3, [r2, #136]
  37 0006 43F47003 		orr	r3, r3, #15728640
  38 000a C2F88830 		str	r3, [r2, #136]
 184:Core/Src/system_stm32h7xx.c ****   #endif
 185:Core/Src/system_stm32h7xx.c ****   /* Reset the RCC clock configuration to the default reset state ------------*/
 186:Core/Src/system_stm32h7xx.c **** 
 187:Core/Src/system_stm32h7xx.c ****    /* Increasing the CPU frequency */
 188:Core/Src/system_stm32h7xx.c ****   if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
  39              		.loc 1 188 3 is_stmt 1 view .LVU3
  40              		.loc 1 188 32 is_stmt 0 view .LVU4
  41 000e 254B     		ldr	r3, .L5+4
ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccTSwhvN.s 			page 5


  42 0010 1B68     		ldr	r3, [r3]
  43 0012 03F00F03 		and	r3, r3, #15
  44              		.loc 1 188 5 view .LVU5
  45 0016 062B     		cmp	r3, #6
  46 0018 06D8     		bhi	.L2
 189:Core/Src/system_stm32h7xx.c ****   {
 190:Core/Src/system_stm32h7xx.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 191:Core/Src/system_stm32h7xx.c ****     MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
  47              		.loc 1 191 5 is_stmt 1 view .LVU6
  48 001a 224A     		ldr	r2, .L5+4
  49 001c 1368     		ldr	r3, [r2]
  50 001e 23F00F03 		bic	r3, r3, #15
  51 0022 43F00703 		orr	r3, r3, #7
  52 0026 1360     		str	r3, [r2]
  53              	.L2:
 192:Core/Src/system_stm32h7xx.c ****   }
 193:Core/Src/system_stm32h7xx.c **** 
 194:Core/Src/system_stm32h7xx.c ****   /* Set HSION bit */
 195:Core/Src/system_stm32h7xx.c ****   RCC->CR |= RCC_CR_HSION;
  54              		.loc 1 195 3 view .LVU7
  55              		.loc 1 195 11 is_stmt 0 view .LVU8
  56 0028 1F4B     		ldr	r3, .L5+8
  57 002a 1A68     		ldr	r2, [r3]
  58 002c 42F00102 		orr	r2, r2, #1
  59 0030 1A60     		str	r2, [r3]
 196:Core/Src/system_stm32h7xx.c **** 
 197:Core/Src/system_stm32h7xx.c ****   /* Reset CFGR register */
 198:Core/Src/system_stm32h7xx.c ****   RCC->CFGR = 0x00000000;
  60              		.loc 1 198 3 is_stmt 1 view .LVU9
  61              		.loc 1 198 13 is_stmt 0 view .LVU10
  62 0032 0022     		movs	r2, #0
  63 0034 1A61     		str	r2, [r3, #16]
 199:Core/Src/system_stm32h7xx.c **** 
 200:Core/Src/system_stm32h7xx.c ****   /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
 201:Core/Src/system_stm32h7xx.c ****   RCC->CR &= 0xEAF6ED7FU;
  64              		.loc 1 201 3 is_stmt 1 view .LVU11
  65              		.loc 1 201 11 is_stmt 0 view .LVU12
  66 0036 1968     		ldr	r1, [r3]
  67 0038 1C4A     		ldr	r2, .L5+12
  68 003a 0A40     		ands	r2, r2, r1
  69 003c 1A60     		str	r2, [r3]
 202:Core/Src/system_stm32h7xx.c **** 
 203:Core/Src/system_stm32h7xx.c ****    /* Decreasing the number of wait states because of lower CPU frequency */
 204:Core/Src/system_stm32h7xx.c ****   if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
  70              		.loc 1 204 3 is_stmt 1 view .LVU13
  71              		.loc 1 204 32 is_stmt 0 view .LVU14
  72 003e 194B     		ldr	r3, .L5+4
  73 0040 1B68     		ldr	r3, [r3]
  74              		.loc 1 204 5 view .LVU15
  75 0042 13F0080F 		tst	r3, #8
  76 0046 06D0     		beq	.L3
 205:Core/Src/system_stm32h7xx.c ****   {
 206:Core/Src/system_stm32h7xx.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 207:Core/Src/system_stm32h7xx.c ****     MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
  77              		.loc 1 207 5 is_stmt 1 view .LVU16
  78 0048 164A     		ldr	r2, .L5+4
  79 004a 1368     		ldr	r3, [r2]
ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccTSwhvN.s 			page 6


  80 004c 23F00F03 		bic	r3, r3, #15
  81 0050 43F00703 		orr	r3, r3, #7
  82 0054 1360     		str	r3, [r2]
  83              	.L3:
 208:Core/Src/system_stm32h7xx.c ****   }
 209:Core/Src/system_stm32h7xx.c **** 
 210:Core/Src/system_stm32h7xx.c **** #if defined(D3_SRAM_BASE)
 211:Core/Src/system_stm32h7xx.c ****   /* Reset D1CFGR register */
 212:Core/Src/system_stm32h7xx.c ****   RCC->D1CFGR = 0x00000000;
  84              		.loc 1 212 3 view .LVU17
  85              		.loc 1 212 15 is_stmt 0 view .LVU18
  86 0056 144B     		ldr	r3, .L5+8
  87 0058 0022     		movs	r2, #0
  88 005a 9A61     		str	r2, [r3, #24]
 213:Core/Src/system_stm32h7xx.c **** 
 214:Core/Src/system_stm32h7xx.c ****   /* Reset D2CFGR register */
 215:Core/Src/system_stm32h7xx.c ****   RCC->D2CFGR = 0x00000000;
  89              		.loc 1 215 3 is_stmt 1 view .LVU19
  90              		.loc 1 215 15 is_stmt 0 view .LVU20
  91 005c DA61     		str	r2, [r3, #28]
 216:Core/Src/system_stm32h7xx.c **** 
 217:Core/Src/system_stm32h7xx.c ****   /* Reset D3CFGR register */
 218:Core/Src/system_stm32h7xx.c ****   RCC->D3CFGR = 0x00000000;
  92              		.loc 1 218 3 is_stmt 1 view .LVU21
  93              		.loc 1 218 15 is_stmt 0 view .LVU22
  94 005e 1A62     		str	r2, [r3, #32]
 219:Core/Src/system_stm32h7xx.c **** #else
 220:Core/Src/system_stm32h7xx.c ****   /* Reset CDCFGR1 register */
 221:Core/Src/system_stm32h7xx.c ****   RCC->CDCFGR1 = 0x00000000;
 222:Core/Src/system_stm32h7xx.c **** 
 223:Core/Src/system_stm32h7xx.c ****   /* Reset CDCFGR2 register */
 224:Core/Src/system_stm32h7xx.c ****   RCC->CDCFGR2 = 0x00000000;
 225:Core/Src/system_stm32h7xx.c **** 
 226:Core/Src/system_stm32h7xx.c ****   /* Reset SRDCFGR register */
 227:Core/Src/system_stm32h7xx.c ****   RCC->SRDCFGR = 0x00000000;
 228:Core/Src/system_stm32h7xx.c **** #endif
 229:Core/Src/system_stm32h7xx.c ****   /* Reset PLLCKSELR register */
 230:Core/Src/system_stm32h7xx.c ****   RCC->PLLCKSELR = 0x02020200;
  95              		.loc 1 230 3 is_stmt 1 view .LVU23
  96              		.loc 1 230 18 is_stmt 0 view .LVU24
  97 0060 1349     		ldr	r1, .L5+16
  98 0062 9962     		str	r1, [r3, #40]
 231:Core/Src/system_stm32h7xx.c **** 
 232:Core/Src/system_stm32h7xx.c ****   /* Reset PLLCFGR register */
 233:Core/Src/system_stm32h7xx.c ****   RCC->PLLCFGR = 0x01FF0000;
  99              		.loc 1 233 3 is_stmt 1 view .LVU25
 100              		.loc 1 233 16 is_stmt 0 view .LVU26
 101 0064 1349     		ldr	r1, .L5+20
 102 0066 D962     		str	r1, [r3, #44]
 234:Core/Src/system_stm32h7xx.c ****   /* Reset PLL1DIVR register */
 235:Core/Src/system_stm32h7xx.c ****   RCC->PLL1DIVR = 0x01010280;
 103              		.loc 1 235 3 is_stmt 1 view .LVU27
 104              		.loc 1 235 17 is_stmt 0 view .LVU28
 105 0068 1349     		ldr	r1, .L5+24
 106 006a 1963     		str	r1, [r3, #48]
 236:Core/Src/system_stm32h7xx.c ****   /* Reset PLL1FRACR register */
 237:Core/Src/system_stm32h7xx.c ****   RCC->PLL1FRACR = 0x00000000;
ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccTSwhvN.s 			page 7


 107              		.loc 1 237 3 is_stmt 1 view .LVU29
 108              		.loc 1 237 18 is_stmt 0 view .LVU30
 109 006c 5A63     		str	r2, [r3, #52]
 238:Core/Src/system_stm32h7xx.c **** 
 239:Core/Src/system_stm32h7xx.c ****   /* Reset PLL2DIVR register */
 240:Core/Src/system_stm32h7xx.c ****   RCC->PLL2DIVR = 0x01010280;
 110              		.loc 1 240 3 is_stmt 1 view .LVU31
 111              		.loc 1 240 17 is_stmt 0 view .LVU32
 112 006e 9963     		str	r1, [r3, #56]
 241:Core/Src/system_stm32h7xx.c **** 
 242:Core/Src/system_stm32h7xx.c ****   /* Reset PLL2FRACR register */
 243:Core/Src/system_stm32h7xx.c **** 
 244:Core/Src/system_stm32h7xx.c ****   RCC->PLL2FRACR = 0x00000000;
 113              		.loc 1 244 3 is_stmt 1 view .LVU33
 114              		.loc 1 244 18 is_stmt 0 view .LVU34
 115 0070 DA63     		str	r2, [r3, #60]
 245:Core/Src/system_stm32h7xx.c ****   /* Reset PLL3DIVR register */
 246:Core/Src/system_stm32h7xx.c ****   RCC->PLL3DIVR = 0x01010280;
 116              		.loc 1 246 3 is_stmt 1 view .LVU35
 117              		.loc 1 246 17 is_stmt 0 view .LVU36
 118 0072 1964     		str	r1, [r3, #64]
 247:Core/Src/system_stm32h7xx.c **** 
 248:Core/Src/system_stm32h7xx.c ****   /* Reset PLL3FRACR register */
 249:Core/Src/system_stm32h7xx.c ****   RCC->PLL3FRACR = 0x00000000;
 119              		.loc 1 249 3 is_stmt 1 view .LVU37
 120              		.loc 1 249 18 is_stmt 0 view .LVU38
 121 0074 5A64     		str	r2, [r3, #68]
 250:Core/Src/system_stm32h7xx.c **** 
 251:Core/Src/system_stm32h7xx.c ****   /* Reset HSEBYP bit */
 252:Core/Src/system_stm32h7xx.c ****   RCC->CR &= 0xFFFBFFFFU;
 122              		.loc 1 252 3 is_stmt 1 view .LVU39
 123              		.loc 1 252 11 is_stmt 0 view .LVU40
 124 0076 1968     		ldr	r1, [r3]
 125 0078 21F48021 		bic	r1, r1, #262144
 126 007c 1960     		str	r1, [r3]
 253:Core/Src/system_stm32h7xx.c **** 
 254:Core/Src/system_stm32h7xx.c ****   /* Disable all interrupts */
 255:Core/Src/system_stm32h7xx.c ****   RCC->CIER = 0x00000000;
 127              		.loc 1 255 3 is_stmt 1 view .LVU41
 128              		.loc 1 255 13 is_stmt 0 view .LVU42
 129 007e 1A66     		str	r2, [r3, #96]
 256:Core/Src/system_stm32h7xx.c **** 
 257:Core/Src/system_stm32h7xx.c **** #if (STM32H7_DEV_ID == 0x450UL)
 258:Core/Src/system_stm32h7xx.c ****   /* dual core CM7 or single core line */
 259:Core/Src/system_stm32h7xx.c ****   if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 130              		.loc 1 259 3 is_stmt 1 view .LVU43
 131              		.loc 1 259 13 is_stmt 0 view .LVU44
 132 0080 0E4B     		ldr	r3, .L5+28
 133 0082 1A68     		ldr	r2, [r3]
 134              		.loc 1 259 22 view .LVU45
 135 0084 0E4B     		ldr	r3, .L5+32
 136 0086 1340     		ands	r3, r3, r2
 137              		.loc 1 259 5 view .LVU46
 138 0088 B3F1005F 		cmp	r3, #536870912
 139 008c 03D2     		bcs	.L4
 260:Core/Src/system_stm32h7xx.c ****   {
 261:Core/Src/system_stm32h7xx.c ****     /* if stm32h7 revY*/
ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccTSwhvN.s 			page 8


 262:Core/Src/system_stm32h7xx.c ****     /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
 263:Core/Src/system_stm32h7xx.c ****     *((__IO uint32_t*)0x51008108) = 0x000000001U;
 140              		.loc 1 263 5 is_stmt 1 view .LVU47
 141              		.loc 1 263 35 is_stmt 0 view .LVU48
 142 008e 0D4B     		ldr	r3, .L5+36
 143 0090 0122     		movs	r2, #1
 144 0092 C3F80821 		str	r2, [r3, #264]
 145              	.L4:
 264:Core/Src/system_stm32h7xx.c ****   }
 265:Core/Src/system_stm32h7xx.c **** #endif /* STM32H7_DEV_ID */
 266:Core/Src/system_stm32h7xx.c **** 
 267:Core/Src/system_stm32h7xx.c **** #if defined(DATA_IN_D2_SRAM)
 268:Core/Src/system_stm32h7xx.c ****   /* in case of initialized data in D2 SRAM (AHB SRAM), enable the D2 SRAM clock (AHB SRAM clock) *
 269:Core/Src/system_stm32h7xx.c **** #if defined(RCC_AHB2ENR_D2SRAM3EN)
 270:Core/Src/system_stm32h7xx.c ****   RCC->AHB2ENR |= (RCC_AHB2ENR_D2SRAM1EN | RCC_AHB2ENR_D2SRAM2EN | RCC_AHB2ENR_D2SRAM3EN);
 271:Core/Src/system_stm32h7xx.c **** #elif defined(RCC_AHB2ENR_D2SRAM2EN)
 272:Core/Src/system_stm32h7xx.c ****   RCC->AHB2ENR |= (RCC_AHB2ENR_D2SRAM1EN | RCC_AHB2ENR_D2SRAM2EN);
 273:Core/Src/system_stm32h7xx.c **** #else
 274:Core/Src/system_stm32h7xx.c ****   RCC->AHB2ENR |= (RCC_AHB2ENR_AHBSRAM1EN | RCC_AHB2ENR_AHBSRAM2EN);
 275:Core/Src/system_stm32h7xx.c **** #endif /* RCC_AHB2ENR_D2SRAM3EN */
 276:Core/Src/system_stm32h7xx.c **** 
 277:Core/Src/system_stm32h7xx.c ****   tmpreg = RCC->AHB2ENR;
 278:Core/Src/system_stm32h7xx.c ****   (void) tmpreg;
 279:Core/Src/system_stm32h7xx.c **** #endif /* DATA_IN_D2_SRAM */
 280:Core/Src/system_stm32h7xx.c **** 
 281:Core/Src/system_stm32h7xx.c **** #if defined(DUAL_CORE) && defined(CORE_CM4)
 282:Core/Src/system_stm32h7xx.c ****   /* Configure the Vector Table location add offset address for cortex-M4 ------------------*/
 283:Core/Src/system_stm32h7xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
 284:Core/Src/system_stm32h7xx.c ****   SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AX
 285:Core/Src/system_stm32h7xx.c **** #endif /* USER_VECT_TAB_ADDRESS */
 286:Core/Src/system_stm32h7xx.c **** 
 287:Core/Src/system_stm32h7xx.c **** #else
 288:Core/Src/system_stm32h7xx.c ****   /*
 289:Core/Src/system_stm32h7xx.c ****    * Disable the FMC bank1 (enabled after reset).
 290:Core/Src/system_stm32h7xx.c ****    * This, prevents CPU speculation access on this bank which blocks the use of FMC during
 291:Core/Src/system_stm32h7xx.c ****    * 24us. During this time the others FMC master (such as LTDC) cannot use it!
 292:Core/Src/system_stm32h7xx.c ****    */
 293:Core/Src/system_stm32h7xx.c ****   FMC_Bank1_R->BTCR[0] = 0x000030D2;
 146              		.loc 1 293 3 is_stmt 1 view .LVU49
 147              		.loc 1 293 24 is_stmt 0 view .LVU50
 148 0096 0C4B     		ldr	r3, .L5+40
 149 0098 43F2D202 		movw	r2, #12498
 150 009c 1A60     		str	r2, [r3]
 294:Core/Src/system_stm32h7xx.c **** 
 295:Core/Src/system_stm32h7xx.c ****   /* Configure the Vector Table location -------------------------------------*/
 296:Core/Src/system_stm32h7xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
 297:Core/Src/system_stm32h7xx.c ****   SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AX
 298:Core/Src/system_stm32h7xx.c **** #endif /* USER_VECT_TAB_ADDRESS */
 299:Core/Src/system_stm32h7xx.c **** 
 300:Core/Src/system_stm32h7xx.c **** #endif /*DUAL_CORE && CORE_CM4*/
 301:Core/Src/system_stm32h7xx.c **** }
 151              		.loc 1 301 1 view .LVU51
 152 009e 7047     		bx	lr
 153              	.L6:
 154              		.align	2
 155              	.L5:
 156 00a0 00ED00E0 		.word	-536810240
ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccTSwhvN.s 			page 9


 157 00a4 00200052 		.word	1375739904
 158 00a8 00440258 		.word	1476543488
 159 00ac 7FEDF6EA 		.word	-352916097
 160 00b0 00020202 		.word	33686016
 161 00b4 0000FF01 		.word	33488896
 162 00b8 80020101 		.word	16843392
 163 00bc 0010005C 		.word	1543507968
 164 00c0 0000FFFF 		.word	-65536
 165 00c4 00800051 		.word	1358987264
 166 00c8 00400052 		.word	1375748096
 167              		.cfi_endproc
 168              	.LFE144:
 170              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 171              		.align	1
 172              		.global	SystemCoreClockUpdate
 173              		.syntax unified
 174              		.thumb
 175              		.thumb_func
 177              	SystemCoreClockUpdate:
 178              	.LFB145:
 302:Core/Src/system_stm32h7xx.c **** 
 303:Core/Src/system_stm32h7xx.c **** /**
 304:Core/Src/system_stm32h7xx.c ****    * @brief  Update SystemCoreClock variable according to Clock Register Values.
 305:Core/Src/system_stm32h7xx.c ****   *         The SystemCoreClock variable contains the core clock , it can
 306:Core/Src/system_stm32h7xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 307:Core/Src/system_stm32h7xx.c ****   *         other parameters.
 308:Core/Src/system_stm32h7xx.c ****   *
 309:Core/Src/system_stm32h7xx.c ****   * @note   Each time the core clock changes, this function must be called
 310:Core/Src/system_stm32h7xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 311:Core/Src/system_stm32h7xx.c ****   *         based on this variable will be incorrect.
 312:Core/Src/system_stm32h7xx.c ****   *
 313:Core/Src/system_stm32h7xx.c ****   * @note   - The system frequency computed by this function is not the real
 314:Core/Src/system_stm32h7xx.c ****   *           frequency in the chip. It is calculated based on the predefined
 315:Core/Src/system_stm32h7xx.c ****   *           constant and the selected clock source:
 316:Core/Src/system_stm32h7xx.c ****   *
 317:Core/Src/system_stm32h7xx.c ****   *           - If SYSCLK source is CSI, SystemCoreClock will contain the CSI_VALUE(*)
 318:Core/Src/system_stm32h7xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(**)
 319:Core/Src/system_stm32h7xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(***)
 320:Core/Src/system_stm32h7xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the CSI_VALUE(*),
 321:Core/Src/system_stm32h7xx.c ****   *             HSI_VALUE(**) or HSE_VALUE(***) multiplied/divided by the PLL factors.
 322:Core/Src/system_stm32h7xx.c ****   *
 323:Core/Src/system_stm32h7xx.c ****   *         (*) CSI_VALUE is a constant defined in stm32h7xx_hal.h file (default value
 324:Core/Src/system_stm32h7xx.c ****   *             4 MHz) but the real value may vary depending on the variations
 325:Core/Src/system_stm32h7xx.c ****   *             in voltage and temperature.
 326:Core/Src/system_stm32h7xx.c ****   *         (**) HSI_VALUE is a constant defined in stm32h7xx_hal.h file (default value
 327:Core/Src/system_stm32h7xx.c ****   *             64 MHz) but the real value may vary depending on the variations
 328:Core/Src/system_stm32h7xx.c ****   *             in voltage and temperature.
 329:Core/Src/system_stm32h7xx.c ****   *
 330:Core/Src/system_stm32h7xx.c ****   *         (***)HSE_VALUE is a constant defined in stm32h7xx_hal.h file (default value
 331:Core/Src/system_stm32h7xx.c ****   *              25 MHz), user has to ensure that HSE_VALUE is same as the real
 332:Core/Src/system_stm32h7xx.c ****   *              frequency of the crystal used. Otherwise, this function may
 333:Core/Src/system_stm32h7xx.c ****   *              have wrong result.
 334:Core/Src/system_stm32h7xx.c ****   *
 335:Core/Src/system_stm32h7xx.c ****   *         - The result of this function could be not correct when using fractional
 336:Core/Src/system_stm32h7xx.c ****   *           value for HSE crystal.
 337:Core/Src/system_stm32h7xx.c ****   * @param  None
 338:Core/Src/system_stm32h7xx.c ****   * @retval None
ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccTSwhvN.s 			page 10


 339:Core/Src/system_stm32h7xx.c ****   */
 340:Core/Src/system_stm32h7xx.c **** void SystemCoreClockUpdate (void)
 341:Core/Src/system_stm32h7xx.c **** {
 179              		.loc 1 341 1 is_stmt 1 view -0
 180              		.cfi_startproc
 181              		@ args = 0, pretend = 0, frame = 0
 182              		@ frame_needed = 0, uses_anonymous_args = 0
 183              		@ link register save eliminated.
 184 0000 10B4     		push	{r4}
 185              		.cfi_def_cfa_offset 4
 186              		.cfi_offset 4, -4
 342:Core/Src/system_stm32h7xx.c ****   uint32_t pllp, pllsource, pllm, pllfracen, hsivalue, tmp;
 187              		.loc 1 342 3 view .LVU53
 343:Core/Src/system_stm32h7xx.c ****   uint32_t common_system_clock;
 188              		.loc 1 343 3 view .LVU54
 344:Core/Src/system_stm32h7xx.c ****   float_t fracn1, pllvco;
 189              		.loc 1 344 3 view .LVU55
 345:Core/Src/system_stm32h7xx.c **** 
 346:Core/Src/system_stm32h7xx.c **** 
 347:Core/Src/system_stm32h7xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 348:Core/Src/system_stm32h7xx.c **** 
 349:Core/Src/system_stm32h7xx.c ****   switch (RCC->CFGR & RCC_CFGR_SWS)
 190              		.loc 1 349 3 view .LVU56
 191              		.loc 1 349 14 is_stmt 0 view .LVU57
 192 0002 7A4B     		ldr	r3, .L21
 193 0004 1B69     		ldr	r3, [r3, #16]
 194              		.loc 1 349 21 view .LVU58
 195 0006 03F03803 		and	r3, r3, #56
 196              		.loc 1 349 3 view .LVU59
 197 000a 182B     		cmp	r3, #24
 198 000c 00F2E580 		bhi	.L8
 199 0010 DFE813F0 		tbh	[pc, r3, lsl #1]
 200              	.L10:
 201 0014 1B00     		.2byte	(.L13-.L10)/2
 202 0016 E300     		.2byte	(.L8-.L10)/2
 203 0018 E300     		.2byte	(.L8-.L10)/2
 204 001a E300     		.2byte	(.L8-.L10)/2
 205 001c E300     		.2byte	(.L8-.L10)/2
 206 001e E300     		.2byte	(.L8-.L10)/2
 207 0020 E300     		.2byte	(.L8-.L10)/2
 208 0022 E300     		.2byte	(.L8-.L10)/2
 209 0024 1900     		.2byte	(.L12-.L10)/2
 210 0026 E300     		.2byte	(.L8-.L10)/2
 211 0028 E300     		.2byte	(.L8-.L10)/2
 212 002a E300     		.2byte	(.L8-.L10)/2
 213 002c E300     		.2byte	(.L8-.L10)/2
 214 002e E300     		.2byte	(.L8-.L10)/2
 215 0030 E300     		.2byte	(.L8-.L10)/2
 216 0032 E300     		.2byte	(.L8-.L10)/2
 217 0034 EA00     		.2byte	(.L18-.L10)/2
 218 0036 E300     		.2byte	(.L8-.L10)/2
 219 0038 E300     		.2byte	(.L8-.L10)/2
 220 003a E300     		.2byte	(.L8-.L10)/2
 221 003c E300     		.2byte	(.L8-.L10)/2
 222 003e E300     		.2byte	(.L8-.L10)/2
 223 0040 E300     		.2byte	(.L8-.L10)/2
 224 0042 E300     		.2byte	(.L8-.L10)/2
ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccTSwhvN.s 			page 11


 225 0044 3700     		.2byte	(.L9-.L10)/2
 226              		.p2align 1
 227              	.L12:
 228 0046 6A4A     		ldr	r2, .L21+4
 229 0048 05E0     		b	.L11
 230              	.L13:
 350:Core/Src/system_stm32h7xx.c ****   {
 351:Core/Src/system_stm32h7xx.c ****   case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
 352:Core/Src/system_stm32h7xx.c ****     common_system_clock = (uint32_t) (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3));
 231              		.loc 1 352 5 is_stmt 1 view .LVU60
 232              		.loc 1 352 57 is_stmt 0 view .LVU61
 233 004a 684B     		ldr	r3, .L21
 234 004c 1B68     		ldr	r3, [r3]
 235              		.loc 1 352 78 view .LVU62
 236 004e C3F3C103 		ubfx	r3, r3, #3, #2
 237              		.loc 1 352 25 view .LVU63
 238 0052 684A     		ldr	r2, .L21+8
 239 0054 DA40     		lsrs	r2, r2, r3
 240              	.LVL0:
 353:Core/Src/system_stm32h7xx.c ****     break;
 241              		.loc 1 353 5 is_stmt 1 view .LVU64
 242              	.L11:
 354:Core/Src/system_stm32h7xx.c **** 
 355:Core/Src/system_stm32h7xx.c ****   case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
 356:Core/Src/system_stm32h7xx.c ****     common_system_clock = CSI_VALUE;
 357:Core/Src/system_stm32h7xx.c ****     break;
 358:Core/Src/system_stm32h7xx.c **** 
 359:Core/Src/system_stm32h7xx.c ****   case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
 360:Core/Src/system_stm32h7xx.c ****     common_system_clock = HSE_VALUE;
 361:Core/Src/system_stm32h7xx.c ****     break;
 362:Core/Src/system_stm32h7xx.c **** 
 363:Core/Src/system_stm32h7xx.c ****   case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */
 364:Core/Src/system_stm32h7xx.c **** 
 365:Core/Src/system_stm32h7xx.c ****     /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
 366:Core/Src/system_stm32h7xx.c ****     SYSCLK = PLL_VCO / PLLR
 367:Core/Src/system_stm32h7xx.c ****     */
 368:Core/Src/system_stm32h7xx.c ****     pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 369:Core/Src/system_stm32h7xx.c ****     pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 370:Core/Src/system_stm32h7xx.c ****     pllfracen = ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 371:Core/Src/system_stm32h7xx.c ****     fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 372:Core/Src/system_stm32h7xx.c **** 
 373:Core/Src/system_stm32h7xx.c ****     if (pllm != 0U)
 374:Core/Src/system_stm32h7xx.c ****     {
 375:Core/Src/system_stm32h7xx.c ****       switch (pllsource)
 376:Core/Src/system_stm32h7xx.c ****       {
 377:Core/Src/system_stm32h7xx.c ****         case RCC_PLLCKSELR_PLLSRC_HSI:  /* HSI used as PLL clock source */
 378:Core/Src/system_stm32h7xx.c **** 
 379:Core/Src/system_stm32h7xx.c ****         hsivalue = (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3)) ;
 380:Core/Src/system_stm32h7xx.c ****         pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 381:Core/Src/system_stm32h7xx.c **** 
 382:Core/Src/system_stm32h7xx.c ****         break;
 383:Core/Src/system_stm32h7xx.c **** 
 384:Core/Src/system_stm32h7xx.c ****         case RCC_PLLCKSELR_PLLSRC_CSI:  /* CSI used as PLL clock source */
 385:Core/Src/system_stm32h7xx.c ****           pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_
 386:Core/Src/system_stm32h7xx.c ****         break;
 387:Core/Src/system_stm32h7xx.c **** 
 388:Core/Src/system_stm32h7xx.c ****         case RCC_PLLCKSELR_PLLSRC_HSE:  /* HSE used as PLL clock source */
ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccTSwhvN.s 			page 12


 389:Core/Src/system_stm32h7xx.c ****           pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_
 390:Core/Src/system_stm32h7xx.c ****         break;
 391:Core/Src/system_stm32h7xx.c **** 
 392:Core/Src/system_stm32h7xx.c ****       default:
 393:Core/Src/system_stm32h7xx.c ****           hsivalue = (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3)) ;
 394:Core/Src/system_stm32h7xx.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 395:Core/Src/system_stm32h7xx.c ****         break;
 396:Core/Src/system_stm32h7xx.c ****       }
 397:Core/Src/system_stm32h7xx.c ****       pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 398:Core/Src/system_stm32h7xx.c ****       common_system_clock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 399:Core/Src/system_stm32h7xx.c ****     }
 400:Core/Src/system_stm32h7xx.c ****     else
 401:Core/Src/system_stm32h7xx.c ****     {
 402:Core/Src/system_stm32h7xx.c ****       common_system_clock = 0U;
 403:Core/Src/system_stm32h7xx.c ****     }
 404:Core/Src/system_stm32h7xx.c ****     break;
 405:Core/Src/system_stm32h7xx.c **** 
 406:Core/Src/system_stm32h7xx.c ****   default:
 407:Core/Src/system_stm32h7xx.c ****     common_system_clock = (uint32_t) (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3));
 408:Core/Src/system_stm32h7xx.c ****     break;
 409:Core/Src/system_stm32h7xx.c ****   }
 410:Core/Src/system_stm32h7xx.c **** 
 411:Core/Src/system_stm32h7xx.c ****   /* Compute SystemClock frequency --------------------------------------------------*/
 412:Core/Src/system_stm32h7xx.c **** #if defined (RCC_D1CFGR_D1CPRE)
 413:Core/Src/system_stm32h7xx.c ****   tmp = D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos];
 243              		.loc 1 413 3 view .LVU65
 244              		.loc 1 413 30 is_stmt 0 view .LVU66
 245 0056 6548     		ldr	r0, .L21
 246 0058 8369     		ldr	r3, [r0, #24]
 247              		.loc 1 413 59 view .LVU67
 248 005a C3F30323 		ubfx	r3, r3, #8, #4
 249              		.loc 1 413 25 view .LVU68
 250 005e 6649     		ldr	r1, .L21+12
 251 0060 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 252              	.LVL1:
 414:Core/Src/system_stm32h7xx.c **** 
 415:Core/Src/system_stm32h7xx.c ****   /* common_system_clock frequency : CM7 CPU frequency  */
 416:Core/Src/system_stm32h7xx.c ****   common_system_clock >>= tmp;
 253              		.loc 1 416 3 is_stmt 1 view .LVU69
 254              		.loc 1 416 23 is_stmt 0 view .LVU70
 255 0062 DA40     		lsrs	r2, r2, r3
 256              	.LVL2:
 417:Core/Src/system_stm32h7xx.c **** 
 418:Core/Src/system_stm32h7xx.c ****   /* SystemD2Clock frequency : CM4 CPU, AXI and AHBs Clock frequency  */
 419:Core/Src/system_stm32h7xx.c ****   SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_
 257              		.loc 1 419 3 is_stmt 1 view .LVU71
 258              		.loc 1 419 66 is_stmt 0 view .LVU72
 259 0064 8369     		ldr	r3, [r0, #24]
 260              	.LVL3:
 261              		.loc 1 419 93 view .LVU73
 262 0066 03F00F03 		and	r3, r3, #15
 263              		.loc 1 419 61 view .LVU74
 264 006a CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 265              		.loc 1 419 118 view .LVU75
 266 006c 03F01F03 		and	r3, r3, #31
 267              		.loc 1 419 40 view .LVU76
 268 0070 22FA03F3 		lsr	r3, r2, r3
ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccTSwhvN.s 			page 13


 269              		.loc 1 419 17 view .LVU77
 270 0074 6149     		ldr	r1, .L21+16
 271              		.loc 1 419 17 view .LVU78
 272 0076 0B60     		str	r3, [r1]
 420:Core/Src/system_stm32h7xx.c **** 
 421:Core/Src/system_stm32h7xx.c **** #else
 422:Core/Src/system_stm32h7xx.c ****   tmp = D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos];
 423:Core/Src/system_stm32h7xx.c **** 
 424:Core/Src/system_stm32h7xx.c ****   /* common_system_clock frequency : CM7 CPU frequency  */
 425:Core/Src/system_stm32h7xx.c ****   common_system_clock >>= tmp;
 426:Core/Src/system_stm32h7xx.c **** 
 427:Core/Src/system_stm32h7xx.c ****   /* SystemD2Clock frequency : AXI and AHBs Clock frequency  */
 428:Core/Src/system_stm32h7xx.c ****   SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RC
 429:Core/Src/system_stm32h7xx.c **** 
 430:Core/Src/system_stm32h7xx.c **** #endif
 431:Core/Src/system_stm32h7xx.c **** 
 432:Core/Src/system_stm32h7xx.c **** #if defined(DUAL_CORE) && defined(CORE_CM4)
 433:Core/Src/system_stm32h7xx.c ****   SystemCoreClock = SystemD2Clock;
 434:Core/Src/system_stm32h7xx.c **** #else
 435:Core/Src/system_stm32h7xx.c ****   SystemCoreClock = common_system_clock;
 273              		.loc 1 435 3 is_stmt 1 view .LVU79
 274              		.loc 1 435 19 is_stmt 0 view .LVU80
 275 0078 614B     		ldr	r3, .L21+20
 276 007a 1A60     		str	r2, [r3]
 436:Core/Src/system_stm32h7xx.c **** #endif /* DUAL_CORE && CORE_CM4 */
 437:Core/Src/system_stm32h7xx.c **** }
 277              		.loc 1 437 1 view .LVU81
 278 007c 5DF8044B 		ldr	r4, [sp], #4
 279              		.cfi_remember_state
 280              		.cfi_restore 4
 281              		.cfi_def_cfa_offset 0
 282 0080 7047     		bx	lr
 283              	.LVL4:
 284              	.L9:
 285              		.cfi_restore_state
 368:Core/Src/system_stm32h7xx.c ****     pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 286              		.loc 1 368 5 is_stmt 1 view .LVU82
 368:Core/Src/system_stm32h7xx.c ****     pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 287              		.loc 1 368 21 is_stmt 0 view .LVU83
 288 0082 5A49     		ldr	r1, .L21
 289 0084 886A     		ldr	r0, [r1, #40]
 368:Core/Src/system_stm32h7xx.c ****     pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 290              		.loc 1 368 15 view .LVU84
 291 0086 00F00300 		and	r0, r0, #3
 292              	.LVL5:
 369:Core/Src/system_stm32h7xx.c ****     pllfracen = ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 293              		.loc 1 369 5 is_stmt 1 view .LVU85
 369:Core/Src/system_stm32h7xx.c ****     pllfracen = ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 294              		.loc 1 369 17 is_stmt 0 view .LVU86
 295 008a 8C6A     		ldr	r4, [r1, #40]
 369:Core/Src/system_stm32h7xx.c ****     pllfracen = ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 296              		.loc 1 369 10 view .LVU87
 297 008c C4F30512 		ubfx	r2, r4, #4, #6
 298              	.LVL6:
 370:Core/Src/system_stm32h7xx.c ****     fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 299              		.loc 1 370 5 is_stmt 1 view .LVU88
 370:Core/Src/system_stm32h7xx.c ****     fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccTSwhvN.s 			page 14


 300              		.loc 1 370 22 is_stmt 0 view .LVU89
 301 0090 CB6A     		ldr	r3, [r1, #44]
 370:Core/Src/system_stm32h7xx.c ****     fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 302              		.loc 1 370 15 view .LVU90
 303 0092 03F0010C 		and	ip, r3, #1
 304              	.LVL7:
 371:Core/Src/system_stm32h7xx.c **** 
 305              		.loc 1 371 5 is_stmt 1 view .LVU91
 371:Core/Src/system_stm32h7xx.c **** 
 306              		.loc 1 371 50 is_stmt 0 view .LVU92
 307 0096 4B6B     		ldr	r3, [r1, #52]
 371:Core/Src/system_stm32h7xx.c **** 
 308              		.loc 1 371 85 view .LVU93
 309 0098 C3F3CC03 		ubfx	r3, r3, #3, #13
 371:Core/Src/system_stm32h7xx.c **** 
 310              		.loc 1 371 23 view .LVU94
 311 009c 0CFB03F3 		mul	r3, ip, r3
 371:Core/Src/system_stm32h7xx.c **** 
 312              		.loc 1 371 12 view .LVU95
 313 00a0 07EE903A 		vmov	s15, r3	@ int
 314 00a4 F8EE677A 		vcvt.f32.u32	s15, s15
 315              	.LVL8:
 373:Core/Src/system_stm32h7xx.c ****     {
 316              		.loc 1 373 5 is_stmt 1 view .LVU96
 373:Core/Src/system_stm32h7xx.c ****     {
 317              		.loc 1 373 8 is_stmt 0 view .LVU97
 318 00a8 14F47C7F 		tst	r4, #1008
 319 00ac D3D0     		beq	.L11
 375:Core/Src/system_stm32h7xx.c ****       {
 320              		.loc 1 375 7 is_stmt 1 view .LVU98
 321 00ae 0128     		cmp	r0, #1
 322 00b0 59D0     		beq	.L14
 323 00b2 0228     		cmp	r0, #2
 324 00b4 74D0     		beq	.L15
 325 00b6 18B3     		cbz	r0, .L20
 393:Core/Src/system_stm32h7xx.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 326              		.loc 1 393 11 view .LVU99
 393:Core/Src/system_stm32h7xx.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 327              		.loc 1 393 41 is_stmt 0 view .LVU100
 328 00b8 4C48     		ldr	r0, .L21
 329              	.LVL9:
 393:Core/Src/system_stm32h7xx.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 330              		.loc 1 393 41 view .LVU101
 331 00ba 0168     		ldr	r1, [r0]
 393:Core/Src/system_stm32h7xx.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 332              		.loc 1 393 62 view .LVU102
 333 00bc C1F3C101 		ubfx	r1, r1, #3, #2
 393:Core/Src/system_stm32h7xx.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 334              		.loc 1 393 20 view .LVU103
 335 00c0 4C4B     		ldr	r3, .L21+8
 336 00c2 CB40     		lsrs	r3, r3, r1
 337              	.LVL10:
 394:Core/Src/system_stm32h7xx.c ****         break;
 338              		.loc 1 394 11 is_stmt 1 view .LVU104
 394:Core/Src/system_stm32h7xx.c ****         break;
 339              		.loc 1 394 21 is_stmt 0 view .LVU105
 340 00c4 07EE103A 		vmov	s14, r3	@ int
ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccTSwhvN.s 			page 15


 341 00c8 F8EE476A 		vcvt.f32.u32	s13, s14
 394:Core/Src/system_stm32h7xx.c ****         break;
 342              		.loc 1 394 41 view .LVU106
 343 00cc 07EE102A 		vmov	s14, r2	@ int
 344 00d0 B8EE476A 		vcvt.f32.u32	s12, s14
 394:Core/Src/system_stm32h7xx.c ****         break;
 345              		.loc 1 394 39 view .LVU107
 346 00d4 86EE867A 		vdiv.f32	s14, s13, s12
 394:Core/Src/system_stm32h7xx.c ****         break;
 347              		.loc 1 394 82 view .LVU108
 348 00d8 036B     		ldr	r3, [r0, #48]
 349              	.LVL11:
 394:Core/Src/system_stm32h7xx.c ****         break;
 350              		.loc 1 394 68 view .LVU109
 351 00da C3F30803 		ubfx	r3, r3, #0, #9
 394:Core/Src/system_stm32h7xx.c ****         break;
 352              		.loc 1 394 59 view .LVU110
 353 00de 06EE903A 		vmov	s13, r3	@ int
 354 00e2 F8EE666A 		vcvt.f32.u32	s13, s13
 394:Core/Src/system_stm32h7xx.c ****         break;
 355              		.loc 1 394 121 view .LVU111
 356 00e6 9FED476A 		vldr.32	s12, .L21+24
 357 00ea 67EE867A 		vmul.f32	s15, s15, s12
 358              	.LVL12:
 394:Core/Src/system_stm32h7xx.c ****         break;
 359              		.loc 1 394 112 view .LVU112
 360 00ee 76EEA77A 		vadd.f32	s15, s13, s15
 394:Core/Src/system_stm32h7xx.c ****         break;
 361              		.loc 1 394 139 view .LVU113
 362 00f2 F7EE006A 		vmov.f32	s13, #1.0e+0
 363 00f6 77EEA67A 		vadd.f32	s15, s15, s13
 394:Core/Src/system_stm32h7xx.c ****         break;
 364              		.loc 1 394 18 view .LVU114
 365 00fa 27EE277A 		vmul.f32	s14, s14, s15
 366              	.LVL13:
 395:Core/Src/system_stm32h7xx.c ****       }
 367              		.loc 1 395 9 is_stmt 1 view .LVU115
 368 00fe 22E0     		b	.L17
 369              	.LVL14:
 370              	.L20:
 379:Core/Src/system_stm32h7xx.c ****         pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 371              		.loc 1 379 9 view .LVU116
 379:Core/Src/system_stm32h7xx.c ****         pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 372              		.loc 1 379 39 is_stmt 0 view .LVU117
 373 0100 0846     		mov	r0, r1
 374              	.LVL15:
 379:Core/Src/system_stm32h7xx.c ****         pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 375              		.loc 1 379 39 view .LVU118
 376 0102 0968     		ldr	r1, [r1]
 379:Core/Src/system_stm32h7xx.c ****         pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 377              		.loc 1 379 60 view .LVU119
 378 0104 C1F3C101 		ubfx	r1, r1, #3, #2
 379:Core/Src/system_stm32h7xx.c ****         pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 379              		.loc 1 379 18 view .LVU120
 380 0108 3A4B     		ldr	r3, .L21+8
 381 010a CB40     		lsrs	r3, r3, r1
 382              	.LVL16:
ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccTSwhvN.s 			page 16


 380:Core/Src/system_stm32h7xx.c **** 
 383              		.loc 1 380 9 is_stmt 1 view .LVU121
 380:Core/Src/system_stm32h7xx.c **** 
 384              		.loc 1 380 20 is_stmt 0 view .LVU122
 385 010c 07EE103A 		vmov	s14, r3	@ int
 386 0110 F8EE476A 		vcvt.f32.u32	s13, s14
 380:Core/Src/system_stm32h7xx.c **** 
 387              		.loc 1 380 40 view .LVU123
 388 0114 07EE102A 		vmov	s14, r2	@ int
 389 0118 B8EE476A 		vcvt.f32.u32	s12, s14
 380:Core/Src/system_stm32h7xx.c **** 
 390              		.loc 1 380 38 view .LVU124
 391 011c 86EE867A 		vdiv.f32	s14, s13, s12
 380:Core/Src/system_stm32h7xx.c **** 
 392              		.loc 1 380 81 view .LVU125
 393 0120 036B     		ldr	r3, [r0, #48]
 394              	.LVL17:
 380:Core/Src/system_stm32h7xx.c **** 
 395              		.loc 1 380 67 view .LVU126
 396 0122 C3F30803 		ubfx	r3, r3, #0, #9
 380:Core/Src/system_stm32h7xx.c **** 
 397              		.loc 1 380 58 view .LVU127
 398 0126 06EE903A 		vmov	s13, r3	@ int
 399 012a F8EE666A 		vcvt.f32.u32	s13, s13
 380:Core/Src/system_stm32h7xx.c **** 
 400              		.loc 1 380 120 view .LVU128
 401 012e 9FED356A 		vldr.32	s12, .L21+24
 402 0132 67EE867A 		vmul.f32	s15, s15, s12
 403              	.LVL18:
 380:Core/Src/system_stm32h7xx.c **** 
 404              		.loc 1 380 111 view .LVU129
 405 0136 76EEA77A 		vadd.f32	s15, s13, s15
 380:Core/Src/system_stm32h7xx.c **** 
 406              		.loc 1 380 138 view .LVU130
 407 013a F7EE006A 		vmov.f32	s13, #1.0e+0
 408 013e 77EEA67A 		vadd.f32	s15, s15, s13
 380:Core/Src/system_stm32h7xx.c **** 
 409              		.loc 1 380 16 view .LVU131
 410 0142 27EE277A 		vmul.f32	s14, s14, s15
 411              	.LVL19:
 382:Core/Src/system_stm32h7xx.c **** 
 412              		.loc 1 382 9 is_stmt 1 view .LVU132
 413              	.L17:
 397:Core/Src/system_stm32h7xx.c ****       common_system_clock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 414              		.loc 1 397 7 view .LVU133
 397:Core/Src/system_stm32h7xx.c ****       common_system_clock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 415              		.loc 1 397 20 is_stmt 0 view .LVU134
 416 0146 294B     		ldr	r3, .L21
 417 0148 1B6B     		ldr	r3, [r3, #48]
 397:Core/Src/system_stm32h7xx.c ****       common_system_clock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 418              		.loc 1 397 50 view .LVU135
 419 014a C3F34623 		ubfx	r3, r3, #9, #7
 397:Core/Src/system_stm32h7xx.c ****       common_system_clock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 420              		.loc 1 397 12 view .LVU136
 421 014e 0133     		adds	r3, r3, #1
 422              	.LVL20:
 398:Core/Src/system_stm32h7xx.c ****     }
ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccTSwhvN.s 			page 17


 423              		.loc 1 398 7 is_stmt 1 view .LVU137
 398:Core/Src/system_stm32h7xx.c ****     }
 424              		.loc 1 398 57 is_stmt 0 view .LVU138
 425 0150 07EE903A 		vmov	s15, r3	@ int
 426 0154 F8EE677A 		vcvt.f32.u32	s15, s15
 398:Core/Src/system_stm32h7xx.c ****     }
 427              		.loc 1 398 40 view .LVU139
 428 0158 C7EE276A 		vdiv.f32	s13, s14, s15
 398:Core/Src/system_stm32h7xx.c ****     }
 429              		.loc 1 398 27 view .LVU140
 430 015c FCEEE67A 		vcvt.u32.f32	s15, s13
 431 0160 17EE902A 		vmov	r2, s15	@ int
 432              	.LVL21:
 398:Core/Src/system_stm32h7xx.c ****     }
 433              		.loc 1 398 27 view .LVU141
 434 0164 77E7     		b	.L11
 435              	.LVL22:
 436              	.L14:
 385:Core/Src/system_stm32h7xx.c ****         break;
 437              		.loc 1 385 11 is_stmt 1 view .LVU142
 385:Core/Src/system_stm32h7xx.c ****         break;
 438              		.loc 1 385 42 is_stmt 0 view .LVU143
 439 0166 07EE102A 		vmov	s14, r2	@ int
 440 016a F8EE476A 		vcvt.f32.u32	s13, s14
 385:Core/Src/system_stm32h7xx.c ****         break;
 441              		.loc 1 385 40 view .LVU144
 442 016e 9FED266A 		vldr.32	s12, .L21+28
 443 0172 86EE267A 		vdiv.f32	s14, s12, s13
 385:Core/Src/system_stm32h7xx.c ****         break;
 444              		.loc 1 385 83 view .LVU145
 445 0176 1D4B     		ldr	r3, .L21
 446 0178 1B6B     		ldr	r3, [r3, #48]
 385:Core/Src/system_stm32h7xx.c ****         break;
 447              		.loc 1 385 69 view .LVU146
 448 017a C3F30803 		ubfx	r3, r3, #0, #9
 385:Core/Src/system_stm32h7xx.c ****         break;
 449              		.loc 1 385 60 view .LVU147
 450 017e 06EE903A 		vmov	s13, r3	@ int
 451 0182 F8EE666A 		vcvt.f32.u32	s13, s13
 385:Core/Src/system_stm32h7xx.c ****         break;
 452              		.loc 1 385 122 view .LVU148
 453 0186 9FED1F6A 		vldr.32	s12, .L21+24
 454 018a 67EE867A 		vmul.f32	s15, s15, s12
 455              	.LVL23:
 385:Core/Src/system_stm32h7xx.c ****         break;
 456              		.loc 1 385 113 view .LVU149
 457 018e 76EEA77A 		vadd.f32	s15, s13, s15
 385:Core/Src/system_stm32h7xx.c ****         break;
 458              		.loc 1 385 140 view .LVU150
 459 0192 F7EE006A 		vmov.f32	s13, #1.0e+0
 460 0196 77EEA67A 		vadd.f32	s15, s15, s13
 385:Core/Src/system_stm32h7xx.c ****         break;
 461              		.loc 1 385 18 view .LVU151
 462 019a 27EE277A 		vmul.f32	s14, s14, s15
 463              	.LVL24:
 386:Core/Src/system_stm32h7xx.c **** 
 464              		.loc 1 386 9 is_stmt 1 view .LVU152
ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccTSwhvN.s 			page 18


 465 019e D2E7     		b	.L17
 466              	.LVL25:
 467              	.L15:
 389:Core/Src/system_stm32h7xx.c ****         break;
 468              		.loc 1 389 11 view .LVU153
 389:Core/Src/system_stm32h7xx.c ****         break;
 469              		.loc 1 389 42 is_stmt 0 view .LVU154
 470 01a0 07EE102A 		vmov	s14, r2	@ int
 471 01a4 F8EE476A 		vcvt.f32.u32	s13, s14
 389:Core/Src/system_stm32h7xx.c ****         break;
 472              		.loc 1 389 40 view .LVU155
 473 01a8 9FED186A 		vldr.32	s12, .L21+32
 474 01ac 86EE267A 		vdiv.f32	s14, s12, s13
 389:Core/Src/system_stm32h7xx.c ****         break;
 475              		.loc 1 389 83 view .LVU156
 476 01b0 0E4B     		ldr	r3, .L21
 477 01b2 1B6B     		ldr	r3, [r3, #48]
 389:Core/Src/system_stm32h7xx.c ****         break;
 478              		.loc 1 389 69 view .LVU157
 479 01b4 C3F30803 		ubfx	r3, r3, #0, #9
 389:Core/Src/system_stm32h7xx.c ****         break;
 480              		.loc 1 389 60 view .LVU158
 481 01b8 06EE903A 		vmov	s13, r3	@ int
 482 01bc F8EE666A 		vcvt.f32.u32	s13, s13
 389:Core/Src/system_stm32h7xx.c ****         break;
 483              		.loc 1 389 122 view .LVU159
 484 01c0 9FED106A 		vldr.32	s12, .L21+24
 485 01c4 67EE867A 		vmul.f32	s15, s15, s12
 486              	.LVL26:
 389:Core/Src/system_stm32h7xx.c ****         break;
 487              		.loc 1 389 113 view .LVU160
 488 01c8 76EEA77A 		vadd.f32	s15, s13, s15
 389:Core/Src/system_stm32h7xx.c ****         break;
 489              		.loc 1 389 140 view .LVU161
 490 01cc F7EE006A 		vmov.f32	s13, #1.0e+0
 491 01d0 77EEA67A 		vadd.f32	s15, s15, s13
 389:Core/Src/system_stm32h7xx.c ****         break;
 492              		.loc 1 389 18 view .LVU162
 493 01d4 27EE277A 		vmul.f32	s14, s14, s15
 494              	.LVL27:
 390:Core/Src/system_stm32h7xx.c **** 
 495              		.loc 1 390 9 is_stmt 1 view .LVU163
 496 01d8 B5E7     		b	.L17
 497              	.LVL28:
 498              	.L8:
 407:Core/Src/system_stm32h7xx.c ****     break;
 499              		.loc 1 407 5 view .LVU164
 407:Core/Src/system_stm32h7xx.c ****     break;
 500              		.loc 1 407 57 is_stmt 0 view .LVU165
 501 01da 044B     		ldr	r3, .L21
 502 01dc 1B68     		ldr	r3, [r3]
 407:Core/Src/system_stm32h7xx.c ****     break;
 503              		.loc 1 407 78 view .LVU166
 504 01de C3F3C103 		ubfx	r3, r3, #3, #2
 407:Core/Src/system_stm32h7xx.c ****     break;
 505              		.loc 1 407 25 view .LVU167
 506 01e2 044A     		ldr	r2, .L21+8
ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccTSwhvN.s 			page 19


 507 01e4 DA40     		lsrs	r2, r2, r3
 508              	.LVL29:
 408:Core/Src/system_stm32h7xx.c ****   }
 509              		.loc 1 408 5 is_stmt 1 view .LVU168
 510 01e6 36E7     		b	.L11
 511              	.LVL30:
 512              	.L18:
 360:Core/Src/system_stm32h7xx.c ****     break;
 513              		.loc 1 360 25 is_stmt 0 view .LVU169
 514 01e8 094A     		ldr	r2, .L21+36
 515 01ea 34E7     		b	.L11
 516              	.L22:
 517              		.align	2
 518              	.L21:
 519 01ec 00440258 		.word	1476543488
 520 01f0 00093D00 		.word	4000000
 521 01f4 0090D003 		.word	64000000
 522 01f8 00000000 		.word	.LANCHOR0
 523 01fc 00000000 		.word	.LANCHOR1
 524 0200 00000000 		.word	.LANCHOR2
 525 0204 00000039 		.word	956301312
 526 0208 0024744A 		.word	1249125376
 527 020c 20BCBE4B 		.word	1270791200
 528 0210 40787D01 		.word	25000000
 529              		.cfi_endproc
 530              	.LFE145:
 532              		.global	D1CorePrescTable
 533              		.global	SystemD2Clock
 534              		.global	SystemCoreClock
 535              		.section	.data.SystemCoreClock,"aw"
 536              		.align	2
 537              		.set	.LANCHOR2,. + 0
 540              	SystemCoreClock:
 541 0000 0090D003 		.word	64000000
 542              		.section	.data.SystemD2Clock,"aw"
 543              		.align	2
 544              		.set	.LANCHOR1,. + 0
 547              	SystemD2Clock:
 548 0000 0090D003 		.word	64000000
 549              		.section	.rodata.D1CorePrescTable,"a"
 550              		.align	2
 551              		.set	.LANCHOR0,. + 0
 554              	D1CorePrescTable:
 555 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004\001\002\003\004\006"
 555      01020304 
 555      01020304 
 555      06
 556 000d 070809   		.ascii	"\007\010\011"
 557              		.text
 558              	.Letext0:
 559              		.file 2 "c:\\tools\\gcc-arm-none-eabi\\arm-none-eabi\\include\\machine\\_default_types.h"
 560              		.file 3 "c:\\tools\\gcc-arm-none-eabi\\arm-none-eabi\\include\\sys\\_stdint.h"
 561              		.file 4 "Drivers/CMSIS/Include/core_cm7.h"
 562              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 563              		.file 6 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 564              		.file 7 "c:\\tools\\gcc-arm-none-eabi\\arm-none-eabi\\include\\math.h"
ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccTSwhvN.s 			page 20


DEFINED SYMBOLS
                            *ABS*:00000000 system_stm32h7xx.c
C:\Users\OSD\AppData\Local\Temp\ccTSwhvN.s:19     .text.SystemInit:00000000 $t
C:\Users\OSD\AppData\Local\Temp\ccTSwhvN.s:25     .text.SystemInit:00000000 SystemInit
C:\Users\OSD\AppData\Local\Temp\ccTSwhvN.s:156    .text.SystemInit:000000a0 $d
C:\Users\OSD\AppData\Local\Temp\ccTSwhvN.s:171    .text.SystemCoreClockUpdate:00000000 $t
C:\Users\OSD\AppData\Local\Temp\ccTSwhvN.s:177    .text.SystemCoreClockUpdate:00000000 SystemCoreClockUpdate
C:\Users\OSD\AppData\Local\Temp\ccTSwhvN.s:201    .text.SystemCoreClockUpdate:00000014 $d
C:\Users\OSD\AppData\Local\Temp\ccTSwhvN.s:226    .text.SystemCoreClockUpdate:00000046 $t
C:\Users\OSD\AppData\Local\Temp\ccTSwhvN.s:519    .text.SystemCoreClockUpdate:000001ec $d
C:\Users\OSD\AppData\Local\Temp\ccTSwhvN.s:554    .rodata.D1CorePrescTable:00000000 D1CorePrescTable
C:\Users\OSD\AppData\Local\Temp\ccTSwhvN.s:547    .data.SystemD2Clock:00000000 SystemD2Clock
C:\Users\OSD\AppData\Local\Temp\ccTSwhvN.s:540    .data.SystemCoreClock:00000000 SystemCoreClock
C:\Users\OSD\AppData\Local\Temp\ccTSwhvN.s:536    .data.SystemCoreClock:00000000 $d
C:\Users\OSD\AppData\Local\Temp\ccTSwhvN.s:543    .data.SystemD2Clock:00000000 $d
C:\Users\OSD\AppData\Local\Temp\ccTSwhvN.s:550    .rodata.D1CorePrescTable:00000000 $d

NO UNDEFINED SYMBOLS
