#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Sep  6 16:27:51 2020
# Process ID: 30640
# Current directory: C:/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27276 C:\GitHub\ReconHardware\PynqSoftware\Projects\staticXBarMulti\staticXBarMulti.xpr
# Log file: C:/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/vivado.log
# Journal file: C:/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1179.145 ; gain = 519.047
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'selectorLength' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/multiplyXBar.v:48]
[Sun Sep  6 16:28:31 2020] Launched synth_1...
Run output will be captured here: C:/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.runs/synth_1/runme.log
open_bd_design {C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/PYNQ_wrap.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - Clk
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - Rst
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - dataInput
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - cStart
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - wr_clk
Successfully read diagram <PYNQ_wrap> from BD file <C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/PYNQ_wrap.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1299.145 ; gain = 91.984
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep  6 16:28:52 2020...
