+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                                    nolabel_line283/mipi_idle_packet_reg/D|
|               clk_fpga_0 |             adc_data_clk |                                                         nolabel_line374/g_rst_clkdiv_state_complete_reg/D|
|               clk_fpga_0 |             adc_data_clk |                                                                        nolabel_line374/g_rst_clkdiv_reg/D|
|             adc_data_clk |               clk_fpga_0 |                                                     nolabel_line374/nolabel_line229/rst_gen_bitslip_reg/D|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line374/g_rst_clkdiv_ctr_reg[6]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line374/g_rst_clkdiv_ctr_reg[5]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                         nolabel_line374/g_ce_clkdiv_reg/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line374/g_rst_clkdiv_ctr_reg[4]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line374/g_rst_clkdiv_ctr_reg[7]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line374/g_rst_clkdiv_ctr_reg[2]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line374/g_rst_clkdiv_ctr_reg[3]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line374/g_rst_clkdiv_ctr_reg[0]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line374/g_rst_clkdiv_ctr_reg[1]/R|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                                                          nolabel_line283/mipi_csi0/hs_tx_byte_d1_reg[6]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                                                          nolabel_line283/mipi_csi0/hs_tx_byte_d0_reg[5]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                                                          nolabel_line283/mipi_csi0/hs_tx_byte_d0_reg[1]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                                                          nolabel_line283/mipi_csi0/hs_tx_byte_d0_reg[4]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                                                          nolabel_line283/mipi_csi0/hs_tx_byte_d0_reg[6]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                                                          nolabel_line283/mipi_csi0/hs_tx_byte_d1_reg[0]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                                                          nolabel_line283/mipi_csi0/hs_tx_byte_d0_reg[2]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                                                          nolabel_line283/mipi_csi0/hs_tx_byte_d0_reg[3]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                                                          nolabel_line283/mipi_csi0/hs_tx_byte_d0_reg[7]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                                                          nolabel_line283/mipi_csi0/hs_tx_byte_d1_reg[3]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                                                          nolabel_line283/mipi_csi0/hs_tx_byte_d0_reg[0]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                                                      nolabel_line283/mipi_csi0/OSERDESE2_lane_d0_inst/OCE|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                                                      nolabel_line283/mipi_csi0/OSERDESE2_lane_d1_inst/OCE|
|               clk_fpga_0 |               clk_fpga_0 |                 nolabel_line190/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
