{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 05 13:33:28 2009 " "Info: Processing started: Thu Mar 05 13:33:28 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Period_Meter -c Period_Meter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Period_Meter -c Period_Meter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk_100 " "Info: Assuming node \"Clk_100\" is an undefined clock" {  } { { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 72 24 192 88 "Clk_100" "" } { 0 720 768 16 "Clk_100" "" } { 24 872 920 40 "Clk_100" "" } { 160 176 224 176 "Clk_100" "" } { 176 872 920 192 "Clk_100" "" } { 368 208 272 384 "Clk_100" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_100" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SPI_Clk " "Info: Assuming node \"SPI_Clk\" is an undefined clock" {  } { { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 416 24 192 432 "SPI_Clk" "" } { 336 672 728 352 "SPI_Clk" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPI_Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SPI_CS_0_n " "Info: Assuming node \"SPI_CS_0_n\" is an undefined clock" {  } { { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 304 24 192 320 "SPI_CS_0_n" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPI_CS_0_n" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst40 " "Info: Detected ripple clock \"inst40\" as buffer" {  } { { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 376 664 728 456 "inst40" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst40" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst12 " "Info: Detected gated clock \"inst12\" as buffer" {  } { { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 328 824 888 376 "inst12" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clk_100 register register lpm_counter24:inst3\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated\|counter_reg_bit\[0\] lpm_counter25:inst9\|lpm_counter:lpm_counter_component\|cntr_qsi:auto_generated\|counter_reg_bit\[19\] 250.0 MHz Internal " "Info: Clock \"Clk_100\" Internal fmax is restricted to 250.0 MHz between source register \"lpm_counter24:inst3\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated\|counter_reg_bit\[0\]\" and destination register \"lpm_counter25:inst9\|lpm_counter:lpm_counter_component\|cntr_qsi:auto_generated\|counter_reg_bit\[19\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 4.0 ns " "Info: fmax restricted to clock pin edge rate 4.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.172 ns + Longest register register " "Info: + Longest register to register delay is 3.172 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter24:inst3\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated\|counter_reg_bit\[0\] 1 REG FF_X8_Y4_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X8_Y4_N9; Fanout = 4; REG Node = 'lpm_counter24:inst3\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_baj.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_baj.tdf" 74 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.446 ns) 0.788 ns lpm_counter24:inst3\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X8_Y4_N8 2 " "Info: 2: + IC(0.342 ns) + CELL(0.446 ns) = 0.788 ns; Loc. = LCCOMB_X8_Y4_N8; Fanout = 2; COMB Node = 'lpm_counter24:inst3\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.788 ns" { lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0] lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_baj.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_baj.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 0.846 ns lpm_counter24:inst3\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X8_Y4_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.058 ns) = 0.846 ns; Loc. = LCCOMB_X8_Y4_N10; Fanout = 2; COMB Node = 'lpm_counter24:inst3\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita0~COUT lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_baj.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_baj.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 0.904 ns lpm_counter24:inst3\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X8_Y4_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.058 ns) = 0.904 ns; Loc. = LCCOMB_X8_Y4_N12; Fanout = 2; COMB Node = 'lpm_counter24:inst3\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita1~COUT lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_baj.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_baj.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 0.962 ns lpm_counter24:inst3\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X8_Y4_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.058 ns) = 0.962 ns; Loc. = LCCOMB_X8_Y4_N14; Fanout = 2; COMB Node = 'lpm_counter24:inst3\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita2~COUT lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_baj.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_baj.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.020 ns lpm_counter24:inst3\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X8_Y4_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.058 ns) = 1.020 ns; Loc. = LCCOMB_X8_Y4_N16; Fanout = 2; COMB Node = 'lpm_counter24:inst3\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita3~COUT lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_baj.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_baj.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.078 ns lpm_counter24:inst3\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X8_Y4_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.058 ns) = 1.078 ns; Loc. = LCCOMB_X8_Y4_N18; Fanout = 2; COMB Node = 'lpm_counter24:inst3\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita4~COUT lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_baj.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_baj.tdf" 59 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.136 ns lpm_counter24:inst3\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X8_Y4_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.058 ns) = 1.136 ns; Loc. = LCCOMB_X8_Y4_N20; Fanout = 2; COMB Node = 'lpm_counter24:inst3\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita5~COUT lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_baj.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_baj.tdf" 64 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.194 ns lpm_counter24:inst3\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X8_Y4_N22 1 " "Info: 9: + IC(0.000 ns) + CELL(0.058 ns) = 1.194 ns; Loc. = LCCOMB_X8_Y4_N22; Fanout = 1; COMB Node = 'lpm_counter24:inst3\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita6~COUT lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_baj.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_baj.tdf" 69 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.455 ns) 1.649 ns lpm_counter24:inst3\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated\|counter_comb_bita7~2 10 COMB LCCOMB_X8_Y4_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.455 ns) = 1.649 ns; Loc. = LCCOMB_X8_Y4_N24; Fanout = 2; COMB Node = 'lpm_counter24:inst3\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated\|counter_comb_bita7~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita7~COUT lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita7~2 } "NODE_NAME" } } { "db/cntr_baj.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_baj.tdf" 69 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.130 ns) 1.999 ns lpm_counter25:inst9\|lpm_counter:lpm_counter_component\|cntr_qsi:auto_generated\|_~64 11 COMB LCCOMB_X8_Y4_N30 20 " "Info: 11: + IC(0.220 ns) + CELL(0.130 ns) = 1.999 ns; Loc. = LCCOMB_X8_Y4_N30; Fanout = 20; COMB Node = 'lpm_counter25:inst9\|lpm_counter:lpm_counter_component\|cntr_qsi:auto_generated\|_~64'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.350 ns" { lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita7~2 lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|_~64 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.610 ns) 3.172 ns lpm_counter25:inst9\|lpm_counter:lpm_counter_component\|cntr_qsi:auto_generated\|counter_reg_bit\[19\] 12 REG FF_X9_Y3_N19 3 " "Info: 12: + IC(0.563 ns) + CELL(0.610 ns) = 3.172 ns; Loc. = FF_X9_Y3_N19; Fanout = 3; REG Node = 'lpm_counter25:inst9\|lpm_counter:lpm_counter_component\|cntr_qsi:auto_generated\|counter_reg_bit\[19\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.173 ns" { lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|_~64 lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] } "NODE_NAME" } } { "db/cntr_qsi.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_qsi.tdf" 133 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.047 ns ( 64.53 % ) " "Info: Total cell delay = 2.047 ns ( 64.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.125 ns ( 35.47 % ) " "Info: Total interconnect delay = 1.125 ns ( 35.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.172 ns" { lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0] lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita0~COUT lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita1~COUT lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita2~COUT lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita3~COUT lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita4~COUT lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita5~COUT lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita6~COUT lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita7~COUT lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita7~2 lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|_~64 lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.172 ns" { lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0] {} lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita0~COUT {} lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita1~COUT {} lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita2~COUT {} lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita3~COUT {} lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita4~COUT {} lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita5~COUT {} lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita6~COUT {} lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita7~COUT {} lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita7~2 {} lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|_~64 {} lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] {} } { 0.000ns 0.342ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.220ns 0.563ns } { 0.000ns 0.446ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.455ns 0.130ns 0.610ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 destination 2.580 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk_100\" to destination register is 2.580 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 72 24 192 88 "Clk_100" "" } { 0 720 768 16 "Clk_100" "" } { 24 872 920 40 "Clk_100" "" } { 160 176 224 176 "Clk_100" "" } { 176 872 920 192 "Clk_100" "" } { 368 208 272 384 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Clk_100~input 2 COMB IOIBUF_X0_Y14_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 2; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 72 24 192 88 "Clk_100" "" } { 0 720 768 16 "Clk_100" "" } { 24 872 920 40 "Clk_100" "" } { 160 176 224 176 "Clk_100" "" } { 176 872 920 192 "Clk_100" "" } { 368 208 272 384 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G4 34 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 34; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 72 24 192 88 "Clk_100" "" } { 0 720 768 16 "Clk_100" "" } { 24 872 920 40 "Clk_100" "" } { 160 176 224 176 "Clk_100" "" } { 176 872 920 192 "Clk_100" "" } { 368 208 272 384 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.534 ns) 2.580 ns lpm_counter25:inst9\|lpm_counter:lpm_counter_component\|cntr_qsi:auto_generated\|counter_reg_bit\[19\] 4 REG FF_X9_Y3_N19 3 " "Info: 4: + IC(0.977 ns) + CELL(0.534 ns) = 2.580 ns; Loc. = FF_X9_Y3_N19; Fanout = 3; REG Node = 'lpm_counter25:inst9\|lpm_counter:lpm_counter_component\|cntr_qsi:auto_generated\|counter_reg_bit\[19\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { Clk_100~inputclkctrl lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] } "NODE_NAME" } } { "db/cntr_qsi.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_qsi.tdf" 133 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.440 ns ( 55.81 % ) " "Info: Total cell delay = 1.440 ns ( 55.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.140 ns ( 44.19 % ) " "Info: Total interconnect delay = 1.140 ns ( 44.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.580 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.580 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] {} } { 0.000ns 0.000ns 0.163ns 0.977ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 source 2.579 ns - Longest register " "Info: - Longest clock path from clock \"Clk_100\" to source register is 2.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 72 24 192 88 "Clk_100" "" } { 0 720 768 16 "Clk_100" "" } { 24 872 920 40 "Clk_100" "" } { 160 176 224 176 "Clk_100" "" } { 176 872 920 192 "Clk_100" "" } { 368 208 272 384 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Clk_100~input 2 COMB IOIBUF_X0_Y14_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 2; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 72 24 192 88 "Clk_100" "" } { 0 720 768 16 "Clk_100" "" } { 24 872 920 40 "Clk_100" "" } { 160 176 224 176 "Clk_100" "" } { 176 872 920 192 "Clk_100" "" } { 368 208 272 384 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G4 34 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 34; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 72 24 192 88 "Clk_100" "" } { 0 720 768 16 "Clk_100" "" } { 24 872 920 40 "Clk_100" "" } { 160 176 224 176 "Clk_100" "" } { 176 872 920 192 "Clk_100" "" } { 368 208 272 384 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.534 ns) 2.579 ns lpm_counter24:inst3\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated\|counter_reg_bit\[0\] 4 REG FF_X8_Y4_N9 4 " "Info: 4: + IC(0.976 ns) + CELL(0.534 ns) = 2.579 ns; Loc. = FF_X8_Y4_N9; Fanout = 4; REG Node = 'lpm_counter24:inst3\|lpm_counter:lpm_counter_component\|cntr_baj:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { Clk_100~inputclkctrl lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_baj.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_baj.tdf" 74 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.440 ns ( 55.84 % ) " "Info: Total cell delay = 1.440 ns ( 55.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.139 ns ( 44.16 % ) " "Info: Total interconnect delay = 1.139 ns ( 44.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.579 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.579 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.163ns 0.976ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.580 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.580 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] {} } { 0.000ns 0.000ns 0.163ns 0.977ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.579 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.579 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.163ns 0.976ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "db/cntr_baj.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_baj.tdf" 74 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns + " "Info: + Micro setup delay of destination is -0.015 ns" {  } { { "db/cntr_qsi.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_qsi.tdf" 133 17 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.172 ns" { lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0] lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita0~COUT lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita1~COUT lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita2~COUT lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita3~COUT lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita4~COUT lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita5~COUT lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita6~COUT lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita7~COUT lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita7~2 lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|_~64 lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.172 ns" { lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0] {} lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita0~COUT {} lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita1~COUT {} lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita2~COUT {} lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita3~COUT {} lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita4~COUT {} lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita5~COUT {} lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita6~COUT {} lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita7~COUT {} lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_comb_bita7~2 {} lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|_~64 {} lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] {} } { 0.000ns 0.342ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.220ns 0.563ns } { 0.000ns 0.446ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.455ns 0.130ns 0.610ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.580 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.580 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] {} } { 0.000ns 0.000ns 0.163ns 0.977ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.579 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.579 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter24:inst3|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.163ns 0.976ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] {} } {  } {  } "" } } { "db/cntr_qsi.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_qsi.tdf" 133 17 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "SPI_Clk register register lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[10\] lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[11\] 250.0 MHz Internal " "Info: Clock \"SPI_Clk\" Internal fmax is restricted to 250.0 MHz between source register \"lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[10\]\" and destination register \"lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[11\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 4.0 ns " "Info: fmax restricted to clock pin edge rate 4.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.260 ns + Longest register register " "Info: + Longest register to register delay is 1.260 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[10\] 1 REG FF_X10_Y4_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X10_Y4_N31; Fanout = 2; REG Node = 'lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[10\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[10] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.243 ns) 0.560 ns lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|_~1273 2 COMB LCCOMB_X10_Y4_N2 1 " "Info: 2: + IC(0.317 ns) + CELL(0.243 ns) = 0.560 ns; Loc. = LCCOMB_X10_Y4_N2; Fanout = 1; COMB Node = 'lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|_~1273'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[10] lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|_~1273 } "NODE_NAME" } } { "lpm_shiftreg9.v" "" { Text "C:/altera/81/qdesigns/Main/lpm_shiftreg9.v" 76 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.369 ns) 1.169 ns lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[11\]~feeder 3 COMB LCCOMB_X10_Y4_N20 1 " "Info: 3: + IC(0.240 ns) + CELL(0.369 ns) = 1.169 ns; Loc. = LCCOMB_X10_Y4_N20; Fanout = 1; COMB Node = 'lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[11\]~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|_~1273 lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11]~feeder } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 1.260 ns lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[11\] 4 REG FF_X10_Y4_N21 2 " "Info: 4: + IC(0.000 ns) + CELL(0.091 ns) = 1.260 ns; Loc. = FF_X10_Y4_N21; Fanout = 2; REG Node = 'lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[11\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11]~feeder lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.703 ns ( 55.79 % ) " "Info: Total cell delay = 0.703 ns ( 55.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.557 ns ( 44.21 % ) " "Info: Total interconnect delay = 0.557 ns ( 44.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[10] lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|_~1273 lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11]~feeder lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.260 ns" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[10] {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|_~1273 {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11]~feeder {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11] {} } { 0.000ns 0.317ns 0.240ns 0.000ns } { 0.000ns 0.243ns 0.369ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SPI_Clk destination 5.252 ns + Shortest register " "Info: + Shortest clock path from clock \"SPI_Clk\" to destination register is 5.252 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SPI_Clk 1 CLK PIN_R5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_R5; Fanout = 1; CLK Node = 'SPI_Clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_Clk } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 416 24 192 432 "SPI_Clk" "" } { 336 672 728 352 "SPI_Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns SPI_Clk~input 2 COMB IOIBUF_X14_Y0_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = IOIBUF_X14_Y0_N8; Fanout = 1; COMB Node = 'SPI_Clk~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { SPI_Clk SPI_Clk~input } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 416 24 192 432 "SPI_Clk" "" } { 336 672 728 352 "SPI_Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.243 ns) 2.210 ns inst12 3 COMB LCCOMB_X10_Y4_N14 1 " "Info: 3: + IC(1.105 ns) + CELL(0.243 ns) = 2.210 ns; Loc. = LCCOMB_X10_Y4_N14; Fanout = 1; COMB Node = 'inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.348 ns" { SPI_Clk~input inst12 } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 328 824 888 376 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.558 ns) + CELL(0.000 ns) 3.768 ns inst12~clkctrl 4 COMB CLKCTRL_G15 28 " "Info: 4: + IC(1.558 ns) + CELL(0.000 ns) = 3.768 ns; Loc. = CLKCTRL_G15; Fanout = 28; COMB Node = 'inst12~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { inst12 inst12~clkctrl } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 328 824 888 376 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.534 ns) 5.252 ns lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[11\] 5 REG FF_X10_Y4_N21 2 " "Info: 5: + IC(0.950 ns) + CELL(0.534 ns) = 5.252 ns; Loc. = FF_X10_Y4_N21; Fanout = 2; REG Node = 'lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[11\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { inst12~clkctrl lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.639 ns ( 31.21 % ) " "Info: Total cell delay = 1.639 ns ( 31.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.613 ns ( 68.79 % ) " "Info: Total interconnect delay = 3.613 ns ( 68.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.252 ns" { SPI_Clk SPI_Clk~input inst12 inst12~clkctrl lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.252 ns" { SPI_Clk {} SPI_Clk~input {} inst12 {} inst12~clkctrl {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11] {} } { 0.000ns 0.000ns 1.105ns 1.558ns 0.950ns } { 0.000ns 0.862ns 0.243ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SPI_Clk source 5.252 ns - Longest register " "Info: - Longest clock path from clock \"SPI_Clk\" to source register is 5.252 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SPI_Clk 1 CLK PIN_R5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_R5; Fanout = 1; CLK Node = 'SPI_Clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_Clk } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 416 24 192 432 "SPI_Clk" "" } { 336 672 728 352 "SPI_Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns SPI_Clk~input 2 COMB IOIBUF_X14_Y0_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = IOIBUF_X14_Y0_N8; Fanout = 1; COMB Node = 'SPI_Clk~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { SPI_Clk SPI_Clk~input } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 416 24 192 432 "SPI_Clk" "" } { 336 672 728 352 "SPI_Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.243 ns) 2.210 ns inst12 3 COMB LCCOMB_X10_Y4_N14 1 " "Info: 3: + IC(1.105 ns) + CELL(0.243 ns) = 2.210 ns; Loc. = LCCOMB_X10_Y4_N14; Fanout = 1; COMB Node = 'inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.348 ns" { SPI_Clk~input inst12 } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 328 824 888 376 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.558 ns) + CELL(0.000 ns) 3.768 ns inst12~clkctrl 4 COMB CLKCTRL_G15 28 " "Info: 4: + IC(1.558 ns) + CELL(0.000 ns) = 3.768 ns; Loc. = CLKCTRL_G15; Fanout = 28; COMB Node = 'inst12~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { inst12 inst12~clkctrl } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 328 824 888 376 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.534 ns) 5.252 ns lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[10\] 5 REG FF_X10_Y4_N31 2 " "Info: 5: + IC(0.950 ns) + CELL(0.534 ns) = 5.252 ns; Loc. = FF_X10_Y4_N31; Fanout = 2; REG Node = 'lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[10\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { inst12~clkctrl lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[10] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.639 ns ( 31.21 % ) " "Info: Total cell delay = 1.639 ns ( 31.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.613 ns ( 68.79 % ) " "Info: Total interconnect delay = 3.613 ns ( 68.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.252 ns" { SPI_Clk SPI_Clk~input inst12 inst12~clkctrl lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[10] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.252 ns" { SPI_Clk {} SPI_Clk~input {} inst12 {} inst12~clkctrl {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[10] {} } { 0.000ns 0.000ns 1.105ns 1.558ns 0.950ns } { 0.000ns 0.862ns 0.243ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.252 ns" { SPI_Clk SPI_Clk~input inst12 inst12~clkctrl lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.252 ns" { SPI_Clk {} SPI_Clk~input {} inst12 {} inst12~clkctrl {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11] {} } { 0.000ns 0.000ns 1.105ns 1.558ns 0.950ns } { 0.000ns 0.862ns 0.243ns 0.000ns 0.534ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.252 ns" { SPI_Clk SPI_Clk~input inst12 inst12~clkctrl lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[10] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.252 ns" { SPI_Clk {} SPI_Clk~input {} inst12 {} inst12~clkctrl {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[10] {} } { 0.000ns 0.000ns 1.105ns 1.558ns 0.950ns } { 0.000ns 0.862ns 0.243ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns + " "Info: + Micro setup delay of destination is -0.015 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[10] lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|_~1273 lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11]~feeder lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.260 ns" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[10] {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|_~1273 {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11]~feeder {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11] {} } { 0.000ns 0.317ns 0.240ns 0.000ns } { 0.000ns 0.243ns 0.369ns 0.091ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.252 ns" { SPI_Clk SPI_Clk~input inst12 inst12~clkctrl lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.252 ns" { SPI_Clk {} SPI_Clk~input {} inst12 {} inst12~clkctrl {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11] {} } { 0.000ns 0.000ns 1.105ns 1.558ns 0.950ns } { 0.000ns 0.862ns 0.243ns 0.000ns 0.534ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.252 ns" { SPI_Clk SPI_Clk~input inst12 inst12~clkctrl lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[10] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.252 ns" { SPI_Clk {} SPI_Clk~input {} inst12 {} inst12~clkctrl {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[10] {} } { 0.000ns 0.000ns 1.105ns 1.558ns 0.950ns } { 0.000ns 0.862ns 0.243ns 0.000ns 0.534ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11] {} } {  } {  } "" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "SPI_CS_0_n register register lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[10\] lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[11\] 250.0 MHz Internal " "Info: Clock \"SPI_CS_0_n\" Internal fmax is restricted to 250.0 MHz between source register \"lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[10\]\" and destination register \"lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[11\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 4.0 ns " "Info: fmax restricted to clock pin edge rate 4.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.260 ns + Longest register register " "Info: + Longest register to register delay is 1.260 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[10\] 1 REG FF_X10_Y4_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X10_Y4_N31; Fanout = 2; REG Node = 'lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[10\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[10] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.243 ns) 0.560 ns lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|_~1273 2 COMB LCCOMB_X10_Y4_N2 1 " "Info: 2: + IC(0.317 ns) + CELL(0.243 ns) = 0.560 ns; Loc. = LCCOMB_X10_Y4_N2; Fanout = 1; COMB Node = 'lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|_~1273'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[10] lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|_~1273 } "NODE_NAME" } } { "lpm_shiftreg9.v" "" { Text "C:/altera/81/qdesigns/Main/lpm_shiftreg9.v" 76 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.369 ns) 1.169 ns lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[11\]~feeder 3 COMB LCCOMB_X10_Y4_N20 1 " "Info: 3: + IC(0.240 ns) + CELL(0.369 ns) = 1.169 ns; Loc. = LCCOMB_X10_Y4_N20; Fanout = 1; COMB Node = 'lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[11\]~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|_~1273 lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11]~feeder } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 1.260 ns lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[11\] 4 REG FF_X10_Y4_N21 2 " "Info: 4: + IC(0.000 ns) + CELL(0.091 ns) = 1.260 ns; Loc. = FF_X10_Y4_N21; Fanout = 2; REG Node = 'lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[11\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11]~feeder lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.703 ns ( 55.79 % ) " "Info: Total cell delay = 0.703 ns ( 55.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.557 ns ( 44.21 % ) " "Info: Total interconnect delay = 0.557 ns ( 44.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[10] lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|_~1273 lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11]~feeder lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.260 ns" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[10] {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|_~1273 {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11]~feeder {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11] {} } { 0.000ns 0.317ns 0.240ns 0.000ns } { 0.000ns 0.243ns 0.369ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SPI_CS_0_n destination 5.511 ns + Shortest register " "Info: + Shortest clock path from clock \"SPI_CS_0_n\" to destination register is 5.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SPI_CS_0_n 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'SPI_CS_0_n'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_CS_0_n } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 304 24 192 320 "SPI_CS_0_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns SPI_CS_0_n~input 2 COMB IOIBUF_X0_Y14_N22 3 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N22; Fanout = 3; COMB Node = 'SPI_CS_0_n~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { SPI_CS_0_n SPI_CS_0_n~input } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 304 24 192 320 "SPI_CS_0_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.190 ns) + CELL(0.373 ns) 2.469 ns inst12 3 COMB LCCOMB_X10_Y4_N14 1 " "Info: 3: + IC(1.190 ns) + CELL(0.373 ns) = 2.469 ns; Loc. = LCCOMB_X10_Y4_N14; Fanout = 1; COMB Node = 'inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { SPI_CS_0_n~input inst12 } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 328 824 888 376 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.558 ns) + CELL(0.000 ns) 4.027 ns inst12~clkctrl 4 COMB CLKCTRL_G15 28 " "Info: 4: + IC(1.558 ns) + CELL(0.000 ns) = 4.027 ns; Loc. = CLKCTRL_G15; Fanout = 28; COMB Node = 'inst12~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { inst12 inst12~clkctrl } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 328 824 888 376 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.534 ns) 5.511 ns lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[11\] 5 REG FF_X10_Y4_N21 2 " "Info: 5: + IC(0.950 ns) + CELL(0.534 ns) = 5.511 ns; Loc. = FF_X10_Y4_N21; Fanout = 2; REG Node = 'lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[11\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { inst12~clkctrl lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.813 ns ( 32.90 % ) " "Info: Total cell delay = 1.813 ns ( 32.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.698 ns ( 67.10 % ) " "Info: Total interconnect delay = 3.698 ns ( 67.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.511 ns" { SPI_CS_0_n SPI_CS_0_n~input inst12 inst12~clkctrl lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.511 ns" { SPI_CS_0_n {} SPI_CS_0_n~input {} inst12 {} inst12~clkctrl {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11] {} } { 0.000ns 0.000ns 1.190ns 1.558ns 0.950ns } { 0.000ns 0.906ns 0.373ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SPI_CS_0_n source 5.511 ns - Longest register " "Info: - Longest clock path from clock \"SPI_CS_0_n\" to source register is 5.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SPI_CS_0_n 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'SPI_CS_0_n'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_CS_0_n } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 304 24 192 320 "SPI_CS_0_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns SPI_CS_0_n~input 2 COMB IOIBUF_X0_Y14_N22 3 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N22; Fanout = 3; COMB Node = 'SPI_CS_0_n~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { SPI_CS_0_n SPI_CS_0_n~input } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 304 24 192 320 "SPI_CS_0_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.190 ns) + CELL(0.373 ns) 2.469 ns inst12 3 COMB LCCOMB_X10_Y4_N14 1 " "Info: 3: + IC(1.190 ns) + CELL(0.373 ns) = 2.469 ns; Loc. = LCCOMB_X10_Y4_N14; Fanout = 1; COMB Node = 'inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { SPI_CS_0_n~input inst12 } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 328 824 888 376 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.558 ns) + CELL(0.000 ns) 4.027 ns inst12~clkctrl 4 COMB CLKCTRL_G15 28 " "Info: 4: + IC(1.558 ns) + CELL(0.000 ns) = 4.027 ns; Loc. = CLKCTRL_G15; Fanout = 28; COMB Node = 'inst12~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { inst12 inst12~clkctrl } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 328 824 888 376 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.534 ns) 5.511 ns lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[10\] 5 REG FF_X10_Y4_N31 2 " "Info: 5: + IC(0.950 ns) + CELL(0.534 ns) = 5.511 ns; Loc. = FF_X10_Y4_N31; Fanout = 2; REG Node = 'lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[10\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { inst12~clkctrl lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[10] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.813 ns ( 32.90 % ) " "Info: Total cell delay = 1.813 ns ( 32.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.698 ns ( 67.10 % ) " "Info: Total interconnect delay = 3.698 ns ( 67.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.511 ns" { SPI_CS_0_n SPI_CS_0_n~input inst12 inst12~clkctrl lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[10] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.511 ns" { SPI_CS_0_n {} SPI_CS_0_n~input {} inst12 {} inst12~clkctrl {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[10] {} } { 0.000ns 0.000ns 1.190ns 1.558ns 0.950ns } { 0.000ns 0.906ns 0.373ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.511 ns" { SPI_CS_0_n SPI_CS_0_n~input inst12 inst12~clkctrl lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.511 ns" { SPI_CS_0_n {} SPI_CS_0_n~input {} inst12 {} inst12~clkctrl {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11] {} } { 0.000ns 0.000ns 1.190ns 1.558ns 0.950ns } { 0.000ns 0.906ns 0.373ns 0.000ns 0.534ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.511 ns" { SPI_CS_0_n SPI_CS_0_n~input inst12 inst12~clkctrl lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[10] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.511 ns" { SPI_CS_0_n {} SPI_CS_0_n~input {} inst12 {} inst12~clkctrl {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[10] {} } { 0.000ns 0.000ns 1.190ns 1.558ns 0.950ns } { 0.000ns 0.906ns 0.373ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns + " "Info: + Micro setup delay of destination is -0.015 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[10] lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|_~1273 lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11]~feeder lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.260 ns" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[10] {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|_~1273 {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11]~feeder {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11] {} } { 0.000ns 0.317ns 0.240ns 0.000ns } { 0.000ns 0.243ns 0.369ns 0.091ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.511 ns" { SPI_CS_0_n SPI_CS_0_n~input inst12 inst12~clkctrl lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.511 ns" { SPI_CS_0_n {} SPI_CS_0_n~input {} inst12 {} inst12~clkctrl {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11] {} } { 0.000ns 0.000ns 1.190ns 1.558ns 0.950ns } { 0.000ns 0.906ns 0.373ns 0.000ns 0.534ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.511 ns" { SPI_CS_0_n SPI_CS_0_n~input inst12 inst12~clkctrl lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[10] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.511 ns" { SPI_CS_0_n {} SPI_CS_0_n~input {} inst12 {} inst12~clkctrl {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[10] {} } { 0.000ns 0.000ns 1.190ns 1.558ns 0.950ns } { 0.000ns 0.906ns 0.373ns 0.000ns 0.534ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[11] {} } {  } {  } "" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst31 GPS_1Hz Clk_100 2.229 ns register " "Info: tsu for register \"inst31\" (data pin = \"GPS_1Hz\", clock pin = \"Clk_100\") is 2.229 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.823 ns + Longest pin register " "Info: + Longest pin to register delay is 4.823 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPS_1Hz 1 PIN PIN_J1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_J1; Fanout = 1; PIN Node = 'GPS_1Hz'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPS_1Hz } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 0 24 192 16 "GPS_1Hz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.876 ns) 0.876 ns GPS_1Hz~input 2 COMB IOIBUF_X0_Y13_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.876 ns) = 0.876 ns; Loc. = IOIBUF_X0_Y13_N22; Fanout = 1; COMB Node = 'GPS_1Hz~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.876 ns" { GPS_1Hz GPS_1Hz~input } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 0 24 192 16 "GPS_1Hz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.605 ns) + CELL(0.342 ns) 4.823 ns inst31 3 REG FF_X6_Y4_N7 3 " "Info: 3: + IC(3.605 ns) + CELL(0.342 ns) = 4.823 ns; Loc. = FF_X6_Y4_N7; Fanout = 3; REG Node = 'inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.947 ns" { GPS_1Hz~input inst31 } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { -16 280 344 64 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.218 ns ( 25.25 % ) " "Info: Total cell delay = 1.218 ns ( 25.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.605 ns ( 74.75 % ) " "Info: Total interconnect delay = 3.605 ns ( 74.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.823 ns" { GPS_1Hz GPS_1Hz~input inst31 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.823 ns" { GPS_1Hz {} GPS_1Hz~input {} inst31 {} } { 0.000ns 0.000ns 3.605ns } { 0.000ns 0.876ns 0.342ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns + " "Info: + Micro setup delay of destination is -0.015 ns" {  } { { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { -16 280 344 64 "inst31" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 destination 2.579 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk_100\" to destination register is 2.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 72 24 192 88 "Clk_100" "" } { 0 720 768 16 "Clk_100" "" } { 24 872 920 40 "Clk_100" "" } { 160 176 224 176 "Clk_100" "" } { 176 872 920 192 "Clk_100" "" } { 368 208 272 384 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Clk_100~input 2 COMB IOIBUF_X0_Y14_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 2; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 72 24 192 88 "Clk_100" "" } { 0 720 768 16 "Clk_100" "" } { 24 872 920 40 "Clk_100" "" } { 160 176 224 176 "Clk_100" "" } { 176 872 920 192 "Clk_100" "" } { 368 208 272 384 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G4 34 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 34; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 72 24 192 88 "Clk_100" "" } { 0 720 768 16 "Clk_100" "" } { 24 872 920 40 "Clk_100" "" } { 160 176 224 176 "Clk_100" "" } { 176 872 920 192 "Clk_100" "" } { 368 208 272 384 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.534 ns) 2.579 ns inst31 4 REG FF_X6_Y4_N7 3 " "Info: 4: + IC(0.976 ns) + CELL(0.534 ns) = 2.579 ns; Loc. = FF_X6_Y4_N7; Fanout = 3; REG Node = 'inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { Clk_100~inputclkctrl inst31 } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { -16 280 344 64 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.440 ns ( 55.84 % ) " "Info: Total cell delay = 1.440 ns ( 55.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.139 ns ( 44.16 % ) " "Info: Total interconnect delay = 1.139 ns ( 44.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.579 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl inst31 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.579 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} inst31 {} } { 0.000ns 0.000ns 0.163ns 0.976ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.823 ns" { GPS_1Hz GPS_1Hz~input inst31 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.823 ns" { GPS_1Hz {} GPS_1Hz~input {} inst31 {} } { 0.000ns 0.000ns 3.605ns } { 0.000ns 0.876ns 0.342ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.579 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl inst31 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.579 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} inst31 {} } { 0.000ns 0.000ns 0.163ns 0.976ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk_100 SRG\[22\] lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[22\] 12.287 ns register " "Info: tco from clock \"Clk_100\" to destination pin \"SRG\[22\]\" through register \"lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[22\]\" is 12.287 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 source 6.415 ns + Longest register " "Info: + Longest clock path from clock \"Clk_100\" to source register is 6.415 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 72 24 192 88 "Clk_100" "" } { 0 720 768 16 "Clk_100" "" } { 24 872 920 40 "Clk_100" "" } { 160 176 224 176 "Clk_100" "" } { 176 872 920 192 "Clk_100" "" } { 368 208 272 384 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Clk_100~input 2 COMB IOIBUF_X0_Y14_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 2; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 72 24 192 88 "Clk_100" "" } { 0 720 768 16 "Clk_100" "" } { 24 872 920 40 "Clk_100" "" } { 160 176 224 176 "Clk_100" "" } { 176 872 920 192 "Clk_100" "" } { 368 208 272 384 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.319 ns) + CELL(0.733 ns) 2.958 ns inst40 3 REG FF_X10_Y4_N17 1 " "Info: 3: + IC(1.319 ns) + CELL(0.733 ns) = 2.958 ns; Loc. = FF_X10_Y4_N17; Fanout = 1; REG Node = 'inst40'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.052 ns" { Clk_100~input inst40 } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 376 664 728 456 "inst40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.130 ns) 3.374 ns inst12 4 COMB LCCOMB_X10_Y4_N14 1 " "Info: 4: + IC(0.286 ns) + CELL(0.130 ns) = 3.374 ns; Loc. = LCCOMB_X10_Y4_N14; Fanout = 1; COMB Node = 'inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.416 ns" { inst40 inst12 } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 328 824 888 376 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.558 ns) + CELL(0.000 ns) 4.932 ns inst12~clkctrl 5 COMB CLKCTRL_G15 28 " "Info: 5: + IC(1.558 ns) + CELL(0.000 ns) = 4.932 ns; Loc. = CLKCTRL_G15; Fanout = 28; COMB Node = 'inst12~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { inst12 inst12~clkctrl } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 328 824 888 376 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.534 ns) 6.415 ns lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[22\] 6 REG FF_X11_Y4_N3 2 " "Info: 6: + IC(0.949 ns) + CELL(0.534 ns) = 6.415 ns; Loc. = FF_X11_Y4_N3; Fanout = 2; REG Node = 'lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[22\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { inst12~clkctrl lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[22] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 35.90 % ) " "Info: Total cell delay = 2.303 ns ( 35.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.112 ns ( 64.10 % ) " "Info: Total interconnect delay = 4.112 ns ( 64.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.415 ns" { Clk_100 Clk_100~input inst40 inst12 inst12~clkctrl lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[22] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.415 ns" { Clk_100 {} Clk_100~input {} inst40 {} inst12 {} inst12~clkctrl {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[22] {} } { 0.000ns 0.000ns 1.319ns 0.286ns 1.558ns 0.949ns } { 0.000ns 0.906ns 0.733ns 0.130ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.673 ns + Longest register pin " "Info: + Longest register to pin delay is 5.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[22\] 1 REG FF_X11_Y4_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X11_Y4_N3; Fanout = 2; REG Node = 'lpm_shiftreg9:inst11\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[22\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[22] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.267 ns) + CELL(3.406 ns) 5.673 ns SRG\[22\]~output 2 COMB IOOBUF_X11_Y29_N30 1 " "Info: 2: + IC(2.267 ns) + CELL(3.406 ns) = 5.673 ns; Loc. = IOOBUF_X11_Y29_N30; Fanout = 1; COMB Node = 'SRG\[22\]~output'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.673 ns" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[22] SRG[22]~output } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 328 1088 1264 344 "SRG\[27..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 5.673 ns SRG\[22\] 3 PIN PIN_C6 0 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 5.673 ns; Loc. = PIN_C6; Fanout = 0; PIN Node = 'SRG\[22\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { SRG[22]~output SRG[22] } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 328 1088 1264 344 "SRG\[27..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.406 ns ( 60.04 % ) " "Info: Total cell delay = 3.406 ns ( 60.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.267 ns ( 39.96 % ) " "Info: Total interconnect delay = 2.267 ns ( 39.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.673 ns" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[22] SRG[22]~output SRG[22] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.673 ns" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[22] {} SRG[22]~output {} SRG[22] {} } { 0.000ns 2.267ns 0.000ns } { 0.000ns 3.406ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.415 ns" { Clk_100 Clk_100~input inst40 inst12 inst12~clkctrl lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[22] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.415 ns" { Clk_100 {} Clk_100~input {} inst40 {} inst12 {} inst12~clkctrl {} lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[22] {} } { 0.000ns 0.000ns 1.319ns 0.286ns 1.558ns 0.949ns } { 0.000ns 0.906ns 0.733ns 0.130ns 0.000ns 0.534ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.673 ns" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[22] SRG[22]~output SRG[22] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.673 ns" { lpm_shiftreg9:inst11|lpm_shiftreg:lpm_shiftreg_component|dffs[22] {} SRG[22]~output {} SRG[22] {} } { 0.000ns 2.267ns 0.000ns } { 0.000ns 3.406ns 0.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "lpm_counter25:inst9\|lpm_counter:lpm_counter_component\|cntr_qsi:auto_generated\|counter_reg_bit\[19\] Meter_Enable Clk_100 0.045 ns register " "Info: th for register \"lpm_counter25:inst9\|lpm_counter:lpm_counter_component\|cntr_qsi:auto_generated\|counter_reg_bit\[19\]\" (data pin = \"Meter_Enable\", clock pin = \"Clk_100\") is 0.045 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 destination 2.580 ns + Longest register " "Info: + Longest clock path from clock \"Clk_100\" to destination register is 2.580 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 72 24 192 88 "Clk_100" "" } { 0 720 768 16 "Clk_100" "" } { 24 872 920 40 "Clk_100" "" } { 160 176 224 176 "Clk_100" "" } { 176 872 920 192 "Clk_100" "" } { 368 208 272 384 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Clk_100~input 2 COMB IOIBUF_X0_Y14_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 2; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 72 24 192 88 "Clk_100" "" } { 0 720 768 16 "Clk_100" "" } { 24 872 920 40 "Clk_100" "" } { 160 176 224 176 "Clk_100" "" } { 176 872 920 192 "Clk_100" "" } { 368 208 272 384 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G4 34 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 34; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { 72 24 192 88 "Clk_100" "" } { 0 720 768 16 "Clk_100" "" } { 24 872 920 40 "Clk_100" "" } { 160 176 224 176 "Clk_100" "" } { 176 872 920 192 "Clk_100" "" } { 368 208 272 384 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.534 ns) 2.580 ns lpm_counter25:inst9\|lpm_counter:lpm_counter_component\|cntr_qsi:auto_generated\|counter_reg_bit\[19\] 4 REG FF_X9_Y3_N19 3 " "Info: 4: + IC(0.977 ns) + CELL(0.534 ns) = 2.580 ns; Loc. = FF_X9_Y3_N19; Fanout = 3; REG Node = 'lpm_counter25:inst9\|lpm_counter:lpm_counter_component\|cntr_qsi:auto_generated\|counter_reg_bit\[19\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { Clk_100~inputclkctrl lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] } "NODE_NAME" } } { "db/cntr_qsi.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_qsi.tdf" 133 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.440 ns ( 55.81 % ) " "Info: Total cell delay = 1.440 ns ( 55.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.140 ns ( 44.19 % ) " "Info: Total interconnect delay = 1.140 ns ( 44.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.580 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.580 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] {} } { 0.000ns 0.000ns 0.163ns 0.977ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "db/cntr_qsi.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_qsi.tdf" 133 17 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.692 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Meter_Enable 1 PIN PIN_M2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_M2; Fanout = 1; PIN Node = 'Meter_Enable'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Meter_Enable } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { -56 24 192 -40 "Meter_Enable" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Meter_Enable~input 2 COMB IOIBUF_X0_Y14_N15 30 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N15; Fanout = 30; COMB Node = 'Meter_Enable~input'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Meter_Enable Meter_Enable~input } "NODE_NAME" } } { "Period_Meter.bdf" "" { Schematic "C:/altera/81/qdesigns/Main/Period_Meter.bdf" { { -56 24 192 -40 "Meter_Enable" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.609 ns) 2.692 ns lpm_counter25:inst9\|lpm_counter:lpm_counter_component\|cntr_qsi:auto_generated\|counter_reg_bit\[19\] 3 REG FF_X9_Y3_N19 3 " "Info: 3: + IC(1.177 ns) + CELL(0.609 ns) = 2.692 ns; Loc. = FF_X9_Y3_N19; Fanout = 3; REG Node = 'lpm_counter25:inst9\|lpm_counter:lpm_counter_component\|cntr_qsi:auto_generated\|counter_reg_bit\[19\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.786 ns" { Meter_Enable~input lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] } "NODE_NAME" } } { "db/cntr_qsi.tdf" "" { Text "C:/altera/81/qdesigns/Main/db/cntr_qsi.tdf" 133 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.515 ns ( 56.28 % ) " "Info: Total cell delay = 1.515 ns ( 56.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.177 ns ( 43.72 % ) " "Info: Total interconnect delay = 1.177 ns ( 43.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { Meter_Enable Meter_Enable~input lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { Meter_Enable {} Meter_Enable~input {} lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] {} } { 0.000ns 0.000ns 1.177ns } { 0.000ns 0.906ns 0.609ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.580 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.580 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] {} } { 0.000ns 0.000ns 0.163ns 0.977ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { Meter_Enable Meter_Enable~input lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { Meter_Enable {} Meter_Enable~input {} lpm_counter25:inst9|lpm_counter:lpm_counter_component|cntr_qsi:auto_generated|counter_reg_bit[19] {} } { 0.000ns 0.000ns 1.177ns } { 0.000ns 0.906ns 0.609ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "129 " "Info: Peak virtual memory: 129 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 05 13:33:30 2009 " "Info: Processing ended: Thu Mar 05 13:33:30 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
