# ğŸ§  RISC-V Processor Implementation  

A **Verilog-based RISC-V processor** design and simulation project using **Xilinx Vivado**.

---

## ğŸ·ï¸ Badges

![Language](https://img.shields.io/badge/Language-Verilog-blue.svg)
![Tool](https://img.shields.io/badge/Tool-Xilinx%20Vivado-orange.svg)
![License](https://img.shields.io/badge/License-MIT-green.svg)
![Status](https://img.shields.io/badge/Status-Completed-success.svg)

---

## ğŸ“˜ Overview

This project implements a **32-bit RISC-V processor** based on the **RV32I** instruction-set architecture.  
It is designed, synthesized, and simulated in **Verilog HDL** using **Xilinx Vivado 2023.x**.

---

## âš™ï¸ Key Features

- âœ… Implements **RV32I core instruction set**  
- âš¡ Supports arithmetic, logic, and branch operations  
- ğŸ§© Five pipeline stages â€” **Fetch | Decode | Execute | Memory | Writeback**  
- ğŸ’¡ Modular Verilog HDL design  
- ğŸ§ª Fully **testbench-verified**  
- ğŸ”§ Synthesizable for **FPGA deployment**

---


---

## ğŸ§ª Testbench & Simulation

The Verilog **testbench** verifies the processor by:
- Initializing instruction memory with machine codes  
- Monitoring register and memory outputs  
- Checking correctness of executed instructions  

### ğŸ§¾ Example Test Program (Machine Code)

```verilog
mem[0] = 32'h00000013; // li x1, 0
mem[1] = 32'h00000113; // li x2, 0
mem[2] = 32'h002081b3; // add x3, x1, x2


```
ğŸ“Š Block Diagram
<p align="center"> <img src="Screenshots/Screenshot 2025-10-30 135937.png" alt="Block Diagram" width="100%"> </p>


ğŸ“· Simulation Output

<p align="center"> <img src="Screenshots/Screenshot 2025-10-30 142436.png" alt="Block Diagram" width="100%"> </p>

## ğŸ§® Tools & Environment

| Tool                   | Version         | Usage                             |
| ---------------------- | --------------- | --------------------------------- |
| **Xilinx Vivado**      | 2023.x or later | Design, synthesis, and simulation |
| **Verilog HDL**        | IEEE-1364       | Processor design                  |
| **ModelSim / GTKWave** | Optional        | Waveform visualization            |
| **GitHub**             | â€”               | Version control & documentation   |

## ğŸš€ How to Run

```# 1. Clone the repository
git clone https://github.com/<your-username>/riscv-processor.git
cd riscv-processor

# 2. Open the project in Xilinx Vivado
# 3. Add all .v source files and the testbench
# 4. Run behavioral simulation
# 5. View results in the waveform viewer
```
## ğŸ“‚ Project Structure
```riscv-processor/
â”‚
â”œâ”€â”€ src/                     # Verilog source files
â”‚   â”œâ”€â”€ alu.v
â”‚   â”œâ”€â”€ control_unit.v
â”‚   â”œâ”€â”€ register_file.v
â”‚   â””â”€â”€ ...
â”‚
â”œâ”€â”€ sim/                     # Testbench and simulation files
â”‚   â””â”€â”€ tb_riscv.v
â”‚
â”œâ”€â”€ screenshots/              # Add block diagrams & simulation results here
â”‚   â”œâ”€â”€ screenshots
â”‚
â”œâ”€â”€ README.md
â””â”€â”€ LICENSE (optional)
```

## ğŸ“ˆ Results

âœ… Successfully implemented and simulated 32-bit RISC-V processor

ğŸ§  Verified arithmetic, logic, and branch instruction correctness

âš™ï¸ Generated stable timing and control waveforms

ğŸ’» Ready for FPGA synthesis and extension with pipelined architecture

## ğŸ§­ Future Work

â© Add 5-stage or 7-stage pipelining

âš™ï¸ Implement hazard detection and forwarding unit

ğŸ§  Integrate instruction & data cache

ğŸ”Œ Deploy on FPGA (e.g., Xilinx Artix-7)

## ğŸ‘¨â€ğŸ’» Author


---

## ğŸ‘¨â€ğŸ’» Author

**Prince Raj**  
ğŸ“§ [princerajsonepur@gmail.com](mailto:princerajsonepur@gmail.com)

ğŸ”— **Connect With Me:**
- [LinkedIn](https://www.linkedin.com/in/https://www.linkedin.com/in/prince-raj-966ba3269//)
- [GitHub](https://github.com/https://github.com/RajjjPrince/RISC-V)
