
                    Nyquest Technology Co., Ltd.

NYASM 2.42

    ADDR  OPCODE/VALUE              LINE   TAG  SOURCE                   STATEMENT    

                                    1-    1     ;--------------------------------------------------------
                                    1-    2     ; File Created by SDCC : free open source ISO C Compiler 
                                    1-    3     ; Version 4.2.2 #0 (MSVC)
                                    1-    4     ;--------------------------------------------------------
                                    1-    5     ; NY8A port
                                    1-    6     ;--------------------------------------------------------
                                    1-    7     	.file	"main.c"
                                    1-    8     	list	p=NY8A054E,c=on
                                    1-    9     	#include "ny8a054e.inc"
                                    2-    1     #include "common.inc"
                                    3-    1     ;; header file for 8 bit series assembly -*- mode:asm; coding:utf-8; -*-
                                    3-    2     ;; author    Ting
                                    3-    3     ;; date      2020-12-24
                                    3-    4     ;;
                                    3-    5     ;; # constant definition
                                    3-    6     ;;
                                    3-    7     ;; ## instruction result store destination
                                    3-    8     ;;  - W: the result is stored in the ACC.
                                    3-    9     ;;  - F: the result is stored back in register.
                                    3-   10     ;; ## flag name in STATUS register
                                    3-   11     ;;  - C, DC, Z
                                    3-   12     ;;
                                    3-   13     ;; # macro define
                                    3-   14     ;;
                                    3-   15     ;; ## RETURN, used by C compiler, end of function
                                    3-   16     ;; ## PAGESEL, empty macro, maybe used by C compiler (bug?)
                                    3-   17     ;; ## BANKSEL, replace by .banksel pseudo command, empty if disable bank.
                                    3-   18     ;; ## MGOTO, replace by LGOTO (ic<=2K word) or FGOTO (ic>2K word)
                                    3-   19     ;; ## MCALL, same as above
                                    3-   20     ;;
                                    3-   21     W       EQU 0
                                    3-   21     ;W = 0
                                    3-   22     F       EQU 1
                                    3-   22     ;F = 1
                                    3-   23     C		EQU	0
                                    3-   23     ;C = 0
                                    3-   24     DC		EQU	1
                                    3-   24     ;DC = 1
                                    3-   25     Z		EQU	2
                                    3-   25     ;Z = 2
                                    3-   28     ;; common register for all series
                                    3-   29     INDF    EQU 0x00
                                    3-   29     ;INDF = 0
                                    3-   30     PCL     EQU 0x02
                                    3-   30     ;PCL = 2
                                    3-   31     STATUS  EQU 0x03
                                    3-   31     ;STATUS = 3
                                    3-   32     FSR     EQU 0x04
                                    3-   32     ;FSR = 4
                                    3-   33     PCHBUF  EQU 0x0A
                                    3-   33     ;PCHBUF = 10
                                    1-   11     ;--------------------------------------------------------
                                    1-   12     ; external declarations
                                    1-   13     ;--------------------------------------------------------
                                    1-   14     	extern	_send_ble_packet
                                    1-   15     	extern	_Check_Keydown
                                    1-   16     	extern	_set_PB_low
                                    1-   17     	extern	_set_PA_low
                                    1-   18     	extern	_key_init
                                    1-   19     	extern	_delay_40us
                                    1-   20     	extern	_delay_us
                                    1-   21     	extern	_delay_250ms
                                    1-   22     	extern	_delay_ms
                                    1-   23     	extern	_CS1630_Dump_RF_Register
                                    1-   24     	extern	_Enter_sleep
                                    1-   25     	extern	_CS1630_SendPack
                                    1-   26     	extern	_CS1630_wr_buffer
                                    1-   27     	extern	_CS1630_write_byte
                                    1-   28     	extern	_CS1630_read_byte
                                    1-   29     	extern	_CS1630_read_buffer
                                    1-   30     	extern	_CS1630_Bank_Switch
                                    1-   31     	extern	_CS1630_ModeSwitch
                                    1-   32     	extern	_CS1630_CE_Low
                                    1-   33     	extern	_CS1630_CE_High
                                    1-   34     	extern	_CS1630_Flush_Tx
                                    1-   35     	extern	_CS1630_Clear_All_Irq
                                    1-   36     	extern	_CS1630_Init
                                    1-   37     	extern	_CS1630_Soft_Rst
                                    1-   38     	extern	_SPI_ReadByte
                                    1-   39     	extern	_SPI_SendByte
                                    1-   40     	extern	_RF_softSPI_Init
                                    1-   41     	extern	_RF_Init
                                    1-   42     	extern	_RF_wr_cmd
                                    1-   43     	extern	_RF_write_byte
                                    1-   44     	extern	_RF_wr_buffer
                                    1-   45     	extern	_RF_Write_Ack_Payload
                                    1-   46     	extern	_RF_spi_wrd
                                    1-   47     	extern	_RF_Soft_Rst
                                    1-   48     	extern	_RF_SendPack
                                    1-   49     	extern	_RF_ReceivePack
                                    1-   50     	extern	_RF_Read_Status
                                    1-   51     	extern	_RF_read_byte
                                    1-   52     	extern	_RF_read_buffer
                                    1-   53     	extern	_RF_Operation
                                    1-   54     	extern	_RF_ModeSwitch
                                    1-   55     	extern	_RF_Get_RSSI
                                    1-   56     	extern	_RF_Get_Chip_ID
                                    1-   57     	extern	_RF_Flush_Tx
                                    1-   58     	extern	_RF_Flush_Rx
                                    1-   59     	extern	_RF_Configure_Reg
                                    1-   60     	extern	_RF_Clear_All_Irq
                                    1-   61     	extern	_RF_Change_Pwr
                                    1-   62     	extern	_RF_Change_CH
                                    1-   63     	extern	_RF_ChangeAddr_Reg
                                    1-   64     	extern	_RF_CE_Low
                                    1-   65     	extern	_RF_CE_High_Pulse
                                    1-   66     	extern	_RF_CE_High
                                    1-   67     	extern	_RF_Bank_Switch
                                    1-   68     	extern	_clear_ram
                                    1-   69     	extern	_multi_16b
                                    1-   70     	extern	_T0MD
                                    1-   71     	extern	_PCON1
                                    1-   72     	extern	_CMPCR
                                    1-   73     	extern	_BODCON
                                    1-   74     	extern	_PS0CV
                                    1-   75     	extern	_APHCON
                                    1-   76     	extern	_IOSTB
                                    1-   77     	extern	_IOSTA
                                    1-   78     	extern	_PWM5RH
                                    1-   79     	extern	_PWM5DUTY
                                    1-   80     	extern	_P5CR1
                                    1-   81     	extern	_PWM4DUTY
                                    1-   82     	extern	_P4CR1
                                    1-   83     	extern	_PS3CV
                                    1-   84     	extern	_PWM3DUTY
                                    1-   85     	extern	_T3CR2
                                    1-   86     	extern	_T3CR1
                                    1-   87     	extern	_TMR3
                                    1-   88     	extern	_OSCCR
                                    1-   89     	extern	_PWM2DUTY
                                    1-   90     	extern	_P2CR1
                                    1-   91     	extern	_TBHD
                                    1-   92     	extern	_TBHP
                                    1-   93     	extern	_IRCR
                                    1-   94     	extern	_BZ1CR
                                    1-   95     	extern	_PS1CV
                                    1-   96     	extern	_PWM1DUTY
                                    1-   97     	extern	_T1CR2
                                    1-   98     	extern	_T1CR1
                                    1-   99     	extern	_TMR1
                                    1-  100     	extern	_TM34RH
                                    1-  101     	extern	_TMRH
                                    1-  102     	extern	_PCHBUF
                                    1-  103     	extern	_STATUS
                                    1-  104     	extern	_PCL
                                    1-  105     	extern	_TMR0
                                    1-  106     	extern	_SLEEP_STATUS
                                    1-  107     	extern	_INTE2bits
                                    1-  108     	extern	_RFCbits
                                    1-  109     	extern	_INTEDGbits
                                    1-  110     	extern	_AWUCONbits
                                    1-  111     	extern	_INTFbits
                                    1-  112     	extern	_INTEbits
                                    1-  113     	extern	_BPHCONbits
                                    1-  114     	extern	_ABPLCONbits
                                    1-  115     	extern	_BWUCONbits
                                    1-  116     	extern	_PCONbits
                                    1-  117     	extern	_PORTBbits
                                    1-  118     	extern	_PORTAbits
                                    1-  119     	extern	__nyc_ny8_startup
                                    1-  120     ;--------------------------------------------------------
                                    1-  121     ; global declarations
                                    1-  122     ;--------------------------------------------------------
                                    1-  123     	extern	_isr
                                    1-  124     	extern	_main
                                    1-  125     	extern	_go_to_sleep
                                    1-  126     	extern	_wake_up_init
                                    1-  127     	extern	_INTE2
                                    1-  128     	extern	_RFC
                                    1-  129     	extern	_INTEDG
                                    1-  130     	extern	_AWUCON
                                    1-  131     	extern	_INTF
                                    1-  132     	extern	_INTE
                                    1-  133     	extern	_BPHCON
                                    1-  134     	extern	_ABPLCON
                                    1-  135     	extern	_BWUCON
                                    1-  136     	extern	_PCON
                                    1-  137     	extern	_PORTB
                                    1-  138     	extern	_PORTA
                                    1-  139     	extern	_g_timer0_delay_conut_2
                                    1-  140     	extern	_g_timer0_delay_conut_1
                                    1-  142     	extern PSAVE
                                    1-  143     	extern SSAVE
                                    1-  144     	extern WSAVE
                                    1-  145     	extern STK12
                                    1-  146     	extern ___STK12
                                    1-  147     	extern STK11
                                    1-  148     	extern ___STK11
                                    1-  149     	extern STK10
                                    1-  150     	extern ___STK10
                                    1-  151     	extern STK09
                                    1-  152     	extern ___STK09
                                    1-  153     	extern STK08
                                    1-  154     	extern ___STK08
                                    1-  155     	extern STK07
                                    1-  156     	extern ___STK07
                                    1-  157     	extern STK06
                                    1-  158     	extern ___STK06
                                    1-  159     	extern STK05
                                    1-  160     	extern ___STK05
                                    1-  161     	extern STK04
                                    1-  162     	extern ___STK04
                                    1-  163     	extern STK03
                                    1-  164     	extern ___STK03
                                    1-  165     	extern STK02
                                    1-  166     	extern ___STK02
                                    1-  167     	extern STK01
                                    1-  168     	extern ___STK01
                                    1-  169     	extern STK00
                                    1-  170     	extern ___STK00
                                    1-  172     .segment "share_bank"
     0000                           1-  173     PSAVE:
                                    1-  174     	.res 1
                                    1-  175     .segment "share_bank"
     0000                           1-  176     SSAVE:
                                    1-  177     	.res 1
                                    1-  178     .segment "share_bank"
     0000                           1-  179     WSAVE:
                                    1-  180     	.res 1
                                    1-  181     .segment "share_bank"
     0000                           1-  182     ___STK12:
     0000                           1-  183     STK12:
                                    1-  184     	.res 1
                                    1-  185     .segment "share_bank"
     0000                           1-  186     ___STK11:
     0000                           1-  187     STK11:
                                    1-  188     	.res 1
                                    1-  189     .segment "share_bank"
     0000                           1-  190     ___STK10:
     0000                           1-  191     STK10:
                                    1-  192     	.res 1
                                    1-  193     .segment "share_bank"
     0000                           1-  194     ___STK09:
     0000                           1-  195     STK09:
                                    1-  196     	.res 1
                                    1-  197     .segment "share_bank"
     0000                           1-  198     ___STK08:
     0000                           1-  199     STK08:
                                    1-  200     	.res 1
                                    1-  201     .segment "share_bank"
     0000                           1-  202     ___STK07:
     0000                           1-  203     STK07:
                                    1-  204     	.res 1
                                    1-  205     .segment "share_bank"
     0000                           1-  206     ___STK06:
     0000                           1-  207     STK06:
                                    1-  208     	.res 1
                                    1-  209     .segment "share_bank"
     0000                           1-  210     ___STK05:
     0000                           1-  211     STK05:
                                    1-  212     	.res 1
                                    1-  213     .segment "share_bank"
     0000                           1-  214     ___STK04:
     0000                           1-  215     STK04:
                                    1-  216     	.res 1
                                    1-  217     .segment "share_bank"
     0000                           1-  218     ___STK03:
     0000                           1-  219     STK03:
                                    1-  220     	.res 1
                                    1-  221     .segment "share_bank"
     0000                           1-  222     ___STK02:
     0000                           1-  223     STK02:
                                    1-  224     	.res 1
                                    1-  225     .segment "share_bank"
     0000                           1-  226     ___STK01:
     0000                           1-  227     STK01:
                                    1-  228     	.res 1
                                    1-  229     .segment "share_bank"
     0000                           1-  230     ___STK00:
     0000                           1-  231     STK00:
                                    1-  232     	.res 1
                                    1-  234     ;--------------------------------------------------------
                                    1-  235     ; global definitions
                                    1-  236     ;--------------------------------------------------------
                                    1-  237     ;--------------------------------------------------------
                                    1-  238     ; absolute symbol definitions
                                    1-  239     ;--------------------------------------------------------
                                    1-  240     ;--------------------------------------------------------
                                    1-  241     ; compiler-defined variables
                                    1-  242     ;--------------------------------------------------------
                                    1-  243     .segment "uninit"
     0000                           1-  244     r0x1005:
                                    1-  245     	.res	1
                                    1-  246     .segment "uninit"
     0000                           1-  247     ___sdcc_saved_fsr:
                                    1-  248     	.res	1
                                    1-  250     .segment "uninit"
     0000                           1-  251     ___sdcc_saved_stk00:
                                    1-  252     	.res	1
                                    1-  254     .segment "uninit"
     0000                           1-  255     ___sdcc_saved_stk01:
                                    1-  256     	.res	1
                                    1-  258     ;--------------------------------------------------------
                                    1-  259     ; initialized data
                                    1-  260     ;--------------------------------------------------------
                                    1-  262     .segment "idata"
     0000                           1-  263     _g_timer0_delay_conut_1:
     0000 0000                      1-  266     	dw	0x00	; 0
                                    1-  269     .segment "idata"
     0000                           1-  270     _g_timer0_delay_conut_2:
     0000 0000                      1-  273     	dw	0x00	; 0
                                    1-  275     ;--------------------------------------------------------
                                    1-  276     ; initialized absolute data
                                    1-  277     ;--------------------------------------------------------
                                    1-  278     ;--------------------------------------------------------
                                    1-  279     ; overlayable items in internal ram 
                                    1-  280     ;--------------------------------------------------------
                                    1-  281     ;	udata_ovr
                                    1-  282     ;--------------------------------------------------------
                                    1-  283     ; reset vector 
                                    1-  284     ;--------------------------------------------------------
                                    1-  285     ORG	0x0000
     0000 3rrr                      1-  286     	LGOTO	__nyc_ny8_startup
                                    1-  287     ;--------------------------------------------------------
                                    1-  288     ; interrupt and initialization code
                                    1-  289     ;--------------------------------------------------------
                                    1-  290     ORG 0x0008
                                    1-  291     	MGOTO	__sdcc_interrupt
     0008 3rrr                      3-   62 m1      LGOTO rom_address
                                    1-  293     .segment "code"
     0000                           1-  294     __sdcc_interrupt:
                                    1-  295     ;***
                                    1-  296     ;  pBlock Stats: dbName = I
                                    1-  297     ;***
                                    1-  298     ;2 compiler assigned registers:
                                    1-  299     ;   STK00
                                    1-  300     ;   STK01
                                    1-  301     ;; Starting pCode block
     0000                           1-  302     _isr:
                                    1-  303     ; 0 exit points
                                    1-  304     	.line	76, "main.c"; 	void isr(void) __interrupt(0)
     0000 00rr                      1-  305     	MOVAR	WSAVE
     0001 1503                      1-  306     	SWAPR	STATUS,W
     0002 0283                      1-  307     	CLRR	STATUS
     0003 00rr                      1-  308     	MOVAR	SSAVE
     0004 010A                      1-  309     	MOVR	PCHBUF,W
     0005 028A                      1-  310     	CLRR	PCHBUF
     0006 00rr                      1-  311     	MOVAR	PSAVE
     0007 0104                      1-  312     	MOVR	FSR,W
                                    1-  313     	BANKSEL	___sdcc_saved_fsr
     0008 rrrr                      3-  109 m1      .banksel ram_address
     0009 00rr                      1-  314     	MOVAR	___sdcc_saved_fsr
     000A 01rr                      1-  315     	MOVR	STK00,W
                                    1-  316     	BANKSEL	___sdcc_saved_stk00
     000B rrrr                      3-  109 m1      .banksel ram_address
     000C 00rr                      1-  317     	MOVAR	___sdcc_saved_stk00
     000D 01rr                      1-  318     	MOVR	STK01,W
                                    1-  319     	BANKSEL	___sdcc_saved_stk01
     000E rrrr                      3-  109 m1      .banksel ram_address
     000F 00rr                      1-  320     	MOVAR	___sdcc_saved_stk01
                                    1-  321     	.line	78, "main.c"; 	if(INTFbits.PABIF)
     0010 08rr                      1-  322     	BTRSS	_INTFbits,1
                                    1-  323     	MGOTO	_02027_DS_
     0011 3rrr                      3-   62 m1      LGOTO rom_address
                                    1-  324     	.line	80, "main.c"; 	PCON |= C_WDT_En;	  // 使能看门狗
     0012 1Brr                      1-  325     	BSR	_PCON,7
                                    1-  326     	.line	81, "main.c"; 	PCON |= C_LVR_En;	  // 低压复位使能
     0013 19rr                      1-  327     	BSR	_PCON,3
                                    1-  328     	.line	82, "main.c"; 	INTFbits.PABIF = 0;	// 清除PABIF（PortB输入变化中断标志位）
     0014 21FD                      1-  329     	MOVIA	0xfd
     0015 00rr                      1-  330     	MOVAR	(_INTFbits + 0)
     0016                           1-  331     _02027_DS_:
                                    1-  332     	.line	84, "main.c"; 	}
                                    1-  333     	BANKSEL	___sdcc_saved_stk01
     0016 rrrr                      3-  109 m1      .banksel ram_address
     0017 01rr                      1-  334     	MOVR	___sdcc_saved_stk01,W
     0018 00rr                      1-  335     	MOVAR	STK01
                                    1-  336     	BANKSEL	___sdcc_saved_stk00
     0019 rrrr                      3-  109 m1      .banksel ram_address
     001A 01rr                      1-  337     	MOVR	___sdcc_saved_stk00,W
     001B 00rr                      1-  338     	MOVAR	STK00
                                    1-  339     	BANKSEL	___sdcc_saved_fsr
     001C rrrr                      3-  109 m1      .banksel ram_address
     001D 01rr                      1-  340     	MOVR	___sdcc_saved_fsr,W
     001E 0084                      1-  341     	MOVAR	FSR
     001F 01rr                      1-  342     	MOVR	PSAVE,W
     0020 008A                      1-  343     	MOVAR	PCHBUF
     0021 0283                      1-  344     	CLRR	STATUS
     0022 15rr                      1-  345     	SWAPR	SSAVE,W
     0023 0083                      1-  346     	MOVAR	STATUS
     0024 15rr                      1-  347     	SWAPR	WSAVE,F
     0025 15rr                      1-  348     	SWAPR	WSAVE,W
     0026                           1-  349     END_OF_INTERRUPT:
     0026 0011                      1-  350     	RETIE	
                                    1-  352     ;--------------------------------------------------------
                                    1-  353     ; code
                                    1-  354     ;--------------------------------------------------------
                                    1-  355     ; code_main	code
                                    1-  356     ;***
                                    1-  357     ;  pBlock Stats: dbName = M
                                    1-  358     ;***
                                    1-  359     ;has an exit
                                    1-  360     ;functions called:
                                    1-  361     ;   _key_init
                                    1-  362     ;   _CS1630_Init
                                    1-  363     ;   _key_init
                                    1-  364     ;   _Check_Keydown
                                    1-  365     ;   _go_to_sleep
                                    1-  366     ;   _key_init
                                    1-  367     ;   _CS1630_Init
                                    1-  368     ;   _key_init
                                    1-  369     ;   _Check_Keydown
                                    1-  370     ;   _go_to_sleep
                                    1-  371     ;1 compiler assigned register :
                                    1-  372     ;   r0x1005
                                    1-  373     ;; Starting pCode block
                                    1-  374     .segment "code"; module=main, function=_main
                                    1-  376     ;local variable name mapping:
     0000                           1-  378     _main:
                                    1-  379     ; 2 exit points
                                    1-  380     	.line	37, "main.c"; 	DISI();
     0000 0013                      1-  381     	DISI
                                    1-  382     	.line	38, "main.c"; 	key_init();
                                    1-  383     	MCALL	_key_init
     0001 2rrr                      3-   65 m1      LCALL rom_address
                                    1-  384     	.line	39, "main.c"; 	CS1630_Init(); // 初始化CS1630模块
                                    1-  385     	MCALL	_CS1630_Init
     0002 2rrr                      3-   65 m1      LCALL rom_address
                                    1-  386     	.line	40, "main.c"; 	PCON |= C_WDT_En;	//使能看门狗
     0003 1Brr                      1-  387     	BSR	_PCON,7
                                    1-  388     	.line	41, "main.c"; 	PCON |= C_LVR_En;	//低压复位使能
     0004 19rr                      1-  389     	BSR	_PCON,3
                                    1-  390     	.line	42, "main.c"; 	ENI();
     0005 0004                      1-  391     	ENI
     0006                           1-  392     _02020_DS_:
                                    1-  393     	.line	48, "main.c"; 	CLRWDT();			//清理看门狗
     0006 0002                      1-  394     	clrwdt
                                    1-  395     	.line	49, "main.c"; 	key_init();
                                    1-  396     	MCALL	_key_init
     0007 2rrr                      3-   65 m1      LCALL rom_address
                                    1-  397     	.line	50, "main.c"; 	sleep_status = Check_Keydown();
                                    1-  398     	MCALL	_Check_Keydown
     0008 2rrr                      3-   65 m1      LCALL rom_address
                                    1-  399     	BANKSEL	r0x1005
     0009 rrrr                      3-  109 m1      .banksel ram_address
     000A 00rr                      1-  400     	MOVAR	r0x1005
                                    1-  401     	.line	52, "main.c"; 	if(sleep_status == 0)
     000B 01rr                      1-  402     	MOVR	r0x1005,W
     000C 0903                      1-  403     	BTRSS	STATUS,2
                                    1-  404     	MGOTO	_02014_DS_
     000D 3rrr                      3-   62 m1      LGOTO rom_address
                                    1-  405     	.line	54, "main.c"; 	g_timer0_delay_conut_1 = 0;
                                    1-  406     	BANKSEL	_g_timer0_delay_conut_1
     000E rrrr                      3-  109 m1      .banksel ram_address
     000F 02rr                      1-  407     	CLRR	_g_timer0_delay_conut_1
                                    1-  408     	.line	55, "main.c"; 	g_timer0_delay_conut_2 = 0;
                                    1-  409     	BANKSEL	_g_timer0_delay_conut_2
     0010 rrrr                      3-  109 m1      .banksel ram_address
     0011 02rr                      1-  410     	CLRR	_g_timer0_delay_conut_2
     0012                           1-  411     _02014_DS_:
                                    1-  412     	.line	58, "main.c"; 	g_timer0_delay_conut_1 ++;
                                    1-  413     	BANKSEL	_g_timer0_delay_conut_1
     0012 rrrr                      3-  109 m1      .banksel ram_address
     0013 01rr                      1-  414     	MOVR	_g_timer0_delay_conut_1,W
                                    1-  415     	BANKSEL	r0x1005
     0014 rrrr                      3-  109 m1      .banksel ram_address
     0015 00rr                      1-  416     	MOVAR	r0x1005
     0016 05rr                      1-  417     	INCR	r0x1005,W
                                    1-  418     	BANKSEL	_g_timer0_delay_conut_1
     0017 rrrr                      3-  109 m1      .banksel ram_address
     0018 00rr                      1-  419     	MOVAR	_g_timer0_delay_conut_1
                                    1-  420     ;;unsigned compare: left < lit(0xFF=255), size=1
                                    1-  421     	.line	60, "main.c"; 	if(g_timer0_delay_conut_1 >= 255)
     0019 21FF                      1-  422     	MOVIA	0xff
     001A 04rr                      1-  423     	SUBAR	_g_timer0_delay_conut_1,W
     001B 0803                      1-  424     	BTRSS	STATUS,0
                                    1-  425     	MGOTO	_02016_DS_
     001C 3rrr                      3-   62 m1      LGOTO rom_address
                                    1-  426     	.line	62, "main.c"; 	g_timer0_delay_conut_1 = 0;
     001D 02rr                      1-  427     	CLRR	_g_timer0_delay_conut_1
                                    1-  428     	.line	63, "main.c"; 	g_timer0_delay_conut_2 ++;
                                    1-  429     	BANKSEL	_g_timer0_delay_conut_2
     001E rrrr                      3-  109 m1      .banksel ram_address
     001F 01rr                      1-  430     	MOVR	_g_timer0_delay_conut_2,W
                                    1-  431     	BANKSEL	r0x1005
     0020 rrrr                      3-  109 m1      .banksel ram_address
     0021 00rr                      1-  432     	MOVAR	r0x1005
     0022 05rr                      1-  433     	INCR	r0x1005,W
                                    1-  434     	BANKSEL	_g_timer0_delay_conut_2
     0023 rrrr                      3-  109 m1      .banksel ram_address
     0024 00rr                      1-  435     	MOVAR	_g_timer0_delay_conut_2
                                    1-  436     ;;unsigned compare: left < lit(0x40=64), size=1
     0025                           1-  437     _02016_DS_:
                                    1-  438     	.line	66, "main.c"; 	if(g_timer0_delay_conut_2 >= 64)
     0025 2140                      1-  439     	MOVIA	0x40
                                    1-  440     	BANKSEL	_g_timer0_delay_conut_2
     0026 rrrr                      3-  109 m1      .banksel ram_address
     0027 04rr                      1-  441     	SUBAR	_g_timer0_delay_conut_2,W
     0028 0803                      1-  442     	BTRSS	STATUS,0
                                    1-  443     	MGOTO	_02020_DS_
     0029 3rrr                      3-   62 m1      LGOTO rom_address
                                    1-  444     	.line	68, "main.c"; 	g_timer0_delay_conut_2 = 0;
     002A 02rr                      1-  445     	CLRR	_g_timer0_delay_conut_2
                                    1-  446     	.line	69, "main.c"; 	go_to_sleep();
                                    1-  447     	MCALL	_go_to_sleep
     002B 2rrr                      3-   65 m1      LCALL rom_address
                                    1-  448     	MGOTO	_02020_DS_
     002C 3rrr                      3-   62 m1      LGOTO rom_address
                                    1-  449     	.line	72, "main.c"; 	}
                                    1-  450     	RETURN	
     002D 0010                      3-   39 m1      ret
                                    1-  451     ; exit point of _main
                                    1-  453     ;***
                                    1-  454     ;  pBlock Stats: dbName = C
                                    1-  455     ;***
                                    1-  456     ;has an exit
                                    1-  457     ;functions called:
                                    1-  458     ;   _wake_up_init
                                    1-  459     ;   _wake_up_init
                                    1-  460     ;; Starting pCode block
                                    1-  461     .segment "code"; module=main, function=_go_to_sleep
     0000                           1-  463     _go_to_sleep:
                                    1-  464     ; 2 exit points
                                    1-  465     	.line	27, "main.c"; 	PCON &= ~C_WDT_En;
     0000 1Frr                      1-  466     	BCR	_PCON,7
                                    1-  467     	.line	28, "main.c"; 	PCON &= ~C_LVR_En;
     0001 1Drr                      1-  468     	BCR	_PCON,3
                                    1-  469     	.line	29, "main.c"; 	wake_up_init();
                                    1-  470     	MCALL	_wake_up_init
     0002 2rrr                      3-   65 m1      LCALL rom_address
                                    1-  471     	.line	30, "main.c"; 	UPDATE_REG(PORTA);
     0003 01rr                      1-  472     	MOVR	_PORTA,F
                                    1-  473     	.line	31, "main.c"; 	INTF = 0x00;
     0004 02rr                      1-  474     	CLRR	_INTF
                                    1-  475     	.line	32, "main.c"; 	SLEEP();
     0005 0001                      1-  476     	sleep
                                    1-  477     	.line	33, "main.c"; 	}
                                    1-  478     	RETURN	
     0006 0010                      3-   39 m1      ret
                                    1-  479     ; exit point of _go_to_sleep
                                    1-  481     ;***
                                    1-  482     ;  pBlock Stats: dbName = C
                                    1-  483     ;***
                                    1-  484     ;has an exit
                                    1-  485     ;; Starting pCode block
                                    1-  486     .segment "code"; module=main, function=_wake_up_init
     0000                           1-  488     _wake_up_init:
                                    1-  489     ; 2 exit points
                                    1-  490     	.line	17, "main.c"; 	AWUCON = 0xfc;
     0000 21FC                      1-  491     	MOVIA	0xfc
     0001 00rr                      1-  492     	MOVAR	_AWUCON
                                    1-  493     	.line	18, "main.c"; 	BWUCON = 0x00;
     0002 02rr                      1-  494     	CLRR	_BWUCON
                                    1-  495     	.line	19, "main.c"; 	IOSTA = C_PA2_Input | C_PA3_Input | C_PA4_Input | C_PA5_Input | C_PA6_Input | C_PA7_Input;  // 配置PA2、3、4、5、6、7为输入
     0003 21FC                      1-  496     	MOVIA	0xfc
     0004 000r                      1-  497     	IOST	_IOSTA
                                    1-  498     	.line	20, "main.c"; 	APHCON = 0b00100011; // 设置2、3、4、6、7上拉
     0005 2123                      1-  499     	MOVIA	0x23
     0006 000r                      1-  500     	IOST	_APHCON
                                    1-  501     	.line	21, "main.c"; 	INTE = C_INT_PABKey;
     0007 2102                      1-  502     	MOVIA	0x02
     0008 00rr                      1-  503     	MOVAR	_INTE
                                    1-  504     	.line	22, "main.c"; 	INTF = 0x00;
     0009 02rr                      1-  505     	CLRR	_INTF
                                    1-  506     	.line	23, "main.c"; 	}
                                    1-  507     	RETURN	
     000A 0010                      3-   39 m1      ret
                                    1-  508     ; exit point of _wake_up_init
                                    1-  511     ;	code size estimation:
                                    1-  512     ;	   82+   16 =    98 instructions (  228 byte)
                                    1-  514     	end

SYMBOL TABLE            TYPE     VALUE
__pin_count__           Constant 0000000E
__processor__           Constant 00800544
C                       Constant 00000000
DC                      Constant 00000001
ENABLE_RAM_BANK         Constant 00000001
F                       Constant 00000001
FSR                     Constant 00000004
INDF                    Constant 00000000
PCHBUF                  Constant 0000000A
PCL                     Constant 00000002
STATUS                  Constant 00000003
USEFGOTO                Constant 00000000
W                       Constant 00000000
Z                       Constant 00000002


SOURCE FILE TABLE
001 OBJ/main.s
002 ny8a054e.inc
003 common.inc
004 main.c

PROCESSOR    = NY8A054E (8 bits)
PROGRAM ROM  = 0x00000000 - 0x000007FF
DATA ROM     = 0x00000000 - 0x000007FF
RESERVED MEM = 0x00000800 - 0x00000810
SRAM / SFR   = 0x00000000 - 0x00000000
