// Seed: 2680145699
module module_0 (
    id_1
);
  input id_1;
  assign id_1 = 1 < 1;
endmodule
`default_nettype module_0
module module_1 (
    input logic id_0,
    output id_1,
    output logic id_2,
    output logic id_3
);
  logic id_4;
  logic id_5;
  assign id_5 = id_5;
endmodule
`define pp_4 0
`default_nettype module_1
