Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.3 (win64) Build 3173277 Wed Apr  7 05:07:49 MDT 2021
| Date             : Sat Jun 12 01:04:19 2021
| Host             : DESKTOP-CHU98O4 running 64-bit major release  (build 9200)
| Command          : report_power -file NEXYS4_DDR_power_routed.rpt -pb NEXYS4_DDR_power_summary_routed.pb -rpx NEXYS4_DDR_power_routed.rpx
| Design           : NEXYS4_DDR
| Device           : xcvc1802-viva1596-1LHP-i-L
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 11.148       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.107        |
| Device Static (W)        | 11.041       |
| Effective TJA (C/W)      | 6.7          |
| Max Ambient (C)          | 25.0         |
| Junction Temperature (C) | 100.0        |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------+-----------+----------+-----------+-----------------+
| On-Chip           | Power (W) | Used     | Available | Utilization (%) |
+-------------------+-----------+----------+-----------+-----------------+
| Clocks            |     0.007 |        8 |       --- |             --- |
| Logic             |     0.018 |    19597 |       --- |             --- |
|   LUT as Logic    |     0.018 |    10175 |    725000 |            1.40 |
|   LOOKAHEAD8      |    <0.001 |      988 |    112480 |            0.88 |
|   CLE FF Register |    <0.001 |      781 |   1450000 |            0.05 |
|   Others          |     0.000 |       16 |       --- |             --- |
| Signals           |     0.018 |     6817 |       --- |             --- |
| Block RAM         |    <0.001 |        1 |       800 |            0.13 |
| MMCM              |     0.063 |        0 |       --- |             --- |
| I/O               |    <0.001 |       36 |       --- |             --- |
| Static Power      |    11.041 |          |           |                 |
| Total             |    11.148 |          |           |                 |
+-------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source      | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint      |       0.700 |     9.727 |       0.060 |      9.668 |       NA    | Unspecified | NA         |
| VCC_SOC     |       0.800 |     1.316 |       0.000 |      1.316 |       NA    | Unspecified | NA         |
| VCC_IO      |       0.800 |     0.196 |       0.000 |      0.196 |       NA    | Unspecified | NA         |
| VCCRAM      |       0.800 |     0.120 |       0.047 |      0.074 |       NA    | Unspecified | NA         |
| Vccaux      |       1.500 |     1.859 |       0.019 |      1.840 |       NA    | Unspecified | NA         |
| VCC_PMC     |       0.880 |     0.049 |       0.000 |      0.049 |       NA    | Unspecified | NA         |
| VCCO_503    |       3.300 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCCO_500    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_501    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_502    |       3.300 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| VCCAUX_PMC  |       1.500 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCCAUX_SMON |       1.500 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCC_PSLP    |       0.880 |     0.088 |       0.000 |      0.088 |       NA    | Unspecified | NA         |
| VCC_PSFP    |       0.880 |     0.101 |       0.000 |      0.101 |       NA    | Unspecified | NA         |
| Vcco33      |       3.300 |     0.004 |       0.000 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25      |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18      |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15      |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135     |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco11      |       1.100 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10      |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_FUSE    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_BATT    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| GTY_AVCCAUX |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| GTY_AVCC    |       0.880 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| GTY_AVTT    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+------------------+------+
| Ambient Temp (C) | 25.0 |
| ThetaJA (C/W)    | 6.7  |
+------------------+------+


2.2 Clock Constraints
---------------------

+--------------------+-------------------------------+-----------------+
| Clock              | Domain                        | Constraint (ns) |
+--------------------+-------------------------------+-----------------+
| CLK100MHZ          | CLK100MHZ                     |            10.0 |
| clk_out1_sys_clk   | sys_clk/inst/clk_out1_sys_clk |            10.0 |
| clk_out1_sys_clk_1 | sys_clk/inst/clk_out1_sys_clk |            10.0 |
| clkfbout_sys_clk   | sys_clk/inst/clkfbout_sys_clk |            10.0 |
| clkfbout_sys_clk_1 | sys_clk/inst/clkfbout_sys_clk |            10.0 |
| sys_clk_pin        | CLK100MHZ                     |            10.0 |
+--------------------+-------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------+-----------+
| Name               | Power (W) |
+--------------------+-----------+
| NEXYS4_DDR         |     0.107 |
|   sys_clk          |     0.064 |
|     inst           |     0.064 |
|   udm              |     0.004 |
|     udm_controller |     0.002 |
+--------------------+-----------+


