;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-21
	MOV -7, <-20
	DJN -1, @-20
	SPL 7, @-104
	SUB #52, <0
	SUB #82, @-202
	SUB #82, @-202
	SUB #82, @-202
	SUB @-127, 100
	SUB 1, <-1
	SUB -12, @15
	SUB @-127, 100
	SUB -207, <-120
	SUB @-127, 100
	MOV -1, <-21
	MOV -1, <-21
	JMZ @12, #109
	SLT 210, 0
	JMZ @12, #109
	SUB -207, <-120
	CMP 210, -0
	CMP 210, -0
	SUB @0, @2
	CMP @0, @2
	SUB 0, 210
	CMP 0, -100
	CMP 0, -100
	SUB #112, 151
	SUB -100, 0
	SUB #0, -0
	SUB #0, -0
	CMP 82, <10
	JMZ @12, #100
	JMZ @12, #100
	MOV -1, <-21
	SUB #82, @-202
	SUB #0, -0
	ADD #270, <1
	ADD #270, <1
	MOV -1, <-21
	SLT -120, 510
	SUB #82, @-202
	SUB #82, @-202
	MOV -1, <-21
	JMP @12, #101
	CMP -207, <-120
	ADD 3, 0
	SPL 7, @-104
	SPL 7, @-104
	MOV -1, <-21
	MOV -7, <-20
	DJN -1, @-20
