//Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
//--------------------------------------------------------------------------------
//Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
//Date        : Thu Jul 11 12:44:03 2024
//Host        : DESKTOP-1H1RL0L running 64-bit major release  (build 9200)
//Command     : generate_target design_1.bd
//Design      : design_1
//Purpose     : IP block netlist
//--------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CORE_GENERATION_INFO = "design_1,IP_Integrator,{x_ipVendor=xilinx.com,x_ipLibrary=BlockDiagram,x_ipName=design_1,x_ipVersion=1.00.a,x_ipLanguage=VERILOG,numBlks=15,numReposBlks=13,numNonXlnxBlks=0,numHierBlks=2,maxHierDepth=0,numSysgenBlks=0,numHlsBlks=0,numHdlrefBlks=0,numPkgbdBlks=0,bdsource=USER,da_board_cnt=2,da_clkrst_cnt=17,da_zynq_ultra_ps_e_cnt=1,synth_mode=Global}" *) (* HW_HANDOFF = "design_1.hwdef" *) 
module design_1
   (reset_rtl,
    uart_1_rxd,
    uart_1_txd);
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.RESET_RTL RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RST.RESET_RTL, INSERT_VIP 0, POLARITY ACTIVE_HIGH" *) input reset_rtl;
  (* X_INTERFACE_INFO = "xilinx.com:interface:uart:1.0 uart_1 RxD" *) input uart_1_rxd;
  (* X_INTERFACE_INFO = "xilinx.com:interface:uart:1.0 uart_1 TxD" *) output uart_1_txd;

  wire [0:0]ARESETN_1;
  wire EGRET_cfg_0_egret_rstn;
  wire [0:0]Net;
  wire [31:0]ahblite_axi_bridge_0_M_AXI_ARADDR;
  wire [1:0]ahblite_axi_bridge_0_M_AXI_ARBURST;
  wire [3:0]ahblite_axi_bridge_0_M_AXI_ARCACHE;
  wire [3:0]ahblite_axi_bridge_0_M_AXI_ARID;
  wire [7:0]ahblite_axi_bridge_0_M_AXI_ARLEN;
  wire ahblite_axi_bridge_0_M_AXI_ARLOCK;
  wire [2:0]ahblite_axi_bridge_0_M_AXI_ARPROT;
  wire ahblite_axi_bridge_0_M_AXI_ARREADY;
  wire [2:0]ahblite_axi_bridge_0_M_AXI_ARSIZE;
  wire ahblite_axi_bridge_0_M_AXI_ARVALID;
  wire [31:0]ahblite_axi_bridge_0_M_AXI_AWADDR;
  wire [1:0]ahblite_axi_bridge_0_M_AXI_AWBURST;
  wire [3:0]ahblite_axi_bridge_0_M_AXI_AWCACHE;
  wire [3:0]ahblite_axi_bridge_0_M_AXI_AWID;
  wire [7:0]ahblite_axi_bridge_0_M_AXI_AWLEN;
  wire ahblite_axi_bridge_0_M_AXI_AWLOCK;
  wire [2:0]ahblite_axi_bridge_0_M_AXI_AWPROT;
  wire ahblite_axi_bridge_0_M_AXI_AWREADY;
  wire [2:0]ahblite_axi_bridge_0_M_AXI_AWSIZE;
  wire ahblite_axi_bridge_0_M_AXI_AWVALID;
  wire [5:0]ahblite_axi_bridge_0_M_AXI_BID;
  wire ahblite_axi_bridge_0_M_AXI_BREADY;
  wire [1:0]ahblite_axi_bridge_0_M_AXI_BRESP;
  wire ahblite_axi_bridge_0_M_AXI_BVALID;
  wire [31:0]ahblite_axi_bridge_0_M_AXI_RDATA;
  wire [5:0]ahblite_axi_bridge_0_M_AXI_RID;
  wire ahblite_axi_bridge_0_M_AXI_RLAST;
  wire ahblite_axi_bridge_0_M_AXI_RREADY;
  wire [1:0]ahblite_axi_bridge_0_M_AXI_RRESP;
  wire ahblite_axi_bridge_0_M_AXI_RVALID;
  wire [31:0]ahblite_axi_bridge_0_M_AXI_WDATA;
  wire ahblite_axi_bridge_0_M_AXI_WLAST;
  wire ahblite_axi_bridge_0_M_AXI_WREADY;
  wire [3:0]ahblite_axi_bridge_0_M_AXI_WSTRB;
  wire ahblite_axi_bridge_0_M_AXI_WVALID;
  wire ahblite_axi_bridge_0_s_ahb_hready_out;
  wire [31:0]ahblite_axi_bridge_1_M_AXI_ARADDR;
  wire [1:0]ahblite_axi_bridge_1_M_AXI_ARBURST;
  wire [3:0]ahblite_axi_bridge_1_M_AXI_ARCACHE;
  wire [3:0]ahblite_axi_bridge_1_M_AXI_ARID;
  wire [7:0]ahblite_axi_bridge_1_M_AXI_ARLEN;
  wire ahblite_axi_bridge_1_M_AXI_ARLOCK;
  wire [2:0]ahblite_axi_bridge_1_M_AXI_ARPROT;
  wire ahblite_axi_bridge_1_M_AXI_ARREADY;
  wire [2:0]ahblite_axi_bridge_1_M_AXI_ARSIZE;
  wire ahblite_axi_bridge_1_M_AXI_ARVALID;
  wire [31:0]ahblite_axi_bridge_1_M_AXI_AWADDR;
  wire [1:0]ahblite_axi_bridge_1_M_AXI_AWBURST;
  wire [3:0]ahblite_axi_bridge_1_M_AXI_AWCACHE;
  wire [3:0]ahblite_axi_bridge_1_M_AXI_AWID;
  wire [7:0]ahblite_axi_bridge_1_M_AXI_AWLEN;
  wire ahblite_axi_bridge_1_M_AXI_AWLOCK;
  wire [2:0]ahblite_axi_bridge_1_M_AXI_AWPROT;
  wire ahblite_axi_bridge_1_M_AXI_AWREADY;
  wire [2:0]ahblite_axi_bridge_1_M_AXI_AWSIZE;
  wire ahblite_axi_bridge_1_M_AXI_AWVALID;
  wire [5:0]ahblite_axi_bridge_1_M_AXI_BID;
  wire ahblite_axi_bridge_1_M_AXI_BREADY;
  wire [1:0]ahblite_axi_bridge_1_M_AXI_BRESP;
  wire ahblite_axi_bridge_1_M_AXI_BVALID;
  wire [31:0]ahblite_axi_bridge_1_M_AXI_RDATA;
  wire [5:0]ahblite_axi_bridge_1_M_AXI_RID;
  wire ahblite_axi_bridge_1_M_AXI_RLAST;
  wire ahblite_axi_bridge_1_M_AXI_RREADY;
  wire [1:0]ahblite_axi_bridge_1_M_AXI_RRESP;
  wire ahblite_axi_bridge_1_M_AXI_RVALID;
  wire [31:0]ahblite_axi_bridge_1_M_AXI_WDATA;
  wire ahblite_axi_bridge_1_M_AXI_WLAST;
  wire ahblite_axi_bridge_1_M_AXI_WREADY;
  wire [3:0]ahblite_axi_bridge_1_M_AXI_WSTRB;
  wire ahblite_axi_bridge_1_M_AXI_WVALID;
  wire ahblite_axi_bridge_1_s_ahb_hready_out;
  wire [39:0]axi_interconnect_1_M00_AXI_ARADDR;
  wire [2:0]axi_interconnect_1_M00_AXI_ARPROT;
  wire axi_interconnect_1_M00_AXI_ARREADY;
  wire axi_interconnect_1_M00_AXI_ARVALID;
  wire [39:0]axi_interconnect_1_M00_AXI_AWADDR;
  wire [2:0]axi_interconnect_1_M00_AXI_AWPROT;
  wire axi_interconnect_1_M00_AXI_AWREADY;
  wire axi_interconnect_1_M00_AXI_AWVALID;
  wire axi_interconnect_1_M00_AXI_BREADY;
  wire [1:0]axi_interconnect_1_M00_AXI_BRESP;
  wire axi_interconnect_1_M00_AXI_BVALID;
  wire [31:0]axi_interconnect_1_M00_AXI_RDATA;
  wire axi_interconnect_1_M00_AXI_RREADY;
  wire [1:0]axi_interconnect_1_M00_AXI_RRESP;
  wire axi_interconnect_1_M00_AXI_RVALID;
  wire [31:0]axi_interconnect_1_M00_AXI_WDATA;
  wire axi_interconnect_1_M00_AXI_WREADY;
  wire [3:0]axi_interconnect_1_M00_AXI_WSTRB;
  wire axi_interconnect_1_M00_AXI_WVALID;
  wire [31:0]soc_e906_0_data_ahbl_HADDR;
  wire [2:0]soc_e906_0_data_ahbl_HBURST;
  wire [3:0]soc_e906_0_data_ahbl_HPROT;
  wire [31:0]soc_e906_0_data_ahbl_HRDATA;
  wire [2:0]soc_e906_0_data_ahbl_HSIZE;
  wire [1:0]soc_e906_0_data_ahbl_HTRANS;
  wire [31:0]soc_e906_0_data_ahbl_HWDATA;
  wire soc_e906_0_data_ahbl_HWRITE;
  (* CONN_BUS_INFO = "soc_e906_0_instr_ahbl xilinx.com:interface:ahblite:2.0 None HADDR" *) (* DONT_TOUCH *) wire [31:0]soc_e906_0_instr_ahbl_HADDR;
  (* CONN_BUS_INFO = "soc_e906_0_instr_ahbl xilinx.com:interface:ahblite:2.0 None HBURST" *) (* DONT_TOUCH *) wire [2:0]soc_e906_0_instr_ahbl_HBURST;
  (* CONN_BUS_INFO = "soc_e906_0_instr_ahbl xilinx.com:interface:ahblite:2.0 None HMASTLOCK" *) (* DONT_TOUCH *) wire soc_e906_0_instr_ahbl_HMASTLOCK;
  (* CONN_BUS_INFO = "soc_e906_0_instr_ahbl xilinx.com:interface:ahblite:2.0 None HPROT" *) (* DONT_TOUCH *) wire [3:0]soc_e906_0_instr_ahbl_HPROT;
  (* CONN_BUS_INFO = "soc_e906_0_instr_ahbl xilinx.com:interface:ahblite:2.0 None HRDATA" *) (* DONT_TOUCH *) wire [31:0]soc_e906_0_instr_ahbl_HRDATA;
  (* CONN_BUS_INFO = "soc_e906_0_instr_ahbl xilinx.com:interface:ahblite:2.0 None HSIZE" *) (* DONT_TOUCH *) wire [2:0]soc_e906_0_instr_ahbl_HSIZE;
  (* CONN_BUS_INFO = "soc_e906_0_instr_ahbl xilinx.com:interface:ahblite:2.0 None HTRANS" *) (* DONT_TOUCH *) wire [1:0]soc_e906_0_instr_ahbl_HTRANS;
  (* CONN_BUS_INFO = "soc_e906_0_instr_ahbl xilinx.com:interface:ahblite:2.0 None HWDATA" *) (* DONT_TOUCH *) wire [31:0]soc_e906_0_instr_ahbl_HWDATA;
  (* CONN_BUS_INFO = "soc_e906_0_instr_ahbl xilinx.com:interface:ahblite:2.0 None HWRITE" *) (* DONT_TOUCH *) wire soc_e906_0_instr_ahbl_HWRITE;
  wire soc_e906_0_my_dahbl_pad_hsel;
  wire soc_e906_0_my_iahbl_pad_hsel;
  wire soc_e906_0_uart_RxD;
  wire soc_e906_0_uart_TxD;
  wire [0:0]xlconstant_1_dout;
  wire [1:0]xlconstant_2_dout;
  wire [39:0]zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARADDR;
  wire [1:0]zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARBURST;
  wire [3:0]zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARCACHE;
  wire [15:0]zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARID;
  wire [7:0]zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARLEN;
  wire zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARLOCK;
  wire [2:0]zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARPROT;
  wire [3:0]zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARQOS;
  wire zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARREADY;
  wire [2:0]zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARSIZE;
  wire zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARVALID;
  wire [39:0]zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWADDR;
  wire [1:0]zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWBURST;
  wire [3:0]zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWCACHE;
  wire [15:0]zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWID;
  wire [7:0]zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWLEN;
  wire zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWLOCK;
  wire [2:0]zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWPROT;
  wire [3:0]zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWQOS;
  wire zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWREADY;
  wire [2:0]zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWSIZE;
  wire zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWVALID;
  wire [15:0]zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_BID;
  wire zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_BREADY;
  wire [1:0]zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_BRESP;
  wire zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_BVALID;
  wire [31:0]zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_RDATA;
  wire [15:0]zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_RID;
  wire zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_RLAST;
  wire zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_RREADY;
  wire [1:0]zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_RRESP;
  wire zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_RVALID;
  wire [31:0]zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_WDATA;
  wire zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_WLAST;
  wire zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_WREADY;
  wire [3:0]zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_WSTRB;
  wire zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_WVALID;
  wire zynq_ultra_ps_e_0_pl_clk1;
  wire zynq_ultra_ps_e_0_pl_resetn0;

  assign soc_e906_0_uart_RxD = uart_1_rxd;
  assign uart_1_txd = soc_e906_0_uart_TxD;
  design_1_ahblite_axi_bridge_0_0 ahblite_axi_bridge_0
       (.m_axi_araddr(ahblite_axi_bridge_0_M_AXI_ARADDR),
        .m_axi_arburst(ahblite_axi_bridge_0_M_AXI_ARBURST),
        .m_axi_arcache(ahblite_axi_bridge_0_M_AXI_ARCACHE),
        .m_axi_arid(ahblite_axi_bridge_0_M_AXI_ARID),
        .m_axi_arlen(ahblite_axi_bridge_0_M_AXI_ARLEN),
        .m_axi_arlock(ahblite_axi_bridge_0_M_AXI_ARLOCK),
        .m_axi_arprot(ahblite_axi_bridge_0_M_AXI_ARPROT),
        .m_axi_arready(ahblite_axi_bridge_0_M_AXI_ARREADY),
        .m_axi_arsize(ahblite_axi_bridge_0_M_AXI_ARSIZE),
        .m_axi_arvalid(ahblite_axi_bridge_0_M_AXI_ARVALID),
        .m_axi_awaddr(ahblite_axi_bridge_0_M_AXI_AWADDR),
        .m_axi_awburst(ahblite_axi_bridge_0_M_AXI_AWBURST),
        .m_axi_awcache(ahblite_axi_bridge_0_M_AXI_AWCACHE),
        .m_axi_awid(ahblite_axi_bridge_0_M_AXI_AWID),
        .m_axi_awlen(ahblite_axi_bridge_0_M_AXI_AWLEN),
        .m_axi_awlock(ahblite_axi_bridge_0_M_AXI_AWLOCK),
        .m_axi_awprot(ahblite_axi_bridge_0_M_AXI_AWPROT),
        .m_axi_awready(ahblite_axi_bridge_0_M_AXI_AWREADY),
        .m_axi_awsize(ahblite_axi_bridge_0_M_AXI_AWSIZE),
        .m_axi_awvalid(ahblite_axi_bridge_0_M_AXI_AWVALID),
        .m_axi_bid(ahblite_axi_bridge_0_M_AXI_BID[3:0]),
        .m_axi_bready(ahblite_axi_bridge_0_M_AXI_BREADY),
        .m_axi_bresp(ahblite_axi_bridge_0_M_AXI_BRESP),
        .m_axi_bvalid(ahblite_axi_bridge_0_M_AXI_BVALID),
        .m_axi_rdata(ahblite_axi_bridge_0_M_AXI_RDATA),
        .m_axi_rid(ahblite_axi_bridge_0_M_AXI_RID[3:0]),
        .m_axi_rlast(ahblite_axi_bridge_0_M_AXI_RLAST),
        .m_axi_rready(ahblite_axi_bridge_0_M_AXI_RREADY),
        .m_axi_rresp(ahblite_axi_bridge_0_M_AXI_RRESP),
        .m_axi_rvalid(ahblite_axi_bridge_0_M_AXI_RVALID),
        .m_axi_wdata(ahblite_axi_bridge_0_M_AXI_WDATA),
        .m_axi_wlast(ahblite_axi_bridge_0_M_AXI_WLAST),
        .m_axi_wready(ahblite_axi_bridge_0_M_AXI_WREADY),
        .m_axi_wstrb(ahblite_axi_bridge_0_M_AXI_WSTRB),
        .m_axi_wvalid(ahblite_axi_bridge_0_M_AXI_WVALID),
        .s_ahb_haddr(soc_e906_0_data_ahbl_HADDR),
        .s_ahb_hburst(soc_e906_0_data_ahbl_HBURST),
        .s_ahb_hclk(zynq_ultra_ps_e_0_pl_clk1),
        .s_ahb_hprot(soc_e906_0_data_ahbl_HPROT),
        .s_ahb_hrdata(soc_e906_0_data_ahbl_HRDATA),
        .s_ahb_hready_in(Net),
        .s_ahb_hready_out(ahblite_axi_bridge_0_s_ahb_hready_out),
        .s_ahb_hresetn(ARESETN_1),
        .s_ahb_hsel(soc_e906_0_my_dahbl_pad_hsel),
        .s_ahb_hsize(soc_e906_0_data_ahbl_HSIZE),
        .s_ahb_htrans(soc_e906_0_data_ahbl_HTRANS),
        .s_ahb_hwdata(soc_e906_0_data_ahbl_HWDATA),
        .s_ahb_hwrite(soc_e906_0_data_ahbl_HWRITE));
  design_1_ahblite_axi_bridge_1_0 ahblite_axi_bridge_1
       (.m_axi_araddr(ahblite_axi_bridge_1_M_AXI_ARADDR),
        .m_axi_arburst(ahblite_axi_bridge_1_M_AXI_ARBURST),
        .m_axi_arcache(ahblite_axi_bridge_1_M_AXI_ARCACHE),
        .m_axi_arid(ahblite_axi_bridge_1_M_AXI_ARID),
        .m_axi_arlen(ahblite_axi_bridge_1_M_AXI_ARLEN),
        .m_axi_arlock(ahblite_axi_bridge_1_M_AXI_ARLOCK),
        .m_axi_arprot(ahblite_axi_bridge_1_M_AXI_ARPROT),
        .m_axi_arready(ahblite_axi_bridge_1_M_AXI_ARREADY),
        .m_axi_arsize(ahblite_axi_bridge_1_M_AXI_ARSIZE),
        .m_axi_arvalid(ahblite_axi_bridge_1_M_AXI_ARVALID),
        .m_axi_awaddr(ahblite_axi_bridge_1_M_AXI_AWADDR),
        .m_axi_awburst(ahblite_axi_bridge_1_M_AXI_AWBURST),
        .m_axi_awcache(ahblite_axi_bridge_1_M_AXI_AWCACHE),
        .m_axi_awid(ahblite_axi_bridge_1_M_AXI_AWID),
        .m_axi_awlen(ahblite_axi_bridge_1_M_AXI_AWLEN),
        .m_axi_awlock(ahblite_axi_bridge_1_M_AXI_AWLOCK),
        .m_axi_awprot(ahblite_axi_bridge_1_M_AXI_AWPROT),
        .m_axi_awready(ahblite_axi_bridge_1_M_AXI_AWREADY),
        .m_axi_awsize(ahblite_axi_bridge_1_M_AXI_AWSIZE),
        .m_axi_awvalid(ahblite_axi_bridge_1_M_AXI_AWVALID),
        .m_axi_bid(ahblite_axi_bridge_1_M_AXI_BID[3:0]),
        .m_axi_bready(ahblite_axi_bridge_1_M_AXI_BREADY),
        .m_axi_bresp(ahblite_axi_bridge_1_M_AXI_BRESP),
        .m_axi_bvalid(ahblite_axi_bridge_1_M_AXI_BVALID),
        .m_axi_rdata(ahblite_axi_bridge_1_M_AXI_RDATA),
        .m_axi_rid(ahblite_axi_bridge_1_M_AXI_RID[3:0]),
        .m_axi_rlast(ahblite_axi_bridge_1_M_AXI_RLAST),
        .m_axi_rready(ahblite_axi_bridge_1_M_AXI_RREADY),
        .m_axi_rresp(ahblite_axi_bridge_1_M_AXI_RRESP),
        .m_axi_rvalid(ahblite_axi_bridge_1_M_AXI_RVALID),
        .m_axi_wdata(ahblite_axi_bridge_1_M_AXI_WDATA),
        .m_axi_wlast(ahblite_axi_bridge_1_M_AXI_WLAST),
        .m_axi_wready(ahblite_axi_bridge_1_M_AXI_WREADY),
        .m_axi_wstrb(ahblite_axi_bridge_1_M_AXI_WSTRB),
        .m_axi_wvalid(ahblite_axi_bridge_1_M_AXI_WVALID),
        .s_ahb_haddr(soc_e906_0_instr_ahbl_HADDR),
        .s_ahb_hburst(soc_e906_0_instr_ahbl_HBURST),
        .s_ahb_hclk(zynq_ultra_ps_e_0_pl_clk1),
        .s_ahb_hprot(soc_e906_0_instr_ahbl_HPROT),
        .s_ahb_hrdata(soc_e906_0_instr_ahbl_HRDATA),
        .s_ahb_hready_in(Net),
        .s_ahb_hready_out(ahblite_axi_bridge_1_s_ahb_hready_out),
        .s_ahb_hresetn(ARESETN_1),
        .s_ahb_hsel(soc_e906_0_my_iahbl_pad_hsel),
        .s_ahb_hsize(soc_e906_0_instr_ahbl_HSIZE),
        .s_ahb_htrans(soc_e906_0_instr_ahbl_HTRANS),
        .s_ahb_hwdata(soc_e906_0_instr_ahbl_HWDATA),
        .s_ahb_hwrite(soc_e906_0_instr_ahbl_HWRITE));
  design_1_EGRET_cfg_0_0 axi2rst_0
       (.egret_rstn(EGRET_cfg_0_egret_rstn),
        .s00_axi_aclk(zynq_ultra_ps_e_0_pl_clk1),
        .s00_axi_araddr(axi_interconnect_1_M00_AXI_ARADDR[6:0]),
        .s00_axi_aresetn(ARESETN_1),
        .s00_axi_arprot(axi_interconnect_1_M00_AXI_ARPROT),
        .s00_axi_arready(axi_interconnect_1_M00_AXI_ARREADY),
        .s00_axi_arvalid(axi_interconnect_1_M00_AXI_ARVALID),
        .s00_axi_awaddr(axi_interconnect_1_M00_AXI_AWADDR[6:0]),
        .s00_axi_awprot(axi_interconnect_1_M00_AXI_AWPROT),
        .s00_axi_awready(axi_interconnect_1_M00_AXI_AWREADY),
        .s00_axi_awvalid(axi_interconnect_1_M00_AXI_AWVALID),
        .s00_axi_bready(axi_interconnect_1_M00_AXI_BREADY),
        .s00_axi_bresp(axi_interconnect_1_M00_AXI_BRESP),
        .s00_axi_bvalid(axi_interconnect_1_M00_AXI_BVALID),
        .s00_axi_rdata(axi_interconnect_1_M00_AXI_RDATA),
        .s00_axi_rready(axi_interconnect_1_M00_AXI_RREADY),
        .s00_axi_rresp(axi_interconnect_1_M00_AXI_RRESP),
        .s00_axi_rvalid(axi_interconnect_1_M00_AXI_RVALID),
        .s00_axi_wdata(axi_interconnect_1_M00_AXI_WDATA),
        .s00_axi_wready(axi_interconnect_1_M00_AXI_WREADY),
        .s00_axi_wstrb(axi_interconnect_1_M00_AXI_WSTRB),
        .s00_axi_wvalid(axi_interconnect_1_M00_AXI_WVALID));
  design_1_axi_interconnect_1_0 axi_interconnect_1
       (.ACLK(zynq_ultra_ps_e_0_pl_clk1),
        .ARESETN(ARESETN_1),
        .M00_ACLK(zynq_ultra_ps_e_0_pl_clk1),
        .M00_ARESETN(ARESETN_1),
        .M00_AXI_araddr(axi_interconnect_1_M00_AXI_ARADDR),
        .M00_AXI_arprot(axi_interconnect_1_M00_AXI_ARPROT),
        .M00_AXI_arready(axi_interconnect_1_M00_AXI_ARREADY),
        .M00_AXI_arvalid(axi_interconnect_1_M00_AXI_ARVALID),
        .M00_AXI_awaddr(axi_interconnect_1_M00_AXI_AWADDR),
        .M00_AXI_awprot(axi_interconnect_1_M00_AXI_AWPROT),
        .M00_AXI_awready(axi_interconnect_1_M00_AXI_AWREADY),
        .M00_AXI_awvalid(axi_interconnect_1_M00_AXI_AWVALID),
        .M00_AXI_bready(axi_interconnect_1_M00_AXI_BREADY),
        .M00_AXI_bresp(axi_interconnect_1_M00_AXI_BRESP),
        .M00_AXI_bvalid(axi_interconnect_1_M00_AXI_BVALID),
        .M00_AXI_rdata(axi_interconnect_1_M00_AXI_RDATA),
        .M00_AXI_rready(axi_interconnect_1_M00_AXI_RREADY),
        .M00_AXI_rresp(axi_interconnect_1_M00_AXI_RRESP),
        .M00_AXI_rvalid(axi_interconnect_1_M00_AXI_RVALID),
        .M00_AXI_wdata(axi_interconnect_1_M00_AXI_WDATA),
        .M00_AXI_wready(axi_interconnect_1_M00_AXI_WREADY),
        .M00_AXI_wstrb(axi_interconnect_1_M00_AXI_WSTRB),
        .M00_AXI_wvalid(axi_interconnect_1_M00_AXI_WVALID),
        .S00_ACLK(zynq_ultra_ps_e_0_pl_clk1),
        .S00_ARESETN(ARESETN_1),
        .S00_AXI_araddr(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARADDR),
        .S00_AXI_arburst(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARBURST),
        .S00_AXI_arcache(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARCACHE),
        .S00_AXI_arid(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARID),
        .S00_AXI_arlen(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARLEN),
        .S00_AXI_arlock(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARLOCK),
        .S00_AXI_arprot(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARPROT),
        .S00_AXI_arqos(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARQOS),
        .S00_AXI_arready(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARREADY),
        .S00_AXI_arsize(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARSIZE),
        .S00_AXI_arvalid(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARVALID),
        .S00_AXI_awaddr(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWADDR),
        .S00_AXI_awburst(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWBURST),
        .S00_AXI_awcache(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWCACHE),
        .S00_AXI_awid(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWID),
        .S00_AXI_awlen(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWLEN),
        .S00_AXI_awlock(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWLOCK),
        .S00_AXI_awprot(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWPROT),
        .S00_AXI_awqos(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWQOS),
        .S00_AXI_awready(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWREADY),
        .S00_AXI_awsize(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWSIZE),
        .S00_AXI_awvalid(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWVALID),
        .S00_AXI_bid(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_BID),
        .S00_AXI_bready(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_BREADY),
        .S00_AXI_bresp(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_BRESP),
        .S00_AXI_bvalid(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_BVALID),
        .S00_AXI_rdata(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_RDATA),
        .S00_AXI_rid(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_RID),
        .S00_AXI_rlast(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_RLAST),
        .S00_AXI_rready(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_RREADY),
        .S00_AXI_rresp(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_RRESP),
        .S00_AXI_rvalid(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_RVALID),
        .S00_AXI_wdata(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_WDATA),
        .S00_AXI_wlast(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_WLAST),
        .S00_AXI_wready(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_WREADY),
        .S00_AXI_wstrb(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_WSTRB),
        .S00_AXI_wvalid(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_WVALID));
  design_1_ila_0_1 ila_0
       (.clk(zynq_ultra_ps_e_0_pl_clk1),
        .probe0(soc_e906_0_my_iahbl_pad_hsel),
        .probe1(ahblite_axi_bridge_1_s_ahb_hready_out));
  design_1_ila_1_2 ila_1
       (.clk(zynq_ultra_ps_e_0_pl_clk1),
        .probe0(ahblite_axi_bridge_1_M_AXI_WREADY),
        .probe1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ahblite_axi_bridge_1_M_AXI_AWADDR}),
        .probe10(ahblite_axi_bridge_1_M_AXI_RDATA),
        .probe11(ahblite_axi_bridge_1_M_AXI_AWVALID),
        .probe12(ahblite_axi_bridge_1_M_AXI_AWREADY),
        .probe13(ahblite_axi_bridge_1_M_AXI_RRESP),
        .probe14(ahblite_axi_bridge_1_M_AXI_WDATA),
        .probe15(ahblite_axi_bridge_1_M_AXI_WSTRB),
        .probe16(ahblite_axi_bridge_1_M_AXI_RVALID),
        .probe17(ahblite_axi_bridge_1_M_AXI_ARPROT),
        .probe18(ahblite_axi_bridge_1_M_AXI_AWPROT),
        .probe19(ahblite_axi_bridge_1_M_AXI_AWID),
        .probe2(ahblite_axi_bridge_1_M_AXI_BRESP),
        .probe20(ahblite_axi_bridge_1_M_AXI_BID[3:0]),
        .probe21(ahblite_axi_bridge_1_M_AXI_AWLEN),
        .probe22(1'b0),
        .probe23(ahblite_axi_bridge_1_M_AXI_AWSIZE),
        .probe24(ahblite_axi_bridge_1_M_AXI_AWBURST),
        .probe25(ahblite_axi_bridge_1_M_AXI_ARID),
        .probe26(ahblite_axi_bridge_1_M_AXI_AWLOCK),
        .probe27(ahblite_axi_bridge_1_M_AXI_ARLEN),
        .probe28(ahblite_axi_bridge_1_M_AXI_ARSIZE),
        .probe29(ahblite_axi_bridge_1_M_AXI_ARBURST),
        .probe3(ahblite_axi_bridge_1_M_AXI_BVALID),
        .probe30(ahblite_axi_bridge_1_M_AXI_ARLOCK),
        .probe31(ahblite_axi_bridge_1_M_AXI_ARCACHE),
        .probe32(ahblite_axi_bridge_1_M_AXI_AWCACHE),
        .probe33({1'b0,1'b0,1'b0,1'b0}),
        .probe34({1'b0,1'b0,1'b0,1'b0}),
        .probe35(1'b0),
        .probe36({1'b0,1'b0,1'b0,1'b0}),
        .probe37({1'b0,1'b0,1'b0,1'b0}),
        .probe38(ahblite_axi_bridge_1_M_AXI_RID[3:0]),
        .probe39(1'b0),
        .probe4(ahblite_axi_bridge_1_M_AXI_BREADY),
        .probe40(ahblite_axi_bridge_1_M_AXI_RLAST),
        .probe41(1'b0),
        .probe42(ahblite_axi_bridge_1_M_AXI_WLAST),
        .probe43(1'b0),
        .probe5({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ahblite_axi_bridge_1_M_AXI_ARADDR}),
        .probe6(ahblite_axi_bridge_1_M_AXI_RREADY),
        .probe7(ahblite_axi_bridge_1_M_AXI_WVALID),
        .probe8(ahblite_axi_bridge_1_M_AXI_ARVALID),
        .probe9(ahblite_axi_bridge_1_M_AXI_ARREADY));
  design_1_proc_sys_reset_1_0 proc_sys_reset_1
       (.aux_reset_in(1'b1),
        .dcm_locked(1'b1),
        .ext_reset_in(zynq_ultra_ps_e_0_pl_resetn0),
        .mb_debug_sys_rst(1'b0),
        .peripheral_aresetn(ARESETN_1),
        .slowest_sync_clk(zynq_ultra_ps_e_0_pl_clk1));
  design_1_soc_e906_0_0 soc_e906_0
       (.i_pad_clk(zynq_ultra_ps_e_0_pl_clk1),
        .i_pad_jtg_nrst_b(EGRET_cfg_0_egret_rstn),
        .i_pad_jtg_tclk(1'b0),
        .i_pad_jtg_tdi(xlconstant_1_dout),
        .i_pad_jtg_tms(1'b0),
        .i_pad_jtg_trst_b(EGRET_cfg_0_egret_rstn),
        .i_pad_rst_b(EGRET_cfg_0_egret_rstn),
        .i_pad_uart0_sin(soc_e906_0_uart_RxD),
        .my_dahbl_pad_burst(soc_e906_0_data_ahbl_HBURST),
        .my_dahbl_pad_haddr(soc_e906_0_data_ahbl_HADDR),
        .my_dahbl_pad_hprot(soc_e906_0_data_ahbl_HPROT),
        .my_dahbl_pad_hsel(soc_e906_0_my_dahbl_pad_hsel),
        .my_dahbl_pad_hsize(soc_e906_0_data_ahbl_HSIZE),
        .my_dahbl_pad_htrans(soc_e906_0_data_ahbl_HTRANS),
        .my_dahbl_pad_hwdata(soc_e906_0_data_ahbl_HWDATA),
        .my_dahbl_pad_hwrite(soc_e906_0_data_ahbl_HWRITE),
        .my_iahbl_pad_burst(soc_e906_0_instr_ahbl_HBURST),
        .my_iahbl_pad_haddr(soc_e906_0_instr_ahbl_HADDR),
        .my_iahbl_pad_hlock(soc_e906_0_instr_ahbl_HMASTLOCK),
        .my_iahbl_pad_hprot(soc_e906_0_instr_ahbl_HPROT),
        .my_iahbl_pad_hsel(soc_e906_0_my_iahbl_pad_hsel),
        .my_iahbl_pad_hsize(soc_e906_0_instr_ahbl_HSIZE),
        .my_iahbl_pad_htrans(soc_e906_0_instr_ahbl_HTRANS),
        .my_iahbl_pad_hwdata(soc_e906_0_instr_ahbl_HWDATA),
        .my_iahbl_pad_hwrite(soc_e906_0_instr_ahbl_HWRITE),
        .my_pad_dahbl_hrdata(soc_e906_0_data_ahbl_HRDATA),
        .my_pad_dahbl_hready(ahblite_axi_bridge_0_s_ahb_hready_out),
        .my_pad_dahbl_hresp(xlconstant_2_dout),
        .my_pad_iahbl_hrdata(soc_e906_0_instr_ahbl_HRDATA),
        .my_pad_iahbl_hready(ahblite_axi_bridge_1_s_ahb_hready_out),
        .my_pad_iahbl_hresp(xlconstant_2_dout),
        .o_pad_uart0_sout(soc_e906_0_uart_TxD));
  design_1_system_ila_0_0 system_ila_0
       (.SLOT_0_AHBLITE_haddr(soc_e906_0_instr_ahbl_HADDR),
        .SLOT_0_AHBLITE_hburst(soc_e906_0_instr_ahbl_HBURST),
        .SLOT_0_AHBLITE_hmastlock(soc_e906_0_instr_ahbl_HMASTLOCK),
        .SLOT_0_AHBLITE_hprot(soc_e906_0_instr_ahbl_HPROT),
        .SLOT_0_AHBLITE_hrdata(soc_e906_0_instr_ahbl_HRDATA),
        .SLOT_0_AHBLITE_hready(1'b0),
        .SLOT_0_AHBLITE_hresp({1'b0,1'b0}),
        .SLOT_0_AHBLITE_hsize(soc_e906_0_instr_ahbl_HSIZE),
        .SLOT_0_AHBLITE_htrans(soc_e906_0_instr_ahbl_HTRANS),
        .SLOT_0_AHBLITE_hwdata(soc_e906_0_instr_ahbl_HWDATA),
        .SLOT_0_AHBLITE_hwrite(soc_e906_0_instr_ahbl_HWRITE),
        .clk(zynq_ultra_ps_e_0_pl_clk1));
  design_1_xlconstant_0_0 xlconstant_0
       (.dout(Net));
  design_1_xlconstant_1_0 xlconstant_1
       (.dout(xlconstant_1_dout));
  design_1_xlconstant_2_0 xlconstant_2
       (.dout(xlconstant_2_dout));
  design_1_zynq_ultra_ps_e_0_0 zynq_ultra_ps_e_0
       (.maxigp2_araddr(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARADDR),
        .maxigp2_arburst(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARBURST),
        .maxigp2_arcache(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARCACHE),
        .maxigp2_arid(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARID),
        .maxigp2_arlen(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARLEN),
        .maxigp2_arlock(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARLOCK),
        .maxigp2_arprot(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARPROT),
        .maxigp2_arqos(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARQOS),
        .maxigp2_arready(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARREADY),
        .maxigp2_arsize(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARSIZE),
        .maxigp2_arvalid(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_ARVALID),
        .maxigp2_awaddr(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWADDR),
        .maxigp2_awburst(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWBURST),
        .maxigp2_awcache(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWCACHE),
        .maxigp2_awid(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWID),
        .maxigp2_awlen(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWLEN),
        .maxigp2_awlock(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWLOCK),
        .maxigp2_awprot(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWPROT),
        .maxigp2_awqos(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWQOS),
        .maxigp2_awready(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWREADY),
        .maxigp2_awsize(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWSIZE),
        .maxigp2_awvalid(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_AWVALID),
        .maxigp2_bid(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_BID),
        .maxigp2_bready(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_BREADY),
        .maxigp2_bresp(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_BRESP),
        .maxigp2_bvalid(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_BVALID),
        .maxigp2_rdata(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_RDATA),
        .maxigp2_rid(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_RID),
        .maxigp2_rlast(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_RLAST),
        .maxigp2_rready(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_RREADY),
        .maxigp2_rresp(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_RRESP),
        .maxigp2_rvalid(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_RVALID),
        .maxigp2_wdata(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_WDATA),
        .maxigp2_wlast(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_WLAST),
        .maxigp2_wready(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_WREADY),
        .maxigp2_wstrb(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_WSTRB),
        .maxigp2_wvalid(zynq_ultra_ps_e_0_M_AXI_HPM0_LPD_WVALID),
        .maxihpm0_lpd_aclk(zynq_ultra_ps_e_0_pl_clk1),
        .pl_clk0(zynq_ultra_ps_e_0_pl_clk1),
        .pl_ps_irq0(1'b0),
        .pl_resetn0(zynq_ultra_ps_e_0_pl_resetn0),
        .saxigp2_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ahblite_axi_bridge_1_M_AXI_ARADDR}),
        .saxigp2_arburst(ahblite_axi_bridge_1_M_AXI_ARBURST),
        .saxigp2_arcache(ahblite_axi_bridge_1_M_AXI_ARCACHE),
        .saxigp2_arid({1'b0,1'b0,ahblite_axi_bridge_1_M_AXI_ARID}),
        .saxigp2_arlen(ahblite_axi_bridge_1_M_AXI_ARLEN),
        .saxigp2_arlock(ahblite_axi_bridge_1_M_AXI_ARLOCK),
        .saxigp2_arprot(ahblite_axi_bridge_1_M_AXI_ARPROT),
        .saxigp2_arqos({1'b0,1'b0,1'b0,1'b0}),
        .saxigp2_arready(ahblite_axi_bridge_1_M_AXI_ARREADY),
        .saxigp2_arsize(ahblite_axi_bridge_1_M_AXI_ARSIZE),
        .saxigp2_aruser(1'b0),
        .saxigp2_arvalid(ahblite_axi_bridge_1_M_AXI_ARVALID),
        .saxigp2_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ahblite_axi_bridge_1_M_AXI_AWADDR}),
        .saxigp2_awburst(ahblite_axi_bridge_1_M_AXI_AWBURST),
        .saxigp2_awcache(ahblite_axi_bridge_1_M_AXI_AWCACHE),
        .saxigp2_awid({1'b0,1'b0,ahblite_axi_bridge_1_M_AXI_AWID}),
        .saxigp2_awlen(ahblite_axi_bridge_1_M_AXI_AWLEN),
        .saxigp2_awlock(ahblite_axi_bridge_1_M_AXI_AWLOCK),
        .saxigp2_awprot(ahblite_axi_bridge_1_M_AXI_AWPROT),
        .saxigp2_awqos({1'b0,1'b0,1'b0,1'b0}),
        .saxigp2_awready(ahblite_axi_bridge_1_M_AXI_AWREADY),
        .saxigp2_awsize(ahblite_axi_bridge_1_M_AXI_AWSIZE),
        .saxigp2_awuser(1'b0),
        .saxigp2_awvalid(ahblite_axi_bridge_1_M_AXI_AWVALID),
        .saxigp2_bid(ahblite_axi_bridge_1_M_AXI_BID),
        .saxigp2_bready(ahblite_axi_bridge_1_M_AXI_BREADY),
        .saxigp2_bresp(ahblite_axi_bridge_1_M_AXI_BRESP),
        .saxigp2_bvalid(ahblite_axi_bridge_1_M_AXI_BVALID),
        .saxigp2_rdata(ahblite_axi_bridge_1_M_AXI_RDATA),
        .saxigp2_rid(ahblite_axi_bridge_1_M_AXI_RID),
        .saxigp2_rlast(ahblite_axi_bridge_1_M_AXI_RLAST),
        .saxigp2_rready(ahblite_axi_bridge_1_M_AXI_RREADY),
        .saxigp2_rresp(ahblite_axi_bridge_1_M_AXI_RRESP),
        .saxigp2_rvalid(ahblite_axi_bridge_1_M_AXI_RVALID),
        .saxigp2_wdata(ahblite_axi_bridge_1_M_AXI_WDATA),
        .saxigp2_wlast(ahblite_axi_bridge_1_M_AXI_WLAST),
        .saxigp2_wready(ahblite_axi_bridge_1_M_AXI_WREADY),
        .saxigp2_wstrb(ahblite_axi_bridge_1_M_AXI_WSTRB),
        .saxigp2_wvalid(ahblite_axi_bridge_1_M_AXI_WVALID),
        .saxigp3_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ahblite_axi_bridge_0_M_AXI_ARADDR}),
        .saxigp3_arburst(ahblite_axi_bridge_0_M_AXI_ARBURST),
        .saxigp3_arcache(ahblite_axi_bridge_0_M_AXI_ARCACHE),
        .saxigp3_arid({1'b0,1'b0,ahblite_axi_bridge_0_M_AXI_ARID}),
        .saxigp3_arlen(ahblite_axi_bridge_0_M_AXI_ARLEN),
        .saxigp3_arlock(ahblite_axi_bridge_0_M_AXI_ARLOCK),
        .saxigp3_arprot(ahblite_axi_bridge_0_M_AXI_ARPROT),
        .saxigp3_arqos({1'b0,1'b0,1'b0,1'b0}),
        .saxigp3_arready(ahblite_axi_bridge_0_M_AXI_ARREADY),
        .saxigp3_arsize(ahblite_axi_bridge_0_M_AXI_ARSIZE),
        .saxigp3_aruser(1'b0),
        .saxigp3_arvalid(ahblite_axi_bridge_0_M_AXI_ARVALID),
        .saxigp3_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ahblite_axi_bridge_0_M_AXI_AWADDR}),
        .saxigp3_awburst(ahblite_axi_bridge_0_M_AXI_AWBURST),
        .saxigp3_awcache(ahblite_axi_bridge_0_M_AXI_AWCACHE),
        .saxigp3_awid({1'b0,1'b0,ahblite_axi_bridge_0_M_AXI_AWID}),
        .saxigp3_awlen(ahblite_axi_bridge_0_M_AXI_AWLEN),
        .saxigp3_awlock(ahblite_axi_bridge_0_M_AXI_AWLOCK),
        .saxigp3_awprot(ahblite_axi_bridge_0_M_AXI_AWPROT),
        .saxigp3_awqos({1'b0,1'b0,1'b0,1'b0}),
        .saxigp3_awready(ahblite_axi_bridge_0_M_AXI_AWREADY),
        .saxigp3_awsize(ahblite_axi_bridge_0_M_AXI_AWSIZE),
        .saxigp3_awuser(1'b0),
        .saxigp3_awvalid(ahblite_axi_bridge_0_M_AXI_AWVALID),
        .saxigp3_bid(ahblite_axi_bridge_0_M_AXI_BID),
        .saxigp3_bready(ahblite_axi_bridge_0_M_AXI_BREADY),
        .saxigp3_bresp(ahblite_axi_bridge_0_M_AXI_BRESP),
        .saxigp3_bvalid(ahblite_axi_bridge_0_M_AXI_BVALID),
        .saxigp3_rdata(ahblite_axi_bridge_0_M_AXI_RDATA),
        .saxigp3_rid(ahblite_axi_bridge_0_M_AXI_RID),
        .saxigp3_rlast(ahblite_axi_bridge_0_M_AXI_RLAST),
        .saxigp3_rready(ahblite_axi_bridge_0_M_AXI_RREADY),
        .saxigp3_rresp(ahblite_axi_bridge_0_M_AXI_RRESP),
        .saxigp3_rvalid(ahblite_axi_bridge_0_M_AXI_RVALID),
        .saxigp3_wdata(ahblite_axi_bridge_0_M_AXI_WDATA),
        .saxigp3_wlast(ahblite_axi_bridge_0_M_AXI_WLAST),
        .saxigp3_wready(ahblite_axi_bridge_0_M_AXI_WREADY),
        .saxigp3_wstrb(ahblite_axi_bridge_0_M_AXI_WSTRB),
        .saxigp3_wvalid(ahblite_axi_bridge_0_M_AXI_WVALID),
        .saxihp0_fpd_aclk(zynq_ultra_ps_e_0_pl_clk1),
        .saxihp1_fpd_aclk(zynq_ultra_ps_e_0_pl_clk1));
endmodule

module design_1_axi_interconnect_1_0
   (ACLK,
    ARESETN,
    M00_ACLK,
    M00_ARESETN,
    M00_AXI_araddr,
    M00_AXI_arprot,
    M00_AXI_arready,
    M00_AXI_arvalid,
    M00_AXI_awaddr,
    M00_AXI_awprot,
    M00_AXI_awready,
    M00_AXI_awvalid,
    M00_AXI_bready,
    M00_AXI_bresp,
    M00_AXI_bvalid,
    M00_AXI_rdata,
    M00_AXI_rready,
    M00_AXI_rresp,
    M00_AXI_rvalid,
    M00_AXI_wdata,
    M00_AXI_wready,
    M00_AXI_wstrb,
    M00_AXI_wvalid,
    S00_ACLK,
    S00_ARESETN,
    S00_AXI_araddr,
    S00_AXI_arburst,
    S00_AXI_arcache,
    S00_AXI_arid,
    S00_AXI_arlen,
    S00_AXI_arlock,
    S00_AXI_arprot,
    S00_AXI_arqos,
    S00_AXI_arready,
    S00_AXI_arsize,
    S00_AXI_arvalid,
    S00_AXI_awaddr,
    S00_AXI_awburst,
    S00_AXI_awcache,
    S00_AXI_awid,
    S00_AXI_awlen,
    S00_AXI_awlock,
    S00_AXI_awprot,
    S00_AXI_awqos,
    S00_AXI_awready,
    S00_AXI_awsize,
    S00_AXI_awvalid,
    S00_AXI_bid,
    S00_AXI_bready,
    S00_AXI_bresp,
    S00_AXI_bvalid,
    S00_AXI_rdata,
    S00_AXI_rid,
    S00_AXI_rlast,
    S00_AXI_rready,
    S00_AXI_rresp,
    S00_AXI_rvalid,
    S00_AXI_wdata,
    S00_AXI_wlast,
    S00_AXI_wready,
    S00_AXI_wstrb,
    S00_AXI_wvalid);
  input ACLK;
  input ARESETN;
  input M00_ACLK;
  input M00_ARESETN;
  output [39:0]M00_AXI_araddr;
  output [2:0]M00_AXI_arprot;
  input M00_AXI_arready;
  output M00_AXI_arvalid;
  output [39:0]M00_AXI_awaddr;
  output [2:0]M00_AXI_awprot;
  input M00_AXI_awready;
  output M00_AXI_awvalid;
  output M00_AXI_bready;
  input [1:0]M00_AXI_bresp;
  input M00_AXI_bvalid;
  input [31:0]M00_AXI_rdata;
  output M00_AXI_rready;
  input [1:0]M00_AXI_rresp;
  input M00_AXI_rvalid;
  output [31:0]M00_AXI_wdata;
  input M00_AXI_wready;
  output [3:0]M00_AXI_wstrb;
  output M00_AXI_wvalid;
  input S00_ACLK;
  input S00_ARESETN;
  input [39:0]S00_AXI_araddr;
  input [1:0]S00_AXI_arburst;
  input [3:0]S00_AXI_arcache;
  input [15:0]S00_AXI_arid;
  input [7:0]S00_AXI_arlen;
  input [0:0]S00_AXI_arlock;
  input [2:0]S00_AXI_arprot;
  input [3:0]S00_AXI_arqos;
  output S00_AXI_arready;
  input [2:0]S00_AXI_arsize;
  input S00_AXI_arvalid;
  input [39:0]S00_AXI_awaddr;
  input [1:0]S00_AXI_awburst;
  input [3:0]S00_AXI_awcache;
  input [15:0]S00_AXI_awid;
  input [7:0]S00_AXI_awlen;
  input [0:0]S00_AXI_awlock;
  input [2:0]S00_AXI_awprot;
  input [3:0]S00_AXI_awqos;
  output S00_AXI_awready;
  input [2:0]S00_AXI_awsize;
  input S00_AXI_awvalid;
  output [15:0]S00_AXI_bid;
  input S00_AXI_bready;
  output [1:0]S00_AXI_bresp;
  output S00_AXI_bvalid;
  output [31:0]S00_AXI_rdata;
  output [15:0]S00_AXI_rid;
  output S00_AXI_rlast;
  input S00_AXI_rready;
  output [1:0]S00_AXI_rresp;
  output S00_AXI_rvalid;
  input [31:0]S00_AXI_wdata;
  input S00_AXI_wlast;
  output S00_AXI_wready;
  input [3:0]S00_AXI_wstrb;
  input S00_AXI_wvalid;

  wire S00_ACLK_1;
  wire S00_ARESETN_1;
  wire axi_interconnect_1_ACLK_net;
  wire axi_interconnect_1_ARESETN_net;
  wire [39:0]axi_interconnect_1_to_s00_couplers_ARADDR;
  wire [1:0]axi_interconnect_1_to_s00_couplers_ARBURST;
  wire [3:0]axi_interconnect_1_to_s00_couplers_ARCACHE;
  wire [15:0]axi_interconnect_1_to_s00_couplers_ARID;
  wire [7:0]axi_interconnect_1_to_s00_couplers_ARLEN;
  wire [0:0]axi_interconnect_1_to_s00_couplers_ARLOCK;
  wire [2:0]axi_interconnect_1_to_s00_couplers_ARPROT;
  wire [3:0]axi_interconnect_1_to_s00_couplers_ARQOS;
  wire axi_interconnect_1_to_s00_couplers_ARREADY;
  wire [2:0]axi_interconnect_1_to_s00_couplers_ARSIZE;
  wire axi_interconnect_1_to_s00_couplers_ARVALID;
  wire [39:0]axi_interconnect_1_to_s00_couplers_AWADDR;
  wire [1:0]axi_interconnect_1_to_s00_couplers_AWBURST;
  wire [3:0]axi_interconnect_1_to_s00_couplers_AWCACHE;
  wire [15:0]axi_interconnect_1_to_s00_couplers_AWID;
  wire [7:0]axi_interconnect_1_to_s00_couplers_AWLEN;
  wire [0:0]axi_interconnect_1_to_s00_couplers_AWLOCK;
  wire [2:0]axi_interconnect_1_to_s00_couplers_AWPROT;
  wire [3:0]axi_interconnect_1_to_s00_couplers_AWQOS;
  wire axi_interconnect_1_to_s00_couplers_AWREADY;
  wire [2:0]axi_interconnect_1_to_s00_couplers_AWSIZE;
  wire axi_interconnect_1_to_s00_couplers_AWVALID;
  wire [15:0]axi_interconnect_1_to_s00_couplers_BID;
  wire axi_interconnect_1_to_s00_couplers_BREADY;
  wire [1:0]axi_interconnect_1_to_s00_couplers_BRESP;
  wire axi_interconnect_1_to_s00_couplers_BVALID;
  wire [31:0]axi_interconnect_1_to_s00_couplers_RDATA;
  wire [15:0]axi_interconnect_1_to_s00_couplers_RID;
  wire axi_interconnect_1_to_s00_couplers_RLAST;
  wire axi_interconnect_1_to_s00_couplers_RREADY;
  wire [1:0]axi_interconnect_1_to_s00_couplers_RRESP;
  wire axi_interconnect_1_to_s00_couplers_RVALID;
  wire [31:0]axi_interconnect_1_to_s00_couplers_WDATA;
  wire axi_interconnect_1_to_s00_couplers_WLAST;
  wire axi_interconnect_1_to_s00_couplers_WREADY;
  wire [3:0]axi_interconnect_1_to_s00_couplers_WSTRB;
  wire axi_interconnect_1_to_s00_couplers_WVALID;
  wire [39:0]s00_couplers_to_axi_interconnect_1_ARADDR;
  wire [2:0]s00_couplers_to_axi_interconnect_1_ARPROT;
  wire s00_couplers_to_axi_interconnect_1_ARREADY;
  wire s00_couplers_to_axi_interconnect_1_ARVALID;
  wire [39:0]s00_couplers_to_axi_interconnect_1_AWADDR;
  wire [2:0]s00_couplers_to_axi_interconnect_1_AWPROT;
  wire s00_couplers_to_axi_interconnect_1_AWREADY;
  wire s00_couplers_to_axi_interconnect_1_AWVALID;
  wire s00_couplers_to_axi_interconnect_1_BREADY;
  wire [1:0]s00_couplers_to_axi_interconnect_1_BRESP;
  wire s00_couplers_to_axi_interconnect_1_BVALID;
  wire [31:0]s00_couplers_to_axi_interconnect_1_RDATA;
  wire s00_couplers_to_axi_interconnect_1_RREADY;
  wire [1:0]s00_couplers_to_axi_interconnect_1_RRESP;
  wire s00_couplers_to_axi_interconnect_1_RVALID;
  wire [31:0]s00_couplers_to_axi_interconnect_1_WDATA;
  wire s00_couplers_to_axi_interconnect_1_WREADY;
  wire [3:0]s00_couplers_to_axi_interconnect_1_WSTRB;
  wire s00_couplers_to_axi_interconnect_1_WVALID;

  assign M00_AXI_araddr[39:0] = s00_couplers_to_axi_interconnect_1_ARADDR;
  assign M00_AXI_arprot[2:0] = s00_couplers_to_axi_interconnect_1_ARPROT;
  assign M00_AXI_arvalid = s00_couplers_to_axi_interconnect_1_ARVALID;
  assign M00_AXI_awaddr[39:0] = s00_couplers_to_axi_interconnect_1_AWADDR;
  assign M00_AXI_awprot[2:0] = s00_couplers_to_axi_interconnect_1_AWPROT;
  assign M00_AXI_awvalid = s00_couplers_to_axi_interconnect_1_AWVALID;
  assign M00_AXI_bready = s00_couplers_to_axi_interconnect_1_BREADY;
  assign M00_AXI_rready = s00_couplers_to_axi_interconnect_1_RREADY;
  assign M00_AXI_wdata[31:0] = s00_couplers_to_axi_interconnect_1_WDATA;
  assign M00_AXI_wstrb[3:0] = s00_couplers_to_axi_interconnect_1_WSTRB;
  assign M00_AXI_wvalid = s00_couplers_to_axi_interconnect_1_WVALID;
  assign S00_ACLK_1 = S00_ACLK;
  assign S00_ARESETN_1 = S00_ARESETN;
  assign S00_AXI_arready = axi_interconnect_1_to_s00_couplers_ARREADY;
  assign S00_AXI_awready = axi_interconnect_1_to_s00_couplers_AWREADY;
  assign S00_AXI_bid[15:0] = axi_interconnect_1_to_s00_couplers_BID;
  assign S00_AXI_bresp[1:0] = axi_interconnect_1_to_s00_couplers_BRESP;
  assign S00_AXI_bvalid = axi_interconnect_1_to_s00_couplers_BVALID;
  assign S00_AXI_rdata[31:0] = axi_interconnect_1_to_s00_couplers_RDATA;
  assign S00_AXI_rid[15:0] = axi_interconnect_1_to_s00_couplers_RID;
  assign S00_AXI_rlast = axi_interconnect_1_to_s00_couplers_RLAST;
  assign S00_AXI_rresp[1:0] = axi_interconnect_1_to_s00_couplers_RRESP;
  assign S00_AXI_rvalid = axi_interconnect_1_to_s00_couplers_RVALID;
  assign S00_AXI_wready = axi_interconnect_1_to_s00_couplers_WREADY;
  assign axi_interconnect_1_ACLK_net = M00_ACLK;
  assign axi_interconnect_1_ARESETN_net = M00_ARESETN;
  assign axi_interconnect_1_to_s00_couplers_ARADDR = S00_AXI_araddr[39:0];
  assign axi_interconnect_1_to_s00_couplers_ARBURST = S00_AXI_arburst[1:0];
  assign axi_interconnect_1_to_s00_couplers_ARCACHE = S00_AXI_arcache[3:0];
  assign axi_interconnect_1_to_s00_couplers_ARID = S00_AXI_arid[15:0];
  assign axi_interconnect_1_to_s00_couplers_ARLEN = S00_AXI_arlen[7:0];
  assign axi_interconnect_1_to_s00_couplers_ARLOCK = S00_AXI_arlock[0];
  assign axi_interconnect_1_to_s00_couplers_ARPROT = S00_AXI_arprot[2:0];
  assign axi_interconnect_1_to_s00_couplers_ARQOS = S00_AXI_arqos[3:0];
  assign axi_interconnect_1_to_s00_couplers_ARSIZE = S00_AXI_arsize[2:0];
  assign axi_interconnect_1_to_s00_couplers_ARVALID = S00_AXI_arvalid;
  assign axi_interconnect_1_to_s00_couplers_AWADDR = S00_AXI_awaddr[39:0];
  assign axi_interconnect_1_to_s00_couplers_AWBURST = S00_AXI_awburst[1:0];
  assign axi_interconnect_1_to_s00_couplers_AWCACHE = S00_AXI_awcache[3:0];
  assign axi_interconnect_1_to_s00_couplers_AWID = S00_AXI_awid[15:0];
  assign axi_interconnect_1_to_s00_couplers_AWLEN = S00_AXI_awlen[7:0];
  assign axi_interconnect_1_to_s00_couplers_AWLOCK = S00_AXI_awlock[0];
  assign axi_interconnect_1_to_s00_couplers_AWPROT = S00_AXI_awprot[2:0];
  assign axi_interconnect_1_to_s00_couplers_AWQOS = S00_AXI_awqos[3:0];
  assign axi_interconnect_1_to_s00_couplers_AWSIZE = S00_AXI_awsize[2:0];
  assign axi_interconnect_1_to_s00_couplers_AWVALID = S00_AXI_awvalid;
  assign axi_interconnect_1_to_s00_couplers_BREADY = S00_AXI_bready;
  assign axi_interconnect_1_to_s00_couplers_RREADY = S00_AXI_rready;
  assign axi_interconnect_1_to_s00_couplers_WDATA = S00_AXI_wdata[31:0];
  assign axi_interconnect_1_to_s00_couplers_WLAST = S00_AXI_wlast;
  assign axi_interconnect_1_to_s00_couplers_WSTRB = S00_AXI_wstrb[3:0];
  assign axi_interconnect_1_to_s00_couplers_WVALID = S00_AXI_wvalid;
  assign s00_couplers_to_axi_interconnect_1_ARREADY = M00_AXI_arready;
  assign s00_couplers_to_axi_interconnect_1_AWREADY = M00_AXI_awready;
  assign s00_couplers_to_axi_interconnect_1_BRESP = M00_AXI_bresp[1:0];
  assign s00_couplers_to_axi_interconnect_1_BVALID = M00_AXI_bvalid;
  assign s00_couplers_to_axi_interconnect_1_RDATA = M00_AXI_rdata[31:0];
  assign s00_couplers_to_axi_interconnect_1_RRESP = M00_AXI_rresp[1:0];
  assign s00_couplers_to_axi_interconnect_1_RVALID = M00_AXI_rvalid;
  assign s00_couplers_to_axi_interconnect_1_WREADY = M00_AXI_wready;
  s00_couplers_imp_HS4N6K s00_couplers
       (.M_ACLK(axi_interconnect_1_ACLK_net),
        .M_ARESETN(axi_interconnect_1_ARESETN_net),
        .M_AXI_araddr(s00_couplers_to_axi_interconnect_1_ARADDR),
        .M_AXI_arprot(s00_couplers_to_axi_interconnect_1_ARPROT),
        .M_AXI_arready(s00_couplers_to_axi_interconnect_1_ARREADY),
        .M_AXI_arvalid(s00_couplers_to_axi_interconnect_1_ARVALID),
        .M_AXI_awaddr(s00_couplers_to_axi_interconnect_1_AWADDR),
        .M_AXI_awprot(s00_couplers_to_axi_interconnect_1_AWPROT),
        .M_AXI_awready(s00_couplers_to_axi_interconnect_1_AWREADY),
        .M_AXI_awvalid(s00_couplers_to_axi_interconnect_1_AWVALID),
        .M_AXI_bready(s00_couplers_to_axi_interconnect_1_BREADY),
        .M_AXI_bresp(s00_couplers_to_axi_interconnect_1_BRESP),
        .M_AXI_bvalid(s00_couplers_to_axi_interconnect_1_BVALID),
        .M_AXI_rdata(s00_couplers_to_axi_interconnect_1_RDATA),
        .M_AXI_rready(s00_couplers_to_axi_interconnect_1_RREADY),
        .M_AXI_rresp(s00_couplers_to_axi_interconnect_1_RRESP),
        .M_AXI_rvalid(s00_couplers_to_axi_interconnect_1_RVALID),
        .M_AXI_wdata(s00_couplers_to_axi_interconnect_1_WDATA),
        .M_AXI_wready(s00_couplers_to_axi_interconnect_1_WREADY),
        .M_AXI_wstrb(s00_couplers_to_axi_interconnect_1_WSTRB),
        .M_AXI_wvalid(s00_couplers_to_axi_interconnect_1_WVALID),
        .S_ACLK(S00_ACLK_1),
        .S_ARESETN(S00_ARESETN_1),
        .S_AXI_araddr(axi_interconnect_1_to_s00_couplers_ARADDR),
        .S_AXI_arburst(axi_interconnect_1_to_s00_couplers_ARBURST),
        .S_AXI_arcache(axi_interconnect_1_to_s00_couplers_ARCACHE),
        .S_AXI_arid(axi_interconnect_1_to_s00_couplers_ARID),
        .S_AXI_arlen(axi_interconnect_1_to_s00_couplers_ARLEN),
        .S_AXI_arlock(axi_interconnect_1_to_s00_couplers_ARLOCK),
        .S_AXI_arprot(axi_interconnect_1_to_s00_couplers_ARPROT),
        .S_AXI_arqos(axi_interconnect_1_to_s00_couplers_ARQOS),
        .S_AXI_arready(axi_interconnect_1_to_s00_couplers_ARREADY),
        .S_AXI_arsize(axi_interconnect_1_to_s00_couplers_ARSIZE),
        .S_AXI_arvalid(axi_interconnect_1_to_s00_couplers_ARVALID),
        .S_AXI_awaddr(axi_interconnect_1_to_s00_couplers_AWADDR),
        .S_AXI_awburst(axi_interconnect_1_to_s00_couplers_AWBURST),
        .S_AXI_awcache(axi_interconnect_1_to_s00_couplers_AWCACHE),
        .S_AXI_awid(axi_interconnect_1_to_s00_couplers_AWID),
        .S_AXI_awlen(axi_interconnect_1_to_s00_couplers_AWLEN),
        .S_AXI_awlock(axi_interconnect_1_to_s00_couplers_AWLOCK),
        .S_AXI_awprot(axi_interconnect_1_to_s00_couplers_AWPROT),
        .S_AXI_awqos(axi_interconnect_1_to_s00_couplers_AWQOS),
        .S_AXI_awready(axi_interconnect_1_to_s00_couplers_AWREADY),
        .S_AXI_awsize(axi_interconnect_1_to_s00_couplers_AWSIZE),
        .S_AXI_awvalid(axi_interconnect_1_to_s00_couplers_AWVALID),
        .S_AXI_bid(axi_interconnect_1_to_s00_couplers_BID),
        .S_AXI_bready(axi_interconnect_1_to_s00_couplers_BREADY),
        .S_AXI_bresp(axi_interconnect_1_to_s00_couplers_BRESP),
        .S_AXI_bvalid(axi_interconnect_1_to_s00_couplers_BVALID),
        .S_AXI_rdata(axi_interconnect_1_to_s00_couplers_RDATA),
        .S_AXI_rid(axi_interconnect_1_to_s00_couplers_RID),
        .S_AXI_rlast(axi_interconnect_1_to_s00_couplers_RLAST),
        .S_AXI_rready(axi_interconnect_1_to_s00_couplers_RREADY),
        .S_AXI_rresp(axi_interconnect_1_to_s00_couplers_RRESP),
        .S_AXI_rvalid(axi_interconnect_1_to_s00_couplers_RVALID),
        .S_AXI_wdata(axi_interconnect_1_to_s00_couplers_WDATA),
        .S_AXI_wlast(axi_interconnect_1_to_s00_couplers_WLAST),
        .S_AXI_wready(axi_interconnect_1_to_s00_couplers_WREADY),
        .S_AXI_wstrb(axi_interconnect_1_to_s00_couplers_WSTRB),
        .S_AXI_wvalid(axi_interconnect_1_to_s00_couplers_WVALID));
endmodule

module s00_couplers_imp_HS4N6K
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arprot,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awprot,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arburst,
    S_AXI_arcache,
    S_AXI_arid,
    S_AXI_arlen,
    S_AXI_arlock,
    S_AXI_arprot,
    S_AXI_arqos,
    S_AXI_arready,
    S_AXI_arsize,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awburst,
    S_AXI_awcache,
    S_AXI_awid,
    S_AXI_awlen,
    S_AXI_awlock,
    S_AXI_awprot,
    S_AXI_awqos,
    S_AXI_awready,
    S_AXI_awsize,
    S_AXI_awvalid,
    S_AXI_bid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rid,
    S_AXI_rlast,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wlast,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input M_ARESETN;
  output [39:0]M_AXI_araddr;
  output [2:0]M_AXI_arprot;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [39:0]M_AXI_awaddr;
  output [2:0]M_AXI_awprot;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input S_ARESETN;
  input [39:0]S_AXI_araddr;
  input [1:0]S_AXI_arburst;
  input [3:0]S_AXI_arcache;
  input [15:0]S_AXI_arid;
  input [7:0]S_AXI_arlen;
  input [0:0]S_AXI_arlock;
  input [2:0]S_AXI_arprot;
  input [3:0]S_AXI_arqos;
  output S_AXI_arready;
  input [2:0]S_AXI_arsize;
  input S_AXI_arvalid;
  input [39:0]S_AXI_awaddr;
  input [1:0]S_AXI_awburst;
  input [3:0]S_AXI_awcache;
  input [15:0]S_AXI_awid;
  input [7:0]S_AXI_awlen;
  input [0:0]S_AXI_awlock;
  input [2:0]S_AXI_awprot;
  input [3:0]S_AXI_awqos;
  output S_AXI_awready;
  input [2:0]S_AXI_awsize;
  input S_AXI_awvalid;
  output [15:0]S_AXI_bid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  output [15:0]S_AXI_rid;
  output S_AXI_rlast;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  input S_AXI_wlast;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire S_ACLK_1;
  wire S_ARESETN_1;
  wire [39:0]auto_pc_to_s00_couplers_ARADDR;
  wire [2:0]auto_pc_to_s00_couplers_ARPROT;
  wire auto_pc_to_s00_couplers_ARREADY;
  wire auto_pc_to_s00_couplers_ARVALID;
  wire [39:0]auto_pc_to_s00_couplers_AWADDR;
  wire [2:0]auto_pc_to_s00_couplers_AWPROT;
  wire auto_pc_to_s00_couplers_AWREADY;
  wire auto_pc_to_s00_couplers_AWVALID;
  wire auto_pc_to_s00_couplers_BREADY;
  wire [1:0]auto_pc_to_s00_couplers_BRESP;
  wire auto_pc_to_s00_couplers_BVALID;
  wire [31:0]auto_pc_to_s00_couplers_RDATA;
  wire auto_pc_to_s00_couplers_RREADY;
  wire [1:0]auto_pc_to_s00_couplers_RRESP;
  wire auto_pc_to_s00_couplers_RVALID;
  wire [31:0]auto_pc_to_s00_couplers_WDATA;
  wire auto_pc_to_s00_couplers_WREADY;
  wire [3:0]auto_pc_to_s00_couplers_WSTRB;
  wire auto_pc_to_s00_couplers_WVALID;
  wire [39:0]s00_couplers_to_auto_pc_ARADDR;
  wire [1:0]s00_couplers_to_auto_pc_ARBURST;
  wire [3:0]s00_couplers_to_auto_pc_ARCACHE;
  wire [15:0]s00_couplers_to_auto_pc_ARID;
  wire [7:0]s00_couplers_to_auto_pc_ARLEN;
  wire [0:0]s00_couplers_to_auto_pc_ARLOCK;
  wire [2:0]s00_couplers_to_auto_pc_ARPROT;
  wire [3:0]s00_couplers_to_auto_pc_ARQOS;
  wire s00_couplers_to_auto_pc_ARREADY;
  wire [2:0]s00_couplers_to_auto_pc_ARSIZE;
  wire s00_couplers_to_auto_pc_ARVALID;
  wire [39:0]s00_couplers_to_auto_pc_AWADDR;
  wire [1:0]s00_couplers_to_auto_pc_AWBURST;
  wire [3:0]s00_couplers_to_auto_pc_AWCACHE;
  wire [15:0]s00_couplers_to_auto_pc_AWID;
  wire [7:0]s00_couplers_to_auto_pc_AWLEN;
  wire [0:0]s00_couplers_to_auto_pc_AWLOCK;
  wire [2:0]s00_couplers_to_auto_pc_AWPROT;
  wire [3:0]s00_couplers_to_auto_pc_AWQOS;
  wire s00_couplers_to_auto_pc_AWREADY;
  wire [2:0]s00_couplers_to_auto_pc_AWSIZE;
  wire s00_couplers_to_auto_pc_AWVALID;
  wire [15:0]s00_couplers_to_auto_pc_BID;
  wire s00_couplers_to_auto_pc_BREADY;
  wire [1:0]s00_couplers_to_auto_pc_BRESP;
  wire s00_couplers_to_auto_pc_BVALID;
  wire [31:0]s00_couplers_to_auto_pc_RDATA;
  wire [15:0]s00_couplers_to_auto_pc_RID;
  wire s00_couplers_to_auto_pc_RLAST;
  wire s00_couplers_to_auto_pc_RREADY;
  wire [1:0]s00_couplers_to_auto_pc_RRESP;
  wire s00_couplers_to_auto_pc_RVALID;
  wire [31:0]s00_couplers_to_auto_pc_WDATA;
  wire s00_couplers_to_auto_pc_WLAST;
  wire s00_couplers_to_auto_pc_WREADY;
  wire [3:0]s00_couplers_to_auto_pc_WSTRB;
  wire s00_couplers_to_auto_pc_WVALID;

  assign M_AXI_araddr[39:0] = auto_pc_to_s00_couplers_ARADDR;
  assign M_AXI_arprot[2:0] = auto_pc_to_s00_couplers_ARPROT;
  assign M_AXI_arvalid = auto_pc_to_s00_couplers_ARVALID;
  assign M_AXI_awaddr[39:0] = auto_pc_to_s00_couplers_AWADDR;
  assign M_AXI_awprot[2:0] = auto_pc_to_s00_couplers_AWPROT;
  assign M_AXI_awvalid = auto_pc_to_s00_couplers_AWVALID;
  assign M_AXI_bready = auto_pc_to_s00_couplers_BREADY;
  assign M_AXI_rready = auto_pc_to_s00_couplers_RREADY;
  assign M_AXI_wdata[31:0] = auto_pc_to_s00_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = auto_pc_to_s00_couplers_WSTRB;
  assign M_AXI_wvalid = auto_pc_to_s00_couplers_WVALID;
  assign S_ACLK_1 = S_ACLK;
  assign S_ARESETN_1 = S_ARESETN;
  assign S_AXI_arready = s00_couplers_to_auto_pc_ARREADY;
  assign S_AXI_awready = s00_couplers_to_auto_pc_AWREADY;
  assign S_AXI_bid[15:0] = s00_couplers_to_auto_pc_BID;
  assign S_AXI_bresp[1:0] = s00_couplers_to_auto_pc_BRESP;
  assign S_AXI_bvalid = s00_couplers_to_auto_pc_BVALID;
  assign S_AXI_rdata[31:0] = s00_couplers_to_auto_pc_RDATA;
  assign S_AXI_rid[15:0] = s00_couplers_to_auto_pc_RID;
  assign S_AXI_rlast = s00_couplers_to_auto_pc_RLAST;
  assign S_AXI_rresp[1:0] = s00_couplers_to_auto_pc_RRESP;
  assign S_AXI_rvalid = s00_couplers_to_auto_pc_RVALID;
  assign S_AXI_wready = s00_couplers_to_auto_pc_WREADY;
  assign auto_pc_to_s00_couplers_ARREADY = M_AXI_arready;
  assign auto_pc_to_s00_couplers_AWREADY = M_AXI_awready;
  assign auto_pc_to_s00_couplers_BRESP = M_AXI_bresp[1:0];
  assign auto_pc_to_s00_couplers_BVALID = M_AXI_bvalid;
  assign auto_pc_to_s00_couplers_RDATA = M_AXI_rdata[31:0];
  assign auto_pc_to_s00_couplers_RRESP = M_AXI_rresp[1:0];
  assign auto_pc_to_s00_couplers_RVALID = M_AXI_rvalid;
  assign auto_pc_to_s00_couplers_WREADY = M_AXI_wready;
  assign s00_couplers_to_auto_pc_ARADDR = S_AXI_araddr[39:0];
  assign s00_couplers_to_auto_pc_ARBURST = S_AXI_arburst[1:0];
  assign s00_couplers_to_auto_pc_ARCACHE = S_AXI_arcache[3:0];
  assign s00_couplers_to_auto_pc_ARID = S_AXI_arid[15:0];
  assign s00_couplers_to_auto_pc_ARLEN = S_AXI_arlen[7:0];
  assign s00_couplers_to_auto_pc_ARLOCK = S_AXI_arlock[0];
  assign s00_couplers_to_auto_pc_ARPROT = S_AXI_arprot[2:0];
  assign s00_couplers_to_auto_pc_ARQOS = S_AXI_arqos[3:0];
  assign s00_couplers_to_auto_pc_ARSIZE = S_AXI_arsize[2:0];
  assign s00_couplers_to_auto_pc_ARVALID = S_AXI_arvalid;
  assign s00_couplers_to_auto_pc_AWADDR = S_AXI_awaddr[39:0];
  assign s00_couplers_to_auto_pc_AWBURST = S_AXI_awburst[1:0];
  assign s00_couplers_to_auto_pc_AWCACHE = S_AXI_awcache[3:0];
  assign s00_couplers_to_auto_pc_AWID = S_AXI_awid[15:0];
  assign s00_couplers_to_auto_pc_AWLEN = S_AXI_awlen[7:0];
  assign s00_couplers_to_auto_pc_AWLOCK = S_AXI_awlock[0];
  assign s00_couplers_to_auto_pc_AWPROT = S_AXI_awprot[2:0];
  assign s00_couplers_to_auto_pc_AWQOS = S_AXI_awqos[3:0];
  assign s00_couplers_to_auto_pc_AWSIZE = S_AXI_awsize[2:0];
  assign s00_couplers_to_auto_pc_AWVALID = S_AXI_awvalid;
  assign s00_couplers_to_auto_pc_BREADY = S_AXI_bready;
  assign s00_couplers_to_auto_pc_RREADY = S_AXI_rready;
  assign s00_couplers_to_auto_pc_WDATA = S_AXI_wdata[31:0];
  assign s00_couplers_to_auto_pc_WLAST = S_AXI_wlast;
  assign s00_couplers_to_auto_pc_WSTRB = S_AXI_wstrb[3:0];
  assign s00_couplers_to_auto_pc_WVALID = S_AXI_wvalid;
  design_1_auto_pc_0 auto_pc
       (.aclk(S_ACLK_1),
        .aresetn(S_ARESETN_1),
        .m_axi_araddr(auto_pc_to_s00_couplers_ARADDR),
        .m_axi_arprot(auto_pc_to_s00_couplers_ARPROT),
        .m_axi_arready(auto_pc_to_s00_couplers_ARREADY),
        .m_axi_arvalid(auto_pc_to_s00_couplers_ARVALID),
        .m_axi_awaddr(auto_pc_to_s00_couplers_AWADDR),
        .m_axi_awprot(auto_pc_to_s00_couplers_AWPROT),
        .m_axi_awready(auto_pc_to_s00_couplers_AWREADY),
        .m_axi_awvalid(auto_pc_to_s00_couplers_AWVALID),
        .m_axi_bready(auto_pc_to_s00_couplers_BREADY),
        .m_axi_bresp(auto_pc_to_s00_couplers_BRESP),
        .m_axi_bvalid(auto_pc_to_s00_couplers_BVALID),
        .m_axi_rdata(auto_pc_to_s00_couplers_RDATA),
        .m_axi_rready(auto_pc_to_s00_couplers_RREADY),
        .m_axi_rresp(auto_pc_to_s00_couplers_RRESP),
        .m_axi_rvalid(auto_pc_to_s00_couplers_RVALID),
        .m_axi_wdata(auto_pc_to_s00_couplers_WDATA),
        .m_axi_wready(auto_pc_to_s00_couplers_WREADY),
        .m_axi_wstrb(auto_pc_to_s00_couplers_WSTRB),
        .m_axi_wvalid(auto_pc_to_s00_couplers_WVALID),
        .s_axi_araddr(s00_couplers_to_auto_pc_ARADDR),
        .s_axi_arburst(s00_couplers_to_auto_pc_ARBURST),
        .s_axi_arcache(s00_couplers_to_auto_pc_ARCACHE),
        .s_axi_arid(s00_couplers_to_auto_pc_ARID),
        .s_axi_arlen(s00_couplers_to_auto_pc_ARLEN),
        .s_axi_arlock(s00_couplers_to_auto_pc_ARLOCK),
        .s_axi_arprot(s00_couplers_to_auto_pc_ARPROT),
        .s_axi_arqos(s00_couplers_to_auto_pc_ARQOS),
        .s_axi_arready(s00_couplers_to_auto_pc_ARREADY),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize(s00_couplers_to_auto_pc_ARSIZE),
        .s_axi_arvalid(s00_couplers_to_auto_pc_ARVALID),
        .s_axi_awaddr(s00_couplers_to_auto_pc_AWADDR),
        .s_axi_awburst(s00_couplers_to_auto_pc_AWBURST),
        .s_axi_awcache(s00_couplers_to_auto_pc_AWCACHE),
        .s_axi_awid(s00_couplers_to_auto_pc_AWID),
        .s_axi_awlen(s00_couplers_to_auto_pc_AWLEN),
        .s_axi_awlock(s00_couplers_to_auto_pc_AWLOCK),
        .s_axi_awprot(s00_couplers_to_auto_pc_AWPROT),
        .s_axi_awqos(s00_couplers_to_auto_pc_AWQOS),
        .s_axi_awready(s00_couplers_to_auto_pc_AWREADY),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize(s00_couplers_to_auto_pc_AWSIZE),
        .s_axi_awvalid(s00_couplers_to_auto_pc_AWVALID),
        .s_axi_bid(s00_couplers_to_auto_pc_BID),
        .s_axi_bready(s00_couplers_to_auto_pc_BREADY),
        .s_axi_bresp(s00_couplers_to_auto_pc_BRESP),
        .s_axi_bvalid(s00_couplers_to_auto_pc_BVALID),
        .s_axi_rdata(s00_couplers_to_auto_pc_RDATA),
        .s_axi_rid(s00_couplers_to_auto_pc_RID),
        .s_axi_rlast(s00_couplers_to_auto_pc_RLAST),
        .s_axi_rready(s00_couplers_to_auto_pc_RREADY),
        .s_axi_rresp(s00_couplers_to_auto_pc_RRESP),
        .s_axi_rvalid(s00_couplers_to_auto_pc_RVALID),
        .s_axi_wdata(s00_couplers_to_auto_pc_WDATA),
        .s_axi_wlast(s00_couplers_to_auto_pc_WLAST),
        .s_axi_wready(s00_couplers_to_auto_pc_WREADY),
        .s_axi_wstrb(s00_couplers_to_auto_pc_WSTRB),
        .s_axi_wvalid(s00_couplers_to_auto_pc_WVALID));
endmodule
