# verilog-parser



## Key word:

Net/reg types: 

```verilog
wire(tri), reg //do not support tri triand trior trireg 
```





```verilog
module endmodule 
begin end

```



eg:

```

```



