module decoder(
    input  [31:0] inst,

    output [4:0]  rs1_addr,
    output [4:0]  rs2_addr,
    output [4:0]  rd_addr,
    output [31:0] imm,
    output [2:0]  funct3,
    output [3:0]  alu_op,           // å°æ‡‰æ‚¨çš„æ–° ALU
    output        alu_src_b,
    output        reg_wen,
    output        is_store,
    output        is_load,
    output        is_jal,
    output        is_jalr,
    output        is_branch,
    output        is_lui,
    output        is_auipc,
    output        is_m_ext_o,
    
    // ğŸ† æ–°å¢ CSR ç›¸é—œè¼¸å‡º
    output        is_csr,           // æ˜¯å¦ç‚º CSR æŒ‡ä»¤
    output        is_system,        // æ˜¯å¦ç‚ºç³»çµ±æŒ‡ä»¤ (ECALL/EBREAK/MRET)
    output [1:0]  csr_op_type,      // CSR æ“ä½œé¡å‹
    output        csr_use_imm,      // CSR ä½¿ç”¨ç«‹å³æ•¸
    output [11:0] csr_addr          // CSR åœ°å€
);

    // Opcode å®šç¾© (æ–°å¢ CSR ç›¸é—œ)
    localparam OP_LUI    = 7'b0110111;
    localparam OP_AUIPC  = 7'b0010111;
    localparam OP_JAL    = 7'b1101111;
    localparam OP_JALR   = 7'b1100111;
    localparam OP_BRANCH = 7'b1100011;
    localparam OP_LOAD   = 7'b0000011;
    localparam OP_STORE  = 7'b0100011;
    localparam OP_IMM    = 7'b0010011;
    localparam OP_REG    = 7'b0110011;
    localparam OP_SYSTEM = 7'b1110011;  // ğŸ† æ–°å¢ï¼šç³»çµ±æŒ‡ä»¤ï¼ˆåŒ…æ‹¬ CSRï¼‰

    // ğŸ† ALU å®šç¾© - ä¿®æ­£ç‰ˆï¼ˆç¢ºä¿æ²’æœ‰é‡è¤‡ä¸”èªæ³•æ­£ç¢ºï¼‰
    // ğŸ† 0~8ï¼šåŸºç¤é‹ç®—
    localparam ALU_ADD    = 4'b0000; // 0
    localparam ALU_SUB    = 4'b1000; // 8
    localparam ALU_SLL    = 4'b0001; // 1
    localparam ALU_SLT    = 4'b0010; // 2
    localparam ALU_SLTU   = 4'b0011; // 3
    localparam ALU_XOR    = 4'b0100; // 4
    localparam ALU_SRL    = 4'b0101; // 5
    localparam ALU_OR     = 4'b0110; // 6
    localparam ALU_AND    = 4'b0111; // 7
    localparam ALU_SRA    = 4'b1101; // 13

    // ğŸ† 9~12ï¼šä¹˜æ³•ç¾¤ (M-Extension)
    localparam ALU_MUL    = 4'd9;    
    localparam ALU_MULH   = 4'd10;   
    localparam ALU_MULHSU = 4'd11;   
    localparam ALU_MULHU  = 4'd12;   

    // ğŸ† 14~15ï¼šé™¤æ³•èˆ‡ç³»çµ±
    localparam ALU_DIV    = 4'd14;   
    localparam ALU_REM    = 4'd15;

    // ğŸ† CSR æ“ä½œé¡å‹å®šç¾©
    localparam CSR_OP_RW  = 2'b00;  // CSRRW, CSRRWI
    localparam CSR_OP_RS  = 2'b01;  // CSRRS, CSRRSI
    localparam CSR_OP_RC  = 2'b10;  // CSRRC, CSRRCI

    wire [6:0] opcode = inst[6:0];
    assign funct3 = inst[14:12];
    wire [6:0] funct7 = inst[31:25];
    wire is_m_ext = (opcode == OP_REG && funct7 == 7'b0000001);
    assign is_m_ext_o = is_m_ext;

    // ğŸ† CSR ç›¸é—œä¿¡è™Ÿæå–
    assign csr_addr = inst[31:20];  // CSR åœ°å€åœ¨æŒ‡ä»¤çš„é«˜ä½

    // ğŸ† åˆ¤æ–·æ˜¯å¦ç‚º CSR æŒ‡ä»¤å’Œç³»çµ±æŒ‡ä»¤
    wire is_system_inst = (opcode == OP_SYSTEM);
    wire is_csr_inst = is_system_inst && (funct3 != 3'b000);
    wire is_syscall_inst = is_system_inst && (funct3 == 3'b000);
    
    assign is_csr = is_csr_inst;
    assign is_system = is_syscall_inst;
    
    // ğŸ† CSR æ“ä½œé¡å‹è§£ç¢¼
    reg [1:0] csr_op_temp;
    reg csr_imm_temp;
    
    always @(*) begin
        if (is_csr_inst) begin
            case (funct3)
                3'b001: begin  // CSRRW
                    csr_op_temp = CSR_OP_RW;
                    csr_imm_temp = 1'b0;
                end
                3'b010: begin  // CSRRS
                    csr_op_temp = CSR_OP_RS;
                    csr_imm_temp = 1'b0;
                end
                3'b011: begin  // CSRRC
                    csr_op_temp = CSR_OP_RC;
                    csr_imm_temp = 1'b0;
                end
                3'b101: begin  // CSRRWI
                    csr_op_temp = CSR_OP_RW;
                    csr_imm_temp = 1'b1;
                end
                3'b110: begin  // CSRRSI
                    csr_op_temp = CSR_OP_RS;
                    csr_imm_temp = 1'b1;
                end
                3'b111: begin  // CSRRCI
                    csr_op_temp = CSR_OP_RC;
                    csr_imm_temp = 1'b1;
                end
                default: begin
                    csr_op_temp = 2'b00;
                    csr_imm_temp = 1'b0;
                end
            endcase
        end else begin
            csr_op_temp = 2'b00;
            csr_imm_temp = 1'b0;
        end
    end
    
    assign csr_op_type = csr_op_temp;
    assign csr_use_imm = csr_imm_temp;

    // æ¬„ä½è§£ç¢¼
    assign is_lui = (opcode == OP_LUI);
    assign is_auipc  = (opcode == OP_AUIPC);
    
    // ğŸ† å°æ–¼ CSR æŒ‡ä»¤ï¼Œrs1_addr å¯èƒ½è¢«ç”¨ä½œç«‹å³æ•¸æº
    assign rs1_addr = (opcode == OP_LUI || opcode == OP_AUIPC ) ? 5'b0 : inst[19:15];
    
    assign rs2_addr = inst[24:20];
    assign rd_addr  = inst[11:7];

    // æ§åˆ¶ä¿¡è™Ÿ
    assign is_jal    = (opcode == OP_JAL);
    assign is_jalr   = (opcode == OP_JALR);
    assign is_branch = (opcode == OP_BRANCH);
    assign is_load   = (opcode == OP_LOAD);
    assign is_store  = (opcode == OP_STORE);

    // ğŸ† æ›´æ–° reg_wenï¼šCSR æŒ‡ä»¤ä¹Ÿæœƒå¯«å…¥å¯„å­˜å™¨
    assign reg_wen = (opcode == OP_LUI) || (opcode == OP_AUIPC) || (opcode == OP_JAL) || 
                     (opcode == OP_JALR) || (opcode == OP_LOAD) || (opcode == OP_IMM) || 
                     (opcode == OP_REG) || (is_csr_inst);

    // ğŸ† CSR æŒ‡ä»¤ä¸éœ€è¦ ALU çš„ b è¼¸å…¥ï¼ˆä½¿ç”¨ç«‹å³æ•¸æˆ– rs1ï¼‰
    assign alu_src_b = !(opcode == OP_REG || opcode == OP_BRANCH || is_csr_inst);

    // ç«‹å³æ•¸ç”Ÿæˆ (ğŸ† æ–°å¢ CSR ç«‹å³æ•¸æ”¯æ´)
    reg [31:0] imm_temp;
    always @(*) begin
        case (opcode)
            OP_LUI, OP_AUIPC: 
                imm_temp = {inst[31:12], 12'b0};
            
            OP_JAL: 
                imm_temp = {{11{inst[31]}}, inst[31], inst[19:12], inst[20], inst[30:21], 1'b0};
            
            OP_BRANCH: 
                imm_temp = {{20{inst[31]}}, inst[7], inst[30:25], inst[11:8], 1'b0};
            
            OP_STORE: 
                imm_temp = {{20{inst[31]}}, inst[31:25], inst[11:7]};
            
            OP_SYSTEM: 
                // ğŸ† CSR ç«‹å³æ•¸ä¾†è‡ª rs1 æ¬„ä½ï¼ˆé›¶æ“´å±•ï¼‰
                imm_temp = {27'b0, inst[19:15]};
            
            default: // åŒ…æ‹¬ OP_IMM (addi ç­‰) èˆ‡ OP_LOAD, OP_JALR (I-type)
                imm_temp = {{20{inst[31]}}, inst[31:20]};
        endcase
    end
    assign imm = imm_temp;

    // ALU Opcode è§£ç¢¼
    reg [3:0] alu_op_temp;
    always @(*) begin
        alu_op_temp = ALU_ADD; // é è¨­åšåŠ æ³•

        // ğŸ† å„ªå…ˆæª¢æŸ¥æ˜¯å¦ç‚º CSR æŒ‡ä»¤
        if (is_csr_inst) begin
            alu_op_temp = ALU_ADD; // CSR æ“ä½œ
        end
        // 1. æª¢æŸ¥æ˜¯å¦ç‚º M æ“´å±• (ä¾‹å¦‚ MUL)
        else if (is_m_ext) begin
            case (funct3)
                3'b000: begin
                    alu_op_temp = ALU_MUL;
                end
                3'b001: alu_op_temp = ALU_MULH;   // ğŸ† æ–°å¢ 
                3'b010: alu_op_temp = ALU_MULHSU; // ğŸ† æ–°å¢ (å»ºè­°ä¸€ä½µå¯¦ä½œ)           
                3'b011: alu_op_temp = ALU_MULHU;  // ğŸ† æ–°å¢    
                3'b100: begin
                    alu_op_temp = ALU_DIV;
                end
                3'b101: begin
                    alu_op_temp = ALU_DIV;
                end
                3'b110: begin
                    alu_op_temp = ALU_REM;
                end
                3'b111: begin
                    alu_op_temp = ALU_REM;
                end
                default: begin
                    alu_op_temp = ALU_ADD;
                end
            endcase
        end 
        // 2. è™•ç† Branch æŒ‡ä»¤
        else if (opcode == OP_BRANCH) begin
            case (funct3)
                3'b000: alu_op_temp = ALU_SUB;  // BEQ
                3'b001: alu_op_temp = ALU_SUB;  // BNE
                3'b100: alu_op_temp = ALU_SLT;  // BLT
                3'b101: alu_op_temp = ALU_SLT;  // BGE
                3'b110: alu_op_temp = ALU_SLTU; // BLTU
                3'b111: alu_op_temp = ALU_SLTU; // BGEU
                default: alu_op_temp = ALU_SUB;
            endcase
        end 
        // 3. è™•ç†æ¨™æº– R-type (OP_REG) èˆ‡ I-type (OP_IMM)
        else if ((opcode == OP_REG && !is_m_ext) || opcode == OP_IMM) begin             
            case (funct3)
                 3'b000: begin
                     if (opcode == OP_REG && funct7[5]) alu_op_temp = ALU_SUB;
                     else alu_op_temp = ALU_ADD;
                 end
                 3'b001: alu_op_temp = ALU_SLL;
                 3'b010: alu_op_temp = ALU_SLT;
                 3'b011: alu_op_temp = ALU_SLTU;
                 3'b100: alu_op_temp = ALU_XOR;
                 3'b101: begin
                     if (funct7[5]) alu_op_temp = ALU_SRA;
                     else alu_op_temp = ALU_SRL;
                 end
                 3'b110: alu_op_temp = ALU_OR;
                 3'b111: alu_op_temp = ALU_AND;
             endcase
        end
        // ğŸ† ç³»çµ±èª¿ç”¨æŒ‡ä»¤ï¼ˆECALL/EBREAK/MRETï¼‰
        else if (is_syscall_inst) begin
            alu_op_temp = ALU_ADD; // ç³»çµ±èª¿ç”¨æ“ä½œç¢¼
        end
    end
    assign alu_op = alu_op_temp;

endmodule