{"vcs1":{"timestamp_begin":1733712546.257757686, "rt":1.75, "ut":0.71, "st":0.09}}
{"vcselab":{"timestamp_begin":1733712548.063595299, "rt":0.73, "ut":0.26, "st":0.06}}
{"link":{"timestamp_begin":1733712548.849975822, "rt":0.99, "ut":0.11, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1733712545.878205787}
{"VCS_COMP_START_TIME": 1733712545.878205787}
{"VCS_COMP_END_TIME": 1733712550.416918736}
{"VCS_USER_OPTIONS": "-sverilog -debug_access+all MLP.sv MLP_tb.v DotProduct.sv MultAccumulate.v denselayer.sv FPU_IP/FPU.v FPU_IP/post_norm.v FPU_IP/pre_norm_fmul.v FPU_IP/pre_norm.v FPU_IP/primitives.v FPU_IP/except.v"}
{"vcs1": {"peak_mem": 381200}}
{"vcselab": {"peak_mem": 254268}}
