// ----------------------------------------------------------------------------
// LegUp High-Level Synthesis Tool Version 5.1 (http://legupcomputing.com)
// Copyright (c) 2015-2017 LegUp Computing Inc. All Rights Reserved.
// For technical issues, please contact: support@legupcomputing.com
// For general inquiries, please contact: info@legupcomputing.com
// Date: Tue Dec 12 00:25:27 2017
// ----------------------------------------------------------------------------
`define MEMORY_CONTROLLER_ADDR_SIZE 32
`define MEMORY_CONTROLLER_DATA_SIZE 64
// Number of RAM elements: 12
`define MEMORY_CONTROLLER_TAG_SIZE 9
// This directory contains the memory initialization files generated by LegUp.
// This is a relative path to the directories where simulation and FPGA vendors' synthesis flow will run.
`define MEM_INIT_DIR "../mem_init/"
//   %llvm_cbe_filter_row.i = alloca %struct.l_array_3_uint64_t, align 8, !dbg !494, !MSB !551, !LSB !552, !extendFrom !551
`define TAG_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi `MEMORY_CONTROLLER_TAG_SIZE'd2
`define TAG_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_a {`TAG_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi, 23'd0}
//   %llvm_cbe_filter_row.i = alloca %struct.l_array_3_uint64_t, align 8, !dbg !494, !MSB !551, !LSB !552, !extendFrom !551
`define TAG_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi `MEMORY_CONTROLLER_TAG_SIZE'd2
`define TAG_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_a {`TAG_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi, 23'd0}
//   %llvm_cbe_filter_row.i = alloca %struct.l_array_3_uint64_t, align 8, !dbg !494, !MSB !551, !LSB !552, !extendFrom !551
`define TAG_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi `MEMORY_CONTROLLER_TAG_SIZE'd2
`define TAG_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_a {`TAG_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi, 23'd0}
// @main_OC_array.0 = internal unnamed_addr global [8 x %struct.l_array_8_uint64_t] zeroinitializer
`define TAG_g_main_OC_array0 `MEMORY_CONTROLLER_TAG_SIZE'd2
`define TAG_g_main_OC_array0_a {`TAG_g_main_OC_array0, 23'd0}

`timescale 1 ns / 1 ns
module memory_controller_0
(
	clk,
	memory_controller_address_a,
	memory_controller_address_b,
	memory_controller_enable_a,
	memory_controller_enable_b,
	memory_controller_write_enable_a,
	memory_controller_write_enable_b,
	memory_controller_in_a,
	memory_controller_in_b,
	memory_controller_size_a,
	memory_controller_size_b,
	memory_controller_waitrequest,
	memory_controller_out_reg_a,
	memory_controller_out_reg_b
);

parameter latency = 2;

parameter ram_latency = latency-1;

integer j;

input clk;
input memory_controller_waitrequest;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
input memory_controller_enable_a;
input memory_controller_write_enable_a;
input [64-1:0] memory_controller_in_a;
input [1:0] memory_controller_size_a;
output reg [64-1:0] memory_controller_out_reg_a;
reg [64-1:0] memory_controller_out_prev_a;
reg [64-1:0] memory_controller_out_a;

reg memory_controller_enable_reg_a;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
input memory_controller_enable_b;
input memory_controller_write_enable_b;
input [64-1:0] memory_controller_in_b;
input [1:0] memory_controller_size_b;
output reg [64-1:0] memory_controller_out_reg_b;
reg [64-1:0] memory_controller_out_prev_b;
reg [64-1:0] memory_controller_out_b;

reg memory_controller_enable_reg_b;

reg [5:0] main_OC_array0_address_a;
reg [5:0] main_OC_array0_address_b;
reg main_OC_array0_write_enable_a;
reg main_OC_array0_write_enable_b;
reg [63:0] main_OC_array0_in_a;
reg [63:0] main_OC_array0_in_b;
wire [63:0] main_OC_array0_out_a;
wire [63:0] main_OC_array0_out_b;
reg [8-1:0] main_OC_array0_byteena_a;
reg [8-1:0] main_OC_array0_byteena_b;

// @main_OC_array.0 = internal unnamed_addr global [8 x %struct.l_array_8_uint64_t] zeroinitializer
ram_dual_port main_OC_array0 (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( main_OC_array0_address_a ),
	.wren_a( main_OC_array0_write_enable_a ),
	.data_a( main_OC_array0_in_a ),
	.byteena_a( main_OC_array0_byteena_a ),
	.q_a( main_OC_array0_out_a ),
	.address_b( main_OC_array0_address_b ),
	.wren_b( main_OC_array0_write_enable_b ),
	.data_b( main_OC_array0_in_b ),
	.byteena_b( main_OC_array0_byteena_b ),
	.q_b( main_OC_array0_out_b )
);
defparam main_OC_array0.width_a = 64;
defparam main_OC_array0.widthad_a = 6;
defparam main_OC_array0.width_be_a = 8;
defparam main_OC_array0.numwords_a = 64;
defparam main_OC_array0.width_b = 64;
defparam main_OC_array0.widthad_b = 6;
defparam main_OC_array0.width_be_b = 8;
defparam main_OC_array0.numwords_b = 64;
defparam main_OC_array0.latency = ram_latency;
defparam main_OC_array0.init_file = {`MEM_INIT_DIR, "main_OC_array0.mif"};
wire [`MEMORY_CONTROLLER_TAG_SIZE-1:0] tag_a;
assign tag_a = memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:`MEMORY_CONTROLLER_ADDR_SIZE-`MEMORY_CONTROLLER_TAG_SIZE];
reg [2:0] prevAddr_a;
reg [1:0] prevSize_a;
reg [2:0] prevSize_a_and;

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
	prevAddr_a <= memory_controller_address_a[2:0];
	prevSize_a <= memory_controller_size_a;
end
wire [`MEMORY_CONTROLLER_TAG_SIZE-1:0] tag_b;
assign tag_b = memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:`MEMORY_CONTROLLER_ADDR_SIZE-`MEMORY_CONTROLLER_TAG_SIZE];
reg [2:0] prevAddr_b;
reg [1:0] prevSize_b;
reg [2:0] prevSize_b_and;

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
	prevAddr_b <= memory_controller_address_b[2:0];
	prevSize_b <= memory_controller_size_b;
end

reg [2:0] select_not_struct_a;

wire select_main_OC_array0_a;
assign select_main_OC_array0_a = (tag_a == `TAG_g_main_OC_array0);
reg [ram_latency:0] select_main_OC_array0_reg_a;
reg [63:0] memory_controller_main_OC_array0_out_a;
wire [63:0] memory_controller_main_OC_array0_out_struct_a;
assign memory_controller_main_OC_array0_out_struct_a = {64{ select_main_OC_array0_reg_a[ram_latency]}} & main_OC_array0_out_a;

always @(*)
begin
main_OC_array0_address_a = memory_controller_address_a[9-1:3] & {6{select_main_OC_array0_a}};
main_OC_array0_write_enable_a = memory_controller_write_enable_a & select_main_OC_array0_a;
		main_OC_array0_in_a = 0;
case(memory_controller_size_a)
	3:
	begin
		main_OC_array0_in_a[64-1:0] = memory_controller_in_a[64-1:0];
		main_OC_array0_byteena_a = 8'b11111111;
	end
	2:
	begin
		if (memory_controller_address_a [2:2] == 0)
		begin
			main_OC_array0_in_a[32-1:0] = memory_controller_in_a[32-1:0];
			main_OC_array0_byteena_a = 8'b00001111;
		end
		else
		begin
			main_OC_array0_in_a[64-1:32] = memory_controller_in_a[32-1:0];
			main_OC_array0_byteena_a = 8'b11110000;
		end
	end
	1:
	begin
		case (memory_controller_address_a[2:1])
			0:
			begin
				main_OC_array0_in_a[16-1:0] = memory_controller_in_a[16-1:0];
				main_OC_array0_byteena_a = 8'd3;
			end
			1:
			begin
				main_OC_array0_in_a[32-1:16] = memory_controller_in_a[16-1:0];
				main_OC_array0_byteena_a = 8'd12;
			end
			2:
			begin
				main_OC_array0_in_a[48-1:32] = memory_controller_in_a[16-1:0];
				main_OC_array0_byteena_a = 8'd48;
			end
			3:
			begin
				main_OC_array0_in_a[64-1:48] = memory_controller_in_a[16-1:0];
				main_OC_array0_byteena_a = 8'd192;
			end
		endcase
	end
	0:
		case (memory_controller_address_a[2:0])
			0:
			begin
				main_OC_array0_in_a[8-1:0] = memory_controller_in_a[8-1:0];
				main_OC_array0_byteena_a = 8'd1;
			end
			1:
			begin
				main_OC_array0_in_a[16-1:8] = memory_controller_in_a[8-1:0];
				main_OC_array0_byteena_a = 8'd2;
			end
			2:
			begin
				main_OC_array0_in_a[24-1:16] = memory_controller_in_a[8-1:0];
				main_OC_array0_byteena_a = 8'd4;
			end
			3:
			begin
				main_OC_array0_in_a[32-1:24] = memory_controller_in_a[8-1:0];
				main_OC_array0_byteena_a = 8'd8;
			end
			4:
			begin
				main_OC_array0_in_a[40-1:32] = memory_controller_in_a[8-1:0];
				main_OC_array0_byteena_a = 8'd16;
			end
			5:
			begin
				main_OC_array0_in_a[48-1:40] = memory_controller_in_a[8-1:0];
				main_OC_array0_byteena_a = 8'd32;
			end
			6:
			begin
				main_OC_array0_in_a[56-1:48] = memory_controller_in_a[8-1:0];
				main_OC_array0_byteena_a = 8'd64;
			end
			7:
			begin
				main_OC_array0_in_a[64-1:56] = memory_controller_in_a[8-1:0];
				main_OC_array0_byteena_a = 8'd128;
			end
	endcase
endcase

end
always @(*)
begin
select_not_struct_a [2:0] = 3'b0;
memory_controller_main_OC_array0_out_a = 0;
case(prevAddr_a)
	0: memory_controller_main_OC_array0_out_a[64-1:0] = memory_controller_main_OC_array0_out_struct_a[64-1:0];
	1: memory_controller_main_OC_array0_out_a[32-1:0] = memory_controller_main_OC_array0_out_struct_a[40-1:8];
	2: memory_controller_main_OC_array0_out_a[32-1:0] = memory_controller_main_OC_array0_out_struct_a[48-1:16];
	3: memory_controller_main_OC_array0_out_a[32-1:0] = memory_controller_main_OC_array0_out_struct_a[56-1:24];
	4: memory_controller_main_OC_array0_out_a[32-1:0] = memory_controller_main_OC_array0_out_struct_a[64-1:32];
	5: memory_controller_main_OC_array0_out_a[16-1:0] = memory_controller_main_OC_array0_out_struct_a[56-1:40];
	6: memory_controller_main_OC_array0_out_a[16-1:0] = memory_controller_main_OC_array0_out_struct_a[64-1:48];
	7: memory_controller_main_OC_array0_out_a[8-1:0] = memory_controller_main_OC_array0_out_struct_a[64-1:56];
endcase

memory_controller_out_prev_a = memory_controller_out_reg_a & { 64{!memory_controller_enable_reg_a}};
memory_controller_out_a = 1'b0 | memory_controller_out_prev_a | memory_controller_main_OC_array0_out_a;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
memory_controller_out_reg_a <= memory_controller_out_a;
memory_controller_enable_reg_a <= memory_controller_enable_a;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
for (j = 0; j < ram_latency; j=j+1)
begin
select_main_OC_array0_reg_a[j+1] <= select_main_OC_array0_reg_a[j];
end
always @(*)
begin
select_main_OC_array0_reg_a[0] <= select_main_OC_array0_a;
end

reg [2:0] select_not_struct_b;

wire select_main_OC_array0_b;
assign select_main_OC_array0_b = (tag_b == `TAG_g_main_OC_array0);
reg [ram_latency:0] select_main_OC_array0_reg_b;
reg [63:0] memory_controller_main_OC_array0_out_b;
wire [63:0] memory_controller_main_OC_array0_out_struct_b;
assign memory_controller_main_OC_array0_out_struct_b = {64{ select_main_OC_array0_reg_b[ram_latency]}} & main_OC_array0_out_b;

always @(*)
begin
main_OC_array0_address_b = memory_controller_address_b[9-1:3] & {6{select_main_OC_array0_b}};
main_OC_array0_write_enable_b = memory_controller_write_enable_b & select_main_OC_array0_b;
		main_OC_array0_in_b = 0;
case(memory_controller_size_b)
	3:
	begin
		main_OC_array0_in_b[64-1:0] = memory_controller_in_b[64-1:0];
		main_OC_array0_byteena_b = 8'b11111111;
	end
	2:
	begin
		if (memory_controller_address_b [2:2] == 0)
		begin
			main_OC_array0_in_b[32-1:0] = memory_controller_in_b[32-1:0];
			main_OC_array0_byteena_b = 8'b00001111;
		end
		else
		begin
			main_OC_array0_in_b[64-1:32] = memory_controller_in_b[32-1:0];
			main_OC_array0_byteena_b = 8'b11110000;
		end
	end
	1:
	begin
		case (memory_controller_address_b[2:1])
			0:
			begin
				main_OC_array0_in_b[16-1:0] = memory_controller_in_b[16-1:0];
				main_OC_array0_byteena_b = 8'd3;
			end
			1:
			begin
				main_OC_array0_in_b[32-1:16] = memory_controller_in_b[16-1:0];
				main_OC_array0_byteena_b = 8'd12;
			end
			2:
			begin
				main_OC_array0_in_b[48-1:32] = memory_controller_in_b[16-1:0];
				main_OC_array0_byteena_b = 8'd48;
			end
			3:
			begin
				main_OC_array0_in_b[64-1:48] = memory_controller_in_b[16-1:0];
				main_OC_array0_byteena_b = 8'd192;
			end
		endcase
	end
	0:
		case (memory_controller_address_b[2:0])
			0:
			begin
				main_OC_array0_in_b[8-1:0] = memory_controller_in_b[8-1:0];
				main_OC_array0_byteena_b = 8'd1;
			end
			1:
			begin
				main_OC_array0_in_b[16-1:8] = memory_controller_in_b[8-1:0];
				main_OC_array0_byteena_b = 8'd2;
			end
			2:
			begin
				main_OC_array0_in_b[24-1:16] = memory_controller_in_b[8-1:0];
				main_OC_array0_byteena_b = 8'd4;
			end
			3:
			begin
				main_OC_array0_in_b[32-1:24] = memory_controller_in_b[8-1:0];
				main_OC_array0_byteena_b = 8'd8;
			end
			4:
			begin
				main_OC_array0_in_b[40-1:32] = memory_controller_in_b[8-1:0];
				main_OC_array0_byteena_b = 8'd16;
			end
			5:
			begin
				main_OC_array0_in_b[48-1:40] = memory_controller_in_b[8-1:0];
				main_OC_array0_byteena_b = 8'd32;
			end
			6:
			begin
				main_OC_array0_in_b[56-1:48] = memory_controller_in_b[8-1:0];
				main_OC_array0_byteena_b = 8'd64;
			end
			7:
			begin
				main_OC_array0_in_b[64-1:56] = memory_controller_in_b[8-1:0];
				main_OC_array0_byteena_b = 8'd128;
			end
	endcase
endcase

end
always @(*)
begin
select_not_struct_b [2:0] = 3'b0;
memory_controller_main_OC_array0_out_b = 0;
case(prevAddr_b)
	0: memory_controller_main_OC_array0_out_b[64-1:0] = memory_controller_main_OC_array0_out_struct_b[64-1:0];
	1: memory_controller_main_OC_array0_out_b[32-1:0] = memory_controller_main_OC_array0_out_struct_b[40-1:8];
	2: memory_controller_main_OC_array0_out_b[32-1:0] = memory_controller_main_OC_array0_out_struct_b[48-1:16];
	3: memory_controller_main_OC_array0_out_b[32-1:0] = memory_controller_main_OC_array0_out_struct_b[56-1:24];
	4: memory_controller_main_OC_array0_out_b[32-1:0] = memory_controller_main_OC_array0_out_struct_b[64-1:32];
	5: memory_controller_main_OC_array0_out_b[16-1:0] = memory_controller_main_OC_array0_out_struct_b[56-1:40];
	6: memory_controller_main_OC_array0_out_b[16-1:0] = memory_controller_main_OC_array0_out_struct_b[64-1:48];
	7: memory_controller_main_OC_array0_out_b[8-1:0] = memory_controller_main_OC_array0_out_struct_b[64-1:56];
endcase

memory_controller_out_prev_b = memory_controller_out_reg_b & { 64{!memory_controller_enable_reg_b}};
memory_controller_out_b = 1'b0 | memory_controller_out_prev_b | memory_controller_main_OC_array0_out_b;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
memory_controller_out_reg_b <= memory_controller_out_b;
memory_controller_enable_reg_b <= memory_controller_enable_b;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
for (j = 0; j < ram_latency; j=j+1)
begin
select_main_OC_array0_reg_b[j+1] <= select_main_OC_array0_reg_b[j];
end
always @(*)
begin
select_main_OC_array0_reg_b[0] <= select_main_OC_array0_b;
end

endmodule 

`timescale 1 ns / 1 ns
module memory_controller_2
(
	clk,
	memory_controller_address_a,
	memory_controller_address_b,
	memory_controller_enable_a,
	memory_controller_enable_b,
	memory_controller_write_enable_a,
	memory_controller_write_enable_b,
	memory_controller_in_a,
	memory_controller_in_b,
	memory_controller_size_a,
	memory_controller_size_b,
	memory_controller_waitrequest,
	memory_controller_out_reg_a,
	memory_controller_out_reg_b
);

parameter latency = 2;

parameter ram_latency = latency-1;

integer j;

input clk;
input memory_controller_waitrequest;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
input memory_controller_enable_a;
input memory_controller_write_enable_a;
input [64-1:0] memory_controller_in_a;
input [1:0] memory_controller_size_a;
output reg [64-1:0] memory_controller_out_reg_a;
reg [64-1:0] memory_controller_out_prev_a;
reg [64-1:0] memory_controller_out_a;

reg memory_controller_enable_reg_a;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
input memory_controller_enable_b;
input memory_controller_write_enable_b;
input [64-1:0] memory_controller_in_b;
input [1:0] memory_controller_size_b;
output reg [64-1:0] memory_controller_out_reg_b;
reg [64-1:0] memory_controller_out_prev_b;
reg [64-1:0] memory_controller_out_b;

reg memory_controller_enable_reg_b;

reg [1:0] auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_address_a;
reg [1:0] auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_address_b;
reg auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_write_enable_a;
reg auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_write_enable_b;
reg [63:0] auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_in_a;
reg [63:0] auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_in_b;
wire [63:0] auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_a;
wire [63:0] auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_b;
reg [8-1:0] auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_byteena_a;
reg [8-1:0] auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_byteena_b;

//   %llvm_cbe_filter_row.i = alloca %struct.l_array_3_uint64_t, align 8, !dbg !494, !MSB !551, !LSB !552, !extendFrom !551
ram_dual_port auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_address_a ),
	.wren_a( auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_write_enable_a ),
	.data_a( auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_in_a ),
	.byteena_a( auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_byteena_a ),
	.q_a( auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_a ),
	.address_b( auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_address_b ),
	.wren_b( auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_write_enable_b ),
	.data_b( auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_in_b ),
	.byteena_b( auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_byteena_b ),
	.q_b( auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_b )
);
defparam auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi.width_a = 64;
defparam auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi.widthad_a = 2;
defparam auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi.width_be_a = 8;
defparam auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi.numwords_a = 3;
defparam auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi.width_b = 64;
defparam auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi.widthad_b = 2;
defparam auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi.width_be_b = 8;
defparam auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi.numwords_b = 3;
defparam auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi.latency = ram_latency;
wire [`MEMORY_CONTROLLER_TAG_SIZE-1:0] tag_a;
assign tag_a = memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:`MEMORY_CONTROLLER_ADDR_SIZE-`MEMORY_CONTROLLER_TAG_SIZE];
reg [2:0] prevAddr_a;
reg [1:0] prevSize_a;
reg [2:0] prevSize_a_and;

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
	prevAddr_a <= memory_controller_address_a[2:0];
	prevSize_a <= memory_controller_size_a;
end
wire [`MEMORY_CONTROLLER_TAG_SIZE-1:0] tag_b;
assign tag_b = memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:`MEMORY_CONTROLLER_ADDR_SIZE-`MEMORY_CONTROLLER_TAG_SIZE];
reg [2:0] prevAddr_b;
reg [1:0] prevSize_b;
reg [2:0] prevSize_b_and;

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
	prevAddr_b <= memory_controller_address_b[2:0];
	prevSize_b <= memory_controller_size_b;
end

reg [2:0] select_not_struct_a;

wire select_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_a;
assign select_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_a = (tag_a == `TAG_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi);
reg [ram_latency:0] select_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_reg_a;
reg [63:0] memory_controller_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_a;
wire [63:0] memory_controller_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_struct_a;
assign memory_controller_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_struct_a = {64{ select_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_reg_a[ram_latency]}} & auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_a;

always @(*)
begin
auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_address_a = memory_controller_address_a[5-1:3] & {2{select_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_a}};
auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_write_enable_a = memory_controller_write_enable_a & select_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_a;
		auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_in_a = 0;
case(memory_controller_size_a)
	3:
	begin
		auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_in_a[64-1:0] = memory_controller_in_a[64-1:0];
		auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_byteena_a = 8'b11111111;
	end
	2:
	begin
		if (memory_controller_address_a [2:2] == 0)
		begin
			auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_in_a[32-1:0] = memory_controller_in_a[32-1:0];
			auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_byteena_a = 8'b00001111;
		end
		else
		begin
			auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_in_a[64-1:32] = memory_controller_in_a[32-1:0];
			auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_byteena_a = 8'b11110000;
		end
	end
	1:
	begin
		case (memory_controller_address_a[2:1])
			0:
			begin
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_in_a[16-1:0] = memory_controller_in_a[16-1:0];
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_byteena_a = 8'd3;
			end
			1:
			begin
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_in_a[32-1:16] = memory_controller_in_a[16-1:0];
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_byteena_a = 8'd12;
			end
			2:
			begin
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_in_a[48-1:32] = memory_controller_in_a[16-1:0];
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_byteena_a = 8'd48;
			end
			3:
			begin
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_in_a[64-1:48] = memory_controller_in_a[16-1:0];
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_byteena_a = 8'd192;
			end
		endcase
	end
	0:
		case (memory_controller_address_a[2:0])
			0:
			begin
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_in_a[8-1:0] = memory_controller_in_a[8-1:0];
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_byteena_a = 8'd1;
			end
			1:
			begin
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_in_a[16-1:8] = memory_controller_in_a[8-1:0];
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_byteena_a = 8'd2;
			end
			2:
			begin
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_in_a[24-1:16] = memory_controller_in_a[8-1:0];
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_byteena_a = 8'd4;
			end
			3:
			begin
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_in_a[32-1:24] = memory_controller_in_a[8-1:0];
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_byteena_a = 8'd8;
			end
			4:
			begin
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_in_a[40-1:32] = memory_controller_in_a[8-1:0];
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_byteena_a = 8'd16;
			end
			5:
			begin
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_in_a[48-1:40] = memory_controller_in_a[8-1:0];
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_byteena_a = 8'd32;
			end
			6:
			begin
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_in_a[56-1:48] = memory_controller_in_a[8-1:0];
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_byteena_a = 8'd64;
			end
			7:
			begin
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_in_a[64-1:56] = memory_controller_in_a[8-1:0];
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_byteena_a = 8'd128;
			end
	endcase
endcase

end
always @(*)
begin
select_not_struct_a [2:0] = 3'b0;
memory_controller_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_a = 0;
case(prevAddr_a)
	0: memory_controller_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_a[64-1:0] = memory_controller_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_struct_a[64-1:0];
	1: memory_controller_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_a[32-1:0] = memory_controller_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_struct_a[40-1:8];
	2: memory_controller_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_a[32-1:0] = memory_controller_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_struct_a[48-1:16];
	3: memory_controller_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_a[32-1:0] = memory_controller_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_struct_a[56-1:24];
	4: memory_controller_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_a[32-1:0] = memory_controller_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_struct_a[64-1:32];
	5: memory_controller_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_a[16-1:0] = memory_controller_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_struct_a[56-1:40];
	6: memory_controller_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_a[16-1:0] = memory_controller_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_struct_a[64-1:48];
	7: memory_controller_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_a[8-1:0] = memory_controller_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_struct_a[64-1:56];
endcase

memory_controller_out_prev_a = memory_controller_out_reg_a & { 64{!memory_controller_enable_reg_a}};
memory_controller_out_a = 1'b0 | memory_controller_out_prev_a | memory_controller_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_a;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
memory_controller_out_reg_a <= memory_controller_out_a;
memory_controller_enable_reg_a <= memory_controller_enable_a;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
for (j = 0; j < ram_latency; j=j+1)
begin
select_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_reg_a[j+1] <= select_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_reg_a[j];
end
always @(*)
begin
select_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_reg_a[0] <= select_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_a;
end

reg [2:0] select_not_struct_b;

wire select_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_b;
assign select_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_b = (tag_b == `TAG_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi);
reg [ram_latency:0] select_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_reg_b;
reg [63:0] memory_controller_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_b;
wire [63:0] memory_controller_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_struct_b;
assign memory_controller_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_struct_b = {64{ select_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_reg_b[ram_latency]}} & auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_b;

always @(*)
begin
auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_address_b = memory_controller_address_b[5-1:3] & {2{select_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_b}};
auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_write_enable_b = memory_controller_write_enable_b & select_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_b;
		auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_in_b = 0;
case(memory_controller_size_b)
	3:
	begin
		auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_in_b[64-1:0] = memory_controller_in_b[64-1:0];
		auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_byteena_b = 8'b11111111;
	end
	2:
	begin
		if (memory_controller_address_b [2:2] == 0)
		begin
			auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_in_b[32-1:0] = memory_controller_in_b[32-1:0];
			auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_byteena_b = 8'b00001111;
		end
		else
		begin
			auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_in_b[64-1:32] = memory_controller_in_b[32-1:0];
			auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_byteena_b = 8'b11110000;
		end
	end
	1:
	begin
		case (memory_controller_address_b[2:1])
			0:
			begin
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_in_b[16-1:0] = memory_controller_in_b[16-1:0];
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_byteena_b = 8'd3;
			end
			1:
			begin
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_in_b[32-1:16] = memory_controller_in_b[16-1:0];
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_byteena_b = 8'd12;
			end
			2:
			begin
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_in_b[48-1:32] = memory_controller_in_b[16-1:0];
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_byteena_b = 8'd48;
			end
			3:
			begin
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_in_b[64-1:48] = memory_controller_in_b[16-1:0];
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_byteena_b = 8'd192;
			end
		endcase
	end
	0:
		case (memory_controller_address_b[2:0])
			0:
			begin
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_in_b[8-1:0] = memory_controller_in_b[8-1:0];
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_byteena_b = 8'd1;
			end
			1:
			begin
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_in_b[16-1:8] = memory_controller_in_b[8-1:0];
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_byteena_b = 8'd2;
			end
			2:
			begin
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_in_b[24-1:16] = memory_controller_in_b[8-1:0];
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_byteena_b = 8'd4;
			end
			3:
			begin
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_in_b[32-1:24] = memory_controller_in_b[8-1:0];
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_byteena_b = 8'd8;
			end
			4:
			begin
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_in_b[40-1:32] = memory_controller_in_b[8-1:0];
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_byteena_b = 8'd16;
			end
			5:
			begin
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_in_b[48-1:40] = memory_controller_in_b[8-1:0];
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_byteena_b = 8'd32;
			end
			6:
			begin
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_in_b[56-1:48] = memory_controller_in_b[8-1:0];
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_byteena_b = 8'd64;
			end
			7:
			begin
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_in_b[64-1:56] = memory_controller_in_b[8-1:0];
				auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_byteena_b = 8'd128;
			end
	endcase
endcase

end
always @(*)
begin
select_not_struct_b [2:0] = 3'b0;
memory_controller_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_b = 0;
case(prevAddr_b)
	0: memory_controller_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_b[64-1:0] = memory_controller_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_struct_b[64-1:0];
	1: memory_controller_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_b[32-1:0] = memory_controller_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_struct_b[40-1:8];
	2: memory_controller_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_b[32-1:0] = memory_controller_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_struct_b[48-1:16];
	3: memory_controller_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_b[32-1:0] = memory_controller_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_struct_b[56-1:24];
	4: memory_controller_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_b[32-1:0] = memory_controller_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_struct_b[64-1:32];
	5: memory_controller_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_b[16-1:0] = memory_controller_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_struct_b[56-1:40];
	6: memory_controller_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_b[16-1:0] = memory_controller_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_struct_b[64-1:48];
	7: memory_controller_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_b[8-1:0] = memory_controller_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_struct_b[64-1:56];
endcase

memory_controller_out_prev_b = memory_controller_out_reg_b & { 64{!memory_controller_enable_reg_b}};
memory_controller_out_b = 1'b0 | memory_controller_out_prev_b | memory_controller_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_out_b;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
memory_controller_out_reg_b <= memory_controller_out_b;
memory_controller_enable_reg_b <= memory_controller_enable_b;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
for (j = 0; j < ram_latency; j=j+1)
begin
select_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_reg_b[j+1] <= select_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_reg_b[j];
end
always @(*)
begin
select_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_reg_b[0] <= select_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_b;
end

endmodule 

`timescale 1 ns / 1 ns
module memory_controller_3
(
	clk,
	memory_controller_address_a,
	memory_controller_address_b,
	memory_controller_enable_a,
	memory_controller_enable_b,
	memory_controller_write_enable_a,
	memory_controller_write_enable_b,
	memory_controller_in_a,
	memory_controller_in_b,
	memory_controller_size_a,
	memory_controller_size_b,
	memory_controller_waitrequest,
	memory_controller_out_reg_a,
	memory_controller_out_reg_b
);

parameter latency = 2;

parameter ram_latency = latency-1;

integer j;

input clk;
input memory_controller_waitrequest;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
input memory_controller_enable_a;
input memory_controller_write_enable_a;
input [64-1:0] memory_controller_in_a;
input [1:0] memory_controller_size_a;
output reg [64-1:0] memory_controller_out_reg_a;
reg [64-1:0] memory_controller_out_prev_a;
reg [64-1:0] memory_controller_out_a;

reg memory_controller_enable_reg_a;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
input memory_controller_enable_b;
input memory_controller_write_enable_b;
input [64-1:0] memory_controller_in_b;
input [1:0] memory_controller_size_b;
output reg [64-1:0] memory_controller_out_reg_b;
reg [64-1:0] memory_controller_out_prev_b;
reg [64-1:0] memory_controller_out_b;

reg memory_controller_enable_reg_b;

reg [1:0] auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_address_a;
reg [1:0] auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_address_b;
reg auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_write_enable_a;
reg auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_write_enable_b;
reg [63:0] auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_in_a;
reg [63:0] auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_in_b;
wire [63:0] auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_a;
wire [63:0] auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_b;
reg [8-1:0] auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_byteena_a;
reg [8-1:0] auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_byteena_b;

//   %llvm_cbe_filter_row.i = alloca %struct.l_array_3_uint64_t, align 8, !dbg !494, !MSB !551, !LSB !552, !extendFrom !551
ram_dual_port auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_address_a ),
	.wren_a( auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_write_enable_a ),
	.data_a( auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_in_a ),
	.byteena_a( auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_byteena_a ),
	.q_a( auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_a ),
	.address_b( auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_address_b ),
	.wren_b( auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_write_enable_b ),
	.data_b( auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_in_b ),
	.byteena_b( auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_byteena_b ),
	.q_b( auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_b )
);
defparam auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi.width_a = 64;
defparam auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi.widthad_a = 2;
defparam auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi.width_be_a = 8;
defparam auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi.numwords_a = 3;
defparam auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi.width_b = 64;
defparam auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi.widthad_b = 2;
defparam auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi.width_be_b = 8;
defparam auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi.numwords_b = 3;
defparam auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi.latency = ram_latency;
wire [`MEMORY_CONTROLLER_TAG_SIZE-1:0] tag_a;
assign tag_a = memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:`MEMORY_CONTROLLER_ADDR_SIZE-`MEMORY_CONTROLLER_TAG_SIZE];
reg [2:0] prevAddr_a;
reg [1:0] prevSize_a;
reg [2:0] prevSize_a_and;

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
	prevAddr_a <= memory_controller_address_a[2:0];
	prevSize_a <= memory_controller_size_a;
end
wire [`MEMORY_CONTROLLER_TAG_SIZE-1:0] tag_b;
assign tag_b = memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:`MEMORY_CONTROLLER_ADDR_SIZE-`MEMORY_CONTROLLER_TAG_SIZE];
reg [2:0] prevAddr_b;
reg [1:0] prevSize_b;
reg [2:0] prevSize_b_and;

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
	prevAddr_b <= memory_controller_address_b[2:0];
	prevSize_b <= memory_controller_size_b;
end

reg [2:0] select_not_struct_a;

wire select_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_a;
assign select_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_a = (tag_a == `TAG_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi);
reg [ram_latency:0] select_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_reg_a;
reg [63:0] memory_controller_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_a;
wire [63:0] memory_controller_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_struct_a;
assign memory_controller_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_struct_a = {64{ select_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_reg_a[ram_latency]}} & auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_a;

always @(*)
begin
auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_address_a = memory_controller_address_a[5-1:3] & {2{select_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_a}};
auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_write_enable_a = memory_controller_write_enable_a & select_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_a;
		auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_in_a = 0;
case(memory_controller_size_a)
	3:
	begin
		auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_in_a[64-1:0] = memory_controller_in_a[64-1:0];
		auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_byteena_a = 8'b11111111;
	end
	2:
	begin
		if (memory_controller_address_a [2:2] == 0)
		begin
			auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_in_a[32-1:0] = memory_controller_in_a[32-1:0];
			auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_byteena_a = 8'b00001111;
		end
		else
		begin
			auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_in_a[64-1:32] = memory_controller_in_a[32-1:0];
			auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_byteena_a = 8'b11110000;
		end
	end
	1:
	begin
		case (memory_controller_address_a[2:1])
			0:
			begin
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_in_a[16-1:0] = memory_controller_in_a[16-1:0];
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_byteena_a = 8'd3;
			end
			1:
			begin
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_in_a[32-1:16] = memory_controller_in_a[16-1:0];
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_byteena_a = 8'd12;
			end
			2:
			begin
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_in_a[48-1:32] = memory_controller_in_a[16-1:0];
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_byteena_a = 8'd48;
			end
			3:
			begin
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_in_a[64-1:48] = memory_controller_in_a[16-1:0];
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_byteena_a = 8'd192;
			end
		endcase
	end
	0:
		case (memory_controller_address_a[2:0])
			0:
			begin
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_in_a[8-1:0] = memory_controller_in_a[8-1:0];
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_byteena_a = 8'd1;
			end
			1:
			begin
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_in_a[16-1:8] = memory_controller_in_a[8-1:0];
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_byteena_a = 8'd2;
			end
			2:
			begin
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_in_a[24-1:16] = memory_controller_in_a[8-1:0];
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_byteena_a = 8'd4;
			end
			3:
			begin
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_in_a[32-1:24] = memory_controller_in_a[8-1:0];
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_byteena_a = 8'd8;
			end
			4:
			begin
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_in_a[40-1:32] = memory_controller_in_a[8-1:0];
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_byteena_a = 8'd16;
			end
			5:
			begin
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_in_a[48-1:40] = memory_controller_in_a[8-1:0];
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_byteena_a = 8'd32;
			end
			6:
			begin
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_in_a[56-1:48] = memory_controller_in_a[8-1:0];
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_byteena_a = 8'd64;
			end
			7:
			begin
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_in_a[64-1:56] = memory_controller_in_a[8-1:0];
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_byteena_a = 8'd128;
			end
	endcase
endcase

end
always @(*)
begin
select_not_struct_a [2:0] = 3'b0;
memory_controller_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_a = 0;
case(prevAddr_a)
	0: memory_controller_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_a[64-1:0] = memory_controller_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_struct_a[64-1:0];
	1: memory_controller_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_a[32-1:0] = memory_controller_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_struct_a[40-1:8];
	2: memory_controller_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_a[32-1:0] = memory_controller_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_struct_a[48-1:16];
	3: memory_controller_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_a[32-1:0] = memory_controller_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_struct_a[56-1:24];
	4: memory_controller_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_a[32-1:0] = memory_controller_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_struct_a[64-1:32];
	5: memory_controller_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_a[16-1:0] = memory_controller_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_struct_a[56-1:40];
	6: memory_controller_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_a[16-1:0] = memory_controller_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_struct_a[64-1:48];
	7: memory_controller_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_a[8-1:0] = memory_controller_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_struct_a[64-1:56];
endcase

memory_controller_out_prev_a = memory_controller_out_reg_a & { 64{!memory_controller_enable_reg_a}};
memory_controller_out_a = 1'b0 | memory_controller_out_prev_a | memory_controller_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_a;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
memory_controller_out_reg_a <= memory_controller_out_a;
memory_controller_enable_reg_a <= memory_controller_enable_a;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
for (j = 0; j < ram_latency; j=j+1)
begin
select_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_reg_a[j+1] <= select_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_reg_a[j];
end
always @(*)
begin
select_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_reg_a[0] <= select_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_a;
end

reg [2:0] select_not_struct_b;

wire select_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_b;
assign select_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_b = (tag_b == `TAG_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi);
reg [ram_latency:0] select_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_reg_b;
reg [63:0] memory_controller_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_b;
wire [63:0] memory_controller_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_struct_b;
assign memory_controller_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_struct_b = {64{ select_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_reg_b[ram_latency]}} & auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_b;

always @(*)
begin
auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_address_b = memory_controller_address_b[5-1:3] & {2{select_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_b}};
auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_write_enable_b = memory_controller_write_enable_b & select_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_b;
		auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_in_b = 0;
case(memory_controller_size_b)
	3:
	begin
		auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_in_b[64-1:0] = memory_controller_in_b[64-1:0];
		auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_byteena_b = 8'b11111111;
	end
	2:
	begin
		if (memory_controller_address_b [2:2] == 0)
		begin
			auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_in_b[32-1:0] = memory_controller_in_b[32-1:0];
			auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_byteena_b = 8'b00001111;
		end
		else
		begin
			auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_in_b[64-1:32] = memory_controller_in_b[32-1:0];
			auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_byteena_b = 8'b11110000;
		end
	end
	1:
	begin
		case (memory_controller_address_b[2:1])
			0:
			begin
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_in_b[16-1:0] = memory_controller_in_b[16-1:0];
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_byteena_b = 8'd3;
			end
			1:
			begin
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_in_b[32-1:16] = memory_controller_in_b[16-1:0];
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_byteena_b = 8'd12;
			end
			2:
			begin
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_in_b[48-1:32] = memory_controller_in_b[16-1:0];
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_byteena_b = 8'd48;
			end
			3:
			begin
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_in_b[64-1:48] = memory_controller_in_b[16-1:0];
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_byteena_b = 8'd192;
			end
		endcase
	end
	0:
		case (memory_controller_address_b[2:0])
			0:
			begin
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_in_b[8-1:0] = memory_controller_in_b[8-1:0];
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_byteena_b = 8'd1;
			end
			1:
			begin
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_in_b[16-1:8] = memory_controller_in_b[8-1:0];
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_byteena_b = 8'd2;
			end
			2:
			begin
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_in_b[24-1:16] = memory_controller_in_b[8-1:0];
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_byteena_b = 8'd4;
			end
			3:
			begin
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_in_b[32-1:24] = memory_controller_in_b[8-1:0];
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_byteena_b = 8'd8;
			end
			4:
			begin
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_in_b[40-1:32] = memory_controller_in_b[8-1:0];
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_byteena_b = 8'd16;
			end
			5:
			begin
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_in_b[48-1:40] = memory_controller_in_b[8-1:0];
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_byteena_b = 8'd32;
			end
			6:
			begin
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_in_b[56-1:48] = memory_controller_in_b[8-1:0];
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_byteena_b = 8'd64;
			end
			7:
			begin
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_in_b[64-1:56] = memory_controller_in_b[8-1:0];
				auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_byteena_b = 8'd128;
			end
	endcase
endcase

end
always @(*)
begin
select_not_struct_b [2:0] = 3'b0;
memory_controller_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_b = 0;
case(prevAddr_b)
	0: memory_controller_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_b[64-1:0] = memory_controller_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_struct_b[64-1:0];
	1: memory_controller_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_b[32-1:0] = memory_controller_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_struct_b[40-1:8];
	2: memory_controller_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_b[32-1:0] = memory_controller_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_struct_b[48-1:16];
	3: memory_controller_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_b[32-1:0] = memory_controller_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_struct_b[56-1:24];
	4: memory_controller_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_b[32-1:0] = memory_controller_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_struct_b[64-1:32];
	5: memory_controller_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_b[16-1:0] = memory_controller_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_struct_b[56-1:40];
	6: memory_controller_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_b[16-1:0] = memory_controller_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_struct_b[64-1:48];
	7: memory_controller_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_b[8-1:0] = memory_controller_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_struct_b[64-1:56];
endcase

memory_controller_out_prev_b = memory_controller_out_reg_b & { 64{!memory_controller_enable_reg_b}};
memory_controller_out_b = 1'b0 | memory_controller_out_prev_b | memory_controller_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_out_b;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
memory_controller_out_reg_b <= memory_controller_out_b;
memory_controller_enable_reg_b <= memory_controller_enable_b;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
for (j = 0; j < ram_latency; j=j+1)
begin
select_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_reg_b[j+1] <= select_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_reg_b[j];
end
always @(*)
begin
select_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_reg_b[0] <= select_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_b;
end

endmodule 

`timescale 1 ns / 1 ns
module memory_controller_4
(
	clk,
	memory_controller_address_a,
	memory_controller_address_b,
	memory_controller_enable_a,
	memory_controller_enable_b,
	memory_controller_write_enable_a,
	memory_controller_write_enable_b,
	memory_controller_in_a,
	memory_controller_in_b,
	memory_controller_size_a,
	memory_controller_size_b,
	memory_controller_waitrequest,
	memory_controller_out_reg_a,
	memory_controller_out_reg_b
);

parameter latency = 2;

parameter ram_latency = latency-1;

integer j;

input clk;
input memory_controller_waitrequest;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
input memory_controller_enable_a;
input memory_controller_write_enable_a;
input [64-1:0] memory_controller_in_a;
input [1:0] memory_controller_size_a;
output reg [64-1:0] memory_controller_out_reg_a;
reg [64-1:0] memory_controller_out_prev_a;
reg [64-1:0] memory_controller_out_a;

reg memory_controller_enable_reg_a;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
input memory_controller_enable_b;
input memory_controller_write_enable_b;
input [64-1:0] memory_controller_in_b;
input [1:0] memory_controller_size_b;
output reg [64-1:0] memory_controller_out_reg_b;
reg [64-1:0] memory_controller_out_prev_b;
reg [64-1:0] memory_controller_out_b;

reg memory_controller_enable_reg_b;

reg [1:0] auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_address_a;
reg [1:0] auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_address_b;
reg auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_write_enable_a;
reg auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_write_enable_b;
reg [63:0] auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_in_a;
reg [63:0] auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_in_b;
wire [63:0] auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_a;
wire [63:0] auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_b;
reg [8-1:0] auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_byteena_a;
reg [8-1:0] auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_byteena_b;

//   %llvm_cbe_filter_row.i = alloca %struct.l_array_3_uint64_t, align 8, !dbg !494, !MSB !551, !LSB !552, !extendFrom !551
ram_dual_port auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_address_a ),
	.wren_a( auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_write_enable_a ),
	.data_a( auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_in_a ),
	.byteena_a( auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_byteena_a ),
	.q_a( auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_a ),
	.address_b( auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_address_b ),
	.wren_b( auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_write_enable_b ),
	.data_b( auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_in_b ),
	.byteena_b( auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_byteena_b ),
	.q_b( auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_b )
);
defparam auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi.width_a = 64;
defparam auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi.widthad_a = 2;
defparam auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi.width_be_a = 8;
defparam auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi.numwords_a = 3;
defparam auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi.width_b = 64;
defparam auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi.widthad_b = 2;
defparam auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi.width_be_b = 8;
defparam auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi.numwords_b = 3;
defparam auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi.latency = ram_latency;
wire [`MEMORY_CONTROLLER_TAG_SIZE-1:0] tag_a;
assign tag_a = memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:`MEMORY_CONTROLLER_ADDR_SIZE-`MEMORY_CONTROLLER_TAG_SIZE];
reg [2:0] prevAddr_a;
reg [1:0] prevSize_a;
reg [2:0] prevSize_a_and;

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
	prevAddr_a <= memory_controller_address_a[2:0];
	prevSize_a <= memory_controller_size_a;
end
wire [`MEMORY_CONTROLLER_TAG_SIZE-1:0] tag_b;
assign tag_b = memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:`MEMORY_CONTROLLER_ADDR_SIZE-`MEMORY_CONTROLLER_TAG_SIZE];
reg [2:0] prevAddr_b;
reg [1:0] prevSize_b;
reg [2:0] prevSize_b_and;

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
	prevAddr_b <= memory_controller_address_b[2:0];
	prevSize_b <= memory_controller_size_b;
end

reg [2:0] select_not_struct_a;

wire select_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_a;
assign select_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_a = (tag_a == `TAG_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi);
reg [ram_latency:0] select_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_reg_a;
reg [63:0] memory_controller_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_a;
wire [63:0] memory_controller_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_struct_a;
assign memory_controller_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_struct_a = {64{ select_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_reg_a[ram_latency]}} & auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_a;

always @(*)
begin
auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_address_a = memory_controller_address_a[5-1:3] & {2{select_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_a}};
auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_write_enable_a = memory_controller_write_enable_a & select_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_a;
		auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_in_a = 0;
case(memory_controller_size_a)
	3:
	begin
		auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_in_a[64-1:0] = memory_controller_in_a[64-1:0];
		auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_byteena_a = 8'b11111111;
	end
	2:
	begin
		if (memory_controller_address_a [2:2] == 0)
		begin
			auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_in_a[32-1:0] = memory_controller_in_a[32-1:0];
			auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_byteena_a = 8'b00001111;
		end
		else
		begin
			auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_in_a[64-1:32] = memory_controller_in_a[32-1:0];
			auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_byteena_a = 8'b11110000;
		end
	end
	1:
	begin
		case (memory_controller_address_a[2:1])
			0:
			begin
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_in_a[16-1:0] = memory_controller_in_a[16-1:0];
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_byteena_a = 8'd3;
			end
			1:
			begin
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_in_a[32-1:16] = memory_controller_in_a[16-1:0];
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_byteena_a = 8'd12;
			end
			2:
			begin
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_in_a[48-1:32] = memory_controller_in_a[16-1:0];
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_byteena_a = 8'd48;
			end
			3:
			begin
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_in_a[64-1:48] = memory_controller_in_a[16-1:0];
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_byteena_a = 8'd192;
			end
		endcase
	end
	0:
		case (memory_controller_address_a[2:0])
			0:
			begin
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_in_a[8-1:0] = memory_controller_in_a[8-1:0];
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_byteena_a = 8'd1;
			end
			1:
			begin
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_in_a[16-1:8] = memory_controller_in_a[8-1:0];
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_byteena_a = 8'd2;
			end
			2:
			begin
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_in_a[24-1:16] = memory_controller_in_a[8-1:0];
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_byteena_a = 8'd4;
			end
			3:
			begin
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_in_a[32-1:24] = memory_controller_in_a[8-1:0];
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_byteena_a = 8'd8;
			end
			4:
			begin
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_in_a[40-1:32] = memory_controller_in_a[8-1:0];
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_byteena_a = 8'd16;
			end
			5:
			begin
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_in_a[48-1:40] = memory_controller_in_a[8-1:0];
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_byteena_a = 8'd32;
			end
			6:
			begin
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_in_a[56-1:48] = memory_controller_in_a[8-1:0];
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_byteena_a = 8'd64;
			end
			7:
			begin
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_in_a[64-1:56] = memory_controller_in_a[8-1:0];
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_byteena_a = 8'd128;
			end
	endcase
endcase

end
always @(*)
begin
select_not_struct_a [2:0] = 3'b0;
memory_controller_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_a = 0;
case(prevAddr_a)
	0: memory_controller_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_a[64-1:0] = memory_controller_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_struct_a[64-1:0];
	1: memory_controller_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_a[32-1:0] = memory_controller_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_struct_a[40-1:8];
	2: memory_controller_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_a[32-1:0] = memory_controller_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_struct_a[48-1:16];
	3: memory_controller_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_a[32-1:0] = memory_controller_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_struct_a[56-1:24];
	4: memory_controller_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_a[32-1:0] = memory_controller_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_struct_a[64-1:32];
	5: memory_controller_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_a[16-1:0] = memory_controller_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_struct_a[56-1:40];
	6: memory_controller_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_a[16-1:0] = memory_controller_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_struct_a[64-1:48];
	7: memory_controller_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_a[8-1:0] = memory_controller_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_struct_a[64-1:56];
endcase

memory_controller_out_prev_a = memory_controller_out_reg_a & { 64{!memory_controller_enable_reg_a}};
memory_controller_out_a = 1'b0 | memory_controller_out_prev_a | memory_controller_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_a;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
memory_controller_out_reg_a <= memory_controller_out_a;
memory_controller_enable_reg_a <= memory_controller_enable_a;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
for (j = 0; j < ram_latency; j=j+1)
begin
select_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_reg_a[j+1] <= select_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_reg_a[j];
end
always @(*)
begin
select_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_reg_a[0] <= select_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_a;
end

reg [2:0] select_not_struct_b;

wire select_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_b;
assign select_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_b = (tag_b == `TAG_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi);
reg [ram_latency:0] select_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_reg_b;
reg [63:0] memory_controller_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_b;
wire [63:0] memory_controller_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_struct_b;
assign memory_controller_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_struct_b = {64{ select_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_reg_b[ram_latency]}} & auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_b;

always @(*)
begin
auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_address_b = memory_controller_address_b[5-1:3] & {2{select_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_b}};
auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_write_enable_b = memory_controller_write_enable_b & select_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_b;
		auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_in_b = 0;
case(memory_controller_size_b)
	3:
	begin
		auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_in_b[64-1:0] = memory_controller_in_b[64-1:0];
		auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_byteena_b = 8'b11111111;
	end
	2:
	begin
		if (memory_controller_address_b [2:2] == 0)
		begin
			auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_in_b[32-1:0] = memory_controller_in_b[32-1:0];
			auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_byteena_b = 8'b00001111;
		end
		else
		begin
			auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_in_b[64-1:32] = memory_controller_in_b[32-1:0];
			auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_byteena_b = 8'b11110000;
		end
	end
	1:
	begin
		case (memory_controller_address_b[2:1])
			0:
			begin
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_in_b[16-1:0] = memory_controller_in_b[16-1:0];
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_byteena_b = 8'd3;
			end
			1:
			begin
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_in_b[32-1:16] = memory_controller_in_b[16-1:0];
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_byteena_b = 8'd12;
			end
			2:
			begin
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_in_b[48-1:32] = memory_controller_in_b[16-1:0];
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_byteena_b = 8'd48;
			end
			3:
			begin
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_in_b[64-1:48] = memory_controller_in_b[16-1:0];
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_byteena_b = 8'd192;
			end
		endcase
	end
	0:
		case (memory_controller_address_b[2:0])
			0:
			begin
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_in_b[8-1:0] = memory_controller_in_b[8-1:0];
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_byteena_b = 8'd1;
			end
			1:
			begin
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_in_b[16-1:8] = memory_controller_in_b[8-1:0];
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_byteena_b = 8'd2;
			end
			2:
			begin
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_in_b[24-1:16] = memory_controller_in_b[8-1:0];
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_byteena_b = 8'd4;
			end
			3:
			begin
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_in_b[32-1:24] = memory_controller_in_b[8-1:0];
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_byteena_b = 8'd8;
			end
			4:
			begin
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_in_b[40-1:32] = memory_controller_in_b[8-1:0];
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_byteena_b = 8'd16;
			end
			5:
			begin
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_in_b[48-1:40] = memory_controller_in_b[8-1:0];
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_byteena_b = 8'd32;
			end
			6:
			begin
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_in_b[56-1:48] = memory_controller_in_b[8-1:0];
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_byteena_b = 8'd64;
			end
			7:
			begin
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_in_b[64-1:56] = memory_controller_in_b[8-1:0];
				auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_byteena_b = 8'd128;
			end
	endcase
endcase

end
always @(*)
begin
select_not_struct_b [2:0] = 3'b0;
memory_controller_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_b = 0;
case(prevAddr_b)
	0: memory_controller_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_b[64-1:0] = memory_controller_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_struct_b[64-1:0];
	1: memory_controller_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_b[32-1:0] = memory_controller_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_struct_b[40-1:8];
	2: memory_controller_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_b[32-1:0] = memory_controller_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_struct_b[48-1:16];
	3: memory_controller_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_b[32-1:0] = memory_controller_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_struct_b[56-1:24];
	4: memory_controller_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_b[32-1:0] = memory_controller_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_struct_b[64-1:32];
	5: memory_controller_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_b[16-1:0] = memory_controller_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_struct_b[56-1:40];
	6: memory_controller_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_b[16-1:0] = memory_controller_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_struct_b[64-1:48];
	7: memory_controller_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_b[8-1:0] = memory_controller_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_struct_b[64-1:56];
endcase

memory_controller_out_prev_b = memory_controller_out_reg_b & { 64{!memory_controller_enable_reg_b}};
memory_controller_out_b = 1'b0 | memory_controller_out_prev_b | memory_controller_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_out_b;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
memory_controller_out_reg_b <= memory_controller_out_b;
memory_controller_enable_reg_b <= memory_controller_enable_b;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
for (j = 0; j < ram_latency; j=j+1)
begin
select_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_reg_b[j+1] <= select_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_reg_b[j];
end
always @(*)
begin
select_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_reg_b[0] <= select_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_b;
end

endmodule 

`timescale 1 ns / 1 ns
module main
(
	clk,
	reset,
	start,
	finish,
	return_val,
	memset_start,
	memset_finish,
	memset_return_val,
	memset_arg_0,
	memset_arg_1,
	memset_arg_2,
	auto_pthread_wrapper_start,
	auto_pthread_wrapper_threadID,
	auto_pthread_wrapper_OC_1_start,
	auto_pthread_wrapper_OC_1_threadID,
	auto_pthread_wrapper_OC_2_start,
	auto_pthread_wrapper_OC_2_threadID,
	auto_pthread_wrapper_OC_3_start,
	auto_pthread_wrapper_OC_3_threadID,
	auto_pthread_wrapper_OC_4_start,
	auto_pthread_wrapper_OC_4_threadID,
	auto_pthread_wrapper_OC_5_start,
	auto_pthread_wrapper_OC_5_threadID,
	auto_pthread_wrapper_OC_6_start,
	auto_pthread_wrapper_OC_6_threadID,
	memory_controller_0_write_enable_a,
	memory_controller_0_in_a,
	memory_controller_0_enable_a,
	memory_controller_0_address_a,
	memory_controller_0_size_a,
	memory_controller_0_out_a,
	memory_controller_0_waitrequest_a,
	memory_controller_0_user_state_enable_a,
	memory_controller_0_write_enable_b,
	memory_controller_0_in_b,
	memory_controller_0_enable_b,
	memory_controller_0_address_b,
	memory_controller_0_size_b,
	memory_controller_0_out_b,
	memory_controller_0_waitrequest_b,
	memory_controller_0_user_state_enable_b,
	main_0_9_ready_to_source,
	main_0_9_valid_from_source,
	main_0_9_data_from_source
);

parameter [6:0] LEGUP_0 = 7'd0;
parameter [6:0] LEGUP_F_main_BB__0_1 = 7'd1;
parameter [6:0] LEGUP_F_main_BB__0_3 = 7'd3;
parameter [6:0] LEGUP_F_main_BB__0_5 = 7'd5;
parameter [6:0] LEGUP_F_main_BB_preheader3i_6 = 7'd6;
parameter [6:0] LEGUP_F_main_BB_preheader3i_7 = 7'd7;
parameter [6:0] LEGUP_F_main_BB_preheader3i_8 = 7'd8;
parameter [6:0] LEGUP_F_main_BB_preheader3i_9 = 7'd9;
parameter [6:0] LEGUP_F_main_BB_preheader3i_10 = 7'd10;
parameter [6:0] LEGUP_F_main_BB_preheader3i_11 = 7'd11;
parameter [6:0] LEGUP_F_main_BB_preheader3i_12 = 7'd12;
parameter [6:0] LEGUP_F_main_BB_preheader3i_13 = 7'd13;
parameter [6:0] LEGUP_F_main_BB_preheader3i_14 = 7'd14;
parameter [6:0] LEGUP_F_main_BB_preheader3i_15 = 7'd15;
parameter [6:0] LEGUP_F_main_BB_preheader3i_16 = 7'd16;
parameter [6:0] LEGUP_F_main_BB_preheader3i_17 = 7'd17;
parameter [6:0] LEGUP_F_main_BB_preheader3i_18 = 7'd18;
parameter [6:0] LEGUP_F_main_BB_preheader3i_19 = 7'd19;
parameter [6:0] LEGUP_F_main_BB_preheader3i_20 = 7'd20;
parameter [6:0] LEGUP_F_main_BB_preheader3i_21 = 7'd21;
parameter [6:0] LEGUP_F_main_BB_preheader3i_22 = 7'd22;
parameter [6:0] LEGUP_F_main_BB_preheader3i_23 = 7'd23;
parameter [6:0] LEGUP_F_main_BB_preheader3i_24 = 7'd24;
parameter [6:0] LEGUP_F_main_BB_preheader3i_25 = 7'd25;
parameter [6:0] LEGUP_F_main_BB_preheader3i_26 = 7'd26;
parameter [6:0] LEGUP_F_main_BB_preheader3i_27 = 7'd27;
parameter [6:0] LEGUP_F_main_BB_preheader3i_28 = 7'd28;
parameter [6:0] LEGUP_F_main_BB_preheader3i_29 = 7'd29;
parameter [6:0] LEGUP_F_main_BB_preheader3i_30 = 7'd30;
parameter [6:0] LEGUP_F_main_BB_preheader3i_31 = 7'd31;
parameter [6:0] LEGUP_F_main_BB_preheader3i_32 = 7'd32;
parameter [6:0] LEGUP_F_main_BB_preheader3i_33 = 7'd33;
parameter [6:0] LEGUP_F_main_BB_preheader3i_34 = 7'd34;
parameter [6:0] LEGUP_F_main_BB_preheader3i_35 = 7'd35;
parameter [6:0] LEGUP_F_main_BB_preheader3i_36 = 7'd36;
parameter [6:0] LEGUP_F_main_BB_preheader3i_37 = 7'd37;
parameter [6:0] LEGUP_F_main_BB_preheader3i_38 = 7'd38;
parameter [6:0] LEGUP_F_main_BB_preheader3i_39 = 7'd39;
parameter [6:0] LEGUP_F_main_BB_preheader3i_40 = 7'd40;
parameter [6:0] LEGUP_F_main_BB_preheader3i_41 = 7'd41;
parameter [6:0] LEGUP_F_main_BB_preheader3i_42 = 7'd42;
parameter [6:0] LEGUP_F_main_BB_preheader3i_43 = 7'd43;
parameter [6:0] LEGUP_F_main_BB_preheader3i_44 = 7'd44;
parameter [6:0] LEGUP_F_main_BB_preheader3i_45 = 7'd45;
parameter [6:0] LEGUP_F_main_BB_preheader3i_46 = 7'd46;
parameter [6:0] LEGUP_F_main_BB_preheader3i_47 = 7'd47;
parameter [6:0] LEGUP_F_main_BB_preheader3i_48 = 7'd48;
parameter [6:0] LEGUP_F_main_BB_preheader3i_49 = 7'd49;
parameter [6:0] LEGUP_F_main_BB_preheader3i_50 = 7'd50;
parameter [6:0] LEGUP_F_main_BB_preheader3i_51 = 7'd51;
parameter [6:0] LEGUP_F_main_BB_preheader3i_52 = 7'd52;
parameter [6:0] LEGUP_F_main_BB_preheader3i_53 = 7'd53;
parameter [6:0] LEGUP_F_main_BB_preheader3i_54 = 7'd54;
parameter [6:0] LEGUP_F_main_BB_preheader3i_55 = 7'd55;
parameter [6:0] LEGUP_F_main_BB_preheader3i_56 = 7'd56;
parameter [6:0] LEGUP_F_main_BB_preheader3i_57 = 7'd57;
parameter [6:0] LEGUP_F_main_BB_preheader3i_58 = 7'd58;
parameter [6:0] LEGUP_F_main_BB_preheader3i_59 = 7'd59;
parameter [6:0] LEGUP_F_main_BB_preheader3i_60 = 7'd60;
parameter [6:0] LEGUP_F_main_BB_preheader3i_61 = 7'd61;
parameter [6:0] LEGUP_F_main_BB_preheader3i_62 = 7'd62;
parameter [6:0] LEGUP_F_main_BB_preheader3i_63 = 7'd63;
parameter [6:0] LEGUP_F_main_BB_preheader3i_64 = 7'd64;
parameter [6:0] LEGUP_F_main_BB_preheader3i_65 = 7'd65;
parameter [6:0] LEGUP_F_main_BB_preheader3i_66 = 7'd66;
parameter [6:0] LEGUP_F_main_BB_preheader3i_67 = 7'd67;
parameter [6:0] LEGUP_F_main_BB_preheader3i_68 = 7'd68;
parameter [6:0] LEGUP_F_main_BB_preheader3i_69 = 7'd69;
parameter [6:0] LEGUP_F_main_BB_preheader3i_70 = 7'd70;
parameter [6:0] LEGUP_F_main_BB_preheader3i_71 = 7'd71;
parameter [6:0] LEGUP_F_main_BB_preheader3i_72 = 7'd72;
parameter [6:0] LEGUP_F_main_BB_preheader3i_73 = 7'd73;
parameter [6:0] LEGUP_F_main_BB_preheader3i_74 = 7'd74;
parameter [6:0] LEGUP_F_main_BB__24_75 = 7'd75;
parameter [6:0] LEGUP_F_main_BB__24_77 = 7'd77;
parameter [6:0] LEGUP_F_main_BB__24_79 = 7'd79;
parameter [6:0] LEGUP_F_main_BB__24_81 = 7'd81;
parameter [6:0] LEGUP_F_main_BB__24_83 = 7'd83;
parameter [6:0] LEGUP_F_main_BB__24_85 = 7'd85;
parameter [6:0] LEGUP_F_main_BB__24_87 = 7'd87;
parameter [6:0] LEGUP_F_main_BB__24_89 = 7'd89;
parameter [6:0] LEGUP_F_main_BB_preheader2i_90 = 7'd90;
parameter [6:0] LEGUP_F_main_BB_preheader2i_91 = 7'd91;
parameter [6:0] LEGUP_F_main_BB_preheader2i_92 = 7'd92;
parameter [6:0] LEGUP_F_main_BB_preheader2i_93 = 7'd93;
parameter [6:0] LEGUP_F_main_BB_preheader2i_94 = 7'd94;
parameter [6:0] LEGUP_F_main_BB_preheader2i_95 = 7'd95;
parameter [6:0] LEGUP_F_main_BB_preheader2i_96 = 7'd96;
parameter [6:0] LEGUP_F_main_BB_main_OC_mainexit_97 = 7'd97;
parameter [6:0] LEGUP_function_call_2 = 7'd2;
parameter [6:0] LEGUP_function_call_4 = 7'd4;
parameter [6:0] LEGUP_function_call_76 = 7'd76;
parameter [6:0] LEGUP_function_call_78 = 7'd78;
parameter [6:0] LEGUP_function_call_80 = 7'd80;
parameter [6:0] LEGUP_function_call_82 = 7'd82;
parameter [6:0] LEGUP_function_call_84 = 7'd84;
parameter [6:0] LEGUP_function_call_86 = 7'd86;
parameter [6:0] LEGUP_function_call_88 = 7'd88;

input  clk;
input  reset;
input  start;
output reg  finish;
output reg [31:0] return_val;
output reg  memset_start;
input  memset_finish;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memset_return_val;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memset_arg_0;
output reg [31:0] memset_arg_1;
output reg [63:0] memset_arg_2;
output reg  auto_pthread_wrapper_start;
output reg [15:0] auto_pthread_wrapper_threadID;
output reg  auto_pthread_wrapper_OC_1_start;
output reg [15:0] auto_pthread_wrapper_OC_1_threadID;
output reg  auto_pthread_wrapper_OC_2_start;
output reg [15:0] auto_pthread_wrapper_OC_2_threadID;
output reg  auto_pthread_wrapper_OC_3_start;
output reg [15:0] auto_pthread_wrapper_OC_3_threadID;
output reg  auto_pthread_wrapper_OC_4_start;
output reg [15:0] auto_pthread_wrapper_OC_4_threadID;
output reg  auto_pthread_wrapper_OC_5_start;
output reg [15:0] auto_pthread_wrapper_OC_5_threadID;
output reg  auto_pthread_wrapper_OC_6_start;
output reg [15:0] auto_pthread_wrapper_OC_6_threadID;
output reg  memory_controller_0_write_enable_a;
output reg [63:0] memory_controller_0_in_a;
output reg  memory_controller_0_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_0_address_a;
output reg [1:0] memory_controller_0_size_a;
input [63:0] memory_controller_0_out_a;
input  memory_controller_0_waitrequest_a;
output  memory_controller_0_user_state_enable_a;
output reg  memory_controller_0_write_enable_b;
output reg [63:0] memory_controller_0_in_b;
output reg  memory_controller_0_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_0_address_b;
output reg [1:0] memory_controller_0_size_b;
input [63:0] memory_controller_0_out_b;
input  memory_controller_0_waitrequest_b;
output  memory_controller_0_user_state_enable_b;
output reg  main_0_9_ready_to_source;
input  main_0_9_valid_from_source;
input [63:0] main_0_9_data_from_source;
reg [6:0] cur_state;
reg [6:0] next_state;
reg  fsm_stall;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_1;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_1_reg;
reg [3:0] main_preheader3i_llvm_cbe_i__PHI_TEMPORARY011i;
reg [3:0] main_preheader3i_llvm_cbe_i__PHI_TEMPORARY011i_reg;
reg [3:0] main_preheader3i_11;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_preheader3i_07i;
reg [4:0] main_preheader3i_12;
reg [4:0] main_preheader3i_12_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_preheader3i_06i;
reg [4:0] main_preheader3i_13;
reg [4:0] main_preheader3i_13_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_preheader3i_05i;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_preheader3i_05i_reg;
reg [4:0] main_preheader3i_14;
reg [4:0] main_preheader3i_14_reg;
reg  main_preheader3i_15;
reg  main_preheader3i_15_reg;
reg [4:0] main_preheader3i_tmpi;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_preheader3i_04i;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_preheader3i_04i_reg;
reg [4:0] main_preheader3i_16;
reg [4:0] main_preheader3i_17;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_preheader3i_03i;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_preheader3i_03i_reg;
reg [4:0] main_preheader3i_18;
reg [4:0] main_preheader3i_18_reg;
reg [4:0] main_preheader3i_19;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_preheader3i_02i;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_preheader3i_02i_reg;
reg [4:0] main_preheader3i_20;
reg [4:0] main_preheader3i_20_reg;
reg [4:0] main_preheader3i_21;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_preheader3i_01i;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_preheader3i_01i_reg;
reg [4:0] main_preheader3i_22;
reg [4:0] main_preheader3i_22_reg;
reg [4:0] main_preheader3i_23;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_preheader3i_0i;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_preheader3i_0i_reg;
reg  main_preheader3i_exitcond;
reg  main_preheader3i_exitcond_reg;
reg [2:0] main_preheader2i_llvm_cbe_i7__PHI_TEMPORARY09i;
reg [2:0] main_preheader2i_llvm_cbe_i7__PHI_TEMPORARY09i_reg;
reg [3:0] main_preheader2i_38;
reg [3:0] main_preheader2i_38_reg;
reg  main_preheader2i_exitcond2;
reg  main_preheader2i_exitcond2_reg;
reg  legup_function_call;
reg [5:0] main_signed_modulus_64_0_op0;
reg [5:0] main_signed_modulus_64_0_op1;
reg  main_signed_modulus_64_0_inst_clock;
reg  main_signed_modulus_64_0_inst_aclr;
reg  main_signed_modulus_64_0_inst_clken;
reg [5:0] main_signed_modulus_64_0_inst_numer;
reg [5:0] main_signed_modulus_64_0_inst_denom;
wire [5:0] main_signed_modulus_64_0_inst_quotient;
wire [5:0] main_signed_modulus_64_0_inst_remain;
reg [5:0] divide_main_preheader3i_17_temp_out;
reg  divide_main_preheader3i_17_en;
reg [4:0] divide_main_preheader3i_17_out;
reg [4:0] main_signed_modulus_64_0;
reg  memory_controller_0_LEGUP_F_main_BB_preheader3i_6_not_accessed_due_to_stall_a;
reg  memory_controller_0_LEGUP_F_main_BB_preheader3i_6_stalln_reg;
reg  memory_controller_0_LEGUP_F_main_BB_preheader3i_6_enable_cond_a;
reg  memory_controller_0_LEGUP_F_main_BB_preheader3i_6_not_accessed_due_to_stall_b;
reg  memory_controller_0_LEGUP_F_main_BB_preheader3i_6_enable_cond_b;
reg [5:0] main_preheader3i_17_op0_temp;
reg  memory_controller_0_LEGUP_F_main_BB_preheader3i_7_not_accessed_due_to_stall_a;
reg  memory_controller_0_LEGUP_F_main_BB_preheader3i_7_stalln_reg;
reg  memory_controller_0_LEGUP_F_main_BB_preheader3i_7_enable_cond_a;
reg  memory_controller_0_LEGUP_F_main_BB_preheader3i_7_not_accessed_due_to_stall_b;
reg  memory_controller_0_LEGUP_F_main_BB_preheader3i_7_enable_cond_b;
reg [5:0] main_preheader3i_19_op0_temp;
reg [5:0] main_preheader3i_21_op0_temp;
reg [5:0] main_preheader3i_23_op0_temp;
reg  memory_controller_0_LEGUP_F_main_BB_preheader3i_70_not_accessed_due_to_stall_a;
reg  memory_controller_0_LEGUP_F_main_BB_preheader3i_70_stalln_reg;
reg  memory_controller_0_LEGUP_F_main_BB_preheader3i_70_enable_cond_a;
reg  memory_controller_0_LEGUP_F_main_BB_preheader3i_71_not_accessed_due_to_stall_b;
reg  memory_controller_0_LEGUP_F_main_BB_preheader3i_71_stalln_reg;
reg  memory_controller_0_LEGUP_F_main_BB_preheader3i_71_enable_cond_b;
reg  memory_controller_0_LEGUP_F_main_BB_preheader3i_72_not_accessed_due_to_stall_a;
reg  memory_controller_0_LEGUP_F_main_BB_preheader3i_72_stalln_reg;
reg  memory_controller_0_LEGUP_F_main_BB_preheader3i_72_enable_cond_a;
reg  memory_controller_0_LEGUP_F_main_BB_preheader3i_73_not_accessed_due_to_stall_b;
reg  memory_controller_0_LEGUP_F_main_BB_preheader3i_73_stalln_reg;
reg  memory_controller_0_LEGUP_F_main_BB_preheader3i_73_enable_cond_b;
reg  main_0_9_inputFIFO_consumed_valid;
reg  main_0_9_inputFIFO_consumed_taken;

/*   %17 = srem i64 %16, 10, !dbg !575, !MSB !574, !LSB !496, !extendFrom !574*/
lpm_divide main_signed_modulus_64_0_inst (
	.clock (main_signed_modulus_64_0_inst_clock),
	.aclr (main_signed_modulus_64_0_inst_aclr),
	.clken (main_signed_modulus_64_0_inst_clken),
	.numer (main_signed_modulus_64_0_inst_numer),
	.denom (main_signed_modulus_64_0_inst_denom),
	.quotient (main_signed_modulus_64_0_inst_quotient),
	.remain (main_signed_modulus_64_0_inst_remain)
);

defparam
	main_signed_modulus_64_0_inst.lpm_widthn = 6,
	main_signed_modulus_64_0_inst.lpm_widthd = 6,
	main_signed_modulus_64_0_inst.lpm_drepresentation = "SIGNED",
	main_signed_modulus_64_0_inst.lpm_nrepresentation = "SIGNED",
	main_signed_modulus_64_0_inst.lpm_hint = "LPM_REMAINDERPOSITIVE=FALSE",
	main_signed_modulus_64_0_inst.lpm_pipeline = 64;


always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (!fsm_stall)
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((fsm_stall == 1'd0) && (start == 1'd1))
		next_state = LEGUP_F_main_BB__0_1;
LEGUP_F_main_BB__0_1:
		next_state = LEGUP_function_call_2;
LEGUP_F_main_BB__0_3:
		next_state = LEGUP_function_call_4;
LEGUP_F_main_BB__0_5:
		next_state = LEGUP_F_main_BB_preheader3i_6;
LEGUP_F_main_BB__24_75:
		next_state = LEGUP_function_call_76;
LEGUP_F_main_BB__24_77:
		next_state = LEGUP_function_call_78;
LEGUP_F_main_BB__24_79:
		next_state = LEGUP_function_call_80;
LEGUP_F_main_BB__24_81:
		next_state = LEGUP_function_call_82;
LEGUP_F_main_BB__24_83:
		next_state = LEGUP_function_call_84;
LEGUP_F_main_BB__24_85:
		next_state = LEGUP_function_call_86;
LEGUP_F_main_BB__24_87:
		next_state = LEGUP_function_call_88;
LEGUP_F_main_BB__24_89:
		next_state = LEGUP_F_main_BB_preheader2i_90;
LEGUP_F_main_BB_main_OC_mainexit_97:
		next_state = LEGUP_0;
LEGUP_F_main_BB_preheader2i_90:
		next_state = LEGUP_F_main_BB_preheader2i_91;
LEGUP_F_main_BB_preheader2i_91:
		next_state = LEGUP_F_main_BB_preheader2i_92;
LEGUP_F_main_BB_preheader2i_92:
		next_state = LEGUP_F_main_BB_preheader2i_93;
LEGUP_F_main_BB_preheader2i_93:
		next_state = LEGUP_F_main_BB_preheader2i_94;
LEGUP_F_main_BB_preheader2i_94:
		next_state = LEGUP_F_main_BB_preheader2i_95;
LEGUP_F_main_BB_preheader2i_95:
		next_state = LEGUP_F_main_BB_preheader2i_96;
LEGUP_F_main_BB_preheader2i_96:
	if ((fsm_stall == 1'd0) && (main_preheader2i_exitcond2_reg == 1'd1))
		next_state = LEGUP_F_main_BB_main_OC_mainexit_97;
	else if ((fsm_stall == 1'd0) && (main_preheader2i_exitcond2_reg == 1'd0))
		next_state = LEGUP_F_main_BB_preheader2i_90;
LEGUP_F_main_BB_preheader3i_10:
		next_state = LEGUP_F_main_BB_preheader3i_11;
LEGUP_F_main_BB_preheader3i_11:
		next_state = LEGUP_F_main_BB_preheader3i_12;
LEGUP_F_main_BB_preheader3i_12:
		next_state = LEGUP_F_main_BB_preheader3i_13;
LEGUP_F_main_BB_preheader3i_13:
		next_state = LEGUP_F_main_BB_preheader3i_14;
LEGUP_F_main_BB_preheader3i_14:
		next_state = LEGUP_F_main_BB_preheader3i_15;
LEGUP_F_main_BB_preheader3i_15:
		next_state = LEGUP_F_main_BB_preheader3i_16;
LEGUP_F_main_BB_preheader3i_16:
		next_state = LEGUP_F_main_BB_preheader3i_17;
LEGUP_F_main_BB_preheader3i_17:
		next_state = LEGUP_F_main_BB_preheader3i_18;
LEGUP_F_main_BB_preheader3i_18:
		next_state = LEGUP_F_main_BB_preheader3i_19;
LEGUP_F_main_BB_preheader3i_19:
		next_state = LEGUP_F_main_BB_preheader3i_20;
LEGUP_F_main_BB_preheader3i_20:
		next_state = LEGUP_F_main_BB_preheader3i_21;
LEGUP_F_main_BB_preheader3i_21:
		next_state = LEGUP_F_main_BB_preheader3i_22;
LEGUP_F_main_BB_preheader3i_22:
		next_state = LEGUP_F_main_BB_preheader3i_23;
LEGUP_F_main_BB_preheader3i_23:
		next_state = LEGUP_F_main_BB_preheader3i_24;
LEGUP_F_main_BB_preheader3i_24:
		next_state = LEGUP_F_main_BB_preheader3i_25;
LEGUP_F_main_BB_preheader3i_25:
		next_state = LEGUP_F_main_BB_preheader3i_26;
LEGUP_F_main_BB_preheader3i_26:
		next_state = LEGUP_F_main_BB_preheader3i_27;
LEGUP_F_main_BB_preheader3i_27:
		next_state = LEGUP_F_main_BB_preheader3i_28;
LEGUP_F_main_BB_preheader3i_28:
		next_state = LEGUP_F_main_BB_preheader3i_29;
LEGUP_F_main_BB_preheader3i_29:
		next_state = LEGUP_F_main_BB_preheader3i_30;
LEGUP_F_main_BB_preheader3i_30:
		next_state = LEGUP_F_main_BB_preheader3i_31;
LEGUP_F_main_BB_preheader3i_31:
		next_state = LEGUP_F_main_BB_preheader3i_32;
LEGUP_F_main_BB_preheader3i_32:
		next_state = LEGUP_F_main_BB_preheader3i_33;
LEGUP_F_main_BB_preheader3i_33:
		next_state = LEGUP_F_main_BB_preheader3i_34;
LEGUP_F_main_BB_preheader3i_34:
		next_state = LEGUP_F_main_BB_preheader3i_35;
LEGUP_F_main_BB_preheader3i_35:
		next_state = LEGUP_F_main_BB_preheader3i_36;
LEGUP_F_main_BB_preheader3i_36:
		next_state = LEGUP_F_main_BB_preheader3i_37;
LEGUP_F_main_BB_preheader3i_37:
		next_state = LEGUP_F_main_BB_preheader3i_38;
LEGUP_F_main_BB_preheader3i_38:
		next_state = LEGUP_F_main_BB_preheader3i_39;
LEGUP_F_main_BB_preheader3i_39:
		next_state = LEGUP_F_main_BB_preheader3i_40;
LEGUP_F_main_BB_preheader3i_40:
		next_state = LEGUP_F_main_BB_preheader3i_41;
LEGUP_F_main_BB_preheader3i_41:
		next_state = LEGUP_F_main_BB_preheader3i_42;
LEGUP_F_main_BB_preheader3i_42:
		next_state = LEGUP_F_main_BB_preheader3i_43;
LEGUP_F_main_BB_preheader3i_43:
		next_state = LEGUP_F_main_BB_preheader3i_44;
LEGUP_F_main_BB_preheader3i_44:
		next_state = LEGUP_F_main_BB_preheader3i_45;
LEGUP_F_main_BB_preheader3i_45:
		next_state = LEGUP_F_main_BB_preheader3i_46;
LEGUP_F_main_BB_preheader3i_46:
		next_state = LEGUP_F_main_BB_preheader3i_47;
LEGUP_F_main_BB_preheader3i_47:
		next_state = LEGUP_F_main_BB_preheader3i_48;
LEGUP_F_main_BB_preheader3i_48:
		next_state = LEGUP_F_main_BB_preheader3i_49;
LEGUP_F_main_BB_preheader3i_49:
		next_state = LEGUP_F_main_BB_preheader3i_50;
LEGUP_F_main_BB_preheader3i_50:
		next_state = LEGUP_F_main_BB_preheader3i_51;
LEGUP_F_main_BB_preheader3i_51:
		next_state = LEGUP_F_main_BB_preheader3i_52;
LEGUP_F_main_BB_preheader3i_52:
		next_state = LEGUP_F_main_BB_preheader3i_53;
LEGUP_F_main_BB_preheader3i_53:
		next_state = LEGUP_F_main_BB_preheader3i_54;
LEGUP_F_main_BB_preheader3i_54:
		next_state = LEGUP_F_main_BB_preheader3i_55;
LEGUP_F_main_BB_preheader3i_55:
		next_state = LEGUP_F_main_BB_preheader3i_56;
LEGUP_F_main_BB_preheader3i_56:
		next_state = LEGUP_F_main_BB_preheader3i_57;
LEGUP_F_main_BB_preheader3i_57:
		next_state = LEGUP_F_main_BB_preheader3i_58;
LEGUP_F_main_BB_preheader3i_58:
		next_state = LEGUP_F_main_BB_preheader3i_59;
LEGUP_F_main_BB_preheader3i_59:
		next_state = LEGUP_F_main_BB_preheader3i_60;
LEGUP_F_main_BB_preheader3i_6:
		next_state = LEGUP_F_main_BB_preheader3i_7;
LEGUP_F_main_BB_preheader3i_60:
		next_state = LEGUP_F_main_BB_preheader3i_61;
LEGUP_F_main_BB_preheader3i_61:
		next_state = LEGUP_F_main_BB_preheader3i_62;
LEGUP_F_main_BB_preheader3i_62:
		next_state = LEGUP_F_main_BB_preheader3i_63;
LEGUP_F_main_BB_preheader3i_63:
		next_state = LEGUP_F_main_BB_preheader3i_64;
LEGUP_F_main_BB_preheader3i_64:
		next_state = LEGUP_F_main_BB_preheader3i_65;
LEGUP_F_main_BB_preheader3i_65:
		next_state = LEGUP_F_main_BB_preheader3i_66;
LEGUP_F_main_BB_preheader3i_66:
		next_state = LEGUP_F_main_BB_preheader3i_67;
LEGUP_F_main_BB_preheader3i_67:
		next_state = LEGUP_F_main_BB_preheader3i_68;
LEGUP_F_main_BB_preheader3i_68:
		next_state = LEGUP_F_main_BB_preheader3i_69;
LEGUP_F_main_BB_preheader3i_69:
		next_state = LEGUP_F_main_BB_preheader3i_70;
LEGUP_F_main_BB_preheader3i_7:
		next_state = LEGUP_F_main_BB_preheader3i_8;
LEGUP_F_main_BB_preheader3i_70:
		next_state = LEGUP_F_main_BB_preheader3i_71;
LEGUP_F_main_BB_preheader3i_71:
		next_state = LEGUP_F_main_BB_preheader3i_72;
LEGUP_F_main_BB_preheader3i_72:
		next_state = LEGUP_F_main_BB_preheader3i_73;
LEGUP_F_main_BB_preheader3i_73:
		next_state = LEGUP_F_main_BB_preheader3i_74;
LEGUP_F_main_BB_preheader3i_74:
	if ((fsm_stall == 1'd0) && (main_preheader3i_exitcond_reg == 1'd1))
		next_state = LEGUP_F_main_BB__24_75;
	else if ((fsm_stall == 1'd0) && (main_preheader3i_exitcond_reg == 1'd0))
		next_state = LEGUP_F_main_BB_preheader3i_6;
LEGUP_F_main_BB_preheader3i_8:
		next_state = LEGUP_F_main_BB_preheader3i_9;
LEGUP_F_main_BB_preheader3i_9:
		next_state = LEGUP_F_main_BB_preheader3i_10;
LEGUP_function_call_2:
	if ((fsm_stall == 1'd0) && (memset_finish == 1'd1))
		next_state = LEGUP_F_main_BB__0_3;
LEGUP_function_call_4:
	if ((fsm_stall == 1'd0) && (memset_finish == 1'd1))
		next_state = LEGUP_F_main_BB__0_5;
LEGUP_function_call_76:
		next_state = LEGUP_F_main_BB__24_77;
LEGUP_function_call_78:
		next_state = LEGUP_F_main_BB__24_79;
LEGUP_function_call_80:
		next_state = LEGUP_F_main_BB__24_81;
LEGUP_function_call_82:
		next_state = LEGUP_F_main_BB__24_83;
LEGUP_function_call_84:
		next_state = LEGUP_F_main_BB__24_85;
LEGUP_function_call_86:
		next_state = LEGUP_F_main_BB__24_87;
LEGUP_function_call_88:
		next_state = LEGUP_F_main_BB__24_89;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	fsm_stall = 1'd0;
	if (memory_controller_0_waitrequest_a) begin
		fsm_stall = 1'd1;
	end
	if (memory_controller_0_waitrequest_b) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_main_BB_preheader2i_90) & ~(main_0_9_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_main_BB_preheader2i_91) & ~(main_0_9_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_main_BB_preheader2i_92) & ~(main_0_9_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_main_BB_preheader2i_93) & ~(main_0_9_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_main_BB_preheader2i_94) & ~(main_0_9_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_main_BB_preheader2i_95) & ~(main_0_9_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
end
always @(*) begin
	/* main: %0*/
	/*   %1 = bitcast %struct.l_array_6_struct_AC_l_array_6_uint64_t* %llvm_cbe_result.i to i8*, !dbg !500, !MSB !495, !LSB !496, !extendFrom !495*/
if (reset) begin main_0_1 = 0; end
		main_0_1 = `TAG_main_0_llvm_cbe_resulti_a;
end
always @(posedge clk) begin
	/* main: %0*/
	/*   %1 = bitcast %struct.l_array_6_struct_AC_l_array_6_uint64_t* %llvm_cbe_result.i to i8*, !dbg !500, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB__0_1)) begin
		main_0_1_reg <= main_0_1;
	end
end
always @(*) begin
	/* main: %.preheader3.i*/
	/*   %llvm_cbe_i__PHI_TEMPORARY.011.i = phi i64 [ 0, %0 ], [ %12, %.preheader3.i ], !dbg !494, !MSB !539, !LSB !496, !extendFrom !539*/
	if (((cur_state == LEGUP_F_main_BB__0_5) & (fsm_stall == 1'd0))) begin
		main_preheader3i_llvm_cbe_i__PHI_TEMPORARY011i = 64'd0;
	end
	/* main: %.preheader3.i*/
	/*   %llvm_cbe_i__PHI_TEMPORARY.011.i = phi i64 [ 0, %0 ], [ %12, %.preheader3.i ], !dbg !494, !MSB !539, !LSB !496, !extendFrom !539*/
	else /* if ((((cur_state == LEGUP_F_main_BB_preheader3i_74) & (fsm_stall == 1'd0)) & (main_preheader3i_exitcond_reg == 1'd0))) */ begin
		main_preheader3i_llvm_cbe_i__PHI_TEMPORARY011i = main_preheader3i_12_reg;
	end
end
always @(posedge clk) begin
	/* main: %.preheader3.i*/
	/*   %llvm_cbe_i__PHI_TEMPORARY.011.i = phi i64 [ 0, %0 ], [ %12, %.preheader3.i ], !dbg !494, !MSB !539, !LSB !496, !extendFrom !539*/
	if (((cur_state == LEGUP_F_main_BB__0_5) & (fsm_stall == 1'd0))) begin
		main_preheader3i_llvm_cbe_i__PHI_TEMPORARY011i_reg <= main_preheader3i_llvm_cbe_i__PHI_TEMPORARY011i;
	end
	/* main: %.preheader3.i*/
	/*   %llvm_cbe_i__PHI_TEMPORARY.011.i = phi i64 [ 0, %0 ], [ %12, %.preheader3.i ], !dbg !494, !MSB !539, !LSB !496, !extendFrom !539*/
	if ((((cur_state == LEGUP_F_main_BB_preheader3i_74) & (fsm_stall == 1'd0)) & (main_preheader3i_exitcond_reg == 1'd0))) begin
		main_preheader3i_llvm_cbe_i__PHI_TEMPORARY011i_reg <= main_preheader3i_llvm_cbe_i__PHI_TEMPORARY011i;
	end
end
always @(*) begin
	/* main: %.preheader3.i*/
	/*   %11 = trunc i64 %llvm_cbe_i__PHI_TEMPORARY.011.i to i32, !dbg !542, !MSB !539, !LSB !496, !extendFrom !539*/
		main_preheader3i_11 = main_preheader3i_llvm_cbe_i__PHI_TEMPORARY011i_reg[3:0];
end
always @(*) begin
	/* main: %.preheader3.i*/
	/*   %.07.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %11, i32 0, i32 0, !dbg !494, !MSB !495, !LSB !496, !extendFrom !495*/
		main_preheader3i_07i = (`TAG_g_main_OC_array0_a + (64 * {28'd0,main_preheader3i_11}));
end
always @(*) begin
	/* main: %.preheader3.i*/
	/*   %12 = add i64 %llvm_cbe_i__PHI_TEMPORARY.011.i, 1, !dbg !573, !MSB !574, !LSB !496, !extendFrom !574*/
		main_preheader3i_12 = ({1'd0,main_preheader3i_llvm_cbe_i__PHI_TEMPORARY011i_reg} + 64'd1);
end
always @(posedge clk) begin
	/* main: %.preheader3.i*/
	/*   %12 = add i64 %llvm_cbe_i__PHI_TEMPORARY.011.i, 1, !dbg !573, !MSB !574, !LSB !496, !extendFrom !574*/
	if ((cur_state == LEGUP_F_main_BB_preheader3i_6)) begin
		main_preheader3i_12_reg <= main_preheader3i_12;
	end
end
always @(*) begin
	/* main: %.preheader3.i*/
	/*   %.06.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %11, i32 0, i32 1, !dbg !494, !MSB !495, !LSB !496, !extendFrom !495*/
		main_preheader3i_06i = (`TAG_g_main_OC_array0_a + ((64 * {28'd0,main_preheader3i_11}) + (8 * 32'd1)));
end
always @(*) begin
	/* main: %.preheader3.i*/
	/*   %13 = add i64 %llvm_cbe_i__PHI_TEMPORARY.011.i, 2, !dbg !573, !MSB !574, !LSB !496, !extendFrom !574*/
		main_preheader3i_13 = ({1'd0,main_preheader3i_llvm_cbe_i__PHI_TEMPORARY011i_reg} + 64'd2);
end
always @(posedge clk) begin
	/* main: %.preheader3.i*/
	/*   %13 = add i64 %llvm_cbe_i__PHI_TEMPORARY.011.i, 2, !dbg !573, !MSB !574, !LSB !496, !extendFrom !574*/
	if ((cur_state == LEGUP_F_main_BB_preheader3i_6)) begin
		main_preheader3i_13_reg <= main_preheader3i_13;
	end
end
always @(*) begin
	/* main: %.preheader3.i*/
	/*   %.05.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %11, i32 0, i32 2, !dbg !494, !MSB !495, !LSB !496, !extendFrom !495*/
		main_preheader3i_05i = (`TAG_g_main_OC_array0_a + ((64 * {28'd0,main_preheader3i_11}) + (8 * 32'd2)));
end
always @(posedge clk) begin
	/* main: %.preheader3.i*/
	/*   %.05.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %11, i32 0, i32 2, !dbg !494, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB_preheader3i_6)) begin
		main_preheader3i_05i_reg <= main_preheader3i_05i;
	end
end
always @(*) begin
	/* main: %.preheader3.i*/
	/*   %14 = add i64 %llvm_cbe_i__PHI_TEMPORARY.011.i, 3, !dbg !573, !MSB !574, !LSB !496, !extendFrom !574*/
		main_preheader3i_14 = ({1'd0,main_preheader3i_llvm_cbe_i__PHI_TEMPORARY011i_reg} + 64'd3);
end
always @(posedge clk) begin
	/* main: %.preheader3.i*/
	/*   %14 = add i64 %llvm_cbe_i__PHI_TEMPORARY.011.i, 3, !dbg !573, !MSB !574, !LSB !496, !extendFrom !574*/
	if ((cur_state == LEGUP_F_main_BB_preheader3i_6)) begin
		main_preheader3i_14_reg <= main_preheader3i_14;
	end
end
always @(*) begin
	/* main: %.preheader3.i*/
	/*   %15 = icmp eq i64 %14, 10, !dbg !494, !MSB !496, !LSB !496, !extendFrom !496*/
		main_preheader3i_15 = (main_preheader3i_14 == 64'd10);
end
always @(posedge clk) begin
	/* main: %.preheader3.i*/
	/*   %15 = icmp eq i64 %14, 10, !dbg !494, !MSB !496, !LSB !496, !extendFrom !496*/
	if ((cur_state == LEGUP_F_main_BB_preheader3i_6)) begin
		main_preheader3i_15_reg <= main_preheader3i_15;
	end
end
always @(*) begin
	/* main: %.preheader3.i*/
	/*   %tmp.i = select i1 %15, i64 0, i64 %14, !dbg !494, !MSB !574, !LSB !496, !extendFrom !574*/
		main_preheader3i_tmpi = (main_preheader3i_15_reg ? 64'd0 : main_preheader3i_14_reg);
end
always @(*) begin
	/* main: %.preheader3.i*/
	/*   %.04.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %11, i32 0, i32 3, !dbg !494, !MSB !495, !LSB !496, !extendFrom !495*/
		main_preheader3i_04i = (`TAG_g_main_OC_array0_a + ((64 * {28'd0,main_preheader3i_11}) + (8 * 32'd3)));
end
always @(posedge clk) begin
	/* main: %.preheader3.i*/
	/*   %.04.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %11, i32 0, i32 3, !dbg !494, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB_preheader3i_6)) begin
		main_preheader3i_04i_reg <= main_preheader3i_04i;
	end
end
always @(*) begin
	/* main: %.preheader3.i*/
	/*   %16 = add i64 %llvm_cbe_i__PHI_TEMPORARY.011.i, 4, !dbg !573, !MSB !574, !LSB !496, !extendFrom !574*/
		main_preheader3i_16 = ({1'd0,main_preheader3i_llvm_cbe_i__PHI_TEMPORARY011i_reg} + 64'd4);
end
always @(*) begin
	main_preheader3i_17 = main_signed_modulus_64_0;
end
always @(*) begin
	/* main: %.preheader3.i*/
	/*   %.03.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %11, i32 0, i32 4, !dbg !494, !MSB !495, !LSB !496, !extendFrom !495*/
		main_preheader3i_03i = (`TAG_g_main_OC_array0_a + ((64 * {28'd0,main_preheader3i_11}) + (8 * 32'd4)));
end
always @(posedge clk) begin
	/* main: %.preheader3.i*/
	/*   %.03.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %11, i32 0, i32 4, !dbg !494, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB_preheader3i_6)) begin
		main_preheader3i_03i_reg <= main_preheader3i_03i;
	end
end
always @(*) begin
	/* main: %.preheader3.i*/
	/*   %18 = add i64 %llvm_cbe_i__PHI_TEMPORARY.011.i, 5, !dbg !573, !MSB !574, !LSB !496, !extendFrom !574*/
		main_preheader3i_18 = ({1'd0,main_preheader3i_llvm_cbe_i__PHI_TEMPORARY011i_reg} + 64'd5);
end
always @(posedge clk) begin
	/* main: %.preheader3.i*/
	/*   %18 = add i64 %llvm_cbe_i__PHI_TEMPORARY.011.i, 5, !dbg !573, !MSB !574, !LSB !496, !extendFrom !574*/
	if ((cur_state == LEGUP_F_main_BB_preheader3i_6)) begin
		main_preheader3i_18_reg <= main_preheader3i_18;
	end
end
always @(*) begin
	main_preheader3i_19 = main_signed_modulus_64_0;
end
always @(*) begin
	/* main: %.preheader3.i*/
	/*   %.02.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %11, i32 0, i32 5, !dbg !494, !MSB !495, !LSB !496, !extendFrom !495*/
		main_preheader3i_02i = (`TAG_g_main_OC_array0_a + ((64 * {28'd0,main_preheader3i_11}) + (8 * 32'd5)));
end
always @(posedge clk) begin
	/* main: %.preheader3.i*/
	/*   %.02.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %11, i32 0, i32 5, !dbg !494, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB_preheader3i_6)) begin
		main_preheader3i_02i_reg <= main_preheader3i_02i;
	end
end
always @(*) begin
	/* main: %.preheader3.i*/
	/*   %20 = add i64 %llvm_cbe_i__PHI_TEMPORARY.011.i, 6, !dbg !573, !MSB !574, !LSB !496, !extendFrom !574*/
		main_preheader3i_20 = ({1'd0,main_preheader3i_llvm_cbe_i__PHI_TEMPORARY011i_reg} + 64'd6);
end
always @(posedge clk) begin
	/* main: %.preheader3.i*/
	/*   %20 = add i64 %llvm_cbe_i__PHI_TEMPORARY.011.i, 6, !dbg !573, !MSB !574, !LSB !496, !extendFrom !574*/
	if ((cur_state == LEGUP_F_main_BB_preheader3i_6)) begin
		main_preheader3i_20_reg <= main_preheader3i_20;
	end
end
always @(*) begin
	main_preheader3i_21 = main_signed_modulus_64_0;
end
always @(*) begin
	/* main: %.preheader3.i*/
	/*   %.01.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %11, i32 0, i32 6, !dbg !494, !MSB !495, !LSB !496, !extendFrom !495*/
		main_preheader3i_01i = (`TAG_g_main_OC_array0_a + ((64 * {28'd0,main_preheader3i_11}) + (8 * 32'd6)));
end
always @(posedge clk) begin
	/* main: %.preheader3.i*/
	/*   %.01.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %11, i32 0, i32 6, !dbg !494, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB_preheader3i_6)) begin
		main_preheader3i_01i_reg <= main_preheader3i_01i;
	end
end
always @(*) begin
	/* main: %.preheader3.i*/
	/*   %22 = add i64 %llvm_cbe_i__PHI_TEMPORARY.011.i, 7, !dbg !573, !MSB !574, !LSB !496, !extendFrom !574*/
		main_preheader3i_22 = ({1'd0,main_preheader3i_llvm_cbe_i__PHI_TEMPORARY011i_reg} + 64'd7);
end
always @(posedge clk) begin
	/* main: %.preheader3.i*/
	/*   %22 = add i64 %llvm_cbe_i__PHI_TEMPORARY.011.i, 7, !dbg !573, !MSB !574, !LSB !496, !extendFrom !574*/
	if ((cur_state == LEGUP_F_main_BB_preheader3i_6)) begin
		main_preheader3i_22_reg <= main_preheader3i_22;
	end
end
always @(*) begin
	main_preheader3i_23 = main_signed_modulus_64_0;
end
always @(*) begin
	/* main: %.preheader3.i*/
	/*   %.0.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %11, i32 0, i32 7, !dbg !494, !MSB !495, !LSB !496, !extendFrom !495*/
		main_preheader3i_0i = (`TAG_g_main_OC_array0_a + ((64 * {28'd0,main_preheader3i_11}) + (8 * 32'd7)));
end
always @(posedge clk) begin
	/* main: %.preheader3.i*/
	/*   %.0.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %11, i32 0, i32 7, !dbg !494, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB_preheader3i_6)) begin
		main_preheader3i_0i_reg <= main_preheader3i_0i;
	end
end
always @(*) begin
	/* main: %.preheader3.i*/
	/*   %exitcond = icmp eq i64 %12, 8, !dbg !535, !MSB !496, !LSB !496, !extendFrom !496*/
		main_preheader3i_exitcond = (main_preheader3i_12 == 64'd8);
end
always @(posedge clk) begin
	/* main: %.preheader3.i*/
	/*   %exitcond = icmp eq i64 %12, 8, !dbg !535, !MSB !496, !LSB !496, !extendFrom !496*/
	if ((cur_state == LEGUP_F_main_BB_preheader3i_6)) begin
		main_preheader3i_exitcond_reg <= main_preheader3i_exitcond;
	end
end
always @(*) begin
	/* main: %.preheader2.i*/
	/*   %llvm_cbe_i7__PHI_TEMPORARY.09.i = phi i64 [ 0, %24 ], [ %38, %.preheader2.i ], !dbg !494, !MSB !593, !LSB !496, !extendFrom !593*/
	if (((cur_state == LEGUP_F_main_BB__24_89) & (fsm_stall == 1'd0))) begin
		main_preheader2i_llvm_cbe_i7__PHI_TEMPORARY09i = 64'd0;
	end
	/* main: %.preheader2.i*/
	/*   %llvm_cbe_i7__PHI_TEMPORARY.09.i = phi i64 [ 0, %24 ], [ %38, %.preheader2.i ], !dbg !494, !MSB !593, !LSB !496, !extendFrom !593*/
	else /* if ((((cur_state == LEGUP_F_main_BB_preheader2i_96) & (fsm_stall == 1'd0)) & (main_preheader2i_exitcond2_reg == 1'd0))) */ begin
		main_preheader2i_llvm_cbe_i7__PHI_TEMPORARY09i = main_preheader2i_38_reg;
	end
end
always @(posedge clk) begin
	/* main: %.preheader2.i*/
	/*   %llvm_cbe_i7__PHI_TEMPORARY.09.i = phi i64 [ 0, %24 ], [ %38, %.preheader2.i ], !dbg !494, !MSB !593, !LSB !496, !extendFrom !593*/
	if (((cur_state == LEGUP_F_main_BB__24_89) & (fsm_stall == 1'd0))) begin
		main_preheader2i_llvm_cbe_i7__PHI_TEMPORARY09i_reg <= main_preheader2i_llvm_cbe_i7__PHI_TEMPORARY09i;
	end
	/* main: %.preheader2.i*/
	/*   %llvm_cbe_i7__PHI_TEMPORARY.09.i = phi i64 [ 0, %24 ], [ %38, %.preheader2.i ], !dbg !494, !MSB !593, !LSB !496, !extendFrom !593*/
	if ((((cur_state == LEGUP_F_main_BB_preheader2i_96) & (fsm_stall == 1'd0)) & (main_preheader2i_exitcond2_reg == 1'd0))) begin
		main_preheader2i_llvm_cbe_i7__PHI_TEMPORARY09i_reg <= main_preheader2i_llvm_cbe_i7__PHI_TEMPORARY09i;
	end
end
always @(*) begin
	/* main: %.preheader2.i*/
	/*   %38 = add i64 %llvm_cbe_i7__PHI_TEMPORARY.09.i, 1, !dbg !651, !MSB !539, !LSB !496, !extendFrom !539*/
		main_preheader2i_38 = ({1'd0,main_preheader2i_llvm_cbe_i7__PHI_TEMPORARY09i_reg} + 64'd1);
end
always @(posedge clk) begin
	/* main: %.preheader2.i*/
	/*   %38 = add i64 %llvm_cbe_i7__PHI_TEMPORARY.09.i, 1, !dbg !651, !MSB !539, !LSB !496, !extendFrom !539*/
	if ((cur_state == LEGUP_F_main_BB_preheader2i_90)) begin
		main_preheader2i_38_reg <= main_preheader2i_38;
	end
end
always @(*) begin
	/* main: %.preheader2.i*/
	/*   %exitcond2 = icmp eq i64 %38, 6, !dbg !615, !MSB !496, !LSB !496, !extendFrom !496*/
		main_preheader2i_exitcond2 = (main_preheader2i_38 == 64'd6);
end
always @(posedge clk) begin
	/* main: %.preheader2.i*/
	/*   %exitcond2 = icmp eq i64 %38, 6, !dbg !615, !MSB !496, !LSB !496, !extendFrom !496*/
	if ((cur_state == LEGUP_F_main_BB_preheader2i_90)) begin
		main_preheader2i_exitcond2_reg <= main_preheader2i_exitcond2;
	end
end
always @(*) begin
	legup_function_call = 1'd0;
	/* main: %0*/
	/*   %2 = call i8* @memset(i8* %1, i32 0, i64 288) #12, !dbg !501, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_function_call_2)) begin
		legup_function_call = 1'd1;
	end
	/* main: %0*/
	/*   %10 = call i8* @memset(i8* %1, i32 0, i64 288) #12, !dbg !527, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_function_call_4)) begin
		legup_function_call = 1'd1;
	end
	/* main: %24*/
	/*   call fastcc void @auto_pthread_wrapper(%struct.FIFO* %3) #13, !dbg !586, !PTHREADNAME !588, !NUMTHREADS !589, !FUNCTIONID !496, !TYPE !590, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_function_call_76)) begin
		legup_function_call = 1'd1;
	end
	/* main: %24*/
	/*   call fastcc void @auto_pthread_wrapper_OC_1(%struct.FIFO* %4) #13, !dbg !591, !PTHREADNAME !592, !NUMTHREADS !589, !FUNCTIONID !593, !TYPE !590, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_function_call_78)) begin
		legup_function_call = 1'd1;
	end
	/* main: %24*/
	/*   call fastcc void @auto_pthread_wrapper_OC_2(%struct.FIFO* %5) #13, !dbg !594, !PTHREADNAME !595, !NUMTHREADS !589, !FUNCTIONID !574, !TYPE !590, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_function_call_80)) begin
		legup_function_call = 1'd1;
	end
	/* main: %24*/
	/*   call fastcc void @auto_pthread_wrapper_OC_3(%struct.FIFO* %3, %struct.FIFO* %6) #13, !dbg !596, !PTHREADNAME !597, !NUMTHREADS !589, !FUNCTIONID !598, !TYPE !590, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_function_call_82)) begin
		legup_function_call = 1'd1;
	end
	/* main: %24*/
	/*   call fastcc void @auto_pthread_wrapper_OC_4(%struct.FIFO* %4, %struct.FIFO* %7) #13, !dbg !599, !PTHREADNAME !600, !NUMTHREADS !589, !FUNCTIONID !539, !TYPE !590, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_function_call_84)) begin
		legup_function_call = 1'd1;
	end
	/* main: %24*/
	/*   call fastcc void @auto_pthread_wrapper_OC_5(%struct.FIFO* %5, %struct.FIFO* %8) #13, !dbg !601, !PTHREADNAME !602, !NUMTHREADS !589, !FUNCTIONID !603, !TYPE !590, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_function_call_86)) begin
		legup_function_call = 1'd1;
	end
	/* main: %24*/
	/*   call fastcc void @auto_pthread_wrapper_OC_6(%struct.FIFO* %6, %struct.FIFO* %7, %struct.FIFO* %8, %struct.FIFO* %9) #13, !dbg !604, !PTHREADNAME !605, !NUMTHREADS !589, !FUNCTIONID !589, !TYPE !590, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_function_call_88)) begin
		legup_function_call = 1'd1;
	end
end
always @(*) begin
	/* main: %.preheader3.i*/
	/*   %17 = srem i64 %16, 10, !dbg !575, !MSB !574, !LSB !496, !extendFrom !574*/
	if ((cur_state == LEGUP_F_main_BB_preheader3i_6)) begin
		main_signed_modulus_64_0_op0 = main_preheader3i_17_op0_temp;
	end
	/* main: %.preheader3.i*/
	/*   %19 = srem i64 %18, 10, !dbg !575, !MSB !574, !LSB !496, !extendFrom !574*/
	else if ((cur_state == LEGUP_F_main_BB_preheader3i_7)) begin
		main_signed_modulus_64_0_op0 = main_preheader3i_19_op0_temp;
	end
	/* main: %.preheader3.i*/
	/*   %21 = srem i64 %20, 10, !dbg !575, !MSB !574, !LSB !496, !extendFrom !574*/
	else if ((cur_state == LEGUP_F_main_BB_preheader3i_8)) begin
		main_signed_modulus_64_0_op0 = main_preheader3i_21_op0_temp;
	end
	/* main: %.preheader3.i*/
	/*   %23 = srem i64 %22, 10, !dbg !575, !MSB !574, !LSB !496, !extendFrom !574*/
	else /* if ((cur_state == LEGUP_F_main_BB_preheader3i_9)) */ begin
		main_signed_modulus_64_0_op0 = main_preheader3i_23_op0_temp;
	end
end
always @(*) begin
	/* main: %.preheader3.i*/
	/*   %17 = srem i64 %16, 10, !dbg !575, !MSB !574, !LSB !496, !extendFrom !574*/
	if ((cur_state == LEGUP_F_main_BB_preheader3i_6)) begin
		main_signed_modulus_64_0_op1 = 64'd10;
	end
	/* main: %.preheader3.i*/
	/*   %19 = srem i64 %18, 10, !dbg !575, !MSB !574, !LSB !496, !extendFrom !574*/
	else if ((cur_state == LEGUP_F_main_BB_preheader3i_7)) begin
		main_signed_modulus_64_0_op1 = 64'd10;
	end
	/* main: %.preheader3.i*/
	/*   %21 = srem i64 %20, 10, !dbg !575, !MSB !574, !LSB !496, !extendFrom !574*/
	else if ((cur_state == LEGUP_F_main_BB_preheader3i_8)) begin
		main_signed_modulus_64_0_op1 = 64'd10;
	end
	/* main: %.preheader3.i*/
	/*   %23 = srem i64 %22, 10, !dbg !575, !MSB !574, !LSB !496, !extendFrom !574*/
	else /* if ((cur_state == LEGUP_F_main_BB_preheader3i_9)) */ begin
		main_signed_modulus_64_0_op1 = 64'd10;
	end
end
always @(*) begin
	main_signed_modulus_64_0_inst_clock = clk;
end
always @(*) begin
	main_signed_modulus_64_0_inst_aclr = reset;
end
always @(*) begin
	main_signed_modulus_64_0_inst_clken = divide_main_preheader3i_17_en;
end
always @(*) begin
	main_signed_modulus_64_0_inst_numer = main_signed_modulus_64_0_op0;
end
always @(*) begin
	main_signed_modulus_64_0_inst_denom = main_signed_modulus_64_0_op1;
end
always @(*) begin
	divide_main_preheader3i_17_temp_out = main_signed_modulus_64_0_inst_remain;
end
always @(*) begin
	divide_main_preheader3i_17_en = ~((fsm_stall | legup_function_call));
end
always @(*) begin
	divide_main_preheader3i_17_out = divide_main_preheader3i_17_temp_out;
end
always @(*) begin
	main_signed_modulus_64_0 = divide_main_preheader3i_17_out;
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_main_BB_preheader3i_6_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_0_write_enable_a) & memory_controller_0_waitrequest_a);
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_main_BB_preheader3i_6_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_0_LEGUP_F_main_BB_preheader3i_6_enable_cond_a = ((cur_state == LEGUP_F_main_BB_preheader3i_6) & (memory_controller_0_LEGUP_F_main_BB_preheader3i_6_not_accessed_due_to_stall_a | memory_controller_0_LEGUP_F_main_BB_preheader3i_6_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_main_BB_preheader3i_6_not_accessed_due_to_stall_b <= ((fsm_stall & memory_controller_0_write_enable_b) & memory_controller_0_waitrequest_b);
end
always @(*) begin
	memory_controller_0_LEGUP_F_main_BB_preheader3i_6_enable_cond_b = ((cur_state == LEGUP_F_main_BB_preheader3i_6) & (memory_controller_0_LEGUP_F_main_BB_preheader3i_6_not_accessed_due_to_stall_b | memory_controller_0_LEGUP_F_main_BB_preheader3i_6_stalln_reg));
end
always @(*) begin
	main_preheader3i_17_op0_temp = {1'd0,main_preheader3i_16};
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_main_BB_preheader3i_7_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_0_write_enable_a) & memory_controller_0_waitrequest_a);
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_main_BB_preheader3i_7_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_0_LEGUP_F_main_BB_preheader3i_7_enable_cond_a = ((cur_state == LEGUP_F_main_BB_preheader3i_7) & (memory_controller_0_LEGUP_F_main_BB_preheader3i_7_not_accessed_due_to_stall_a | memory_controller_0_LEGUP_F_main_BB_preheader3i_7_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_main_BB_preheader3i_7_not_accessed_due_to_stall_b <= ((fsm_stall & memory_controller_0_write_enable_b) & memory_controller_0_waitrequest_b);
end
always @(*) begin
	memory_controller_0_LEGUP_F_main_BB_preheader3i_7_enable_cond_b = ((cur_state == LEGUP_F_main_BB_preheader3i_7) & (memory_controller_0_LEGUP_F_main_BB_preheader3i_7_not_accessed_due_to_stall_b | memory_controller_0_LEGUP_F_main_BB_preheader3i_7_stalln_reg));
end
always @(*) begin
	main_preheader3i_19_op0_temp = {1'd0,main_preheader3i_18_reg};
end
always @(*) begin
	main_preheader3i_21_op0_temp = {1'd0,main_preheader3i_20_reg};
end
always @(*) begin
	main_preheader3i_23_op0_temp = {1'd0,main_preheader3i_22_reg};
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_main_BB_preheader3i_70_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_0_write_enable_a) & memory_controller_0_waitrequest_a);
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_main_BB_preheader3i_70_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_0_LEGUP_F_main_BB_preheader3i_70_enable_cond_a = ((cur_state == LEGUP_F_main_BB_preheader3i_70) & (memory_controller_0_LEGUP_F_main_BB_preheader3i_70_not_accessed_due_to_stall_a | memory_controller_0_LEGUP_F_main_BB_preheader3i_70_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_main_BB_preheader3i_71_not_accessed_due_to_stall_b <= ((fsm_stall & memory_controller_0_write_enable_b) & memory_controller_0_waitrequest_b);
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_main_BB_preheader3i_71_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_0_LEGUP_F_main_BB_preheader3i_71_enable_cond_b = ((cur_state == LEGUP_F_main_BB_preheader3i_71) & (memory_controller_0_LEGUP_F_main_BB_preheader3i_71_not_accessed_due_to_stall_b | memory_controller_0_LEGUP_F_main_BB_preheader3i_71_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_main_BB_preheader3i_72_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_0_write_enable_a) & memory_controller_0_waitrequest_a);
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_main_BB_preheader3i_72_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_0_LEGUP_F_main_BB_preheader3i_72_enable_cond_a = ((cur_state == LEGUP_F_main_BB_preheader3i_72) & (memory_controller_0_LEGUP_F_main_BB_preheader3i_72_not_accessed_due_to_stall_a | memory_controller_0_LEGUP_F_main_BB_preheader3i_72_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_main_BB_preheader3i_73_not_accessed_due_to_stall_b <= ((fsm_stall & memory_controller_0_write_enable_b) & memory_controller_0_waitrequest_b);
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_main_BB_preheader3i_73_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_0_LEGUP_F_main_BB_preheader3i_73_enable_cond_b = ((cur_state == LEGUP_F_main_BB_preheader3i_73) & (memory_controller_0_LEGUP_F_main_BB_preheader3i_73_not_accessed_due_to_stall_b | memory_controller_0_LEGUP_F_main_BB_preheader3i_73_stalln_reg));
end
always @(posedge clk) begin
	if (main_0_9_inputFIFO_consumed_taken) begin
		main_0_9_inputFIFO_consumed_valid <= 1'd0;
	end
	if ((main_0_9_ready_to_source & main_0_9_valid_from_source)) begin
		main_0_9_inputFIFO_consumed_valid <= 1'd1;
	end
	if (reset) begin
		main_0_9_inputFIFO_consumed_valid <= 1'd0;
	end
end
always @(*) begin
	main_0_9_inputFIFO_consumed_taken = 1'd0;
	if (reset) begin
		main_0_9_inputFIFO_consumed_taken = 1'd0;
	end
	if ((cur_state == LEGUP_F_main_BB_preheader2i_90)) begin
		main_0_9_inputFIFO_consumed_taken = ~(fsm_stall);
	end
	if ((cur_state == LEGUP_F_main_BB_preheader2i_91)) begin
		main_0_9_inputFIFO_consumed_taken = ~(fsm_stall);
	end
	if ((cur_state == LEGUP_F_main_BB_preheader2i_92)) begin
		main_0_9_inputFIFO_consumed_taken = ~(fsm_stall);
	end
	if ((cur_state == LEGUP_F_main_BB_preheader2i_93)) begin
		main_0_9_inputFIFO_consumed_taken = ~(fsm_stall);
	end
	if ((cur_state == LEGUP_F_main_BB_preheader2i_94)) begin
		main_0_9_inputFIFO_consumed_taken = ~(fsm_stall);
	end
	if ((cur_state == LEGUP_F_main_BB_preheader2i_95)) begin
		main_0_9_inputFIFO_consumed_taken = ~(fsm_stall);
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
	end
	/* main: %main_OC_main.exit*/
	/*   ret i32 0, !dbg !660, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB_main_OC_mainexit_97)) begin
		finish <= (fsm_stall == 1'd0);
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		return_val <= 0;
	end
	/* main: %main_OC_main.exit*/
	/*   ret i32 0, !dbg !660, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB_main_OC_mainexit_97)) begin
		return_val <= 32'd0;
	end
end
always @(posedge clk) begin
	if (reset) begin
		memset_start <= 1'd0;
	end
	/* main: %0*/
	/*   %2 = call i8* @memset(i8* %1, i32 0, i64 288) #12, !dbg !501, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB__0_1)) begin
		memset_start <= 1'd1;
	end
	/* main: %0*/
	/*   %2 = call i8* @memset(i8* %1, i32 0, i64 288) #12, !dbg !501, !MSB !495, !LSB !496, !extendFrom !495*/
	if (((cur_state == LEGUP_function_call_2) & ~(fsm_stall))) begin
		memset_start <= 1'd0;
	end
	/* main: %0*/
	/*   %10 = call i8* @memset(i8* %1, i32 0, i64 288) #12, !dbg !527, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB__0_3)) begin
		memset_start <= 1'd1;
	end
	/* main: %0*/
	/*   %10 = call i8* @memset(i8* %1, i32 0, i64 288) #12, !dbg !527, !MSB !495, !LSB !496, !extendFrom !495*/
	if (((cur_state == LEGUP_function_call_4) & ~(fsm_stall))) begin
		memset_start <= 1'd0;
	end
end
always @(posedge clk) begin
	memset_arg_0 <= 0;
	/* main: %0*/
	/*   %2 = call i8* @memset(i8* %1, i32 0, i64 288) #12, !dbg !501, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB__0_1)) begin
		memset_arg_0 <= main_0_1;
	end
	/* main: %0*/
	/*   %10 = call i8* @memset(i8* %1, i32 0, i64 288) #12, !dbg !527, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB__0_3)) begin
		memset_arg_0 <= main_0_1_reg;
	end
end
always @(posedge clk) begin
	memset_arg_1 <= 1'd0;
	/* main: %0*/
	/*   %2 = call i8* @memset(i8* %1, i32 0, i64 288) #12, !dbg !501, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB__0_1)) begin
		memset_arg_1 <= 32'd0;
	end
	/* main: %0*/
	/*   %10 = call i8* @memset(i8* %1, i32 0, i64 288) #12, !dbg !527, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB__0_3)) begin
		memset_arg_1 <= 32'd0;
	end
end
always @(posedge clk) begin
	memset_arg_2 <= 64'd0;
	/* main: %0*/
	/*   %2 = call i8* @memset(i8* %1, i32 0, i64 288) #12, !dbg !501, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB__0_1)) begin
		memset_arg_2 <= 64'd288;
	end
	/* main: %0*/
	/*   %10 = call i8* @memset(i8* %1, i32 0, i64 288) #12, !dbg !527, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB__0_3)) begin
		memset_arg_2 <= 64'd288;
	end
end
always @(posedge clk) begin
	if (reset) begin
		auto_pthread_wrapper_start <= 1'd0;
	end
	/* main: %24*/
	/*   call fastcc void @auto_pthread_wrapper(%struct.FIFO* %3) #13, !dbg !586, !PTHREADNAME !588, !NUMTHREADS !589, !FUNCTIONID !496, !TYPE !590, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB__24_75)) begin
		auto_pthread_wrapper_start <= 1'd1;
	end
	/* main: %24*/
	/*   call fastcc void @auto_pthread_wrapper(%struct.FIFO* %3) #13, !dbg !586, !PTHREADNAME !588, !NUMTHREADS !589, !FUNCTIONID !496, !TYPE !590, !MSB !495, !LSB !496, !extendFrom !495*/
	if (((cur_state == LEGUP_function_call_76) & ~(fsm_stall))) begin
		auto_pthread_wrapper_start <= 1'd0;
	end
end
always @(posedge clk) begin
	/* main: %24*/
	/*   call fastcc void @auto_pthread_wrapper(%struct.FIFO* %3) #13, !dbg !586, !PTHREADNAME !588, !NUMTHREADS !589, !FUNCTIONID !496, !TYPE !590, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB__24_75)) begin
		auto_pthread_wrapper_threadID <= 1'd0;
	end
end
always @(posedge clk) begin
	if (reset) begin
		auto_pthread_wrapper_OC_1_start <= 1'd0;
	end
	/* main: %24*/
	/*   call fastcc void @auto_pthread_wrapper_OC_1(%struct.FIFO* %4) #13, !dbg !591, !PTHREADNAME !592, !NUMTHREADS !589, !FUNCTIONID !593, !TYPE !590, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB__24_77)) begin
		auto_pthread_wrapper_OC_1_start <= 1'd1;
	end
	/* main: %24*/
	/*   call fastcc void @auto_pthread_wrapper_OC_1(%struct.FIFO* %4) #13, !dbg !591, !PTHREADNAME !592, !NUMTHREADS !589, !FUNCTIONID !593, !TYPE !590, !MSB !495, !LSB !496, !extendFrom !495*/
	if (((cur_state == LEGUP_function_call_78) & ~(fsm_stall))) begin
		auto_pthread_wrapper_OC_1_start <= 1'd0;
	end
end
always @(posedge clk) begin
	/* main: %24*/
	/*   call fastcc void @auto_pthread_wrapper_OC_1(%struct.FIFO* %4) #13, !dbg !591, !PTHREADNAME !592, !NUMTHREADS !589, !FUNCTIONID !593, !TYPE !590, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB__24_77)) begin
		auto_pthread_wrapper_OC_1_threadID <= 1'd0;
	end
end
always @(posedge clk) begin
	if (reset) begin
		auto_pthread_wrapper_OC_2_start <= 1'd0;
	end
	/* main: %24*/
	/*   call fastcc void @auto_pthread_wrapper_OC_2(%struct.FIFO* %5) #13, !dbg !594, !PTHREADNAME !595, !NUMTHREADS !589, !FUNCTIONID !574, !TYPE !590, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB__24_79)) begin
		auto_pthread_wrapper_OC_2_start <= 1'd1;
	end
	/* main: %24*/
	/*   call fastcc void @auto_pthread_wrapper_OC_2(%struct.FIFO* %5) #13, !dbg !594, !PTHREADNAME !595, !NUMTHREADS !589, !FUNCTIONID !574, !TYPE !590, !MSB !495, !LSB !496, !extendFrom !495*/
	if (((cur_state == LEGUP_function_call_80) & ~(fsm_stall))) begin
		auto_pthread_wrapper_OC_2_start <= 1'd0;
	end
end
always @(posedge clk) begin
	/* main: %24*/
	/*   call fastcc void @auto_pthread_wrapper_OC_2(%struct.FIFO* %5) #13, !dbg !594, !PTHREADNAME !595, !NUMTHREADS !589, !FUNCTIONID !574, !TYPE !590, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB__24_79)) begin
		auto_pthread_wrapper_OC_2_threadID <= 1'd0;
	end
end
always @(posedge clk) begin
	if (reset) begin
		auto_pthread_wrapper_OC_3_start <= 1'd0;
	end
	/* main: %24*/
	/*   call fastcc void @auto_pthread_wrapper_OC_3(%struct.FIFO* %3, %struct.FIFO* %6) #13, !dbg !596, !PTHREADNAME !597, !NUMTHREADS !589, !FUNCTIONID !598, !TYPE !590, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB__24_81)) begin
		auto_pthread_wrapper_OC_3_start <= 1'd1;
	end
	/* main: %24*/
	/*   call fastcc void @auto_pthread_wrapper_OC_3(%struct.FIFO* %3, %struct.FIFO* %6) #13, !dbg !596, !PTHREADNAME !597, !NUMTHREADS !589, !FUNCTIONID !598, !TYPE !590, !MSB !495, !LSB !496, !extendFrom !495*/
	if (((cur_state == LEGUP_function_call_82) & ~(fsm_stall))) begin
		auto_pthread_wrapper_OC_3_start <= 1'd0;
	end
end
always @(posedge clk) begin
	/* main: %24*/
	/*   call fastcc void @auto_pthread_wrapper_OC_3(%struct.FIFO* %3, %struct.FIFO* %6) #13, !dbg !596, !PTHREADNAME !597, !NUMTHREADS !589, !FUNCTIONID !598, !TYPE !590, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB__24_81)) begin
		auto_pthread_wrapper_OC_3_threadID <= 1'd0;
	end
end
always @(posedge clk) begin
	if (reset) begin
		auto_pthread_wrapper_OC_4_start <= 1'd0;
	end
	/* main: %24*/
	/*   call fastcc void @auto_pthread_wrapper_OC_4(%struct.FIFO* %4, %struct.FIFO* %7) #13, !dbg !599, !PTHREADNAME !600, !NUMTHREADS !589, !FUNCTIONID !539, !TYPE !590, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB__24_83)) begin
		auto_pthread_wrapper_OC_4_start <= 1'd1;
	end
	/* main: %24*/
	/*   call fastcc void @auto_pthread_wrapper_OC_4(%struct.FIFO* %4, %struct.FIFO* %7) #13, !dbg !599, !PTHREADNAME !600, !NUMTHREADS !589, !FUNCTIONID !539, !TYPE !590, !MSB !495, !LSB !496, !extendFrom !495*/
	if (((cur_state == LEGUP_function_call_84) & ~(fsm_stall))) begin
		auto_pthread_wrapper_OC_4_start <= 1'd0;
	end
end
always @(posedge clk) begin
	/* main: %24*/
	/*   call fastcc void @auto_pthread_wrapper_OC_4(%struct.FIFO* %4, %struct.FIFO* %7) #13, !dbg !599, !PTHREADNAME !600, !NUMTHREADS !589, !FUNCTIONID !539, !TYPE !590, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB__24_83)) begin
		auto_pthread_wrapper_OC_4_threadID <= 1'd0;
	end
end
always @(posedge clk) begin
	if (reset) begin
		auto_pthread_wrapper_OC_5_start <= 1'd0;
	end
	/* main: %24*/
	/*   call fastcc void @auto_pthread_wrapper_OC_5(%struct.FIFO* %5, %struct.FIFO* %8) #13, !dbg !601, !PTHREADNAME !602, !NUMTHREADS !589, !FUNCTIONID !603, !TYPE !590, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB__24_85)) begin
		auto_pthread_wrapper_OC_5_start <= 1'd1;
	end
	/* main: %24*/
	/*   call fastcc void @auto_pthread_wrapper_OC_5(%struct.FIFO* %5, %struct.FIFO* %8) #13, !dbg !601, !PTHREADNAME !602, !NUMTHREADS !589, !FUNCTIONID !603, !TYPE !590, !MSB !495, !LSB !496, !extendFrom !495*/
	if (((cur_state == LEGUP_function_call_86) & ~(fsm_stall))) begin
		auto_pthread_wrapper_OC_5_start <= 1'd0;
	end
end
always @(posedge clk) begin
	/* main: %24*/
	/*   call fastcc void @auto_pthread_wrapper_OC_5(%struct.FIFO* %5, %struct.FIFO* %8) #13, !dbg !601, !PTHREADNAME !602, !NUMTHREADS !589, !FUNCTIONID !603, !TYPE !590, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB__24_85)) begin
		auto_pthread_wrapper_OC_5_threadID <= 1'd0;
	end
end
always @(posedge clk) begin
	if (reset) begin
		auto_pthread_wrapper_OC_6_start <= 1'd0;
	end
	/* main: %24*/
	/*   call fastcc void @auto_pthread_wrapper_OC_6(%struct.FIFO* %6, %struct.FIFO* %7, %struct.FIFO* %8, %struct.FIFO* %9) #13, !dbg !604, !PTHREADNAME !605, !NUMTHREADS !589, !FUNCTIONID !589, !TYPE !590, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB__24_87)) begin
		auto_pthread_wrapper_OC_6_start <= 1'd1;
	end
	/* main: %24*/
	/*   call fastcc void @auto_pthread_wrapper_OC_6(%struct.FIFO* %6, %struct.FIFO* %7, %struct.FIFO* %8, %struct.FIFO* %9) #13, !dbg !604, !PTHREADNAME !605, !NUMTHREADS !589, !FUNCTIONID !589, !TYPE !590, !MSB !495, !LSB !496, !extendFrom !495*/
	if (((cur_state == LEGUP_function_call_88) & ~(fsm_stall))) begin
		auto_pthread_wrapper_OC_6_start <= 1'd0;
	end
end
always @(posedge clk) begin
	/* main: %24*/
	/*   call fastcc void @auto_pthread_wrapper_OC_6(%struct.FIFO* %6, %struct.FIFO* %7, %struct.FIFO* %8, %struct.FIFO* %9) #13, !dbg !604, !PTHREADNAME !605, !NUMTHREADS !589, !FUNCTIONID !589, !TYPE !590, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB__24_87)) begin
		auto_pthread_wrapper_OC_6_threadID <= 1'd0;
	end
end
always @(*) begin
	memory_controller_0_write_enable_a = 1'd0;
	if (memory_controller_0_LEGUP_F_main_BB_preheader3i_6_enable_cond_a) begin
		memory_controller_0_write_enable_a = 1'd1;
	end
	if (memory_controller_0_LEGUP_F_main_BB_preheader3i_7_enable_cond_a) begin
		memory_controller_0_write_enable_a = 1'd1;
	end
	if (memory_controller_0_LEGUP_F_main_BB_preheader3i_70_enable_cond_a) begin
		memory_controller_0_write_enable_a = 1'd1;
	end
	if (memory_controller_0_LEGUP_F_main_BB_preheader3i_72_enable_cond_a) begin
		memory_controller_0_write_enable_a = 1'd1;
	end
end
always @(*) begin
	memory_controller_0_in_a = 64'd0;
	/* main: %.preheader3.i*/
	/*   store i64 %llvm_cbe_i__PHI_TEMPORARY.011.i, i64* %.07.i, align 16, !dbg !542, !tbaa !557, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB_preheader3i_6)) begin
		memory_controller_0_in_a = {60'd0,main_preheader3i_llvm_cbe_i__PHI_TEMPORARY011i_reg};
	end
	/* main: %.preheader3.i*/
	/*   store i64 %13, i64* %.05.i, align 16, !dbg !542, !tbaa !557, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB_preheader3i_7)) begin
		memory_controller_0_in_a = {59'd0,main_preheader3i_13_reg};
	end
	/* main: %.preheader3.i*/
	/*   store i64 %17, i64* %.03.i, align 16, !dbg !542, !tbaa !557, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB_preheader3i_70)) begin
		memory_controller_0_in_a = $signed({{59{main_preheader3i_17[4]}},main_preheader3i_17});
	end
	/* main: %.preheader3.i*/
	/*   store i64 %21, i64* %.01.i, align 16, !dbg !542, !tbaa !557, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB_preheader3i_72)) begin
		memory_controller_0_in_a = $signed({{59{main_preheader3i_21[4]}},main_preheader3i_21});
	end
end
always @(*) begin
	memory_controller_0_enable_a = 1'd0;
	if (memory_controller_0_LEGUP_F_main_BB_preheader3i_6_enable_cond_a) begin
		memory_controller_0_enable_a = 1'd1;
	end
	if (memory_controller_0_LEGUP_F_main_BB_preheader3i_7_enable_cond_a) begin
		memory_controller_0_enable_a = 1'd1;
	end
	if (memory_controller_0_LEGUP_F_main_BB_preheader3i_70_enable_cond_a) begin
		memory_controller_0_enable_a = 1'd1;
	end
	if (memory_controller_0_LEGUP_F_main_BB_preheader3i_72_enable_cond_a) begin
		memory_controller_0_enable_a = 1'd1;
	end
end
always @(*) begin
	memory_controller_0_address_a = 0;
	/* main: %.preheader3.i*/
	/*   store i64 %llvm_cbe_i__PHI_TEMPORARY.011.i, i64* %.07.i, align 16, !dbg !542, !tbaa !557, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB_preheader3i_6)) begin
		memory_controller_0_address_a = main_preheader3i_07i;
	end
	/* main: %.preheader3.i*/
	/*   store i64 %13, i64* %.05.i, align 16, !dbg !542, !tbaa !557, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB_preheader3i_7)) begin
		memory_controller_0_address_a = main_preheader3i_05i_reg;
	end
	/* main: %.preheader3.i*/
	/*   store i64 %17, i64* %.03.i, align 16, !dbg !542, !tbaa !557, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB_preheader3i_70)) begin
		memory_controller_0_address_a = main_preheader3i_03i_reg;
	end
	/* main: %.preheader3.i*/
	/*   store i64 %21, i64* %.01.i, align 16, !dbg !542, !tbaa !557, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB_preheader3i_72)) begin
		memory_controller_0_address_a = main_preheader3i_01i_reg;
	end
end
always @(*) begin
	memory_controller_0_size_a = 2'd0;
	/* main: %.preheader3.i*/
	/*   store i64 %llvm_cbe_i__PHI_TEMPORARY.011.i, i64* %.07.i, align 16, !dbg !542, !tbaa !557, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB_preheader3i_6)) begin
		memory_controller_0_size_a = 2'd3;
	end
	/* main: %.preheader3.i*/
	/*   store i64 %13, i64* %.05.i, align 16, !dbg !542, !tbaa !557, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB_preheader3i_7)) begin
		memory_controller_0_size_a = 2'd3;
	end
	/* main: %.preheader3.i*/
	/*   store i64 %17, i64* %.03.i, align 16, !dbg !542, !tbaa !557, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB_preheader3i_70)) begin
		memory_controller_0_size_a = 2'd3;
	end
	/* main: %.preheader3.i*/
	/*   store i64 %21, i64* %.01.i, align 16, !dbg !542, !tbaa !557, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB_preheader3i_72)) begin
		memory_controller_0_size_a = 2'd3;
	end
end
assign memory_controller_0_user_state_enable_a = 0;
always @(*) begin
	memory_controller_0_write_enable_b = 1'd0;
	if (memory_controller_0_LEGUP_F_main_BB_preheader3i_6_enable_cond_b) begin
		memory_controller_0_write_enable_b = 1'd1;
	end
	if (memory_controller_0_LEGUP_F_main_BB_preheader3i_7_enable_cond_b) begin
		memory_controller_0_write_enable_b = 1'd1;
	end
	if (memory_controller_0_LEGUP_F_main_BB_preheader3i_71_enable_cond_b) begin
		memory_controller_0_write_enable_b = 1'd1;
	end
	if (memory_controller_0_LEGUP_F_main_BB_preheader3i_73_enable_cond_b) begin
		memory_controller_0_write_enable_b = 1'd1;
	end
end
always @(*) begin
	memory_controller_0_in_b = 64'd0;
	/* main: %.preheader3.i*/
	/*   store i64 %12, i64* %.06.i, align 8, !dbg !542, !tbaa !557, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB_preheader3i_6)) begin
		memory_controller_0_in_b = {59'd0,main_preheader3i_12};
	end
	/* main: %.preheader3.i*/
	/*   store i64 %tmp.i, i64* %.04.i, align 8, !dbg !542, !tbaa !557, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB_preheader3i_7)) begin
		memory_controller_0_in_b = {59'd0,main_preheader3i_tmpi};
	end
	/* main: %.preheader3.i*/
	/*   store i64 %19, i64* %.02.i, align 8, !dbg !542, !tbaa !557, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB_preheader3i_71)) begin
		memory_controller_0_in_b = $signed({{59{main_preheader3i_19[4]}},main_preheader3i_19});
	end
	/* main: %.preheader3.i*/
	/*   store i64 %23, i64* %.0.i, align 8, !dbg !542, !tbaa !557, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB_preheader3i_73)) begin
		memory_controller_0_in_b = $signed({{59{main_preheader3i_23[4]}},main_preheader3i_23});
	end
end
always @(*) begin
	memory_controller_0_enable_b = 1'd0;
	if (memory_controller_0_LEGUP_F_main_BB_preheader3i_6_enable_cond_b) begin
		memory_controller_0_enable_b = 1'd1;
	end
	if (memory_controller_0_LEGUP_F_main_BB_preheader3i_7_enable_cond_b) begin
		memory_controller_0_enable_b = 1'd1;
	end
	if (memory_controller_0_LEGUP_F_main_BB_preheader3i_71_enable_cond_b) begin
		memory_controller_0_enable_b = 1'd1;
	end
	if (memory_controller_0_LEGUP_F_main_BB_preheader3i_73_enable_cond_b) begin
		memory_controller_0_enable_b = 1'd1;
	end
end
always @(*) begin
	memory_controller_0_address_b = 0;
	/* main: %.preheader3.i*/
	/*   store i64 %12, i64* %.06.i, align 8, !dbg !542, !tbaa !557, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB_preheader3i_6)) begin
		memory_controller_0_address_b = main_preheader3i_06i;
	end
	/* main: %.preheader3.i*/
	/*   store i64 %tmp.i, i64* %.04.i, align 8, !dbg !542, !tbaa !557, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB_preheader3i_7)) begin
		memory_controller_0_address_b = main_preheader3i_04i_reg;
	end
	/* main: %.preheader3.i*/
	/*   store i64 %19, i64* %.02.i, align 8, !dbg !542, !tbaa !557, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB_preheader3i_71)) begin
		memory_controller_0_address_b = main_preheader3i_02i_reg;
	end
	/* main: %.preheader3.i*/
	/*   store i64 %23, i64* %.0.i, align 8, !dbg !542, !tbaa !557, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB_preheader3i_73)) begin
		memory_controller_0_address_b = main_preheader3i_0i_reg;
	end
end
always @(*) begin
	memory_controller_0_size_b = 2'd0;
	/* main: %.preheader3.i*/
	/*   store i64 %12, i64* %.06.i, align 8, !dbg !542, !tbaa !557, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB_preheader3i_6)) begin
		memory_controller_0_size_b = 2'd3;
	end
	/* main: %.preheader3.i*/
	/*   store i64 %tmp.i, i64* %.04.i, align 8, !dbg !542, !tbaa !557, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB_preheader3i_7)) begin
		memory_controller_0_size_b = 2'd3;
	end
	/* main: %.preheader3.i*/
	/*   store i64 %19, i64* %.02.i, align 8, !dbg !542, !tbaa !557, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB_preheader3i_71)) begin
		memory_controller_0_size_b = 2'd3;
	end
	/* main: %.preheader3.i*/
	/*   store i64 %23, i64* %.0.i, align 8, !dbg !542, !tbaa !557, !MSB !495, !LSB !496, !extendFrom !495*/
	if ((cur_state == LEGUP_F_main_BB_preheader3i_73)) begin
		memory_controller_0_size_b = 2'd3;
	end
end
assign memory_controller_0_user_state_enable_b = 0;
always @(*) begin
	main_0_9_ready_to_source = (~(main_0_9_inputFIFO_consumed_valid) | main_0_9_inputFIFO_consumed_taken);
	if (reset) begin
		main_0_9_ready_to_source = 1'd0;
	end
end

endmodule
`timescale 1 ns / 1 ns
module auto_pthread_wrapper
(
	clk,
	reset,
	start,
	finish,
	memory_controller_0_write_enable_a,
	memory_controller_0_in_a,
	memory_controller_0_enable_a,
	memory_controller_0_address_a,
	memory_controller_0_size_a,
	memory_controller_0_out_a,
	memory_controller_0_waitrequest_a,
	memory_controller_0_user_state_enable_a,
	memory_controller_0_write_enable_b,
	memory_controller_0_in_b,
	memory_controller_0_enable_b,
	memory_controller_0_address_b,
	memory_controller_0_size_b,
	memory_controller_0_out_b,
	memory_controller_0_waitrequest_b,
	memory_controller_0_user_state_enable_b,
	main_0_3_ready_from_sink,
	main_0_3_valid_to_sink,
	main_0_3_data_to_sink
);

parameter [3:0] LEGUP_0 = 4'd0;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_BB__0_1 = 4'd1;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_BB_preheaderi_2 = 4'd2;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_BB_preheaderi_3 = 4'd3;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_BB_preheaderi_4 = 4'd4;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_BB_preheaderi_5 = 4'd5;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_BB_preheaderi_6 = 4'd6;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_BB_preheaderi_7 = 4'd7;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_BB_preheaderi_8 = 4'd8;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_BB_preheaderi_9 = 4'd9;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_BB_preheaderi_10 = 4'd10;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_BB_preheaderi_11 = 4'd11;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_BB_preheaderi_12 = 4'd12;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_BB_main_OC_init1exit_13 = 4'd13;

input  clk;
input  reset;
input  start;
output reg  finish;
output  memory_controller_0_write_enable_a;
output [63:0] memory_controller_0_in_a;
output reg  memory_controller_0_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_0_address_a;
output reg [1:0] memory_controller_0_size_a;
input [63:0] memory_controller_0_out_a;
input  memory_controller_0_waitrequest_a;
output reg  memory_controller_0_user_state_enable_a;
output  memory_controller_0_write_enable_b;
output [63:0] memory_controller_0_in_b;
output reg  memory_controller_0_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_0_address_b;
output reg [1:0] memory_controller_0_size_b;
input [63:0] memory_controller_0_out_b;
input  memory_controller_0_waitrequest_b;
output reg  memory_controller_0_user_state_enable_b;
input  main_0_3_ready_from_sink;
output reg  main_0_3_valid_to_sink;
output reg [63:0] main_0_3_data_to_sink;
reg [3:0] cur_state;
reg [3:0] next_state;
reg  fsm_stall;
reg [2:0] auto_pthread_wrapper_preheaderi_llvm_cbe_i__PHI_TEMPORARY02i;
reg [2:0] auto_pthread_wrapper_preheaderi_llvm_cbe_i__PHI_TEMPORARY02i_reg;
reg [2:0] auto_pthread_wrapper_preheaderi_1;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_preheaderi_07i;
reg [63:0] auto_pthread_wrapper_preheaderi_2;
reg [63:0] auto_pthread_wrapper_preheaderi_2_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_preheaderi_06i;
reg [63:0] auto_pthread_wrapper_preheaderi_3;
reg [63:0] auto_pthread_wrapper_preheaderi_3_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_preheaderi_05i;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_preheaderi_05i_reg;
reg [63:0] auto_pthread_wrapper_preheaderi_4;
reg [63:0] auto_pthread_wrapper_preheaderi_4_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_preheaderi_04i;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_preheaderi_04i_reg;
reg [63:0] auto_pthread_wrapper_preheaderi_5;
reg [63:0] auto_pthread_wrapper_preheaderi_5_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_preheaderi_03i;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_preheaderi_03i_reg;
reg [63:0] auto_pthread_wrapper_preheaderi_6;
reg [63:0] auto_pthread_wrapper_preheaderi_6_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_preheaderi_02i;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_preheaderi_02i_reg;
reg [63:0] auto_pthread_wrapper_preheaderi_7;
reg [63:0] auto_pthread_wrapper_preheaderi_7_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_preheaderi_01i;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_preheaderi_01i_reg;
reg [63:0] auto_pthread_wrapper_preheaderi_8;
reg [63:0] auto_pthread_wrapper_preheaderi_8_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_preheaderi_0i;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_preheaderi_0i_reg;
reg [63:0] auto_pthread_wrapper_preheaderi_9;
reg [63:0] auto_pthread_wrapper_preheaderi_9_reg;
reg [3:0] auto_pthread_wrapper_preheaderi_10;
reg [3:0] auto_pthread_wrapper_preheaderi_10_reg;
reg  auto_pthread_wrapper_preheaderi_exitcond1;
reg  auto_pthread_wrapper_preheaderi_exitcond1_reg;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_2_not_accessed_due_to_stall_a;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_2_stalln_reg;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_2_enable_cond_a;
reg  auto_pthread_wrapper_memory_controller_0_user_sequential_state_enable_a;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_2_not_accessed_due_to_stall_b;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_2_enable_cond_b;
reg  auto_pthread_wrapper_memory_controller_0_user_sequential_state_enable_b;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_3_not_accessed_due_to_stall_a;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_3_stalln_reg;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_3_enable_cond_a;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_3_not_accessed_due_to_stall_b;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_3_enable_cond_b;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_4_not_accessed_due_to_stall_a;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_4_stalln_reg;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_4_enable_cond_a;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_4_not_accessed_due_to_stall_b;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_4_enable_cond_b;
reg  main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_5_not_accessed_due_to_stall_a;
reg  main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_5_stalln_reg;
reg  main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_5_enable_cond_a;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_5_not_accessed_due_to_stall_a;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_5_stalln_reg;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_5_enable_cond_a;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_5_not_accessed_due_to_stall_b;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_5_enable_cond_b;
reg  main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_6_not_accessed_due_to_stall_a;
reg  main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_6_stalln_reg;
reg  main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_6_enable_cond_a;
reg  main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_7_not_accessed_due_to_stall_a;
reg  main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_7_stalln_reg;
reg  main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_7_enable_cond_a;
reg  main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_8_not_accessed_due_to_stall_a;
reg  main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_8_stalln_reg;
reg  main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_8_enable_cond_a;
reg  main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_9_not_accessed_due_to_stall_a;
reg  main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_9_stalln_reg;
reg  main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_9_enable_cond_a;
reg  main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_10_not_accessed_due_to_stall_a;
reg  main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_10_stalln_reg;
reg  main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_10_enable_cond_a;
reg  main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_11_not_accessed_due_to_stall_a;
reg  main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_11_stalln_reg;
reg  main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_11_enable_cond_a;
reg  main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_12_not_accessed_due_to_stall_a;
reg  main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_12_stalln_reg;
reg  main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_12_enable_cond_a;


always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (!fsm_stall)
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((fsm_stall == 1'd0) && (start == 1'd1))
		next_state = LEGUP_F_auto_pthread_wrapper_BB__0_1;
LEGUP_F_auto_pthread_wrapper_BB__0_1:
		next_state = LEGUP_F_auto_pthread_wrapper_BB_preheaderi_2;
LEGUP_F_auto_pthread_wrapper_BB_main_OC_init1exit_13:
		next_state = LEGUP_0;
LEGUP_F_auto_pthread_wrapper_BB_preheaderi_10:
		next_state = LEGUP_F_auto_pthread_wrapper_BB_preheaderi_11;
LEGUP_F_auto_pthread_wrapper_BB_preheaderi_11:
		next_state = LEGUP_F_auto_pthread_wrapper_BB_preheaderi_12;
LEGUP_F_auto_pthread_wrapper_BB_preheaderi_12:
	if ((fsm_stall == 1'd0) && (auto_pthread_wrapper_preheaderi_exitcond1_reg == 1'd1))
		next_state = LEGUP_F_auto_pthread_wrapper_BB_main_OC_init1exit_13;
	else if ((fsm_stall == 1'd0) && (auto_pthread_wrapper_preheaderi_exitcond1_reg == 1'd0))
		next_state = LEGUP_F_auto_pthread_wrapper_BB_preheaderi_2;
LEGUP_F_auto_pthread_wrapper_BB_preheaderi_2:
		next_state = LEGUP_F_auto_pthread_wrapper_BB_preheaderi_3;
LEGUP_F_auto_pthread_wrapper_BB_preheaderi_3:
		next_state = LEGUP_F_auto_pthread_wrapper_BB_preheaderi_4;
LEGUP_F_auto_pthread_wrapper_BB_preheaderi_4:
		next_state = LEGUP_F_auto_pthread_wrapper_BB_preheaderi_5;
LEGUP_F_auto_pthread_wrapper_BB_preheaderi_5:
		next_state = LEGUP_F_auto_pthread_wrapper_BB_preheaderi_6;
LEGUP_F_auto_pthread_wrapper_BB_preheaderi_6:
		next_state = LEGUP_F_auto_pthread_wrapper_BB_preheaderi_7;
LEGUP_F_auto_pthread_wrapper_BB_preheaderi_7:
		next_state = LEGUP_F_auto_pthread_wrapper_BB_preheaderi_8;
LEGUP_F_auto_pthread_wrapper_BB_preheaderi_8:
		next_state = LEGUP_F_auto_pthread_wrapper_BB_preheaderi_9;
LEGUP_F_auto_pthread_wrapper_BB_preheaderi_9:
		next_state = LEGUP_F_auto_pthread_wrapper_BB_preheaderi_10;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	fsm_stall = 1'd0;
	if (memory_controller_0_waitrequest_a) begin
		fsm_stall = 1'd1;
	end
	if (memory_controller_0_waitrequest_b) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_5) & ~(main_0_3_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_6) & ~(main_0_3_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_7) & ~(main_0_3_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_8) & ~(main_0_3_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_9) & ~(main_0_3_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_10) & ~(main_0_3_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_11) & ~(main_0_3_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_12) & ~(main_0_3_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
end
always @(*) begin
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %llvm_cbe_i__PHI_TEMPORARY.02.i = phi i64 [ 0, %0 ], [ %10, %.preheader.i ], !dbg !562, !MSB !573, !LSB !546, !extendFrom !573*/
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_BB__0_1) & (fsm_stall == 1'd0))) begin
		auto_pthread_wrapper_preheaderi_llvm_cbe_i__PHI_TEMPORARY02i = 64'd0;
	end
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %llvm_cbe_i__PHI_TEMPORARY.02.i = phi i64 [ 0, %0 ], [ %10, %.preheader.i ], !dbg !562, !MSB !573, !LSB !546, !extendFrom !573*/
	else /* if ((((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_12) & (fsm_stall == 1'd0)) & (auto_pthread_wrapper_preheaderi_exitcond1_reg == 1'd0))) */ begin
		auto_pthread_wrapper_preheaderi_llvm_cbe_i__PHI_TEMPORARY02i = auto_pthread_wrapper_preheaderi_10_reg;
	end
end
always @(posedge clk) begin
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %llvm_cbe_i__PHI_TEMPORARY.02.i = phi i64 [ 0, %0 ], [ %10, %.preheader.i ], !dbg !562, !MSB !573, !LSB !546, !extendFrom !573*/
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_BB__0_1) & (fsm_stall == 1'd0))) begin
		auto_pthread_wrapper_preheaderi_llvm_cbe_i__PHI_TEMPORARY02i_reg <= auto_pthread_wrapper_preheaderi_llvm_cbe_i__PHI_TEMPORARY02i;
	end
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %llvm_cbe_i__PHI_TEMPORARY.02.i = phi i64 [ 0, %0 ], [ %10, %.preheader.i ], !dbg !562, !MSB !573, !LSB !546, !extendFrom !573*/
	if ((((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_12) & (fsm_stall == 1'd0)) & (auto_pthread_wrapper_preheaderi_exitcond1_reg == 1'd0))) begin
		auto_pthread_wrapper_preheaderi_llvm_cbe_i__PHI_TEMPORARY02i_reg <= auto_pthread_wrapper_preheaderi_llvm_cbe_i__PHI_TEMPORARY02i;
	end
end
always @(*) begin
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %1 = trunc i64 %llvm_cbe_i__PHI_TEMPORARY.02.i to i32, !dbg !576, !MSB !573, !LSB !546, !extendFrom !573*/
		auto_pthread_wrapper_preheaderi_1 = auto_pthread_wrapper_preheaderi_llvm_cbe_i__PHI_TEMPORARY02i_reg[2:0];
end
always @(*) begin
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %.07.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %1, i32 0, i32 0, !dbg !562, !MSB !545, !LSB !546, !extendFrom !545*/
		auto_pthread_wrapper_preheaderi_07i = (`TAG_g_main_OC_array0_a + (64 * {29'd0,auto_pthread_wrapper_preheaderi_1}));
end
always @(*) begin
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %2 = load i64* %.07.i, align 16, !dbg !576, !tbaa !590, !MSB !594, !LSB !546, !extendFrom !594*/
		auto_pthread_wrapper_preheaderi_2 = memory_controller_0_out_a[63:0];
end
always @(posedge clk) begin
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %2 = load i64* %.07.i, align 16, !dbg !576, !tbaa !590, !MSB !594, !LSB !546, !extendFrom !594*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_4)) begin
		auto_pthread_wrapper_preheaderi_2_reg <= auto_pthread_wrapper_preheaderi_2;
	end
end
always @(*) begin
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %.06.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %1, i32 0, i32 1, !dbg !562, !MSB !545, !LSB !546, !extendFrom !545*/
		auto_pthread_wrapper_preheaderi_06i = (`TAG_g_main_OC_array0_a + ((64 * {29'd0,auto_pthread_wrapper_preheaderi_1}) + (8 * 32'd1)));
end
always @(*) begin
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %3 = load i64* %.06.i, align 8, !dbg !576, !tbaa !590, !MSB !594, !LSB !546, !extendFrom !594*/
		auto_pthread_wrapper_preheaderi_3 = memory_controller_0_out_b[63:0];
end
always @(posedge clk) begin
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %3 = load i64* %.06.i, align 8, !dbg !576, !tbaa !590, !MSB !594, !LSB !546, !extendFrom !594*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_4)) begin
		auto_pthread_wrapper_preheaderi_3_reg <= auto_pthread_wrapper_preheaderi_3;
	end
end
always @(*) begin
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %.05.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %1, i32 0, i32 2, !dbg !562, !MSB !545, !LSB !546, !extendFrom !545*/
		auto_pthread_wrapper_preheaderi_05i = (`TAG_g_main_OC_array0_a + ((64 * {29'd0,auto_pthread_wrapper_preheaderi_1}) + (8 * 32'd2)));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %.05.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %1, i32 0, i32 2, !dbg !562, !MSB !545, !LSB !546, !extendFrom !545*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_2)) begin
		auto_pthread_wrapper_preheaderi_05i_reg <= auto_pthread_wrapper_preheaderi_05i;
	end
end
always @(*) begin
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %4 = load i64* %.05.i, align 16, !dbg !576, !tbaa !590, !MSB !594, !LSB !546, !extendFrom !594*/
		auto_pthread_wrapper_preheaderi_4 = memory_controller_0_out_a[63:0];
end
always @(posedge clk) begin
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %4 = load i64* %.05.i, align 16, !dbg !576, !tbaa !590, !MSB !594, !LSB !546, !extendFrom !594*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_5)) begin
		auto_pthread_wrapper_preheaderi_4_reg <= auto_pthread_wrapper_preheaderi_4;
	end
end
always @(*) begin
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %.04.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %1, i32 0, i32 3, !dbg !562, !MSB !545, !LSB !546, !extendFrom !545*/
		auto_pthread_wrapper_preheaderi_04i = (`TAG_g_main_OC_array0_a + ((64 * {29'd0,auto_pthread_wrapper_preheaderi_1}) + (8 * 32'd3)));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %.04.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %1, i32 0, i32 3, !dbg !562, !MSB !545, !LSB !546, !extendFrom !545*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_2)) begin
		auto_pthread_wrapper_preheaderi_04i_reg <= auto_pthread_wrapper_preheaderi_04i;
	end
end
always @(*) begin
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %5 = load i64* %.04.i, align 8, !dbg !576, !tbaa !590, !MSB !594, !LSB !546, !extendFrom !594*/
		auto_pthread_wrapper_preheaderi_5 = memory_controller_0_out_b[63:0];
end
always @(posedge clk) begin
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %5 = load i64* %.04.i, align 8, !dbg !576, !tbaa !590, !MSB !594, !LSB !546, !extendFrom !594*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_5)) begin
		auto_pthread_wrapper_preheaderi_5_reg <= auto_pthread_wrapper_preheaderi_5;
	end
end
always @(*) begin
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %.03.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %1, i32 0, i32 4, !dbg !562, !MSB !545, !LSB !546, !extendFrom !545*/
		auto_pthread_wrapper_preheaderi_03i = (`TAG_g_main_OC_array0_a + ((64 * {29'd0,auto_pthread_wrapper_preheaderi_1}) + (8 * 32'd4)));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %.03.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %1, i32 0, i32 4, !dbg !562, !MSB !545, !LSB !546, !extendFrom !545*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_2)) begin
		auto_pthread_wrapper_preheaderi_03i_reg <= auto_pthread_wrapper_preheaderi_03i;
	end
end
always @(*) begin
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %6 = load i64* %.03.i, align 16, !dbg !576, !tbaa !590, !MSB !594, !LSB !546, !extendFrom !594*/
		auto_pthread_wrapper_preheaderi_6 = memory_controller_0_out_a[63:0];
end
always @(posedge clk) begin
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %6 = load i64* %.03.i, align 16, !dbg !576, !tbaa !590, !MSB !594, !LSB !546, !extendFrom !594*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_6)) begin
		auto_pthread_wrapper_preheaderi_6_reg <= auto_pthread_wrapper_preheaderi_6;
	end
end
always @(*) begin
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %.02.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %1, i32 0, i32 5, !dbg !562, !MSB !545, !LSB !546, !extendFrom !545*/
		auto_pthread_wrapper_preheaderi_02i = (`TAG_g_main_OC_array0_a + ((64 * {29'd0,auto_pthread_wrapper_preheaderi_1}) + (8 * 32'd5)));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %.02.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %1, i32 0, i32 5, !dbg !562, !MSB !545, !LSB !546, !extendFrom !545*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_2)) begin
		auto_pthread_wrapper_preheaderi_02i_reg <= auto_pthread_wrapper_preheaderi_02i;
	end
end
always @(*) begin
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %7 = load i64* %.02.i, align 8, !dbg !576, !tbaa !590, !MSB !594, !LSB !546, !extendFrom !594*/
		auto_pthread_wrapper_preheaderi_7 = memory_controller_0_out_b[63:0];
end
always @(posedge clk) begin
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %7 = load i64* %.02.i, align 8, !dbg !576, !tbaa !590, !MSB !594, !LSB !546, !extendFrom !594*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_6)) begin
		auto_pthread_wrapper_preheaderi_7_reg <= auto_pthread_wrapper_preheaderi_7;
	end
end
always @(*) begin
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %.01.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %1, i32 0, i32 6, !dbg !562, !MSB !545, !LSB !546, !extendFrom !545*/
		auto_pthread_wrapper_preheaderi_01i = (`TAG_g_main_OC_array0_a + ((64 * {29'd0,auto_pthread_wrapper_preheaderi_1}) + (8 * 32'd6)));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %.01.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %1, i32 0, i32 6, !dbg !562, !MSB !545, !LSB !546, !extendFrom !545*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_2)) begin
		auto_pthread_wrapper_preheaderi_01i_reg <= auto_pthread_wrapper_preheaderi_01i;
	end
end
always @(*) begin
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %8 = load i64* %.01.i, align 16, !dbg !576, !tbaa !590, !MSB !594, !LSB !546, !extendFrom !594*/
		auto_pthread_wrapper_preheaderi_8 = memory_controller_0_out_a[63:0];
end
always @(posedge clk) begin
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %8 = load i64* %.01.i, align 16, !dbg !576, !tbaa !590, !MSB !594, !LSB !546, !extendFrom !594*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_7)) begin
		auto_pthread_wrapper_preheaderi_8_reg <= auto_pthread_wrapper_preheaderi_8;
	end
end
always @(*) begin
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %.0.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %1, i32 0, i32 7, !dbg !562, !MSB !545, !LSB !546, !extendFrom !545*/
		auto_pthread_wrapper_preheaderi_0i = (`TAG_g_main_OC_array0_a + ((64 * {29'd0,auto_pthread_wrapper_preheaderi_1}) + (8 * 32'd7)));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %.0.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %1, i32 0, i32 7, !dbg !562, !MSB !545, !LSB !546, !extendFrom !545*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_2)) begin
		auto_pthread_wrapper_preheaderi_0i_reg <= auto_pthread_wrapper_preheaderi_0i;
	end
end
always @(*) begin
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %9 = load i64* %.0.i, align 8, !dbg !576, !tbaa !590, !MSB !594, !LSB !546, !extendFrom !594*/
		auto_pthread_wrapper_preheaderi_9 = memory_controller_0_out_b[63:0];
end
always @(posedge clk) begin
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %9 = load i64* %.0.i, align 8, !dbg !576, !tbaa !590, !MSB !594, !LSB !546, !extendFrom !594*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_7)) begin
		auto_pthread_wrapper_preheaderi_9_reg <= auto_pthread_wrapper_preheaderi_9;
	end
end
always @(*) begin
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %10 = add i64 %llvm_cbe_i__PHI_TEMPORARY.02.i, 1, !dbg !616, !MSB !617, !LSB !546, !extendFrom !617*/
		auto_pthread_wrapper_preheaderi_10 = ({1'd0,auto_pthread_wrapper_preheaderi_llvm_cbe_i__PHI_TEMPORARY02i_reg} + 64'd1);
end
always @(posedge clk) begin
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %10 = add i64 %llvm_cbe_i__PHI_TEMPORARY.02.i, 1, !dbg !616, !MSB !617, !LSB !546, !extendFrom !617*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_2)) begin
		auto_pthread_wrapper_preheaderi_10_reg <= auto_pthread_wrapper_preheaderi_10;
	end
end
always @(*) begin
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %exitcond1 = icmp eq i64 %10, 6, !dbg !569, !MSB !546, !LSB !546, !extendFrom !546*/
		auto_pthread_wrapper_preheaderi_exitcond1 = (auto_pthread_wrapper_preheaderi_10 == 64'd6);
end
always @(posedge clk) begin
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %exitcond1 = icmp eq i64 %10, 6, !dbg !569, !MSB !546, !LSB !546, !extendFrom !546*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_2)) begin
		auto_pthread_wrapper_preheaderi_exitcond1_reg <= auto_pthread_wrapper_preheaderi_exitcond1;
	end
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_2_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_0_enable_a) & memory_controller_0_waitrequest_a);
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_2_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_2_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_2) & (memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_2_not_accessed_due_to_stall_a | memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_2_stalln_reg));
end
always @(*) begin
	auto_pthread_wrapper_memory_controller_0_user_sequential_state_enable_a = ((((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_4) | (cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_5)) | (cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_6)) | (cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_7));
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_2_not_accessed_due_to_stall_b <= ((fsm_stall & memory_controller_0_enable_b) & memory_controller_0_waitrequest_b);
end
always @(*) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_2_enable_cond_b = ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_2) & (memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_2_not_accessed_due_to_stall_b | memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_2_stalln_reg));
end
always @(*) begin
	auto_pthread_wrapper_memory_controller_0_user_sequential_state_enable_b = ((((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_4) | (cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_5)) | (cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_6)) | (cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_7));
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_3_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_0_enable_a) & memory_controller_0_waitrequest_a);
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_3_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_3_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_3) & (memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_3_not_accessed_due_to_stall_a | memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_3_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_3_not_accessed_due_to_stall_b <= ((fsm_stall & memory_controller_0_enable_b) & memory_controller_0_waitrequest_b);
end
always @(*) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_3_enable_cond_b = ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_3) & (memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_3_not_accessed_due_to_stall_b | memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_3_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_4_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_0_enable_a) & memory_controller_0_waitrequest_a);
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_4_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_4_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_4) & (memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_4_not_accessed_due_to_stall_a | memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_4_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_4_not_accessed_due_to_stall_b <= ((fsm_stall & memory_controller_0_enable_b) & memory_controller_0_waitrequest_b);
end
always @(*) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_4_enable_cond_b = ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_4) & (memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_4_not_accessed_due_to_stall_b | memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_4_stalln_reg));
end
always @(posedge clk) begin
	main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_5_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_3_valid_to_sink) & ~(main_0_3_ready_from_sink));
end
always @(posedge clk) begin
	main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_5_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_5_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_5) & (main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_5_not_accessed_due_to_stall_a | main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_5_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_5_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_0_enable_a) & memory_controller_0_waitrequest_a);
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_5_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_5_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_5) & (memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_5_not_accessed_due_to_stall_a | memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_5_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_5_not_accessed_due_to_stall_b <= ((fsm_stall & memory_controller_0_enable_b) & memory_controller_0_waitrequest_b);
end
always @(*) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_5_enable_cond_b = ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_5) & (memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_5_not_accessed_due_to_stall_b | memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_5_stalln_reg));
end
always @(posedge clk) begin
	main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_6_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_3_valid_to_sink) & ~(main_0_3_ready_from_sink));
end
always @(posedge clk) begin
	main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_6_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_6_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_6) & (main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_6_not_accessed_due_to_stall_a | main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_6_stalln_reg));
end
always @(posedge clk) begin
	main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_7_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_3_valid_to_sink) & ~(main_0_3_ready_from_sink));
end
always @(posedge clk) begin
	main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_7_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_7_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_7) & (main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_7_not_accessed_due_to_stall_a | main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_7_stalln_reg));
end
always @(posedge clk) begin
	main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_8_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_3_valid_to_sink) & ~(main_0_3_ready_from_sink));
end
always @(posedge clk) begin
	main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_8_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_8_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_8) & (main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_8_not_accessed_due_to_stall_a | main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_8_stalln_reg));
end
always @(posedge clk) begin
	main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_9_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_3_valid_to_sink) & ~(main_0_3_ready_from_sink));
end
always @(posedge clk) begin
	main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_9_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_9_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_9) & (main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_9_not_accessed_due_to_stall_a | main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_9_stalln_reg));
end
always @(posedge clk) begin
	main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_10_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_3_valid_to_sink) & ~(main_0_3_ready_from_sink));
end
always @(posedge clk) begin
	main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_10_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_10_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_10) & (main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_10_not_accessed_due_to_stall_a | main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_10_stalln_reg));
end
always @(posedge clk) begin
	main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_11_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_3_valid_to_sink) & ~(main_0_3_ready_from_sink));
end
always @(posedge clk) begin
	main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_11_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_11_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_11) & (main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_11_not_accessed_due_to_stall_a | main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_11_stalln_reg));
end
always @(posedge clk) begin
	main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_12_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_3_valid_to_sink) & ~(main_0_3_ready_from_sink));
end
always @(posedge clk) begin
	main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_12_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_12_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_12) & (main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_12_not_accessed_due_to_stall_a | main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_12_stalln_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
	end
	/* auto_pthread_wrapper: %main_OC_init1.exit*/
	/*   ret void, !MSB !545, !LSB !546, !extendFrom !545*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_main_OC_init1exit_13)) begin
		finish <= (fsm_stall == 1'd0);
	end
end
assign memory_controller_0_write_enable_a = 1'd0;
assign memory_controller_0_in_a = 64'd0;
always @(*) begin
	memory_controller_0_enable_a = 1'd0;
	if (memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_2_enable_cond_a) begin
		memory_controller_0_enable_a = 1'd1;
	end
	if (memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_3_enable_cond_a) begin
		memory_controller_0_enable_a = 1'd1;
	end
	if (memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_4_enable_cond_a) begin
		memory_controller_0_enable_a = 1'd1;
	end
	if (memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_5_enable_cond_a) begin
		memory_controller_0_enable_a = 1'd1;
	end
end
always @(*) begin
	memory_controller_0_address_a = 0;
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %2 = load i64* %.07.i, align 16, !dbg !576, !tbaa !590, !MSB !594, !LSB !546, !extendFrom !594*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_2)) begin
		memory_controller_0_address_a = auto_pthread_wrapper_preheaderi_07i;
	end
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %4 = load i64* %.05.i, align 16, !dbg !576, !tbaa !590, !MSB !594, !LSB !546, !extendFrom !594*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_3)) begin
		memory_controller_0_address_a = auto_pthread_wrapper_preheaderi_05i_reg;
	end
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %6 = load i64* %.03.i, align 16, !dbg !576, !tbaa !590, !MSB !594, !LSB !546, !extendFrom !594*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_4)) begin
		memory_controller_0_address_a = auto_pthread_wrapper_preheaderi_03i_reg;
	end
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %8 = load i64* %.01.i, align 16, !dbg !576, !tbaa !590, !MSB !594, !LSB !546, !extendFrom !594*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_5)) begin
		memory_controller_0_address_a = auto_pthread_wrapper_preheaderi_01i_reg;
	end
end
always @(*) begin
	memory_controller_0_size_a = 2'd0;
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %2 = load i64* %.07.i, align 16, !dbg !576, !tbaa !590, !MSB !594, !LSB !546, !extendFrom !594*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_2)) begin
		memory_controller_0_size_a = 2'd3;
	end
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %4 = load i64* %.05.i, align 16, !dbg !576, !tbaa !590, !MSB !594, !LSB !546, !extendFrom !594*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_3)) begin
		memory_controller_0_size_a = 2'd3;
	end
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %6 = load i64* %.03.i, align 16, !dbg !576, !tbaa !590, !MSB !594, !LSB !546, !extendFrom !594*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_4)) begin
		memory_controller_0_size_a = 2'd3;
	end
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %8 = load i64* %.01.i, align 16, !dbg !576, !tbaa !590, !MSB !594, !LSB !546, !extendFrom !594*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_5)) begin
		memory_controller_0_size_a = 2'd3;
	end
end
always @(*) begin
	memory_controller_0_user_state_enable_a = (auto_pthread_wrapper_memory_controller_0_user_sequential_state_enable_a & (fsm_stall == 1'd0));
end
assign memory_controller_0_write_enable_b = 1'd0;
assign memory_controller_0_in_b = 64'd0;
always @(*) begin
	memory_controller_0_enable_b = 1'd0;
	if (memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_2_enable_cond_b) begin
		memory_controller_0_enable_b = 1'd1;
	end
	if (memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_3_enable_cond_b) begin
		memory_controller_0_enable_b = 1'd1;
	end
	if (memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_4_enable_cond_b) begin
		memory_controller_0_enable_b = 1'd1;
	end
	if (memory_controller_0_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_5_enable_cond_b) begin
		memory_controller_0_enable_b = 1'd1;
	end
end
always @(*) begin
	memory_controller_0_address_b = 0;
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %3 = load i64* %.06.i, align 8, !dbg !576, !tbaa !590, !MSB !594, !LSB !546, !extendFrom !594*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_2)) begin
		memory_controller_0_address_b = auto_pthread_wrapper_preheaderi_06i;
	end
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %5 = load i64* %.04.i, align 8, !dbg !576, !tbaa !590, !MSB !594, !LSB !546, !extendFrom !594*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_3)) begin
		memory_controller_0_address_b = auto_pthread_wrapper_preheaderi_04i_reg;
	end
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %7 = load i64* %.02.i, align 8, !dbg !576, !tbaa !590, !MSB !594, !LSB !546, !extendFrom !594*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_4)) begin
		memory_controller_0_address_b = auto_pthread_wrapper_preheaderi_02i_reg;
	end
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %9 = load i64* %.0.i, align 8, !dbg !576, !tbaa !590, !MSB !594, !LSB !546, !extendFrom !594*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_5)) begin
		memory_controller_0_address_b = auto_pthread_wrapper_preheaderi_0i_reg;
	end
end
always @(*) begin
	memory_controller_0_size_b = 2'd0;
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %3 = load i64* %.06.i, align 8, !dbg !576, !tbaa !590, !MSB !594, !LSB !546, !extendFrom !594*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_2)) begin
		memory_controller_0_size_b = 2'd3;
	end
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %5 = load i64* %.04.i, align 8, !dbg !576, !tbaa !590, !MSB !594, !LSB !546, !extendFrom !594*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_3)) begin
		memory_controller_0_size_b = 2'd3;
	end
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %7 = load i64* %.02.i, align 8, !dbg !576, !tbaa !590, !MSB !594, !LSB !546, !extendFrom !594*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_4)) begin
		memory_controller_0_size_b = 2'd3;
	end
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   %9 = load i64* %.0.i, align 8, !dbg !576, !tbaa !590, !MSB !594, !LSB !546, !extendFrom !594*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_5)) begin
		memory_controller_0_size_b = 2'd3;
	end
end
always @(*) begin
	memory_controller_0_user_state_enable_b = (auto_pthread_wrapper_memory_controller_0_user_sequential_state_enable_b & (fsm_stall == 1'd0));
end
always @(*) begin
	main_0_3_valid_to_sink = 1'd0;
	if (main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_5_enable_cond_a) begin
		main_0_3_valid_to_sink = 1'd1;
	end
	if (main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_6_enable_cond_a) begin
		main_0_3_valid_to_sink = 1'd1;
	end
	if (main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_7_enable_cond_a) begin
		main_0_3_valid_to_sink = 1'd1;
	end
	if (main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_8_enable_cond_a) begin
		main_0_3_valid_to_sink = 1'd1;
	end
	if (main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_9_enable_cond_a) begin
		main_0_3_valid_to_sink = 1'd1;
	end
	if (main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_10_enable_cond_a) begin
		main_0_3_valid_to_sink = 1'd1;
	end
	if (main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_11_enable_cond_a) begin
		main_0_3_valid_to_sink = 1'd1;
	end
	if (main_0_3_outputFIFO_LEGUP_F_auto_pthread_wrapper_BB_preheaderi_12_enable_cond_a) begin
		main_0_3_valid_to_sink = 1'd1;
	end
end
always @(*) begin
	main_0_3_data_to_sink = 64'd0;
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   tail call void @fifo_write(%struct.FIFO* %.0.0.val, i64 %2) #12, !dbg !597, !MSB !545, !LSB !546, !extendFrom !545*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_5)) begin
		main_0_3_data_to_sink = auto_pthread_wrapper_preheaderi_2_reg;
	end
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   tail call void @fifo_write(%struct.FIFO* %.0.0.val, i64 %3) #12, !dbg !597, !MSB !545, !LSB !546, !extendFrom !545*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_6)) begin
		main_0_3_data_to_sink = auto_pthread_wrapper_preheaderi_3_reg;
	end
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   tail call void @fifo_write(%struct.FIFO* %.0.0.val, i64 %4) #12, !dbg !597, !MSB !545, !LSB !546, !extendFrom !545*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_7)) begin
		main_0_3_data_to_sink = auto_pthread_wrapper_preheaderi_4_reg;
	end
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   tail call void @fifo_write(%struct.FIFO* %.0.0.val, i64 %5) #12, !dbg !597, !MSB !545, !LSB !546, !extendFrom !545*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_8)) begin
		main_0_3_data_to_sink = auto_pthread_wrapper_preheaderi_5_reg;
	end
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   tail call void @fifo_write(%struct.FIFO* %.0.0.val, i64 %6) #12, !dbg !597, !MSB !545, !LSB !546, !extendFrom !545*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_9)) begin
		main_0_3_data_to_sink = auto_pthread_wrapper_preheaderi_6_reg;
	end
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   tail call void @fifo_write(%struct.FIFO* %.0.0.val, i64 %7) #12, !dbg !597, !MSB !545, !LSB !546, !extendFrom !545*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_10)) begin
		main_0_3_data_to_sink = auto_pthread_wrapper_preheaderi_7_reg;
	end
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   tail call void @fifo_write(%struct.FIFO* %.0.0.val, i64 %8) #12, !dbg !597, !MSB !545, !LSB !546, !extendFrom !545*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_11)) begin
		main_0_3_data_to_sink = auto_pthread_wrapper_preheaderi_8_reg;
	end
	/* auto_pthread_wrapper: %.preheader.i*/
	/*   tail call void @fifo_write(%struct.FIFO* %.0.0.val, i64 %9) #12, !dbg !597, !MSB !545, !LSB !546, !extendFrom !545*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_BB_preheaderi_12)) begin
		main_0_3_data_to_sink = auto_pthread_wrapper_preheaderi_9_reg;
	end
end

endmodule
`timescale 1 ns / 1 ns
module auto_pthread_wrapper_OC_1
(
	clk,
	reset,
	start,
	finish,
	memory_controller_0_write_enable_a,
	memory_controller_0_in_a,
	memory_controller_0_enable_a,
	memory_controller_0_address_a,
	memory_controller_0_size_a,
	memory_controller_0_out_a,
	memory_controller_0_waitrequest_a,
	memory_controller_0_user_state_enable_a,
	memory_controller_0_write_enable_b,
	memory_controller_0_in_b,
	memory_controller_0_enable_b,
	memory_controller_0_address_b,
	memory_controller_0_size_b,
	memory_controller_0_out_b,
	memory_controller_0_waitrequest_b,
	memory_controller_0_user_state_enable_b,
	main_0_4_ready_from_sink,
	main_0_4_valid_to_sink,
	main_0_4_data_to_sink
);

parameter [3:0] LEGUP_0 = 4'd0;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_OC_1_BB__0_1 = 4'd1;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_2 = 4'd2;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_3 = 4'd3;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_4 = 4'd4;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_5 = 4'd5;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_6 = 4'd6;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_7 = 4'd7;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_8 = 4'd8;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_9 = 4'd9;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_10 = 4'd10;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_11 = 4'd11;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_12 = 4'd12;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_13 = 4'd13;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_OC_1_BB_main_OC_init2exit_14 = 4'd14;

input  clk;
input  reset;
input  start;
output reg  finish;
output  memory_controller_0_write_enable_a;
output [63:0] memory_controller_0_in_a;
output reg  memory_controller_0_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_0_address_a;
output reg [1:0] memory_controller_0_size_a;
input [63:0] memory_controller_0_out_a;
input  memory_controller_0_waitrequest_a;
output reg  memory_controller_0_user_state_enable_a;
output  memory_controller_0_write_enable_b;
output [63:0] memory_controller_0_in_b;
output reg  memory_controller_0_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_0_address_b;
output reg [1:0] memory_controller_0_size_b;
input [63:0] memory_controller_0_out_b;
input  memory_controller_0_waitrequest_b;
output reg  memory_controller_0_user_state_enable_b;
input  main_0_4_ready_from_sink;
output reg  main_0_4_valid_to_sink;
output reg [63:0] main_0_4_data_to_sink;
reg [3:0] cur_state;
reg [3:0] next_state;
reg  fsm_stall;
reg [2:0] auto_pthread_wrapper_OC_1_preheaderi_llvm_cbe_i__PHI_TEMPORARY02i;
reg [2:0] auto_pthread_wrapper_OC_1_preheaderi_llvm_cbe_i__PHI_TEMPORARY02i_reg;
reg [3:0] auto_pthread_wrapper_OC_1_preheaderi_1;
reg [3:0] auto_pthread_wrapper_OC_1_preheaderi_1_reg;
reg [3:0] auto_pthread_wrapper_OC_1_preheaderi_2;
reg [3:0] auto_pthread_wrapper_OC_1_preheaderi_2_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_1_preheaderi_07i;
reg [63:0] auto_pthread_wrapper_OC_1_preheaderi_3;
reg [63:0] auto_pthread_wrapper_OC_1_preheaderi_3_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_1_preheaderi_06i;
reg [63:0] auto_pthread_wrapper_OC_1_preheaderi_4;
reg [63:0] auto_pthread_wrapper_OC_1_preheaderi_4_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_1_preheaderi_05i;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_1_preheaderi_05i_reg;
reg [63:0] auto_pthread_wrapper_OC_1_preheaderi_5;
reg [63:0] auto_pthread_wrapper_OC_1_preheaderi_5_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_1_preheaderi_04i;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_1_preheaderi_04i_reg;
reg [63:0] auto_pthread_wrapper_OC_1_preheaderi_6;
reg [63:0] auto_pthread_wrapper_OC_1_preheaderi_6_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_1_preheaderi_03i;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_1_preheaderi_03i_reg;
reg [63:0] auto_pthread_wrapper_OC_1_preheaderi_7;
reg [63:0] auto_pthread_wrapper_OC_1_preheaderi_7_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_1_preheaderi_02i;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_1_preheaderi_02i_reg;
reg [63:0] auto_pthread_wrapper_OC_1_preheaderi_8;
reg [63:0] auto_pthread_wrapper_OC_1_preheaderi_8_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_1_preheaderi_01i;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_1_preheaderi_01i_reg;
reg [63:0] auto_pthread_wrapper_OC_1_preheaderi_9;
reg [63:0] auto_pthread_wrapper_OC_1_preheaderi_9_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_1_preheaderi_0i;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_1_preheaderi_0i_reg;
reg [63:0] auto_pthread_wrapper_OC_1_preheaderi_10;
reg [63:0] auto_pthread_wrapper_OC_1_preheaderi_10_reg;
reg  auto_pthread_wrapper_OC_1_preheaderi_exitcond1;
reg  auto_pthread_wrapper_OC_1_preheaderi_exitcond1_reg;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_3_not_accessed_due_to_stall_a;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_3_stalln_reg;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_3_enable_cond_a;
reg  auto_pthread_wrapper_OC_1_memory_controller_0_user_sequential_state_enable_a;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_3_not_accessed_due_to_stall_b;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_3_enable_cond_b;
reg  auto_pthread_wrapper_OC_1_memory_controller_0_user_sequential_state_enable_b;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_4_not_accessed_due_to_stall_a;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_4_stalln_reg;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_4_enable_cond_a;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_4_not_accessed_due_to_stall_b;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_4_enable_cond_b;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_5_not_accessed_due_to_stall_a;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_5_stalln_reg;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_5_enable_cond_a;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_5_not_accessed_due_to_stall_b;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_5_enable_cond_b;
reg  main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_6_not_accessed_due_to_stall_a;
reg  main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_6_stalln_reg;
reg  main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_6_enable_cond_a;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_6_not_accessed_due_to_stall_a;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_6_stalln_reg;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_6_enable_cond_a;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_6_not_accessed_due_to_stall_b;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_6_enable_cond_b;
reg  main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_7_not_accessed_due_to_stall_a;
reg  main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_7_stalln_reg;
reg  main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_7_enable_cond_a;
reg  main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_8_not_accessed_due_to_stall_a;
reg  main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_8_stalln_reg;
reg  main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_8_enable_cond_a;
reg  main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_9_not_accessed_due_to_stall_a;
reg  main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_9_stalln_reg;
reg  main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_9_enable_cond_a;
reg  main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_10_not_accessed_due_to_stall_a;
reg  main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_10_stalln_reg;
reg  main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_10_enable_cond_a;
reg  main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_11_not_accessed_due_to_stall_a;
reg  main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_11_stalln_reg;
reg  main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_11_enable_cond_a;
reg  main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_12_not_accessed_due_to_stall_a;
reg  main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_12_stalln_reg;
reg  main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_12_enable_cond_a;
reg  main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_13_not_accessed_due_to_stall_a;
reg  main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_13_stalln_reg;
reg  main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_13_enable_cond_a;


always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (!fsm_stall)
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((fsm_stall == 1'd0) && (start == 1'd1))
		next_state = LEGUP_F_auto_pthread_wrapper_OC_1_BB__0_1;
LEGUP_F_auto_pthread_wrapper_OC_1_BB__0_1:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_2;
LEGUP_F_auto_pthread_wrapper_OC_1_BB_main_OC_init2exit_14:
		next_state = LEGUP_0;
LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_10:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_11;
LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_11:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_12;
LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_12:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_13;
LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_13:
	if ((fsm_stall == 1'd0) && (auto_pthread_wrapper_OC_1_preheaderi_exitcond1_reg == 1'd1))
		next_state = LEGUP_F_auto_pthread_wrapper_OC_1_BB_main_OC_init2exit_14;
	else if ((fsm_stall == 1'd0) && (auto_pthread_wrapper_OC_1_preheaderi_exitcond1_reg == 1'd0))
		next_state = LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_2;
LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_2:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_3;
LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_3:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_4;
LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_4:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_5;
LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_5:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_6;
LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_6:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_7;
LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_7:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_8;
LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_8:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_9;
LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_9:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_10;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	fsm_stall = 1'd0;
	if (memory_controller_0_waitrequest_a) begin
		fsm_stall = 1'd1;
	end
	if (memory_controller_0_waitrequest_b) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_6) & ~(main_0_4_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_7) & ~(main_0_4_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_8) & ~(main_0_4_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_9) & ~(main_0_4_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_10) & ~(main_0_4_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_11) & ~(main_0_4_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_12) & ~(main_0_4_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_13) & ~(main_0_4_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %llvm_cbe_i__PHI_TEMPORARY.02.i = phi i64 [ 0, %0 ], [ %1, %.preheader.i ], !dbg !562, !MSB !573, !LSB !546, !extendFrom !573*/
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB__0_1) & (fsm_stall == 1'd0))) begin
		auto_pthread_wrapper_OC_1_preheaderi_llvm_cbe_i__PHI_TEMPORARY02i = 64'd0;
	end
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %llvm_cbe_i__PHI_TEMPORARY.02.i = phi i64 [ 0, %0 ], [ %1, %.preheader.i ], !dbg !562, !MSB !573, !LSB !546, !extendFrom !573*/
	else /* if ((((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_13) & (fsm_stall == 1'd0)) & (auto_pthread_wrapper_OC_1_preheaderi_exitcond1_reg == 1'd0))) */ begin
		auto_pthread_wrapper_OC_1_preheaderi_llvm_cbe_i__PHI_TEMPORARY02i = auto_pthread_wrapper_OC_1_preheaderi_1_reg;
	end
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %llvm_cbe_i__PHI_TEMPORARY.02.i = phi i64 [ 0, %0 ], [ %1, %.preheader.i ], !dbg !562, !MSB !573, !LSB !546, !extendFrom !573*/
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB__0_1) & (fsm_stall == 1'd0))) begin
		auto_pthread_wrapper_OC_1_preheaderi_llvm_cbe_i__PHI_TEMPORARY02i_reg <= auto_pthread_wrapper_OC_1_preheaderi_llvm_cbe_i__PHI_TEMPORARY02i;
	end
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %llvm_cbe_i__PHI_TEMPORARY.02.i = phi i64 [ 0, %0 ], [ %1, %.preheader.i ], !dbg !562, !MSB !573, !LSB !546, !extendFrom !573*/
	if ((((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_13) & (fsm_stall == 1'd0)) & (auto_pthread_wrapper_OC_1_preheaderi_exitcond1_reg == 1'd0))) begin
		auto_pthread_wrapper_OC_1_preheaderi_llvm_cbe_i__PHI_TEMPORARY02i_reg <= auto_pthread_wrapper_OC_1_preheaderi_llvm_cbe_i__PHI_TEMPORARY02i;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %1 = add i64 %llvm_cbe_i__PHI_TEMPORARY.02.i, 1, !dbg !589, !MSB !590, !LSB !546, !extendFrom !590*/
		auto_pthread_wrapper_OC_1_preheaderi_1 = ({1'd0,auto_pthread_wrapper_OC_1_preheaderi_llvm_cbe_i__PHI_TEMPORARY02i_reg} + 64'd1);
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %1 = add i64 %llvm_cbe_i__PHI_TEMPORARY.02.i, 1, !dbg !589, !MSB !590, !LSB !546, !extendFrom !590*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_2)) begin
		auto_pthread_wrapper_OC_1_preheaderi_1_reg <= auto_pthread_wrapper_OC_1_preheaderi_1;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %2 = trunc i64 %1 to i32, !dbg !595, !MSB !590, !LSB !546, !extendFrom !590*/
		auto_pthread_wrapper_OC_1_preheaderi_2 = auto_pthread_wrapper_OC_1_preheaderi_1[3:0];
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %2 = trunc i64 %1 to i32, !dbg !595, !MSB !590, !LSB !546, !extendFrom !590*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_2)) begin
		auto_pthread_wrapper_OC_1_preheaderi_2_reg <= auto_pthread_wrapper_OC_1_preheaderi_2;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %.07.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %2, i32 0, i32 0, !dbg !562, !MSB !545, !LSB !546, !extendFrom !545*/
		auto_pthread_wrapper_OC_1_preheaderi_07i = (`TAG_g_main_OC_array0_a + (64 * {28'd0,auto_pthread_wrapper_OC_1_preheaderi_2_reg}));
end
always @(*) begin
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %3 = load i64* %.07.i, align 16, !dbg !595, !tbaa !597, !MSB !601, !LSB !546, !extendFrom !601*/
		auto_pthread_wrapper_OC_1_preheaderi_3 = memory_controller_0_out_a[63:0];
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %3 = load i64* %.07.i, align 16, !dbg !595, !tbaa !597, !MSB !601, !LSB !546, !extendFrom !601*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_5)) begin
		auto_pthread_wrapper_OC_1_preheaderi_3_reg <= auto_pthread_wrapper_OC_1_preheaderi_3;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %.06.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %2, i32 0, i32 1, !dbg !562, !MSB !545, !LSB !546, !extendFrom !545*/
		auto_pthread_wrapper_OC_1_preheaderi_06i = (`TAG_g_main_OC_array0_a + ((64 * {28'd0,auto_pthread_wrapper_OC_1_preheaderi_2_reg}) + (8 * 32'd1)));
end
always @(*) begin
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %4 = load i64* %.06.i, align 8, !dbg !595, !tbaa !597, !MSB !601, !LSB !546, !extendFrom !601*/
		auto_pthread_wrapper_OC_1_preheaderi_4 = memory_controller_0_out_b[63:0];
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %4 = load i64* %.06.i, align 8, !dbg !595, !tbaa !597, !MSB !601, !LSB !546, !extendFrom !601*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_5)) begin
		auto_pthread_wrapper_OC_1_preheaderi_4_reg <= auto_pthread_wrapper_OC_1_preheaderi_4;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %.05.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %2, i32 0, i32 2, !dbg !562, !MSB !545, !LSB !546, !extendFrom !545*/
		auto_pthread_wrapper_OC_1_preheaderi_05i = (`TAG_g_main_OC_array0_a + ((64 * {28'd0,auto_pthread_wrapper_OC_1_preheaderi_2_reg}) + (8 * 32'd2)));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %.05.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %2, i32 0, i32 2, !dbg !562, !MSB !545, !LSB !546, !extendFrom !545*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_3)) begin
		auto_pthread_wrapper_OC_1_preheaderi_05i_reg <= auto_pthread_wrapper_OC_1_preheaderi_05i;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %5 = load i64* %.05.i, align 16, !dbg !595, !tbaa !597, !MSB !601, !LSB !546, !extendFrom !601*/
		auto_pthread_wrapper_OC_1_preheaderi_5 = memory_controller_0_out_a[63:0];
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %5 = load i64* %.05.i, align 16, !dbg !595, !tbaa !597, !MSB !601, !LSB !546, !extendFrom !601*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_6)) begin
		auto_pthread_wrapper_OC_1_preheaderi_5_reg <= auto_pthread_wrapper_OC_1_preheaderi_5;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %.04.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %2, i32 0, i32 3, !dbg !562, !MSB !545, !LSB !546, !extendFrom !545*/
		auto_pthread_wrapper_OC_1_preheaderi_04i = (`TAG_g_main_OC_array0_a + ((64 * {28'd0,auto_pthread_wrapper_OC_1_preheaderi_2_reg}) + (8 * 32'd3)));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %.04.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %2, i32 0, i32 3, !dbg !562, !MSB !545, !LSB !546, !extendFrom !545*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_3)) begin
		auto_pthread_wrapper_OC_1_preheaderi_04i_reg <= auto_pthread_wrapper_OC_1_preheaderi_04i;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %6 = load i64* %.04.i, align 8, !dbg !595, !tbaa !597, !MSB !601, !LSB !546, !extendFrom !601*/
		auto_pthread_wrapper_OC_1_preheaderi_6 = memory_controller_0_out_b[63:0];
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %6 = load i64* %.04.i, align 8, !dbg !595, !tbaa !597, !MSB !601, !LSB !546, !extendFrom !601*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_6)) begin
		auto_pthread_wrapper_OC_1_preheaderi_6_reg <= auto_pthread_wrapper_OC_1_preheaderi_6;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %.03.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %2, i32 0, i32 4, !dbg !562, !MSB !545, !LSB !546, !extendFrom !545*/
		auto_pthread_wrapper_OC_1_preheaderi_03i = (`TAG_g_main_OC_array0_a + ((64 * {28'd0,auto_pthread_wrapper_OC_1_preheaderi_2_reg}) + (8 * 32'd4)));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %.03.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %2, i32 0, i32 4, !dbg !562, !MSB !545, !LSB !546, !extendFrom !545*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_3)) begin
		auto_pthread_wrapper_OC_1_preheaderi_03i_reg <= auto_pthread_wrapper_OC_1_preheaderi_03i;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %7 = load i64* %.03.i, align 16, !dbg !595, !tbaa !597, !MSB !601, !LSB !546, !extendFrom !601*/
		auto_pthread_wrapper_OC_1_preheaderi_7 = memory_controller_0_out_a[63:0];
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %7 = load i64* %.03.i, align 16, !dbg !595, !tbaa !597, !MSB !601, !LSB !546, !extendFrom !601*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_7)) begin
		auto_pthread_wrapper_OC_1_preheaderi_7_reg <= auto_pthread_wrapper_OC_1_preheaderi_7;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %.02.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %2, i32 0, i32 5, !dbg !562, !MSB !545, !LSB !546, !extendFrom !545*/
		auto_pthread_wrapper_OC_1_preheaderi_02i = (`TAG_g_main_OC_array0_a + ((64 * {28'd0,auto_pthread_wrapper_OC_1_preheaderi_2_reg}) + (8 * 32'd5)));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %.02.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %2, i32 0, i32 5, !dbg !562, !MSB !545, !LSB !546, !extendFrom !545*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_3)) begin
		auto_pthread_wrapper_OC_1_preheaderi_02i_reg <= auto_pthread_wrapper_OC_1_preheaderi_02i;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %8 = load i64* %.02.i, align 8, !dbg !595, !tbaa !597, !MSB !601, !LSB !546, !extendFrom !601*/
		auto_pthread_wrapper_OC_1_preheaderi_8 = memory_controller_0_out_b[63:0];
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %8 = load i64* %.02.i, align 8, !dbg !595, !tbaa !597, !MSB !601, !LSB !546, !extendFrom !601*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_7)) begin
		auto_pthread_wrapper_OC_1_preheaderi_8_reg <= auto_pthread_wrapper_OC_1_preheaderi_8;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %.01.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %2, i32 0, i32 6, !dbg !562, !MSB !545, !LSB !546, !extendFrom !545*/
		auto_pthread_wrapper_OC_1_preheaderi_01i = (`TAG_g_main_OC_array0_a + ((64 * {28'd0,auto_pthread_wrapper_OC_1_preheaderi_2_reg}) + (8 * 32'd6)));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %.01.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %2, i32 0, i32 6, !dbg !562, !MSB !545, !LSB !546, !extendFrom !545*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_3)) begin
		auto_pthread_wrapper_OC_1_preheaderi_01i_reg <= auto_pthread_wrapper_OC_1_preheaderi_01i;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %9 = load i64* %.01.i, align 16, !dbg !595, !tbaa !597, !MSB !601, !LSB !546, !extendFrom !601*/
		auto_pthread_wrapper_OC_1_preheaderi_9 = memory_controller_0_out_a[63:0];
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %9 = load i64* %.01.i, align 16, !dbg !595, !tbaa !597, !MSB !601, !LSB !546, !extendFrom !601*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_8)) begin
		auto_pthread_wrapper_OC_1_preheaderi_9_reg <= auto_pthread_wrapper_OC_1_preheaderi_9;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %.0.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %2, i32 0, i32 7, !dbg !562, !MSB !545, !LSB !546, !extendFrom !545*/
		auto_pthread_wrapper_OC_1_preheaderi_0i = (`TAG_g_main_OC_array0_a + ((64 * {28'd0,auto_pthread_wrapper_OC_1_preheaderi_2_reg}) + (8 * 32'd7)));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %.0.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %2, i32 0, i32 7, !dbg !562, !MSB !545, !LSB !546, !extendFrom !545*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_3)) begin
		auto_pthread_wrapper_OC_1_preheaderi_0i_reg <= auto_pthread_wrapper_OC_1_preheaderi_0i;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %10 = load i64* %.0.i, align 8, !dbg !595, !tbaa !597, !MSB !601, !LSB !546, !extendFrom !601*/
		auto_pthread_wrapper_OC_1_preheaderi_10 = memory_controller_0_out_b[63:0];
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %10 = load i64* %.0.i, align 8, !dbg !595, !tbaa !597, !MSB !601, !LSB !546, !extendFrom !601*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_8)) begin
		auto_pthread_wrapper_OC_1_preheaderi_10_reg <= auto_pthread_wrapper_OC_1_preheaderi_10;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %exitcond1 = icmp eq i64 %1, 6, !dbg !569, !MSB !546, !LSB !546, !extendFrom !546*/
		auto_pthread_wrapper_OC_1_preheaderi_exitcond1 = (auto_pthread_wrapper_OC_1_preheaderi_1 == 64'd6);
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %exitcond1 = icmp eq i64 %1, 6, !dbg !569, !MSB !546, !LSB !546, !extendFrom !546*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_2)) begin
		auto_pthread_wrapper_OC_1_preheaderi_exitcond1_reg <= auto_pthread_wrapper_OC_1_preheaderi_exitcond1;
	end
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_3_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_0_enable_a) & memory_controller_0_waitrequest_a);
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_3_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_3_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_3) & (memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_3_not_accessed_due_to_stall_a | memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_3_stalln_reg));
end
always @(*) begin
	auto_pthread_wrapper_OC_1_memory_controller_0_user_sequential_state_enable_a = ((((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_5) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_6)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_7)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_8));
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_3_not_accessed_due_to_stall_b <= ((fsm_stall & memory_controller_0_enable_b) & memory_controller_0_waitrequest_b);
end
always @(*) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_3_enable_cond_b = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_3) & (memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_3_not_accessed_due_to_stall_b | memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_3_stalln_reg));
end
always @(*) begin
	auto_pthread_wrapper_OC_1_memory_controller_0_user_sequential_state_enable_b = ((((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_5) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_6)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_7)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_8));
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_4_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_0_enable_a) & memory_controller_0_waitrequest_a);
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_4_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_4_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_4) & (memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_4_not_accessed_due_to_stall_a | memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_4_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_4_not_accessed_due_to_stall_b <= ((fsm_stall & memory_controller_0_enable_b) & memory_controller_0_waitrequest_b);
end
always @(*) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_4_enable_cond_b = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_4) & (memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_4_not_accessed_due_to_stall_b | memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_4_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_5_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_0_enable_a) & memory_controller_0_waitrequest_a);
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_5_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_5_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_5) & (memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_5_not_accessed_due_to_stall_a | memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_5_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_5_not_accessed_due_to_stall_b <= ((fsm_stall & memory_controller_0_enable_b) & memory_controller_0_waitrequest_b);
end
always @(*) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_5_enable_cond_b = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_5) & (memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_5_not_accessed_due_to_stall_b | memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_5_stalln_reg));
end
always @(posedge clk) begin
	main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_6_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_4_valid_to_sink) & ~(main_0_4_ready_from_sink));
end
always @(posedge clk) begin
	main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_6_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_6_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_6) & (main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_6_not_accessed_due_to_stall_a | main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_6_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_6_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_0_enable_a) & memory_controller_0_waitrequest_a);
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_6_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_6_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_6) & (memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_6_not_accessed_due_to_stall_a | memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_6_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_6_not_accessed_due_to_stall_b <= ((fsm_stall & memory_controller_0_enable_b) & memory_controller_0_waitrequest_b);
end
always @(*) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_6_enable_cond_b = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_6) & (memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_6_not_accessed_due_to_stall_b | memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_6_stalln_reg));
end
always @(posedge clk) begin
	main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_7_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_4_valid_to_sink) & ~(main_0_4_ready_from_sink));
end
always @(posedge clk) begin
	main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_7_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_7_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_7) & (main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_7_not_accessed_due_to_stall_a | main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_7_stalln_reg));
end
always @(posedge clk) begin
	main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_8_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_4_valid_to_sink) & ~(main_0_4_ready_from_sink));
end
always @(posedge clk) begin
	main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_8_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_8_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_8) & (main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_8_not_accessed_due_to_stall_a | main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_8_stalln_reg));
end
always @(posedge clk) begin
	main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_9_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_4_valid_to_sink) & ~(main_0_4_ready_from_sink));
end
always @(posedge clk) begin
	main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_9_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_9_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_9) & (main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_9_not_accessed_due_to_stall_a | main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_9_stalln_reg));
end
always @(posedge clk) begin
	main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_10_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_4_valid_to_sink) & ~(main_0_4_ready_from_sink));
end
always @(posedge clk) begin
	main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_10_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_10_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_10) & (main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_10_not_accessed_due_to_stall_a | main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_10_stalln_reg));
end
always @(posedge clk) begin
	main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_11_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_4_valid_to_sink) & ~(main_0_4_ready_from_sink));
end
always @(posedge clk) begin
	main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_11_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_11_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_11) & (main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_11_not_accessed_due_to_stall_a | main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_11_stalln_reg));
end
always @(posedge clk) begin
	main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_12_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_4_valid_to_sink) & ~(main_0_4_ready_from_sink));
end
always @(posedge clk) begin
	main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_12_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_12_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_12) & (main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_12_not_accessed_due_to_stall_a | main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_12_stalln_reg));
end
always @(posedge clk) begin
	main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_13_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_4_valid_to_sink) & ~(main_0_4_ready_from_sink));
end
always @(posedge clk) begin
	main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_13_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_13_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_13) & (main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_13_not_accessed_due_to_stall_a | main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_13_stalln_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
	end
	/* auto_pthread_wrapper_OC_1: %main_OC_init2.exit*/
	/*   ret void, !MSB !545, !LSB !546, !extendFrom !545*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_main_OC_init2exit_14)) begin
		finish <= (fsm_stall == 1'd0);
	end
end
assign memory_controller_0_write_enable_a = 1'd0;
assign memory_controller_0_in_a = 64'd0;
always @(*) begin
	memory_controller_0_enable_a = 1'd0;
	if (memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_3_enable_cond_a) begin
		memory_controller_0_enable_a = 1'd1;
	end
	if (memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_4_enable_cond_a) begin
		memory_controller_0_enable_a = 1'd1;
	end
	if (memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_5_enable_cond_a) begin
		memory_controller_0_enable_a = 1'd1;
	end
	if (memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_6_enable_cond_a) begin
		memory_controller_0_enable_a = 1'd1;
	end
end
always @(*) begin
	memory_controller_0_address_a = 0;
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %3 = load i64* %.07.i, align 16, !dbg !595, !tbaa !597, !MSB !601, !LSB !546, !extendFrom !601*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_3)) begin
		memory_controller_0_address_a = auto_pthread_wrapper_OC_1_preheaderi_07i;
	end
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %5 = load i64* %.05.i, align 16, !dbg !595, !tbaa !597, !MSB !601, !LSB !546, !extendFrom !601*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_4)) begin
		memory_controller_0_address_a = auto_pthread_wrapper_OC_1_preheaderi_05i_reg;
	end
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %7 = load i64* %.03.i, align 16, !dbg !595, !tbaa !597, !MSB !601, !LSB !546, !extendFrom !601*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_5)) begin
		memory_controller_0_address_a = auto_pthread_wrapper_OC_1_preheaderi_03i_reg;
	end
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %9 = load i64* %.01.i, align 16, !dbg !595, !tbaa !597, !MSB !601, !LSB !546, !extendFrom !601*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_6)) begin
		memory_controller_0_address_a = auto_pthread_wrapper_OC_1_preheaderi_01i_reg;
	end
end
always @(*) begin
	memory_controller_0_size_a = 2'd0;
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %3 = load i64* %.07.i, align 16, !dbg !595, !tbaa !597, !MSB !601, !LSB !546, !extendFrom !601*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_3)) begin
		memory_controller_0_size_a = 2'd3;
	end
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %5 = load i64* %.05.i, align 16, !dbg !595, !tbaa !597, !MSB !601, !LSB !546, !extendFrom !601*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_4)) begin
		memory_controller_0_size_a = 2'd3;
	end
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %7 = load i64* %.03.i, align 16, !dbg !595, !tbaa !597, !MSB !601, !LSB !546, !extendFrom !601*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_5)) begin
		memory_controller_0_size_a = 2'd3;
	end
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %9 = load i64* %.01.i, align 16, !dbg !595, !tbaa !597, !MSB !601, !LSB !546, !extendFrom !601*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_6)) begin
		memory_controller_0_size_a = 2'd3;
	end
end
always @(*) begin
	memory_controller_0_user_state_enable_a = (auto_pthread_wrapper_OC_1_memory_controller_0_user_sequential_state_enable_a & (fsm_stall == 1'd0));
end
assign memory_controller_0_write_enable_b = 1'd0;
assign memory_controller_0_in_b = 64'd0;
always @(*) begin
	memory_controller_0_enable_b = 1'd0;
	if (memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_3_enable_cond_b) begin
		memory_controller_0_enable_b = 1'd1;
	end
	if (memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_4_enable_cond_b) begin
		memory_controller_0_enable_b = 1'd1;
	end
	if (memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_5_enable_cond_b) begin
		memory_controller_0_enable_b = 1'd1;
	end
	if (memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_6_enable_cond_b) begin
		memory_controller_0_enable_b = 1'd1;
	end
end
always @(*) begin
	memory_controller_0_address_b = 0;
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %4 = load i64* %.06.i, align 8, !dbg !595, !tbaa !597, !MSB !601, !LSB !546, !extendFrom !601*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_3)) begin
		memory_controller_0_address_b = auto_pthread_wrapper_OC_1_preheaderi_06i;
	end
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %6 = load i64* %.04.i, align 8, !dbg !595, !tbaa !597, !MSB !601, !LSB !546, !extendFrom !601*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_4)) begin
		memory_controller_0_address_b = auto_pthread_wrapper_OC_1_preheaderi_04i_reg;
	end
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %8 = load i64* %.02.i, align 8, !dbg !595, !tbaa !597, !MSB !601, !LSB !546, !extendFrom !601*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_5)) begin
		memory_controller_0_address_b = auto_pthread_wrapper_OC_1_preheaderi_02i_reg;
	end
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %10 = load i64* %.0.i, align 8, !dbg !595, !tbaa !597, !MSB !601, !LSB !546, !extendFrom !601*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_6)) begin
		memory_controller_0_address_b = auto_pthread_wrapper_OC_1_preheaderi_0i_reg;
	end
end
always @(*) begin
	memory_controller_0_size_b = 2'd0;
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %4 = load i64* %.06.i, align 8, !dbg !595, !tbaa !597, !MSB !601, !LSB !546, !extendFrom !601*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_3)) begin
		memory_controller_0_size_b = 2'd3;
	end
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %6 = load i64* %.04.i, align 8, !dbg !595, !tbaa !597, !MSB !601, !LSB !546, !extendFrom !601*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_4)) begin
		memory_controller_0_size_b = 2'd3;
	end
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %8 = load i64* %.02.i, align 8, !dbg !595, !tbaa !597, !MSB !601, !LSB !546, !extendFrom !601*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_5)) begin
		memory_controller_0_size_b = 2'd3;
	end
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   %10 = load i64* %.0.i, align 8, !dbg !595, !tbaa !597, !MSB !601, !LSB !546, !extendFrom !601*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_6)) begin
		memory_controller_0_size_b = 2'd3;
	end
end
always @(*) begin
	memory_controller_0_user_state_enable_b = (auto_pthread_wrapper_OC_1_memory_controller_0_user_sequential_state_enable_b & (fsm_stall == 1'd0));
end
always @(*) begin
	main_0_4_valid_to_sink = 1'd0;
	if (main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_6_enable_cond_a) begin
		main_0_4_valid_to_sink = 1'd1;
	end
	if (main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_7_enable_cond_a) begin
		main_0_4_valid_to_sink = 1'd1;
	end
	if (main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_8_enable_cond_a) begin
		main_0_4_valid_to_sink = 1'd1;
	end
	if (main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_9_enable_cond_a) begin
		main_0_4_valid_to_sink = 1'd1;
	end
	if (main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_10_enable_cond_a) begin
		main_0_4_valid_to_sink = 1'd1;
	end
	if (main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_11_enable_cond_a) begin
		main_0_4_valid_to_sink = 1'd1;
	end
	if (main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_12_enable_cond_a) begin
		main_0_4_valid_to_sink = 1'd1;
	end
	if (main_0_4_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_13_enable_cond_a) begin
		main_0_4_valid_to_sink = 1'd1;
	end
end
always @(*) begin
	main_0_4_data_to_sink = 64'd0;
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   tail call void @fifo_write(%struct.FIFO* %.0.0.val, i64 %3) #12, !dbg !604, !MSB !545, !LSB !546, !extendFrom !545*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_6)) begin
		main_0_4_data_to_sink = auto_pthread_wrapper_OC_1_preheaderi_3_reg;
	end
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   tail call void @fifo_write(%struct.FIFO* %.0.0.val, i64 %4) #12, !dbg !604, !MSB !545, !LSB !546, !extendFrom !545*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_7)) begin
		main_0_4_data_to_sink = auto_pthread_wrapper_OC_1_preheaderi_4_reg;
	end
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   tail call void @fifo_write(%struct.FIFO* %.0.0.val, i64 %5) #12, !dbg !604, !MSB !545, !LSB !546, !extendFrom !545*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_8)) begin
		main_0_4_data_to_sink = auto_pthread_wrapper_OC_1_preheaderi_5_reg;
	end
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   tail call void @fifo_write(%struct.FIFO* %.0.0.val, i64 %6) #12, !dbg !604, !MSB !545, !LSB !546, !extendFrom !545*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_9)) begin
		main_0_4_data_to_sink = auto_pthread_wrapper_OC_1_preheaderi_6_reg;
	end
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   tail call void @fifo_write(%struct.FIFO* %.0.0.val, i64 %7) #12, !dbg !604, !MSB !545, !LSB !546, !extendFrom !545*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_10)) begin
		main_0_4_data_to_sink = auto_pthread_wrapper_OC_1_preheaderi_7_reg;
	end
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   tail call void @fifo_write(%struct.FIFO* %.0.0.val, i64 %8) #12, !dbg !604, !MSB !545, !LSB !546, !extendFrom !545*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_11)) begin
		main_0_4_data_to_sink = auto_pthread_wrapper_OC_1_preheaderi_8_reg;
	end
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   tail call void @fifo_write(%struct.FIFO* %.0.0.val, i64 %9) #12, !dbg !604, !MSB !545, !LSB !546, !extendFrom !545*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_12)) begin
		main_0_4_data_to_sink = auto_pthread_wrapper_OC_1_preheaderi_9_reg;
	end
	/* auto_pthread_wrapper_OC_1: %.preheader.i*/
	/*   tail call void @fifo_write(%struct.FIFO* %.0.0.val, i64 %10) #12, !dbg !604, !MSB !545, !LSB !546, !extendFrom !545*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_1_BB_preheaderi_13)) begin
		main_0_4_data_to_sink = auto_pthread_wrapper_OC_1_preheaderi_10_reg;
	end
end

endmodule
`timescale 1 ns / 1 ns
module auto_pthread_wrapper_OC_2
(
	clk,
	reset,
	start,
	finish,
	memory_controller_0_write_enable_a,
	memory_controller_0_in_a,
	memory_controller_0_enable_a,
	memory_controller_0_address_a,
	memory_controller_0_size_a,
	memory_controller_0_out_a,
	memory_controller_0_waitrequest_a,
	memory_controller_0_user_state_enable_a,
	memory_controller_0_write_enable_b,
	memory_controller_0_in_b,
	memory_controller_0_enable_b,
	memory_controller_0_address_b,
	memory_controller_0_size_b,
	memory_controller_0_out_b,
	memory_controller_0_waitrequest_b,
	memory_controller_0_user_state_enable_b,
	main_0_5_ready_from_sink,
	main_0_5_valid_to_sink,
	main_0_5_data_to_sink
);

parameter [3:0] LEGUP_0 = 4'd0;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_OC_2_BB__0_1 = 4'd1;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_2 = 4'd2;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_3 = 4'd3;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_4 = 4'd4;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_5 = 4'd5;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_6 = 4'd6;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_7 = 4'd7;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_8 = 4'd8;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_9 = 4'd9;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_10 = 4'd10;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_11 = 4'd11;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_12 = 4'd12;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_13 = 4'd13;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_OC_2_BB_main_OC_init3exit_14 = 4'd14;

input  clk;
input  reset;
input  start;
output reg  finish;
output  memory_controller_0_write_enable_a;
output [63:0] memory_controller_0_in_a;
output reg  memory_controller_0_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_0_address_a;
output reg [1:0] memory_controller_0_size_a;
input [63:0] memory_controller_0_out_a;
input  memory_controller_0_waitrequest_a;
output reg  memory_controller_0_user_state_enable_a;
output  memory_controller_0_write_enable_b;
output [63:0] memory_controller_0_in_b;
output reg  memory_controller_0_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_0_address_b;
output reg [1:0] memory_controller_0_size_b;
input [63:0] memory_controller_0_out_b;
input  memory_controller_0_waitrequest_b;
output reg  memory_controller_0_user_state_enable_b;
input  main_0_5_ready_from_sink;
output reg  main_0_5_valid_to_sink;
output reg [63:0] main_0_5_data_to_sink;
reg [3:0] cur_state;
reg [3:0] next_state;
reg  fsm_stall;
reg [2:0] auto_pthread_wrapper_OC_2_preheaderi_llvm_cbe_i__PHI_TEMPORARY02i;
reg [2:0] auto_pthread_wrapper_OC_2_preheaderi_llvm_cbe_i__PHI_TEMPORARY02i_reg;
reg [3:0] auto_pthread_wrapper_OC_2_preheaderi_1;
reg [3:0] auto_pthread_wrapper_OC_2_preheaderi_2;
reg [3:0] auto_pthread_wrapper_OC_2_preheaderi_2_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_2_preheaderi_07i;
reg [63:0] auto_pthread_wrapper_OC_2_preheaderi_3;
reg [63:0] auto_pthread_wrapper_OC_2_preheaderi_3_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_2_preheaderi_06i;
reg [63:0] auto_pthread_wrapper_OC_2_preheaderi_4;
reg [63:0] auto_pthread_wrapper_OC_2_preheaderi_4_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_2_preheaderi_05i;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_2_preheaderi_05i_reg;
reg [63:0] auto_pthread_wrapper_OC_2_preheaderi_5;
reg [63:0] auto_pthread_wrapper_OC_2_preheaderi_5_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_2_preheaderi_04i;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_2_preheaderi_04i_reg;
reg [63:0] auto_pthread_wrapper_OC_2_preheaderi_6;
reg [63:0] auto_pthread_wrapper_OC_2_preheaderi_6_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_2_preheaderi_03i;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_2_preheaderi_03i_reg;
reg [63:0] auto_pthread_wrapper_OC_2_preheaderi_7;
reg [63:0] auto_pthread_wrapper_OC_2_preheaderi_7_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_2_preheaderi_02i;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_2_preheaderi_02i_reg;
reg [63:0] auto_pthread_wrapper_OC_2_preheaderi_8;
reg [63:0] auto_pthread_wrapper_OC_2_preheaderi_8_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_2_preheaderi_01i;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_2_preheaderi_01i_reg;
reg [63:0] auto_pthread_wrapper_OC_2_preheaderi_9;
reg [63:0] auto_pthread_wrapper_OC_2_preheaderi_9_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_2_preheaderi_0i;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_2_preheaderi_0i_reg;
reg [63:0] auto_pthread_wrapper_OC_2_preheaderi_10;
reg [63:0] auto_pthread_wrapper_OC_2_preheaderi_10_reg;
reg [3:0] auto_pthread_wrapper_OC_2_preheaderi_11;
reg [3:0] auto_pthread_wrapper_OC_2_preheaderi_11_reg;
reg  auto_pthread_wrapper_OC_2_preheaderi_exitcond1;
reg  auto_pthread_wrapper_OC_2_preheaderi_exitcond1_reg;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_3_not_accessed_due_to_stall_a;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_3_stalln_reg;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_3_enable_cond_a;
reg  auto_pthread_wrapper_OC_2_memory_controller_0_user_sequential_state_enable_a;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_3_not_accessed_due_to_stall_b;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_3_enable_cond_b;
reg  auto_pthread_wrapper_OC_2_memory_controller_0_user_sequential_state_enable_b;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_4_not_accessed_due_to_stall_a;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_4_stalln_reg;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_4_enable_cond_a;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_4_not_accessed_due_to_stall_b;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_4_enable_cond_b;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_5_not_accessed_due_to_stall_a;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_5_stalln_reg;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_5_enable_cond_a;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_5_not_accessed_due_to_stall_b;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_5_enable_cond_b;
reg  main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_6_not_accessed_due_to_stall_a;
reg  main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_6_stalln_reg;
reg  main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_6_enable_cond_a;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_6_not_accessed_due_to_stall_a;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_6_stalln_reg;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_6_enable_cond_a;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_6_not_accessed_due_to_stall_b;
reg  memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_6_enable_cond_b;
reg  main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_7_not_accessed_due_to_stall_a;
reg  main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_7_stalln_reg;
reg  main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_7_enable_cond_a;
reg  main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_8_not_accessed_due_to_stall_a;
reg  main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_8_stalln_reg;
reg  main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_8_enable_cond_a;
reg  main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_9_not_accessed_due_to_stall_a;
reg  main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_9_stalln_reg;
reg  main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_9_enable_cond_a;
reg  main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_10_not_accessed_due_to_stall_a;
reg  main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_10_stalln_reg;
reg  main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_10_enable_cond_a;
reg  main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_11_not_accessed_due_to_stall_a;
reg  main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_11_stalln_reg;
reg  main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_11_enable_cond_a;
reg  main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_12_not_accessed_due_to_stall_a;
reg  main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_12_stalln_reg;
reg  main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_12_enable_cond_a;
reg  main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_13_not_accessed_due_to_stall_a;
reg  main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_13_stalln_reg;
reg  main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_13_enable_cond_a;


always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (!fsm_stall)
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((fsm_stall == 1'd0) && (start == 1'd1))
		next_state = LEGUP_F_auto_pthread_wrapper_OC_2_BB__0_1;
LEGUP_F_auto_pthread_wrapper_OC_2_BB__0_1:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_2;
LEGUP_F_auto_pthread_wrapper_OC_2_BB_main_OC_init3exit_14:
		next_state = LEGUP_0;
LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_10:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_11;
LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_11:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_12;
LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_12:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_13;
LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_13:
	if ((fsm_stall == 1'd0) && (auto_pthread_wrapper_OC_2_preheaderi_exitcond1_reg == 1'd1))
		next_state = LEGUP_F_auto_pthread_wrapper_OC_2_BB_main_OC_init3exit_14;
	else if ((fsm_stall == 1'd0) && (auto_pthread_wrapper_OC_2_preheaderi_exitcond1_reg == 1'd0))
		next_state = LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_2;
LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_2:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_3;
LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_3:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_4;
LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_4:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_5;
LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_5:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_6;
LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_6:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_7;
LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_7:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_8;
LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_8:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_9;
LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_9:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_10;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	fsm_stall = 1'd0;
	if (memory_controller_0_waitrequest_a) begin
		fsm_stall = 1'd1;
	end
	if (memory_controller_0_waitrequest_b) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_6) & ~(main_0_5_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_7) & ~(main_0_5_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_8) & ~(main_0_5_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_9) & ~(main_0_5_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_10) & ~(main_0_5_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_11) & ~(main_0_5_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_12) & ~(main_0_5_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_13) & ~(main_0_5_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %llvm_cbe_i__PHI_TEMPORARY.02.i = phi i64 [ 0, %0 ], [ %11, %.preheader.i ], !dbg !562, !MSB !573, !LSB !546, !extendFrom !573*/
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB__0_1) & (fsm_stall == 1'd0))) begin
		auto_pthread_wrapper_OC_2_preheaderi_llvm_cbe_i__PHI_TEMPORARY02i = 64'd0;
	end
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %llvm_cbe_i__PHI_TEMPORARY.02.i = phi i64 [ 0, %0 ], [ %11, %.preheader.i ], !dbg !562, !MSB !573, !LSB !546, !extendFrom !573*/
	else /* if ((((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_13) & (fsm_stall == 1'd0)) & (auto_pthread_wrapper_OC_2_preheaderi_exitcond1_reg == 1'd0))) */ begin
		auto_pthread_wrapper_OC_2_preheaderi_llvm_cbe_i__PHI_TEMPORARY02i = auto_pthread_wrapper_OC_2_preheaderi_11_reg;
	end
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %llvm_cbe_i__PHI_TEMPORARY.02.i = phi i64 [ 0, %0 ], [ %11, %.preheader.i ], !dbg !562, !MSB !573, !LSB !546, !extendFrom !573*/
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB__0_1) & (fsm_stall == 1'd0))) begin
		auto_pthread_wrapper_OC_2_preheaderi_llvm_cbe_i__PHI_TEMPORARY02i_reg <= auto_pthread_wrapper_OC_2_preheaderi_llvm_cbe_i__PHI_TEMPORARY02i;
	end
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %llvm_cbe_i__PHI_TEMPORARY.02.i = phi i64 [ 0, %0 ], [ %11, %.preheader.i ], !dbg !562, !MSB !573, !LSB !546, !extendFrom !573*/
	if ((((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_13) & (fsm_stall == 1'd0)) & (auto_pthread_wrapper_OC_2_preheaderi_exitcond1_reg == 1'd0))) begin
		auto_pthread_wrapper_OC_2_preheaderi_llvm_cbe_i__PHI_TEMPORARY02i_reg <= auto_pthread_wrapper_OC_2_preheaderi_llvm_cbe_i__PHI_TEMPORARY02i;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %1 = add i64 %llvm_cbe_i__PHI_TEMPORARY.02.i, 2, !dbg !576, !MSB !585, !LSB !546, !extendFrom !585*/
		auto_pthread_wrapper_OC_2_preheaderi_1 = ({1'd0,auto_pthread_wrapper_OC_2_preheaderi_llvm_cbe_i__PHI_TEMPORARY02i_reg} + 64'd2);
end
always @(*) begin
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %2 = trunc i64 %1 to i32, !dbg !582, !MSB !585, !LSB !546, !extendFrom !585*/
		auto_pthread_wrapper_OC_2_preheaderi_2 = auto_pthread_wrapper_OC_2_preheaderi_1[3:0];
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %2 = trunc i64 %1 to i32, !dbg !582, !MSB !585, !LSB !546, !extendFrom !585*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_2)) begin
		auto_pthread_wrapper_OC_2_preheaderi_2_reg <= auto_pthread_wrapper_OC_2_preheaderi_2;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %.07.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %2, i32 0, i32 0, !dbg !562, !MSB !545, !LSB !546, !extendFrom !545*/
		auto_pthread_wrapper_OC_2_preheaderi_07i = (`TAG_g_main_OC_array0_a + (64 * {28'd0,auto_pthread_wrapper_OC_2_preheaderi_2_reg}));
end
always @(*) begin
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %3 = load i64* %.07.i, align 16, !dbg !582, !tbaa !593, !MSB !597, !LSB !546, !extendFrom !597*/
		auto_pthread_wrapper_OC_2_preheaderi_3 = memory_controller_0_out_a[63:0];
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %3 = load i64* %.07.i, align 16, !dbg !582, !tbaa !593, !MSB !597, !LSB !546, !extendFrom !597*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_5)) begin
		auto_pthread_wrapper_OC_2_preheaderi_3_reg <= auto_pthread_wrapper_OC_2_preheaderi_3;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %.06.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %2, i32 0, i32 1, !dbg !562, !MSB !545, !LSB !546, !extendFrom !545*/
		auto_pthread_wrapper_OC_2_preheaderi_06i = (`TAG_g_main_OC_array0_a + ((64 * {28'd0,auto_pthread_wrapper_OC_2_preheaderi_2_reg}) + (8 * 32'd1)));
end
always @(*) begin
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %4 = load i64* %.06.i, align 8, !dbg !582, !tbaa !593, !MSB !597, !LSB !546, !extendFrom !597*/
		auto_pthread_wrapper_OC_2_preheaderi_4 = memory_controller_0_out_b[63:0];
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %4 = load i64* %.06.i, align 8, !dbg !582, !tbaa !593, !MSB !597, !LSB !546, !extendFrom !597*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_5)) begin
		auto_pthread_wrapper_OC_2_preheaderi_4_reg <= auto_pthread_wrapper_OC_2_preheaderi_4;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %.05.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %2, i32 0, i32 2, !dbg !562, !MSB !545, !LSB !546, !extendFrom !545*/
		auto_pthread_wrapper_OC_2_preheaderi_05i = (`TAG_g_main_OC_array0_a + ((64 * {28'd0,auto_pthread_wrapper_OC_2_preheaderi_2_reg}) + (8 * 32'd2)));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %.05.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %2, i32 0, i32 2, !dbg !562, !MSB !545, !LSB !546, !extendFrom !545*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_3)) begin
		auto_pthread_wrapper_OC_2_preheaderi_05i_reg <= auto_pthread_wrapper_OC_2_preheaderi_05i;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %5 = load i64* %.05.i, align 16, !dbg !582, !tbaa !593, !MSB !597, !LSB !546, !extendFrom !597*/
		auto_pthread_wrapper_OC_2_preheaderi_5 = memory_controller_0_out_a[63:0];
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %5 = load i64* %.05.i, align 16, !dbg !582, !tbaa !593, !MSB !597, !LSB !546, !extendFrom !597*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_6)) begin
		auto_pthread_wrapper_OC_2_preheaderi_5_reg <= auto_pthread_wrapper_OC_2_preheaderi_5;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %.04.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %2, i32 0, i32 3, !dbg !562, !MSB !545, !LSB !546, !extendFrom !545*/
		auto_pthread_wrapper_OC_2_preheaderi_04i = (`TAG_g_main_OC_array0_a + ((64 * {28'd0,auto_pthread_wrapper_OC_2_preheaderi_2_reg}) + (8 * 32'd3)));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %.04.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %2, i32 0, i32 3, !dbg !562, !MSB !545, !LSB !546, !extendFrom !545*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_3)) begin
		auto_pthread_wrapper_OC_2_preheaderi_04i_reg <= auto_pthread_wrapper_OC_2_preheaderi_04i;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %6 = load i64* %.04.i, align 8, !dbg !582, !tbaa !593, !MSB !597, !LSB !546, !extendFrom !597*/
		auto_pthread_wrapper_OC_2_preheaderi_6 = memory_controller_0_out_b[63:0];
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %6 = load i64* %.04.i, align 8, !dbg !582, !tbaa !593, !MSB !597, !LSB !546, !extendFrom !597*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_6)) begin
		auto_pthread_wrapper_OC_2_preheaderi_6_reg <= auto_pthread_wrapper_OC_2_preheaderi_6;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %.03.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %2, i32 0, i32 4, !dbg !562, !MSB !545, !LSB !546, !extendFrom !545*/
		auto_pthread_wrapper_OC_2_preheaderi_03i = (`TAG_g_main_OC_array0_a + ((64 * {28'd0,auto_pthread_wrapper_OC_2_preheaderi_2_reg}) + (8 * 32'd4)));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %.03.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %2, i32 0, i32 4, !dbg !562, !MSB !545, !LSB !546, !extendFrom !545*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_3)) begin
		auto_pthread_wrapper_OC_2_preheaderi_03i_reg <= auto_pthread_wrapper_OC_2_preheaderi_03i;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %7 = load i64* %.03.i, align 16, !dbg !582, !tbaa !593, !MSB !597, !LSB !546, !extendFrom !597*/
		auto_pthread_wrapper_OC_2_preheaderi_7 = memory_controller_0_out_a[63:0];
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %7 = load i64* %.03.i, align 16, !dbg !582, !tbaa !593, !MSB !597, !LSB !546, !extendFrom !597*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_7)) begin
		auto_pthread_wrapper_OC_2_preheaderi_7_reg <= auto_pthread_wrapper_OC_2_preheaderi_7;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %.02.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %2, i32 0, i32 5, !dbg !562, !MSB !545, !LSB !546, !extendFrom !545*/
		auto_pthread_wrapper_OC_2_preheaderi_02i = (`TAG_g_main_OC_array0_a + ((64 * {28'd0,auto_pthread_wrapper_OC_2_preheaderi_2_reg}) + (8 * 32'd5)));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %.02.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %2, i32 0, i32 5, !dbg !562, !MSB !545, !LSB !546, !extendFrom !545*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_3)) begin
		auto_pthread_wrapper_OC_2_preheaderi_02i_reg <= auto_pthread_wrapper_OC_2_preheaderi_02i;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %8 = load i64* %.02.i, align 8, !dbg !582, !tbaa !593, !MSB !597, !LSB !546, !extendFrom !597*/
		auto_pthread_wrapper_OC_2_preheaderi_8 = memory_controller_0_out_b[63:0];
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %8 = load i64* %.02.i, align 8, !dbg !582, !tbaa !593, !MSB !597, !LSB !546, !extendFrom !597*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_7)) begin
		auto_pthread_wrapper_OC_2_preheaderi_8_reg <= auto_pthread_wrapper_OC_2_preheaderi_8;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %.01.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %2, i32 0, i32 6, !dbg !562, !MSB !545, !LSB !546, !extendFrom !545*/
		auto_pthread_wrapper_OC_2_preheaderi_01i = (`TAG_g_main_OC_array0_a + ((64 * {28'd0,auto_pthread_wrapper_OC_2_preheaderi_2_reg}) + (8 * 32'd6)));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %.01.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %2, i32 0, i32 6, !dbg !562, !MSB !545, !LSB !546, !extendFrom !545*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_3)) begin
		auto_pthread_wrapper_OC_2_preheaderi_01i_reg <= auto_pthread_wrapper_OC_2_preheaderi_01i;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %9 = load i64* %.01.i, align 16, !dbg !582, !tbaa !593, !MSB !597, !LSB !546, !extendFrom !597*/
		auto_pthread_wrapper_OC_2_preheaderi_9 = memory_controller_0_out_a[63:0];
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %9 = load i64* %.01.i, align 16, !dbg !582, !tbaa !593, !MSB !597, !LSB !546, !extendFrom !597*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_8)) begin
		auto_pthread_wrapper_OC_2_preheaderi_9_reg <= auto_pthread_wrapper_OC_2_preheaderi_9;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %.0.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %2, i32 0, i32 7, !dbg !562, !MSB !545, !LSB !546, !extendFrom !545*/
		auto_pthread_wrapper_OC_2_preheaderi_0i = (`TAG_g_main_OC_array0_a + ((64 * {28'd0,auto_pthread_wrapper_OC_2_preheaderi_2_reg}) + (8 * 32'd7)));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %.0.i = getelementptr [8 x %struct.l_array_8_uint64_t]* @main_OC_array.0, i32 0, i32 %2, i32 0, i32 7, !dbg !562, !MSB !545, !LSB !546, !extendFrom !545*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_3)) begin
		auto_pthread_wrapper_OC_2_preheaderi_0i_reg <= auto_pthread_wrapper_OC_2_preheaderi_0i;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %10 = load i64* %.0.i, align 8, !dbg !582, !tbaa !593, !MSB !597, !LSB !546, !extendFrom !597*/
		auto_pthread_wrapper_OC_2_preheaderi_10 = memory_controller_0_out_b[63:0];
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %10 = load i64* %.0.i, align 8, !dbg !582, !tbaa !593, !MSB !597, !LSB !546, !extendFrom !597*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_8)) begin
		auto_pthread_wrapper_OC_2_preheaderi_10_reg <= auto_pthread_wrapper_OC_2_preheaderi_10;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %11 = add i64 %llvm_cbe_i__PHI_TEMPORARY.02.i, 1, !dbg !619, !MSB !585, !LSB !546, !extendFrom !585*/
		auto_pthread_wrapper_OC_2_preheaderi_11 = ({1'd0,auto_pthread_wrapper_OC_2_preheaderi_llvm_cbe_i__PHI_TEMPORARY02i_reg} + 64'd1);
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %11 = add i64 %llvm_cbe_i__PHI_TEMPORARY.02.i, 1, !dbg !619, !MSB !585, !LSB !546, !extendFrom !585*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_2)) begin
		auto_pthread_wrapper_OC_2_preheaderi_11_reg <= auto_pthread_wrapper_OC_2_preheaderi_11;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %exitcond1 = icmp eq i64 %11, 6, !dbg !569, !MSB !546, !LSB !546, !extendFrom !546*/
		auto_pthread_wrapper_OC_2_preheaderi_exitcond1 = (auto_pthread_wrapper_OC_2_preheaderi_11 == 64'd6);
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %exitcond1 = icmp eq i64 %11, 6, !dbg !569, !MSB !546, !LSB !546, !extendFrom !546*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_2)) begin
		auto_pthread_wrapper_OC_2_preheaderi_exitcond1_reg <= auto_pthread_wrapper_OC_2_preheaderi_exitcond1;
	end
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_3_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_0_enable_a) & memory_controller_0_waitrequest_a);
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_3_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_3_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_3) & (memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_3_not_accessed_due_to_stall_a | memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_3_stalln_reg));
end
always @(*) begin
	auto_pthread_wrapper_OC_2_memory_controller_0_user_sequential_state_enable_a = ((((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_5) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_6)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_7)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_8));
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_3_not_accessed_due_to_stall_b <= ((fsm_stall & memory_controller_0_enable_b) & memory_controller_0_waitrequest_b);
end
always @(*) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_3_enable_cond_b = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_3) & (memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_3_not_accessed_due_to_stall_b | memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_3_stalln_reg));
end
always @(*) begin
	auto_pthread_wrapper_OC_2_memory_controller_0_user_sequential_state_enable_b = ((((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_5) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_6)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_7)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_8));
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_4_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_0_enable_a) & memory_controller_0_waitrequest_a);
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_4_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_4_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_4) & (memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_4_not_accessed_due_to_stall_a | memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_4_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_4_not_accessed_due_to_stall_b <= ((fsm_stall & memory_controller_0_enable_b) & memory_controller_0_waitrequest_b);
end
always @(*) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_4_enable_cond_b = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_4) & (memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_4_not_accessed_due_to_stall_b | memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_4_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_5_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_0_enable_a) & memory_controller_0_waitrequest_a);
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_5_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_5_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_5) & (memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_5_not_accessed_due_to_stall_a | memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_5_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_5_not_accessed_due_to_stall_b <= ((fsm_stall & memory_controller_0_enable_b) & memory_controller_0_waitrequest_b);
end
always @(*) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_5_enable_cond_b = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_5) & (memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_5_not_accessed_due_to_stall_b | memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_5_stalln_reg));
end
always @(posedge clk) begin
	main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_6_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_5_valid_to_sink) & ~(main_0_5_ready_from_sink));
end
always @(posedge clk) begin
	main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_6_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_6_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_6) & (main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_6_not_accessed_due_to_stall_a | main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_6_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_6_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_0_enable_a) & memory_controller_0_waitrequest_a);
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_6_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_6_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_6) & (memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_6_not_accessed_due_to_stall_a | memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_6_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_6_not_accessed_due_to_stall_b <= ((fsm_stall & memory_controller_0_enable_b) & memory_controller_0_waitrequest_b);
end
always @(*) begin
	memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_6_enable_cond_b = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_6) & (memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_6_not_accessed_due_to_stall_b | memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_6_stalln_reg));
end
always @(posedge clk) begin
	main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_7_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_5_valid_to_sink) & ~(main_0_5_ready_from_sink));
end
always @(posedge clk) begin
	main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_7_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_7_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_7) & (main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_7_not_accessed_due_to_stall_a | main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_7_stalln_reg));
end
always @(posedge clk) begin
	main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_8_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_5_valid_to_sink) & ~(main_0_5_ready_from_sink));
end
always @(posedge clk) begin
	main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_8_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_8_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_8) & (main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_8_not_accessed_due_to_stall_a | main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_8_stalln_reg));
end
always @(posedge clk) begin
	main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_9_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_5_valid_to_sink) & ~(main_0_5_ready_from_sink));
end
always @(posedge clk) begin
	main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_9_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_9_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_9) & (main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_9_not_accessed_due_to_stall_a | main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_9_stalln_reg));
end
always @(posedge clk) begin
	main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_10_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_5_valid_to_sink) & ~(main_0_5_ready_from_sink));
end
always @(posedge clk) begin
	main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_10_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_10_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_10) & (main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_10_not_accessed_due_to_stall_a | main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_10_stalln_reg));
end
always @(posedge clk) begin
	main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_11_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_5_valid_to_sink) & ~(main_0_5_ready_from_sink));
end
always @(posedge clk) begin
	main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_11_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_11_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_11) & (main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_11_not_accessed_due_to_stall_a | main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_11_stalln_reg));
end
always @(posedge clk) begin
	main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_12_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_5_valid_to_sink) & ~(main_0_5_ready_from_sink));
end
always @(posedge clk) begin
	main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_12_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_12_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_12) & (main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_12_not_accessed_due_to_stall_a | main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_12_stalln_reg));
end
always @(posedge clk) begin
	main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_13_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_5_valid_to_sink) & ~(main_0_5_ready_from_sink));
end
always @(posedge clk) begin
	main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_13_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_13_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_13) & (main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_13_not_accessed_due_to_stall_a | main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_13_stalln_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
	end
	/* auto_pthread_wrapper_OC_2: %main_OC_init3.exit*/
	/*   ret void, !MSB !545, !LSB !546, !extendFrom !545*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_main_OC_init3exit_14)) begin
		finish <= (fsm_stall == 1'd0);
	end
end
assign memory_controller_0_write_enable_a = 1'd0;
assign memory_controller_0_in_a = 64'd0;
always @(*) begin
	memory_controller_0_enable_a = 1'd0;
	if (memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_3_enable_cond_a) begin
		memory_controller_0_enable_a = 1'd1;
	end
	if (memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_4_enable_cond_a) begin
		memory_controller_0_enable_a = 1'd1;
	end
	if (memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_5_enable_cond_a) begin
		memory_controller_0_enable_a = 1'd1;
	end
	if (memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_6_enable_cond_a) begin
		memory_controller_0_enable_a = 1'd1;
	end
end
always @(*) begin
	memory_controller_0_address_a = 0;
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %3 = load i64* %.07.i, align 16, !dbg !582, !tbaa !593, !MSB !597, !LSB !546, !extendFrom !597*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_3)) begin
		memory_controller_0_address_a = auto_pthread_wrapper_OC_2_preheaderi_07i;
	end
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %5 = load i64* %.05.i, align 16, !dbg !582, !tbaa !593, !MSB !597, !LSB !546, !extendFrom !597*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_4)) begin
		memory_controller_0_address_a = auto_pthread_wrapper_OC_2_preheaderi_05i_reg;
	end
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %7 = load i64* %.03.i, align 16, !dbg !582, !tbaa !593, !MSB !597, !LSB !546, !extendFrom !597*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_5)) begin
		memory_controller_0_address_a = auto_pthread_wrapper_OC_2_preheaderi_03i_reg;
	end
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %9 = load i64* %.01.i, align 16, !dbg !582, !tbaa !593, !MSB !597, !LSB !546, !extendFrom !597*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_6)) begin
		memory_controller_0_address_a = auto_pthread_wrapper_OC_2_preheaderi_01i_reg;
	end
end
always @(*) begin
	memory_controller_0_size_a = 2'd0;
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %3 = load i64* %.07.i, align 16, !dbg !582, !tbaa !593, !MSB !597, !LSB !546, !extendFrom !597*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_3)) begin
		memory_controller_0_size_a = 2'd3;
	end
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %5 = load i64* %.05.i, align 16, !dbg !582, !tbaa !593, !MSB !597, !LSB !546, !extendFrom !597*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_4)) begin
		memory_controller_0_size_a = 2'd3;
	end
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %7 = load i64* %.03.i, align 16, !dbg !582, !tbaa !593, !MSB !597, !LSB !546, !extendFrom !597*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_5)) begin
		memory_controller_0_size_a = 2'd3;
	end
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %9 = load i64* %.01.i, align 16, !dbg !582, !tbaa !593, !MSB !597, !LSB !546, !extendFrom !597*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_6)) begin
		memory_controller_0_size_a = 2'd3;
	end
end
always @(*) begin
	memory_controller_0_user_state_enable_a = (auto_pthread_wrapper_OC_2_memory_controller_0_user_sequential_state_enable_a & (fsm_stall == 1'd0));
end
assign memory_controller_0_write_enable_b = 1'd0;
assign memory_controller_0_in_b = 64'd0;
always @(*) begin
	memory_controller_0_enable_b = 1'd0;
	if (memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_3_enable_cond_b) begin
		memory_controller_0_enable_b = 1'd1;
	end
	if (memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_4_enable_cond_b) begin
		memory_controller_0_enable_b = 1'd1;
	end
	if (memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_5_enable_cond_b) begin
		memory_controller_0_enable_b = 1'd1;
	end
	if (memory_controller_0_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_6_enable_cond_b) begin
		memory_controller_0_enable_b = 1'd1;
	end
end
always @(*) begin
	memory_controller_0_address_b = 0;
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %4 = load i64* %.06.i, align 8, !dbg !582, !tbaa !593, !MSB !597, !LSB !546, !extendFrom !597*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_3)) begin
		memory_controller_0_address_b = auto_pthread_wrapper_OC_2_preheaderi_06i;
	end
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %6 = load i64* %.04.i, align 8, !dbg !582, !tbaa !593, !MSB !597, !LSB !546, !extendFrom !597*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_4)) begin
		memory_controller_0_address_b = auto_pthread_wrapper_OC_2_preheaderi_04i_reg;
	end
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %8 = load i64* %.02.i, align 8, !dbg !582, !tbaa !593, !MSB !597, !LSB !546, !extendFrom !597*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_5)) begin
		memory_controller_0_address_b = auto_pthread_wrapper_OC_2_preheaderi_02i_reg;
	end
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %10 = load i64* %.0.i, align 8, !dbg !582, !tbaa !593, !MSB !597, !LSB !546, !extendFrom !597*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_6)) begin
		memory_controller_0_address_b = auto_pthread_wrapper_OC_2_preheaderi_0i_reg;
	end
end
always @(*) begin
	memory_controller_0_size_b = 2'd0;
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %4 = load i64* %.06.i, align 8, !dbg !582, !tbaa !593, !MSB !597, !LSB !546, !extendFrom !597*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_3)) begin
		memory_controller_0_size_b = 2'd3;
	end
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %6 = load i64* %.04.i, align 8, !dbg !582, !tbaa !593, !MSB !597, !LSB !546, !extendFrom !597*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_4)) begin
		memory_controller_0_size_b = 2'd3;
	end
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %8 = load i64* %.02.i, align 8, !dbg !582, !tbaa !593, !MSB !597, !LSB !546, !extendFrom !597*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_5)) begin
		memory_controller_0_size_b = 2'd3;
	end
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   %10 = load i64* %.0.i, align 8, !dbg !582, !tbaa !593, !MSB !597, !LSB !546, !extendFrom !597*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_6)) begin
		memory_controller_0_size_b = 2'd3;
	end
end
always @(*) begin
	memory_controller_0_user_state_enable_b = (auto_pthread_wrapper_OC_2_memory_controller_0_user_sequential_state_enable_b & (fsm_stall == 1'd0));
end
always @(*) begin
	main_0_5_valid_to_sink = 1'd0;
	if (main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_6_enable_cond_a) begin
		main_0_5_valid_to_sink = 1'd1;
	end
	if (main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_7_enable_cond_a) begin
		main_0_5_valid_to_sink = 1'd1;
	end
	if (main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_8_enable_cond_a) begin
		main_0_5_valid_to_sink = 1'd1;
	end
	if (main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_9_enable_cond_a) begin
		main_0_5_valid_to_sink = 1'd1;
	end
	if (main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_10_enable_cond_a) begin
		main_0_5_valid_to_sink = 1'd1;
	end
	if (main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_11_enable_cond_a) begin
		main_0_5_valid_to_sink = 1'd1;
	end
	if (main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_12_enable_cond_a) begin
		main_0_5_valid_to_sink = 1'd1;
	end
	if (main_0_5_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_13_enable_cond_a) begin
		main_0_5_valid_to_sink = 1'd1;
	end
end
always @(*) begin
	main_0_5_data_to_sink = 64'd0;
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   tail call void @fifo_write(%struct.FIFO* %.0.0.val, i64 %3) #12, !dbg !600, !MSB !545, !LSB !546, !extendFrom !545*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_6)) begin
		main_0_5_data_to_sink = auto_pthread_wrapper_OC_2_preheaderi_3_reg;
	end
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   tail call void @fifo_write(%struct.FIFO* %.0.0.val, i64 %4) #12, !dbg !600, !MSB !545, !LSB !546, !extendFrom !545*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_7)) begin
		main_0_5_data_to_sink = auto_pthread_wrapper_OC_2_preheaderi_4_reg;
	end
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   tail call void @fifo_write(%struct.FIFO* %.0.0.val, i64 %5) #12, !dbg !600, !MSB !545, !LSB !546, !extendFrom !545*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_8)) begin
		main_0_5_data_to_sink = auto_pthread_wrapper_OC_2_preheaderi_5_reg;
	end
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   tail call void @fifo_write(%struct.FIFO* %.0.0.val, i64 %6) #12, !dbg !600, !MSB !545, !LSB !546, !extendFrom !545*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_9)) begin
		main_0_5_data_to_sink = auto_pthread_wrapper_OC_2_preheaderi_6_reg;
	end
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   tail call void @fifo_write(%struct.FIFO* %.0.0.val, i64 %7) #12, !dbg !600, !MSB !545, !LSB !546, !extendFrom !545*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_10)) begin
		main_0_5_data_to_sink = auto_pthread_wrapper_OC_2_preheaderi_7_reg;
	end
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   tail call void @fifo_write(%struct.FIFO* %.0.0.val, i64 %8) #12, !dbg !600, !MSB !545, !LSB !546, !extendFrom !545*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_11)) begin
		main_0_5_data_to_sink = auto_pthread_wrapper_OC_2_preheaderi_8_reg;
	end
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   tail call void @fifo_write(%struct.FIFO* %.0.0.val, i64 %9) #12, !dbg !600, !MSB !545, !LSB !546, !extendFrom !545*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_12)) begin
		main_0_5_data_to_sink = auto_pthread_wrapper_OC_2_preheaderi_9_reg;
	end
	/* auto_pthread_wrapper_OC_2: %.preheader.i*/
	/*   tail call void @fifo_write(%struct.FIFO* %.0.0.val, i64 %10) #12, !dbg !600, !MSB !545, !LSB !546, !extendFrom !545*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_2_BB_preheaderi_13)) begin
		main_0_5_data_to_sink = auto_pthread_wrapper_OC_2_preheaderi_10_reg;
	end
end

endmodule
`timescale 1 ns / 1 ns
module auto_pthread_wrapper_OC_3
(
	clk,
	reset,
	start,
	finish,
	memset_start,
	memset_finish,
	memset_return_val,
	memset_arg_0,
	memset_arg_1,
	memset_arg_2,
	memory_controller_2_write_enable_a,
	memory_controller_2_in_a,
	memory_controller_2_enable_a,
	memory_controller_2_address_a,
	memory_controller_2_size_a,
	memory_controller_2_out_a,
	memory_controller_2_waitrequest_a,
	memory_controller_2_user_state_enable_a,
	memory_controller_2_write_enable_b,
	memory_controller_2_in_b,
	memory_controller_2_enable_b,
	memory_controller_2_address_b,
	memory_controller_2_size_b,
	memory_controller_2_out_b,
	memory_controller_2_waitrequest_b,
	memory_controller_2_user_state_enable_b,
	main_0_3_ready_to_source,
	main_0_3_valid_from_source,
	main_0_3_data_from_source,
	main_0_6_ready_from_sink,
	main_0_6_valid_to_sink,
	main_0_6_data_to_sink
);

parameter [4:0] LEGUP_0 = 5'd0;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_1 = 5'd1;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_3 = 5'd3;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_5 = 5'd5;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_6 = 5'd6;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_7 = 5'd7;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_8 = 5'd8;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_9 = 5'd9;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_10 = 5'd10;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_11 = 5'd11;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_12 = 5'd12;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_13 = 5'd13;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_14 = 5'd14;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_15 = 5'd15;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_16 = 5'd16;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_17 = 5'd17;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_3_BB_main_OC_process1exit_18 = 5'd18;
parameter [4:0] LEGUP_function_call_2 = 5'd2;
parameter [4:0] LEGUP_function_call_4 = 5'd4;

input  clk;
input  reset;
input  start;
output reg  finish;
output reg  memset_start;
input  memset_finish;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memset_return_val;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memset_arg_0;
output reg [31:0] memset_arg_1;
output reg [63:0] memset_arg_2;
output reg  memory_controller_2_write_enable_a;
output reg [63:0] memory_controller_2_in_a;
output reg  memory_controller_2_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_2_address_a;
output reg [1:0] memory_controller_2_size_a;
input [63:0] memory_controller_2_out_a;
input  memory_controller_2_waitrequest_a;
output reg  memory_controller_2_user_state_enable_a;
output reg  memory_controller_2_write_enable_b;
output reg [63:0] memory_controller_2_in_b;
output reg  memory_controller_2_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_2_address_b;
output reg [1:0] memory_controller_2_size_b;
input [63:0] memory_controller_2_out_b;
input  memory_controller_2_waitrequest_b;
output reg  memory_controller_2_user_state_enable_b;
output reg  main_0_3_ready_to_source;
input  main_0_3_valid_from_source;
input [63:0] main_0_3_data_from_source;
input  main_0_6_ready_from_sink;
output reg  main_0_6_valid_to_sink;
output reg [63:0] main_0_6_data_to_sink;
reg [4:0] cur_state;
reg [4:0] next_state;
reg  fsm_stall;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_3_0_1;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_3_0_1_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_3_0_4;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_3_0_4_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_3_0_5;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_3_0_5_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_3_0_6;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_3_0_6_reg;
reg [2:0] auto_pthread_wrapper_OC_3_7_llvm_cbe_i__PHI_TEMPORARY04i;
reg [2:0] auto_pthread_wrapper_OC_3_7_llvm_cbe_i__PHI_TEMPORARY04i_reg;
reg [63:0] auto_pthread_wrapper_OC_3_7_8;
reg [63:0] auto_pthread_wrapper_OC_3_7_8_reg;
reg [63:0] auto_pthread_wrapper_OC_3_7_9;
reg [63:0] auto_pthread_wrapper_OC_3_7_9_reg;
reg [63:0] auto_pthread_wrapper_OC_3_7_10;
reg [63:0] auto_pthread_wrapper_OC_3_7_10_reg;
reg [63:0] auto_pthread_wrapper_OC_3_7_11;
reg [63:0] auto_pthread_wrapper_OC_3_7_12;
reg [63:0] auto_pthread_wrapper_OC_3_7_13;
reg [63:0] auto_pthread_wrapper_OC_3_7_14;
reg [63:0] auto_pthread_wrapper_OC_3_7_15;
reg [63:0] auto_pthread_wrapper_OC_3_7_16;
reg [63:0] auto_pthread_wrapper_OC_3_7_16_reg;
reg [63:0] auto_pthread_wrapper_OC_3_7_17;
reg [63:0] auto_pthread_wrapper_OC_3_7_18;
reg [63:0] auto_pthread_wrapper_OC_3_7_19;
reg [63:0] auto_pthread_wrapper_OC_3_7_19_reg;
reg [63:0] auto_pthread_wrapper_OC_3_7_20;
reg [63:0] auto_pthread_wrapper_OC_3_7_21;
reg [63:0] auto_pthread_wrapper_OC_3_7_22;
reg [63:0] auto_pthread_wrapper_OC_3_7_23;
reg [63:0] auto_pthread_wrapper_OC_3_7_23_reg;
reg [63:0] auto_pthread_wrapper_OC_3_7_24;
reg [63:0] auto_pthread_wrapper_OC_3_7_25;
reg [63:0] auto_pthread_wrapper_OC_3_7_26;
reg [63:0] auto_pthread_wrapper_OC_3_7_27;
reg [63:0] auto_pthread_wrapper_OC_3_7_28;
reg [63:0] auto_pthread_wrapper_OC_3_7_28_reg;
reg [63:0] auto_pthread_wrapper_OC_3_7_29;
reg [63:0] auto_pthread_wrapper_OC_3_7_30;
reg [63:0] auto_pthread_wrapper_OC_3_7_31;
reg [63:0] auto_pthread_wrapper_OC_3_7_32;
reg [63:0] auto_pthread_wrapper_OC_3_7_33;
reg [63:0] auto_pthread_wrapper_OC_3_7_34;
reg [63:0] auto_pthread_wrapper_OC_3_7_34_reg;
reg [63:0] auto_pthread_wrapper_OC_3_7_35;
reg [63:0] auto_pthread_wrapper_OC_3_7_36;
reg [63:0] auto_pthread_wrapper_OC_3_7_37;
reg [63:0] auto_pthread_wrapper_OC_3_7_37_reg;
reg [63:0] auto_pthread_wrapper_OC_3_7_38;
reg [63:0] auto_pthread_wrapper_OC_3_7_39;
reg [63:0] auto_pthread_wrapper_OC_3_7_40;
reg [63:0] auto_pthread_wrapper_OC_3_7_41;
reg [63:0] auto_pthread_wrapper_OC_3_7_41_reg;
reg [63:0] auto_pthread_wrapper_OC_3_7_42;
reg [63:0] auto_pthread_wrapper_OC_3_7_43;
reg [63:0] auto_pthread_wrapper_OC_3_7_44;
reg [63:0] auto_pthread_wrapper_OC_3_7_45;
reg [63:0] auto_pthread_wrapper_OC_3_7_46;
reg [63:0] auto_pthread_wrapper_OC_3_7_46_reg;
reg [63:0] auto_pthread_wrapper_OC_3_7_47;
reg [63:0] auto_pthread_wrapper_OC_3_7_48;
reg [63:0] auto_pthread_wrapper_OC_3_7_49;
reg [63:0] auto_pthread_wrapper_OC_3_7_50;
reg [63:0] auto_pthread_wrapper_OC_3_7_51;
reg [63:0] auto_pthread_wrapper_OC_3_7_52;
reg [63:0] auto_pthread_wrapper_OC_3_7_52_reg;
reg [63:0] auto_pthread_wrapper_OC_3_7_53;
reg [63:0] auto_pthread_wrapper_OC_3_7_54;
reg [63:0] auto_pthread_wrapper_OC_3_7_55;
reg [63:0] auto_pthread_wrapper_OC_3_7_55_reg;
reg [63:0] auto_pthread_wrapper_OC_3_7_56;
reg [63:0] auto_pthread_wrapper_OC_3_7_57;
reg [63:0] auto_pthread_wrapper_OC_3_7_58;
reg [63:0] auto_pthread_wrapper_OC_3_7_59;
reg [63:0] auto_pthread_wrapper_OC_3_7_59_reg;
reg [63:0] auto_pthread_wrapper_OC_3_7_60;
reg [63:0] auto_pthread_wrapper_OC_3_7_61;
reg [63:0] auto_pthread_wrapper_OC_3_7_62;
reg [63:0] auto_pthread_wrapper_OC_3_7_63;
reg [3:0] auto_pthread_wrapper_OC_3_7_64;
reg [3:0] auto_pthread_wrapper_OC_3_7_64_reg;
reg  auto_pthread_wrapper_OC_3_7_exitcond1;
reg  auto_pthread_wrapper_OC_3_7_exitcond1_reg;
reg  legup_function_call;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_1_not_accessed_due_to_stall_a;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_1_stalln_reg;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_1_enable_cond_a;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_1_not_accessed_due_to_stall_b;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_1_enable_cond_b;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_3_not_accessed_due_to_stall_a;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_3_stalln_reg;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_3_enable_cond_a;
reg  main_0_3_inputFIFO_consumed_valid;
reg [63:0] main_0_3_inputFIFO_consumed_data;
reg  main_0_3_inputFIFO_consumed_taken;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_6_not_accessed_due_to_stall_a;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_6_stalln_reg;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_6_enable_cond_a;
reg  auto_pthread_wrapper_OC_3_memory_controller_2_user_sequential_state_enable_a;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_6_not_accessed_due_to_stall_b;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_6_enable_cond_b;
reg  auto_pthread_wrapper_OC_3_memory_controller_2_user_sequential_state_enable_b;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_7_not_accessed_due_to_stall_a;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_7_stalln_reg;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_7_enable_cond_a;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_7_not_accessed_due_to_stall_b;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_7_enable_cond_b;
reg  legup_mult_auto_pthread_wrapper_OC_3_7_14_en;
reg [63:0] auto_pthread_wrapper_OC_3_7_14_stage0_reg;
reg  legup_mult_auto_pthread_wrapper_OC_3_7_15_en;
reg [63:0] auto_pthread_wrapper_OC_3_7_15_stage0_reg;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_8_not_accessed_due_to_stall_b;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_8_stalln_reg;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_8_enable_cond_b;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_8_not_accessed_due_to_stall_a;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_8_enable_cond_a;
reg  legup_mult_auto_pthread_wrapper_OC_3_7_17_en;
reg [63:0] auto_pthread_wrapper_OC_3_7_17_stage0_reg;
reg  legup_mult_auto_pthread_wrapper_OC_3_7_23_en;
reg [63:0] auto_pthread_wrapper_OC_3_7_23_stage0_reg;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_9_not_accessed_due_to_stall_a;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_9_stalln_reg;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_9_enable_cond_a;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_9_not_accessed_due_to_stall_b;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_9_enable_cond_b;
reg  main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_10_not_accessed_due_to_stall_a;
reg  main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_10_stalln_reg;
reg  main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_10_enable_cond_a;
reg  legup_mult_auto_pthread_wrapper_OC_3_7_24_en;
reg [63:0] auto_pthread_wrapper_OC_3_7_24_stage0_reg;
reg  legup_mult_auto_pthread_wrapper_OC_3_7_26_en;
reg [63:0] auto_pthread_wrapper_OC_3_7_26_stage0_reg;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_10_not_accessed_due_to_stall_a;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_10_stalln_reg;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_10_enable_cond_a;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_10_not_accessed_due_to_stall_b;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_10_enable_cond_b;
reg  main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_11_not_accessed_due_to_stall_a;
reg  main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_11_stalln_reg;
reg  main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_11_enable_cond_a;
reg  legup_mult_auto_pthread_wrapper_OC_3_7_32_en;
reg [63:0] auto_pthread_wrapper_OC_3_7_32_stage0_reg;
reg  legup_mult_auto_pthread_wrapper_OC_3_7_33_en;
reg [63:0] auto_pthread_wrapper_OC_3_7_33_stage0_reg;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_11_not_accessed_due_to_stall_b;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_11_stalln_reg;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_11_enable_cond_b;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_11_not_accessed_due_to_stall_a;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_11_enable_cond_a;
reg  legup_mult_auto_pthread_wrapper_OC_3_7_35_en;
reg [63:0] auto_pthread_wrapper_OC_3_7_35_stage0_reg;
reg  legup_mult_auto_pthread_wrapper_OC_3_7_41_en;
reg [63:0] auto_pthread_wrapper_OC_3_7_41_stage0_reg;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_12_not_accessed_due_to_stall_a;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_12_stalln_reg;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_12_enable_cond_a;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_12_not_accessed_due_to_stall_b;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_12_enable_cond_b;
reg  main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_13_not_accessed_due_to_stall_a;
reg  main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_13_stalln_reg;
reg  main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_13_enable_cond_a;
reg  legup_mult_auto_pthread_wrapper_OC_3_7_42_en;
reg [63:0] auto_pthread_wrapper_OC_3_7_42_stage0_reg;
reg  legup_mult_auto_pthread_wrapper_OC_3_7_44_en;
reg [63:0] auto_pthread_wrapper_OC_3_7_44_stage0_reg;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_13_not_accessed_due_to_stall_a;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_13_stalln_reg;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_13_enable_cond_a;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_13_not_accessed_due_to_stall_b;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_13_enable_cond_b;
reg  main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_14_not_accessed_due_to_stall_a;
reg  main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_14_stalln_reg;
reg  main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_14_enable_cond_a;
reg  legup_mult_auto_pthread_wrapper_OC_3_7_50_en;
reg [63:0] auto_pthread_wrapper_OC_3_7_50_stage0_reg;
reg  legup_mult_auto_pthread_wrapper_OC_3_7_51_en;
reg [63:0] auto_pthread_wrapper_OC_3_7_51_stage0_reg;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_14_not_accessed_due_to_stall_b;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_14_stalln_reg;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_14_enable_cond_b;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_14_not_accessed_due_to_stall_a;
reg  memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_14_enable_cond_a;
reg  legup_mult_auto_pthread_wrapper_OC_3_7_53_en;
reg [63:0] auto_pthread_wrapper_OC_3_7_53_stage0_reg;
reg  legup_mult_auto_pthread_wrapper_OC_3_7_59_en;
reg [63:0] auto_pthread_wrapper_OC_3_7_59_stage0_reg;
reg  main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_16_not_accessed_due_to_stall_a;
reg  main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_16_stalln_reg;
reg  main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_16_enable_cond_a;
reg  legup_mult_auto_pthread_wrapper_OC_3_7_60_en;
reg [63:0] auto_pthread_wrapper_OC_3_7_60_stage0_reg;
reg  legup_mult_auto_pthread_wrapper_OC_3_7_62_en;
reg [63:0] auto_pthread_wrapper_OC_3_7_62_stage0_reg;
reg  main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_17_not_accessed_due_to_stall_a;
reg  main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_17_stalln_reg;
reg  main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_17_enable_cond_a;


always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (!fsm_stall)
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((fsm_stall == 1'd0) && (start == 1'd1))
		next_state = LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_1;
LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_1:
		next_state = LEGUP_function_call_2;
LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_3:
		next_state = LEGUP_function_call_4;
LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_5:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_6;
LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_10:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_11;
LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_11:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_12;
LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_12:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_13;
LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_13:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_14;
LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_14:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_15;
LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_15:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_16;
LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_16:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_17;
LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_17:
	if ((fsm_stall == 1'd0) && (auto_pthread_wrapper_OC_3_7_exitcond1_reg == 1'd1))
		next_state = LEGUP_F_auto_pthread_wrapper_OC_3_BB_main_OC_process1exit_18;
	else if ((fsm_stall == 1'd0) && (auto_pthread_wrapper_OC_3_7_exitcond1_reg == 1'd0))
		next_state = LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_6;
LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_6:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_7;
LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_7:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_8;
LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_8:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_9;
LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_9:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_10;
LEGUP_F_auto_pthread_wrapper_OC_3_BB_main_OC_process1exit_18:
		next_state = LEGUP_0;
LEGUP_function_call_2:
	if ((fsm_stall == 1'd0) && (memset_finish == 1'd1))
		next_state = LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_3;
LEGUP_function_call_4:
	if ((fsm_stall == 1'd0) && (memset_finish == 1'd1))
		next_state = LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_5;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	fsm_stall = 1'd0;
	if (memory_controller_2_waitrequest_a) begin
		fsm_stall = 1'd1;
	end
	if (memory_controller_2_waitrequest_b) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_6) & ~(main_0_3_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_7) & ~(main_0_3_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_8) & ~(main_0_3_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_9) & ~(main_0_3_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_10) & ~(main_0_6_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_10) & ~(main_0_3_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_11) & ~(main_0_6_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_11) & ~(main_0_3_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_12) & ~(main_0_3_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_13) & ~(main_0_6_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_13) & ~(main_0_3_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_14) & ~(main_0_6_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_16) & ~(main_0_6_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_17) & ~(main_0_6_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_3: %0*/
	/*   %1 = bitcast %struct.l_array_3_uint64_t* %llvm_cbe_filter_row.i to i8*, !dbg !557, !MSB !551, !LSB !552, !extendFrom !551*/
if (reset) begin auto_pthread_wrapper_OC_3_0_1 = 0; end
		auto_pthread_wrapper_OC_3_0_1 = `TAG_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_a;
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_3: %0*/
	/*   %1 = bitcast %struct.l_array_3_uint64_t* %llvm_cbe_filter_row.i to i8*, !dbg !557, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_1)) begin
		auto_pthread_wrapper_OC_3_0_1_reg <= auto_pthread_wrapper_OC_3_0_1;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_3: %0*/
	/*   %4 = getelementptr inbounds %struct.l_array_3_uint64_t* %llvm_cbe_filter_row.i, i32 0, i32 0, i32 0, !dbg !608, !MSB !551, !LSB !552, !extendFrom !551*/
if (reset) begin auto_pthread_wrapper_OC_3_0_4 = 0; end
		auto_pthread_wrapper_OC_3_0_4 = `TAG_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_a;
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_3: %0*/
	/*   %4 = getelementptr inbounds %struct.l_array_3_uint64_t* %llvm_cbe_filter_row.i, i32 0, i32 0, i32 0, !dbg !608, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_1)) begin
		auto_pthread_wrapper_OC_3_0_4_reg <= auto_pthread_wrapper_OC_3_0_4;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_3: %0*/
	/*   %5 = getelementptr inbounds %struct.l_array_3_uint64_t* %llvm_cbe_filter_row.i, i32 0, i32 0, i32 1, !dbg !613, !MSB !551, !LSB !552, !extendFrom !551*/
if (reset) begin auto_pthread_wrapper_OC_3_0_5 = 0; end
		auto_pthread_wrapper_OC_3_0_5 = (`TAG_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_a + (8 * 32'd1));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_3: %0*/
	/*   %5 = getelementptr inbounds %struct.l_array_3_uint64_t* %llvm_cbe_filter_row.i, i32 0, i32 0, i32 1, !dbg !613, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_1)) begin
		auto_pthread_wrapper_OC_3_0_5_reg <= auto_pthread_wrapper_OC_3_0_5;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_3: %0*/
	/*   %6 = getelementptr inbounds %struct.l_array_3_uint64_t* %llvm_cbe_filter_row.i, i32 0, i32 0, i32 2, !dbg !614, !MSB !551, !LSB !552, !extendFrom !551*/
if (reset) begin auto_pthread_wrapper_OC_3_0_6 = 0; end
		auto_pthread_wrapper_OC_3_0_6 = (`TAG_auto_pthread_wrapper_OC_3_0_llvm_cbe_filter_rowi_a + (8 * 32'd2));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_3: %0*/
	/*   %6 = getelementptr inbounds %struct.l_array_3_uint64_t* %llvm_cbe_filter_row.i, i32 0, i32 0, i32 2, !dbg !614, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_1)) begin
		auto_pthread_wrapper_OC_3_0_6_reg <= auto_pthread_wrapper_OC_3_0_6;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %llvm_cbe_i__PHI_TEMPORARY.04.i = phi i64 [ 0, %0 ], [ %64, %7 ], !dbg !494, !MSB !629, !LSB !552, !extendFrom !629*/
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_5) & (fsm_stall == 1'd0))) begin
		auto_pthread_wrapper_OC_3_7_llvm_cbe_i__PHI_TEMPORARY04i = 64'd0;
	end
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %llvm_cbe_i__PHI_TEMPORARY.04.i = phi i64 [ 0, %0 ], [ %64, %7 ], !dbg !494, !MSB !629, !LSB !552, !extendFrom !629*/
	else /* if ((((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_17) & (fsm_stall == 1'd0)) & (auto_pthread_wrapper_OC_3_7_exitcond1_reg == 1'd0))) */ begin
		auto_pthread_wrapper_OC_3_7_llvm_cbe_i__PHI_TEMPORARY04i = auto_pthread_wrapper_OC_3_7_64_reg;
	end
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %llvm_cbe_i__PHI_TEMPORARY.04.i = phi i64 [ 0, %0 ], [ %64, %7 ], !dbg !494, !MSB !629, !LSB !552, !extendFrom !629*/
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_5) & (fsm_stall == 1'd0))) begin
		auto_pthread_wrapper_OC_3_7_llvm_cbe_i__PHI_TEMPORARY04i_reg <= auto_pthread_wrapper_OC_3_7_llvm_cbe_i__PHI_TEMPORARY04i;
	end
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %llvm_cbe_i__PHI_TEMPORARY.04.i = phi i64 [ 0, %0 ], [ %64, %7 ], !dbg !494, !MSB !629, !LSB !552, !extendFrom !629*/
	if ((((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_17) & (fsm_stall == 1'd0)) & (auto_pthread_wrapper_OC_3_7_exitcond1_reg == 1'd0))) begin
		auto_pthread_wrapper_OC_3_7_llvm_cbe_i__PHI_TEMPORARY04i_reg <= auto_pthread_wrapper_OC_3_7_llvm_cbe_i__PHI_TEMPORARY04i;
	end
end
always @(*) begin
	auto_pthread_wrapper_OC_3_7_8 = main_0_3_inputFIFO_consumed_data;
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %8 = call i64 @fifo_read(%struct.FIFO* %.0.0.val) #12, !dbg !630, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_6)) begin
		auto_pthread_wrapper_OC_3_7_8_reg <= auto_pthread_wrapper_OC_3_7_8;
	end
end
always @(*) begin
	auto_pthread_wrapper_OC_3_7_9 = main_0_3_inputFIFO_consumed_data;
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %9 = call i64 @fifo_read(%struct.FIFO* %.0.0.val) #12, !dbg !639, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_7)) begin
		auto_pthread_wrapper_OC_3_7_9_reg <= auto_pthread_wrapper_OC_3_7_9;
	end
end
always @(*) begin
	auto_pthread_wrapper_OC_3_7_10 = main_0_3_inputFIFO_consumed_data;
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %10 = call i64 @fifo_read(%struct.FIFO* %.0.0.val) #12, !dbg !660, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_8)) begin
		auto_pthread_wrapper_OC_3_7_10_reg <= auto_pthread_wrapper_OC_3_7_10;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %11 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_3_7_11 = memory_controller_2_out_a[63:0];
end
always @(*) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %12 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_3_7_12 = memory_controller_2_out_b[63:0];
end
always @(*) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %13 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_3_7_13 = memory_controller_2_out_a[63:0];
end
always @(*) begin
	auto_pthread_wrapper_OC_3_7_14 = auto_pthread_wrapper_OC_3_7_14_stage0_reg;
end
always @(*) begin
	auto_pthread_wrapper_OC_3_7_15 = auto_pthread_wrapper_OC_3_7_15_stage0_reg;
end
always @(*) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %16 = add i64 %15, %14, !dbg !709, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_3_7_16 = (auto_pthread_wrapper_OC_3_7_15 + auto_pthread_wrapper_OC_3_7_14);
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %16 = add i64 %15, %14, !dbg !709, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_9)) begin
		auto_pthread_wrapper_OC_3_7_16_reg <= auto_pthread_wrapper_OC_3_7_16;
	end
end
always @(*) begin
	auto_pthread_wrapper_OC_3_7_17 = auto_pthread_wrapper_OC_3_7_17_stage0_reg;
end
always @(*) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %18 = add i64 %16, %17, !dbg !725, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_3_7_18 = (auto_pthread_wrapper_OC_3_7_16_reg + auto_pthread_wrapper_OC_3_7_17);
end
always @(*) begin
	auto_pthread_wrapper_OC_3_7_19 = main_0_3_inputFIFO_consumed_data;
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %19 = call i64 @fifo_read(%struct.FIFO* %.0.0.val) #12, !dbg !660, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_9)) begin
		auto_pthread_wrapper_OC_3_7_19_reg <= auto_pthread_wrapper_OC_3_7_19;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %20 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_3_7_20 = memory_controller_2_out_b[63:0];
end
always @(*) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %21 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_3_7_21 = memory_controller_2_out_b[63:0];
end
always @(*) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %22 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_3_7_22 = memory_controller_2_out_a[63:0];
end
always @(*) begin
	auto_pthread_wrapper_OC_3_7_23 = auto_pthread_wrapper_OC_3_7_23_stage0_reg;
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %23 = mul i64 %20, %9, !dbg !688, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_10)) begin
		auto_pthread_wrapper_OC_3_7_23_reg <= auto_pthread_wrapper_OC_3_7_23;
	end
end
always @(*) begin
	auto_pthread_wrapper_OC_3_7_24 = auto_pthread_wrapper_OC_3_7_24_stage0_reg;
end
always @(*) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %25 = add i64 %24, %23, !dbg !709, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_3_7_25 = (auto_pthread_wrapper_OC_3_7_24 + auto_pthread_wrapper_OC_3_7_23_reg);
end
always @(*) begin
	auto_pthread_wrapper_OC_3_7_26 = auto_pthread_wrapper_OC_3_7_26_stage0_reg;
end
always @(*) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %27 = add i64 %25, %26, !dbg !725, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_3_7_27 = (auto_pthread_wrapper_OC_3_7_25 + auto_pthread_wrapper_OC_3_7_26);
end
always @(*) begin
	auto_pthread_wrapper_OC_3_7_28 = main_0_3_inputFIFO_consumed_data;
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %28 = call i64 @fifo_read(%struct.FIFO* %.0.0.val) #12, !dbg !660, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_10)) begin
		auto_pthread_wrapper_OC_3_7_28_reg <= auto_pthread_wrapper_OC_3_7_28;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %29 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_3_7_29 = memory_controller_2_out_a[63:0];
end
always @(*) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %30 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_3_7_30 = memory_controller_2_out_b[63:0];
end
always @(*) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %31 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_3_7_31 = memory_controller_2_out_a[63:0];
end
always @(*) begin
	auto_pthread_wrapper_OC_3_7_32 = auto_pthread_wrapper_OC_3_7_32_stage0_reg;
end
always @(*) begin
	auto_pthread_wrapper_OC_3_7_33 = auto_pthread_wrapper_OC_3_7_33_stage0_reg;
end
always @(*) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %34 = add i64 %33, %32, !dbg !709, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_3_7_34 = (auto_pthread_wrapper_OC_3_7_33 + auto_pthread_wrapper_OC_3_7_32);
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %34 = add i64 %33, %32, !dbg !709, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_12)) begin
		auto_pthread_wrapper_OC_3_7_34_reg <= auto_pthread_wrapper_OC_3_7_34;
	end
end
always @(*) begin
	auto_pthread_wrapper_OC_3_7_35 = auto_pthread_wrapper_OC_3_7_35_stage0_reg;
end
always @(*) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %36 = add i64 %34, %35, !dbg !725, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_3_7_36 = (auto_pthread_wrapper_OC_3_7_34_reg + auto_pthread_wrapper_OC_3_7_35);
end
always @(*) begin
	auto_pthread_wrapper_OC_3_7_37 = main_0_3_inputFIFO_consumed_data;
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %37 = call i64 @fifo_read(%struct.FIFO* %.0.0.val) #12, !dbg !660, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_11)) begin
		auto_pthread_wrapper_OC_3_7_37_reg <= auto_pthread_wrapper_OC_3_7_37;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %38 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_3_7_38 = memory_controller_2_out_b[63:0];
end
always @(*) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %39 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_3_7_39 = memory_controller_2_out_b[63:0];
end
always @(*) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %40 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_3_7_40 = memory_controller_2_out_a[63:0];
end
always @(*) begin
	auto_pthread_wrapper_OC_3_7_41 = auto_pthread_wrapper_OC_3_7_41_stage0_reg;
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %41 = mul i64 %38, %19, !dbg !688, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_13)) begin
		auto_pthread_wrapper_OC_3_7_41_reg <= auto_pthread_wrapper_OC_3_7_41;
	end
end
always @(*) begin
	auto_pthread_wrapper_OC_3_7_42 = auto_pthread_wrapper_OC_3_7_42_stage0_reg;
end
always @(*) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %43 = add i64 %42, %41, !dbg !709, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_3_7_43 = (auto_pthread_wrapper_OC_3_7_42 + auto_pthread_wrapper_OC_3_7_41_reg);
end
always @(*) begin
	auto_pthread_wrapper_OC_3_7_44 = auto_pthread_wrapper_OC_3_7_44_stage0_reg;
end
always @(*) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %45 = add i64 %43, %44, !dbg !725, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_3_7_45 = (auto_pthread_wrapper_OC_3_7_43 + auto_pthread_wrapper_OC_3_7_44);
end
always @(*) begin
	auto_pthread_wrapper_OC_3_7_46 = main_0_3_inputFIFO_consumed_data;
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %46 = call i64 @fifo_read(%struct.FIFO* %.0.0.val) #12, !dbg !660, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_12)) begin
		auto_pthread_wrapper_OC_3_7_46_reg <= auto_pthread_wrapper_OC_3_7_46;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %47 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_3_7_47 = memory_controller_2_out_a[63:0];
end
always @(*) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %48 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_3_7_48 = memory_controller_2_out_b[63:0];
end
always @(*) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %49 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_3_7_49 = memory_controller_2_out_a[63:0];
end
always @(*) begin
	auto_pthread_wrapper_OC_3_7_50 = auto_pthread_wrapper_OC_3_7_50_stage0_reg;
end
always @(*) begin
	auto_pthread_wrapper_OC_3_7_51 = auto_pthread_wrapper_OC_3_7_51_stage0_reg;
end
always @(*) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %52 = add i64 %51, %50, !dbg !709, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_3_7_52 = (auto_pthread_wrapper_OC_3_7_51 + auto_pthread_wrapper_OC_3_7_50);
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %52 = add i64 %51, %50, !dbg !709, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_15)) begin
		auto_pthread_wrapper_OC_3_7_52_reg <= auto_pthread_wrapper_OC_3_7_52;
	end
end
always @(*) begin
	auto_pthread_wrapper_OC_3_7_53 = auto_pthread_wrapper_OC_3_7_53_stage0_reg;
end
always @(*) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %54 = add i64 %52, %53, !dbg !725, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_3_7_54 = (auto_pthread_wrapper_OC_3_7_52_reg + auto_pthread_wrapper_OC_3_7_53);
end
always @(*) begin
	auto_pthread_wrapper_OC_3_7_55 = main_0_3_inputFIFO_consumed_data;
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %55 = call i64 @fifo_read(%struct.FIFO* %.0.0.val) #12, !dbg !660, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_13)) begin
		auto_pthread_wrapper_OC_3_7_55_reg <= auto_pthread_wrapper_OC_3_7_55;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %56 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_3_7_56 = memory_controller_2_out_b[63:0];
end
always @(*) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %57 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_3_7_57 = memory_controller_2_out_b[63:0];
end
always @(*) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %58 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_3_7_58 = memory_controller_2_out_a[63:0];
end
always @(*) begin
	auto_pthread_wrapper_OC_3_7_59 = auto_pthread_wrapper_OC_3_7_59_stage0_reg;
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %59 = mul i64 %56, %37, !dbg !688, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_16)) begin
		auto_pthread_wrapper_OC_3_7_59_reg <= auto_pthread_wrapper_OC_3_7_59;
	end
end
always @(*) begin
	auto_pthread_wrapper_OC_3_7_60 = auto_pthread_wrapper_OC_3_7_60_stage0_reg;
end
always @(*) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %61 = add i64 %60, %59, !dbg !709, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_3_7_61 = (auto_pthread_wrapper_OC_3_7_60 + auto_pthread_wrapper_OC_3_7_59_reg);
end
always @(*) begin
	auto_pthread_wrapper_OC_3_7_62 = auto_pthread_wrapper_OC_3_7_62_stage0_reg;
end
always @(*) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %63 = add i64 %61, %62, !dbg !725, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_3_7_63 = (auto_pthread_wrapper_OC_3_7_61 + auto_pthread_wrapper_OC_3_7_62);
end
always @(*) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %64 = add i64 %llvm_cbe_i__PHI_TEMPORARY.04.i, 1, !dbg !745, !MSB !746, !LSB !552, !extendFrom !746*/
		auto_pthread_wrapper_OC_3_7_64 = ({1'd0,auto_pthread_wrapper_OC_3_7_llvm_cbe_i__PHI_TEMPORARY04i_reg} + 64'd1);
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %64 = add i64 %llvm_cbe_i__PHI_TEMPORARY.04.i, 1, !dbg !745, !MSB !746, !LSB !552, !extendFrom !746*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_6)) begin
		auto_pthread_wrapper_OC_3_7_64_reg <= auto_pthread_wrapper_OC_3_7_64;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %exitcond1 = icmp eq i64 %64, 6, !dbg !625, !MSB !552, !LSB !552, !extendFrom !552*/
		auto_pthread_wrapper_OC_3_7_exitcond1 = (auto_pthread_wrapper_OC_3_7_64 == 64'd6);
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %exitcond1 = icmp eq i64 %64, 6, !dbg !625, !MSB !552, !LSB !552, !extendFrom !552*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_6)) begin
		auto_pthread_wrapper_OC_3_7_exitcond1_reg <= auto_pthread_wrapper_OC_3_7_exitcond1;
	end
end
always @(*) begin
	legup_function_call = 1'd0;
	/* auto_pthread_wrapper_OC_3: %0*/
	/*   %2 = call i8* @memset(i8* %1, i32 0, i64 24) #12, !dbg !600, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_function_call_2)) begin
		legup_function_call = 1'd1;
	end
	/* auto_pthread_wrapper_OC_3: %0*/
	/*   %3 = call i8* @memset(i8* %1, i32 0, i64 24) #12, !dbg !605, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_function_call_4)) begin
		legup_function_call = 1'd1;
	end
end
always @(posedge clk) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_1_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_2_write_enable_a) & memory_controller_2_waitrequest_a);
end
always @(posedge clk) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_1_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_1_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_1) & (memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_1_not_accessed_due_to_stall_a | memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_1_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_1_not_accessed_due_to_stall_b <= ((fsm_stall & memory_controller_2_write_enable_b) & memory_controller_2_waitrequest_b);
end
always @(*) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_1_enable_cond_b = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_1) & (memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_1_not_accessed_due_to_stall_b | memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_1_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_3_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_2_write_enable_a) & memory_controller_2_waitrequest_a);
end
always @(posedge clk) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_3_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_3_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_3) & (memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_3_not_accessed_due_to_stall_a | memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_3_stalln_reg));
end
always @(posedge clk) begin
	if (main_0_3_inputFIFO_consumed_taken) begin
		main_0_3_inputFIFO_consumed_valid <= 1'd0;
	end
	if ((main_0_3_ready_to_source & main_0_3_valid_from_source)) begin
		main_0_3_inputFIFO_consumed_valid <= 1'd1;
	end
	if (reset) begin
		main_0_3_inputFIFO_consumed_valid <= 1'd0;
	end
end
always @(posedge clk) begin
	if ((main_0_3_ready_to_source & main_0_3_valid_from_source)) begin
		main_0_3_inputFIFO_consumed_data <= main_0_3_data_from_source;
	end
	if (reset) begin
		main_0_3_inputFIFO_consumed_data <= 1'd0;
	end
end
always @(*) begin
	main_0_3_inputFIFO_consumed_taken = 1'd0;
	if (reset) begin
		main_0_3_inputFIFO_consumed_taken = 1'd0;
	end
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_6)) begin
		main_0_3_inputFIFO_consumed_taken = ~(fsm_stall);
	end
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_7)) begin
		main_0_3_inputFIFO_consumed_taken = ~(fsm_stall);
	end
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_8)) begin
		main_0_3_inputFIFO_consumed_taken = ~(fsm_stall);
	end
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_9)) begin
		main_0_3_inputFIFO_consumed_taken = ~(fsm_stall);
	end
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_10)) begin
		main_0_3_inputFIFO_consumed_taken = ~(fsm_stall);
	end
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_11)) begin
		main_0_3_inputFIFO_consumed_taken = ~(fsm_stall);
	end
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_12)) begin
		main_0_3_inputFIFO_consumed_taken = ~(fsm_stall);
	end
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_13)) begin
		main_0_3_inputFIFO_consumed_taken = ~(fsm_stall);
	end
end
always @(posedge clk) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_6_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_2_enable_a) & memory_controller_2_waitrequest_a);
end
always @(posedge clk) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_6_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_6_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_6) & (memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_6_not_accessed_due_to_stall_a | memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_6_stalln_reg));
end
always @(*) begin
	auto_pthread_wrapper_OC_3_memory_controller_2_user_sequential_state_enable_a = (((((((((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_8) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_9)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_10)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_11)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_12)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_13)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_14)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_15)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_16));
end
always @(posedge clk) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_6_not_accessed_due_to_stall_b <= ((fsm_stall & memory_controller_2_enable_b) & memory_controller_2_waitrequest_b);
end
always @(*) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_6_enable_cond_b = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_6) & (memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_6_not_accessed_due_to_stall_b | memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_6_stalln_reg));
end
always @(*) begin
	auto_pthread_wrapper_OC_3_memory_controller_2_user_sequential_state_enable_b = (((((((((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_8) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_9)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_10)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_11)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_12)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_13)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_14)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_15)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_16));
end
always @(posedge clk) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_7_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_2_enable_a) & memory_controller_2_waitrequest_a);
end
always @(posedge clk) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_7_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_7_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_7) & (memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_7_not_accessed_due_to_stall_a | memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_7_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_7_not_accessed_due_to_stall_b <= ((fsm_stall & memory_controller_2_enable_b) & memory_controller_2_waitrequest_b);
end
always @(*) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_7_enable_cond_b = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_7) & (memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_7_not_accessed_due_to_stall_b | memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_7_stalln_reg));
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_3_7_14_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %14 = mul i64 %11, %8, !dbg !688, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_3_7_14_en == 1'd1)) begin
		auto_pthread_wrapper_OC_3_7_14_stage0_reg <= (auto_pthread_wrapper_OC_3_7_11 * auto_pthread_wrapper_OC_3_7_8_reg);
	end
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_3_7_15_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %15 = mul i64 %12, %9, !dbg !696, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_3_7_15_en == 1'd1)) begin
		auto_pthread_wrapper_OC_3_7_15_stage0_reg <= (auto_pthread_wrapper_OC_3_7_12 * auto_pthread_wrapper_OC_3_7_9_reg);
	end
end
always @(posedge clk) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_8_not_accessed_due_to_stall_b <= ((fsm_stall & memory_controller_2_enable_b) & memory_controller_2_waitrequest_b);
end
always @(posedge clk) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_8_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_8_enable_cond_b = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_8) & (memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_8_not_accessed_due_to_stall_b | memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_8_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_8_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_2_enable_a) & memory_controller_2_waitrequest_a);
end
always @(*) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_8_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_8) & (memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_8_not_accessed_due_to_stall_a | memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_8_stalln_reg));
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_3_7_17_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %17 = mul i64 %13, %10, !dbg !717, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_3_7_17_en == 1'd1)) begin
		auto_pthread_wrapper_OC_3_7_17_stage0_reg <= (auto_pthread_wrapper_OC_3_7_13 * auto_pthread_wrapper_OC_3_7_10_reg);
	end
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_3_7_23_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %23 = mul i64 %20, %9, !dbg !688, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_3_7_23_en == 1'd1)) begin
		auto_pthread_wrapper_OC_3_7_23_stage0_reg <= (auto_pthread_wrapper_OC_3_7_20 * auto_pthread_wrapper_OC_3_7_9_reg);
	end
end
always @(posedge clk) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_9_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_2_enable_a) & memory_controller_2_waitrequest_a);
end
always @(posedge clk) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_9_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_9_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_9) & (memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_9_not_accessed_due_to_stall_a | memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_9_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_9_not_accessed_due_to_stall_b <= ((fsm_stall & memory_controller_2_enable_b) & memory_controller_2_waitrequest_b);
end
always @(*) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_9_enable_cond_b = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_9) & (memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_9_not_accessed_due_to_stall_b | memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_9_stalln_reg));
end
always @(posedge clk) begin
	main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_10_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_6_valid_to_sink) & ~(main_0_6_ready_from_sink));
end
always @(posedge clk) begin
	main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_10_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_10_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_10) & (main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_10_not_accessed_due_to_stall_a | main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_10_stalln_reg));
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_3_7_24_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %24 = mul i64 %21, %10, !dbg !696, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_3_7_24_en == 1'd1)) begin
		auto_pthread_wrapper_OC_3_7_24_stage0_reg <= (auto_pthread_wrapper_OC_3_7_21 * auto_pthread_wrapper_OC_3_7_10_reg);
	end
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_3_7_26_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %26 = mul i64 %22, %19, !dbg !717, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_3_7_26_en == 1'd1)) begin
		auto_pthread_wrapper_OC_3_7_26_stage0_reg <= (auto_pthread_wrapper_OC_3_7_22 * auto_pthread_wrapper_OC_3_7_19_reg);
	end
end
always @(posedge clk) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_10_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_2_enable_a) & memory_controller_2_waitrequest_a);
end
always @(posedge clk) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_10_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_10_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_10) & (memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_10_not_accessed_due_to_stall_a | memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_10_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_10_not_accessed_due_to_stall_b <= ((fsm_stall & memory_controller_2_enable_b) & memory_controller_2_waitrequest_b);
end
always @(*) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_10_enable_cond_b = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_10) & (memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_10_not_accessed_due_to_stall_b | memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_10_stalln_reg));
end
always @(posedge clk) begin
	main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_11_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_6_valid_to_sink) & ~(main_0_6_ready_from_sink));
end
always @(posedge clk) begin
	main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_11_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_11_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_11) & (main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_11_not_accessed_due_to_stall_a | main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_11_stalln_reg));
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_3_7_32_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %32 = mul i64 %29, %10, !dbg !688, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_3_7_32_en == 1'd1)) begin
		auto_pthread_wrapper_OC_3_7_32_stage0_reg <= (auto_pthread_wrapper_OC_3_7_29 * auto_pthread_wrapper_OC_3_7_10_reg);
	end
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_3_7_33_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %33 = mul i64 %30, %19, !dbg !696, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_3_7_33_en == 1'd1)) begin
		auto_pthread_wrapper_OC_3_7_33_stage0_reg <= (auto_pthread_wrapper_OC_3_7_30 * auto_pthread_wrapper_OC_3_7_19_reg);
	end
end
always @(posedge clk) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_11_not_accessed_due_to_stall_b <= ((fsm_stall & memory_controller_2_enable_b) & memory_controller_2_waitrequest_b);
end
always @(posedge clk) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_11_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_11_enable_cond_b = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_11) & (memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_11_not_accessed_due_to_stall_b | memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_11_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_11_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_2_enable_a) & memory_controller_2_waitrequest_a);
end
always @(*) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_11_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_11) & (memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_11_not_accessed_due_to_stall_a | memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_11_stalln_reg));
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_3_7_35_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %35 = mul i64 %31, %28, !dbg !717, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_3_7_35_en == 1'd1)) begin
		auto_pthread_wrapper_OC_3_7_35_stage0_reg <= (auto_pthread_wrapper_OC_3_7_31 * auto_pthread_wrapper_OC_3_7_28_reg);
	end
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_3_7_41_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %41 = mul i64 %38, %19, !dbg !688, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_3_7_41_en == 1'd1)) begin
		auto_pthread_wrapper_OC_3_7_41_stage0_reg <= (auto_pthread_wrapper_OC_3_7_38 * auto_pthread_wrapper_OC_3_7_19_reg);
	end
end
always @(posedge clk) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_12_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_2_enable_a) & memory_controller_2_waitrequest_a);
end
always @(posedge clk) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_12_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_12_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_12) & (memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_12_not_accessed_due_to_stall_a | memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_12_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_12_not_accessed_due_to_stall_b <= ((fsm_stall & memory_controller_2_enable_b) & memory_controller_2_waitrequest_b);
end
always @(*) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_12_enable_cond_b = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_12) & (memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_12_not_accessed_due_to_stall_b | memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_12_stalln_reg));
end
always @(posedge clk) begin
	main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_13_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_6_valid_to_sink) & ~(main_0_6_ready_from_sink));
end
always @(posedge clk) begin
	main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_13_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_13_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_13) & (main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_13_not_accessed_due_to_stall_a | main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_13_stalln_reg));
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_3_7_42_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %42 = mul i64 %39, %28, !dbg !696, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_3_7_42_en == 1'd1)) begin
		auto_pthread_wrapper_OC_3_7_42_stage0_reg <= (auto_pthread_wrapper_OC_3_7_39 * auto_pthread_wrapper_OC_3_7_28_reg);
	end
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_3_7_44_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %44 = mul i64 %40, %37, !dbg !717, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_3_7_44_en == 1'd1)) begin
		auto_pthread_wrapper_OC_3_7_44_stage0_reg <= (auto_pthread_wrapper_OC_3_7_40 * auto_pthread_wrapper_OC_3_7_37_reg);
	end
end
always @(posedge clk) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_13_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_2_enable_a) & memory_controller_2_waitrequest_a);
end
always @(posedge clk) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_13_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_13_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_13) & (memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_13_not_accessed_due_to_stall_a | memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_13_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_13_not_accessed_due_to_stall_b <= ((fsm_stall & memory_controller_2_enable_b) & memory_controller_2_waitrequest_b);
end
always @(*) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_13_enable_cond_b = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_13) & (memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_13_not_accessed_due_to_stall_b | memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_13_stalln_reg));
end
always @(posedge clk) begin
	main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_14_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_6_valid_to_sink) & ~(main_0_6_ready_from_sink));
end
always @(posedge clk) begin
	main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_14_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_14_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_14) & (main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_14_not_accessed_due_to_stall_a | main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_14_stalln_reg));
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_3_7_50_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %50 = mul i64 %47, %28, !dbg !688, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_3_7_50_en == 1'd1)) begin
		auto_pthread_wrapper_OC_3_7_50_stage0_reg <= (auto_pthread_wrapper_OC_3_7_47 * auto_pthread_wrapper_OC_3_7_28_reg);
	end
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_3_7_51_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %51 = mul i64 %48, %37, !dbg !696, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_3_7_51_en == 1'd1)) begin
		auto_pthread_wrapper_OC_3_7_51_stage0_reg <= (auto_pthread_wrapper_OC_3_7_48 * auto_pthread_wrapper_OC_3_7_37_reg);
	end
end
always @(posedge clk) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_14_not_accessed_due_to_stall_b <= ((fsm_stall & memory_controller_2_enable_b) & memory_controller_2_waitrequest_b);
end
always @(posedge clk) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_14_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_14_enable_cond_b = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_14) & (memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_14_not_accessed_due_to_stall_b | memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_14_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_14_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_2_enable_a) & memory_controller_2_waitrequest_a);
end
always @(*) begin
	memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_14_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_14) & (memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_14_not_accessed_due_to_stall_a | memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_14_stalln_reg));
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_3_7_53_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %53 = mul i64 %49, %46, !dbg !717, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_3_7_53_en == 1'd1)) begin
		auto_pthread_wrapper_OC_3_7_53_stage0_reg <= (auto_pthread_wrapper_OC_3_7_49 * auto_pthread_wrapper_OC_3_7_46_reg);
	end
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_3_7_59_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %59 = mul i64 %56, %37, !dbg !688, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_3_7_59_en == 1'd1)) begin
		auto_pthread_wrapper_OC_3_7_59_stage0_reg <= (auto_pthread_wrapper_OC_3_7_56 * auto_pthread_wrapper_OC_3_7_37_reg);
	end
end
always @(posedge clk) begin
	main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_16_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_6_valid_to_sink) & ~(main_0_6_ready_from_sink));
end
always @(posedge clk) begin
	main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_16_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_16_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_16) & (main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_16_not_accessed_due_to_stall_a | main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_16_stalln_reg));
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_3_7_60_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %60 = mul i64 %57, %46, !dbg !696, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_3_7_60_en == 1'd1)) begin
		auto_pthread_wrapper_OC_3_7_60_stage0_reg <= (auto_pthread_wrapper_OC_3_7_57 * auto_pthread_wrapper_OC_3_7_46_reg);
	end
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_3_7_62_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %62 = mul i64 %58, %55, !dbg !717, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_3_7_62_en == 1'd1)) begin
		auto_pthread_wrapper_OC_3_7_62_stage0_reg <= (auto_pthread_wrapper_OC_3_7_58 * auto_pthread_wrapper_OC_3_7_55_reg);
	end
end
always @(posedge clk) begin
	main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_17_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_6_valid_to_sink) & ~(main_0_6_ready_from_sink));
end
always @(posedge clk) begin
	main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_17_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_17_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_17) & (main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_17_not_accessed_due_to_stall_a | main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_17_stalln_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
	end
	/* auto_pthread_wrapper_OC_3: %main_OC_process1.exit*/
	/*   ret void, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB_main_OC_process1exit_18)) begin
		finish <= (fsm_stall == 1'd0);
	end
end
always @(posedge clk) begin
	if (reset) begin
		memset_start <= 1'd0;
	end
	/* auto_pthread_wrapper_OC_3: %0*/
	/*   %2 = call i8* @memset(i8* %1, i32 0, i64 24) #12, !dbg !600, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_1)) begin
		memset_start <= 1'd1;
	end
	/* auto_pthread_wrapper_OC_3: %0*/
	/*   %2 = call i8* @memset(i8* %1, i32 0, i64 24) #12, !dbg !600, !MSB !551, !LSB !552, !extendFrom !551*/
	if (((cur_state == LEGUP_function_call_2) & ~(fsm_stall))) begin
		memset_start <= 1'd0;
	end
	/* auto_pthread_wrapper_OC_3: %0*/
	/*   %3 = call i8* @memset(i8* %1, i32 0, i64 24) #12, !dbg !605, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_3)) begin
		memset_start <= 1'd1;
	end
	/* auto_pthread_wrapper_OC_3: %0*/
	/*   %3 = call i8* @memset(i8* %1, i32 0, i64 24) #12, !dbg !605, !MSB !551, !LSB !552, !extendFrom !551*/
	if (((cur_state == LEGUP_function_call_4) & ~(fsm_stall))) begin
		memset_start <= 1'd0;
	end
end
always @(posedge clk) begin
	memset_arg_0 <= 0;
	/* auto_pthread_wrapper_OC_3: %0*/
	/*   %2 = call i8* @memset(i8* %1, i32 0, i64 24) #12, !dbg !600, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_1)) begin
		memset_arg_0 <= auto_pthread_wrapper_OC_3_0_1;
	end
	/* auto_pthread_wrapper_OC_3: %0*/
	/*   %3 = call i8* @memset(i8* %1, i32 0, i64 24) #12, !dbg !605, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_3)) begin
		memset_arg_0 <= auto_pthread_wrapper_OC_3_0_1_reg;
	end
end
always @(posedge clk) begin
	memset_arg_1 <= 1'd0;
	/* auto_pthread_wrapper_OC_3: %0*/
	/*   %2 = call i8* @memset(i8* %1, i32 0, i64 24) #12, !dbg !600, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_1)) begin
		memset_arg_1 <= 32'd0;
	end
	/* auto_pthread_wrapper_OC_3: %0*/
	/*   %3 = call i8* @memset(i8* %1, i32 0, i64 24) #12, !dbg !605, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_3)) begin
		memset_arg_1 <= 32'd0;
	end
end
always @(posedge clk) begin
	memset_arg_2 <= 6'd0;
	/* auto_pthread_wrapper_OC_3: %0*/
	/*   %2 = call i8* @memset(i8* %1, i32 0, i64 24) #12, !dbg !600, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_1)) begin
		memset_arg_2 <= 64'd24;
	end
	/* auto_pthread_wrapper_OC_3: %0*/
	/*   %3 = call i8* @memset(i8* %1, i32 0, i64 24) #12, !dbg !605, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_3)) begin
		memset_arg_2 <= 64'd24;
	end
end
always @(*) begin
	memory_controller_2_write_enable_a = 1'd0;
	if (memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_1_enable_cond_a) begin
		memory_controller_2_write_enable_a = 1'd1;
	end
	if (memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_3_enable_cond_a) begin
		memory_controller_2_write_enable_a = 1'd1;
	end
end
always @(*) begin
	memory_controller_2_in_a = 64'd0;
	/* auto_pthread_wrapper_OC_3: %0*/
	/*   store i64 0, i64* %4, align 8, !dbg !608, !tbaa !609, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_1)) begin
		memory_controller_2_in_a = 64'd0;
	end
	/* auto_pthread_wrapper_OC_3: %0*/
	/*   store i64 2, i64* %6, align 8, !dbg !614, !tbaa !609, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_3)) begin
		memory_controller_2_in_a = 64'd2;
	end
end
always @(*) begin
	memory_controller_2_enable_a = 1'd0;
	if (memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_1_enable_cond_a) begin
		memory_controller_2_enable_a = 1'd1;
	end
	if (memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_3_enable_cond_a) begin
		memory_controller_2_enable_a = 1'd1;
	end
	if (memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_6_enable_cond_a) begin
		memory_controller_2_enable_a = 1'd1;
	end
	if (memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_7_enable_cond_a) begin
		memory_controller_2_enable_a = 1'd1;
	end
	if (memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_8_enable_cond_a) begin
		memory_controller_2_enable_a = 1'd1;
	end
	if (memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_9_enable_cond_a) begin
		memory_controller_2_enable_a = 1'd1;
	end
	if (memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_10_enable_cond_a) begin
		memory_controller_2_enable_a = 1'd1;
	end
	if (memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_11_enable_cond_a) begin
		memory_controller_2_enable_a = 1'd1;
	end
	if (memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_12_enable_cond_a) begin
		memory_controller_2_enable_a = 1'd1;
	end
	if (memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_13_enable_cond_a) begin
		memory_controller_2_enable_a = 1'd1;
	end
	if (memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_14_enable_cond_a) begin
		memory_controller_2_enable_a = 1'd1;
	end
end
always @(*) begin
	memory_controller_2_address_a = 0;
	/* auto_pthread_wrapper_OC_3: %0*/
	/*   store i64 0, i64* %4, align 8, !dbg !608, !tbaa !609, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_1)) begin
		memory_controller_2_address_a = auto_pthread_wrapper_OC_3_0_4;
	end
	/* auto_pthread_wrapper_OC_3: %0*/
	/*   store i64 2, i64* %6, align 8, !dbg !614, !tbaa !609, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_3)) begin
		memory_controller_2_address_a = auto_pthread_wrapper_OC_3_0_6_reg;
	end
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %11 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_6)) begin
		memory_controller_2_address_a = auto_pthread_wrapper_OC_3_0_4_reg;
	end
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %13 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_7)) begin
		memory_controller_2_address_a = auto_pthread_wrapper_OC_3_0_6_reg;
	end
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %22 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_8)) begin
		memory_controller_2_address_a = auto_pthread_wrapper_OC_3_0_6_reg;
	end
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %29 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_9)) begin
		memory_controller_2_address_a = auto_pthread_wrapper_OC_3_0_4_reg;
	end
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %31 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_10)) begin
		memory_controller_2_address_a = auto_pthread_wrapper_OC_3_0_6_reg;
	end
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %40 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_11)) begin
		memory_controller_2_address_a = auto_pthread_wrapper_OC_3_0_6_reg;
	end
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %47 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_12)) begin
		memory_controller_2_address_a = auto_pthread_wrapper_OC_3_0_4_reg;
	end
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %49 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_13)) begin
		memory_controller_2_address_a = auto_pthread_wrapper_OC_3_0_6_reg;
	end
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %58 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_14)) begin
		memory_controller_2_address_a = auto_pthread_wrapper_OC_3_0_6_reg;
	end
end
always @(*) begin
	memory_controller_2_size_a = 2'd0;
	/* auto_pthread_wrapper_OC_3: %0*/
	/*   store i64 0, i64* %4, align 8, !dbg !608, !tbaa !609, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_1)) begin
		memory_controller_2_size_a = 2'd3;
	end
	/* auto_pthread_wrapper_OC_3: %0*/
	/*   store i64 2, i64* %6, align 8, !dbg !614, !tbaa !609, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_3)) begin
		memory_controller_2_size_a = 2'd3;
	end
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %11 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_6)) begin
		memory_controller_2_size_a = 2'd3;
	end
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %13 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_7)) begin
		memory_controller_2_size_a = 2'd3;
	end
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %22 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_8)) begin
		memory_controller_2_size_a = 2'd3;
	end
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %29 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_9)) begin
		memory_controller_2_size_a = 2'd3;
	end
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %31 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_10)) begin
		memory_controller_2_size_a = 2'd3;
	end
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %40 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_11)) begin
		memory_controller_2_size_a = 2'd3;
	end
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %47 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_12)) begin
		memory_controller_2_size_a = 2'd3;
	end
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %49 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_13)) begin
		memory_controller_2_size_a = 2'd3;
	end
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %58 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_14)) begin
		memory_controller_2_size_a = 2'd3;
	end
end
always @(*) begin
	memory_controller_2_user_state_enable_a = (auto_pthread_wrapper_OC_3_memory_controller_2_user_sequential_state_enable_a & (fsm_stall == 1'd0));
end
always @(*) begin
	memory_controller_2_write_enable_b = 1'd0;
	if (memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_1_enable_cond_b) begin
		memory_controller_2_write_enable_b = 1'd1;
	end
end
always @(*) begin
	memory_controller_2_in_b = 64'd0;
	/* auto_pthread_wrapper_OC_3: %0*/
	/*   store i64 1, i64* %5, align 8, !dbg !613, !tbaa !609, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_1)) begin
		memory_controller_2_in_b = 64'd1;
	end
end
always @(*) begin
	memory_controller_2_enable_b = 1'd0;
	if (memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_1_enable_cond_b) begin
		memory_controller_2_enable_b = 1'd1;
	end
	if (memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_6_enable_cond_b) begin
		memory_controller_2_enable_b = 1'd1;
	end
	if (memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_7_enable_cond_b) begin
		memory_controller_2_enable_b = 1'd1;
	end
	if (memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_8_enable_cond_b) begin
		memory_controller_2_enable_b = 1'd1;
	end
	if (memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_9_enable_cond_b) begin
		memory_controller_2_enable_b = 1'd1;
	end
	if (memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_10_enable_cond_b) begin
		memory_controller_2_enable_b = 1'd1;
	end
	if (memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_11_enable_cond_b) begin
		memory_controller_2_enable_b = 1'd1;
	end
	if (memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_12_enable_cond_b) begin
		memory_controller_2_enable_b = 1'd1;
	end
	if (memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_13_enable_cond_b) begin
		memory_controller_2_enable_b = 1'd1;
	end
	if (memory_controller_2_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_14_enable_cond_b) begin
		memory_controller_2_enable_b = 1'd1;
	end
end
always @(*) begin
	memory_controller_2_address_b = 0;
	/* auto_pthread_wrapper_OC_3: %0*/
	/*   store i64 1, i64* %5, align 8, !dbg !613, !tbaa !609, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_1)) begin
		memory_controller_2_address_b = auto_pthread_wrapper_OC_3_0_5;
	end
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %12 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_6)) begin
		memory_controller_2_address_b = auto_pthread_wrapper_OC_3_0_5_reg;
	end
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %20 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_7)) begin
		memory_controller_2_address_b = auto_pthread_wrapper_OC_3_0_4_reg;
	end
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %21 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_8)) begin
		memory_controller_2_address_b = auto_pthread_wrapper_OC_3_0_5_reg;
	end
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %30 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_9)) begin
		memory_controller_2_address_b = auto_pthread_wrapper_OC_3_0_5_reg;
	end
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %38 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_10)) begin
		memory_controller_2_address_b = auto_pthread_wrapper_OC_3_0_4_reg;
	end
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %39 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_11)) begin
		memory_controller_2_address_b = auto_pthread_wrapper_OC_3_0_5_reg;
	end
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %48 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_12)) begin
		memory_controller_2_address_b = auto_pthread_wrapper_OC_3_0_5_reg;
	end
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %56 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_13)) begin
		memory_controller_2_address_b = auto_pthread_wrapper_OC_3_0_4_reg;
	end
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %57 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_14)) begin
		memory_controller_2_address_b = auto_pthread_wrapper_OC_3_0_5_reg;
	end
end
always @(*) begin
	memory_controller_2_size_b = 2'd0;
	/* auto_pthread_wrapper_OC_3: %0*/
	/*   store i64 1, i64* %5, align 8, !dbg !613, !tbaa !609, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__0_1)) begin
		memory_controller_2_size_b = 2'd3;
	end
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %12 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_6)) begin
		memory_controller_2_size_b = 2'd3;
	end
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %20 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_7)) begin
		memory_controller_2_size_b = 2'd3;
	end
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %21 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_8)) begin
		memory_controller_2_size_b = 2'd3;
	end
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %30 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_9)) begin
		memory_controller_2_size_b = 2'd3;
	end
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %38 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_10)) begin
		memory_controller_2_size_b = 2'd3;
	end
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %39 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_11)) begin
		memory_controller_2_size_b = 2'd3;
	end
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %48 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_12)) begin
		memory_controller_2_size_b = 2'd3;
	end
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %56 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_13)) begin
		memory_controller_2_size_b = 2'd3;
	end
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   %57 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_14)) begin
		memory_controller_2_size_b = 2'd3;
	end
end
always @(*) begin
	memory_controller_2_user_state_enable_b = (auto_pthread_wrapper_OC_3_memory_controller_2_user_sequential_state_enable_b & (fsm_stall == 1'd0));
end
always @(*) begin
	main_0_3_ready_to_source = (~(main_0_3_inputFIFO_consumed_valid) | main_0_3_inputFIFO_consumed_taken);
	if (reset) begin
		main_0_3_ready_to_source = 1'd0;
	end
end
always @(*) begin
	main_0_6_valid_to_sink = 1'd0;
	if (main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_10_enable_cond_a) begin
		main_0_6_valid_to_sink = 1'd1;
	end
	if (main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_11_enable_cond_a) begin
		main_0_6_valid_to_sink = 1'd1;
	end
	if (main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_13_enable_cond_a) begin
		main_0_6_valid_to_sink = 1'd1;
	end
	if (main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_14_enable_cond_a) begin
		main_0_6_valid_to_sink = 1'd1;
	end
	if (main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_16_enable_cond_a) begin
		main_0_6_valid_to_sink = 1'd1;
	end
	if (main_0_6_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_17_enable_cond_a) begin
		main_0_6_valid_to_sink = 1'd1;
	end
end
always @(*) begin
	main_0_6_data_to_sink = 64'd0;
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   call void @fifo_write(%struct.FIFO* %.0.1.val, i64 %18) #12, !dbg !728, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_10)) begin
		main_0_6_data_to_sink = auto_pthread_wrapper_OC_3_7_18;
	end
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   call void @fifo_write(%struct.FIFO* %.0.1.val, i64 %27) #12, !dbg !728, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_11)) begin
		main_0_6_data_to_sink = auto_pthread_wrapper_OC_3_7_27;
	end
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   call void @fifo_write(%struct.FIFO* %.0.1.val, i64 %36) #12, !dbg !728, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_13)) begin
		main_0_6_data_to_sink = auto_pthread_wrapper_OC_3_7_36;
	end
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   call void @fifo_write(%struct.FIFO* %.0.1.val, i64 %45) #12, !dbg !728, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_14)) begin
		main_0_6_data_to_sink = auto_pthread_wrapper_OC_3_7_45;
	end
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   call void @fifo_write(%struct.FIFO* %.0.1.val, i64 %54) #12, !dbg !728, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_16)) begin
		main_0_6_data_to_sink = auto_pthread_wrapper_OC_3_7_54;
	end
	/* auto_pthread_wrapper_OC_3: %7*/
	/*   call void @fifo_write(%struct.FIFO* %.0.1.val, i64 %63) #12, !dbg !728, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_3_BB__7_17)) begin
		main_0_6_data_to_sink = auto_pthread_wrapper_OC_3_7_63;
	end
end

endmodule
`timescale 1 ns / 1 ns
module auto_pthread_wrapper_OC_4
(
	clk,
	reset,
	start,
	finish,
	memset_start,
	memset_finish,
	memset_return_val,
	memset_arg_0,
	memset_arg_1,
	memset_arg_2,
	memory_controller_3_write_enable_a,
	memory_controller_3_in_a,
	memory_controller_3_enable_a,
	memory_controller_3_address_a,
	memory_controller_3_size_a,
	memory_controller_3_out_a,
	memory_controller_3_waitrequest_a,
	memory_controller_3_user_state_enable_a,
	memory_controller_3_write_enable_b,
	memory_controller_3_in_b,
	memory_controller_3_enable_b,
	memory_controller_3_address_b,
	memory_controller_3_size_b,
	memory_controller_3_out_b,
	memory_controller_3_waitrequest_b,
	memory_controller_3_user_state_enable_b,
	main_0_4_ready_to_source,
	main_0_4_valid_from_source,
	main_0_4_data_from_source,
	main_0_7_ready_from_sink,
	main_0_7_valid_to_sink,
	main_0_7_data_to_sink
);

parameter [4:0] LEGUP_0 = 5'd0;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_1 = 5'd1;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_3 = 5'd3;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_5 = 5'd5;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_6 = 5'd6;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_7 = 5'd7;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_8 = 5'd8;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_9 = 5'd9;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_10 = 5'd10;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_11 = 5'd11;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_12 = 5'd12;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_13 = 5'd13;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_14 = 5'd14;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_15 = 5'd15;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_16 = 5'd16;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_17 = 5'd17;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_4_BB_main_OC_process2exit_18 = 5'd18;
parameter [4:0] LEGUP_function_call_2 = 5'd2;
parameter [4:0] LEGUP_function_call_4 = 5'd4;

input  clk;
input  reset;
input  start;
output reg  finish;
output reg  memset_start;
input  memset_finish;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memset_return_val;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memset_arg_0;
output reg [31:0] memset_arg_1;
output reg [63:0] memset_arg_2;
output reg  memory_controller_3_write_enable_a;
output reg [63:0] memory_controller_3_in_a;
output reg  memory_controller_3_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_3_address_a;
output reg [1:0] memory_controller_3_size_a;
input [63:0] memory_controller_3_out_a;
input  memory_controller_3_waitrequest_a;
output reg  memory_controller_3_user_state_enable_a;
output reg  memory_controller_3_write_enable_b;
output reg [63:0] memory_controller_3_in_b;
output reg  memory_controller_3_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_3_address_b;
output reg [1:0] memory_controller_3_size_b;
input [63:0] memory_controller_3_out_b;
input  memory_controller_3_waitrequest_b;
output reg  memory_controller_3_user_state_enable_b;
output reg  main_0_4_ready_to_source;
input  main_0_4_valid_from_source;
input [63:0] main_0_4_data_from_source;
input  main_0_7_ready_from_sink;
output reg  main_0_7_valid_to_sink;
output reg [63:0] main_0_7_data_to_sink;
reg [4:0] cur_state;
reg [4:0] next_state;
reg  fsm_stall;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_4_0_1;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_4_0_1_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_4_0_4;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_4_0_4_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_4_0_5;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_4_0_5_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_4_0_6;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_4_0_6_reg;
reg [2:0] auto_pthread_wrapper_OC_4_7_llvm_cbe_i__PHI_TEMPORARY04i;
reg [2:0] auto_pthread_wrapper_OC_4_7_llvm_cbe_i__PHI_TEMPORARY04i_reg;
reg [63:0] auto_pthread_wrapper_OC_4_7_8;
reg [63:0] auto_pthread_wrapper_OC_4_7_8_reg;
reg [63:0] auto_pthread_wrapper_OC_4_7_9;
reg [63:0] auto_pthread_wrapper_OC_4_7_9_reg;
reg [63:0] auto_pthread_wrapper_OC_4_7_10;
reg [63:0] auto_pthread_wrapper_OC_4_7_10_reg;
reg [63:0] auto_pthread_wrapper_OC_4_7_11;
reg [63:0] auto_pthread_wrapper_OC_4_7_12;
reg [63:0] auto_pthread_wrapper_OC_4_7_13;
reg [63:0] auto_pthread_wrapper_OC_4_7_14;
reg [63:0] auto_pthread_wrapper_OC_4_7_15;
reg [63:0] auto_pthread_wrapper_OC_4_7_16;
reg [63:0] auto_pthread_wrapper_OC_4_7_16_reg;
reg [63:0] auto_pthread_wrapper_OC_4_7_17;
reg [63:0] auto_pthread_wrapper_OC_4_7_18;
reg [63:0] auto_pthread_wrapper_OC_4_7_19;
reg [63:0] auto_pthread_wrapper_OC_4_7_19_reg;
reg [63:0] auto_pthread_wrapper_OC_4_7_20;
reg [63:0] auto_pthread_wrapper_OC_4_7_21;
reg [63:0] auto_pthread_wrapper_OC_4_7_22;
reg [63:0] auto_pthread_wrapper_OC_4_7_23;
reg [63:0] auto_pthread_wrapper_OC_4_7_23_reg;
reg [63:0] auto_pthread_wrapper_OC_4_7_24;
reg [63:0] auto_pthread_wrapper_OC_4_7_25;
reg [63:0] auto_pthread_wrapper_OC_4_7_26;
reg [63:0] auto_pthread_wrapper_OC_4_7_27;
reg [63:0] auto_pthread_wrapper_OC_4_7_28;
reg [63:0] auto_pthread_wrapper_OC_4_7_28_reg;
reg [63:0] auto_pthread_wrapper_OC_4_7_29;
reg [63:0] auto_pthread_wrapper_OC_4_7_30;
reg [63:0] auto_pthread_wrapper_OC_4_7_31;
reg [63:0] auto_pthread_wrapper_OC_4_7_32;
reg [63:0] auto_pthread_wrapper_OC_4_7_33;
reg [63:0] auto_pthread_wrapper_OC_4_7_34;
reg [63:0] auto_pthread_wrapper_OC_4_7_34_reg;
reg [63:0] auto_pthread_wrapper_OC_4_7_35;
reg [63:0] auto_pthread_wrapper_OC_4_7_36;
reg [63:0] auto_pthread_wrapper_OC_4_7_37;
reg [63:0] auto_pthread_wrapper_OC_4_7_37_reg;
reg [63:0] auto_pthread_wrapper_OC_4_7_38;
reg [63:0] auto_pthread_wrapper_OC_4_7_39;
reg [63:0] auto_pthread_wrapper_OC_4_7_40;
reg [63:0] auto_pthread_wrapper_OC_4_7_41;
reg [63:0] auto_pthread_wrapper_OC_4_7_41_reg;
reg [63:0] auto_pthread_wrapper_OC_4_7_42;
reg [63:0] auto_pthread_wrapper_OC_4_7_43;
reg [63:0] auto_pthread_wrapper_OC_4_7_44;
reg [63:0] auto_pthread_wrapper_OC_4_7_45;
reg [63:0] auto_pthread_wrapper_OC_4_7_46;
reg [63:0] auto_pthread_wrapper_OC_4_7_46_reg;
reg [63:0] auto_pthread_wrapper_OC_4_7_47;
reg [63:0] auto_pthread_wrapper_OC_4_7_48;
reg [63:0] auto_pthread_wrapper_OC_4_7_49;
reg [63:0] auto_pthread_wrapper_OC_4_7_50;
reg [63:0] auto_pthread_wrapper_OC_4_7_51;
reg [63:0] auto_pthread_wrapper_OC_4_7_52;
reg [63:0] auto_pthread_wrapper_OC_4_7_52_reg;
reg [63:0] auto_pthread_wrapper_OC_4_7_53;
reg [63:0] auto_pthread_wrapper_OC_4_7_54;
reg [63:0] auto_pthread_wrapper_OC_4_7_55;
reg [63:0] auto_pthread_wrapper_OC_4_7_55_reg;
reg [63:0] auto_pthread_wrapper_OC_4_7_56;
reg [63:0] auto_pthread_wrapper_OC_4_7_57;
reg [63:0] auto_pthread_wrapper_OC_4_7_58;
reg [63:0] auto_pthread_wrapper_OC_4_7_59;
reg [63:0] auto_pthread_wrapper_OC_4_7_59_reg;
reg [63:0] auto_pthread_wrapper_OC_4_7_60;
reg [63:0] auto_pthread_wrapper_OC_4_7_61;
reg [63:0] auto_pthread_wrapper_OC_4_7_62;
reg [63:0] auto_pthread_wrapper_OC_4_7_63;
reg [3:0] auto_pthread_wrapper_OC_4_7_64;
reg [3:0] auto_pthread_wrapper_OC_4_7_64_reg;
reg  auto_pthread_wrapper_OC_4_7_exitcond1;
reg  auto_pthread_wrapper_OC_4_7_exitcond1_reg;
reg  legup_function_call;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_1_not_accessed_due_to_stall_a;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_1_stalln_reg;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_1_enable_cond_a;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_1_not_accessed_due_to_stall_b;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_1_enable_cond_b;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_3_not_accessed_due_to_stall_a;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_3_stalln_reg;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_3_enable_cond_a;
reg  main_0_4_inputFIFO_consumed_valid;
reg [63:0] main_0_4_inputFIFO_consumed_data;
reg  main_0_4_inputFIFO_consumed_taken;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_6_not_accessed_due_to_stall_a;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_6_stalln_reg;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_6_enable_cond_a;
reg  auto_pthread_wrapper_OC_4_memory_controller_3_user_sequential_state_enable_a;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_6_not_accessed_due_to_stall_b;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_6_enable_cond_b;
reg  auto_pthread_wrapper_OC_4_memory_controller_3_user_sequential_state_enable_b;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_7_not_accessed_due_to_stall_a;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_7_stalln_reg;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_7_enable_cond_a;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_7_not_accessed_due_to_stall_b;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_7_enable_cond_b;
reg  legup_mult_auto_pthread_wrapper_OC_4_7_14_en;
reg [63:0] auto_pthread_wrapper_OC_4_7_14_stage0_reg;
reg  legup_mult_auto_pthread_wrapper_OC_4_7_15_en;
reg [63:0] auto_pthread_wrapper_OC_4_7_15_stage0_reg;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_8_not_accessed_due_to_stall_b;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_8_stalln_reg;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_8_enable_cond_b;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_8_not_accessed_due_to_stall_a;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_8_enable_cond_a;
reg  legup_mult_auto_pthread_wrapper_OC_4_7_17_en;
reg [63:0] auto_pthread_wrapper_OC_4_7_17_stage0_reg;
reg  legup_mult_auto_pthread_wrapper_OC_4_7_23_en;
reg [63:0] auto_pthread_wrapper_OC_4_7_23_stage0_reg;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_9_not_accessed_due_to_stall_a;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_9_stalln_reg;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_9_enable_cond_a;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_9_not_accessed_due_to_stall_b;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_9_enable_cond_b;
reg  main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_10_not_accessed_due_to_stall_a;
reg  main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_10_stalln_reg;
reg  main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_10_enable_cond_a;
reg  legup_mult_auto_pthread_wrapper_OC_4_7_24_en;
reg [63:0] auto_pthread_wrapper_OC_4_7_24_stage0_reg;
reg  legup_mult_auto_pthread_wrapper_OC_4_7_26_en;
reg [63:0] auto_pthread_wrapper_OC_4_7_26_stage0_reg;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_10_not_accessed_due_to_stall_a;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_10_stalln_reg;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_10_enable_cond_a;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_10_not_accessed_due_to_stall_b;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_10_enable_cond_b;
reg  main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_11_not_accessed_due_to_stall_a;
reg  main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_11_stalln_reg;
reg  main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_11_enable_cond_a;
reg  legup_mult_auto_pthread_wrapper_OC_4_7_32_en;
reg [63:0] auto_pthread_wrapper_OC_4_7_32_stage0_reg;
reg  legup_mult_auto_pthread_wrapper_OC_4_7_33_en;
reg [63:0] auto_pthread_wrapper_OC_4_7_33_stage0_reg;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_11_not_accessed_due_to_stall_b;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_11_stalln_reg;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_11_enable_cond_b;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_11_not_accessed_due_to_stall_a;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_11_enable_cond_a;
reg  legup_mult_auto_pthread_wrapper_OC_4_7_35_en;
reg [63:0] auto_pthread_wrapper_OC_4_7_35_stage0_reg;
reg  legup_mult_auto_pthread_wrapper_OC_4_7_41_en;
reg [63:0] auto_pthread_wrapper_OC_4_7_41_stage0_reg;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_12_not_accessed_due_to_stall_a;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_12_stalln_reg;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_12_enable_cond_a;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_12_not_accessed_due_to_stall_b;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_12_enable_cond_b;
reg  main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_13_not_accessed_due_to_stall_a;
reg  main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_13_stalln_reg;
reg  main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_13_enable_cond_a;
reg  legup_mult_auto_pthread_wrapper_OC_4_7_42_en;
reg [63:0] auto_pthread_wrapper_OC_4_7_42_stage0_reg;
reg  legup_mult_auto_pthread_wrapper_OC_4_7_44_en;
reg [63:0] auto_pthread_wrapper_OC_4_7_44_stage0_reg;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_13_not_accessed_due_to_stall_a;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_13_stalln_reg;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_13_enable_cond_a;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_13_not_accessed_due_to_stall_b;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_13_enable_cond_b;
reg  main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_14_not_accessed_due_to_stall_a;
reg  main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_14_stalln_reg;
reg  main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_14_enable_cond_a;
reg  legup_mult_auto_pthread_wrapper_OC_4_7_50_en;
reg [63:0] auto_pthread_wrapper_OC_4_7_50_stage0_reg;
reg  legup_mult_auto_pthread_wrapper_OC_4_7_51_en;
reg [63:0] auto_pthread_wrapper_OC_4_7_51_stage0_reg;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_14_not_accessed_due_to_stall_b;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_14_stalln_reg;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_14_enable_cond_b;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_14_not_accessed_due_to_stall_a;
reg  memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_14_enable_cond_a;
reg  legup_mult_auto_pthread_wrapper_OC_4_7_53_en;
reg [63:0] auto_pthread_wrapper_OC_4_7_53_stage0_reg;
reg  legup_mult_auto_pthread_wrapper_OC_4_7_59_en;
reg [63:0] auto_pthread_wrapper_OC_4_7_59_stage0_reg;
reg  main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_16_not_accessed_due_to_stall_a;
reg  main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_16_stalln_reg;
reg  main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_16_enable_cond_a;
reg  legup_mult_auto_pthread_wrapper_OC_4_7_60_en;
reg [63:0] auto_pthread_wrapper_OC_4_7_60_stage0_reg;
reg  legup_mult_auto_pthread_wrapper_OC_4_7_62_en;
reg [63:0] auto_pthread_wrapper_OC_4_7_62_stage0_reg;
reg  main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_17_not_accessed_due_to_stall_a;
reg  main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_17_stalln_reg;
reg  main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_17_enable_cond_a;


always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (!fsm_stall)
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((fsm_stall == 1'd0) && (start == 1'd1))
		next_state = LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_1;
LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_1:
		next_state = LEGUP_function_call_2;
LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_3:
		next_state = LEGUP_function_call_4;
LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_5:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_6;
LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_10:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_11;
LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_11:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_12;
LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_12:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_13;
LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_13:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_14;
LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_14:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_15;
LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_15:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_16;
LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_16:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_17;
LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_17:
	if ((fsm_stall == 1'd0) && (auto_pthread_wrapper_OC_4_7_exitcond1_reg == 1'd1))
		next_state = LEGUP_F_auto_pthread_wrapper_OC_4_BB_main_OC_process2exit_18;
	else if ((fsm_stall == 1'd0) && (auto_pthread_wrapper_OC_4_7_exitcond1_reg == 1'd0))
		next_state = LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_6;
LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_6:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_7;
LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_7:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_8;
LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_8:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_9;
LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_9:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_10;
LEGUP_F_auto_pthread_wrapper_OC_4_BB_main_OC_process2exit_18:
		next_state = LEGUP_0;
LEGUP_function_call_2:
	if ((fsm_stall == 1'd0) && (memset_finish == 1'd1))
		next_state = LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_3;
LEGUP_function_call_4:
	if ((fsm_stall == 1'd0) && (memset_finish == 1'd1))
		next_state = LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_5;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	fsm_stall = 1'd0;
	if (memory_controller_3_waitrequest_a) begin
		fsm_stall = 1'd1;
	end
	if (memory_controller_3_waitrequest_b) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_6) & ~(main_0_4_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_7) & ~(main_0_4_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_8) & ~(main_0_4_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_9) & ~(main_0_4_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_10) & ~(main_0_7_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_10) & ~(main_0_4_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_11) & ~(main_0_7_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_11) & ~(main_0_4_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_12) & ~(main_0_4_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_13) & ~(main_0_7_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_13) & ~(main_0_4_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_14) & ~(main_0_7_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_16) & ~(main_0_7_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_17) & ~(main_0_7_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_4: %0*/
	/*   %1 = bitcast %struct.l_array_3_uint64_t* %llvm_cbe_filter_row.i to i8*, !dbg !557, !MSB !551, !LSB !552, !extendFrom !551*/
if (reset) begin auto_pthread_wrapper_OC_4_0_1 = 0; end
		auto_pthread_wrapper_OC_4_0_1 = `TAG_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_a;
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_4: %0*/
	/*   %1 = bitcast %struct.l_array_3_uint64_t* %llvm_cbe_filter_row.i to i8*, !dbg !557, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_1)) begin
		auto_pthread_wrapper_OC_4_0_1_reg <= auto_pthread_wrapper_OC_4_0_1;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_4: %0*/
	/*   %4 = getelementptr inbounds %struct.l_array_3_uint64_t* %llvm_cbe_filter_row.i, i32 0, i32 0, i32 0, !dbg !608, !MSB !551, !LSB !552, !extendFrom !551*/
if (reset) begin auto_pthread_wrapper_OC_4_0_4 = 0; end
		auto_pthread_wrapper_OC_4_0_4 = `TAG_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_a;
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_4: %0*/
	/*   %4 = getelementptr inbounds %struct.l_array_3_uint64_t* %llvm_cbe_filter_row.i, i32 0, i32 0, i32 0, !dbg !608, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_1)) begin
		auto_pthread_wrapper_OC_4_0_4_reg <= auto_pthread_wrapper_OC_4_0_4;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_4: %0*/
	/*   %5 = getelementptr inbounds %struct.l_array_3_uint64_t* %llvm_cbe_filter_row.i, i32 0, i32 0, i32 1, !dbg !613, !MSB !551, !LSB !552, !extendFrom !551*/
if (reset) begin auto_pthread_wrapper_OC_4_0_5 = 0; end
		auto_pthread_wrapper_OC_4_0_5 = (`TAG_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_a + (8 * 32'd1));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_4: %0*/
	/*   %5 = getelementptr inbounds %struct.l_array_3_uint64_t* %llvm_cbe_filter_row.i, i32 0, i32 0, i32 1, !dbg !613, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_1)) begin
		auto_pthread_wrapper_OC_4_0_5_reg <= auto_pthread_wrapper_OC_4_0_5;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_4: %0*/
	/*   %6 = getelementptr inbounds %struct.l_array_3_uint64_t* %llvm_cbe_filter_row.i, i32 0, i32 0, i32 2, !dbg !614, !MSB !551, !LSB !552, !extendFrom !551*/
if (reset) begin auto_pthread_wrapper_OC_4_0_6 = 0; end
		auto_pthread_wrapper_OC_4_0_6 = (`TAG_auto_pthread_wrapper_OC_4_0_llvm_cbe_filter_rowi_a + (8 * 32'd2));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_4: %0*/
	/*   %6 = getelementptr inbounds %struct.l_array_3_uint64_t* %llvm_cbe_filter_row.i, i32 0, i32 0, i32 2, !dbg !614, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_1)) begin
		auto_pthread_wrapper_OC_4_0_6_reg <= auto_pthread_wrapper_OC_4_0_6;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %llvm_cbe_i__PHI_TEMPORARY.04.i = phi i64 [ 0, %0 ], [ %64, %7 ], !dbg !494, !MSB !629, !LSB !552, !extendFrom !629*/
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_5) & (fsm_stall == 1'd0))) begin
		auto_pthread_wrapper_OC_4_7_llvm_cbe_i__PHI_TEMPORARY04i = 64'd0;
	end
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %llvm_cbe_i__PHI_TEMPORARY.04.i = phi i64 [ 0, %0 ], [ %64, %7 ], !dbg !494, !MSB !629, !LSB !552, !extendFrom !629*/
	else /* if ((((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_17) & (fsm_stall == 1'd0)) & (auto_pthread_wrapper_OC_4_7_exitcond1_reg == 1'd0))) */ begin
		auto_pthread_wrapper_OC_4_7_llvm_cbe_i__PHI_TEMPORARY04i = auto_pthread_wrapper_OC_4_7_64_reg;
	end
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %llvm_cbe_i__PHI_TEMPORARY.04.i = phi i64 [ 0, %0 ], [ %64, %7 ], !dbg !494, !MSB !629, !LSB !552, !extendFrom !629*/
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_5) & (fsm_stall == 1'd0))) begin
		auto_pthread_wrapper_OC_4_7_llvm_cbe_i__PHI_TEMPORARY04i_reg <= auto_pthread_wrapper_OC_4_7_llvm_cbe_i__PHI_TEMPORARY04i;
	end
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %llvm_cbe_i__PHI_TEMPORARY.04.i = phi i64 [ 0, %0 ], [ %64, %7 ], !dbg !494, !MSB !629, !LSB !552, !extendFrom !629*/
	if ((((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_17) & (fsm_stall == 1'd0)) & (auto_pthread_wrapper_OC_4_7_exitcond1_reg == 1'd0))) begin
		auto_pthread_wrapper_OC_4_7_llvm_cbe_i__PHI_TEMPORARY04i_reg <= auto_pthread_wrapper_OC_4_7_llvm_cbe_i__PHI_TEMPORARY04i;
	end
end
always @(*) begin
	auto_pthread_wrapper_OC_4_7_8 = main_0_4_inputFIFO_consumed_data;
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %8 = call i64 @fifo_read(%struct.FIFO* %.0.0.val) #12, !dbg !630, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_6)) begin
		auto_pthread_wrapper_OC_4_7_8_reg <= auto_pthread_wrapper_OC_4_7_8;
	end
end
always @(*) begin
	auto_pthread_wrapper_OC_4_7_9 = main_0_4_inputFIFO_consumed_data;
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %9 = call i64 @fifo_read(%struct.FIFO* %.0.0.val) #12, !dbg !639, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_7)) begin
		auto_pthread_wrapper_OC_4_7_9_reg <= auto_pthread_wrapper_OC_4_7_9;
	end
end
always @(*) begin
	auto_pthread_wrapper_OC_4_7_10 = main_0_4_inputFIFO_consumed_data;
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %10 = call i64 @fifo_read(%struct.FIFO* %.0.0.val) #12, !dbg !660, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_8)) begin
		auto_pthread_wrapper_OC_4_7_10_reg <= auto_pthread_wrapper_OC_4_7_10;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %11 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_4_7_11 = memory_controller_3_out_a[63:0];
end
always @(*) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %12 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_4_7_12 = memory_controller_3_out_b[63:0];
end
always @(*) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %13 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_4_7_13 = memory_controller_3_out_a[63:0];
end
always @(*) begin
	auto_pthread_wrapper_OC_4_7_14 = auto_pthread_wrapper_OC_4_7_14_stage0_reg;
end
always @(*) begin
	auto_pthread_wrapper_OC_4_7_15 = auto_pthread_wrapper_OC_4_7_15_stage0_reg;
end
always @(*) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %16 = add i64 %15, %14, !dbg !709, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_4_7_16 = (auto_pthread_wrapper_OC_4_7_15 + auto_pthread_wrapper_OC_4_7_14);
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %16 = add i64 %15, %14, !dbg !709, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_9)) begin
		auto_pthread_wrapper_OC_4_7_16_reg <= auto_pthread_wrapper_OC_4_7_16;
	end
end
always @(*) begin
	auto_pthread_wrapper_OC_4_7_17 = auto_pthread_wrapper_OC_4_7_17_stage0_reg;
end
always @(*) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %18 = add i64 %16, %17, !dbg !725, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_4_7_18 = (auto_pthread_wrapper_OC_4_7_16_reg + auto_pthread_wrapper_OC_4_7_17);
end
always @(*) begin
	auto_pthread_wrapper_OC_4_7_19 = main_0_4_inputFIFO_consumed_data;
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %19 = call i64 @fifo_read(%struct.FIFO* %.0.0.val) #12, !dbg !660, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_9)) begin
		auto_pthread_wrapper_OC_4_7_19_reg <= auto_pthread_wrapper_OC_4_7_19;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %20 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_4_7_20 = memory_controller_3_out_b[63:0];
end
always @(*) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %21 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_4_7_21 = memory_controller_3_out_b[63:0];
end
always @(*) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %22 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_4_7_22 = memory_controller_3_out_a[63:0];
end
always @(*) begin
	auto_pthread_wrapper_OC_4_7_23 = auto_pthread_wrapper_OC_4_7_23_stage0_reg;
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %23 = mul i64 %20, %9, !dbg !688, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_10)) begin
		auto_pthread_wrapper_OC_4_7_23_reg <= auto_pthread_wrapper_OC_4_7_23;
	end
end
always @(*) begin
	auto_pthread_wrapper_OC_4_7_24 = auto_pthread_wrapper_OC_4_7_24_stage0_reg;
end
always @(*) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %25 = add i64 %24, %23, !dbg !709, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_4_7_25 = (auto_pthread_wrapper_OC_4_7_24 + auto_pthread_wrapper_OC_4_7_23_reg);
end
always @(*) begin
	auto_pthread_wrapper_OC_4_7_26 = auto_pthread_wrapper_OC_4_7_26_stage0_reg;
end
always @(*) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %27 = add i64 %25, %26, !dbg !725, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_4_7_27 = (auto_pthread_wrapper_OC_4_7_25 + auto_pthread_wrapper_OC_4_7_26);
end
always @(*) begin
	auto_pthread_wrapper_OC_4_7_28 = main_0_4_inputFIFO_consumed_data;
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %28 = call i64 @fifo_read(%struct.FIFO* %.0.0.val) #12, !dbg !660, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_10)) begin
		auto_pthread_wrapper_OC_4_7_28_reg <= auto_pthread_wrapper_OC_4_7_28;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %29 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_4_7_29 = memory_controller_3_out_a[63:0];
end
always @(*) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %30 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_4_7_30 = memory_controller_3_out_b[63:0];
end
always @(*) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %31 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_4_7_31 = memory_controller_3_out_a[63:0];
end
always @(*) begin
	auto_pthread_wrapper_OC_4_7_32 = auto_pthread_wrapper_OC_4_7_32_stage0_reg;
end
always @(*) begin
	auto_pthread_wrapper_OC_4_7_33 = auto_pthread_wrapper_OC_4_7_33_stage0_reg;
end
always @(*) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %34 = add i64 %33, %32, !dbg !709, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_4_7_34 = (auto_pthread_wrapper_OC_4_7_33 + auto_pthread_wrapper_OC_4_7_32);
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %34 = add i64 %33, %32, !dbg !709, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_12)) begin
		auto_pthread_wrapper_OC_4_7_34_reg <= auto_pthread_wrapper_OC_4_7_34;
	end
end
always @(*) begin
	auto_pthread_wrapper_OC_4_7_35 = auto_pthread_wrapper_OC_4_7_35_stage0_reg;
end
always @(*) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %36 = add i64 %34, %35, !dbg !725, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_4_7_36 = (auto_pthread_wrapper_OC_4_7_34_reg + auto_pthread_wrapper_OC_4_7_35);
end
always @(*) begin
	auto_pthread_wrapper_OC_4_7_37 = main_0_4_inputFIFO_consumed_data;
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %37 = call i64 @fifo_read(%struct.FIFO* %.0.0.val) #12, !dbg !660, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_11)) begin
		auto_pthread_wrapper_OC_4_7_37_reg <= auto_pthread_wrapper_OC_4_7_37;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %38 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_4_7_38 = memory_controller_3_out_b[63:0];
end
always @(*) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %39 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_4_7_39 = memory_controller_3_out_b[63:0];
end
always @(*) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %40 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_4_7_40 = memory_controller_3_out_a[63:0];
end
always @(*) begin
	auto_pthread_wrapper_OC_4_7_41 = auto_pthread_wrapper_OC_4_7_41_stage0_reg;
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %41 = mul i64 %38, %19, !dbg !688, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_13)) begin
		auto_pthread_wrapper_OC_4_7_41_reg <= auto_pthread_wrapper_OC_4_7_41;
	end
end
always @(*) begin
	auto_pthread_wrapper_OC_4_7_42 = auto_pthread_wrapper_OC_4_7_42_stage0_reg;
end
always @(*) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %43 = add i64 %42, %41, !dbg !709, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_4_7_43 = (auto_pthread_wrapper_OC_4_7_42 + auto_pthread_wrapper_OC_4_7_41_reg);
end
always @(*) begin
	auto_pthread_wrapper_OC_4_7_44 = auto_pthread_wrapper_OC_4_7_44_stage0_reg;
end
always @(*) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %45 = add i64 %43, %44, !dbg !725, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_4_7_45 = (auto_pthread_wrapper_OC_4_7_43 + auto_pthread_wrapper_OC_4_7_44);
end
always @(*) begin
	auto_pthread_wrapper_OC_4_7_46 = main_0_4_inputFIFO_consumed_data;
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %46 = call i64 @fifo_read(%struct.FIFO* %.0.0.val) #12, !dbg !660, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_12)) begin
		auto_pthread_wrapper_OC_4_7_46_reg <= auto_pthread_wrapper_OC_4_7_46;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %47 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_4_7_47 = memory_controller_3_out_a[63:0];
end
always @(*) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %48 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_4_7_48 = memory_controller_3_out_b[63:0];
end
always @(*) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %49 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_4_7_49 = memory_controller_3_out_a[63:0];
end
always @(*) begin
	auto_pthread_wrapper_OC_4_7_50 = auto_pthread_wrapper_OC_4_7_50_stage0_reg;
end
always @(*) begin
	auto_pthread_wrapper_OC_4_7_51 = auto_pthread_wrapper_OC_4_7_51_stage0_reg;
end
always @(*) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %52 = add i64 %51, %50, !dbg !709, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_4_7_52 = (auto_pthread_wrapper_OC_4_7_51 + auto_pthread_wrapper_OC_4_7_50);
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %52 = add i64 %51, %50, !dbg !709, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_15)) begin
		auto_pthread_wrapper_OC_4_7_52_reg <= auto_pthread_wrapper_OC_4_7_52;
	end
end
always @(*) begin
	auto_pthread_wrapper_OC_4_7_53 = auto_pthread_wrapper_OC_4_7_53_stage0_reg;
end
always @(*) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %54 = add i64 %52, %53, !dbg !725, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_4_7_54 = (auto_pthread_wrapper_OC_4_7_52_reg + auto_pthread_wrapper_OC_4_7_53);
end
always @(*) begin
	auto_pthread_wrapper_OC_4_7_55 = main_0_4_inputFIFO_consumed_data;
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %55 = call i64 @fifo_read(%struct.FIFO* %.0.0.val) #12, !dbg !660, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_13)) begin
		auto_pthread_wrapper_OC_4_7_55_reg <= auto_pthread_wrapper_OC_4_7_55;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %56 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_4_7_56 = memory_controller_3_out_b[63:0];
end
always @(*) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %57 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_4_7_57 = memory_controller_3_out_b[63:0];
end
always @(*) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %58 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_4_7_58 = memory_controller_3_out_a[63:0];
end
always @(*) begin
	auto_pthread_wrapper_OC_4_7_59 = auto_pthread_wrapper_OC_4_7_59_stage0_reg;
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %59 = mul i64 %56, %37, !dbg !688, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_16)) begin
		auto_pthread_wrapper_OC_4_7_59_reg <= auto_pthread_wrapper_OC_4_7_59;
	end
end
always @(*) begin
	auto_pthread_wrapper_OC_4_7_60 = auto_pthread_wrapper_OC_4_7_60_stage0_reg;
end
always @(*) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %61 = add i64 %60, %59, !dbg !709, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_4_7_61 = (auto_pthread_wrapper_OC_4_7_60 + auto_pthread_wrapper_OC_4_7_59_reg);
end
always @(*) begin
	auto_pthread_wrapper_OC_4_7_62 = auto_pthread_wrapper_OC_4_7_62_stage0_reg;
end
always @(*) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %63 = add i64 %61, %62, !dbg !725, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_4_7_63 = (auto_pthread_wrapper_OC_4_7_61 + auto_pthread_wrapper_OC_4_7_62);
end
always @(*) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %64 = add i64 %llvm_cbe_i__PHI_TEMPORARY.04.i, 1, !dbg !745, !MSB !746, !LSB !552, !extendFrom !746*/
		auto_pthread_wrapper_OC_4_7_64 = ({1'd0,auto_pthread_wrapper_OC_4_7_llvm_cbe_i__PHI_TEMPORARY04i_reg} + 64'd1);
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %64 = add i64 %llvm_cbe_i__PHI_TEMPORARY.04.i, 1, !dbg !745, !MSB !746, !LSB !552, !extendFrom !746*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_6)) begin
		auto_pthread_wrapper_OC_4_7_64_reg <= auto_pthread_wrapper_OC_4_7_64;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %exitcond1 = icmp eq i64 %64, 6, !dbg !625, !MSB !552, !LSB !552, !extendFrom !552*/
		auto_pthread_wrapper_OC_4_7_exitcond1 = (auto_pthread_wrapper_OC_4_7_64 == 64'd6);
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %exitcond1 = icmp eq i64 %64, 6, !dbg !625, !MSB !552, !LSB !552, !extendFrom !552*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_6)) begin
		auto_pthread_wrapper_OC_4_7_exitcond1_reg <= auto_pthread_wrapper_OC_4_7_exitcond1;
	end
end
always @(*) begin
	legup_function_call = 1'd0;
	/* auto_pthread_wrapper_OC_4: %0*/
	/*   %2 = call i8* @memset(i8* %1, i32 0, i64 24) #12, !dbg !600, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_function_call_2)) begin
		legup_function_call = 1'd1;
	end
	/* auto_pthread_wrapper_OC_4: %0*/
	/*   %3 = call i8* @memset(i8* %1, i32 0, i64 24) #12, !dbg !605, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_function_call_4)) begin
		legup_function_call = 1'd1;
	end
end
always @(posedge clk) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_1_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_3_write_enable_a) & memory_controller_3_waitrequest_a);
end
always @(posedge clk) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_1_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_1_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_1) & (memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_1_not_accessed_due_to_stall_a | memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_1_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_1_not_accessed_due_to_stall_b <= ((fsm_stall & memory_controller_3_write_enable_b) & memory_controller_3_waitrequest_b);
end
always @(*) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_1_enable_cond_b = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_1) & (memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_1_not_accessed_due_to_stall_b | memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_1_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_3_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_3_write_enable_a) & memory_controller_3_waitrequest_a);
end
always @(posedge clk) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_3_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_3_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_3) & (memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_3_not_accessed_due_to_stall_a | memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_3_stalln_reg));
end
always @(posedge clk) begin
	if (main_0_4_inputFIFO_consumed_taken) begin
		main_0_4_inputFIFO_consumed_valid <= 1'd0;
	end
	if ((main_0_4_ready_to_source & main_0_4_valid_from_source)) begin
		main_0_4_inputFIFO_consumed_valid <= 1'd1;
	end
	if (reset) begin
		main_0_4_inputFIFO_consumed_valid <= 1'd0;
	end
end
always @(posedge clk) begin
	if ((main_0_4_ready_to_source & main_0_4_valid_from_source)) begin
		main_0_4_inputFIFO_consumed_data <= main_0_4_data_from_source;
	end
	if (reset) begin
		main_0_4_inputFIFO_consumed_data <= 1'd0;
	end
end
always @(*) begin
	main_0_4_inputFIFO_consumed_taken = 1'd0;
	if (reset) begin
		main_0_4_inputFIFO_consumed_taken = 1'd0;
	end
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_6)) begin
		main_0_4_inputFIFO_consumed_taken = ~(fsm_stall);
	end
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_7)) begin
		main_0_4_inputFIFO_consumed_taken = ~(fsm_stall);
	end
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_8)) begin
		main_0_4_inputFIFO_consumed_taken = ~(fsm_stall);
	end
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_9)) begin
		main_0_4_inputFIFO_consumed_taken = ~(fsm_stall);
	end
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_10)) begin
		main_0_4_inputFIFO_consumed_taken = ~(fsm_stall);
	end
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_11)) begin
		main_0_4_inputFIFO_consumed_taken = ~(fsm_stall);
	end
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_12)) begin
		main_0_4_inputFIFO_consumed_taken = ~(fsm_stall);
	end
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_13)) begin
		main_0_4_inputFIFO_consumed_taken = ~(fsm_stall);
	end
end
always @(posedge clk) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_6_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_3_enable_a) & memory_controller_3_waitrequest_a);
end
always @(posedge clk) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_6_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_6_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_6) & (memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_6_not_accessed_due_to_stall_a | memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_6_stalln_reg));
end
always @(*) begin
	auto_pthread_wrapper_OC_4_memory_controller_3_user_sequential_state_enable_a = (((((((((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_8) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_9)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_10)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_11)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_12)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_13)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_14)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_15)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_16));
end
always @(posedge clk) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_6_not_accessed_due_to_stall_b <= ((fsm_stall & memory_controller_3_enable_b) & memory_controller_3_waitrequest_b);
end
always @(*) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_6_enable_cond_b = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_6) & (memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_6_not_accessed_due_to_stall_b | memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_6_stalln_reg));
end
always @(*) begin
	auto_pthread_wrapper_OC_4_memory_controller_3_user_sequential_state_enable_b = (((((((((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_8) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_9)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_10)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_11)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_12)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_13)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_14)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_15)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_16));
end
always @(posedge clk) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_7_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_3_enable_a) & memory_controller_3_waitrequest_a);
end
always @(posedge clk) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_7_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_7_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_7) & (memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_7_not_accessed_due_to_stall_a | memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_7_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_7_not_accessed_due_to_stall_b <= ((fsm_stall & memory_controller_3_enable_b) & memory_controller_3_waitrequest_b);
end
always @(*) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_7_enable_cond_b = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_7) & (memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_7_not_accessed_due_to_stall_b | memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_7_stalln_reg));
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_4_7_14_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %14 = mul i64 %11, %8, !dbg !688, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_4_7_14_en == 1'd1)) begin
		auto_pthread_wrapper_OC_4_7_14_stage0_reg <= (auto_pthread_wrapper_OC_4_7_11 * auto_pthread_wrapper_OC_4_7_8_reg);
	end
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_4_7_15_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %15 = mul i64 %12, %9, !dbg !696, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_4_7_15_en == 1'd1)) begin
		auto_pthread_wrapper_OC_4_7_15_stage0_reg <= (auto_pthread_wrapper_OC_4_7_12 * auto_pthread_wrapper_OC_4_7_9_reg);
	end
end
always @(posedge clk) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_8_not_accessed_due_to_stall_b <= ((fsm_stall & memory_controller_3_enable_b) & memory_controller_3_waitrequest_b);
end
always @(posedge clk) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_8_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_8_enable_cond_b = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_8) & (memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_8_not_accessed_due_to_stall_b | memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_8_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_8_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_3_enable_a) & memory_controller_3_waitrequest_a);
end
always @(*) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_8_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_8) & (memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_8_not_accessed_due_to_stall_a | memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_8_stalln_reg));
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_4_7_17_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %17 = mul i64 %13, %10, !dbg !717, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_4_7_17_en == 1'd1)) begin
		auto_pthread_wrapper_OC_4_7_17_stage0_reg <= (auto_pthread_wrapper_OC_4_7_13 * auto_pthread_wrapper_OC_4_7_10_reg);
	end
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_4_7_23_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %23 = mul i64 %20, %9, !dbg !688, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_4_7_23_en == 1'd1)) begin
		auto_pthread_wrapper_OC_4_7_23_stage0_reg <= (auto_pthread_wrapper_OC_4_7_20 * auto_pthread_wrapper_OC_4_7_9_reg);
	end
end
always @(posedge clk) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_9_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_3_enable_a) & memory_controller_3_waitrequest_a);
end
always @(posedge clk) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_9_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_9_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_9) & (memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_9_not_accessed_due_to_stall_a | memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_9_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_9_not_accessed_due_to_stall_b <= ((fsm_stall & memory_controller_3_enable_b) & memory_controller_3_waitrequest_b);
end
always @(*) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_9_enable_cond_b = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_9) & (memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_9_not_accessed_due_to_stall_b | memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_9_stalln_reg));
end
always @(posedge clk) begin
	main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_10_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_7_valid_to_sink) & ~(main_0_7_ready_from_sink));
end
always @(posedge clk) begin
	main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_10_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_10_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_10) & (main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_10_not_accessed_due_to_stall_a | main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_10_stalln_reg));
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_4_7_24_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %24 = mul i64 %21, %10, !dbg !696, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_4_7_24_en == 1'd1)) begin
		auto_pthread_wrapper_OC_4_7_24_stage0_reg <= (auto_pthread_wrapper_OC_4_7_21 * auto_pthread_wrapper_OC_4_7_10_reg);
	end
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_4_7_26_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %26 = mul i64 %22, %19, !dbg !717, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_4_7_26_en == 1'd1)) begin
		auto_pthread_wrapper_OC_4_7_26_stage0_reg <= (auto_pthread_wrapper_OC_4_7_22 * auto_pthread_wrapper_OC_4_7_19_reg);
	end
end
always @(posedge clk) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_10_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_3_enable_a) & memory_controller_3_waitrequest_a);
end
always @(posedge clk) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_10_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_10_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_10) & (memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_10_not_accessed_due_to_stall_a | memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_10_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_10_not_accessed_due_to_stall_b <= ((fsm_stall & memory_controller_3_enable_b) & memory_controller_3_waitrequest_b);
end
always @(*) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_10_enable_cond_b = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_10) & (memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_10_not_accessed_due_to_stall_b | memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_10_stalln_reg));
end
always @(posedge clk) begin
	main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_11_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_7_valid_to_sink) & ~(main_0_7_ready_from_sink));
end
always @(posedge clk) begin
	main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_11_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_11_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_11) & (main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_11_not_accessed_due_to_stall_a | main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_11_stalln_reg));
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_4_7_32_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %32 = mul i64 %29, %10, !dbg !688, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_4_7_32_en == 1'd1)) begin
		auto_pthread_wrapper_OC_4_7_32_stage0_reg <= (auto_pthread_wrapper_OC_4_7_29 * auto_pthread_wrapper_OC_4_7_10_reg);
	end
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_4_7_33_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %33 = mul i64 %30, %19, !dbg !696, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_4_7_33_en == 1'd1)) begin
		auto_pthread_wrapper_OC_4_7_33_stage0_reg <= (auto_pthread_wrapper_OC_4_7_30 * auto_pthread_wrapper_OC_4_7_19_reg);
	end
end
always @(posedge clk) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_11_not_accessed_due_to_stall_b <= ((fsm_stall & memory_controller_3_enable_b) & memory_controller_3_waitrequest_b);
end
always @(posedge clk) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_11_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_11_enable_cond_b = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_11) & (memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_11_not_accessed_due_to_stall_b | memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_11_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_11_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_3_enable_a) & memory_controller_3_waitrequest_a);
end
always @(*) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_11_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_11) & (memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_11_not_accessed_due_to_stall_a | memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_11_stalln_reg));
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_4_7_35_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %35 = mul i64 %31, %28, !dbg !717, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_4_7_35_en == 1'd1)) begin
		auto_pthread_wrapper_OC_4_7_35_stage0_reg <= (auto_pthread_wrapper_OC_4_7_31 * auto_pthread_wrapper_OC_4_7_28_reg);
	end
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_4_7_41_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %41 = mul i64 %38, %19, !dbg !688, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_4_7_41_en == 1'd1)) begin
		auto_pthread_wrapper_OC_4_7_41_stage0_reg <= (auto_pthread_wrapper_OC_4_7_38 * auto_pthread_wrapper_OC_4_7_19_reg);
	end
end
always @(posedge clk) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_12_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_3_enable_a) & memory_controller_3_waitrequest_a);
end
always @(posedge clk) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_12_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_12_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_12) & (memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_12_not_accessed_due_to_stall_a | memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_12_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_12_not_accessed_due_to_stall_b <= ((fsm_stall & memory_controller_3_enable_b) & memory_controller_3_waitrequest_b);
end
always @(*) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_12_enable_cond_b = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_12) & (memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_12_not_accessed_due_to_stall_b | memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_12_stalln_reg));
end
always @(posedge clk) begin
	main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_13_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_7_valid_to_sink) & ~(main_0_7_ready_from_sink));
end
always @(posedge clk) begin
	main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_13_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_13_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_13) & (main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_13_not_accessed_due_to_stall_a | main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_13_stalln_reg));
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_4_7_42_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %42 = mul i64 %39, %28, !dbg !696, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_4_7_42_en == 1'd1)) begin
		auto_pthread_wrapper_OC_4_7_42_stage0_reg <= (auto_pthread_wrapper_OC_4_7_39 * auto_pthread_wrapper_OC_4_7_28_reg);
	end
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_4_7_44_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %44 = mul i64 %40, %37, !dbg !717, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_4_7_44_en == 1'd1)) begin
		auto_pthread_wrapper_OC_4_7_44_stage0_reg <= (auto_pthread_wrapper_OC_4_7_40 * auto_pthread_wrapper_OC_4_7_37_reg);
	end
end
always @(posedge clk) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_13_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_3_enable_a) & memory_controller_3_waitrequest_a);
end
always @(posedge clk) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_13_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_13_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_13) & (memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_13_not_accessed_due_to_stall_a | memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_13_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_13_not_accessed_due_to_stall_b <= ((fsm_stall & memory_controller_3_enable_b) & memory_controller_3_waitrequest_b);
end
always @(*) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_13_enable_cond_b = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_13) & (memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_13_not_accessed_due_to_stall_b | memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_13_stalln_reg));
end
always @(posedge clk) begin
	main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_14_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_7_valid_to_sink) & ~(main_0_7_ready_from_sink));
end
always @(posedge clk) begin
	main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_14_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_14_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_14) & (main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_14_not_accessed_due_to_stall_a | main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_14_stalln_reg));
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_4_7_50_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %50 = mul i64 %47, %28, !dbg !688, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_4_7_50_en == 1'd1)) begin
		auto_pthread_wrapper_OC_4_7_50_stage0_reg <= (auto_pthread_wrapper_OC_4_7_47 * auto_pthread_wrapper_OC_4_7_28_reg);
	end
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_4_7_51_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %51 = mul i64 %48, %37, !dbg !696, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_4_7_51_en == 1'd1)) begin
		auto_pthread_wrapper_OC_4_7_51_stage0_reg <= (auto_pthread_wrapper_OC_4_7_48 * auto_pthread_wrapper_OC_4_7_37_reg);
	end
end
always @(posedge clk) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_14_not_accessed_due_to_stall_b <= ((fsm_stall & memory_controller_3_enable_b) & memory_controller_3_waitrequest_b);
end
always @(posedge clk) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_14_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_14_enable_cond_b = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_14) & (memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_14_not_accessed_due_to_stall_b | memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_14_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_14_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_3_enable_a) & memory_controller_3_waitrequest_a);
end
always @(*) begin
	memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_14_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_14) & (memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_14_not_accessed_due_to_stall_a | memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_14_stalln_reg));
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_4_7_53_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %53 = mul i64 %49, %46, !dbg !717, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_4_7_53_en == 1'd1)) begin
		auto_pthread_wrapper_OC_4_7_53_stage0_reg <= (auto_pthread_wrapper_OC_4_7_49 * auto_pthread_wrapper_OC_4_7_46_reg);
	end
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_4_7_59_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %59 = mul i64 %56, %37, !dbg !688, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_4_7_59_en == 1'd1)) begin
		auto_pthread_wrapper_OC_4_7_59_stage0_reg <= (auto_pthread_wrapper_OC_4_7_56 * auto_pthread_wrapper_OC_4_7_37_reg);
	end
end
always @(posedge clk) begin
	main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_16_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_7_valid_to_sink) & ~(main_0_7_ready_from_sink));
end
always @(posedge clk) begin
	main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_16_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_16_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_16) & (main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_16_not_accessed_due_to_stall_a | main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_16_stalln_reg));
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_4_7_60_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %60 = mul i64 %57, %46, !dbg !696, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_4_7_60_en == 1'd1)) begin
		auto_pthread_wrapper_OC_4_7_60_stage0_reg <= (auto_pthread_wrapper_OC_4_7_57 * auto_pthread_wrapper_OC_4_7_46_reg);
	end
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_4_7_62_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %62 = mul i64 %58, %55, !dbg !717, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_4_7_62_en == 1'd1)) begin
		auto_pthread_wrapper_OC_4_7_62_stage0_reg <= (auto_pthread_wrapper_OC_4_7_58 * auto_pthread_wrapper_OC_4_7_55_reg);
	end
end
always @(posedge clk) begin
	main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_17_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_7_valid_to_sink) & ~(main_0_7_ready_from_sink));
end
always @(posedge clk) begin
	main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_17_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_17_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_17) & (main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_17_not_accessed_due_to_stall_a | main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_17_stalln_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
	end
	/* auto_pthread_wrapper_OC_4: %main_OC_process2.exit*/
	/*   ret void, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB_main_OC_process2exit_18)) begin
		finish <= (fsm_stall == 1'd0);
	end
end
always @(posedge clk) begin
	if (reset) begin
		memset_start <= 1'd0;
	end
	/* auto_pthread_wrapper_OC_4: %0*/
	/*   %2 = call i8* @memset(i8* %1, i32 0, i64 24) #12, !dbg !600, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_1)) begin
		memset_start <= 1'd1;
	end
	/* auto_pthread_wrapper_OC_4: %0*/
	/*   %2 = call i8* @memset(i8* %1, i32 0, i64 24) #12, !dbg !600, !MSB !551, !LSB !552, !extendFrom !551*/
	if (((cur_state == LEGUP_function_call_2) & ~(fsm_stall))) begin
		memset_start <= 1'd0;
	end
	/* auto_pthread_wrapper_OC_4: %0*/
	/*   %3 = call i8* @memset(i8* %1, i32 0, i64 24) #12, !dbg !605, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_3)) begin
		memset_start <= 1'd1;
	end
	/* auto_pthread_wrapper_OC_4: %0*/
	/*   %3 = call i8* @memset(i8* %1, i32 0, i64 24) #12, !dbg !605, !MSB !551, !LSB !552, !extendFrom !551*/
	if (((cur_state == LEGUP_function_call_4) & ~(fsm_stall))) begin
		memset_start <= 1'd0;
	end
end
always @(posedge clk) begin
	memset_arg_0 <= 0;
	/* auto_pthread_wrapper_OC_4: %0*/
	/*   %2 = call i8* @memset(i8* %1, i32 0, i64 24) #12, !dbg !600, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_1)) begin
		memset_arg_0 <= auto_pthread_wrapper_OC_4_0_1;
	end
	/* auto_pthread_wrapper_OC_4: %0*/
	/*   %3 = call i8* @memset(i8* %1, i32 0, i64 24) #12, !dbg !605, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_3)) begin
		memset_arg_0 <= auto_pthread_wrapper_OC_4_0_1_reg;
	end
end
always @(posedge clk) begin
	memset_arg_1 <= 1'd0;
	/* auto_pthread_wrapper_OC_4: %0*/
	/*   %2 = call i8* @memset(i8* %1, i32 0, i64 24) #12, !dbg !600, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_1)) begin
		memset_arg_1 <= 32'd0;
	end
	/* auto_pthread_wrapper_OC_4: %0*/
	/*   %3 = call i8* @memset(i8* %1, i32 0, i64 24) #12, !dbg !605, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_3)) begin
		memset_arg_1 <= 32'd0;
	end
end
always @(posedge clk) begin
	memset_arg_2 <= 6'd0;
	/* auto_pthread_wrapper_OC_4: %0*/
	/*   %2 = call i8* @memset(i8* %1, i32 0, i64 24) #12, !dbg !600, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_1)) begin
		memset_arg_2 <= 64'd24;
	end
	/* auto_pthread_wrapper_OC_4: %0*/
	/*   %3 = call i8* @memset(i8* %1, i32 0, i64 24) #12, !dbg !605, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_3)) begin
		memset_arg_2 <= 64'd24;
	end
end
always @(*) begin
	memory_controller_3_write_enable_a = 1'd0;
	if (memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_1_enable_cond_a) begin
		memory_controller_3_write_enable_a = 1'd1;
	end
	if (memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_3_enable_cond_a) begin
		memory_controller_3_write_enable_a = 1'd1;
	end
end
always @(*) begin
	memory_controller_3_in_a = 64'd0;
	/* auto_pthread_wrapper_OC_4: %0*/
	/*   store i64 3, i64* %4, align 8, !dbg !608, !tbaa !609, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_1)) begin
		memory_controller_3_in_a = 64'd3;
	end
	/* auto_pthread_wrapper_OC_4: %0*/
	/*   store i64 5, i64* %6, align 8, !dbg !614, !tbaa !609, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_3)) begin
		memory_controller_3_in_a = 64'd5;
	end
end
always @(*) begin
	memory_controller_3_enable_a = 1'd0;
	if (memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_1_enable_cond_a) begin
		memory_controller_3_enable_a = 1'd1;
	end
	if (memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_3_enable_cond_a) begin
		memory_controller_3_enable_a = 1'd1;
	end
	if (memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_6_enable_cond_a) begin
		memory_controller_3_enable_a = 1'd1;
	end
	if (memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_7_enable_cond_a) begin
		memory_controller_3_enable_a = 1'd1;
	end
	if (memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_8_enable_cond_a) begin
		memory_controller_3_enable_a = 1'd1;
	end
	if (memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_9_enable_cond_a) begin
		memory_controller_3_enable_a = 1'd1;
	end
	if (memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_10_enable_cond_a) begin
		memory_controller_3_enable_a = 1'd1;
	end
	if (memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_11_enable_cond_a) begin
		memory_controller_3_enable_a = 1'd1;
	end
	if (memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_12_enable_cond_a) begin
		memory_controller_3_enable_a = 1'd1;
	end
	if (memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_13_enable_cond_a) begin
		memory_controller_3_enable_a = 1'd1;
	end
	if (memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_14_enable_cond_a) begin
		memory_controller_3_enable_a = 1'd1;
	end
end
always @(*) begin
	memory_controller_3_address_a = 0;
	/* auto_pthread_wrapper_OC_4: %0*/
	/*   store i64 3, i64* %4, align 8, !dbg !608, !tbaa !609, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_1)) begin
		memory_controller_3_address_a = auto_pthread_wrapper_OC_4_0_4;
	end
	/* auto_pthread_wrapper_OC_4: %0*/
	/*   store i64 5, i64* %6, align 8, !dbg !614, !tbaa !609, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_3)) begin
		memory_controller_3_address_a = auto_pthread_wrapper_OC_4_0_6_reg;
	end
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %11 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_6)) begin
		memory_controller_3_address_a = auto_pthread_wrapper_OC_4_0_4_reg;
	end
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %13 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_7)) begin
		memory_controller_3_address_a = auto_pthread_wrapper_OC_4_0_6_reg;
	end
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %22 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_8)) begin
		memory_controller_3_address_a = auto_pthread_wrapper_OC_4_0_6_reg;
	end
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %29 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_9)) begin
		memory_controller_3_address_a = auto_pthread_wrapper_OC_4_0_4_reg;
	end
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %31 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_10)) begin
		memory_controller_3_address_a = auto_pthread_wrapper_OC_4_0_6_reg;
	end
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %40 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_11)) begin
		memory_controller_3_address_a = auto_pthread_wrapper_OC_4_0_6_reg;
	end
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %47 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_12)) begin
		memory_controller_3_address_a = auto_pthread_wrapper_OC_4_0_4_reg;
	end
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %49 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_13)) begin
		memory_controller_3_address_a = auto_pthread_wrapper_OC_4_0_6_reg;
	end
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %58 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_14)) begin
		memory_controller_3_address_a = auto_pthread_wrapper_OC_4_0_6_reg;
	end
end
always @(*) begin
	memory_controller_3_size_a = 2'd0;
	/* auto_pthread_wrapper_OC_4: %0*/
	/*   store i64 3, i64* %4, align 8, !dbg !608, !tbaa !609, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_1)) begin
		memory_controller_3_size_a = 2'd3;
	end
	/* auto_pthread_wrapper_OC_4: %0*/
	/*   store i64 5, i64* %6, align 8, !dbg !614, !tbaa !609, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_3)) begin
		memory_controller_3_size_a = 2'd3;
	end
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %11 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_6)) begin
		memory_controller_3_size_a = 2'd3;
	end
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %13 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_7)) begin
		memory_controller_3_size_a = 2'd3;
	end
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %22 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_8)) begin
		memory_controller_3_size_a = 2'd3;
	end
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %29 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_9)) begin
		memory_controller_3_size_a = 2'd3;
	end
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %31 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_10)) begin
		memory_controller_3_size_a = 2'd3;
	end
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %40 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_11)) begin
		memory_controller_3_size_a = 2'd3;
	end
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %47 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_12)) begin
		memory_controller_3_size_a = 2'd3;
	end
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %49 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_13)) begin
		memory_controller_3_size_a = 2'd3;
	end
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %58 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_14)) begin
		memory_controller_3_size_a = 2'd3;
	end
end
always @(*) begin
	memory_controller_3_user_state_enable_a = (auto_pthread_wrapper_OC_4_memory_controller_3_user_sequential_state_enable_a & (fsm_stall == 1'd0));
end
always @(*) begin
	memory_controller_3_write_enable_b = 1'd0;
	if (memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_1_enable_cond_b) begin
		memory_controller_3_write_enable_b = 1'd1;
	end
end
always @(*) begin
	memory_controller_3_in_b = 64'd0;
	/* auto_pthread_wrapper_OC_4: %0*/
	/*   store i64 4, i64* %5, align 8, !dbg !613, !tbaa !609, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_1)) begin
		memory_controller_3_in_b = 64'd4;
	end
end
always @(*) begin
	memory_controller_3_enable_b = 1'd0;
	if (memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_1_enable_cond_b) begin
		memory_controller_3_enable_b = 1'd1;
	end
	if (memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_6_enable_cond_b) begin
		memory_controller_3_enable_b = 1'd1;
	end
	if (memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_7_enable_cond_b) begin
		memory_controller_3_enable_b = 1'd1;
	end
	if (memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_8_enable_cond_b) begin
		memory_controller_3_enable_b = 1'd1;
	end
	if (memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_9_enable_cond_b) begin
		memory_controller_3_enable_b = 1'd1;
	end
	if (memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_10_enable_cond_b) begin
		memory_controller_3_enable_b = 1'd1;
	end
	if (memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_11_enable_cond_b) begin
		memory_controller_3_enable_b = 1'd1;
	end
	if (memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_12_enable_cond_b) begin
		memory_controller_3_enable_b = 1'd1;
	end
	if (memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_13_enable_cond_b) begin
		memory_controller_3_enable_b = 1'd1;
	end
	if (memory_controller_3_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_14_enable_cond_b) begin
		memory_controller_3_enable_b = 1'd1;
	end
end
always @(*) begin
	memory_controller_3_address_b = 0;
	/* auto_pthread_wrapper_OC_4: %0*/
	/*   store i64 4, i64* %5, align 8, !dbg !613, !tbaa !609, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_1)) begin
		memory_controller_3_address_b = auto_pthread_wrapper_OC_4_0_5;
	end
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %12 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_6)) begin
		memory_controller_3_address_b = auto_pthread_wrapper_OC_4_0_5_reg;
	end
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %20 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_7)) begin
		memory_controller_3_address_b = auto_pthread_wrapper_OC_4_0_4_reg;
	end
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %21 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_8)) begin
		memory_controller_3_address_b = auto_pthread_wrapper_OC_4_0_5_reg;
	end
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %30 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_9)) begin
		memory_controller_3_address_b = auto_pthread_wrapper_OC_4_0_5_reg;
	end
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %38 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_10)) begin
		memory_controller_3_address_b = auto_pthread_wrapper_OC_4_0_4_reg;
	end
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %39 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_11)) begin
		memory_controller_3_address_b = auto_pthread_wrapper_OC_4_0_5_reg;
	end
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %48 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_12)) begin
		memory_controller_3_address_b = auto_pthread_wrapper_OC_4_0_5_reg;
	end
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %56 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_13)) begin
		memory_controller_3_address_b = auto_pthread_wrapper_OC_4_0_4_reg;
	end
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %57 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_14)) begin
		memory_controller_3_address_b = auto_pthread_wrapper_OC_4_0_5_reg;
	end
end
always @(*) begin
	memory_controller_3_size_b = 2'd0;
	/* auto_pthread_wrapper_OC_4: %0*/
	/*   store i64 4, i64* %5, align 8, !dbg !613, !tbaa !609, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__0_1)) begin
		memory_controller_3_size_b = 2'd3;
	end
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %12 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_6)) begin
		memory_controller_3_size_b = 2'd3;
	end
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %20 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_7)) begin
		memory_controller_3_size_b = 2'd3;
	end
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %21 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_8)) begin
		memory_controller_3_size_b = 2'd3;
	end
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %30 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_9)) begin
		memory_controller_3_size_b = 2'd3;
	end
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %38 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_10)) begin
		memory_controller_3_size_b = 2'd3;
	end
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %39 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_11)) begin
		memory_controller_3_size_b = 2'd3;
	end
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %48 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_12)) begin
		memory_controller_3_size_b = 2'd3;
	end
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %56 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_13)) begin
		memory_controller_3_size_b = 2'd3;
	end
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   %57 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_14)) begin
		memory_controller_3_size_b = 2'd3;
	end
end
always @(*) begin
	memory_controller_3_user_state_enable_b = (auto_pthread_wrapper_OC_4_memory_controller_3_user_sequential_state_enable_b & (fsm_stall == 1'd0));
end
always @(*) begin
	main_0_4_ready_to_source = (~(main_0_4_inputFIFO_consumed_valid) | main_0_4_inputFIFO_consumed_taken);
	if (reset) begin
		main_0_4_ready_to_source = 1'd0;
	end
end
always @(*) begin
	main_0_7_valid_to_sink = 1'd0;
	if (main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_10_enable_cond_a) begin
		main_0_7_valid_to_sink = 1'd1;
	end
	if (main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_11_enable_cond_a) begin
		main_0_7_valid_to_sink = 1'd1;
	end
	if (main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_13_enable_cond_a) begin
		main_0_7_valid_to_sink = 1'd1;
	end
	if (main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_14_enable_cond_a) begin
		main_0_7_valid_to_sink = 1'd1;
	end
	if (main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_16_enable_cond_a) begin
		main_0_7_valid_to_sink = 1'd1;
	end
	if (main_0_7_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_17_enable_cond_a) begin
		main_0_7_valid_to_sink = 1'd1;
	end
end
always @(*) begin
	main_0_7_data_to_sink = 64'd0;
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   call void @fifo_write(%struct.FIFO* %.0.1.val, i64 %18) #12, !dbg !728, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_10)) begin
		main_0_7_data_to_sink = auto_pthread_wrapper_OC_4_7_18;
	end
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   call void @fifo_write(%struct.FIFO* %.0.1.val, i64 %27) #12, !dbg !728, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_11)) begin
		main_0_7_data_to_sink = auto_pthread_wrapper_OC_4_7_27;
	end
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   call void @fifo_write(%struct.FIFO* %.0.1.val, i64 %36) #12, !dbg !728, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_13)) begin
		main_0_7_data_to_sink = auto_pthread_wrapper_OC_4_7_36;
	end
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   call void @fifo_write(%struct.FIFO* %.0.1.val, i64 %45) #12, !dbg !728, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_14)) begin
		main_0_7_data_to_sink = auto_pthread_wrapper_OC_4_7_45;
	end
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   call void @fifo_write(%struct.FIFO* %.0.1.val, i64 %54) #12, !dbg !728, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_16)) begin
		main_0_7_data_to_sink = auto_pthread_wrapper_OC_4_7_54;
	end
	/* auto_pthread_wrapper_OC_4: %7*/
	/*   call void @fifo_write(%struct.FIFO* %.0.1.val, i64 %63) #12, !dbg !728, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_4_BB__7_17)) begin
		main_0_7_data_to_sink = auto_pthread_wrapper_OC_4_7_63;
	end
end

endmodule
`timescale 1 ns / 1 ns
module auto_pthread_wrapper_OC_5
(
	clk,
	reset,
	start,
	finish,
	memset_start,
	memset_finish,
	memset_return_val,
	memset_arg_0,
	memset_arg_1,
	memset_arg_2,
	memory_controller_4_write_enable_a,
	memory_controller_4_in_a,
	memory_controller_4_enable_a,
	memory_controller_4_address_a,
	memory_controller_4_size_a,
	memory_controller_4_out_a,
	memory_controller_4_waitrequest_a,
	memory_controller_4_user_state_enable_a,
	memory_controller_4_write_enable_b,
	memory_controller_4_in_b,
	memory_controller_4_enable_b,
	memory_controller_4_address_b,
	memory_controller_4_size_b,
	memory_controller_4_out_b,
	memory_controller_4_waitrequest_b,
	memory_controller_4_user_state_enable_b,
	main_0_5_ready_to_source,
	main_0_5_valid_from_source,
	main_0_5_data_from_source,
	main_0_8_ready_from_sink,
	main_0_8_valid_to_sink,
	main_0_8_data_to_sink
);

parameter [4:0] LEGUP_0 = 5'd0;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_1 = 5'd1;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_3 = 5'd3;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_5 = 5'd5;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_6 = 5'd6;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_7 = 5'd7;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_8 = 5'd8;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_9 = 5'd9;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_10 = 5'd10;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_11 = 5'd11;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_12 = 5'd12;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_13 = 5'd13;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_14 = 5'd14;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_15 = 5'd15;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_16 = 5'd16;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_17 = 5'd17;
parameter [4:0] LEGUP_F_auto_pthread_wrapper_OC_5_BB_main_OC_process3exit_18 = 5'd18;
parameter [4:0] LEGUP_function_call_2 = 5'd2;
parameter [4:0] LEGUP_function_call_4 = 5'd4;

input  clk;
input  reset;
input  start;
output reg  finish;
output reg  memset_start;
input  memset_finish;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memset_return_val;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memset_arg_0;
output reg [31:0] memset_arg_1;
output reg [63:0] memset_arg_2;
output reg  memory_controller_4_write_enable_a;
output reg [63:0] memory_controller_4_in_a;
output reg  memory_controller_4_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_4_address_a;
output reg [1:0] memory_controller_4_size_a;
input [63:0] memory_controller_4_out_a;
input  memory_controller_4_waitrequest_a;
output reg  memory_controller_4_user_state_enable_a;
output reg  memory_controller_4_write_enable_b;
output reg [63:0] memory_controller_4_in_b;
output reg  memory_controller_4_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_4_address_b;
output reg [1:0] memory_controller_4_size_b;
input [63:0] memory_controller_4_out_b;
input  memory_controller_4_waitrequest_b;
output reg  memory_controller_4_user_state_enable_b;
output reg  main_0_5_ready_to_source;
input  main_0_5_valid_from_source;
input [63:0] main_0_5_data_from_source;
input  main_0_8_ready_from_sink;
output reg  main_0_8_valid_to_sink;
output reg [63:0] main_0_8_data_to_sink;
reg [4:0] cur_state;
reg [4:0] next_state;
reg  fsm_stall;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_5_0_1;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_5_0_1_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_5_0_4;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_5_0_4_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_5_0_5;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_5_0_5_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_5_0_6;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_5_0_6_reg;
reg [2:0] auto_pthread_wrapper_OC_5_7_llvm_cbe_i__PHI_TEMPORARY04i;
reg [2:0] auto_pthread_wrapper_OC_5_7_llvm_cbe_i__PHI_TEMPORARY04i_reg;
reg [63:0] auto_pthread_wrapper_OC_5_7_8;
reg [63:0] auto_pthread_wrapper_OC_5_7_8_reg;
reg [63:0] auto_pthread_wrapper_OC_5_7_9;
reg [63:0] auto_pthread_wrapper_OC_5_7_9_reg;
reg [63:0] auto_pthread_wrapper_OC_5_7_10;
reg [63:0] auto_pthread_wrapper_OC_5_7_10_reg;
reg [63:0] auto_pthread_wrapper_OC_5_7_11;
reg [63:0] auto_pthread_wrapper_OC_5_7_12;
reg [63:0] auto_pthread_wrapper_OC_5_7_13;
reg [63:0] auto_pthread_wrapper_OC_5_7_14;
reg [63:0] auto_pthread_wrapper_OC_5_7_15;
reg [63:0] auto_pthread_wrapper_OC_5_7_16;
reg [63:0] auto_pthread_wrapper_OC_5_7_16_reg;
reg [63:0] auto_pthread_wrapper_OC_5_7_17;
reg [63:0] auto_pthread_wrapper_OC_5_7_18;
reg [63:0] auto_pthread_wrapper_OC_5_7_19;
reg [63:0] auto_pthread_wrapper_OC_5_7_19_reg;
reg [63:0] auto_pthread_wrapper_OC_5_7_20;
reg [63:0] auto_pthread_wrapper_OC_5_7_21;
reg [63:0] auto_pthread_wrapper_OC_5_7_22;
reg [63:0] auto_pthread_wrapper_OC_5_7_23;
reg [63:0] auto_pthread_wrapper_OC_5_7_23_reg;
reg [63:0] auto_pthread_wrapper_OC_5_7_24;
reg [63:0] auto_pthread_wrapper_OC_5_7_25;
reg [63:0] auto_pthread_wrapper_OC_5_7_26;
reg [63:0] auto_pthread_wrapper_OC_5_7_27;
reg [63:0] auto_pthread_wrapper_OC_5_7_28;
reg [63:0] auto_pthread_wrapper_OC_5_7_28_reg;
reg [63:0] auto_pthread_wrapper_OC_5_7_29;
reg [63:0] auto_pthread_wrapper_OC_5_7_30;
reg [63:0] auto_pthread_wrapper_OC_5_7_31;
reg [63:0] auto_pthread_wrapper_OC_5_7_32;
reg [63:0] auto_pthread_wrapper_OC_5_7_33;
reg [63:0] auto_pthread_wrapper_OC_5_7_34;
reg [63:0] auto_pthread_wrapper_OC_5_7_34_reg;
reg [63:0] auto_pthread_wrapper_OC_5_7_35;
reg [63:0] auto_pthread_wrapper_OC_5_7_36;
reg [63:0] auto_pthread_wrapper_OC_5_7_37;
reg [63:0] auto_pthread_wrapper_OC_5_7_37_reg;
reg [63:0] auto_pthread_wrapper_OC_5_7_38;
reg [63:0] auto_pthread_wrapper_OC_5_7_39;
reg [63:0] auto_pthread_wrapper_OC_5_7_40;
reg [63:0] auto_pthread_wrapper_OC_5_7_41;
reg [63:0] auto_pthread_wrapper_OC_5_7_41_reg;
reg [63:0] auto_pthread_wrapper_OC_5_7_42;
reg [63:0] auto_pthread_wrapper_OC_5_7_43;
reg [63:0] auto_pthread_wrapper_OC_5_7_44;
reg [63:0] auto_pthread_wrapper_OC_5_7_45;
reg [63:0] auto_pthread_wrapper_OC_5_7_46;
reg [63:0] auto_pthread_wrapper_OC_5_7_46_reg;
reg [63:0] auto_pthread_wrapper_OC_5_7_47;
reg [63:0] auto_pthread_wrapper_OC_5_7_48;
reg [63:0] auto_pthread_wrapper_OC_5_7_49;
reg [63:0] auto_pthread_wrapper_OC_5_7_50;
reg [63:0] auto_pthread_wrapper_OC_5_7_51;
reg [63:0] auto_pthread_wrapper_OC_5_7_52;
reg [63:0] auto_pthread_wrapper_OC_5_7_52_reg;
reg [63:0] auto_pthread_wrapper_OC_5_7_53;
reg [63:0] auto_pthread_wrapper_OC_5_7_54;
reg [63:0] auto_pthread_wrapper_OC_5_7_55;
reg [63:0] auto_pthread_wrapper_OC_5_7_55_reg;
reg [63:0] auto_pthread_wrapper_OC_5_7_56;
reg [63:0] auto_pthread_wrapper_OC_5_7_57;
reg [63:0] auto_pthread_wrapper_OC_5_7_58;
reg [63:0] auto_pthread_wrapper_OC_5_7_59;
reg [63:0] auto_pthread_wrapper_OC_5_7_59_reg;
reg [63:0] auto_pthread_wrapper_OC_5_7_60;
reg [63:0] auto_pthread_wrapper_OC_5_7_61;
reg [63:0] auto_pthread_wrapper_OC_5_7_62;
reg [63:0] auto_pthread_wrapper_OC_5_7_63;
reg [3:0] auto_pthread_wrapper_OC_5_7_64;
reg [3:0] auto_pthread_wrapper_OC_5_7_64_reg;
reg  auto_pthread_wrapper_OC_5_7_exitcond1;
reg  auto_pthread_wrapper_OC_5_7_exitcond1_reg;
reg  legup_function_call;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_1_not_accessed_due_to_stall_a;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_1_stalln_reg;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_1_enable_cond_a;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_1_not_accessed_due_to_stall_b;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_1_enable_cond_b;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_3_not_accessed_due_to_stall_a;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_3_stalln_reg;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_3_enable_cond_a;
reg  main_0_5_inputFIFO_consumed_valid;
reg [63:0] main_0_5_inputFIFO_consumed_data;
reg  main_0_5_inputFIFO_consumed_taken;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_6_not_accessed_due_to_stall_a;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_6_stalln_reg;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_6_enable_cond_a;
reg  auto_pthread_wrapper_OC_5_memory_controller_4_user_sequential_state_enable_a;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_6_not_accessed_due_to_stall_b;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_6_enable_cond_b;
reg  auto_pthread_wrapper_OC_5_memory_controller_4_user_sequential_state_enable_b;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_7_not_accessed_due_to_stall_a;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_7_stalln_reg;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_7_enable_cond_a;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_7_not_accessed_due_to_stall_b;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_7_enable_cond_b;
reg  legup_mult_auto_pthread_wrapper_OC_5_7_14_en;
reg [63:0] auto_pthread_wrapper_OC_5_7_14_stage0_reg;
reg  legup_mult_auto_pthread_wrapper_OC_5_7_15_en;
reg [63:0] auto_pthread_wrapper_OC_5_7_15_stage0_reg;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_8_not_accessed_due_to_stall_b;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_8_stalln_reg;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_8_enable_cond_b;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_8_not_accessed_due_to_stall_a;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_8_enable_cond_a;
reg  legup_mult_auto_pthread_wrapper_OC_5_7_17_en;
reg [63:0] auto_pthread_wrapper_OC_5_7_17_stage0_reg;
reg  legup_mult_auto_pthread_wrapper_OC_5_7_23_en;
reg [63:0] auto_pthread_wrapper_OC_5_7_23_stage0_reg;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_9_not_accessed_due_to_stall_a;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_9_stalln_reg;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_9_enable_cond_a;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_9_not_accessed_due_to_stall_b;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_9_enable_cond_b;
reg  main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_10_not_accessed_due_to_stall_a;
reg  main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_10_stalln_reg;
reg  main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_10_enable_cond_a;
reg  legup_mult_auto_pthread_wrapper_OC_5_7_24_en;
reg [63:0] auto_pthread_wrapper_OC_5_7_24_stage0_reg;
reg  legup_mult_auto_pthread_wrapper_OC_5_7_26_en;
reg [63:0] auto_pthread_wrapper_OC_5_7_26_stage0_reg;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_10_not_accessed_due_to_stall_a;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_10_stalln_reg;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_10_enable_cond_a;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_10_not_accessed_due_to_stall_b;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_10_enable_cond_b;
reg  main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_11_not_accessed_due_to_stall_a;
reg  main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_11_stalln_reg;
reg  main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_11_enable_cond_a;
reg  legup_mult_auto_pthread_wrapper_OC_5_7_32_en;
reg [63:0] auto_pthread_wrapper_OC_5_7_32_stage0_reg;
reg  legup_mult_auto_pthread_wrapper_OC_5_7_33_en;
reg [63:0] auto_pthread_wrapper_OC_5_7_33_stage0_reg;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_11_not_accessed_due_to_stall_b;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_11_stalln_reg;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_11_enable_cond_b;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_11_not_accessed_due_to_stall_a;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_11_enable_cond_a;
reg  legup_mult_auto_pthread_wrapper_OC_5_7_35_en;
reg [63:0] auto_pthread_wrapper_OC_5_7_35_stage0_reg;
reg  legup_mult_auto_pthread_wrapper_OC_5_7_41_en;
reg [63:0] auto_pthread_wrapper_OC_5_7_41_stage0_reg;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_12_not_accessed_due_to_stall_a;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_12_stalln_reg;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_12_enable_cond_a;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_12_not_accessed_due_to_stall_b;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_12_enable_cond_b;
reg  main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_13_not_accessed_due_to_stall_a;
reg  main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_13_stalln_reg;
reg  main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_13_enable_cond_a;
reg  legup_mult_auto_pthread_wrapper_OC_5_7_42_en;
reg [63:0] auto_pthread_wrapper_OC_5_7_42_stage0_reg;
reg  legup_mult_auto_pthread_wrapper_OC_5_7_44_en;
reg [63:0] auto_pthread_wrapper_OC_5_7_44_stage0_reg;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_13_not_accessed_due_to_stall_a;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_13_stalln_reg;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_13_enable_cond_a;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_13_not_accessed_due_to_stall_b;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_13_enable_cond_b;
reg  main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_14_not_accessed_due_to_stall_a;
reg  main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_14_stalln_reg;
reg  main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_14_enable_cond_a;
reg  legup_mult_auto_pthread_wrapper_OC_5_7_50_en;
reg [63:0] auto_pthread_wrapper_OC_5_7_50_stage0_reg;
reg  legup_mult_auto_pthread_wrapper_OC_5_7_51_en;
reg [63:0] auto_pthread_wrapper_OC_5_7_51_stage0_reg;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_14_not_accessed_due_to_stall_b;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_14_stalln_reg;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_14_enable_cond_b;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_14_not_accessed_due_to_stall_a;
reg  memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_14_enable_cond_a;
reg  legup_mult_auto_pthread_wrapper_OC_5_7_53_en;
reg [63:0] auto_pthread_wrapper_OC_5_7_53_stage0_reg;
reg  legup_mult_auto_pthread_wrapper_OC_5_7_59_en;
reg [63:0] auto_pthread_wrapper_OC_5_7_59_stage0_reg;
reg  main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_16_not_accessed_due_to_stall_a;
reg  main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_16_stalln_reg;
reg  main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_16_enable_cond_a;
reg  legup_mult_auto_pthread_wrapper_OC_5_7_60_en;
reg [63:0] auto_pthread_wrapper_OC_5_7_60_stage0_reg;
reg  legup_mult_auto_pthread_wrapper_OC_5_7_62_en;
reg [63:0] auto_pthread_wrapper_OC_5_7_62_stage0_reg;
reg  main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_17_not_accessed_due_to_stall_a;
reg  main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_17_stalln_reg;
reg  main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_17_enable_cond_a;


always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (!fsm_stall)
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((fsm_stall == 1'd0) && (start == 1'd1))
		next_state = LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_1;
LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_1:
		next_state = LEGUP_function_call_2;
LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_3:
		next_state = LEGUP_function_call_4;
LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_5:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_6;
LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_10:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_11;
LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_11:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_12;
LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_12:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_13;
LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_13:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_14;
LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_14:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_15;
LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_15:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_16;
LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_16:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_17;
LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_17:
	if ((fsm_stall == 1'd0) && (auto_pthread_wrapper_OC_5_7_exitcond1_reg == 1'd1))
		next_state = LEGUP_F_auto_pthread_wrapper_OC_5_BB_main_OC_process3exit_18;
	else if ((fsm_stall == 1'd0) && (auto_pthread_wrapper_OC_5_7_exitcond1_reg == 1'd0))
		next_state = LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_6;
LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_6:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_7;
LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_7:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_8;
LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_8:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_9;
LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_9:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_10;
LEGUP_F_auto_pthread_wrapper_OC_5_BB_main_OC_process3exit_18:
		next_state = LEGUP_0;
LEGUP_function_call_2:
	if ((fsm_stall == 1'd0) && (memset_finish == 1'd1))
		next_state = LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_3;
LEGUP_function_call_4:
	if ((fsm_stall == 1'd0) && (memset_finish == 1'd1))
		next_state = LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_5;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	fsm_stall = 1'd0;
	if (memory_controller_4_waitrequest_a) begin
		fsm_stall = 1'd1;
	end
	if (memory_controller_4_waitrequest_b) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_6) & ~(main_0_5_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_7) & ~(main_0_5_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_8) & ~(main_0_5_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_9) & ~(main_0_5_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_10) & ~(main_0_8_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_10) & ~(main_0_5_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_11) & ~(main_0_8_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_11) & ~(main_0_5_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_12) & ~(main_0_5_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_13) & ~(main_0_8_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_13) & ~(main_0_5_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_14) & ~(main_0_8_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_16) & ~(main_0_8_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_17) & ~(main_0_8_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_5: %0*/
	/*   %1 = bitcast %struct.l_array_3_uint64_t* %llvm_cbe_filter_row.i to i8*, !dbg !557, !MSB !551, !LSB !552, !extendFrom !551*/
if (reset) begin auto_pthread_wrapper_OC_5_0_1 = 0; end
		auto_pthread_wrapper_OC_5_0_1 = `TAG_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_a;
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_5: %0*/
	/*   %1 = bitcast %struct.l_array_3_uint64_t* %llvm_cbe_filter_row.i to i8*, !dbg !557, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_1)) begin
		auto_pthread_wrapper_OC_5_0_1_reg <= auto_pthread_wrapper_OC_5_0_1;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_5: %0*/
	/*   %4 = getelementptr inbounds %struct.l_array_3_uint64_t* %llvm_cbe_filter_row.i, i32 0, i32 0, i32 0, !dbg !608, !MSB !551, !LSB !552, !extendFrom !551*/
if (reset) begin auto_pthread_wrapper_OC_5_0_4 = 0; end
		auto_pthread_wrapper_OC_5_0_4 = `TAG_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_a;
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_5: %0*/
	/*   %4 = getelementptr inbounds %struct.l_array_3_uint64_t* %llvm_cbe_filter_row.i, i32 0, i32 0, i32 0, !dbg !608, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_1)) begin
		auto_pthread_wrapper_OC_5_0_4_reg <= auto_pthread_wrapper_OC_5_0_4;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_5: %0*/
	/*   %5 = getelementptr inbounds %struct.l_array_3_uint64_t* %llvm_cbe_filter_row.i, i32 0, i32 0, i32 1, !dbg !613, !MSB !551, !LSB !552, !extendFrom !551*/
if (reset) begin auto_pthread_wrapper_OC_5_0_5 = 0; end
		auto_pthread_wrapper_OC_5_0_5 = (`TAG_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_a + (8 * 32'd1));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_5: %0*/
	/*   %5 = getelementptr inbounds %struct.l_array_3_uint64_t* %llvm_cbe_filter_row.i, i32 0, i32 0, i32 1, !dbg !613, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_1)) begin
		auto_pthread_wrapper_OC_5_0_5_reg <= auto_pthread_wrapper_OC_5_0_5;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_5: %0*/
	/*   %6 = getelementptr inbounds %struct.l_array_3_uint64_t* %llvm_cbe_filter_row.i, i32 0, i32 0, i32 2, !dbg !614, !MSB !551, !LSB !552, !extendFrom !551*/
if (reset) begin auto_pthread_wrapper_OC_5_0_6 = 0; end
		auto_pthread_wrapper_OC_5_0_6 = (`TAG_auto_pthread_wrapper_OC_5_0_llvm_cbe_filter_rowi_a + (8 * 32'd2));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_5: %0*/
	/*   %6 = getelementptr inbounds %struct.l_array_3_uint64_t* %llvm_cbe_filter_row.i, i32 0, i32 0, i32 2, !dbg !614, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_1)) begin
		auto_pthread_wrapper_OC_5_0_6_reg <= auto_pthread_wrapper_OC_5_0_6;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %llvm_cbe_i__PHI_TEMPORARY.04.i = phi i64 [ 0, %0 ], [ %64, %7 ], !dbg !494, !MSB !629, !LSB !552, !extendFrom !629*/
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_5) & (fsm_stall == 1'd0))) begin
		auto_pthread_wrapper_OC_5_7_llvm_cbe_i__PHI_TEMPORARY04i = 64'd0;
	end
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %llvm_cbe_i__PHI_TEMPORARY.04.i = phi i64 [ 0, %0 ], [ %64, %7 ], !dbg !494, !MSB !629, !LSB !552, !extendFrom !629*/
	else /* if ((((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_17) & (fsm_stall == 1'd0)) & (auto_pthread_wrapper_OC_5_7_exitcond1_reg == 1'd0))) */ begin
		auto_pthread_wrapper_OC_5_7_llvm_cbe_i__PHI_TEMPORARY04i = auto_pthread_wrapper_OC_5_7_64_reg;
	end
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %llvm_cbe_i__PHI_TEMPORARY.04.i = phi i64 [ 0, %0 ], [ %64, %7 ], !dbg !494, !MSB !629, !LSB !552, !extendFrom !629*/
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_5) & (fsm_stall == 1'd0))) begin
		auto_pthread_wrapper_OC_5_7_llvm_cbe_i__PHI_TEMPORARY04i_reg <= auto_pthread_wrapper_OC_5_7_llvm_cbe_i__PHI_TEMPORARY04i;
	end
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %llvm_cbe_i__PHI_TEMPORARY.04.i = phi i64 [ 0, %0 ], [ %64, %7 ], !dbg !494, !MSB !629, !LSB !552, !extendFrom !629*/
	if ((((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_17) & (fsm_stall == 1'd0)) & (auto_pthread_wrapper_OC_5_7_exitcond1_reg == 1'd0))) begin
		auto_pthread_wrapper_OC_5_7_llvm_cbe_i__PHI_TEMPORARY04i_reg <= auto_pthread_wrapper_OC_5_7_llvm_cbe_i__PHI_TEMPORARY04i;
	end
end
always @(*) begin
	auto_pthread_wrapper_OC_5_7_8 = main_0_5_inputFIFO_consumed_data;
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %8 = call i64 @fifo_read(%struct.FIFO* %.0.0.val) #12, !dbg !630, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_6)) begin
		auto_pthread_wrapper_OC_5_7_8_reg <= auto_pthread_wrapper_OC_5_7_8;
	end
end
always @(*) begin
	auto_pthread_wrapper_OC_5_7_9 = main_0_5_inputFIFO_consumed_data;
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %9 = call i64 @fifo_read(%struct.FIFO* %.0.0.val) #12, !dbg !639, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_7)) begin
		auto_pthread_wrapper_OC_5_7_9_reg <= auto_pthread_wrapper_OC_5_7_9;
	end
end
always @(*) begin
	auto_pthread_wrapper_OC_5_7_10 = main_0_5_inputFIFO_consumed_data;
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %10 = call i64 @fifo_read(%struct.FIFO* %.0.0.val) #12, !dbg !660, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_8)) begin
		auto_pthread_wrapper_OC_5_7_10_reg <= auto_pthread_wrapper_OC_5_7_10;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %11 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_5_7_11 = memory_controller_4_out_a[63:0];
end
always @(*) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %12 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_5_7_12 = memory_controller_4_out_b[63:0];
end
always @(*) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %13 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_5_7_13 = memory_controller_4_out_a[63:0];
end
always @(*) begin
	auto_pthread_wrapper_OC_5_7_14 = auto_pthread_wrapper_OC_5_7_14_stage0_reg;
end
always @(*) begin
	auto_pthread_wrapper_OC_5_7_15 = auto_pthread_wrapper_OC_5_7_15_stage0_reg;
end
always @(*) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %16 = add i64 %15, %14, !dbg !709, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_5_7_16 = (auto_pthread_wrapper_OC_5_7_15 + auto_pthread_wrapper_OC_5_7_14);
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %16 = add i64 %15, %14, !dbg !709, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_9)) begin
		auto_pthread_wrapper_OC_5_7_16_reg <= auto_pthread_wrapper_OC_5_7_16;
	end
end
always @(*) begin
	auto_pthread_wrapper_OC_5_7_17 = auto_pthread_wrapper_OC_5_7_17_stage0_reg;
end
always @(*) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %18 = add i64 %16, %17, !dbg !725, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_5_7_18 = (auto_pthread_wrapper_OC_5_7_16_reg + auto_pthread_wrapper_OC_5_7_17);
end
always @(*) begin
	auto_pthread_wrapper_OC_5_7_19 = main_0_5_inputFIFO_consumed_data;
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %19 = call i64 @fifo_read(%struct.FIFO* %.0.0.val) #12, !dbg !660, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_9)) begin
		auto_pthread_wrapper_OC_5_7_19_reg <= auto_pthread_wrapper_OC_5_7_19;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %20 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_5_7_20 = memory_controller_4_out_b[63:0];
end
always @(*) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %21 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_5_7_21 = memory_controller_4_out_b[63:0];
end
always @(*) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %22 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_5_7_22 = memory_controller_4_out_a[63:0];
end
always @(*) begin
	auto_pthread_wrapper_OC_5_7_23 = auto_pthread_wrapper_OC_5_7_23_stage0_reg;
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %23 = mul i64 %20, %9, !dbg !688, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_10)) begin
		auto_pthread_wrapper_OC_5_7_23_reg <= auto_pthread_wrapper_OC_5_7_23;
	end
end
always @(*) begin
	auto_pthread_wrapper_OC_5_7_24 = auto_pthread_wrapper_OC_5_7_24_stage0_reg;
end
always @(*) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %25 = add i64 %24, %23, !dbg !709, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_5_7_25 = (auto_pthread_wrapper_OC_5_7_24 + auto_pthread_wrapper_OC_5_7_23_reg);
end
always @(*) begin
	auto_pthread_wrapper_OC_5_7_26 = auto_pthread_wrapper_OC_5_7_26_stage0_reg;
end
always @(*) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %27 = add i64 %25, %26, !dbg !725, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_5_7_27 = (auto_pthread_wrapper_OC_5_7_25 + auto_pthread_wrapper_OC_5_7_26);
end
always @(*) begin
	auto_pthread_wrapper_OC_5_7_28 = main_0_5_inputFIFO_consumed_data;
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %28 = call i64 @fifo_read(%struct.FIFO* %.0.0.val) #12, !dbg !660, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_10)) begin
		auto_pthread_wrapper_OC_5_7_28_reg <= auto_pthread_wrapper_OC_5_7_28;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %29 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_5_7_29 = memory_controller_4_out_a[63:0];
end
always @(*) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %30 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_5_7_30 = memory_controller_4_out_b[63:0];
end
always @(*) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %31 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_5_7_31 = memory_controller_4_out_a[63:0];
end
always @(*) begin
	auto_pthread_wrapper_OC_5_7_32 = auto_pthread_wrapper_OC_5_7_32_stage0_reg;
end
always @(*) begin
	auto_pthread_wrapper_OC_5_7_33 = auto_pthread_wrapper_OC_5_7_33_stage0_reg;
end
always @(*) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %34 = add i64 %33, %32, !dbg !709, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_5_7_34 = (auto_pthread_wrapper_OC_5_7_33 + auto_pthread_wrapper_OC_5_7_32);
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %34 = add i64 %33, %32, !dbg !709, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_12)) begin
		auto_pthread_wrapper_OC_5_7_34_reg <= auto_pthread_wrapper_OC_5_7_34;
	end
end
always @(*) begin
	auto_pthread_wrapper_OC_5_7_35 = auto_pthread_wrapper_OC_5_7_35_stage0_reg;
end
always @(*) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %36 = add i64 %34, %35, !dbg !725, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_5_7_36 = (auto_pthread_wrapper_OC_5_7_34_reg + auto_pthread_wrapper_OC_5_7_35);
end
always @(*) begin
	auto_pthread_wrapper_OC_5_7_37 = main_0_5_inputFIFO_consumed_data;
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %37 = call i64 @fifo_read(%struct.FIFO* %.0.0.val) #12, !dbg !660, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_11)) begin
		auto_pthread_wrapper_OC_5_7_37_reg <= auto_pthread_wrapper_OC_5_7_37;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %38 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_5_7_38 = memory_controller_4_out_b[63:0];
end
always @(*) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %39 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_5_7_39 = memory_controller_4_out_b[63:0];
end
always @(*) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %40 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_5_7_40 = memory_controller_4_out_a[63:0];
end
always @(*) begin
	auto_pthread_wrapper_OC_5_7_41 = auto_pthread_wrapper_OC_5_7_41_stage0_reg;
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %41 = mul i64 %38, %19, !dbg !688, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_13)) begin
		auto_pthread_wrapper_OC_5_7_41_reg <= auto_pthread_wrapper_OC_5_7_41;
	end
end
always @(*) begin
	auto_pthread_wrapper_OC_5_7_42 = auto_pthread_wrapper_OC_5_7_42_stage0_reg;
end
always @(*) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %43 = add i64 %42, %41, !dbg !709, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_5_7_43 = (auto_pthread_wrapper_OC_5_7_42 + auto_pthread_wrapper_OC_5_7_41_reg);
end
always @(*) begin
	auto_pthread_wrapper_OC_5_7_44 = auto_pthread_wrapper_OC_5_7_44_stage0_reg;
end
always @(*) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %45 = add i64 %43, %44, !dbg !725, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_5_7_45 = (auto_pthread_wrapper_OC_5_7_43 + auto_pthread_wrapper_OC_5_7_44);
end
always @(*) begin
	auto_pthread_wrapper_OC_5_7_46 = main_0_5_inputFIFO_consumed_data;
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %46 = call i64 @fifo_read(%struct.FIFO* %.0.0.val) #12, !dbg !660, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_12)) begin
		auto_pthread_wrapper_OC_5_7_46_reg <= auto_pthread_wrapper_OC_5_7_46;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %47 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_5_7_47 = memory_controller_4_out_a[63:0];
end
always @(*) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %48 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_5_7_48 = memory_controller_4_out_b[63:0];
end
always @(*) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %49 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_5_7_49 = memory_controller_4_out_a[63:0];
end
always @(*) begin
	auto_pthread_wrapper_OC_5_7_50 = auto_pthread_wrapper_OC_5_7_50_stage0_reg;
end
always @(*) begin
	auto_pthread_wrapper_OC_5_7_51 = auto_pthread_wrapper_OC_5_7_51_stage0_reg;
end
always @(*) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %52 = add i64 %51, %50, !dbg !709, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_5_7_52 = (auto_pthread_wrapper_OC_5_7_51 + auto_pthread_wrapper_OC_5_7_50);
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %52 = add i64 %51, %50, !dbg !709, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_15)) begin
		auto_pthread_wrapper_OC_5_7_52_reg <= auto_pthread_wrapper_OC_5_7_52;
	end
end
always @(*) begin
	auto_pthread_wrapper_OC_5_7_53 = auto_pthread_wrapper_OC_5_7_53_stage0_reg;
end
always @(*) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %54 = add i64 %52, %53, !dbg !725, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_5_7_54 = (auto_pthread_wrapper_OC_5_7_52_reg + auto_pthread_wrapper_OC_5_7_53);
end
always @(*) begin
	auto_pthread_wrapper_OC_5_7_55 = main_0_5_inputFIFO_consumed_data;
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %55 = call i64 @fifo_read(%struct.FIFO* %.0.0.val) #12, !dbg !660, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_13)) begin
		auto_pthread_wrapper_OC_5_7_55_reg <= auto_pthread_wrapper_OC_5_7_55;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %56 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_5_7_56 = memory_controller_4_out_b[63:0];
end
always @(*) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %57 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_5_7_57 = memory_controller_4_out_b[63:0];
end
always @(*) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %58 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_5_7_58 = memory_controller_4_out_a[63:0];
end
always @(*) begin
	auto_pthread_wrapper_OC_5_7_59 = auto_pthread_wrapper_OC_5_7_59_stage0_reg;
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %59 = mul i64 %56, %37, !dbg !688, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_16)) begin
		auto_pthread_wrapper_OC_5_7_59_reg <= auto_pthread_wrapper_OC_5_7_59;
	end
end
always @(*) begin
	auto_pthread_wrapper_OC_5_7_60 = auto_pthread_wrapper_OC_5_7_60_stage0_reg;
end
always @(*) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %61 = add i64 %60, %59, !dbg !709, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_5_7_61 = (auto_pthread_wrapper_OC_5_7_60 + auto_pthread_wrapper_OC_5_7_59_reg);
end
always @(*) begin
	auto_pthread_wrapper_OC_5_7_62 = auto_pthread_wrapper_OC_5_7_62_stage0_reg;
end
always @(*) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %63 = add i64 %61, %62, !dbg !725, !MSB !632, !LSB !552, !extendFrom !632*/
		auto_pthread_wrapper_OC_5_7_63 = (auto_pthread_wrapper_OC_5_7_61 + auto_pthread_wrapper_OC_5_7_62);
end
always @(*) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %64 = add i64 %llvm_cbe_i__PHI_TEMPORARY.04.i, 1, !dbg !745, !MSB !746, !LSB !552, !extendFrom !746*/
		auto_pthread_wrapper_OC_5_7_64 = ({1'd0,auto_pthread_wrapper_OC_5_7_llvm_cbe_i__PHI_TEMPORARY04i_reg} + 64'd1);
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %64 = add i64 %llvm_cbe_i__PHI_TEMPORARY.04.i, 1, !dbg !745, !MSB !746, !LSB !552, !extendFrom !746*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_6)) begin
		auto_pthread_wrapper_OC_5_7_64_reg <= auto_pthread_wrapper_OC_5_7_64;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %exitcond1 = icmp eq i64 %64, 6, !dbg !625, !MSB !552, !LSB !552, !extendFrom !552*/
		auto_pthread_wrapper_OC_5_7_exitcond1 = (auto_pthread_wrapper_OC_5_7_64 == 64'd6);
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %exitcond1 = icmp eq i64 %64, 6, !dbg !625, !MSB !552, !LSB !552, !extendFrom !552*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_6)) begin
		auto_pthread_wrapper_OC_5_7_exitcond1_reg <= auto_pthread_wrapper_OC_5_7_exitcond1;
	end
end
always @(*) begin
	legup_function_call = 1'd0;
	/* auto_pthread_wrapper_OC_5: %0*/
	/*   %2 = call i8* @memset(i8* %1, i32 0, i64 24) #12, !dbg !600, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_function_call_2)) begin
		legup_function_call = 1'd1;
	end
	/* auto_pthread_wrapper_OC_5: %0*/
	/*   %3 = call i8* @memset(i8* %1, i32 0, i64 24) #12, !dbg !605, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_function_call_4)) begin
		legup_function_call = 1'd1;
	end
end
always @(posedge clk) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_1_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_4_write_enable_a) & memory_controller_4_waitrequest_a);
end
always @(posedge clk) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_1_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_1_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_1) & (memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_1_not_accessed_due_to_stall_a | memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_1_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_1_not_accessed_due_to_stall_b <= ((fsm_stall & memory_controller_4_write_enable_b) & memory_controller_4_waitrequest_b);
end
always @(*) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_1_enable_cond_b = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_1) & (memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_1_not_accessed_due_to_stall_b | memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_1_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_3_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_4_write_enable_a) & memory_controller_4_waitrequest_a);
end
always @(posedge clk) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_3_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_3_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_3) & (memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_3_not_accessed_due_to_stall_a | memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_3_stalln_reg));
end
always @(posedge clk) begin
	if (main_0_5_inputFIFO_consumed_taken) begin
		main_0_5_inputFIFO_consumed_valid <= 1'd0;
	end
	if ((main_0_5_ready_to_source & main_0_5_valid_from_source)) begin
		main_0_5_inputFIFO_consumed_valid <= 1'd1;
	end
	if (reset) begin
		main_0_5_inputFIFO_consumed_valid <= 1'd0;
	end
end
always @(posedge clk) begin
	if ((main_0_5_ready_to_source & main_0_5_valid_from_source)) begin
		main_0_5_inputFIFO_consumed_data <= main_0_5_data_from_source;
	end
	if (reset) begin
		main_0_5_inputFIFO_consumed_data <= 1'd0;
	end
end
always @(*) begin
	main_0_5_inputFIFO_consumed_taken = 1'd0;
	if (reset) begin
		main_0_5_inputFIFO_consumed_taken = 1'd0;
	end
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_6)) begin
		main_0_5_inputFIFO_consumed_taken = ~(fsm_stall);
	end
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_7)) begin
		main_0_5_inputFIFO_consumed_taken = ~(fsm_stall);
	end
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_8)) begin
		main_0_5_inputFIFO_consumed_taken = ~(fsm_stall);
	end
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_9)) begin
		main_0_5_inputFIFO_consumed_taken = ~(fsm_stall);
	end
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_10)) begin
		main_0_5_inputFIFO_consumed_taken = ~(fsm_stall);
	end
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_11)) begin
		main_0_5_inputFIFO_consumed_taken = ~(fsm_stall);
	end
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_12)) begin
		main_0_5_inputFIFO_consumed_taken = ~(fsm_stall);
	end
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_13)) begin
		main_0_5_inputFIFO_consumed_taken = ~(fsm_stall);
	end
end
always @(posedge clk) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_6_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_4_enable_a) & memory_controller_4_waitrequest_a);
end
always @(posedge clk) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_6_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_6_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_6) & (memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_6_not_accessed_due_to_stall_a | memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_6_stalln_reg));
end
always @(*) begin
	auto_pthread_wrapper_OC_5_memory_controller_4_user_sequential_state_enable_a = (((((((((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_8) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_9)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_10)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_11)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_12)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_13)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_14)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_15)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_16));
end
always @(posedge clk) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_6_not_accessed_due_to_stall_b <= ((fsm_stall & memory_controller_4_enable_b) & memory_controller_4_waitrequest_b);
end
always @(*) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_6_enable_cond_b = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_6) & (memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_6_not_accessed_due_to_stall_b | memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_6_stalln_reg));
end
always @(*) begin
	auto_pthread_wrapper_OC_5_memory_controller_4_user_sequential_state_enable_b = (((((((((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_8) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_9)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_10)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_11)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_12)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_13)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_14)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_15)) | (cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_16));
end
always @(posedge clk) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_7_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_4_enable_a) & memory_controller_4_waitrequest_a);
end
always @(posedge clk) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_7_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_7_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_7) & (memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_7_not_accessed_due_to_stall_a | memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_7_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_7_not_accessed_due_to_stall_b <= ((fsm_stall & memory_controller_4_enable_b) & memory_controller_4_waitrequest_b);
end
always @(*) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_7_enable_cond_b = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_7) & (memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_7_not_accessed_due_to_stall_b | memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_7_stalln_reg));
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_5_7_14_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %14 = mul i64 %11, %8, !dbg !688, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_5_7_14_en == 1'd1)) begin
		auto_pthread_wrapper_OC_5_7_14_stage0_reg <= (auto_pthread_wrapper_OC_5_7_11 * auto_pthread_wrapper_OC_5_7_8_reg);
	end
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_5_7_15_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %15 = mul i64 %12, %9, !dbg !696, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_5_7_15_en == 1'd1)) begin
		auto_pthread_wrapper_OC_5_7_15_stage0_reg <= (auto_pthread_wrapper_OC_5_7_12 * auto_pthread_wrapper_OC_5_7_9_reg);
	end
end
always @(posedge clk) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_8_not_accessed_due_to_stall_b <= ((fsm_stall & memory_controller_4_enable_b) & memory_controller_4_waitrequest_b);
end
always @(posedge clk) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_8_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_8_enable_cond_b = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_8) & (memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_8_not_accessed_due_to_stall_b | memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_8_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_8_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_4_enable_a) & memory_controller_4_waitrequest_a);
end
always @(*) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_8_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_8) & (memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_8_not_accessed_due_to_stall_a | memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_8_stalln_reg));
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_5_7_17_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %17 = mul i64 %13, %10, !dbg !717, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_5_7_17_en == 1'd1)) begin
		auto_pthread_wrapper_OC_5_7_17_stage0_reg <= (auto_pthread_wrapper_OC_5_7_13 * auto_pthread_wrapper_OC_5_7_10_reg);
	end
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_5_7_23_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %23 = mul i64 %20, %9, !dbg !688, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_5_7_23_en == 1'd1)) begin
		auto_pthread_wrapper_OC_5_7_23_stage0_reg <= (auto_pthread_wrapper_OC_5_7_20 * auto_pthread_wrapper_OC_5_7_9_reg);
	end
end
always @(posedge clk) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_9_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_4_enable_a) & memory_controller_4_waitrequest_a);
end
always @(posedge clk) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_9_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_9_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_9) & (memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_9_not_accessed_due_to_stall_a | memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_9_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_9_not_accessed_due_to_stall_b <= ((fsm_stall & memory_controller_4_enable_b) & memory_controller_4_waitrequest_b);
end
always @(*) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_9_enable_cond_b = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_9) & (memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_9_not_accessed_due_to_stall_b | memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_9_stalln_reg));
end
always @(posedge clk) begin
	main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_10_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_8_valid_to_sink) & ~(main_0_8_ready_from_sink));
end
always @(posedge clk) begin
	main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_10_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_10_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_10) & (main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_10_not_accessed_due_to_stall_a | main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_10_stalln_reg));
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_5_7_24_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %24 = mul i64 %21, %10, !dbg !696, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_5_7_24_en == 1'd1)) begin
		auto_pthread_wrapper_OC_5_7_24_stage0_reg <= (auto_pthread_wrapper_OC_5_7_21 * auto_pthread_wrapper_OC_5_7_10_reg);
	end
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_5_7_26_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %26 = mul i64 %22, %19, !dbg !717, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_5_7_26_en == 1'd1)) begin
		auto_pthread_wrapper_OC_5_7_26_stage0_reg <= (auto_pthread_wrapper_OC_5_7_22 * auto_pthread_wrapper_OC_5_7_19_reg);
	end
end
always @(posedge clk) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_10_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_4_enable_a) & memory_controller_4_waitrequest_a);
end
always @(posedge clk) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_10_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_10_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_10) & (memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_10_not_accessed_due_to_stall_a | memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_10_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_10_not_accessed_due_to_stall_b <= ((fsm_stall & memory_controller_4_enable_b) & memory_controller_4_waitrequest_b);
end
always @(*) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_10_enable_cond_b = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_10) & (memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_10_not_accessed_due_to_stall_b | memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_10_stalln_reg));
end
always @(posedge clk) begin
	main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_11_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_8_valid_to_sink) & ~(main_0_8_ready_from_sink));
end
always @(posedge clk) begin
	main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_11_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_11_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_11) & (main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_11_not_accessed_due_to_stall_a | main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_11_stalln_reg));
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_5_7_32_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %32 = mul i64 %29, %10, !dbg !688, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_5_7_32_en == 1'd1)) begin
		auto_pthread_wrapper_OC_5_7_32_stage0_reg <= (auto_pthread_wrapper_OC_5_7_29 * auto_pthread_wrapper_OC_5_7_10_reg);
	end
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_5_7_33_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %33 = mul i64 %30, %19, !dbg !696, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_5_7_33_en == 1'd1)) begin
		auto_pthread_wrapper_OC_5_7_33_stage0_reg <= (auto_pthread_wrapper_OC_5_7_30 * auto_pthread_wrapper_OC_5_7_19_reg);
	end
end
always @(posedge clk) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_11_not_accessed_due_to_stall_b <= ((fsm_stall & memory_controller_4_enable_b) & memory_controller_4_waitrequest_b);
end
always @(posedge clk) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_11_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_11_enable_cond_b = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_11) & (memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_11_not_accessed_due_to_stall_b | memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_11_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_11_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_4_enable_a) & memory_controller_4_waitrequest_a);
end
always @(*) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_11_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_11) & (memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_11_not_accessed_due_to_stall_a | memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_11_stalln_reg));
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_5_7_35_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %35 = mul i64 %31, %28, !dbg !717, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_5_7_35_en == 1'd1)) begin
		auto_pthread_wrapper_OC_5_7_35_stage0_reg <= (auto_pthread_wrapper_OC_5_7_31 * auto_pthread_wrapper_OC_5_7_28_reg);
	end
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_5_7_41_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %41 = mul i64 %38, %19, !dbg !688, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_5_7_41_en == 1'd1)) begin
		auto_pthread_wrapper_OC_5_7_41_stage0_reg <= (auto_pthread_wrapper_OC_5_7_38 * auto_pthread_wrapper_OC_5_7_19_reg);
	end
end
always @(posedge clk) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_12_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_4_enable_a) & memory_controller_4_waitrequest_a);
end
always @(posedge clk) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_12_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_12_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_12) & (memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_12_not_accessed_due_to_stall_a | memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_12_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_12_not_accessed_due_to_stall_b <= ((fsm_stall & memory_controller_4_enable_b) & memory_controller_4_waitrequest_b);
end
always @(*) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_12_enable_cond_b = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_12) & (memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_12_not_accessed_due_to_stall_b | memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_12_stalln_reg));
end
always @(posedge clk) begin
	main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_13_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_8_valid_to_sink) & ~(main_0_8_ready_from_sink));
end
always @(posedge clk) begin
	main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_13_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_13_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_13) & (main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_13_not_accessed_due_to_stall_a | main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_13_stalln_reg));
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_5_7_42_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %42 = mul i64 %39, %28, !dbg !696, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_5_7_42_en == 1'd1)) begin
		auto_pthread_wrapper_OC_5_7_42_stage0_reg <= (auto_pthread_wrapper_OC_5_7_39 * auto_pthread_wrapper_OC_5_7_28_reg);
	end
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_5_7_44_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %44 = mul i64 %40, %37, !dbg !717, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_5_7_44_en == 1'd1)) begin
		auto_pthread_wrapper_OC_5_7_44_stage0_reg <= (auto_pthread_wrapper_OC_5_7_40 * auto_pthread_wrapper_OC_5_7_37_reg);
	end
end
always @(posedge clk) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_13_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_4_enable_a) & memory_controller_4_waitrequest_a);
end
always @(posedge clk) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_13_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_13_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_13) & (memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_13_not_accessed_due_to_stall_a | memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_13_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_13_not_accessed_due_to_stall_b <= ((fsm_stall & memory_controller_4_enable_b) & memory_controller_4_waitrequest_b);
end
always @(*) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_13_enable_cond_b = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_13) & (memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_13_not_accessed_due_to_stall_b | memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_13_stalln_reg));
end
always @(posedge clk) begin
	main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_14_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_8_valid_to_sink) & ~(main_0_8_ready_from_sink));
end
always @(posedge clk) begin
	main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_14_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_14_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_14) & (main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_14_not_accessed_due_to_stall_a | main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_14_stalln_reg));
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_5_7_50_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %50 = mul i64 %47, %28, !dbg !688, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_5_7_50_en == 1'd1)) begin
		auto_pthread_wrapper_OC_5_7_50_stage0_reg <= (auto_pthread_wrapper_OC_5_7_47 * auto_pthread_wrapper_OC_5_7_28_reg);
	end
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_5_7_51_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %51 = mul i64 %48, %37, !dbg !696, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_5_7_51_en == 1'd1)) begin
		auto_pthread_wrapper_OC_5_7_51_stage0_reg <= (auto_pthread_wrapper_OC_5_7_48 * auto_pthread_wrapper_OC_5_7_37_reg);
	end
end
always @(posedge clk) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_14_not_accessed_due_to_stall_b <= ((fsm_stall & memory_controller_4_enable_b) & memory_controller_4_waitrequest_b);
end
always @(posedge clk) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_14_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_14_enable_cond_b = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_14) & (memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_14_not_accessed_due_to_stall_b | memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_14_stalln_reg));
end
always @(posedge clk) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_14_not_accessed_due_to_stall_a <= ((fsm_stall & memory_controller_4_enable_a) & memory_controller_4_waitrequest_a);
end
always @(*) begin
	memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_14_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_14) & (memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_14_not_accessed_due_to_stall_a | memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_14_stalln_reg));
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_5_7_53_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %53 = mul i64 %49, %46, !dbg !717, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_5_7_53_en == 1'd1)) begin
		auto_pthread_wrapper_OC_5_7_53_stage0_reg <= (auto_pthread_wrapper_OC_5_7_49 * auto_pthread_wrapper_OC_5_7_46_reg);
	end
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_5_7_59_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %59 = mul i64 %56, %37, !dbg !688, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_5_7_59_en == 1'd1)) begin
		auto_pthread_wrapper_OC_5_7_59_stage0_reg <= (auto_pthread_wrapper_OC_5_7_56 * auto_pthread_wrapper_OC_5_7_37_reg);
	end
end
always @(posedge clk) begin
	main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_16_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_8_valid_to_sink) & ~(main_0_8_ready_from_sink));
end
always @(posedge clk) begin
	main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_16_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_16_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_16) & (main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_16_not_accessed_due_to_stall_a | main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_16_stalln_reg));
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_5_7_60_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %60 = mul i64 %57, %46, !dbg !696, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_5_7_60_en == 1'd1)) begin
		auto_pthread_wrapper_OC_5_7_60_stage0_reg <= (auto_pthread_wrapper_OC_5_7_57 * auto_pthread_wrapper_OC_5_7_46_reg);
	end
end
always @(*) begin
	legup_mult_auto_pthread_wrapper_OC_5_7_62_en = ~((fsm_stall | legup_function_call));
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %62 = mul i64 %58, %55, !dbg !717, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((legup_mult_auto_pthread_wrapper_OC_5_7_62_en == 1'd1)) begin
		auto_pthread_wrapper_OC_5_7_62_stage0_reg <= (auto_pthread_wrapper_OC_5_7_58 * auto_pthread_wrapper_OC_5_7_55_reg);
	end
end
always @(posedge clk) begin
	main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_17_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_8_valid_to_sink) & ~(main_0_8_ready_from_sink));
end
always @(posedge clk) begin
	main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_17_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_17_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_17) & (main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_17_not_accessed_due_to_stall_a | main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_17_stalln_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
	end
	/* auto_pthread_wrapper_OC_5: %main_OC_process3.exit*/
	/*   ret void, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB_main_OC_process3exit_18)) begin
		finish <= (fsm_stall == 1'd0);
	end
end
always @(posedge clk) begin
	if (reset) begin
		memset_start <= 1'd0;
	end
	/* auto_pthread_wrapper_OC_5: %0*/
	/*   %2 = call i8* @memset(i8* %1, i32 0, i64 24) #12, !dbg !600, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_1)) begin
		memset_start <= 1'd1;
	end
	/* auto_pthread_wrapper_OC_5: %0*/
	/*   %2 = call i8* @memset(i8* %1, i32 0, i64 24) #12, !dbg !600, !MSB !551, !LSB !552, !extendFrom !551*/
	if (((cur_state == LEGUP_function_call_2) & ~(fsm_stall))) begin
		memset_start <= 1'd0;
	end
	/* auto_pthread_wrapper_OC_5: %0*/
	/*   %3 = call i8* @memset(i8* %1, i32 0, i64 24) #12, !dbg !605, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_3)) begin
		memset_start <= 1'd1;
	end
	/* auto_pthread_wrapper_OC_5: %0*/
	/*   %3 = call i8* @memset(i8* %1, i32 0, i64 24) #12, !dbg !605, !MSB !551, !LSB !552, !extendFrom !551*/
	if (((cur_state == LEGUP_function_call_4) & ~(fsm_stall))) begin
		memset_start <= 1'd0;
	end
end
always @(posedge clk) begin
	memset_arg_0 <= 0;
	/* auto_pthread_wrapper_OC_5: %0*/
	/*   %2 = call i8* @memset(i8* %1, i32 0, i64 24) #12, !dbg !600, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_1)) begin
		memset_arg_0 <= auto_pthread_wrapper_OC_5_0_1;
	end
	/* auto_pthread_wrapper_OC_5: %0*/
	/*   %3 = call i8* @memset(i8* %1, i32 0, i64 24) #12, !dbg !605, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_3)) begin
		memset_arg_0 <= auto_pthread_wrapper_OC_5_0_1_reg;
	end
end
always @(posedge clk) begin
	memset_arg_1 <= 1'd0;
	/* auto_pthread_wrapper_OC_5: %0*/
	/*   %2 = call i8* @memset(i8* %1, i32 0, i64 24) #12, !dbg !600, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_1)) begin
		memset_arg_1 <= 32'd0;
	end
	/* auto_pthread_wrapper_OC_5: %0*/
	/*   %3 = call i8* @memset(i8* %1, i32 0, i64 24) #12, !dbg !605, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_3)) begin
		memset_arg_1 <= 32'd0;
	end
end
always @(posedge clk) begin
	memset_arg_2 <= 6'd0;
	/* auto_pthread_wrapper_OC_5: %0*/
	/*   %2 = call i8* @memset(i8* %1, i32 0, i64 24) #12, !dbg !600, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_1)) begin
		memset_arg_2 <= 64'd24;
	end
	/* auto_pthread_wrapper_OC_5: %0*/
	/*   %3 = call i8* @memset(i8* %1, i32 0, i64 24) #12, !dbg !605, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_3)) begin
		memset_arg_2 <= 64'd24;
	end
end
always @(*) begin
	memory_controller_4_write_enable_a = 1'd0;
	if (memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_1_enable_cond_a) begin
		memory_controller_4_write_enable_a = 1'd1;
	end
	if (memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_3_enable_cond_a) begin
		memory_controller_4_write_enable_a = 1'd1;
	end
end
always @(*) begin
	memory_controller_4_in_a = 64'd0;
	/* auto_pthread_wrapper_OC_5: %0*/
	/*   store i64 6, i64* %4, align 8, !dbg !608, !tbaa !609, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_1)) begin
		memory_controller_4_in_a = 64'd6;
	end
	/* auto_pthread_wrapper_OC_5: %0*/
	/*   store i64 8, i64* %6, align 8, !dbg !614, !tbaa !609, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_3)) begin
		memory_controller_4_in_a = 64'd8;
	end
end
always @(*) begin
	memory_controller_4_enable_a = 1'd0;
	if (memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_1_enable_cond_a) begin
		memory_controller_4_enable_a = 1'd1;
	end
	if (memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_3_enable_cond_a) begin
		memory_controller_4_enable_a = 1'd1;
	end
	if (memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_6_enable_cond_a) begin
		memory_controller_4_enable_a = 1'd1;
	end
	if (memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_7_enable_cond_a) begin
		memory_controller_4_enable_a = 1'd1;
	end
	if (memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_8_enable_cond_a) begin
		memory_controller_4_enable_a = 1'd1;
	end
	if (memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_9_enable_cond_a) begin
		memory_controller_4_enable_a = 1'd1;
	end
	if (memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_10_enable_cond_a) begin
		memory_controller_4_enable_a = 1'd1;
	end
	if (memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_11_enable_cond_a) begin
		memory_controller_4_enable_a = 1'd1;
	end
	if (memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_12_enable_cond_a) begin
		memory_controller_4_enable_a = 1'd1;
	end
	if (memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_13_enable_cond_a) begin
		memory_controller_4_enable_a = 1'd1;
	end
	if (memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_14_enable_cond_a) begin
		memory_controller_4_enable_a = 1'd1;
	end
end
always @(*) begin
	memory_controller_4_address_a = 0;
	/* auto_pthread_wrapper_OC_5: %0*/
	/*   store i64 6, i64* %4, align 8, !dbg !608, !tbaa !609, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_1)) begin
		memory_controller_4_address_a = auto_pthread_wrapper_OC_5_0_4;
	end
	/* auto_pthread_wrapper_OC_5: %0*/
	/*   store i64 8, i64* %6, align 8, !dbg !614, !tbaa !609, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_3)) begin
		memory_controller_4_address_a = auto_pthread_wrapper_OC_5_0_6_reg;
	end
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %11 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_6)) begin
		memory_controller_4_address_a = auto_pthread_wrapper_OC_5_0_4_reg;
	end
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %13 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_7)) begin
		memory_controller_4_address_a = auto_pthread_wrapper_OC_5_0_6_reg;
	end
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %22 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_8)) begin
		memory_controller_4_address_a = auto_pthread_wrapper_OC_5_0_6_reg;
	end
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %29 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_9)) begin
		memory_controller_4_address_a = auto_pthread_wrapper_OC_5_0_4_reg;
	end
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %31 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_10)) begin
		memory_controller_4_address_a = auto_pthread_wrapper_OC_5_0_6_reg;
	end
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %40 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_11)) begin
		memory_controller_4_address_a = auto_pthread_wrapper_OC_5_0_6_reg;
	end
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %47 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_12)) begin
		memory_controller_4_address_a = auto_pthread_wrapper_OC_5_0_4_reg;
	end
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %49 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_13)) begin
		memory_controller_4_address_a = auto_pthread_wrapper_OC_5_0_6_reg;
	end
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %58 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_14)) begin
		memory_controller_4_address_a = auto_pthread_wrapper_OC_5_0_6_reg;
	end
end
always @(*) begin
	memory_controller_4_size_a = 2'd0;
	/* auto_pthread_wrapper_OC_5: %0*/
	/*   store i64 6, i64* %4, align 8, !dbg !608, !tbaa !609, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_1)) begin
		memory_controller_4_size_a = 2'd3;
	end
	/* auto_pthread_wrapper_OC_5: %0*/
	/*   store i64 8, i64* %6, align 8, !dbg !614, !tbaa !609, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_3)) begin
		memory_controller_4_size_a = 2'd3;
	end
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %11 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_6)) begin
		memory_controller_4_size_a = 2'd3;
	end
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %13 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_7)) begin
		memory_controller_4_size_a = 2'd3;
	end
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %22 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_8)) begin
		memory_controller_4_size_a = 2'd3;
	end
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %29 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_9)) begin
		memory_controller_4_size_a = 2'd3;
	end
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %31 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_10)) begin
		memory_controller_4_size_a = 2'd3;
	end
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %40 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_11)) begin
		memory_controller_4_size_a = 2'd3;
	end
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %47 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_12)) begin
		memory_controller_4_size_a = 2'd3;
	end
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %49 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_13)) begin
		memory_controller_4_size_a = 2'd3;
	end
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %58 = load i64* %6, align 8, !dbg !675, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_14)) begin
		memory_controller_4_size_a = 2'd3;
	end
end
always @(*) begin
	memory_controller_4_user_state_enable_a = (auto_pthread_wrapper_OC_5_memory_controller_4_user_sequential_state_enable_a & (fsm_stall == 1'd0));
end
always @(*) begin
	memory_controller_4_write_enable_b = 1'd0;
	if (memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_1_enable_cond_b) begin
		memory_controller_4_write_enable_b = 1'd1;
	end
end
always @(*) begin
	memory_controller_4_in_b = 64'd0;
	/* auto_pthread_wrapper_OC_5: %0*/
	/*   store i64 7, i64* %5, align 8, !dbg !613, !tbaa !609, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_1)) begin
		memory_controller_4_in_b = 64'd7;
	end
end
always @(*) begin
	memory_controller_4_enable_b = 1'd0;
	if (memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_1_enable_cond_b) begin
		memory_controller_4_enable_b = 1'd1;
	end
	if (memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_6_enable_cond_b) begin
		memory_controller_4_enable_b = 1'd1;
	end
	if (memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_7_enable_cond_b) begin
		memory_controller_4_enable_b = 1'd1;
	end
	if (memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_8_enable_cond_b) begin
		memory_controller_4_enable_b = 1'd1;
	end
	if (memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_9_enable_cond_b) begin
		memory_controller_4_enable_b = 1'd1;
	end
	if (memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_10_enable_cond_b) begin
		memory_controller_4_enable_b = 1'd1;
	end
	if (memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_11_enable_cond_b) begin
		memory_controller_4_enable_b = 1'd1;
	end
	if (memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_12_enable_cond_b) begin
		memory_controller_4_enable_b = 1'd1;
	end
	if (memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_13_enable_cond_b) begin
		memory_controller_4_enable_b = 1'd1;
	end
	if (memory_controller_4_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_14_enable_cond_b) begin
		memory_controller_4_enable_b = 1'd1;
	end
end
always @(*) begin
	memory_controller_4_address_b = 0;
	/* auto_pthread_wrapper_OC_5: %0*/
	/*   store i64 7, i64* %5, align 8, !dbg !613, !tbaa !609, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_1)) begin
		memory_controller_4_address_b = auto_pthread_wrapper_OC_5_0_5;
	end
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %12 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_6)) begin
		memory_controller_4_address_b = auto_pthread_wrapper_OC_5_0_5_reg;
	end
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %20 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_7)) begin
		memory_controller_4_address_b = auto_pthread_wrapper_OC_5_0_4_reg;
	end
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %21 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_8)) begin
		memory_controller_4_address_b = auto_pthread_wrapper_OC_5_0_5_reg;
	end
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %30 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_9)) begin
		memory_controller_4_address_b = auto_pthread_wrapper_OC_5_0_5_reg;
	end
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %38 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_10)) begin
		memory_controller_4_address_b = auto_pthread_wrapper_OC_5_0_4_reg;
	end
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %39 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_11)) begin
		memory_controller_4_address_b = auto_pthread_wrapper_OC_5_0_5_reg;
	end
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %48 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_12)) begin
		memory_controller_4_address_b = auto_pthread_wrapper_OC_5_0_5_reg;
	end
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %56 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_13)) begin
		memory_controller_4_address_b = auto_pthread_wrapper_OC_5_0_4_reg;
	end
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %57 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_14)) begin
		memory_controller_4_address_b = auto_pthread_wrapper_OC_5_0_5_reg;
	end
end
always @(*) begin
	memory_controller_4_size_b = 2'd0;
	/* auto_pthread_wrapper_OC_5: %0*/
	/*   store i64 7, i64* %5, align 8, !dbg !613, !tbaa !609, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__0_1)) begin
		memory_controller_4_size_b = 2'd3;
	end
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %12 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_6)) begin
		memory_controller_4_size_b = 2'd3;
	end
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %20 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_7)) begin
		memory_controller_4_size_b = 2'd3;
	end
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %21 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_8)) begin
		memory_controller_4_size_b = 2'd3;
	end
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %30 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_9)) begin
		memory_controller_4_size_b = 2'd3;
	end
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %38 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_10)) begin
		memory_controller_4_size_b = 2'd3;
	end
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %39 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_11)) begin
		memory_controller_4_size_b = 2'd3;
	end
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %48 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_12)) begin
		memory_controller_4_size_b = 2'd3;
	end
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %56 = load i64* %4, align 8, !dbg !669, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_13)) begin
		memory_controller_4_size_b = 2'd3;
	end
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   %57 = load i64* %5, align 8, !dbg !672, !tbaa !609, !MSB !632, !LSB !552, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_14)) begin
		memory_controller_4_size_b = 2'd3;
	end
end
always @(*) begin
	memory_controller_4_user_state_enable_b = (auto_pthread_wrapper_OC_5_memory_controller_4_user_sequential_state_enable_b & (fsm_stall == 1'd0));
end
always @(*) begin
	main_0_5_ready_to_source = (~(main_0_5_inputFIFO_consumed_valid) | main_0_5_inputFIFO_consumed_taken);
	if (reset) begin
		main_0_5_ready_to_source = 1'd0;
	end
end
always @(*) begin
	main_0_8_valid_to_sink = 1'd0;
	if (main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_10_enable_cond_a) begin
		main_0_8_valid_to_sink = 1'd1;
	end
	if (main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_11_enable_cond_a) begin
		main_0_8_valid_to_sink = 1'd1;
	end
	if (main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_13_enable_cond_a) begin
		main_0_8_valid_to_sink = 1'd1;
	end
	if (main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_14_enable_cond_a) begin
		main_0_8_valid_to_sink = 1'd1;
	end
	if (main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_16_enable_cond_a) begin
		main_0_8_valid_to_sink = 1'd1;
	end
	if (main_0_8_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_17_enable_cond_a) begin
		main_0_8_valid_to_sink = 1'd1;
	end
end
always @(*) begin
	main_0_8_data_to_sink = 64'd0;
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   call void @fifo_write(%struct.FIFO* %.0.1.val, i64 %18) #12, !dbg !728, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_10)) begin
		main_0_8_data_to_sink = auto_pthread_wrapper_OC_5_7_18;
	end
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   call void @fifo_write(%struct.FIFO* %.0.1.val, i64 %27) #12, !dbg !728, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_11)) begin
		main_0_8_data_to_sink = auto_pthread_wrapper_OC_5_7_27;
	end
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   call void @fifo_write(%struct.FIFO* %.0.1.val, i64 %36) #12, !dbg !728, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_13)) begin
		main_0_8_data_to_sink = auto_pthread_wrapper_OC_5_7_36;
	end
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   call void @fifo_write(%struct.FIFO* %.0.1.val, i64 %45) #12, !dbg !728, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_14)) begin
		main_0_8_data_to_sink = auto_pthread_wrapper_OC_5_7_45;
	end
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   call void @fifo_write(%struct.FIFO* %.0.1.val, i64 %54) #12, !dbg !728, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_16)) begin
		main_0_8_data_to_sink = auto_pthread_wrapper_OC_5_7_54;
	end
	/* auto_pthread_wrapper_OC_5: %7*/
	/*   call void @fifo_write(%struct.FIFO* %.0.1.val, i64 %63) #12, !dbg !728, !MSB !551, !LSB !552, !extendFrom !551*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_5_BB__7_17)) begin
		main_0_8_data_to_sink = auto_pthread_wrapper_OC_5_7_63;
	end
end

endmodule
`timescale 1 ns / 1 ns
module auto_pthread_wrapper_OC_6
(
	clk,
	reset,
	start,
	finish,
	main_0_6_ready_to_source,
	main_0_6_valid_from_source,
	main_0_6_data_from_source,
	main_0_7_ready_to_source,
	main_0_7_valid_from_source,
	main_0_7_data_from_source,
	main_0_8_ready_to_source,
	main_0_8_valid_from_source,
	main_0_8_data_from_source,
	main_0_9_ready_from_sink,
	main_0_9_valid_to_sink,
	main_0_9_data_to_sink
);

parameter [3:0] LEGUP_0 = 4'd0;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_OC_6_BB__0_1 = 4'd1;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_2 = 4'd2;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_3 = 4'd3;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_4 = 4'd4;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_5 = 4'd5;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_6 = 4'd6;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_7 = 4'd7;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_8 = 4'd8;
parameter [3:0] LEGUP_F_auto_pthread_wrapper_OC_6_BB_main_OC_process4exit_9 = 4'd9;

input  clk;
input  reset;
input  start;
output reg  finish;
output reg  main_0_6_ready_to_source;
input  main_0_6_valid_from_source;
input [63:0] main_0_6_data_from_source;
output reg  main_0_7_ready_to_source;
input  main_0_7_valid_from_source;
input [63:0] main_0_7_data_from_source;
output reg  main_0_8_ready_to_source;
input  main_0_8_valid_from_source;
input [63:0] main_0_8_data_from_source;
input  main_0_9_ready_from_sink;
output reg  main_0_9_valid_to_sink;
output reg [63:0] main_0_9_data_to_sink;
reg [3:0] cur_state;
reg [3:0] next_state;
reg  fsm_stall;
reg [2:0] auto_pthread_wrapper_OC_6_preheaderi_llvm_cbe_i__PHI_TEMPORARY02i;
reg [2:0] auto_pthread_wrapper_OC_6_preheaderi_llvm_cbe_i__PHI_TEMPORARY02i_reg;
reg [63:0] auto_pthread_wrapper_OC_6_preheaderi_1;
reg [63:0] auto_pthread_wrapper_OC_6_preheaderi_2;
reg [63:0] auto_pthread_wrapper_OC_6_preheaderi_3;
reg [63:0] auto_pthread_wrapper_OC_6_preheaderi_4;
reg [63:0] auto_pthread_wrapper_OC_6_preheaderi_5;
reg [63:0] auto_pthread_wrapper_OC_6_preheaderi_5_reg;
reg [63:0] auto_pthread_wrapper_OC_6_preheaderi_6;
reg [63:0] auto_pthread_wrapper_OC_6_preheaderi_7;
reg [63:0] auto_pthread_wrapper_OC_6_preheaderi_8;
reg [63:0] auto_pthread_wrapper_OC_6_preheaderi_9;
reg [63:0] auto_pthread_wrapper_OC_6_preheaderi_10;
reg [63:0] auto_pthread_wrapper_OC_6_preheaderi_10_reg;
reg [63:0] auto_pthread_wrapper_OC_6_preheaderi_11;
reg [63:0] auto_pthread_wrapper_OC_6_preheaderi_12;
reg [63:0] auto_pthread_wrapper_OC_6_preheaderi_13;
reg [63:0] auto_pthread_wrapper_OC_6_preheaderi_14;
reg [63:0] auto_pthread_wrapper_OC_6_preheaderi_15;
reg [63:0] auto_pthread_wrapper_OC_6_preheaderi_15_reg;
reg [63:0] auto_pthread_wrapper_OC_6_preheaderi_16;
reg [63:0] auto_pthread_wrapper_OC_6_preheaderi_17;
reg [63:0] auto_pthread_wrapper_OC_6_preheaderi_18;
reg [63:0] auto_pthread_wrapper_OC_6_preheaderi_19;
reg [63:0] auto_pthread_wrapper_OC_6_preheaderi_20;
reg [63:0] auto_pthread_wrapper_OC_6_preheaderi_20_reg;
reg [63:0] auto_pthread_wrapper_OC_6_preheaderi_21;
reg [63:0] auto_pthread_wrapper_OC_6_preheaderi_22;
reg [63:0] auto_pthread_wrapper_OC_6_preheaderi_23;
reg [63:0] auto_pthread_wrapper_OC_6_preheaderi_24;
reg [63:0] auto_pthread_wrapper_OC_6_preheaderi_25;
reg [63:0] auto_pthread_wrapper_OC_6_preheaderi_25_reg;
reg [63:0] auto_pthread_wrapper_OC_6_preheaderi_26;
reg [63:0] auto_pthread_wrapper_OC_6_preheaderi_27;
reg [63:0] auto_pthread_wrapper_OC_6_preheaderi_28;
reg [63:0] auto_pthread_wrapper_OC_6_preheaderi_29;
reg [63:0] auto_pthread_wrapper_OC_6_preheaderi_30;
reg [63:0] auto_pthread_wrapper_OC_6_preheaderi_30_reg;
reg [3:0] auto_pthread_wrapper_OC_6_preheaderi_31;
reg [3:0] auto_pthread_wrapper_OC_6_preheaderi_31_reg;
reg  auto_pthread_wrapper_OC_6_preheaderi_exitcond1;
reg  auto_pthread_wrapper_OC_6_preheaderi_exitcond1_reg;
reg  main_0_6_inputFIFO_consumed_valid;
reg [63:0] main_0_6_inputFIFO_consumed_data;
reg  main_0_6_inputFIFO_consumed_taken;
reg  main_0_7_inputFIFO_consumed_valid;
reg [63:0] main_0_7_inputFIFO_consumed_data;
reg  main_0_7_inputFIFO_consumed_taken;
reg  main_0_8_inputFIFO_consumed_valid;
reg [63:0] main_0_8_inputFIFO_consumed_data;
reg  main_0_8_inputFIFO_consumed_taken;
reg  main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_3_not_accessed_due_to_stall_a;
reg  main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_3_stalln_reg;
reg  main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_3_enable_cond_a;
reg  main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_4_not_accessed_due_to_stall_a;
reg  main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_4_stalln_reg;
reg  main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_4_enable_cond_a;
reg  main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_5_not_accessed_due_to_stall_a;
reg  main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_5_stalln_reg;
reg  main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_5_enable_cond_a;
reg  main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_6_not_accessed_due_to_stall_a;
reg  main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_6_stalln_reg;
reg  main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_6_enable_cond_a;
reg  main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_7_not_accessed_due_to_stall_a;
reg  main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_7_stalln_reg;
reg  main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_7_enable_cond_a;
reg  main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_8_not_accessed_due_to_stall_a;
reg  main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_8_stalln_reg;
reg  main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_8_enable_cond_a;


always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (!fsm_stall)
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((fsm_stall == 1'd0) && (start == 1'd1))
		next_state = LEGUP_F_auto_pthread_wrapper_OC_6_BB__0_1;
LEGUP_F_auto_pthread_wrapper_OC_6_BB__0_1:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_2;
LEGUP_F_auto_pthread_wrapper_OC_6_BB_main_OC_process4exit_9:
		next_state = LEGUP_0;
LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_2:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_3;
LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_3:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_4;
LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_4:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_5;
LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_5:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_6;
LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_6:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_7;
LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_7:
		next_state = LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_8;
LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_8:
	if ((fsm_stall == 1'd0) && (auto_pthread_wrapper_OC_6_preheaderi_exitcond1_reg == 1'd1))
		next_state = LEGUP_F_auto_pthread_wrapper_OC_6_BB_main_OC_process4exit_9;
	else if ((fsm_stall == 1'd0) && (auto_pthread_wrapper_OC_6_preheaderi_exitcond1_reg == 1'd0))
		next_state = LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_2;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	fsm_stall = 1'd0;
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_2) & ~(main_0_6_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_2) & ~(main_0_7_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_2) & ~(main_0_8_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_3) & ~(main_0_9_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_3) & ~(main_0_6_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_3) & ~(main_0_7_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_3) & ~(main_0_8_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_4) & ~(main_0_9_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_4) & ~(main_0_6_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_4) & ~(main_0_7_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_4) & ~(main_0_8_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_5) & ~(main_0_9_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_5) & ~(main_0_6_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_5) & ~(main_0_7_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_5) & ~(main_0_8_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_6) & ~(main_0_9_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_6) & ~(main_0_6_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_6) & ~(main_0_7_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_6) & ~(main_0_8_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_7) & ~(main_0_9_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_7) & ~(main_0_6_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_7) & ~(main_0_7_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_7) & ~(main_0_8_inputFIFO_consumed_valid))) begin
		fsm_stall = 1'd1;
	end
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_8) & ~(main_0_9_ready_from_sink))) begin
		fsm_stall = 1'd1;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_6: %.preheader.i*/
	/*   %llvm_cbe_i__PHI_TEMPORARY.02.i = phi i64 [ 0, %0 ], [ %31, %.preheader.i ], !dbg !602, !MSB !626, !LSB !557, !extendFrom !626*/
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB__0_1) & (fsm_stall == 1'd0))) begin
		auto_pthread_wrapper_OC_6_preheaderi_llvm_cbe_i__PHI_TEMPORARY02i = 64'd0;
	end
	/* auto_pthread_wrapper_OC_6: %.preheader.i*/
	/*   %llvm_cbe_i__PHI_TEMPORARY.02.i = phi i64 [ 0, %0 ], [ %31, %.preheader.i ], !dbg !602, !MSB !626, !LSB !557, !extendFrom !626*/
	else /* if ((((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_8) & (fsm_stall == 1'd0)) & (auto_pthread_wrapper_OC_6_preheaderi_exitcond1_reg == 1'd0))) */ begin
		auto_pthread_wrapper_OC_6_preheaderi_llvm_cbe_i__PHI_TEMPORARY02i = auto_pthread_wrapper_OC_6_preheaderi_31_reg;
	end
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_6: %.preheader.i*/
	/*   %llvm_cbe_i__PHI_TEMPORARY.02.i = phi i64 [ 0, %0 ], [ %31, %.preheader.i ], !dbg !602, !MSB !626, !LSB !557, !extendFrom !626*/
	if (((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB__0_1) & (fsm_stall == 1'd0))) begin
		auto_pthread_wrapper_OC_6_preheaderi_llvm_cbe_i__PHI_TEMPORARY02i_reg <= auto_pthread_wrapper_OC_6_preheaderi_llvm_cbe_i__PHI_TEMPORARY02i;
	end
	/* auto_pthread_wrapper_OC_6: %.preheader.i*/
	/*   %llvm_cbe_i__PHI_TEMPORARY.02.i = phi i64 [ 0, %0 ], [ %31, %.preheader.i ], !dbg !602, !MSB !626, !LSB !557, !extendFrom !626*/
	if ((((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_8) & (fsm_stall == 1'd0)) & (auto_pthread_wrapper_OC_6_preheaderi_exitcond1_reg == 1'd0))) begin
		auto_pthread_wrapper_OC_6_preheaderi_llvm_cbe_i__PHI_TEMPORARY02i_reg <= auto_pthread_wrapper_OC_6_preheaderi_llvm_cbe_i__PHI_TEMPORARY02i;
	end
end
always @(*) begin
	auto_pthread_wrapper_OC_6_preheaderi_1 = main_0_6_inputFIFO_consumed_data;
end
always @(*) begin
	auto_pthread_wrapper_OC_6_preheaderi_2 = main_0_7_inputFIFO_consumed_data;
end
always @(*) begin
	auto_pthread_wrapper_OC_6_preheaderi_3 = main_0_8_inputFIFO_consumed_data;
end
always @(*) begin
	/* auto_pthread_wrapper_OC_6: %.preheader.i*/
	/*   %4 = add i64 %2, %1, !dbg !663, !MSB !632, !LSB !557, !extendFrom !632*/
		auto_pthread_wrapper_OC_6_preheaderi_4 = (auto_pthread_wrapper_OC_6_preheaderi_2 + auto_pthread_wrapper_OC_6_preheaderi_1);
end
always @(*) begin
	/* auto_pthread_wrapper_OC_6: %.preheader.i*/
	/*   %5 = add i64 %4, %3, !dbg !671, !MSB !632, !LSB !557, !extendFrom !632*/
		auto_pthread_wrapper_OC_6_preheaderi_5 = (auto_pthread_wrapper_OC_6_preheaderi_4 + auto_pthread_wrapper_OC_6_preheaderi_3);
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_6: %.preheader.i*/
	/*   %5 = add i64 %4, %3, !dbg !671, !MSB !632, !LSB !557, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_2)) begin
		auto_pthread_wrapper_OC_6_preheaderi_5_reg <= auto_pthread_wrapper_OC_6_preheaderi_5;
	end
end
always @(*) begin
	auto_pthread_wrapper_OC_6_preheaderi_6 = main_0_6_inputFIFO_consumed_data;
end
always @(*) begin
	auto_pthread_wrapper_OC_6_preheaderi_7 = main_0_7_inputFIFO_consumed_data;
end
always @(*) begin
	auto_pthread_wrapper_OC_6_preheaderi_8 = main_0_8_inputFIFO_consumed_data;
end
always @(*) begin
	/* auto_pthread_wrapper_OC_6: %.preheader.i*/
	/*   %9 = add i64 %7, %6, !dbg !663, !MSB !632, !LSB !557, !extendFrom !632*/
		auto_pthread_wrapper_OC_6_preheaderi_9 = (auto_pthread_wrapper_OC_6_preheaderi_7 + auto_pthread_wrapper_OC_6_preheaderi_6);
end
always @(*) begin
	/* auto_pthread_wrapper_OC_6: %.preheader.i*/
	/*   %10 = add i64 %9, %8, !dbg !671, !MSB !632, !LSB !557, !extendFrom !632*/
		auto_pthread_wrapper_OC_6_preheaderi_10 = (auto_pthread_wrapper_OC_6_preheaderi_9 + auto_pthread_wrapper_OC_6_preheaderi_8);
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_6: %.preheader.i*/
	/*   %10 = add i64 %9, %8, !dbg !671, !MSB !632, !LSB !557, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_3)) begin
		auto_pthread_wrapper_OC_6_preheaderi_10_reg <= auto_pthread_wrapper_OC_6_preheaderi_10;
	end
end
always @(*) begin
	auto_pthread_wrapper_OC_6_preheaderi_11 = main_0_6_inputFIFO_consumed_data;
end
always @(*) begin
	auto_pthread_wrapper_OC_6_preheaderi_12 = main_0_7_inputFIFO_consumed_data;
end
always @(*) begin
	auto_pthread_wrapper_OC_6_preheaderi_13 = main_0_8_inputFIFO_consumed_data;
end
always @(*) begin
	/* auto_pthread_wrapper_OC_6: %.preheader.i*/
	/*   %14 = add i64 %12, %11, !dbg !663, !MSB !632, !LSB !557, !extendFrom !632*/
		auto_pthread_wrapper_OC_6_preheaderi_14 = (auto_pthread_wrapper_OC_6_preheaderi_12 + auto_pthread_wrapper_OC_6_preheaderi_11);
end
always @(*) begin
	/* auto_pthread_wrapper_OC_6: %.preheader.i*/
	/*   %15 = add i64 %14, %13, !dbg !671, !MSB !632, !LSB !557, !extendFrom !632*/
		auto_pthread_wrapper_OC_6_preheaderi_15 = (auto_pthread_wrapper_OC_6_preheaderi_14 + auto_pthread_wrapper_OC_6_preheaderi_13);
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_6: %.preheader.i*/
	/*   %15 = add i64 %14, %13, !dbg !671, !MSB !632, !LSB !557, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_4)) begin
		auto_pthread_wrapper_OC_6_preheaderi_15_reg <= auto_pthread_wrapper_OC_6_preheaderi_15;
	end
end
always @(*) begin
	auto_pthread_wrapper_OC_6_preheaderi_16 = main_0_6_inputFIFO_consumed_data;
end
always @(*) begin
	auto_pthread_wrapper_OC_6_preheaderi_17 = main_0_7_inputFIFO_consumed_data;
end
always @(*) begin
	auto_pthread_wrapper_OC_6_preheaderi_18 = main_0_8_inputFIFO_consumed_data;
end
always @(*) begin
	/* auto_pthread_wrapper_OC_6: %.preheader.i*/
	/*   %19 = add i64 %17, %16, !dbg !663, !MSB !632, !LSB !557, !extendFrom !632*/
		auto_pthread_wrapper_OC_6_preheaderi_19 = (auto_pthread_wrapper_OC_6_preheaderi_17 + auto_pthread_wrapper_OC_6_preheaderi_16);
end
always @(*) begin
	/* auto_pthread_wrapper_OC_6: %.preheader.i*/
	/*   %20 = add i64 %19, %18, !dbg !671, !MSB !632, !LSB !557, !extendFrom !632*/
		auto_pthread_wrapper_OC_6_preheaderi_20 = (auto_pthread_wrapper_OC_6_preheaderi_19 + auto_pthread_wrapper_OC_6_preheaderi_18);
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_6: %.preheader.i*/
	/*   %20 = add i64 %19, %18, !dbg !671, !MSB !632, !LSB !557, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_5)) begin
		auto_pthread_wrapper_OC_6_preheaderi_20_reg <= auto_pthread_wrapper_OC_6_preheaderi_20;
	end
end
always @(*) begin
	auto_pthread_wrapper_OC_6_preheaderi_21 = main_0_6_inputFIFO_consumed_data;
end
always @(*) begin
	auto_pthread_wrapper_OC_6_preheaderi_22 = main_0_7_inputFIFO_consumed_data;
end
always @(*) begin
	auto_pthread_wrapper_OC_6_preheaderi_23 = main_0_8_inputFIFO_consumed_data;
end
always @(*) begin
	/* auto_pthread_wrapper_OC_6: %.preheader.i*/
	/*   %24 = add i64 %22, %21, !dbg !663, !MSB !632, !LSB !557, !extendFrom !632*/
		auto_pthread_wrapper_OC_6_preheaderi_24 = (auto_pthread_wrapper_OC_6_preheaderi_22 + auto_pthread_wrapper_OC_6_preheaderi_21);
end
always @(*) begin
	/* auto_pthread_wrapper_OC_6: %.preheader.i*/
	/*   %25 = add i64 %24, %23, !dbg !671, !MSB !632, !LSB !557, !extendFrom !632*/
		auto_pthread_wrapper_OC_6_preheaderi_25 = (auto_pthread_wrapper_OC_6_preheaderi_24 + auto_pthread_wrapper_OC_6_preheaderi_23);
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_6: %.preheader.i*/
	/*   %25 = add i64 %24, %23, !dbg !671, !MSB !632, !LSB !557, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_6)) begin
		auto_pthread_wrapper_OC_6_preheaderi_25_reg <= auto_pthread_wrapper_OC_6_preheaderi_25;
	end
end
always @(*) begin
	auto_pthread_wrapper_OC_6_preheaderi_26 = main_0_6_inputFIFO_consumed_data;
end
always @(*) begin
	auto_pthread_wrapper_OC_6_preheaderi_27 = main_0_7_inputFIFO_consumed_data;
end
always @(*) begin
	auto_pthread_wrapper_OC_6_preheaderi_28 = main_0_8_inputFIFO_consumed_data;
end
always @(*) begin
	/* auto_pthread_wrapper_OC_6: %.preheader.i*/
	/*   %29 = add i64 %27, %26, !dbg !663, !MSB !632, !LSB !557, !extendFrom !632*/
		auto_pthread_wrapper_OC_6_preheaderi_29 = (auto_pthread_wrapper_OC_6_preheaderi_27 + auto_pthread_wrapper_OC_6_preheaderi_26);
end
always @(*) begin
	/* auto_pthread_wrapper_OC_6: %.preheader.i*/
	/*   %30 = add i64 %29, %28, !dbg !671, !MSB !632, !LSB !557, !extendFrom !632*/
		auto_pthread_wrapper_OC_6_preheaderi_30 = (auto_pthread_wrapper_OC_6_preheaderi_29 + auto_pthread_wrapper_OC_6_preheaderi_28);
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_6: %.preheader.i*/
	/*   %30 = add i64 %29, %28, !dbg !671, !MSB !632, !LSB !557, !extendFrom !632*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_7)) begin
		auto_pthread_wrapper_OC_6_preheaderi_30_reg <= auto_pthread_wrapper_OC_6_preheaderi_30;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_6: %.preheader.i*/
	/*   %31 = add i64 %llvm_cbe_i__PHI_TEMPORARY.02.i, 1, !dbg !699, !MSB !700, !LSB !557, !extendFrom !700*/
		auto_pthread_wrapper_OC_6_preheaderi_31 = ({1'd0,auto_pthread_wrapper_OC_6_preheaderi_llvm_cbe_i__PHI_TEMPORARY02i_reg} + 64'd1);
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_6: %.preheader.i*/
	/*   %31 = add i64 %llvm_cbe_i__PHI_TEMPORARY.02.i, 1, !dbg !699, !MSB !700, !LSB !557, !extendFrom !700*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_2)) begin
		auto_pthread_wrapper_OC_6_preheaderi_31_reg <= auto_pthread_wrapper_OC_6_preheaderi_31;
	end
end
always @(*) begin
	/* auto_pthread_wrapper_OC_6: %.preheader.i*/
	/*   %exitcond1 = icmp eq i64 %31, 6, !dbg !622, !MSB !557, !LSB !557, !extendFrom !557*/
		auto_pthread_wrapper_OC_6_preheaderi_exitcond1 = (auto_pthread_wrapper_OC_6_preheaderi_31 == 64'd6);
end
always @(posedge clk) begin
	/* auto_pthread_wrapper_OC_6: %.preheader.i*/
	/*   %exitcond1 = icmp eq i64 %31, 6, !dbg !622, !MSB !557, !LSB !557, !extendFrom !557*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_2)) begin
		auto_pthread_wrapper_OC_6_preheaderi_exitcond1_reg <= auto_pthread_wrapper_OC_6_preheaderi_exitcond1;
	end
end
always @(posedge clk) begin
	if (main_0_6_inputFIFO_consumed_taken) begin
		main_0_6_inputFIFO_consumed_valid <= 1'd0;
	end
	if ((main_0_6_ready_to_source & main_0_6_valid_from_source)) begin
		main_0_6_inputFIFO_consumed_valid <= 1'd1;
	end
	if (reset) begin
		main_0_6_inputFIFO_consumed_valid <= 1'd0;
	end
end
always @(posedge clk) begin
	if ((main_0_6_ready_to_source & main_0_6_valid_from_source)) begin
		main_0_6_inputFIFO_consumed_data <= main_0_6_data_from_source;
	end
	if (reset) begin
		main_0_6_inputFIFO_consumed_data <= 1'd0;
	end
end
always @(*) begin
	main_0_6_inputFIFO_consumed_taken = 1'd0;
	if (reset) begin
		main_0_6_inputFIFO_consumed_taken = 1'd0;
	end
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_2)) begin
		main_0_6_inputFIFO_consumed_taken = ~(fsm_stall);
	end
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_3)) begin
		main_0_6_inputFIFO_consumed_taken = ~(fsm_stall);
	end
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_4)) begin
		main_0_6_inputFIFO_consumed_taken = ~(fsm_stall);
	end
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_5)) begin
		main_0_6_inputFIFO_consumed_taken = ~(fsm_stall);
	end
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_6)) begin
		main_0_6_inputFIFO_consumed_taken = ~(fsm_stall);
	end
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_7)) begin
		main_0_6_inputFIFO_consumed_taken = ~(fsm_stall);
	end
end
always @(posedge clk) begin
	if (main_0_7_inputFIFO_consumed_taken) begin
		main_0_7_inputFIFO_consumed_valid <= 1'd0;
	end
	if ((main_0_7_ready_to_source & main_0_7_valid_from_source)) begin
		main_0_7_inputFIFO_consumed_valid <= 1'd1;
	end
	if (reset) begin
		main_0_7_inputFIFO_consumed_valid <= 1'd0;
	end
end
always @(posedge clk) begin
	if ((main_0_7_ready_to_source & main_0_7_valid_from_source)) begin
		main_0_7_inputFIFO_consumed_data <= main_0_7_data_from_source;
	end
	if (reset) begin
		main_0_7_inputFIFO_consumed_data <= 1'd0;
	end
end
always @(*) begin
	main_0_7_inputFIFO_consumed_taken = 1'd0;
	if (reset) begin
		main_0_7_inputFIFO_consumed_taken = 1'd0;
	end
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_2)) begin
		main_0_7_inputFIFO_consumed_taken = ~(fsm_stall);
	end
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_3)) begin
		main_0_7_inputFIFO_consumed_taken = ~(fsm_stall);
	end
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_4)) begin
		main_0_7_inputFIFO_consumed_taken = ~(fsm_stall);
	end
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_5)) begin
		main_0_7_inputFIFO_consumed_taken = ~(fsm_stall);
	end
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_6)) begin
		main_0_7_inputFIFO_consumed_taken = ~(fsm_stall);
	end
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_7)) begin
		main_0_7_inputFIFO_consumed_taken = ~(fsm_stall);
	end
end
always @(posedge clk) begin
	if (main_0_8_inputFIFO_consumed_taken) begin
		main_0_8_inputFIFO_consumed_valid <= 1'd0;
	end
	if ((main_0_8_ready_to_source & main_0_8_valid_from_source)) begin
		main_0_8_inputFIFO_consumed_valid <= 1'd1;
	end
	if (reset) begin
		main_0_8_inputFIFO_consumed_valid <= 1'd0;
	end
end
always @(posedge clk) begin
	if ((main_0_8_ready_to_source & main_0_8_valid_from_source)) begin
		main_0_8_inputFIFO_consumed_data <= main_0_8_data_from_source;
	end
	if (reset) begin
		main_0_8_inputFIFO_consumed_data <= 1'd0;
	end
end
always @(*) begin
	main_0_8_inputFIFO_consumed_taken = 1'd0;
	if (reset) begin
		main_0_8_inputFIFO_consumed_taken = 1'd0;
	end
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_2)) begin
		main_0_8_inputFIFO_consumed_taken = ~(fsm_stall);
	end
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_3)) begin
		main_0_8_inputFIFO_consumed_taken = ~(fsm_stall);
	end
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_4)) begin
		main_0_8_inputFIFO_consumed_taken = ~(fsm_stall);
	end
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_5)) begin
		main_0_8_inputFIFO_consumed_taken = ~(fsm_stall);
	end
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_6)) begin
		main_0_8_inputFIFO_consumed_taken = ~(fsm_stall);
	end
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_7)) begin
		main_0_8_inputFIFO_consumed_taken = ~(fsm_stall);
	end
end
always @(posedge clk) begin
	main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_3_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_9_valid_to_sink) & ~(main_0_9_ready_from_sink));
end
always @(posedge clk) begin
	main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_3_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_3_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_3) & (main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_3_not_accessed_due_to_stall_a | main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_3_stalln_reg));
end
always @(posedge clk) begin
	main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_4_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_9_valid_to_sink) & ~(main_0_9_ready_from_sink));
end
always @(posedge clk) begin
	main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_4_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_4_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_4) & (main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_4_not_accessed_due_to_stall_a | main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_4_stalln_reg));
end
always @(posedge clk) begin
	main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_5_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_9_valid_to_sink) & ~(main_0_9_ready_from_sink));
end
always @(posedge clk) begin
	main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_5_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_5_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_5) & (main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_5_not_accessed_due_to_stall_a | main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_5_stalln_reg));
end
always @(posedge clk) begin
	main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_6_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_9_valid_to_sink) & ~(main_0_9_ready_from_sink));
end
always @(posedge clk) begin
	main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_6_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_6_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_6) & (main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_6_not_accessed_due_to_stall_a | main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_6_stalln_reg));
end
always @(posedge clk) begin
	main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_7_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_9_valid_to_sink) & ~(main_0_9_ready_from_sink));
end
always @(posedge clk) begin
	main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_7_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_7_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_7) & (main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_7_not_accessed_due_to_stall_a | main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_7_stalln_reg));
end
always @(posedge clk) begin
	main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_8_not_accessed_due_to_stall_a <= ((fsm_stall & main_0_9_valid_to_sink) & ~(main_0_9_ready_from_sink));
end
always @(posedge clk) begin
	main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_8_stalln_reg <= ~(fsm_stall);
end
always @(*) begin
	main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_8_enable_cond_a = ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_8) & (main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_8_not_accessed_due_to_stall_a | main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_8_stalln_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
	end
	/* auto_pthread_wrapper_OC_6: %main_OC_process4.exit*/
	/*   ret void, !MSB !556, !LSB !557, !extendFrom !556*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_main_OC_process4exit_9)) begin
		finish <= (fsm_stall == 1'd0);
	end
end
always @(*) begin
	main_0_6_ready_to_source = (~(main_0_6_inputFIFO_consumed_valid) | main_0_6_inputFIFO_consumed_taken);
	if (reset) begin
		main_0_6_ready_to_source = 1'd0;
	end
end
always @(*) begin
	main_0_7_ready_to_source = (~(main_0_7_inputFIFO_consumed_valid) | main_0_7_inputFIFO_consumed_taken);
	if (reset) begin
		main_0_7_ready_to_source = 1'd0;
	end
end
always @(*) begin
	main_0_8_ready_to_source = (~(main_0_8_inputFIFO_consumed_valid) | main_0_8_inputFIFO_consumed_taken);
	if (reset) begin
		main_0_8_ready_to_source = 1'd0;
	end
end
always @(*) begin
	main_0_9_valid_to_sink = 1'd0;
	if (main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_3_enable_cond_a) begin
		main_0_9_valid_to_sink = 1'd1;
	end
	if (main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_4_enable_cond_a) begin
		main_0_9_valid_to_sink = 1'd1;
	end
	if (main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_5_enable_cond_a) begin
		main_0_9_valid_to_sink = 1'd1;
	end
	if (main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_6_enable_cond_a) begin
		main_0_9_valid_to_sink = 1'd1;
	end
	if (main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_7_enable_cond_a) begin
		main_0_9_valid_to_sink = 1'd1;
	end
	if (main_0_9_outputFIFO_LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_8_enable_cond_a) begin
		main_0_9_valid_to_sink = 1'd1;
	end
end
always @(*) begin
	main_0_9_data_to_sink = 64'd0;
	/* auto_pthread_wrapper_OC_6: %.preheader.i*/
	/*   tail call void @fifo_write(%struct.FIFO* %.0.3.val, i64 %5) #12, !dbg !674, !MSB !556, !LSB !557, !extendFrom !556*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_3)) begin
		main_0_9_data_to_sink = auto_pthread_wrapper_OC_6_preheaderi_5_reg;
	end
	/* auto_pthread_wrapper_OC_6: %.preheader.i*/
	/*   tail call void @fifo_write(%struct.FIFO* %.0.3.val, i64 %10) #12, !dbg !674, !MSB !556, !LSB !557, !extendFrom !556*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_4)) begin
		main_0_9_data_to_sink = auto_pthread_wrapper_OC_6_preheaderi_10_reg;
	end
	/* auto_pthread_wrapper_OC_6: %.preheader.i*/
	/*   tail call void @fifo_write(%struct.FIFO* %.0.3.val, i64 %15) #12, !dbg !674, !MSB !556, !LSB !557, !extendFrom !556*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_5)) begin
		main_0_9_data_to_sink = auto_pthread_wrapper_OC_6_preheaderi_15_reg;
	end
	/* auto_pthread_wrapper_OC_6: %.preheader.i*/
	/*   tail call void @fifo_write(%struct.FIFO* %.0.3.val, i64 %20) #12, !dbg !674, !MSB !556, !LSB !557, !extendFrom !556*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_6)) begin
		main_0_9_data_to_sink = auto_pthread_wrapper_OC_6_preheaderi_20_reg;
	end
	/* auto_pthread_wrapper_OC_6: %.preheader.i*/
	/*   tail call void @fifo_write(%struct.FIFO* %.0.3.val, i64 %25) #12, !dbg !674, !MSB !556, !LSB !557, !extendFrom !556*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_7)) begin
		main_0_9_data_to_sink = auto_pthread_wrapper_OC_6_preheaderi_25_reg;
	end
	/* auto_pthread_wrapper_OC_6: %.preheader.i*/
	/*   tail call void @fifo_write(%struct.FIFO* %.0.3.val, i64 %30) #12, !dbg !674, !MSB !556, !LSB !557, !extendFrom !556*/
	if ((cur_state == LEGUP_F_auto_pthread_wrapper_OC_6_BB_preheaderi_8)) begin
		main_0_9_data_to_sink = auto_pthread_wrapper_OC_6_preheaderi_30_reg;
	end
end

endmodule
module ram_dual_port
(
	clk,
	clken,
	address_a,
	address_b,
	wren_a,
	wren_b,
	data_a,
	data_b,
	byteena_a,
	byteena_b,
	q_a,
	q_b
);

parameter  width_a = 1'd0;
parameter  width_b = 1'd0;
parameter  widthad_a = 1'd0;
parameter  widthad_b = 1'd0;
parameter  numwords_a = 1'd0;
parameter  numwords_b = 1'd0;
parameter  latency = 1;
parameter  init_file = "UNUSED";
parameter  width_be_a = 1'd0;
parameter  width_be_b = 1'd0;
input  clk;
input  clken;
input [(widthad_a-1):0] address_a;
input [(widthad_b-1):0] address_b;
output wire [(width_a-1):0] q_a;
output wire [(width_b-1):0] q_b;
wire [(width_a-1):0] q_a_wire;
wire [(width_b-1):0] q_b_wire;
input  wren_a;
input  wren_b;
input [(width_a-1):0] data_a;
input [(width_b-1):0] data_b;
input [width_be_a-1:0] byteena_a;
input [width_be_b-1:0] byteena_b;
reg  clk_wire;

altsyncram altsyncram_component (
	.address_a (address_a),
	.address_b (address_b),
    .clock0 (clk_wire),
    .clock1 (1'd1),
    .clocken0 (clken),
    .clocken1 (1'd1),
    .clocken2 (1'd1),
    .clocken3 (1'd1),
    .aclr0 (1'd0),
    .aclr1 (1'd0),
    .addressstall_a (1'd0),
    .addressstall_b (1'd0),
    .eccstatus (),
    .rden_a (clken),
    .rden_b (clken),
    .q_a (q_a_wire),
    .q_b (q_b_wire),
    .wren_a (wren_a),
    .wren_b (wren_b),
    .data_a (data_a),
    .data_b (data_b),
    .byteena_a (byteena_a),
    .byteena_b (byteena_b)
);
defparam
    altsyncram_component.width_byteena_a = width_be_a,
    altsyncram_component.width_byteena_b = width_be_b,
    altsyncram_component.operation_mode = "BIDIR_DUAL_PORT",
    altsyncram_component.read_during_write_mode_mixed_ports = "OLD_DATA",
    altsyncram_component.init_file = init_file,
    altsyncram_component.lpm_hint = "ENABLE_RUNTIME_MOD=NO",
    altsyncram_component.lpm_type = "altsyncram",
    altsyncram_component.power_up_uninitialized = "FALSE",
    altsyncram_component.intended_device_family = "Cyclone V",
    altsyncram_component.clock_enable_input_a = "BYPASS",
    altsyncram_component.clock_enable_input_b = "BYPASS",
    altsyncram_component.clock_enable_output_a = "BYPASS",
    altsyncram_component.clock_enable_output_b = "BYPASS",
    altsyncram_component.outdata_aclr_a = "NONE",
    altsyncram_component.outdata_aclr_b = "NONE",
    altsyncram_component.outdata_reg_a = "UNREGISTERED",
    altsyncram_component.outdata_reg_b = "UNREGISTERED",
    altsyncram_component.numwords_a = numwords_a,
    altsyncram_component.numwords_b = numwords_b,
    altsyncram_component.widthad_a = widthad_a,
    altsyncram_component.widthad_b = widthad_b,
    altsyncram_component.width_a = width_a,
    altsyncram_component.width_b = width_b,
    altsyncram_component.address_reg_b = "CLOCK0",
    altsyncram_component.byteena_reg_b = "CLOCK0",
    altsyncram_component.indata_reg_b = "CLOCK0",
    altsyncram_component.wrcontrol_wraddress_reg_b = "CLOCK0";

always @(*) begin
	clk_wire = clk;
end

integer j;

reg [(width_a-1):0] q_a_reg[latency:1];

always @(*)
begin
   q_a_reg[1] <= q_a_wire;
end

always @(posedge clk)
if (clken)
begin
   for (j = 1; j < latency; j=j+1)
   begin
       q_a_reg[j+1] <= q_a_reg[j];
   end
end

assign q_a = q_a_reg[latency];
reg [(width_b-1):0] q_b_reg[latency:1];

always @(*)
begin
   q_b_reg[1] <= q_b_wire;
end

always @(posedge clk)
if (clken)
begin
   for (j = 1; j < latency; j=j+1)
   begin
       q_b_reg[j+1] <= q_b_reg[j];
   end
end

assign q_b = q_b_reg[latency];

endmodule
module round_robin_arbiter (
	rst_an,
	clk,
	req_in,
	grant_final,
	memory_controller_waitrequest
);

parameter N = 4;
input		rst_an;
input		clk;
input	[N-1:0]	req_in;
input   memory_controller_waitrequest;
output	[N-1:0]	grant_final;

wire [N-1:0] req_final;
wire [N-1:0] req;
reg	[N-1:0]	req_reg;
reg	[N-1:0]	rotate_ptr;
wire	[N-1:0]	mask_req;
wire	[N-1:0]	mask_grant;
wire	[N-1:0]	grant_comb;
reg	[N-1:0]	grant;
wire		no_mask_req;
wire	[N-1:0] nomask_grant;
wire		update_ptr;
genvar i;

assign grant_final = grant_comb;
always @(posedge clk)
begin
	if (!memory_controller_waitrequest)
	req_reg[N-1:0] <= req_final[N-1:0];
end

assign req_final[N-1:0] = req_in[N-1:0] & ~req_reg[N-1:0];
assign req[N-1:0] = req_in[N-1:0];
// rotate pointer update logic
assign update_ptr = |grant[N-1:0];
always @ (posedge clk or negedge rst_an)
begin
	if (!rst_an)
	begin
		rotate_ptr[0] <= 1'b1;
		rotate_ptr[1] <= 1'b1;
	end
	else if (update_ptr)
	begin
		// note: N must be at least 2
		rotate_ptr[0] <= grant[N-1];
		rotate_ptr[1] <= grant[N-1] | grant[0];
	end
end

generate
for (i=2;i<N;i=i+1) begin : abc
always @ (posedge clk or negedge rst_an)
begin
	if (!rst_an)
		rotate_ptr[i] <= 1'b1;
	else if (update_ptr)
		rotate_ptr[i] <= grant[N-1] | (|grant[i-1:0]);
end
end
endgenerate

// mask grant generation logic
assign mask_req[N-1:0] = req[N-1:0] & rotate_ptr[N-1:0];

assign mask_grant[0] = mask_req[0];
generate
for (i=1;i<N;i=i+1) begin : abcd
	assign mask_grant[i] = (~|mask_req[i-1:0]) & mask_req[i];
end
endgenerate

// non-mask grant generation logic
assign nomask_grant[0] = req[0];
generate
for (i=1;i<N;i=i+1) begin : abcde
	assign nomask_grant[i] = (~|req[i-1:0]) & req[i];
end
endgenerate

// grant generation logic
assign no_mask_req = ~|mask_req[N-1:0];
assign grant_comb[N-1:0] = mask_grant[N-1:0] | (nomask_grant[N-1:0] & {N{no_mask_req}});

always @ (posedge clk or negedge rst_an)
begin
	if (!rst_an)	grant[N-1:0] <= {N{1'b0}};
	else if (!memory_controller_waitrequest) grant[N-1:0] <= grant_comb[N-1:0] & ~grant[N-1:0];

end

endmodule

`timescale 1 ns / 1 ns
module top
(
	clk,
	reset,
	start,
	finish,
	return_val
);

input  clk;
input  reset;
input  start;
output reg  finish;
output reg [31:0] return_val;
reg  main_inst_clk;
reg  main_inst_reset;
reg  main_inst_start;
wire  main_inst_finish;
wire [31:0] main_inst_return_val;
wire  main_inst_memset_start;
wire  main_inst_memset_finish;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_inst_memset_return_val;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_inst_memset_arg_0;
wire [31:0] main_inst_memset_arg_1;
wire [63:0] main_inst_memset_arg_2;
wire  main_inst_auto_pthread_wrapper_start;
wire [15:0] main_inst_auto_pthread_wrapper_threadID;
wire  main_inst_auto_pthread_wrapper_OC_1_start;
wire [15:0] main_inst_auto_pthread_wrapper_OC_1_threadID;
wire  main_inst_auto_pthread_wrapper_OC_2_start;
wire [15:0] main_inst_auto_pthread_wrapper_OC_2_threadID;
wire  main_inst_auto_pthread_wrapper_OC_3_start;
wire [15:0] main_inst_auto_pthread_wrapper_OC_3_threadID;
wire  main_inst_auto_pthread_wrapper_OC_4_start;
wire [15:0] main_inst_auto_pthread_wrapper_OC_4_threadID;
wire  main_inst_auto_pthread_wrapper_OC_5_start;
wire [15:0] main_inst_auto_pthread_wrapper_OC_5_threadID;
wire  main_inst_auto_pthread_wrapper_OC_6_start;
wire [15:0] main_inst_auto_pthread_wrapper_OC_6_threadID;
wire  main_inst_memory_controller_0_write_enable_a;
wire [63:0] main_inst_memory_controller_0_in_a;
wire  main_inst_memory_controller_0_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_inst_memory_controller_0_address_a;
wire [1:0] main_inst_memory_controller_0_size_a;
reg [63:0] main_inst_memory_controller_0_out_a;
reg  main_inst_memory_controller_0_waitrequest_a;
wire  main_inst_memory_controller_0_user_state_enable_a;
wire  main_inst_memory_controller_0_write_enable_b;
wire [63:0] main_inst_memory_controller_0_in_b;
wire  main_inst_memory_controller_0_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_inst_memory_controller_0_address_b;
wire [1:0] main_inst_memory_controller_0_size_b;
reg [63:0] main_inst_memory_controller_0_out_b;
reg  main_inst_memory_controller_0_waitrequest_b;
wire  main_inst_memory_controller_0_user_state_enable_b;
wire  main_inst_main_0_9_ready_to_source;
reg  main_inst_main_0_9_valid_from_source;
reg [63:0] main_inst_main_0_9_data_from_source;
reg  main_inst_finish_reg;
reg [31:0] main_inst_return_val_reg;
reg  memory_controller_0_inst_clk;
reg  memory_controller_0_inst_memory_controller_waitrequest;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_0_inst_memory_controller_address_a;
reg  memory_controller_0_inst_memory_controller_enable_a;
reg [1:0] memory_controller_0_inst_memory_controller_size_a;
reg  memory_controller_0_inst_memory_controller_write_enable_a;
reg [63:0] memory_controller_0_inst_memory_controller_in_a;
wire [63:0] memory_controller_0_inst_memory_controller_out_reg_a;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_0_inst_memory_controller_address_b;
reg  memory_controller_0_inst_memory_controller_enable_b;
reg [1:0] memory_controller_0_inst_memory_controller_size_b;
reg  memory_controller_0_inst_memory_controller_write_enable_b;
reg [63:0] memory_controller_0_inst_memory_controller_in_b;
wire [63:0] memory_controller_0_inst_memory_controller_out_reg_b;
reg  main_0_9_inst_clk;
reg  main_0_9_inst_reset;
reg  main_0_9_inst_clken;
reg  main_0_9_inst_write_en;
reg [63:0] main_0_9_inst_write_data;
reg  main_0_9_inst_read_en;
wire [63:0] main_0_9_inst_read_data;
wire  main_0_9_inst_full;
wire  main_0_9_inst_almost_full;
wire  main_0_9_inst_empty;
wire  main_0_9_inst_almost_empty;
wire [1:0] main_0_9_inst_usedw;
reg  auto_pthread_wrapper_inst_clk;
reg  auto_pthread_wrapper_inst_reset;
reg  auto_pthread_wrapper_inst_start;
wire  auto_pthread_wrapper_inst_finish;
wire  auto_pthread_wrapper_inst_memory_controller_0_write_enable_a;
wire [63:0] auto_pthread_wrapper_inst_memory_controller_0_in_a;
wire  auto_pthread_wrapper_inst_memory_controller_0_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_inst_memory_controller_0_address_a;
wire [1:0] auto_pthread_wrapper_inst_memory_controller_0_size_a;
reg [63:0] auto_pthread_wrapper_inst_memory_controller_0_out_a;
reg  auto_pthread_wrapper_inst_memory_controller_0_waitrequest_a;
wire  auto_pthread_wrapper_inst_memory_controller_0_user_state_enable_a;
wire  auto_pthread_wrapper_inst_memory_controller_0_write_enable_b;
wire [63:0] auto_pthread_wrapper_inst_memory_controller_0_in_b;
wire  auto_pthread_wrapper_inst_memory_controller_0_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_inst_memory_controller_0_address_b;
wire [1:0] auto_pthread_wrapper_inst_memory_controller_0_size_b;
reg [63:0] auto_pthread_wrapper_inst_memory_controller_0_out_b;
reg  auto_pthread_wrapper_inst_memory_controller_0_waitrequest_b;
wire  auto_pthread_wrapper_inst_memory_controller_0_user_state_enable_b;
reg  auto_pthread_wrapper_inst_main_0_3_ready_from_sink;
wire  auto_pthread_wrapper_inst_main_0_3_valid_to_sink;
wire [63:0] auto_pthread_wrapper_inst_main_0_3_data_to_sink;
reg  auto_pthread_wrapper_inst_finish_reg;
reg  main_0_3_inst_clk;
reg  main_0_3_inst_reset;
reg  main_0_3_inst_clken;
reg  main_0_3_inst_write_en;
reg [63:0] main_0_3_inst_write_data;
reg  main_0_3_inst_read_en;
wire [63:0] main_0_3_inst_read_data;
wire  main_0_3_inst_full;
wire  main_0_3_inst_almost_full;
wire  main_0_3_inst_empty;
wire  main_0_3_inst_almost_empty;
wire [4:0] main_0_3_inst_usedw;
reg  auto_pthread_wrapper_OC_1_inst_clk;
reg  auto_pthread_wrapper_OC_1_inst_reset;
reg  auto_pthread_wrapper_OC_1_inst_start;
wire  auto_pthread_wrapper_OC_1_inst_finish;
wire  auto_pthread_wrapper_OC_1_inst_memory_controller_0_write_enable_a;
wire [63:0] auto_pthread_wrapper_OC_1_inst_memory_controller_0_in_a;
wire  auto_pthread_wrapper_OC_1_inst_memory_controller_0_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_1_inst_memory_controller_0_address_a;
wire [1:0] auto_pthread_wrapper_OC_1_inst_memory_controller_0_size_a;
reg [63:0] auto_pthread_wrapper_OC_1_inst_memory_controller_0_out_a;
reg  auto_pthread_wrapper_OC_1_inst_memory_controller_0_waitrequest_a;
wire  auto_pthread_wrapper_OC_1_inst_memory_controller_0_user_state_enable_a;
wire  auto_pthread_wrapper_OC_1_inst_memory_controller_0_write_enable_b;
wire [63:0] auto_pthread_wrapper_OC_1_inst_memory_controller_0_in_b;
wire  auto_pthread_wrapper_OC_1_inst_memory_controller_0_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_1_inst_memory_controller_0_address_b;
wire [1:0] auto_pthread_wrapper_OC_1_inst_memory_controller_0_size_b;
reg [63:0] auto_pthread_wrapper_OC_1_inst_memory_controller_0_out_b;
reg  auto_pthread_wrapper_OC_1_inst_memory_controller_0_waitrequest_b;
wire  auto_pthread_wrapper_OC_1_inst_memory_controller_0_user_state_enable_b;
reg  auto_pthread_wrapper_OC_1_inst_main_0_4_ready_from_sink;
wire  auto_pthread_wrapper_OC_1_inst_main_0_4_valid_to_sink;
wire [63:0] auto_pthread_wrapper_OC_1_inst_main_0_4_data_to_sink;
reg  auto_pthread_wrapper_OC_1_inst_finish_reg;
reg  main_0_4_inst_clk;
reg  main_0_4_inst_reset;
reg  main_0_4_inst_clken;
reg  main_0_4_inst_write_en;
reg [63:0] main_0_4_inst_write_data;
reg  main_0_4_inst_read_en;
wire [63:0] main_0_4_inst_read_data;
wire  main_0_4_inst_full;
wire  main_0_4_inst_almost_full;
wire  main_0_4_inst_empty;
wire  main_0_4_inst_almost_empty;
wire [4:0] main_0_4_inst_usedw;
reg  auto_pthread_wrapper_OC_2_inst_clk;
reg  auto_pthread_wrapper_OC_2_inst_reset;
reg  auto_pthread_wrapper_OC_2_inst_start;
wire  auto_pthread_wrapper_OC_2_inst_finish;
wire  auto_pthread_wrapper_OC_2_inst_memory_controller_0_write_enable_a;
wire [63:0] auto_pthread_wrapper_OC_2_inst_memory_controller_0_in_a;
wire  auto_pthread_wrapper_OC_2_inst_memory_controller_0_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_2_inst_memory_controller_0_address_a;
wire [1:0] auto_pthread_wrapper_OC_2_inst_memory_controller_0_size_a;
reg [63:0] auto_pthread_wrapper_OC_2_inst_memory_controller_0_out_a;
reg  auto_pthread_wrapper_OC_2_inst_memory_controller_0_waitrequest_a;
wire  auto_pthread_wrapper_OC_2_inst_memory_controller_0_user_state_enable_a;
wire  auto_pthread_wrapper_OC_2_inst_memory_controller_0_write_enable_b;
wire [63:0] auto_pthread_wrapper_OC_2_inst_memory_controller_0_in_b;
wire  auto_pthread_wrapper_OC_2_inst_memory_controller_0_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_2_inst_memory_controller_0_address_b;
wire [1:0] auto_pthread_wrapper_OC_2_inst_memory_controller_0_size_b;
reg [63:0] auto_pthread_wrapper_OC_2_inst_memory_controller_0_out_b;
reg  auto_pthread_wrapper_OC_2_inst_memory_controller_0_waitrequest_b;
wire  auto_pthread_wrapper_OC_2_inst_memory_controller_0_user_state_enable_b;
reg  auto_pthread_wrapper_OC_2_inst_main_0_5_ready_from_sink;
wire  auto_pthread_wrapper_OC_2_inst_main_0_5_valid_to_sink;
wire [63:0] auto_pthread_wrapper_OC_2_inst_main_0_5_data_to_sink;
reg  auto_pthread_wrapper_OC_2_inst_finish_reg;
reg  main_0_5_inst_clk;
reg  main_0_5_inst_reset;
reg  main_0_5_inst_clken;
reg  main_0_5_inst_write_en;
reg [63:0] main_0_5_inst_write_data;
reg  main_0_5_inst_read_en;
wire [63:0] main_0_5_inst_read_data;
wire  main_0_5_inst_full;
wire  main_0_5_inst_almost_full;
wire  main_0_5_inst_empty;
wire  main_0_5_inst_almost_empty;
wire [4:0] main_0_5_inst_usedw;
reg  auto_pthread_wrapper_OC_3_inst_clk;
reg  auto_pthread_wrapper_OC_3_inst_reset;
reg  auto_pthread_wrapper_OC_3_inst_start;
wire  auto_pthread_wrapper_OC_3_inst_finish;
wire  auto_pthread_wrapper_OC_3_inst_memset_start;
wire  auto_pthread_wrapper_OC_3_inst_memset_finish;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_3_inst_memset_return_val;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_3_inst_memset_arg_0;
wire [31:0] auto_pthread_wrapper_OC_3_inst_memset_arg_1;
wire [63:0] auto_pthread_wrapper_OC_3_inst_memset_arg_2;
wire  auto_pthread_wrapper_OC_3_inst_memory_controller_2_write_enable_a;
wire [63:0] auto_pthread_wrapper_OC_3_inst_memory_controller_2_in_a;
wire  auto_pthread_wrapper_OC_3_inst_memory_controller_2_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_3_inst_memory_controller_2_address_a;
wire [1:0] auto_pthread_wrapper_OC_3_inst_memory_controller_2_size_a;
reg [63:0] auto_pthread_wrapper_OC_3_inst_memory_controller_2_out_a;
wire  auto_pthread_wrapper_OC_3_inst_memory_controller_2_waitrequest_a;
wire  auto_pthread_wrapper_OC_3_inst_memory_controller_2_user_state_enable_a;
wire  auto_pthread_wrapper_OC_3_inst_memory_controller_2_write_enable_b;
wire [63:0] auto_pthread_wrapper_OC_3_inst_memory_controller_2_in_b;
wire  auto_pthread_wrapper_OC_3_inst_memory_controller_2_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_3_inst_memory_controller_2_address_b;
wire [1:0] auto_pthread_wrapper_OC_3_inst_memory_controller_2_size_b;
reg [63:0] auto_pthread_wrapper_OC_3_inst_memory_controller_2_out_b;
wire  auto_pthread_wrapper_OC_3_inst_memory_controller_2_waitrequest_b;
wire  auto_pthread_wrapper_OC_3_inst_memory_controller_2_user_state_enable_b;
wire  auto_pthread_wrapper_OC_3_inst_main_0_3_ready_to_source;
reg  auto_pthread_wrapper_OC_3_inst_main_0_3_valid_from_source;
reg [63:0] auto_pthread_wrapper_OC_3_inst_main_0_3_data_from_source;
reg  auto_pthread_wrapper_OC_3_inst_main_0_6_ready_from_sink;
wire  auto_pthread_wrapper_OC_3_inst_main_0_6_valid_to_sink;
wire [63:0] auto_pthread_wrapper_OC_3_inst_main_0_6_data_to_sink;
reg  auto_pthread_wrapper_OC_3_inst_finish_reg;
reg  memory_controller_2_inst_clk;
reg  memory_controller_2_inst_memory_controller_waitrequest;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_2_inst_memory_controller_address_a;
reg  memory_controller_2_inst_memory_controller_enable_a;
reg [1:0] memory_controller_2_inst_memory_controller_size_a;
reg  memory_controller_2_inst_memory_controller_write_enable_a;
reg [63:0] memory_controller_2_inst_memory_controller_in_a;
wire [63:0] memory_controller_2_inst_memory_controller_out_reg_a;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_2_inst_memory_controller_address_b;
reg  memory_controller_2_inst_memory_controller_enable_b;
reg [1:0] memory_controller_2_inst_memory_controller_size_b;
reg  memory_controller_2_inst_memory_controller_write_enable_b;
reg [63:0] memory_controller_2_inst_memory_controller_in_b;
wire [63:0] memory_controller_2_inst_memory_controller_out_reg_b;
reg  main_0_6_inst_clk;
reg  main_0_6_inst_reset;
reg  main_0_6_inst_clken;
reg  main_0_6_inst_write_en;
reg [63:0] main_0_6_inst_write_data;
reg  main_0_6_inst_read_en;
wire [63:0] main_0_6_inst_read_data;
wire  main_0_6_inst_full;
wire  main_0_6_inst_almost_full;
wire  main_0_6_inst_empty;
wire  main_0_6_inst_almost_empty;
wire [4:0] main_0_6_inst_usedw;
reg  auto_pthread_wrapper_OC_4_inst_clk;
reg  auto_pthread_wrapper_OC_4_inst_reset;
reg  auto_pthread_wrapper_OC_4_inst_start;
wire  auto_pthread_wrapper_OC_4_inst_finish;
wire  auto_pthread_wrapper_OC_4_inst_memset_start;
wire  auto_pthread_wrapper_OC_4_inst_memset_finish;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_4_inst_memset_return_val;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_4_inst_memset_arg_0;
wire [31:0] auto_pthread_wrapper_OC_4_inst_memset_arg_1;
wire [63:0] auto_pthread_wrapper_OC_4_inst_memset_arg_2;
wire  auto_pthread_wrapper_OC_4_inst_memory_controller_3_write_enable_a;
wire [63:0] auto_pthread_wrapper_OC_4_inst_memory_controller_3_in_a;
wire  auto_pthread_wrapper_OC_4_inst_memory_controller_3_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_4_inst_memory_controller_3_address_a;
wire [1:0] auto_pthread_wrapper_OC_4_inst_memory_controller_3_size_a;
reg [63:0] auto_pthread_wrapper_OC_4_inst_memory_controller_3_out_a;
wire  auto_pthread_wrapper_OC_4_inst_memory_controller_3_waitrequest_a;
wire  auto_pthread_wrapper_OC_4_inst_memory_controller_3_user_state_enable_a;
wire  auto_pthread_wrapper_OC_4_inst_memory_controller_3_write_enable_b;
wire [63:0] auto_pthread_wrapper_OC_4_inst_memory_controller_3_in_b;
wire  auto_pthread_wrapper_OC_4_inst_memory_controller_3_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_4_inst_memory_controller_3_address_b;
wire [1:0] auto_pthread_wrapper_OC_4_inst_memory_controller_3_size_b;
reg [63:0] auto_pthread_wrapper_OC_4_inst_memory_controller_3_out_b;
wire  auto_pthread_wrapper_OC_4_inst_memory_controller_3_waitrequest_b;
wire  auto_pthread_wrapper_OC_4_inst_memory_controller_3_user_state_enable_b;
wire  auto_pthread_wrapper_OC_4_inst_main_0_4_ready_to_source;
reg  auto_pthread_wrapper_OC_4_inst_main_0_4_valid_from_source;
reg [63:0] auto_pthread_wrapper_OC_4_inst_main_0_4_data_from_source;
reg  auto_pthread_wrapper_OC_4_inst_main_0_7_ready_from_sink;
wire  auto_pthread_wrapper_OC_4_inst_main_0_7_valid_to_sink;
wire [63:0] auto_pthread_wrapper_OC_4_inst_main_0_7_data_to_sink;
reg  auto_pthread_wrapper_OC_4_inst_finish_reg;
reg  memory_controller_3_inst_clk;
reg  memory_controller_3_inst_memory_controller_waitrequest;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_3_inst_memory_controller_address_a;
reg  memory_controller_3_inst_memory_controller_enable_a;
reg [1:0] memory_controller_3_inst_memory_controller_size_a;
reg  memory_controller_3_inst_memory_controller_write_enable_a;
reg [63:0] memory_controller_3_inst_memory_controller_in_a;
wire [63:0] memory_controller_3_inst_memory_controller_out_reg_a;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_3_inst_memory_controller_address_b;
reg  memory_controller_3_inst_memory_controller_enable_b;
reg [1:0] memory_controller_3_inst_memory_controller_size_b;
reg  memory_controller_3_inst_memory_controller_write_enable_b;
reg [63:0] memory_controller_3_inst_memory_controller_in_b;
wire [63:0] memory_controller_3_inst_memory_controller_out_reg_b;
reg  main_0_7_inst_clk;
reg  main_0_7_inst_reset;
reg  main_0_7_inst_clken;
reg  main_0_7_inst_write_en;
reg [63:0] main_0_7_inst_write_data;
reg  main_0_7_inst_read_en;
wire [63:0] main_0_7_inst_read_data;
wire  main_0_7_inst_full;
wire  main_0_7_inst_almost_full;
wire  main_0_7_inst_empty;
wire  main_0_7_inst_almost_empty;
wire [4:0] main_0_7_inst_usedw;
reg  auto_pthread_wrapper_OC_5_inst_clk;
reg  auto_pthread_wrapper_OC_5_inst_reset;
reg  auto_pthread_wrapper_OC_5_inst_start;
wire  auto_pthread_wrapper_OC_5_inst_finish;
wire  auto_pthread_wrapper_OC_5_inst_memset_start;
wire  auto_pthread_wrapper_OC_5_inst_memset_finish;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_5_inst_memset_return_val;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_5_inst_memset_arg_0;
wire [31:0] auto_pthread_wrapper_OC_5_inst_memset_arg_1;
wire [63:0] auto_pthread_wrapper_OC_5_inst_memset_arg_2;
wire  auto_pthread_wrapper_OC_5_inst_memory_controller_4_write_enable_a;
wire [63:0] auto_pthread_wrapper_OC_5_inst_memory_controller_4_in_a;
wire  auto_pthread_wrapper_OC_5_inst_memory_controller_4_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_5_inst_memory_controller_4_address_a;
wire [1:0] auto_pthread_wrapper_OC_5_inst_memory_controller_4_size_a;
reg [63:0] auto_pthread_wrapper_OC_5_inst_memory_controller_4_out_a;
wire  auto_pthread_wrapper_OC_5_inst_memory_controller_4_waitrequest_a;
wire  auto_pthread_wrapper_OC_5_inst_memory_controller_4_user_state_enable_a;
wire  auto_pthread_wrapper_OC_5_inst_memory_controller_4_write_enable_b;
wire [63:0] auto_pthread_wrapper_OC_5_inst_memory_controller_4_in_b;
wire  auto_pthread_wrapper_OC_5_inst_memory_controller_4_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] auto_pthread_wrapper_OC_5_inst_memory_controller_4_address_b;
wire [1:0] auto_pthread_wrapper_OC_5_inst_memory_controller_4_size_b;
reg [63:0] auto_pthread_wrapper_OC_5_inst_memory_controller_4_out_b;
wire  auto_pthread_wrapper_OC_5_inst_memory_controller_4_waitrequest_b;
wire  auto_pthread_wrapper_OC_5_inst_memory_controller_4_user_state_enable_b;
wire  auto_pthread_wrapper_OC_5_inst_main_0_5_ready_to_source;
reg  auto_pthread_wrapper_OC_5_inst_main_0_5_valid_from_source;
reg [63:0] auto_pthread_wrapper_OC_5_inst_main_0_5_data_from_source;
reg  auto_pthread_wrapper_OC_5_inst_main_0_8_ready_from_sink;
wire  auto_pthread_wrapper_OC_5_inst_main_0_8_valid_to_sink;
wire [63:0] auto_pthread_wrapper_OC_5_inst_main_0_8_data_to_sink;
reg  auto_pthread_wrapper_OC_5_inst_finish_reg;
reg  memory_controller_4_inst_clk;
reg  memory_controller_4_inst_memory_controller_waitrequest;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_4_inst_memory_controller_address_a;
reg  memory_controller_4_inst_memory_controller_enable_a;
reg [1:0] memory_controller_4_inst_memory_controller_size_a;
reg  memory_controller_4_inst_memory_controller_write_enable_a;
reg [63:0] memory_controller_4_inst_memory_controller_in_a;
wire [63:0] memory_controller_4_inst_memory_controller_out_reg_a;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_4_inst_memory_controller_address_b;
reg  memory_controller_4_inst_memory_controller_enable_b;
reg [1:0] memory_controller_4_inst_memory_controller_size_b;
reg  memory_controller_4_inst_memory_controller_write_enable_b;
reg [63:0] memory_controller_4_inst_memory_controller_in_b;
wire [63:0] memory_controller_4_inst_memory_controller_out_reg_b;
reg  main_0_8_inst_clk;
reg  main_0_8_inst_reset;
reg  main_0_8_inst_clken;
reg  main_0_8_inst_write_en;
reg [63:0] main_0_8_inst_write_data;
reg  main_0_8_inst_read_en;
wire [63:0] main_0_8_inst_read_data;
wire  main_0_8_inst_full;
wire  main_0_8_inst_almost_full;
wire  main_0_8_inst_empty;
wire  main_0_8_inst_almost_empty;
wire [4:0] main_0_8_inst_usedw;
reg  auto_pthread_wrapper_OC_6_inst_clk;
reg  auto_pthread_wrapper_OC_6_inst_reset;
reg  auto_pthread_wrapper_OC_6_inst_start;
wire  auto_pthread_wrapper_OC_6_inst_finish;
wire  auto_pthread_wrapper_OC_6_inst_main_0_6_ready_to_source;
reg  auto_pthread_wrapper_OC_6_inst_main_0_6_valid_from_source;
reg [63:0] auto_pthread_wrapper_OC_6_inst_main_0_6_data_from_source;
wire  auto_pthread_wrapper_OC_6_inst_main_0_7_ready_to_source;
reg  auto_pthread_wrapper_OC_6_inst_main_0_7_valid_from_source;
reg [63:0] auto_pthread_wrapper_OC_6_inst_main_0_7_data_from_source;
wire  auto_pthread_wrapper_OC_6_inst_main_0_8_ready_to_source;
reg  auto_pthread_wrapper_OC_6_inst_main_0_8_valid_from_source;
reg [63:0] auto_pthread_wrapper_OC_6_inst_main_0_8_data_from_source;
reg  auto_pthread_wrapper_OC_6_inst_main_0_9_ready_from_sink;
wire  auto_pthread_wrapper_OC_6_inst_main_0_9_valid_to_sink;
wire [63:0] auto_pthread_wrapper_OC_6_inst_main_0_9_data_to_sink;
reg  auto_pthread_wrapper_OC_6_inst_finish_reg;
reg  round_robin_arbiter_inst_arbiter_memory_controller_0_a_clk;
reg  round_robin_arbiter_inst_arbiter_memory_controller_0_a_rst_an;
reg  round_robin_arbiter_inst_arbiter_memory_controller_0_a_memory_controller_waitrequest;
reg [3:0] round_robin_arbiter_inst_arbiter_memory_controller_0_a_req_in;
wire [3:0] round_robin_arbiter_inst_arbiter_memory_controller_0_a_grant_final;
reg [31:0] arbiter_memory_controller_0_a_address_a;
reg  arbiter_memory_controller_0_a_enable_a;
reg [1:0] arbiter_memory_controller_0_a_size_a;
reg  arbiter_memory_controller_0_a_write_enable_a;
reg [63:0] arbiter_memory_controller_0_a_write_data_a;
reg  round_robin_arbiter_inst_arbiter_memory_controller_0_b_clk;
reg  round_robin_arbiter_inst_arbiter_memory_controller_0_b_rst_an;
reg  round_robin_arbiter_inst_arbiter_memory_controller_0_b_memory_controller_waitrequest;
reg [3:0] round_robin_arbiter_inst_arbiter_memory_controller_0_b_req_in;
wire [3:0] round_robin_arbiter_inst_arbiter_memory_controller_0_b_grant_final;
reg [31:0] arbiter_memory_controller_0_b_address_b;
reg  arbiter_memory_controller_0_b_enable_b;
reg [1:0] arbiter_memory_controller_0_b_size_b;
reg  arbiter_memory_controller_0_b_write_enable_b;
reg [63:0] arbiter_memory_controller_0_b_write_data_b;
reg  main_inst_memory_controller_0_inst_grant_a;
reg  data_receiver_fifo_inst_main_inst_memory_controller_0_inst_a_clk;
reg  data_receiver_fifo_inst_main_inst_memory_controller_0_inst_a_reset;
reg  data_receiver_fifo_inst_main_inst_memory_controller_0_inst_a_data_requested;
reg  data_receiver_fifo_inst_main_inst_memory_controller_0_inst_a_user_enable;
reg [63:0] data_receiver_fifo_inst_main_inst_memory_controller_0_inst_a_data_in;
wire [63:0] data_receiver_fifo_inst_main_inst_memory_controller_0_inst_a_data_out;
reg  main_inst_memory_controller_0_inst_grant_b;
reg  data_receiver_fifo_inst_main_inst_memory_controller_0_inst_b_clk;
reg  data_receiver_fifo_inst_main_inst_memory_controller_0_inst_b_reset;
reg  data_receiver_fifo_inst_main_inst_memory_controller_0_inst_b_data_requested;
reg  data_receiver_fifo_inst_main_inst_memory_controller_0_inst_b_user_enable;
reg [63:0] data_receiver_fifo_inst_main_inst_memory_controller_0_inst_b_data_in;
wire [63:0] data_receiver_fifo_inst_main_inst_memory_controller_0_inst_b_data_out;
reg  auto_pthread_wrapper_inst_memory_controller_0_inst_grant_a;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_inst_memory_controller_0_inst_a_clk;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_inst_memory_controller_0_inst_a_reset;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_inst_memory_controller_0_inst_a_data_requested;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_inst_memory_controller_0_inst_a_user_enable;
reg [63:0] data_receiver_fifo_inst_auto_pthread_wrapper_inst_memory_controller_0_inst_a_data_in;
wire [63:0] data_receiver_fifo_inst_auto_pthread_wrapper_inst_memory_controller_0_inst_a_data_out;
reg  auto_pthread_wrapper_inst_memory_controller_0_inst_grant_b;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_inst_memory_controller_0_inst_b_clk;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_inst_memory_controller_0_inst_b_reset;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_inst_memory_controller_0_inst_b_data_requested;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_inst_memory_controller_0_inst_b_user_enable;
reg [63:0] data_receiver_fifo_inst_auto_pthread_wrapper_inst_memory_controller_0_inst_b_data_in;
wire [63:0] data_receiver_fifo_inst_auto_pthread_wrapper_inst_memory_controller_0_inst_b_data_out;
reg  auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_grant_a;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_a_clk;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_a_reset;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_a_data_requested;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_a_user_enable;
reg [63:0] data_receiver_fifo_inst_auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_a_data_in;
wire [63:0] data_receiver_fifo_inst_auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_a_data_out;
reg  auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_grant_b;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_b_clk;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_b_reset;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_b_data_requested;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_b_user_enable;
reg [63:0] data_receiver_fifo_inst_auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_b_data_in;
wire [63:0] data_receiver_fifo_inst_auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_b_data_out;
reg  auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_grant_a;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_a_clk;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_a_reset;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_a_data_requested;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_a_user_enable;
reg [63:0] data_receiver_fifo_inst_auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_a_data_in;
wire [63:0] data_receiver_fifo_inst_auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_a_data_out;
reg  auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_grant_b;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_b_clk;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_b_reset;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_b_data_requested;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_b_user_enable;
reg [63:0] data_receiver_fifo_inst_auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_b_data_in;
wire [63:0] data_receiver_fifo_inst_auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_b_data_out;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_OC_3_inst_memory_controller_2_inst_a_clk;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_OC_3_inst_memory_controller_2_inst_a_reset;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_OC_3_inst_memory_controller_2_inst_a_data_requested;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_OC_3_inst_memory_controller_2_inst_a_user_enable;
reg [63:0] data_receiver_fifo_inst_auto_pthread_wrapper_OC_3_inst_memory_controller_2_inst_a_data_in;
wire [63:0] data_receiver_fifo_inst_auto_pthread_wrapper_OC_3_inst_memory_controller_2_inst_a_data_out;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_OC_3_inst_memory_controller_2_inst_b_clk;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_OC_3_inst_memory_controller_2_inst_b_reset;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_OC_3_inst_memory_controller_2_inst_b_data_requested;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_OC_3_inst_memory_controller_2_inst_b_user_enable;
reg [63:0] data_receiver_fifo_inst_auto_pthread_wrapper_OC_3_inst_memory_controller_2_inst_b_data_in;
wire [63:0] data_receiver_fifo_inst_auto_pthread_wrapper_OC_3_inst_memory_controller_2_inst_b_data_out;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_OC_4_inst_memory_controller_3_inst_a_clk;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_OC_4_inst_memory_controller_3_inst_a_reset;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_OC_4_inst_memory_controller_3_inst_a_data_requested;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_OC_4_inst_memory_controller_3_inst_a_user_enable;
reg [63:0] data_receiver_fifo_inst_auto_pthread_wrapper_OC_4_inst_memory_controller_3_inst_a_data_in;
wire [63:0] data_receiver_fifo_inst_auto_pthread_wrapper_OC_4_inst_memory_controller_3_inst_a_data_out;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_OC_4_inst_memory_controller_3_inst_b_clk;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_OC_4_inst_memory_controller_3_inst_b_reset;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_OC_4_inst_memory_controller_3_inst_b_data_requested;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_OC_4_inst_memory_controller_3_inst_b_user_enable;
reg [63:0] data_receiver_fifo_inst_auto_pthread_wrapper_OC_4_inst_memory_controller_3_inst_b_data_in;
wire [63:0] data_receiver_fifo_inst_auto_pthread_wrapper_OC_4_inst_memory_controller_3_inst_b_data_out;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_OC_5_inst_memory_controller_4_inst_a_clk;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_OC_5_inst_memory_controller_4_inst_a_reset;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_OC_5_inst_memory_controller_4_inst_a_data_requested;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_OC_5_inst_memory_controller_4_inst_a_user_enable;
reg [63:0] data_receiver_fifo_inst_auto_pthread_wrapper_OC_5_inst_memory_controller_4_inst_a_data_in;
wire [63:0] data_receiver_fifo_inst_auto_pthread_wrapper_OC_5_inst_memory_controller_4_inst_a_data_out;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_OC_5_inst_memory_controller_4_inst_b_clk;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_OC_5_inst_memory_controller_4_inst_b_reset;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_OC_5_inst_memory_controller_4_inst_b_data_requested;
reg  data_receiver_fifo_inst_auto_pthread_wrapper_OC_5_inst_memory_controller_4_inst_b_user_enable;
reg [63:0] data_receiver_fifo_inst_auto_pthread_wrapper_OC_5_inst_memory_controller_4_inst_b_data_in;
wire [63:0] data_receiver_fifo_inst_auto_pthread_wrapper_OC_5_inst_memory_controller_4_inst_b_data_out;


main main_inst (
	.clk (main_inst_clk),
	.reset (main_inst_reset),
	.start (main_inst_start),
	.finish (main_inst_finish),
	.return_val (main_inst_return_val),
	.memset_start (main_inst_memset_start),
	.memset_finish (main_inst_memset_finish),
	.memset_return_val (main_inst_memset_return_val),
	.memset_arg_0 (main_inst_memset_arg_0),
	.memset_arg_1 (main_inst_memset_arg_1),
	.memset_arg_2 (main_inst_memset_arg_2),
	.auto_pthread_wrapper_start (main_inst_auto_pthread_wrapper_start),
	.auto_pthread_wrapper_threadID (main_inst_auto_pthread_wrapper_threadID),
	.auto_pthread_wrapper_OC_1_start (main_inst_auto_pthread_wrapper_OC_1_start),
	.auto_pthread_wrapper_OC_1_threadID (main_inst_auto_pthread_wrapper_OC_1_threadID),
	.auto_pthread_wrapper_OC_2_start (main_inst_auto_pthread_wrapper_OC_2_start),
	.auto_pthread_wrapper_OC_2_threadID (main_inst_auto_pthread_wrapper_OC_2_threadID),
	.auto_pthread_wrapper_OC_3_start (main_inst_auto_pthread_wrapper_OC_3_start),
	.auto_pthread_wrapper_OC_3_threadID (main_inst_auto_pthread_wrapper_OC_3_threadID),
	.auto_pthread_wrapper_OC_4_start (main_inst_auto_pthread_wrapper_OC_4_start),
	.auto_pthread_wrapper_OC_4_threadID (main_inst_auto_pthread_wrapper_OC_4_threadID),
	.auto_pthread_wrapper_OC_5_start (main_inst_auto_pthread_wrapper_OC_5_start),
	.auto_pthread_wrapper_OC_5_threadID (main_inst_auto_pthread_wrapper_OC_5_threadID),
	.auto_pthread_wrapper_OC_6_start (main_inst_auto_pthread_wrapper_OC_6_start),
	.auto_pthread_wrapper_OC_6_threadID (main_inst_auto_pthread_wrapper_OC_6_threadID),
	.memory_controller_0_write_enable_a (main_inst_memory_controller_0_write_enable_a),
	.memory_controller_0_in_a (main_inst_memory_controller_0_in_a),
	.memory_controller_0_enable_a (main_inst_memory_controller_0_enable_a),
	.memory_controller_0_address_a (main_inst_memory_controller_0_address_a),
	.memory_controller_0_size_a (main_inst_memory_controller_0_size_a),
	.memory_controller_0_out_a (main_inst_memory_controller_0_out_a),
	.memory_controller_0_waitrequest_a (main_inst_memory_controller_0_waitrequest_a),
	.memory_controller_0_user_state_enable_a (main_inst_memory_controller_0_user_state_enable_a),
	.memory_controller_0_write_enable_b (main_inst_memory_controller_0_write_enable_b),
	.memory_controller_0_in_b (main_inst_memory_controller_0_in_b),
	.memory_controller_0_enable_b (main_inst_memory_controller_0_enable_b),
	.memory_controller_0_address_b (main_inst_memory_controller_0_address_b),
	.memory_controller_0_size_b (main_inst_memory_controller_0_size_b),
	.memory_controller_0_out_b (main_inst_memory_controller_0_out_b),
	.memory_controller_0_waitrequest_b (main_inst_memory_controller_0_waitrequest_b),
	.memory_controller_0_user_state_enable_b (main_inst_memory_controller_0_user_state_enable_b),
	.main_0_9_ready_to_source (main_inst_main_0_9_ready_to_source),
	.main_0_9_valid_from_source (main_inst_main_0_9_valid_from_source),
	.main_0_9_data_from_source (main_inst_main_0_9_data_from_source)
);



memory_controller_0 memory_controller_0_inst (
	.clk (memory_controller_0_inst_clk),
	.memory_controller_waitrequest (memory_controller_0_inst_memory_controller_waitrequest),
	.memory_controller_address_a (memory_controller_0_inst_memory_controller_address_a),
	.memory_controller_enable_a (memory_controller_0_inst_memory_controller_enable_a),
	.memory_controller_size_a (memory_controller_0_inst_memory_controller_size_a),
	.memory_controller_write_enable_a (memory_controller_0_inst_memory_controller_write_enable_a),
	.memory_controller_in_a (memory_controller_0_inst_memory_controller_in_a),
	.memory_controller_out_reg_a (memory_controller_0_inst_memory_controller_out_reg_a),
	.memory_controller_address_b (memory_controller_0_inst_memory_controller_address_b),
	.memory_controller_enable_b (memory_controller_0_inst_memory_controller_enable_b),
	.memory_controller_size_b (memory_controller_0_inst_memory_controller_size_b),
	.memory_controller_write_enable_b (memory_controller_0_inst_memory_controller_write_enable_b),
	.memory_controller_in_b (memory_controller_0_inst_memory_controller_in_b),
	.memory_controller_out_reg_b (memory_controller_0_inst_memory_controller_out_reg_b)
);



fwft_fifo main_0_9_inst (
	.clk (main_0_9_inst_clk),
	.reset (main_0_9_inst_reset),
	.clken (main_0_9_inst_clken),
	.write_en (main_0_9_inst_write_en),
	.write_data (main_0_9_inst_write_data),
	.read_en (main_0_9_inst_read_en),
	.read_data (main_0_9_inst_read_data),
	.full (main_0_9_inst_full),
	.almost_full (main_0_9_inst_almost_full),
	.empty (main_0_9_inst_empty),
	.almost_empty (main_0_9_inst_almost_empty),
	.usedw (main_0_9_inst_usedw)
);

defparam
	main_0_9_inst.width = 64,
	main_0_9_inst.depth = 1,
	main_0_9_inst.widthad = 1;


auto_pthread_wrapper auto_pthread_wrapper_inst (
	.clk (auto_pthread_wrapper_inst_clk),
	.reset (auto_pthread_wrapper_inst_reset),
	.start (auto_pthread_wrapper_inst_start),
	.finish (auto_pthread_wrapper_inst_finish),
	.memory_controller_0_write_enable_a (auto_pthread_wrapper_inst_memory_controller_0_write_enable_a),
	.memory_controller_0_in_a (auto_pthread_wrapper_inst_memory_controller_0_in_a),
	.memory_controller_0_enable_a (auto_pthread_wrapper_inst_memory_controller_0_enable_a),
	.memory_controller_0_address_a (auto_pthread_wrapper_inst_memory_controller_0_address_a),
	.memory_controller_0_size_a (auto_pthread_wrapper_inst_memory_controller_0_size_a),
	.memory_controller_0_out_a (auto_pthread_wrapper_inst_memory_controller_0_out_a),
	.memory_controller_0_waitrequest_a (auto_pthread_wrapper_inst_memory_controller_0_waitrequest_a),
	.memory_controller_0_user_state_enable_a (auto_pthread_wrapper_inst_memory_controller_0_user_state_enable_a),
	.memory_controller_0_write_enable_b (auto_pthread_wrapper_inst_memory_controller_0_write_enable_b),
	.memory_controller_0_in_b (auto_pthread_wrapper_inst_memory_controller_0_in_b),
	.memory_controller_0_enable_b (auto_pthread_wrapper_inst_memory_controller_0_enable_b),
	.memory_controller_0_address_b (auto_pthread_wrapper_inst_memory_controller_0_address_b),
	.memory_controller_0_size_b (auto_pthread_wrapper_inst_memory_controller_0_size_b),
	.memory_controller_0_out_b (auto_pthread_wrapper_inst_memory_controller_0_out_b),
	.memory_controller_0_waitrequest_b (auto_pthread_wrapper_inst_memory_controller_0_waitrequest_b),
	.memory_controller_0_user_state_enable_b (auto_pthread_wrapper_inst_memory_controller_0_user_state_enable_b),
	.main_0_3_ready_from_sink (auto_pthread_wrapper_inst_main_0_3_ready_from_sink),
	.main_0_3_valid_to_sink (auto_pthread_wrapper_inst_main_0_3_valid_to_sink),
	.main_0_3_data_to_sink (auto_pthread_wrapper_inst_main_0_3_data_to_sink)
);



fwft_fifo main_0_3_inst (
	.clk (main_0_3_inst_clk),
	.reset (main_0_3_inst_reset),
	.clken (main_0_3_inst_clken),
	.write_en (main_0_3_inst_write_en),
	.write_data (main_0_3_inst_write_data),
	.read_en (main_0_3_inst_read_en),
	.read_data (main_0_3_inst_read_data),
	.full (main_0_3_inst_full),
	.almost_full (main_0_3_inst_almost_full),
	.empty (main_0_3_inst_empty),
	.almost_empty (main_0_3_inst_almost_empty),
	.usedw (main_0_3_inst_usedw)
);

defparam
	main_0_3_inst.width = 64,
	main_0_3_inst.depth = 10,
	main_0_3_inst.widthad = 4;


auto_pthread_wrapper_OC_1 auto_pthread_wrapper_OC_1_inst (
	.clk (auto_pthread_wrapper_OC_1_inst_clk),
	.reset (auto_pthread_wrapper_OC_1_inst_reset),
	.start (auto_pthread_wrapper_OC_1_inst_start),
	.finish (auto_pthread_wrapper_OC_1_inst_finish),
	.memory_controller_0_write_enable_a (auto_pthread_wrapper_OC_1_inst_memory_controller_0_write_enable_a),
	.memory_controller_0_in_a (auto_pthread_wrapper_OC_1_inst_memory_controller_0_in_a),
	.memory_controller_0_enable_a (auto_pthread_wrapper_OC_1_inst_memory_controller_0_enable_a),
	.memory_controller_0_address_a (auto_pthread_wrapper_OC_1_inst_memory_controller_0_address_a),
	.memory_controller_0_size_a (auto_pthread_wrapper_OC_1_inst_memory_controller_0_size_a),
	.memory_controller_0_out_a (auto_pthread_wrapper_OC_1_inst_memory_controller_0_out_a),
	.memory_controller_0_waitrequest_a (auto_pthread_wrapper_OC_1_inst_memory_controller_0_waitrequest_a),
	.memory_controller_0_user_state_enable_a (auto_pthread_wrapper_OC_1_inst_memory_controller_0_user_state_enable_a),
	.memory_controller_0_write_enable_b (auto_pthread_wrapper_OC_1_inst_memory_controller_0_write_enable_b),
	.memory_controller_0_in_b (auto_pthread_wrapper_OC_1_inst_memory_controller_0_in_b),
	.memory_controller_0_enable_b (auto_pthread_wrapper_OC_1_inst_memory_controller_0_enable_b),
	.memory_controller_0_address_b (auto_pthread_wrapper_OC_1_inst_memory_controller_0_address_b),
	.memory_controller_0_size_b (auto_pthread_wrapper_OC_1_inst_memory_controller_0_size_b),
	.memory_controller_0_out_b (auto_pthread_wrapper_OC_1_inst_memory_controller_0_out_b),
	.memory_controller_0_waitrequest_b (auto_pthread_wrapper_OC_1_inst_memory_controller_0_waitrequest_b),
	.memory_controller_0_user_state_enable_b (auto_pthread_wrapper_OC_1_inst_memory_controller_0_user_state_enable_b),
	.main_0_4_ready_from_sink (auto_pthread_wrapper_OC_1_inst_main_0_4_ready_from_sink),
	.main_0_4_valid_to_sink (auto_pthread_wrapper_OC_1_inst_main_0_4_valid_to_sink),
	.main_0_4_data_to_sink (auto_pthread_wrapper_OC_1_inst_main_0_4_data_to_sink)
);



fwft_fifo main_0_4_inst (
	.clk (main_0_4_inst_clk),
	.reset (main_0_4_inst_reset),
	.clken (main_0_4_inst_clken),
	.write_en (main_0_4_inst_write_en),
	.write_data (main_0_4_inst_write_data),
	.read_en (main_0_4_inst_read_en),
	.read_data (main_0_4_inst_read_data),
	.full (main_0_4_inst_full),
	.almost_full (main_0_4_inst_almost_full),
	.empty (main_0_4_inst_empty),
	.almost_empty (main_0_4_inst_almost_empty),
	.usedw (main_0_4_inst_usedw)
);

defparam
	main_0_4_inst.width = 64,
	main_0_4_inst.depth = 10,
	main_0_4_inst.widthad = 4;


auto_pthread_wrapper_OC_2 auto_pthread_wrapper_OC_2_inst (
	.clk (auto_pthread_wrapper_OC_2_inst_clk),
	.reset (auto_pthread_wrapper_OC_2_inst_reset),
	.start (auto_pthread_wrapper_OC_2_inst_start),
	.finish (auto_pthread_wrapper_OC_2_inst_finish),
	.memory_controller_0_write_enable_a (auto_pthread_wrapper_OC_2_inst_memory_controller_0_write_enable_a),
	.memory_controller_0_in_a (auto_pthread_wrapper_OC_2_inst_memory_controller_0_in_a),
	.memory_controller_0_enable_a (auto_pthread_wrapper_OC_2_inst_memory_controller_0_enable_a),
	.memory_controller_0_address_a (auto_pthread_wrapper_OC_2_inst_memory_controller_0_address_a),
	.memory_controller_0_size_a (auto_pthread_wrapper_OC_2_inst_memory_controller_0_size_a),
	.memory_controller_0_out_a (auto_pthread_wrapper_OC_2_inst_memory_controller_0_out_a),
	.memory_controller_0_waitrequest_a (auto_pthread_wrapper_OC_2_inst_memory_controller_0_waitrequest_a),
	.memory_controller_0_user_state_enable_a (auto_pthread_wrapper_OC_2_inst_memory_controller_0_user_state_enable_a),
	.memory_controller_0_write_enable_b (auto_pthread_wrapper_OC_2_inst_memory_controller_0_write_enable_b),
	.memory_controller_0_in_b (auto_pthread_wrapper_OC_2_inst_memory_controller_0_in_b),
	.memory_controller_0_enable_b (auto_pthread_wrapper_OC_2_inst_memory_controller_0_enable_b),
	.memory_controller_0_address_b (auto_pthread_wrapper_OC_2_inst_memory_controller_0_address_b),
	.memory_controller_0_size_b (auto_pthread_wrapper_OC_2_inst_memory_controller_0_size_b),
	.memory_controller_0_out_b (auto_pthread_wrapper_OC_2_inst_memory_controller_0_out_b),
	.memory_controller_0_waitrequest_b (auto_pthread_wrapper_OC_2_inst_memory_controller_0_waitrequest_b),
	.memory_controller_0_user_state_enable_b (auto_pthread_wrapper_OC_2_inst_memory_controller_0_user_state_enable_b),
	.main_0_5_ready_from_sink (auto_pthread_wrapper_OC_2_inst_main_0_5_ready_from_sink),
	.main_0_5_valid_to_sink (auto_pthread_wrapper_OC_2_inst_main_0_5_valid_to_sink),
	.main_0_5_data_to_sink (auto_pthread_wrapper_OC_2_inst_main_0_5_data_to_sink)
);



fwft_fifo main_0_5_inst (
	.clk (main_0_5_inst_clk),
	.reset (main_0_5_inst_reset),
	.clken (main_0_5_inst_clken),
	.write_en (main_0_5_inst_write_en),
	.write_data (main_0_5_inst_write_data),
	.read_en (main_0_5_inst_read_en),
	.read_data (main_0_5_inst_read_data),
	.full (main_0_5_inst_full),
	.almost_full (main_0_5_inst_almost_full),
	.empty (main_0_5_inst_empty),
	.almost_empty (main_0_5_inst_almost_empty),
	.usedw (main_0_5_inst_usedw)
);

defparam
	main_0_5_inst.width = 64,
	main_0_5_inst.depth = 10,
	main_0_5_inst.widthad = 4;


auto_pthread_wrapper_OC_3 auto_pthread_wrapper_OC_3_inst (
	.clk (auto_pthread_wrapper_OC_3_inst_clk),
	.reset (auto_pthread_wrapper_OC_3_inst_reset),
	.start (auto_pthread_wrapper_OC_3_inst_start),
	.finish (auto_pthread_wrapper_OC_3_inst_finish),
	.memset_start (auto_pthread_wrapper_OC_3_inst_memset_start),
	.memset_finish (auto_pthread_wrapper_OC_3_inst_memset_finish),
	.memset_return_val (auto_pthread_wrapper_OC_3_inst_memset_return_val),
	.memset_arg_0 (auto_pthread_wrapper_OC_3_inst_memset_arg_0),
	.memset_arg_1 (auto_pthread_wrapper_OC_3_inst_memset_arg_1),
	.memset_arg_2 (auto_pthread_wrapper_OC_3_inst_memset_arg_2),
	.memory_controller_2_write_enable_a (auto_pthread_wrapper_OC_3_inst_memory_controller_2_write_enable_a),
	.memory_controller_2_in_a (auto_pthread_wrapper_OC_3_inst_memory_controller_2_in_a),
	.memory_controller_2_enable_a (auto_pthread_wrapper_OC_3_inst_memory_controller_2_enable_a),
	.memory_controller_2_address_a (auto_pthread_wrapper_OC_3_inst_memory_controller_2_address_a),
	.memory_controller_2_size_a (auto_pthread_wrapper_OC_3_inst_memory_controller_2_size_a),
	.memory_controller_2_out_a (auto_pthread_wrapper_OC_3_inst_memory_controller_2_out_a),
	.memory_controller_2_waitrequest_a (auto_pthread_wrapper_OC_3_inst_memory_controller_2_waitrequest_a),
	.memory_controller_2_user_state_enable_a (auto_pthread_wrapper_OC_3_inst_memory_controller_2_user_state_enable_a),
	.memory_controller_2_write_enable_b (auto_pthread_wrapper_OC_3_inst_memory_controller_2_write_enable_b),
	.memory_controller_2_in_b (auto_pthread_wrapper_OC_3_inst_memory_controller_2_in_b),
	.memory_controller_2_enable_b (auto_pthread_wrapper_OC_3_inst_memory_controller_2_enable_b),
	.memory_controller_2_address_b (auto_pthread_wrapper_OC_3_inst_memory_controller_2_address_b),
	.memory_controller_2_size_b (auto_pthread_wrapper_OC_3_inst_memory_controller_2_size_b),
	.memory_controller_2_out_b (auto_pthread_wrapper_OC_3_inst_memory_controller_2_out_b),
	.memory_controller_2_waitrequest_b (auto_pthread_wrapper_OC_3_inst_memory_controller_2_waitrequest_b),
	.memory_controller_2_user_state_enable_b (auto_pthread_wrapper_OC_3_inst_memory_controller_2_user_state_enable_b),
	.main_0_3_ready_to_source (auto_pthread_wrapper_OC_3_inst_main_0_3_ready_to_source),
	.main_0_3_valid_from_source (auto_pthread_wrapper_OC_3_inst_main_0_3_valid_from_source),
	.main_0_3_data_from_source (auto_pthread_wrapper_OC_3_inst_main_0_3_data_from_source),
	.main_0_6_ready_from_sink (auto_pthread_wrapper_OC_3_inst_main_0_6_ready_from_sink),
	.main_0_6_valid_to_sink (auto_pthread_wrapper_OC_3_inst_main_0_6_valid_to_sink),
	.main_0_6_data_to_sink (auto_pthread_wrapper_OC_3_inst_main_0_6_data_to_sink)
);



memory_controller_2 memory_controller_2_inst (
	.clk (memory_controller_2_inst_clk),
	.memory_controller_waitrequest (memory_controller_2_inst_memory_controller_waitrequest),
	.memory_controller_address_a (memory_controller_2_inst_memory_controller_address_a),
	.memory_controller_enable_a (memory_controller_2_inst_memory_controller_enable_a),
	.memory_controller_size_a (memory_controller_2_inst_memory_controller_size_a),
	.memory_controller_write_enable_a (memory_controller_2_inst_memory_controller_write_enable_a),
	.memory_controller_in_a (memory_controller_2_inst_memory_controller_in_a),
	.memory_controller_out_reg_a (memory_controller_2_inst_memory_controller_out_reg_a),
	.memory_controller_address_b (memory_controller_2_inst_memory_controller_address_b),
	.memory_controller_enable_b (memory_controller_2_inst_memory_controller_enable_b),
	.memory_controller_size_b (memory_controller_2_inst_memory_controller_size_b),
	.memory_controller_write_enable_b (memory_controller_2_inst_memory_controller_write_enable_b),
	.memory_controller_in_b (memory_controller_2_inst_memory_controller_in_b),
	.memory_controller_out_reg_b (memory_controller_2_inst_memory_controller_out_reg_b)
);



fwft_fifo main_0_6_inst (
	.clk (main_0_6_inst_clk),
	.reset (main_0_6_inst_reset),
	.clken (main_0_6_inst_clken),
	.write_en (main_0_6_inst_write_en),
	.write_data (main_0_6_inst_write_data),
	.read_en (main_0_6_inst_read_en),
	.read_data (main_0_6_inst_read_data),
	.full (main_0_6_inst_full),
	.almost_full (main_0_6_inst_almost_full),
	.empty (main_0_6_inst_empty),
	.almost_empty (main_0_6_inst_almost_empty),
	.usedw (main_0_6_inst_usedw)
);

defparam
	main_0_6_inst.width = 64,
	main_0_6_inst.depth = 10,
	main_0_6_inst.widthad = 4;


auto_pthread_wrapper_OC_4 auto_pthread_wrapper_OC_4_inst (
	.clk (auto_pthread_wrapper_OC_4_inst_clk),
	.reset (auto_pthread_wrapper_OC_4_inst_reset),
	.start (auto_pthread_wrapper_OC_4_inst_start),
	.finish (auto_pthread_wrapper_OC_4_inst_finish),
	.memset_start (auto_pthread_wrapper_OC_4_inst_memset_start),
	.memset_finish (auto_pthread_wrapper_OC_4_inst_memset_finish),
	.memset_return_val (auto_pthread_wrapper_OC_4_inst_memset_return_val),
	.memset_arg_0 (auto_pthread_wrapper_OC_4_inst_memset_arg_0),
	.memset_arg_1 (auto_pthread_wrapper_OC_4_inst_memset_arg_1),
	.memset_arg_2 (auto_pthread_wrapper_OC_4_inst_memset_arg_2),
	.memory_controller_3_write_enable_a (auto_pthread_wrapper_OC_4_inst_memory_controller_3_write_enable_a),
	.memory_controller_3_in_a (auto_pthread_wrapper_OC_4_inst_memory_controller_3_in_a),
	.memory_controller_3_enable_a (auto_pthread_wrapper_OC_4_inst_memory_controller_3_enable_a),
	.memory_controller_3_address_a (auto_pthread_wrapper_OC_4_inst_memory_controller_3_address_a),
	.memory_controller_3_size_a (auto_pthread_wrapper_OC_4_inst_memory_controller_3_size_a),
	.memory_controller_3_out_a (auto_pthread_wrapper_OC_4_inst_memory_controller_3_out_a),
	.memory_controller_3_waitrequest_a (auto_pthread_wrapper_OC_4_inst_memory_controller_3_waitrequest_a),
	.memory_controller_3_user_state_enable_a (auto_pthread_wrapper_OC_4_inst_memory_controller_3_user_state_enable_a),
	.memory_controller_3_write_enable_b (auto_pthread_wrapper_OC_4_inst_memory_controller_3_write_enable_b),
	.memory_controller_3_in_b (auto_pthread_wrapper_OC_4_inst_memory_controller_3_in_b),
	.memory_controller_3_enable_b (auto_pthread_wrapper_OC_4_inst_memory_controller_3_enable_b),
	.memory_controller_3_address_b (auto_pthread_wrapper_OC_4_inst_memory_controller_3_address_b),
	.memory_controller_3_size_b (auto_pthread_wrapper_OC_4_inst_memory_controller_3_size_b),
	.memory_controller_3_out_b (auto_pthread_wrapper_OC_4_inst_memory_controller_3_out_b),
	.memory_controller_3_waitrequest_b (auto_pthread_wrapper_OC_4_inst_memory_controller_3_waitrequest_b),
	.memory_controller_3_user_state_enable_b (auto_pthread_wrapper_OC_4_inst_memory_controller_3_user_state_enable_b),
	.main_0_4_ready_to_source (auto_pthread_wrapper_OC_4_inst_main_0_4_ready_to_source),
	.main_0_4_valid_from_source (auto_pthread_wrapper_OC_4_inst_main_0_4_valid_from_source),
	.main_0_4_data_from_source (auto_pthread_wrapper_OC_4_inst_main_0_4_data_from_source),
	.main_0_7_ready_from_sink (auto_pthread_wrapper_OC_4_inst_main_0_7_ready_from_sink),
	.main_0_7_valid_to_sink (auto_pthread_wrapper_OC_4_inst_main_0_7_valid_to_sink),
	.main_0_7_data_to_sink (auto_pthread_wrapper_OC_4_inst_main_0_7_data_to_sink)
);



memory_controller_3 memory_controller_3_inst (
	.clk (memory_controller_3_inst_clk),
	.memory_controller_waitrequest (memory_controller_3_inst_memory_controller_waitrequest),
	.memory_controller_address_a (memory_controller_3_inst_memory_controller_address_a),
	.memory_controller_enable_a (memory_controller_3_inst_memory_controller_enable_a),
	.memory_controller_size_a (memory_controller_3_inst_memory_controller_size_a),
	.memory_controller_write_enable_a (memory_controller_3_inst_memory_controller_write_enable_a),
	.memory_controller_in_a (memory_controller_3_inst_memory_controller_in_a),
	.memory_controller_out_reg_a (memory_controller_3_inst_memory_controller_out_reg_a),
	.memory_controller_address_b (memory_controller_3_inst_memory_controller_address_b),
	.memory_controller_enable_b (memory_controller_3_inst_memory_controller_enable_b),
	.memory_controller_size_b (memory_controller_3_inst_memory_controller_size_b),
	.memory_controller_write_enable_b (memory_controller_3_inst_memory_controller_write_enable_b),
	.memory_controller_in_b (memory_controller_3_inst_memory_controller_in_b),
	.memory_controller_out_reg_b (memory_controller_3_inst_memory_controller_out_reg_b)
);



fwft_fifo main_0_7_inst (
	.clk (main_0_7_inst_clk),
	.reset (main_0_7_inst_reset),
	.clken (main_0_7_inst_clken),
	.write_en (main_0_7_inst_write_en),
	.write_data (main_0_7_inst_write_data),
	.read_en (main_0_7_inst_read_en),
	.read_data (main_0_7_inst_read_data),
	.full (main_0_7_inst_full),
	.almost_full (main_0_7_inst_almost_full),
	.empty (main_0_7_inst_empty),
	.almost_empty (main_0_7_inst_almost_empty),
	.usedw (main_0_7_inst_usedw)
);

defparam
	main_0_7_inst.width = 64,
	main_0_7_inst.depth = 10,
	main_0_7_inst.widthad = 4;


auto_pthread_wrapper_OC_5 auto_pthread_wrapper_OC_5_inst (
	.clk (auto_pthread_wrapper_OC_5_inst_clk),
	.reset (auto_pthread_wrapper_OC_5_inst_reset),
	.start (auto_pthread_wrapper_OC_5_inst_start),
	.finish (auto_pthread_wrapper_OC_5_inst_finish),
	.memset_start (auto_pthread_wrapper_OC_5_inst_memset_start),
	.memset_finish (auto_pthread_wrapper_OC_5_inst_memset_finish),
	.memset_return_val (auto_pthread_wrapper_OC_5_inst_memset_return_val),
	.memset_arg_0 (auto_pthread_wrapper_OC_5_inst_memset_arg_0),
	.memset_arg_1 (auto_pthread_wrapper_OC_5_inst_memset_arg_1),
	.memset_arg_2 (auto_pthread_wrapper_OC_5_inst_memset_arg_2),
	.memory_controller_4_write_enable_a (auto_pthread_wrapper_OC_5_inst_memory_controller_4_write_enable_a),
	.memory_controller_4_in_a (auto_pthread_wrapper_OC_5_inst_memory_controller_4_in_a),
	.memory_controller_4_enable_a (auto_pthread_wrapper_OC_5_inst_memory_controller_4_enable_a),
	.memory_controller_4_address_a (auto_pthread_wrapper_OC_5_inst_memory_controller_4_address_a),
	.memory_controller_4_size_a (auto_pthread_wrapper_OC_5_inst_memory_controller_4_size_a),
	.memory_controller_4_out_a (auto_pthread_wrapper_OC_5_inst_memory_controller_4_out_a),
	.memory_controller_4_waitrequest_a (auto_pthread_wrapper_OC_5_inst_memory_controller_4_waitrequest_a),
	.memory_controller_4_user_state_enable_a (auto_pthread_wrapper_OC_5_inst_memory_controller_4_user_state_enable_a),
	.memory_controller_4_write_enable_b (auto_pthread_wrapper_OC_5_inst_memory_controller_4_write_enable_b),
	.memory_controller_4_in_b (auto_pthread_wrapper_OC_5_inst_memory_controller_4_in_b),
	.memory_controller_4_enable_b (auto_pthread_wrapper_OC_5_inst_memory_controller_4_enable_b),
	.memory_controller_4_address_b (auto_pthread_wrapper_OC_5_inst_memory_controller_4_address_b),
	.memory_controller_4_size_b (auto_pthread_wrapper_OC_5_inst_memory_controller_4_size_b),
	.memory_controller_4_out_b (auto_pthread_wrapper_OC_5_inst_memory_controller_4_out_b),
	.memory_controller_4_waitrequest_b (auto_pthread_wrapper_OC_5_inst_memory_controller_4_waitrequest_b),
	.memory_controller_4_user_state_enable_b (auto_pthread_wrapper_OC_5_inst_memory_controller_4_user_state_enable_b),
	.main_0_5_ready_to_source (auto_pthread_wrapper_OC_5_inst_main_0_5_ready_to_source),
	.main_0_5_valid_from_source (auto_pthread_wrapper_OC_5_inst_main_0_5_valid_from_source),
	.main_0_5_data_from_source (auto_pthread_wrapper_OC_5_inst_main_0_5_data_from_source),
	.main_0_8_ready_from_sink (auto_pthread_wrapper_OC_5_inst_main_0_8_ready_from_sink),
	.main_0_8_valid_to_sink (auto_pthread_wrapper_OC_5_inst_main_0_8_valid_to_sink),
	.main_0_8_data_to_sink (auto_pthread_wrapper_OC_5_inst_main_0_8_data_to_sink)
);



memory_controller_4 memory_controller_4_inst (
	.clk (memory_controller_4_inst_clk),
	.memory_controller_waitrequest (memory_controller_4_inst_memory_controller_waitrequest),
	.memory_controller_address_a (memory_controller_4_inst_memory_controller_address_a),
	.memory_controller_enable_a (memory_controller_4_inst_memory_controller_enable_a),
	.memory_controller_size_a (memory_controller_4_inst_memory_controller_size_a),
	.memory_controller_write_enable_a (memory_controller_4_inst_memory_controller_write_enable_a),
	.memory_controller_in_a (memory_controller_4_inst_memory_controller_in_a),
	.memory_controller_out_reg_a (memory_controller_4_inst_memory_controller_out_reg_a),
	.memory_controller_address_b (memory_controller_4_inst_memory_controller_address_b),
	.memory_controller_enable_b (memory_controller_4_inst_memory_controller_enable_b),
	.memory_controller_size_b (memory_controller_4_inst_memory_controller_size_b),
	.memory_controller_write_enable_b (memory_controller_4_inst_memory_controller_write_enable_b),
	.memory_controller_in_b (memory_controller_4_inst_memory_controller_in_b),
	.memory_controller_out_reg_b (memory_controller_4_inst_memory_controller_out_reg_b)
);



fwft_fifo main_0_8_inst (
	.clk (main_0_8_inst_clk),
	.reset (main_0_8_inst_reset),
	.clken (main_0_8_inst_clken),
	.write_en (main_0_8_inst_write_en),
	.write_data (main_0_8_inst_write_data),
	.read_en (main_0_8_inst_read_en),
	.read_data (main_0_8_inst_read_data),
	.full (main_0_8_inst_full),
	.almost_full (main_0_8_inst_almost_full),
	.empty (main_0_8_inst_empty),
	.almost_empty (main_0_8_inst_almost_empty),
	.usedw (main_0_8_inst_usedw)
);

defparam
	main_0_8_inst.width = 64,
	main_0_8_inst.depth = 10,
	main_0_8_inst.widthad = 4;


auto_pthread_wrapper_OC_6 auto_pthread_wrapper_OC_6_inst (
	.clk (auto_pthread_wrapper_OC_6_inst_clk),
	.reset (auto_pthread_wrapper_OC_6_inst_reset),
	.start (auto_pthread_wrapper_OC_6_inst_start),
	.finish (auto_pthread_wrapper_OC_6_inst_finish),
	.main_0_6_ready_to_source (auto_pthread_wrapper_OC_6_inst_main_0_6_ready_to_source),
	.main_0_6_valid_from_source (auto_pthread_wrapper_OC_6_inst_main_0_6_valid_from_source),
	.main_0_6_data_from_source (auto_pthread_wrapper_OC_6_inst_main_0_6_data_from_source),
	.main_0_7_ready_to_source (auto_pthread_wrapper_OC_6_inst_main_0_7_ready_to_source),
	.main_0_7_valid_from_source (auto_pthread_wrapper_OC_6_inst_main_0_7_valid_from_source),
	.main_0_7_data_from_source (auto_pthread_wrapper_OC_6_inst_main_0_7_data_from_source),
	.main_0_8_ready_to_source (auto_pthread_wrapper_OC_6_inst_main_0_8_ready_to_source),
	.main_0_8_valid_from_source (auto_pthread_wrapper_OC_6_inst_main_0_8_valid_from_source),
	.main_0_8_data_from_source (auto_pthread_wrapper_OC_6_inst_main_0_8_data_from_source),
	.main_0_9_ready_from_sink (auto_pthread_wrapper_OC_6_inst_main_0_9_ready_from_sink),
	.main_0_9_valid_to_sink (auto_pthread_wrapper_OC_6_inst_main_0_9_valid_to_sink),
	.main_0_9_data_to_sink (auto_pthread_wrapper_OC_6_inst_main_0_9_data_to_sink)
);



round_robin_arbiter round_robin_arbiter_inst_arbiter_memory_controller_0_a (
	.clk (round_robin_arbiter_inst_arbiter_memory_controller_0_a_clk),
	.rst_an (round_robin_arbiter_inst_arbiter_memory_controller_0_a_rst_an),
	.memory_controller_waitrequest (round_robin_arbiter_inst_arbiter_memory_controller_0_a_memory_controller_waitrequest),
	.req_in (round_robin_arbiter_inst_arbiter_memory_controller_0_a_req_in),
	.grant_final (round_robin_arbiter_inst_arbiter_memory_controller_0_a_grant_final)
);

defparam
	round_robin_arbiter_inst_arbiter_memory_controller_0_a.N = 4;


round_robin_arbiter round_robin_arbiter_inst_arbiter_memory_controller_0_b (
	.clk (round_robin_arbiter_inst_arbiter_memory_controller_0_b_clk),
	.rst_an (round_robin_arbiter_inst_arbiter_memory_controller_0_b_rst_an),
	.memory_controller_waitrequest (round_robin_arbiter_inst_arbiter_memory_controller_0_b_memory_controller_waitrequest),
	.req_in (round_robin_arbiter_inst_arbiter_memory_controller_0_b_req_in),
	.grant_final (round_robin_arbiter_inst_arbiter_memory_controller_0_b_grant_final)
);

defparam
	round_robin_arbiter_inst_arbiter_memory_controller_0_b.N = 4;


data_receiver_fifo data_receiver_fifo_inst_main_inst_memory_controller_0_inst_a (
	.clk (data_receiver_fifo_inst_main_inst_memory_controller_0_inst_a_clk),
	.reset (data_receiver_fifo_inst_main_inst_memory_controller_0_inst_a_reset),
	.data_requested (data_receiver_fifo_inst_main_inst_memory_controller_0_inst_a_data_requested),
	.user_enable (data_receiver_fifo_inst_main_inst_memory_controller_0_inst_a_user_enable),
	.data_in (data_receiver_fifo_inst_main_inst_memory_controller_0_inst_a_data_in),
	.data_out (data_receiver_fifo_inst_main_inst_memory_controller_0_inst_a_data_out)
);

defparam
	data_receiver_fifo_inst_main_inst_memory_controller_0_inst_a.latency = 2,
	data_receiver_fifo_inst_main_inst_memory_controller_0_inst_a.data_width = 64;


data_receiver_fifo data_receiver_fifo_inst_main_inst_memory_controller_0_inst_b (
	.clk (data_receiver_fifo_inst_main_inst_memory_controller_0_inst_b_clk),
	.reset (data_receiver_fifo_inst_main_inst_memory_controller_0_inst_b_reset),
	.data_requested (data_receiver_fifo_inst_main_inst_memory_controller_0_inst_b_data_requested),
	.user_enable (data_receiver_fifo_inst_main_inst_memory_controller_0_inst_b_user_enable),
	.data_in (data_receiver_fifo_inst_main_inst_memory_controller_0_inst_b_data_in),
	.data_out (data_receiver_fifo_inst_main_inst_memory_controller_0_inst_b_data_out)
);

defparam
	data_receiver_fifo_inst_main_inst_memory_controller_0_inst_b.latency = 2,
	data_receiver_fifo_inst_main_inst_memory_controller_0_inst_b.data_width = 64;


data_receiver_fifo data_receiver_fifo_inst_auto_pthread_wrapper_inst_memory_controller_0_inst_a (
	.clk (data_receiver_fifo_inst_auto_pthread_wrapper_inst_memory_controller_0_inst_a_clk),
	.reset (data_receiver_fifo_inst_auto_pthread_wrapper_inst_memory_controller_0_inst_a_reset),
	.data_requested (data_receiver_fifo_inst_auto_pthread_wrapper_inst_memory_controller_0_inst_a_data_requested),
	.user_enable (data_receiver_fifo_inst_auto_pthread_wrapper_inst_memory_controller_0_inst_a_user_enable),
	.data_in (data_receiver_fifo_inst_auto_pthread_wrapper_inst_memory_controller_0_inst_a_data_in),
	.data_out (data_receiver_fifo_inst_auto_pthread_wrapper_inst_memory_controller_0_inst_a_data_out)
);

defparam
	data_receiver_fifo_inst_auto_pthread_wrapper_inst_memory_controller_0_inst_a.latency = 2,
	data_receiver_fifo_inst_auto_pthread_wrapper_inst_memory_controller_0_inst_a.data_width = 64;


data_receiver_fifo data_receiver_fifo_inst_auto_pthread_wrapper_inst_memory_controller_0_inst_b (
	.clk (data_receiver_fifo_inst_auto_pthread_wrapper_inst_memory_controller_0_inst_b_clk),
	.reset (data_receiver_fifo_inst_auto_pthread_wrapper_inst_memory_controller_0_inst_b_reset),
	.data_requested (data_receiver_fifo_inst_auto_pthread_wrapper_inst_memory_controller_0_inst_b_data_requested),
	.user_enable (data_receiver_fifo_inst_auto_pthread_wrapper_inst_memory_controller_0_inst_b_user_enable),
	.data_in (data_receiver_fifo_inst_auto_pthread_wrapper_inst_memory_controller_0_inst_b_data_in),
	.data_out (data_receiver_fifo_inst_auto_pthread_wrapper_inst_memory_controller_0_inst_b_data_out)
);

defparam
	data_receiver_fifo_inst_auto_pthread_wrapper_inst_memory_controller_0_inst_b.latency = 2,
	data_receiver_fifo_inst_auto_pthread_wrapper_inst_memory_controller_0_inst_b.data_width = 64;


data_receiver_fifo data_receiver_fifo_inst_auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_a (
	.clk (data_receiver_fifo_inst_auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_a_clk),
	.reset (data_receiver_fifo_inst_auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_a_reset),
	.data_requested (data_receiver_fifo_inst_auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_a_data_requested),
	.user_enable (data_receiver_fifo_inst_auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_a_user_enable),
	.data_in (data_receiver_fifo_inst_auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_a_data_in),
	.data_out (data_receiver_fifo_inst_auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_a_data_out)
);

defparam
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_a.latency = 2,
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_a.data_width = 64;


data_receiver_fifo data_receiver_fifo_inst_auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_b (
	.clk (data_receiver_fifo_inst_auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_b_clk),
	.reset (data_receiver_fifo_inst_auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_b_reset),
	.data_requested (data_receiver_fifo_inst_auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_b_data_requested),
	.user_enable (data_receiver_fifo_inst_auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_b_user_enable),
	.data_in (data_receiver_fifo_inst_auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_b_data_in),
	.data_out (data_receiver_fifo_inst_auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_b_data_out)
);

defparam
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_b.latency = 2,
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_b.data_width = 64;


data_receiver_fifo data_receiver_fifo_inst_auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_a (
	.clk (data_receiver_fifo_inst_auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_a_clk),
	.reset (data_receiver_fifo_inst_auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_a_reset),
	.data_requested (data_receiver_fifo_inst_auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_a_data_requested),
	.user_enable (data_receiver_fifo_inst_auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_a_user_enable),
	.data_in (data_receiver_fifo_inst_auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_a_data_in),
	.data_out (data_receiver_fifo_inst_auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_a_data_out)
);

defparam
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_a.latency = 2,
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_a.data_width = 64;


data_receiver_fifo data_receiver_fifo_inst_auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_b (
	.clk (data_receiver_fifo_inst_auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_b_clk),
	.reset (data_receiver_fifo_inst_auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_b_reset),
	.data_requested (data_receiver_fifo_inst_auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_b_data_requested),
	.user_enable (data_receiver_fifo_inst_auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_b_user_enable),
	.data_in (data_receiver_fifo_inst_auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_b_data_in),
	.data_out (data_receiver_fifo_inst_auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_b_data_out)
);

defparam
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_b.latency = 2,
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_b.data_width = 64;


data_receiver_fifo data_receiver_fifo_inst_auto_pthread_wrapper_OC_3_inst_memory_controller_2_inst_a (
	.clk (data_receiver_fifo_inst_auto_pthread_wrapper_OC_3_inst_memory_controller_2_inst_a_clk),
	.reset (data_receiver_fifo_inst_auto_pthread_wrapper_OC_3_inst_memory_controller_2_inst_a_reset),
	.data_requested (data_receiver_fifo_inst_auto_pthread_wrapper_OC_3_inst_memory_controller_2_inst_a_data_requested),
	.user_enable (data_receiver_fifo_inst_auto_pthread_wrapper_OC_3_inst_memory_controller_2_inst_a_user_enable),
	.data_in (data_receiver_fifo_inst_auto_pthread_wrapper_OC_3_inst_memory_controller_2_inst_a_data_in),
	.data_out (data_receiver_fifo_inst_auto_pthread_wrapper_OC_3_inst_memory_controller_2_inst_a_data_out)
);

defparam
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_3_inst_memory_controller_2_inst_a.latency = 2,
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_3_inst_memory_controller_2_inst_a.data_width = 64;


data_receiver_fifo data_receiver_fifo_inst_auto_pthread_wrapper_OC_3_inst_memory_controller_2_inst_b (
	.clk (data_receiver_fifo_inst_auto_pthread_wrapper_OC_3_inst_memory_controller_2_inst_b_clk),
	.reset (data_receiver_fifo_inst_auto_pthread_wrapper_OC_3_inst_memory_controller_2_inst_b_reset),
	.data_requested (data_receiver_fifo_inst_auto_pthread_wrapper_OC_3_inst_memory_controller_2_inst_b_data_requested),
	.user_enable (data_receiver_fifo_inst_auto_pthread_wrapper_OC_3_inst_memory_controller_2_inst_b_user_enable),
	.data_in (data_receiver_fifo_inst_auto_pthread_wrapper_OC_3_inst_memory_controller_2_inst_b_data_in),
	.data_out (data_receiver_fifo_inst_auto_pthread_wrapper_OC_3_inst_memory_controller_2_inst_b_data_out)
);

defparam
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_3_inst_memory_controller_2_inst_b.latency = 2,
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_3_inst_memory_controller_2_inst_b.data_width = 64;


data_receiver_fifo data_receiver_fifo_inst_auto_pthread_wrapper_OC_4_inst_memory_controller_3_inst_a (
	.clk (data_receiver_fifo_inst_auto_pthread_wrapper_OC_4_inst_memory_controller_3_inst_a_clk),
	.reset (data_receiver_fifo_inst_auto_pthread_wrapper_OC_4_inst_memory_controller_3_inst_a_reset),
	.data_requested (data_receiver_fifo_inst_auto_pthread_wrapper_OC_4_inst_memory_controller_3_inst_a_data_requested),
	.user_enable (data_receiver_fifo_inst_auto_pthread_wrapper_OC_4_inst_memory_controller_3_inst_a_user_enable),
	.data_in (data_receiver_fifo_inst_auto_pthread_wrapper_OC_4_inst_memory_controller_3_inst_a_data_in),
	.data_out (data_receiver_fifo_inst_auto_pthread_wrapper_OC_4_inst_memory_controller_3_inst_a_data_out)
);

defparam
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_4_inst_memory_controller_3_inst_a.latency = 2,
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_4_inst_memory_controller_3_inst_a.data_width = 64;


data_receiver_fifo data_receiver_fifo_inst_auto_pthread_wrapper_OC_4_inst_memory_controller_3_inst_b (
	.clk (data_receiver_fifo_inst_auto_pthread_wrapper_OC_4_inst_memory_controller_3_inst_b_clk),
	.reset (data_receiver_fifo_inst_auto_pthread_wrapper_OC_4_inst_memory_controller_3_inst_b_reset),
	.data_requested (data_receiver_fifo_inst_auto_pthread_wrapper_OC_4_inst_memory_controller_3_inst_b_data_requested),
	.user_enable (data_receiver_fifo_inst_auto_pthread_wrapper_OC_4_inst_memory_controller_3_inst_b_user_enable),
	.data_in (data_receiver_fifo_inst_auto_pthread_wrapper_OC_4_inst_memory_controller_3_inst_b_data_in),
	.data_out (data_receiver_fifo_inst_auto_pthread_wrapper_OC_4_inst_memory_controller_3_inst_b_data_out)
);

defparam
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_4_inst_memory_controller_3_inst_b.latency = 2,
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_4_inst_memory_controller_3_inst_b.data_width = 64;


data_receiver_fifo data_receiver_fifo_inst_auto_pthread_wrapper_OC_5_inst_memory_controller_4_inst_a (
	.clk (data_receiver_fifo_inst_auto_pthread_wrapper_OC_5_inst_memory_controller_4_inst_a_clk),
	.reset (data_receiver_fifo_inst_auto_pthread_wrapper_OC_5_inst_memory_controller_4_inst_a_reset),
	.data_requested (data_receiver_fifo_inst_auto_pthread_wrapper_OC_5_inst_memory_controller_4_inst_a_data_requested),
	.user_enable (data_receiver_fifo_inst_auto_pthread_wrapper_OC_5_inst_memory_controller_4_inst_a_user_enable),
	.data_in (data_receiver_fifo_inst_auto_pthread_wrapper_OC_5_inst_memory_controller_4_inst_a_data_in),
	.data_out (data_receiver_fifo_inst_auto_pthread_wrapper_OC_5_inst_memory_controller_4_inst_a_data_out)
);

defparam
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_5_inst_memory_controller_4_inst_a.latency = 2,
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_5_inst_memory_controller_4_inst_a.data_width = 64;


data_receiver_fifo data_receiver_fifo_inst_auto_pthread_wrapper_OC_5_inst_memory_controller_4_inst_b (
	.clk (data_receiver_fifo_inst_auto_pthread_wrapper_OC_5_inst_memory_controller_4_inst_b_clk),
	.reset (data_receiver_fifo_inst_auto_pthread_wrapper_OC_5_inst_memory_controller_4_inst_b_reset),
	.data_requested (data_receiver_fifo_inst_auto_pthread_wrapper_OC_5_inst_memory_controller_4_inst_b_data_requested),
	.user_enable (data_receiver_fifo_inst_auto_pthread_wrapper_OC_5_inst_memory_controller_4_inst_b_user_enable),
	.data_in (data_receiver_fifo_inst_auto_pthread_wrapper_OC_5_inst_memory_controller_4_inst_b_data_in),
	.data_out (data_receiver_fifo_inst_auto_pthread_wrapper_OC_5_inst_memory_controller_4_inst_b_data_out)
);

defparam
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_5_inst_memory_controller_4_inst_b.latency = 2,
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_5_inst_memory_controller_4_inst_b.data_width = 64;


always @(*) begin
	main_inst_clk = clk;
end
always @(*) begin
	main_inst_reset = reset;
end
always @(*) begin
	main_inst_start = start;
end
always @(*) begin
	main_inst_memory_controller_0_out_a = data_receiver_fifo_inst_main_inst_memory_controller_0_inst_a_data_out;
end
always @(*) begin
	main_inst_memory_controller_0_waitrequest_a = (main_inst_memory_controller_0_enable_a & ~(main_inst_memory_controller_0_inst_grant_a));
end
always @(*) begin
	main_inst_memory_controller_0_out_b = data_receiver_fifo_inst_main_inst_memory_controller_0_inst_b_data_out;
end
always @(*) begin
	main_inst_memory_controller_0_waitrequest_b = (main_inst_memory_controller_0_enable_b & ~(main_inst_memory_controller_0_inst_grant_b));
end
always @(*) begin
	main_inst_main_0_9_valid_from_source = ~(main_0_9_inst_empty);
end
always @(*) begin
	main_inst_main_0_9_data_from_source = main_0_9_inst_read_data;
end
always @(posedge clk) begin
	if ((reset | main_inst_start)) begin
		main_inst_finish_reg <= 1'd0;
	end
	if (main_inst_finish) begin
		main_inst_finish_reg <= 1'd1;
	end
end
always @(posedge clk) begin
	if ((reset | main_inst_start)) begin
		main_inst_return_val_reg <= 0;
	end
	if (main_inst_finish) begin
		main_inst_return_val_reg <= main_inst_return_val;
	end
end
always @(*) begin
	memory_controller_0_inst_clk = clk;
end
always @(*) begin
	memory_controller_0_inst_memory_controller_waitrequest = 1'd0;
if (reset) begin memory_controller_0_inst_memory_controller_waitrequest = 0; end
end
always @(*) begin
	memory_controller_0_inst_memory_controller_address_a = arbiter_memory_controller_0_a_address_a;
end
always @(*) begin
	memory_controller_0_inst_memory_controller_enable_a = arbiter_memory_controller_0_a_enable_a;
end
always @(*) begin
	memory_controller_0_inst_memory_controller_size_a = arbiter_memory_controller_0_a_size_a;
end
always @(*) begin
	memory_controller_0_inst_memory_controller_write_enable_a = arbiter_memory_controller_0_a_write_enable_a;
end
always @(*) begin
	memory_controller_0_inst_memory_controller_in_a = arbiter_memory_controller_0_a_write_data_a;
end
always @(*) begin
	memory_controller_0_inst_memory_controller_address_b = arbiter_memory_controller_0_b_address_b;
end
always @(*) begin
	memory_controller_0_inst_memory_controller_enable_b = arbiter_memory_controller_0_b_enable_b;
end
always @(*) begin
	memory_controller_0_inst_memory_controller_size_b = arbiter_memory_controller_0_b_size_b;
end
always @(*) begin
	memory_controller_0_inst_memory_controller_write_enable_b = arbiter_memory_controller_0_b_write_enable_b;
end
always @(*) begin
	memory_controller_0_inst_memory_controller_in_b = arbiter_memory_controller_0_b_write_data_b;
end
always @(*) begin
	main_0_9_inst_clk = clk;
end
always @(*) begin
	main_0_9_inst_reset = reset;
end
always @(*) begin
	main_0_9_inst_clken = ~(1'd0);
if (reset) begin main_0_9_inst_clken = 0; end
end
always @(*) begin
	main_0_9_inst_write_en = auto_pthread_wrapper_OC_6_inst_main_0_9_valid_to_sink;
end
always @(*) begin
	main_0_9_inst_write_data = auto_pthread_wrapper_OC_6_inst_main_0_9_data_to_sink;
end
always @(*) begin
	main_0_9_inst_read_en = main_inst_main_0_9_ready_to_source;
end
always @(*) begin
	auto_pthread_wrapper_inst_clk = clk;
end
always @(*) begin
	auto_pthread_wrapper_inst_reset = reset;
end
always @(*) begin
	auto_pthread_wrapper_inst_start = 1'd0;
	if ((main_inst_auto_pthread_wrapper_threadID == 16'd0)) begin
		auto_pthread_wrapper_inst_start = main_inst_auto_pthread_wrapper_start;
	end
end
always @(*) begin
	auto_pthread_wrapper_inst_memory_controller_0_out_a = data_receiver_fifo_inst_auto_pthread_wrapper_inst_memory_controller_0_inst_a_data_out;
end
always @(*) begin
	auto_pthread_wrapper_inst_memory_controller_0_waitrequest_a = (auto_pthread_wrapper_inst_memory_controller_0_enable_a & ~(auto_pthread_wrapper_inst_memory_controller_0_inst_grant_a));
end
always @(*) begin
	auto_pthread_wrapper_inst_memory_controller_0_out_b = data_receiver_fifo_inst_auto_pthread_wrapper_inst_memory_controller_0_inst_b_data_out;
end
always @(*) begin
	auto_pthread_wrapper_inst_memory_controller_0_waitrequest_b = (auto_pthread_wrapper_inst_memory_controller_0_enable_b & ~(auto_pthread_wrapper_inst_memory_controller_0_inst_grant_b));
end
always @(*) begin
	auto_pthread_wrapper_inst_main_0_3_ready_from_sink = ~(main_0_3_inst_full);
end
always @(posedge clk) begin
	if ((reset | auto_pthread_wrapper_inst_start)) begin
		auto_pthread_wrapper_inst_finish_reg <= 1'd0;
	end
	if (auto_pthread_wrapper_inst_finish) begin
		auto_pthread_wrapper_inst_finish_reg <= 1'd1;
	end
end
always @(*) begin
	main_0_3_inst_clk = clk;
end
always @(*) begin
	main_0_3_inst_reset = reset;
end
always @(*) begin
	main_0_3_inst_clken = ~(1'd0);
if (reset) begin main_0_3_inst_clken = 0; end
end
always @(*) begin
	main_0_3_inst_write_en = auto_pthread_wrapper_inst_main_0_3_valid_to_sink;
end
always @(*) begin
	main_0_3_inst_write_data = auto_pthread_wrapper_inst_main_0_3_data_to_sink;
end
always @(*) begin
	main_0_3_inst_read_en = auto_pthread_wrapper_OC_3_inst_main_0_3_ready_to_source;
end
always @(*) begin
	auto_pthread_wrapper_OC_1_inst_clk = clk;
end
always @(*) begin
	auto_pthread_wrapper_OC_1_inst_reset = reset;
end
always @(*) begin
	auto_pthread_wrapper_OC_1_inst_start = 1'd0;
	if ((main_inst_auto_pthread_wrapper_OC_1_threadID == 16'd0)) begin
		auto_pthread_wrapper_OC_1_inst_start = main_inst_auto_pthread_wrapper_OC_1_start;
	end
end
always @(*) begin
	auto_pthread_wrapper_OC_1_inst_memory_controller_0_out_a = data_receiver_fifo_inst_auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_a_data_out;
end
always @(*) begin
	auto_pthread_wrapper_OC_1_inst_memory_controller_0_waitrequest_a = (auto_pthread_wrapper_OC_1_inst_memory_controller_0_enable_a & ~(auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_grant_a));
end
always @(*) begin
	auto_pthread_wrapper_OC_1_inst_memory_controller_0_out_b = data_receiver_fifo_inst_auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_b_data_out;
end
always @(*) begin
	auto_pthread_wrapper_OC_1_inst_memory_controller_0_waitrequest_b = (auto_pthread_wrapper_OC_1_inst_memory_controller_0_enable_b & ~(auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_grant_b));
end
always @(*) begin
	auto_pthread_wrapper_OC_1_inst_main_0_4_ready_from_sink = ~(main_0_4_inst_full);
end
always @(posedge clk) begin
	if ((reset | auto_pthread_wrapper_OC_1_inst_start)) begin
		auto_pthread_wrapper_OC_1_inst_finish_reg <= 1'd0;
	end
	if (auto_pthread_wrapper_OC_1_inst_finish) begin
		auto_pthread_wrapper_OC_1_inst_finish_reg <= 1'd1;
	end
end
always @(*) begin
	main_0_4_inst_clk = clk;
end
always @(*) begin
	main_0_4_inst_reset = reset;
end
always @(*) begin
	main_0_4_inst_clken = ~(1'd0);
if (reset) begin main_0_4_inst_clken = 0; end
end
always @(*) begin
	main_0_4_inst_write_en = auto_pthread_wrapper_OC_1_inst_main_0_4_valid_to_sink;
end
always @(*) begin
	main_0_4_inst_write_data = auto_pthread_wrapper_OC_1_inst_main_0_4_data_to_sink;
end
always @(*) begin
	main_0_4_inst_read_en = auto_pthread_wrapper_OC_4_inst_main_0_4_ready_to_source;
end
always @(*) begin
	auto_pthread_wrapper_OC_2_inst_clk = clk;
end
always @(*) begin
	auto_pthread_wrapper_OC_2_inst_reset = reset;
end
always @(*) begin
	auto_pthread_wrapper_OC_2_inst_start = 1'd0;
	if ((main_inst_auto_pthread_wrapper_OC_2_threadID == 16'd0)) begin
		auto_pthread_wrapper_OC_2_inst_start = main_inst_auto_pthread_wrapper_OC_2_start;
	end
end
always @(*) begin
	auto_pthread_wrapper_OC_2_inst_memory_controller_0_out_a = data_receiver_fifo_inst_auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_a_data_out;
end
always @(*) begin
	auto_pthread_wrapper_OC_2_inst_memory_controller_0_waitrequest_a = (auto_pthread_wrapper_OC_2_inst_memory_controller_0_enable_a & ~(auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_grant_a));
end
always @(*) begin
	auto_pthread_wrapper_OC_2_inst_memory_controller_0_out_b = data_receiver_fifo_inst_auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_b_data_out;
end
always @(*) begin
	auto_pthread_wrapper_OC_2_inst_memory_controller_0_waitrequest_b = (auto_pthread_wrapper_OC_2_inst_memory_controller_0_enable_b & ~(auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_grant_b));
end
always @(*) begin
	auto_pthread_wrapper_OC_2_inst_main_0_5_ready_from_sink = ~(main_0_5_inst_full);
end
always @(posedge clk) begin
	if ((reset | auto_pthread_wrapper_OC_2_inst_start)) begin
		auto_pthread_wrapper_OC_2_inst_finish_reg <= 1'd0;
	end
	if (auto_pthread_wrapper_OC_2_inst_finish) begin
		auto_pthread_wrapper_OC_2_inst_finish_reg <= 1'd1;
	end
end
always @(*) begin
	main_0_5_inst_clk = clk;
end
always @(*) begin
	main_0_5_inst_reset = reset;
end
always @(*) begin
	main_0_5_inst_clken = ~(1'd0);
if (reset) begin main_0_5_inst_clken = 0; end
end
always @(*) begin
	main_0_5_inst_write_en = auto_pthread_wrapper_OC_2_inst_main_0_5_valid_to_sink;
end
always @(*) begin
	main_0_5_inst_write_data = auto_pthread_wrapper_OC_2_inst_main_0_5_data_to_sink;
end
always @(*) begin
	main_0_5_inst_read_en = auto_pthread_wrapper_OC_5_inst_main_0_5_ready_to_source;
end
always @(*) begin
	auto_pthread_wrapper_OC_3_inst_clk = clk;
end
always @(*) begin
	auto_pthread_wrapper_OC_3_inst_reset = reset;
end
always @(*) begin
	auto_pthread_wrapper_OC_3_inst_start = 1'd0;
	if ((main_inst_auto_pthread_wrapper_OC_3_threadID == 16'd0)) begin
		auto_pthread_wrapper_OC_3_inst_start = main_inst_auto_pthread_wrapper_OC_3_start;
	end
end
always @(*) begin
	auto_pthread_wrapper_OC_3_inst_memory_controller_2_out_a = data_receiver_fifo_inst_auto_pthread_wrapper_OC_3_inst_memory_controller_2_inst_a_data_out;
end
always @(*) begin
	auto_pthread_wrapper_OC_3_inst_memory_controller_2_out_b = data_receiver_fifo_inst_auto_pthread_wrapper_OC_3_inst_memory_controller_2_inst_b_data_out;
end
always @(*) begin
	auto_pthread_wrapper_OC_3_inst_main_0_3_valid_from_source = ~(main_0_3_inst_empty);
end
always @(*) begin
	auto_pthread_wrapper_OC_3_inst_main_0_3_data_from_source = main_0_3_inst_read_data;
end
always @(*) begin
	auto_pthread_wrapper_OC_3_inst_main_0_6_ready_from_sink = ~(main_0_6_inst_full);
end
always @(posedge clk) begin
	if ((reset | auto_pthread_wrapper_OC_3_inst_start)) begin
		auto_pthread_wrapper_OC_3_inst_finish_reg <= 1'd0;
	end
	if (auto_pthread_wrapper_OC_3_inst_finish) begin
		auto_pthread_wrapper_OC_3_inst_finish_reg <= 1'd1;
	end
end
always @(*) begin
	memory_controller_2_inst_clk = clk;
end
always @(*) begin
	memory_controller_2_inst_memory_controller_waitrequest = 1'd0;
if (reset) begin memory_controller_2_inst_memory_controller_waitrequest = 0; end
end
always @(*) begin
	memory_controller_2_inst_memory_controller_address_a = auto_pthread_wrapper_OC_3_inst_memory_controller_2_address_a;
end
always @(*) begin
	memory_controller_2_inst_memory_controller_enable_a = auto_pthread_wrapper_OC_3_inst_memory_controller_2_enable_a;
end
always @(*) begin
	memory_controller_2_inst_memory_controller_size_a = auto_pthread_wrapper_OC_3_inst_memory_controller_2_size_a;
end
always @(*) begin
	memory_controller_2_inst_memory_controller_write_enable_a = auto_pthread_wrapper_OC_3_inst_memory_controller_2_write_enable_a;
end
always @(*) begin
	memory_controller_2_inst_memory_controller_in_a = auto_pthread_wrapper_OC_3_inst_memory_controller_2_in_a;
end
always @(*) begin
	memory_controller_2_inst_memory_controller_address_b = auto_pthread_wrapper_OC_3_inst_memory_controller_2_address_b;
end
always @(*) begin
	memory_controller_2_inst_memory_controller_enable_b = auto_pthread_wrapper_OC_3_inst_memory_controller_2_enable_b;
end
always @(*) begin
	memory_controller_2_inst_memory_controller_size_b = auto_pthread_wrapper_OC_3_inst_memory_controller_2_size_b;
end
always @(*) begin
	memory_controller_2_inst_memory_controller_write_enable_b = auto_pthread_wrapper_OC_3_inst_memory_controller_2_write_enable_b;
end
always @(*) begin
	memory_controller_2_inst_memory_controller_in_b = auto_pthread_wrapper_OC_3_inst_memory_controller_2_in_b;
end
always @(*) begin
	main_0_6_inst_clk = clk;
end
always @(*) begin
	main_0_6_inst_reset = reset;
end
always @(*) begin
	main_0_6_inst_clken = ~(1'd0);
if (reset) begin main_0_6_inst_clken = 0; end
end
always @(*) begin
	main_0_6_inst_write_en = auto_pthread_wrapper_OC_3_inst_main_0_6_valid_to_sink;
end
always @(*) begin
	main_0_6_inst_write_data = auto_pthread_wrapper_OC_3_inst_main_0_6_data_to_sink;
end
always @(*) begin
	main_0_6_inst_read_en = auto_pthread_wrapper_OC_6_inst_main_0_6_ready_to_source;
end
always @(*) begin
	auto_pthread_wrapper_OC_4_inst_clk = clk;
end
always @(*) begin
	auto_pthread_wrapper_OC_4_inst_reset = reset;
end
always @(*) begin
	auto_pthread_wrapper_OC_4_inst_start = 1'd0;
	if ((main_inst_auto_pthread_wrapper_OC_4_threadID == 16'd0)) begin
		auto_pthread_wrapper_OC_4_inst_start = main_inst_auto_pthread_wrapper_OC_4_start;
	end
end
always @(*) begin
	auto_pthread_wrapper_OC_4_inst_memory_controller_3_out_a = data_receiver_fifo_inst_auto_pthread_wrapper_OC_4_inst_memory_controller_3_inst_a_data_out;
end
always @(*) begin
	auto_pthread_wrapper_OC_4_inst_memory_controller_3_out_b = data_receiver_fifo_inst_auto_pthread_wrapper_OC_4_inst_memory_controller_3_inst_b_data_out;
end
always @(*) begin
	auto_pthread_wrapper_OC_4_inst_main_0_4_valid_from_source = ~(main_0_4_inst_empty);
end
always @(*) begin
	auto_pthread_wrapper_OC_4_inst_main_0_4_data_from_source = main_0_4_inst_read_data;
end
always @(*) begin
	auto_pthread_wrapper_OC_4_inst_main_0_7_ready_from_sink = ~(main_0_7_inst_full);
end
always @(posedge clk) begin
	if ((reset | auto_pthread_wrapper_OC_4_inst_start)) begin
		auto_pthread_wrapper_OC_4_inst_finish_reg <= 1'd0;
	end
	if (auto_pthread_wrapper_OC_4_inst_finish) begin
		auto_pthread_wrapper_OC_4_inst_finish_reg <= 1'd1;
	end
end
always @(*) begin
	memory_controller_3_inst_clk = clk;
end
always @(*) begin
	memory_controller_3_inst_memory_controller_waitrequest = 1'd0;
if (reset) begin memory_controller_3_inst_memory_controller_waitrequest = 0; end
end
always @(*) begin
	memory_controller_3_inst_memory_controller_address_a = auto_pthread_wrapper_OC_4_inst_memory_controller_3_address_a;
end
always @(*) begin
	memory_controller_3_inst_memory_controller_enable_a = auto_pthread_wrapper_OC_4_inst_memory_controller_3_enable_a;
end
always @(*) begin
	memory_controller_3_inst_memory_controller_size_a = auto_pthread_wrapper_OC_4_inst_memory_controller_3_size_a;
end
always @(*) begin
	memory_controller_3_inst_memory_controller_write_enable_a = auto_pthread_wrapper_OC_4_inst_memory_controller_3_write_enable_a;
end
always @(*) begin
	memory_controller_3_inst_memory_controller_in_a = auto_pthread_wrapper_OC_4_inst_memory_controller_3_in_a;
end
always @(*) begin
	memory_controller_3_inst_memory_controller_address_b = auto_pthread_wrapper_OC_4_inst_memory_controller_3_address_b;
end
always @(*) begin
	memory_controller_3_inst_memory_controller_enable_b = auto_pthread_wrapper_OC_4_inst_memory_controller_3_enable_b;
end
always @(*) begin
	memory_controller_3_inst_memory_controller_size_b = auto_pthread_wrapper_OC_4_inst_memory_controller_3_size_b;
end
always @(*) begin
	memory_controller_3_inst_memory_controller_write_enable_b = auto_pthread_wrapper_OC_4_inst_memory_controller_3_write_enable_b;
end
always @(*) begin
	memory_controller_3_inst_memory_controller_in_b = auto_pthread_wrapper_OC_4_inst_memory_controller_3_in_b;
end
always @(*) begin
	main_0_7_inst_clk = clk;
end
always @(*) begin
	main_0_7_inst_reset = reset;
end
always @(*) begin
	main_0_7_inst_clken = ~(1'd0);
if (reset) begin main_0_7_inst_clken = 0; end
end
always @(*) begin
	main_0_7_inst_write_en = auto_pthread_wrapper_OC_4_inst_main_0_7_valid_to_sink;
end
always @(*) begin
	main_0_7_inst_write_data = auto_pthread_wrapper_OC_4_inst_main_0_7_data_to_sink;
end
always @(*) begin
	main_0_7_inst_read_en = auto_pthread_wrapper_OC_6_inst_main_0_7_ready_to_source;
end
always @(*) begin
	auto_pthread_wrapper_OC_5_inst_clk = clk;
end
always @(*) begin
	auto_pthread_wrapper_OC_5_inst_reset = reset;
end
always @(*) begin
	auto_pthread_wrapper_OC_5_inst_start = 1'd0;
	if ((main_inst_auto_pthread_wrapper_OC_5_threadID == 16'd0)) begin
		auto_pthread_wrapper_OC_5_inst_start = main_inst_auto_pthread_wrapper_OC_5_start;
	end
end
always @(*) begin
	auto_pthread_wrapper_OC_5_inst_memory_controller_4_out_a = data_receiver_fifo_inst_auto_pthread_wrapper_OC_5_inst_memory_controller_4_inst_a_data_out;
end
always @(*) begin
	auto_pthread_wrapper_OC_5_inst_memory_controller_4_out_b = data_receiver_fifo_inst_auto_pthread_wrapper_OC_5_inst_memory_controller_4_inst_b_data_out;
end
always @(*) begin
	auto_pthread_wrapper_OC_5_inst_main_0_5_valid_from_source = ~(main_0_5_inst_empty);
end
always @(*) begin
	auto_pthread_wrapper_OC_5_inst_main_0_5_data_from_source = main_0_5_inst_read_data;
end
always @(*) begin
	auto_pthread_wrapper_OC_5_inst_main_0_8_ready_from_sink = ~(main_0_8_inst_full);
end
always @(posedge clk) begin
	if ((reset | auto_pthread_wrapper_OC_5_inst_start)) begin
		auto_pthread_wrapper_OC_5_inst_finish_reg <= 1'd0;
	end
	if (auto_pthread_wrapper_OC_5_inst_finish) begin
		auto_pthread_wrapper_OC_5_inst_finish_reg <= 1'd1;
	end
end
always @(*) begin
	memory_controller_4_inst_clk = clk;
end
always @(*) begin
	memory_controller_4_inst_memory_controller_waitrequest = 1'd0;
if (reset) begin memory_controller_4_inst_memory_controller_waitrequest = 0; end
end
always @(*) begin
	memory_controller_4_inst_memory_controller_address_a = auto_pthread_wrapper_OC_5_inst_memory_controller_4_address_a;
end
always @(*) begin
	memory_controller_4_inst_memory_controller_enable_a = auto_pthread_wrapper_OC_5_inst_memory_controller_4_enable_a;
end
always @(*) begin
	memory_controller_4_inst_memory_controller_size_a = auto_pthread_wrapper_OC_5_inst_memory_controller_4_size_a;
end
always @(*) begin
	memory_controller_4_inst_memory_controller_write_enable_a = auto_pthread_wrapper_OC_5_inst_memory_controller_4_write_enable_a;
end
always @(*) begin
	memory_controller_4_inst_memory_controller_in_a = auto_pthread_wrapper_OC_5_inst_memory_controller_4_in_a;
end
always @(*) begin
	memory_controller_4_inst_memory_controller_address_b = auto_pthread_wrapper_OC_5_inst_memory_controller_4_address_b;
end
always @(*) begin
	memory_controller_4_inst_memory_controller_enable_b = auto_pthread_wrapper_OC_5_inst_memory_controller_4_enable_b;
end
always @(*) begin
	memory_controller_4_inst_memory_controller_size_b = auto_pthread_wrapper_OC_5_inst_memory_controller_4_size_b;
end
always @(*) begin
	memory_controller_4_inst_memory_controller_write_enable_b = auto_pthread_wrapper_OC_5_inst_memory_controller_4_write_enable_b;
end
always @(*) begin
	memory_controller_4_inst_memory_controller_in_b = auto_pthread_wrapper_OC_5_inst_memory_controller_4_in_b;
end
always @(*) begin
	main_0_8_inst_clk = clk;
end
always @(*) begin
	main_0_8_inst_reset = reset;
end
always @(*) begin
	main_0_8_inst_clken = ~(1'd0);
if (reset) begin main_0_8_inst_clken = 0; end
end
always @(*) begin
	main_0_8_inst_write_en = auto_pthread_wrapper_OC_5_inst_main_0_8_valid_to_sink;
end
always @(*) begin
	main_0_8_inst_write_data = auto_pthread_wrapper_OC_5_inst_main_0_8_data_to_sink;
end
always @(*) begin
	main_0_8_inst_read_en = auto_pthread_wrapper_OC_6_inst_main_0_8_ready_to_source;
end
always @(*) begin
	auto_pthread_wrapper_OC_6_inst_clk = clk;
end
always @(*) begin
	auto_pthread_wrapper_OC_6_inst_reset = reset;
end
always @(*) begin
	auto_pthread_wrapper_OC_6_inst_start = 1'd0;
	if ((main_inst_auto_pthread_wrapper_OC_6_threadID == 16'd0)) begin
		auto_pthread_wrapper_OC_6_inst_start = main_inst_auto_pthread_wrapper_OC_6_start;
	end
end
always @(*) begin
	auto_pthread_wrapper_OC_6_inst_main_0_6_valid_from_source = ~(main_0_6_inst_empty);
end
always @(*) begin
	auto_pthread_wrapper_OC_6_inst_main_0_6_data_from_source = main_0_6_inst_read_data;
end
always @(*) begin
	auto_pthread_wrapper_OC_6_inst_main_0_7_valid_from_source = ~(main_0_7_inst_empty);
end
always @(*) begin
	auto_pthread_wrapper_OC_6_inst_main_0_7_data_from_source = main_0_7_inst_read_data;
end
always @(*) begin
	auto_pthread_wrapper_OC_6_inst_main_0_8_valid_from_source = ~(main_0_8_inst_empty);
end
always @(*) begin
	auto_pthread_wrapper_OC_6_inst_main_0_8_data_from_source = main_0_8_inst_read_data;
end
always @(*) begin
	auto_pthread_wrapper_OC_6_inst_main_0_9_ready_from_sink = ~(main_0_9_inst_full);
end
always @(posedge clk) begin
	if ((reset | auto_pthread_wrapper_OC_6_inst_start)) begin
		auto_pthread_wrapper_OC_6_inst_finish_reg <= 1'd0;
	end
	if (auto_pthread_wrapper_OC_6_inst_finish) begin
		auto_pthread_wrapper_OC_6_inst_finish_reg <= 1'd1;
	end
end
always @(*) begin
	round_robin_arbiter_inst_arbiter_memory_controller_0_a_clk = clk;
end
always @(*) begin
	round_robin_arbiter_inst_arbiter_memory_controller_0_a_rst_an = ~(reset);
end
always @(*) begin
	round_robin_arbiter_inst_arbiter_memory_controller_0_a_memory_controller_waitrequest = 1'd0;
if (reset) begin round_robin_arbiter_inst_arbiter_memory_controller_0_a_memory_controller_waitrequest = 0; end
end
always @(*) begin
	round_robin_arbiter_inst_arbiter_memory_controller_0_a_req_in = ((((main_inst_memory_controller_0_enable_a <<< 1'd0) | (auto_pthread_wrapper_inst_memory_controller_0_enable_a <<< 2'd1)) | (auto_pthread_wrapper_OC_1_inst_memory_controller_0_enable_a <<< 2'd2)) | (auto_pthread_wrapper_OC_2_inst_memory_controller_0_enable_a <<< 3'd3));
end
always @(*) begin
	arbiter_memory_controller_0_a_address_a = 0;
	if (main_inst_memory_controller_0_inst_grant_a) begin
		arbiter_memory_controller_0_a_address_a = main_inst_memory_controller_0_address_a;
	end
	if (auto_pthread_wrapper_inst_memory_controller_0_inst_grant_a) begin
		arbiter_memory_controller_0_a_address_a = auto_pthread_wrapper_inst_memory_controller_0_address_a;
	end
	if (auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_grant_a) begin
		arbiter_memory_controller_0_a_address_a = auto_pthread_wrapper_OC_1_inst_memory_controller_0_address_a;
	end
	if (auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_grant_a) begin
		arbiter_memory_controller_0_a_address_a = auto_pthread_wrapper_OC_2_inst_memory_controller_0_address_a;
	end
end
always @(*) begin
	arbiter_memory_controller_0_a_enable_a = 1'd0;
	if (main_inst_memory_controller_0_inst_grant_a) begin
		arbiter_memory_controller_0_a_enable_a = main_inst_memory_controller_0_enable_a;
	end
	if (auto_pthread_wrapper_inst_memory_controller_0_inst_grant_a) begin
		arbiter_memory_controller_0_a_enable_a = auto_pthread_wrapper_inst_memory_controller_0_enable_a;
	end
	if (auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_grant_a) begin
		arbiter_memory_controller_0_a_enable_a = auto_pthread_wrapper_OC_1_inst_memory_controller_0_enable_a;
	end
	if (auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_grant_a) begin
		arbiter_memory_controller_0_a_enable_a = auto_pthread_wrapper_OC_2_inst_memory_controller_0_enable_a;
	end
end
always @(*) begin
	arbiter_memory_controller_0_a_size_a = 2'd0;
	if (main_inst_memory_controller_0_inst_grant_a) begin
		arbiter_memory_controller_0_a_size_a = main_inst_memory_controller_0_size_a;
	end
	if (auto_pthread_wrapper_inst_memory_controller_0_inst_grant_a) begin
		arbiter_memory_controller_0_a_size_a = auto_pthread_wrapper_inst_memory_controller_0_size_a;
	end
	if (auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_grant_a) begin
		arbiter_memory_controller_0_a_size_a = auto_pthread_wrapper_OC_1_inst_memory_controller_0_size_a;
	end
	if (auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_grant_a) begin
		arbiter_memory_controller_0_a_size_a = auto_pthread_wrapper_OC_2_inst_memory_controller_0_size_a;
	end
end
always @(*) begin
	arbiter_memory_controller_0_a_write_enable_a = 1'd0;
	if (main_inst_memory_controller_0_inst_grant_a) begin
		arbiter_memory_controller_0_a_write_enable_a = main_inst_memory_controller_0_write_enable_a;
	end
	if (auto_pthread_wrapper_inst_memory_controller_0_inst_grant_a) begin
		arbiter_memory_controller_0_a_write_enable_a = auto_pthread_wrapper_inst_memory_controller_0_write_enable_a;
	end
	if (auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_grant_a) begin
		arbiter_memory_controller_0_a_write_enable_a = auto_pthread_wrapper_OC_1_inst_memory_controller_0_write_enable_a;
	end
	if (auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_grant_a) begin
		arbiter_memory_controller_0_a_write_enable_a = auto_pthread_wrapper_OC_2_inst_memory_controller_0_write_enable_a;
	end
end
always @(*) begin
	arbiter_memory_controller_0_a_write_data_a = 64'd0;
	if (main_inst_memory_controller_0_inst_grant_a) begin
		arbiter_memory_controller_0_a_write_data_a = main_inst_memory_controller_0_in_a;
	end
	if (auto_pthread_wrapper_inst_memory_controller_0_inst_grant_a) begin
		arbiter_memory_controller_0_a_write_data_a = auto_pthread_wrapper_inst_memory_controller_0_in_a;
	end
	if (auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_grant_a) begin
		arbiter_memory_controller_0_a_write_data_a = auto_pthread_wrapper_OC_1_inst_memory_controller_0_in_a;
	end
	if (auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_grant_a) begin
		arbiter_memory_controller_0_a_write_data_a = auto_pthread_wrapper_OC_2_inst_memory_controller_0_in_a;
	end
end
always @(*) begin
	round_robin_arbiter_inst_arbiter_memory_controller_0_b_clk = clk;
end
always @(*) begin
	round_robin_arbiter_inst_arbiter_memory_controller_0_b_rst_an = ~(reset);
end
always @(*) begin
	round_robin_arbiter_inst_arbiter_memory_controller_0_b_memory_controller_waitrequest = 1'd0;
if (reset) begin round_robin_arbiter_inst_arbiter_memory_controller_0_b_memory_controller_waitrequest = 0; end
end
always @(*) begin
	round_robin_arbiter_inst_arbiter_memory_controller_0_b_req_in = ((((main_inst_memory_controller_0_enable_b <<< 1'd0) | (auto_pthread_wrapper_inst_memory_controller_0_enable_b <<< 2'd1)) | (auto_pthread_wrapper_OC_1_inst_memory_controller_0_enable_b <<< 2'd2)) | (auto_pthread_wrapper_OC_2_inst_memory_controller_0_enable_b <<< 3'd3));
end
always @(*) begin
	arbiter_memory_controller_0_b_address_b = 0;
	if (main_inst_memory_controller_0_inst_grant_b) begin
		arbiter_memory_controller_0_b_address_b = main_inst_memory_controller_0_address_b;
	end
	if (auto_pthread_wrapper_inst_memory_controller_0_inst_grant_b) begin
		arbiter_memory_controller_0_b_address_b = auto_pthread_wrapper_inst_memory_controller_0_address_b;
	end
	if (auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_grant_b) begin
		arbiter_memory_controller_0_b_address_b = auto_pthread_wrapper_OC_1_inst_memory_controller_0_address_b;
	end
	if (auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_grant_b) begin
		arbiter_memory_controller_0_b_address_b = auto_pthread_wrapper_OC_2_inst_memory_controller_0_address_b;
	end
end
always @(*) begin
	arbiter_memory_controller_0_b_enable_b = 1'd0;
	if (main_inst_memory_controller_0_inst_grant_b) begin
		arbiter_memory_controller_0_b_enable_b = main_inst_memory_controller_0_enable_b;
	end
	if (auto_pthread_wrapper_inst_memory_controller_0_inst_grant_b) begin
		arbiter_memory_controller_0_b_enable_b = auto_pthread_wrapper_inst_memory_controller_0_enable_b;
	end
	if (auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_grant_b) begin
		arbiter_memory_controller_0_b_enable_b = auto_pthread_wrapper_OC_1_inst_memory_controller_0_enable_b;
	end
	if (auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_grant_b) begin
		arbiter_memory_controller_0_b_enable_b = auto_pthread_wrapper_OC_2_inst_memory_controller_0_enable_b;
	end
end
always @(*) begin
	arbiter_memory_controller_0_b_size_b = 2'd0;
	if (main_inst_memory_controller_0_inst_grant_b) begin
		arbiter_memory_controller_0_b_size_b = main_inst_memory_controller_0_size_b;
	end
	if (auto_pthread_wrapper_inst_memory_controller_0_inst_grant_b) begin
		arbiter_memory_controller_0_b_size_b = auto_pthread_wrapper_inst_memory_controller_0_size_b;
	end
	if (auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_grant_b) begin
		arbiter_memory_controller_0_b_size_b = auto_pthread_wrapper_OC_1_inst_memory_controller_0_size_b;
	end
	if (auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_grant_b) begin
		arbiter_memory_controller_0_b_size_b = auto_pthread_wrapper_OC_2_inst_memory_controller_0_size_b;
	end
end
always @(*) begin
	arbiter_memory_controller_0_b_write_enable_b = 1'd0;
	if (main_inst_memory_controller_0_inst_grant_b) begin
		arbiter_memory_controller_0_b_write_enable_b = main_inst_memory_controller_0_write_enable_b;
	end
	if (auto_pthread_wrapper_inst_memory_controller_0_inst_grant_b) begin
		arbiter_memory_controller_0_b_write_enable_b = auto_pthread_wrapper_inst_memory_controller_0_write_enable_b;
	end
	if (auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_grant_b) begin
		arbiter_memory_controller_0_b_write_enable_b = auto_pthread_wrapper_OC_1_inst_memory_controller_0_write_enable_b;
	end
	if (auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_grant_b) begin
		arbiter_memory_controller_0_b_write_enable_b = auto_pthread_wrapper_OC_2_inst_memory_controller_0_write_enable_b;
	end
end
always @(*) begin
	arbiter_memory_controller_0_b_write_data_b = 64'd0;
	if (main_inst_memory_controller_0_inst_grant_b) begin
		arbiter_memory_controller_0_b_write_data_b = main_inst_memory_controller_0_in_b;
	end
	if (auto_pthread_wrapper_inst_memory_controller_0_inst_grant_b) begin
		arbiter_memory_controller_0_b_write_data_b = auto_pthread_wrapper_inst_memory_controller_0_in_b;
	end
	if (auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_grant_b) begin
		arbiter_memory_controller_0_b_write_data_b = auto_pthread_wrapper_OC_1_inst_memory_controller_0_in_b;
	end
	if (auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_grant_b) begin
		arbiter_memory_controller_0_b_write_data_b = auto_pthread_wrapper_OC_2_inst_memory_controller_0_in_b;
	end
end
always @(*) begin
	main_inst_memory_controller_0_inst_grant_a = round_robin_arbiter_inst_arbiter_memory_controller_0_a_grant_final[0];
end
always @(*) begin
	data_receiver_fifo_inst_main_inst_memory_controller_0_inst_a_clk = clk;
end
always @(*) begin
	data_receiver_fifo_inst_main_inst_memory_controller_0_inst_a_reset = reset;
end
always @(*) begin
	data_receiver_fifo_inst_main_inst_memory_controller_0_inst_a_data_requested = (main_inst_memory_controller_0_inst_grant_a & ~(main_inst_memory_controller_0_write_enable_a));
end
always @(*) begin
	data_receiver_fifo_inst_main_inst_memory_controller_0_inst_a_user_enable = main_inst_memory_controller_0_user_state_enable_a;
end
always @(*) begin
	data_receiver_fifo_inst_main_inst_memory_controller_0_inst_a_data_in = memory_controller_0_inst_memory_controller_out_reg_a;
end
always @(*) begin
	main_inst_memory_controller_0_inst_grant_b = round_robin_arbiter_inst_arbiter_memory_controller_0_b_grant_final[0];
end
always @(*) begin
	data_receiver_fifo_inst_main_inst_memory_controller_0_inst_b_clk = clk;
end
always @(*) begin
	data_receiver_fifo_inst_main_inst_memory_controller_0_inst_b_reset = reset;
end
always @(*) begin
	data_receiver_fifo_inst_main_inst_memory_controller_0_inst_b_data_requested = (main_inst_memory_controller_0_inst_grant_b & ~(main_inst_memory_controller_0_write_enable_b));
end
always @(*) begin
	data_receiver_fifo_inst_main_inst_memory_controller_0_inst_b_user_enable = main_inst_memory_controller_0_user_state_enable_b;
end
always @(*) begin
	data_receiver_fifo_inst_main_inst_memory_controller_0_inst_b_data_in = memory_controller_0_inst_memory_controller_out_reg_b;
end
always @(*) begin
	auto_pthread_wrapper_inst_memory_controller_0_inst_grant_a = round_robin_arbiter_inst_arbiter_memory_controller_0_a_grant_final[1];
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_inst_memory_controller_0_inst_a_clk = clk;
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_inst_memory_controller_0_inst_a_reset = reset;
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_inst_memory_controller_0_inst_a_data_requested = (auto_pthread_wrapper_inst_memory_controller_0_inst_grant_a & ~(auto_pthread_wrapper_inst_memory_controller_0_write_enable_a));
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_inst_memory_controller_0_inst_a_user_enable = auto_pthread_wrapper_inst_memory_controller_0_user_state_enable_a;
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_inst_memory_controller_0_inst_a_data_in = memory_controller_0_inst_memory_controller_out_reg_a;
end
always @(*) begin
	auto_pthread_wrapper_inst_memory_controller_0_inst_grant_b = round_robin_arbiter_inst_arbiter_memory_controller_0_b_grant_final[1];
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_inst_memory_controller_0_inst_b_clk = clk;
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_inst_memory_controller_0_inst_b_reset = reset;
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_inst_memory_controller_0_inst_b_data_requested = (auto_pthread_wrapper_inst_memory_controller_0_inst_grant_b & ~(auto_pthread_wrapper_inst_memory_controller_0_write_enable_b));
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_inst_memory_controller_0_inst_b_user_enable = auto_pthread_wrapper_inst_memory_controller_0_user_state_enable_b;
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_inst_memory_controller_0_inst_b_data_in = memory_controller_0_inst_memory_controller_out_reg_b;
end
always @(*) begin
	auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_grant_a = round_robin_arbiter_inst_arbiter_memory_controller_0_a_grant_final[2];
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_a_clk = clk;
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_a_reset = reset;
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_a_data_requested = (auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_grant_a & ~(auto_pthread_wrapper_OC_1_inst_memory_controller_0_write_enable_a));
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_a_user_enable = auto_pthread_wrapper_OC_1_inst_memory_controller_0_user_state_enable_a;
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_a_data_in = memory_controller_0_inst_memory_controller_out_reg_a;
end
always @(*) begin
	auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_grant_b = round_robin_arbiter_inst_arbiter_memory_controller_0_b_grant_final[2];
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_b_clk = clk;
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_b_reset = reset;
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_b_data_requested = (auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_grant_b & ~(auto_pthread_wrapper_OC_1_inst_memory_controller_0_write_enable_b));
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_b_user_enable = auto_pthread_wrapper_OC_1_inst_memory_controller_0_user_state_enable_b;
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_1_inst_memory_controller_0_inst_b_data_in = memory_controller_0_inst_memory_controller_out_reg_b;
end
always @(*) begin
	auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_grant_a = round_robin_arbiter_inst_arbiter_memory_controller_0_a_grant_final[3];
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_a_clk = clk;
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_a_reset = reset;
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_a_data_requested = (auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_grant_a & ~(auto_pthread_wrapper_OC_2_inst_memory_controller_0_write_enable_a));
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_a_user_enable = auto_pthread_wrapper_OC_2_inst_memory_controller_0_user_state_enable_a;
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_a_data_in = memory_controller_0_inst_memory_controller_out_reg_a;
end
always @(*) begin
	auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_grant_b = round_robin_arbiter_inst_arbiter_memory_controller_0_b_grant_final[3];
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_b_clk = clk;
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_b_reset = reset;
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_b_data_requested = (auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_grant_b & ~(auto_pthread_wrapper_OC_2_inst_memory_controller_0_write_enable_b));
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_b_user_enable = auto_pthread_wrapper_OC_2_inst_memory_controller_0_user_state_enable_b;
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_2_inst_memory_controller_0_inst_b_data_in = memory_controller_0_inst_memory_controller_out_reg_b;
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_3_inst_memory_controller_2_inst_a_clk = clk;
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_3_inst_memory_controller_2_inst_a_reset = reset;
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_3_inst_memory_controller_2_inst_a_data_requested = (auto_pthread_wrapper_OC_3_inst_memory_controller_2_enable_a & ~(auto_pthread_wrapper_OC_3_inst_memory_controller_2_write_enable_a));
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_3_inst_memory_controller_2_inst_a_user_enable = auto_pthread_wrapper_OC_3_inst_memory_controller_2_user_state_enable_a;
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_3_inst_memory_controller_2_inst_a_data_in = memory_controller_2_inst_memory_controller_out_reg_a;
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_3_inst_memory_controller_2_inst_b_clk = clk;
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_3_inst_memory_controller_2_inst_b_reset = reset;
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_3_inst_memory_controller_2_inst_b_data_requested = (auto_pthread_wrapper_OC_3_inst_memory_controller_2_enable_b & ~(auto_pthread_wrapper_OC_3_inst_memory_controller_2_write_enable_b));
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_3_inst_memory_controller_2_inst_b_user_enable = auto_pthread_wrapper_OC_3_inst_memory_controller_2_user_state_enable_b;
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_3_inst_memory_controller_2_inst_b_data_in = memory_controller_2_inst_memory_controller_out_reg_b;
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_4_inst_memory_controller_3_inst_a_clk = clk;
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_4_inst_memory_controller_3_inst_a_reset = reset;
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_4_inst_memory_controller_3_inst_a_data_requested = (auto_pthread_wrapper_OC_4_inst_memory_controller_3_enable_a & ~(auto_pthread_wrapper_OC_4_inst_memory_controller_3_write_enable_a));
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_4_inst_memory_controller_3_inst_a_user_enable = auto_pthread_wrapper_OC_4_inst_memory_controller_3_user_state_enable_a;
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_4_inst_memory_controller_3_inst_a_data_in = memory_controller_3_inst_memory_controller_out_reg_a;
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_4_inst_memory_controller_3_inst_b_clk = clk;
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_4_inst_memory_controller_3_inst_b_reset = reset;
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_4_inst_memory_controller_3_inst_b_data_requested = (auto_pthread_wrapper_OC_4_inst_memory_controller_3_enable_b & ~(auto_pthread_wrapper_OC_4_inst_memory_controller_3_write_enable_b));
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_4_inst_memory_controller_3_inst_b_user_enable = auto_pthread_wrapper_OC_4_inst_memory_controller_3_user_state_enable_b;
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_4_inst_memory_controller_3_inst_b_data_in = memory_controller_3_inst_memory_controller_out_reg_b;
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_5_inst_memory_controller_4_inst_a_clk = clk;
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_5_inst_memory_controller_4_inst_a_reset = reset;
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_5_inst_memory_controller_4_inst_a_data_requested = (auto_pthread_wrapper_OC_5_inst_memory_controller_4_enable_a & ~(auto_pthread_wrapper_OC_5_inst_memory_controller_4_write_enable_a));
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_5_inst_memory_controller_4_inst_a_user_enable = auto_pthread_wrapper_OC_5_inst_memory_controller_4_user_state_enable_a;
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_5_inst_memory_controller_4_inst_a_data_in = memory_controller_4_inst_memory_controller_out_reg_a;
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_5_inst_memory_controller_4_inst_b_clk = clk;
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_5_inst_memory_controller_4_inst_b_reset = reset;
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_5_inst_memory_controller_4_inst_b_data_requested = (auto_pthread_wrapper_OC_5_inst_memory_controller_4_enable_b & ~(auto_pthread_wrapper_OC_5_inst_memory_controller_4_write_enable_b));
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_5_inst_memory_controller_4_inst_b_user_enable = auto_pthread_wrapper_OC_5_inst_memory_controller_4_user_state_enable_b;
end
always @(*) begin
	data_receiver_fifo_inst_auto_pthread_wrapper_OC_5_inst_memory_controller_4_inst_b_data_in = memory_controller_4_inst_memory_controller_out_reg_b;
end
always @(posedge clk) begin
	finish <= main_inst_finish;
end
always @(posedge clk) begin
	return_val <= main_inst_return_val;
end

endmodule
