#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Mar  9 08:55:41 2023
# Process ID: 34248
# Current directory: C:/Travail/s4InfoAtelier4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26940 C:\Travail\s4InfoAtelier4\s4InfoAtelier4.xpr
# Log file: C:/Travail/s4InfoAtelier4/vivado.log
# Journal file: C:/Travail/s4InfoAtelier4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Travail/s4InfoAtelier4/s4InfoAtelier4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/mycolorRegister_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/pixelDataToVideoStream_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/tmds_v1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/S4/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1095.449 ; gain = 0.000
update_compile_order -fileset sources_1
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: atelier4_wrapper
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1610.488 ; gain = 254.199
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'atelier4_wrapper' [C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/imports/atelier4_wrapper.vhd:46]
INFO: [Synth 8-3491] module 'atelier4' declared at 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:14' bound to instance 'atelier4_i' of component 'atelier4' [C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/imports/atelier4_wrapper.vhd:79]
INFO: [Synth 8-638] synthesizing module 'atelier4' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:50]
INFO: [Synth 8-3491] module 'atelier4_axi_vdma_0_0' declared at 'C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_axi_vdma_0_0_stub.vhdl:5' bound to instance 'axi_vdma_0' of component 'atelier4_axi_vdma_0_0' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:951]
INFO: [Synth 8-638] synthesizing module 'atelier4_axi_vdma_0_0' [C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_axi_vdma_0_0_stub.vhdl:78]
INFO: [Synth 8-3491] module 'atelier4_clk_wiz_0_0' declared at 'C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'atelier4_clk_wiz_0_0' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:1021]
INFO: [Synth 8-638] synthesizing module 'atelier4_clk_wiz_0_0' [C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'atelier4_mycolorRegister_0_0' declared at 'C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_mycolorRegister_0_0_stub.vhdl:5' bound to instance 'mycolorRegister_0' of component 'atelier4_mycolorRegister_0_0' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:1028]
INFO: [Synth 8-638] synthesizing module 'atelier4_mycolorRegister_0_0' [C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_mycolorRegister_0_0_stub.vhdl:34]
INFO: [Synth 8-3491] module 'atelier4_pixelDataToVideoStre_0_3' declared at 'C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_pixelDataToVideoStre_0_3_stub.vhdl:5' bound to instance 'pixelDataToVideoStre_0' of component 'atelier4_pixelDataToVideoStre_0_3' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:1054]
INFO: [Synth 8-638] synthesizing module 'atelier4_pixelDataToVideoStre_0_3' [C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_pixelDataToVideoStre_0_3_stub.vhdl:45]
INFO: [Synth 8-3491] module 'atelier4_proc_sys_reset_0_0' declared at 'C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'atelier4_proc_sys_reset_0_0' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:1091]
INFO: [Synth 8-638] synthesizing module 'atelier4_proc_sys_reset_0_0' [C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'atelier4_processing_system7_0_0' declared at 'C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'atelier4_processing_system7_0_0' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:1104]
INFO: [Synth 8-638] synthesizing module 'atelier4_processing_system7_0_0' [C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_processing_system7_0_0_stub.vhdl:121]
INFO: [Synth 8-3491] module 'atelier4_rgb2dvi_0_0' declared at 'C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_rgb2dvi_0_0_stub.vhdl:5' bound to instance 'rgb2dvi_0' of component 'atelier4_rgb2dvi_0_0' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:1217]
INFO: [Synth 8-638] synthesizing module 'atelier4_rgb2dvi_0_0' [C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_rgb2dvi_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'atelier4_smartconnect_0_0' declared at 'C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_smartconnect_0_0_stub.vhdl:5' bound to instance 'smartconnect_0' of component 'atelier4_smartconnect_0_0' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:1230]
INFO: [Synth 8-638] synthesizing module 'atelier4_smartconnect_0_0' [C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_smartconnect_0_0_stub.vhdl:128]
INFO: [Synth 8-3491] module 'atelier4_smartconnect_0_1' declared at 'C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_smartconnect_0_1_stub.vhdl:5' bound to instance 'smartconnect_1' of component 'atelier4_smartconnect_0_1' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:1350]
INFO: [Synth 8-638] synthesizing module 'atelier4_smartconnect_0_1' [C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_smartconnect_0_1_stub.vhdl:80]
INFO: [Synth 8-3491] module 'atelier4_testPatternGen2_0_0' declared at 'C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_testPatternGen2_0_0_stub.vhdl:5' bound to instance 'testPatternGen2_0' of component 'atelier4_testPatternGen2_0_0' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'atelier4_testPatternGen2_0_0' [C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_testPatternGen2_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'atelier4_v_axi4s_vid_out_0_0' declared at 'C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_v_axi4s_vid_out_0_0_stub.vhdl:5' bound to instance 'v_axi4s_vid_out_0' of component 'atelier4_v_axi4s_vid_out_0_0' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:1433]
INFO: [Synth 8-638] synthesizing module 'atelier4_v_axi4s_vid_out_0_0' [C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_v_axi4s_vid_out_0_0_stub.vhdl:41]
INFO: [Synth 8-3491] module 'atelier4_v_proc_ss_0_0' declared at 'C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_v_proc_ss_0_0_stub.vhdl:5' bound to instance 'v_proc_ss_0' of component 'atelier4_v_proc_ss_0_0' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:1466]
INFO: [Synth 8-638] synthesizing module 'atelier4_v_proc_ss_0_0' [C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_v_proc_ss_0_0_stub.vhdl:52]
INFO: [Synth 8-3491] module 'atelier4_v_tc_0_0' declared at 'C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_v_tc_0_0_stub.vhdl:5' bound to instance 'v_tc_0' of component 'atelier4_v_tc_0_0' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:1510]
INFO: [Synth 8-638] synthesizing module 'atelier4_v_tc_0_0' [C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_v_tc_0_0_stub.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'atelier4' (1#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'atelier4_wrapper' (2#1) [C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/imports/atelier4_wrapper.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1668.309 ; gain = 312.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1668.309 ; gain = 312.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1668.309 ; gain = 312.020
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_axi_vdma_0_0/atelier4_axi_vdma_0_0.dcp' for cell 'atelier4_i/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_clk_wiz_0_0/atelier4_clk_wiz_0_0.dcp' for cell 'atelier4_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_mycolorRegister_0_0/atelier4_mycolorRegister_0_0.dcp' for cell 'atelier4_i/mycolorRegister_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_pixelDataToVideoStre_0_3/atelier4_pixelDataToVideoStre_0_3.dcp' for cell 'atelier4_i/pixelDataToVideoStre_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_proc_sys_reset_0_0/atelier4_proc_sys_reset_0_0.dcp' for cell 'atelier4_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_processing_system7_0_0/atelier4_processing_system7_0_0.dcp' for cell 'atelier4_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_rgb2dvi_0_0/atelier4_rgb2dvi_0_0.dcp' for cell 'atelier4_i/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/atelier4_smartconnect_0_0.dcp' for cell 'atelier4_i/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/atelier4_smartconnect_0_1.dcp' for cell 'atelier4_i/smartconnect_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_testPatternGen2_0_0/atelier4_testPatternGen2_0_0.dcp' for cell 'atelier4_i/testPatternGen2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_axi4s_vid_out_0_0/atelier4_v_axi4s_vid_out_0_0.dcp' for cell 'atelier4_i/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/atelier4_v_proc_ss_0_0.dcp' for cell 'atelier4_i/v_proc_ss_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_tc_0_0/atelier4_v_tc_0_0.dcp' for cell 'atelier4_i/v_tc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_7/bd_0837_axis_fifo_0.dcp' for cell 'atelier4_i/v_proc_ss_0/U0/axis_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_6/bd_0837_axis_register_slice_0_0.dcp' for cell 'atelier4_i/v_proc_ss_0/U0/axis_register_slice_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/bd_0837_hsc_0.dcp' for cell 'atelier4_i/v_proc_ss_0/U0/hsc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_3/bd_0837_input_size_set_0.dcp' for cell 'atelier4_i/v_proc_ss_0/U0/input_size_set'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_5/bd_0837_reset_sel_axis_0.dcp' for cell 'atelier4_i/v_proc_ss_0/U0/reset_sel_axis'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_4/bd_0837_rst_axis_0.dcp' for cell 'atelier4_i/v_proc_ss_0/U0/rst_axis'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_0/bd_0837_smartconnect_0_0.dcp' for cell 'atelier4_i/v_proc_ss_0/U0/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/bd_0837_vsc_0.dcp' for cell 'atelier4_i/v_proc_ss_0/U0/vsc'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1710.762 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 845 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_axi_vdma_0_0/atelier4_axi_vdma_0_0.xdc] for cell 'atelier4_i/axi_vdma_0/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_axi_vdma_0_0/atelier4_axi_vdma_0_0.xdc] for cell 'atelier4_i/axi_vdma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_axi_vdma_0_0/atelier4_axi_vdma_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/atelier4_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/atelier4_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_clk_wiz_0_0/atelier4_clk_wiz_0_0_board.xdc] for cell 'atelier4_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_clk_wiz_0_0/atelier4_clk_wiz_0_0_board.xdc] for cell 'atelier4_i/clk_wiz_0/inst'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_clk_wiz_0_0/atelier4_clk_wiz_0_0.xdc] for cell 'atelier4_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_clk_wiz_0_0/atelier4_clk_wiz_0_0.xdc] for cell 'atelier4_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_clk_wiz_0_0/atelier4_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/atelier4_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/atelier4_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_proc_sys_reset_0_0/atelier4_proc_sys_reset_0_0_board.xdc] for cell 'atelier4_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_proc_sys_reset_0_0/atelier4_proc_sys_reset_0_0_board.xdc] for cell 'atelier4_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_proc_sys_reset_0_0/atelier4_proc_sys_reset_0_0.xdc] for cell 'atelier4_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_proc_sys_reset_0_0/atelier4_proc_sys_reset_0_0.xdc] for cell 'atelier4_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_processing_system7_0_0/atelier4_processing_system7_0_0.xdc] for cell 'atelier4_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_processing_system7_0_0/atelier4_processing_system7_0_0.xdc] for cell 'atelier4_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_processing_system7_0_0/atelier4_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/atelier4_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/atelier4_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'atelier4_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'atelier4_i/rgb2dvi_0/U0'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_1/bd_de31_psr0_0_board.xdc] for cell 'atelier4_i/smartconnect_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_1/bd_de31_psr0_0_board.xdc] for cell 'atelier4_i/smartconnect_0/inst/clk_map/psr0/U0'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_1/bd_de31_psr0_0.xdc] for cell 'atelier4_i/smartconnect_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_1/bd_de31_psr0_0.xdc] for cell 'atelier4_i/smartconnect_0/inst/clk_map/psr0/U0'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_2/bd_de31_psr_aclk_0_board.xdc] for cell 'atelier4_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_2/bd_de31_psr_aclk_0_board.xdc] for cell 'atelier4_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_2/bd_de31_psr_aclk_0.xdc] for cell 'atelier4_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_2/bd_de31_psr_aclk_0.xdc] for cell 'atelier4_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_3/bd_de31_psr_aclk1_0_board.xdc] for cell 'atelier4_i/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_3/bd_de31_psr_aclk1_0_board.xdc] for cell 'atelier4_i/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_3/bd_de31_psr_aclk1_0.xdc] for cell 'atelier4_i/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_3/bd_de31_psr_aclk1_0.xdc] for cell 'atelier4_i/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_1/bd_1ef0_psr0_0_board.xdc] for cell 'atelier4_i/smartconnect_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_1/bd_1ef0_psr0_0_board.xdc] for cell 'atelier4_i/smartconnect_1/inst/clk_map/psr0/U0'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_1/bd_1ef0_psr0_0.xdc] for cell 'atelier4_i/smartconnect_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_1/bd_1ef0_psr0_0.xdc] for cell 'atelier4_i/smartconnect_1/inst/clk_map/psr0/U0'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_2/bd_1ef0_psr_aclk_0_board.xdc] for cell 'atelier4_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_2/bd_1ef0_psr_aclk_0_board.xdc] for cell 'atelier4_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_2/bd_1ef0_psr_aclk_0.xdc] for cell 'atelier4_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_2/bd_1ef0_psr_aclk_0.xdc] for cell 'atelier4_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_3/bd_1ef0_psr_aclk1_0_board.xdc] for cell 'atelier4_i/smartconnect_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_3/bd_1ef0_psr_aclk1_0_board.xdc] for cell 'atelier4_i/smartconnect_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_3/bd_1ef0_psr_aclk1_0.xdc] for cell 'atelier4_i/smartconnect_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_3/bd_1ef0_psr_aclk1_0.xdc] for cell 'atelier4_i/smartconnect_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_1/bd_0cc7_psr_aclk_0_board.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_1/bd_0cc7_psr_aclk_0_board.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_1/bd_0cc7_psr_aclk_0.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_1/bd_0cc7_psr_aclk_0.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_4/bd_0837_rst_axis_0_board.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/rst_axis/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_4/bd_0837_rst_axis_0_board.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/rst_axis/U0'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_4/bd_0837_rst_axis_0.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/rst_axis/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_4/bd_0837_rst_axis_0.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/rst_axis/U0'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_5/bd_0837_reset_sel_axis_0_board.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_5/bd_0837_reset_sel_axis_0_board.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_5/bd_0837_reset_sel_axis_0.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_5/bd_0837_reset_sel_axis_0.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/constrs_1/imports/new/atelier4Constraints.xdc]
Finished Parsing XDC File [C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/constrs_1/imports/new/atelier4Constraints.xdc]
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_axi_vdma_0_0/atelier4_axi_vdma_0_0_clocks.xdc] for cell 'atelier4_i/axi_vdma_0/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_axi_vdma_0_0/atelier4_axi_vdma_0_0_clocks.xdc] for cell 'atelier4_i/axi_vdma_0/U0'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'atelier4_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'atelier4_i/rgb2dvi_0/U0'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_axi4s_vid_out_0_0/atelier4_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'atelier4_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_axi4s_vid_out_0_0/atelier4_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'atelier4_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/bd_0837_vsc_0.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/vsc/inst'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/bd_0837_vsc_0.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/vsc/inst'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/bd_0837_hsc_0.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/hsc/inst'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/bd_0837_hsc_0.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/hsc/inst'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_6/bd_0837_axis_register_slice_0_0_clocks.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/axis_register_slice_0/inst'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_6/bd_0837_axis_register_slice_0_0_clocks.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/axis_register_slice_0/inst'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_tc_0_0/atelier4_v_tc_0_0_clocks.xdc] for cell 'atelier4_i/v_tc_0/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_tc_0_0/atelier4_v_tc_0_0_clocks.xdc] for cell 'atelier4_i/v_tc_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/S4/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/atelier4_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/atelier4_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/S4/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/atelier4_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/atelier4_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/S4/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/atelier4_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/atelier4_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/S4/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/atelier4_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/atelier4_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/S4/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/atelier4_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/atelier4_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/S4/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/atelier4_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/atelier4_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1715] 8 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2033.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 306 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 113 instances
  RAM64X1S => RAM64X1S (RAMS64E): 192 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:42 ; elapsed = 00:00:39 . Memory (MB): peak = 2199.637 ; gain = 843.348
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 2199.637 ; gain = 1104.188
open_bd_design {C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd}
Reading block design file <C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd>...
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- grams:gramslib:mycolorRegister:1.0 - mycolorRegister_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_1
Adding component instance block -- xilinx.com:module_ref:testPatternGen2:1.0 - testPatternGen2_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_proc_ss:2.3 - v_proc_ss_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- grams:gramslib:pixelDataToVideoStream:1.0 - pixelDataToVideoStre_0
Successfully read diagram <atelier4> from block design file <C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2387.922 ; gain = 136.945
close [ open C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/tile.vhdl w ]
add_files C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/tile.vhdl
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/tile.vhdl] -no_script -reset -force -quiet
remove_files  C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/tile.vhdl
close [ open C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/tile_package.vhdl w ]
add_files C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/tile_package.vhdl
update_compile_order -fileset sources_1
close [ open C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/tile.vhdl w ]
add_files C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/tile.vhdl
update_compile_order -fileset sources_1
set_property library work [get_files  C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/tile_package.vhdl]
set_property library work [get_files  C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/tile.vhdl]
close [ open C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/tile_handler.vhd w ]
add_files C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/tile_handler.vhd
update_compile_order -fileset sources_1
set_property library work [get_files  C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/tile_handler.vhd]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar  9 11:15:38 2023] Launched synth_1...
Run output will be captured here: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/synth_1/runme.log
[Thu Mar  9 11:15:39 2023] Launched impl_1...
Run output will be captured here: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_axi_vdma_0_0/atelier4_axi_vdma_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_clk_wiz_0_0/atelier4_clk_wiz_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_mycolorRegister_0_0/atelier4_mycolorRegister_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_proc_sys_reset_0_0/atelier4_proc_sys_reset_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_processing_system7_0_0/atelier4_processing_system7_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_rgb2dvi_0_0/atelier4_rgb2dvi_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/atelier4_smartconnect_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/atelier4_smartconnect_0_1.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_testPatternGen2_0_0/atelier4_testPatternGen2_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_axi4s_vid_out_0_0/atelier4_v_axi4s_vid_out_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/atelier4_v_proc_ss_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_tc_0_0/atelier4_v_tc_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_pixelDataToVideoStre_0_3/atelier4_pixelDataToVideoStre_0_3.xml. It will be created.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2585.328 ; gain = 1.531
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A77E3EA
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 4144.660 ; gain = 1559.332
set_property PROGRAM.FILE {C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/impl_1/atelier4_wrapper.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/impl_1/atelier4_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar  9 11:26:03 2023] Launched synth_1...
Run output will be captured here: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/synth_1/runme.log
[Thu Mar  9 11:26:03 2023] Launched impl_1...
Run output will be captured here: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_axi_vdma_0_0/atelier4_axi_vdma_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_clk_wiz_0_0/atelier4_clk_wiz_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_mycolorRegister_0_0/atelier4_mycolorRegister_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_proc_sys_reset_0_0/atelier4_proc_sys_reset_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_processing_system7_0_0/atelier4_processing_system7_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_rgb2dvi_0_0/atelier4_rgb2dvi_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/atelier4_smartconnect_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/atelier4_smartconnect_0_1.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_testPatternGen2_0_0/atelier4_testPatternGen2_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_axi4s_vid_out_0_0/atelier4_v_axi4s_vid_out_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/atelier4_v_proc_ss_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_tc_0_0/atelier4_v_tc_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_pixelDataToVideoStre_0_3/atelier4_pixelDataToVideoStre_0_3.xml. It will be created.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/impl_1/atelier4_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
update_module_reference atelier4_testPatternGen2_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/mycolorRegister_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/pixelDataToVideoStream_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/tmds_v1_0'.
Upgrading 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/atelier4_testPatternGen2_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded atelier4_testPatternGen2_0_0 from testPatternGen2_v1_0 1.0 to testPatternGen2_v1_0 1.0
Wrote  : <C:\Travail\s4InfoAtelier4\s4InfoAtelier4.srcs\sources_1\bd\atelier4\atelier4.bd> 
Wrote  : <C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ui/bd_3fe9f658.ui> 
upgrade_ip: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4499.711 ; gain = 310.172
update_module_reference: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4499.711 ; gain = 310.172
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 3
INFO: [Common 17-365] Interrupt caught but 'launch_runs' cannot be canceled. Please wait for command to finish.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [xilinx.com:ip:smartconnect:1.0-1] atelier4_smartconnect_0_0: IP atelier4_smartconnect_0_0 is configured in Low area mode as all propagated traffic is low-bandwidth (AXI4LITE). One of the SIs has property HAS_BURST == 1. This will be ignored. If wrap transactions are required then turn off Low area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /atelier4_smartconnect_0_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip, but BD cell '/rgb2dvi_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </rgb2dvi_0> to completely resolve these warnings.
Wrote  : <C:\Travail\s4InfoAtelier4\s4InfoAtelier4.srcs\sources_1\bd\atelier4\atelier4.bd> 
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/sim/atelier4.vhd
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hdl/atelier4_wrapper.vhd
INFO: [BD 41-1171] User-interrupt detected : Generation halted successfully for IP Integrator design C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd
INFO: [Common 17-681] Processing pending cancel.
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [BD 41-1662] The design 'atelier4.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Travail\s4InfoAtelier4\s4InfoAtelier4.srcs\sources_1\bd\atelier4\atelier4.bd> 
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/sim/atelier4.vhd
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hdl/atelier4_wrapper.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(57) to pin: '/m00_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(11) to pin: '/m00_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(57) to pin: '/m01_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(11) to pin: '/m01_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(57) to pin: '/m02_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(11) to pin: '/m02_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(57) to pin: '/m03_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(11) to pin: '/m03_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(55) to pin: '/s00_nodes/M_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(9) to pin: '/s00_nodes/M_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(147) to pin: '/m00_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(147) to pin: '/m00_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(147) to pin: '/m01_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(147) to pin: '/m01_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(147) to pin: '/m02_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(147) to pin: '/m02_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(147) to pin: '/m03_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(147) to pin: '/m03_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(57) to pin: '/m00_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(11) to pin: '/m00_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(57) to pin: '/m01_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(11) to pin: '/m01_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(57) to pin: '/m02_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(11) to pin: '/m02_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(57) to pin: '/m03_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(11) to pin: '/m03_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(55) to pin: '/s00_nodes/M_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(9) to pin: '/s00_nodes/M_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(147) to pin: '/m00_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(147) to pin: '/m00_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(147) to pin: '/m01_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(147) to pin: '/m01_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(147) to pin: '/m02_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(147) to pin: '/m02_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(147) to pin: '/m03_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(147) to pin: '/m03_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/hw_handoff/atelier4_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/hw_handoff/atelier4_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/synth/atelier4_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/hw_handoff/atelier4_smartconnect_0_1.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/hw_handoff/atelier4_smartconnect_0_1_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/synth/atelier4_smartconnect_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block testPatternGen2_0 .
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/hw_handoff/bd_0837_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/hw_handoff/bd_0837_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/synth/bd_0837_smartconnect_0_0.hwdef
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/hw_handoff/atelier4_v_proc_ss_0_0.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/hw_handoff/atelier4_v_proc_ss_0_0_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/synth/atelier4_v_proc_ss_0_0.hwdef
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hw_handoff/atelier4.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hw_handoff/atelier4_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_axi_vdma_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_clk_wiz_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_mycolorRegister_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_pixelDataToVideoStre_0_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_proc_sys_reset_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_processing_system7_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_rgb2dvi_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_smartconnect_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_smartconnect_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_v_axi4s_vid_out_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_v_proc_ss_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_v_tc_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_0837_smartconnect_0_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP atelier4_axi_vdma_0_0, cache-ID = af20316b51eb68b3; cache size = 96.492 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP atelier4_pixelDataToVideoStre_0_3, cache-ID = 29728bd4f3913585; cache size = 96.492 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP atelier4_processing_system7_0_0, cache-ID = 66365e81c771a4e2; cache size = 96.492 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP atelier4_v_proc_ss_0_0, cache-ID = 27c61a79bef0ab93; cache size = 96.492 MB.
[Thu Mar  9 11:41:37 2023] Launched atelier4_testPatternGen2_0_0_synth_1, atelier4_v_axi4s_vid_out_0_0_synth_1, atelier4_v_tc_0_0_synth_1, bd_0837_smartconnect_0_0_synth_1, atelier4_smartconnect_0_1_synth_1, atelier4_clk_wiz_0_0_synth_1, atelier4_proc_sys_reset_0_0_synth_1, atelier4_mycolorRegister_0_0_synth_1, atelier4_rgb2dvi_0_0_synth_1, atelier4_smartconnect_0_0_synth_1, synth_1...
Run output will be captured here:
atelier4_testPatternGen2_0_0_synth_1: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/atelier4_testPatternGen2_0_0_synth_1/runme.log
atelier4_v_axi4s_vid_out_0_0_synth_1: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/atelier4_v_axi4s_vid_out_0_0_synth_1/runme.log
atelier4_v_tc_0_0_synth_1: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/atelier4_v_tc_0_0_synth_1/runme.log
bd_0837_smartconnect_0_0_synth_1: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_smartconnect_0_0_synth_1/runme.log
atelier4_smartconnect_0_1_synth_1: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/atelier4_smartconnect_0_1_synth_1/runme.log
atelier4_clk_wiz_0_0_synth_1: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/atelier4_clk_wiz_0_0_synth_1/runme.log
atelier4_proc_sys_reset_0_0_synth_1: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/atelier4_proc_sys_reset_0_0_synth_1/runme.log
atelier4_mycolorRegister_0_0_synth_1: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/atelier4_mycolorRegister_0_0_synth_1/runme.log
atelier4_rgb2dvi_0_0_synth_1: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/atelier4_rgb2dvi_0_0_synth_1/runme.log
atelier4_smartconnect_0_0_synth_1: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/atelier4_smartconnect_0_0_synth_1/runme.log
synth_1: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/synth_1/runme.log
[Thu Mar  9 11:41:38 2023] Launched impl_1...
Run output will be captured here: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 4703.051 ; gain = 61.090
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar  9 11:48:49 2023] Launched synth_1...
Run output will be captured here: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/synth_1/runme.log
[Thu Mar  9 11:48:49 2023] Launched impl_1...
Run output will be captured here: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_axi_vdma_0_0/atelier4_axi_vdma_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_clk_wiz_0_0/atelier4_clk_wiz_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_mycolorRegister_0_0/atelier4_mycolorRegister_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_proc_sys_reset_0_0/atelier4_proc_sys_reset_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_processing_system7_0_0/atelier4_processing_system7_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_rgb2dvi_0_0/atelier4_rgb2dvi_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/atelier4_smartconnect_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/atelier4_smartconnect_0_1.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_testPatternGen2_0_0/atelier4_testPatternGen2_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_axi4s_vid_out_0_0/atelier4_v_axi4s_vid_out_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/atelier4_v_proc_ss_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_tc_0_0/atelier4_v_tc_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_pixelDataToVideoStre_0_3/atelier4_pixelDataToVideoStre_0_3.xml. It will be created.
write_hw_platform -fixed -include_bit -force -file C:/Travail/s4InfoAtelier4/atelier4_wrapper.xsa
ERROR: [Common 17-69] Command failed: write_hw_platform is only supported for synthesized, implemented, or checkpoint designs
write_hw_platform -fixed -include_bit -force -file C:/Travail/s4InfoAtelier4/atelier4_wrapper.xsa
ERROR: [Common 17-69] Command failed: write_hw_platform is only supported for synthesized, implemented, or checkpoint designs
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4808.699 ; gain = 81.262
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'atelier4_wrapper' [C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/imports/atelier4_wrapper.vhd:46]
INFO: [Synth 8-3491] module 'atelier4' declared at 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:14' bound to instance 'atelier4_i' of component 'atelier4' [C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/imports/atelier4_wrapper.vhd:79]
INFO: [Synth 8-638] synthesizing module 'atelier4' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:50]
INFO: [Synth 8-3491] module 'atelier4_axi_vdma_0_0' declared at 'C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_axi_vdma_0_0_stub.vhdl:5' bound to instance 'axi_vdma_0' of component 'atelier4_axi_vdma_0_0' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:951]
INFO: [Synth 8-638] synthesizing module 'atelier4_axi_vdma_0_0' [C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_axi_vdma_0_0_stub.vhdl:78]
INFO: [Synth 8-3491] module 'atelier4_clk_wiz_0_0' declared at 'C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'atelier4_clk_wiz_0_0' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:1021]
INFO: [Synth 8-638] synthesizing module 'atelier4_clk_wiz_0_0' [C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'atelier4_mycolorRegister_0_0' declared at 'C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_mycolorRegister_0_0_stub.vhdl:5' bound to instance 'mycolorRegister_0' of component 'atelier4_mycolorRegister_0_0' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:1028]
INFO: [Synth 8-638] synthesizing module 'atelier4_mycolorRegister_0_0' [C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_mycolorRegister_0_0_stub.vhdl:34]
INFO: [Synth 8-3491] module 'atelier4_pixelDataToVideoStre_0_3' declared at 'C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_pixelDataToVideoStre_0_3_stub.vhdl:5' bound to instance 'pixelDataToVideoStre_0' of component 'atelier4_pixelDataToVideoStre_0_3' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:1054]
INFO: [Synth 8-638] synthesizing module 'atelier4_pixelDataToVideoStre_0_3' [C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_pixelDataToVideoStre_0_3_stub.vhdl:45]
INFO: [Synth 8-3491] module 'atelier4_proc_sys_reset_0_0' declared at 'C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'atelier4_proc_sys_reset_0_0' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:1091]
INFO: [Synth 8-638] synthesizing module 'atelier4_proc_sys_reset_0_0' [C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'atelier4_processing_system7_0_0' declared at 'C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'atelier4_processing_system7_0_0' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:1104]
INFO: [Synth 8-638] synthesizing module 'atelier4_processing_system7_0_0' [C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_processing_system7_0_0_stub.vhdl:121]
INFO: [Synth 8-3491] module 'atelier4_rgb2dvi_0_0' declared at 'C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_rgb2dvi_0_0_stub.vhdl:5' bound to instance 'rgb2dvi_0' of component 'atelier4_rgb2dvi_0_0' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:1217]
INFO: [Synth 8-638] synthesizing module 'atelier4_rgb2dvi_0_0' [C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_rgb2dvi_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'atelier4_smartconnect_0_0' declared at 'C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_smartconnect_0_0_stub.vhdl:5' bound to instance 'smartconnect_0' of component 'atelier4_smartconnect_0_0' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:1230]
INFO: [Synth 8-638] synthesizing module 'atelier4_smartconnect_0_0' [C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_smartconnect_0_0_stub.vhdl:128]
INFO: [Synth 8-3491] module 'atelier4_smartconnect_0_1' declared at 'C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_smartconnect_0_1_stub.vhdl:5' bound to instance 'smartconnect_1' of component 'atelier4_smartconnect_0_1' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:1350]
INFO: [Synth 8-638] synthesizing module 'atelier4_smartconnect_0_1' [C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_smartconnect_0_1_stub.vhdl:80]
INFO: [Synth 8-3491] module 'atelier4_testPatternGen2_0_0' declared at 'C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_testPatternGen2_0_0_stub.vhdl:5' bound to instance 'testPatternGen2_0' of component 'atelier4_testPatternGen2_0_0' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'atelier4_testPatternGen2_0_0' [C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_testPatternGen2_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'atelier4_v_axi4s_vid_out_0_0' declared at 'C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_v_axi4s_vid_out_0_0_stub.vhdl:5' bound to instance 'v_axi4s_vid_out_0' of component 'atelier4_v_axi4s_vid_out_0_0' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:1433]
INFO: [Synth 8-638] synthesizing module 'atelier4_v_axi4s_vid_out_0_0' [C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_v_axi4s_vid_out_0_0_stub.vhdl:41]
INFO: [Synth 8-3491] module 'atelier4_v_proc_ss_0_0' declared at 'C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_v_proc_ss_0_0_stub.vhdl:5' bound to instance 'v_proc_ss_0' of component 'atelier4_v_proc_ss_0_0' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:1466]
INFO: [Synth 8-638] synthesizing module 'atelier4_v_proc_ss_0_0' [C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_v_proc_ss_0_0_stub.vhdl:52]
INFO: [Synth 8-3491] module 'atelier4_v_tc_0_0' declared at 'C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_v_tc_0_0_stub.vhdl:5' bound to instance 'v_tc_0' of component 'atelier4_v_tc_0_0' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:1510]
INFO: [Synth 8-638] synthesizing module 'atelier4_v_tc_0_0' [C:/Travail/s4InfoAtelier4/.Xil/Vivado-34248-LAPTOP-KI2VB3H7/realtime/atelier4_v_tc_0_0_stub.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'atelier4' (1#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'atelier4_wrapper' (2#1) [C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/imports/atelier4_wrapper.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4851.168 ; gain = 123.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4869.098 ; gain = 141.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4869.098 ; gain = 141.660
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_axi_vdma_0_0/atelier4_axi_vdma_0_0.dcp' for cell 'atelier4_i/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_clk_wiz_0_0/atelier4_clk_wiz_0_0.dcp' for cell 'atelier4_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_mycolorRegister_0_0/atelier4_mycolorRegister_0_0.dcp' for cell 'atelier4_i/mycolorRegister_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_pixelDataToVideoStre_0_3/atelier4_pixelDataToVideoStre_0_3.dcp' for cell 'atelier4_i/pixelDataToVideoStre_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_proc_sys_reset_0_0/atelier4_proc_sys_reset_0_0.dcp' for cell 'atelier4_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_processing_system7_0_0/atelier4_processing_system7_0_0.dcp' for cell 'atelier4_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_rgb2dvi_0_0/atelier4_rgb2dvi_0_0.dcp' for cell 'atelier4_i/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/atelier4_smartconnect_0_0.dcp' for cell 'atelier4_i/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/atelier4_smartconnect_0_1.dcp' for cell 'atelier4_i/smartconnect_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_testPatternGen2_0_0/atelier4_testPatternGen2_0_0.dcp' for cell 'atelier4_i/testPatternGen2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_axi4s_vid_out_0_0/atelier4_v_axi4s_vid_out_0_0.dcp' for cell 'atelier4_i/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/atelier4_v_proc_ss_0_0.dcp' for cell 'atelier4_i/v_proc_ss_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_tc_0_0/atelier4_v_tc_0_0.dcp' for cell 'atelier4_i/v_tc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_7/bd_0837_axis_fifo_0.dcp' for cell 'atelier4_i/v_proc_ss_0/U0/axis_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_6/bd_0837_axis_register_slice_0_0.dcp' for cell 'atelier4_i/v_proc_ss_0/U0/axis_register_slice_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/bd_0837_hsc_0.dcp' for cell 'atelier4_i/v_proc_ss_0/U0/hsc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_3/bd_0837_input_size_set_0.dcp' for cell 'atelier4_i/v_proc_ss_0/U0/input_size_set'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_5/bd_0837_reset_sel_axis_0.dcp' for cell 'atelier4_i/v_proc_ss_0/U0/reset_sel_axis'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_4/bd_0837_rst_axis_0.dcp' for cell 'atelier4_i/v_proc_ss_0/U0/rst_axis'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_0/bd_0837_smartconnect_0_0.dcp' for cell 'atelier4_i/v_proc_ss_0/U0/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/bd_0837_vsc_0.dcp' for cell 'atelier4_i/v_proc_ss_0/U0/vsc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 4899.562 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 845 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_axi_vdma_0_0/atelier4_axi_vdma_0_0.xdc] for cell 'atelier4_i/axi_vdma_0/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_axi_vdma_0_0/atelier4_axi_vdma_0_0.xdc] for cell 'atelier4_i/axi_vdma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_axi_vdma_0_0/atelier4_axi_vdma_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/atelier4_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/atelier4_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_clk_wiz_0_0/atelier4_clk_wiz_0_0_board.xdc] for cell 'atelier4_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_clk_wiz_0_0/atelier4_clk_wiz_0_0_board.xdc] for cell 'atelier4_i/clk_wiz_0/inst'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_clk_wiz_0_0/atelier4_clk_wiz_0_0.xdc] for cell 'atelier4_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_clk_wiz_0_0/atelier4_clk_wiz_0_0.xdc] for cell 'atelier4_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_clk_wiz_0_0/atelier4_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/atelier4_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/atelier4_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_proc_sys_reset_0_0/atelier4_proc_sys_reset_0_0_board.xdc] for cell 'atelier4_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_proc_sys_reset_0_0/atelier4_proc_sys_reset_0_0_board.xdc] for cell 'atelier4_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_proc_sys_reset_0_0/atelier4_proc_sys_reset_0_0.xdc] for cell 'atelier4_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_proc_sys_reset_0_0/atelier4_proc_sys_reset_0_0.xdc] for cell 'atelier4_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_processing_system7_0_0/atelier4_processing_system7_0_0.xdc] for cell 'atelier4_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_processing_system7_0_0/atelier4_processing_system7_0_0.xdc] for cell 'atelier4_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_processing_system7_0_0/atelier4_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/atelier4_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/atelier4_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'atelier4_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'atelier4_i/rgb2dvi_0/U0'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_1/bd_de31_psr0_0_board.xdc] for cell 'atelier4_i/smartconnect_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_1/bd_de31_psr0_0_board.xdc] for cell 'atelier4_i/smartconnect_0/inst/clk_map/psr0/U0'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_1/bd_de31_psr0_0.xdc] for cell 'atelier4_i/smartconnect_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_1/bd_de31_psr0_0.xdc] for cell 'atelier4_i/smartconnect_0/inst/clk_map/psr0/U0'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_2/bd_de31_psr_aclk_0_board.xdc] for cell 'atelier4_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_2/bd_de31_psr_aclk_0_board.xdc] for cell 'atelier4_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_2/bd_de31_psr_aclk_0.xdc] for cell 'atelier4_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_2/bd_de31_psr_aclk_0.xdc] for cell 'atelier4_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_3/bd_de31_psr_aclk1_0_board.xdc] for cell 'atelier4_i/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_3/bd_de31_psr_aclk1_0_board.xdc] for cell 'atelier4_i/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_3/bd_de31_psr_aclk1_0.xdc] for cell 'atelier4_i/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_3/bd_de31_psr_aclk1_0.xdc] for cell 'atelier4_i/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_1/bd_1ef0_psr0_0_board.xdc] for cell 'atelier4_i/smartconnect_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_1/bd_1ef0_psr0_0_board.xdc] for cell 'atelier4_i/smartconnect_1/inst/clk_map/psr0/U0'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_1/bd_1ef0_psr0_0.xdc] for cell 'atelier4_i/smartconnect_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_1/bd_1ef0_psr0_0.xdc] for cell 'atelier4_i/smartconnect_1/inst/clk_map/psr0/U0'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_2/bd_1ef0_psr_aclk_0_board.xdc] for cell 'atelier4_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_2/bd_1ef0_psr_aclk_0_board.xdc] for cell 'atelier4_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_2/bd_1ef0_psr_aclk_0.xdc] for cell 'atelier4_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_2/bd_1ef0_psr_aclk_0.xdc] for cell 'atelier4_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_3/bd_1ef0_psr_aclk1_0_board.xdc] for cell 'atelier4_i/smartconnect_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_3/bd_1ef0_psr_aclk1_0_board.xdc] for cell 'atelier4_i/smartconnect_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_3/bd_1ef0_psr_aclk1_0.xdc] for cell 'atelier4_i/smartconnect_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_3/bd_1ef0_psr_aclk1_0.xdc] for cell 'atelier4_i/smartconnect_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_1/bd_0cc7_psr_aclk_0_board.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_1/bd_0cc7_psr_aclk_0_board.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_1/bd_0cc7_psr_aclk_0.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_1/bd_0cc7_psr_aclk_0.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_4/bd_0837_rst_axis_0_board.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/rst_axis/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_4/bd_0837_rst_axis_0_board.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/rst_axis/U0'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_4/bd_0837_rst_axis_0.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/rst_axis/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_4/bd_0837_rst_axis_0.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/rst_axis/U0'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_5/bd_0837_reset_sel_axis_0_board.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_5/bd_0837_reset_sel_axis_0_board.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_5/bd_0837_reset_sel_axis_0.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_5/bd_0837_reset_sel_axis_0.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/constrs_1/imports/new/atelier4Constraints.xdc]
Finished Parsing XDC File [C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/constrs_1/imports/new/atelier4Constraints.xdc]
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_axi_vdma_0_0/atelier4_axi_vdma_0_0_clocks.xdc] for cell 'atelier4_i/axi_vdma_0/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_axi_vdma_0_0/atelier4_axi_vdma_0_0_clocks.xdc] for cell 'atelier4_i/axi_vdma_0/U0'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'atelier4_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'atelier4_i/rgb2dvi_0/U0'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_axi4s_vid_out_0_0/atelier4_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'atelier4_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_axi4s_vid_out_0_0/atelier4_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'atelier4_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/bd_0837_vsc_0.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/vsc/inst'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/bd_0837_vsc_0.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/vsc/inst'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/bd_0837_hsc_0.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/hsc/inst'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/bd_0837_hsc_0.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/hsc/inst'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_6/bd_0837_axis_register_slice_0_0_clocks.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/axis_register_slice_0/inst'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_6/bd_0837_axis_register_slice_0_0_clocks.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/axis_register_slice_0/inst'
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_tc_0_0/atelier4_v_tc_0_0_clocks.xdc] for cell 'atelier4_i/v_tc_0/U0'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_tc_0_0/atelier4_v_tc_0_0_clocks.xdc] for cell 'atelier4_i/v_tc_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/S4/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/atelier4_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/atelier4_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/S4/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/atelier4_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/atelier4_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/S4/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/atelier4_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/atelier4_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/S4/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/atelier4_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/atelier4_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/S4/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/atelier4_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/atelier4_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/S4/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/atelier4_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/atelier4_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1715] 8 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 4899.562 ; gain = 172.125
write_hw_platform -fixed -include_bit -force -file C:/Travail/s4InfoAtelier4/atelier4_wrappery.xsa
ERROR: [Common 17-69] Command failed: write_hw_platform is only supported for synthesized, implemented, or checkpoint designs
write_hw_platform -fixed -include_bit -force -file C:/Travail/s4InfoAtelier4/atelier4_wrapper.xsa
ERROR: [Common 17-69] Command failed: write_hw_platform is only supported for synthesized, implemented, or checkpoint designs
close_design
write_hw_platform -fixed -include_bit -force -file C:/Travail/s4InfoAtelier4/atelier4_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Travail/s4InfoAtelier4/atelier4_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/S4/Vivado/2020.2/data\embeddedsw) loading 0 seconds
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Travail/s4InfoAtelier4/atelier4_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4899.562 ; gain = 0.000
write_hw_platform -fixed -include_bit -force -file C:/Travail/s4InfoAtelier4/atelier4_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Travail/s4InfoAtelier4/atelier4_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Travail/s4InfoAtelier4/atelier4_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4899.562 ; gain = 0.000
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
update_module_reference atelier4_testPatternGen2_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/mycolorRegister_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/pixelDataToVideoStream_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/tmds_v1_0'.
Upgrading 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/atelier4_testPatternGen2_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded atelier4_testPatternGen2_0_0 from testPatternGen2_v1_0 1.0 to testPatternGen2_v1_0 1.0
Wrote  : <C:\Travail\s4InfoAtelier4\s4InfoAtelier4.srcs\sources_1\bd\atelier4\atelier4.bd> 
Wrote  : <C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ui/bd_3fe9f658.ui> 
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 4899.562 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [xilinx.com:ip:smartconnect:1.0-1] atelier4_smartconnect_0_0: IP atelier4_smartconnect_0_0 is configured in Low area mode as all propagated traffic is low-bandwidth (AXI4LITE). One of the SIs has property HAS_BURST == 1. This will be ignored. If wrap transactions are required then turn off Low area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /atelier4_smartconnect_0_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip, but BD cell '/rgb2dvi_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </rgb2dvi_0> to completely resolve these warnings.
Wrote  : <C:\Travail\s4InfoAtelier4\s4InfoAtelier4.srcs\sources_1\bd\atelier4\atelier4.bd> 
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/sim/atelier4.vhd
VHDL Output written to : c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hdl/atelier4_wrapper.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(57) to pin: '/m00_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(11) to pin: '/m00_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(57) to pin: '/m01_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(11) to pin: '/m01_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(57) to pin: '/m02_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(11) to pin: '/m02_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(57) to pin: '/m03_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(11) to pin: '/m03_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(55) to pin: '/s00_nodes/M_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(9) to pin: '/s00_nodes/M_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(147) to pin: '/m00_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(147) to pin: '/m00_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(147) to pin: '/m01_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(147) to pin: '/m01_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(147) to pin: '/m02_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(147) to pin: '/m02_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(147) to pin: '/m03_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(147) to pin: '/m03_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(57) to pin: '/m00_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(11) to pin: '/m00_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(57) to pin: '/m01_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(11) to pin: '/m01_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(57) to pin: '/m02_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(11) to pin: '/m02_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(57) to pin: '/m03_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(11) to pin: '/m03_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(55) to pin: '/s00_nodes/M_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(9) to pin: '/s00_nodes/M_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(147) to pin: '/m00_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(147) to pin: '/m00_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(147) to pin: '/m01_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(147) to pin: '/m01_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(147) to pin: '/m02_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(147) to pin: '/m02_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(147) to pin: '/m03_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(147) to pin: '/m03_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/hw_handoff/atelier4_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/hw_handoff/atelier4_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/synth/atelier4_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/hw_handoff/atelier4_smartconnect_0_1.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/hw_handoff/atelier4_smartconnect_0_1_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/synth/atelier4_smartconnect_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block testPatternGen2_0 .
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/hw_handoff/bd_0837_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/hw_handoff/bd_0837_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/synth/bd_0837_smartconnect_0_0.hwdef
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/hw_handoff/atelier4_v_proc_ss_0_0.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/hw_handoff/atelier4_v_proc_ss_0_0_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/synth/atelier4_v_proc_ss_0_0.hwdef
Exporting to file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hw_handoff/atelier4.hwh
Generated Block Design Tcl file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hw_handoff/atelier4_bd.tcl
Generated Hardware Definition File c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_smartconnect_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_smartconnect_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_0837_smartconnect_0_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP atelier4_smartconnect_0_0, cache-ID = f9a31657f5d2da37; cache size = 130.350 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP atelier4_smartconnect_0_1, cache-ID = e528b5216a242ae0; cache size = 130.350 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bd_0837_smartconnect_0_0, cache-ID = 45ce84735945d72d; cache size = 130.350 MB.
config_ip_cache: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4899.562 ; gain = 0.000
[Thu Mar  9 12:14:43 2023] Launched atelier4_testPatternGen2_0_0_synth_1, synth_1...
Run output will be captured here:
atelier4_testPatternGen2_0_0_synth_1: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/atelier4_testPatternGen2_0_0_synth_1/runme.log
synth_1: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/synth_1/runme.log
[Thu Mar  9 12:14:43 2023] Launched impl_1...
Run output will be captured here: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:04 ; elapsed = 00:01:39 . Memory (MB): peak = 4899.562 ; gain = 0.000
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_axi_vdma_0_0/atelier4_axi_vdma_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_clk_wiz_0_0/atelier4_clk_wiz_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_mycolorRegister_0_0/atelier4_mycolorRegister_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_proc_sys_reset_0_0/atelier4_proc_sys_reset_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_processing_system7_0_0/atelier4_processing_system7_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_rgb2dvi_0_0/atelier4_rgb2dvi_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/atelier4_smartconnect_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/atelier4_smartconnect_0_1.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_testPatternGen2_0_0/atelier4_testPatternGen2_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_axi4s_vid_out_0_0/atelier4_v_axi4s_vid_out_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/atelier4_v_proc_ss_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_tc_0_0/atelier4_v_tc_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_pixelDataToVideoStre_0_3/atelier4_pixelDataToVideoStre_0_3.xml. It will be created.
write_hw_platform -fixed -include_bit -force -file C:/Travail/s4InfoAtelier4/atelier4_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Travail/s4InfoAtelier4/atelier4_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Travail/s4InfoAtelier4/atelier4_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4899.562 ; gain = 0.000
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A77E3EA
close [ open C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/ppu_package.hvdl w ]
add_files C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/ppu_package.hvdl
set_property file_type VHDL [get_files  C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/ppu_package.hvdl]
set_property library work [get_files  C:/Travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/ppu_package.hvdl]
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar  9 13:39:20 2023...
