Aseem Agarwal , David Blaauw , Vladimir Zolotov , Sarma Vrudhula, Statistical timing analysis using bounds and selective enumeration, Proceedings of the 8th ACM/IEEE international workshop on Timing issues in the specification and synthesis of digital systems, December 02-03, 2002, Monterey, California, USA[doi>10.1145/589411.589415]
Kanak Agarwal , Dennis Sylvester , David Blaauw , Frank Liu , Sani Nassif , Sarma Vrudhula, Variational delay metrics for interconnect timing analysis, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996675]
Xiaoliang Bai , Chandu Visweswariah , Philip N. Strenski, Uncertainty-aware circuit optimization, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.513935]
Bellman, R. E. and Zadeh, L. A. 1970. Decision making in fuzzy environment. 141--164.
Michel R. C. M. Berkelaar , Jochen A. G. Jess, Gate sizing in MOS digital circuits with linear programming, Proceedings of the conference on European design automation, March 12-15, 1990, Glasgow, Scotland
Sarvesh Bhardwaj , Yu Cao , Sarma Vrudhula, Statistical leakage minimization through joint selection of gate sizes, gate lengths and threshold voltage, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan[doi>10.1145/1118299.1118513]
S. Bhardwaj , S. Vrudhula, Leakage Minimization of Digital Circuits Using Gate Sizing in the Presence of Process Variations, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.3, p.445-455, March 2008[doi>10.1109/TCAD.2008.916341]
Robert W. Brodersen , Mark A. Horowitz , Dejan Markovic , Borivoje Nikolic , Vladimir Stojanovic, Methods for true power minimization, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.35-42, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774578]
J. J. Buckley, Stochastic versus possibilistic programming, Fuzzy Sets and Systems, v.34 n.2, p.173-177, Jan. 30 1990[doi>10.1016/0165-0114(90)90156-Z]
Hongliang Chang , S. S. Sapatnekar, Statistical timing analysis under spatial correlations, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.9, p.1467-1482, November 2006[doi>10.1109/TCAD.2005.850834]
K. Chopra , S. Shah , A. Srivastava , D. Blaauw , D. Sylvester, Parametric yield maximization using gate sizing based on efficient statistical power and delay gradient computation, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.1023-1028, November 06-10, 2005, San Jose, CA
Jason Cong , John Lee , Lieven Vandenberghe, Robust gate sizing via mean excess delay minimization, Proceedings of the 2008 international symposium on Physical design, April 13-16, 2008, Portland, Oregon, USA[doi>10.1145/1353629.1353634]
Azadeh Davoodi , Ankur Srivastava, Variability driven gate sizing for binning yield optimization, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147152]
Dolan, E., Fourer, R., More, J., and Munson, T. 2002. The NEOS server for optimization: Version 4 and beyond. Preprint ANL/MCS-TM-253, Mathematics and Computer Science Division, Argonne National Laboratory.
Feng Gao , John P. Hayes, Total power reduction in CMOS circuits via gate sizing and multiple threshold voltages, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065593]
Gargini, P., Glaze, J., and Williams, O. 1998. The SIA's 1997 national technology roadmap for semiconductors: SIA roadmap preview. Solid State Technol. 41, 1, 73--76.
Gasimov, N. R. and Yenilmez, K. 2000. Fuzzy linear programming problems with fuzzy membership functions. In Mathematical Subject Classification, 375--396.
M. R. Guthaus , N. Venkateswarant , C. Visweswariaht , V. Zolotov, Gate sizing using incremental parameterized statistical timing analysis, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.1029-1036, November 06-10, 2005, San Jose, CA
Narender Hanchate , Nagarajan Ranganathan, Statistical Gate Sizing for Yield Enhancement at Post Layout Level, Proceedings of the IEEE Computer Society Annual Symposium on VLSI, p.245-252, March 09-11, 2007[doi>10.1109/ISVLSI.2007.92]
Masanori Hashimoto , Hidetoshi Onodera, A performance optimization method by gate sizing using statistical static timing analysis, Proceedings of the 2000 international symposium on Physical design, p.111-116, May 2000, San Diego, California, USA[doi>10.1145/332357.332385]
E. T. A. F. Jacobs , M. R. C. M. Berkelaar, Gate sizing using a statistical delay model, Proceedings of the conference on Design, automation and test in Europe, p.283-291, March 27-30, 2000, Paris, France[doi>10.1145/343647.343782]
George J. Klir , Bo Yuan, Fuzzy sets and fuzzy logic: theory and applications, Prentice-Hall, Inc., Upper Saddle River, NJ, 1994
Kwon, O. 2007. Perspective of the future semiconductor industry: Challenges and solutions. In Proceedings of the 44th ACM/IEEE Design Automation Conference (DAC).
V. Mahalingam , Nagarajan Ranganathan , Justin E. Harlow, A fuzzy optimization approach for variation aware power minimization during gate sizing, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.8, p.975-984, August 2008[doi>10.1109.TVLSI.2008.2000597]
Murari Mani , Anirudh Devgan , Michael Orshansky, An efficient algorithm for statistical minimization of total power under timing yield constraints, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065661]
Murari Mani , Michael Orshansky, A New Statistical Optimization Algorithm for Gate Sizing, Proceedings of the IEEE International Conference on Computer Design, p.272-277, October 11-13, 2004
Vikas Mehrotra , Shiou Lin Sam , Duane Boning , Anantha Chandrakasan , Rakesh Vallishayee , Sani Nassif, A methodology for modeling the effects of systematic within-die interconnect and device variation on circuit performance, Proceedings of the 37th Annual Design Automation Conference, p.172-175, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337370]
Nakagawa, S., Sylvester, D., McBride, J., and Oh, S. 1998. On-chip cross talk noise model for deep-submicrometer ULSI interconnect. Hewlett-Packard J. 39--45.
Osama Neiroukh , Xiaoyu Song, Improving the Process-Variation Tolerance of Digital Circuits Using Gate Sizing and Statistical Techniques, Proceedings of the conference on Design, Automation and Test in Europe, p.294-299, March 07-11, 2005[doi>10.1109/DATE.2005.180]
David Nguyen , Abhijit Davare , Michael Orshansky , David Chinnery , Brandon Thompson , Kurt Keutzer, Minimization of dynamic and static power through joint assignment of threshold voltages and sizing optimization, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871545]
Sreeja Raj , Sarma B. K. Vrudhula , Janet Wang, A methodology to improve timing yield in the presence of process variations, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996694]
N. Ranganathan , U. Gupta , V. Mahalingam, Simultaneous optimization of total power, crosstalk noise, and delay under uncertainty, Proceedings of the 18th ACM Great Lakes symposium on VLSI, May 04-06, 2008, Orlando, Florida, USA[doi>10.1145/1366110.1366154]
Rajeev Rao , Ashish Srivastava , David Blaauw , Dennis Sylvester, Statistical analysis of subthreshold leakage current for VLSI circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.2, p.131-139, February 2004[doi>10.1109/TVLSI.2003.821549]
Masatoshi Sakawa, Genetic Algorithms and Fuzzy Multiobjective Optimization, Kluwer Academic Publishers, Norwell, MA, 2001
Jaskirat Singh , Vidyasagar Nookala , Zhi-Quan Luo , Sachin Sapatnekar, Robust gate sizing by geometric programming, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065662]
D. Sinha , Hai Zhou, Gate sizing for crosstalk reduction under timing constraints by Lagrangian relaxation, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.14-19, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382535]
Debjit Sinha , Hai Zhou, Yield driven gate sizing for coupling-noise reduction under uncertainty, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1120803]
Ashish Srivastava , Dennis Sylvester , David Blaauw, Statistical optimization of leakage power considering process variations using dual-Vth and sizing, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996775]
Strojwas, A. 2006. Conquering process variability: A key enabler for profitable manufacturing in advanced technology nodes. Keynote Speech. IEEE International Symposium on Semiconductor Manufacturing.
C. Visweswariah , K. Ravindran , K. Kalafala , S. G. Walker , S. Narayan, First-order incremental block-based statistical timing analysis, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996663]
Xiao, T. and Marek-Sadowska, M. 1999. Crosstalk reduction by transistor sizing. In Proceedings of the (ASP-DAC), 137--140.
Gate Sizing to Eliminate Crosstalk Induced Timing Violation, Proceedings of the International Conference on Computer Design: VLSI in Computers & Processors, p.186, September 23-26, 2001
