#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Dec 12 21:38:58 2023
# Process ID: 35784
# Current directory: C:/Users/Cesar/Documents/GitHub/FPinGA
# Command line: vivado.exe -mode batch -source sim/top_level_sim.tcl
# Log file: C:/Users/Cesar/Documents/GitHub/FPinGA/vivado.log
# Journal file: C:/Users/Cesar/Documents/GitHub/FPinGA\vivado.jou
# Running On: DESKTOP-89OFCK6, OS: Windows, CPU Frequency: 3696 MHz, CPU Physical cores: 10, Host memory: 68614 MB
#-----------------------------------------------------------
source sim/top_level_sim.tcl
# create_project -force -part  xc7s50csga324-1 ip_5_tb ip_5_tb
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 456.043 ; gain = 162.520
# read_verilog -sv [ glob ./hdl/*.sv ]
# read_verilog  [ glob ./hdl/*.v ]
# read_verilog -sv ./sim/top_level_tb.sv
# read_ip ./ip/mult_gen_0/mult_gen_0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file 'C:/Users/Cesar/Documents/GitHub/FPinGA/ip/mult_gen_0/mult_gen_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/Cesar/Documents/GitHub/FPinGA/ip/mult_gen_0/ip/mult_gen_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/div_gen_0/div_gen_0.xci
WARNING: [Vivado 12-13650] The IP file 'C:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/div_gen_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/ip/div_gen_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/xfft_1/xfft_1.xci
WARNING: [Vivado 12-13650] The IP file 'C:/Users/Cesar/Documents/GitHub/FPinGA/ip/xfft_1/xfft_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/Cesar/Documents/GitHub/FPinGA/ip/xfft_1/ip/xfft_1'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# generate_target all [get_ips]
# synth_ip [get_ips]
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: C:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/div_gen_0.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: C:/Users/Cesar/Documents/GitHub/FPinGA/ip/mult_gen_0/mult_gen_0.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: C:/Users/Cesar/Documents/GitHub/FPinGA/ip/xfft_1/xfft_1.xci
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
# set_property top top_level_tb [get_fileset sim_1]
# synth_design -top top_level_tb
Command: synth_design -top top_level_tb
Starting synth_design
Using part: xc7s50csga324-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 45680
WARNING: [Synth 8-10795] illegal cast without ' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/debouncer.sv:12]
WARNING: [Synth 8-11065] parameter 'COUNTER_MAX' becomes localparam in 'debouncer' with formal parameter declaration list [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/debouncer.sv:12]
WARNING: [Synth 8-11065] parameter 'COUNTER_SIZE' becomes localparam in 'debouncer' with formal parameter declaration list [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/debouncer.sv:13]
CRITICAL WARNING: [Synth 8-9339] data object 'switch' is already declared [C:/Users/Cesar/Documents/GitHub/FPinGA/sim/top_level_tb.sv:9]
INFO: [Synth 8-6826] previous declaration of 'switch' is from here [C:/Users/Cesar/Documents/GitHub/FPinGA/sim/top_level_tb.sv:7]
CRITICAL WARNING: [Synth 8-11152] second declaration of 'switch' is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/sim/top_level_tb.sv:9]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1275.449 ; gain = 410.773
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level_tb' [C:/Users/Cesar/Documents/GitHub/FPinGA/sim/top_level_tb.sv:4]
INFO: [Synth 8-251] Starting Sim [C:/Users/Cesar/Documents/GitHub/FPinGA/sim/top_level_tb.sv:34]
INFO: [Synth 8-251] Simulation finished [C:/Users/Cesar/Documents/GitHub/FPinGA/sim/top_level_tb.sv:67]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Cesar/Documents/GitHub/FPinGA/sim/top_level_tb.sv:12]
INFO: [Synth 8-6157] synthesizing module 'top_level' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'audio_clk_wiz' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/audio_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71768]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71768]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:80311]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 57.750000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 11.750000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:80311]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1519]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1519]
INFO: [Synth 8-6155] done synthesizing module 'audio_clk_wiz' (0#1) [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/audio_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_controller' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/seven_segment_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'bto7s' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/bto7s.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'bto7s' (0#1) [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/bto7s.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_controller' (0#1) [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/seven_segment_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/debouncer.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (0#1) [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/debouncer.sv:5]
INFO: [Synth 8-6157] synthesizing module 'recorder' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mult_gen_0' [C:/Users/Cesar/Documents/GitHub/FPinGA/.Xil/Vivado-35784-DESKTOP-89OFCK6/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_0' (0#1) [C:/Users/Cesar/Documents/GitHub/FPinGA/.Xil/Vivado-35784-DESKTOP-89OFCK6/realtime/mult_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'P' does not match port width (64) of module 'mult_gen_0' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:70]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 18000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' (0#1) [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (15) of module 'xilinx_true_dual_port_read_first_2_clock_ram' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:78]
WARNING: [Synth 8-689] width (16) of port connection 'addrb' does not match port width (15) of module 'xilinx_true_dual_port_read_first_2_clock_ram' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'recorder' (0#1) [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:3]
INFO: [Synth 8-6157] synthesizing module 'div_gen_0' [C:/Users/Cesar/Documents/GitHub/FPinGA/.Xil/Vivado-35784-DESKTOP-89OFCK6/realtime/div_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'div_gen_0' (0#1) [C:/Users/Cesar/Documents/GitHub/FPinGA/.Xil/Vivado-35784-DESKTOP-89OFCK6/realtime/div_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (62) of port connection 'm_axis_dout_tdata' does not match port width (64) of module 'div_gen_0' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/top_level.sv:130]
WARNING: [Synth 8-7071] port 's_axis_dividend_tvalid' of module 'div_gen_0' is unconnected for instance 'fft_spacing' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/top_level.sv:124]
WARNING: [Synth 8-7023] instance 'fft_spacing' of module 'div_gen_0' has 7 connections declared, but only 6 given [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/top_level.sv:124]
INFO: [Synth 8-6157] synthesizing module 'xfft_1' [C:/Users/Cesar/Documents/GitHub/FPinGA/.Xil/Vivado-35784-DESKTOP-89OFCK6/realtime/xfft_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xfft_1' (0#1) [C:/Users/Cesar/Documents/GitHub/FPinGA/.Xil/Vivado-35784-DESKTOP-89OFCK6/realtime/xfft_1_stub.v:6]
WARNING: [Synth 8-7071] port 'event_status_channel_halt' of module 'xfft_1' is unconnected for instance 'fft' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/top_level.sv:183]
WARNING: [Synth 8-7023] instance 'fft' of module 'xfft_1' has 18 connections declared, but only 17 given [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/top_level.sv:183]
INFO: [Synth 8-6157] synthesizing module 'tone_detection_fsm' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:57]
WARNING: [Synth 8-689] width (62) of port connection 'm_axis_dout_tdata' does not match port width (64) of module 'div_gen_0' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:154]
WARNING: [Synth 8-7071] port 's_axis_dividend_tvalid' of module 'div_gen_0' is unconnected for instance 'first_div' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:148]
WARNING: [Synth 8-7023] instance 'first_div' of module 'div_gen_0' has 7 connections declared, but only 6 given [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:148]
WARNING: [Synth 8-689] width (62) of port connection 'm_axis_dout_tdata' does not match port width (64) of module 'div_gen_0' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:162]
WARNING: [Synth 8-7071] port 's_axis_dividend_tvalid' of module 'div_gen_0' is unconnected for instance 'second_div' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:156]
WARNING: [Synth 8-7023] instance 'second_div' of module 'div_gen_0' has 7 connections declared, but only 6 given [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:156]
WARNING: [Synth 8-689] width (62) of port connection 'm_axis_dout_tdata' does not match port width (64) of module 'div_gen_0' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:170]
WARNING: [Synth 8-7071] port 's_axis_dividend_tvalid' of module 'div_gen_0' is unconnected for instance 'third_div' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:164]
WARNING: [Synth 8-7023] instance 'third_div' of module 'div_gen_0' has 7 connections declared, but only 6 given [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:164]
INFO: [Synth 8-6155] done synthesizing module 'tone_detection_fsm' (0#1) [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/top_level.sv:4]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/Cesar/Documents/GitHub/FPinGA/sim/top_level_tb.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'top_level_tb' (0#1) [C:/Users/Cesar/Documents/GitHub/FPinGA/sim/top_level_tb.sv:4]
WARNING: [Synth 8-87] always_comb on 'largest_address_reg' did not result in combinational logic [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:61]
WARNING: [Synth 8-6014] Unused sequential element ready_to_div_reg was removed.  [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pwm_counter_reg was removed.  [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/top_level.sv:76]
WARNING: [Synth 8-6014] Unused sequential element sampled_mic_data_reg was removed.  [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/top_level.sv:91]
WARNING: [Synth 8-87] always_comb on 'mode_reg' did not result in combinational logic [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/top_level.sv:143]
WARNING: [Synth 8-3848] Net audio_data in module/entity top_level does not have driver. [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/top_level.sv:61]
WARNING: [Synth 8-3848] Net audio_in in module/entity top_level_tb does not have driver. [C:/Users/Cesar/Documents/GitHub/FPinGA/sim/top_level_tb.sv:10]
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1409.102 ; gain = 544.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1409.102 ; gain = 544.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1409.102 ; gain = 544.426
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1409.102 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Cesar/Documents/GitHub/FPinGA/ip/mult_gen_0/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'instantiation/recorder/multiply'
Finished Parsing XDC File [c:/Users/Cesar/Documents/GitHub/FPinGA/ip/mult_gen_0/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'instantiation/recorder/multiply'
Parsing XDC File [c:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'instantiation/tone_detection/first_div'
Finished Parsing XDC File [c:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'instantiation/tone_detection/first_div'
Parsing XDC File [c:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'instantiation/tone_detection/second_div'
Finished Parsing XDC File [c:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'instantiation/tone_detection/second_div'
Parsing XDC File [c:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'instantiation/tone_detection/third_div'
Finished Parsing XDC File [c:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'instantiation/tone_detection/third_div'
Parsing XDC File [c:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'instantiation/fft_spacing'
Finished Parsing XDC File [c:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'instantiation/fft_spacing'
Parsing XDC File [c:/Users/Cesar/Documents/GitHub/FPinGA/ip/xfft_1/ip/xfft_1/xfft_1/xfft_1_in_context.xdc] for cell 'instantiation/fft'
Finished Parsing XDC File [c:/Users/Cesar/Documents/GitHub/FPinGA/ip/xfft_1/ip/xfft_1/xfft_1/xfft_1_in_context.xdc] for cell 'instantiation/fft'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1465.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1465.129 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1465.129 ; gain = 600.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1465.129 ; gain = 600.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for instantiation/recorder/multiply. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for instantiation/fft_spacing. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for instantiation/tone_detection/first_div. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for instantiation/tone_detection/second_div. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for instantiation/tone_detection/third_div. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for instantiation/fft. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1465.129 ; gain = 600.453
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'largest_address_reg' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:61]
WARNING: [Synth 8-327] inferring latch for variable 'mode_reg' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/top_level.sv:143]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1465.129 ; gain = 600.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 3     
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 9     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Multipliers : 
	               7x33  Multipliers := 3     
+---RAMs : 
	             140K Bit	(18000 X 8 bit)          RAMs := 1     
+---Muxes : 
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   3 Input   13 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	  20 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 6     
	   4 Input    2 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 27    
	   4 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-6014] Unused sequential element instantiation/recorder/audio_buffer/BRAM_reg was removed. 
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'instantiation/recorder/largest_address_reg[31]/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'instantiation/recorder/largest_address_reg[30]/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'instantiation/recorder/largest_address_reg[29]/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'instantiation/recorder/largest_address_reg[28]/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'instantiation/recorder/largest_address_reg[27]/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'instantiation/recorder/largest_address_reg[26]/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'instantiation/recorder/largest_address_reg[25]/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'instantiation/recorder/largest_address_reg[24]/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'instantiation/recorder/largest_address_reg[23]/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'instantiation/recorder/largest_address_reg[22]/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'instantiation/recorder/largest_address_reg[21]/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'instantiation/recorder/largest_address_reg[20]/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'instantiation/recorder/largest_address_reg[19]/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'instantiation/recorder/largest_address_reg[18]/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'instantiation/recorder/largest_address_reg[17]/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'instantiation/recorder/largest_address_reg[16]/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
WARNING: [Synth 8-3332] Sequential element (instantiation/mode_reg[2]) is unused and will be removed from module top_level_tb.
WARNING: [Synth 8-3332] Sequential element (instantiation/mode_reg[1]) is unused and will be removed from module top_level_tb.
WARNING: [Synth 8-3332] Sequential element (instantiation/mode_reg[0]) is unused and will be removed from module top_level_tb.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1465.129 ; gain = 600.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1465.129 ; gain = 600.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1465.129 ; gain = 600.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1465.129 ; gain = 600.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
CRITICAL WARNING: [Synth 8-4442] BlackBox module \instantiation/tone_detection/first_div  has unconnected pin s_axis_dividend_tvalid
CRITICAL WARNING: [Synth 8-4442] BlackBox module \instantiation/tone_detection/second_div  has unconnected pin s_axis_dividend_tvalid
CRITICAL WARNING: [Synth 8-4442] BlackBox module \instantiation/tone_detection/third_div  has unconnected pin s_axis_dividend_tvalid
CRITICAL WARNING: [Synth 8-4442] BlackBox module \instantiation/fft_spacing  has unconnected pin s_axis_dividend_tvalid
1
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 40 Warnings, 54 Critical Warnings and 1 Errors encountered.
synth_design failed
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-206] Exiting Vivado at Tue Dec 12 21:39:41 2023...
