Qflow static timing analysis logfile created on Tue Dec 10 20:43:14 MST 2024
Converting qrouter output to vesta delay format
Running rc2dly -r up_counter.rc -l /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib -d up_counter.dly
Converting qrouter output to SPEF delay format
Running rc2dly -D : -r up_counter.rc -l /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib -d up_counter.spef
Converting qrouter output to SDF delay format
Running rc2dly -r up_counter.rc -l /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib -d up_counter.sdf
Running vesta static timing analysis with back-annotated extracted wire delays
vesta -c -d up_counter.dly --long up_counter.rtlnopwr.v /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib
----------------------------------------------
Vesta static timing analysis tool
for qflow 1.3.17
(c) 2013-2018 Tim Edwards, Open Circuit Design
----------------------------------------------

Parsing library "osu035_stdcells"
End of library at line 6636
Parsing module "up_counter"
Lib read /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib:  Processed 6637 lines.
Verilog netlist read:  Processed 101 lines.
Number of paths analyzed:  16

Top 16 maximum delay paths:
Path DFFSR_2/CLK to DFFSR_8/D delay 1723.2 ps
      0.9 ps     clk:             ->   DFFSR_2/CLK
    563.6 ps    _23_:   DFFSR_2/Q -> NAND2X1_2/A
    835.7 ps     _5_: NAND2X1_2/Y ->  NOR2X1_3/B
   1043.4 ps     _6_:  NOR2X1_3/Y -> NAND3X1_2/C
   1291.6 ps    _17_: NAND3X1_2/Y -> OAI21X1_1/B
   1432.8 ps    _19_: OAI21X1_1/Y -> NAND2X1_4/A
   1540.4 ps  _0__7_: NAND2X1_4/Y ->   DFFSR_8/D

   clock skew at destination = 0
   setup at destination = 182.816

Path DFFSR_2/CLK to DFFSR_7/D delay 1631.28 ps
      0.9 ps     clk:             ->   DFFSR_2/CLK
    563.6 ps    _23_:   DFFSR_2/Q -> NAND2X1_2/A
    835.7 ps     _5_: NAND2X1_2/Y ->  NOR2X1_3/B
   1043.4 ps     _6_:  NOR2X1_3/Y -> NAND3X1_2/C
   1291.8 ps    _17_: NAND3X1_2/Y -> XNOR2X1_3/A
   1447.9 ps  _0__6_: XNOR2X1_3/Y ->   DFFSR_7/D

   clock skew at destination = 0
   setup at destination = 183.428

Path DFFSR_2/CLK to DFFSR_6/D delay 1427.62 ps
      0.9 ps     clk:             ->   DFFSR_2/CLK
    563.6 ps    _23_:   DFFSR_2/Q -> NAND2X1_2/A
    835.6 ps     _5_: NAND2X1_2/Y ->  NOR3X1_1/C
   1024.4 ps     _9_:  NOR3X1_1/Y -> AOI21X1_2/A
   1161.1 ps    _13_: AOI21X1_2/Y ->  NOR2X1_8/B
   1244.2 ps  _0__5_:  NOR2X1_8/Y ->   DFFSR_6/D

   clock skew at destination = 0
   setup at destination = 183.379

Path DFFSR_2/CLK to DFFSR_4/D delay 1420.8 ps
      0.9 ps     clk:             ->   DFFSR_2/CLK
    563.6 ps    _23_:   DFFSR_2/Q -> NAND2X1_2/A
    835.7 ps     _5_: NAND2X1_2/Y ->  NOR2X1_3/B
   1043.5 ps     _6_:  NOR2X1_3/Y ->  NOR2X1_5/B
   1156.3 ps     _7_:  NOR2X1_5/Y ->  NOR2X1_6/B
   1237.9 ps  _0__3_:  NOR2X1_6/Y ->   DFFSR_4/D

   clock skew at destination = 0
   setup at destination = 182.928

Path DFFSR_2/CLK to DFFSR_5/D delay 1325.25 ps
      0.9 ps     clk:             ->   DFFSR_2/CLK
    563.6 ps    _23_:   DFFSR_2/Q ->  AND2X2_2/A
    803.5 ps    _11_:  AND2X2_2/Y -> NAND3X1_1/C
    991.3 ps    _12_: NAND3X1_1/Y -> XNOR2X1_2/A
   1141.8 ps  _0__4_: XNOR2X1_2/Y ->   DFFSR_5/D

   clock skew at destination = 0
   setup at destination = 183.408

Path DFFSR_2/CLK to DFFSR_3/D delay 1317.37 ps
      0.9 ps     clk:             ->   DFFSR_2/CLK
    563.6 ps    _23_:   DFFSR_2/Q -> NAND2X1_2/A
    835.7 ps     _5_: NAND2X1_2/Y ->  NOR2X1_3/B
   1043.4 ps     _6_:  NOR2X1_3/Y ->  NOR2X1_4/A
   1130.3 ps  _0__2_:  NOR2X1_4/Y ->   DFFSR_3/D

   clock skew at destination = 0
   setup at destination = 187.102

Path DFFSR_1/CLK to DFFSR_2/D delay 1099.56 ps
      0.8 ps     clk:             ->   DFFSR_1/CLK
    461.0 ps    _22_:   DFFSR_1/Q -> NAND2X1_1/B
    745.4 ps     _3_: NAND2X1_1/Y -> XNOR2X1_1/A
    916.1 ps  _0__1_: XNOR2X1_1/Y ->   DFFSR_2/D

   clock skew at destination = 0
   setup at destination = 183.435

Path DFFSR_1/CLK to DFFSR_1/D delay 989.964 ps
      0.8 ps     clk:            ->  DFFSR_1/CLK
    460.8 ps    _22_:  DFFSR_1/Q -> AND2X2_1/B
    733.0 ps     _1_: AND2X2_1/Y -> NOR2X1_2/B
    807.1 ps  _0__0_: NOR2X1_2/Y ->  DFFSR_1/D

   clock skew at destination = 0
   setup at destination = 182.848

Path DFFSR_2/CLK to output pin out1 delay 756.395 ps
      0.9 ps   clk:           -> DFFSR_2/CLK
    563.7 ps  _23_: DFFSR_2/Q -> BUFX2_2/A
    756.4 ps  out1: BUFX2_2/Y -> out1

Path DFFSR_5/CLK to output pin out4 delay 708.921 ps
      0.7 ps   clk:           -> DFFSR_5/CLK
    527.7 ps  _26_: DFFSR_5/Q -> BUFX2_5/A
    708.9 ps  out4: BUFX2_5/Y -> out4

Path DFFSR_7/CLK to output pin out6 delay 688.326 ps
      0.6 ps   clk:           -> DFFSR_7/CLK
    512.3 ps  _28_: DFFSR_7/Q -> BUFX2_7/A
    688.3 ps  out6: BUFX2_7/Y -> out6

Path DFFSR_4/CLK to output pin out3 delay 670.992 ps
      0.7 ps   clk:           -> DFFSR_4/CLK
    499.5 ps  _25_: DFFSR_4/Q -> BUFX2_4/A
    671.0 ps  out3: BUFX2_4/Y -> out3

Path DFFSR_1/CLK to output pin out0 delay 619.728 ps
      0.8 ps   clk:           -> DFFSR_1/CLK
    460.9 ps  _22_: DFFSR_1/Q -> BUFX2_1/A
    619.7 ps  out0: BUFX2_1/Y -> out0

Path DFFSR_3/CLK to output pin out2 delay 619.725 ps
      0.9 ps   clk:           -> DFFSR_3/CLK
    461.4 ps  _24_: DFFSR_3/Q -> BUFX2_3/A
    619.7 ps  out2: BUFX2_3/Y -> out2

Path DFFSR_6/CLK to output pin out5 delay 579.092 ps
      0.5 ps   clk:           -> DFFSR_6/CLK
    431.3 ps  _27_: DFFSR_6/Q -> BUFX2_6/A
    579.1 ps  out5: BUFX2_6/Y -> out5

Path DFFSR_8/CLK to output pin out7 delay 555.712 ps
      0.7 ps   clk:           -> DFFSR_8/CLK
    415.0 ps  _29_: DFFSR_8/Q -> BUFX2_8/A
    555.7 ps  out7: BUFX2_8/Y -> out7

Computed maximum clock frequency (zero margin) = 580.315 MHz
-----------------------------------------

Number of paths analyzed:  16

Top 16 minimum delay paths:
Path DFFSR_8/CLK to output pin out7 delay 515.343 ps
      0.7 ps   clk:           -> DFFSR_8/CLK
    401.1 ps  _29_: DFFSR_8/Q -> BUFX2_8/A
    515.3 ps  out7: BUFX2_8/Y -> out7

Path DFFSR_6/CLK to output pin out5 delay 537.235 ps
      0.5 ps   clk:           -> DFFSR_6/CLK
    419.7 ps  _27_: DFFSR_6/Q -> BUFX2_6/A
    537.2 ps  out5: BUFX2_6/Y -> out5

Path DFFSR_8/CLK to DFFSR_8/D delay 558.428 ps
      0.7 ps     clk:             ->   DFFSR_8/CLK
    401.1 ps    _29_:   DFFSR_8/Q -> OAI21X1_1/C
    502.2 ps    _19_: OAI21X1_1/Y -> NAND2X1_4/A
    551.8 ps  _0__7_: NAND2X1_4/Y ->   DFFSR_8/D

   clock skew at destination = 0
   hold at destination = 6.65213

Path DFFSR_3/CLK to output pin out2 delay 577.838 ps
      0.9 ps   clk:           -> DFFSR_3/CLK
    454.0 ps  _24_: DFFSR_3/Q -> BUFX2_3/A
    577.8 ps  out2: BUFX2_3/Y -> out2

Path DFFSR_1/CLK to output pin out0 delay 577.885 ps
      0.8 ps   clk:           -> DFFSR_1/CLK
    453.5 ps  _22_: DFFSR_1/Q -> BUFX2_1/A
    577.9 ps  out0: BUFX2_1/Y -> out0

Path DFFSR_6/CLK to DFFSR_6/D delay 603.588 ps
      0.5 ps     clk:             ->   DFFSR_6/CLK
    419.6 ps    _27_:   DFFSR_6/Q -> AOI21X1_2/C
    519.6 ps    _13_: AOI21X1_2/Y ->  NOR2X1_8/B
    590.7 ps  _0__5_:  NOR2X1_8/Y ->   DFFSR_6/D

   clock skew at destination = 0
   hold at destination = 12.8908

Path DFFSR_4/CLK to output pin out3 delay 629.084 ps
      0.7 ps   clk:           -> DFFSR_4/CLK
    497.4 ps  _25_: DFFSR_4/Q -> BUFX2_4/A
    629.1 ps  out3: BUFX2_4/Y -> out3

Path DFFSR_1/CLK to DFFSR_1/D delay 630.357 ps
      0.8 ps     clk:            ->  DFFSR_1/CLK
    453.5 ps    _22_:  DFFSR_1/Q -> NOR2X1_1/B
    556.7 ps     _2_: NOR2X1_1/Y -> NOR2X1_2/A
    635.8 ps  _0__0_: NOR2X1_2/Y ->  DFFSR_1/D

   clock skew at destination = 0
   hold at destination = -5.48843

Path DFFSR_7/CLK to output pin out6 delay 646.221 ps
      0.6 ps   clk:           -> DFFSR_7/CLK
    511.8 ps  _28_: DFFSR_7/Q -> BUFX2_7/A
    646.2 ps  out6: BUFX2_7/Y -> out6

Path DFFSR_3/CLK to DFFSR_3/D delay 646.424 ps
      0.9 ps     clk:             ->   DFFSR_3/CLK
    453.9 ps    _24_:   DFFSR_3/Q -> AOI21X1_1/C
    561.9 ps     _4_: AOI21X1_1/Y ->  NOR2X1_4/B
    634.6 ps  _0__2_:  NOR2X1_4/Y ->   DFFSR_3/D

   clock skew at destination = 0
   hold at destination = 11.7999

Path DFFSR_5/CLK to output pin out4 delay 664.63 ps
      0.7 ps   clk:           -> DFFSR_5/CLK
    526.9 ps  _26_: DFFSR_5/Q -> BUFX2_5/A
    664.6 ps  out4: BUFX2_5/Y -> out4

Path DFFSR_7/CLK to DFFSR_7/D delay 666.085 ps
      0.6 ps     clk:             ->   DFFSR_7/CLK
    511.4 ps    _28_:   DFFSR_7/Q -> XNOR2X1_3/B
    676.7 ps  _0__6_: XNOR2X1_3/Y ->   DFFSR_7/D

   clock skew at destination = 0
   hold at destination = -10.657

Path DFFSR_5/CLK to DFFSR_5/D delay 682.531 ps
      0.7 ps     clk:             ->   DFFSR_5/CLK
    526.7 ps    _26_:   DFFSR_5/Q -> XNOR2X1_2/B
    693.6 ps  _0__4_: XNOR2X1_2/Y ->   DFFSR_5/D

   clock skew at destination = 0
   hold at destination = -11.032

Path DFFSR_4/CLK to DFFSR_4/D delay 688.773 ps
      0.7 ps     clk:            ->  DFFSR_4/CLK
    497.3 ps    _25_:  DFFSR_4/Q -> NOR2X1_5/A
    603.6 ps     _7_: NOR2X1_5/Y -> NOR2X1_6/B
    678.0 ps  _0__3_: NOR2X1_6/Y ->  DFFSR_4/D

   clock skew at destination = 0
   hold at destination = 10.7439

Path DFFSR_2/CLK to output pin out1 delay 703.303 ps
      0.9 ps   clk:           -> DFFSR_2/CLK
    558.6 ps  _23_: DFFSR_2/Q -> BUFX2_2/A
    703.3 ps  out1: BUFX2_2/Y -> out1

Path DFFSR_2/CLK to DFFSR_2/D delay 716.519 ps
      0.9 ps     clk:             ->   DFFSR_2/CLK
    558.2 ps    _23_:   DFFSR_2/Q -> XNOR2X1_1/B
    728.3 ps  _0__1_: XNOR2X1_1/Y ->   DFFSR_2/D

   clock skew at destination = 0
   hold at destination = -11.7346

Design meets minimum hold timing.
-----------------------------------------

Number of paths analyzed:  24

Top 20 maximum delay paths:
Path input pin enable to DFFSR_8/D delay 1162.63 ps
      0.2 ps  enable:             -> NAND2X1_1/A
    225.7 ps     _3_: NAND2X1_1/Y ->  NOR2X1_3/A
    479.6 ps     _6_:  NOR2X1_3/Y -> NAND3X1_2/C
    730.7 ps    _17_: NAND3X1_2/Y -> OAI21X1_1/B
    872.2 ps    _19_: OAI21X1_1/Y -> NAND2X1_4/A
    979.8 ps  _0__7_: NAND2X1_4/Y ->   DFFSR_8/D

   setup at destination = 182.822

Path input pin enable to DFFSR_7/D delay 1070.63 ps
      0.2 ps  enable:             -> NAND2X1_1/A
    225.7 ps     _3_: NAND2X1_1/Y ->  NOR2X1_3/A
    479.6 ps     _6_:  NOR2X1_3/Y -> NAND3X1_2/C
    730.9 ps    _17_: NAND3X1_2/Y -> XNOR2X1_3/A
    887.2 ps  _0__6_: XNOR2X1_3/Y ->   DFFSR_7/D

   setup at destination = 183.429

Path input pin enable to DFFSR_6/D delay 886.681 ps
      0.2 ps  enable:             -> NAND2X1_1/A
    225.7 ps     _3_: NAND2X1_1/Y ->  NOR3X1_1/B
    480.0 ps     _9_:  NOR3X1_1/Y -> AOI21X1_2/A
    619.3 ps    _13_: AOI21X1_2/Y ->  NOR2X1_8/B
    703.1 ps  _0__5_:  NOR2X1_8/Y ->   DFFSR_6/D

   setup at destination = 183.559

Path input pin enable to DFFSR_4/D delay 858.591 ps
      0.2 ps  enable:             -> NAND2X1_1/A
    225.7 ps     _3_: NAND2X1_1/Y ->  NOR2X1_3/A
    479.6 ps     _6_:  NOR2X1_3/Y ->  NOR2X1_5/B
    593.8 ps     _7_:  NOR2X1_5/Y ->  NOR2X1_6/B
    675.6 ps  _0__3_:  NOR2X1_6/Y ->   DFFSR_4/D

   setup at destination = 182.997

Path input pin enable to DFFSR_3/D delay 754.181 ps
      0.2 ps  enable:             -> NAND2X1_1/A
    225.7 ps     _3_: NAND2X1_1/Y ->  NOR2X1_3/A
    479.5 ps     _6_:  NOR2X1_3/Y ->  NOR2X1_4/A
    566.7 ps  _0__2_:  NOR2X1_4/Y ->   DFFSR_3/D

   setup at destination = 187.456

Path input pin enable to DFFSR_5/D delay 749.796 ps
      0.1 ps  enable:             ->  AND2X2_1/A
    179.8 ps     _1_:  AND2X2_1/Y -> NAND3X1_1/B
    408.4 ps    _12_: NAND3X1_1/Y -> XNOR2X1_2/A
    566.4 ps  _0__4_: XNOR2X1_2/Y ->   DFFSR_5/D

   setup at destination = 183.436

Path input pin enable to DFFSR_2/D delay 582.212 ps
      0.2 ps  enable:             -> NAND2X1_1/A
    225.4 ps     _3_: NAND2X1_1/Y -> XNOR2X1_1/A
    398.8 ps  _0__1_: XNOR2X1_1/Y ->   DFFSR_2/D

   setup at destination = 183.446

Path input pin enable to DFFSR_1/D delay 435.219 ps
      0.1 ps  enable:            -> AND2X2_1/A
    179.3 ps     _1_: AND2X2_1/Y -> NOR2X1_2/B
    252.6 ps  _0__0_: NOR2X1_2/Y ->  DFFSR_1/D

   setup at destination = 182.627

Path input pin clk to DFFSR_2/CLK delay 338.247 ps
      0.9 ps  clk:   -> DFFSR_2/CLK

   setup at destination = 337.338

Path input pin clk to DFFSR_3/CLK delay 338.213 ps
      0.9 ps  clk:   -> DFFSR_3/CLK

   setup at destination = 337.338

Path input pin clk to DFFSR_1/CLK delay 338.098 ps
      0.8 ps  clk:   -> DFFSR_1/CLK

   setup at destination = 337.338

Path input pin clk to DFFSR_8/CLK delay 338.047 ps
      0.7 ps  clk:   -> DFFSR_8/CLK

   setup at destination = 337.338

Path input pin clk to DFFSR_4/CLK delay 338.045 ps
      0.7 ps  clk:   -> DFFSR_4/CLK

   setup at destination = 337.338

Path input pin clk to DFFSR_5/CLK delay 338.007 ps
      0.7 ps  clk:   -> DFFSR_5/CLK

   setup at destination = 337.338

Path input pin clk to DFFSR_7/CLK delay 337.905 ps
      0.6 ps  clk:   -> DFFSR_7/CLK

   setup at destination = 337.338

Path input pin clk to DFFSR_6/CLK delay 337.837 ps
      0.5 ps  clk:   -> DFFSR_6/CLK

   setup at destination = 337.338

Path input pin reset to DFFSR_2/R delay 279.4 ps
      0.1 ps  reset:           -> INVX4_1/A
    151.8 ps   _10_: INVX4_1/Y -> DFFSR_2/R

   setup at destination = 127.555

Path input pin reset to DFFSR_3/R delay 279.277 ps
      0.1 ps  reset:           -> INVX4_1/A
    151.7 ps   _10_: INVX4_1/Y -> DFFSR_3/R

   setup at destination = 127.555

Path input pin reset to DFFSR_1/R delay 279.169 ps
      0.1 ps  reset:           -> INVX4_1/A
    151.6 ps   _10_: INVX4_1/Y -> DFFSR_1/R

   setup at destination = 127.555

Path input pin reset to DFFSR_8/R delay 278.827 ps
      0.1 ps  reset:           -> INVX4_1/A
    151.3 ps   _10_: INVX4_1/Y -> DFFSR_8/R

   setup at destination = 127.555

-----------------------------------------

Number of paths analyzed:  24

Top 20 minimum delay paths:
Path input pin clk to DFFSR_6/CLK delay 22.0994 ps
      0.5 ps  clk:   -> DFFSR_6/CLK

   hold at destination = 21.6

Path input pin clk to DFFSR_7/CLK delay 22.1666 ps
      0.6 ps  clk:   -> DFFSR_7/CLK

   hold at destination = 21.6

Path input pin clk to DFFSR_5/CLK delay 22.2686 ps
      0.7 ps  clk:   -> DFFSR_5/CLK

   hold at destination = 21.6

Path input pin clk to DFFSR_4/CLK delay 22.3072 ps
      0.7 ps  clk:   -> DFFSR_4/CLK

   hold at destination = 21.6

Path input pin clk to DFFSR_8/CLK delay 22.3091 ps
      0.7 ps  clk:   -> DFFSR_8/CLK

   hold at destination = 21.6

Path input pin clk to DFFSR_1/CLK delay 22.3605 ps
      0.8 ps  clk:   -> DFFSR_1/CLK

   hold at destination = 21.6

Path input pin clk to DFFSR_3/CLK delay 22.4753 ps
      0.9 ps  clk:   -> DFFSR_3/CLK

   hold at destination = 21.6

Path input pin clk to DFFSR_2/CLK delay 22.5091 ps
      0.9 ps  clk:   -> DFFSR_2/CLK

   hold at destination = 21.6

Path input pin enable to DFFSR_1/D delay 154.051 ps
      0.2 ps  enable:            -> NOR2X1_1/A
     81.6 ps     _2_: NOR2X1_1/Y -> NOR2X1_2/A
    157.0 ps  _0__0_: NOR2X1_2/Y ->  DFFSR_1/D

   hold at destination = -2.96443

Path input pin reset to DFFSR_7/R delay 169.642 ps
      0.1 ps  reset:           -> INVX4_1/A
    150.8 ps   _10_: INVX4_1/Y -> DFFSR_7/R

   hold at destination = 18.8586

Path input pin reset to DFFSR_6/R delay 169.764 ps
      0.1 ps  reset:           -> INVX4_1/A
    150.9 ps   _10_: INVX4_1/Y -> DFFSR_6/R

   hold at destination = 18.8586

Path input pin reset to DFFSR_4/R delay 170.046 ps
      0.1 ps  reset:           -> INVX4_1/A
    151.2 ps   _10_: INVX4_1/Y -> DFFSR_4/R

   hold at destination = 18.8586

Path input pin reset to DFFSR_5/R delay 170.12 ps
      0.1 ps  reset:           -> INVX4_1/A
    151.3 ps   _10_: INVX4_1/Y -> DFFSR_5/R

   hold at destination = 18.8586

Path input pin reset to DFFSR_8/R delay 170.13 ps
      0.1 ps  reset:           -> INVX4_1/A
    151.3 ps   _10_: INVX4_1/Y -> DFFSR_8/R

   hold at destination = 18.8586

Path input pin reset to DFFSR_1/R delay 170.473 ps
      0.1 ps  reset:           -> INVX4_1/A
    151.6 ps   _10_: INVX4_1/Y -> DFFSR_1/R

   hold at destination = 18.8586

Path input pin reset to DFFSR_3/R delay 170.58 ps
      0.1 ps  reset:           -> INVX4_1/A
    151.7 ps   _10_: INVX4_1/Y -> DFFSR_3/R

   hold at destination = 18.8586

Path input pin reset to DFFSR_2/R delay 170.703 ps
      0.1 ps  reset:           -> INVX4_1/A
    151.8 ps   _10_: INVX4_1/Y -> DFFSR_2/R

   hold at destination = 18.8586

Path input pin enable to DFFSR_2/D delay 368.272 ps
      0.2 ps  enable:             -> NAND2X1_1/A
    225.4 ps     _3_: NAND2X1_1/Y -> XNOR2X1_1/A
    370.1 ps  _0__1_: XNOR2X1_1/Y ->   DFFSR_2/D

   hold at destination = -1.84431

Path input pin enable to DFFSR_3/D delay 371.834 ps
      0.1 ps  enable:             ->  AND2X2_1/A
    165.4 ps     _1_:  AND2X2_1/Y -> AOI21X1_1/A
    287.1 ps     _4_: AOI21X1_1/Y ->  NOR2X1_4/B
    360.3 ps  _0__2_:  NOR2X1_4/Y ->   DFFSR_3/D

   hold at destination = 11.5138

Path input pin enable to DFFSR_4/D delay 477.188 ps
      0.2 ps  enable:             -> NAND2X1_1/A
    225.7 ps     _3_: NAND2X1_1/Y ->  NOR3X1_1/B
    416.0 ps     _9_:  NOR3X1_1/Y ->  NOR2X1_6/A
    501.5 ps  _0__3_:  NOR2X1_6/Y ->   DFFSR_4/D

   hold at destination = -24.3238

-----------------------------------------

