$date
	Mon May  8 23:14:04 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$scope module dut $end
$var wire 8 ! data1 [7:0] $end
$var wire 8 " data2 [7:0] $end
$var wire 3 # operation [2:0] $end
$var reg 1 $ co $end
$var reg 8 % result [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
x$
b0 #
b100 "
b1 !
$end
#1
0$
b100 %
#5
b1 #
#7
b101 %
#10
b10 #
#11
b0 %
#15
b11 #
#16
b101 %
#20
