Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 76fe657e41bb4ff2ae96d38964610467 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_TB_behav xil_defaultlib.Processor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.configuration_set
Compiling package xil_defaultlib.random_rows
Compiling architecture rtl of entity xil_defaultlib.random_generator [\random_generator(data_width=7)\]
Compiling architecture behavioral of entity xil_defaultlib.generate_A [generate_a_default]
Compiling architecture behavioral of entity xil_defaultlib.generate_s [generate_s_default]
Compiling architecture behavioral of entity xil_defaultlib.generate_e [generate_e_default]
Compiling architecture behavioral of entity xil_defaultlib.generate_B [generate_b_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_tb
Built simulation snapshot Processor_TB_behav
