// Mem file initialization records.
//
// SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
// Vivado v2019.2.1 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// Created on Tuesday October 20, 2020 - 12:57:51 pm, from:
//
//     Map file     - /home/connor/Documents/Programs/Vivado/4305/Lab8-PotCtrlLeds/sampler_fpro_system/sampler_fpro_system.srcs/sources_1/ip/cpu/bd_0/bd_3914.bmm
//     Data file(s) - /home/connor/Documents/Programs/Vivado/4305/Lab8-PotCtrlLeds/sampler_fpro_system/sampler_fpro_system.srcs/sources_1/ip/cpu/bd_0/ip/ip_0/data/mb_bootloop_le.elf
//
// Address space 'cpu_inst_microblaze_I.cpu_inst_lmb_bram_I_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    B8000000
