# do teste1.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:11:31 on Nov 24,2022
# vlog -work work teste1.vo 
# -- Compiling module teste1symbol
# 
# Top level modules:
# 	teste1symbol
# End time: 17:11:31 on Nov 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:11:31 on Nov 24,2022
# vlog -work work Waveform.vwf.vt 
# -- Compiling module teste1symbol_vlg_vec_tst
# 
# Top level modules:
# 	teste1symbol_vlg_vec_tst
# End time: 17:11:31 on Nov 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.teste1symbol_vlg_vec_tst 
# Start time: 17:11:31 on Nov 24,2022
# Loading work.teste1symbol_vlg_vec_tst
# Loading work.teste1symbol
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# after#23
# ** Note: $stop    : Waveform.vwf.vt(47)
#    Time: 1 us  Iteration: 0  Instance: /teste1symbol_vlg_vec_tst
# Break in Module teste1symbol_vlg_vec_tst at Waveform.vwf.vt line 47
# Stopped at Waveform.vwf.vt line 47
# End time: 17:11:32 on Nov 24,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
