// Seed: 566279154
module module_0 (
    input  wor   id_0,
    input  wire  id_1,
    input  tri0  id_2,
    output wand  id_3,
    input  tri   id_4,
    output uwire id_5,
    input  wor   id_6,
    input  wand  id_7,
    input  wand  id_8,
    input  wand  id_9,
    input  tri   id_10
);
  assign id_3 = 1'b0;
endmodule
module module_1 (
    input uwire id_0,
    output tri id_1,
    output wand id_2,
    input uwire id_3,
    input wand id_4,
    output tri1 id_5,
    output supply1 id_6,
    input tri1 id_7,
    output supply1 id_8,
    input wand id_9,
    input wire id_10,
    output uwire id_11
    , id_16,
    input tri1 id_12,
    input supply0 id_13,
    input supply1 id_14
);
  module_0(
      id_9, id_10, id_14, id_5, id_13, id_1, id_14, id_4, id_14, id_14, id_12
  );
  assign id_8 = id_14 == id_13;
endmodule
