INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wingk/Desktop/Vivado/project_5/project_5.sim/sim_1/synth/func/xsim/dec3x8_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec3x8
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wingk/Desktop/Vivado/project_5/project_5.srcs/sim_1/new/dec3x8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec3x8_tb
