[{"name": "\u674e\u6587\u9054", "email": "wtlee@ntut.edu.tw", "latestUpdate": "2018-12-14 16:20:01", "objective": "1.\u8d85\u5927\u578b\u7a4d\u9ad4\u96fb\u8def\u4ecb\u7d39\r\n2.\u7a4d\u9ad4\u96fb\u8def\u6676\u7247\u8a2d\u8a08\u7684\u6d41\u7a0b\r\n3.CMOS\u5143\u4ef6\u7684\u57fa\u672c\u7d50\u69cb\u8207\u4f48\u5c40\r\n4.CMOS\u5143\u4ef6\u7d44\u6210\u5404\u7a2e\u6578\u4f4d\u96fb\u8def\r\n5.\u7a4d\u9ad4\u96fb\u8def\u7528CAD Tools \u4ecb\u7d39\r\n6.Hspice&Virtuso \r\n7.Laker Layout Tool \u4f7f\u7528\r\n8.\u9a57\u8b49 Tools Calibre DRC/ERC/LVS \u4ecb\u7d39\u8207\u4f7f\u7528\r\n9.\u4e00\u500b\u5b8c\u6574IC\u8a2d\u8a08\u8207\u5be6\u4f5c\r\n10.\u5c0f\u5c08\u984c\u88fd\u4f5c\u3002", "schedule": "01.Digital Systems and VLSI(\u7b2c\u4e00\u9031)\r\n02.Transistors and Layout (\u7b2c\u4e8c\u3001\u4e09\u9031)\r\n03.Transistors and Layout (\u7b2c\u56db\u3001\u4e94\u9031)\r\n04.Laker &Calibre DRC/ERC/LVS\u4ecb\u7d39(\u7b2c\u516d\u9031)\r\n05.Combinational Logic Networks (\u7b2c\u4e03\u3001\u516b\u9031)\r\n06.\u671f\u4e2d\u8003\u53ca\u4e0a\u6a5f\u4f5c\u696d\u7df4\u7fd2(\u7b2c\u4e5d\u9031)\r\n07.Subsystem Design (\u7b2c\u5341\u3001\u5341\u4e00\u9031)\r\n08.Subsystem Design (\u7b2c\u5341\u4e8c\u3001\u5341\u4e09\u9031)\r\n09.Floorplanning(\u7b2c\u5341\u56db\u3001\u5341\u4e94\u9031)\r\n10.Architecture Design(\u7b2c\u5341\u516d\u3001\u5341\u4e03\u9031)\r\n11.\u671f\u672b\u8003(\u7b2c\u5341\u516b\u9031)", "scorePolicy": "1.\u5e73\u6642\u6210\u7e3e\uff08\u542b\u4f5c\u696d\u3001\u4e0a\u6a5f\u5be6\u7fd2\u3001\u671f\u672b\u4f5c\u696d\uff09\uff081/3\uff09\r\n2.\u671f\u4e2d\u8003\uff081/3\uff09\r\n3.\u671f\u672b\u8003\uff081/3\uff09", "materials": "1.Wayne Wolf, \u201cModern VLSI Design\uff1bIP-Based Design/Fourth Edition \u201d, Prentice Hall PRT, \u5049\u660e\u5716\u66f8\u3002\r\n2.John P.Uyemura, \u201cIntroduction to VLSI Circuits and Systems\u201d, John Wiley & Sons, INC., \u5168\u83ef\u5716\u66f8\u3002\r\n3.\u8ad6\u6587\u53ca\u5176\u4ed6CAD Tools\u6559\u5b78\u88dc\u5145\u6559\u6750\u3002", "foreignLanguageTextbooks": true}]