{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649704009873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649704009873 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 11 20:06:49 2022 " "Processing started: Mon Apr 11 20:06:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649704009873 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649704009873 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Counter_Demo -c Counter_Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Counter_Demo -c Counter_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649704009873 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649704010549 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649704010549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/Guiao4/Parte3/Bin7SegDecoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649704023446 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/Guiao4/Parte3/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649704023446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649704023446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterdown4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterdown4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterDown4-Behavioral " "Found design unit 1: CounterDown4-Behavioral" {  } { { "CounterDown4.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/Guiao4/Parte3/CounterDown4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649704023446 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterDown4 " "Found entity 1: CounterDown4" {  } { { "CounterDown4.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/Guiao4/Parte3/CounterDown4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649704023446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649704023446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterupdown4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterupdown4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterUpDown4-Behavioral " "Found design unit 1: CounterUpDown4-Behavioral" {  } { { "CounterUpDown4.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/Guiao4/Parte3/CounterUpDown4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649704023446 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterUpDown4 " "Found entity 1: CounterUpDown4" {  } { { "CounterUpDown4.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/Guiao4/Parte3/CounterUpDown4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649704023446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649704023446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_demo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter_demo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_Demo " "Found entity 1: Counter_Demo" {  } { { "Counter_Demo.bdf" "" { Schematic "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/Guiao4/Parte3/Counter_Demo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649704023446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649704023446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterloadupdown4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterloadupdown4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterLoadUpDown4-Behavioral " "Found design unit 1: CounterLoadUpDown4-Behavioral" {  } { { "CounterLoadUpDown4.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/Guiao4/Parte3/CounterLoadUpDown4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649704023446 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterLoadUpDown4 " "Found entity 1: CounterLoadUpDown4" {  } { { "CounterLoadUpDown4.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/Guiao4/Parte3/CounterLoadUpDown4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649704023446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649704023446 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Counter_Demo " "Elaborating entity \"Counter_Demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649704023509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin7SegDecoder Bin7SegDecoder:inst1 " "Elaborating entity \"Bin7SegDecoder\" for hierarchy \"Bin7SegDecoder:inst1\"" {  } { { "Counter_Demo.bdf" "inst1" { Schematic "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/Guiao4/Parte3/Counter_Demo.bdf" { { 440 928 1136 520 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649704023533 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decOut_n\[0\] Bin7SegDecoder.vhd(11) " "Inferred latch for \"decOut_n\[0\]\" at Bin7SegDecoder.vhd(11)" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/Guiao4/Parte3/Bin7SegDecoder.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649704023541 "|Counter_Demo|Bin7SegDecoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decOut_n\[1\] Bin7SegDecoder.vhd(11) " "Inferred latch for \"decOut_n\[1\]\" at Bin7SegDecoder.vhd(11)" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/Guiao4/Parte3/Bin7SegDecoder.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649704023541 "|Counter_Demo|Bin7SegDecoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decOut_n\[2\] Bin7SegDecoder.vhd(11) " "Inferred latch for \"decOut_n\[2\]\" at Bin7SegDecoder.vhd(11)" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/Guiao4/Parte3/Bin7SegDecoder.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649704023541 "|Counter_Demo|Bin7SegDecoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decOut_n\[3\] Bin7SegDecoder.vhd(11) " "Inferred latch for \"decOut_n\[3\]\" at Bin7SegDecoder.vhd(11)" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/Guiao4/Parte3/Bin7SegDecoder.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649704023541 "|Counter_Demo|Bin7SegDecoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decOut_n\[4\] Bin7SegDecoder.vhd(11) " "Inferred latch for \"decOut_n\[4\]\" at Bin7SegDecoder.vhd(11)" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/Guiao4/Parte3/Bin7SegDecoder.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649704023541 "|Counter_Demo|Bin7SegDecoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decOut_n\[5\] Bin7SegDecoder.vhd(11) " "Inferred latch for \"decOut_n\[5\]\" at Bin7SegDecoder.vhd(11)" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/Guiao4/Parte3/Bin7SegDecoder.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649704023541 "|Counter_Demo|Bin7SegDecoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decOut_n\[6\] Bin7SegDecoder.vhd(11) " "Inferred latch for \"decOut_n\[6\]\" at Bin7SegDecoder.vhd(11)" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/Guiao4/Parte3/Bin7SegDecoder.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649704023541 "|Counter_Demo|Bin7SegDecoder:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CounterLoadUpDown4 CounterLoadUpDown4:inst " "Elaborating entity \"CounterLoadUpDown4\" for hierarchy \"CounterLoadUpDown4:inst\"" {  } { { "Counter_Demo.bdf" "inst" { Schematic "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/Guiao4/Parte3/Counter_Demo.bdf" { { 440 728 904 584 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649704023541 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CounterLoadUpDown4:inst\|count\[2\] Bin7SegDecoder:inst1\|decOut_n\[2\] " "Converted the fan-out from the tri-state buffer \"CounterLoadUpDown4:inst\|count\[2\]\" to the node \"Bin7SegDecoder:inst1\|decOut_n\[2\]\" into an OR gate" {  } { { "CounterLoadUpDown4.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/Guiao4/Parte3/CounterLoadUpDown4.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1649704024233 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CounterLoadUpDown4:inst\|count\[0\] Bin7SegDecoder:inst1\|decOut_n\[3\] " "Converted the fan-out from the tri-state buffer \"CounterLoadUpDown4:inst\|count\[0\]\" to the node \"Bin7SegDecoder:inst1\|decOut_n\[3\]\" into an OR gate" {  } { { "CounterLoadUpDown4.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/Guiao4/Parte3/CounterLoadUpDown4.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1649704024233 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CounterLoadUpDown4:inst\|count\[3\] Bin7SegDecoder:inst1\|decOut_n\[5\] " "Converted the fan-out from the tri-state buffer \"CounterLoadUpDown4:inst\|count\[3\]\" to the node \"Bin7SegDecoder:inst1\|decOut_n\[5\]\" into an OR gate" {  } { { "CounterLoadUpDown4.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/Guiao4/Parte3/CounterLoadUpDown4.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1649704024233 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CounterLoadUpDown4:inst\|count\[1\] Bin7SegDecoder:inst1\|decOut_n\[3\] " "Converted the fan-out from the tri-state buffer \"CounterLoadUpDown4:inst\|count\[1\]\" to the node \"Bin7SegDecoder:inst1\|decOut_n\[3\]\" into an OR gate" {  } { { "CounterLoadUpDown4.vhd" "" { Text "C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/Guiao4/Parte3/CounterLoadUpDown4.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1649704024233 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1649704024233 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1649704024343 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649704025081 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649704025081 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649704025144 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649704025144 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649704025144 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649704025144 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649704025159 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 11 20:07:05 2022 " "Processing ended: Mon Apr 11 20:07:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649704025159 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649704025159 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649704025159 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649704025159 ""}
