# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../oneSensorDemo.srcs/sources_1/new/sensor_data.vhd" \
"../../../../oneSensorDemo.srcs/sim_1/new/source_sensor_tb.vhd" \

# Do not sort compile order
nosort
