library IEEE; 
use IEEE.STD_LOGIC_1164.ALL; 
use IEEE.NUMERIC_STD.ALL; 
 
entity tb_sumador_2bits_process is 
end tb_sumador_2bits_process; 
architecture sim of tb_sumador_2bits_process is 
    -- Se침ales de prueba (diferentes nombres a los puertos) 
    signal A_tb, B_tb : unsigned(1 downto 0) := (others => '0'); 
    signal S_tb       : unsigned(2 downto 0);

 -- Componente DUT 
    component sumador_2bits_process 
        Port ( 
            A_in  : in  unsigned(1 downto 0); 
            B_in  : in  unsigned(1 downto 0); 
            S_out : out unsigned(2 downto 0) 
        ); 
    end component; 
begin 
    -- Instanciaci칩n del DUT con se침ales de testbench mapeadas a puertos 
    UUT: sumador_2bits_process 
        port map ( 
            A_in  => A_tb, 
            B_in  => B_tb, 
            S_out => S_tb 
        ); 

-- Proceso de estimulaci칩n 
    stim_proc: process 
    begin 
        report "=== INICIO SIMULACION ==="; 
 
        for i in 0 to 3 loop 
            for j in 0 to 3 loop 
                A_tb <= to_unsigned(i,2); 
                B_tb <= to_unsigned(j,2); 
                wait for 10 ns; 
                report "A=" & integer'image(to_integer(A_tb)) & 
                       " B=" & integer'image(to_integer(B_tb)) & 
                       " -> S=" & integer'image(to_integer(S_tb)); 
            end loop; 
        end loop; 
 
        report "=== FIN SIMULACION ==="; 
        wait; 
    end process; 
end sim;
