#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jul 13 16:41:22 2021
# Process ID: 17992
# Current directory: C:/Users/30694/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17104
# Log file: C:/Users/30694/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/30694/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/30694/VHDL_FINAL/VHDL_FINAL.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/30694/VHDL_FINAL/VHDL_FINAL.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 1013.973 ; gain = 0.000
update_compile_order -fileset sources_1
open_project C:/Users/30694/VHDL_DICE5/VHDL_DICE5.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/30694/VHDL_DICE5/VHDL_DICE5.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jul 13 16:44:58 2021] Launched synth_1...
Run output will be captured here: C:/Users/30694/VHDL_DICE5/VHDL_DICE5.runs/synth_1/runme.log
[Tue Jul 13 16:44:58 2021] Launched impl_1...
Run output will be captured here: C:/Users/30694/VHDL_DICE5/VHDL_DICE5.runs/impl_1/runme.log
current_project VHDL_FINAL
current_project VHDL_DICE5
set_property part xc7z010clg400-1 [current_project]
INFO: [Project 1-154] The current project board 'digilentinc.com:zybo-z7-10:part0:1.0' is reset to empty (None). Use 'Project Settings' part selector (GUI) or issue set_property Tcl Command to set the board again.
current_project VHDL_FINAL
current_project VHDL_DICE5
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jul 13 16:48:49 2021] Launched impl_1...
Run output will be captured here: C:/Users/30694/VHDL_DICE5/VHDL_DICE5.runs/impl_1/runme.log
set_property board_part digilentinc.com:zybo-z7-10:part0:1.0 [current_project]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jul 13 16:50:17 2021] Launched impl_1...
Run output will be captured here: C:/Users/30694/VHDL_DICE5/VHDL_DICE5.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-23:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1171.535 ; gain = 1.098
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A81AEAA
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2731.719 ; gain = 1560.184
set_property PROGRAM.FILE {C:/Users/30694/VHDL_DICE5/VHDL_DICE5.runs/impl_1/dice_game.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/30694/VHDL_DICE5/VHDL_DICE5.runs/impl_1/dice_game.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_project
archive_project C:/Users/30694/Desktop/VHDL_FINAL.xpr.zip -temp_dir C:/Users/30694/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-17992-mang8 -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/30694/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-17992-mang8' for archiving project
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/30694/VHDL_FINAL/VHDL_FINAL.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
