// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
/*
 * Device Tree Source for the R9A08G045S33 SMARC-2 board.
 *
 * Copyright (C) 2023 Renesas Electronics Corp.
 */

/dts-v1/;

/*
 * RSPI1_LOOPBACK_SEL - select target SPI device between virtual loopback
			and N25Q256A flash on PMOD Digilent SF3 (default)
 */
#define RSPI1_LOOPBACK_SEL	0

/*
 * Switch between CAN and PMOD pins. Set macro SW_GPIO_CAN_PMOD to 1 and
 * turn switches of SW_GPIO_CAN_PMOD on SMARC-II carrier properly to use
 * CAN0/1_STB.
 * - GPIO8_CAN0_STB - GPIO8_PMOD
 * - GPIO9_CAN1_STB - GPIO9_PMOD
 */
#define SW_GPIO_CAN_PMOD	0

/*
 * Set macro SW_SD0_DEV_SEL to 1 and turn on SOM_CONFIG_SW2 (SW_SD0_DEV_SEL)
 * to use SD0 slot instead of eMMC.
 */
#define SW_SD0_DEV_SEL		0

/*
 * Select between SD2 and SCIF1/ET0_INT#/ET1_INT# due to pins multiplex
 *  SD2_CD# (P14_1) muxed with RZ_SCIF1_RXD (SCIF1)
 *  SD2_DATA2 (P12_0) muxed with ET0_INT# (IRQ0)
 *  SD2_DATA3 (P12_1) muxed with ET1_INT# (IRQ1)
 * It is also required to set SW_CONFIG[3] (SW_SD2_EN#) depending on
 * SD2_SEL value
 *  SD2_SEL=0 & SW_CONFIG[3]=OFF: enable SCIF1/ET0_INT#/ET1_INT# (default)
 *  SD2_SEL=1 & SW_CONFIG[3]=ON: enable SD2
 */
#define SD2_SEL			0

#include "r9a08g045s33.dtsi"
#include "rzg3s-smarc-som.dtsi"
#include "rzg3s-smarc.dtsi"

/ {
	model = "Renesas SMARC EVK version2 based on r9a08g045s33 SoC";
	compatible = "renesas,r9a08g045s33", "renesas,r9a08g045s33-smarc",
		     "renesas,r9a08g045", "renesas,smarc-evk";
};
