/*
 * Data version: 210812_211103
 *
 * Copyright (C) 2017-2022, Texas Instruments Incorporated
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * *  Redistributions of source code must retain the above copyright
 * notice, this list of conditions and the following disclaimer.
 *
 * *  Redistributions in binary form must reproduce the above copyright
 * notice, this list of conditions and the following disclaimer in the
 * documentation and/or other materials provided with the distribution.
 *
 * *  Neither the name of Texas Instruments Incorporated nor the names of
 * its contributors may be used to endorse or promote products derived
 * from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */
#ifndef SOC_J721E_CLK_IDS_H
#define SOC_J721E_CLK_IDS_H

#define CLK_J721E_GLUELOGIC_HFOSC0_CLKOUT 1
#define CLK_J721E_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 2
#define CLK_J721E_WKUP_FREF_CLKSEL_OUT0 3
#define CLK_J721E_PLLFRAC2_SSMOD_16FFT_MCU_0_FOUTVCOP_CLK 4
#define CLK_J721E_HSDIV1_16FFT_MCU_0_HSDIVOUT0_CLK 5
#define CLK_J721E_K3_PLL_CTRL_WRAP_WKUP_0_SYSCLKOUT_CLK 6
#define CLK_J721E_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK 7
#define CLK_J721E_GLUELOGIC_LPXOSC_CLKOUT 8
#define CLK_J721E_MCU_R5_CORE0_CLKSEL_OUT0 9
#define CLK_J721E_MCU_R5_CORE1_CLKSEL_OUT0 10
#define CLK_J721E_MCU_R5_PHASE0_CLKSEL_OUT0 11
#define CLK_J721E_MCU_R5_PHASE1_CLKSEL_OUT0 12
#define CLK_J721E_MCU_SPI1_CLK_MUX_OUT0 13
#define CLK_J721E_BOARD_0_HFOSC1_CLK_OUT 14
#define CLK_J721E_BOARD_0_CPTS0_RFT_CLK_OUT 15
#define CLK_J721E_BOARD_0_EXT_REFCLK1_OUT 16
#define CLK_J721E_BOARD_0_MCU_CPTS0_RFT_CLK_OUT 17
#define CLK_J721E_BOARD_0_MCU_EXT_REFCLK0_OUT 18
#define CLK_J721E_BOARD_0_MCU_I2C0_SCL_OUT 19
#define CLK_J721E_BOARD_0_MCU_I2C1_SCL_OUT 20
#define CLK_J721E_BOARD_0_MCU_I3C0_SCL_OUT 21
#define CLK_J721E_BOARD_0_MCU_I3C1_SCL_OUT 22
#define CLK_J721E_BOARD_0_MCU_OSPI0_DQS_OUT 23
#define CLK_J721E_BOARD_0_MCU_OSPI1_DQS_OUT 24
#define CLK_J721E_BOARD_0_MCU_RGMII1_RXC_OUT 25
#define CLK_J721E_BOARD_0_MCU_RGMII1_TXC_OUT 26
#define CLK_J721E_BOARD_0_MCU_RMII1_REF_CLK_OUT 27
#define CLK_J721E_BOARD_0_WKUP_I2C0_SCL_OUT 28
#define CLK_J721E_CPSW_2GUSS_MCU_0_CPTS_GENF0 29
#define CLK_J721E_CPSW_2GUSS_MCU_0_MDIO_MDCLK_O 30
#define CLK_J721E_CPSW_2GUSS_MCU_0_RGMII1_TXC_O 31
#define CLK_J721E_DMTIMER_DMC1MS_MCU_0_TIMER_PWM 32
#define CLK_J721E_DMTIMER_DMC1MS_MCU_2_TIMER_PWM 33
#define CLK_J721E_DMTIMER_DMC1MS_MCU_4_TIMER_PWM 34
#define CLK_J721E_DMTIMER_DMC1MS_MCU_6_TIMER_PWM 35
#define CLK_J721E_DMTIMER_DMC1MS_MCU_8_TIMER_PWM 36
#define CLK_J721E_FSS_MCU_0_HYPERBUS1P0_0_HPB_OUT_CLK_N 37
#define CLK_J721E_FSS_MCU_0_HYPERBUS1P0_0_HPB_OUT_CLK_P 38
#define CLK_J721E_FSS_MCU_0_OSPI_0_OSPI_OCLK_CLK 39
#define CLK_J721E_FSS_MCU_0_OSPI_1_OSPI_OCLK_CLK 40
#define CLK_J721E_HSDIV1_16FFT_MCU_0_HSDIVOUT1_CLK 41
#define CLK_J721E_I3C_MCU_0_I3C_SCL_DO 42
#define CLK_J721E_I3C_MCU_1_I3C_SCL_DO 43
#define CLK_J721E_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 44
#define CLK_J721E_MCU_OSPI0_ICLK_SEL_OUT0 45
#define CLK_J721E_MCU_OSPI1_ICLK_SEL_OUT0 46
#define CLK_J721E_MCU_WWD_CLKSEL_OUT0 47
#define CLK_J721E_MCU_WWD_CLKSEL_OUT1 48
#define CLK_J721E_MSHSI2C_MCU_0_PORSCL 49
#define CLK_J721E_MSHSI2C_MCU_1_PORSCL 50
#define CLK_J721E_MSHSI2C_WKUP_0_PORSCL 51
#define CLK_J721E_PLLFRAC2_SSMOD_16FFT_MCU_1_FOUTVCOP_CLK 52
#define CLK_J721E_PLLFRAC2_SSMOD_16FFT_MCU_2_FOUTVCOP_CLK 53
#define CLK_J721E_SPI_MCU_0_IO_CLKSPIO_CLK 54
#define CLK_J721E_SPI_MCU_1_IO_CLKSPIO_CLK 55
#define CLK_J721E_SPI_MCU_2_IO_CLKSPIO_CLK 56
#define CLK_J721E_HSDIV4_16FFT_MCU_1_HSDIVOUT0_CLK 57
#define CLK_J721E_HSDIV4_16FFT_MCU_1_HSDIVOUT1_CLK 58
#define CLK_J721E_HSDIV4_16FFT_MCU_1_HSDIVOUT2_CLK 59
#define CLK_J721E_HSDIV4_16FFT_MCU_1_HSDIVOUT3_CLK 60
#define CLK_J721E_HSDIV4_16FFT_MCU_1_HSDIVOUT4_CLK 61
#define CLK_J721E_HSDIV4_16FFT_MCU_2_HSDIVOUT0_CLK 62
#define CLK_J721E_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK 63
#define CLK_J721E_HSDIV4_16FFT_MCU_2_HSDIVOUT2_CLK 64
#define CLK_J721E_HSDIV4_16FFT_MCU_2_HSDIVOUT3_CLK 65
#define CLK_J721E_HSDIV4_16FFT_MCU_2_HSDIVOUT4_CLK 66
#define CLK_J721E_MCU_OSPI_REF_CLK_SEL_OUT0 67
#define CLK_J721E_MCU_OSPI_REF_CLK_SEL_OUT1 68
#define CLK_J721E_MCU_MCAN_CLK_SEL_OUT0 69
#define CLK_J721E_MCU_MCAN_CLK_SEL_OUT1 70
#define CLK_J721E_MCUUSART_CLK_SEL_OUT0 71
#define CLK_J721E_WKUP_I2C0_MCUPLL_BYPASS_CLKSEL_OUT0 72
#define CLK_J721E_WKUPUSART_CLK_SEL_OUT0 73
#define CLK_J721E_CPSW2G_CPTS_RCLK_MUX_OUT0 74
#define CLK_J721E_MCU_ADC_CLK_SEL_OUT0 75
#define CLK_J721E_MCU_ADC_CLK_SEL_OUT1 76
#define CLK_J721E_MCU_TIMER_CLKSEL_OUT0 77
#define CLK_J721E_MCU_TIMER_CLKSEL_OUT1 78
#define CLK_J721E_MCU_TIMER_CLKSEL_OUT2 79
#define CLK_J721E_MCU_TIMER_CLKSEL_OUT3 80
#define CLK_J721E_MCU_TIMER_CLKSEL_OUT4 81
#define CLK_J721E_MCU_TIMER_CLKSEL_OUT5 82
#define CLK_J721E_MCU_TIMER_CLKSEL_OUT6 83
#define CLK_J721E_MCU_TIMER_CLKSEL_OUT7 84
#define CLK_J721E_MCU_TIMER_CLKSEL_OUT8 85
#define CLK_J721E_MCU_TIMER_CLKSEL_OUT9 86
#define CLK_J721E_WKUP_USART_MCUPLL_BYPASS_CLKSEL_OUT0 87
#define CLK_J721E_MCU_TIMER1_CASCADE_OUT0 88
#define CLK_J721E_MCU_TIMER3_CASCADE_OUT0 89
#define CLK_J721E_MCU_TIMER5_CASCADE_OUT0 90
#define CLK_J721E_MCU_TIMER7_CASCADE_OUT0 91
#define CLK_J721E_MCU_TIMER9_CASCADE_OUT0 92
#define CLK_J721E_GLUELOGIC_ACSPCIE_LJCB_BUFFER0_CLKOUT0_N 93
#define CLK_J721E_GLUELOGIC_ACSPCIE_LJCB_BUFFER0_CLKOUT0_P 94
#define CLK_J721E_GLUELOGIC_ACSPCIE_LJCB_BUFFER0_CLKOUT1_N 95
#define CLK_J721E_GLUELOGIC_ACSPCIE_LJCB_BUFFER0_CLKOUT1_P 96
#define CLK_J721E_GLUELOGIC_ACSPCIE_LJCB_BUFFER1_CLKOUT0_N 97
#define CLK_J721E_GLUELOGIC_ACSPCIE_LJCB_BUFFER1_CLKOUT0_P 98
#define CLK_J721E_GLUELOGIC_ACSPCIE_LJCB_BUFFER1_CLKOUT1_N 99
#define CLK_J721E_GLUELOGIC_ACSPCIE_LJCB_BUFFER1_CLKOUT1_P 100
#define CLK_J721E_K3_DPHY_RX_MAIN_0_PPI_RX_BYTE_CLK 101
#define CLK_J721E_K3_DPHY_RX_MAIN_1_PPI_RX_BYTE_CLK 102
#define CLK_J721E_MAIN_PLL25_HFOSC_SEL_OUT0 103
#define CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT0 104
#define CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT1 105
#define CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT12 106
#define CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT13 107
#define CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT14 108
#define CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT15 109
#define CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT16 110
#define CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT17 111
#define CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT18 112
#define CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT19 113
#define CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT2 114
#define CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT23 115
#define CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT3 116
#define CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT4 117
#define CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT5 118
#define CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT6 119
#define CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT7 120
#define CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT8 121
#define CLK_J721E_MAIN_WWDT_CLKSEL_OUT0 122
#define CLK_J721E_MAIN_WWDT_CLKSEL_OUT1 123
#define CLK_J721E_MAIN_WWDT_CLKSEL_OUT2 124
#define CLK_J721E_MAIN_WWDT_CLKSEL_OUT3 125
#define CLK_J721E_MAIN_WWDT_CLKSEL_OUT4 126
#define CLK_J721E_MAIN_WWDT_CLKSEL_OUT5 127
#define CLK_J721E_MAIN_WWDT_CLKSEL_OUT6 128
#define CLK_J721E_MAIN_WWDT_CLKSEL_OUT7 129
#define CLK_J721E_MAIN_WWDT_CLKSEL_OUT8 130
#define CLK_J721E_MAIN_WWDT_CLKSEL_OUT9 131
#define CLK_J721E_MCU_CLKOUT_MUX_OUT0 132
#define CLK_J721E_USB0_REFCLK_SEL_OUT0 133
#define CLK_J721E_USB1_REFCLK_SEL_OUT0 134
#define CLK_J721E_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT 135
#define CLK_J721E_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1 136
#define CLK_J721E_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2 137
#define CLK_J721E_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3 138
#define CLK_J721E_BOARD_0_AUDIO_EXT_REFCLK0_OUT 139
#define CLK_J721E_BOARD_0_AUDIO_EXT_REFCLK1_OUT 140
#define CLK_J721E_BOARD_0_AUDIO_EXT_REFCLK2_OUT 141
#define CLK_J721E_BOARD_0_AUDIO_EXT_REFCLK3_OUT 142
#define CLK_J721E_BOARD_0_GPMC0_CLK_OUT 143
#define CLK_J721E_BOARD_0_I2C0_SCL_OUT 144
#define CLK_J721E_BOARD_0_I2C1_SCL_OUT 145
#define CLK_J721E_BOARD_0_I2C2_SCL_OUT 146
#define CLK_J721E_BOARD_0_I2C3_SCL_OUT 147
#define CLK_J721E_BOARD_0_I2C4_SCL_OUT 148
#define CLK_J721E_BOARD_0_I2C5_SCL_OUT 149
#define CLK_J721E_BOARD_0_I2C6_SCL_OUT 150
#define CLK_J721E_BOARD_0_I3C0_SCL_OUT 151
#define CLK_J721E_BOARD_0_LED_CLK_OUT 152
#define CLK_J721E_BOARD_0_MCASP0_ACLKR_OUT 153
#define CLK_J721E_BOARD_0_MCASP0_ACLKX_OUT 154
#define CLK_J721E_BOARD_0_MCASP0_AFSR_OUT 155
#define CLK_J721E_BOARD_0_MCASP0_AFSX_OUT 156
#define CLK_J721E_BOARD_0_MCASP10_ACLKR_OUT 157
#define CLK_J721E_BOARD_0_MCASP10_ACLKX_OUT 158
#define CLK_J721E_BOARD_0_MCASP10_AFSR_OUT 159
#define CLK_J721E_BOARD_0_MCASP10_AFSX_OUT 160
#define CLK_J721E_BOARD_0_MCASP11_ACLKR_OUT 161
#define CLK_J721E_BOARD_0_MCASP11_ACLKX_OUT 162
#define CLK_J721E_BOARD_0_MCASP11_AFSR_OUT 163
#define CLK_J721E_BOARD_0_MCASP11_AFSX_OUT 164
#define CLK_J721E_BOARD_0_MCASP1_ACLKR_OUT 165
#define CLK_J721E_BOARD_0_MCASP1_ACLKX_OUT 166
#define CLK_J721E_BOARD_0_MCASP1_AFSR_OUT 167
#define CLK_J721E_BOARD_0_MCASP1_AFSX_OUT 168
#define CLK_J721E_BOARD_0_MCASP2_ACLKR_OUT 169
#define CLK_J721E_BOARD_0_MCASP2_ACLKX_OUT 170
#define CLK_J721E_BOARD_0_MCASP2_AFSR_OUT 171
#define CLK_J721E_BOARD_0_MCASP2_AFSX_OUT 172
#define CLK_J721E_BOARD_0_MCASP3_ACLKR_OUT 173
#define CLK_J721E_BOARD_0_MCASP3_ACLKX_OUT 174
#define CLK_J721E_BOARD_0_MCASP3_AFSR_OUT 175
#define CLK_J721E_BOARD_0_MCASP3_AFSX_OUT 176
#define CLK_J721E_BOARD_0_MCASP4_ACLKR_OUT 177
#define CLK_J721E_BOARD_0_MCASP4_ACLKX_OUT 178
#define CLK_J721E_BOARD_0_MCASP4_AFSR_OUT 179
#define CLK_J721E_BOARD_0_MCASP4_AFSX_OUT 180
#define CLK_J721E_BOARD_0_MCASP5_ACLKR_OUT 181
#define CLK_J721E_BOARD_0_MCASP5_ACLKX_OUT 182
#define CLK_J721E_BOARD_0_MCASP5_AFSR_OUT 183
#define CLK_J721E_BOARD_0_MCASP5_AFSX_OUT 184
#define CLK_J721E_BOARD_0_MCASP6_ACLKR_OUT 185
#define CLK_J721E_BOARD_0_MCASP6_ACLKX_OUT 186
#define CLK_J721E_BOARD_0_MCASP6_AFSR_OUT 187
#define CLK_J721E_BOARD_0_MCASP6_AFSX_OUT 188
#define CLK_J721E_BOARD_0_MCASP7_ACLKR_OUT 189
#define CLK_J721E_BOARD_0_MCASP7_ACLKX_OUT 190
#define CLK_J721E_BOARD_0_MCASP7_AFSR_OUT 191
#define CLK_J721E_BOARD_0_MCASP7_AFSX_OUT 192
#define CLK_J721E_BOARD_0_MCASP8_ACLKR_OUT 193
#define CLK_J721E_BOARD_0_MCASP8_ACLKX_OUT 194
#define CLK_J721E_BOARD_0_MCASP8_AFSR_OUT 195
#define CLK_J721E_BOARD_0_MCASP8_AFSX_OUT 196
#define CLK_J721E_BOARD_0_MCASP9_ACLKR_OUT 197
#define CLK_J721E_BOARD_0_MCASP9_ACLKX_OUT 198
#define CLK_J721E_BOARD_0_MCASP9_AFSR_OUT 199
#define CLK_J721E_BOARD_0_MCASP9_AFSX_OUT 200
#define CLK_J721E_BOARD_0_MLB0_MLBCLK_OUT 201
#define CLK_J721E_BOARD_0_MLB0_MLBCP_OUT 202
#define CLK_J721E_BOARD_0_PCIE_REFCLK0N_OUT 203
#define CLK_J721E_BOARD_0_PCIE_REFCLK0P_OUT 204
#define CLK_J721E_BOARD_0_PCIE_REFCLK1N_OUT 205
#define CLK_J721E_BOARD_0_PCIE_REFCLK1P_OUT 206
#define CLK_J721E_BOARD_0_PCIE_REFCLK2N_OUT 207
#define CLK_J721E_BOARD_0_PCIE_REFCLK2P_OUT 208
#define CLK_J721E_BOARD_0_PCIE_REFCLK3N_OUT 209
#define CLK_J721E_BOARD_0_PCIE_REFCLK3P_OUT 210
#define CLK_J721E_BOARD_0_PRG0_RGMII1_RXC_OUT 211
#define CLK_J721E_BOARD_0_PRG0_RGMII1_TXC_OUT 212
#define CLK_J721E_BOARD_0_PRG0_RGMII2_RXC_OUT 213
#define CLK_J721E_BOARD_0_PRG0_RGMII2_TXC_OUT 214
#define CLK_J721E_BOARD_0_PRG1_RGMII1_RXC_OUT 215
#define CLK_J721E_BOARD_0_PRG1_RGMII1_TXC_OUT 216
#define CLK_J721E_BOARD_0_PRG1_RGMII2_RXC_OUT 217
#define CLK_J721E_BOARD_0_PRG1_RGMII2_TXC_OUT 218
#define CLK_J721E_BOARD_0_RGMII3_RXC_OUT 219
#define CLK_J721E_BOARD_0_RGMII4_RXC_OUT 220
#define CLK_J721E_BOARD_0_RGMII5_RXC_OUT 221
#define CLK_J721E_BOARD_0_RGMII6_RXC_OUT 222
#define CLK_J721E_BOARD_0_RGMII7_RXC_OUT 223
#define CLK_J721E_BOARD_0_RGMII8_RXC_OUT 224
#define CLK_J721E_BOARD_0_RMII_REF_CLK_OUT 225
#define CLK_J721E_BOARD_0_TCK_OUT 226
#define CLK_J721E_BOARD_0_VOUT1_EXTPCLKIN_OUT 227
#define CLK_J721E_BOARD_0_VOUT2_EXTPCLKIN_OUT 228
#define CLK_J721E_BOARD_0_VPFE0_PCLK_OUT 229
#define CLK_J721E_CPSW_9XUSS_MAIN_0_CPTS_GENF0 230
#define CLK_J721E_CPSW_9XUSS_MAIN_0_MDIO_MDCLK_O 231
#define CLK_J721E_CPSW_9XUSS_MAIN_0_SERDES1_TXCLK 232
#define CLK_J721E_CPSW_9XUSS_MAIN_0_SERDES2_TXCLK 233
#define CLK_J721E_CPSW_9XUSS_MAIN_0_SERDES3_TXCLK 234
#define CLK_J721E_CPSW_9XUSS_MAIN_0_SERDES4_TXCLK 235
#define CLK_J721E_CPSW_9XUSS_MAIN_0_SERDES5_TXCLK 236
#define CLK_J721E_CPSW_9XUSS_MAIN_0_SERDES6_TXCLK 237
#define CLK_J721E_CPSW_9XUSS_MAIN_0_SERDES7_TXCLK 238
#define CLK_J721E_CPSW_9XUSS_MAIN_0_SERDES8_TXCLK 239
#define CLK_J721E_DDR32SS_16FFC_EW_DV_WRAP_MAIN_0_DDRSS_IO_CK 240
#define CLK_J721E_DDR32SS_16FFC_EW_DV_WRAP_MAIN_0_DDRSS_IO_CK_N 241
#define CLK_J721E_DEBUGSS_K3_WRAP_CV0_MAIN_0_CSTPIU_TRACECLK 242
#define CLK_J721E_DMTIMER_DMC1MS_MAIN_0_TIMER_PWM 243
#define CLK_J721E_DMTIMER_DMC1MS_MAIN_10_TIMER_PWM 244
#define CLK_J721E_DMTIMER_DMC1MS_MAIN_12_TIMER_PWM 245
#define CLK_J721E_DMTIMER_DMC1MS_MAIN_14_TIMER_PWM 246
#define CLK_J721E_DMTIMER_DMC1MS_MAIN_16_TIMER_PWM 247
#define CLK_J721E_DMTIMER_DMC1MS_MAIN_18_TIMER_PWM 248
#define CLK_J721E_DMTIMER_DMC1MS_MAIN_2_TIMER_PWM 249
#define CLK_J721E_DMTIMER_DMC1MS_MAIN_4_TIMER_PWM 250
#define CLK_J721E_DMTIMER_DMC1MS_MAIN_6_TIMER_PWM 251
#define CLK_J721E_DMTIMER_DMC1MS_MAIN_8_TIMER_PWM 252
#define CLK_J721E_EMMC8SS_16FFC_MAIN_0_EMMCSS_IO_CLK 253
#define CLK_J721E_EMMCSD4SS_MAIN_0_EMMCSDSS_IO_CLK_O 254
#define CLK_J721E_EMMCSD4SS_MAIN_1_EMMCSDSS_IO_CLK_O 255
#define CLK_J721E_GPMC_MAIN_0_PO_GPMC_DEV_CLK 256
#define CLK_J721E_I3C_MAIN_0_I3C_SCL_DO 257
#define CLK_J721E_ICSS_G_MAIN_0_PR1_MDIO_MDCLK_O 258
#define CLK_J721E_ICSS_G_MAIN_0_PR1_RGMII0_TXC_O 259
#define CLK_J721E_ICSS_G_MAIN_0_PR1_RGMII1_TXC_O 260
#define CLK_J721E_ICSS_G_MAIN_1_PR1_MDIO_MDCLK_O 261
#define CLK_J721E_ICSS_G_MAIN_1_PR1_RGMII0_TXC_O 262
#define CLK_J721E_ICSS_G_MAIN_1_PR1_RGMII1_TXC_O 263
#define CLK_J721E_ICSS_G_MAIN_1_SERDES0_TXCLK 264
#define CLK_J721E_ICSS_G_MAIN_1_SERDES1_TXCLK 265
#define CLK_J721E_K3_C66_COREPAC_MAIN_0_K3_C66_CGEM_288KB_0_GEM_CLK2_OUT_CLK 266
#define CLK_J721E_K3_C66_COREPAC_MAIN_0_K3_C66_CGEM_288KB_0_GEM_PBIST_ROM_CLK 267
#define CLK_J721E_K3_C66_COREPAC_MAIN_1_K3_C66_CGEM_288KB_0_GEM_CLK2_OUT_CLK 268
#define CLK_J721E_K3_C66_COREPAC_MAIN_1_K3_C66_CGEM_288KB_0_GEM_PBIST_ROM_CLK 269
#define CLK_J721E_K3_DSS_EDP_MAIN_0_PHY_LN0_TXCLK 270
#define CLK_J721E_K3_DSS_EDP_MAIN_0_PHY_LN1_TXCLK 271
#define CLK_J721E_K3_DSS_EDP_MAIN_0_PHY_LN2_TXCLK 272
#define CLK_J721E_K3_DSS_EDP_MAIN_0_PHY_LN3_TXCLK 273
#define CLK_J721E_K3_DSS_MAIN_0_DSS_INST0_DPI_0_OUT_2X_CLK 274
#define CLK_J721E_K3_DSS_MAIN_0_DSS_INST0_DPI_0_OUT_CLK 275
#define CLK_J721E_K3_DSS_MAIN_0_DSS_INST0_DPI_1_OUT_CLK 276
#define CLK_J721E_K3_DSS_MAIN_0_DSS_INST0_DPI_2_OUT_CLK 277
#define CLK_J721E_K3_DSS_MAIN_0_DSS_INST0_DPI_3_OUT_CLK 278
#define CLK_J721E_MCASP_MAIN_0_MCASP_ACLKR_POUT 279
#define CLK_J721E_MCASP_MAIN_0_MCASP_ACLKX_POUT 280
#define CLK_J721E_MCASP_MAIN_0_MCASP_AHCLKR_POUT 281
#define CLK_J721E_MCASP_MAIN_0_MCASP_AHCLKX_POUT 282
#define CLK_J721E_MCASP_MAIN_1_MCASP_ACLKR_POUT 283
#define CLK_J721E_MCASP_MAIN_1_MCASP_ACLKX_POUT 284
#define CLK_J721E_MCASP_MAIN_1_MCASP_AHCLKR_POUT 285
#define CLK_J721E_MCASP_MAIN_1_MCASP_AHCLKX_POUT 286
#define CLK_J721E_MCASP_MAIN_10_MCASP_ACLKR_POUT 287
#define CLK_J721E_MCASP_MAIN_10_MCASP_ACLKX_POUT 288
#define CLK_J721E_MCASP_MAIN_10_MCASP_AHCLKR_POUT 289
#define CLK_J721E_MCASP_MAIN_10_MCASP_AHCLKX_POUT 290
#define CLK_J721E_MCASP_MAIN_11_MCASP_ACLKR_POUT 291
#define CLK_J721E_MCASP_MAIN_11_MCASP_ACLKX_POUT 292
#define CLK_J721E_MCASP_MAIN_11_MCASP_AHCLKR_POUT 293
#define CLK_J721E_MCASP_MAIN_11_MCASP_AHCLKX_POUT 294
#define CLK_J721E_MCASP_MAIN_2_MCASP_ACLKR_POUT 295
#define CLK_J721E_MCASP_MAIN_2_MCASP_ACLKX_POUT 296
#define CLK_J721E_MCASP_MAIN_2_MCASP_AHCLKR_POUT 297
#define CLK_J721E_MCASP_MAIN_2_MCASP_AHCLKX_POUT 298
#define CLK_J721E_MCASP_MAIN_3_MCASP_ACLKR_POUT 299
#define CLK_J721E_MCASP_MAIN_3_MCASP_ACLKX_POUT 300
#define CLK_J721E_MCASP_MAIN_3_MCASP_AHCLKR_POUT 301
#define CLK_J721E_MCASP_MAIN_3_MCASP_AHCLKX_POUT 302
#define CLK_J721E_MCASP_MAIN_4_MCASP_ACLKR_POUT 303
#define CLK_J721E_MCASP_MAIN_4_MCASP_ACLKX_POUT 304
#define CLK_J721E_MCASP_MAIN_4_MCASP_AHCLKR_POUT 305
#define CLK_J721E_MCASP_MAIN_4_MCASP_AHCLKX_POUT 306
#define CLK_J721E_MCASP_MAIN_5_MCASP_ACLKR_POUT 307
#define CLK_J721E_MCASP_MAIN_5_MCASP_ACLKX_POUT 308
#define CLK_J721E_MCASP_MAIN_5_MCASP_AHCLKR_POUT 309
#define CLK_J721E_MCASP_MAIN_5_MCASP_AHCLKX_POUT 310
#define CLK_J721E_MCASP_MAIN_6_MCASP_ACLKR_POUT 311
#define CLK_J721E_MCASP_MAIN_6_MCASP_ACLKX_POUT 312
#define CLK_J721E_MCASP_MAIN_6_MCASP_AHCLKR_POUT 313
#define CLK_J721E_MCASP_MAIN_6_MCASP_AHCLKX_POUT 314
#define CLK_J721E_MCASP_MAIN_7_MCASP_ACLKR_POUT 315
#define CLK_J721E_MCASP_MAIN_7_MCASP_ACLKX_POUT 316
#define CLK_J721E_MCASP_MAIN_7_MCASP_AHCLKR_POUT 317
#define CLK_J721E_MCASP_MAIN_7_MCASP_AHCLKX_POUT 318
#define CLK_J721E_MCASP_MAIN_8_MCASP_ACLKR_POUT 319
#define CLK_J721E_MCASP_MAIN_8_MCASP_ACLKX_POUT 320
#define CLK_J721E_MCASP_MAIN_8_MCASP_AHCLKR_POUT 321
#define CLK_J721E_MCASP_MAIN_8_MCASP_AHCLKX_POUT 322
#define CLK_J721E_MCASP_MAIN_9_MCASP_ACLKR_POUT 323
#define CLK_J721E_MCASP_MAIN_9_MCASP_ACLKX_POUT 324
#define CLK_J721E_MCASP_MAIN_9_MCASP_AHCLKR_POUT 325
#define CLK_J721E_MCASP_MAIN_9_MCASP_AHCLKX_POUT 326
#define CLK_J721E_MSHSI2C_MAIN_0_PORSCL 327
#define CLK_J721E_MSHSI2C_MAIN_1_PORSCL 328
#define CLK_J721E_MSHSI2C_MAIN_2_PORSCL 329
#define CLK_J721E_MSHSI2C_MAIN_3_PORSCL 330
#define CLK_J721E_MSHSI2C_MAIN_4_PORSCL 331
#define CLK_J721E_MSHSI2C_MAIN_5_PORSCL 332
#define CLK_J721E_MSHSI2C_MAIN_6_PORSCL 333
#define CLK_J721E_NAVSS512L_MAIN_0_CPTS0_GENF2 334
#define CLK_J721E_NAVSS512L_MAIN_0_CPTS0_GENF3 335
#define CLK_J721E_NAVSS512L_MAIN_0_CPTS_0_TS_GENF0 336
#define CLK_J721E_NAVSS512L_MAIN_0_CPTS_0_TS_GENF1 337
#define CLK_J721E_PCIE_G4X2_MAIN_0_PCIE_LANE0_TXCLK 338
#define CLK_J721E_PCIE_G4X2_MAIN_0_PCIE_LANE1_TXCLK 339
#define CLK_J721E_PCIE_G4X2_MAIN_1_PCIE_LANE0_TXCLK 340
#define CLK_J721E_PCIE_G4X2_MAIN_1_PCIE_LANE1_TXCLK 341
#define CLK_J721E_PCIE_G4X2_MAIN_2_PCIE_LANE0_TXCLK 342
#define CLK_J721E_PCIE_G4X2_MAIN_2_PCIE_LANE1_TXCLK 343
#define CLK_J721E_PCIE_G4X2_MAIN_3_PCIE_LANE0_TXCLK 344
#define CLK_J721E_PCIE_G4X2_MAIN_3_PCIE_LANE1_TXCLK 345
#define CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_0_FOUTVCOP_CLK 346
#define CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_0_FOUTPOSTDIV_CLK 347
#define CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_1_FOUTVCOP_CLK 348
#define CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_1_FOUTPOSTDIV_CLK 349
#define CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_13_FOUTVCOP_CLK 350
#define CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_14_FOUTVCOP_CLK 351
#define CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_16_FOUTVCOP_CLK 352
#define CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_17_FOUTVCOP_CLK 353
#define CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_18_FOUTVCOP_CLK 354
#define CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_19_FOUTVCOP_CLK 355
#define CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_2_FOUTVCOP_CLK 356
#define CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_2_FOUTPOSTDIV_CLK 357
#define CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_23_FOUTVCOP_CLK 358
#define CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_25_FOUTVCOP_CLK 359
#define CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_3_FOUTVCOP_CLK 360
#define CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_5_FOUTVCOP_CLK 361
#define CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_6_FOUTVCOP_CLK 362
#define CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_7_FOUTVCOP_CLK 363
#define CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_8_FOUTVCOP_CLK 364
#define CLK_J721E_PLLFRACF_SSMOD_16FFT_MAIN_12_FOUTVCOP_CLK 365
#define CLK_J721E_POSTDIV2_16FFT_MAIN_2_HSDIVOUT5_CLK 366
#define CLK_J721E_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK 367
#define CLK_J721E_POSTDIV3_16FFT_MAIN_0_HSDIVOUT5_CLK 368
#define CLK_J721E_POSTDIV3_16FFT_MAIN_0_HSDIVOUT6_CLK 369
#define CLK_J721E_POSTDIV3_16FFT_MAIN_0_HSDIVOUT7_CLK 370
#define CLK_J721E_POSTDIV3_16FFT_MAIN_0_HSDIVOUT8_CLK 371
#define CLK_J721E_POSTDIV3_16FFT_MAIN_1_HSDIVOUT5_CLK 372
#define CLK_J721E_POSTDIV3_16FFT_MAIN_1_HSDIVOUT6_CLK 373
#define CLK_J721E_POSTDIV3_16FFT_MAIN_1_HSDIVOUT7_CLK 374
#define CLK_J721E_POSTDIV3_16FFT_MAIN_1_HSDIVOUT8_CLK 375
#define CLK_J721E_SPI_MAIN_0_IO_CLKSPIO_CLK 376
#define CLK_J721E_SPI_MAIN_1_IO_CLKSPIO_CLK 377
#define CLK_J721E_SPI_MAIN_2_IO_CLKSPIO_CLK 378
#define CLK_J721E_SPI_MAIN_3_IO_CLKSPIO_CLK 379
#define CLK_J721E_SPI_MAIN_4_IO_CLKSPIO_CLK 380
#define CLK_J721E_SPI_MAIN_5_IO_CLKSPIO_CLK 381
#define CLK_J721E_SPI_MAIN_6_IO_CLKSPIO_CLK 382
#define CLK_J721E_SPI_MAIN_7_IO_CLKSPIO_CLK 383
#define CLK_J721E_UFSHCI2P1SS_16FFC_MAIN_0_UFSHCI_MPHY_REFCLK 384
#define CLK_J721E_USB3P0SS_16FFC_MAIN_0_PIPE_TXCLK 385
#define CLK_J721E_USB3P0SS_16FFC_MAIN_1_PIPE_TXCLK 386
#define CLK_J721E_WIZ16B4M4CS_MAIN_0_IP1_LN0_REFCLK 387
#define CLK_J721E_WIZ16B4M4CS_MAIN_0_IP1_LN0_RXCLK 388
#define CLK_J721E_WIZ16B4M4CS_MAIN_0_IP1_LN0_RXFCLK 389
#define CLK_J721E_WIZ16B4M4CS_MAIN_0_IP1_LN0_TXFCLK 390
#define CLK_J721E_WIZ16B4M4CS_MAIN_0_IP1_LN0_TXMCLK 391
#define CLK_J721E_WIZ16B4M4CS_MAIN_0_IP1_LN1_REFCLK 392
#define CLK_J721E_WIZ16B4M4CS_MAIN_0_IP1_LN1_RXCLK 393
#define CLK_J721E_WIZ16B4M4CS_MAIN_0_IP1_LN1_RXFCLK 394
#define CLK_J721E_WIZ16B4M4CS_MAIN_0_IP1_LN1_TXFCLK 395
#define CLK_J721E_WIZ16B4M4CS_MAIN_0_IP1_LN1_TXMCLK 396
#define CLK_J721E_WIZ16B4M4CS_MAIN_0_IP2_LN0_REFCLK 397
#define CLK_J721E_WIZ16B4M4CS_MAIN_0_IP2_LN0_RXCLK 398
#define CLK_J721E_WIZ16B4M4CS_MAIN_0_IP2_LN0_RXFCLK 399
#define CLK_J721E_WIZ16B4M4CS_MAIN_0_IP2_LN0_TXFCLK 400
#define CLK_J721E_WIZ16B4M4CS_MAIN_0_IP2_LN0_TXMCLK 401
#define CLK_J721E_WIZ16B4M4CS_MAIN_0_IP2_LN1_REFCLK 402
#define CLK_J721E_WIZ16B4M4CS_MAIN_0_IP2_LN1_RXCLK 403
#define CLK_J721E_WIZ16B4M4CS_MAIN_0_IP2_LN1_RXFCLK 404
#define CLK_J721E_WIZ16B4M4CS_MAIN_0_IP2_LN1_TXFCLK 405
#define CLK_J721E_WIZ16B4M4CS_MAIN_0_IP2_LN1_TXMCLK 406
#define CLK_J721E_WIZ16B4M4CS_MAIN_0_IP3_LN1_REFCLK 407
#define CLK_J721E_WIZ16B4M4CS_MAIN_0_IP3_LN1_RXCLK 408
#define CLK_J721E_WIZ16B4M4CS_MAIN_0_IP3_LN1_RXFCLK 409
#define CLK_J721E_WIZ16B4M4CS_MAIN_0_IP3_LN1_TXFCLK 410
#define CLK_J721E_WIZ16B4M4CS_MAIN_0_IP3_LN1_TXMCLK 411
#define CLK_J721E_WIZ16B4M4CS_MAIN_0_REF1_OUT_CLK 412
#define CLK_J721E_WIZ16B4M4CS_MAIN_0_REF_DER_OUT_CLK 413
#define CLK_J721E_WIZ16B4M4CS_MAIN_0_REF_OUT_CLK 414
#define CLK_J721E_WIZ16B4M4CS_MAIN_1_IP1_LN0_REFCLK 415
#define CLK_J721E_WIZ16B4M4CS_MAIN_1_IP1_LN0_RXCLK 416
#define CLK_J721E_WIZ16B4M4CS_MAIN_1_IP1_LN0_RXFCLK 417
#define CLK_J721E_WIZ16B4M4CS_MAIN_1_IP1_LN0_TXFCLK 418
#define CLK_J721E_WIZ16B4M4CS_MAIN_1_IP1_LN0_TXMCLK 419
#define CLK_J721E_WIZ16B4M4CS_MAIN_1_IP1_LN1_REFCLK 420
#define CLK_J721E_WIZ16B4M4CS_MAIN_1_IP1_LN1_RXCLK 421
#define CLK_J721E_WIZ16B4M4CS_MAIN_1_IP1_LN1_RXFCLK 422
#define CLK_J721E_WIZ16B4M4CS_MAIN_1_IP1_LN1_TXFCLK 423
#define CLK_J721E_WIZ16B4M4CS_MAIN_1_IP1_LN1_TXMCLK 424
#define CLK_J721E_WIZ16B4M4CS_MAIN_1_IP2_LN0_REFCLK 425
#define CLK_J721E_WIZ16B4M4CS_MAIN_1_IP2_LN0_RXCLK 426
#define CLK_J721E_WIZ16B4M4CS_MAIN_1_IP2_LN0_RXFCLK 427
#define CLK_J721E_WIZ16B4M4CS_MAIN_1_IP2_LN0_TXFCLK 428
#define CLK_J721E_WIZ16B4M4CS_MAIN_1_IP2_LN0_TXMCLK 429
#define CLK_J721E_WIZ16B4M4CS_MAIN_1_IP2_LN1_REFCLK 430
#define CLK_J721E_WIZ16B4M4CS_MAIN_1_IP2_LN1_RXCLK 431
#define CLK_J721E_WIZ16B4M4CS_MAIN_1_IP2_LN1_RXFCLK 432
#define CLK_J721E_WIZ16B4M4CS_MAIN_1_IP2_LN1_TXFCLK 433
#define CLK_J721E_WIZ16B4M4CS_MAIN_1_IP2_LN1_TXMCLK 434
#define CLK_J721E_WIZ16B4M4CS_MAIN_1_IP3_LN1_REFCLK 435
#define CLK_J721E_WIZ16B4M4CS_MAIN_1_IP3_LN1_RXCLK 436
#define CLK_J721E_WIZ16B4M4CS_MAIN_1_IP3_LN1_RXFCLK 437
#define CLK_J721E_WIZ16B4M4CS_MAIN_1_IP3_LN1_TXFCLK 438
#define CLK_J721E_WIZ16B4M4CS_MAIN_1_IP3_LN1_TXMCLK 439
#define CLK_J721E_WIZ16B4M4CS_MAIN_1_IP4_LN0_REFCLK 440
#define CLK_J721E_WIZ16B4M4CS_MAIN_1_IP4_LN0_RXCLK 441
#define CLK_J721E_WIZ16B4M4CS_MAIN_1_IP4_LN0_RXFCLK 442
#define CLK_J721E_WIZ16B4M4CS_MAIN_1_IP4_LN0_TXFCLK 443
#define CLK_J721E_WIZ16B4M4CS_MAIN_1_IP4_LN0_TXMCLK 444
#define CLK_J721E_WIZ16B4M4CS_MAIN_1_IP4_LN1_REFCLK 445
#define CLK_J721E_WIZ16B4M4CS_MAIN_1_IP4_LN1_RXCLK 446
#define CLK_J721E_WIZ16B4M4CS_MAIN_1_IP4_LN1_RXFCLK 447
#define CLK_J721E_WIZ16B4M4CS_MAIN_1_IP4_LN1_TXFCLK 448
#define CLK_J721E_WIZ16B4M4CS_MAIN_1_IP4_LN1_TXMCLK 449
#define CLK_J721E_WIZ16B4M4CS_MAIN_1_REF1_OUT_CLK 450
#define CLK_J721E_WIZ16B4M4CS_MAIN_1_REF_DER_OUT_CLK 451
#define CLK_J721E_WIZ16B4M4CS_MAIN_1_REF_OUT_CLK 452
#define CLK_J721E_WIZ16B4M4CS_MAIN_2_IP2_LN0_REFCLK 453
#define CLK_J721E_WIZ16B4M4CS_MAIN_2_IP2_LN0_RXCLK 454
#define CLK_J721E_WIZ16B4M4CS_MAIN_2_IP2_LN0_RXFCLK 455
#define CLK_J721E_WIZ16B4M4CS_MAIN_2_IP2_LN0_TXFCLK 456
#define CLK_J721E_WIZ16B4M4CS_MAIN_2_IP2_LN0_TXMCLK 457
#define CLK_J721E_WIZ16B4M4CS_MAIN_2_IP2_LN1_REFCLK 458
#define CLK_J721E_WIZ16B4M4CS_MAIN_2_IP2_LN1_RXCLK 459
#define CLK_J721E_WIZ16B4M4CS_MAIN_2_IP2_LN1_RXFCLK 460
#define CLK_J721E_WIZ16B4M4CS_MAIN_2_IP2_LN1_TXFCLK 461
#define CLK_J721E_WIZ16B4M4CS_MAIN_2_IP2_LN1_TXMCLK 462
#define CLK_J721E_WIZ16B4M4CS_MAIN_2_IP3_LN1_REFCLK 463
#define CLK_J721E_WIZ16B4M4CS_MAIN_2_IP3_LN1_RXCLK 464
#define CLK_J721E_WIZ16B4M4CS_MAIN_2_IP3_LN1_RXFCLK 465
#define CLK_J721E_WIZ16B4M4CS_MAIN_2_IP3_LN1_TXFCLK 466
#define CLK_J721E_WIZ16B4M4CS_MAIN_2_IP3_LN1_TXMCLK 467
#define CLK_J721E_WIZ16B4M4CS_MAIN_2_IP4_LN0_REFCLK 468
#define CLK_J721E_WIZ16B4M4CS_MAIN_2_IP4_LN0_RXCLK 469
#define CLK_J721E_WIZ16B4M4CS_MAIN_2_IP4_LN0_RXFCLK 470
#define CLK_J721E_WIZ16B4M4CS_MAIN_2_IP4_LN0_TXFCLK 471
#define CLK_J721E_WIZ16B4M4CS_MAIN_2_IP4_LN0_TXMCLK 472
#define CLK_J721E_WIZ16B4M4CS_MAIN_2_IP4_LN1_REFCLK 473
#define CLK_J721E_WIZ16B4M4CS_MAIN_2_IP4_LN1_RXCLK 474
#define CLK_J721E_WIZ16B4M4CS_MAIN_2_IP4_LN1_RXFCLK 475
#define CLK_J721E_WIZ16B4M4CS_MAIN_2_IP4_LN1_TXFCLK 476
#define CLK_J721E_WIZ16B4M4CS_MAIN_2_IP4_LN1_TXMCLK 477
#define CLK_J721E_WIZ16B4M4CS_MAIN_2_REF1_OUT_CLK 478
#define CLK_J721E_WIZ16B4M4CS_MAIN_2_REF_DER_OUT_CLK 479
#define CLK_J721E_WIZ16B4M4CS_MAIN_2_REF_OUT_CLK 480
#define CLK_J721E_WIZ16B4M4CS_MAIN_3_IP2_LN0_REFCLK 481
#define CLK_J721E_WIZ16B4M4CS_MAIN_3_IP2_LN0_RXCLK 482
#define CLK_J721E_WIZ16B4M4CS_MAIN_3_IP2_LN0_RXFCLK 483
#define CLK_J721E_WIZ16B4M4CS_MAIN_3_IP2_LN0_TXFCLK 484
#define CLK_J721E_WIZ16B4M4CS_MAIN_3_IP2_LN0_TXMCLK 485
#define CLK_J721E_WIZ16B4M4CS_MAIN_3_IP2_LN1_REFCLK 486
#define CLK_J721E_WIZ16B4M4CS_MAIN_3_IP2_LN1_RXCLK 487
#define CLK_J721E_WIZ16B4M4CS_MAIN_3_IP2_LN1_RXFCLK 488
#define CLK_J721E_WIZ16B4M4CS_MAIN_3_IP2_LN1_TXFCLK 489
#define CLK_J721E_WIZ16B4M4CS_MAIN_3_IP2_LN1_TXMCLK 490
#define CLK_J721E_WIZ16B4M4CS_MAIN_3_IP3_LN1_REFCLK 491
#define CLK_J721E_WIZ16B4M4CS_MAIN_3_IP3_LN1_RXCLK 492
#define CLK_J721E_WIZ16B4M4CS_MAIN_3_IP3_LN1_RXFCLK 493
#define CLK_J721E_WIZ16B4M4CS_MAIN_3_IP3_LN1_TXFCLK 494
#define CLK_J721E_WIZ16B4M4CS_MAIN_3_IP3_LN1_TXMCLK 495
#define CLK_J721E_WIZ16B4M4CS_MAIN_3_REF1_OUT_CLK 496
#define CLK_J721E_WIZ16B4M4CS_MAIN_3_REF_DER_OUT_CLK 497
#define CLK_J721E_WIZ16B4M4CS_MAIN_3_REF_OUT_CLK 498
#define CLK_J721E_WIZ16B8M4CDT_MAIN_0_CK_M 499
#define CLK_J721E_WIZ16B8M4CDT_MAIN_0_CK_P 500
#define CLK_J721E_WIZ16B8M4CDT_MAIN_0_IP1_PPI_M_RXCLKESC_CLK 501
#define CLK_J721E_WIZ16B8M4CDT_MAIN_0_IP1_PPI_TXBYTECLKHS_CL_CLK 502
#define CLK_J721E_WIZ16B8M4CDT_MAIN_0_IP2_PPI_TXBYTECLKHS_CL_CLK 503
#define CLK_J721E_WIZ16B8M4CT_MAIN_0_IP1_LN0_REFCLK 504
#define CLK_J721E_WIZ16B8M4CT_MAIN_0_IP1_LN0_RXCLK 505
#define CLK_J721E_WIZ16B8M4CT_MAIN_0_IP1_LN0_RXFCLK 506
#define CLK_J721E_WIZ16B8M4CT_MAIN_0_IP1_LN0_TXFCLK 507
#define CLK_J721E_WIZ16B8M4CT_MAIN_0_IP1_LN0_TXMCLK 508
#define CLK_J721E_WIZ16B8M4CT_MAIN_0_IP1_LN1_REFCLK 509
#define CLK_J721E_WIZ16B8M4CT_MAIN_0_IP1_LN1_RXCLK 510
#define CLK_J721E_WIZ16B8M4CT_MAIN_0_IP1_LN1_RXFCLK 511
#define CLK_J721E_WIZ16B8M4CT_MAIN_0_IP1_LN1_TXFCLK 512
#define CLK_J721E_WIZ16B8M4CT_MAIN_0_IP1_LN1_TXMCLK 513
#define CLK_J721E_WIZ16B8M4CT_MAIN_0_IP1_LN2_REFCLK 514
#define CLK_J721E_WIZ16B8M4CT_MAIN_0_IP1_LN2_RXCLK 515
#define CLK_J721E_WIZ16B8M4CT_MAIN_0_IP1_LN2_RXFCLK 516
#define CLK_J721E_WIZ16B8M4CT_MAIN_0_IP1_LN2_TXFCLK 517
#define CLK_J721E_WIZ16B8M4CT_MAIN_0_IP1_LN2_TXMCLK 518
#define CLK_J721E_WIZ16B8M4CT_MAIN_0_IP1_LN3_REFCLK 519
#define CLK_J721E_WIZ16B8M4CT_MAIN_0_IP1_LN3_RXCLK 520
#define CLK_J721E_WIZ16B8M4CT_MAIN_0_IP1_LN3_RXFCLK 521
#define CLK_J721E_WIZ16B8M4CT_MAIN_0_IP1_LN3_TXFCLK 522
#define CLK_J721E_WIZ16B8M4CT_MAIN_0_IP1_LN3_TXMCLK 523
#define CLK_J721E_WIZ16B8M4CT_MAIN_0_IP3_LN0_REFCLK 524
#define CLK_J721E_WIZ16B8M4CT_MAIN_0_IP3_LN0_RXCLK 525
#define CLK_J721E_WIZ16B8M4CT_MAIN_0_IP3_LN0_RXFCLK 526
#define CLK_J721E_WIZ16B8M4CT_MAIN_0_IP3_LN0_TXFCLK 527
#define CLK_J721E_WIZ16B8M4CT_MAIN_0_IP3_LN0_TXMCLK 528
#define CLK_J721E_WIZ16B8M4CT_MAIN_0_IP3_LN1_REFCLK 529
#define CLK_J721E_WIZ16B8M4CT_MAIN_0_IP3_LN1_RXCLK 530
#define CLK_J721E_WIZ16B8M4CT_MAIN_0_IP3_LN1_RXFCLK 531
#define CLK_J721E_WIZ16B8M4CT_MAIN_0_IP3_LN1_TXFCLK 532
#define CLK_J721E_WIZ16B8M4CT_MAIN_0_IP3_LN1_TXMCLK 533
#define CLK_J721E_WIZ16B8M4CT_MAIN_0_IP3_LN2_REFCLK 534
#define CLK_J721E_WIZ16B8M4CT_MAIN_0_IP3_LN2_RXCLK 535
#define CLK_J721E_WIZ16B8M4CT_MAIN_0_IP3_LN2_RXFCLK 536
#define CLK_J721E_WIZ16B8M4CT_MAIN_0_IP3_LN2_TXFCLK 537
#define CLK_J721E_WIZ16B8M4CT_MAIN_0_IP3_LN2_TXMCLK 538
#define CLK_J721E_WIZ16B8M4CT_MAIN_0_IP3_LN3_REFCLK 539
#define CLK_J721E_WIZ16B8M4CT_MAIN_0_IP3_LN3_RXCLK 540
#define CLK_J721E_WIZ16B8M4CT_MAIN_0_IP3_LN3_RXFCLK 541
#define CLK_J721E_WIZ16B8M4CT_MAIN_0_IP3_LN3_TXFCLK 542
#define CLK_J721E_WIZ16B8M4CT_MAIN_0_IP3_LN3_TXMCLK 543
#define CLK_J721E_WIZ16B8M4CT_MAIN_0_REF_OUT_CLK 544
#define CLK_J721E_WKUP_OBSCLK_MUX_OUT0 545
#define CLK_J721E_ACSPCIE0_REFCLK_OUT_MUX_OUT0 546
#define CLK_J721E_ACSPCIE0_REFCLK_OUT_MUX_OUT1 547
#define CLK_J721E_ACSPCIE1_REFCLK_OUT_MUX_OUT0 548
#define CLK_J721E_ACSPCIE1_REFCLK_OUT_MUX_OUT1 549
#define CLK_J721E_ICSS_G1_SGMII1_SERDES_REFCLK_MUX_OUT0 550
#define CLK_J721E_ICSS_G1_SGMII1_SERDES_RXCLK_MUX_OUT0 551
#define CLK_J721E_ICSS_G1_SGMII1_SERDES_RXFCLK_MUX_OUT0 552
#define CLK_J721E_ICSS_G1_SGMII1_SERDES_TXFCLK_MUX_OUT0 553
#define CLK_J721E_ICSS_G1_SGMII1_SERDES_TXMCLK_MUX_OUT0 554
#define CLK_J721E_ICSS_G1_SGMII2_SERDES_REFCLK_MUX_OUT0 555
#define CLK_J721E_ICSS_G1_SGMII2_SERDES_RXCLK_MUX_OUT0 556
#define CLK_J721E_ICSS_G1_SGMII2_SERDES_RXFCLK_MUX_OUT0 557
#define CLK_J721E_ICSS_G1_SGMII2_SERDES_TXFCLK_MUX_OUT0 558
#define CLK_J721E_ICSS_G1_SGMII2_SERDES_TXMCLK_MUX_OUT0 559
#define CLK_J721E_MAIN_PLL15_XREF_SEL_OUT0 560
#define CLK_J721E_MAIN_PLL24_HFOSC_SEL_OUT0 561
#define CLK_J721E_MAIN_PLL4_XREF_SEL_OUT0 562
#define CLK_J721E_SPI3_CLK_MUX_OUT0 563
#define CLK_J721E_UFS_CLK_SEL_OUT0 564
#define CLK_J721E_USB0_SERDES_REFCLK_MUX_OUT0 565
#define CLK_J721E_USB0_SERDES_RXCLK_MUX_OUT0 566
#define CLK_J721E_USB0_SERDES_RXFCLK_MUX_OUT0 567
#define CLK_J721E_USB0_SERDES_TXFCLK_MUX_OUT0 568
#define CLK_J721E_USB0_SERDES_TXMCLK_MUX_OUT0 569
#define CLK_J721E_USB1_SERDES_REFCLK_MUX_OUT0 570
#define CLK_J721E_USB1_SERDES_RXCLK_MUX_OUT0 571
#define CLK_J721E_USB1_SERDES_RXFCLK_MUX_OUT0 572
#define CLK_J721E_USB1_SERDES_TXFCLK_MUX_OUT0 573
#define CLK_J721E_USB1_SERDES_TXMCLK_MUX_OUT0 574
#define CLK_J721E_HSDIV0_16FFT_MAIN_12_HSDIVOUT0_CLK 575
#define CLK_J721E_HSDIV0_16FFT_MAIN_6_HSDIVOUT0_CLK 576
#define CLK_J721E_HSDIV0_16FFT_MAIN_7_HSDIVOUT0_CLK 577
#define CLK_J721E_HSDIV0_16FFT_MAIN_8_HSDIVOUT0_CLK 578
#define CLK_J721E_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK 579
#define CLK_J721E_HSDIV1_16FFT_MAIN_14_HSDIVOUT1_CLK 580
#define CLK_J721E_HSDIV1_16FFT_MAIN_16_HSDIVOUT0_CLK 581
#define CLK_J721E_HSDIV1_16FFT_MAIN_16_HSDIVOUT1_CLK 582
#define CLK_J721E_HSDIV1_16FFT_MAIN_17_HSDIVOUT0_CLK 583
#define CLK_J721E_HSDIV1_16FFT_MAIN_17_HSDIVOUT1_CLK 584
#define CLK_J721E_HSDIV1_16FFT_MAIN_18_HSDIVOUT0_CLK 585
#define CLK_J721E_HSDIV1_16FFT_MAIN_18_HSDIVOUT1_CLK 586
#define CLK_J721E_HSDIV1_16FFT_MAIN_19_HSDIVOUT0_CLK 587
#define CLK_J721E_HSDIV1_16FFT_MAIN_23_HSDIVOUT0_CLK 588
#define CLK_J721E_HSDIV1_16FFT_MAIN_25_HSDIVOUT0_CLK 589
#define CLK_J721E_HSDIV1_16FFT_MAIN_25_HSDIVOUT1_CLK 590
#define CLK_J721E_HSDIV3_16FFT_MAIN_13_HSDIVOUT0_CLK 591
#define CLK_J721E_HSDIV3_16FFT_MAIN_13_HSDIVOUT1_CLK 592
#define CLK_J721E_HSDIV3_16FFT_MAIN_5_HSDIVOUT0_CLK 593
#define CLK_J721E_HSDIV3_16FFT_MAIN_5_HSDIVOUT1_CLK 594
#define CLK_J721E_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK 595
#define CLK_J721E_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK 596
#define CLK_J721E_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK 597
#define CLK_J721E_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK 598
#define CLK_J721E_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK 599
#define CLK_J721E_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK 600
#define CLK_J721E_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK 601
#define CLK_J721E_HSDIV4_16FFT_MAIN_1_HSDIVOUT2_CLK 602
#define CLK_J721E_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 603
#define CLK_J721E_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK 604
#define CLK_J721E_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK 605
#define CLK_J721E_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK 606
#define CLK_J721E_HSDIV4_16FFT_MAIN_2_HSDIVOUT3_CLK 607
#define CLK_J721E_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK 608
#define CLK_J721E_HSDIV4_16FFT_MAIN_3_HSDIVOUT0_CLK 609
#define CLK_J721E_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK 610
#define CLK_J721E_HSDIV4_16FFT_MAIN_3_HSDIVOUT2_CLK 611
#define CLK_J721E_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK 612
#define CLK_J721E_HSDIV4_16FFT_MAIN_3_HSDIVOUT4_CLK 613
#define CLK_J721E_K3_PLL_CTRL_WRAP_MAIN_0_SYSCLKOUT_CLK 614
#define CLK_J721E_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK 615
#define CLK_J721E_MAIN_PLL8_SEL_EXTWAVE_OUT0 616
#define CLK_J721E_MCU_OBSCLK_DIV_OUT0 617
#define CLK_J721E_MCU_OBSCLK_OUTMUX_OUT0 618
#define CLK_J721E_OBSCLK1_MUX_OUT0 619
#define CLK_J721E_PLLDESKEW_16FFT_MAIN_24_FOUTP_CLK 620
#define CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_15_FOUTVCOP_CLK 621
#define CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_4_FOUTVCOP_CLK 622
#define CLK_J721E_CLKOUT_MUX_OUT0 623
#define CLK_J721E_CPSW9G_CPTS_RCLK_MUX_OUT0 624
#define CLK_J721E_DPHY_CLK_SEL_OUT0 625
#define CLK_J721E_DPI0_EXT_CLKSEL_OUT0 626
#define CLK_J721E_DPI1_EXT_CLKSEL_OUT0 627
#define CLK_J721E_DPI_1_PCLK_SEL_OUT0 628
#define CLK_J721E_DPI_2_PCLK_SEL1_OUT0 629
#define CLK_J721E_DPI_3_PCLK_SEL_OUT0 630
#define CLK_J721E_EMMCSD_REFCLK_SEL_OUT0 631
#define CLK_J721E_EMMCSD_REFCLK_SEL_OUT1 632
#define CLK_J721E_EMMCSD_REFCLK_SEL_OUT2 633
#define CLK_J721E_GTC_CLK_MUX_OUT0 634
#define CLK_J721E_ICSSG_CORE_CLK_SEL_OUT0 635
#define CLK_J721E_ICSSG_CORE_CLK_SEL_OUT1 636
#define CLK_J721E_ICSSG_IEPCLK_SEL_OUT0 637
#define CLK_J721E_ICSSG_IEPCLK_SEL_OUT1 638
#define CLK_J721E_MCAN_CLK_SEL_OUT0 639
#define CLK_J721E_MCAN_CLK_SEL_OUT1 640
#define CLK_J721E_MCAN_CLK_SEL_OUT10 641
#define CLK_J721E_MCAN_CLK_SEL_OUT11 642
#define CLK_J721E_MCAN_CLK_SEL_OUT12 643
#define CLK_J721E_MCAN_CLK_SEL_OUT13 644
#define CLK_J721E_MCAN_CLK_SEL_OUT2 645
#define CLK_J721E_MCAN_CLK_SEL_OUT3 646
#define CLK_J721E_MCAN_CLK_SEL_OUT4 647
#define CLK_J721E_MCAN_CLK_SEL_OUT5 648
#define CLK_J721E_MCAN_CLK_SEL_OUT6 649
#define CLK_J721E_MCAN_CLK_SEL_OUT7 650
#define CLK_J721E_MCAN_CLK_SEL_OUT8 651
#define CLK_J721E_MCAN_CLK_SEL_OUT9 652
#define CLK_J721E_NAVSS_CPTS_RCLK_SEL_OUT0 653
#define CLK_J721E_PCIEN_CPTS_RCLK_SEL_OUT0 654
#define CLK_J721E_PCIEN_CPTS_RCLK_SEL_OUT1 655
#define CLK_J721E_PCIEN_CPTS_RCLK_SEL_OUT2 656
#define CLK_J721E_PCIEN_CPTS_RCLK_SEL_OUT3 657
#define CLK_J721E_SERDES0_CORE_REFCLK_OUT0 658
#define CLK_J721E_SERDES0_CORE_REFCLK_OUT1 659
#define CLK_J721E_SERDES1_CORE_REFCLK_OUT0 660
#define CLK_J721E_SERDES1_CORE_REFCLK_OUT1 661
#define CLK_J721E_SERDES2_CORE_REFCLK_OUT0 662
#define CLK_J721E_SERDES2_CORE_REFCLK_OUT1 663
#define CLK_J721E_SERDES3_CORE_REFCLK_OUT0 664
#define CLK_J721E_SERDES3_CORE_REFCLK_OUT1 665
#define CLK_J721E_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT0 666
#define CLK_J721E_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT1 667
#define CLK_J721E_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT2 668
#define CLK_J721E_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT3 669
#define CLK_J721E_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT4 670
#define CLK_J721E_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT5 671
#define CLK_J721E_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT6 672
#define CLK_J721E_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT7 673
#define CLK_J721E_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT8 674
#define CLK_J721E_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT9 675
#define CLK_J721E_EDP_CORE_REFCLK_SEL_OUT0 676
#define CLK_J721E_GPMC_FCLK_SEL_OUT0 677
#define CLK_J721E_HSDIV0_16FFT_MAIN_24_HSDIVOUT0_CLK 678
#define CLK_J721E_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK 679
#define CLK_J721E_HSDIV3_16FFT_MAIN_15_HSDIVOUT1_CLK 680
#define CLK_J721E_HSDIV3_16FFT_MAIN_15_HSDIVOUT2_CLK 681
#define CLK_J721E_HSDIV3_16FFT_MAIN_15_HSDIVOUT3_CLK 682
#define CLK_J721E_HSDIV3_16FFT_MAIN_4_HSDIVOUT0_CLK 683
#define CLK_J721E_HSDIV3_16FFT_MAIN_4_HSDIVOUT1_CLK 684
#define CLK_J721E_HSDIV3_16FFT_MAIN_4_HSDIVOUT2_CLK 685
#define CLK_J721E_HSDIV3_16FFT_MAIN_4_HSDIVOUT3_CLK 686
#define CLK_J721E_MCASP_AHCLKO_MUX_OUT0 687
#define CLK_J721E_MCASP_AHCLKO_MUX_OUT1 688
#define CLK_J721E_MCASP_AHCLKO_MUX_OUT2 689
#define CLK_J721E_MCASP_AHCLKO_MUX_OUT3 690
#define CLK_J721E_MCASP_AHCLKR_MUX_OUT0 691
#define CLK_J721E_MCASP_AHCLKR_MUX_OUT1 692
#define CLK_J721E_MCASP_AHCLKR_MUX_OUT10 693
#define CLK_J721E_MCASP_AHCLKR_MUX_OUT11 694
#define CLK_J721E_MCASP_AHCLKR_MUX_OUT2 695
#define CLK_J721E_MCASP_AHCLKR_MUX_OUT3 696
#define CLK_J721E_MCASP_AHCLKR_MUX_OUT4 697
#define CLK_J721E_MCASP_AHCLKR_MUX_OUT5 698
#define CLK_J721E_MCASP_AHCLKR_MUX_OUT6 699
#define CLK_J721E_MCASP_AHCLKR_MUX_OUT7 700
#define CLK_J721E_MCASP_AHCLKR_MUX_OUT8 701
#define CLK_J721E_MCASP_AHCLKR_MUX_OUT9 702
#define CLK_J721E_MCASP_AHCLKX_MUX_OUT0 703
#define CLK_J721E_MCASP_AHCLKX_MUX_OUT1 704
#define CLK_J721E_MCASP_AHCLKX_MUX_OUT10 705
#define CLK_J721E_MCASP_AHCLKX_MUX_OUT11 706
#define CLK_J721E_MCASP_AHCLKX_MUX_OUT2 707
#define CLK_J721E_MCASP_AHCLKX_MUX_OUT3 708
#define CLK_J721E_MCASP_AHCLKX_MUX_OUT4 709
#define CLK_J721E_MCASP_AHCLKX_MUX_OUT5 710
#define CLK_J721E_MCASP_AHCLKX_MUX_OUT6 711
#define CLK_J721E_MCASP_AHCLKX_MUX_OUT7 712
#define CLK_J721E_MCASP_AHCLKX_MUX_OUT8 713
#define CLK_J721E_MCASP_AHCLKX_MUX_OUT9 714
#define CLK_J721E_OBSCLK0_MUX_OUT0 715
#define CLK_J721E_OSBCLK0_DIV_OUT0 716
#define CLK_J721E_ASRC_RXSYNC_SEL_OUT0 717
#define CLK_J721E_ASRC_RXSYNC_SEL_OUT1 718
#define CLK_J721E_ASRC_RXSYNC_SEL_OUT2 719
#define CLK_J721E_ASRC_RXSYNC_SEL_OUT3 720
#define CLK_J721E_ASRC_TXSYNC_SEL_OUT0 721
#define CLK_J721E_ASRC_TXSYNC_SEL_OUT1 722
#define CLK_J721E_ASRC_TXSYNC_SEL_OUT2 723
#define CLK_J721E_ASRC_TXSYNC_SEL_OUT3 724
#define CLK_J721E_ATL_PCLKMUX_OUT0 725
#define CLK_J721E_DPI_0_PCLK_SEL_OUT0 726
#define CLK_J721E_MAIN_TIMER_CLKSEL_OUT0 727
#define CLK_J721E_MAIN_TIMER_CLKSEL_OUT1 728
#define CLK_J721E_MAIN_TIMER_CLKSEL_OUT10 729
#define CLK_J721E_MAIN_TIMER_CLKSEL_OUT11 730
#define CLK_J721E_MAIN_TIMER_CLKSEL_OUT12 731
#define CLK_J721E_MAIN_TIMER_CLKSEL_OUT13 732
#define CLK_J721E_MAIN_TIMER_CLKSEL_OUT14 733
#define CLK_J721E_MAIN_TIMER_CLKSEL_OUT15 734
#define CLK_J721E_MAIN_TIMER_CLKSEL_OUT16 735
#define CLK_J721E_MAIN_TIMER_CLKSEL_OUT17 736
#define CLK_J721E_MAIN_TIMER_CLKSEL_OUT18 737
#define CLK_J721E_MAIN_TIMER_CLKSEL_OUT19 738
#define CLK_J721E_MAIN_TIMER_CLKSEL_OUT2 739
#define CLK_J721E_MAIN_TIMER_CLKSEL_OUT3 740
#define CLK_J721E_MAIN_TIMER_CLKSEL_OUT4 741
#define CLK_J721E_MAIN_TIMER_CLKSEL_OUT5 742
#define CLK_J721E_MAIN_TIMER_CLKSEL_OUT6 743
#define CLK_J721E_MAIN_TIMER_CLKSEL_OUT7 744
#define CLK_J721E_MAIN_TIMER_CLKSEL_OUT8 745
#define CLK_J721E_MAIN_TIMER_CLKSEL_OUT9 746
#define CLK_J721E_MCASP_AUXCLK_SEL_OUT0 747
#define CLK_J721E_MCASP_AUXCLK_SEL_OUT1 748
#define CLK_J721E_MCASP_AUXCLK_SEL_OUT10 749
#define CLK_J721E_MCASP_AUXCLK_SEL_OUT11 750
#define CLK_J721E_MCASP_AUXCLK_SEL_OUT2 751
#define CLK_J721E_MCASP_AUXCLK_SEL_OUT3 752
#define CLK_J721E_MCASP_AUXCLK_SEL_OUT4 753
#define CLK_J721E_MCASP_AUXCLK_SEL_OUT5 754
#define CLK_J721E_MCASP_AUXCLK_SEL_OUT6 755
#define CLK_J721E_MCASP_AUXCLK_SEL_OUT7 756
#define CLK_J721E_MCASP_AUXCLK_SEL_OUT8 757
#define CLK_J721E_MCASP_AUXCLK_SEL_OUT9 758
#define CLK_J721E_TIMER11_CASCADE_OUT0 759
#define CLK_J721E_TIMER13_CASCADE_OUT0 760
#define CLK_J721E_TIMER15_CASCADE_OUT0 761
#define CLK_J721E_TIMER17_CASCADE_OUT0 762
#define CLK_J721E_TIMER19_CASCADE_OUT0 763
#define CLK_J721E_TIMER1_CASCADE_OUT0 764
#define CLK_J721E_TIMER3_CASCADE_OUT0 765
#define CLK_J721E_TIMER5_CASCADE_OUT0 766
#define CLK_J721E_TIMER7_CASCADE_OUT0 767
#define CLK_J721E_TIMER9_CASCADE_OUT0 768
#define CLK_J721E_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV24_CLK_CLK 769
#define CLK_J721E_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV24_CLK_CLK 770

#endif /* SOC_J721E_CLK_IDS_H */
