<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › plat-omap › include › plat › sdrc.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>sdrc.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef ____ASM_ARCH_SDRC_H</span>
<span class="cp">#define ____ASM_ARCH_SDRC_H</span>

<span class="cm">/*</span>
<span class="cm"> * OMAP2/3 SDRC/SMS register definitions</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2007-2008 Texas Instruments, Inc.</span>
<span class="cm"> * Copyright (C) 2007-2008 Nokia Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * Tony Lindgren</span>
<span class="cm"> * Paul Walmsley</span>
<span class="cm"> * Richard Woodruff</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>


<span class="cm">/* SDRC register offsets - read/write with sdrc_{read,write}_reg() */</span>

<span class="cp">#define SDRC_SYSCONFIG		0x010</span>
<span class="cp">#define SDRC_CS_CFG		0x040</span>
<span class="cp">#define SDRC_SHARING		0x044</span>
<span class="cp">#define SDRC_ERR_TYPE		0x04C</span>
<span class="cp">#define SDRC_DLLA_CTRL		0x060</span>
<span class="cp">#define SDRC_DLLA_STATUS	0x064</span>
<span class="cp">#define SDRC_DLLB_CTRL		0x068</span>
<span class="cp">#define SDRC_DLLB_STATUS	0x06C</span>
<span class="cp">#define SDRC_POWER		0x070</span>
<span class="cp">#define SDRC_MCFG_0		0x080</span>
<span class="cp">#define SDRC_MR_0		0x084</span>
<span class="cp">#define SDRC_EMR2_0		0x08c</span>
<span class="cp">#define SDRC_ACTIM_CTRL_A_0	0x09c</span>
<span class="cp">#define SDRC_ACTIM_CTRL_B_0	0x0a0</span>
<span class="cp">#define SDRC_RFR_CTRL_0		0x0a4</span>
<span class="cp">#define SDRC_MANUAL_0		0x0a8</span>
<span class="cp">#define SDRC_MCFG_1		0x0B0</span>
<span class="cp">#define SDRC_MR_1		0x0B4</span>
<span class="cp">#define SDRC_EMR2_1		0x0BC</span>
<span class="cp">#define SDRC_ACTIM_CTRL_A_1	0x0C4</span>
<span class="cp">#define SDRC_ACTIM_CTRL_B_1	0x0C8</span>
<span class="cp">#define SDRC_RFR_CTRL_1		0x0D4</span>
<span class="cp">#define SDRC_MANUAL_1		0x0D8</span>

<span class="cp">#define SDRC_POWER_AUTOCOUNT_SHIFT	8</span>
<span class="cp">#define SDRC_POWER_AUTOCOUNT_MASK	(0xffff &lt;&lt; SDRC_POWER_AUTOCOUNT_SHIFT)</span>
<span class="cp">#define SDRC_POWER_CLKCTRL_SHIFT	4</span>
<span class="cp">#define SDRC_POWER_CLKCTRL_MASK		(0x3 &lt;&lt; SDRC_POWER_CLKCTRL_SHIFT)</span>
<span class="cp">#define SDRC_SELF_REFRESH_ON_AUTOCOUNT	(0x2 &lt;&lt; SDRC_POWER_CLKCTRL_SHIFT)</span>

<span class="cm">/*</span>
<span class="cm"> * These values represent the number of memory clock cycles between</span>
<span class="cm"> * autorefresh initiation.  They assume 1 refresh per 64 ms (JEDEC), 8192</span>
<span class="cm"> * rows per device, and include a subtraction of a 50 cycle window in the</span>
<span class="cm"> * event that the autorefresh command is delayed due to other SDRC activity.</span>
<span class="cm"> * The &#39;| 1&#39; sets the ARE field to send one autorefresh when the autorefresh</span>
<span class="cm"> * counter reaches 0.</span>
<span class="cm"> *</span>
<span class="cm"> * These represent optimal values for common parts, it won&#39;t work for all.</span>
<span class="cm"> * As long as you scale down, most parameters are still work, they just</span>
<span class="cm"> * become sub-optimal. The RFR value goes in the opposite direction. If you</span>
<span class="cm"> * don&#39;t adjust it down as your clock period increases the refresh interval</span>
<span class="cm"> * will not be met. Setting all parameters for complete worst case may work,</span>
<span class="cm"> * but may cut memory performance by 2x. Due to errata the DLLs need to be</span>
<span class="cm"> * unlocked and their value needs run time calibration.	A dynamic call is</span>
<span class="cm"> * need for that as no single right value exists acorss production samples.</span>
<span class="cm"> *</span>
<span class="cm"> * Only the FULL speed values are given. Current code is such that rate</span>
<span class="cm"> * changes must be made at DPLLoutx2. The actual value adjustment for low</span>
<span class="cm"> * frequency operation will be handled by omap_set_performance()</span>
<span class="cm"> *</span>
<span class="cm"> * By having the boot loader boot up in the fastest L4 speed available likely</span>
<span class="cm"> * will result in something which you can switch between.</span>
<span class="cm"> */</span>
<span class="cp">#define SDRC_RFR_CTRL_165MHz	(0x00044c00 | 1)</span>
<span class="cp">#define SDRC_RFR_CTRL_133MHz	(0x0003de00 | 1)</span>
<span class="cp">#define SDRC_RFR_CTRL_100MHz	(0x0002da01 | 1)</span>
<span class="cp">#define SDRC_RFR_CTRL_110MHz	(0x0002da01 | 1) </span><span class="cm">/* Need to calc */</span><span class="cp"></span>
<span class="cp">#define SDRC_RFR_CTRL_BYPASS	(0x00005000 | 1) </span><span class="cm">/* Need to calc */</span><span class="cp"></span>


<span class="cm">/*</span>
<span class="cm"> * SMS register access</span>
<span class="cm"> */</span>

<span class="cp">#define OMAP242X_SMS_REGADDR(reg)					\</span>
<span class="cp">		(void __iomem *)OMAP2_L3_IO_ADDRESS(OMAP2420_SMS_BASE + reg)</span>
<span class="cp">#define OMAP243X_SMS_REGADDR(reg)					\</span>
<span class="cp">		(void __iomem *)OMAP2_L3_IO_ADDRESS(OMAP243X_SMS_BASE + reg)</span>
<span class="cp">#define OMAP343X_SMS_REGADDR(reg)					\</span>
<span class="cp">		(void __iomem *)OMAP2_L3_IO_ADDRESS(OMAP343X_SMS_BASE + reg)</span>

<span class="cm">/* SMS register offsets - read/write with sms_{read,write}_reg() */</span>

<span class="cp">#define SMS_SYSCONFIG			0x010</span>
<span class="cp">#define SMS_ROT_CONTROL(context)	(0x180 + 0x10 * context)</span>
<span class="cp">#define SMS_ROT_SIZE(context)		(0x184 + 0x10 * context)</span>
<span class="cp">#define SMS_ROT_PHYSICAL_BA(context)	(0x188 + 0x10 * context)</span>
<span class="cm">/* REVISIT: fill in other SMS registers here */</span>


<span class="cp">#ifndef __ASSEMBLER__</span>

<span class="cm">/**</span>
<span class="cm"> * struct omap_sdrc_params - SDRC parameters for a given SDRC clock rate</span>
<span class="cm"> * @rate: SDRC clock rate (in Hz)</span>
<span class="cm"> * @actim_ctrla: Value to program to SDRC_ACTIM_CTRLA for this rate</span>
<span class="cm"> * @actim_ctrlb: Value to program to SDRC_ACTIM_CTRLB for this rate</span>
<span class="cm"> * @rfr_ctrl: Value to program to SDRC_RFR_CTRL for this rate</span>
<span class="cm"> * @mr: Value to program to SDRC_MR for this rate</span>
<span class="cm"> *</span>
<span class="cm"> * This structure holds a pre-computed set of register values for the</span>
<span class="cm"> * SDRC for a given SDRC clock rate and SDRAM chip.  These are</span>
<span class="cm"> * intended to be pre-computed and specified in an array in the board-*.c</span>
<span class="cm"> * files.  The structure is keyed off the &#39;rate&#39; field.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">omap_sdrc_params</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">actim_ctrla</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">actim_ctrlb</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rfr_ctrl</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mr</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP3)</span>
<span class="kt">void</span> <span class="n">omap2_sdrc_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">omap_sdrc_params</span> <span class="o">*</span><span class="n">sdrc_cs0</span><span class="p">,</span>
			    <span class="k">struct</span> <span class="n">omap_sdrc_params</span> <span class="o">*</span><span class="n">sdrc_cs1</span><span class="p">);</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">omap2_sdrc_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">omap_sdrc_params</span> <span class="o">*</span><span class="n">sdrc_cs0</span><span class="p">,</span>
					  <span class="k">struct</span> <span class="n">omap_sdrc_params</span> <span class="o">*</span><span class="n">sdrc_cs1</span><span class="p">)</span> <span class="p">{};</span>
<span class="cp">#endif</span>

<span class="kt">int</span> <span class="n">omap2_sdrc_get_params</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">r</span><span class="p">,</span>
			  <span class="k">struct</span> <span class="n">omap_sdrc_params</span> <span class="o">**</span><span class="n">sdrc_cs0</span><span class="p">,</span>
			  <span class="k">struct</span> <span class="n">omap_sdrc_params</span> <span class="o">**</span><span class="n">sdrc_cs1</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">omap2_sms_save_context</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">omap2_sms_restore_context</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="kt">void</span> <span class="n">omap2_sms_write_rot_control</span><span class="p">(</span><span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">ctx</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">omap2_sms_write_rot_size</span><span class="p">(</span><span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">ctx</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">omap2_sms_write_rot_physical_ba</span><span class="p">(</span><span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">ctx</span><span class="p">);</span>

<span class="cp">#ifdef CONFIG_ARCH_OMAP2</span>

<span class="k">struct</span> <span class="n">memory_timings</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">m_type</span><span class="p">;</span>		<span class="cm">/* ddr = 1, sdr = 0 */</span>
	<span class="n">u32</span> <span class="n">dll_mode</span><span class="p">;</span>		<span class="cm">/* use lock mode = 1, unlock mode = 0 */</span>
	<span class="n">u32</span> <span class="n">slow_dll_ctrl</span><span class="p">;</span>	<span class="cm">/* unlock mode, dll value for slow speed */</span>
	<span class="n">u32</span> <span class="n">fast_dll_ctrl</span><span class="p">;</span>	<span class="cm">/* unlock mode, dll value for fast speed */</span>
	<span class="n">u32</span> <span class="n">base_cs</span><span class="p">;</span>		<span class="cm">/* base chip select to use for calculations */</span>
<span class="p">};</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">omap2xxx_sdrc_init_params</span><span class="p">(</span><span class="n">u32</span> <span class="n">force_lock_to_unlock_mode</span><span class="p">);</span>
<span class="k">struct</span> <span class="n">omap_sdrc_params</span> <span class="o">*</span><span class="n">rx51_get_sdram_timings</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="n">u32</span> <span class="n">omap2xxx_sdrc_dll_is_unlocked</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="n">u32</span> <span class="n">omap2xxx_sdrc_reprogram</span><span class="p">(</span><span class="n">u32</span> <span class="n">level</span><span class="p">,</span> <span class="n">u32</span> <span class="n">force</span><span class="p">);</span>

<span class="cp">#endif  </span><span class="cm">/* CONFIG_ARCH_OMAP2 */</span><span class="cp"></span>

<span class="cp">#endif  </span><span class="cm">/* __ASSEMBLER__ */</span><span class="cp"></span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
