
06.PWM_DCMOTOR_SERVO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009618  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002ac  080097c8  080097c8  000197c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009a74  08009a74  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08009a74  08009a74  00019a74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009a7c  08009a7c  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009a7c  08009a7c  00019a7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009a80  08009a80  00019a80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08009a84  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020078  2**0
                  CONTENTS
 10 .bss          00000a54  20000078  20000078  00020078  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000acc  20000acc  00020078  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001b628  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003734  00000000  00000000  0003b6d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000016f0  00000000  00000000  0003ee08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001590  00000000  00000000  000404f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000279db  00000000  00000000  00041a88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001be04  00000000  00000000  00069463  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e739a  00000000  00000000  00085267  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0016c601  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006c38  00000000  00000000  0016c654  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000078 	.word	0x20000078
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080097b0 	.word	0x080097b0

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000007c 	.word	0x2000007c
 80001ec:	080097b0 	.word	0x080097b0

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__aeabi_d2iz>:
 8000a2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a30:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a34:	d215      	bcs.n	8000a62 <__aeabi_d2iz+0x36>
 8000a36:	d511      	bpl.n	8000a5c <__aeabi_d2iz+0x30>
 8000a38:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a40:	d912      	bls.n	8000a68 <__aeabi_d2iz+0x3c>
 8000a42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a4e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a52:	fa23 f002 	lsr.w	r0, r3, r2
 8000a56:	bf18      	it	ne
 8000a58:	4240      	negne	r0, r0
 8000a5a:	4770      	bx	lr
 8000a5c:	f04f 0000 	mov.w	r0, #0
 8000a60:	4770      	bx	lr
 8000a62:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a66:	d105      	bne.n	8000a74 <__aeabi_d2iz+0x48>
 8000a68:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a6c:	bf08      	it	eq
 8000a6e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a72:	4770      	bx	lr
 8000a74:	f04f 0000 	mov.w	r0, #0
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop

08000a7c <__aeabi_uldivmod>:
 8000a7c:	b953      	cbnz	r3, 8000a94 <__aeabi_uldivmod+0x18>
 8000a7e:	b94a      	cbnz	r2, 8000a94 <__aeabi_uldivmod+0x18>
 8000a80:	2900      	cmp	r1, #0
 8000a82:	bf08      	it	eq
 8000a84:	2800      	cmpeq	r0, #0
 8000a86:	bf1c      	itt	ne
 8000a88:	f04f 31ff 	movne.w	r1, #4294967295
 8000a8c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a90:	f000 b974 	b.w	8000d7c <__aeabi_idiv0>
 8000a94:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a98:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a9c:	f000 f806 	bl	8000aac <__udivmoddi4>
 8000aa0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000aa4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000aa8:	b004      	add	sp, #16
 8000aaa:	4770      	bx	lr

08000aac <__udivmoddi4>:
 8000aac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ab0:	9d08      	ldr	r5, [sp, #32]
 8000ab2:	4604      	mov	r4, r0
 8000ab4:	468e      	mov	lr, r1
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d14d      	bne.n	8000b56 <__udivmoddi4+0xaa>
 8000aba:	428a      	cmp	r2, r1
 8000abc:	4694      	mov	ip, r2
 8000abe:	d969      	bls.n	8000b94 <__udivmoddi4+0xe8>
 8000ac0:	fab2 f282 	clz	r2, r2
 8000ac4:	b152      	cbz	r2, 8000adc <__udivmoddi4+0x30>
 8000ac6:	fa01 f302 	lsl.w	r3, r1, r2
 8000aca:	f1c2 0120 	rsb	r1, r2, #32
 8000ace:	fa20 f101 	lsr.w	r1, r0, r1
 8000ad2:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ad6:	ea41 0e03 	orr.w	lr, r1, r3
 8000ada:	4094      	lsls	r4, r2
 8000adc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ae0:	0c21      	lsrs	r1, r4, #16
 8000ae2:	fbbe f6f8 	udiv	r6, lr, r8
 8000ae6:	fa1f f78c 	uxth.w	r7, ip
 8000aea:	fb08 e316 	mls	r3, r8, r6, lr
 8000aee:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000af2:	fb06 f107 	mul.w	r1, r6, r7
 8000af6:	4299      	cmp	r1, r3
 8000af8:	d90a      	bls.n	8000b10 <__udivmoddi4+0x64>
 8000afa:	eb1c 0303 	adds.w	r3, ip, r3
 8000afe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000b02:	f080 811f 	bcs.w	8000d44 <__udivmoddi4+0x298>
 8000b06:	4299      	cmp	r1, r3
 8000b08:	f240 811c 	bls.w	8000d44 <__udivmoddi4+0x298>
 8000b0c:	3e02      	subs	r6, #2
 8000b0e:	4463      	add	r3, ip
 8000b10:	1a5b      	subs	r3, r3, r1
 8000b12:	b2a4      	uxth	r4, r4
 8000b14:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b18:	fb08 3310 	mls	r3, r8, r0, r3
 8000b1c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b20:	fb00 f707 	mul.w	r7, r0, r7
 8000b24:	42a7      	cmp	r7, r4
 8000b26:	d90a      	bls.n	8000b3e <__udivmoddi4+0x92>
 8000b28:	eb1c 0404 	adds.w	r4, ip, r4
 8000b2c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b30:	f080 810a 	bcs.w	8000d48 <__udivmoddi4+0x29c>
 8000b34:	42a7      	cmp	r7, r4
 8000b36:	f240 8107 	bls.w	8000d48 <__udivmoddi4+0x29c>
 8000b3a:	4464      	add	r4, ip
 8000b3c:	3802      	subs	r0, #2
 8000b3e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b42:	1be4      	subs	r4, r4, r7
 8000b44:	2600      	movs	r6, #0
 8000b46:	b11d      	cbz	r5, 8000b50 <__udivmoddi4+0xa4>
 8000b48:	40d4      	lsrs	r4, r2
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	e9c5 4300 	strd	r4, r3, [r5]
 8000b50:	4631      	mov	r1, r6
 8000b52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b56:	428b      	cmp	r3, r1
 8000b58:	d909      	bls.n	8000b6e <__udivmoddi4+0xc2>
 8000b5a:	2d00      	cmp	r5, #0
 8000b5c:	f000 80ef 	beq.w	8000d3e <__udivmoddi4+0x292>
 8000b60:	2600      	movs	r6, #0
 8000b62:	e9c5 0100 	strd	r0, r1, [r5]
 8000b66:	4630      	mov	r0, r6
 8000b68:	4631      	mov	r1, r6
 8000b6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b6e:	fab3 f683 	clz	r6, r3
 8000b72:	2e00      	cmp	r6, #0
 8000b74:	d14a      	bne.n	8000c0c <__udivmoddi4+0x160>
 8000b76:	428b      	cmp	r3, r1
 8000b78:	d302      	bcc.n	8000b80 <__udivmoddi4+0xd4>
 8000b7a:	4282      	cmp	r2, r0
 8000b7c:	f200 80f9 	bhi.w	8000d72 <__udivmoddi4+0x2c6>
 8000b80:	1a84      	subs	r4, r0, r2
 8000b82:	eb61 0303 	sbc.w	r3, r1, r3
 8000b86:	2001      	movs	r0, #1
 8000b88:	469e      	mov	lr, r3
 8000b8a:	2d00      	cmp	r5, #0
 8000b8c:	d0e0      	beq.n	8000b50 <__udivmoddi4+0xa4>
 8000b8e:	e9c5 4e00 	strd	r4, lr, [r5]
 8000b92:	e7dd      	b.n	8000b50 <__udivmoddi4+0xa4>
 8000b94:	b902      	cbnz	r2, 8000b98 <__udivmoddi4+0xec>
 8000b96:	deff      	udf	#255	; 0xff
 8000b98:	fab2 f282 	clz	r2, r2
 8000b9c:	2a00      	cmp	r2, #0
 8000b9e:	f040 8092 	bne.w	8000cc6 <__udivmoddi4+0x21a>
 8000ba2:	eba1 010c 	sub.w	r1, r1, ip
 8000ba6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000baa:	fa1f fe8c 	uxth.w	lr, ip
 8000bae:	2601      	movs	r6, #1
 8000bb0:	0c20      	lsrs	r0, r4, #16
 8000bb2:	fbb1 f3f7 	udiv	r3, r1, r7
 8000bb6:	fb07 1113 	mls	r1, r7, r3, r1
 8000bba:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000bbe:	fb0e f003 	mul.w	r0, lr, r3
 8000bc2:	4288      	cmp	r0, r1
 8000bc4:	d908      	bls.n	8000bd8 <__udivmoddi4+0x12c>
 8000bc6:	eb1c 0101 	adds.w	r1, ip, r1
 8000bca:	f103 38ff 	add.w	r8, r3, #4294967295
 8000bce:	d202      	bcs.n	8000bd6 <__udivmoddi4+0x12a>
 8000bd0:	4288      	cmp	r0, r1
 8000bd2:	f200 80cb 	bhi.w	8000d6c <__udivmoddi4+0x2c0>
 8000bd6:	4643      	mov	r3, r8
 8000bd8:	1a09      	subs	r1, r1, r0
 8000bda:	b2a4      	uxth	r4, r4
 8000bdc:	fbb1 f0f7 	udiv	r0, r1, r7
 8000be0:	fb07 1110 	mls	r1, r7, r0, r1
 8000be4:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000be8:	fb0e fe00 	mul.w	lr, lr, r0
 8000bec:	45a6      	cmp	lr, r4
 8000bee:	d908      	bls.n	8000c02 <__udivmoddi4+0x156>
 8000bf0:	eb1c 0404 	adds.w	r4, ip, r4
 8000bf4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000bf8:	d202      	bcs.n	8000c00 <__udivmoddi4+0x154>
 8000bfa:	45a6      	cmp	lr, r4
 8000bfc:	f200 80bb 	bhi.w	8000d76 <__udivmoddi4+0x2ca>
 8000c00:	4608      	mov	r0, r1
 8000c02:	eba4 040e 	sub.w	r4, r4, lr
 8000c06:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000c0a:	e79c      	b.n	8000b46 <__udivmoddi4+0x9a>
 8000c0c:	f1c6 0720 	rsb	r7, r6, #32
 8000c10:	40b3      	lsls	r3, r6
 8000c12:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c16:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c1a:	fa20 f407 	lsr.w	r4, r0, r7
 8000c1e:	fa01 f306 	lsl.w	r3, r1, r6
 8000c22:	431c      	orrs	r4, r3
 8000c24:	40f9      	lsrs	r1, r7
 8000c26:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c2a:	fa00 f306 	lsl.w	r3, r0, r6
 8000c2e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000c32:	0c20      	lsrs	r0, r4, #16
 8000c34:	fa1f fe8c 	uxth.w	lr, ip
 8000c38:	fb09 1118 	mls	r1, r9, r8, r1
 8000c3c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c40:	fb08 f00e 	mul.w	r0, r8, lr
 8000c44:	4288      	cmp	r0, r1
 8000c46:	fa02 f206 	lsl.w	r2, r2, r6
 8000c4a:	d90b      	bls.n	8000c64 <__udivmoddi4+0x1b8>
 8000c4c:	eb1c 0101 	adds.w	r1, ip, r1
 8000c50:	f108 3aff 	add.w	sl, r8, #4294967295
 8000c54:	f080 8088 	bcs.w	8000d68 <__udivmoddi4+0x2bc>
 8000c58:	4288      	cmp	r0, r1
 8000c5a:	f240 8085 	bls.w	8000d68 <__udivmoddi4+0x2bc>
 8000c5e:	f1a8 0802 	sub.w	r8, r8, #2
 8000c62:	4461      	add	r1, ip
 8000c64:	1a09      	subs	r1, r1, r0
 8000c66:	b2a4      	uxth	r4, r4
 8000c68:	fbb1 f0f9 	udiv	r0, r1, r9
 8000c6c:	fb09 1110 	mls	r1, r9, r0, r1
 8000c70:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000c74:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c78:	458e      	cmp	lr, r1
 8000c7a:	d908      	bls.n	8000c8e <__udivmoddi4+0x1e2>
 8000c7c:	eb1c 0101 	adds.w	r1, ip, r1
 8000c80:	f100 34ff 	add.w	r4, r0, #4294967295
 8000c84:	d26c      	bcs.n	8000d60 <__udivmoddi4+0x2b4>
 8000c86:	458e      	cmp	lr, r1
 8000c88:	d96a      	bls.n	8000d60 <__udivmoddi4+0x2b4>
 8000c8a:	3802      	subs	r0, #2
 8000c8c:	4461      	add	r1, ip
 8000c8e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c92:	fba0 9402 	umull	r9, r4, r0, r2
 8000c96:	eba1 010e 	sub.w	r1, r1, lr
 8000c9a:	42a1      	cmp	r1, r4
 8000c9c:	46c8      	mov	r8, r9
 8000c9e:	46a6      	mov	lr, r4
 8000ca0:	d356      	bcc.n	8000d50 <__udivmoddi4+0x2a4>
 8000ca2:	d053      	beq.n	8000d4c <__udivmoddi4+0x2a0>
 8000ca4:	b15d      	cbz	r5, 8000cbe <__udivmoddi4+0x212>
 8000ca6:	ebb3 0208 	subs.w	r2, r3, r8
 8000caa:	eb61 010e 	sbc.w	r1, r1, lr
 8000cae:	fa01 f707 	lsl.w	r7, r1, r7
 8000cb2:	fa22 f306 	lsr.w	r3, r2, r6
 8000cb6:	40f1      	lsrs	r1, r6
 8000cb8:	431f      	orrs	r7, r3
 8000cba:	e9c5 7100 	strd	r7, r1, [r5]
 8000cbe:	2600      	movs	r6, #0
 8000cc0:	4631      	mov	r1, r6
 8000cc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc6:	f1c2 0320 	rsb	r3, r2, #32
 8000cca:	40d8      	lsrs	r0, r3
 8000ccc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cd0:	fa21 f303 	lsr.w	r3, r1, r3
 8000cd4:	4091      	lsls	r1, r2
 8000cd6:	4301      	orrs	r1, r0
 8000cd8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cdc:	fa1f fe8c 	uxth.w	lr, ip
 8000ce0:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ce4:	fb07 3610 	mls	r6, r7, r0, r3
 8000ce8:	0c0b      	lsrs	r3, r1, #16
 8000cea:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000cee:	fb00 f60e 	mul.w	r6, r0, lr
 8000cf2:	429e      	cmp	r6, r3
 8000cf4:	fa04 f402 	lsl.w	r4, r4, r2
 8000cf8:	d908      	bls.n	8000d0c <__udivmoddi4+0x260>
 8000cfa:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfe:	f100 38ff 	add.w	r8, r0, #4294967295
 8000d02:	d22f      	bcs.n	8000d64 <__udivmoddi4+0x2b8>
 8000d04:	429e      	cmp	r6, r3
 8000d06:	d92d      	bls.n	8000d64 <__udivmoddi4+0x2b8>
 8000d08:	3802      	subs	r0, #2
 8000d0a:	4463      	add	r3, ip
 8000d0c:	1b9b      	subs	r3, r3, r6
 8000d0e:	b289      	uxth	r1, r1
 8000d10:	fbb3 f6f7 	udiv	r6, r3, r7
 8000d14:	fb07 3316 	mls	r3, r7, r6, r3
 8000d18:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d1c:	fb06 f30e 	mul.w	r3, r6, lr
 8000d20:	428b      	cmp	r3, r1
 8000d22:	d908      	bls.n	8000d36 <__udivmoddi4+0x28a>
 8000d24:	eb1c 0101 	adds.w	r1, ip, r1
 8000d28:	f106 38ff 	add.w	r8, r6, #4294967295
 8000d2c:	d216      	bcs.n	8000d5c <__udivmoddi4+0x2b0>
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d914      	bls.n	8000d5c <__udivmoddi4+0x2b0>
 8000d32:	3e02      	subs	r6, #2
 8000d34:	4461      	add	r1, ip
 8000d36:	1ac9      	subs	r1, r1, r3
 8000d38:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000d3c:	e738      	b.n	8000bb0 <__udivmoddi4+0x104>
 8000d3e:	462e      	mov	r6, r5
 8000d40:	4628      	mov	r0, r5
 8000d42:	e705      	b.n	8000b50 <__udivmoddi4+0xa4>
 8000d44:	4606      	mov	r6, r0
 8000d46:	e6e3      	b.n	8000b10 <__udivmoddi4+0x64>
 8000d48:	4618      	mov	r0, r3
 8000d4a:	e6f8      	b.n	8000b3e <__udivmoddi4+0x92>
 8000d4c:	454b      	cmp	r3, r9
 8000d4e:	d2a9      	bcs.n	8000ca4 <__udivmoddi4+0x1f8>
 8000d50:	ebb9 0802 	subs.w	r8, r9, r2
 8000d54:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000d58:	3801      	subs	r0, #1
 8000d5a:	e7a3      	b.n	8000ca4 <__udivmoddi4+0x1f8>
 8000d5c:	4646      	mov	r6, r8
 8000d5e:	e7ea      	b.n	8000d36 <__udivmoddi4+0x28a>
 8000d60:	4620      	mov	r0, r4
 8000d62:	e794      	b.n	8000c8e <__udivmoddi4+0x1e2>
 8000d64:	4640      	mov	r0, r8
 8000d66:	e7d1      	b.n	8000d0c <__udivmoddi4+0x260>
 8000d68:	46d0      	mov	r8, sl
 8000d6a:	e77b      	b.n	8000c64 <__udivmoddi4+0x1b8>
 8000d6c:	3b02      	subs	r3, #2
 8000d6e:	4461      	add	r1, ip
 8000d70:	e732      	b.n	8000bd8 <__udivmoddi4+0x12c>
 8000d72:	4630      	mov	r0, r6
 8000d74:	e709      	b.n	8000b8a <__udivmoddi4+0xde>
 8000d76:	4464      	add	r4, ip
 8000d78:	3802      	subs	r0, #2
 8000d7a:	e742      	b.n	8000c02 <__udivmoddi4+0x156>

08000d7c <__aeabi_idiv0>:
 8000d7c:	4770      	bx	lr
 8000d7e:	bf00      	nop

08000d80 <DHT11_processing>:

#if 1
// dht11time 150 300 200 -> comportmaster
int dht11time = 150;
void DHT11_processing(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b086      	sub	sp, #24
 8000d84:	af00      	add	r7, sp, #0
	uint8_t i_RH, d_RH, i_Tmp, d_Tmp;
	char lcd_buff[20];						//

	if (TIM10_10ms_counter >= dht11time)			// 1500ms
 8000d86:	4b21      	ldr	r3, [pc, #132]	; (8000e0c <DHT11_processing+0x8c>)
 8000d88:	681a      	ldr	r2, [r3, #0]
 8000d8a:	4b21      	ldr	r3, [pc, #132]	; (8000e10 <DHT11_processing+0x90>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	db37      	blt.n	8000e02 <DHT11_processing+0x82>
	{
		TIM10_10ms_counter = 0;
 8000d92:	4b1e      	ldr	r3, [pc, #120]	; (8000e0c <DHT11_processing+0x8c>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	601a      	str	r2, [r3, #0]
		DHT11_trriger();
 8000d98:	f000 f854 	bl	8000e44 <DHT11_trriger>
		DHT11_DataLine_Input();
 8000d9c:	f000 f868 	bl	8000e70 <DHT11_DataLine_Input>
		DHT11_dumi_read();
 8000da0:	f000 f8d6 	bl	8000f50 <DHT11_dumi_read>

		i_RH = DHT11_rx_Data();
 8000da4:	f000 f89e 	bl	8000ee4 <DHT11_rx_Data>
 8000da8:	4603      	mov	r3, r0
 8000daa:	75fb      	strb	r3, [r7, #23]
		d_RH = DHT11_rx_Data();
 8000dac:	f000 f89a 	bl	8000ee4 <DHT11_rx_Data>
 8000db0:	4603      	mov	r3, r0
 8000db2:	75bb      	strb	r3, [r7, #22]
		i_Tmp = DHT11_rx_Data();
 8000db4:	f000 f896 	bl	8000ee4 <DHT11_rx_Data>
 8000db8:	4603      	mov	r3, r0
 8000dba:	757b      	strb	r3, [r7, #21]
		d_Tmp = DHT11_rx_Data();
 8000dbc:	f000 f892 	bl	8000ee4 <DHT11_rx_Data>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	753b      	strb	r3, [r7, #20]

		DHT11_DataLine_Output();
 8000dc4:	f000 f870 	bl	8000ea8 <DHT11_DataLine_Output>
		HAL_GPIO_WritePin(DHT11_PORT, DHT11_DATA_RIN, GPIO_PIN_SET);
 8000dc8:	2201      	movs	r2, #1
 8000dca:	2101      	movs	r1, #1
 8000dcc:	4811      	ldr	r0, [pc, #68]	; (8000e14 <DHT11_processing+0x94>)
 8000dce:	f002 fedf 	bl	8003b90 <HAL_GPIO_WritePin>

		printf("[Tmp]%d\n",(int)i_Tmp);
 8000dd2:	7d7b      	ldrb	r3, [r7, #21]
 8000dd4:	4619      	mov	r1, r3
 8000dd6:	4810      	ldr	r0, [pc, #64]	; (8000e18 <DHT11_processing+0x98>)
 8000dd8:	f007 fa6a 	bl	80082b0 <iprintf>
		printf("[Wet]%d\n",(int)i_RH);
 8000ddc:	7dfb      	ldrb	r3, [r7, #23]
 8000dde:	4619      	mov	r1, r3
 8000de0:	480e      	ldr	r0, [pc, #56]	; (8000e1c <DHT11_processing+0x9c>)
 8000de2:	f007 fa65 	bl	80082b0 <iprintf>
		sprintf(lcd_buff, "Tmp:%d Wet:%d", (int)i_Tmp, (int)i_RH);
 8000de6:	7d7a      	ldrb	r2, [r7, #21]
 8000de8:	7dfb      	ldrb	r3, [r7, #23]
 8000dea:	4638      	mov	r0, r7
 8000dec:	490c      	ldr	r1, [pc, #48]	; (8000e20 <DHT11_processing+0xa0>)
 8000dee:	f007 faed 	bl	80083cc <siprintf>
		move_cursor(0,0);					// 커서 0line 0col 이동
 8000df2:	2100      	movs	r1, #0
 8000df4:	2000      	movs	r0, #0
 8000df6:	f000 fa2b 	bl	8001250 <move_cursor>
		lcd_string(lcd_buff); 				// HEX 0x20 미만은 LCD 입력 안됨 (\n 안됨)
 8000dfa:	463b      	mov	r3, r7
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f000 fa12 	bl	8001226 <lcd_string>
	}
}
 8000e02:	bf00      	nop
 8000e04:	3718      	adds	r7, #24
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bd80      	pop	{r7, pc}
 8000e0a:	bf00      	nop
 8000e0c:	20000a34 	.word	0x20000a34
 8000e10:	20000000 	.word	0x20000000
 8000e14:	40020000 	.word	0x40020000
 8000e18:	080097d8 	.word	0x080097d8
 8000e1c:	080097e4 	.word	0x080097e4
 8000e20:	080097f0 	.word	0x080097f0

08000e24 <DHT11_Init>:
//	FND_update(i_Tmp*100 + i_RH);
}
#endif											// original code

void DHT11_Init(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DHT11_PORT, DHT11_DATA_RIN, GPIO_PIN_SET);
 8000e28:	2201      	movs	r2, #1
 8000e2a:	2101      	movs	r1, #1
 8000e2c:	4804      	ldr	r0, [pc, #16]	; (8000e40 <DHT11_Init+0x1c>)
 8000e2e:	f002 feaf 	bl	8003b90 <HAL_GPIO_WritePin>
	HAL_Delay(3000);
 8000e32:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000e36:	f001 fff7 	bl	8002e28 <HAL_Delay>
	return;
 8000e3a:	bf00      	nop
}
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	40020000 	.word	0x40020000

08000e44 <DHT11_trriger>:


void DHT11_trriger(void)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DHT11_PORT, DHT11_DATA_RIN, GPIO_PIN_RESET);
 8000e48:	2200      	movs	r2, #0
 8000e4a:	2101      	movs	r1, #1
 8000e4c:	4807      	ldr	r0, [pc, #28]	; (8000e6c <DHT11_trriger+0x28>)
 8000e4e:	f002 fe9f 	bl	8003b90 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8000e52:	2014      	movs	r0, #20
 8000e54:	f001 ffe8 	bl	8002e28 <HAL_Delay>
	
	HAL_GPIO_WritePin(DHT11_PORT, DHT11_DATA_RIN, GPIO_PIN_SET);
 8000e58:	2201      	movs	r2, #1
 8000e5a:	2101      	movs	r1, #1
 8000e5c:	4803      	ldr	r0, [pc, #12]	; (8000e6c <DHT11_trriger+0x28>)
 8000e5e:	f002 fe97 	bl	8003b90 <HAL_GPIO_WritePin>
	delay_us(7);
 8000e62:	2007      	movs	r0, #7
 8000e64:	f000 fbfc 	bl	8001660 <delay_us>
	return;
 8000e68:	bf00      	nop
}
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	40020000 	.word	0x40020000

08000e70 <DHT11_DataLine_Input>:

// 데이터 시트보고 오실로스코프 코딩할 줄 알아야
void DHT11_DataLine_Input(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b086      	sub	sp, #24
 8000e74:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e76:	1d3b      	adds	r3, r7, #4
 8000e78:	2200      	movs	r2, #0
 8000e7a:	601a      	str	r2, [r3, #0]
 8000e7c:	605a      	str	r2, [r3, #4]
 8000e7e:	609a      	str	r2, [r3, #8]
 8000e80:	60da      	str	r2, [r3, #12]
 8000e82:	611a      	str	r2, [r3, #16]
	
	/*Configure GPIO pin : PH0 */
  GPIO_InitStruct.Pin = DHT11_DATA_RIN;
 8000e84:	2301      	movs	r3, #1
 8000e86:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;			//Change Output to Input
 8000e88:	2300      	movs	r3, #0
 8000e8a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8000e90:	1d3b      	adds	r3, r7, #4
 8000e92:	4619      	mov	r1, r3
 8000e94:	4803      	ldr	r0, [pc, #12]	; (8000ea4 <DHT11_DataLine_Input+0x34>)
 8000e96:	f002 fcb7 	bl	8003808 <HAL_GPIO_Init>
	
	return;
 8000e9a:	bf00      	nop
}
 8000e9c:	3718      	adds	r7, #24
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	bf00      	nop
 8000ea4:	40020000 	.word	0x40020000

08000ea8 <DHT11_DataLine_Output>:


void DHT11_DataLine_Output(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b086      	sub	sp, #24
 8000eac:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eae:	1d3b      	adds	r3, r7, #4
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	601a      	str	r2, [r3, #0]
 8000eb4:	605a      	str	r2, [r3, #4]
 8000eb6:	609a      	str	r2, [r3, #8]
 8000eb8:	60da      	str	r2, [r3, #12]
 8000eba:	611a      	str	r2, [r3, #16]
	
	/*Configure GPIO pin : PH0 */
  GPIO_InitStruct.Pin = DHT11_DATA_RIN;
 8000ebc:	2301      	movs	r3, #1
 8000ebe:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;			//Change Input to Output 
 8000ec0:	2301      	movs	r3, #1
 8000ec2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8000ecc:	1d3b      	adds	r3, r7, #4
 8000ece:	4619      	mov	r1, r3
 8000ed0:	4803      	ldr	r0, [pc, #12]	; (8000ee0 <DHT11_DataLine_Output+0x38>)
 8000ed2:	f002 fc99 	bl	8003808 <HAL_GPIO_Init>
	
	return;
 8000ed6:	bf00      	nop
}
 8000ed8:	3718      	adds	r7, #24
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	40020000 	.word	0x40020000

08000ee4 <DHT11_rx_Data>:


uint8_t DHT11_rx_Data(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
	uint8_t rx_data = 0;							// 8bit
 8000eea:	2300      	movs	r3, #0
 8000eec:	71fb      	strb	r3, [r7, #7]
	
	for(int i = 0; i < 8; i++)						// 8bit read -> oscilloscope 8 pulse
 8000eee:	2300      	movs	r3, #0
 8000ef0:	603b      	str	r3, [r7, #0]
 8000ef2:	e023      	b.n	8000f3c <DHT11_rx_Data+0x58>
	{
		//when Input Data == 0
		while( 0 == HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN) );		// low일 때 대기, 0일 동안 읽는다 -> high 되면 빠져나옴
 8000ef4:	bf00      	nop
 8000ef6:	2101      	movs	r1, #1
 8000ef8:	4814      	ldr	r0, [pc, #80]	; (8000f4c <DHT11_rx_Data+0x68>)
 8000efa:	f002 fe31 	bl	8003b60 <HAL_GPIO_ReadPin>
 8000efe:	4603      	mov	r3, r0
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d0f8      	beq.n	8000ef6 <DHT11_rx_Data+0x12>
#if 1
		delay_us(40);													// high 뛰었을 때 0(28ms), 1(70ms) 구분을 위해 40ms 넣어줌
 8000f04:	2028      	movs	r0, #40	; 0x28
 8000f06:	f000 fbab 	bl	8001660 <delay_us>
#else  // org
		delay_us(16);
#endif
		rx_data<<=1;													// data 1bit shift
 8000f0a:	79fb      	ldrb	r3, [r7, #7]
 8000f0c:	005b      	lsls	r3, r3, #1
 8000f0e:	71fb      	strb	r3, [r7, #7]
		
		//when Input Data == 1
		if(HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN))
 8000f10:	2101      	movs	r1, #1
 8000f12:	480e      	ldr	r0, [pc, #56]	; (8000f4c <DHT11_rx_Data+0x68>)
 8000f14:	f002 fe24 	bl	8003b60 <HAL_GPIO_ReadPin>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d003      	beq.n	8000f26 <DHT11_rx_Data+0x42>
		{
			rx_data |= 1;												// 1
 8000f1e:	79fb      	ldrb	r3, [r7, #7]
 8000f20:	f043 0301 	orr.w	r3, r3, #1
 8000f24:	71fb      	strb	r3, [r7, #7]
		}
		while( 1 == HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN) );
 8000f26:	bf00      	nop
 8000f28:	2101      	movs	r1, #1
 8000f2a:	4808      	ldr	r0, [pc, #32]	; (8000f4c <DHT11_rx_Data+0x68>)
 8000f2c:	f002 fe18 	bl	8003b60 <HAL_GPIO_ReadPin>
 8000f30:	4603      	mov	r3, r0
 8000f32:	2b01      	cmp	r3, #1
 8000f34:	d0f8      	beq.n	8000f28 <DHT11_rx_Data+0x44>
	for(int i = 0; i < 8; i++)						// 8bit read -> oscilloscope 8 pulse
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	3301      	adds	r3, #1
 8000f3a:	603b      	str	r3, [r7, #0]
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	2b07      	cmp	r3, #7
 8000f40:	ddd8      	ble.n	8000ef4 <DHT11_rx_Data+0x10>
	}
	return rx_data;
 8000f42:	79fb      	ldrb	r3, [r7, #7]
}
 8000f44:	4618      	mov	r0, r3
 8000f46:	3708      	adds	r7, #8
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd80      	pop	{r7, pc}
 8000f4c:	40020000 	.word	0x40020000

08000f50 <DHT11_dumi_read>:


void DHT11_dumi_read(void)											// hand shaking
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	af00      	add	r7, sp, #0
	while( 1 == HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN) );
 8000f54:	bf00      	nop
 8000f56:	2101      	movs	r1, #1
 8000f58:	480b      	ldr	r0, [pc, #44]	; (8000f88 <DHT11_dumi_read+0x38>)
 8000f5a:	f002 fe01 	bl	8003b60 <HAL_GPIO_ReadPin>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	2b01      	cmp	r3, #1
 8000f62:	d0f8      	beq.n	8000f56 <DHT11_dumi_read+0x6>
	while( 0 == HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN) );
 8000f64:	bf00      	nop
 8000f66:	2101      	movs	r1, #1
 8000f68:	4807      	ldr	r0, [pc, #28]	; (8000f88 <DHT11_dumi_read+0x38>)
 8000f6a:	f002 fdf9 	bl	8003b60 <HAL_GPIO_ReadPin>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d0f8      	beq.n	8000f66 <DHT11_dumi_read+0x16>
	while( 1 == HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN) );
 8000f74:	bf00      	nop
 8000f76:	2101      	movs	r1, #1
 8000f78:	4803      	ldr	r0, [pc, #12]	; (8000f88 <DHT11_dumi_read+0x38>)
 8000f7a:	f002 fdf1 	bl	8003b60 <HAL_GPIO_ReadPin>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	2b01      	cmp	r3, #1
 8000f82:	d0f8      	beq.n	8000f76 <DHT11_dumi_read+0x26>
	return;
 8000f84:	bf00      	nop
}
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	40020000 	.word	0x40020000

08000f8c <get_button>:
{BUTTON_RELEASE,BUTTON_RELEASE,BUTTON_RELEASE,BUTTON_RELEASE};

// get_button(gpio, pin, button 번호)
// 완전히 눌렀다 떼면 BUTTON_RELEASE(1)을 return
int get_button(GPIO_TypeDef *GPIO, uint16_t GPIO_PIN, uint8_t button_number)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b084      	sub	sp, #16
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
 8000f94:	460b      	mov	r3, r1
 8000f96:	807b      	strh	r3, [r7, #2]
 8000f98:	4613      	mov	r3, r2
 8000f9a:	707b      	strb	r3, [r7, #1]
	unsigned char curr_state;																				// 리턴값을 담음

	curr_state = HAL_GPIO_ReadPin(GPIO, GPIO_PIN);			// 0, 1
 8000f9c:	887b      	ldrh	r3, [r7, #2]
 8000f9e:	4619      	mov	r1, r3
 8000fa0:	6878      	ldr	r0, [r7, #4]
 8000fa2:	f002 fddd 	bl	8003b60 <HAL_GPIO_ReadPin>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	73fb      	strb	r3, [r7, #15]

	// 버튼이 눌려졌으나 처음 상태
	if (curr_state == BUTTON_PRESS && button_status[button_number] == BUTTON_RELEASE)
 8000faa:	7bfb      	ldrb	r3, [r7, #15]
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d10d      	bne.n	8000fcc <get_button+0x40>
 8000fb0:	787b      	ldrb	r3, [r7, #1]
 8000fb2:	4a11      	ldr	r2, [pc, #68]	; (8000ff8 <get_button+0x6c>)
 8000fb4:	5cd3      	ldrb	r3, [r2, r3]
 8000fb6:	2b01      	cmp	r3, #1
 8000fb8:	d108      	bne.n	8000fcc <get_button+0x40>
	{
		HAL_Delay(80);										// noise 지나가길 기다림
 8000fba:	2050      	movs	r0, #80	; 0x50
 8000fbc:	f001 ff34 	bl	8002e28 <HAL_Delay>
		button_status[button_number] = BUTTON_PRESS;			// 현재의 버튼 상태를 저장
 8000fc0:	787b      	ldrb	r3, [r7, #1]
 8000fc2:	4a0d      	ldr	r2, [pc, #52]	; (8000ff8 <get_button+0x6c>)
 8000fc4:	2100      	movs	r1, #0
 8000fc6:	54d1      	strb	r1, [r2, r3]
		return BUTTON_RELEASE; 								// 버튼이 눌려진 상태나 아직은 noise 상태로 인정
 8000fc8:	2301      	movs	r3, #1
 8000fca:	e011      	b.n	8000ff0 <get_button+0x64>
	}
	else if (curr_state == BUTTON_RELEASE && button_status[button_number] == BUTTON_PRESS)
 8000fcc:	7bfb      	ldrb	r3, [r7, #15]
 8000fce:	2b01      	cmp	r3, #1
 8000fd0:	d10d      	bne.n	8000fee <get_button+0x62>
 8000fd2:	787b      	ldrb	r3, [r7, #1]
 8000fd4:	4a08      	ldr	r2, [pc, #32]	; (8000ff8 <get_button+0x6c>)
 8000fd6:	5cd3      	ldrb	r3, [r2, r3]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d108      	bne.n	8000fee <get_button+0x62>
	{
		// 1. 이전에 버튼이 눌려진 상태였고 지금은 버튼을 뗀 상태이면 		 (버튼 눌렸다 뗀 상태)
		button_status[button_number] = BUTTON_RELEASE;		// 2. button_status table 을 초기화 하고
 8000fdc:	787b      	ldrb	r3, [r7, #1]
 8000fde:	4a06      	ldr	r2, [pc, #24]	; (8000ff8 <get_button+0x6c>)
 8000fe0:	2101      	movs	r1, #1
 8000fe2:	54d1      	strb	r1, [r2, r3]
		HAL_Delay(30);
 8000fe4:	201e      	movs	r0, #30
 8000fe6:	f001 ff1f 	bl	8002e28 <HAL_Delay>
		return BUTTON_PRESS;								// 3. 버튼을 1번 눌렀다 뗀 것으로 인정한다.
 8000fea:	2300      	movs	r3, #0
 8000fec:	e000      	b.n	8000ff0 <get_button+0x64>
	}
	return BUTTON_RELEASE; 									// 나머지는 버튼 누르지 않은 상태
 8000fee:	2301      	movs	r3, #1
}
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	3710      	adds	r7, #16
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}
 8000ff8:	20000004 	.word	0x20000004

08000ffc <dcmotor_pwm_control>:
#endif

// 버튼 012 -> start/stop, speed-up, speed-down
#if 1																		// original code
void dcmotor_pwm_control(void)					// main.c 에서 호출해서 계속 돌릴 함수
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	af00      	add	r7, sp, #0
	// start/stop : button0
	if (get_button(BUTTON0_GPIO_Port, BUTTON0_Pin, 0) == BUTTON_PRESS)		// from led.c line-38
 8001000:	2200      	movs	r2, #0
 8001002:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001006:	4841      	ldr	r0, [pc, #260]	; (800110c <dcmotor_pwm_control+0x110>)
 8001008:	f7ff ffc0 	bl	8000f8c <get_button>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	d12e      	bne.n	8001070 <dcmotor_pwm_control+0x74>
	{
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);								// LD1 (PB0)
 8001012:	2101      	movs	r1, #1
 8001014:	483e      	ldr	r0, [pc, #248]	; (8001110 <dcmotor_pwm_control+0x114>)
 8001016:	f002 fdd4 	bl	8003bc2 <HAL_GPIO_TogglePin>

//			HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, 1);			// test code 정회전 	-> 동작 x...
//			HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, 0);			// test code		-> 동작 x...

		if (!pwm_start_flag)												// 처음 상태
 800101a:	4b3e      	ldr	r3, [pc, #248]	; (8001114 <dcmotor_pwm_control+0x118>)
 800101c:	781b      	ldrb	r3, [r3, #0]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d113      	bne.n	800104a <dcmotor_pwm_control+0x4e>
		{
			pwm_start_flag = 1;
 8001022:	4b3c      	ldr	r3, [pc, #240]	; (8001114 <dcmotor_pwm_control+0x118>)
 8001024:	2201      	movs	r2, #1
 8001026:	701a      	strb	r2, [r3, #0]

			HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, 1);			// test code
 8001028:	2201      	movs	r2, #1
 800102a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800102e:	4837      	ldr	r0, [pc, #220]	; (800110c <dcmotor_pwm_control+0x110>)
 8001030:	f002 fdae 	bl	8003b90 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, 0);			// test code
 8001034:	2200      	movs	r2, #0
 8001036:	f44f 7100 	mov.w	r1, #512	; 0x200
 800103a:	4834      	ldr	r0, [pc, #208]	; (800110c <dcmotor_pwm_control+0x110>)
 800103c:	f002 fda8 	bl	8003b90 <HAL_GPIO_WritePin>

			HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8001040:	2100      	movs	r1, #0
 8001042:	4835      	ldr	r0, [pc, #212]	; (8001118 <dcmotor_pwm_control+0x11c>)
 8001044:	f004 f964 	bl	8005310 <HAL_TIM_PWM_Start>
 8001048:	e012      	b.n	8001070 <dcmotor_pwm_control+0x74>
		}
		else
		{
			pwm_start_flag = 0;
 800104a:	4b32      	ldr	r3, [pc, #200]	; (8001114 <dcmotor_pwm_control+0x118>)
 800104c:	2200      	movs	r2, #0
 800104e:	701a      	strb	r2, [r3, #0]
			HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_1);
 8001050:	2100      	movs	r1, #0
 8001052:	4831      	ldr	r0, [pc, #196]	; (8001118 <dcmotor_pwm_control+0x11c>)
 8001054:	f004 fa24 	bl	80054a0 <HAL_TIM_PWM_Stop>

			HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, 1);			// test code
 8001058:	2201      	movs	r2, #1
 800105a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800105e:	482b      	ldr	r0, [pc, #172]	; (800110c <dcmotor_pwm_control+0x110>)
 8001060:	f002 fd96 	bl	8003b90 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, 1);			// test code
 8001064:	2201      	movs	r2, #1
 8001066:	f44f 7100 	mov.w	r1, #512	; 0x200
 800106a:	4828      	ldr	r0, [pc, #160]	; (800110c <dcmotor_pwm_control+0x110>)
 800106c:	f002 fd90 	bl	8003b90 <HAL_GPIO_WritePin>

		}
	}

	// speed-up : button1
	if (get_button(BUTTON1_GPIO_Port, BUTTON1_Pin, 1) == BUTTON_PRESS)
 8001070:	2201      	movs	r2, #1
 8001072:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001076:	4825      	ldr	r0, [pc, #148]	; (800110c <dcmotor_pwm_control+0x110>)
 8001078:	f7ff ff88 	bl	8000f8c <get_button>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	d11b      	bne.n	80010ba <dcmotor_pwm_control+0xbe>
	{
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);								// LED2
 8001082:	2180      	movs	r1, #128	; 0x80
 8001084:	4822      	ldr	r0, [pc, #136]	; (8001110 <dcmotor_pwm_control+0x114>)
 8001086:	f002 fd9c 	bl	8003bc2 <HAL_GPIO_TogglePin>
		CCR_UP_Value = __HAL_TIM_GET_COMPARE(&htim4, TIM_CHANNEL_1);		// PWM 읽어옴
 800108a:	4b23      	ldr	r3, [pc, #140]	; (8001118 <dcmotor_pwm_control+0x11c>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001090:	b29a      	uxth	r2, r3
 8001092:	4b22      	ldr	r3, [pc, #136]	; (800111c <dcmotor_pwm_control+0x120>)
 8001094:	801a      	strh	r2, [r3, #0]
		CCR_UP_Value += 10;
 8001096:	4b21      	ldr	r3, [pc, #132]	; (800111c <dcmotor_pwm_control+0x120>)
 8001098:	881b      	ldrh	r3, [r3, #0]
 800109a:	330a      	adds	r3, #10
 800109c:	b29a      	uxth	r2, r3
 800109e:	4b1f      	ldr	r3, [pc, #124]	; (800111c <dcmotor_pwm_control+0x120>)
 80010a0:	801a      	strh	r2, [r3, #0]
		if (CCR_UP_Value > 100) CCR_UP_Value = 100;							// -> 오실로스코프에서 버튼1 3번 누르면 듀티 100까지 증가
 80010a2:	4b1e      	ldr	r3, [pc, #120]	; (800111c <dcmotor_pwm_control+0x120>)
 80010a4:	881b      	ldrh	r3, [r3, #0]
 80010a6:	2b64      	cmp	r3, #100	; 0x64
 80010a8:	d902      	bls.n	80010b0 <dcmotor_pwm_control+0xb4>
 80010aa:	4b1c      	ldr	r3, [pc, #112]	; (800111c <dcmotor_pwm_control+0x120>)
 80010ac:	2264      	movs	r2, #100	; 0x64
 80010ae:	801a      	strh	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, CCR_UP_Value);			// H/W에 PWM 업데이트
 80010b0:	4b1a      	ldr	r3, [pc, #104]	; (800111c <dcmotor_pwm_control+0x120>)
 80010b2:	881a      	ldrh	r2, [r3, #0]
 80010b4:	4b18      	ldr	r3, [pc, #96]	; (8001118 <dcmotor_pwm_control+0x11c>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	635a      	str	r2, [r3, #52]	; 0x34
	}

	// speed-down : button2
	if (get_button(BUTTON2_GPIO_Port, BUTTON2_Pin, 2) == BUTTON_PRESS)
 80010ba:	2202      	movs	r2, #2
 80010bc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010c0:	4812      	ldr	r0, [pc, #72]	; (800110c <dcmotor_pwm_control+0x110>)
 80010c2:	f7ff ff63 	bl	8000f8c <get_button>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d11c      	bne.n	8001106 <dcmotor_pwm_control+0x10a>
	{
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);								// LED3
 80010cc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80010d0:	480f      	ldr	r0, [pc, #60]	; (8001110 <dcmotor_pwm_control+0x114>)
 80010d2:	f002 fd76 	bl	8003bc2 <HAL_GPIO_TogglePin>
		CCR_DOWN_Value = __HAL_TIM_GET_COMPARE(&htim4, TIM_CHANNEL_1);		// PWM 읽어옴
 80010d6:	4b10      	ldr	r3, [pc, #64]	; (8001118 <dcmotor_pwm_control+0x11c>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010dc:	b29a      	uxth	r2, r3
 80010de:	4b10      	ldr	r3, [pc, #64]	; (8001120 <dcmotor_pwm_control+0x124>)
 80010e0:	801a      	strh	r2, [r3, #0]
		CCR_DOWN_Value -= 10;
 80010e2:	4b0f      	ldr	r3, [pc, #60]	; (8001120 <dcmotor_pwm_control+0x124>)
 80010e4:	881b      	ldrh	r3, [r3, #0]
 80010e6:	3b0a      	subs	r3, #10
 80010e8:	b29a      	uxth	r2, r3
 80010ea:	4b0d      	ldr	r3, [pc, #52]	; (8001120 <dcmotor_pwm_control+0x124>)
 80010ec:	801a      	strh	r2, [r3, #0]
		if (CCR_DOWN_Value < 60) CCR_DOWN_Value = 60;						// 모터 속도 디폴트 70 -> 오실로스코프에서 버튼2 누르면 60까지 감소 가능
 80010ee:	4b0c      	ldr	r3, [pc, #48]	; (8001120 <dcmotor_pwm_control+0x124>)
 80010f0:	881b      	ldrh	r3, [r3, #0]
 80010f2:	2b3b      	cmp	r3, #59	; 0x3b
 80010f4:	d802      	bhi.n	80010fc <dcmotor_pwm_control+0x100>
 80010f6:	4b0a      	ldr	r3, [pc, #40]	; (8001120 <dcmotor_pwm_control+0x124>)
 80010f8:	223c      	movs	r2, #60	; 0x3c
 80010fa:	801a      	strh	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, CCR_DOWN_Value);
 80010fc:	4b08      	ldr	r3, [pc, #32]	; (8001120 <dcmotor_pwm_control+0x124>)
 80010fe:	881a      	ldrh	r2, [r3, #0]
 8001100:	4b05      	ldr	r3, [pc, #20]	; (8001118 <dcmotor_pwm_control+0x11c>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	635a      	str	r2, [r3, #52]	; 0x34
	}
}
 8001106:	bf00      	nop
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	40021000 	.word	0x40021000
 8001110:	40020400 	.word	0x40020400
 8001114:	20000094 	.word	0x20000094
 8001118:	200003c4 	.word	0x200003c4
 800111c:	20000096 	.word	0x20000096
 8001120:	20000098 	.word	0x20000098

08001124 <lcd_command>:
		HAL_Delay(500);
	}
}

void lcd_command(uint8_t command)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b086      	sub	sp, #24
 8001128:	af02      	add	r7, sp, #8
 800112a:	4603      	mov	r3, r0
 800112c:	71fb      	strb	r3, [r7, #7]

	uint8_t high_nibble, low_nibble;
	uint8_t i2c_buffer[4];
	high_nibble = command & 0xf0;
 800112e:	79fb      	ldrb	r3, [r7, #7]
 8001130:	f023 030f 	bic.w	r3, r3, #15
 8001134:	73fb      	strb	r3, [r7, #15]
	low_nibble = (command<<4) & 0xf0;
 8001136:	79fb      	ldrb	r3, [r7, #7]
 8001138:	011b      	lsls	r3, r3, #4
 800113a:	73bb      	strb	r3, [r7, #14]
	i2c_buffer[0] = high_nibble | 0x04 | 0x08; //en=1, rs=0, rw=0, backlight=1
 800113c:	7bfb      	ldrb	r3, [r7, #15]
 800113e:	f043 030c 	orr.w	r3, r3, #12
 8001142:	b2db      	uxtb	r3, r3
 8001144:	723b      	strb	r3, [r7, #8]
	i2c_buffer[1] = high_nibble | 0x00 | 0x08; //en=0, rs=0, rw=0, backlight=1
 8001146:	7bfb      	ldrb	r3, [r7, #15]
 8001148:	f043 0308 	orr.w	r3, r3, #8
 800114c:	b2db      	uxtb	r3, r3
 800114e:	727b      	strb	r3, [r7, #9]
	i2c_buffer[2] = low_nibble  | 0x04 | 0x08; //en=1, rs=0, rw=0, backlight=1
 8001150:	7bbb      	ldrb	r3, [r7, #14]
 8001152:	f043 030c 	orr.w	r3, r3, #12
 8001156:	b2db      	uxtb	r3, r3
 8001158:	72bb      	strb	r3, [r7, #10]
	i2c_buffer[3] = low_nibble  | 0x00 | 0x08; //en=0, rs=0, rw=0, backlight=1
 800115a:	7bbb      	ldrb	r3, [r7, #14]
 800115c:	f043 0308 	orr.w	r3, r3, #8
 8001160:	b2db      	uxtb	r3, r3
 8001162:	72fb      	strb	r3, [r7, #11]
	while(HAL_I2C_Master_Transmit(&hi2c1, I2C_LCD_ADDRESS,
 8001164:	bf00      	nop
 8001166:	f107 0208 	add.w	r2, r7, #8
 800116a:	2364      	movs	r3, #100	; 0x64
 800116c:	9300      	str	r3, [sp, #0]
 800116e:	2304      	movs	r3, #4
 8001170:	214e      	movs	r1, #78	; 0x4e
 8001172:	4805      	ldr	r0, [pc, #20]	; (8001188 <lcd_command+0x64>)
 8001174:	f002 fe84 	bl	8003e80 <HAL_I2C_Master_Transmit>
 8001178:	4603      	mov	r3, r0
 800117a:	2b00      	cmp	r3, #0
 800117c:	d1f3      	bne.n	8001166 <lcd_command+0x42>
			i2c_buffer, 4, 100)!=HAL_OK){
		//HAL_Delay(1);
	}
	return;
 800117e:	bf00      	nop
}
 8001180:	3710      	adds	r7, #16
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	200002e0 	.word	0x200002e0

0800118c <lcd_data>:

// 1 byte write
void lcd_data(uint8_t data)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b086      	sub	sp, #24
 8001190:	af02      	add	r7, sp, #8
 8001192:	4603      	mov	r3, r0
 8001194:	71fb      	strb	r3, [r7, #7]

	uint8_t high_nibble, low_nibble;
	uint8_t i2c_buffer[4];
	high_nibble = data & 0xf0;
 8001196:	79fb      	ldrb	r3, [r7, #7]
 8001198:	f023 030f 	bic.w	r3, r3, #15
 800119c:	73fb      	strb	r3, [r7, #15]
	low_nibble = (data<<4) & 0xf0;
 800119e:	79fb      	ldrb	r3, [r7, #7]
 80011a0:	011b      	lsls	r3, r3, #4
 80011a2:	73bb      	strb	r3, [r7, #14]
	i2c_buffer[0] = high_nibble | 0x05 | 0x08; //en=1, rs=1, rw=0, backlight=1
 80011a4:	7bfb      	ldrb	r3, [r7, #15]
 80011a6:	f043 030d 	orr.w	r3, r3, #13
 80011aa:	b2db      	uxtb	r3, r3
 80011ac:	723b      	strb	r3, [r7, #8]
	i2c_buffer[1] = high_nibble | 0x01 | 0x08; //en=0, rs=1, rw=0, backlight=1
 80011ae:	7bfb      	ldrb	r3, [r7, #15]
 80011b0:	f043 0309 	orr.w	r3, r3, #9
 80011b4:	b2db      	uxtb	r3, r3
 80011b6:	727b      	strb	r3, [r7, #9]
	i2c_buffer[2] = low_nibble  | 0x05 | 0x08; //en=1, rs=1, rw=0, backlight=1
 80011b8:	7bbb      	ldrb	r3, [r7, #14]
 80011ba:	f043 030d 	orr.w	r3, r3, #13
 80011be:	b2db      	uxtb	r3, r3
 80011c0:	72bb      	strb	r3, [r7, #10]
	i2c_buffer[3] = low_nibble  | 0x01 | 0x08; //en=0, rs=1, rw=0, backlight=1
 80011c2:	7bbb      	ldrb	r3, [r7, #14]
 80011c4:	f043 0309 	orr.w	r3, r3, #9
 80011c8:	b2db      	uxtb	r3, r3
 80011ca:	72fb      	strb	r3, [r7, #11]
	while(HAL_I2C_Master_Transmit(&hi2c1, I2C_LCD_ADDRESS,
 80011cc:	bf00      	nop
 80011ce:	f107 0208 	add.w	r2, r7, #8
 80011d2:	2364      	movs	r3, #100	; 0x64
 80011d4:	9300      	str	r3, [sp, #0]
 80011d6:	2304      	movs	r3, #4
 80011d8:	214e      	movs	r1, #78	; 0x4e
 80011da:	4805      	ldr	r0, [pc, #20]	; (80011f0 <lcd_data+0x64>)
 80011dc:	f002 fe50 	bl	8003e80 <HAL_I2C_Master_Transmit>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d1f3      	bne.n	80011ce <lcd_data+0x42>
			i2c_buffer, 4, 100)!=HAL_OK){
		//HAL_Delay(1);
	}
	return;
 80011e6:	bf00      	nop
}
 80011e8:	3710      	adds	r7, #16
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	200002e0 	.word	0x200002e0

080011f4 <i2c_lcd_init>:
// lcd 초기화
void i2c_lcd_init(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	af00      	add	r7, sp, #0

	lcd_command(0x33);
 80011f8:	2033      	movs	r0, #51	; 0x33
 80011fa:	f7ff ff93 	bl	8001124 <lcd_command>
	lcd_command(0x32);
 80011fe:	2032      	movs	r0, #50	; 0x32
 8001200:	f7ff ff90 	bl	8001124 <lcd_command>
	lcd_command(0x28);	//Function Set 4-bit mode
 8001204:	2028      	movs	r0, #40	; 0x28
 8001206:	f7ff ff8d 	bl	8001124 <lcd_command>
	lcd_command(DISPLAY_ON);
 800120a:	200c      	movs	r0, #12
 800120c:	f7ff ff8a 	bl	8001124 <lcd_command>
	lcd_command(0x06);	//Entry mode set
 8001210:	2006      	movs	r0, #6
 8001212:	f7ff ff87 	bl	8001124 <lcd_command>
	lcd_command(CLEAR_DISPLAY);
 8001216:	2001      	movs	r0, #1
 8001218:	f7ff ff84 	bl	8001124 <lcd_command>
	HAL_Delay(2);
 800121c:	2002      	movs	r0, #2
 800121e:	f001 fe03 	bl	8002e28 <HAL_Delay>
}
 8001222:	bf00      	nop
 8001224:	bd80      	pop	{r7, pc}

08001226 <lcd_string>:

// null을 만날때 까지 string을 LCD에 출력
void lcd_string(uint8_t *str)
{
 8001226:	b580      	push	{r7, lr}
 8001228:	b082      	sub	sp, #8
 800122a:	af00      	add	r7, sp, #0
 800122c:	6078      	str	r0, [r7, #4]
	while(*str)
 800122e:	e006      	b.n	800123e <lcd_string+0x18>
	{
		lcd_data(*str++);
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	1c5a      	adds	r2, r3, #1
 8001234:	607a      	str	r2, [r7, #4]
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	4618      	mov	r0, r3
 800123a:	f7ff ffa7 	bl	800118c <lcd_data>
	while(*str)
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	781b      	ldrb	r3, [r3, #0]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d1f4      	bne.n	8001230 <lcd_string+0xa>
	}
}
 8001246:	bf00      	nop
 8001248:	bf00      	nop
 800124a:	3708      	adds	r7, #8
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}

08001250 <move_cursor>:

// 해당 줄,col으로 이동 하는 함수
void move_cursor(uint8_t row, uint8_t column)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
 8001256:	4603      	mov	r3, r0
 8001258:	460a      	mov	r2, r1
 800125a:	71fb      	strb	r3, [r7, #7]
 800125c:	4613      	mov	r3, r2
 800125e:	71bb      	strb	r3, [r7, #6]
	lcd_command(0x80 | row<<6 | column);
 8001260:	79fb      	ldrb	r3, [r7, #7]
 8001262:	019b      	lsls	r3, r3, #6
 8001264:	b2da      	uxtb	r2, r3
 8001266:	79bb      	ldrb	r3, [r7, #6]
 8001268:	4313      	orrs	r3, r2
 800126a:	b2db      	uxtb	r3, r3
 800126c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001270:	b2db      	uxtb	r3, r3
 8001272:	4618      	mov	r0, r3
 8001274:	f7ff ff56 	bl	8001124 <lcd_command>
	return;
 8001278:	bf00      	nop
}
 800127a:	3708      	adds	r7, #8
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}

08001280 <led_flower_on>:
#endif
	}
}

void led_flower_on(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0
	static int i = 0;

	if (t1ms_counter >= 200)
 8001284:	4b1d      	ldr	r3, [pc, #116]	; (80012fc <led_flower_on+0x7c>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	2bc7      	cmp	r3, #199	; 0xc7
 800128a:	dd1d      	ble.n	80012c8 <led_flower_on+0x48>
	{
		t1ms_counter = 0;
 800128c:	4b1b      	ldr	r3, [pc, #108]	; (80012fc <led_flower_on+0x7c>)
 800128e:	2200      	movs	r2, #0
 8001290:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOD, 0x10 << i, 1);
 8001292:	4b1b      	ldr	r3, [pc, #108]	; (8001300 <led_flower_on+0x80>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	2210      	movs	r2, #16
 8001298:	fa02 f303 	lsl.w	r3, r2, r3
 800129c:	b29b      	uxth	r3, r3
 800129e:	2201      	movs	r2, #1
 80012a0:	4619      	mov	r1, r3
 80012a2:	4818      	ldr	r0, [pc, #96]	; (8001304 <led_flower_on+0x84>)
 80012a4:	f002 fc74 	bl	8003b90 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, 0x08 >> i, 1);
 80012a8:	4b15      	ldr	r3, [pc, #84]	; (8001300 <led_flower_on+0x80>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	2208      	movs	r2, #8
 80012ae:	fa42 f303 	asr.w	r3, r2, r3
 80012b2:	b29b      	uxth	r3, r3
 80012b4:	2201      	movs	r2, #1
 80012b6:	4619      	mov	r1, r3
 80012b8:	4812      	ldr	r0, [pc, #72]	; (8001304 <led_flower_on+0x84>)
 80012ba:	f002 fc69 	bl	8003b90 <HAL_GPIO_WritePin>
		i++;
 80012be:	4b10      	ldr	r3, [pc, #64]	; (8001300 <led_flower_on+0x80>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	3301      	adds	r3, #1
 80012c4:	4a0e      	ldr	r2, [pc, #56]	; (8001300 <led_flower_on+0x80>)
 80012c6:	6013      	str	r3, [r2, #0]
	}
	if (i > 4)
 80012c8:	4b0d      	ldr	r3, [pc, #52]	; (8001300 <led_flower_on+0x80>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	2b04      	cmp	r3, #4
 80012ce:	dd13      	ble.n	80012f8 <led_flower_on+0x78>
	{
		i = 0;
 80012d0:	4b0b      	ldr	r3, [pc, #44]	; (8001300 <led_flower_on+0x80>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	601a      	str	r2, [r3, #0]
		func_index = (func_index + 1) % 8;
 80012d6:	4b0c      	ldr	r3, [pc, #48]	; (8001308 <led_flower_on+0x88>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	3301      	adds	r3, #1
 80012dc:	425a      	negs	r2, r3
 80012de:	f003 0307 	and.w	r3, r3, #7
 80012e2:	f002 0207 	and.w	r2, r2, #7
 80012e6:	bf58      	it	pl
 80012e8:	4253      	negpl	r3, r2
 80012ea:	4a07      	ldr	r2, [pc, #28]	; (8001308 <led_flower_on+0x88>)
 80012ec:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(GPIOD, 0xFF, 0);
 80012ee:	2200      	movs	r2, #0
 80012f0:	21ff      	movs	r1, #255	; 0xff
 80012f2:	4804      	ldr	r0, [pc, #16]	; (8001304 <led_flower_on+0x84>)
 80012f4:	f002 fc4c 	bl	8003b90 <HAL_GPIO_WritePin>
		HAL_Delay(j*100);
		j++;
	}												// original code>
#endif
*/
}
 80012f8:	bf00      	nop
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	20000a3c 	.word	0x20000a3c
 8001300:	200000a0 	.word	0x200000a0
 8001304:	40020c00 	.word	0x40020c00
 8001308:	2000009c 	.word	0x2000009c

0800130c <led_flower_off>:

void led_flower_off(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	af00      	add	r7, sp, #0
	static int i = 0;

	if (t1ms_counter >= 200)
 8001310:	4b1d      	ldr	r3, [pc, #116]	; (8001388 <led_flower_off+0x7c>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	2bc7      	cmp	r3, #199	; 0xc7
 8001316:	dd1d      	ble.n	8001354 <led_flower_off+0x48>
	{
		t1ms_counter = 0;
 8001318:	4b1b      	ldr	r3, [pc, #108]	; (8001388 <led_flower_off+0x7c>)
 800131a:	2200      	movs	r2, #0
 800131c:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOD, 0x01 << i, 0);
 800131e:	4b1b      	ldr	r3, [pc, #108]	; (800138c <led_flower_off+0x80>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	2201      	movs	r2, #1
 8001324:	fa02 f303 	lsl.w	r3, r2, r3
 8001328:	b29b      	uxth	r3, r3
 800132a:	2200      	movs	r2, #0
 800132c:	4619      	mov	r1, r3
 800132e:	4818      	ldr	r0, [pc, #96]	; (8001390 <led_flower_off+0x84>)
 8001330:	f002 fc2e 	bl	8003b90 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, 0x80 >> i, 0);
 8001334:	4b15      	ldr	r3, [pc, #84]	; (800138c <led_flower_off+0x80>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	2280      	movs	r2, #128	; 0x80
 800133a:	fa42 f303 	asr.w	r3, r2, r3
 800133e:	b29b      	uxth	r3, r3
 8001340:	2200      	movs	r2, #0
 8001342:	4619      	mov	r1, r3
 8001344:	4812      	ldr	r0, [pc, #72]	; (8001390 <led_flower_off+0x84>)
 8001346:	f002 fc23 	bl	8003b90 <HAL_GPIO_WritePin>
		i++;
 800134a:	4b10      	ldr	r3, [pc, #64]	; (800138c <led_flower_off+0x80>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	3301      	adds	r3, #1
 8001350:	4a0e      	ldr	r2, [pc, #56]	; (800138c <led_flower_off+0x80>)
 8001352:	6013      	str	r3, [r2, #0]
	}
	if (i > 4)
 8001354:	4b0d      	ldr	r3, [pc, #52]	; (800138c <led_flower_off+0x80>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	2b04      	cmp	r3, #4
 800135a:	dd13      	ble.n	8001384 <led_flower_off+0x78>
	{
		i = 0;
 800135c:	4b0b      	ldr	r3, [pc, #44]	; (800138c <led_flower_off+0x80>)
 800135e:	2200      	movs	r2, #0
 8001360:	601a      	str	r2, [r3, #0]
		func_index = (func_index + 1) % 8;
 8001362:	4b0c      	ldr	r3, [pc, #48]	; (8001394 <led_flower_off+0x88>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	3301      	adds	r3, #1
 8001368:	425a      	negs	r2, r3
 800136a:	f003 0307 	and.w	r3, r3, #7
 800136e:	f002 0207 	and.w	r2, r2, #7
 8001372:	bf58      	it	pl
 8001374:	4253      	negpl	r3, r2
 8001376:	4a07      	ldr	r2, [pc, #28]	; (8001394 <led_flower_off+0x88>)
 8001378:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(GPIOD, 0xFF, 1);
 800137a:	2201      	movs	r2, #1
 800137c:	21ff      	movs	r1, #255	; 0xff
 800137e:	4804      	ldr	r0, [pc, #16]	; (8001390 <led_flower_off+0x84>)
 8001380:	f002 fc06 	bl	8003b90 <HAL_GPIO_WritePin>
	}
	led_all_off();
	HAL_Delay(50);									// original code>
#endif
*/
}
 8001384:	bf00      	nop
 8001386:	bd80      	pop	{r7, pc}
 8001388:	20000a3c 	.word	0x20000a3c
 800138c:	200000a4 	.word	0x200000a4
 8001390:	40020c00 	.word	0x40020c00
 8001394:	2000009c 	.word	0x2000009c

08001398 <led_keepon_up>:

void led_keepon_up(void)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	af00      	add	r7, sp, #0
	static int i = 0;

	if (t1ms_counter >= 200)
 800139c:	4b18      	ldr	r3, [pc, #96]	; (8001400 <led_keepon_up+0x68>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	2bc7      	cmp	r3, #199	; 0xc7
 80013a2:	dd12      	ble.n	80013ca <led_keepon_up+0x32>
	{
		t1ms_counter = 0;
 80013a4:	4b16      	ldr	r3, [pc, #88]	; (8001400 <led_keepon_up+0x68>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOD, 0x01 << i, 1);
 80013aa:	4b16      	ldr	r3, [pc, #88]	; (8001404 <led_keepon_up+0x6c>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	2201      	movs	r2, #1
 80013b0:	fa02 f303 	lsl.w	r3, r2, r3
 80013b4:	b29b      	uxth	r3, r3
 80013b6:	2201      	movs	r2, #1
 80013b8:	4619      	mov	r1, r3
 80013ba:	4813      	ldr	r0, [pc, #76]	; (8001408 <led_keepon_up+0x70>)
 80013bc:	f002 fbe8 	bl	8003b90 <HAL_GPIO_WritePin>
		i++;
 80013c0:	4b10      	ldr	r3, [pc, #64]	; (8001404 <led_keepon_up+0x6c>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	3301      	adds	r3, #1
 80013c6:	4a0f      	ldr	r2, [pc, #60]	; (8001404 <led_keepon_up+0x6c>)
 80013c8:	6013      	str	r3, [r2, #0]
	}
	if (i > 8)
 80013ca:	4b0e      	ldr	r3, [pc, #56]	; (8001404 <led_keepon_up+0x6c>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	2b08      	cmp	r3, #8
 80013d0:	dd13      	ble.n	80013fa <led_keepon_up+0x62>
	{
		i = 0;
 80013d2:	4b0c      	ldr	r3, [pc, #48]	; (8001404 <led_keepon_up+0x6c>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	601a      	str	r2, [r3, #0]
		func_index = (func_index + 1) % 8;
 80013d8:	4b0c      	ldr	r3, [pc, #48]	; (800140c <led_keepon_up+0x74>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	3301      	adds	r3, #1
 80013de:	425a      	negs	r2, r3
 80013e0:	f003 0307 	and.w	r3, r3, #7
 80013e4:	f002 0207 	and.w	r2, r2, #7
 80013e8:	bf58      	it	pl
 80013ea:	4253      	negpl	r3, r2
 80013ec:	4a07      	ldr	r2, [pc, #28]	; (800140c <led_keepon_up+0x74>)
 80013ee:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(GPIOD, 0xFF, 0);
 80013f0:	2200      	movs	r2, #0
 80013f2:	21ff      	movs	r1, #255	; 0xff
 80013f4:	4804      	ldr	r0, [pc, #16]	; (8001408 <led_keepon_up+0x70>)
 80013f6:	f002 fbcb 	bl	8003b90 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, 0x01 << i, 1);
		HAL_Delay(200);
	}												// original code>
#endif
*/
}
 80013fa:	bf00      	nop
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	20000a3c 	.word	0x20000a3c
 8001404:	200000a8 	.word	0x200000a8
 8001408:	40020c00 	.word	0x40020c00
 800140c:	2000009c 	.word	0x2000009c

08001410 <led_keepon_down>:

void led_keepon_down(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0
	static int i = 0;

	if (t1ms_counter >= 200)
 8001414:	4b18      	ldr	r3, [pc, #96]	; (8001478 <led_keepon_down+0x68>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	2bc7      	cmp	r3, #199	; 0xc7
 800141a:	dd12      	ble.n	8001442 <led_keepon_down+0x32>
	{
		t1ms_counter = 0;
 800141c:	4b16      	ldr	r3, [pc, #88]	; (8001478 <led_keepon_down+0x68>)
 800141e:	2200      	movs	r2, #0
 8001420:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOD, 0x80 >> i, 1);
 8001422:	4b16      	ldr	r3, [pc, #88]	; (800147c <led_keepon_down+0x6c>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	2280      	movs	r2, #128	; 0x80
 8001428:	fa42 f303 	asr.w	r3, r2, r3
 800142c:	b29b      	uxth	r3, r3
 800142e:	2201      	movs	r2, #1
 8001430:	4619      	mov	r1, r3
 8001432:	4813      	ldr	r0, [pc, #76]	; (8001480 <led_keepon_down+0x70>)
 8001434:	f002 fbac 	bl	8003b90 <HAL_GPIO_WritePin>
		i++;
 8001438:	4b10      	ldr	r3, [pc, #64]	; (800147c <led_keepon_down+0x6c>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	3301      	adds	r3, #1
 800143e:	4a0f      	ldr	r2, [pc, #60]	; (800147c <led_keepon_down+0x6c>)
 8001440:	6013      	str	r3, [r2, #0]
	}
	if (i > 8)
 8001442:	4b0e      	ldr	r3, [pc, #56]	; (800147c <led_keepon_down+0x6c>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	2b08      	cmp	r3, #8
 8001448:	dd13      	ble.n	8001472 <led_keepon_down+0x62>
	{
		i = 0;
 800144a:	4b0c      	ldr	r3, [pc, #48]	; (800147c <led_keepon_down+0x6c>)
 800144c:	2200      	movs	r2, #0
 800144e:	601a      	str	r2, [r3, #0]
		func_index = (func_index + 1) % 8;
 8001450:	4b0c      	ldr	r3, [pc, #48]	; (8001484 <led_keepon_down+0x74>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	3301      	adds	r3, #1
 8001456:	425a      	negs	r2, r3
 8001458:	f003 0307 	and.w	r3, r3, #7
 800145c:	f002 0207 	and.w	r2, r2, #7
 8001460:	bf58      	it	pl
 8001462:	4253      	negpl	r3, r2
 8001464:	4a07      	ldr	r2, [pc, #28]	; (8001484 <led_keepon_down+0x74>)
 8001466:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(GPIOD, 0xFF, 0);
 8001468:	2200      	movs	r2, #0
 800146a:	21ff      	movs	r1, #255	; 0xff
 800146c:	4804      	ldr	r0, [pc, #16]	; (8001480 <led_keepon_down+0x70>)
 800146e:	f002 fb8f 	bl	8003b90 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, 0x80 >> i, 1);
		HAL_Delay(200);
	}												// original code>
#endif
*/
}
 8001472:	bf00      	nop
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	20000a3c 	.word	0x20000a3c
 800147c:	200000ac 	.word	0x200000ac
 8001480:	40020c00 	.word	0x40020c00
 8001484:	2000009c 	.word	0x2000009c

08001488 <led_on_up>:

// LED 0->1->2->3->4->5->6->7		해당되는 bit의 LED만 ON
void led_on_up(void)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	af00      	add	r7, sp, #0
	static int i = 0;

	if (t1ms_counter >= 200)						// for 문 찢어놓음				// 119 46:00
 800148c:	4b18      	ldr	r3, [pc, #96]	; (80014f0 <led_on_up+0x68>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	2bc7      	cmp	r3, #199	; 0xc7
 8001492:	dd17      	ble.n	80014c4 <led_on_up+0x3c>
	{
		t1ms_counter = 0;
 8001494:	4b16      	ldr	r3, [pc, #88]	; (80014f0 <led_on_up+0x68>)
 8001496:	2200      	movs	r2, #0
 8001498:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOD, 0xFF, 0);
 800149a:	2200      	movs	r2, #0
 800149c:	21ff      	movs	r1, #255	; 0xff
 800149e:	4815      	ldr	r0, [pc, #84]	; (80014f4 <led_on_up+0x6c>)
 80014a0:	f002 fb76 	bl	8003b90 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, 0x01 << i, 1);
 80014a4:	4b14      	ldr	r3, [pc, #80]	; (80014f8 <led_on_up+0x70>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	2201      	movs	r2, #1
 80014aa:	fa02 f303 	lsl.w	r3, r2, r3
 80014ae:	b29b      	uxth	r3, r3
 80014b0:	2201      	movs	r2, #1
 80014b2:	4619      	mov	r1, r3
 80014b4:	480f      	ldr	r0, [pc, #60]	; (80014f4 <led_on_up+0x6c>)
 80014b6:	f002 fb6b 	bl	8003b90 <HAL_GPIO_WritePin>
		i++;
 80014ba:	4b0f      	ldr	r3, [pc, #60]	; (80014f8 <led_on_up+0x70>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	3301      	adds	r3, #1
 80014c0:	4a0d      	ldr	r2, [pc, #52]	; (80014f8 <led_on_up+0x70>)
 80014c2:	6013      	str	r3, [r2, #0]
	}
	if (i > 8)
 80014c4:	4b0c      	ldr	r3, [pc, #48]	; (80014f8 <led_on_up+0x70>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	2b08      	cmp	r3, #8
 80014ca:	dd0e      	ble.n	80014ea <led_on_up+0x62>
	{
		i = 0;
 80014cc:	4b0a      	ldr	r3, [pc, #40]	; (80014f8 <led_on_up+0x70>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	601a      	str	r2, [r3, #0]
		func_index = (func_index + 1) % 8;
 80014d2:	4b0a      	ldr	r3, [pc, #40]	; (80014fc <led_on_up+0x74>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	3301      	adds	r3, #1
 80014d8:	425a      	negs	r2, r3
 80014da:	f003 0307 	and.w	r3, r3, #7
 80014de:	f002 0207 	and.w	r2, r2, #7
 80014e2:	bf58      	it	pl
 80014e4:	4253      	negpl	r3, r2
 80014e6:	4a05      	ldr	r2, [pc, #20]	; (80014fc <led_on_up+0x74>)
 80014e8:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(GPIOD, 0x01 << i, 1);
		HAL_Delay(200);
	}												// original code>
#endif
*/
}
 80014ea:	bf00      	nop
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	20000a3c 	.word	0x20000a3c
 80014f4:	40020c00 	.word	0x40020c00
 80014f8:	200000b0 	.word	0x200000b0
 80014fc:	2000009c 	.word	0x2000009c

08001500 <led_on_down>:

// LED 7->6->5->4->3->2->1->0		해당되는 bit의 LED만 ON
void led_on_down(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	af00      	add	r7, sp, #0
	static int i = 0;

	if (t1ms_counter >= 200)
 8001504:	4b18      	ldr	r3, [pc, #96]	; (8001568 <led_on_down+0x68>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	2bc7      	cmp	r3, #199	; 0xc7
 800150a:	dd17      	ble.n	800153c <led_on_down+0x3c>
	{
		t1ms_counter = 0;
 800150c:	4b16      	ldr	r3, [pc, #88]	; (8001568 <led_on_down+0x68>)
 800150e:	2200      	movs	r2, #0
 8001510:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOD, 0xFF, 0);
 8001512:	2200      	movs	r2, #0
 8001514:	21ff      	movs	r1, #255	; 0xff
 8001516:	4815      	ldr	r0, [pc, #84]	; (800156c <led_on_down+0x6c>)
 8001518:	f002 fb3a 	bl	8003b90 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, 0x80 >> i, 1);
 800151c:	4b14      	ldr	r3, [pc, #80]	; (8001570 <led_on_down+0x70>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	2280      	movs	r2, #128	; 0x80
 8001522:	fa42 f303 	asr.w	r3, r2, r3
 8001526:	b29b      	uxth	r3, r3
 8001528:	2201      	movs	r2, #1
 800152a:	4619      	mov	r1, r3
 800152c:	480f      	ldr	r0, [pc, #60]	; (800156c <led_on_down+0x6c>)
 800152e:	f002 fb2f 	bl	8003b90 <HAL_GPIO_WritePin>
		i++;
 8001532:	4b0f      	ldr	r3, [pc, #60]	; (8001570 <led_on_down+0x70>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	3301      	adds	r3, #1
 8001538:	4a0d      	ldr	r2, [pc, #52]	; (8001570 <led_on_down+0x70>)
 800153a:	6013      	str	r3, [r2, #0]
	}
	if (i > 8)
 800153c:	4b0c      	ldr	r3, [pc, #48]	; (8001570 <led_on_down+0x70>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	2b08      	cmp	r3, #8
 8001542:	dd0e      	ble.n	8001562 <led_on_down+0x62>
	{
		i = 0;
 8001544:	4b0a      	ldr	r3, [pc, #40]	; (8001570 <led_on_down+0x70>)
 8001546:	2200      	movs	r2, #0
 8001548:	601a      	str	r2, [r3, #0]
		func_index = (func_index + 1) % 8;
 800154a:	4b0a      	ldr	r3, [pc, #40]	; (8001574 <led_on_down+0x74>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	3301      	adds	r3, #1
 8001550:	425a      	negs	r2, r3
 8001552:	f003 0307 	and.w	r3, r3, #7
 8001556:	f002 0207 	and.w	r2, r2, #7
 800155a:	bf58      	it	pl
 800155c:	4253      	negpl	r3, r2
 800155e:	4a05      	ldr	r2, [pc, #20]	; (8001574 <led_on_down+0x74>)
 8001560:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(GPIOD, 0x80 >> i, 1);		// 오른쪽으로 shift
		HAL_Delay(200);
	}												// original code>
#endif
*/
}
 8001562:	bf00      	nop
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	20000a3c 	.word	0x20000a3c
 800156c:	40020c00 	.word	0x40020c00
 8001570:	200000b4 	.word	0x200000b4
 8001574:	2000009c 	.word	0x2000009c

08001578 <led_all_on>:

void led_all_on(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	af00      	add	r7, sp, #0
//	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
//			|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, 1);
	if (t1ms_counter >= 200)
 800157c:	4b08      	ldr	r3, [pc, #32]	; (80015a0 <led_all_on+0x28>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	2bc7      	cmp	r3, #199	; 0xc7
 8001582:	dd0a      	ble.n	800159a <led_all_on+0x22>
	{
		t1ms_counter = 0;
 8001584:	4b06      	ldr	r3, [pc, #24]	; (80015a0 <led_all_on+0x28>)
 8001586:	2200      	movs	r2, #0
 8001588:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOD, 0xFF, 1);
 800158a:	2201      	movs	r2, #1
 800158c:	21ff      	movs	r1, #255	; 0xff
 800158e:	4805      	ldr	r0, [pc, #20]	; (80015a4 <led_all_on+0x2c>)
 8001590:	f002 fafe 	bl	8003b90 <HAL_GPIO_WritePin>
		func_index = LED_ALL_OFF;
 8001594:	4b04      	ldr	r3, [pc, #16]	; (80015a8 <led_all_on+0x30>)
 8001596:	2201      	movs	r2, #1
 8001598:	601a      	str	r2, [r3, #0]
	}
}
 800159a:	bf00      	nop
 800159c:	bd80      	pop	{r7, pc}
 800159e:	bf00      	nop
 80015a0:	20000a3c 	.word	0x20000a3c
 80015a4:	40020c00 	.word	0x40020c00
 80015a8:	2000009c 	.word	0x2000009c

080015ac <led_all_off>:

void led_all_off(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	af00      	add	r7, sp, #0
//	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
//			|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, 0);
	if (t1ms_counter >= 200)
 80015b0:	4b08      	ldr	r3, [pc, #32]	; (80015d4 <led_all_off+0x28>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	2bc7      	cmp	r3, #199	; 0xc7
 80015b6:	dd0a      	ble.n	80015ce <led_all_off+0x22>
	{
		t1ms_counter = 0;
 80015b8:	4b06      	ldr	r3, [pc, #24]	; (80015d4 <led_all_off+0x28>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOD, 0xFF, 0);
 80015be:	2200      	movs	r2, #0
 80015c0:	21ff      	movs	r1, #255	; 0xff
 80015c2:	4805      	ldr	r0, [pc, #20]	; (80015d8 <led_all_off+0x2c>)
 80015c4:	f002 fae4 	bl	8003b90 <HAL_GPIO_WritePin>
		func_index = LED_FLOWER_ON;
 80015c8:	4b04      	ldr	r3, [pc, #16]	; (80015dc <led_all_off+0x30>)
 80015ca:	2202      	movs	r2, #2
 80015cc:	601a      	str	r2, [r3, #0]
	}
}
 80015ce:	bf00      	nop
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	20000a3c 	.word	0x20000a3c
 80015d8:	40020c00 	.word	0x40020c00
 80015dc:	2000009c 	.word	0x2000009c

080015e0 <HAL_SYSTICK_Handler>:
// ARM default timer
// enter here every 1ms
//==============================================
volatile int t1ms_counter = 0;						// volatile : disable optimize
void HAL_SYSTICK_Handler(void)						// func
{
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0
	t1ms_counter++;									// 1ms timer
 80015e4:	4b04      	ldr	r3, [pc, #16]	; (80015f8 <HAL_SYSTICK_Handler+0x18>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	3301      	adds	r3, #1
 80015ea:	4a03      	ldr	r2, [pc, #12]	; (80015f8 <HAL_SYSTICK_Handler+0x18>)
 80015ec:	6013      	str	r3, [r2, #0]
}
 80015ee:	bf00      	nop
 80015f0:	46bd      	mov	sp, r7
 80015f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f6:	4770      	bx	lr
 80015f8:	20000a3c 	.word	0x20000a3c

080015fc <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE   // Add for printf
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b082      	sub	sp, #8
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART3 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 8001604:	1d39      	adds	r1, r7, #4
 8001606:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800160a:	2201      	movs	r2, #1
 800160c:	4803      	ldr	r0, [pc, #12]	; (800161c <__io_putchar+0x20>)
 800160e:	f005 faec 	bl	8006bea <HAL_UART_Transmit>

  return ch;
 8001612:	687b      	ldr	r3, [r7, #4]
}
 8001614:	4618      	mov	r0, r3
 8001616:	3708      	adds	r7, #8
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}
 800161c:	2000049c 	.word	0x2000049c

08001620 <HAL_TIM_PeriodElapsedCallback>:
//----------  printf end -----------------------------------------------------------------------//
// move from Driver/STM32F4xx_HAL_Driver/stm32f4xx_hal_tim.c to here
// enter here when every timer INT occurs
// volatile int TIM10_10ms_counter = 0;							// variation move up line-61
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)		// Call back function (move from Driver/STM32F4xx_HAL_Driver/stm32f4xx_hal_tim.c to here)
{
 8001620:	b480      	push	{r7}
 8001622:	b083      	sub	sp, #12
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM10)								//
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4a09      	ldr	r2, [pc, #36]	; (8001654 <HAL_TIM_PeriodElapsedCallback+0x34>)
 800162e:	4293      	cmp	r3, r2
 8001630:	d109      	bne.n	8001646 <HAL_TIM_PeriodElapsedCallback+0x26>
	{
		TIM10_10ms_counter++;									// 10ms timer counter (increase)
 8001632:	4b09      	ldr	r3, [pc, #36]	; (8001658 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	3301      	adds	r3, #1
 8001638:	4a07      	ldr	r2, [pc, #28]	; (8001658 <HAL_TIM_PeriodElapsedCallback+0x38>)
 800163a:	6013      	str	r3, [r2, #0]
		TIM10_10ms_ultrasonic++;									// 10ms ultrasonic counter trigger timer
 800163c:	4b07      	ldr	r3, [pc, #28]	; (800165c <HAL_TIM_PeriodElapsedCallback+0x3c>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	3301      	adds	r3, #1
 8001642:	4a06      	ldr	r2, [pc, #24]	; (800165c <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001644:	6013      	str	r3, [r2, #0]
//		TIM10_10ms_counter_led++;										//a
	}
}
 8001646:	bf00      	nop
 8001648:	370c      	adds	r7, #12
 800164a:	46bd      	mov	sp, r7
 800164c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001650:	4770      	bx	lr
 8001652:	bf00      	nop
 8001654:	40014400 	.word	0x40014400
 8001658:	20000a34 	.word	0x20000a34
 800165c:	20000a38 	.word	0x20000a38

08001660 <delay_us>:

void delay_us(unsigned long us)
{
 8001660:	b480      	push	{r7}
 8001662:	b083      	sub	sp, #12
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(&htim11,0);							// tim11 clear				// H/W counter read pulse
 8001668:	4b08      	ldr	r3, [pc, #32]	; (800168c <delay_us+0x2c>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	2200      	movs	r2, #0
 800166e:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim11) < us)												// cycle reputation 		// 129
 8001670:	bf00      	nop
 8001672:	4b06      	ldr	r3, [pc, #24]	; (800168c <delay_us+0x2c>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001678:	687a      	ldr	r2, [r7, #4]
 800167a:	429a      	cmp	r2, r3
 800167c:	d8f9      	bhi.n	8001672 <delay_us+0x12>
		;
}
 800167e:	bf00      	nop
 8001680:	bf00      	nop
 8001682:	370c      	adds	r7, #12
 8001684:	46bd      	mov	sp, r7
 8001686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168a:	4770      	bx	lr
 800168c:	20000454 	.word	0x20000454

08001690 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001694:	f001 fb56 	bl	8002d44 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001698:	f000 f858 	bl	800174c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800169c:	f000 fb3c 	bl	8001d18 <MX_GPIO_Init>
  MX_ETH_Init();
 80016a0:	f000 f8be 	bl	8001820 <MX_ETH_Init>
  MX_USART3_UART_Init();
 80016a4:	f000 fab6 	bl	8001c14 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80016a8:	f000 fb08 	bl	8001cbc <MX_USB_OTG_FS_PCD_Init>
  MX_USART6_UART_Init();
 80016ac:	f000 fadc 	bl	8001c68 <MX_USART6_UART_Init>
  MX_TIM10_Init();
 80016b0:	f000 fa68 	bl	8001b84 <MX_TIM10_Init>
  MX_TIM11_Init();
 80016b4:	f000 fa8a 	bl	8001bcc <MX_TIM11_Init>
  MX_TIM3_Init();
 80016b8:	f000 f99a 	bl	80019f0 <MX_TIM3_Init>
  MX_I2C1_Init();
 80016bc:	f000 f8fe 	bl	80018bc <MX_I2C1_Init>
  MX_TIM4_Init();
 80016c0:	f000 f9ea 	bl	8001a98 <MX_TIM4_Init>
  MX_TIM2_Init();
 80016c4:	f000 f93a 	bl	800193c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart3, &rx_data, 1);		// assigning to RX INT(interrupt)
 80016c8:	2201      	movs	r2, #1
 80016ca:	4916      	ldr	r1, [pc, #88]	; (8001724 <main+0x94>)
 80016cc:	4816      	ldr	r0, [pc, #88]	; (8001728 <main+0x98>)
 80016ce:	f005 fb1e 	bl	8006d0e <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart6, &bt_rx_data, 1);		// for BT assigning to RX INT(interrupt)
 80016d2:	2201      	movs	r2, #1
 80016d4:	4915      	ldr	r1, [pc, #84]	; (800172c <main+0x9c>)
 80016d6:	4816      	ldr	r0, [pc, #88]	; (8001730 <main+0xa0>)
 80016d8:	f005 fb19 	bl	8006d0e <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim10);					// ADD_Juhee_1011
 80016dc:	4815      	ldr	r0, [pc, #84]	; (8001734 <main+0xa4>)
 80016de:	f003 fd57 	bl	8005190 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim11);					// ADD_Juhee_1011
 80016e2:	4815      	ldr	r0, [pc, #84]	; (8001738 <main+0xa8>)
 80016e4:	f003 fd54 	bl	8005190 <HAL_TIM_Base_Start_IT>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);		// for count pulse (rising edge & falling edge) -> interrupt
 80016e8:	2100      	movs	r1, #0
 80016ea:	4814      	ldr	r0, [pc, #80]	; (800173c <main+0xac>)
 80016ec:	f004 f8ae 	bl	800584c <HAL_TIM_IC_Start_IT>
  HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_1);			// for DC motor PWM control
 80016f0:	2100      	movs	r1, #0
 80016f2:	4813      	ldr	r0, [pc, #76]	; (8001740 <main+0xb0>)
 80016f4:	f003 ff44 	bl	8005580 <HAL_TIM_PWM_Start_IT>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);				// for SERVO motor PWM control
 80016f8:	2100      	movs	r1, #0
 80016fa:	4812      	ldr	r0, [pc, #72]	; (8001744 <main+0xb4>)
 80016fc:	f003 fe08 	bl	8005310 <HAL_TIM_PWM_Start>

DHT11_Init();								// clear
 8001700:	f7ff fb90 	bl	8000e24 <DHT11_Init>
i2c_lcd_init();								// clear
 8001704:	f7ff fd76 	bl	80011f4 <i2c_lcd_init>

TIM10_10ms_counter = 0;								// for clear
 8001708:	4b0f      	ldr	r3, [pc, #60]	; (8001748 <main+0xb8>)
 800170a:	2200      	movs	r2, #0
 800170c:	601a      	str	r2, [r3, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  DHT11_processing();	  							// all func cycle
 800170e:	f7ff fb37 	bl	8000d80 <DHT11_processing>
	  pc_command_processing();							// call cycle
 8001712:	f001 f937 	bl	8002984 <pc_command_processing>
	  bt_command_processing();							// call
 8001716:	f001 f9c5 	bl	8002aa4 <bt_command_processing>
	  ultrasonic_processing();							//
 800171a:	f001 fa75 	bl	8002c08 <ultrasonic_processing>
	  dcmotor_pwm_control();
 800171e:	f7ff fc6d 	bl	8000ffc <dcmotor_pwm_control>
	  DHT11_processing();	  							// all func cycle
 8001722:	e7f4      	b.n	800170e <main+0x7e>
 8001724:	20000a30 	.word	0x20000a30
 8001728:	2000049c 	.word	0x2000049c
 800172c:	20000a31 	.word	0x20000a31
 8001730:	200004e0 	.word	0x200004e0
 8001734:	2000040c 	.word	0x2000040c
 8001738:	20000454 	.word	0x20000454
 800173c:	2000037c 	.word	0x2000037c
 8001740:	200003c4 	.word	0x200003c4
 8001744:	20000334 	.word	0x20000334
 8001748:	20000a34 	.word	0x20000a34

0800174c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b094      	sub	sp, #80	; 0x50
 8001750:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001752:	f107 0320 	add.w	r3, r7, #32
 8001756:	2230      	movs	r2, #48	; 0x30
 8001758:	2100      	movs	r1, #0
 800175a:	4618      	mov	r0, r3
 800175c:	f006 fda0 	bl	80082a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001760:	f107 030c 	add.w	r3, r7, #12
 8001764:	2200      	movs	r2, #0
 8001766:	601a      	str	r2, [r3, #0]
 8001768:	605a      	str	r2, [r3, #4]
 800176a:	609a      	str	r2, [r3, #8]
 800176c:	60da      	str	r2, [r3, #12]
 800176e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001770:	2300      	movs	r3, #0
 8001772:	60bb      	str	r3, [r7, #8]
 8001774:	4b28      	ldr	r3, [pc, #160]	; (8001818 <SystemClock_Config+0xcc>)
 8001776:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001778:	4a27      	ldr	r2, [pc, #156]	; (8001818 <SystemClock_Config+0xcc>)
 800177a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800177e:	6413      	str	r3, [r2, #64]	; 0x40
 8001780:	4b25      	ldr	r3, [pc, #148]	; (8001818 <SystemClock_Config+0xcc>)
 8001782:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001784:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001788:	60bb      	str	r3, [r7, #8]
 800178a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800178c:	2300      	movs	r3, #0
 800178e:	607b      	str	r3, [r7, #4]
 8001790:	4b22      	ldr	r3, [pc, #136]	; (800181c <SystemClock_Config+0xd0>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4a21      	ldr	r2, [pc, #132]	; (800181c <SystemClock_Config+0xd0>)
 8001796:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800179a:	6013      	str	r3, [r2, #0]
 800179c:	4b1f      	ldr	r3, [pc, #124]	; (800181c <SystemClock_Config+0xd0>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80017a4:	607b      	str	r3, [r7, #4]
 80017a6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80017a8:	2301      	movs	r3, #1
 80017aa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80017ac:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80017b0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017b2:	2302      	movs	r3, #2
 80017b4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80017b6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80017ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80017bc:	2304      	movs	r3, #4
 80017be:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80017c0:	23a8      	movs	r3, #168	; 0xa8
 80017c2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017c4:	2302      	movs	r3, #2
 80017c6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80017c8:	2307      	movs	r3, #7
 80017ca:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017cc:	f107 0320 	add.w	r3, r7, #32
 80017d0:	4618      	mov	r0, r3
 80017d2:	f002 fff5 	bl	80047c0 <HAL_RCC_OscConfig>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d001      	beq.n	80017e0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80017dc:	f000 fbca 	bl	8001f74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017e0:	230f      	movs	r3, #15
 80017e2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017e4:	2302      	movs	r3, #2
 80017e6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017e8:	2300      	movs	r3, #0
 80017ea:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80017ec:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80017f0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80017f2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017f6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80017f8:	f107 030c 	add.w	r3, r7, #12
 80017fc:	2105      	movs	r1, #5
 80017fe:	4618      	mov	r0, r3
 8001800:	f003 fa56 	bl	8004cb0 <HAL_RCC_ClockConfig>
 8001804:	4603      	mov	r3, r0
 8001806:	2b00      	cmp	r3, #0
 8001808:	d001      	beq.n	800180e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800180a:	f000 fbb3 	bl	8001f74 <Error_Handler>
  }
}
 800180e:	bf00      	nop
 8001810:	3750      	adds	r7, #80	; 0x50
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	40023800 	.word	0x40023800
 800181c:	40007000 	.word	0x40007000

08001820 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8001824:	4b1f      	ldr	r3, [pc, #124]	; (80018a4 <MX_ETH_Init+0x84>)
 8001826:	4a20      	ldr	r2, [pc, #128]	; (80018a8 <MX_ETH_Init+0x88>)
 8001828:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800182a:	4b20      	ldr	r3, [pc, #128]	; (80018ac <MX_ETH_Init+0x8c>)
 800182c:	2200      	movs	r2, #0
 800182e:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8001830:	4b1e      	ldr	r3, [pc, #120]	; (80018ac <MX_ETH_Init+0x8c>)
 8001832:	2280      	movs	r2, #128	; 0x80
 8001834:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8001836:	4b1d      	ldr	r3, [pc, #116]	; (80018ac <MX_ETH_Init+0x8c>)
 8001838:	22e1      	movs	r2, #225	; 0xe1
 800183a:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 800183c:	4b1b      	ldr	r3, [pc, #108]	; (80018ac <MX_ETH_Init+0x8c>)
 800183e:	2200      	movs	r2, #0
 8001840:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8001842:	4b1a      	ldr	r3, [pc, #104]	; (80018ac <MX_ETH_Init+0x8c>)
 8001844:	2200      	movs	r2, #0
 8001846:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8001848:	4b18      	ldr	r3, [pc, #96]	; (80018ac <MX_ETH_Init+0x8c>)
 800184a:	2200      	movs	r2, #0
 800184c:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 800184e:	4b15      	ldr	r3, [pc, #84]	; (80018a4 <MX_ETH_Init+0x84>)
 8001850:	4a16      	ldr	r2, [pc, #88]	; (80018ac <MX_ETH_Init+0x8c>)
 8001852:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8001854:	4b13      	ldr	r3, [pc, #76]	; (80018a4 <MX_ETH_Init+0x84>)
 8001856:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800185a:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800185c:	4b11      	ldr	r3, [pc, #68]	; (80018a4 <MX_ETH_Init+0x84>)
 800185e:	4a14      	ldr	r2, [pc, #80]	; (80018b0 <MX_ETH_Init+0x90>)
 8001860:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8001862:	4b10      	ldr	r3, [pc, #64]	; (80018a4 <MX_ETH_Init+0x84>)
 8001864:	4a13      	ldr	r2, [pc, #76]	; (80018b4 <MX_ETH_Init+0x94>)
 8001866:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8001868:	4b0e      	ldr	r3, [pc, #56]	; (80018a4 <MX_ETH_Init+0x84>)
 800186a:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800186e:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001870:	480c      	ldr	r0, [pc, #48]	; (80018a4 <MX_ETH_Init+0x84>)
 8001872:	f001 fca1 	bl	80031b8 <HAL_ETH_Init>
 8001876:	4603      	mov	r3, r0
 8001878:	2b00      	cmp	r3, #0
 800187a:	d001      	beq.n	8001880 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 800187c:	f000 fb7a 	bl	8001f74 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8001880:	2238      	movs	r2, #56	; 0x38
 8001882:	2100      	movs	r1, #0
 8001884:	480c      	ldr	r0, [pc, #48]	; (80018b8 <MX_ETH_Init+0x98>)
 8001886:	f006 fd0b 	bl	80082a0 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800188a:	4b0b      	ldr	r3, [pc, #44]	; (80018b8 <MX_ETH_Init+0x98>)
 800188c:	2221      	movs	r2, #33	; 0x21
 800188e:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8001890:	4b09      	ldr	r3, [pc, #36]	; (80018b8 <MX_ETH_Init+0x98>)
 8001892:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 8001896:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8001898:	4b07      	ldr	r3, [pc, #28]	; (80018b8 <MX_ETH_Init+0x98>)
 800189a:	2200      	movs	r2, #0
 800189c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 800189e:	bf00      	nop
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	20000230 	.word	0x20000230
 80018a8:	40028000 	.word	0x40028000
 80018ac:	20000a40 	.word	0x20000a40
 80018b0:	20000190 	.word	0x20000190
 80018b4:	200000f0 	.word	0x200000f0
 80018b8:	200000b8 	.word	0x200000b8

080018bc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80018c0:	4b1b      	ldr	r3, [pc, #108]	; (8001930 <MX_I2C1_Init+0x74>)
 80018c2:	4a1c      	ldr	r2, [pc, #112]	; (8001934 <MX_I2C1_Init+0x78>)
 80018c4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80018c6:	4b1a      	ldr	r3, [pc, #104]	; (8001930 <MX_I2C1_Init+0x74>)
 80018c8:	4a1b      	ldr	r2, [pc, #108]	; (8001938 <MX_I2C1_Init+0x7c>)
 80018ca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80018cc:	4b18      	ldr	r3, [pc, #96]	; (8001930 <MX_I2C1_Init+0x74>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80018d2:	4b17      	ldr	r3, [pc, #92]	; (8001930 <MX_I2C1_Init+0x74>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80018d8:	4b15      	ldr	r3, [pc, #84]	; (8001930 <MX_I2C1_Init+0x74>)
 80018da:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80018de:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80018e0:	4b13      	ldr	r3, [pc, #76]	; (8001930 <MX_I2C1_Init+0x74>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80018e6:	4b12      	ldr	r3, [pc, #72]	; (8001930 <MX_I2C1_Init+0x74>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80018ec:	4b10      	ldr	r3, [pc, #64]	; (8001930 <MX_I2C1_Init+0x74>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80018f2:	4b0f      	ldr	r3, [pc, #60]	; (8001930 <MX_I2C1_Init+0x74>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80018f8:	480d      	ldr	r0, [pc, #52]	; (8001930 <MX_I2C1_Init+0x74>)
 80018fa:	f002 f97d 	bl	8003bf8 <HAL_I2C_Init>
 80018fe:	4603      	mov	r3, r0
 8001900:	2b00      	cmp	r3, #0
 8001902:	d001      	beq.n	8001908 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001904:	f000 fb36 	bl	8001f74 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001908:	2100      	movs	r1, #0
 800190a:	4809      	ldr	r0, [pc, #36]	; (8001930 <MX_I2C1_Init+0x74>)
 800190c:	f002 fdbf 	bl	800448e <HAL_I2CEx_ConfigAnalogFilter>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d001      	beq.n	800191a <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8001916:	f000 fb2d 	bl	8001f74 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800191a:	2100      	movs	r1, #0
 800191c:	4804      	ldr	r0, [pc, #16]	; (8001930 <MX_I2C1_Init+0x74>)
 800191e:	f002 fdf2 	bl	8004506 <HAL_I2CEx_ConfigDigitalFilter>
 8001922:	4603      	mov	r3, r0
 8001924:	2b00      	cmp	r3, #0
 8001926:	d001      	beq.n	800192c <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001928:	f000 fb24 	bl	8001f74 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800192c:	bf00      	nop
 800192e:	bd80      	pop	{r7, pc}
 8001930:	200002e0 	.word	0x200002e0
 8001934:	40005400 	.word	0x40005400
 8001938:	000186a0 	.word	0x000186a0

0800193c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b08a      	sub	sp, #40	; 0x28
 8001940:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001942:	f107 0320 	add.w	r3, r7, #32
 8001946:	2200      	movs	r2, #0
 8001948:	601a      	str	r2, [r3, #0]
 800194a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800194c:	1d3b      	adds	r3, r7, #4
 800194e:	2200      	movs	r2, #0
 8001950:	601a      	str	r2, [r3, #0]
 8001952:	605a      	str	r2, [r3, #4]
 8001954:	609a      	str	r2, [r3, #8]
 8001956:	60da      	str	r2, [r3, #12]
 8001958:	611a      	str	r2, [r3, #16]
 800195a:	615a      	str	r2, [r3, #20]
 800195c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800195e:	4b23      	ldr	r3, [pc, #140]	; (80019ec <MX_TIM2_Init+0xb0>)
 8001960:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001964:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1680-1;
 8001966:	4b21      	ldr	r3, [pc, #132]	; (80019ec <MX_TIM2_Init+0xb0>)
 8001968:	f240 628f 	movw	r2, #1679	; 0x68f
 800196c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800196e:	4b1f      	ldr	r3, [pc, #124]	; (80019ec <MX_TIM2_Init+0xb0>)
 8001970:	2200      	movs	r2, #0
 8001972:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8001974:	4b1d      	ldr	r3, [pc, #116]	; (80019ec <MX_TIM2_Init+0xb0>)
 8001976:	f240 32e7 	movw	r2, #999	; 0x3e7
 800197a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800197c:	4b1b      	ldr	r3, [pc, #108]	; (80019ec <MX_TIM2_Init+0xb0>)
 800197e:	2200      	movs	r2, #0
 8001980:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001982:	4b1a      	ldr	r3, [pc, #104]	; (80019ec <MX_TIM2_Init+0xb0>)
 8001984:	2200      	movs	r2, #0
 8001986:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001988:	4818      	ldr	r0, [pc, #96]	; (80019ec <MX_TIM2_Init+0xb0>)
 800198a:	f003 fc71 	bl	8005270 <HAL_TIM_PWM_Init>
 800198e:	4603      	mov	r3, r0
 8001990:	2b00      	cmp	r3, #0
 8001992:	d001      	beq.n	8001998 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8001994:	f000 faee 	bl	8001f74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001998:	2300      	movs	r3, #0
 800199a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800199c:	2300      	movs	r3, #0
 800199e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80019a0:	f107 0320 	add.w	r3, r7, #32
 80019a4:	4619      	mov	r1, r3
 80019a6:	4811      	ldr	r0, [pc, #68]	; (80019ec <MX_TIM2_Init+0xb0>)
 80019a8:	f005 f842 	bl	8006a30 <HAL_TIMEx_MasterConfigSynchronization>
 80019ac:	4603      	mov	r3, r0
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d001      	beq.n	80019b6 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 80019b2:	f000 fadf 	bl	8001f74 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019b6:	2360      	movs	r3, #96	; 0x60
 80019b8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500-1;
 80019ba:	f240 13f3 	movw	r3, #499	; 0x1f3
 80019be:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019c0:	2300      	movs	r3, #0
 80019c2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019c4:	2300      	movs	r3, #0
 80019c6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80019c8:	1d3b      	adds	r3, r7, #4
 80019ca:	2200      	movs	r2, #0
 80019cc:	4619      	mov	r1, r3
 80019ce:	4807      	ldr	r0, [pc, #28]	; (80019ec <MX_TIM2_Init+0xb0>)
 80019d0:	f004 fa08 	bl	8005de4 <HAL_TIM_PWM_ConfigChannel>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d001      	beq.n	80019de <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 80019da:	f000 facb 	bl	8001f74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80019de:	4803      	ldr	r0, [pc, #12]	; (80019ec <MX_TIM2_Init+0xb0>)
 80019e0:	f000 fcde 	bl	80023a0 <HAL_TIM_MspPostInit>

}
 80019e4:	bf00      	nop
 80019e6:	3728      	adds	r7, #40	; 0x28
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}
 80019ec:	20000334 	.word	0x20000334

080019f0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b086      	sub	sp, #24
 80019f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019f6:	f107 0310 	add.w	r3, r7, #16
 80019fa:	2200      	movs	r2, #0
 80019fc:	601a      	str	r2, [r3, #0]
 80019fe:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001a00:	463b      	mov	r3, r7
 8001a02:	2200      	movs	r2, #0
 8001a04:	601a      	str	r2, [r3, #0]
 8001a06:	605a      	str	r2, [r3, #4]
 8001a08:	609a      	str	r2, [r3, #8]
 8001a0a:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001a0c:	4b20      	ldr	r3, [pc, #128]	; (8001a90 <MX_TIM3_Init+0xa0>)
 8001a0e:	4a21      	ldr	r2, [pc, #132]	; (8001a94 <MX_TIM3_Init+0xa4>)
 8001a10:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 8001a12:	4b1f      	ldr	r3, [pc, #124]	; (8001a90 <MX_TIM3_Init+0xa0>)
 8001a14:	2253      	movs	r2, #83	; 0x53
 8001a16:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a18:	4b1d      	ldr	r3, [pc, #116]	; (8001a90 <MX_TIM3_Init+0xa0>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001a1e:	4b1c      	ldr	r3, [pc, #112]	; (8001a90 <MX_TIM3_Init+0xa0>)
 8001a20:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001a24:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a26:	4b1a      	ldr	r3, [pc, #104]	; (8001a90 <MX_TIM3_Init+0xa0>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a2c:	4b18      	ldr	r3, [pc, #96]	; (8001a90 <MX_TIM3_Init+0xa0>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001a32:	4817      	ldr	r0, [pc, #92]	; (8001a90 <MX_TIM3_Init+0xa0>)
 8001a34:	f003 feba 	bl	80057ac <HAL_TIM_IC_Init>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d001      	beq.n	8001a42 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001a3e:	f000 fa99 	bl	8001f74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a42:	2300      	movs	r3, #0
 8001a44:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a46:	2300      	movs	r3, #0
 8001a48:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001a4a:	f107 0310 	add.w	r3, r7, #16
 8001a4e:	4619      	mov	r1, r3
 8001a50:	480f      	ldr	r0, [pc, #60]	; (8001a90 <MX_TIM3_Init+0xa0>)
 8001a52:	f004 ffed 	bl	8006a30 <HAL_TIMEx_MasterConfigSynchronization>
 8001a56:	4603      	mov	r3, r0
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d001      	beq.n	8001a60 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001a5c:	f000 fa8a 	bl	8001f74 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8001a60:	230a      	movs	r3, #10
 8001a62:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001a64:	2301      	movs	r3, #1
 8001a66:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001a70:	463b      	mov	r3, r7
 8001a72:	2200      	movs	r2, #0
 8001a74:	4619      	mov	r1, r3
 8001a76:	4806      	ldr	r0, [pc, #24]	; (8001a90 <MX_TIM3_Init+0xa0>)
 8001a78:	f004 f918 	bl	8005cac <HAL_TIM_IC_ConfigChannel>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d001      	beq.n	8001a86 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8001a82:	f000 fa77 	bl	8001f74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001a86:	bf00      	nop
 8001a88:	3718      	adds	r7, #24
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	2000037c 	.word	0x2000037c
 8001a94:	40000400 	.word	0x40000400

08001a98 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b08e      	sub	sp, #56	; 0x38
 8001a9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a9e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	601a      	str	r2, [r3, #0]
 8001aa6:	605a      	str	r2, [r3, #4]
 8001aa8:	609a      	str	r2, [r3, #8]
 8001aaa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001aac:	f107 0320 	add.w	r3, r7, #32
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	601a      	str	r2, [r3, #0]
 8001ab4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ab6:	1d3b      	adds	r3, r7, #4
 8001ab8:	2200      	movs	r2, #0
 8001aba:	601a      	str	r2, [r3, #0]
 8001abc:	605a      	str	r2, [r3, #4]
 8001abe:	609a      	str	r2, [r3, #8]
 8001ac0:	60da      	str	r2, [r3, #12]
 8001ac2:	611a      	str	r2, [r3, #16]
 8001ac4:	615a      	str	r2, [r3, #20]
 8001ac6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001ac8:	4b2c      	ldr	r3, [pc, #176]	; (8001b7c <MX_TIM4_Init+0xe4>)
 8001aca:	4a2d      	ldr	r2, [pc, #180]	; (8001b80 <MX_TIM4_Init+0xe8>)
 8001acc:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 840-1;
 8001ace:	4b2b      	ldr	r3, [pc, #172]	; (8001b7c <MX_TIM4_Init+0xe4>)
 8001ad0:	f240 3247 	movw	r2, #839	; 0x347
 8001ad4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ad6:	4b29      	ldr	r3, [pc, #164]	; (8001b7c <MX_TIM4_Init+0xe4>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100-1;
 8001adc:	4b27      	ldr	r3, [pc, #156]	; (8001b7c <MX_TIM4_Init+0xe4>)
 8001ade:	2263      	movs	r2, #99	; 0x63
 8001ae0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ae2:	4b26      	ldr	r3, [pc, #152]	; (8001b7c <MX_TIM4_Init+0xe4>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ae8:	4b24      	ldr	r3, [pc, #144]	; (8001b7c <MX_TIM4_Init+0xe4>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001aee:	4823      	ldr	r0, [pc, #140]	; (8001b7c <MX_TIM4_Init+0xe4>)
 8001af0:	f003 fafe 	bl	80050f0 <HAL_TIM_Base_Init>
 8001af4:	4603      	mov	r3, r0
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d001      	beq.n	8001afe <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8001afa:	f000 fa3b 	bl	8001f74 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001afe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b02:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001b04:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b08:	4619      	mov	r1, r3
 8001b0a:	481c      	ldr	r0, [pc, #112]	; (8001b7c <MX_TIM4_Init+0xe4>)
 8001b0c:	f004 fa2c 	bl	8005f68 <HAL_TIM_ConfigClockSource>
 8001b10:	4603      	mov	r3, r0
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d001      	beq.n	8001b1a <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8001b16:	f000 fa2d 	bl	8001f74 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001b1a:	4818      	ldr	r0, [pc, #96]	; (8001b7c <MX_TIM4_Init+0xe4>)
 8001b1c:	f003 fba8 	bl	8005270 <HAL_TIM_PWM_Init>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d001      	beq.n	8001b2a <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8001b26:	f000 fa25 	bl	8001f74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001b32:	f107 0320 	add.w	r3, r7, #32
 8001b36:	4619      	mov	r1, r3
 8001b38:	4810      	ldr	r0, [pc, #64]	; (8001b7c <MX_TIM4_Init+0xe4>)
 8001b3a:	f004 ff79 	bl	8006a30 <HAL_TIMEx_MasterConfigSynchronization>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d001      	beq.n	8001b48 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001b44:	f000 fa16 	bl	8001f74 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b48:	2360      	movs	r3, #96	; 0x60
 8001b4a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 70-1;
 8001b4c:	2345      	movs	r3, #69	; 0x45
 8001b4e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b50:	2300      	movs	r3, #0
 8001b52:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8001b54:	2304      	movs	r3, #4
 8001b56:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b58:	1d3b      	adds	r3, r7, #4
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	4619      	mov	r1, r3
 8001b5e:	4807      	ldr	r0, [pc, #28]	; (8001b7c <MX_TIM4_Init+0xe4>)
 8001b60:	f004 f940 	bl	8005de4 <HAL_TIM_PWM_ConfigChannel>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d001      	beq.n	8001b6e <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8001b6a:	f000 fa03 	bl	8001f74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001b6e:	4803      	ldr	r0, [pc, #12]	; (8001b7c <MX_TIM4_Init+0xe4>)
 8001b70:	f000 fc16 	bl	80023a0 <HAL_TIM_MspPostInit>

}
 8001b74:	bf00      	nop
 8001b76:	3738      	adds	r7, #56	; 0x38
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	200003c4 	.word	0x200003c4
 8001b80:	40000800 	.word	0x40000800

08001b84 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001b88:	4b0e      	ldr	r3, [pc, #56]	; (8001bc4 <MX_TIM10_Init+0x40>)
 8001b8a:	4a0f      	ldr	r2, [pc, #60]	; (8001bc8 <MX_TIM10_Init+0x44>)
 8001b8c:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 168-1;
 8001b8e:	4b0d      	ldr	r3, [pc, #52]	; (8001bc4 <MX_TIM10_Init+0x40>)
 8001b90:	22a7      	movs	r2, #167	; 0xa7
 8001b92:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b94:	4b0b      	ldr	r3, [pc, #44]	; (8001bc4 <MX_TIM10_Init+0x40>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 10000-1;
 8001b9a:	4b0a      	ldr	r3, [pc, #40]	; (8001bc4 <MX_TIM10_Init+0x40>)
 8001b9c:	f242 720f 	movw	r2, #9999	; 0x270f
 8001ba0:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ba2:	4b08      	ldr	r3, [pc, #32]	; (8001bc4 <MX_TIM10_Init+0x40>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ba8:	4b06      	ldr	r3, [pc, #24]	; (8001bc4 <MX_TIM10_Init+0x40>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001bae:	4805      	ldr	r0, [pc, #20]	; (8001bc4 <MX_TIM10_Init+0x40>)
 8001bb0:	f003 fa9e 	bl	80050f0 <HAL_TIM_Base_Init>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d001      	beq.n	8001bbe <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 8001bba:	f000 f9db 	bl	8001f74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8001bbe:	bf00      	nop
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	bf00      	nop
 8001bc4:	2000040c 	.word	0x2000040c
 8001bc8:	40014400 	.word	0x40014400

08001bcc <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8001bd0:	4b0e      	ldr	r3, [pc, #56]	; (8001c0c <MX_TIM11_Init+0x40>)
 8001bd2:	4a0f      	ldr	r2, [pc, #60]	; (8001c10 <MX_TIM11_Init+0x44>)
 8001bd4:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 168-1;
 8001bd6:	4b0d      	ldr	r3, [pc, #52]	; (8001c0c <MX_TIM11_Init+0x40>)
 8001bd8:	22a7      	movs	r2, #167	; 0xa7
 8001bda:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bdc:	4b0b      	ldr	r3, [pc, #44]	; (8001c0c <MX_TIM11_Init+0x40>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 8001be2:	4b0a      	ldr	r3, [pc, #40]	; (8001c0c <MX_TIM11_Init+0x40>)
 8001be4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001be8:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bea:	4b08      	ldr	r3, [pc, #32]	; (8001c0c <MX_TIM11_Init+0x40>)
 8001bec:	2200      	movs	r2, #0
 8001bee:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bf0:	4b06      	ldr	r3, [pc, #24]	; (8001c0c <MX_TIM11_Init+0x40>)
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001bf6:	4805      	ldr	r0, [pc, #20]	; (8001c0c <MX_TIM11_Init+0x40>)
 8001bf8:	f003 fa7a 	bl	80050f0 <HAL_TIM_Base_Init>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d001      	beq.n	8001c06 <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8001c02:	f000 f9b7 	bl	8001f74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8001c06:	bf00      	nop
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	20000454 	.word	0x20000454
 8001c10:	40014800 	.word	0x40014800

08001c14 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001c18:	4b11      	ldr	r3, [pc, #68]	; (8001c60 <MX_USART3_UART_Init+0x4c>)
 8001c1a:	4a12      	ldr	r2, [pc, #72]	; (8001c64 <MX_USART3_UART_Init+0x50>)
 8001c1c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001c1e:	4b10      	ldr	r3, [pc, #64]	; (8001c60 <MX_USART3_UART_Init+0x4c>)
 8001c20:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001c24:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001c26:	4b0e      	ldr	r3, [pc, #56]	; (8001c60 <MX_USART3_UART_Init+0x4c>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001c2c:	4b0c      	ldr	r3, [pc, #48]	; (8001c60 <MX_USART3_UART_Init+0x4c>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001c32:	4b0b      	ldr	r3, [pc, #44]	; (8001c60 <MX_USART3_UART_Init+0x4c>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001c38:	4b09      	ldr	r3, [pc, #36]	; (8001c60 <MX_USART3_UART_Init+0x4c>)
 8001c3a:	220c      	movs	r2, #12
 8001c3c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c3e:	4b08      	ldr	r3, [pc, #32]	; (8001c60 <MX_USART3_UART_Init+0x4c>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c44:	4b06      	ldr	r3, [pc, #24]	; (8001c60 <MX_USART3_UART_Init+0x4c>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001c4a:	4805      	ldr	r0, [pc, #20]	; (8001c60 <MX_USART3_UART_Init+0x4c>)
 8001c4c:	f004 ff80 	bl	8006b50 <HAL_UART_Init>
 8001c50:	4603      	mov	r3, r0
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d001      	beq.n	8001c5a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001c56:	f000 f98d 	bl	8001f74 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001c5a:	bf00      	nop
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	2000049c 	.word	0x2000049c
 8001c64:	40004800 	.word	0x40004800

08001c68 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001c6c:	4b11      	ldr	r3, [pc, #68]	; (8001cb4 <MX_USART6_UART_Init+0x4c>)
 8001c6e:	4a12      	ldr	r2, [pc, #72]	; (8001cb8 <MX_USART6_UART_Init+0x50>)
 8001c70:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8001c72:	4b10      	ldr	r3, [pc, #64]	; (8001cb4 <MX_USART6_UART_Init+0x4c>)
 8001c74:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001c78:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001c7a:	4b0e      	ldr	r3, [pc, #56]	; (8001cb4 <MX_USART6_UART_Init+0x4c>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001c80:	4b0c      	ldr	r3, [pc, #48]	; (8001cb4 <MX_USART6_UART_Init+0x4c>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001c86:	4b0b      	ldr	r3, [pc, #44]	; (8001cb4 <MX_USART6_UART_Init+0x4c>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001c8c:	4b09      	ldr	r3, [pc, #36]	; (8001cb4 <MX_USART6_UART_Init+0x4c>)
 8001c8e:	220c      	movs	r2, #12
 8001c90:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c92:	4b08      	ldr	r3, [pc, #32]	; (8001cb4 <MX_USART6_UART_Init+0x4c>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c98:	4b06      	ldr	r3, [pc, #24]	; (8001cb4 <MX_USART6_UART_Init+0x4c>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001c9e:	4805      	ldr	r0, [pc, #20]	; (8001cb4 <MX_USART6_UART_Init+0x4c>)
 8001ca0:	f004 ff56 	bl	8006b50 <HAL_UART_Init>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d001      	beq.n	8001cae <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001caa:	f000 f963 	bl	8001f74 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001cae:	bf00      	nop
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	200004e0 	.word	0x200004e0
 8001cb8:	40011400 	.word	0x40011400

08001cbc <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001cc0:	4b14      	ldr	r3, [pc, #80]	; (8001d14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001cc2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001cc6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8001cc8:	4b12      	ldr	r3, [pc, #72]	; (8001d14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001cca:	2204      	movs	r2, #4
 8001ccc:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001cce:	4b11      	ldr	r3, [pc, #68]	; (8001d14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001cd0:	2202      	movs	r2, #2
 8001cd2:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001cd4:	4b0f      	ldr	r3, [pc, #60]	; (8001d14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001cda:	4b0e      	ldr	r3, [pc, #56]	; (8001d14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001cdc:	2202      	movs	r2, #2
 8001cde:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001ce0:	4b0c      	ldr	r3, [pc, #48]	; (8001d14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001ce6:	4b0b      	ldr	r3, [pc, #44]	; (8001d14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001cec:	4b09      	ldr	r3, [pc, #36]	; (8001d14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001cf2:	4b08      	ldr	r3, [pc, #32]	; (8001d14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001cf4:	2201      	movs	r2, #1
 8001cf6:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001cf8:	4b06      	ldr	r3, [pc, #24]	; (8001d14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001cfe:	4805      	ldr	r0, [pc, #20]	; (8001d14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001d00:	f002 fc40 	bl	8004584 <HAL_PCD_Init>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d001      	beq.n	8001d0e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001d0a:	f000 f933 	bl	8001f74 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001d0e:	bf00      	nop
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	20000524 	.word	0x20000524

08001d18 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b08e      	sub	sp, #56	; 0x38
 8001d1c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d1e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d22:	2200      	movs	r2, #0
 8001d24:	601a      	str	r2, [r3, #0]
 8001d26:	605a      	str	r2, [r3, #4]
 8001d28:	609a      	str	r2, [r3, #8]
 8001d2a:	60da      	str	r2, [r3, #12]
 8001d2c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d2e:	2300      	movs	r3, #0
 8001d30:	623b      	str	r3, [r7, #32]
 8001d32:	4b88      	ldr	r3, [pc, #544]	; (8001f54 <MX_GPIO_Init+0x23c>)
 8001d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d36:	4a87      	ldr	r2, [pc, #540]	; (8001f54 <MX_GPIO_Init+0x23c>)
 8001d38:	f043 0304 	orr.w	r3, r3, #4
 8001d3c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d3e:	4b85      	ldr	r3, [pc, #532]	; (8001f54 <MX_GPIO_Init+0x23c>)
 8001d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d42:	f003 0304 	and.w	r3, r3, #4
 8001d46:	623b      	str	r3, [r7, #32]
 8001d48:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	61fb      	str	r3, [r7, #28]
 8001d4e:	4b81      	ldr	r3, [pc, #516]	; (8001f54 <MX_GPIO_Init+0x23c>)
 8001d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d52:	4a80      	ldr	r2, [pc, #512]	; (8001f54 <MX_GPIO_Init+0x23c>)
 8001d54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d58:	6313      	str	r3, [r2, #48]	; 0x30
 8001d5a:	4b7e      	ldr	r3, [pc, #504]	; (8001f54 <MX_GPIO_Init+0x23c>)
 8001d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d62:	61fb      	str	r3, [r7, #28]
 8001d64:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d66:	2300      	movs	r3, #0
 8001d68:	61bb      	str	r3, [r7, #24]
 8001d6a:	4b7a      	ldr	r3, [pc, #488]	; (8001f54 <MX_GPIO_Init+0x23c>)
 8001d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d6e:	4a79      	ldr	r2, [pc, #484]	; (8001f54 <MX_GPIO_Init+0x23c>)
 8001d70:	f043 0301 	orr.w	r3, r3, #1
 8001d74:	6313      	str	r3, [r2, #48]	; 0x30
 8001d76:	4b77      	ldr	r3, [pc, #476]	; (8001f54 <MX_GPIO_Init+0x23c>)
 8001d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d7a:	f003 0301 	and.w	r3, r3, #1
 8001d7e:	61bb      	str	r3, [r7, #24]
 8001d80:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d82:	2300      	movs	r3, #0
 8001d84:	617b      	str	r3, [r7, #20]
 8001d86:	4b73      	ldr	r3, [pc, #460]	; (8001f54 <MX_GPIO_Init+0x23c>)
 8001d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d8a:	4a72      	ldr	r2, [pc, #456]	; (8001f54 <MX_GPIO_Init+0x23c>)
 8001d8c:	f043 0302 	orr.w	r3, r3, #2
 8001d90:	6313      	str	r3, [r2, #48]	; 0x30
 8001d92:	4b70      	ldr	r3, [pc, #448]	; (8001f54 <MX_GPIO_Init+0x23c>)
 8001d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d96:	f003 0302 	and.w	r3, r3, #2
 8001d9a:	617b      	str	r3, [r7, #20]
 8001d9c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001d9e:	2300      	movs	r3, #0
 8001da0:	613b      	str	r3, [r7, #16]
 8001da2:	4b6c      	ldr	r3, [pc, #432]	; (8001f54 <MX_GPIO_Init+0x23c>)
 8001da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da6:	4a6b      	ldr	r2, [pc, #428]	; (8001f54 <MX_GPIO_Init+0x23c>)
 8001da8:	f043 0320 	orr.w	r3, r3, #32
 8001dac:	6313      	str	r3, [r2, #48]	; 0x30
 8001dae:	4b69      	ldr	r3, [pc, #420]	; (8001f54 <MX_GPIO_Init+0x23c>)
 8001db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db2:	f003 0320 	and.w	r3, r3, #32
 8001db6:	613b      	str	r3, [r7, #16]
 8001db8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001dba:	2300      	movs	r3, #0
 8001dbc:	60fb      	str	r3, [r7, #12]
 8001dbe:	4b65      	ldr	r3, [pc, #404]	; (8001f54 <MX_GPIO_Init+0x23c>)
 8001dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dc2:	4a64      	ldr	r2, [pc, #400]	; (8001f54 <MX_GPIO_Init+0x23c>)
 8001dc4:	f043 0310 	orr.w	r3, r3, #16
 8001dc8:	6313      	str	r3, [r2, #48]	; 0x30
 8001dca:	4b62      	ldr	r3, [pc, #392]	; (8001f54 <MX_GPIO_Init+0x23c>)
 8001dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dce:	f003 0310 	and.w	r3, r3, #16
 8001dd2:	60fb      	str	r3, [r7, #12]
 8001dd4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	60bb      	str	r3, [r7, #8]
 8001dda:	4b5e      	ldr	r3, [pc, #376]	; (8001f54 <MX_GPIO_Init+0x23c>)
 8001ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dde:	4a5d      	ldr	r2, [pc, #372]	; (8001f54 <MX_GPIO_Init+0x23c>)
 8001de0:	f043 0308 	orr.w	r3, r3, #8
 8001de4:	6313      	str	r3, [r2, #48]	; 0x30
 8001de6:	4b5b      	ldr	r3, [pc, #364]	; (8001f54 <MX_GPIO_Init+0x23c>)
 8001de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dea:	f003 0308 	and.w	r3, r3, #8
 8001dee:	60bb      	str	r3, [r7, #8]
 8001df0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001df2:	2300      	movs	r3, #0
 8001df4:	607b      	str	r3, [r7, #4]
 8001df6:	4b57      	ldr	r3, [pc, #348]	; (8001f54 <MX_GPIO_Init+0x23c>)
 8001df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dfa:	4a56      	ldr	r2, [pc, #344]	; (8001f54 <MX_GPIO_Init+0x23c>)
 8001dfc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001e00:	6313      	str	r3, [r2, #48]	; 0x30
 8001e02:	4b54      	ldr	r3, [pc, #336]	; (8001f54 <MX_GPIO_Init+0x23c>)
 8001e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e0a:	607b      	str	r3, [r7, #4]
 8001e0c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DHT11_GPIO_Port, DHT11_Pin, GPIO_PIN_RESET);
 8001e0e:	2200      	movs	r2, #0
 8001e10:	2101      	movs	r1, #1
 8001e12:	4851      	ldr	r0, [pc, #324]	; (8001f58 <MX_GPIO_Init+0x240>)
 8001e14:	f001 febc 	bl	8003b90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001e18:	2200      	movs	r2, #0
 8001e1a:	f244 0181 	movw	r1, #16513	; 0x4081
 8001e1e:	484f      	ldr	r0, [pc, #316]	; (8001f5c <MX_GPIO_Init+0x244>)
 8001e20:	f001 feb6 	bl	8003b90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ULTRASONIC_TRIGGER_GPIO_Port, ULTRASONIC_TRIGGER_Pin, GPIO_PIN_RESET);
 8001e24:	2200      	movs	r2, #0
 8001e26:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e2a:	484d      	ldr	r0, [pc, #308]	; (8001f60 <MX_GPIO_Init+0x248>)
 8001e2c:	f001 feb0 	bl	8003b90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, IN1_DCMOTOR_Pin|IN2_DCMOTER_Pin|GPIO_PIN_13, GPIO_PIN_RESET);
 8001e30:	2200      	movs	r2, #0
 8001e32:	f44f 510c 	mov.w	r1, #8960	; 0x2300
 8001e36:	484b      	ldr	r0, [pc, #300]	; (8001f64 <MX_GPIO_Init+0x24c>)
 8001e38:	f001 feaa 	bl	8003b90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	2140      	movs	r1, #64	; 0x40
 8001e40:	4849      	ldr	r0, [pc, #292]	; (8001f68 <MX_GPIO_Init+0x250>)
 8001e42:	f001 fea5 	bl	8003b90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001e46:	2200      	movs	r2, #0
 8001e48:	21ff      	movs	r1, #255	; 0xff
 8001e4a:	4848      	ldr	r0, [pc, #288]	; (8001f6c <MX_GPIO_Init+0x254>)
 8001e4c:	f001 fea0 	bl	8003b90 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001e50:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001e54:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001e56:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001e5a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001e60:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e64:	4619      	mov	r1, r3
 8001e66:	4842      	ldr	r0, [pc, #264]	; (8001f70 <MX_GPIO_Init+0x258>)
 8001e68:	f001 fcce 	bl	8003808 <HAL_GPIO_Init>

  /*Configure GPIO pin : DHT11_Pin */
  GPIO_InitStruct.Pin = DHT11_Pin;
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e70:	2301      	movs	r3, #1
 8001e72:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e74:	2300      	movs	r3, #0
 8001e76:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(DHT11_GPIO_Port, &GPIO_InitStruct);
 8001e7c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e80:	4619      	mov	r1, r3
 8001e82:	4835      	ldr	r0, [pc, #212]	; (8001f58 <MX_GPIO_Init+0x240>)
 8001e84:	f001 fcc0 	bl	8003808 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001e88:	f244 0381 	movw	r3, #16513	; 0x4081
 8001e8c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e8e:	2301      	movs	r3, #1
 8001e90:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e92:	2300      	movs	r3, #0
 8001e94:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e96:	2300      	movs	r3, #0
 8001e98:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e9a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e9e:	4619      	mov	r1, r3
 8001ea0:	482e      	ldr	r0, [pc, #184]	; (8001f5c <MX_GPIO_Init+0x244>)
 8001ea2:	f001 fcb1 	bl	8003808 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULTRASONIC_TRIGGER_Pin */
  GPIO_InitStruct.Pin = ULTRASONIC_TRIGGER_Pin;
 8001ea6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001eaa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001eac:	2301      	movs	r3, #1
 8001eae:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ULTRASONIC_TRIGGER_GPIO_Port, &GPIO_InitStruct);
 8001eb8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ebc:	4619      	mov	r1, r3
 8001ebe:	4828      	ldr	r0, [pc, #160]	; (8001f60 <MX_GPIO_Init+0x248>)
 8001ec0:	f001 fca2 	bl	8003808 <HAL_GPIO_Init>

  /*Configure GPIO pins : IN1_DCMOTOR_Pin IN2_DCMOTER_Pin PE13 */
  GPIO_InitStruct.Pin = IN1_DCMOTOR_Pin|IN2_DCMOTER_Pin|GPIO_PIN_13;
 8001ec4:	f44f 530c 	mov.w	r3, #8960	; 0x2300
 8001ec8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ed6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001eda:	4619      	mov	r1, r3
 8001edc:	4821      	ldr	r0, [pc, #132]	; (8001f64 <MX_GPIO_Init+0x24c>)
 8001ede:	f001 fc93 	bl	8003808 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON3_Pin BUTTON2_Pin BUTTON1_Pin BUTTON0_Pin */
  GPIO_InitStruct.Pin = BUTTON3_Pin|BUTTON2_Pin|BUTTON1_Pin|BUTTON0_Pin;
 8001ee2:	f44f 4354 	mov.w	r3, #54272	; 0xd400
 8001ee6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eec:	2300      	movs	r3, #0
 8001eee:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ef0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ef4:	4619      	mov	r1, r3
 8001ef6:	481b      	ldr	r0, [pc, #108]	; (8001f64 <MX_GPIO_Init+0x24c>)
 8001ef8:	f001 fc86 	bl	8003808 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001efc:	2340      	movs	r3, #64	; 0x40
 8001efe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f00:	2301      	movs	r3, #1
 8001f02:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f04:	2300      	movs	r3, #0
 8001f06:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001f0c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f10:	4619      	mov	r1, r3
 8001f12:	4815      	ldr	r0, [pc, #84]	; (8001f68 <MX_GPIO_Init+0x250>)
 8001f14:	f001 fc78 	bl	8003808 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001f18:	2380      	movs	r3, #128	; 0x80
 8001f1a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f20:	2300      	movs	r3, #0
 8001f22:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001f24:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f28:	4619      	mov	r1, r3
 8001f2a:	480f      	ldr	r0, [pc, #60]	; (8001f68 <MX_GPIO_Init+0x250>)
 8001f2c:	f001 fc6c 	bl	8003808 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD2 PD3
                           PD4 PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001f30:	23ff      	movs	r3, #255	; 0xff
 8001f32:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f34:	2301      	movs	r3, #1
 8001f36:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f40:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f44:	4619      	mov	r1, r3
 8001f46:	4809      	ldr	r0, [pc, #36]	; (8001f6c <MX_GPIO_Init+0x254>)
 8001f48:	f001 fc5e 	bl	8003808 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001f4c:	bf00      	nop
 8001f4e:	3738      	adds	r7, #56	; 0x38
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}
 8001f54:	40023800 	.word	0x40023800
 8001f58:	40020000 	.word	0x40020000
 8001f5c:	40020400 	.word	0x40020400
 8001f60:	40021400 	.word	0x40021400
 8001f64:	40021000 	.word	0x40021000
 8001f68:	40021800 	.word	0x40021800
 8001f6c:	40020c00 	.word	0x40020c00
 8001f70:	40020800 	.word	0x40020800

08001f74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f78:	b672      	cpsid	i
}
 8001f7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f7c:	e7fe      	b.n	8001f7c <Error_Handler+0x8>
	...

08001f80 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f80:	b480      	push	{r7}
 8001f82:	b083      	sub	sp, #12
 8001f84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f86:	2300      	movs	r3, #0
 8001f88:	607b      	str	r3, [r7, #4]
 8001f8a:	4b10      	ldr	r3, [pc, #64]	; (8001fcc <HAL_MspInit+0x4c>)
 8001f8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f8e:	4a0f      	ldr	r2, [pc, #60]	; (8001fcc <HAL_MspInit+0x4c>)
 8001f90:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f94:	6453      	str	r3, [r2, #68]	; 0x44
 8001f96:	4b0d      	ldr	r3, [pc, #52]	; (8001fcc <HAL_MspInit+0x4c>)
 8001f98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f9e:	607b      	str	r3, [r7, #4]
 8001fa0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	603b      	str	r3, [r7, #0]
 8001fa6:	4b09      	ldr	r3, [pc, #36]	; (8001fcc <HAL_MspInit+0x4c>)
 8001fa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001faa:	4a08      	ldr	r2, [pc, #32]	; (8001fcc <HAL_MspInit+0x4c>)
 8001fac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fb0:	6413      	str	r3, [r2, #64]	; 0x40
 8001fb2:	4b06      	ldr	r3, [pc, #24]	; (8001fcc <HAL_MspInit+0x4c>)
 8001fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fba:	603b      	str	r3, [r7, #0]
 8001fbc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fbe:	bf00      	nop
 8001fc0:	370c      	adds	r7, #12
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc8:	4770      	bx	lr
 8001fca:	bf00      	nop
 8001fcc:	40023800 	.word	0x40023800

08001fd0 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b08e      	sub	sp, #56	; 0x38
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fd8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fdc:	2200      	movs	r2, #0
 8001fde:	601a      	str	r2, [r3, #0]
 8001fe0:	605a      	str	r2, [r3, #4]
 8001fe2:	609a      	str	r2, [r3, #8]
 8001fe4:	60da      	str	r2, [r3, #12]
 8001fe6:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a55      	ldr	r2, [pc, #340]	; (8002144 <HAL_ETH_MspInit+0x174>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	f040 80a4 	bne.w	800213c <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	623b      	str	r3, [r7, #32]
 8001ff8:	4b53      	ldr	r3, [pc, #332]	; (8002148 <HAL_ETH_MspInit+0x178>)
 8001ffa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ffc:	4a52      	ldr	r2, [pc, #328]	; (8002148 <HAL_ETH_MspInit+0x178>)
 8001ffe:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002002:	6313      	str	r3, [r2, #48]	; 0x30
 8002004:	4b50      	ldr	r3, [pc, #320]	; (8002148 <HAL_ETH_MspInit+0x178>)
 8002006:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002008:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800200c:	623b      	str	r3, [r7, #32]
 800200e:	6a3b      	ldr	r3, [r7, #32]
 8002010:	2300      	movs	r3, #0
 8002012:	61fb      	str	r3, [r7, #28]
 8002014:	4b4c      	ldr	r3, [pc, #304]	; (8002148 <HAL_ETH_MspInit+0x178>)
 8002016:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002018:	4a4b      	ldr	r2, [pc, #300]	; (8002148 <HAL_ETH_MspInit+0x178>)
 800201a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800201e:	6313      	str	r3, [r2, #48]	; 0x30
 8002020:	4b49      	ldr	r3, [pc, #292]	; (8002148 <HAL_ETH_MspInit+0x178>)
 8002022:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002024:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002028:	61fb      	str	r3, [r7, #28]
 800202a:	69fb      	ldr	r3, [r7, #28]
 800202c:	2300      	movs	r3, #0
 800202e:	61bb      	str	r3, [r7, #24]
 8002030:	4b45      	ldr	r3, [pc, #276]	; (8002148 <HAL_ETH_MspInit+0x178>)
 8002032:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002034:	4a44      	ldr	r2, [pc, #272]	; (8002148 <HAL_ETH_MspInit+0x178>)
 8002036:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800203a:	6313      	str	r3, [r2, #48]	; 0x30
 800203c:	4b42      	ldr	r3, [pc, #264]	; (8002148 <HAL_ETH_MspInit+0x178>)
 800203e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002040:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002044:	61bb      	str	r3, [r7, #24]
 8002046:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002048:	2300      	movs	r3, #0
 800204a:	617b      	str	r3, [r7, #20]
 800204c:	4b3e      	ldr	r3, [pc, #248]	; (8002148 <HAL_ETH_MspInit+0x178>)
 800204e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002050:	4a3d      	ldr	r2, [pc, #244]	; (8002148 <HAL_ETH_MspInit+0x178>)
 8002052:	f043 0304 	orr.w	r3, r3, #4
 8002056:	6313      	str	r3, [r2, #48]	; 0x30
 8002058:	4b3b      	ldr	r3, [pc, #236]	; (8002148 <HAL_ETH_MspInit+0x178>)
 800205a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800205c:	f003 0304 	and.w	r3, r3, #4
 8002060:	617b      	str	r3, [r7, #20]
 8002062:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002064:	2300      	movs	r3, #0
 8002066:	613b      	str	r3, [r7, #16]
 8002068:	4b37      	ldr	r3, [pc, #220]	; (8002148 <HAL_ETH_MspInit+0x178>)
 800206a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800206c:	4a36      	ldr	r2, [pc, #216]	; (8002148 <HAL_ETH_MspInit+0x178>)
 800206e:	f043 0301 	orr.w	r3, r3, #1
 8002072:	6313      	str	r3, [r2, #48]	; 0x30
 8002074:	4b34      	ldr	r3, [pc, #208]	; (8002148 <HAL_ETH_MspInit+0x178>)
 8002076:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002078:	f003 0301 	and.w	r3, r3, #1
 800207c:	613b      	str	r3, [r7, #16]
 800207e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002080:	2300      	movs	r3, #0
 8002082:	60fb      	str	r3, [r7, #12]
 8002084:	4b30      	ldr	r3, [pc, #192]	; (8002148 <HAL_ETH_MspInit+0x178>)
 8002086:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002088:	4a2f      	ldr	r2, [pc, #188]	; (8002148 <HAL_ETH_MspInit+0x178>)
 800208a:	f043 0302 	orr.w	r3, r3, #2
 800208e:	6313      	str	r3, [r2, #48]	; 0x30
 8002090:	4b2d      	ldr	r3, [pc, #180]	; (8002148 <HAL_ETH_MspInit+0x178>)
 8002092:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002094:	f003 0302 	and.w	r3, r3, #2
 8002098:	60fb      	str	r3, [r7, #12]
 800209a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800209c:	2300      	movs	r3, #0
 800209e:	60bb      	str	r3, [r7, #8]
 80020a0:	4b29      	ldr	r3, [pc, #164]	; (8002148 <HAL_ETH_MspInit+0x178>)
 80020a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a4:	4a28      	ldr	r2, [pc, #160]	; (8002148 <HAL_ETH_MspInit+0x178>)
 80020a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80020aa:	6313      	str	r3, [r2, #48]	; 0x30
 80020ac:	4b26      	ldr	r3, [pc, #152]	; (8002148 <HAL_ETH_MspInit+0x178>)
 80020ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020b4:	60bb      	str	r3, [r7, #8]
 80020b6:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80020b8:	2332      	movs	r3, #50	; 0x32
 80020ba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020bc:	2302      	movs	r3, #2
 80020be:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c0:	2300      	movs	r3, #0
 80020c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020c4:	2303      	movs	r3, #3
 80020c6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80020c8:	230b      	movs	r3, #11
 80020ca:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020d0:	4619      	mov	r1, r3
 80020d2:	481e      	ldr	r0, [pc, #120]	; (800214c <HAL_ETH_MspInit+0x17c>)
 80020d4:	f001 fb98 	bl	8003808 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80020d8:	2386      	movs	r3, #134	; 0x86
 80020da:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020dc:	2302      	movs	r3, #2
 80020de:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e0:	2300      	movs	r3, #0
 80020e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020e4:	2303      	movs	r3, #3
 80020e6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80020e8:	230b      	movs	r3, #11
 80020ea:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020f0:	4619      	mov	r1, r3
 80020f2:	4817      	ldr	r0, [pc, #92]	; (8002150 <HAL_ETH_MspInit+0x180>)
 80020f4:	f001 fb88 	bl	8003808 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80020f8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80020fc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020fe:	2302      	movs	r3, #2
 8002100:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002102:	2300      	movs	r3, #0
 8002104:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002106:	2303      	movs	r3, #3
 8002108:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800210a:	230b      	movs	r3, #11
 800210c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800210e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002112:	4619      	mov	r1, r3
 8002114:	480f      	ldr	r0, [pc, #60]	; (8002154 <HAL_ETH_MspInit+0x184>)
 8002116:	f001 fb77 	bl	8003808 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800211a:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800211e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002120:	2302      	movs	r3, #2
 8002122:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002124:	2300      	movs	r3, #0
 8002126:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002128:	2303      	movs	r3, #3
 800212a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800212c:	230b      	movs	r3, #11
 800212e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002130:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002134:	4619      	mov	r1, r3
 8002136:	4808      	ldr	r0, [pc, #32]	; (8002158 <HAL_ETH_MspInit+0x188>)
 8002138:	f001 fb66 	bl	8003808 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 800213c:	bf00      	nop
 800213e:	3738      	adds	r7, #56	; 0x38
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}
 8002144:	40028000 	.word	0x40028000
 8002148:	40023800 	.word	0x40023800
 800214c:	40020800 	.word	0x40020800
 8002150:	40020000 	.word	0x40020000
 8002154:	40020400 	.word	0x40020400
 8002158:	40021800 	.word	0x40021800

0800215c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b08a      	sub	sp, #40	; 0x28
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002164:	f107 0314 	add.w	r3, r7, #20
 8002168:	2200      	movs	r2, #0
 800216a:	601a      	str	r2, [r3, #0]
 800216c:	605a      	str	r2, [r3, #4]
 800216e:	609a      	str	r2, [r3, #8]
 8002170:	60da      	str	r2, [r3, #12]
 8002172:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4a19      	ldr	r2, [pc, #100]	; (80021e0 <HAL_I2C_MspInit+0x84>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d12c      	bne.n	80021d8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800217e:	2300      	movs	r3, #0
 8002180:	613b      	str	r3, [r7, #16]
 8002182:	4b18      	ldr	r3, [pc, #96]	; (80021e4 <HAL_I2C_MspInit+0x88>)
 8002184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002186:	4a17      	ldr	r2, [pc, #92]	; (80021e4 <HAL_I2C_MspInit+0x88>)
 8002188:	f043 0302 	orr.w	r3, r3, #2
 800218c:	6313      	str	r3, [r2, #48]	; 0x30
 800218e:	4b15      	ldr	r3, [pc, #84]	; (80021e4 <HAL_I2C_MspInit+0x88>)
 8002190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002192:	f003 0302 	and.w	r3, r3, #2
 8002196:	613b      	str	r3, [r7, #16]
 8002198:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800219a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800219e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80021a0:	2312      	movs	r3, #18
 80021a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a4:	2300      	movs	r3, #0
 80021a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021a8:	2303      	movs	r3, #3
 80021aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80021ac:	2304      	movs	r3, #4
 80021ae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021b0:	f107 0314 	add.w	r3, r7, #20
 80021b4:	4619      	mov	r1, r3
 80021b6:	480c      	ldr	r0, [pc, #48]	; (80021e8 <HAL_I2C_MspInit+0x8c>)
 80021b8:	f001 fb26 	bl	8003808 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80021bc:	2300      	movs	r3, #0
 80021be:	60fb      	str	r3, [r7, #12]
 80021c0:	4b08      	ldr	r3, [pc, #32]	; (80021e4 <HAL_I2C_MspInit+0x88>)
 80021c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021c4:	4a07      	ldr	r2, [pc, #28]	; (80021e4 <HAL_I2C_MspInit+0x88>)
 80021c6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80021ca:	6413      	str	r3, [r2, #64]	; 0x40
 80021cc:	4b05      	ldr	r3, [pc, #20]	; (80021e4 <HAL_I2C_MspInit+0x88>)
 80021ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021d4:	60fb      	str	r3, [r7, #12]
 80021d6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80021d8:	bf00      	nop
 80021da:	3728      	adds	r7, #40	; 0x28
 80021dc:	46bd      	mov	sp, r7
 80021de:	bd80      	pop	{r7, pc}
 80021e0:	40005400 	.word	0x40005400
 80021e4:	40023800 	.word	0x40023800
 80021e8:	40020400 	.word	0x40020400

080021ec <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b084      	sub	sp, #16
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021fc:	d115      	bne.n	800222a <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80021fe:	2300      	movs	r3, #0
 8002200:	60fb      	str	r3, [r7, #12]
 8002202:	4b0c      	ldr	r3, [pc, #48]	; (8002234 <HAL_TIM_PWM_MspInit+0x48>)
 8002204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002206:	4a0b      	ldr	r2, [pc, #44]	; (8002234 <HAL_TIM_PWM_MspInit+0x48>)
 8002208:	f043 0301 	orr.w	r3, r3, #1
 800220c:	6413      	str	r3, [r2, #64]	; 0x40
 800220e:	4b09      	ldr	r3, [pc, #36]	; (8002234 <HAL_TIM_PWM_MspInit+0x48>)
 8002210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002212:	f003 0301 	and.w	r3, r3, #1
 8002216:	60fb      	str	r3, [r7, #12]
 8002218:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800221a:	2200      	movs	r2, #0
 800221c:	2100      	movs	r1, #0
 800221e:	201c      	movs	r0, #28
 8002220:	f000 ff01 	bl	8003026 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002224:	201c      	movs	r0, #28
 8002226:	f000 ff1a 	bl	800305e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800222a:	bf00      	nop
 800222c:	3710      	adds	r7, #16
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}
 8002232:	bf00      	nop
 8002234:	40023800 	.word	0x40023800

08002238 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b08a      	sub	sp, #40	; 0x28
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002240:	f107 0314 	add.w	r3, r7, #20
 8002244:	2200      	movs	r2, #0
 8002246:	601a      	str	r2, [r3, #0]
 8002248:	605a      	str	r2, [r3, #4]
 800224a:	609a      	str	r2, [r3, #8]
 800224c:	60da      	str	r2, [r3, #12]
 800224e:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM3)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a1d      	ldr	r2, [pc, #116]	; (80022cc <HAL_TIM_IC_MspInit+0x94>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d133      	bne.n	80022c2 <HAL_TIM_IC_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800225a:	2300      	movs	r3, #0
 800225c:	613b      	str	r3, [r7, #16]
 800225e:	4b1c      	ldr	r3, [pc, #112]	; (80022d0 <HAL_TIM_IC_MspInit+0x98>)
 8002260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002262:	4a1b      	ldr	r2, [pc, #108]	; (80022d0 <HAL_TIM_IC_MspInit+0x98>)
 8002264:	f043 0302 	orr.w	r3, r3, #2
 8002268:	6413      	str	r3, [r2, #64]	; 0x40
 800226a:	4b19      	ldr	r3, [pc, #100]	; (80022d0 <HAL_TIM_IC_MspInit+0x98>)
 800226c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800226e:	f003 0302 	and.w	r3, r3, #2
 8002272:	613b      	str	r3, [r7, #16]
 8002274:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002276:	2300      	movs	r3, #0
 8002278:	60fb      	str	r3, [r7, #12]
 800227a:	4b15      	ldr	r3, [pc, #84]	; (80022d0 <HAL_TIM_IC_MspInit+0x98>)
 800227c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800227e:	4a14      	ldr	r2, [pc, #80]	; (80022d0 <HAL_TIM_IC_MspInit+0x98>)
 8002280:	f043 0301 	orr.w	r3, r3, #1
 8002284:	6313      	str	r3, [r2, #48]	; 0x30
 8002286:	4b12      	ldr	r3, [pc, #72]	; (80022d0 <HAL_TIM_IC_MspInit+0x98>)
 8002288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800228a:	f003 0301 	and.w	r3, r3, #1
 800228e:	60fb      	str	r3, [r7, #12]
 8002290:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = ULTRASONIC_TIM3_CH1_Pin;
 8002292:	2340      	movs	r3, #64	; 0x40
 8002294:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002296:	2302      	movs	r3, #2
 8002298:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800229a:	2300      	movs	r3, #0
 800229c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800229e:	2300      	movs	r3, #0
 80022a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80022a2:	2302      	movs	r3, #2
 80022a4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ULTRASONIC_TIM3_CH1_GPIO_Port, &GPIO_InitStruct);
 80022a6:	f107 0314 	add.w	r3, r7, #20
 80022aa:	4619      	mov	r1, r3
 80022ac:	4809      	ldr	r0, [pc, #36]	; (80022d4 <HAL_TIM_IC_MspInit+0x9c>)
 80022ae:	f001 faab 	bl	8003808 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80022b2:	2200      	movs	r2, #0
 80022b4:	2100      	movs	r1, #0
 80022b6:	201d      	movs	r0, #29
 80022b8:	f000 feb5 	bl	8003026 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80022bc:	201d      	movs	r0, #29
 80022be:	f000 fece 	bl	800305e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80022c2:	bf00      	nop
 80022c4:	3728      	adds	r7, #40	; 0x28
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	bf00      	nop
 80022cc:	40000400 	.word	0x40000400
 80022d0:	40023800 	.word	0x40023800
 80022d4:	40020000 	.word	0x40020000

080022d8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b086      	sub	sp, #24
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a2a      	ldr	r2, [pc, #168]	; (8002390 <HAL_TIM_Base_MspInit+0xb8>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d116      	bne.n	8002318 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80022ea:	2300      	movs	r3, #0
 80022ec:	617b      	str	r3, [r7, #20]
 80022ee:	4b29      	ldr	r3, [pc, #164]	; (8002394 <HAL_TIM_Base_MspInit+0xbc>)
 80022f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022f2:	4a28      	ldr	r2, [pc, #160]	; (8002394 <HAL_TIM_Base_MspInit+0xbc>)
 80022f4:	f043 0304 	orr.w	r3, r3, #4
 80022f8:	6413      	str	r3, [r2, #64]	; 0x40
 80022fa:	4b26      	ldr	r3, [pc, #152]	; (8002394 <HAL_TIM_Base_MspInit+0xbc>)
 80022fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022fe:	f003 0304 	and.w	r3, r3, #4
 8002302:	617b      	str	r3, [r7, #20]
 8002304:	697b      	ldr	r3, [r7, #20]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002306:	2200      	movs	r2, #0
 8002308:	2100      	movs	r1, #0
 800230a:	201e      	movs	r0, #30
 800230c:	f000 fe8b 	bl	8003026 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002310:	201e      	movs	r0, #30
 8002312:	f000 fea4 	bl	800305e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8002316:	e036      	b.n	8002386 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM10)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4a1e      	ldr	r2, [pc, #120]	; (8002398 <HAL_TIM_Base_MspInit+0xc0>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d116      	bne.n	8002350 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002322:	2300      	movs	r3, #0
 8002324:	613b      	str	r3, [r7, #16]
 8002326:	4b1b      	ldr	r3, [pc, #108]	; (8002394 <HAL_TIM_Base_MspInit+0xbc>)
 8002328:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800232a:	4a1a      	ldr	r2, [pc, #104]	; (8002394 <HAL_TIM_Base_MspInit+0xbc>)
 800232c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002330:	6453      	str	r3, [r2, #68]	; 0x44
 8002332:	4b18      	ldr	r3, [pc, #96]	; (8002394 <HAL_TIM_Base_MspInit+0xbc>)
 8002334:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002336:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800233a:	613b      	str	r3, [r7, #16]
 800233c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800233e:	2200      	movs	r2, #0
 8002340:	2100      	movs	r1, #0
 8002342:	2019      	movs	r0, #25
 8002344:	f000 fe6f 	bl	8003026 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002348:	2019      	movs	r0, #25
 800234a:	f000 fe88 	bl	800305e <HAL_NVIC_EnableIRQ>
}
 800234e:	e01a      	b.n	8002386 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM11)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a11      	ldr	r2, [pc, #68]	; (800239c <HAL_TIM_Base_MspInit+0xc4>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d115      	bne.n	8002386 <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM11_CLK_ENABLE();
 800235a:	2300      	movs	r3, #0
 800235c:	60fb      	str	r3, [r7, #12]
 800235e:	4b0d      	ldr	r3, [pc, #52]	; (8002394 <HAL_TIM_Base_MspInit+0xbc>)
 8002360:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002362:	4a0c      	ldr	r2, [pc, #48]	; (8002394 <HAL_TIM_Base_MspInit+0xbc>)
 8002364:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002368:	6453      	str	r3, [r2, #68]	; 0x44
 800236a:	4b0a      	ldr	r3, [pc, #40]	; (8002394 <HAL_TIM_Base_MspInit+0xbc>)
 800236c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800236e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002372:	60fb      	str	r3, [r7, #12]
 8002374:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8002376:	2200      	movs	r2, #0
 8002378:	2100      	movs	r1, #0
 800237a:	201a      	movs	r0, #26
 800237c:	f000 fe53 	bl	8003026 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002380:	201a      	movs	r0, #26
 8002382:	f000 fe6c 	bl	800305e <HAL_NVIC_EnableIRQ>
}
 8002386:	bf00      	nop
 8002388:	3718      	adds	r7, #24
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}
 800238e:	bf00      	nop
 8002390:	40000800 	.word	0x40000800
 8002394:	40023800 	.word	0x40023800
 8002398:	40014400 	.word	0x40014400
 800239c:	40014800 	.word	0x40014800

080023a0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b08a      	sub	sp, #40	; 0x28
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023a8:	f107 0314 	add.w	r3, r7, #20
 80023ac:	2200      	movs	r2, #0
 80023ae:	601a      	str	r2, [r3, #0]
 80023b0:	605a      	str	r2, [r3, #4]
 80023b2:	609a      	str	r2, [r3, #8]
 80023b4:	60da      	str	r2, [r3, #12]
 80023b6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023c0:	d11e      	bne.n	8002400 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023c2:	2300      	movs	r3, #0
 80023c4:	613b      	str	r3, [r7, #16]
 80023c6:	4b22      	ldr	r3, [pc, #136]	; (8002450 <HAL_TIM_MspPostInit+0xb0>)
 80023c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ca:	4a21      	ldr	r2, [pc, #132]	; (8002450 <HAL_TIM_MspPostInit+0xb0>)
 80023cc:	f043 0301 	orr.w	r3, r3, #1
 80023d0:	6313      	str	r3, [r2, #48]	; 0x30
 80023d2:	4b1f      	ldr	r3, [pc, #124]	; (8002450 <HAL_TIM_MspPostInit+0xb0>)
 80023d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023d6:	f003 0301 	and.w	r3, r3, #1
 80023da:	613b      	str	r3, [r7, #16]
 80023dc:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = TIM2_CH1_SERVO_Pin;
 80023de:	2320      	movs	r3, #32
 80023e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023e2:	2302      	movs	r3, #2
 80023e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e6:	2300      	movs	r3, #0
 80023e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023ea:	2300      	movs	r3, #0
 80023ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80023ee:	2301      	movs	r3, #1
 80023f0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(TIM2_CH1_SERVO_GPIO_Port, &GPIO_InitStruct);
 80023f2:	f107 0314 	add.w	r3, r7, #20
 80023f6:	4619      	mov	r1, r3
 80023f8:	4816      	ldr	r0, [pc, #88]	; (8002454 <HAL_TIM_MspPostInit+0xb4>)
 80023fa:	f001 fa05 	bl	8003808 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80023fe:	e023      	b.n	8002448 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM4)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a14      	ldr	r2, [pc, #80]	; (8002458 <HAL_TIM_MspPostInit+0xb8>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d11e      	bne.n	8002448 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800240a:	2300      	movs	r3, #0
 800240c:	60fb      	str	r3, [r7, #12]
 800240e:	4b10      	ldr	r3, [pc, #64]	; (8002450 <HAL_TIM_MspPostInit+0xb0>)
 8002410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002412:	4a0f      	ldr	r2, [pc, #60]	; (8002450 <HAL_TIM_MspPostInit+0xb0>)
 8002414:	f043 0308 	orr.w	r3, r3, #8
 8002418:	6313      	str	r3, [r2, #48]	; 0x30
 800241a:	4b0d      	ldr	r3, [pc, #52]	; (8002450 <HAL_TIM_MspPostInit+0xb0>)
 800241c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800241e:	f003 0308 	and.w	r3, r3, #8
 8002422:	60fb      	str	r3, [r7, #12]
 8002424:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002426:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800242a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800242c:	2302      	movs	r3, #2
 800242e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002430:	2300      	movs	r3, #0
 8002432:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002434:	2300      	movs	r3, #0
 8002436:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002438:	2302      	movs	r3, #2
 800243a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800243c:	f107 0314 	add.w	r3, r7, #20
 8002440:	4619      	mov	r1, r3
 8002442:	4806      	ldr	r0, [pc, #24]	; (800245c <HAL_TIM_MspPostInit+0xbc>)
 8002444:	f001 f9e0 	bl	8003808 <HAL_GPIO_Init>
}
 8002448:	bf00      	nop
 800244a:	3728      	adds	r7, #40	; 0x28
 800244c:	46bd      	mov	sp, r7
 800244e:	bd80      	pop	{r7, pc}
 8002450:	40023800 	.word	0x40023800
 8002454:	40020000 	.word	0x40020000
 8002458:	40000800 	.word	0x40000800
 800245c:	40020c00 	.word	0x40020c00

08002460 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b08c      	sub	sp, #48	; 0x30
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002468:	f107 031c 	add.w	r3, r7, #28
 800246c:	2200      	movs	r2, #0
 800246e:	601a      	str	r2, [r3, #0]
 8002470:	605a      	str	r2, [r3, #4]
 8002472:	609a      	str	r2, [r3, #8]
 8002474:	60da      	str	r2, [r3, #12]
 8002476:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a3a      	ldr	r2, [pc, #232]	; (8002568 <HAL_UART_MspInit+0x108>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d135      	bne.n	80024ee <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002482:	2300      	movs	r3, #0
 8002484:	61bb      	str	r3, [r7, #24]
 8002486:	4b39      	ldr	r3, [pc, #228]	; (800256c <HAL_UART_MspInit+0x10c>)
 8002488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800248a:	4a38      	ldr	r2, [pc, #224]	; (800256c <HAL_UART_MspInit+0x10c>)
 800248c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002490:	6413      	str	r3, [r2, #64]	; 0x40
 8002492:	4b36      	ldr	r3, [pc, #216]	; (800256c <HAL_UART_MspInit+0x10c>)
 8002494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002496:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800249a:	61bb      	str	r3, [r7, #24]
 800249c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800249e:	2300      	movs	r3, #0
 80024a0:	617b      	str	r3, [r7, #20]
 80024a2:	4b32      	ldr	r3, [pc, #200]	; (800256c <HAL_UART_MspInit+0x10c>)
 80024a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024a6:	4a31      	ldr	r2, [pc, #196]	; (800256c <HAL_UART_MspInit+0x10c>)
 80024a8:	f043 0308 	orr.w	r3, r3, #8
 80024ac:	6313      	str	r3, [r2, #48]	; 0x30
 80024ae:	4b2f      	ldr	r3, [pc, #188]	; (800256c <HAL_UART_MspInit+0x10c>)
 80024b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024b2:	f003 0308 	and.w	r3, r3, #8
 80024b6:	617b      	str	r3, [r7, #20]
 80024b8:	697b      	ldr	r3, [r7, #20]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80024ba:	f44f 7340 	mov.w	r3, #768	; 0x300
 80024be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024c0:	2302      	movs	r3, #2
 80024c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c4:	2300      	movs	r3, #0
 80024c6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024c8:	2303      	movs	r3, #3
 80024ca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80024cc:	2307      	movs	r3, #7
 80024ce:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80024d0:	f107 031c 	add.w	r3, r7, #28
 80024d4:	4619      	mov	r1, r3
 80024d6:	4826      	ldr	r0, [pc, #152]	; (8002570 <HAL_UART_MspInit+0x110>)
 80024d8:	f001 f996 	bl	8003808 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80024dc:	2200      	movs	r2, #0
 80024de:	2100      	movs	r1, #0
 80024e0:	2027      	movs	r0, #39	; 0x27
 80024e2:	f000 fda0 	bl	8003026 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80024e6:	2027      	movs	r0, #39	; 0x27
 80024e8:	f000 fdb9 	bl	800305e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80024ec:	e038      	b.n	8002560 <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART6)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4a20      	ldr	r2, [pc, #128]	; (8002574 <HAL_UART_MspInit+0x114>)
 80024f4:	4293      	cmp	r3, r2
 80024f6:	d133      	bne.n	8002560 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART6_CLK_ENABLE();
 80024f8:	2300      	movs	r3, #0
 80024fa:	613b      	str	r3, [r7, #16]
 80024fc:	4b1b      	ldr	r3, [pc, #108]	; (800256c <HAL_UART_MspInit+0x10c>)
 80024fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002500:	4a1a      	ldr	r2, [pc, #104]	; (800256c <HAL_UART_MspInit+0x10c>)
 8002502:	f043 0320 	orr.w	r3, r3, #32
 8002506:	6453      	str	r3, [r2, #68]	; 0x44
 8002508:	4b18      	ldr	r3, [pc, #96]	; (800256c <HAL_UART_MspInit+0x10c>)
 800250a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800250c:	f003 0320 	and.w	r3, r3, #32
 8002510:	613b      	str	r3, [r7, #16]
 8002512:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002514:	2300      	movs	r3, #0
 8002516:	60fb      	str	r3, [r7, #12]
 8002518:	4b14      	ldr	r3, [pc, #80]	; (800256c <HAL_UART_MspInit+0x10c>)
 800251a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800251c:	4a13      	ldr	r2, [pc, #76]	; (800256c <HAL_UART_MspInit+0x10c>)
 800251e:	f043 0304 	orr.w	r3, r3, #4
 8002522:	6313      	str	r3, [r2, #48]	; 0x30
 8002524:	4b11      	ldr	r3, [pc, #68]	; (800256c <HAL_UART_MspInit+0x10c>)
 8002526:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002528:	f003 0304 	and.w	r3, r3, #4
 800252c:	60fb      	str	r3, [r7, #12]
 800252e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002530:	23c0      	movs	r3, #192	; 0xc0
 8002532:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002534:	2302      	movs	r3, #2
 8002536:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002538:	2300      	movs	r3, #0
 800253a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800253c:	2303      	movs	r3, #3
 800253e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002540:	2308      	movs	r3, #8
 8002542:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002544:	f107 031c 	add.w	r3, r7, #28
 8002548:	4619      	mov	r1, r3
 800254a:	480b      	ldr	r0, [pc, #44]	; (8002578 <HAL_UART_MspInit+0x118>)
 800254c:	f001 f95c 	bl	8003808 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8002550:	2200      	movs	r2, #0
 8002552:	2100      	movs	r1, #0
 8002554:	2047      	movs	r0, #71	; 0x47
 8002556:	f000 fd66 	bl	8003026 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800255a:	2047      	movs	r0, #71	; 0x47
 800255c:	f000 fd7f 	bl	800305e <HAL_NVIC_EnableIRQ>
}
 8002560:	bf00      	nop
 8002562:	3730      	adds	r7, #48	; 0x30
 8002564:	46bd      	mov	sp, r7
 8002566:	bd80      	pop	{r7, pc}
 8002568:	40004800 	.word	0x40004800
 800256c:	40023800 	.word	0x40023800
 8002570:	40020c00 	.word	0x40020c00
 8002574:	40011400 	.word	0x40011400
 8002578:	40020800 	.word	0x40020800

0800257c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b08a      	sub	sp, #40	; 0x28
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002584:	f107 0314 	add.w	r3, r7, #20
 8002588:	2200      	movs	r2, #0
 800258a:	601a      	str	r2, [r3, #0]
 800258c:	605a      	str	r2, [r3, #4]
 800258e:	609a      	str	r2, [r3, #8]
 8002590:	60da      	str	r2, [r3, #12]
 8002592:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800259c:	d13f      	bne.n	800261e <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800259e:	2300      	movs	r3, #0
 80025a0:	613b      	str	r3, [r7, #16]
 80025a2:	4b21      	ldr	r3, [pc, #132]	; (8002628 <HAL_PCD_MspInit+0xac>)
 80025a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025a6:	4a20      	ldr	r2, [pc, #128]	; (8002628 <HAL_PCD_MspInit+0xac>)
 80025a8:	f043 0301 	orr.w	r3, r3, #1
 80025ac:	6313      	str	r3, [r2, #48]	; 0x30
 80025ae:	4b1e      	ldr	r3, [pc, #120]	; (8002628 <HAL_PCD_MspInit+0xac>)
 80025b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025b2:	f003 0301 	and.w	r3, r3, #1
 80025b6:	613b      	str	r3, [r7, #16]
 80025b8:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80025ba:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 80025be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025c0:	2302      	movs	r3, #2
 80025c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025c4:	2300      	movs	r3, #0
 80025c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025c8:	2303      	movs	r3, #3
 80025ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80025cc:	230a      	movs	r3, #10
 80025ce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025d0:	f107 0314 	add.w	r3, r7, #20
 80025d4:	4619      	mov	r1, r3
 80025d6:	4815      	ldr	r0, [pc, #84]	; (800262c <HAL_PCD_MspInit+0xb0>)
 80025d8:	f001 f916 	bl	8003808 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80025dc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80025e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025e2:	2300      	movs	r3, #0
 80025e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025e6:	2300      	movs	r3, #0
 80025e8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80025ea:	f107 0314 	add.w	r3, r7, #20
 80025ee:	4619      	mov	r1, r3
 80025f0:	480e      	ldr	r0, [pc, #56]	; (800262c <HAL_PCD_MspInit+0xb0>)
 80025f2:	f001 f909 	bl	8003808 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80025f6:	4b0c      	ldr	r3, [pc, #48]	; (8002628 <HAL_PCD_MspInit+0xac>)
 80025f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025fa:	4a0b      	ldr	r2, [pc, #44]	; (8002628 <HAL_PCD_MspInit+0xac>)
 80025fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002600:	6353      	str	r3, [r2, #52]	; 0x34
 8002602:	2300      	movs	r3, #0
 8002604:	60fb      	str	r3, [r7, #12]
 8002606:	4b08      	ldr	r3, [pc, #32]	; (8002628 <HAL_PCD_MspInit+0xac>)
 8002608:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800260a:	4a07      	ldr	r2, [pc, #28]	; (8002628 <HAL_PCD_MspInit+0xac>)
 800260c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002610:	6453      	str	r3, [r2, #68]	; 0x44
 8002612:	4b05      	ldr	r3, [pc, #20]	; (8002628 <HAL_PCD_MspInit+0xac>)
 8002614:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002616:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800261a:	60fb      	str	r3, [r7, #12]
 800261c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 800261e:	bf00      	nop
 8002620:	3728      	adds	r7, #40	; 0x28
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop
 8002628:	40023800 	.word	0x40023800
 800262c:	40020000 	.word	0x40020000

08002630 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002630:	b480      	push	{r7}
 8002632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002634:	e7fe      	b.n	8002634 <NMI_Handler+0x4>

08002636 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002636:	b480      	push	{r7}
 8002638:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800263a:	e7fe      	b.n	800263a <HardFault_Handler+0x4>

0800263c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800263c:	b480      	push	{r7}
 800263e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002640:	e7fe      	b.n	8002640 <MemManage_Handler+0x4>

08002642 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002642:	b480      	push	{r7}
 8002644:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002646:	e7fe      	b.n	8002646 <BusFault_Handler+0x4>

08002648 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002648:	b480      	push	{r7}
 800264a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800264c:	e7fe      	b.n	800264c <UsageFault_Handler+0x4>

0800264e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800264e:	b480      	push	{r7}
 8002650:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002652:	bf00      	nop
 8002654:	46bd      	mov	sp, r7
 8002656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265a:	4770      	bx	lr

0800265c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800265c:	b480      	push	{r7}
 800265e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002660:	bf00      	nop
 8002662:	46bd      	mov	sp, r7
 8002664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002668:	4770      	bx	lr

0800266a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800266a:	b480      	push	{r7}
 800266c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800266e:	bf00      	nop
 8002670:	46bd      	mov	sp, r7
 8002672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002676:	4770      	bx	lr

08002678 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800267c:	f000 fbb4 	bl	8002de8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_Handler();														// ADD_Juhee_231006
 8002680:	f7fe ffae 	bl	80015e0 <HAL_SYSTICK_Handler>
  /* USER CODE END SysTick_IRQn 1 */
}
 8002684:	bf00      	nop
 8002686:	bd80      	pop	{r7, pc}

08002688 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 800268c:	4802      	ldr	r0, [pc, #8]	; (8002698 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800268e:	f003 fa05 	bl	8005a9c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002692:	bf00      	nop
 8002694:	bd80      	pop	{r7, pc}
 8002696:	bf00      	nop
 8002698:	2000040c 	.word	0x2000040c

0800269c <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 80026a0:	4802      	ldr	r0, [pc, #8]	; (80026ac <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 80026a2:	f003 f9fb 	bl	8005a9c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80026a6:	bf00      	nop
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	20000454 	.word	0x20000454

080026b0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80026b4:	4802      	ldr	r0, [pc, #8]	; (80026c0 <TIM2_IRQHandler+0x10>)
 80026b6:	f003 f9f1 	bl	8005a9c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80026ba:	bf00      	nop
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	bf00      	nop
 80026c0:	20000334 	.word	0x20000334

080026c4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80026c8:	4802      	ldr	r0, [pc, #8]	; (80026d4 <TIM3_IRQHandler+0x10>)
 80026ca:	f003 f9e7 	bl	8005a9c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80026ce:	bf00      	nop
 80026d0:	bd80      	pop	{r7, pc}
 80026d2:	bf00      	nop
 80026d4:	2000037c 	.word	0x2000037c

080026d8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80026dc:	4802      	ldr	r0, [pc, #8]	; (80026e8 <TIM4_IRQHandler+0x10>)
 80026de:	f003 f9dd 	bl	8005a9c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80026e2:	bf00      	nop
 80026e4:	bd80      	pop	{r7, pc}
 80026e6:	bf00      	nop
 80026e8:	200003c4 	.word	0x200003c4

080026ec <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80026f0:	4802      	ldr	r0, [pc, #8]	; (80026fc <USART3_IRQHandler+0x10>)
 80026f2:	f004 fb3d 	bl	8006d70 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80026f6:	bf00      	nop
 80026f8:	bd80      	pop	{r7, pc}
 80026fa:	bf00      	nop
 80026fc:	2000049c 	.word	0x2000049c

08002700 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8002704:	4802      	ldr	r0, [pc, #8]	; (8002710 <USART6_IRQHandler+0x10>)
 8002706:	f004 fb33 	bl	8006d70 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800270a:	bf00      	nop
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	200004e0 	.word	0x200004e0

08002714 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b086      	sub	sp, #24
 8002718:	af00      	add	r7, sp, #0
 800271a:	60f8      	str	r0, [r7, #12]
 800271c:	60b9      	str	r1, [r7, #8]
 800271e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002720:	2300      	movs	r3, #0
 8002722:	617b      	str	r3, [r7, #20]
 8002724:	e00a      	b.n	800273c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002726:	f3af 8000 	nop.w
 800272a:	4601      	mov	r1, r0
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	1c5a      	adds	r2, r3, #1
 8002730:	60ba      	str	r2, [r7, #8]
 8002732:	b2ca      	uxtb	r2, r1
 8002734:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002736:	697b      	ldr	r3, [r7, #20]
 8002738:	3301      	adds	r3, #1
 800273a:	617b      	str	r3, [r7, #20]
 800273c:	697a      	ldr	r2, [r7, #20]
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	429a      	cmp	r2, r3
 8002742:	dbf0      	blt.n	8002726 <_read+0x12>
  }

  return len;
 8002744:	687b      	ldr	r3, [r7, #4]
}
 8002746:	4618      	mov	r0, r3
 8002748:	3718      	adds	r7, #24
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}

0800274e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800274e:	b580      	push	{r7, lr}
 8002750:	b086      	sub	sp, #24
 8002752:	af00      	add	r7, sp, #0
 8002754:	60f8      	str	r0, [r7, #12]
 8002756:	60b9      	str	r1, [r7, #8]
 8002758:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800275a:	2300      	movs	r3, #0
 800275c:	617b      	str	r3, [r7, #20]
 800275e:	e009      	b.n	8002774 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002760:	68bb      	ldr	r3, [r7, #8]
 8002762:	1c5a      	adds	r2, r3, #1
 8002764:	60ba      	str	r2, [r7, #8]
 8002766:	781b      	ldrb	r3, [r3, #0]
 8002768:	4618      	mov	r0, r3
 800276a:	f7fe ff47 	bl	80015fc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800276e:	697b      	ldr	r3, [r7, #20]
 8002770:	3301      	adds	r3, #1
 8002772:	617b      	str	r3, [r7, #20]
 8002774:	697a      	ldr	r2, [r7, #20]
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	429a      	cmp	r2, r3
 800277a:	dbf1      	blt.n	8002760 <_write+0x12>
  }
  return len;
 800277c:	687b      	ldr	r3, [r7, #4]
}
 800277e:	4618      	mov	r0, r3
 8002780:	3718      	adds	r7, #24
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}

08002786 <_close>:

int _close(int file)
{
 8002786:	b480      	push	{r7}
 8002788:	b083      	sub	sp, #12
 800278a:	af00      	add	r7, sp, #0
 800278c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800278e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002792:	4618      	mov	r0, r3
 8002794:	370c      	adds	r7, #12
 8002796:	46bd      	mov	sp, r7
 8002798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279c:	4770      	bx	lr

0800279e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800279e:	b480      	push	{r7}
 80027a0:	b083      	sub	sp, #12
 80027a2:	af00      	add	r7, sp, #0
 80027a4:	6078      	str	r0, [r7, #4]
 80027a6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80027ae:	605a      	str	r2, [r3, #4]
  return 0;
 80027b0:	2300      	movs	r3, #0
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	370c      	adds	r7, #12
 80027b6:	46bd      	mov	sp, r7
 80027b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027bc:	4770      	bx	lr

080027be <_isatty>:

int _isatty(int file)
{
 80027be:	b480      	push	{r7}
 80027c0:	b083      	sub	sp, #12
 80027c2:	af00      	add	r7, sp, #0
 80027c4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80027c6:	2301      	movs	r3, #1
}
 80027c8:	4618      	mov	r0, r3
 80027ca:	370c      	adds	r7, #12
 80027cc:	46bd      	mov	sp, r7
 80027ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d2:	4770      	bx	lr

080027d4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b085      	sub	sp, #20
 80027d8:	af00      	add	r7, sp, #0
 80027da:	60f8      	str	r0, [r7, #12]
 80027dc:	60b9      	str	r1, [r7, #8]
 80027de:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80027e0:	2300      	movs	r3, #0
}
 80027e2:	4618      	mov	r0, r3
 80027e4:	3714      	adds	r7, #20
 80027e6:	46bd      	mov	sp, r7
 80027e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ec:	4770      	bx	lr
	...

080027f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b086      	sub	sp, #24
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80027f8:	4a14      	ldr	r2, [pc, #80]	; (800284c <_sbrk+0x5c>)
 80027fa:	4b15      	ldr	r3, [pc, #84]	; (8002850 <_sbrk+0x60>)
 80027fc:	1ad3      	subs	r3, r2, r3
 80027fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002800:	697b      	ldr	r3, [r7, #20]
 8002802:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002804:	4b13      	ldr	r3, [pc, #76]	; (8002854 <_sbrk+0x64>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d102      	bne.n	8002812 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800280c:	4b11      	ldr	r3, [pc, #68]	; (8002854 <_sbrk+0x64>)
 800280e:	4a12      	ldr	r2, [pc, #72]	; (8002858 <_sbrk+0x68>)
 8002810:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002812:	4b10      	ldr	r3, [pc, #64]	; (8002854 <_sbrk+0x64>)
 8002814:	681a      	ldr	r2, [r3, #0]
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	4413      	add	r3, r2
 800281a:	693a      	ldr	r2, [r7, #16]
 800281c:	429a      	cmp	r2, r3
 800281e:	d207      	bcs.n	8002830 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002820:	f005 fd14 	bl	800824c <__errno>
 8002824:	4603      	mov	r3, r0
 8002826:	220c      	movs	r2, #12
 8002828:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800282a:	f04f 33ff 	mov.w	r3, #4294967295
 800282e:	e009      	b.n	8002844 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002830:	4b08      	ldr	r3, [pc, #32]	; (8002854 <_sbrk+0x64>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002836:	4b07      	ldr	r3, [pc, #28]	; (8002854 <_sbrk+0x64>)
 8002838:	681a      	ldr	r2, [r3, #0]
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	4413      	add	r3, r2
 800283e:	4a05      	ldr	r2, [pc, #20]	; (8002854 <_sbrk+0x64>)
 8002840:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002842:	68fb      	ldr	r3, [r7, #12]
}
 8002844:	4618      	mov	r0, r3
 8002846:	3718      	adds	r7, #24
 8002848:	46bd      	mov	sp, r7
 800284a:	bd80      	pop	{r7, pc}
 800284c:	20030000 	.word	0x20030000
 8002850:	00000400 	.word	0x00000400
 8002854:	20000a48 	.word	0x20000a48
 8002858:	20000ad0 	.word	0x20000ad0

0800285c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800285c:	b480      	push	{r7}
 800285e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002860:	4b06      	ldr	r3, [pc, #24]	; (800287c <SystemInit+0x20>)
 8002862:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002866:	4a05      	ldr	r2, [pc, #20]	; (800287c <SystemInit+0x20>)
 8002868:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800286c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002870:	bf00      	nop
 8002872:	46bd      	mov	sp, r7
 8002874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002878:	4770      	bx	lr
 800287a:	bf00      	nop
 800287c:	e000ed00 	.word	0xe000ed00

08002880 <HAL_UART_RxCpltCallback>:
	}
}

#else																					// original
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b082      	sub	sp, #8
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
	// PC
	if (huart == &huart3)									// comport master 와 연결된 uart
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	4a32      	ldr	r2, [pc, #200]	; (8002954 <HAL_UART_RxCpltCallback+0xd4>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d12c      	bne.n	80028ea <HAL_UART_RxCpltCallback+0x6a>
	{
		if (rx_index < COMMAND_LENGTH)						// 현재까지 들어온 byte 가 40 byte 를 넘지 않으면 save
 8002890:	4b31      	ldr	r3, [pc, #196]	; (8002958 <HAL_UART_RxCpltCallback+0xd8>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	2b27      	cmp	r3, #39	; 0x27
 8002896:	dc1d      	bgt.n	80028d4 <HAL_UART_RxCpltCallback+0x54>
		{
			if (rx_data == '\n' || rx_data == '\r')
 8002898:	4b30      	ldr	r3, [pc, #192]	; (800295c <HAL_UART_RxCpltCallback+0xdc>)
 800289a:	781b      	ldrb	r3, [r3, #0]
 800289c:	2b0a      	cmp	r3, #10
 800289e:	d003      	beq.n	80028a8 <HAL_UART_RxCpltCallback+0x28>
 80028a0:	4b2e      	ldr	r3, [pc, #184]	; (800295c <HAL_UART_RxCpltCallback+0xdc>)
 80028a2:	781b      	ldrb	r3, [r3, #0]
 80028a4:	2b0d      	cmp	r3, #13
 80028a6:	d10b      	bne.n	80028c0 <HAL_UART_RxCpltCallback+0x40>
			{
				rx_buff[rx_index] = 0; 						// '\0' 을 넣음
 80028a8:	4b2b      	ldr	r3, [pc, #172]	; (8002958 <HAL_UART_RxCpltCallback+0xd8>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a2c      	ldr	r2, [pc, #176]	; (8002960 <HAL_UART_RxCpltCallback+0xe0>)
 80028ae:	2100      	movs	r1, #0
 80028b0:	54d1      	strb	r1, [r2, r3]
				newline_detect_flag = 1;					//  new line 을 만났다는 flag 를 set 한다.
 80028b2:	4b2c      	ldr	r3, [pc, #176]	; (8002964 <HAL_UART_RxCpltCallback+0xe4>)
 80028b4:	2201      	movs	r2, #1
 80028b6:	601a      	str	r2, [r3, #0]
				rx_index = 0; 								//	다음 message 저장을 위해서 rx_index 값을 0으로 한다.
 80028b8:	4b27      	ldr	r3, [pc, #156]	; (8002958 <HAL_UART_RxCpltCallback+0xd8>)
 80028ba:	2200      	movs	r2, #0
 80028bc:	601a      	str	r2, [r3, #0]
 80028be:	e00f      	b.n	80028e0 <HAL_UART_RxCpltCallback+0x60>
			}
			else
			{
				rx_buff[rx_index++] = rx_data;				// rx_data 를 save
 80028c0:	4b25      	ldr	r3, [pc, #148]	; (8002958 <HAL_UART_RxCpltCallback+0xd8>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	1c5a      	adds	r2, r3, #1
 80028c6:	4924      	ldr	r1, [pc, #144]	; (8002958 <HAL_UART_RxCpltCallback+0xd8>)
 80028c8:	600a      	str	r2, [r1, #0]
 80028ca:	4a24      	ldr	r2, [pc, #144]	; (800295c <HAL_UART_RxCpltCallback+0xdc>)
 80028cc:	7811      	ldrb	r1, [r2, #0]
 80028ce:	4a24      	ldr	r2, [pc, #144]	; (8002960 <HAL_UART_RxCpltCallback+0xe0>)
 80028d0:	54d1      	strb	r1, [r2, r3]
 80028d2:	e005      	b.n	80028e0 <HAL_UART_RxCpltCallback+0x60>
			}
		}
		else		// 40 byte 를 넘으면
		{
			rx_index = 0;
 80028d4:	4b20      	ldr	r3, [pc, #128]	; (8002958 <HAL_UART_RxCpltCallback+0xd8>)
 80028d6:	2200      	movs	r2, #0
 80028d8:	601a      	str	r2, [r3, #0]
			printf("Message Overflow !!!\n");
 80028da:	4823      	ldr	r0, [pc, #140]	; (8002968 <HAL_UART_RxCpltCallback+0xe8>)
 80028dc:	f005 fd6e 	bl	80083bc <puts>
		}
		// 주의 : 반드시 HAL_UART_Receive_IT 를 call 해줘야 다음 INT 가 발생된다.
		HAL_UART_Receive_IT(&huart3, &rx_data, 1);
 80028e0:	2201      	movs	r2, #1
 80028e2:	491e      	ldr	r1, [pc, #120]	; (800295c <HAL_UART_RxCpltCallback+0xdc>)
 80028e4:	481b      	ldr	r0, [pc, #108]	; (8002954 <HAL_UART_RxCpltCallback+0xd4>)
 80028e6:	f004 fa12 	bl	8006d0e <HAL_UART_Receive_IT>
	}

	// BT
	if (huart == &huart6)									// BT 와 연결된 uart
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	4a1f      	ldr	r2, [pc, #124]	; (800296c <HAL_UART_RxCpltCallback+0xec>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d12c      	bne.n	800294c <HAL_UART_RxCpltCallback+0xcc>
		{
			if (bt_rx_index < COMMAND_LENGTH)				// 현재까지 들어온 byte 가 40 byte 를 넘지 않으면 save
 80028f2:	4b1f      	ldr	r3, [pc, #124]	; (8002970 <HAL_UART_RxCpltCallback+0xf0>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	2b27      	cmp	r3, #39	; 0x27
 80028f8:	dc1d      	bgt.n	8002936 <HAL_UART_RxCpltCallback+0xb6>
			{
				if (bt_rx_data == '\n' || bt_rx_data == '\r')
 80028fa:	4b1e      	ldr	r3, [pc, #120]	; (8002974 <HAL_UART_RxCpltCallback+0xf4>)
 80028fc:	781b      	ldrb	r3, [r3, #0]
 80028fe:	2b0a      	cmp	r3, #10
 8002900:	d003      	beq.n	800290a <HAL_UART_RxCpltCallback+0x8a>
 8002902:	4b1c      	ldr	r3, [pc, #112]	; (8002974 <HAL_UART_RxCpltCallback+0xf4>)
 8002904:	781b      	ldrb	r3, [r3, #0]
 8002906:	2b0d      	cmp	r3, #13
 8002908:	d10b      	bne.n	8002922 <HAL_UART_RxCpltCallback+0xa2>
				{
					bt_rx_buff[bt_rx_index] = 0; 			// '\0' 을 넣음
 800290a:	4b19      	ldr	r3, [pc, #100]	; (8002970 <HAL_UART_RxCpltCallback+0xf0>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4a1a      	ldr	r2, [pc, #104]	; (8002978 <HAL_UART_RxCpltCallback+0xf8>)
 8002910:	2100      	movs	r1, #0
 8002912:	54d1      	strb	r1, [r2, r3]
					bt_newline_detect_flag = 1;				//  new line 을 만났다는 flag 를 set 한다.
 8002914:	4b19      	ldr	r3, [pc, #100]	; (800297c <HAL_UART_RxCpltCallback+0xfc>)
 8002916:	2201      	movs	r2, #1
 8002918:	601a      	str	r2, [r3, #0]
					bt_rx_index = 0; 						//	다음 message 저장을 위해서 rx_index 값을 0으로 한다.
 800291a:	4b15      	ldr	r3, [pc, #84]	; (8002970 <HAL_UART_RxCpltCallback+0xf0>)
 800291c:	2200      	movs	r2, #0
 800291e:	601a      	str	r2, [r3, #0]
 8002920:	e00f      	b.n	8002942 <HAL_UART_RxCpltCallback+0xc2>
				}
				else
				{
					bt_rx_buff[bt_rx_index++] = bt_rx_data;	// rx_data 를 save
 8002922:	4b13      	ldr	r3, [pc, #76]	; (8002970 <HAL_UART_RxCpltCallback+0xf0>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	1c5a      	adds	r2, r3, #1
 8002928:	4911      	ldr	r1, [pc, #68]	; (8002970 <HAL_UART_RxCpltCallback+0xf0>)
 800292a:	600a      	str	r2, [r1, #0]
 800292c:	4a11      	ldr	r2, [pc, #68]	; (8002974 <HAL_UART_RxCpltCallback+0xf4>)
 800292e:	7811      	ldrb	r1, [r2, #0]
 8002930:	4a11      	ldr	r2, [pc, #68]	; (8002978 <HAL_UART_RxCpltCallback+0xf8>)
 8002932:	54d1      	strb	r1, [r2, r3]
 8002934:	e005      	b.n	8002942 <HAL_UART_RxCpltCallback+0xc2>
				}
			}
			else		// 40 byte 를 넘으면
			{
				bt_rx_index = 0;
 8002936:	4b0e      	ldr	r3, [pc, #56]	; (8002970 <HAL_UART_RxCpltCallback+0xf0>)
 8002938:	2200      	movs	r2, #0
 800293a:	601a      	str	r2, [r3, #0]
				printf("BT Message Overflow !!!\n");
 800293c:	4810      	ldr	r0, [pc, #64]	; (8002980 <HAL_UART_RxCpltCallback+0x100>)
 800293e:	f005 fd3d 	bl	80083bc <puts>
			}
			// 주의 : 반드시 HAL_UART_Receive_IT 를 call 해줘야 다음 INT 가 발생된다.
			HAL_UART_Receive_IT(&huart6, &bt_rx_data, 1);
 8002942:	2201      	movs	r2, #1
 8002944:	490b      	ldr	r1, [pc, #44]	; (8002974 <HAL_UART_RxCpltCallback+0xf4>)
 8002946:	4809      	ldr	r0, [pc, #36]	; (800296c <HAL_UART_RxCpltCallback+0xec>)
 8002948:	f004 f9e1 	bl	8006d0e <HAL_UART_Receive_IT>
		}
}
 800294c:	bf00      	nop
 800294e:	3708      	adds	r7, #8
 8002950:	46bd      	mov	sp, r7
 8002952:	bd80      	pop	{r7, pc}
 8002954:	2000049c 	.word	0x2000049c
 8002958:	20000a74 	.word	0x20000a74
 800295c:	20000a30 	.word	0x20000a30
 8002960:	20000a4c 	.word	0x20000a4c
 8002964:	20000a78 	.word	0x20000a78
 8002968:	08009800 	.word	0x08009800
 800296c:	200004e0 	.word	0x200004e0
 8002970:	20000aa4 	.word	0x20000aa4
 8002974:	20000a31 	.word	0x20000a31
 8002978:	20000a7c 	.word	0x20000a7c
 800297c:	20000aa8 	.word	0x20000aa8
 8002980:	08009818 	.word	0x08009818

08002984 <pc_command_processing>:
#endif

#if 1																					// original
// PC
void pc_command_processing(void)										// 정의 (newline 만날 때 까지 계속 돌아감)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	af00      	add	r7, sp, #0
	if (newline_detect_flag)											// comport master 로부터 완전한 문장이 들어오면 (\n을 만나면)
 8002988:	4b39      	ldr	r3, [pc, #228]	; (8002a70 <pc_command_processing+0xec>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d06d      	beq.n	8002a6c <pc_command_processing+0xe8>
	{
		newline_detect_flag = 0;
 8002990:	4b37      	ldr	r3, [pc, #220]	; (8002a70 <pc_command_processing+0xec>)
 8002992:	2200      	movs	r2, #0
 8002994:	601a      	str	r2, [r3, #0]
		printf("%s\n", rx_buff);
 8002996:	4837      	ldr	r0, [pc, #220]	; (8002a74 <pc_command_processing+0xf0>)
 8002998:	f005 fd10 	bl	80083bc <puts>

		if (!strncmp(rx_buff, "led_all_on", strlen("led_all_on")))		// if ( strncmp(rx_buff, "led_all_on", strlen("led_all_on") == 0 )
 800299c:	220a      	movs	r2, #10
 800299e:	4936      	ldr	r1, [pc, #216]	; (8002a78 <pc_command_processing+0xf4>)
 80029a0:	4834      	ldr	r0, [pc, #208]	; (8002a74 <pc_command_processing+0xf0>)
 80029a2:	f005 fd33 	bl	800840c <strncmp>
 80029a6:	4603      	mov	r3, r0
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d102      	bne.n	80029b2 <pc_command_processing+0x2e>
		{
//			HAL_GPIO_WritePin(GPIOD, 0xff, 1);
			led_all_on();
 80029ac:	f7fe fde4 	bl	8001578 <led_all_on>
			return;														// 불러준 곳으로 다시 리턴
 80029b0:	e05c      	b.n	8002a6c <pc_command_processing+0xe8>
		}
		if (!strncmp(rx_buff, "led_all_off", strlen("led_all_off")))
 80029b2:	220b      	movs	r2, #11
 80029b4:	4931      	ldr	r1, [pc, #196]	; (8002a7c <pc_command_processing+0xf8>)
 80029b6:	482f      	ldr	r0, [pc, #188]	; (8002a74 <pc_command_processing+0xf0>)
 80029b8:	f005 fd28 	bl	800840c <strncmp>
 80029bc:	4603      	mov	r3, r0
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d102      	bne.n	80029c8 <pc_command_processing+0x44>
		{
//			HAL_GPIO_WritePin(GPIOD, 0xff, 0);
			led_all_off();
 80029c2:	f7fe fdf3 	bl	80015ac <led_all_off>
			return;
 80029c6:	e051      	b.n	8002a6c <pc_command_processing+0xe8>
		}
		if (!strncmp(rx_buff, "led_on_up", strlen("led_on_up")))
 80029c8:	2209      	movs	r2, #9
 80029ca:	492d      	ldr	r1, [pc, #180]	; (8002a80 <pc_command_processing+0xfc>)
 80029cc:	4829      	ldr	r0, [pc, #164]	; (8002a74 <pc_command_processing+0xf0>)
 80029ce:	f005 fd1d 	bl	800840c <strncmp>
 80029d2:	4603      	mov	r3, r0
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d102      	bne.n	80029de <pc_command_processing+0x5a>
		{
			led_on_up();
 80029d8:	f7fe fd56 	bl	8001488 <led_on_up>
			return;
 80029dc:	e046      	b.n	8002a6c <pc_command_processing+0xe8>
		}
		if (!strncmp(rx_buff, "led_on_down", strlen("led_on_down")))
 80029de:	220b      	movs	r2, #11
 80029e0:	4928      	ldr	r1, [pc, #160]	; (8002a84 <pc_command_processing+0x100>)
 80029e2:	4824      	ldr	r0, [pc, #144]	; (8002a74 <pc_command_processing+0xf0>)
 80029e4:	f005 fd12 	bl	800840c <strncmp>
 80029e8:	4603      	mov	r3, r0
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d102      	bne.n	80029f4 <pc_command_processing+0x70>
		{
			led_on_down();
 80029ee:	f7fe fd87 	bl	8001500 <led_on_down>
			return;
 80029f2:	e03b      	b.n	8002a6c <pc_command_processing+0xe8>
		}
		if (!strncmp(rx_buff, "led_keepon_up", strlen("led_keepon_up")))
 80029f4:	220d      	movs	r2, #13
 80029f6:	4924      	ldr	r1, [pc, #144]	; (8002a88 <pc_command_processing+0x104>)
 80029f8:	481e      	ldr	r0, [pc, #120]	; (8002a74 <pc_command_processing+0xf0>)
 80029fa:	f005 fd07 	bl	800840c <strncmp>
 80029fe:	4603      	mov	r3, r0
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d102      	bne.n	8002a0a <pc_command_processing+0x86>
		{
			led_keepon_up();
 8002a04:	f7fe fcc8 	bl	8001398 <led_keepon_up>
			return;
 8002a08:	e030      	b.n	8002a6c <pc_command_processing+0xe8>
		}
		if (!strncmp(rx_buff, "led_keepon_down", strlen("led_keepon_down")))
 8002a0a:	220f      	movs	r2, #15
 8002a0c:	491f      	ldr	r1, [pc, #124]	; (8002a8c <pc_command_processing+0x108>)
 8002a0e:	4819      	ldr	r0, [pc, #100]	; (8002a74 <pc_command_processing+0xf0>)
 8002a10:	f005 fcfc 	bl	800840c <strncmp>
 8002a14:	4603      	mov	r3, r0
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d102      	bne.n	8002a20 <pc_command_processing+0x9c>
		{
			led_keepon_down();
 8002a1a:	f7fe fcf9 	bl	8001410 <led_keepon_down>
			return;
 8002a1e:	e025      	b.n	8002a6c <pc_command_processing+0xe8>
		}
		if (!strncmp(rx_buff, "led_flower_on", strlen("led_flower_on")))
 8002a20:	220d      	movs	r2, #13
 8002a22:	491b      	ldr	r1, [pc, #108]	; (8002a90 <pc_command_processing+0x10c>)
 8002a24:	4813      	ldr	r0, [pc, #76]	; (8002a74 <pc_command_processing+0xf0>)
 8002a26:	f005 fcf1 	bl	800840c <strncmp>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d102      	bne.n	8002a36 <pc_command_processing+0xb2>
		{
			led_flower_on();
 8002a30:	f7fe fc26 	bl	8001280 <led_flower_on>
			return;
 8002a34:	e01a      	b.n	8002a6c <pc_command_processing+0xe8>
		}
		if (!strncmp(rx_buff, "led_flower_off", strlen("led_flower_off")))
 8002a36:	220e      	movs	r2, #14
 8002a38:	4916      	ldr	r1, [pc, #88]	; (8002a94 <pc_command_processing+0x110>)
 8002a3a:	480e      	ldr	r0, [pc, #56]	; (8002a74 <pc_command_processing+0xf0>)
 8002a3c:	f005 fce6 	bl	800840c <strncmp>
 8002a40:	4603      	mov	r3, r0
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d102      	bne.n	8002a4c <pc_command_processing+0xc8>
		{
			led_flower_off();
 8002a46:	f7fe fc61 	bl	800130c <led_flower_off>
			return;
 8002a4a:	e00f      	b.n	8002a6c <pc_command_processing+0xe8>
		}
		// dht11time150 DHT11
		if (!strncmp(rx_buff, "dht11time", strlen("dht11time")))
 8002a4c:	2209      	movs	r2, #9
 8002a4e:	4912      	ldr	r1, [pc, #72]	; (8002a98 <pc_command_processing+0x114>)
 8002a50:	4808      	ldr	r0, [pc, #32]	; (8002a74 <pc_command_processing+0xf0>)
 8002a52:	f005 fcdb 	bl	800840c <strncmp>
 8002a56:	4603      	mov	r3, r0
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d107      	bne.n	8002a6c <pc_command_processing+0xe8>
		{
			dht11time = atoi(rx_buff + 9);								// ascii -> int
 8002a5c:	4b0f      	ldr	r3, [pc, #60]	; (8002a9c <pc_command_processing+0x118>)
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f005 fbf0 	bl	8008244 <atoi>
 8002a64:	4603      	mov	r3, r0
 8002a66:	4a0e      	ldr	r2, [pc, #56]	; (8002aa0 <pc_command_processing+0x11c>)
 8002a68:	6013      	str	r3, [r2, #0]
			return;
 8002a6a:	bf00      	nop
			ultrasonic_on_off_flag = 0;
			return;
		}
*/
	}
}
 8002a6c:	bd80      	pop	{r7, pc}
 8002a6e:	bf00      	nop
 8002a70:	20000a78 	.word	0x20000a78
 8002a74:	20000a4c 	.word	0x20000a4c
 8002a78:	08009830 	.word	0x08009830
 8002a7c:	0800983c 	.word	0x0800983c
 8002a80:	08009848 	.word	0x08009848
 8002a84:	08009854 	.word	0x08009854
 8002a88:	08009860 	.word	0x08009860
 8002a8c:	08009870 	.word	0x08009870
 8002a90:	08009880 	.word	0x08009880
 8002a94:	08009890 	.word	0x08009890
 8002a98:	080098a0 	.word	0x080098a0
 8002a9c:	20000a55 	.word	0x20000a55
 8002aa0:	20000000 	.word	0x20000000

08002aa4 <bt_command_processing>:

// BT
void bt_command_processing(void)										// 정의 (newline 만날 때 까지 계속 돌아감)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	af00      	add	r7, sp, #0
	if (bt_newline_detect_flag)											// comport master 로부터 완전한 문장이 들어오면 (\n을 만나면)
 8002aa8:	4b31      	ldr	r3, [pc, #196]	; (8002b70 <bt_command_processing+0xcc>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d05d      	beq.n	8002b6c <bt_command_processing+0xc8>
	{
		bt_newline_detect_flag = 0;
 8002ab0:	4b2f      	ldr	r3, [pc, #188]	; (8002b70 <bt_command_processing+0xcc>)
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	601a      	str	r2, [r3, #0]
		printf("%s\n", bt_rx_buff);
 8002ab6:	482f      	ldr	r0, [pc, #188]	; (8002b74 <bt_command_processing+0xd0>)
 8002ab8:	f005 fc80 	bl	80083bc <puts>

		if (!strncmp(bt_rx_buff, "led_all_on", strlen("led_all_on")))		// if ( strncmp(rx_buff, "led_all_on", strlen("led_all_on") == 0 )
 8002abc:	220a      	movs	r2, #10
 8002abe:	492e      	ldr	r1, [pc, #184]	; (8002b78 <bt_command_processing+0xd4>)
 8002ac0:	482c      	ldr	r0, [pc, #176]	; (8002b74 <bt_command_processing+0xd0>)
 8002ac2:	f005 fca3 	bl	800840c <strncmp>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d102      	bne.n	8002ad2 <bt_command_processing+0x2e>
		{
//			HAL_GPIO_WritePin(GPIOD, 0xff, 1);
			led_all_on();
 8002acc:	f7fe fd54 	bl	8001578 <led_all_on>
			return;
 8002ad0:	e04c      	b.n	8002b6c <bt_command_processing+0xc8>
		}
		if (!strncmp(bt_rx_buff, "led_all_off", strlen("led_all_off")))
 8002ad2:	220b      	movs	r2, #11
 8002ad4:	4929      	ldr	r1, [pc, #164]	; (8002b7c <bt_command_processing+0xd8>)
 8002ad6:	4827      	ldr	r0, [pc, #156]	; (8002b74 <bt_command_processing+0xd0>)
 8002ad8:	f005 fc98 	bl	800840c <strncmp>
 8002adc:	4603      	mov	r3, r0
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d102      	bne.n	8002ae8 <bt_command_processing+0x44>
		{
//			HAL_GPIO_WritePin(GPIOD, 0xff, 0);
			led_all_off();
 8002ae2:	f7fe fd63 	bl	80015ac <led_all_off>
			return;
 8002ae6:	e041      	b.n	8002b6c <bt_command_processing+0xc8>
		}
		if (!strncmp(bt_rx_buff, "led_on_up", strlen("led_on_up")))
 8002ae8:	2209      	movs	r2, #9
 8002aea:	4925      	ldr	r1, [pc, #148]	; (8002b80 <bt_command_processing+0xdc>)
 8002aec:	4821      	ldr	r0, [pc, #132]	; (8002b74 <bt_command_processing+0xd0>)
 8002aee:	f005 fc8d 	bl	800840c <strncmp>
 8002af2:	4603      	mov	r3, r0
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d102      	bne.n	8002afe <bt_command_processing+0x5a>
		{
			led_on_up();
 8002af8:	f7fe fcc6 	bl	8001488 <led_on_up>
			return;
 8002afc:	e036      	b.n	8002b6c <bt_command_processing+0xc8>
		}
		if (!strncmp(bt_rx_buff, "led_on_down", strlen("led_on_down")))
 8002afe:	220b      	movs	r2, #11
 8002b00:	4920      	ldr	r1, [pc, #128]	; (8002b84 <bt_command_processing+0xe0>)
 8002b02:	481c      	ldr	r0, [pc, #112]	; (8002b74 <bt_command_processing+0xd0>)
 8002b04:	f005 fc82 	bl	800840c <strncmp>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d102      	bne.n	8002b14 <bt_command_processing+0x70>
		{
			led_on_down();
 8002b0e:	f7fe fcf7 	bl	8001500 <led_on_down>
			return;
 8002b12:	e02b      	b.n	8002b6c <bt_command_processing+0xc8>
		}
		if (!strncmp(bt_rx_buff, "led_keepon_up", strlen("led_keepon_up")))
 8002b14:	220d      	movs	r2, #13
 8002b16:	491c      	ldr	r1, [pc, #112]	; (8002b88 <bt_command_processing+0xe4>)
 8002b18:	4816      	ldr	r0, [pc, #88]	; (8002b74 <bt_command_processing+0xd0>)
 8002b1a:	f005 fc77 	bl	800840c <strncmp>
 8002b1e:	4603      	mov	r3, r0
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d102      	bne.n	8002b2a <bt_command_processing+0x86>
		{
			led_keepon_up();
 8002b24:	f7fe fc38 	bl	8001398 <led_keepon_up>
			return;
 8002b28:	e020      	b.n	8002b6c <bt_command_processing+0xc8>
		}
		if (!strncmp(bt_rx_buff, "led_keepon_down", strlen("led_keepon_down")))
 8002b2a:	220f      	movs	r2, #15
 8002b2c:	4917      	ldr	r1, [pc, #92]	; (8002b8c <bt_command_processing+0xe8>)
 8002b2e:	4811      	ldr	r0, [pc, #68]	; (8002b74 <bt_command_processing+0xd0>)
 8002b30:	f005 fc6c 	bl	800840c <strncmp>
 8002b34:	4603      	mov	r3, r0
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d102      	bne.n	8002b40 <bt_command_processing+0x9c>
		{
			led_keepon_down();
 8002b3a:	f7fe fc69 	bl	8001410 <led_keepon_down>
			return;
 8002b3e:	e015      	b.n	8002b6c <bt_command_processing+0xc8>
		}
		if (!strncmp(bt_rx_buff, "led_flower_on", strlen("led_flower_on")))
 8002b40:	220d      	movs	r2, #13
 8002b42:	4913      	ldr	r1, [pc, #76]	; (8002b90 <bt_command_processing+0xec>)
 8002b44:	480b      	ldr	r0, [pc, #44]	; (8002b74 <bt_command_processing+0xd0>)
 8002b46:	f005 fc61 	bl	800840c <strncmp>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d102      	bne.n	8002b56 <bt_command_processing+0xb2>
		{
			led_flower_on();
 8002b50:	f7fe fb96 	bl	8001280 <led_flower_on>
			return;
 8002b54:	e00a      	b.n	8002b6c <bt_command_processing+0xc8>
		}
		if (!strncmp(bt_rx_buff, "led_flower_off", strlen("led_flower_off")))
 8002b56:	220e      	movs	r2, #14
 8002b58:	490e      	ldr	r1, [pc, #56]	; (8002b94 <bt_command_processing+0xf0>)
 8002b5a:	4806      	ldr	r0, [pc, #24]	; (8002b74 <bt_command_processing+0xd0>)
 8002b5c:	f005 fc56 	bl	800840c <strncmp>
 8002b60:	4603      	mov	r3, r0
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d102      	bne.n	8002b6c <bt_command_processing+0xc8>
		{
			led_flower_off();
 8002b66:	f7fe fbd1 	bl	800130c <led_flower_off>
			return;
 8002b6a:	bf00      	nop
		}
	}
}
 8002b6c:	bd80      	pop	{r7, pc}
 8002b6e:	bf00      	nop
 8002b70:	20000aa8 	.word	0x20000aa8
 8002b74:	20000a7c 	.word	0x20000a7c
 8002b78:	08009830 	.word	0x08009830
 8002b7c:	0800983c 	.word	0x0800983c
 8002b80:	08009848 	.word	0x08009848
 8002b84:	08009854 	.word	0x08009854
 8002b88:	08009860 	.word	0x08009860
 8002b8c:	08009870 	.word	0x08009870
 8002b90:	08009880 	.word	0x08009880
 8002b94:	08009890 	.word	0x08009890

08002b98 <HAL_TIM_IC_CaptureCallback>:
// Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_tim.c 에 가서
// void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)을 잘라내서 이곳으로 가져온다.
// 2. 초음파 센서의 ECHO 핀의 상승 엣지와 하강 엣지 발생 시 이곳으로 들어온다.
volatile uint8_t is_first_capture = 0;							// 0:상승엣지 1:하강엣지 (for rising, falling edge 구분을 위한 변수)
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b082      	sub	sp, #8
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM3)												//
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4a13      	ldr	r2, [pc, #76]	; (8002bf4 <HAL_TIM_IC_CaptureCallback+0x5c>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d11f      	bne.n	8002bea <HAL_TIM_IC_CaptureCallback+0x52>
	{
		if ( is_first_capture == 0)											// 상승엣지
 8002baa:	4b13      	ldr	r3, [pc, #76]	; (8002bf8 <HAL_TIM_IC_CaptureCallback+0x60>)
 8002bac:	781b      	ldrb	r3, [r3, #0]
 8002bae:	b2db      	uxtb	r3, r3
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d107      	bne.n	8002bc4 <HAL_TIM_IC_CaptureCallback+0x2c>
		{
			__HAL_TIM_SET_COUNTER(htim, 0);									// clear H/W counter (변수 초기화 필요, 0 넣어줌)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	2200      	movs	r2, #0
 8002bba:	625a      	str	r2, [r3, #36]	; 0x24
			is_first_capture = 1;											// 상승엣지를 만났다는 flag 변수 indicator 를 set
 8002bbc:	4b0e      	ldr	r3, [pc, #56]	; (8002bf8 <HAL_TIM_IC_CaptureCallback+0x60>)
 8002bbe:	2201      	movs	r2, #1
 8002bc0:	701a      	strb	r2, [r3, #0]
			is_first_capture = 0;											// 다음 echo 펄스를 count 하기 위해 변수 초기화 필요
			distance = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);			// 현재까지 count 한 펄스 수를 읽어온다. -> 변수 선언 필요 (line-3)
			ic_cpt_finish_flag = 1; 										// 초음파 거리 측정 완료 -> 변수 선언 필요 (line-4)
		}
	}
}
 8002bc2:	e012      	b.n	8002bea <HAL_TIM_IC_CaptureCallback+0x52>
		else if (is_first_capture == 1)										// 하강엣지를 만나면
 8002bc4:	4b0c      	ldr	r3, [pc, #48]	; (8002bf8 <HAL_TIM_IC_CaptureCallback+0x60>)
 8002bc6:	781b      	ldrb	r3, [r3, #0]
 8002bc8:	b2db      	uxtb	r3, r3
 8002bca:	2b01      	cmp	r3, #1
 8002bcc:	d10d      	bne.n	8002bea <HAL_TIM_IC_CaptureCallback+0x52>
			is_first_capture = 0;											// 다음 echo 펄스를 count 하기 위해 변수 초기화 필요
 8002bce:	4b0a      	ldr	r3, [pc, #40]	; (8002bf8 <HAL_TIM_IC_CaptureCallback+0x60>)
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	701a      	strb	r2, [r3, #0]
			distance = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);			// 현재까지 count 한 펄스 수를 읽어온다. -> 변수 선언 필요 (line-3)
 8002bd4:	2100      	movs	r1, #0
 8002bd6:	6878      	ldr	r0, [r7, #4]
 8002bd8:	f003 fa8e 	bl	80060f8 <HAL_TIM_ReadCapturedValue>
 8002bdc:	4603      	mov	r3, r0
 8002bde:	461a      	mov	r2, r3
 8002be0:	4b06      	ldr	r3, [pc, #24]	; (8002bfc <HAL_TIM_IC_CaptureCallback+0x64>)
 8002be2:	601a      	str	r2, [r3, #0]
			ic_cpt_finish_flag = 1; 										// 초음파 거리 측정 완료 -> 변수 선언 필요 (line-4)
 8002be4:	4b06      	ldr	r3, [pc, #24]	; (8002c00 <HAL_TIM_IC_CaptureCallback+0x68>)
 8002be6:	2201      	movs	r2, #1
 8002be8:	601a      	str	r2, [r3, #0]
}
 8002bea:	bf00      	nop
 8002bec:	3708      	adds	r7, #8
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bd80      	pop	{r7, pc}
 8002bf2:	bf00      	nop
 8002bf4:	40000400 	.word	0x40000400
 8002bf8:	20000ab4 	.word	0x20000ab4
 8002bfc:	20000aac 	.word	0x20000aac
 8002c00:	20000ab0 	.word	0x20000ab0
 8002c04:	00000000 	.word	0x00000000

08002c08 <ultrasonic_processing>:

#if 1							// original
void ultrasonic_processing(void)								// main.c 에서 계속 부름
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b086      	sub	sp, #24
 8002c0c:	af00      	add	r7, sp, #0
	int dis;										// 거리를 측정한 펄스 개수를 저장하는 변수 선언 -> 지역변수
	char lcd_buff[20];											//

	if (TIM10_10ms_ultrasonic >= 100)				// 1초
 8002c0e:	4b24      	ldr	r3, [pc, #144]	; (8002ca0 <ultrasonic_processing+0x98>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	2b63      	cmp	r3, #99	; 0x63
 8002c14:	dd3a      	ble.n	8002c8c <ultrasonic_processing+0x84>
	{
		TIM10_10ms_ultrasonic = 0; 					// 다음 1초를 위해 clear
 8002c16:	4b22      	ldr	r3, [pc, #136]	; (8002ca0 <ultrasonic_processing+0x98>)
 8002c18:	2200      	movs	r2, #0
 8002c1a:	601a      	str	r2, [r3, #0]
		make_trigger();								// 호출
 8002c1c:	f000 f84a 	bl	8002cb4 <make_trigger>
		if (ic_cpt_finish_flag) 					// 초음파 센서 측정 완료되었으면 (if (ic_cpt_finish_flag >= 1) 코드와 동일)
 8002c20:	4b20      	ldr	r3, [pc, #128]	; (8002ca4 <ultrasonic_processing+0x9c>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d031      	beq.n	8002c8c <ultrasonic_processing+0x84>
		{
			ic_cpt_finish_flag = 0;
 8002c28:	4b1e      	ldr	r3, [pc, #120]	; (8002ca4 <ultrasonic_processing+0x9c>)
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	601a      	str	r2, [r3, #0]
			dis = distance;										// 전역 변수를 복사한 값 사용 -> dis 지역변수 선언 필요
 8002c2e:	4b1e      	ldr	r3, [pc, #120]	; (8002ca8 <ultrasonic_processing+0xa0>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	617b      	str	r3, [r7, #20]
			dis = dis * 0.034 / 2;					// 1us 가 034cm 를 이동
 8002c34:	6978      	ldr	r0, [r7, #20]
 8002c36:	f7fd fc7d 	bl	8000534 <__aeabi_i2d>
 8002c3a:	a317      	add	r3, pc, #92	; (adr r3, 8002c98 <ultrasonic_processing+0x90>)
 8002c3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c40:	f7fd fce2 	bl	8000608 <__aeabi_dmul>
 8002c44:	4602      	mov	r2, r0
 8002c46:	460b      	mov	r3, r1
 8002c48:	4610      	mov	r0, r2
 8002c4a:	4619      	mov	r1, r3
 8002c4c:	f04f 0200 	mov.w	r2, #0
 8002c50:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002c54:	f7fd fe02 	bl	800085c <__aeabi_ddiv>
 8002c58:	4602      	mov	r2, r0
 8002c5a:	460b      	mov	r3, r1
 8002c5c:	4610      	mov	r0, r2
 8002c5e:	4619      	mov	r1, r3
 8002c60:	f7fd fee4 	bl	8000a2c <__aeabi_d2iz>
 8002c64:	4603      	mov	r3, r0
 8002c66:	617b      	str	r3, [r7, #20]
			// 왕복 거리를 리턴해주기 때문에 나누기2 해주는 것이다.
			printf("dis : %dcm\n", dis);
 8002c68:	6979      	ldr	r1, [r7, #20]
 8002c6a:	4810      	ldr	r0, [pc, #64]	; (8002cac <ultrasonic_processing+0xa4>)
 8002c6c:	f005 fb20 	bl	80082b0 <iprintf>
			sprintf(lcd_buff, "dis:%d", dis);
 8002c70:	463b      	mov	r3, r7
 8002c72:	697a      	ldr	r2, [r7, #20]
 8002c74:	490e      	ldr	r1, [pc, #56]	; (8002cb0 <ultrasonic_processing+0xa8>)
 8002c76:	4618      	mov	r0, r3
 8002c78:	f005 fba8 	bl	80083cc <siprintf>
			move_cursor(1,0);						// 커서 1line 0col 이동
 8002c7c:	2100      	movs	r1, #0
 8002c7e:	2001      	movs	r0, #1
 8002c80:	f7fe fae6 	bl	8001250 <move_cursor>
			lcd_string(lcd_buff); 								// HEX 0x20 미만은 LCD 입력 안됨 (\n 안됨)
 8002c84:	463b      	mov	r3, r7
 8002c86:	4618      	mov	r0, r3
 8002c88:	f7fe facd 	bl	8001226 <lcd_string>
		}
	}
}
 8002c8c:	bf00      	nop
 8002c8e:	3718      	adds	r7, #24
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bd80      	pop	{r7, pc}
 8002c94:	f3af 8000 	nop.w
 8002c98:	b020c49c 	.word	0xb020c49c
 8002c9c:	3fa16872 	.word	0x3fa16872
 8002ca0:	20000a38 	.word	0x20000a38
 8002ca4:	20000ab0 	.word	0x20000ab0
 8002ca8:	20000aac 	.word	0x20000aac
 8002cac:	080098ac 	.word	0x080098ac
 8002cb0:	080098b8 	.word	0x080098b8

08002cb4 <make_trigger>:
	}
}
#endif

void make_trigger(void)											// trigger 구형파 완성 (Trigger Input to module - square pulse)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ULTRASONIC_TRIGGER_GPIO_Port, ULTRASONIC_TRIGGER_Pin, 0);		// from main.h line-82, 83
 8002cb8:	2200      	movs	r2, #0
 8002cba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002cbe:	480b      	ldr	r0, [pc, #44]	; (8002cec <make_trigger+0x38>)
 8002cc0:	f000 ff66 	bl	8003b90 <HAL_GPIO_WritePin>
	delay_us(2);				// 2us 로 low
 8002cc4:	2002      	movs	r0, #2
 8002cc6:	f7fe fccb 	bl	8001660 <delay_us>
	HAL_GPIO_WritePin(ULTRASONIC_TRIGGER_GPIO_Port, ULTRASONIC_TRIGGER_Pin, 1);
 8002cca:	2201      	movs	r2, #1
 8002ccc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002cd0:	4806      	ldr	r0, [pc, #24]	; (8002cec <make_trigger+0x38>)
 8002cd2:	f000 ff5d 	bl	8003b90 <HAL_GPIO_WritePin>
	delay_us(10);				// high 로 10us 준다
 8002cd6:	200a      	movs	r0, #10
 8002cd8:	f7fe fcc2 	bl	8001660 <delay_us>
	HAL_GPIO_WritePin(ULTRASONIC_TRIGGER_GPIO_Port, ULTRASONIC_TRIGGER_Pin, 0);
 8002cdc:	2200      	movs	r2, #0
 8002cde:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002ce2:	4802      	ldr	r0, [pc, #8]	; (8002cec <make_trigger+0x38>)
 8002ce4:	f000 ff54 	bl	8003b90 <HAL_GPIO_WritePin>
}
 8002ce8:	bf00      	nop
 8002cea:	bd80      	pop	{r7, pc}
 8002cec:	40021400 	.word	0x40021400

08002cf0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002cf0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002d28 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002cf4:	480d      	ldr	r0, [pc, #52]	; (8002d2c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002cf6:	490e      	ldr	r1, [pc, #56]	; (8002d30 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002cf8:	4a0e      	ldr	r2, [pc, #56]	; (8002d34 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002cfa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002cfc:	e002      	b.n	8002d04 <LoopCopyDataInit>

08002cfe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002cfe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d02:	3304      	adds	r3, #4

08002d04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d08:	d3f9      	bcc.n	8002cfe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d0a:	4a0b      	ldr	r2, [pc, #44]	; (8002d38 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002d0c:	4c0b      	ldr	r4, [pc, #44]	; (8002d3c <LoopFillZerobss+0x26>)
  movs r3, #0
 8002d0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d10:	e001      	b.n	8002d16 <LoopFillZerobss>

08002d12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d14:	3204      	adds	r2, #4

08002d16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d18:	d3fb      	bcc.n	8002d12 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002d1a:	f7ff fd9f 	bl	800285c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002d1e:	f005 fa9b 	bl	8008258 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002d22:	f7fe fcb5 	bl	8001690 <main>
  bx  lr    
 8002d26:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002d28:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002d2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d30:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8002d34:	08009a84 	.word	0x08009a84
  ldr r2, =_sbss
 8002d38:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8002d3c:	20000acc 	.word	0x20000acc

08002d40 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002d40:	e7fe      	b.n	8002d40 <ADC_IRQHandler>
	...

08002d44 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002d48:	4b0e      	ldr	r3, [pc, #56]	; (8002d84 <HAL_Init+0x40>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a0d      	ldr	r2, [pc, #52]	; (8002d84 <HAL_Init+0x40>)
 8002d4e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002d52:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002d54:	4b0b      	ldr	r3, [pc, #44]	; (8002d84 <HAL_Init+0x40>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4a0a      	ldr	r2, [pc, #40]	; (8002d84 <HAL_Init+0x40>)
 8002d5a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002d5e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d60:	4b08      	ldr	r3, [pc, #32]	; (8002d84 <HAL_Init+0x40>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a07      	ldr	r2, [pc, #28]	; (8002d84 <HAL_Init+0x40>)
 8002d66:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d6a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d6c:	2003      	movs	r0, #3
 8002d6e:	f000 f94f 	bl	8003010 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002d72:	2000      	movs	r0, #0
 8002d74:	f000 f808 	bl	8002d88 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d78:	f7ff f902 	bl	8001f80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d7c:	2300      	movs	r3, #0
}
 8002d7e:	4618      	mov	r0, r3
 8002d80:	bd80      	pop	{r7, pc}
 8002d82:	bf00      	nop
 8002d84:	40023c00 	.word	0x40023c00

08002d88 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b082      	sub	sp, #8
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002d90:	4b12      	ldr	r3, [pc, #72]	; (8002ddc <HAL_InitTick+0x54>)
 8002d92:	681a      	ldr	r2, [r3, #0]
 8002d94:	4b12      	ldr	r3, [pc, #72]	; (8002de0 <HAL_InitTick+0x58>)
 8002d96:	781b      	ldrb	r3, [r3, #0]
 8002d98:	4619      	mov	r1, r3
 8002d9a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002d9e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002da2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002da6:	4618      	mov	r0, r3
 8002da8:	f000 f967 	bl	800307a <HAL_SYSTICK_Config>
 8002dac:	4603      	mov	r3, r0
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d001      	beq.n	8002db6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002db2:	2301      	movs	r3, #1
 8002db4:	e00e      	b.n	8002dd4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2b0f      	cmp	r3, #15
 8002dba:	d80a      	bhi.n	8002dd2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	6879      	ldr	r1, [r7, #4]
 8002dc0:	f04f 30ff 	mov.w	r0, #4294967295
 8002dc4:	f000 f92f 	bl	8003026 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002dc8:	4a06      	ldr	r2, [pc, #24]	; (8002de4 <HAL_InitTick+0x5c>)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	e000      	b.n	8002dd4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002dd2:	2301      	movs	r3, #1
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	3708      	adds	r7, #8
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bd80      	pop	{r7, pc}
 8002ddc:	20000008 	.word	0x20000008
 8002de0:	20000010 	.word	0x20000010
 8002de4:	2000000c 	.word	0x2000000c

08002de8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002de8:	b480      	push	{r7}
 8002dea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002dec:	4b06      	ldr	r3, [pc, #24]	; (8002e08 <HAL_IncTick+0x20>)
 8002dee:	781b      	ldrb	r3, [r3, #0]
 8002df0:	461a      	mov	r2, r3
 8002df2:	4b06      	ldr	r3, [pc, #24]	; (8002e0c <HAL_IncTick+0x24>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	4413      	add	r3, r2
 8002df8:	4a04      	ldr	r2, [pc, #16]	; (8002e0c <HAL_IncTick+0x24>)
 8002dfa:	6013      	str	r3, [r2, #0]
}
 8002dfc:	bf00      	nop
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e04:	4770      	bx	lr
 8002e06:	bf00      	nop
 8002e08:	20000010 	.word	0x20000010
 8002e0c:	20000ab8 	.word	0x20000ab8

08002e10 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e10:	b480      	push	{r7}
 8002e12:	af00      	add	r7, sp, #0
  return uwTick;
 8002e14:	4b03      	ldr	r3, [pc, #12]	; (8002e24 <HAL_GetTick+0x14>)
 8002e16:	681b      	ldr	r3, [r3, #0]
}
 8002e18:	4618      	mov	r0, r3
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e20:	4770      	bx	lr
 8002e22:	bf00      	nop
 8002e24:	20000ab8 	.word	0x20000ab8

08002e28 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b084      	sub	sp, #16
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e30:	f7ff ffee 	bl	8002e10 <HAL_GetTick>
 8002e34:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e40:	d005      	beq.n	8002e4e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e42:	4b0a      	ldr	r3, [pc, #40]	; (8002e6c <HAL_Delay+0x44>)
 8002e44:	781b      	ldrb	r3, [r3, #0]
 8002e46:	461a      	mov	r2, r3
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	4413      	add	r3, r2
 8002e4c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002e4e:	bf00      	nop
 8002e50:	f7ff ffde 	bl	8002e10 <HAL_GetTick>
 8002e54:	4602      	mov	r2, r0
 8002e56:	68bb      	ldr	r3, [r7, #8]
 8002e58:	1ad3      	subs	r3, r2, r3
 8002e5a:	68fa      	ldr	r2, [r7, #12]
 8002e5c:	429a      	cmp	r2, r3
 8002e5e:	d8f7      	bhi.n	8002e50 <HAL_Delay+0x28>
  {
  }
}
 8002e60:	bf00      	nop
 8002e62:	bf00      	nop
 8002e64:	3710      	adds	r7, #16
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bd80      	pop	{r7, pc}
 8002e6a:	bf00      	nop
 8002e6c:	20000010 	.word	0x20000010

08002e70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e70:	b480      	push	{r7}
 8002e72:	b085      	sub	sp, #20
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	f003 0307 	and.w	r3, r3, #7
 8002e7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e80:	4b0c      	ldr	r3, [pc, #48]	; (8002eb4 <__NVIC_SetPriorityGrouping+0x44>)
 8002e82:	68db      	ldr	r3, [r3, #12]
 8002e84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e86:	68ba      	ldr	r2, [r7, #8]
 8002e88:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002e8c:	4013      	ands	r3, r2
 8002e8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e94:	68bb      	ldr	r3, [r7, #8]
 8002e96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e98:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002e9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ea0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ea2:	4a04      	ldr	r2, [pc, #16]	; (8002eb4 <__NVIC_SetPriorityGrouping+0x44>)
 8002ea4:	68bb      	ldr	r3, [r7, #8]
 8002ea6:	60d3      	str	r3, [r2, #12]
}
 8002ea8:	bf00      	nop
 8002eaa:	3714      	adds	r7, #20
 8002eac:	46bd      	mov	sp, r7
 8002eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb2:	4770      	bx	lr
 8002eb4:	e000ed00 	.word	0xe000ed00

08002eb8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ebc:	4b04      	ldr	r3, [pc, #16]	; (8002ed0 <__NVIC_GetPriorityGrouping+0x18>)
 8002ebe:	68db      	ldr	r3, [r3, #12]
 8002ec0:	0a1b      	lsrs	r3, r3, #8
 8002ec2:	f003 0307 	and.w	r3, r3, #7
}
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ece:	4770      	bx	lr
 8002ed0:	e000ed00 	.word	0xe000ed00

08002ed4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	b083      	sub	sp, #12
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	4603      	mov	r3, r0
 8002edc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ede:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	db0b      	blt.n	8002efe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ee6:	79fb      	ldrb	r3, [r7, #7]
 8002ee8:	f003 021f 	and.w	r2, r3, #31
 8002eec:	4907      	ldr	r1, [pc, #28]	; (8002f0c <__NVIC_EnableIRQ+0x38>)
 8002eee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ef2:	095b      	lsrs	r3, r3, #5
 8002ef4:	2001      	movs	r0, #1
 8002ef6:	fa00 f202 	lsl.w	r2, r0, r2
 8002efa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002efe:	bf00      	nop
 8002f00:	370c      	adds	r7, #12
 8002f02:	46bd      	mov	sp, r7
 8002f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f08:	4770      	bx	lr
 8002f0a:	bf00      	nop
 8002f0c:	e000e100 	.word	0xe000e100

08002f10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f10:	b480      	push	{r7}
 8002f12:	b083      	sub	sp, #12
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	4603      	mov	r3, r0
 8002f18:	6039      	str	r1, [r7, #0]
 8002f1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	db0a      	blt.n	8002f3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	b2da      	uxtb	r2, r3
 8002f28:	490c      	ldr	r1, [pc, #48]	; (8002f5c <__NVIC_SetPriority+0x4c>)
 8002f2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f2e:	0112      	lsls	r2, r2, #4
 8002f30:	b2d2      	uxtb	r2, r2
 8002f32:	440b      	add	r3, r1
 8002f34:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f38:	e00a      	b.n	8002f50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	b2da      	uxtb	r2, r3
 8002f3e:	4908      	ldr	r1, [pc, #32]	; (8002f60 <__NVIC_SetPriority+0x50>)
 8002f40:	79fb      	ldrb	r3, [r7, #7]
 8002f42:	f003 030f 	and.w	r3, r3, #15
 8002f46:	3b04      	subs	r3, #4
 8002f48:	0112      	lsls	r2, r2, #4
 8002f4a:	b2d2      	uxtb	r2, r2
 8002f4c:	440b      	add	r3, r1
 8002f4e:	761a      	strb	r2, [r3, #24]
}
 8002f50:	bf00      	nop
 8002f52:	370c      	adds	r7, #12
 8002f54:	46bd      	mov	sp, r7
 8002f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5a:	4770      	bx	lr
 8002f5c:	e000e100 	.word	0xe000e100
 8002f60:	e000ed00 	.word	0xe000ed00

08002f64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f64:	b480      	push	{r7}
 8002f66:	b089      	sub	sp, #36	; 0x24
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	60f8      	str	r0, [r7, #12]
 8002f6c:	60b9      	str	r1, [r7, #8]
 8002f6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	f003 0307 	and.w	r3, r3, #7
 8002f76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f78:	69fb      	ldr	r3, [r7, #28]
 8002f7a:	f1c3 0307 	rsb	r3, r3, #7
 8002f7e:	2b04      	cmp	r3, #4
 8002f80:	bf28      	it	cs
 8002f82:	2304      	movcs	r3, #4
 8002f84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f86:	69fb      	ldr	r3, [r7, #28]
 8002f88:	3304      	adds	r3, #4
 8002f8a:	2b06      	cmp	r3, #6
 8002f8c:	d902      	bls.n	8002f94 <NVIC_EncodePriority+0x30>
 8002f8e:	69fb      	ldr	r3, [r7, #28]
 8002f90:	3b03      	subs	r3, #3
 8002f92:	e000      	b.n	8002f96 <NVIC_EncodePriority+0x32>
 8002f94:	2300      	movs	r3, #0
 8002f96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f98:	f04f 32ff 	mov.w	r2, #4294967295
 8002f9c:	69bb      	ldr	r3, [r7, #24]
 8002f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa2:	43da      	mvns	r2, r3
 8002fa4:	68bb      	ldr	r3, [r7, #8]
 8002fa6:	401a      	ands	r2, r3
 8002fa8:	697b      	ldr	r3, [r7, #20]
 8002faa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002fac:	f04f 31ff 	mov.w	r1, #4294967295
 8002fb0:	697b      	ldr	r3, [r7, #20]
 8002fb2:	fa01 f303 	lsl.w	r3, r1, r3
 8002fb6:	43d9      	mvns	r1, r3
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fbc:	4313      	orrs	r3, r2
         );
}
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	3724      	adds	r7, #36	; 0x24
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc8:	4770      	bx	lr
	...

08002fcc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b082      	sub	sp, #8
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	3b01      	subs	r3, #1
 8002fd8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002fdc:	d301      	bcc.n	8002fe2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002fde:	2301      	movs	r3, #1
 8002fe0:	e00f      	b.n	8003002 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002fe2:	4a0a      	ldr	r2, [pc, #40]	; (800300c <SysTick_Config+0x40>)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	3b01      	subs	r3, #1
 8002fe8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002fea:	210f      	movs	r1, #15
 8002fec:	f04f 30ff 	mov.w	r0, #4294967295
 8002ff0:	f7ff ff8e 	bl	8002f10 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ff4:	4b05      	ldr	r3, [pc, #20]	; (800300c <SysTick_Config+0x40>)
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ffa:	4b04      	ldr	r3, [pc, #16]	; (800300c <SysTick_Config+0x40>)
 8002ffc:	2207      	movs	r2, #7
 8002ffe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003000:	2300      	movs	r3, #0
}
 8003002:	4618      	mov	r0, r3
 8003004:	3708      	adds	r7, #8
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}
 800300a:	bf00      	nop
 800300c:	e000e010 	.word	0xe000e010

08003010 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003018:	6878      	ldr	r0, [r7, #4]
 800301a:	f7ff ff29 	bl	8002e70 <__NVIC_SetPriorityGrouping>
}
 800301e:	bf00      	nop
 8003020:	3708      	adds	r7, #8
 8003022:	46bd      	mov	sp, r7
 8003024:	bd80      	pop	{r7, pc}

08003026 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003026:	b580      	push	{r7, lr}
 8003028:	b086      	sub	sp, #24
 800302a:	af00      	add	r7, sp, #0
 800302c:	4603      	mov	r3, r0
 800302e:	60b9      	str	r1, [r7, #8]
 8003030:	607a      	str	r2, [r7, #4]
 8003032:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003034:	2300      	movs	r3, #0
 8003036:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003038:	f7ff ff3e 	bl	8002eb8 <__NVIC_GetPriorityGrouping>
 800303c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800303e:	687a      	ldr	r2, [r7, #4]
 8003040:	68b9      	ldr	r1, [r7, #8]
 8003042:	6978      	ldr	r0, [r7, #20]
 8003044:	f7ff ff8e 	bl	8002f64 <NVIC_EncodePriority>
 8003048:	4602      	mov	r2, r0
 800304a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800304e:	4611      	mov	r1, r2
 8003050:	4618      	mov	r0, r3
 8003052:	f7ff ff5d 	bl	8002f10 <__NVIC_SetPriority>
}
 8003056:	bf00      	nop
 8003058:	3718      	adds	r7, #24
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}

0800305e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800305e:	b580      	push	{r7, lr}
 8003060:	b082      	sub	sp, #8
 8003062:	af00      	add	r7, sp, #0
 8003064:	4603      	mov	r3, r0
 8003066:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003068:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800306c:	4618      	mov	r0, r3
 800306e:	f7ff ff31 	bl	8002ed4 <__NVIC_EnableIRQ>
}
 8003072:	bf00      	nop
 8003074:	3708      	adds	r7, #8
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}

0800307a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800307a:	b580      	push	{r7, lr}
 800307c:	b082      	sub	sp, #8
 800307e:	af00      	add	r7, sp, #0
 8003080:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003082:	6878      	ldr	r0, [r7, #4]
 8003084:	f7ff ffa2 	bl	8002fcc <SysTick_Config>
 8003088:	4603      	mov	r3, r0
}
 800308a:	4618      	mov	r0, r3
 800308c:	3708      	adds	r7, #8
 800308e:	46bd      	mov	sp, r7
 8003090:	bd80      	pop	{r7, pc}

08003092 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003092:	b580      	push	{r7, lr}
 8003094:	b084      	sub	sp, #16
 8003096:	af00      	add	r7, sp, #0
 8003098:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800309e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80030a0:	f7ff feb6 	bl	8002e10 <HAL_GetTick>
 80030a4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80030ac:	b2db      	uxtb	r3, r3
 80030ae:	2b02      	cmp	r3, #2
 80030b0:	d008      	beq.n	80030c4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2280      	movs	r2, #128	; 0x80
 80030b6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2200      	movs	r2, #0
 80030bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80030c0:	2301      	movs	r3, #1
 80030c2:	e052      	b.n	800316a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	681a      	ldr	r2, [r3, #0]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f022 0216 	bic.w	r2, r2, #22
 80030d2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	695a      	ldr	r2, [r3, #20]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80030e2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d103      	bne.n	80030f4 <HAL_DMA_Abort+0x62>
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d007      	beq.n	8003104 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	681a      	ldr	r2, [r3, #0]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f022 0208 	bic.w	r2, r2, #8
 8003102:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	681a      	ldr	r2, [r3, #0]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f022 0201 	bic.w	r2, r2, #1
 8003112:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003114:	e013      	b.n	800313e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003116:	f7ff fe7b 	bl	8002e10 <HAL_GetTick>
 800311a:	4602      	mov	r2, r0
 800311c:	68bb      	ldr	r3, [r7, #8]
 800311e:	1ad3      	subs	r3, r2, r3
 8003120:	2b05      	cmp	r3, #5
 8003122:	d90c      	bls.n	800313e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2220      	movs	r2, #32
 8003128:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	2203      	movs	r2, #3
 800312e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2200      	movs	r2, #0
 8003136:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800313a:	2303      	movs	r3, #3
 800313c:	e015      	b.n	800316a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f003 0301 	and.w	r3, r3, #1
 8003148:	2b00      	cmp	r3, #0
 800314a:	d1e4      	bne.n	8003116 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003150:	223f      	movs	r2, #63	; 0x3f
 8003152:	409a      	lsls	r2, r3
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2201      	movs	r2, #1
 800315c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2200      	movs	r2, #0
 8003164:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003168:	2300      	movs	r3, #0
}
 800316a:	4618      	mov	r0, r3
 800316c:	3710      	adds	r7, #16
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}

08003172 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003172:	b480      	push	{r7}
 8003174:	b083      	sub	sp, #12
 8003176:	af00      	add	r7, sp, #0
 8003178:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003180:	b2db      	uxtb	r3, r3
 8003182:	2b02      	cmp	r3, #2
 8003184:	d004      	beq.n	8003190 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2280      	movs	r2, #128	; 0x80
 800318a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800318c:	2301      	movs	r3, #1
 800318e:	e00c      	b.n	80031aa <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2205      	movs	r2, #5
 8003194:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	681a      	ldr	r2, [r3, #0]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f022 0201 	bic.w	r2, r2, #1
 80031a6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80031a8:	2300      	movs	r3, #0
}
 80031aa:	4618      	mov	r0, r3
 80031ac:	370c      	adds	r7, #12
 80031ae:	46bd      	mov	sp, r7
 80031b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b4:	4770      	bx	lr
	...

080031b8 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b084      	sub	sp, #16
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d101      	bne.n	80031ca <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80031c6:	2301      	movs	r3, #1
 80031c8:	e06c      	b.n	80032a4 <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d106      	bne.n	80031e2 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2223      	movs	r2, #35	; 0x23
 80031d8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80031dc:	6878      	ldr	r0, [r7, #4]
 80031de:	f7fe fef7 	bl	8001fd0 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031e2:	2300      	movs	r3, #0
 80031e4:	60bb      	str	r3, [r7, #8]
 80031e6:	4b31      	ldr	r3, [pc, #196]	; (80032ac <HAL_ETH_Init+0xf4>)
 80031e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031ea:	4a30      	ldr	r2, [pc, #192]	; (80032ac <HAL_ETH_Init+0xf4>)
 80031ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80031f0:	6453      	str	r3, [r2, #68]	; 0x44
 80031f2:	4b2e      	ldr	r3, [pc, #184]	; (80032ac <HAL_ETH_Init+0xf4>)
 80031f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80031fa:	60bb      	str	r3, [r7, #8]
 80031fc:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80031fe:	4b2c      	ldr	r3, [pc, #176]	; (80032b0 <HAL_ETH_Init+0xf8>)
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	4a2b      	ldr	r2, [pc, #172]	; (80032b0 <HAL_ETH_Init+0xf8>)
 8003204:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003208:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800320a:	4b29      	ldr	r3, [pc, #164]	; (80032b0 <HAL_ETH_Init+0xf8>)
 800320c:	685a      	ldr	r2, [r3, #4]
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	689b      	ldr	r3, [r3, #8]
 8003212:	4927      	ldr	r1, [pc, #156]	; (80032b0 <HAL_ETH_Init+0xf8>)
 8003214:	4313      	orrs	r3, r2
 8003216:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8003218:	4b25      	ldr	r3, [pc, #148]	; (80032b0 <HAL_ETH_Init+0xf8>)
 800321a:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	687a      	ldr	r2, [r7, #4]
 8003228:	6812      	ldr	r2, [r2, #0]
 800322a:	f043 0301 	orr.w	r3, r3, #1
 800322e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003232:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003234:	f7ff fdec 	bl	8002e10 <HAL_GetTick>
 8003238:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800323a:	e011      	b.n	8003260 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 800323c:	f7ff fde8 	bl	8002e10 <HAL_GetTick>
 8003240:	4602      	mov	r2, r0
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	1ad3      	subs	r3, r2, r3
 8003246:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800324a:	d909      	bls.n	8003260 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2204      	movs	r2, #4
 8003250:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	22e0      	movs	r2, #224	; 0xe0
 8003258:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 800325c:	2301      	movs	r3, #1
 800325e:	e021      	b.n	80032a4 <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f003 0301 	and.w	r3, r3, #1
 800326e:	2b00      	cmp	r3, #0
 8003270:	d1e4      	bne.n	800323c <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8003272:	6878      	ldr	r0, [r7, #4]
 8003274:	f000 f958 	bl	8003528 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8003278:	6878      	ldr	r0, [r7, #4]
 800327a:	f000 f9ff 	bl	800367c <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 800327e:	6878      	ldr	r0, [r7, #4]
 8003280:	f000 fa55 	bl	800372e <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	461a      	mov	r2, r3
 800328a:	2100      	movs	r1, #0
 800328c:	6878      	ldr	r0, [r7, #4]
 800328e:	f000 f9bd 	bl	800360c <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2200      	movs	r2, #0
 8003296:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2210      	movs	r2, #16
 800329e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80032a2:	2300      	movs	r3, #0
}
 80032a4:	4618      	mov	r0, r3
 80032a6:	3710      	adds	r7, #16
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bd80      	pop	{r7, pc}
 80032ac:	40023800 	.word	0x40023800
 80032b0:	40013800 	.word	0x40013800

080032b4 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b084      	sub	sp, #16
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
 80032bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80032c6:	68fa      	ldr	r2, [r7, #12]
 80032c8:	4b51      	ldr	r3, [pc, #324]	; (8003410 <ETH_SetMACConfig+0x15c>)
 80032ca:	4013      	ands	r3, r2
 80032cc:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	7c1b      	ldrb	r3, [r3, #16]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d102      	bne.n	80032dc <ETH_SetMACConfig+0x28>
 80032d6:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80032da:	e000      	b.n	80032de <ETH_SetMACConfig+0x2a>
 80032dc:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	7c5b      	ldrb	r3, [r3, #17]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d102      	bne.n	80032ec <ETH_SetMACConfig+0x38>
 80032e6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80032ea:	e000      	b.n	80032ee <ETH_SetMACConfig+0x3a>
 80032ec:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80032ee:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80032f4:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	7fdb      	ldrb	r3, [r3, #31]
 80032fa:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 80032fc:	431a      	orrs	r2, r3
                        macconf->Speed |
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8003302:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003304:	683a      	ldr	r2, [r7, #0]
 8003306:	7f92      	ldrb	r2, [r2, #30]
 8003308:	2a00      	cmp	r2, #0
 800330a:	d102      	bne.n	8003312 <ETH_SetMACConfig+0x5e>
 800330c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003310:	e000      	b.n	8003314 <ETH_SetMACConfig+0x60>
 8003312:	2200      	movs	r2, #0
                        macconf->Speed |
 8003314:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	7f1b      	ldrb	r3, [r3, #28]
 800331a:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 800331c:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8003322:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	791b      	ldrb	r3, [r3, #4]
 8003328:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 800332a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800332c:	683a      	ldr	r2, [r7, #0]
 800332e:	f892 2020 	ldrb.w	r2, [r2, #32]
 8003332:	2a00      	cmp	r2, #0
 8003334:	d102      	bne.n	800333c <ETH_SetMACConfig+0x88>
 8003336:	f44f 7200 	mov.w	r2, #512	; 0x200
 800333a:	e000      	b.n	800333e <ETH_SetMACConfig+0x8a>
 800333c:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800333e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	7bdb      	ldrb	r3, [r3, #15]
 8003344:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8003346:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 800334c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003354:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003356:	4313      	orrs	r3, r2
 8003358:	68fa      	ldr	r2, [r7, #12]
 800335a:	4313      	orrs	r3, r2
 800335c:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	68fa      	ldr	r2, [r7, #12]
 8003364:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800336e:	2001      	movs	r0, #1
 8003370:	f7ff fd5a 	bl	8002e28 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	68fa      	ldr	r2, [r7, #12]
 800337a:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	699b      	ldr	r3, [r3, #24]
 8003382:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8003384:	68fa      	ldr	r2, [r7, #12]
 8003386:	f64f 7341 	movw	r3, #65345	; 0xff41
 800338a:	4013      	ands	r3, r2
 800338c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003392:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8003394:	683a      	ldr	r2, [r7, #0]
 8003396:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 800339a:	2a00      	cmp	r2, #0
 800339c:	d101      	bne.n	80033a2 <ETH_SetMACConfig+0xee>
 800339e:	2280      	movs	r2, #128	; 0x80
 80033a0:	e000      	b.n	80033a4 <ETH_SetMACConfig+0xf0>
 80033a2:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80033a4:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80033aa:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80033ac:	683a      	ldr	r2, [r7, #0]
 80033ae:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 80033b2:	2a01      	cmp	r2, #1
 80033b4:	d101      	bne.n	80033ba <ETH_SetMACConfig+0x106>
 80033b6:	2208      	movs	r2, #8
 80033b8:	e000      	b.n	80033bc <ETH_SetMACConfig+0x108>
 80033ba:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 80033bc:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 80033be:	683a      	ldr	r2, [r7, #0]
 80033c0:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 80033c4:	2a01      	cmp	r2, #1
 80033c6:	d101      	bne.n	80033cc <ETH_SetMACConfig+0x118>
 80033c8:	2204      	movs	r2, #4
 80033ca:	e000      	b.n	80033ce <ETH_SetMACConfig+0x11a>
 80033cc:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80033ce:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80033d0:	683a      	ldr	r2, [r7, #0]
 80033d2:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 80033d6:	2a01      	cmp	r2, #1
 80033d8:	d101      	bne.n	80033de <ETH_SetMACConfig+0x12a>
 80033da:	2202      	movs	r2, #2
 80033dc:	e000      	b.n	80033e0 <ETH_SetMACConfig+0x12c>
 80033de:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80033e0:	4313      	orrs	r3, r2
 80033e2:	68fa      	ldr	r2, [r7, #12]
 80033e4:	4313      	orrs	r3, r2
 80033e6:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	68fa      	ldr	r2, [r7, #12]
 80033ee:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	699b      	ldr	r3, [r3, #24]
 80033f6:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80033f8:	2001      	movs	r0, #1
 80033fa:	f7ff fd15 	bl	8002e28 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	68fa      	ldr	r2, [r7, #12]
 8003404:	619a      	str	r2, [r3, #24]
}
 8003406:	bf00      	nop
 8003408:	3710      	adds	r7, #16
 800340a:	46bd      	mov	sp, r7
 800340c:	bd80      	pop	{r7, pc}
 800340e:	bf00      	nop
 8003410:	ff20810f 	.word	0xff20810f

08003414 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b084      	sub	sp, #16
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
 800341c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003426:	699b      	ldr	r3, [r3, #24]
 8003428:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 800342a:	68fa      	ldr	r2, [r7, #12]
 800342c:	4b3d      	ldr	r3, [pc, #244]	; (8003524 <ETH_SetDMAConfig+0x110>)
 800342e:	4013      	ands	r3, r2
 8003430:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	7b1b      	ldrb	r3, [r3, #12]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d102      	bne.n	8003440 <ETH_SetDMAConfig+0x2c>
 800343a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800343e:	e000      	b.n	8003442 <ETH_SetDMAConfig+0x2e>
 8003440:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	7b5b      	ldrb	r3, [r3, #13]
 8003446:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003448:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800344a:	683a      	ldr	r2, [r7, #0]
 800344c:	7f52      	ldrb	r2, [r2, #29]
 800344e:	2a00      	cmp	r2, #0
 8003450:	d102      	bne.n	8003458 <ETH_SetDMAConfig+0x44>
 8003452:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003456:	e000      	b.n	800345a <ETH_SetDMAConfig+0x46>
 8003458:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800345a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	7b9b      	ldrb	r3, [r3, #14]
 8003460:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8003462:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8003468:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	7f1b      	ldrb	r3, [r3, #28]
 800346e:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8003470:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	7f9b      	ldrb	r3, [r3, #30]
 8003476:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8003478:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800347e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003486:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003488:	4313      	orrs	r3, r2
 800348a:	68fa      	ldr	r2, [r7, #12]
 800348c:	4313      	orrs	r3, r2
 800348e:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003498:	461a      	mov	r2, r3
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80034a6:	699b      	ldr	r3, [r3, #24]
 80034a8:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80034aa:	2001      	movs	r0, #1
 80034ac:	f7ff fcbc 	bl	8002e28 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80034b8:	461a      	mov	r2, r3
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	791b      	ldrb	r3, [r3, #4]
 80034c2:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80034c8:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 80034ce:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80034d4:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80034dc:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 80034de:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034e4:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80034e6:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80034ec:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80034ee:	687a      	ldr	r2, [r7, #4]
 80034f0:	6812      	ldr	r2, [r2, #0]
 80034f2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80034f6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80034fa:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003508:	2001      	movs	r0, #1
 800350a:	f7ff fc8d 	bl	8002e28 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003516:	461a      	mov	r2, r3
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	6013      	str	r3, [r2, #0]
}
 800351c:	bf00      	nop
 800351e:	3710      	adds	r7, #16
 8003520:	46bd      	mov	sp, r7
 8003522:	bd80      	pop	{r7, pc}
 8003524:	f8de3f23 	.word	0xf8de3f23

08003528 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b0a6      	sub	sp, #152	; 0x98
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8003530:	2301      	movs	r3, #1
 8003532:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 8003536:	2301      	movs	r3, #1
 8003538:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 800353c:	2300      	movs	r3, #0
 800353e:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8003540:	2300      	movs	r3, #0
 8003542:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8003546:	2301      	movs	r3, #1
 8003548:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 800354c:	2300      	movs	r3, #0
 800354e:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 8003552:	2301      	movs	r3, #1
 8003554:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8003558:	2300      	movs	r3, #0
 800355a:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 800355e:	2300      	movs	r3, #0
 8003560:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8003564:	2300      	movs	r3, #0
 8003566:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8003568:	2300      	movs	r3, #0
 800356a:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 800356e:	2300      	movs	r3, #0
 8003570:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8003572:	2300      	movs	r3, #0
 8003574:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8003578:	2300      	movs	r3, #0
 800357a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 800357e:	2300      	movs	r3, #0
 8003580:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8003584:	2300      	movs	r3, #0
 8003586:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 800358a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800358e:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8003590:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003594:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8003596:	2300      	movs	r3, #0
 8003598:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 800359c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80035a0:	4619      	mov	r1, r3
 80035a2:	6878      	ldr	r0, [r7, #4]
 80035a4:	f7ff fe86 	bl	80032b4 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80035a8:	2301      	movs	r3, #1
 80035aa:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80035ac:	2301      	movs	r3, #1
 80035ae:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80035b0:	2301      	movs	r3, #1
 80035b2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 80035b6:	2301      	movs	r3, #1
 80035b8:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80035ba:	2300      	movs	r3, #0
 80035bc:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 80035be:	2300      	movs	r3, #0
 80035c0:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 80035c4:	2300      	movs	r3, #0
 80035c6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80035ca:	2300      	movs	r3, #0
 80035cc:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80035ce:	2301      	movs	r3, #1
 80035d0:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80035d4:	2301      	movs	r3, #1
 80035d6:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80035d8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80035dc:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80035de:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80035e2:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80035e4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80035e8:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 80035ea:	2301      	movs	r3, #1
 80035ec:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 80035f0:	2300      	movs	r3, #0
 80035f2:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80035f4:	2300      	movs	r3, #0
 80035f6:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80035f8:	f107 0308 	add.w	r3, r7, #8
 80035fc:	4619      	mov	r1, r3
 80035fe:	6878      	ldr	r0, [r7, #4]
 8003600:	f7ff ff08 	bl	8003414 <ETH_SetDMAConfig>
}
 8003604:	bf00      	nop
 8003606:	3798      	adds	r7, #152	; 0x98
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}

0800360c <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 800360c:	b480      	push	{r7}
 800360e:	b087      	sub	sp, #28
 8003610:	af00      	add	r7, sp, #0
 8003612:	60f8      	str	r0, [r7, #12]
 8003614:	60b9      	str	r1, [r7, #8]
 8003616:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	3305      	adds	r3, #5
 800361c:	781b      	ldrb	r3, [r3, #0]
 800361e:	021b      	lsls	r3, r3, #8
 8003620:	687a      	ldr	r2, [r7, #4]
 8003622:	3204      	adds	r2, #4
 8003624:	7812      	ldrb	r2, [r2, #0]
 8003626:	4313      	orrs	r3, r2
 8003628:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800362a:	68ba      	ldr	r2, [r7, #8]
 800362c:	4b11      	ldr	r3, [pc, #68]	; (8003674 <ETH_MACAddressConfig+0x68>)
 800362e:	4413      	add	r3, r2
 8003630:	461a      	mov	r2, r3
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	3303      	adds	r3, #3
 800363a:	781b      	ldrb	r3, [r3, #0]
 800363c:	061a      	lsls	r2, r3, #24
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	3302      	adds	r3, #2
 8003642:	781b      	ldrb	r3, [r3, #0]
 8003644:	041b      	lsls	r3, r3, #16
 8003646:	431a      	orrs	r2, r3
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	3301      	adds	r3, #1
 800364c:	781b      	ldrb	r3, [r3, #0]
 800364e:	021b      	lsls	r3, r3, #8
 8003650:	4313      	orrs	r3, r2
 8003652:	687a      	ldr	r2, [r7, #4]
 8003654:	7812      	ldrb	r2, [r2, #0]
 8003656:	4313      	orrs	r3, r2
 8003658:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 800365a:	68ba      	ldr	r2, [r7, #8]
 800365c:	4b06      	ldr	r3, [pc, #24]	; (8003678 <ETH_MACAddressConfig+0x6c>)
 800365e:	4413      	add	r3, r2
 8003660:	461a      	mov	r2, r3
 8003662:	697b      	ldr	r3, [r7, #20]
 8003664:	6013      	str	r3, [r2, #0]
}
 8003666:	bf00      	nop
 8003668:	371c      	adds	r7, #28
 800366a:	46bd      	mov	sp, r7
 800366c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003670:	4770      	bx	lr
 8003672:	bf00      	nop
 8003674:	40028040 	.word	0x40028040
 8003678:	40028044 	.word	0x40028044

0800367c <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 800367c:	b480      	push	{r7}
 800367e:	b085      	sub	sp, #20
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003684:	2300      	movs	r3, #0
 8003686:	60fb      	str	r3, [r7, #12]
 8003688:	e03e      	b.n	8003708 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	68d9      	ldr	r1, [r3, #12]
 800368e:	68fa      	ldr	r2, [r7, #12]
 8003690:	4613      	mov	r3, r2
 8003692:	009b      	lsls	r3, r3, #2
 8003694:	4413      	add	r3, r2
 8003696:	00db      	lsls	r3, r3, #3
 8003698:	440b      	add	r3, r1
 800369a:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 800369c:	68bb      	ldr	r3, [r7, #8]
 800369e:	2200      	movs	r2, #0
 80036a0:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 80036a2:	68bb      	ldr	r3, [r7, #8]
 80036a4:	2200      	movs	r2, #0
 80036a6:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 80036a8:	68bb      	ldr	r3, [r7, #8]
 80036aa:	2200      	movs	r2, #0
 80036ac:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 80036ae:	68bb      	ldr	r3, [r7, #8]
 80036b0:	2200      	movs	r2, #0
 80036b2:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80036b4:	68b9      	ldr	r1, [r7, #8]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	68fa      	ldr	r2, [r7, #12]
 80036ba:	3206      	adds	r2, #6
 80036bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 80036c0:	68bb      	ldr	r3, [r7, #8]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80036c8:	68bb      	ldr	r3, [r7, #8]
 80036ca:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	2b02      	cmp	r3, #2
 80036d0:	d80c      	bhi.n	80036ec <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	68d9      	ldr	r1, [r3, #12]
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	1c5a      	adds	r2, r3, #1
 80036da:	4613      	mov	r3, r2
 80036dc:	009b      	lsls	r3, r3, #2
 80036de:	4413      	add	r3, r2
 80036e0:	00db      	lsls	r3, r3, #3
 80036e2:	440b      	add	r3, r1
 80036e4:	461a      	mov	r2, r3
 80036e6:	68bb      	ldr	r3, [r7, #8]
 80036e8:	60da      	str	r2, [r3, #12]
 80036ea:	e004      	b.n	80036f6 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	68db      	ldr	r3, [r3, #12]
 80036f0:	461a      	mov	r2, r3
 80036f2:	68bb      	ldr	r3, [r7, #8]
 80036f4:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 80036f6:	68bb      	ldr	r3, [r7, #8]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 80036fe:	68bb      	ldr	r3, [r7, #8]
 8003700:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	3301      	adds	r3, #1
 8003706:	60fb      	str	r3, [r7, #12]
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	2b03      	cmp	r3, #3
 800370c:	d9bd      	bls.n	800368a <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	2200      	movs	r2, #0
 8003712:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	68da      	ldr	r2, [r3, #12]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003720:	611a      	str	r2, [r3, #16]
}
 8003722:	bf00      	nop
 8003724:	3714      	adds	r7, #20
 8003726:	46bd      	mov	sp, r7
 8003728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372c:	4770      	bx	lr

0800372e <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800372e:	b480      	push	{r7}
 8003730:	b085      	sub	sp, #20
 8003732:	af00      	add	r7, sp, #0
 8003734:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003736:	2300      	movs	r3, #0
 8003738:	60fb      	str	r3, [r7, #12]
 800373a:	e046      	b.n	80037ca <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6919      	ldr	r1, [r3, #16]
 8003740:	68fa      	ldr	r2, [r7, #12]
 8003742:	4613      	mov	r3, r2
 8003744:	009b      	lsls	r3, r3, #2
 8003746:	4413      	add	r3, r2
 8003748:	00db      	lsls	r3, r3, #3
 800374a:	440b      	add	r3, r1
 800374c:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 800374e:	68bb      	ldr	r3, [r7, #8]
 8003750:	2200      	movs	r2, #0
 8003752:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8003754:	68bb      	ldr	r3, [r7, #8]
 8003756:	2200      	movs	r2, #0
 8003758:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 800375a:	68bb      	ldr	r3, [r7, #8]
 800375c:	2200      	movs	r2, #0
 800375e:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8003760:	68bb      	ldr	r3, [r7, #8]
 8003762:	2200      	movs	r2, #0
 8003764:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8003766:	68bb      	ldr	r3, [r7, #8]
 8003768:	2200      	movs	r2, #0
 800376a:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 800376c:	68bb      	ldr	r3, [r7, #8]
 800376e:	2200      	movs	r2, #0
 8003770:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8003772:	68bb      	ldr	r3, [r7, #8]
 8003774:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003778:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 800377a:	68bb      	ldr	r3, [r7, #8]
 800377c:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8003780:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8003782:	68bb      	ldr	r3, [r7, #8]
 8003784:	685b      	ldr	r3, [r3, #4]
 8003786:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800378a:	68bb      	ldr	r3, [r7, #8]
 800378c:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800378e:	68b9      	ldr	r1, [r7, #8]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	68fa      	ldr	r2, [r7, #12]
 8003794:	3212      	adds	r2, #18
 8003796:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	2b02      	cmp	r3, #2
 800379e:	d80c      	bhi.n	80037ba <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6919      	ldr	r1, [r3, #16]
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	1c5a      	adds	r2, r3, #1
 80037a8:	4613      	mov	r3, r2
 80037aa:	009b      	lsls	r3, r3, #2
 80037ac:	4413      	add	r3, r2
 80037ae:	00db      	lsls	r3, r3, #3
 80037b0:	440b      	add	r3, r1
 80037b2:	461a      	mov	r2, r3
 80037b4:	68bb      	ldr	r3, [r7, #8]
 80037b6:	60da      	str	r2, [r3, #12]
 80037b8:	e004      	b.n	80037c4 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	691b      	ldr	r3, [r3, #16]
 80037be:	461a      	mov	r2, r3
 80037c0:	68bb      	ldr	r3, [r7, #8]
 80037c2:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	3301      	adds	r3, #1
 80037c8:	60fb      	str	r3, [r7, #12]
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	2b03      	cmp	r3, #3
 80037ce:	d9b5      	bls.n	800373c <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2200      	movs	r2, #0
 80037d4:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2200      	movs	r2, #0
 80037da:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2200      	movs	r2, #0
 80037e0:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2200      	movs	r2, #0
 80037e6:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2200      	movs	r2, #0
 80037ec:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	691a      	ldr	r2, [r3, #16]
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80037fa:	60da      	str	r2, [r3, #12]
}
 80037fc:	bf00      	nop
 80037fe:	3714      	adds	r7, #20
 8003800:	46bd      	mov	sp, r7
 8003802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003806:	4770      	bx	lr

08003808 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003808:	b480      	push	{r7}
 800380a:	b089      	sub	sp, #36	; 0x24
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
 8003810:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003812:	2300      	movs	r3, #0
 8003814:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003816:	2300      	movs	r3, #0
 8003818:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800381a:	2300      	movs	r3, #0
 800381c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800381e:	2300      	movs	r3, #0
 8003820:	61fb      	str	r3, [r7, #28]
 8003822:	e177      	b.n	8003b14 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003824:	2201      	movs	r2, #1
 8003826:	69fb      	ldr	r3, [r7, #28]
 8003828:	fa02 f303 	lsl.w	r3, r2, r3
 800382c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	697a      	ldr	r2, [r7, #20]
 8003834:	4013      	ands	r3, r2
 8003836:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003838:	693a      	ldr	r2, [r7, #16]
 800383a:	697b      	ldr	r3, [r7, #20]
 800383c:	429a      	cmp	r2, r3
 800383e:	f040 8166 	bne.w	8003b0e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	685b      	ldr	r3, [r3, #4]
 8003846:	f003 0303 	and.w	r3, r3, #3
 800384a:	2b01      	cmp	r3, #1
 800384c:	d005      	beq.n	800385a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003856:	2b02      	cmp	r3, #2
 8003858:	d130      	bne.n	80038bc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	689b      	ldr	r3, [r3, #8]
 800385e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003860:	69fb      	ldr	r3, [r7, #28]
 8003862:	005b      	lsls	r3, r3, #1
 8003864:	2203      	movs	r2, #3
 8003866:	fa02 f303 	lsl.w	r3, r2, r3
 800386a:	43db      	mvns	r3, r3
 800386c:	69ba      	ldr	r2, [r7, #24]
 800386e:	4013      	ands	r3, r2
 8003870:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	68da      	ldr	r2, [r3, #12]
 8003876:	69fb      	ldr	r3, [r7, #28]
 8003878:	005b      	lsls	r3, r3, #1
 800387a:	fa02 f303 	lsl.w	r3, r2, r3
 800387e:	69ba      	ldr	r2, [r7, #24]
 8003880:	4313      	orrs	r3, r2
 8003882:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	69ba      	ldr	r2, [r7, #24]
 8003888:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003890:	2201      	movs	r2, #1
 8003892:	69fb      	ldr	r3, [r7, #28]
 8003894:	fa02 f303 	lsl.w	r3, r2, r3
 8003898:	43db      	mvns	r3, r3
 800389a:	69ba      	ldr	r2, [r7, #24]
 800389c:	4013      	ands	r3, r2
 800389e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	091b      	lsrs	r3, r3, #4
 80038a6:	f003 0201 	and.w	r2, r3, #1
 80038aa:	69fb      	ldr	r3, [r7, #28]
 80038ac:	fa02 f303 	lsl.w	r3, r2, r3
 80038b0:	69ba      	ldr	r2, [r7, #24]
 80038b2:	4313      	orrs	r3, r2
 80038b4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	69ba      	ldr	r2, [r7, #24]
 80038ba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	f003 0303 	and.w	r3, r3, #3
 80038c4:	2b03      	cmp	r3, #3
 80038c6:	d017      	beq.n	80038f8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	68db      	ldr	r3, [r3, #12]
 80038cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80038ce:	69fb      	ldr	r3, [r7, #28]
 80038d0:	005b      	lsls	r3, r3, #1
 80038d2:	2203      	movs	r2, #3
 80038d4:	fa02 f303 	lsl.w	r3, r2, r3
 80038d8:	43db      	mvns	r3, r3
 80038da:	69ba      	ldr	r2, [r7, #24]
 80038dc:	4013      	ands	r3, r2
 80038de:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	689a      	ldr	r2, [r3, #8]
 80038e4:	69fb      	ldr	r3, [r7, #28]
 80038e6:	005b      	lsls	r3, r3, #1
 80038e8:	fa02 f303 	lsl.w	r3, r2, r3
 80038ec:	69ba      	ldr	r2, [r7, #24]
 80038ee:	4313      	orrs	r3, r2
 80038f0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	69ba      	ldr	r2, [r7, #24]
 80038f6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	f003 0303 	and.w	r3, r3, #3
 8003900:	2b02      	cmp	r3, #2
 8003902:	d123      	bne.n	800394c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003904:	69fb      	ldr	r3, [r7, #28]
 8003906:	08da      	lsrs	r2, r3, #3
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	3208      	adds	r2, #8
 800390c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003910:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003912:	69fb      	ldr	r3, [r7, #28]
 8003914:	f003 0307 	and.w	r3, r3, #7
 8003918:	009b      	lsls	r3, r3, #2
 800391a:	220f      	movs	r2, #15
 800391c:	fa02 f303 	lsl.w	r3, r2, r3
 8003920:	43db      	mvns	r3, r3
 8003922:	69ba      	ldr	r2, [r7, #24]
 8003924:	4013      	ands	r3, r2
 8003926:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	691a      	ldr	r2, [r3, #16]
 800392c:	69fb      	ldr	r3, [r7, #28]
 800392e:	f003 0307 	and.w	r3, r3, #7
 8003932:	009b      	lsls	r3, r3, #2
 8003934:	fa02 f303 	lsl.w	r3, r2, r3
 8003938:	69ba      	ldr	r2, [r7, #24]
 800393a:	4313      	orrs	r3, r2
 800393c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800393e:	69fb      	ldr	r3, [r7, #28]
 8003940:	08da      	lsrs	r2, r3, #3
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	3208      	adds	r2, #8
 8003946:	69b9      	ldr	r1, [r7, #24]
 8003948:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003952:	69fb      	ldr	r3, [r7, #28]
 8003954:	005b      	lsls	r3, r3, #1
 8003956:	2203      	movs	r2, #3
 8003958:	fa02 f303 	lsl.w	r3, r2, r3
 800395c:	43db      	mvns	r3, r3
 800395e:	69ba      	ldr	r2, [r7, #24]
 8003960:	4013      	ands	r3, r2
 8003962:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	f003 0203 	and.w	r2, r3, #3
 800396c:	69fb      	ldr	r3, [r7, #28]
 800396e:	005b      	lsls	r3, r3, #1
 8003970:	fa02 f303 	lsl.w	r3, r2, r3
 8003974:	69ba      	ldr	r2, [r7, #24]
 8003976:	4313      	orrs	r3, r2
 8003978:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	69ba      	ldr	r2, [r7, #24]
 800397e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003988:	2b00      	cmp	r3, #0
 800398a:	f000 80c0 	beq.w	8003b0e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800398e:	2300      	movs	r3, #0
 8003990:	60fb      	str	r3, [r7, #12]
 8003992:	4b66      	ldr	r3, [pc, #408]	; (8003b2c <HAL_GPIO_Init+0x324>)
 8003994:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003996:	4a65      	ldr	r2, [pc, #404]	; (8003b2c <HAL_GPIO_Init+0x324>)
 8003998:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800399c:	6453      	str	r3, [r2, #68]	; 0x44
 800399e:	4b63      	ldr	r3, [pc, #396]	; (8003b2c <HAL_GPIO_Init+0x324>)
 80039a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80039a6:	60fb      	str	r3, [r7, #12]
 80039a8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80039aa:	4a61      	ldr	r2, [pc, #388]	; (8003b30 <HAL_GPIO_Init+0x328>)
 80039ac:	69fb      	ldr	r3, [r7, #28]
 80039ae:	089b      	lsrs	r3, r3, #2
 80039b0:	3302      	adds	r3, #2
 80039b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80039b8:	69fb      	ldr	r3, [r7, #28]
 80039ba:	f003 0303 	and.w	r3, r3, #3
 80039be:	009b      	lsls	r3, r3, #2
 80039c0:	220f      	movs	r2, #15
 80039c2:	fa02 f303 	lsl.w	r3, r2, r3
 80039c6:	43db      	mvns	r3, r3
 80039c8:	69ba      	ldr	r2, [r7, #24]
 80039ca:	4013      	ands	r3, r2
 80039cc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	4a58      	ldr	r2, [pc, #352]	; (8003b34 <HAL_GPIO_Init+0x32c>)
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d037      	beq.n	8003a46 <HAL_GPIO_Init+0x23e>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	4a57      	ldr	r2, [pc, #348]	; (8003b38 <HAL_GPIO_Init+0x330>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d031      	beq.n	8003a42 <HAL_GPIO_Init+0x23a>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	4a56      	ldr	r2, [pc, #344]	; (8003b3c <HAL_GPIO_Init+0x334>)
 80039e2:	4293      	cmp	r3, r2
 80039e4:	d02b      	beq.n	8003a3e <HAL_GPIO_Init+0x236>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	4a55      	ldr	r2, [pc, #340]	; (8003b40 <HAL_GPIO_Init+0x338>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d025      	beq.n	8003a3a <HAL_GPIO_Init+0x232>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	4a54      	ldr	r2, [pc, #336]	; (8003b44 <HAL_GPIO_Init+0x33c>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d01f      	beq.n	8003a36 <HAL_GPIO_Init+0x22e>
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	4a53      	ldr	r2, [pc, #332]	; (8003b48 <HAL_GPIO_Init+0x340>)
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d019      	beq.n	8003a32 <HAL_GPIO_Init+0x22a>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	4a52      	ldr	r2, [pc, #328]	; (8003b4c <HAL_GPIO_Init+0x344>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d013      	beq.n	8003a2e <HAL_GPIO_Init+0x226>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	4a51      	ldr	r2, [pc, #324]	; (8003b50 <HAL_GPIO_Init+0x348>)
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d00d      	beq.n	8003a2a <HAL_GPIO_Init+0x222>
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	4a50      	ldr	r2, [pc, #320]	; (8003b54 <HAL_GPIO_Init+0x34c>)
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d007      	beq.n	8003a26 <HAL_GPIO_Init+0x21e>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	4a4f      	ldr	r2, [pc, #316]	; (8003b58 <HAL_GPIO_Init+0x350>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d101      	bne.n	8003a22 <HAL_GPIO_Init+0x21a>
 8003a1e:	2309      	movs	r3, #9
 8003a20:	e012      	b.n	8003a48 <HAL_GPIO_Init+0x240>
 8003a22:	230a      	movs	r3, #10
 8003a24:	e010      	b.n	8003a48 <HAL_GPIO_Init+0x240>
 8003a26:	2308      	movs	r3, #8
 8003a28:	e00e      	b.n	8003a48 <HAL_GPIO_Init+0x240>
 8003a2a:	2307      	movs	r3, #7
 8003a2c:	e00c      	b.n	8003a48 <HAL_GPIO_Init+0x240>
 8003a2e:	2306      	movs	r3, #6
 8003a30:	e00a      	b.n	8003a48 <HAL_GPIO_Init+0x240>
 8003a32:	2305      	movs	r3, #5
 8003a34:	e008      	b.n	8003a48 <HAL_GPIO_Init+0x240>
 8003a36:	2304      	movs	r3, #4
 8003a38:	e006      	b.n	8003a48 <HAL_GPIO_Init+0x240>
 8003a3a:	2303      	movs	r3, #3
 8003a3c:	e004      	b.n	8003a48 <HAL_GPIO_Init+0x240>
 8003a3e:	2302      	movs	r3, #2
 8003a40:	e002      	b.n	8003a48 <HAL_GPIO_Init+0x240>
 8003a42:	2301      	movs	r3, #1
 8003a44:	e000      	b.n	8003a48 <HAL_GPIO_Init+0x240>
 8003a46:	2300      	movs	r3, #0
 8003a48:	69fa      	ldr	r2, [r7, #28]
 8003a4a:	f002 0203 	and.w	r2, r2, #3
 8003a4e:	0092      	lsls	r2, r2, #2
 8003a50:	4093      	lsls	r3, r2
 8003a52:	69ba      	ldr	r2, [r7, #24]
 8003a54:	4313      	orrs	r3, r2
 8003a56:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003a58:	4935      	ldr	r1, [pc, #212]	; (8003b30 <HAL_GPIO_Init+0x328>)
 8003a5a:	69fb      	ldr	r3, [r7, #28]
 8003a5c:	089b      	lsrs	r3, r3, #2
 8003a5e:	3302      	adds	r3, #2
 8003a60:	69ba      	ldr	r2, [r7, #24]
 8003a62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003a66:	4b3d      	ldr	r3, [pc, #244]	; (8003b5c <HAL_GPIO_Init+0x354>)
 8003a68:	689b      	ldr	r3, [r3, #8]
 8003a6a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a6c:	693b      	ldr	r3, [r7, #16]
 8003a6e:	43db      	mvns	r3, r3
 8003a70:	69ba      	ldr	r2, [r7, #24]
 8003a72:	4013      	ands	r3, r2
 8003a74:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003a76:	683b      	ldr	r3, [r7, #0]
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d003      	beq.n	8003a8a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003a82:	69ba      	ldr	r2, [r7, #24]
 8003a84:	693b      	ldr	r3, [r7, #16]
 8003a86:	4313      	orrs	r3, r2
 8003a88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003a8a:	4a34      	ldr	r2, [pc, #208]	; (8003b5c <HAL_GPIO_Init+0x354>)
 8003a8c:	69bb      	ldr	r3, [r7, #24]
 8003a8e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003a90:	4b32      	ldr	r3, [pc, #200]	; (8003b5c <HAL_GPIO_Init+0x354>)
 8003a92:	68db      	ldr	r3, [r3, #12]
 8003a94:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a96:	693b      	ldr	r3, [r7, #16]
 8003a98:	43db      	mvns	r3, r3
 8003a9a:	69ba      	ldr	r2, [r7, #24]
 8003a9c:	4013      	ands	r3, r2
 8003a9e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	685b      	ldr	r3, [r3, #4]
 8003aa4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d003      	beq.n	8003ab4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003aac:	69ba      	ldr	r2, [r7, #24]
 8003aae:	693b      	ldr	r3, [r7, #16]
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003ab4:	4a29      	ldr	r2, [pc, #164]	; (8003b5c <HAL_GPIO_Init+0x354>)
 8003ab6:	69bb      	ldr	r3, [r7, #24]
 8003ab8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003aba:	4b28      	ldr	r3, [pc, #160]	; (8003b5c <HAL_GPIO_Init+0x354>)
 8003abc:	685b      	ldr	r3, [r3, #4]
 8003abe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ac0:	693b      	ldr	r3, [r7, #16]
 8003ac2:	43db      	mvns	r3, r3
 8003ac4:	69ba      	ldr	r2, [r7, #24]
 8003ac6:	4013      	ands	r3, r2
 8003ac8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	685b      	ldr	r3, [r3, #4]
 8003ace:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d003      	beq.n	8003ade <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003ad6:	69ba      	ldr	r2, [r7, #24]
 8003ad8:	693b      	ldr	r3, [r7, #16]
 8003ada:	4313      	orrs	r3, r2
 8003adc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003ade:	4a1f      	ldr	r2, [pc, #124]	; (8003b5c <HAL_GPIO_Init+0x354>)
 8003ae0:	69bb      	ldr	r3, [r7, #24]
 8003ae2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003ae4:	4b1d      	ldr	r3, [pc, #116]	; (8003b5c <HAL_GPIO_Init+0x354>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003aea:	693b      	ldr	r3, [r7, #16]
 8003aec:	43db      	mvns	r3, r3
 8003aee:	69ba      	ldr	r2, [r7, #24]
 8003af0:	4013      	ands	r3, r2
 8003af2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	685b      	ldr	r3, [r3, #4]
 8003af8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d003      	beq.n	8003b08 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003b00:	69ba      	ldr	r2, [r7, #24]
 8003b02:	693b      	ldr	r3, [r7, #16]
 8003b04:	4313      	orrs	r3, r2
 8003b06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003b08:	4a14      	ldr	r2, [pc, #80]	; (8003b5c <HAL_GPIO_Init+0x354>)
 8003b0a:	69bb      	ldr	r3, [r7, #24]
 8003b0c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b0e:	69fb      	ldr	r3, [r7, #28]
 8003b10:	3301      	adds	r3, #1
 8003b12:	61fb      	str	r3, [r7, #28]
 8003b14:	69fb      	ldr	r3, [r7, #28]
 8003b16:	2b0f      	cmp	r3, #15
 8003b18:	f67f ae84 	bls.w	8003824 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003b1c:	bf00      	nop
 8003b1e:	bf00      	nop
 8003b20:	3724      	adds	r7, #36	; 0x24
 8003b22:	46bd      	mov	sp, r7
 8003b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b28:	4770      	bx	lr
 8003b2a:	bf00      	nop
 8003b2c:	40023800 	.word	0x40023800
 8003b30:	40013800 	.word	0x40013800
 8003b34:	40020000 	.word	0x40020000
 8003b38:	40020400 	.word	0x40020400
 8003b3c:	40020800 	.word	0x40020800
 8003b40:	40020c00 	.word	0x40020c00
 8003b44:	40021000 	.word	0x40021000
 8003b48:	40021400 	.word	0x40021400
 8003b4c:	40021800 	.word	0x40021800
 8003b50:	40021c00 	.word	0x40021c00
 8003b54:	40022000 	.word	0x40022000
 8003b58:	40022400 	.word	0x40022400
 8003b5c:	40013c00 	.word	0x40013c00

08003b60 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003b60:	b480      	push	{r7}
 8003b62:	b085      	sub	sp, #20
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
 8003b68:	460b      	mov	r3, r1
 8003b6a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	691a      	ldr	r2, [r3, #16]
 8003b70:	887b      	ldrh	r3, [r7, #2]
 8003b72:	4013      	ands	r3, r2
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d002      	beq.n	8003b7e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003b78:	2301      	movs	r3, #1
 8003b7a:	73fb      	strb	r3, [r7, #15]
 8003b7c:	e001      	b.n	8003b82 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003b7e:	2300      	movs	r3, #0
 8003b80:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003b82:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b84:	4618      	mov	r0, r3
 8003b86:	3714      	adds	r7, #20
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8e:	4770      	bx	lr

08003b90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b90:	b480      	push	{r7}
 8003b92:	b083      	sub	sp, #12
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
 8003b98:	460b      	mov	r3, r1
 8003b9a:	807b      	strh	r3, [r7, #2]
 8003b9c:	4613      	mov	r3, r2
 8003b9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003ba0:	787b      	ldrb	r3, [r7, #1]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d003      	beq.n	8003bae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003ba6:	887a      	ldrh	r2, [r7, #2]
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003bac:	e003      	b.n	8003bb6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003bae:	887b      	ldrh	r3, [r7, #2]
 8003bb0:	041a      	lsls	r2, r3, #16
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	619a      	str	r2, [r3, #24]
}
 8003bb6:	bf00      	nop
 8003bb8:	370c      	adds	r7, #12
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc0:	4770      	bx	lr

08003bc2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003bc2:	b480      	push	{r7}
 8003bc4:	b085      	sub	sp, #20
 8003bc6:	af00      	add	r7, sp, #0
 8003bc8:	6078      	str	r0, [r7, #4]
 8003bca:	460b      	mov	r3, r1
 8003bcc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	695b      	ldr	r3, [r3, #20]
 8003bd2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003bd4:	887a      	ldrh	r2, [r7, #2]
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	4013      	ands	r3, r2
 8003bda:	041a      	lsls	r2, r3, #16
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	43d9      	mvns	r1, r3
 8003be0:	887b      	ldrh	r3, [r7, #2]
 8003be2:	400b      	ands	r3, r1
 8003be4:	431a      	orrs	r2, r3
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	619a      	str	r2, [r3, #24]
}
 8003bea:	bf00      	nop
 8003bec:	3714      	adds	r7, #20
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf4:	4770      	bx	lr
	...

08003bf8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b084      	sub	sp, #16
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d101      	bne.n	8003c0a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003c06:	2301      	movs	r3, #1
 8003c08:	e12b      	b.n	8003e62 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c10:	b2db      	uxtb	r3, r3
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d106      	bne.n	8003c24 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003c1e:	6878      	ldr	r0, [r7, #4]
 8003c20:	f7fe fa9c 	bl	800215c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2224      	movs	r2, #36	; 0x24
 8003c28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	681a      	ldr	r2, [r3, #0]
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f022 0201 	bic.w	r2, r2, #1
 8003c3a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	681a      	ldr	r2, [r3, #0]
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003c4a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	681a      	ldr	r2, [r3, #0]
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003c5a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003c5c:	f001 fa20 	bl	80050a0 <HAL_RCC_GetPCLK1Freq>
 8003c60:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	4a81      	ldr	r2, [pc, #516]	; (8003e6c <HAL_I2C_Init+0x274>)
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	d807      	bhi.n	8003c7c <HAL_I2C_Init+0x84>
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	4a80      	ldr	r2, [pc, #512]	; (8003e70 <HAL_I2C_Init+0x278>)
 8003c70:	4293      	cmp	r3, r2
 8003c72:	bf94      	ite	ls
 8003c74:	2301      	movls	r3, #1
 8003c76:	2300      	movhi	r3, #0
 8003c78:	b2db      	uxtb	r3, r3
 8003c7a:	e006      	b.n	8003c8a <HAL_I2C_Init+0x92>
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	4a7d      	ldr	r2, [pc, #500]	; (8003e74 <HAL_I2C_Init+0x27c>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	bf94      	ite	ls
 8003c84:	2301      	movls	r3, #1
 8003c86:	2300      	movhi	r3, #0
 8003c88:	b2db      	uxtb	r3, r3
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d001      	beq.n	8003c92 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003c8e:	2301      	movs	r3, #1
 8003c90:	e0e7      	b.n	8003e62 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	4a78      	ldr	r2, [pc, #480]	; (8003e78 <HAL_I2C_Init+0x280>)
 8003c96:	fba2 2303 	umull	r2, r3, r2, r3
 8003c9a:	0c9b      	lsrs	r3, r3, #18
 8003c9c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	685b      	ldr	r3, [r3, #4]
 8003ca4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	68ba      	ldr	r2, [r7, #8]
 8003cae:	430a      	orrs	r2, r1
 8003cb0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	6a1b      	ldr	r3, [r3, #32]
 8003cb8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	4a6a      	ldr	r2, [pc, #424]	; (8003e6c <HAL_I2C_Init+0x274>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d802      	bhi.n	8003ccc <HAL_I2C_Init+0xd4>
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	3301      	adds	r3, #1
 8003cca:	e009      	b.n	8003ce0 <HAL_I2C_Init+0xe8>
 8003ccc:	68bb      	ldr	r3, [r7, #8]
 8003cce:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003cd2:	fb02 f303 	mul.w	r3, r2, r3
 8003cd6:	4a69      	ldr	r2, [pc, #420]	; (8003e7c <HAL_I2C_Init+0x284>)
 8003cd8:	fba2 2303 	umull	r2, r3, r2, r3
 8003cdc:	099b      	lsrs	r3, r3, #6
 8003cde:	3301      	adds	r3, #1
 8003ce0:	687a      	ldr	r2, [r7, #4]
 8003ce2:	6812      	ldr	r2, [r2, #0]
 8003ce4:	430b      	orrs	r3, r1
 8003ce6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	69db      	ldr	r3, [r3, #28]
 8003cee:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003cf2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	685b      	ldr	r3, [r3, #4]
 8003cfa:	495c      	ldr	r1, [pc, #368]	; (8003e6c <HAL_I2C_Init+0x274>)
 8003cfc:	428b      	cmp	r3, r1
 8003cfe:	d819      	bhi.n	8003d34 <HAL_I2C_Init+0x13c>
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	1e59      	subs	r1, r3, #1
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	005b      	lsls	r3, r3, #1
 8003d0a:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d0e:	1c59      	adds	r1, r3, #1
 8003d10:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003d14:	400b      	ands	r3, r1
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d00a      	beq.n	8003d30 <HAL_I2C_Init+0x138>
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	1e59      	subs	r1, r3, #1
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	685b      	ldr	r3, [r3, #4]
 8003d22:	005b      	lsls	r3, r3, #1
 8003d24:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d28:	3301      	adds	r3, #1
 8003d2a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d2e:	e051      	b.n	8003dd4 <HAL_I2C_Init+0x1dc>
 8003d30:	2304      	movs	r3, #4
 8003d32:	e04f      	b.n	8003dd4 <HAL_I2C_Init+0x1dc>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	689b      	ldr	r3, [r3, #8]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d111      	bne.n	8003d60 <HAL_I2C_Init+0x168>
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	1e58      	subs	r0, r3, #1
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6859      	ldr	r1, [r3, #4]
 8003d44:	460b      	mov	r3, r1
 8003d46:	005b      	lsls	r3, r3, #1
 8003d48:	440b      	add	r3, r1
 8003d4a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d4e:	3301      	adds	r3, #1
 8003d50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	bf0c      	ite	eq
 8003d58:	2301      	moveq	r3, #1
 8003d5a:	2300      	movne	r3, #0
 8003d5c:	b2db      	uxtb	r3, r3
 8003d5e:	e012      	b.n	8003d86 <HAL_I2C_Init+0x18e>
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	1e58      	subs	r0, r3, #1
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6859      	ldr	r1, [r3, #4]
 8003d68:	460b      	mov	r3, r1
 8003d6a:	009b      	lsls	r3, r3, #2
 8003d6c:	440b      	add	r3, r1
 8003d6e:	0099      	lsls	r1, r3, #2
 8003d70:	440b      	add	r3, r1
 8003d72:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d76:	3301      	adds	r3, #1
 8003d78:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	bf0c      	ite	eq
 8003d80:	2301      	moveq	r3, #1
 8003d82:	2300      	movne	r3, #0
 8003d84:	b2db      	uxtb	r3, r3
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d001      	beq.n	8003d8e <HAL_I2C_Init+0x196>
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	e022      	b.n	8003dd4 <HAL_I2C_Init+0x1dc>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	689b      	ldr	r3, [r3, #8]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d10e      	bne.n	8003db4 <HAL_I2C_Init+0x1bc>
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	1e58      	subs	r0, r3, #1
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6859      	ldr	r1, [r3, #4]
 8003d9e:	460b      	mov	r3, r1
 8003da0:	005b      	lsls	r3, r3, #1
 8003da2:	440b      	add	r3, r1
 8003da4:	fbb0 f3f3 	udiv	r3, r0, r3
 8003da8:	3301      	adds	r3, #1
 8003daa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003dae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003db2:	e00f      	b.n	8003dd4 <HAL_I2C_Init+0x1dc>
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	1e58      	subs	r0, r3, #1
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6859      	ldr	r1, [r3, #4]
 8003dbc:	460b      	mov	r3, r1
 8003dbe:	009b      	lsls	r3, r3, #2
 8003dc0:	440b      	add	r3, r1
 8003dc2:	0099      	lsls	r1, r3, #2
 8003dc4:	440b      	add	r3, r1
 8003dc6:	fbb0 f3f3 	udiv	r3, r0, r3
 8003dca:	3301      	adds	r3, #1
 8003dcc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003dd0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003dd4:	6879      	ldr	r1, [r7, #4]
 8003dd6:	6809      	ldr	r1, [r1, #0]
 8003dd8:	4313      	orrs	r3, r2
 8003dda:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	69da      	ldr	r2, [r3, #28]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6a1b      	ldr	r3, [r3, #32]
 8003dee:	431a      	orrs	r2, r3
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	430a      	orrs	r2, r1
 8003df6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	689b      	ldr	r3, [r3, #8]
 8003dfe:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003e02:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003e06:	687a      	ldr	r2, [r7, #4]
 8003e08:	6911      	ldr	r1, [r2, #16]
 8003e0a:	687a      	ldr	r2, [r7, #4]
 8003e0c:	68d2      	ldr	r2, [r2, #12]
 8003e0e:	4311      	orrs	r1, r2
 8003e10:	687a      	ldr	r2, [r7, #4]
 8003e12:	6812      	ldr	r2, [r2, #0]
 8003e14:	430b      	orrs	r3, r1
 8003e16:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	68db      	ldr	r3, [r3, #12]
 8003e1e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	695a      	ldr	r2, [r3, #20]
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	699b      	ldr	r3, [r3, #24]
 8003e2a:	431a      	orrs	r2, r3
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	430a      	orrs	r2, r1
 8003e32:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	681a      	ldr	r2, [r3, #0]
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f042 0201 	orr.w	r2, r2, #1
 8003e42:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2200      	movs	r2, #0
 8003e48:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2220      	movs	r2, #32
 8003e4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2200      	movs	r2, #0
 8003e56:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003e60:	2300      	movs	r3, #0
}
 8003e62:	4618      	mov	r0, r3
 8003e64:	3710      	adds	r7, #16
 8003e66:	46bd      	mov	sp, r7
 8003e68:	bd80      	pop	{r7, pc}
 8003e6a:	bf00      	nop
 8003e6c:	000186a0 	.word	0x000186a0
 8003e70:	001e847f 	.word	0x001e847f
 8003e74:	003d08ff 	.word	0x003d08ff
 8003e78:	431bde83 	.word	0x431bde83
 8003e7c:	10624dd3 	.word	0x10624dd3

08003e80 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b088      	sub	sp, #32
 8003e84:	af02      	add	r7, sp, #8
 8003e86:	60f8      	str	r0, [r7, #12]
 8003e88:	607a      	str	r2, [r7, #4]
 8003e8a:	461a      	mov	r2, r3
 8003e8c:	460b      	mov	r3, r1
 8003e8e:	817b      	strh	r3, [r7, #10]
 8003e90:	4613      	mov	r3, r2
 8003e92:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003e94:	f7fe ffbc 	bl	8002e10 <HAL_GetTick>
 8003e98:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ea0:	b2db      	uxtb	r3, r3
 8003ea2:	2b20      	cmp	r3, #32
 8003ea4:	f040 80e0 	bne.w	8004068 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003ea8:	697b      	ldr	r3, [r7, #20]
 8003eaa:	9300      	str	r3, [sp, #0]
 8003eac:	2319      	movs	r3, #25
 8003eae:	2201      	movs	r2, #1
 8003eb0:	4970      	ldr	r1, [pc, #448]	; (8004074 <HAL_I2C_Master_Transmit+0x1f4>)
 8003eb2:	68f8      	ldr	r0, [r7, #12]
 8003eb4:	f000 f964 	bl	8004180 <I2C_WaitOnFlagUntilTimeout>
 8003eb8:	4603      	mov	r3, r0
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d001      	beq.n	8003ec2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003ebe:	2302      	movs	r3, #2
 8003ec0:	e0d3      	b.n	800406a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ec8:	2b01      	cmp	r3, #1
 8003eca:	d101      	bne.n	8003ed0 <HAL_I2C_Master_Transmit+0x50>
 8003ecc:	2302      	movs	r3, #2
 8003ece:	e0cc      	b.n	800406a <HAL_I2C_Master_Transmit+0x1ea>
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f003 0301 	and.w	r3, r3, #1
 8003ee2:	2b01      	cmp	r3, #1
 8003ee4:	d007      	beq.n	8003ef6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	681a      	ldr	r2, [r3, #0]
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f042 0201 	orr.w	r2, r2, #1
 8003ef4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	681a      	ldr	r2, [r3, #0]
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003f04:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	2221      	movs	r2, #33	; 0x21
 8003f0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	2210      	movs	r2, #16
 8003f12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	2200      	movs	r2, #0
 8003f1a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	687a      	ldr	r2, [r7, #4]
 8003f20:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	893a      	ldrh	r2, [r7, #8]
 8003f26:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f2c:	b29a      	uxth	r2, r3
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	4a50      	ldr	r2, [pc, #320]	; (8004078 <HAL_I2C_Master_Transmit+0x1f8>)
 8003f36:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003f38:	8979      	ldrh	r1, [r7, #10]
 8003f3a:	697b      	ldr	r3, [r7, #20]
 8003f3c:	6a3a      	ldr	r2, [r7, #32]
 8003f3e:	68f8      	ldr	r0, [r7, #12]
 8003f40:	f000 f89c 	bl	800407c <I2C_MasterRequestWrite>
 8003f44:	4603      	mov	r3, r0
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d001      	beq.n	8003f4e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	e08d      	b.n	800406a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f4e:	2300      	movs	r3, #0
 8003f50:	613b      	str	r3, [r7, #16]
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	695b      	ldr	r3, [r3, #20]
 8003f58:	613b      	str	r3, [r7, #16]
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	699b      	ldr	r3, [r3, #24]
 8003f60:	613b      	str	r3, [r7, #16]
 8003f62:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003f64:	e066      	b.n	8004034 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f66:	697a      	ldr	r2, [r7, #20]
 8003f68:	6a39      	ldr	r1, [r7, #32]
 8003f6a:	68f8      	ldr	r0, [r7, #12]
 8003f6c:	f000 f9de 	bl	800432c <I2C_WaitOnTXEFlagUntilTimeout>
 8003f70:	4603      	mov	r3, r0
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d00d      	beq.n	8003f92 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f7a:	2b04      	cmp	r3, #4
 8003f7c:	d107      	bne.n	8003f8e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	681a      	ldr	r2, [r3, #0]
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f8c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	e06b      	b.n	800406a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f96:	781a      	ldrb	r2, [r3, #0]
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fa2:	1c5a      	adds	r2, r3, #1
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fac:	b29b      	uxth	r3, r3
 8003fae:	3b01      	subs	r3, #1
 8003fb0:	b29a      	uxth	r2, r3
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fba:	3b01      	subs	r3, #1
 8003fbc:	b29a      	uxth	r2, r3
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	695b      	ldr	r3, [r3, #20]
 8003fc8:	f003 0304 	and.w	r3, r3, #4
 8003fcc:	2b04      	cmp	r3, #4
 8003fce:	d11b      	bne.n	8004008 <HAL_I2C_Master_Transmit+0x188>
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d017      	beq.n	8004008 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fdc:	781a      	ldrb	r2, [r3, #0]
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fe8:	1c5a      	adds	r2, r3, #1
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ff2:	b29b      	uxth	r3, r3
 8003ff4:	3b01      	subs	r3, #1
 8003ff6:	b29a      	uxth	r2, r3
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004000:	3b01      	subs	r3, #1
 8004002:	b29a      	uxth	r2, r3
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004008:	697a      	ldr	r2, [r7, #20]
 800400a:	6a39      	ldr	r1, [r7, #32]
 800400c:	68f8      	ldr	r0, [r7, #12]
 800400e:	f000 f9ce 	bl	80043ae <I2C_WaitOnBTFFlagUntilTimeout>
 8004012:	4603      	mov	r3, r0
 8004014:	2b00      	cmp	r3, #0
 8004016:	d00d      	beq.n	8004034 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800401c:	2b04      	cmp	r3, #4
 800401e:	d107      	bne.n	8004030 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	681a      	ldr	r2, [r3, #0]
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800402e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004030:	2301      	movs	r3, #1
 8004032:	e01a      	b.n	800406a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004038:	2b00      	cmp	r3, #0
 800403a:	d194      	bne.n	8003f66 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	681a      	ldr	r2, [r3, #0]
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800404a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	2220      	movs	r2, #32
 8004050:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	2200      	movs	r2, #0
 8004058:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	2200      	movs	r2, #0
 8004060:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004064:	2300      	movs	r3, #0
 8004066:	e000      	b.n	800406a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004068:	2302      	movs	r3, #2
  }
}
 800406a:	4618      	mov	r0, r3
 800406c:	3718      	adds	r7, #24
 800406e:	46bd      	mov	sp, r7
 8004070:	bd80      	pop	{r7, pc}
 8004072:	bf00      	nop
 8004074:	00100002 	.word	0x00100002
 8004078:	ffff0000 	.word	0xffff0000

0800407c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b088      	sub	sp, #32
 8004080:	af02      	add	r7, sp, #8
 8004082:	60f8      	str	r0, [r7, #12]
 8004084:	607a      	str	r2, [r7, #4]
 8004086:	603b      	str	r3, [r7, #0]
 8004088:	460b      	mov	r3, r1
 800408a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004090:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004092:	697b      	ldr	r3, [r7, #20]
 8004094:	2b08      	cmp	r3, #8
 8004096:	d006      	beq.n	80040a6 <I2C_MasterRequestWrite+0x2a>
 8004098:	697b      	ldr	r3, [r7, #20]
 800409a:	2b01      	cmp	r3, #1
 800409c:	d003      	beq.n	80040a6 <I2C_MasterRequestWrite+0x2a>
 800409e:	697b      	ldr	r3, [r7, #20]
 80040a0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80040a4:	d108      	bne.n	80040b8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	681a      	ldr	r2, [r3, #0]
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80040b4:	601a      	str	r2, [r3, #0]
 80040b6:	e00b      	b.n	80040d0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040bc:	2b12      	cmp	r3, #18
 80040be:	d107      	bne.n	80040d0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	681a      	ldr	r2, [r3, #0]
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80040ce:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	9300      	str	r3, [sp, #0]
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2200      	movs	r2, #0
 80040d8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80040dc:	68f8      	ldr	r0, [r7, #12]
 80040de:	f000 f84f 	bl	8004180 <I2C_WaitOnFlagUntilTimeout>
 80040e2:	4603      	mov	r3, r0
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d00d      	beq.n	8004104 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80040f6:	d103      	bne.n	8004100 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80040fe:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004100:	2303      	movs	r3, #3
 8004102:	e035      	b.n	8004170 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	691b      	ldr	r3, [r3, #16]
 8004108:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800410c:	d108      	bne.n	8004120 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800410e:	897b      	ldrh	r3, [r7, #10]
 8004110:	b2db      	uxtb	r3, r3
 8004112:	461a      	mov	r2, r3
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800411c:	611a      	str	r2, [r3, #16]
 800411e:	e01b      	b.n	8004158 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004120:	897b      	ldrh	r3, [r7, #10]
 8004122:	11db      	asrs	r3, r3, #7
 8004124:	b2db      	uxtb	r3, r3
 8004126:	f003 0306 	and.w	r3, r3, #6
 800412a:	b2db      	uxtb	r3, r3
 800412c:	f063 030f 	orn	r3, r3, #15
 8004130:	b2da      	uxtb	r2, r3
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	687a      	ldr	r2, [r7, #4]
 800413c:	490e      	ldr	r1, [pc, #56]	; (8004178 <I2C_MasterRequestWrite+0xfc>)
 800413e:	68f8      	ldr	r0, [r7, #12]
 8004140:	f000 f875 	bl	800422e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004144:	4603      	mov	r3, r0
 8004146:	2b00      	cmp	r3, #0
 8004148:	d001      	beq.n	800414e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800414a:	2301      	movs	r3, #1
 800414c:	e010      	b.n	8004170 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800414e:	897b      	ldrh	r3, [r7, #10]
 8004150:	b2da      	uxtb	r2, r3
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	687a      	ldr	r2, [r7, #4]
 800415c:	4907      	ldr	r1, [pc, #28]	; (800417c <I2C_MasterRequestWrite+0x100>)
 800415e:	68f8      	ldr	r0, [r7, #12]
 8004160:	f000 f865 	bl	800422e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004164:	4603      	mov	r3, r0
 8004166:	2b00      	cmp	r3, #0
 8004168:	d001      	beq.n	800416e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800416a:	2301      	movs	r3, #1
 800416c:	e000      	b.n	8004170 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800416e:	2300      	movs	r3, #0
}
 8004170:	4618      	mov	r0, r3
 8004172:	3718      	adds	r7, #24
 8004174:	46bd      	mov	sp, r7
 8004176:	bd80      	pop	{r7, pc}
 8004178:	00010008 	.word	0x00010008
 800417c:	00010002 	.word	0x00010002

08004180 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b084      	sub	sp, #16
 8004184:	af00      	add	r7, sp, #0
 8004186:	60f8      	str	r0, [r7, #12]
 8004188:	60b9      	str	r1, [r7, #8]
 800418a:	603b      	str	r3, [r7, #0]
 800418c:	4613      	mov	r3, r2
 800418e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004190:	e025      	b.n	80041de <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004198:	d021      	beq.n	80041de <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800419a:	f7fe fe39 	bl	8002e10 <HAL_GetTick>
 800419e:	4602      	mov	r2, r0
 80041a0:	69bb      	ldr	r3, [r7, #24]
 80041a2:	1ad3      	subs	r3, r2, r3
 80041a4:	683a      	ldr	r2, [r7, #0]
 80041a6:	429a      	cmp	r2, r3
 80041a8:	d302      	bcc.n	80041b0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d116      	bne.n	80041de <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	2200      	movs	r2, #0
 80041b4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	2220      	movs	r2, #32
 80041ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	2200      	movs	r2, #0
 80041c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ca:	f043 0220 	orr.w	r2, r3, #32
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	2200      	movs	r2, #0
 80041d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80041da:	2301      	movs	r3, #1
 80041dc:	e023      	b.n	8004226 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80041de:	68bb      	ldr	r3, [r7, #8]
 80041e0:	0c1b      	lsrs	r3, r3, #16
 80041e2:	b2db      	uxtb	r3, r3
 80041e4:	2b01      	cmp	r3, #1
 80041e6:	d10d      	bne.n	8004204 <I2C_WaitOnFlagUntilTimeout+0x84>
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	695b      	ldr	r3, [r3, #20]
 80041ee:	43da      	mvns	r2, r3
 80041f0:	68bb      	ldr	r3, [r7, #8]
 80041f2:	4013      	ands	r3, r2
 80041f4:	b29b      	uxth	r3, r3
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	bf0c      	ite	eq
 80041fa:	2301      	moveq	r3, #1
 80041fc:	2300      	movne	r3, #0
 80041fe:	b2db      	uxtb	r3, r3
 8004200:	461a      	mov	r2, r3
 8004202:	e00c      	b.n	800421e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	699b      	ldr	r3, [r3, #24]
 800420a:	43da      	mvns	r2, r3
 800420c:	68bb      	ldr	r3, [r7, #8]
 800420e:	4013      	ands	r3, r2
 8004210:	b29b      	uxth	r3, r3
 8004212:	2b00      	cmp	r3, #0
 8004214:	bf0c      	ite	eq
 8004216:	2301      	moveq	r3, #1
 8004218:	2300      	movne	r3, #0
 800421a:	b2db      	uxtb	r3, r3
 800421c:	461a      	mov	r2, r3
 800421e:	79fb      	ldrb	r3, [r7, #7]
 8004220:	429a      	cmp	r2, r3
 8004222:	d0b6      	beq.n	8004192 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004224:	2300      	movs	r3, #0
}
 8004226:	4618      	mov	r0, r3
 8004228:	3710      	adds	r7, #16
 800422a:	46bd      	mov	sp, r7
 800422c:	bd80      	pop	{r7, pc}

0800422e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800422e:	b580      	push	{r7, lr}
 8004230:	b084      	sub	sp, #16
 8004232:	af00      	add	r7, sp, #0
 8004234:	60f8      	str	r0, [r7, #12]
 8004236:	60b9      	str	r1, [r7, #8]
 8004238:	607a      	str	r2, [r7, #4]
 800423a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800423c:	e051      	b.n	80042e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	695b      	ldr	r3, [r3, #20]
 8004244:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004248:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800424c:	d123      	bne.n	8004296 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	681a      	ldr	r2, [r3, #0]
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800425c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004266:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	2200      	movs	r2, #0
 800426c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	2220      	movs	r2, #32
 8004272:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	2200      	movs	r2, #0
 800427a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004282:	f043 0204 	orr.w	r2, r3, #4
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	2200      	movs	r2, #0
 800428e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004292:	2301      	movs	r3, #1
 8004294:	e046      	b.n	8004324 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	f1b3 3fff 	cmp.w	r3, #4294967295
 800429c:	d021      	beq.n	80042e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800429e:	f7fe fdb7 	bl	8002e10 <HAL_GetTick>
 80042a2:	4602      	mov	r2, r0
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	1ad3      	subs	r3, r2, r3
 80042a8:	687a      	ldr	r2, [r7, #4]
 80042aa:	429a      	cmp	r2, r3
 80042ac:	d302      	bcc.n	80042b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d116      	bne.n	80042e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	2200      	movs	r2, #0
 80042b8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	2220      	movs	r2, #32
 80042be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	2200      	movs	r2, #0
 80042c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ce:	f043 0220 	orr.w	r2, r3, #32
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	2200      	movs	r2, #0
 80042da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80042de:	2301      	movs	r3, #1
 80042e0:	e020      	b.n	8004324 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80042e2:	68bb      	ldr	r3, [r7, #8]
 80042e4:	0c1b      	lsrs	r3, r3, #16
 80042e6:	b2db      	uxtb	r3, r3
 80042e8:	2b01      	cmp	r3, #1
 80042ea:	d10c      	bne.n	8004306 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	695b      	ldr	r3, [r3, #20]
 80042f2:	43da      	mvns	r2, r3
 80042f4:	68bb      	ldr	r3, [r7, #8]
 80042f6:	4013      	ands	r3, r2
 80042f8:	b29b      	uxth	r3, r3
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	bf14      	ite	ne
 80042fe:	2301      	movne	r3, #1
 8004300:	2300      	moveq	r3, #0
 8004302:	b2db      	uxtb	r3, r3
 8004304:	e00b      	b.n	800431e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	699b      	ldr	r3, [r3, #24]
 800430c:	43da      	mvns	r2, r3
 800430e:	68bb      	ldr	r3, [r7, #8]
 8004310:	4013      	ands	r3, r2
 8004312:	b29b      	uxth	r3, r3
 8004314:	2b00      	cmp	r3, #0
 8004316:	bf14      	ite	ne
 8004318:	2301      	movne	r3, #1
 800431a:	2300      	moveq	r3, #0
 800431c:	b2db      	uxtb	r3, r3
 800431e:	2b00      	cmp	r3, #0
 8004320:	d18d      	bne.n	800423e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004322:	2300      	movs	r3, #0
}
 8004324:	4618      	mov	r0, r3
 8004326:	3710      	adds	r7, #16
 8004328:	46bd      	mov	sp, r7
 800432a:	bd80      	pop	{r7, pc}

0800432c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b084      	sub	sp, #16
 8004330:	af00      	add	r7, sp, #0
 8004332:	60f8      	str	r0, [r7, #12]
 8004334:	60b9      	str	r1, [r7, #8]
 8004336:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004338:	e02d      	b.n	8004396 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800433a:	68f8      	ldr	r0, [r7, #12]
 800433c:	f000 f878 	bl	8004430 <I2C_IsAcknowledgeFailed>
 8004340:	4603      	mov	r3, r0
 8004342:	2b00      	cmp	r3, #0
 8004344:	d001      	beq.n	800434a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004346:	2301      	movs	r3, #1
 8004348:	e02d      	b.n	80043a6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800434a:	68bb      	ldr	r3, [r7, #8]
 800434c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004350:	d021      	beq.n	8004396 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004352:	f7fe fd5d 	bl	8002e10 <HAL_GetTick>
 8004356:	4602      	mov	r2, r0
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	1ad3      	subs	r3, r2, r3
 800435c:	68ba      	ldr	r2, [r7, #8]
 800435e:	429a      	cmp	r2, r3
 8004360:	d302      	bcc.n	8004368 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004362:	68bb      	ldr	r3, [r7, #8]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d116      	bne.n	8004396 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	2200      	movs	r2, #0
 800436c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	2220      	movs	r2, #32
 8004372:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	2200      	movs	r2, #0
 800437a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004382:	f043 0220 	orr.w	r2, r3, #32
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	2200      	movs	r2, #0
 800438e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004392:	2301      	movs	r3, #1
 8004394:	e007      	b.n	80043a6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	695b      	ldr	r3, [r3, #20]
 800439c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043a0:	2b80      	cmp	r3, #128	; 0x80
 80043a2:	d1ca      	bne.n	800433a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80043a4:	2300      	movs	r3, #0
}
 80043a6:	4618      	mov	r0, r3
 80043a8:	3710      	adds	r7, #16
 80043aa:	46bd      	mov	sp, r7
 80043ac:	bd80      	pop	{r7, pc}

080043ae <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80043ae:	b580      	push	{r7, lr}
 80043b0:	b084      	sub	sp, #16
 80043b2:	af00      	add	r7, sp, #0
 80043b4:	60f8      	str	r0, [r7, #12]
 80043b6:	60b9      	str	r1, [r7, #8]
 80043b8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80043ba:	e02d      	b.n	8004418 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80043bc:	68f8      	ldr	r0, [r7, #12]
 80043be:	f000 f837 	bl	8004430 <I2C_IsAcknowledgeFailed>
 80043c2:	4603      	mov	r3, r0
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d001      	beq.n	80043cc <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80043c8:	2301      	movs	r3, #1
 80043ca:	e02d      	b.n	8004428 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043cc:	68bb      	ldr	r3, [r7, #8]
 80043ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043d2:	d021      	beq.n	8004418 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043d4:	f7fe fd1c 	bl	8002e10 <HAL_GetTick>
 80043d8:	4602      	mov	r2, r0
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	1ad3      	subs	r3, r2, r3
 80043de:	68ba      	ldr	r2, [r7, #8]
 80043e0:	429a      	cmp	r2, r3
 80043e2:	d302      	bcc.n	80043ea <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80043e4:	68bb      	ldr	r3, [r7, #8]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d116      	bne.n	8004418 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	2200      	movs	r2, #0
 80043ee:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	2220      	movs	r2, #32
 80043f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	2200      	movs	r2, #0
 80043fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004404:	f043 0220 	orr.w	r2, r3, #32
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	2200      	movs	r2, #0
 8004410:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004414:	2301      	movs	r3, #1
 8004416:	e007      	b.n	8004428 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	695b      	ldr	r3, [r3, #20]
 800441e:	f003 0304 	and.w	r3, r3, #4
 8004422:	2b04      	cmp	r3, #4
 8004424:	d1ca      	bne.n	80043bc <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004426:	2300      	movs	r3, #0
}
 8004428:	4618      	mov	r0, r3
 800442a:	3710      	adds	r7, #16
 800442c:	46bd      	mov	sp, r7
 800442e:	bd80      	pop	{r7, pc}

08004430 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004430:	b480      	push	{r7}
 8004432:	b083      	sub	sp, #12
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	695b      	ldr	r3, [r3, #20]
 800443e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004442:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004446:	d11b      	bne.n	8004480 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004450:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2200      	movs	r2, #0
 8004456:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2220      	movs	r2, #32
 800445c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2200      	movs	r2, #0
 8004464:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800446c:	f043 0204 	orr.w	r2, r3, #4
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2200      	movs	r2, #0
 8004478:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800447c:	2301      	movs	r3, #1
 800447e:	e000      	b.n	8004482 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004480:	2300      	movs	r3, #0
}
 8004482:	4618      	mov	r0, r3
 8004484:	370c      	adds	r7, #12
 8004486:	46bd      	mov	sp, r7
 8004488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448c:	4770      	bx	lr

0800448e <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800448e:	b480      	push	{r7}
 8004490:	b083      	sub	sp, #12
 8004492:	af00      	add	r7, sp, #0
 8004494:	6078      	str	r0, [r7, #4]
 8004496:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800449e:	b2db      	uxtb	r3, r3
 80044a0:	2b20      	cmp	r3, #32
 80044a2:	d129      	bne.n	80044f8 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2224      	movs	r2, #36	; 0x24
 80044a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	681a      	ldr	r2, [r3, #0]
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f022 0201 	bic.w	r2, r2, #1
 80044ba:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f022 0210 	bic.w	r2, r2, #16
 80044ca:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	683a      	ldr	r2, [r7, #0]
 80044d8:	430a      	orrs	r2, r1
 80044da:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	681a      	ldr	r2, [r3, #0]
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f042 0201 	orr.w	r2, r2, #1
 80044ea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2220      	movs	r2, #32
 80044f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80044f4:	2300      	movs	r3, #0
 80044f6:	e000      	b.n	80044fa <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 80044f8:	2302      	movs	r3, #2
  }
}
 80044fa:	4618      	mov	r0, r3
 80044fc:	370c      	adds	r7, #12
 80044fe:	46bd      	mov	sp, r7
 8004500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004504:	4770      	bx	lr

08004506 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004506:	b480      	push	{r7}
 8004508:	b085      	sub	sp, #20
 800450a:	af00      	add	r7, sp, #0
 800450c:	6078      	str	r0, [r7, #4]
 800450e:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8004510:	2300      	movs	r3, #0
 8004512:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800451a:	b2db      	uxtb	r3, r3
 800451c:	2b20      	cmp	r3, #32
 800451e:	d12a      	bne.n	8004576 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2224      	movs	r2, #36	; 0x24
 8004524:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	681a      	ldr	r2, [r3, #0]
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f022 0201 	bic.w	r2, r2, #1
 8004536:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800453e:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8004540:	89fb      	ldrh	r3, [r7, #14]
 8004542:	f023 030f 	bic.w	r3, r3, #15
 8004546:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	b29a      	uxth	r2, r3
 800454c:	89fb      	ldrh	r3, [r7, #14]
 800454e:	4313      	orrs	r3, r2
 8004550:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	89fa      	ldrh	r2, [r7, #14]
 8004558:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	681a      	ldr	r2, [r3, #0]
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f042 0201 	orr.w	r2, r2, #1
 8004568:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2220      	movs	r2, #32
 800456e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004572:	2300      	movs	r3, #0
 8004574:	e000      	b.n	8004578 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8004576:	2302      	movs	r3, #2
  }
}
 8004578:	4618      	mov	r0, r3
 800457a:	3714      	adds	r7, #20
 800457c:	46bd      	mov	sp, r7
 800457e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004582:	4770      	bx	lr

08004584 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004584:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004586:	b08f      	sub	sp, #60	; 0x3c
 8004588:	af0a      	add	r7, sp, #40	; 0x28
 800458a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d101      	bne.n	8004596 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004592:	2301      	movs	r3, #1
 8004594:	e10f      	b.n	80047b6 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80045a2:	b2db      	uxtb	r3, r3
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d106      	bne.n	80045b6 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2200      	movs	r2, #0
 80045ac:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80045b0:	6878      	ldr	r0, [r7, #4]
 80045b2:	f7fd ffe3 	bl	800257c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2203      	movs	r2, #3
 80045ba:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80045be:	68bb      	ldr	r3, [r7, #8]
 80045c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d102      	bne.n	80045d0 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2200      	movs	r2, #0
 80045ce:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4618      	mov	r0, r3
 80045d6:	f003 fb94 	bl	8007d02 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	603b      	str	r3, [r7, #0]
 80045e0:	687e      	ldr	r6, [r7, #4]
 80045e2:	466d      	mov	r5, sp
 80045e4:	f106 0410 	add.w	r4, r6, #16
 80045e8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80045ea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80045ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80045ee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80045f0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80045f4:	e885 0003 	stmia.w	r5, {r0, r1}
 80045f8:	1d33      	adds	r3, r6, #4
 80045fa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80045fc:	6838      	ldr	r0, [r7, #0]
 80045fe:	f003 fb1f 	bl	8007c40 <USB_CoreInit>
 8004602:	4603      	mov	r3, r0
 8004604:	2b00      	cmp	r3, #0
 8004606:	d005      	beq.n	8004614 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2202      	movs	r2, #2
 800460c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8004610:	2301      	movs	r3, #1
 8004612:	e0d0      	b.n	80047b6 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	2100      	movs	r1, #0
 800461a:	4618      	mov	r0, r3
 800461c:	f003 fb82 	bl	8007d24 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004620:	2300      	movs	r3, #0
 8004622:	73fb      	strb	r3, [r7, #15]
 8004624:	e04a      	b.n	80046bc <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004626:	7bfa      	ldrb	r2, [r7, #15]
 8004628:	6879      	ldr	r1, [r7, #4]
 800462a:	4613      	mov	r3, r2
 800462c:	00db      	lsls	r3, r3, #3
 800462e:	4413      	add	r3, r2
 8004630:	009b      	lsls	r3, r3, #2
 8004632:	440b      	add	r3, r1
 8004634:	333d      	adds	r3, #61	; 0x3d
 8004636:	2201      	movs	r2, #1
 8004638:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800463a:	7bfa      	ldrb	r2, [r7, #15]
 800463c:	6879      	ldr	r1, [r7, #4]
 800463e:	4613      	mov	r3, r2
 8004640:	00db      	lsls	r3, r3, #3
 8004642:	4413      	add	r3, r2
 8004644:	009b      	lsls	r3, r3, #2
 8004646:	440b      	add	r3, r1
 8004648:	333c      	adds	r3, #60	; 0x3c
 800464a:	7bfa      	ldrb	r2, [r7, #15]
 800464c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800464e:	7bfa      	ldrb	r2, [r7, #15]
 8004650:	7bfb      	ldrb	r3, [r7, #15]
 8004652:	b298      	uxth	r0, r3
 8004654:	6879      	ldr	r1, [r7, #4]
 8004656:	4613      	mov	r3, r2
 8004658:	00db      	lsls	r3, r3, #3
 800465a:	4413      	add	r3, r2
 800465c:	009b      	lsls	r3, r3, #2
 800465e:	440b      	add	r3, r1
 8004660:	3344      	adds	r3, #68	; 0x44
 8004662:	4602      	mov	r2, r0
 8004664:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004666:	7bfa      	ldrb	r2, [r7, #15]
 8004668:	6879      	ldr	r1, [r7, #4]
 800466a:	4613      	mov	r3, r2
 800466c:	00db      	lsls	r3, r3, #3
 800466e:	4413      	add	r3, r2
 8004670:	009b      	lsls	r3, r3, #2
 8004672:	440b      	add	r3, r1
 8004674:	3340      	adds	r3, #64	; 0x40
 8004676:	2200      	movs	r2, #0
 8004678:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800467a:	7bfa      	ldrb	r2, [r7, #15]
 800467c:	6879      	ldr	r1, [r7, #4]
 800467e:	4613      	mov	r3, r2
 8004680:	00db      	lsls	r3, r3, #3
 8004682:	4413      	add	r3, r2
 8004684:	009b      	lsls	r3, r3, #2
 8004686:	440b      	add	r3, r1
 8004688:	3348      	adds	r3, #72	; 0x48
 800468a:	2200      	movs	r2, #0
 800468c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800468e:	7bfa      	ldrb	r2, [r7, #15]
 8004690:	6879      	ldr	r1, [r7, #4]
 8004692:	4613      	mov	r3, r2
 8004694:	00db      	lsls	r3, r3, #3
 8004696:	4413      	add	r3, r2
 8004698:	009b      	lsls	r3, r3, #2
 800469a:	440b      	add	r3, r1
 800469c:	334c      	adds	r3, #76	; 0x4c
 800469e:	2200      	movs	r2, #0
 80046a0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80046a2:	7bfa      	ldrb	r2, [r7, #15]
 80046a4:	6879      	ldr	r1, [r7, #4]
 80046a6:	4613      	mov	r3, r2
 80046a8:	00db      	lsls	r3, r3, #3
 80046aa:	4413      	add	r3, r2
 80046ac:	009b      	lsls	r3, r3, #2
 80046ae:	440b      	add	r3, r1
 80046b0:	3354      	adds	r3, #84	; 0x54
 80046b2:	2200      	movs	r2, #0
 80046b4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80046b6:	7bfb      	ldrb	r3, [r7, #15]
 80046b8:	3301      	adds	r3, #1
 80046ba:	73fb      	strb	r3, [r7, #15]
 80046bc:	7bfa      	ldrb	r2, [r7, #15]
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	685b      	ldr	r3, [r3, #4]
 80046c2:	429a      	cmp	r2, r3
 80046c4:	d3af      	bcc.n	8004626 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80046c6:	2300      	movs	r3, #0
 80046c8:	73fb      	strb	r3, [r7, #15]
 80046ca:	e044      	b.n	8004756 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80046cc:	7bfa      	ldrb	r2, [r7, #15]
 80046ce:	6879      	ldr	r1, [r7, #4]
 80046d0:	4613      	mov	r3, r2
 80046d2:	00db      	lsls	r3, r3, #3
 80046d4:	4413      	add	r3, r2
 80046d6:	009b      	lsls	r3, r3, #2
 80046d8:	440b      	add	r3, r1
 80046da:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80046de:	2200      	movs	r2, #0
 80046e0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80046e2:	7bfa      	ldrb	r2, [r7, #15]
 80046e4:	6879      	ldr	r1, [r7, #4]
 80046e6:	4613      	mov	r3, r2
 80046e8:	00db      	lsls	r3, r3, #3
 80046ea:	4413      	add	r3, r2
 80046ec:	009b      	lsls	r3, r3, #2
 80046ee:	440b      	add	r3, r1
 80046f0:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80046f4:	7bfa      	ldrb	r2, [r7, #15]
 80046f6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80046f8:	7bfa      	ldrb	r2, [r7, #15]
 80046fa:	6879      	ldr	r1, [r7, #4]
 80046fc:	4613      	mov	r3, r2
 80046fe:	00db      	lsls	r3, r3, #3
 8004700:	4413      	add	r3, r2
 8004702:	009b      	lsls	r3, r3, #2
 8004704:	440b      	add	r3, r1
 8004706:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800470a:	2200      	movs	r2, #0
 800470c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800470e:	7bfa      	ldrb	r2, [r7, #15]
 8004710:	6879      	ldr	r1, [r7, #4]
 8004712:	4613      	mov	r3, r2
 8004714:	00db      	lsls	r3, r3, #3
 8004716:	4413      	add	r3, r2
 8004718:	009b      	lsls	r3, r3, #2
 800471a:	440b      	add	r3, r1
 800471c:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8004720:	2200      	movs	r2, #0
 8004722:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004724:	7bfa      	ldrb	r2, [r7, #15]
 8004726:	6879      	ldr	r1, [r7, #4]
 8004728:	4613      	mov	r3, r2
 800472a:	00db      	lsls	r3, r3, #3
 800472c:	4413      	add	r3, r2
 800472e:	009b      	lsls	r3, r3, #2
 8004730:	440b      	add	r3, r1
 8004732:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8004736:	2200      	movs	r2, #0
 8004738:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800473a:	7bfa      	ldrb	r2, [r7, #15]
 800473c:	6879      	ldr	r1, [r7, #4]
 800473e:	4613      	mov	r3, r2
 8004740:	00db      	lsls	r3, r3, #3
 8004742:	4413      	add	r3, r2
 8004744:	009b      	lsls	r3, r3, #2
 8004746:	440b      	add	r3, r1
 8004748:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800474c:	2200      	movs	r2, #0
 800474e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004750:	7bfb      	ldrb	r3, [r7, #15]
 8004752:	3301      	adds	r3, #1
 8004754:	73fb      	strb	r3, [r7, #15]
 8004756:	7bfa      	ldrb	r2, [r7, #15]
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	429a      	cmp	r2, r3
 800475e:	d3b5      	bcc.n	80046cc <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	603b      	str	r3, [r7, #0]
 8004766:	687e      	ldr	r6, [r7, #4]
 8004768:	466d      	mov	r5, sp
 800476a:	f106 0410 	add.w	r4, r6, #16
 800476e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004770:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004772:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004774:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004776:	e894 0003 	ldmia.w	r4, {r0, r1}
 800477a:	e885 0003 	stmia.w	r5, {r0, r1}
 800477e:	1d33      	adds	r3, r6, #4
 8004780:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004782:	6838      	ldr	r0, [r7, #0]
 8004784:	f003 fb1a 	bl	8007dbc <USB_DevInit>
 8004788:	4603      	mov	r3, r0
 800478a:	2b00      	cmp	r3, #0
 800478c:	d005      	beq.n	800479a <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2202      	movs	r2, #2
 8004792:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8004796:	2301      	movs	r3, #1
 8004798:	e00d      	b.n	80047b6 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2200      	movs	r2, #0
 800479e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2201      	movs	r2, #1
 80047a6:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	4618      	mov	r0, r3
 80047b0:	f003 fce5 	bl	800817e <USB_DevDisconnect>

  return HAL_OK;
 80047b4:	2300      	movs	r3, #0
}
 80047b6:	4618      	mov	r0, r3
 80047b8:	3714      	adds	r7, #20
 80047ba:	46bd      	mov	sp, r7
 80047bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080047c0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b086      	sub	sp, #24
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d101      	bne.n	80047d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80047ce:	2301      	movs	r3, #1
 80047d0:	e267      	b.n	8004ca2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f003 0301 	and.w	r3, r3, #1
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d075      	beq.n	80048ca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80047de:	4b88      	ldr	r3, [pc, #544]	; (8004a00 <HAL_RCC_OscConfig+0x240>)
 80047e0:	689b      	ldr	r3, [r3, #8]
 80047e2:	f003 030c 	and.w	r3, r3, #12
 80047e6:	2b04      	cmp	r3, #4
 80047e8:	d00c      	beq.n	8004804 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80047ea:	4b85      	ldr	r3, [pc, #532]	; (8004a00 <HAL_RCC_OscConfig+0x240>)
 80047ec:	689b      	ldr	r3, [r3, #8]
 80047ee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80047f2:	2b08      	cmp	r3, #8
 80047f4:	d112      	bne.n	800481c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80047f6:	4b82      	ldr	r3, [pc, #520]	; (8004a00 <HAL_RCC_OscConfig+0x240>)
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047fe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004802:	d10b      	bne.n	800481c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004804:	4b7e      	ldr	r3, [pc, #504]	; (8004a00 <HAL_RCC_OscConfig+0x240>)
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800480c:	2b00      	cmp	r3, #0
 800480e:	d05b      	beq.n	80048c8 <HAL_RCC_OscConfig+0x108>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	685b      	ldr	r3, [r3, #4]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d157      	bne.n	80048c8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004818:	2301      	movs	r3, #1
 800481a:	e242      	b.n	8004ca2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004824:	d106      	bne.n	8004834 <HAL_RCC_OscConfig+0x74>
 8004826:	4b76      	ldr	r3, [pc, #472]	; (8004a00 <HAL_RCC_OscConfig+0x240>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4a75      	ldr	r2, [pc, #468]	; (8004a00 <HAL_RCC_OscConfig+0x240>)
 800482c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004830:	6013      	str	r3, [r2, #0]
 8004832:	e01d      	b.n	8004870 <HAL_RCC_OscConfig+0xb0>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	685b      	ldr	r3, [r3, #4]
 8004838:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800483c:	d10c      	bne.n	8004858 <HAL_RCC_OscConfig+0x98>
 800483e:	4b70      	ldr	r3, [pc, #448]	; (8004a00 <HAL_RCC_OscConfig+0x240>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4a6f      	ldr	r2, [pc, #444]	; (8004a00 <HAL_RCC_OscConfig+0x240>)
 8004844:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004848:	6013      	str	r3, [r2, #0]
 800484a:	4b6d      	ldr	r3, [pc, #436]	; (8004a00 <HAL_RCC_OscConfig+0x240>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	4a6c      	ldr	r2, [pc, #432]	; (8004a00 <HAL_RCC_OscConfig+0x240>)
 8004850:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004854:	6013      	str	r3, [r2, #0]
 8004856:	e00b      	b.n	8004870 <HAL_RCC_OscConfig+0xb0>
 8004858:	4b69      	ldr	r3, [pc, #420]	; (8004a00 <HAL_RCC_OscConfig+0x240>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	4a68      	ldr	r2, [pc, #416]	; (8004a00 <HAL_RCC_OscConfig+0x240>)
 800485e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004862:	6013      	str	r3, [r2, #0]
 8004864:	4b66      	ldr	r3, [pc, #408]	; (8004a00 <HAL_RCC_OscConfig+0x240>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	4a65      	ldr	r2, [pc, #404]	; (8004a00 <HAL_RCC_OscConfig+0x240>)
 800486a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800486e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d013      	beq.n	80048a0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004878:	f7fe faca 	bl	8002e10 <HAL_GetTick>
 800487c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800487e:	e008      	b.n	8004892 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004880:	f7fe fac6 	bl	8002e10 <HAL_GetTick>
 8004884:	4602      	mov	r2, r0
 8004886:	693b      	ldr	r3, [r7, #16]
 8004888:	1ad3      	subs	r3, r2, r3
 800488a:	2b64      	cmp	r3, #100	; 0x64
 800488c:	d901      	bls.n	8004892 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800488e:	2303      	movs	r3, #3
 8004890:	e207      	b.n	8004ca2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004892:	4b5b      	ldr	r3, [pc, #364]	; (8004a00 <HAL_RCC_OscConfig+0x240>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800489a:	2b00      	cmp	r3, #0
 800489c:	d0f0      	beq.n	8004880 <HAL_RCC_OscConfig+0xc0>
 800489e:	e014      	b.n	80048ca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048a0:	f7fe fab6 	bl	8002e10 <HAL_GetTick>
 80048a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80048a6:	e008      	b.n	80048ba <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80048a8:	f7fe fab2 	bl	8002e10 <HAL_GetTick>
 80048ac:	4602      	mov	r2, r0
 80048ae:	693b      	ldr	r3, [r7, #16]
 80048b0:	1ad3      	subs	r3, r2, r3
 80048b2:	2b64      	cmp	r3, #100	; 0x64
 80048b4:	d901      	bls.n	80048ba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80048b6:	2303      	movs	r3, #3
 80048b8:	e1f3      	b.n	8004ca2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80048ba:	4b51      	ldr	r3, [pc, #324]	; (8004a00 <HAL_RCC_OscConfig+0x240>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d1f0      	bne.n	80048a8 <HAL_RCC_OscConfig+0xe8>
 80048c6:	e000      	b.n	80048ca <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f003 0302 	and.w	r3, r3, #2
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d063      	beq.n	800499e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80048d6:	4b4a      	ldr	r3, [pc, #296]	; (8004a00 <HAL_RCC_OscConfig+0x240>)
 80048d8:	689b      	ldr	r3, [r3, #8]
 80048da:	f003 030c 	and.w	r3, r3, #12
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d00b      	beq.n	80048fa <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80048e2:	4b47      	ldr	r3, [pc, #284]	; (8004a00 <HAL_RCC_OscConfig+0x240>)
 80048e4:	689b      	ldr	r3, [r3, #8]
 80048e6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80048ea:	2b08      	cmp	r3, #8
 80048ec:	d11c      	bne.n	8004928 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80048ee:	4b44      	ldr	r3, [pc, #272]	; (8004a00 <HAL_RCC_OscConfig+0x240>)
 80048f0:	685b      	ldr	r3, [r3, #4]
 80048f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d116      	bne.n	8004928 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048fa:	4b41      	ldr	r3, [pc, #260]	; (8004a00 <HAL_RCC_OscConfig+0x240>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f003 0302 	and.w	r3, r3, #2
 8004902:	2b00      	cmp	r3, #0
 8004904:	d005      	beq.n	8004912 <HAL_RCC_OscConfig+0x152>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	68db      	ldr	r3, [r3, #12]
 800490a:	2b01      	cmp	r3, #1
 800490c:	d001      	beq.n	8004912 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800490e:	2301      	movs	r3, #1
 8004910:	e1c7      	b.n	8004ca2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004912:	4b3b      	ldr	r3, [pc, #236]	; (8004a00 <HAL_RCC_OscConfig+0x240>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	691b      	ldr	r3, [r3, #16]
 800491e:	00db      	lsls	r3, r3, #3
 8004920:	4937      	ldr	r1, [pc, #220]	; (8004a00 <HAL_RCC_OscConfig+0x240>)
 8004922:	4313      	orrs	r3, r2
 8004924:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004926:	e03a      	b.n	800499e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	68db      	ldr	r3, [r3, #12]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d020      	beq.n	8004972 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004930:	4b34      	ldr	r3, [pc, #208]	; (8004a04 <HAL_RCC_OscConfig+0x244>)
 8004932:	2201      	movs	r2, #1
 8004934:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004936:	f7fe fa6b 	bl	8002e10 <HAL_GetTick>
 800493a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800493c:	e008      	b.n	8004950 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800493e:	f7fe fa67 	bl	8002e10 <HAL_GetTick>
 8004942:	4602      	mov	r2, r0
 8004944:	693b      	ldr	r3, [r7, #16]
 8004946:	1ad3      	subs	r3, r2, r3
 8004948:	2b02      	cmp	r3, #2
 800494a:	d901      	bls.n	8004950 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800494c:	2303      	movs	r3, #3
 800494e:	e1a8      	b.n	8004ca2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004950:	4b2b      	ldr	r3, [pc, #172]	; (8004a00 <HAL_RCC_OscConfig+0x240>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f003 0302 	and.w	r3, r3, #2
 8004958:	2b00      	cmp	r3, #0
 800495a:	d0f0      	beq.n	800493e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800495c:	4b28      	ldr	r3, [pc, #160]	; (8004a00 <HAL_RCC_OscConfig+0x240>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	691b      	ldr	r3, [r3, #16]
 8004968:	00db      	lsls	r3, r3, #3
 800496a:	4925      	ldr	r1, [pc, #148]	; (8004a00 <HAL_RCC_OscConfig+0x240>)
 800496c:	4313      	orrs	r3, r2
 800496e:	600b      	str	r3, [r1, #0]
 8004970:	e015      	b.n	800499e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004972:	4b24      	ldr	r3, [pc, #144]	; (8004a04 <HAL_RCC_OscConfig+0x244>)
 8004974:	2200      	movs	r2, #0
 8004976:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004978:	f7fe fa4a 	bl	8002e10 <HAL_GetTick>
 800497c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800497e:	e008      	b.n	8004992 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004980:	f7fe fa46 	bl	8002e10 <HAL_GetTick>
 8004984:	4602      	mov	r2, r0
 8004986:	693b      	ldr	r3, [r7, #16]
 8004988:	1ad3      	subs	r3, r2, r3
 800498a:	2b02      	cmp	r3, #2
 800498c:	d901      	bls.n	8004992 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800498e:	2303      	movs	r3, #3
 8004990:	e187      	b.n	8004ca2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004992:	4b1b      	ldr	r3, [pc, #108]	; (8004a00 <HAL_RCC_OscConfig+0x240>)
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f003 0302 	and.w	r3, r3, #2
 800499a:	2b00      	cmp	r3, #0
 800499c:	d1f0      	bne.n	8004980 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f003 0308 	and.w	r3, r3, #8
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d036      	beq.n	8004a18 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	695b      	ldr	r3, [r3, #20]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d016      	beq.n	80049e0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80049b2:	4b15      	ldr	r3, [pc, #84]	; (8004a08 <HAL_RCC_OscConfig+0x248>)
 80049b4:	2201      	movs	r2, #1
 80049b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049b8:	f7fe fa2a 	bl	8002e10 <HAL_GetTick>
 80049bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80049be:	e008      	b.n	80049d2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80049c0:	f7fe fa26 	bl	8002e10 <HAL_GetTick>
 80049c4:	4602      	mov	r2, r0
 80049c6:	693b      	ldr	r3, [r7, #16]
 80049c8:	1ad3      	subs	r3, r2, r3
 80049ca:	2b02      	cmp	r3, #2
 80049cc:	d901      	bls.n	80049d2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80049ce:	2303      	movs	r3, #3
 80049d0:	e167      	b.n	8004ca2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80049d2:	4b0b      	ldr	r3, [pc, #44]	; (8004a00 <HAL_RCC_OscConfig+0x240>)
 80049d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049d6:	f003 0302 	and.w	r3, r3, #2
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d0f0      	beq.n	80049c0 <HAL_RCC_OscConfig+0x200>
 80049de:	e01b      	b.n	8004a18 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80049e0:	4b09      	ldr	r3, [pc, #36]	; (8004a08 <HAL_RCC_OscConfig+0x248>)
 80049e2:	2200      	movs	r2, #0
 80049e4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80049e6:	f7fe fa13 	bl	8002e10 <HAL_GetTick>
 80049ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049ec:	e00e      	b.n	8004a0c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80049ee:	f7fe fa0f 	bl	8002e10 <HAL_GetTick>
 80049f2:	4602      	mov	r2, r0
 80049f4:	693b      	ldr	r3, [r7, #16]
 80049f6:	1ad3      	subs	r3, r2, r3
 80049f8:	2b02      	cmp	r3, #2
 80049fa:	d907      	bls.n	8004a0c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80049fc:	2303      	movs	r3, #3
 80049fe:	e150      	b.n	8004ca2 <HAL_RCC_OscConfig+0x4e2>
 8004a00:	40023800 	.word	0x40023800
 8004a04:	42470000 	.word	0x42470000
 8004a08:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a0c:	4b88      	ldr	r3, [pc, #544]	; (8004c30 <HAL_RCC_OscConfig+0x470>)
 8004a0e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a10:	f003 0302 	and.w	r3, r3, #2
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d1ea      	bne.n	80049ee <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f003 0304 	and.w	r3, r3, #4
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	f000 8097 	beq.w	8004b54 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a26:	2300      	movs	r3, #0
 8004a28:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a2a:	4b81      	ldr	r3, [pc, #516]	; (8004c30 <HAL_RCC_OscConfig+0x470>)
 8004a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d10f      	bne.n	8004a56 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a36:	2300      	movs	r3, #0
 8004a38:	60bb      	str	r3, [r7, #8]
 8004a3a:	4b7d      	ldr	r3, [pc, #500]	; (8004c30 <HAL_RCC_OscConfig+0x470>)
 8004a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a3e:	4a7c      	ldr	r2, [pc, #496]	; (8004c30 <HAL_RCC_OscConfig+0x470>)
 8004a40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a44:	6413      	str	r3, [r2, #64]	; 0x40
 8004a46:	4b7a      	ldr	r3, [pc, #488]	; (8004c30 <HAL_RCC_OscConfig+0x470>)
 8004a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a4e:	60bb      	str	r3, [r7, #8]
 8004a50:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a52:	2301      	movs	r3, #1
 8004a54:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a56:	4b77      	ldr	r3, [pc, #476]	; (8004c34 <HAL_RCC_OscConfig+0x474>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d118      	bne.n	8004a94 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004a62:	4b74      	ldr	r3, [pc, #464]	; (8004c34 <HAL_RCC_OscConfig+0x474>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	4a73      	ldr	r2, [pc, #460]	; (8004c34 <HAL_RCC_OscConfig+0x474>)
 8004a68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a6c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a6e:	f7fe f9cf 	bl	8002e10 <HAL_GetTick>
 8004a72:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a74:	e008      	b.n	8004a88 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a76:	f7fe f9cb 	bl	8002e10 <HAL_GetTick>
 8004a7a:	4602      	mov	r2, r0
 8004a7c:	693b      	ldr	r3, [r7, #16]
 8004a7e:	1ad3      	subs	r3, r2, r3
 8004a80:	2b02      	cmp	r3, #2
 8004a82:	d901      	bls.n	8004a88 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004a84:	2303      	movs	r3, #3
 8004a86:	e10c      	b.n	8004ca2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a88:	4b6a      	ldr	r3, [pc, #424]	; (8004c34 <HAL_RCC_OscConfig+0x474>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d0f0      	beq.n	8004a76 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	689b      	ldr	r3, [r3, #8]
 8004a98:	2b01      	cmp	r3, #1
 8004a9a:	d106      	bne.n	8004aaa <HAL_RCC_OscConfig+0x2ea>
 8004a9c:	4b64      	ldr	r3, [pc, #400]	; (8004c30 <HAL_RCC_OscConfig+0x470>)
 8004a9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004aa0:	4a63      	ldr	r2, [pc, #396]	; (8004c30 <HAL_RCC_OscConfig+0x470>)
 8004aa2:	f043 0301 	orr.w	r3, r3, #1
 8004aa6:	6713      	str	r3, [r2, #112]	; 0x70
 8004aa8:	e01c      	b.n	8004ae4 <HAL_RCC_OscConfig+0x324>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	689b      	ldr	r3, [r3, #8]
 8004aae:	2b05      	cmp	r3, #5
 8004ab0:	d10c      	bne.n	8004acc <HAL_RCC_OscConfig+0x30c>
 8004ab2:	4b5f      	ldr	r3, [pc, #380]	; (8004c30 <HAL_RCC_OscConfig+0x470>)
 8004ab4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ab6:	4a5e      	ldr	r2, [pc, #376]	; (8004c30 <HAL_RCC_OscConfig+0x470>)
 8004ab8:	f043 0304 	orr.w	r3, r3, #4
 8004abc:	6713      	str	r3, [r2, #112]	; 0x70
 8004abe:	4b5c      	ldr	r3, [pc, #368]	; (8004c30 <HAL_RCC_OscConfig+0x470>)
 8004ac0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ac2:	4a5b      	ldr	r2, [pc, #364]	; (8004c30 <HAL_RCC_OscConfig+0x470>)
 8004ac4:	f043 0301 	orr.w	r3, r3, #1
 8004ac8:	6713      	str	r3, [r2, #112]	; 0x70
 8004aca:	e00b      	b.n	8004ae4 <HAL_RCC_OscConfig+0x324>
 8004acc:	4b58      	ldr	r3, [pc, #352]	; (8004c30 <HAL_RCC_OscConfig+0x470>)
 8004ace:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ad0:	4a57      	ldr	r2, [pc, #348]	; (8004c30 <HAL_RCC_OscConfig+0x470>)
 8004ad2:	f023 0301 	bic.w	r3, r3, #1
 8004ad6:	6713      	str	r3, [r2, #112]	; 0x70
 8004ad8:	4b55      	ldr	r3, [pc, #340]	; (8004c30 <HAL_RCC_OscConfig+0x470>)
 8004ada:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004adc:	4a54      	ldr	r2, [pc, #336]	; (8004c30 <HAL_RCC_OscConfig+0x470>)
 8004ade:	f023 0304 	bic.w	r3, r3, #4
 8004ae2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	689b      	ldr	r3, [r3, #8]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d015      	beq.n	8004b18 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004aec:	f7fe f990 	bl	8002e10 <HAL_GetTick>
 8004af0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004af2:	e00a      	b.n	8004b0a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004af4:	f7fe f98c 	bl	8002e10 <HAL_GetTick>
 8004af8:	4602      	mov	r2, r0
 8004afa:	693b      	ldr	r3, [r7, #16]
 8004afc:	1ad3      	subs	r3, r2, r3
 8004afe:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b02:	4293      	cmp	r3, r2
 8004b04:	d901      	bls.n	8004b0a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004b06:	2303      	movs	r3, #3
 8004b08:	e0cb      	b.n	8004ca2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b0a:	4b49      	ldr	r3, [pc, #292]	; (8004c30 <HAL_RCC_OscConfig+0x470>)
 8004b0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b0e:	f003 0302 	and.w	r3, r3, #2
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d0ee      	beq.n	8004af4 <HAL_RCC_OscConfig+0x334>
 8004b16:	e014      	b.n	8004b42 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b18:	f7fe f97a 	bl	8002e10 <HAL_GetTick>
 8004b1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b1e:	e00a      	b.n	8004b36 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b20:	f7fe f976 	bl	8002e10 <HAL_GetTick>
 8004b24:	4602      	mov	r2, r0
 8004b26:	693b      	ldr	r3, [r7, #16]
 8004b28:	1ad3      	subs	r3, r2, r3
 8004b2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b2e:	4293      	cmp	r3, r2
 8004b30:	d901      	bls.n	8004b36 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004b32:	2303      	movs	r3, #3
 8004b34:	e0b5      	b.n	8004ca2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b36:	4b3e      	ldr	r3, [pc, #248]	; (8004c30 <HAL_RCC_OscConfig+0x470>)
 8004b38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b3a:	f003 0302 	and.w	r3, r3, #2
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d1ee      	bne.n	8004b20 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004b42:	7dfb      	ldrb	r3, [r7, #23]
 8004b44:	2b01      	cmp	r3, #1
 8004b46:	d105      	bne.n	8004b54 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b48:	4b39      	ldr	r3, [pc, #228]	; (8004c30 <HAL_RCC_OscConfig+0x470>)
 8004b4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b4c:	4a38      	ldr	r2, [pc, #224]	; (8004c30 <HAL_RCC_OscConfig+0x470>)
 8004b4e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b52:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	699b      	ldr	r3, [r3, #24]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	f000 80a1 	beq.w	8004ca0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004b5e:	4b34      	ldr	r3, [pc, #208]	; (8004c30 <HAL_RCC_OscConfig+0x470>)
 8004b60:	689b      	ldr	r3, [r3, #8]
 8004b62:	f003 030c 	and.w	r3, r3, #12
 8004b66:	2b08      	cmp	r3, #8
 8004b68:	d05c      	beq.n	8004c24 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	699b      	ldr	r3, [r3, #24]
 8004b6e:	2b02      	cmp	r3, #2
 8004b70:	d141      	bne.n	8004bf6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b72:	4b31      	ldr	r3, [pc, #196]	; (8004c38 <HAL_RCC_OscConfig+0x478>)
 8004b74:	2200      	movs	r2, #0
 8004b76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b78:	f7fe f94a 	bl	8002e10 <HAL_GetTick>
 8004b7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b7e:	e008      	b.n	8004b92 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b80:	f7fe f946 	bl	8002e10 <HAL_GetTick>
 8004b84:	4602      	mov	r2, r0
 8004b86:	693b      	ldr	r3, [r7, #16]
 8004b88:	1ad3      	subs	r3, r2, r3
 8004b8a:	2b02      	cmp	r3, #2
 8004b8c:	d901      	bls.n	8004b92 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004b8e:	2303      	movs	r3, #3
 8004b90:	e087      	b.n	8004ca2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b92:	4b27      	ldr	r3, [pc, #156]	; (8004c30 <HAL_RCC_OscConfig+0x470>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d1f0      	bne.n	8004b80 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	69da      	ldr	r2, [r3, #28]
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6a1b      	ldr	r3, [r3, #32]
 8004ba6:	431a      	orrs	r2, r3
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bac:	019b      	lsls	r3, r3, #6
 8004bae:	431a      	orrs	r2, r3
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bb4:	085b      	lsrs	r3, r3, #1
 8004bb6:	3b01      	subs	r3, #1
 8004bb8:	041b      	lsls	r3, r3, #16
 8004bba:	431a      	orrs	r2, r3
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bc0:	061b      	lsls	r3, r3, #24
 8004bc2:	491b      	ldr	r1, [pc, #108]	; (8004c30 <HAL_RCC_OscConfig+0x470>)
 8004bc4:	4313      	orrs	r3, r2
 8004bc6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004bc8:	4b1b      	ldr	r3, [pc, #108]	; (8004c38 <HAL_RCC_OscConfig+0x478>)
 8004bca:	2201      	movs	r2, #1
 8004bcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bce:	f7fe f91f 	bl	8002e10 <HAL_GetTick>
 8004bd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004bd4:	e008      	b.n	8004be8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004bd6:	f7fe f91b 	bl	8002e10 <HAL_GetTick>
 8004bda:	4602      	mov	r2, r0
 8004bdc:	693b      	ldr	r3, [r7, #16]
 8004bde:	1ad3      	subs	r3, r2, r3
 8004be0:	2b02      	cmp	r3, #2
 8004be2:	d901      	bls.n	8004be8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004be4:	2303      	movs	r3, #3
 8004be6:	e05c      	b.n	8004ca2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004be8:	4b11      	ldr	r3, [pc, #68]	; (8004c30 <HAL_RCC_OscConfig+0x470>)
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d0f0      	beq.n	8004bd6 <HAL_RCC_OscConfig+0x416>
 8004bf4:	e054      	b.n	8004ca0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bf6:	4b10      	ldr	r3, [pc, #64]	; (8004c38 <HAL_RCC_OscConfig+0x478>)
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bfc:	f7fe f908 	bl	8002e10 <HAL_GetTick>
 8004c00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c02:	e008      	b.n	8004c16 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c04:	f7fe f904 	bl	8002e10 <HAL_GetTick>
 8004c08:	4602      	mov	r2, r0
 8004c0a:	693b      	ldr	r3, [r7, #16]
 8004c0c:	1ad3      	subs	r3, r2, r3
 8004c0e:	2b02      	cmp	r3, #2
 8004c10:	d901      	bls.n	8004c16 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004c12:	2303      	movs	r3, #3
 8004c14:	e045      	b.n	8004ca2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c16:	4b06      	ldr	r3, [pc, #24]	; (8004c30 <HAL_RCC_OscConfig+0x470>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d1f0      	bne.n	8004c04 <HAL_RCC_OscConfig+0x444>
 8004c22:	e03d      	b.n	8004ca0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	699b      	ldr	r3, [r3, #24]
 8004c28:	2b01      	cmp	r3, #1
 8004c2a:	d107      	bne.n	8004c3c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004c2c:	2301      	movs	r3, #1
 8004c2e:	e038      	b.n	8004ca2 <HAL_RCC_OscConfig+0x4e2>
 8004c30:	40023800 	.word	0x40023800
 8004c34:	40007000 	.word	0x40007000
 8004c38:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004c3c:	4b1b      	ldr	r3, [pc, #108]	; (8004cac <HAL_RCC_OscConfig+0x4ec>)
 8004c3e:	685b      	ldr	r3, [r3, #4]
 8004c40:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	699b      	ldr	r3, [r3, #24]
 8004c46:	2b01      	cmp	r3, #1
 8004c48:	d028      	beq.n	8004c9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c54:	429a      	cmp	r2, r3
 8004c56:	d121      	bne.n	8004c9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c62:	429a      	cmp	r2, r3
 8004c64:	d11a      	bne.n	8004c9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004c66:	68fa      	ldr	r2, [r7, #12]
 8004c68:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004c6c:	4013      	ands	r3, r2
 8004c6e:	687a      	ldr	r2, [r7, #4]
 8004c70:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004c72:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004c74:	4293      	cmp	r3, r2
 8004c76:	d111      	bne.n	8004c9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c82:	085b      	lsrs	r3, r3, #1
 8004c84:	3b01      	subs	r3, #1
 8004c86:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004c88:	429a      	cmp	r2, r3
 8004c8a:	d107      	bne.n	8004c9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c96:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004c98:	429a      	cmp	r2, r3
 8004c9a:	d001      	beq.n	8004ca0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004c9c:	2301      	movs	r3, #1
 8004c9e:	e000      	b.n	8004ca2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004ca0:	2300      	movs	r3, #0
}
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	3718      	adds	r7, #24
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	bd80      	pop	{r7, pc}
 8004caa:	bf00      	nop
 8004cac:	40023800 	.word	0x40023800

08004cb0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b084      	sub	sp, #16
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
 8004cb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d101      	bne.n	8004cc4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004cc0:	2301      	movs	r3, #1
 8004cc2:	e0cc      	b.n	8004e5e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004cc4:	4b68      	ldr	r3, [pc, #416]	; (8004e68 <HAL_RCC_ClockConfig+0x1b8>)
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f003 030f 	and.w	r3, r3, #15
 8004ccc:	683a      	ldr	r2, [r7, #0]
 8004cce:	429a      	cmp	r2, r3
 8004cd0:	d90c      	bls.n	8004cec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cd2:	4b65      	ldr	r3, [pc, #404]	; (8004e68 <HAL_RCC_ClockConfig+0x1b8>)
 8004cd4:	683a      	ldr	r2, [r7, #0]
 8004cd6:	b2d2      	uxtb	r2, r2
 8004cd8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cda:	4b63      	ldr	r3, [pc, #396]	; (8004e68 <HAL_RCC_ClockConfig+0x1b8>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f003 030f 	and.w	r3, r3, #15
 8004ce2:	683a      	ldr	r2, [r7, #0]
 8004ce4:	429a      	cmp	r2, r3
 8004ce6:	d001      	beq.n	8004cec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004ce8:	2301      	movs	r3, #1
 8004cea:	e0b8      	b.n	8004e5e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f003 0302 	and.w	r3, r3, #2
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d020      	beq.n	8004d3a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f003 0304 	and.w	r3, r3, #4
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d005      	beq.n	8004d10 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004d04:	4b59      	ldr	r3, [pc, #356]	; (8004e6c <HAL_RCC_ClockConfig+0x1bc>)
 8004d06:	689b      	ldr	r3, [r3, #8]
 8004d08:	4a58      	ldr	r2, [pc, #352]	; (8004e6c <HAL_RCC_ClockConfig+0x1bc>)
 8004d0a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004d0e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f003 0308 	and.w	r3, r3, #8
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d005      	beq.n	8004d28 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004d1c:	4b53      	ldr	r3, [pc, #332]	; (8004e6c <HAL_RCC_ClockConfig+0x1bc>)
 8004d1e:	689b      	ldr	r3, [r3, #8]
 8004d20:	4a52      	ldr	r2, [pc, #328]	; (8004e6c <HAL_RCC_ClockConfig+0x1bc>)
 8004d22:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004d26:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d28:	4b50      	ldr	r3, [pc, #320]	; (8004e6c <HAL_RCC_ClockConfig+0x1bc>)
 8004d2a:	689b      	ldr	r3, [r3, #8]
 8004d2c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	689b      	ldr	r3, [r3, #8]
 8004d34:	494d      	ldr	r1, [pc, #308]	; (8004e6c <HAL_RCC_ClockConfig+0x1bc>)
 8004d36:	4313      	orrs	r3, r2
 8004d38:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f003 0301 	and.w	r3, r3, #1
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d044      	beq.n	8004dd0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	685b      	ldr	r3, [r3, #4]
 8004d4a:	2b01      	cmp	r3, #1
 8004d4c:	d107      	bne.n	8004d5e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d4e:	4b47      	ldr	r3, [pc, #284]	; (8004e6c <HAL_RCC_ClockConfig+0x1bc>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d119      	bne.n	8004d8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	e07f      	b.n	8004e5e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	685b      	ldr	r3, [r3, #4]
 8004d62:	2b02      	cmp	r3, #2
 8004d64:	d003      	beq.n	8004d6e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d6a:	2b03      	cmp	r3, #3
 8004d6c:	d107      	bne.n	8004d7e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d6e:	4b3f      	ldr	r3, [pc, #252]	; (8004e6c <HAL_RCC_ClockConfig+0x1bc>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d109      	bne.n	8004d8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	e06f      	b.n	8004e5e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d7e:	4b3b      	ldr	r3, [pc, #236]	; (8004e6c <HAL_RCC_ClockConfig+0x1bc>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f003 0302 	and.w	r3, r3, #2
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d101      	bne.n	8004d8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	e067      	b.n	8004e5e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004d8e:	4b37      	ldr	r3, [pc, #220]	; (8004e6c <HAL_RCC_ClockConfig+0x1bc>)
 8004d90:	689b      	ldr	r3, [r3, #8]
 8004d92:	f023 0203 	bic.w	r2, r3, #3
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	685b      	ldr	r3, [r3, #4]
 8004d9a:	4934      	ldr	r1, [pc, #208]	; (8004e6c <HAL_RCC_ClockConfig+0x1bc>)
 8004d9c:	4313      	orrs	r3, r2
 8004d9e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004da0:	f7fe f836 	bl	8002e10 <HAL_GetTick>
 8004da4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004da6:	e00a      	b.n	8004dbe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004da8:	f7fe f832 	bl	8002e10 <HAL_GetTick>
 8004dac:	4602      	mov	r2, r0
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	1ad3      	subs	r3, r2, r3
 8004db2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d901      	bls.n	8004dbe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004dba:	2303      	movs	r3, #3
 8004dbc:	e04f      	b.n	8004e5e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004dbe:	4b2b      	ldr	r3, [pc, #172]	; (8004e6c <HAL_RCC_ClockConfig+0x1bc>)
 8004dc0:	689b      	ldr	r3, [r3, #8]
 8004dc2:	f003 020c 	and.w	r2, r3, #12
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	009b      	lsls	r3, r3, #2
 8004dcc:	429a      	cmp	r2, r3
 8004dce:	d1eb      	bne.n	8004da8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004dd0:	4b25      	ldr	r3, [pc, #148]	; (8004e68 <HAL_RCC_ClockConfig+0x1b8>)
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f003 030f 	and.w	r3, r3, #15
 8004dd8:	683a      	ldr	r2, [r7, #0]
 8004dda:	429a      	cmp	r2, r3
 8004ddc:	d20c      	bcs.n	8004df8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004dde:	4b22      	ldr	r3, [pc, #136]	; (8004e68 <HAL_RCC_ClockConfig+0x1b8>)
 8004de0:	683a      	ldr	r2, [r7, #0]
 8004de2:	b2d2      	uxtb	r2, r2
 8004de4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004de6:	4b20      	ldr	r3, [pc, #128]	; (8004e68 <HAL_RCC_ClockConfig+0x1b8>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f003 030f 	and.w	r3, r3, #15
 8004dee:	683a      	ldr	r2, [r7, #0]
 8004df0:	429a      	cmp	r2, r3
 8004df2:	d001      	beq.n	8004df8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004df4:	2301      	movs	r3, #1
 8004df6:	e032      	b.n	8004e5e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f003 0304 	and.w	r3, r3, #4
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d008      	beq.n	8004e16 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e04:	4b19      	ldr	r3, [pc, #100]	; (8004e6c <HAL_RCC_ClockConfig+0x1bc>)
 8004e06:	689b      	ldr	r3, [r3, #8]
 8004e08:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	68db      	ldr	r3, [r3, #12]
 8004e10:	4916      	ldr	r1, [pc, #88]	; (8004e6c <HAL_RCC_ClockConfig+0x1bc>)
 8004e12:	4313      	orrs	r3, r2
 8004e14:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f003 0308 	and.w	r3, r3, #8
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d009      	beq.n	8004e36 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004e22:	4b12      	ldr	r3, [pc, #72]	; (8004e6c <HAL_RCC_ClockConfig+0x1bc>)
 8004e24:	689b      	ldr	r3, [r3, #8]
 8004e26:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	691b      	ldr	r3, [r3, #16]
 8004e2e:	00db      	lsls	r3, r3, #3
 8004e30:	490e      	ldr	r1, [pc, #56]	; (8004e6c <HAL_RCC_ClockConfig+0x1bc>)
 8004e32:	4313      	orrs	r3, r2
 8004e34:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004e36:	f000 f821 	bl	8004e7c <HAL_RCC_GetSysClockFreq>
 8004e3a:	4602      	mov	r2, r0
 8004e3c:	4b0b      	ldr	r3, [pc, #44]	; (8004e6c <HAL_RCC_ClockConfig+0x1bc>)
 8004e3e:	689b      	ldr	r3, [r3, #8]
 8004e40:	091b      	lsrs	r3, r3, #4
 8004e42:	f003 030f 	and.w	r3, r3, #15
 8004e46:	490a      	ldr	r1, [pc, #40]	; (8004e70 <HAL_RCC_ClockConfig+0x1c0>)
 8004e48:	5ccb      	ldrb	r3, [r1, r3]
 8004e4a:	fa22 f303 	lsr.w	r3, r2, r3
 8004e4e:	4a09      	ldr	r2, [pc, #36]	; (8004e74 <HAL_RCC_ClockConfig+0x1c4>)
 8004e50:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004e52:	4b09      	ldr	r3, [pc, #36]	; (8004e78 <HAL_RCC_ClockConfig+0x1c8>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	4618      	mov	r0, r3
 8004e58:	f7fd ff96 	bl	8002d88 <HAL_InitTick>

  return HAL_OK;
 8004e5c:	2300      	movs	r3, #0
}
 8004e5e:	4618      	mov	r0, r3
 8004e60:	3710      	adds	r7, #16
 8004e62:	46bd      	mov	sp, r7
 8004e64:	bd80      	pop	{r7, pc}
 8004e66:	bf00      	nop
 8004e68:	40023c00 	.word	0x40023c00
 8004e6c:	40023800 	.word	0x40023800
 8004e70:	080098c0 	.word	0x080098c0
 8004e74:	20000008 	.word	0x20000008
 8004e78:	2000000c 	.word	0x2000000c

08004e7c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e80:	b094      	sub	sp, #80	; 0x50
 8004e82:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004e84:	2300      	movs	r3, #0
 8004e86:	647b      	str	r3, [r7, #68]	; 0x44
 8004e88:	2300      	movs	r3, #0
 8004e8a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004e90:	2300      	movs	r3, #0
 8004e92:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004e94:	4b79      	ldr	r3, [pc, #484]	; (800507c <HAL_RCC_GetSysClockFreq+0x200>)
 8004e96:	689b      	ldr	r3, [r3, #8]
 8004e98:	f003 030c 	and.w	r3, r3, #12
 8004e9c:	2b08      	cmp	r3, #8
 8004e9e:	d00d      	beq.n	8004ebc <HAL_RCC_GetSysClockFreq+0x40>
 8004ea0:	2b08      	cmp	r3, #8
 8004ea2:	f200 80e1 	bhi.w	8005068 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d002      	beq.n	8004eb0 <HAL_RCC_GetSysClockFreq+0x34>
 8004eaa:	2b04      	cmp	r3, #4
 8004eac:	d003      	beq.n	8004eb6 <HAL_RCC_GetSysClockFreq+0x3a>
 8004eae:	e0db      	b.n	8005068 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004eb0:	4b73      	ldr	r3, [pc, #460]	; (8005080 <HAL_RCC_GetSysClockFreq+0x204>)
 8004eb2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004eb4:	e0db      	b.n	800506e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004eb6:	4b73      	ldr	r3, [pc, #460]	; (8005084 <HAL_RCC_GetSysClockFreq+0x208>)
 8004eb8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004eba:	e0d8      	b.n	800506e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004ebc:	4b6f      	ldr	r3, [pc, #444]	; (800507c <HAL_RCC_GetSysClockFreq+0x200>)
 8004ebe:	685b      	ldr	r3, [r3, #4]
 8004ec0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004ec4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004ec6:	4b6d      	ldr	r3, [pc, #436]	; (800507c <HAL_RCC_GetSysClockFreq+0x200>)
 8004ec8:	685b      	ldr	r3, [r3, #4]
 8004eca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d063      	beq.n	8004f9a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ed2:	4b6a      	ldr	r3, [pc, #424]	; (800507c <HAL_RCC_GetSysClockFreq+0x200>)
 8004ed4:	685b      	ldr	r3, [r3, #4]
 8004ed6:	099b      	lsrs	r3, r3, #6
 8004ed8:	2200      	movs	r2, #0
 8004eda:	63bb      	str	r3, [r7, #56]	; 0x38
 8004edc:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004ede:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ee0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ee4:	633b      	str	r3, [r7, #48]	; 0x30
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	637b      	str	r3, [r7, #52]	; 0x34
 8004eea:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004eee:	4622      	mov	r2, r4
 8004ef0:	462b      	mov	r3, r5
 8004ef2:	f04f 0000 	mov.w	r0, #0
 8004ef6:	f04f 0100 	mov.w	r1, #0
 8004efa:	0159      	lsls	r1, r3, #5
 8004efc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004f00:	0150      	lsls	r0, r2, #5
 8004f02:	4602      	mov	r2, r0
 8004f04:	460b      	mov	r3, r1
 8004f06:	4621      	mov	r1, r4
 8004f08:	1a51      	subs	r1, r2, r1
 8004f0a:	6139      	str	r1, [r7, #16]
 8004f0c:	4629      	mov	r1, r5
 8004f0e:	eb63 0301 	sbc.w	r3, r3, r1
 8004f12:	617b      	str	r3, [r7, #20]
 8004f14:	f04f 0200 	mov.w	r2, #0
 8004f18:	f04f 0300 	mov.w	r3, #0
 8004f1c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004f20:	4659      	mov	r1, fp
 8004f22:	018b      	lsls	r3, r1, #6
 8004f24:	4651      	mov	r1, sl
 8004f26:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004f2a:	4651      	mov	r1, sl
 8004f2c:	018a      	lsls	r2, r1, #6
 8004f2e:	4651      	mov	r1, sl
 8004f30:	ebb2 0801 	subs.w	r8, r2, r1
 8004f34:	4659      	mov	r1, fp
 8004f36:	eb63 0901 	sbc.w	r9, r3, r1
 8004f3a:	f04f 0200 	mov.w	r2, #0
 8004f3e:	f04f 0300 	mov.w	r3, #0
 8004f42:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004f46:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004f4a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004f4e:	4690      	mov	r8, r2
 8004f50:	4699      	mov	r9, r3
 8004f52:	4623      	mov	r3, r4
 8004f54:	eb18 0303 	adds.w	r3, r8, r3
 8004f58:	60bb      	str	r3, [r7, #8]
 8004f5a:	462b      	mov	r3, r5
 8004f5c:	eb49 0303 	adc.w	r3, r9, r3
 8004f60:	60fb      	str	r3, [r7, #12]
 8004f62:	f04f 0200 	mov.w	r2, #0
 8004f66:	f04f 0300 	mov.w	r3, #0
 8004f6a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004f6e:	4629      	mov	r1, r5
 8004f70:	024b      	lsls	r3, r1, #9
 8004f72:	4621      	mov	r1, r4
 8004f74:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004f78:	4621      	mov	r1, r4
 8004f7a:	024a      	lsls	r2, r1, #9
 8004f7c:	4610      	mov	r0, r2
 8004f7e:	4619      	mov	r1, r3
 8004f80:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004f82:	2200      	movs	r2, #0
 8004f84:	62bb      	str	r3, [r7, #40]	; 0x28
 8004f86:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004f88:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004f8c:	f7fb fd76 	bl	8000a7c <__aeabi_uldivmod>
 8004f90:	4602      	mov	r2, r0
 8004f92:	460b      	mov	r3, r1
 8004f94:	4613      	mov	r3, r2
 8004f96:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004f98:	e058      	b.n	800504c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f9a:	4b38      	ldr	r3, [pc, #224]	; (800507c <HAL_RCC_GetSysClockFreq+0x200>)
 8004f9c:	685b      	ldr	r3, [r3, #4]
 8004f9e:	099b      	lsrs	r3, r3, #6
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	4611      	mov	r1, r2
 8004fa6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004faa:	623b      	str	r3, [r7, #32]
 8004fac:	2300      	movs	r3, #0
 8004fae:	627b      	str	r3, [r7, #36]	; 0x24
 8004fb0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004fb4:	4642      	mov	r2, r8
 8004fb6:	464b      	mov	r3, r9
 8004fb8:	f04f 0000 	mov.w	r0, #0
 8004fbc:	f04f 0100 	mov.w	r1, #0
 8004fc0:	0159      	lsls	r1, r3, #5
 8004fc2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004fc6:	0150      	lsls	r0, r2, #5
 8004fc8:	4602      	mov	r2, r0
 8004fca:	460b      	mov	r3, r1
 8004fcc:	4641      	mov	r1, r8
 8004fce:	ebb2 0a01 	subs.w	sl, r2, r1
 8004fd2:	4649      	mov	r1, r9
 8004fd4:	eb63 0b01 	sbc.w	fp, r3, r1
 8004fd8:	f04f 0200 	mov.w	r2, #0
 8004fdc:	f04f 0300 	mov.w	r3, #0
 8004fe0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004fe4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004fe8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004fec:	ebb2 040a 	subs.w	r4, r2, sl
 8004ff0:	eb63 050b 	sbc.w	r5, r3, fp
 8004ff4:	f04f 0200 	mov.w	r2, #0
 8004ff8:	f04f 0300 	mov.w	r3, #0
 8004ffc:	00eb      	lsls	r3, r5, #3
 8004ffe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005002:	00e2      	lsls	r2, r4, #3
 8005004:	4614      	mov	r4, r2
 8005006:	461d      	mov	r5, r3
 8005008:	4643      	mov	r3, r8
 800500a:	18e3      	adds	r3, r4, r3
 800500c:	603b      	str	r3, [r7, #0]
 800500e:	464b      	mov	r3, r9
 8005010:	eb45 0303 	adc.w	r3, r5, r3
 8005014:	607b      	str	r3, [r7, #4]
 8005016:	f04f 0200 	mov.w	r2, #0
 800501a:	f04f 0300 	mov.w	r3, #0
 800501e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005022:	4629      	mov	r1, r5
 8005024:	028b      	lsls	r3, r1, #10
 8005026:	4621      	mov	r1, r4
 8005028:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800502c:	4621      	mov	r1, r4
 800502e:	028a      	lsls	r2, r1, #10
 8005030:	4610      	mov	r0, r2
 8005032:	4619      	mov	r1, r3
 8005034:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005036:	2200      	movs	r2, #0
 8005038:	61bb      	str	r3, [r7, #24]
 800503a:	61fa      	str	r2, [r7, #28]
 800503c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005040:	f7fb fd1c 	bl	8000a7c <__aeabi_uldivmod>
 8005044:	4602      	mov	r2, r0
 8005046:	460b      	mov	r3, r1
 8005048:	4613      	mov	r3, r2
 800504a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800504c:	4b0b      	ldr	r3, [pc, #44]	; (800507c <HAL_RCC_GetSysClockFreq+0x200>)
 800504e:	685b      	ldr	r3, [r3, #4]
 8005050:	0c1b      	lsrs	r3, r3, #16
 8005052:	f003 0303 	and.w	r3, r3, #3
 8005056:	3301      	adds	r3, #1
 8005058:	005b      	lsls	r3, r3, #1
 800505a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800505c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800505e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005060:	fbb2 f3f3 	udiv	r3, r2, r3
 8005064:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005066:	e002      	b.n	800506e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005068:	4b05      	ldr	r3, [pc, #20]	; (8005080 <HAL_RCC_GetSysClockFreq+0x204>)
 800506a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800506c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800506e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005070:	4618      	mov	r0, r3
 8005072:	3750      	adds	r7, #80	; 0x50
 8005074:	46bd      	mov	sp, r7
 8005076:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800507a:	bf00      	nop
 800507c:	40023800 	.word	0x40023800
 8005080:	00f42400 	.word	0x00f42400
 8005084:	007a1200 	.word	0x007a1200

08005088 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005088:	b480      	push	{r7}
 800508a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800508c:	4b03      	ldr	r3, [pc, #12]	; (800509c <HAL_RCC_GetHCLKFreq+0x14>)
 800508e:	681b      	ldr	r3, [r3, #0]
}
 8005090:	4618      	mov	r0, r3
 8005092:	46bd      	mov	sp, r7
 8005094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005098:	4770      	bx	lr
 800509a:	bf00      	nop
 800509c:	20000008 	.word	0x20000008

080050a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80050a4:	f7ff fff0 	bl	8005088 <HAL_RCC_GetHCLKFreq>
 80050a8:	4602      	mov	r2, r0
 80050aa:	4b05      	ldr	r3, [pc, #20]	; (80050c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80050ac:	689b      	ldr	r3, [r3, #8]
 80050ae:	0a9b      	lsrs	r3, r3, #10
 80050b0:	f003 0307 	and.w	r3, r3, #7
 80050b4:	4903      	ldr	r1, [pc, #12]	; (80050c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80050b6:	5ccb      	ldrb	r3, [r1, r3]
 80050b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050bc:	4618      	mov	r0, r3
 80050be:	bd80      	pop	{r7, pc}
 80050c0:	40023800 	.word	0x40023800
 80050c4:	080098d0 	.word	0x080098d0

080050c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80050cc:	f7ff ffdc 	bl	8005088 <HAL_RCC_GetHCLKFreq>
 80050d0:	4602      	mov	r2, r0
 80050d2:	4b05      	ldr	r3, [pc, #20]	; (80050e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80050d4:	689b      	ldr	r3, [r3, #8]
 80050d6:	0b5b      	lsrs	r3, r3, #13
 80050d8:	f003 0307 	and.w	r3, r3, #7
 80050dc:	4903      	ldr	r1, [pc, #12]	; (80050ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80050de:	5ccb      	ldrb	r3, [r1, r3]
 80050e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050e4:	4618      	mov	r0, r3
 80050e6:	bd80      	pop	{r7, pc}
 80050e8:	40023800 	.word	0x40023800
 80050ec:	080098d0 	.word	0x080098d0

080050f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b082      	sub	sp, #8
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d101      	bne.n	8005102 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80050fe:	2301      	movs	r3, #1
 8005100:	e041      	b.n	8005186 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005108:	b2db      	uxtb	r3, r3
 800510a:	2b00      	cmp	r3, #0
 800510c:	d106      	bne.n	800511c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	2200      	movs	r2, #0
 8005112:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005116:	6878      	ldr	r0, [r7, #4]
 8005118:	f7fd f8de 	bl	80022d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2202      	movs	r2, #2
 8005120:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681a      	ldr	r2, [r3, #0]
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	3304      	adds	r3, #4
 800512c:	4619      	mov	r1, r3
 800512e:	4610      	mov	r0, r2
 8005130:	f001 f844 	bl	80061bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2201      	movs	r2, #1
 8005138:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2201      	movs	r2, #1
 8005140:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2201      	movs	r2, #1
 8005148:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2201      	movs	r2, #1
 8005150:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2201      	movs	r2, #1
 8005158:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2201      	movs	r2, #1
 8005160:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2201      	movs	r2, #1
 8005168:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2201      	movs	r2, #1
 8005170:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2201      	movs	r2, #1
 8005178:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2201      	movs	r2, #1
 8005180:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005184:	2300      	movs	r3, #0
}
 8005186:	4618      	mov	r0, r3
 8005188:	3708      	adds	r7, #8
 800518a:	46bd      	mov	sp, r7
 800518c:	bd80      	pop	{r7, pc}
	...

08005190 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005190:	b480      	push	{r7}
 8005192:	b085      	sub	sp, #20
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800519e:	b2db      	uxtb	r3, r3
 80051a0:	2b01      	cmp	r3, #1
 80051a2:	d001      	beq.n	80051a8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80051a4:	2301      	movs	r3, #1
 80051a6:	e04e      	b.n	8005246 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2202      	movs	r2, #2
 80051ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	68da      	ldr	r2, [r3, #12]
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f042 0201 	orr.w	r2, r2, #1
 80051be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	4a23      	ldr	r2, [pc, #140]	; (8005254 <HAL_TIM_Base_Start_IT+0xc4>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d022      	beq.n	8005210 <HAL_TIM_Base_Start_IT+0x80>
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051d2:	d01d      	beq.n	8005210 <HAL_TIM_Base_Start_IT+0x80>
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	4a1f      	ldr	r2, [pc, #124]	; (8005258 <HAL_TIM_Base_Start_IT+0xc8>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d018      	beq.n	8005210 <HAL_TIM_Base_Start_IT+0x80>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	4a1e      	ldr	r2, [pc, #120]	; (800525c <HAL_TIM_Base_Start_IT+0xcc>)
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d013      	beq.n	8005210 <HAL_TIM_Base_Start_IT+0x80>
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4a1c      	ldr	r2, [pc, #112]	; (8005260 <HAL_TIM_Base_Start_IT+0xd0>)
 80051ee:	4293      	cmp	r3, r2
 80051f0:	d00e      	beq.n	8005210 <HAL_TIM_Base_Start_IT+0x80>
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	4a1b      	ldr	r2, [pc, #108]	; (8005264 <HAL_TIM_Base_Start_IT+0xd4>)
 80051f8:	4293      	cmp	r3, r2
 80051fa:	d009      	beq.n	8005210 <HAL_TIM_Base_Start_IT+0x80>
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	4a19      	ldr	r2, [pc, #100]	; (8005268 <HAL_TIM_Base_Start_IT+0xd8>)
 8005202:	4293      	cmp	r3, r2
 8005204:	d004      	beq.n	8005210 <HAL_TIM_Base_Start_IT+0x80>
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	4a18      	ldr	r2, [pc, #96]	; (800526c <HAL_TIM_Base_Start_IT+0xdc>)
 800520c:	4293      	cmp	r3, r2
 800520e:	d111      	bne.n	8005234 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	689b      	ldr	r3, [r3, #8]
 8005216:	f003 0307 	and.w	r3, r3, #7
 800521a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	2b06      	cmp	r3, #6
 8005220:	d010      	beq.n	8005244 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	681a      	ldr	r2, [r3, #0]
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f042 0201 	orr.w	r2, r2, #1
 8005230:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005232:	e007      	b.n	8005244 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	681a      	ldr	r2, [r3, #0]
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f042 0201 	orr.w	r2, r2, #1
 8005242:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005244:	2300      	movs	r3, #0
}
 8005246:	4618      	mov	r0, r3
 8005248:	3714      	adds	r7, #20
 800524a:	46bd      	mov	sp, r7
 800524c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005250:	4770      	bx	lr
 8005252:	bf00      	nop
 8005254:	40010000 	.word	0x40010000
 8005258:	40000400 	.word	0x40000400
 800525c:	40000800 	.word	0x40000800
 8005260:	40000c00 	.word	0x40000c00
 8005264:	40010400 	.word	0x40010400
 8005268:	40014000 	.word	0x40014000
 800526c:	40001800 	.word	0x40001800

08005270 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b082      	sub	sp, #8
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d101      	bne.n	8005282 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800527e:	2301      	movs	r3, #1
 8005280:	e041      	b.n	8005306 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005288:	b2db      	uxtb	r3, r3
 800528a:	2b00      	cmp	r3, #0
 800528c:	d106      	bne.n	800529c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2200      	movs	r2, #0
 8005292:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005296:	6878      	ldr	r0, [r7, #4]
 8005298:	f7fc ffa8 	bl	80021ec <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2202      	movs	r2, #2
 80052a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681a      	ldr	r2, [r3, #0]
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	3304      	adds	r3, #4
 80052ac:	4619      	mov	r1, r3
 80052ae:	4610      	mov	r0, r2
 80052b0:	f000 ff84 	bl	80061bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2201      	movs	r2, #1
 80052b8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2201      	movs	r2, #1
 80052c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2201      	movs	r2, #1
 80052c8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2201      	movs	r2, #1
 80052d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2201      	movs	r2, #1
 80052d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2201      	movs	r2, #1
 80052e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2201      	movs	r2, #1
 80052e8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2201      	movs	r2, #1
 80052f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2201      	movs	r2, #1
 80052f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	2201      	movs	r2, #1
 8005300:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005304:	2300      	movs	r3, #0
}
 8005306:	4618      	mov	r0, r3
 8005308:	3708      	adds	r7, #8
 800530a:	46bd      	mov	sp, r7
 800530c:	bd80      	pop	{r7, pc}
	...

08005310 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b084      	sub	sp, #16
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
 8005318:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d109      	bne.n	8005334 <HAL_TIM_PWM_Start+0x24>
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005326:	b2db      	uxtb	r3, r3
 8005328:	2b01      	cmp	r3, #1
 800532a:	bf14      	ite	ne
 800532c:	2301      	movne	r3, #1
 800532e:	2300      	moveq	r3, #0
 8005330:	b2db      	uxtb	r3, r3
 8005332:	e022      	b.n	800537a <HAL_TIM_PWM_Start+0x6a>
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	2b04      	cmp	r3, #4
 8005338:	d109      	bne.n	800534e <HAL_TIM_PWM_Start+0x3e>
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005340:	b2db      	uxtb	r3, r3
 8005342:	2b01      	cmp	r3, #1
 8005344:	bf14      	ite	ne
 8005346:	2301      	movne	r3, #1
 8005348:	2300      	moveq	r3, #0
 800534a:	b2db      	uxtb	r3, r3
 800534c:	e015      	b.n	800537a <HAL_TIM_PWM_Start+0x6a>
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	2b08      	cmp	r3, #8
 8005352:	d109      	bne.n	8005368 <HAL_TIM_PWM_Start+0x58>
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800535a:	b2db      	uxtb	r3, r3
 800535c:	2b01      	cmp	r3, #1
 800535e:	bf14      	ite	ne
 8005360:	2301      	movne	r3, #1
 8005362:	2300      	moveq	r3, #0
 8005364:	b2db      	uxtb	r3, r3
 8005366:	e008      	b.n	800537a <HAL_TIM_PWM_Start+0x6a>
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800536e:	b2db      	uxtb	r3, r3
 8005370:	2b01      	cmp	r3, #1
 8005372:	bf14      	ite	ne
 8005374:	2301      	movne	r3, #1
 8005376:	2300      	moveq	r3, #0
 8005378:	b2db      	uxtb	r3, r3
 800537a:	2b00      	cmp	r3, #0
 800537c:	d001      	beq.n	8005382 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800537e:	2301      	movs	r3, #1
 8005380:	e07c      	b.n	800547c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	2b00      	cmp	r3, #0
 8005386:	d104      	bne.n	8005392 <HAL_TIM_PWM_Start+0x82>
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2202      	movs	r2, #2
 800538c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005390:	e013      	b.n	80053ba <HAL_TIM_PWM_Start+0xaa>
 8005392:	683b      	ldr	r3, [r7, #0]
 8005394:	2b04      	cmp	r3, #4
 8005396:	d104      	bne.n	80053a2 <HAL_TIM_PWM_Start+0x92>
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2202      	movs	r2, #2
 800539c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80053a0:	e00b      	b.n	80053ba <HAL_TIM_PWM_Start+0xaa>
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	2b08      	cmp	r3, #8
 80053a6:	d104      	bne.n	80053b2 <HAL_TIM_PWM_Start+0xa2>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2202      	movs	r2, #2
 80053ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80053b0:	e003      	b.n	80053ba <HAL_TIM_PWM_Start+0xaa>
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2202      	movs	r2, #2
 80053b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	2201      	movs	r2, #1
 80053c0:	6839      	ldr	r1, [r7, #0]
 80053c2:	4618      	mov	r0, r3
 80053c4:	f001 fb0e 	bl	80069e4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	4a2d      	ldr	r2, [pc, #180]	; (8005484 <HAL_TIM_PWM_Start+0x174>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d004      	beq.n	80053dc <HAL_TIM_PWM_Start+0xcc>
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	4a2c      	ldr	r2, [pc, #176]	; (8005488 <HAL_TIM_PWM_Start+0x178>)
 80053d8:	4293      	cmp	r3, r2
 80053da:	d101      	bne.n	80053e0 <HAL_TIM_PWM_Start+0xd0>
 80053dc:	2301      	movs	r3, #1
 80053de:	e000      	b.n	80053e2 <HAL_TIM_PWM_Start+0xd2>
 80053e0:	2300      	movs	r3, #0
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d007      	beq.n	80053f6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80053f4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	4a22      	ldr	r2, [pc, #136]	; (8005484 <HAL_TIM_PWM_Start+0x174>)
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d022      	beq.n	8005446 <HAL_TIM_PWM_Start+0x136>
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005408:	d01d      	beq.n	8005446 <HAL_TIM_PWM_Start+0x136>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	4a1f      	ldr	r2, [pc, #124]	; (800548c <HAL_TIM_PWM_Start+0x17c>)
 8005410:	4293      	cmp	r3, r2
 8005412:	d018      	beq.n	8005446 <HAL_TIM_PWM_Start+0x136>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	4a1d      	ldr	r2, [pc, #116]	; (8005490 <HAL_TIM_PWM_Start+0x180>)
 800541a:	4293      	cmp	r3, r2
 800541c:	d013      	beq.n	8005446 <HAL_TIM_PWM_Start+0x136>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	4a1c      	ldr	r2, [pc, #112]	; (8005494 <HAL_TIM_PWM_Start+0x184>)
 8005424:	4293      	cmp	r3, r2
 8005426:	d00e      	beq.n	8005446 <HAL_TIM_PWM_Start+0x136>
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	4a16      	ldr	r2, [pc, #88]	; (8005488 <HAL_TIM_PWM_Start+0x178>)
 800542e:	4293      	cmp	r3, r2
 8005430:	d009      	beq.n	8005446 <HAL_TIM_PWM_Start+0x136>
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	4a18      	ldr	r2, [pc, #96]	; (8005498 <HAL_TIM_PWM_Start+0x188>)
 8005438:	4293      	cmp	r3, r2
 800543a:	d004      	beq.n	8005446 <HAL_TIM_PWM_Start+0x136>
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	4a16      	ldr	r2, [pc, #88]	; (800549c <HAL_TIM_PWM_Start+0x18c>)
 8005442:	4293      	cmp	r3, r2
 8005444:	d111      	bne.n	800546a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	689b      	ldr	r3, [r3, #8]
 800544c:	f003 0307 	and.w	r3, r3, #7
 8005450:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	2b06      	cmp	r3, #6
 8005456:	d010      	beq.n	800547a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	681a      	ldr	r2, [r3, #0]
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f042 0201 	orr.w	r2, r2, #1
 8005466:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005468:	e007      	b.n	800547a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	681a      	ldr	r2, [r3, #0]
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f042 0201 	orr.w	r2, r2, #1
 8005478:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800547a:	2300      	movs	r3, #0
}
 800547c:	4618      	mov	r0, r3
 800547e:	3710      	adds	r7, #16
 8005480:	46bd      	mov	sp, r7
 8005482:	bd80      	pop	{r7, pc}
 8005484:	40010000 	.word	0x40010000
 8005488:	40010400 	.word	0x40010400
 800548c:	40000400 	.word	0x40000400
 8005490:	40000800 	.word	0x40000800
 8005494:	40000c00 	.word	0x40000c00
 8005498:	40014000 	.word	0x40014000
 800549c:	40001800 	.word	0x40001800

080054a0 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b082      	sub	sp, #8
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
 80054a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	2200      	movs	r2, #0
 80054b0:	6839      	ldr	r1, [r7, #0]
 80054b2:	4618      	mov	r0, r3
 80054b4:	f001 fa96 	bl	80069e4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	4a2e      	ldr	r2, [pc, #184]	; (8005578 <HAL_TIM_PWM_Stop+0xd8>)
 80054be:	4293      	cmp	r3, r2
 80054c0:	d004      	beq.n	80054cc <HAL_TIM_PWM_Stop+0x2c>
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	4a2d      	ldr	r2, [pc, #180]	; (800557c <HAL_TIM_PWM_Stop+0xdc>)
 80054c8:	4293      	cmp	r3, r2
 80054ca:	d101      	bne.n	80054d0 <HAL_TIM_PWM_Stop+0x30>
 80054cc:	2301      	movs	r3, #1
 80054ce:	e000      	b.n	80054d2 <HAL_TIM_PWM_Stop+0x32>
 80054d0:	2300      	movs	r3, #0
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d017      	beq.n	8005506 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	6a1a      	ldr	r2, [r3, #32]
 80054dc:	f241 1311 	movw	r3, #4369	; 0x1111
 80054e0:	4013      	ands	r3, r2
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d10f      	bne.n	8005506 <HAL_TIM_PWM_Stop+0x66>
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	6a1a      	ldr	r2, [r3, #32]
 80054ec:	f240 4344 	movw	r3, #1092	; 0x444
 80054f0:	4013      	ands	r3, r2
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d107      	bne.n	8005506 <HAL_TIM_PWM_Stop+0x66>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005504:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	6a1a      	ldr	r2, [r3, #32]
 800550c:	f241 1311 	movw	r3, #4369	; 0x1111
 8005510:	4013      	ands	r3, r2
 8005512:	2b00      	cmp	r3, #0
 8005514:	d10f      	bne.n	8005536 <HAL_TIM_PWM_Stop+0x96>
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	6a1a      	ldr	r2, [r3, #32]
 800551c:	f240 4344 	movw	r3, #1092	; 0x444
 8005520:	4013      	ands	r3, r2
 8005522:	2b00      	cmp	r3, #0
 8005524:	d107      	bne.n	8005536 <HAL_TIM_PWM_Stop+0x96>
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	681a      	ldr	r2, [r3, #0]
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f022 0201 	bic.w	r2, r2, #1
 8005534:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	2b00      	cmp	r3, #0
 800553a:	d104      	bne.n	8005546 <HAL_TIM_PWM_Stop+0xa6>
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2201      	movs	r2, #1
 8005540:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005544:	e013      	b.n	800556e <HAL_TIM_PWM_Stop+0xce>
 8005546:	683b      	ldr	r3, [r7, #0]
 8005548:	2b04      	cmp	r3, #4
 800554a:	d104      	bne.n	8005556 <HAL_TIM_PWM_Stop+0xb6>
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2201      	movs	r2, #1
 8005550:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005554:	e00b      	b.n	800556e <HAL_TIM_PWM_Stop+0xce>
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	2b08      	cmp	r3, #8
 800555a:	d104      	bne.n	8005566 <HAL_TIM_PWM_Stop+0xc6>
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2201      	movs	r2, #1
 8005560:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005564:	e003      	b.n	800556e <HAL_TIM_PWM_Stop+0xce>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2201      	movs	r2, #1
 800556a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 800556e:	2300      	movs	r3, #0
}
 8005570:	4618      	mov	r0, r3
 8005572:	3708      	adds	r7, #8
 8005574:	46bd      	mov	sp, r7
 8005576:	bd80      	pop	{r7, pc}
 8005578:	40010000 	.word	0x40010000
 800557c:	40010400 	.word	0x40010400

08005580 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b084      	sub	sp, #16
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
 8005588:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800558a:	2300      	movs	r3, #0
 800558c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	2b00      	cmp	r3, #0
 8005592:	d109      	bne.n	80055a8 <HAL_TIM_PWM_Start_IT+0x28>
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800559a:	b2db      	uxtb	r3, r3
 800559c:	2b01      	cmp	r3, #1
 800559e:	bf14      	ite	ne
 80055a0:	2301      	movne	r3, #1
 80055a2:	2300      	moveq	r3, #0
 80055a4:	b2db      	uxtb	r3, r3
 80055a6:	e022      	b.n	80055ee <HAL_TIM_PWM_Start_IT+0x6e>
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	2b04      	cmp	r3, #4
 80055ac:	d109      	bne.n	80055c2 <HAL_TIM_PWM_Start_IT+0x42>
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80055b4:	b2db      	uxtb	r3, r3
 80055b6:	2b01      	cmp	r3, #1
 80055b8:	bf14      	ite	ne
 80055ba:	2301      	movne	r3, #1
 80055bc:	2300      	moveq	r3, #0
 80055be:	b2db      	uxtb	r3, r3
 80055c0:	e015      	b.n	80055ee <HAL_TIM_PWM_Start_IT+0x6e>
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	2b08      	cmp	r3, #8
 80055c6:	d109      	bne.n	80055dc <HAL_TIM_PWM_Start_IT+0x5c>
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80055ce:	b2db      	uxtb	r3, r3
 80055d0:	2b01      	cmp	r3, #1
 80055d2:	bf14      	ite	ne
 80055d4:	2301      	movne	r3, #1
 80055d6:	2300      	moveq	r3, #0
 80055d8:	b2db      	uxtb	r3, r3
 80055da:	e008      	b.n	80055ee <HAL_TIM_PWM_Start_IT+0x6e>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80055e2:	b2db      	uxtb	r3, r3
 80055e4:	2b01      	cmp	r3, #1
 80055e6:	bf14      	ite	ne
 80055e8:	2301      	movne	r3, #1
 80055ea:	2300      	moveq	r3, #0
 80055ec:	b2db      	uxtb	r3, r3
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d001      	beq.n	80055f6 <HAL_TIM_PWM_Start_IT+0x76>
  {
    return HAL_ERROR;
 80055f2:	2301      	movs	r3, #1
 80055f4:	e0c7      	b.n	8005786 <HAL_TIM_PWM_Start_IT+0x206>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d104      	bne.n	8005606 <HAL_TIM_PWM_Start_IT+0x86>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2202      	movs	r2, #2
 8005600:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005604:	e013      	b.n	800562e <HAL_TIM_PWM_Start_IT+0xae>
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	2b04      	cmp	r3, #4
 800560a:	d104      	bne.n	8005616 <HAL_TIM_PWM_Start_IT+0x96>
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2202      	movs	r2, #2
 8005610:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005614:	e00b      	b.n	800562e <HAL_TIM_PWM_Start_IT+0xae>
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	2b08      	cmp	r3, #8
 800561a:	d104      	bne.n	8005626 <HAL_TIM_PWM_Start_IT+0xa6>
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2202      	movs	r2, #2
 8005620:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005624:	e003      	b.n	800562e <HAL_TIM_PWM_Start_IT+0xae>
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2202      	movs	r2, #2
 800562a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	2b0c      	cmp	r3, #12
 8005632:	d841      	bhi.n	80056b8 <HAL_TIM_PWM_Start_IT+0x138>
 8005634:	a201      	add	r2, pc, #4	; (adr r2, 800563c <HAL_TIM_PWM_Start_IT+0xbc>)
 8005636:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800563a:	bf00      	nop
 800563c:	08005671 	.word	0x08005671
 8005640:	080056b9 	.word	0x080056b9
 8005644:	080056b9 	.word	0x080056b9
 8005648:	080056b9 	.word	0x080056b9
 800564c:	08005683 	.word	0x08005683
 8005650:	080056b9 	.word	0x080056b9
 8005654:	080056b9 	.word	0x080056b9
 8005658:	080056b9 	.word	0x080056b9
 800565c:	08005695 	.word	0x08005695
 8005660:	080056b9 	.word	0x080056b9
 8005664:	080056b9 	.word	0x080056b9
 8005668:	080056b9 	.word	0x080056b9
 800566c:	080056a7 	.word	0x080056a7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	68da      	ldr	r2, [r3, #12]
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f042 0202 	orr.w	r2, r2, #2
 800567e:	60da      	str	r2, [r3, #12]
      break;
 8005680:	e01d      	b.n	80056be <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	68da      	ldr	r2, [r3, #12]
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f042 0204 	orr.w	r2, r2, #4
 8005690:	60da      	str	r2, [r3, #12]
      break;
 8005692:	e014      	b.n	80056be <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	68da      	ldr	r2, [r3, #12]
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f042 0208 	orr.w	r2, r2, #8
 80056a2:	60da      	str	r2, [r3, #12]
      break;
 80056a4:	e00b      	b.n	80056be <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	68da      	ldr	r2, [r3, #12]
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f042 0210 	orr.w	r2, r2, #16
 80056b4:	60da      	str	r2, [r3, #12]
      break;
 80056b6:	e002      	b.n	80056be <HAL_TIM_PWM_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 80056b8:	2301      	movs	r3, #1
 80056ba:	73fb      	strb	r3, [r7, #15]
      break;
 80056bc:	bf00      	nop
  }

  if (status == HAL_OK)
 80056be:	7bfb      	ldrb	r3, [r7, #15]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d15f      	bne.n	8005784 <HAL_TIM_PWM_Start_IT+0x204>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	2201      	movs	r2, #1
 80056ca:	6839      	ldr	r1, [r7, #0]
 80056cc:	4618      	mov	r0, r3
 80056ce:	f001 f989 	bl	80069e4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	4a2e      	ldr	r2, [pc, #184]	; (8005790 <HAL_TIM_PWM_Start_IT+0x210>)
 80056d8:	4293      	cmp	r3, r2
 80056da:	d004      	beq.n	80056e6 <HAL_TIM_PWM_Start_IT+0x166>
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	4a2c      	ldr	r2, [pc, #176]	; (8005794 <HAL_TIM_PWM_Start_IT+0x214>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d101      	bne.n	80056ea <HAL_TIM_PWM_Start_IT+0x16a>
 80056e6:	2301      	movs	r3, #1
 80056e8:	e000      	b.n	80056ec <HAL_TIM_PWM_Start_IT+0x16c>
 80056ea:	2300      	movs	r3, #0
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d007      	beq.n	8005700 <HAL_TIM_PWM_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80056fe:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	4a22      	ldr	r2, [pc, #136]	; (8005790 <HAL_TIM_PWM_Start_IT+0x210>)
 8005706:	4293      	cmp	r3, r2
 8005708:	d022      	beq.n	8005750 <HAL_TIM_PWM_Start_IT+0x1d0>
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005712:	d01d      	beq.n	8005750 <HAL_TIM_PWM_Start_IT+0x1d0>
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	4a1f      	ldr	r2, [pc, #124]	; (8005798 <HAL_TIM_PWM_Start_IT+0x218>)
 800571a:	4293      	cmp	r3, r2
 800571c:	d018      	beq.n	8005750 <HAL_TIM_PWM_Start_IT+0x1d0>
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	4a1e      	ldr	r2, [pc, #120]	; (800579c <HAL_TIM_PWM_Start_IT+0x21c>)
 8005724:	4293      	cmp	r3, r2
 8005726:	d013      	beq.n	8005750 <HAL_TIM_PWM_Start_IT+0x1d0>
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	4a1c      	ldr	r2, [pc, #112]	; (80057a0 <HAL_TIM_PWM_Start_IT+0x220>)
 800572e:	4293      	cmp	r3, r2
 8005730:	d00e      	beq.n	8005750 <HAL_TIM_PWM_Start_IT+0x1d0>
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	4a17      	ldr	r2, [pc, #92]	; (8005794 <HAL_TIM_PWM_Start_IT+0x214>)
 8005738:	4293      	cmp	r3, r2
 800573a:	d009      	beq.n	8005750 <HAL_TIM_PWM_Start_IT+0x1d0>
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	4a18      	ldr	r2, [pc, #96]	; (80057a4 <HAL_TIM_PWM_Start_IT+0x224>)
 8005742:	4293      	cmp	r3, r2
 8005744:	d004      	beq.n	8005750 <HAL_TIM_PWM_Start_IT+0x1d0>
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	4a17      	ldr	r2, [pc, #92]	; (80057a8 <HAL_TIM_PWM_Start_IT+0x228>)
 800574c:	4293      	cmp	r3, r2
 800574e:	d111      	bne.n	8005774 <HAL_TIM_PWM_Start_IT+0x1f4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	689b      	ldr	r3, [r3, #8]
 8005756:	f003 0307 	and.w	r3, r3, #7
 800575a:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800575c:	68bb      	ldr	r3, [r7, #8]
 800575e:	2b06      	cmp	r3, #6
 8005760:	d010      	beq.n	8005784 <HAL_TIM_PWM_Start_IT+0x204>
      {
        __HAL_TIM_ENABLE(htim);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	681a      	ldr	r2, [r3, #0]
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f042 0201 	orr.w	r2, r2, #1
 8005770:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005772:	e007      	b.n	8005784 <HAL_TIM_PWM_Start_IT+0x204>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	681a      	ldr	r2, [r3, #0]
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f042 0201 	orr.w	r2, r2, #1
 8005782:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8005784:	7bfb      	ldrb	r3, [r7, #15]
}
 8005786:	4618      	mov	r0, r3
 8005788:	3710      	adds	r7, #16
 800578a:	46bd      	mov	sp, r7
 800578c:	bd80      	pop	{r7, pc}
 800578e:	bf00      	nop
 8005790:	40010000 	.word	0x40010000
 8005794:	40010400 	.word	0x40010400
 8005798:	40000400 	.word	0x40000400
 800579c:	40000800 	.word	0x40000800
 80057a0:	40000c00 	.word	0x40000c00
 80057a4:	40014000 	.word	0x40014000
 80057a8:	40001800 	.word	0x40001800

080057ac <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	b082      	sub	sp, #8
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d101      	bne.n	80057be <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80057ba:	2301      	movs	r3, #1
 80057bc:	e041      	b.n	8005842 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057c4:	b2db      	uxtb	r3, r3
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d106      	bne.n	80057d8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2200      	movs	r2, #0
 80057ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80057d2:	6878      	ldr	r0, [r7, #4]
 80057d4:	f7fc fd30 	bl	8002238 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2202      	movs	r2, #2
 80057dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681a      	ldr	r2, [r3, #0]
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	3304      	adds	r3, #4
 80057e8:	4619      	mov	r1, r3
 80057ea:	4610      	mov	r0, r2
 80057ec:	f000 fce6 	bl	80061bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2201      	movs	r2, #1
 80057f4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2201      	movs	r2, #1
 80057fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2201      	movs	r2, #1
 8005804:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2201      	movs	r2, #1
 800580c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2201      	movs	r2, #1
 8005814:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2201      	movs	r2, #1
 800581c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2201      	movs	r2, #1
 8005824:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2201      	movs	r2, #1
 800582c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2201      	movs	r2, #1
 8005834:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2201      	movs	r2, #1
 800583c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005840:	2300      	movs	r3, #0
}
 8005842:	4618      	mov	r0, r3
 8005844:	3708      	adds	r7, #8
 8005846:	46bd      	mov	sp, r7
 8005848:	bd80      	pop	{r7, pc}
	...

0800584c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800584c:	b580      	push	{r7, lr}
 800584e:	b084      	sub	sp, #16
 8005850:	af00      	add	r7, sp, #0
 8005852:	6078      	str	r0, [r7, #4]
 8005854:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005856:	2300      	movs	r3, #0
 8005858:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	2b00      	cmp	r3, #0
 800585e:	d104      	bne.n	800586a <HAL_TIM_IC_Start_IT+0x1e>
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005866:	b2db      	uxtb	r3, r3
 8005868:	e013      	b.n	8005892 <HAL_TIM_IC_Start_IT+0x46>
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	2b04      	cmp	r3, #4
 800586e:	d104      	bne.n	800587a <HAL_TIM_IC_Start_IT+0x2e>
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005876:	b2db      	uxtb	r3, r3
 8005878:	e00b      	b.n	8005892 <HAL_TIM_IC_Start_IT+0x46>
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	2b08      	cmp	r3, #8
 800587e:	d104      	bne.n	800588a <HAL_TIM_IC_Start_IT+0x3e>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005886:	b2db      	uxtb	r3, r3
 8005888:	e003      	b.n	8005892 <HAL_TIM_IC_Start_IT+0x46>
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005890:	b2db      	uxtb	r3, r3
 8005892:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d104      	bne.n	80058a4 <HAL_TIM_IC_Start_IT+0x58>
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80058a0:	b2db      	uxtb	r3, r3
 80058a2:	e013      	b.n	80058cc <HAL_TIM_IC_Start_IT+0x80>
 80058a4:	683b      	ldr	r3, [r7, #0]
 80058a6:	2b04      	cmp	r3, #4
 80058a8:	d104      	bne.n	80058b4 <HAL_TIM_IC_Start_IT+0x68>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80058b0:	b2db      	uxtb	r3, r3
 80058b2:	e00b      	b.n	80058cc <HAL_TIM_IC_Start_IT+0x80>
 80058b4:	683b      	ldr	r3, [r7, #0]
 80058b6:	2b08      	cmp	r3, #8
 80058b8:	d104      	bne.n	80058c4 <HAL_TIM_IC_Start_IT+0x78>
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80058c0:	b2db      	uxtb	r3, r3
 80058c2:	e003      	b.n	80058cc <HAL_TIM_IC_Start_IT+0x80>
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80058ca:	b2db      	uxtb	r3, r3
 80058cc:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80058ce:	7bbb      	ldrb	r3, [r7, #14]
 80058d0:	2b01      	cmp	r3, #1
 80058d2:	d102      	bne.n	80058da <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80058d4:	7b7b      	ldrb	r3, [r7, #13]
 80058d6:	2b01      	cmp	r3, #1
 80058d8:	d001      	beq.n	80058de <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 80058da:	2301      	movs	r3, #1
 80058dc:	e0cc      	b.n	8005a78 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d104      	bne.n	80058ee <HAL_TIM_IC_Start_IT+0xa2>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2202      	movs	r2, #2
 80058e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80058ec:	e013      	b.n	8005916 <HAL_TIM_IC_Start_IT+0xca>
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	2b04      	cmp	r3, #4
 80058f2:	d104      	bne.n	80058fe <HAL_TIM_IC_Start_IT+0xb2>
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2202      	movs	r2, #2
 80058f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80058fc:	e00b      	b.n	8005916 <HAL_TIM_IC_Start_IT+0xca>
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	2b08      	cmp	r3, #8
 8005902:	d104      	bne.n	800590e <HAL_TIM_IC_Start_IT+0xc2>
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2202      	movs	r2, #2
 8005908:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800590c:	e003      	b.n	8005916 <HAL_TIM_IC_Start_IT+0xca>
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2202      	movs	r2, #2
 8005912:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d104      	bne.n	8005926 <HAL_TIM_IC_Start_IT+0xda>
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2202      	movs	r2, #2
 8005920:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005924:	e013      	b.n	800594e <HAL_TIM_IC_Start_IT+0x102>
 8005926:	683b      	ldr	r3, [r7, #0]
 8005928:	2b04      	cmp	r3, #4
 800592a:	d104      	bne.n	8005936 <HAL_TIM_IC_Start_IT+0xea>
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2202      	movs	r2, #2
 8005930:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005934:	e00b      	b.n	800594e <HAL_TIM_IC_Start_IT+0x102>
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	2b08      	cmp	r3, #8
 800593a:	d104      	bne.n	8005946 <HAL_TIM_IC_Start_IT+0xfa>
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2202      	movs	r2, #2
 8005940:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005944:	e003      	b.n	800594e <HAL_TIM_IC_Start_IT+0x102>
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2202      	movs	r2, #2
 800594a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 800594e:	683b      	ldr	r3, [r7, #0]
 8005950:	2b0c      	cmp	r3, #12
 8005952:	d841      	bhi.n	80059d8 <HAL_TIM_IC_Start_IT+0x18c>
 8005954:	a201      	add	r2, pc, #4	; (adr r2, 800595c <HAL_TIM_IC_Start_IT+0x110>)
 8005956:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800595a:	bf00      	nop
 800595c:	08005991 	.word	0x08005991
 8005960:	080059d9 	.word	0x080059d9
 8005964:	080059d9 	.word	0x080059d9
 8005968:	080059d9 	.word	0x080059d9
 800596c:	080059a3 	.word	0x080059a3
 8005970:	080059d9 	.word	0x080059d9
 8005974:	080059d9 	.word	0x080059d9
 8005978:	080059d9 	.word	0x080059d9
 800597c:	080059b5 	.word	0x080059b5
 8005980:	080059d9 	.word	0x080059d9
 8005984:	080059d9 	.word	0x080059d9
 8005988:	080059d9 	.word	0x080059d9
 800598c:	080059c7 	.word	0x080059c7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	68da      	ldr	r2, [r3, #12]
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f042 0202 	orr.w	r2, r2, #2
 800599e:	60da      	str	r2, [r3, #12]
      break;
 80059a0:	e01d      	b.n	80059de <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	68da      	ldr	r2, [r3, #12]
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f042 0204 	orr.w	r2, r2, #4
 80059b0:	60da      	str	r2, [r3, #12]
      break;
 80059b2:	e014      	b.n	80059de <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	68da      	ldr	r2, [r3, #12]
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f042 0208 	orr.w	r2, r2, #8
 80059c2:	60da      	str	r2, [r3, #12]
      break;
 80059c4:	e00b      	b.n	80059de <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	68da      	ldr	r2, [r3, #12]
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f042 0210 	orr.w	r2, r2, #16
 80059d4:	60da      	str	r2, [r3, #12]
      break;
 80059d6:	e002      	b.n	80059de <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80059d8:	2301      	movs	r3, #1
 80059da:	73fb      	strb	r3, [r7, #15]
      break;
 80059dc:	bf00      	nop
  }

  if (status == HAL_OK)
 80059de:	7bfb      	ldrb	r3, [r7, #15]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d148      	bne.n	8005a76 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	2201      	movs	r2, #1
 80059ea:	6839      	ldr	r1, [r7, #0]
 80059ec:	4618      	mov	r0, r3
 80059ee:	f000 fff9 	bl	80069e4 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4a22      	ldr	r2, [pc, #136]	; (8005a80 <HAL_TIM_IC_Start_IT+0x234>)
 80059f8:	4293      	cmp	r3, r2
 80059fa:	d022      	beq.n	8005a42 <HAL_TIM_IC_Start_IT+0x1f6>
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a04:	d01d      	beq.n	8005a42 <HAL_TIM_IC_Start_IT+0x1f6>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	4a1e      	ldr	r2, [pc, #120]	; (8005a84 <HAL_TIM_IC_Start_IT+0x238>)
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d018      	beq.n	8005a42 <HAL_TIM_IC_Start_IT+0x1f6>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	4a1c      	ldr	r2, [pc, #112]	; (8005a88 <HAL_TIM_IC_Start_IT+0x23c>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d013      	beq.n	8005a42 <HAL_TIM_IC_Start_IT+0x1f6>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	4a1b      	ldr	r2, [pc, #108]	; (8005a8c <HAL_TIM_IC_Start_IT+0x240>)
 8005a20:	4293      	cmp	r3, r2
 8005a22:	d00e      	beq.n	8005a42 <HAL_TIM_IC_Start_IT+0x1f6>
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	4a19      	ldr	r2, [pc, #100]	; (8005a90 <HAL_TIM_IC_Start_IT+0x244>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d009      	beq.n	8005a42 <HAL_TIM_IC_Start_IT+0x1f6>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	4a18      	ldr	r2, [pc, #96]	; (8005a94 <HAL_TIM_IC_Start_IT+0x248>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d004      	beq.n	8005a42 <HAL_TIM_IC_Start_IT+0x1f6>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	4a16      	ldr	r2, [pc, #88]	; (8005a98 <HAL_TIM_IC_Start_IT+0x24c>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d111      	bne.n	8005a66 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	689b      	ldr	r3, [r3, #8]
 8005a48:	f003 0307 	and.w	r3, r3, #7
 8005a4c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a4e:	68bb      	ldr	r3, [r7, #8]
 8005a50:	2b06      	cmp	r3, #6
 8005a52:	d010      	beq.n	8005a76 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	681a      	ldr	r2, [r3, #0]
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f042 0201 	orr.w	r2, r2, #1
 8005a62:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a64:	e007      	b.n	8005a76 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	681a      	ldr	r2, [r3, #0]
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f042 0201 	orr.w	r2, r2, #1
 8005a74:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8005a76:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a78:	4618      	mov	r0, r3
 8005a7a:	3710      	adds	r7, #16
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	bd80      	pop	{r7, pc}
 8005a80:	40010000 	.word	0x40010000
 8005a84:	40000400 	.word	0x40000400
 8005a88:	40000800 	.word	0x40000800
 8005a8c:	40000c00 	.word	0x40000c00
 8005a90:	40010400 	.word	0x40010400
 8005a94:	40014000 	.word	0x40014000
 8005a98:	40001800 	.word	0x40001800

08005a9c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	b082      	sub	sp, #8
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	691b      	ldr	r3, [r3, #16]
 8005aaa:	f003 0302 	and.w	r3, r3, #2
 8005aae:	2b02      	cmp	r3, #2
 8005ab0:	d122      	bne.n	8005af8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	68db      	ldr	r3, [r3, #12]
 8005ab8:	f003 0302 	and.w	r3, r3, #2
 8005abc:	2b02      	cmp	r3, #2
 8005abe:	d11b      	bne.n	8005af8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f06f 0202 	mvn.w	r2, #2
 8005ac8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	2201      	movs	r2, #1
 8005ace:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	699b      	ldr	r3, [r3, #24]
 8005ad6:	f003 0303 	and.w	r3, r3, #3
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d003      	beq.n	8005ae6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005ade:	6878      	ldr	r0, [r7, #4]
 8005ae0:	f7fd f85a 	bl	8002b98 <HAL_TIM_IC_CaptureCallback>
 8005ae4:	e005      	b.n	8005af2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ae6:	6878      	ldr	r0, [r7, #4]
 8005ae8:	f000 fb4a 	bl	8006180 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005aec:	6878      	ldr	r0, [r7, #4]
 8005aee:	f000 fb51 	bl	8006194 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	2200      	movs	r2, #0
 8005af6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	691b      	ldr	r3, [r3, #16]
 8005afe:	f003 0304 	and.w	r3, r3, #4
 8005b02:	2b04      	cmp	r3, #4
 8005b04:	d122      	bne.n	8005b4c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	68db      	ldr	r3, [r3, #12]
 8005b0c:	f003 0304 	and.w	r3, r3, #4
 8005b10:	2b04      	cmp	r3, #4
 8005b12:	d11b      	bne.n	8005b4c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f06f 0204 	mvn.w	r2, #4
 8005b1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2202      	movs	r2, #2
 8005b22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	699b      	ldr	r3, [r3, #24]
 8005b2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d003      	beq.n	8005b3a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b32:	6878      	ldr	r0, [r7, #4]
 8005b34:	f7fd f830 	bl	8002b98 <HAL_TIM_IC_CaptureCallback>
 8005b38:	e005      	b.n	8005b46 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b3a:	6878      	ldr	r0, [r7, #4]
 8005b3c:	f000 fb20 	bl	8006180 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b40:	6878      	ldr	r0, [r7, #4]
 8005b42:	f000 fb27 	bl	8006194 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	2200      	movs	r2, #0
 8005b4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	691b      	ldr	r3, [r3, #16]
 8005b52:	f003 0308 	and.w	r3, r3, #8
 8005b56:	2b08      	cmp	r3, #8
 8005b58:	d122      	bne.n	8005ba0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	68db      	ldr	r3, [r3, #12]
 8005b60:	f003 0308 	and.w	r3, r3, #8
 8005b64:	2b08      	cmp	r3, #8
 8005b66:	d11b      	bne.n	8005ba0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f06f 0208 	mvn.w	r2, #8
 8005b70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	2204      	movs	r2, #4
 8005b76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	69db      	ldr	r3, [r3, #28]
 8005b7e:	f003 0303 	and.w	r3, r3, #3
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d003      	beq.n	8005b8e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b86:	6878      	ldr	r0, [r7, #4]
 8005b88:	f7fd f806 	bl	8002b98 <HAL_TIM_IC_CaptureCallback>
 8005b8c:	e005      	b.n	8005b9a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b8e:	6878      	ldr	r0, [r7, #4]
 8005b90:	f000 faf6 	bl	8006180 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b94:	6878      	ldr	r0, [r7, #4]
 8005b96:	f000 fafd 	bl	8006194 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	691b      	ldr	r3, [r3, #16]
 8005ba6:	f003 0310 	and.w	r3, r3, #16
 8005baa:	2b10      	cmp	r3, #16
 8005bac:	d122      	bne.n	8005bf4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	68db      	ldr	r3, [r3, #12]
 8005bb4:	f003 0310 	and.w	r3, r3, #16
 8005bb8:	2b10      	cmp	r3, #16
 8005bba:	d11b      	bne.n	8005bf4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f06f 0210 	mvn.w	r2, #16
 8005bc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2208      	movs	r2, #8
 8005bca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	69db      	ldr	r3, [r3, #28]
 8005bd2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d003      	beq.n	8005be2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005bda:	6878      	ldr	r0, [r7, #4]
 8005bdc:	f7fc ffdc 	bl	8002b98 <HAL_TIM_IC_CaptureCallback>
 8005be0:	e005      	b.n	8005bee <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005be2:	6878      	ldr	r0, [r7, #4]
 8005be4:	f000 facc 	bl	8006180 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005be8:	6878      	ldr	r0, [r7, #4]
 8005bea:	f000 fad3 	bl	8006194 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	691b      	ldr	r3, [r3, #16]
 8005bfa:	f003 0301 	and.w	r3, r3, #1
 8005bfe:	2b01      	cmp	r3, #1
 8005c00:	d10e      	bne.n	8005c20 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	68db      	ldr	r3, [r3, #12]
 8005c08:	f003 0301 	and.w	r3, r3, #1
 8005c0c:	2b01      	cmp	r3, #1
 8005c0e:	d107      	bne.n	8005c20 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	f06f 0201 	mvn.w	r2, #1
 8005c18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005c1a:	6878      	ldr	r0, [r7, #4]
 8005c1c:	f7fb fd00 	bl	8001620 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	691b      	ldr	r3, [r3, #16]
 8005c26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c2a:	2b80      	cmp	r3, #128	; 0x80
 8005c2c:	d10e      	bne.n	8005c4c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	68db      	ldr	r3, [r3, #12]
 8005c34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c38:	2b80      	cmp	r3, #128	; 0x80
 8005c3a:	d107      	bne.n	8005c4c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005c44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005c46:	6878      	ldr	r0, [r7, #4]
 8005c48:	f000 ff78 	bl	8006b3c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	691b      	ldr	r3, [r3, #16]
 8005c52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c56:	2b40      	cmp	r3, #64	; 0x40
 8005c58:	d10e      	bne.n	8005c78 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	68db      	ldr	r3, [r3, #12]
 8005c60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c64:	2b40      	cmp	r3, #64	; 0x40
 8005c66:	d107      	bne.n	8005c78 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005c70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005c72:	6878      	ldr	r0, [r7, #4]
 8005c74:	f000 fa98 	bl	80061a8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	691b      	ldr	r3, [r3, #16]
 8005c7e:	f003 0320 	and.w	r3, r3, #32
 8005c82:	2b20      	cmp	r3, #32
 8005c84:	d10e      	bne.n	8005ca4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	68db      	ldr	r3, [r3, #12]
 8005c8c:	f003 0320 	and.w	r3, r3, #32
 8005c90:	2b20      	cmp	r3, #32
 8005c92:	d107      	bne.n	8005ca4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f06f 0220 	mvn.w	r2, #32
 8005c9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005c9e:	6878      	ldr	r0, [r7, #4]
 8005ca0:	f000 ff42 	bl	8006b28 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005ca4:	bf00      	nop
 8005ca6:	3708      	adds	r7, #8
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	bd80      	pop	{r7, pc}

08005cac <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005cac:	b580      	push	{r7, lr}
 8005cae:	b086      	sub	sp, #24
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	60f8      	str	r0, [r7, #12]
 8005cb4:	60b9      	str	r1, [r7, #8]
 8005cb6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005cb8:	2300      	movs	r3, #0
 8005cba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005cc2:	2b01      	cmp	r3, #1
 8005cc4:	d101      	bne.n	8005cca <HAL_TIM_IC_ConfigChannel+0x1e>
 8005cc6:	2302      	movs	r3, #2
 8005cc8:	e088      	b.n	8005ddc <HAL_TIM_IC_ConfigChannel+0x130>
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	2201      	movs	r2, #1
 8005cce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d11b      	bne.n	8005d10 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	6818      	ldr	r0, [r3, #0]
 8005cdc:	68bb      	ldr	r3, [r7, #8]
 8005cde:	6819      	ldr	r1, [r3, #0]
 8005ce0:	68bb      	ldr	r3, [r7, #8]
 8005ce2:	685a      	ldr	r2, [r3, #4]
 8005ce4:	68bb      	ldr	r3, [r7, #8]
 8005ce6:	68db      	ldr	r3, [r3, #12]
 8005ce8:	f000 fcb8 	bl	800665c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	699a      	ldr	r2, [r3, #24]
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f022 020c 	bic.w	r2, r2, #12
 8005cfa:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	6999      	ldr	r1, [r3, #24]
 8005d02:	68bb      	ldr	r3, [r7, #8]
 8005d04:	689a      	ldr	r2, [r3, #8]
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	430a      	orrs	r2, r1
 8005d0c:	619a      	str	r2, [r3, #24]
 8005d0e:	e060      	b.n	8005dd2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2b04      	cmp	r3, #4
 8005d14:	d11c      	bne.n	8005d50 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	6818      	ldr	r0, [r3, #0]
 8005d1a:	68bb      	ldr	r3, [r7, #8]
 8005d1c:	6819      	ldr	r1, [r3, #0]
 8005d1e:	68bb      	ldr	r3, [r7, #8]
 8005d20:	685a      	ldr	r2, [r3, #4]
 8005d22:	68bb      	ldr	r3, [r7, #8]
 8005d24:	68db      	ldr	r3, [r3, #12]
 8005d26:	f000 fd3c 	bl	80067a2 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	699a      	ldr	r2, [r3, #24]
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005d38:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	6999      	ldr	r1, [r3, #24]
 8005d40:	68bb      	ldr	r3, [r7, #8]
 8005d42:	689b      	ldr	r3, [r3, #8]
 8005d44:	021a      	lsls	r2, r3, #8
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	430a      	orrs	r2, r1
 8005d4c:	619a      	str	r2, [r3, #24]
 8005d4e:	e040      	b.n	8005dd2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2b08      	cmp	r3, #8
 8005d54:	d11b      	bne.n	8005d8e <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	6818      	ldr	r0, [r3, #0]
 8005d5a:	68bb      	ldr	r3, [r7, #8]
 8005d5c:	6819      	ldr	r1, [r3, #0]
 8005d5e:	68bb      	ldr	r3, [r7, #8]
 8005d60:	685a      	ldr	r2, [r3, #4]
 8005d62:	68bb      	ldr	r3, [r7, #8]
 8005d64:	68db      	ldr	r3, [r3, #12]
 8005d66:	f000 fd89 	bl	800687c <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	69da      	ldr	r2, [r3, #28]
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f022 020c 	bic.w	r2, r2, #12
 8005d78:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	69d9      	ldr	r1, [r3, #28]
 8005d80:	68bb      	ldr	r3, [r7, #8]
 8005d82:	689a      	ldr	r2, [r3, #8]
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	430a      	orrs	r2, r1
 8005d8a:	61da      	str	r2, [r3, #28]
 8005d8c:	e021      	b.n	8005dd2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2b0c      	cmp	r3, #12
 8005d92:	d11c      	bne.n	8005dce <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	6818      	ldr	r0, [r3, #0]
 8005d98:	68bb      	ldr	r3, [r7, #8]
 8005d9a:	6819      	ldr	r1, [r3, #0]
 8005d9c:	68bb      	ldr	r3, [r7, #8]
 8005d9e:	685a      	ldr	r2, [r3, #4]
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	68db      	ldr	r3, [r3, #12]
 8005da4:	f000 fda6 	bl	80068f4 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	69da      	ldr	r2, [r3, #28]
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005db6:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	69d9      	ldr	r1, [r3, #28]
 8005dbe:	68bb      	ldr	r3, [r7, #8]
 8005dc0:	689b      	ldr	r3, [r3, #8]
 8005dc2:	021a      	lsls	r2, r3, #8
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	430a      	orrs	r2, r1
 8005dca:	61da      	str	r2, [r3, #28]
 8005dcc:	e001      	b.n	8005dd2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8005dce:	2301      	movs	r3, #1
 8005dd0:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005dda:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ddc:	4618      	mov	r0, r3
 8005dde:	3718      	adds	r7, #24
 8005de0:	46bd      	mov	sp, r7
 8005de2:	bd80      	pop	{r7, pc}

08005de4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005de4:	b580      	push	{r7, lr}
 8005de6:	b086      	sub	sp, #24
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	60f8      	str	r0, [r7, #12]
 8005dec:	60b9      	str	r1, [r7, #8]
 8005dee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005df0:	2300      	movs	r3, #0
 8005df2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005dfa:	2b01      	cmp	r3, #1
 8005dfc:	d101      	bne.n	8005e02 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005dfe:	2302      	movs	r3, #2
 8005e00:	e0ae      	b.n	8005f60 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	2201      	movs	r2, #1
 8005e06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	2b0c      	cmp	r3, #12
 8005e0e:	f200 809f 	bhi.w	8005f50 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005e12:	a201      	add	r2, pc, #4	; (adr r2, 8005e18 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005e14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e18:	08005e4d 	.word	0x08005e4d
 8005e1c:	08005f51 	.word	0x08005f51
 8005e20:	08005f51 	.word	0x08005f51
 8005e24:	08005f51 	.word	0x08005f51
 8005e28:	08005e8d 	.word	0x08005e8d
 8005e2c:	08005f51 	.word	0x08005f51
 8005e30:	08005f51 	.word	0x08005f51
 8005e34:	08005f51 	.word	0x08005f51
 8005e38:	08005ecf 	.word	0x08005ecf
 8005e3c:	08005f51 	.word	0x08005f51
 8005e40:	08005f51 	.word	0x08005f51
 8005e44:	08005f51 	.word	0x08005f51
 8005e48:	08005f0f 	.word	0x08005f0f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	68b9      	ldr	r1, [r7, #8]
 8005e52:	4618      	mov	r0, r3
 8005e54:	f000 fa52 	bl	80062fc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	699a      	ldr	r2, [r3, #24]
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f042 0208 	orr.w	r2, r2, #8
 8005e66:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	699a      	ldr	r2, [r3, #24]
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f022 0204 	bic.w	r2, r2, #4
 8005e76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	6999      	ldr	r1, [r3, #24]
 8005e7e:	68bb      	ldr	r3, [r7, #8]
 8005e80:	691a      	ldr	r2, [r3, #16]
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	430a      	orrs	r2, r1
 8005e88:	619a      	str	r2, [r3, #24]
      break;
 8005e8a:	e064      	b.n	8005f56 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	68b9      	ldr	r1, [r7, #8]
 8005e92:	4618      	mov	r0, r3
 8005e94:	f000 faa2 	bl	80063dc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	699a      	ldr	r2, [r3, #24]
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005ea6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	699a      	ldr	r2, [r3, #24]
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005eb6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	6999      	ldr	r1, [r3, #24]
 8005ebe:	68bb      	ldr	r3, [r7, #8]
 8005ec0:	691b      	ldr	r3, [r3, #16]
 8005ec2:	021a      	lsls	r2, r3, #8
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	430a      	orrs	r2, r1
 8005eca:	619a      	str	r2, [r3, #24]
      break;
 8005ecc:	e043      	b.n	8005f56 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	68b9      	ldr	r1, [r7, #8]
 8005ed4:	4618      	mov	r0, r3
 8005ed6:	f000 faf7 	bl	80064c8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	69da      	ldr	r2, [r3, #28]
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f042 0208 	orr.w	r2, r2, #8
 8005ee8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	69da      	ldr	r2, [r3, #28]
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f022 0204 	bic.w	r2, r2, #4
 8005ef8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	69d9      	ldr	r1, [r3, #28]
 8005f00:	68bb      	ldr	r3, [r7, #8]
 8005f02:	691a      	ldr	r2, [r3, #16]
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	430a      	orrs	r2, r1
 8005f0a:	61da      	str	r2, [r3, #28]
      break;
 8005f0c:	e023      	b.n	8005f56 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	68b9      	ldr	r1, [r7, #8]
 8005f14:	4618      	mov	r0, r3
 8005f16:	f000 fb4b 	bl	80065b0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	69da      	ldr	r2, [r3, #28]
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005f28:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	69da      	ldr	r2, [r3, #28]
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f38:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	69d9      	ldr	r1, [r3, #28]
 8005f40:	68bb      	ldr	r3, [r7, #8]
 8005f42:	691b      	ldr	r3, [r3, #16]
 8005f44:	021a      	lsls	r2, r3, #8
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	430a      	orrs	r2, r1
 8005f4c:	61da      	str	r2, [r3, #28]
      break;
 8005f4e:	e002      	b.n	8005f56 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005f50:	2301      	movs	r3, #1
 8005f52:	75fb      	strb	r3, [r7, #23]
      break;
 8005f54:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	2200      	movs	r2, #0
 8005f5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005f5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f60:	4618      	mov	r0, r3
 8005f62:	3718      	adds	r7, #24
 8005f64:	46bd      	mov	sp, r7
 8005f66:	bd80      	pop	{r7, pc}

08005f68 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b084      	sub	sp, #16
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
 8005f70:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005f72:	2300      	movs	r3, #0
 8005f74:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f7c:	2b01      	cmp	r3, #1
 8005f7e:	d101      	bne.n	8005f84 <HAL_TIM_ConfigClockSource+0x1c>
 8005f80:	2302      	movs	r3, #2
 8005f82:	e0b4      	b.n	80060ee <HAL_TIM_ConfigClockSource+0x186>
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2201      	movs	r2, #1
 8005f88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2202      	movs	r2, #2
 8005f90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	689b      	ldr	r3, [r3, #8]
 8005f9a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005f9c:	68bb      	ldr	r3, [r7, #8]
 8005f9e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005fa2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005fa4:	68bb      	ldr	r3, [r7, #8]
 8005fa6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005faa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	68ba      	ldr	r2, [r7, #8]
 8005fb2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005fbc:	d03e      	beq.n	800603c <HAL_TIM_ConfigClockSource+0xd4>
 8005fbe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005fc2:	f200 8087 	bhi.w	80060d4 <HAL_TIM_ConfigClockSource+0x16c>
 8005fc6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005fca:	f000 8086 	beq.w	80060da <HAL_TIM_ConfigClockSource+0x172>
 8005fce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005fd2:	d87f      	bhi.n	80060d4 <HAL_TIM_ConfigClockSource+0x16c>
 8005fd4:	2b70      	cmp	r3, #112	; 0x70
 8005fd6:	d01a      	beq.n	800600e <HAL_TIM_ConfigClockSource+0xa6>
 8005fd8:	2b70      	cmp	r3, #112	; 0x70
 8005fda:	d87b      	bhi.n	80060d4 <HAL_TIM_ConfigClockSource+0x16c>
 8005fdc:	2b60      	cmp	r3, #96	; 0x60
 8005fde:	d050      	beq.n	8006082 <HAL_TIM_ConfigClockSource+0x11a>
 8005fe0:	2b60      	cmp	r3, #96	; 0x60
 8005fe2:	d877      	bhi.n	80060d4 <HAL_TIM_ConfigClockSource+0x16c>
 8005fe4:	2b50      	cmp	r3, #80	; 0x50
 8005fe6:	d03c      	beq.n	8006062 <HAL_TIM_ConfigClockSource+0xfa>
 8005fe8:	2b50      	cmp	r3, #80	; 0x50
 8005fea:	d873      	bhi.n	80060d4 <HAL_TIM_ConfigClockSource+0x16c>
 8005fec:	2b40      	cmp	r3, #64	; 0x40
 8005fee:	d058      	beq.n	80060a2 <HAL_TIM_ConfigClockSource+0x13a>
 8005ff0:	2b40      	cmp	r3, #64	; 0x40
 8005ff2:	d86f      	bhi.n	80060d4 <HAL_TIM_ConfigClockSource+0x16c>
 8005ff4:	2b30      	cmp	r3, #48	; 0x30
 8005ff6:	d064      	beq.n	80060c2 <HAL_TIM_ConfigClockSource+0x15a>
 8005ff8:	2b30      	cmp	r3, #48	; 0x30
 8005ffa:	d86b      	bhi.n	80060d4 <HAL_TIM_ConfigClockSource+0x16c>
 8005ffc:	2b20      	cmp	r3, #32
 8005ffe:	d060      	beq.n	80060c2 <HAL_TIM_ConfigClockSource+0x15a>
 8006000:	2b20      	cmp	r3, #32
 8006002:	d867      	bhi.n	80060d4 <HAL_TIM_ConfigClockSource+0x16c>
 8006004:	2b00      	cmp	r3, #0
 8006006:	d05c      	beq.n	80060c2 <HAL_TIM_ConfigClockSource+0x15a>
 8006008:	2b10      	cmp	r3, #16
 800600a:	d05a      	beq.n	80060c2 <HAL_TIM_ConfigClockSource+0x15a>
 800600c:	e062      	b.n	80060d4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6818      	ldr	r0, [r3, #0]
 8006012:	683b      	ldr	r3, [r7, #0]
 8006014:	6899      	ldr	r1, [r3, #8]
 8006016:	683b      	ldr	r3, [r7, #0]
 8006018:	685a      	ldr	r2, [r3, #4]
 800601a:	683b      	ldr	r3, [r7, #0]
 800601c:	68db      	ldr	r3, [r3, #12]
 800601e:	f000 fcc1 	bl	80069a4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	689b      	ldr	r3, [r3, #8]
 8006028:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800602a:	68bb      	ldr	r3, [r7, #8]
 800602c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006030:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	68ba      	ldr	r2, [r7, #8]
 8006038:	609a      	str	r2, [r3, #8]
      break;
 800603a:	e04f      	b.n	80060dc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	6818      	ldr	r0, [r3, #0]
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	6899      	ldr	r1, [r3, #8]
 8006044:	683b      	ldr	r3, [r7, #0]
 8006046:	685a      	ldr	r2, [r3, #4]
 8006048:	683b      	ldr	r3, [r7, #0]
 800604a:	68db      	ldr	r3, [r3, #12]
 800604c:	f000 fcaa 	bl	80069a4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	689a      	ldr	r2, [r3, #8]
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800605e:	609a      	str	r2, [r3, #8]
      break;
 8006060:	e03c      	b.n	80060dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	6818      	ldr	r0, [r3, #0]
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	6859      	ldr	r1, [r3, #4]
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	68db      	ldr	r3, [r3, #12]
 800606e:	461a      	mov	r2, r3
 8006070:	f000 fb68 	bl	8006744 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	2150      	movs	r1, #80	; 0x50
 800607a:	4618      	mov	r0, r3
 800607c:	f000 fc77 	bl	800696e <TIM_ITRx_SetConfig>
      break;
 8006080:	e02c      	b.n	80060dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	6818      	ldr	r0, [r3, #0]
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	6859      	ldr	r1, [r3, #4]
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	68db      	ldr	r3, [r3, #12]
 800608e:	461a      	mov	r2, r3
 8006090:	f000 fbc4 	bl	800681c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	2160      	movs	r1, #96	; 0x60
 800609a:	4618      	mov	r0, r3
 800609c:	f000 fc67 	bl	800696e <TIM_ITRx_SetConfig>
      break;
 80060a0:	e01c      	b.n	80060dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6818      	ldr	r0, [r3, #0]
 80060a6:	683b      	ldr	r3, [r7, #0]
 80060a8:	6859      	ldr	r1, [r3, #4]
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	68db      	ldr	r3, [r3, #12]
 80060ae:	461a      	mov	r2, r3
 80060b0:	f000 fb48 	bl	8006744 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	2140      	movs	r1, #64	; 0x40
 80060ba:	4618      	mov	r0, r3
 80060bc:	f000 fc57 	bl	800696e <TIM_ITRx_SetConfig>
      break;
 80060c0:	e00c      	b.n	80060dc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681a      	ldr	r2, [r3, #0]
 80060c6:	683b      	ldr	r3, [r7, #0]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	4619      	mov	r1, r3
 80060cc:	4610      	mov	r0, r2
 80060ce:	f000 fc4e 	bl	800696e <TIM_ITRx_SetConfig>
      break;
 80060d2:	e003      	b.n	80060dc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80060d4:	2301      	movs	r3, #1
 80060d6:	73fb      	strb	r3, [r7, #15]
      break;
 80060d8:	e000      	b.n	80060dc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80060da:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2201      	movs	r2, #1
 80060e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2200      	movs	r2, #0
 80060e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80060ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80060ee:	4618      	mov	r0, r3
 80060f0:	3710      	adds	r7, #16
 80060f2:	46bd      	mov	sp, r7
 80060f4:	bd80      	pop	{r7, pc}
	...

080060f8 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80060f8:	b480      	push	{r7}
 80060fa:	b085      	sub	sp, #20
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
 8006100:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8006102:	2300      	movs	r3, #0
 8006104:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	2b0c      	cmp	r3, #12
 800610a:	d831      	bhi.n	8006170 <HAL_TIM_ReadCapturedValue+0x78>
 800610c:	a201      	add	r2, pc, #4	; (adr r2, 8006114 <HAL_TIM_ReadCapturedValue+0x1c>)
 800610e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006112:	bf00      	nop
 8006114:	08006149 	.word	0x08006149
 8006118:	08006171 	.word	0x08006171
 800611c:	08006171 	.word	0x08006171
 8006120:	08006171 	.word	0x08006171
 8006124:	08006153 	.word	0x08006153
 8006128:	08006171 	.word	0x08006171
 800612c:	08006171 	.word	0x08006171
 8006130:	08006171 	.word	0x08006171
 8006134:	0800615d 	.word	0x0800615d
 8006138:	08006171 	.word	0x08006171
 800613c:	08006171 	.word	0x08006171
 8006140:	08006171 	.word	0x08006171
 8006144:	08006167 	.word	0x08006167
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800614e:	60fb      	str	r3, [r7, #12]

      break;
 8006150:	e00f      	b.n	8006172 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006158:	60fb      	str	r3, [r7, #12]

      break;
 800615a:	e00a      	b.n	8006172 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006162:	60fb      	str	r3, [r7, #12]

      break;
 8006164:	e005      	b.n	8006172 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800616c:	60fb      	str	r3, [r7, #12]

      break;
 800616e:	e000      	b.n	8006172 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8006170:	bf00      	nop
  }

  return tmpreg;
 8006172:	68fb      	ldr	r3, [r7, #12]
}
 8006174:	4618      	mov	r0, r3
 8006176:	3714      	adds	r7, #20
 8006178:	46bd      	mov	sp, r7
 800617a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617e:	4770      	bx	lr

08006180 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006180:	b480      	push	{r7}
 8006182:	b083      	sub	sp, #12
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006188:	bf00      	nop
 800618a:	370c      	adds	r7, #12
 800618c:	46bd      	mov	sp, r7
 800618e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006192:	4770      	bx	lr

08006194 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006194:	b480      	push	{r7}
 8006196:	b083      	sub	sp, #12
 8006198:	af00      	add	r7, sp, #0
 800619a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800619c:	bf00      	nop
 800619e:	370c      	adds	r7, #12
 80061a0:	46bd      	mov	sp, r7
 80061a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a6:	4770      	bx	lr

080061a8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80061a8:	b480      	push	{r7}
 80061aa:	b083      	sub	sp, #12
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80061b0:	bf00      	nop
 80061b2:	370c      	adds	r7, #12
 80061b4:	46bd      	mov	sp, r7
 80061b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ba:	4770      	bx	lr

080061bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80061bc:	b480      	push	{r7}
 80061be:	b085      	sub	sp, #20
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
 80061c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	4a40      	ldr	r2, [pc, #256]	; (80062d0 <TIM_Base_SetConfig+0x114>)
 80061d0:	4293      	cmp	r3, r2
 80061d2:	d013      	beq.n	80061fc <TIM_Base_SetConfig+0x40>
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061da:	d00f      	beq.n	80061fc <TIM_Base_SetConfig+0x40>
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	4a3d      	ldr	r2, [pc, #244]	; (80062d4 <TIM_Base_SetConfig+0x118>)
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d00b      	beq.n	80061fc <TIM_Base_SetConfig+0x40>
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	4a3c      	ldr	r2, [pc, #240]	; (80062d8 <TIM_Base_SetConfig+0x11c>)
 80061e8:	4293      	cmp	r3, r2
 80061ea:	d007      	beq.n	80061fc <TIM_Base_SetConfig+0x40>
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	4a3b      	ldr	r2, [pc, #236]	; (80062dc <TIM_Base_SetConfig+0x120>)
 80061f0:	4293      	cmp	r3, r2
 80061f2:	d003      	beq.n	80061fc <TIM_Base_SetConfig+0x40>
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	4a3a      	ldr	r2, [pc, #232]	; (80062e0 <TIM_Base_SetConfig+0x124>)
 80061f8:	4293      	cmp	r3, r2
 80061fa:	d108      	bne.n	800620e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006202:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006204:	683b      	ldr	r3, [r7, #0]
 8006206:	685b      	ldr	r3, [r3, #4]
 8006208:	68fa      	ldr	r2, [r7, #12]
 800620a:	4313      	orrs	r3, r2
 800620c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	4a2f      	ldr	r2, [pc, #188]	; (80062d0 <TIM_Base_SetConfig+0x114>)
 8006212:	4293      	cmp	r3, r2
 8006214:	d02b      	beq.n	800626e <TIM_Base_SetConfig+0xb2>
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800621c:	d027      	beq.n	800626e <TIM_Base_SetConfig+0xb2>
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	4a2c      	ldr	r2, [pc, #176]	; (80062d4 <TIM_Base_SetConfig+0x118>)
 8006222:	4293      	cmp	r3, r2
 8006224:	d023      	beq.n	800626e <TIM_Base_SetConfig+0xb2>
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	4a2b      	ldr	r2, [pc, #172]	; (80062d8 <TIM_Base_SetConfig+0x11c>)
 800622a:	4293      	cmp	r3, r2
 800622c:	d01f      	beq.n	800626e <TIM_Base_SetConfig+0xb2>
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	4a2a      	ldr	r2, [pc, #168]	; (80062dc <TIM_Base_SetConfig+0x120>)
 8006232:	4293      	cmp	r3, r2
 8006234:	d01b      	beq.n	800626e <TIM_Base_SetConfig+0xb2>
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	4a29      	ldr	r2, [pc, #164]	; (80062e0 <TIM_Base_SetConfig+0x124>)
 800623a:	4293      	cmp	r3, r2
 800623c:	d017      	beq.n	800626e <TIM_Base_SetConfig+0xb2>
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	4a28      	ldr	r2, [pc, #160]	; (80062e4 <TIM_Base_SetConfig+0x128>)
 8006242:	4293      	cmp	r3, r2
 8006244:	d013      	beq.n	800626e <TIM_Base_SetConfig+0xb2>
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	4a27      	ldr	r2, [pc, #156]	; (80062e8 <TIM_Base_SetConfig+0x12c>)
 800624a:	4293      	cmp	r3, r2
 800624c:	d00f      	beq.n	800626e <TIM_Base_SetConfig+0xb2>
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	4a26      	ldr	r2, [pc, #152]	; (80062ec <TIM_Base_SetConfig+0x130>)
 8006252:	4293      	cmp	r3, r2
 8006254:	d00b      	beq.n	800626e <TIM_Base_SetConfig+0xb2>
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	4a25      	ldr	r2, [pc, #148]	; (80062f0 <TIM_Base_SetConfig+0x134>)
 800625a:	4293      	cmp	r3, r2
 800625c:	d007      	beq.n	800626e <TIM_Base_SetConfig+0xb2>
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	4a24      	ldr	r2, [pc, #144]	; (80062f4 <TIM_Base_SetConfig+0x138>)
 8006262:	4293      	cmp	r3, r2
 8006264:	d003      	beq.n	800626e <TIM_Base_SetConfig+0xb2>
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	4a23      	ldr	r2, [pc, #140]	; (80062f8 <TIM_Base_SetConfig+0x13c>)
 800626a:	4293      	cmp	r3, r2
 800626c:	d108      	bne.n	8006280 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006274:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006276:	683b      	ldr	r3, [r7, #0]
 8006278:	68db      	ldr	r3, [r3, #12]
 800627a:	68fa      	ldr	r2, [r7, #12]
 800627c:	4313      	orrs	r3, r2
 800627e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006286:	683b      	ldr	r3, [r7, #0]
 8006288:	695b      	ldr	r3, [r3, #20]
 800628a:	4313      	orrs	r3, r2
 800628c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	68fa      	ldr	r2, [r7, #12]
 8006292:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	689a      	ldr	r2, [r3, #8]
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	681a      	ldr	r2, [r3, #0]
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	4a0a      	ldr	r2, [pc, #40]	; (80062d0 <TIM_Base_SetConfig+0x114>)
 80062a8:	4293      	cmp	r3, r2
 80062aa:	d003      	beq.n	80062b4 <TIM_Base_SetConfig+0xf8>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	4a0c      	ldr	r2, [pc, #48]	; (80062e0 <TIM_Base_SetConfig+0x124>)
 80062b0:	4293      	cmp	r3, r2
 80062b2:	d103      	bne.n	80062bc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	691a      	ldr	r2, [r3, #16]
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2201      	movs	r2, #1
 80062c0:	615a      	str	r2, [r3, #20]
}
 80062c2:	bf00      	nop
 80062c4:	3714      	adds	r7, #20
 80062c6:	46bd      	mov	sp, r7
 80062c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062cc:	4770      	bx	lr
 80062ce:	bf00      	nop
 80062d0:	40010000 	.word	0x40010000
 80062d4:	40000400 	.word	0x40000400
 80062d8:	40000800 	.word	0x40000800
 80062dc:	40000c00 	.word	0x40000c00
 80062e0:	40010400 	.word	0x40010400
 80062e4:	40014000 	.word	0x40014000
 80062e8:	40014400 	.word	0x40014400
 80062ec:	40014800 	.word	0x40014800
 80062f0:	40001800 	.word	0x40001800
 80062f4:	40001c00 	.word	0x40001c00
 80062f8:	40002000 	.word	0x40002000

080062fc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80062fc:	b480      	push	{r7}
 80062fe:	b087      	sub	sp, #28
 8006300:	af00      	add	r7, sp, #0
 8006302:	6078      	str	r0, [r7, #4]
 8006304:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6a1b      	ldr	r3, [r3, #32]
 800630a:	f023 0201 	bic.w	r2, r3, #1
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6a1b      	ldr	r3, [r3, #32]
 8006316:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	685b      	ldr	r3, [r3, #4]
 800631c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	699b      	ldr	r3, [r3, #24]
 8006322:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800632a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	f023 0303 	bic.w	r3, r3, #3
 8006332:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	68fa      	ldr	r2, [r7, #12]
 800633a:	4313      	orrs	r3, r2
 800633c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800633e:	697b      	ldr	r3, [r7, #20]
 8006340:	f023 0302 	bic.w	r3, r3, #2
 8006344:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006346:	683b      	ldr	r3, [r7, #0]
 8006348:	689b      	ldr	r3, [r3, #8]
 800634a:	697a      	ldr	r2, [r7, #20]
 800634c:	4313      	orrs	r3, r2
 800634e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	4a20      	ldr	r2, [pc, #128]	; (80063d4 <TIM_OC1_SetConfig+0xd8>)
 8006354:	4293      	cmp	r3, r2
 8006356:	d003      	beq.n	8006360 <TIM_OC1_SetConfig+0x64>
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	4a1f      	ldr	r2, [pc, #124]	; (80063d8 <TIM_OC1_SetConfig+0xdc>)
 800635c:	4293      	cmp	r3, r2
 800635e:	d10c      	bne.n	800637a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006360:	697b      	ldr	r3, [r7, #20]
 8006362:	f023 0308 	bic.w	r3, r3, #8
 8006366:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006368:	683b      	ldr	r3, [r7, #0]
 800636a:	68db      	ldr	r3, [r3, #12]
 800636c:	697a      	ldr	r2, [r7, #20]
 800636e:	4313      	orrs	r3, r2
 8006370:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006372:	697b      	ldr	r3, [r7, #20]
 8006374:	f023 0304 	bic.w	r3, r3, #4
 8006378:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	4a15      	ldr	r2, [pc, #84]	; (80063d4 <TIM_OC1_SetConfig+0xd8>)
 800637e:	4293      	cmp	r3, r2
 8006380:	d003      	beq.n	800638a <TIM_OC1_SetConfig+0x8e>
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	4a14      	ldr	r2, [pc, #80]	; (80063d8 <TIM_OC1_SetConfig+0xdc>)
 8006386:	4293      	cmp	r3, r2
 8006388:	d111      	bne.n	80063ae <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800638a:	693b      	ldr	r3, [r7, #16]
 800638c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006390:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006392:	693b      	ldr	r3, [r7, #16]
 8006394:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006398:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	695b      	ldr	r3, [r3, #20]
 800639e:	693a      	ldr	r2, [r7, #16]
 80063a0:	4313      	orrs	r3, r2
 80063a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	699b      	ldr	r3, [r3, #24]
 80063a8:	693a      	ldr	r2, [r7, #16]
 80063aa:	4313      	orrs	r3, r2
 80063ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	693a      	ldr	r2, [r7, #16]
 80063b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	68fa      	ldr	r2, [r7, #12]
 80063b8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	685a      	ldr	r2, [r3, #4]
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	697a      	ldr	r2, [r7, #20]
 80063c6:	621a      	str	r2, [r3, #32]
}
 80063c8:	bf00      	nop
 80063ca:	371c      	adds	r7, #28
 80063cc:	46bd      	mov	sp, r7
 80063ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d2:	4770      	bx	lr
 80063d4:	40010000 	.word	0x40010000
 80063d8:	40010400 	.word	0x40010400

080063dc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80063dc:	b480      	push	{r7}
 80063de:	b087      	sub	sp, #28
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
 80063e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6a1b      	ldr	r3, [r3, #32]
 80063ea:	f023 0210 	bic.w	r2, r3, #16
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6a1b      	ldr	r3, [r3, #32]
 80063f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	685b      	ldr	r3, [r3, #4]
 80063fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	699b      	ldr	r3, [r3, #24]
 8006402:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800640a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006412:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006414:	683b      	ldr	r3, [r7, #0]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	021b      	lsls	r3, r3, #8
 800641a:	68fa      	ldr	r2, [r7, #12]
 800641c:	4313      	orrs	r3, r2
 800641e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006420:	697b      	ldr	r3, [r7, #20]
 8006422:	f023 0320 	bic.w	r3, r3, #32
 8006426:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006428:	683b      	ldr	r3, [r7, #0]
 800642a:	689b      	ldr	r3, [r3, #8]
 800642c:	011b      	lsls	r3, r3, #4
 800642e:	697a      	ldr	r2, [r7, #20]
 8006430:	4313      	orrs	r3, r2
 8006432:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	4a22      	ldr	r2, [pc, #136]	; (80064c0 <TIM_OC2_SetConfig+0xe4>)
 8006438:	4293      	cmp	r3, r2
 800643a:	d003      	beq.n	8006444 <TIM_OC2_SetConfig+0x68>
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	4a21      	ldr	r2, [pc, #132]	; (80064c4 <TIM_OC2_SetConfig+0xe8>)
 8006440:	4293      	cmp	r3, r2
 8006442:	d10d      	bne.n	8006460 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006444:	697b      	ldr	r3, [r7, #20]
 8006446:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800644a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800644c:	683b      	ldr	r3, [r7, #0]
 800644e:	68db      	ldr	r3, [r3, #12]
 8006450:	011b      	lsls	r3, r3, #4
 8006452:	697a      	ldr	r2, [r7, #20]
 8006454:	4313      	orrs	r3, r2
 8006456:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006458:	697b      	ldr	r3, [r7, #20]
 800645a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800645e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	4a17      	ldr	r2, [pc, #92]	; (80064c0 <TIM_OC2_SetConfig+0xe4>)
 8006464:	4293      	cmp	r3, r2
 8006466:	d003      	beq.n	8006470 <TIM_OC2_SetConfig+0x94>
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	4a16      	ldr	r2, [pc, #88]	; (80064c4 <TIM_OC2_SetConfig+0xe8>)
 800646c:	4293      	cmp	r3, r2
 800646e:	d113      	bne.n	8006498 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006470:	693b      	ldr	r3, [r7, #16]
 8006472:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006476:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006478:	693b      	ldr	r3, [r7, #16]
 800647a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800647e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006480:	683b      	ldr	r3, [r7, #0]
 8006482:	695b      	ldr	r3, [r3, #20]
 8006484:	009b      	lsls	r3, r3, #2
 8006486:	693a      	ldr	r2, [r7, #16]
 8006488:	4313      	orrs	r3, r2
 800648a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800648c:	683b      	ldr	r3, [r7, #0]
 800648e:	699b      	ldr	r3, [r3, #24]
 8006490:	009b      	lsls	r3, r3, #2
 8006492:	693a      	ldr	r2, [r7, #16]
 8006494:	4313      	orrs	r3, r2
 8006496:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	693a      	ldr	r2, [r7, #16]
 800649c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	68fa      	ldr	r2, [r7, #12]
 80064a2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80064a4:	683b      	ldr	r3, [r7, #0]
 80064a6:	685a      	ldr	r2, [r3, #4]
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	697a      	ldr	r2, [r7, #20]
 80064b0:	621a      	str	r2, [r3, #32]
}
 80064b2:	bf00      	nop
 80064b4:	371c      	adds	r7, #28
 80064b6:	46bd      	mov	sp, r7
 80064b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064bc:	4770      	bx	lr
 80064be:	bf00      	nop
 80064c0:	40010000 	.word	0x40010000
 80064c4:	40010400 	.word	0x40010400

080064c8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80064c8:	b480      	push	{r7}
 80064ca:	b087      	sub	sp, #28
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
 80064d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6a1b      	ldr	r3, [r3, #32]
 80064d6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6a1b      	ldr	r3, [r3, #32]
 80064e2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	685b      	ldr	r3, [r3, #4]
 80064e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	69db      	ldr	r3, [r3, #28]
 80064ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	f023 0303 	bic.w	r3, r3, #3
 80064fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006500:	683b      	ldr	r3, [r7, #0]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	68fa      	ldr	r2, [r7, #12]
 8006506:	4313      	orrs	r3, r2
 8006508:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800650a:	697b      	ldr	r3, [r7, #20]
 800650c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006510:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006512:	683b      	ldr	r3, [r7, #0]
 8006514:	689b      	ldr	r3, [r3, #8]
 8006516:	021b      	lsls	r3, r3, #8
 8006518:	697a      	ldr	r2, [r7, #20]
 800651a:	4313      	orrs	r3, r2
 800651c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	4a21      	ldr	r2, [pc, #132]	; (80065a8 <TIM_OC3_SetConfig+0xe0>)
 8006522:	4293      	cmp	r3, r2
 8006524:	d003      	beq.n	800652e <TIM_OC3_SetConfig+0x66>
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	4a20      	ldr	r2, [pc, #128]	; (80065ac <TIM_OC3_SetConfig+0xe4>)
 800652a:	4293      	cmp	r3, r2
 800652c:	d10d      	bne.n	800654a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800652e:	697b      	ldr	r3, [r7, #20]
 8006530:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006534:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	68db      	ldr	r3, [r3, #12]
 800653a:	021b      	lsls	r3, r3, #8
 800653c:	697a      	ldr	r2, [r7, #20]
 800653e:	4313      	orrs	r3, r2
 8006540:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006542:	697b      	ldr	r3, [r7, #20]
 8006544:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006548:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	4a16      	ldr	r2, [pc, #88]	; (80065a8 <TIM_OC3_SetConfig+0xe0>)
 800654e:	4293      	cmp	r3, r2
 8006550:	d003      	beq.n	800655a <TIM_OC3_SetConfig+0x92>
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	4a15      	ldr	r2, [pc, #84]	; (80065ac <TIM_OC3_SetConfig+0xe4>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d113      	bne.n	8006582 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800655a:	693b      	ldr	r3, [r7, #16]
 800655c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006560:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006562:	693b      	ldr	r3, [r7, #16]
 8006564:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006568:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800656a:	683b      	ldr	r3, [r7, #0]
 800656c:	695b      	ldr	r3, [r3, #20]
 800656e:	011b      	lsls	r3, r3, #4
 8006570:	693a      	ldr	r2, [r7, #16]
 8006572:	4313      	orrs	r3, r2
 8006574:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	699b      	ldr	r3, [r3, #24]
 800657a:	011b      	lsls	r3, r3, #4
 800657c:	693a      	ldr	r2, [r7, #16]
 800657e:	4313      	orrs	r3, r2
 8006580:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	693a      	ldr	r2, [r7, #16]
 8006586:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	68fa      	ldr	r2, [r7, #12]
 800658c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800658e:	683b      	ldr	r3, [r7, #0]
 8006590:	685a      	ldr	r2, [r3, #4]
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	697a      	ldr	r2, [r7, #20]
 800659a:	621a      	str	r2, [r3, #32]
}
 800659c:	bf00      	nop
 800659e:	371c      	adds	r7, #28
 80065a0:	46bd      	mov	sp, r7
 80065a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a6:	4770      	bx	lr
 80065a8:	40010000 	.word	0x40010000
 80065ac:	40010400 	.word	0x40010400

080065b0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80065b0:	b480      	push	{r7}
 80065b2:	b087      	sub	sp, #28
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
 80065b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6a1b      	ldr	r3, [r3, #32]
 80065be:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	6a1b      	ldr	r3, [r3, #32]
 80065ca:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	685b      	ldr	r3, [r3, #4]
 80065d0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	69db      	ldr	r3, [r3, #28]
 80065d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80065de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80065e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80065e8:	683b      	ldr	r3, [r7, #0]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	021b      	lsls	r3, r3, #8
 80065ee:	68fa      	ldr	r2, [r7, #12]
 80065f0:	4313      	orrs	r3, r2
 80065f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80065f4:	693b      	ldr	r3, [r7, #16]
 80065f6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80065fa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	689b      	ldr	r3, [r3, #8]
 8006600:	031b      	lsls	r3, r3, #12
 8006602:	693a      	ldr	r2, [r7, #16]
 8006604:	4313      	orrs	r3, r2
 8006606:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	4a12      	ldr	r2, [pc, #72]	; (8006654 <TIM_OC4_SetConfig+0xa4>)
 800660c:	4293      	cmp	r3, r2
 800660e:	d003      	beq.n	8006618 <TIM_OC4_SetConfig+0x68>
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	4a11      	ldr	r2, [pc, #68]	; (8006658 <TIM_OC4_SetConfig+0xa8>)
 8006614:	4293      	cmp	r3, r2
 8006616:	d109      	bne.n	800662c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006618:	697b      	ldr	r3, [r7, #20]
 800661a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800661e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006620:	683b      	ldr	r3, [r7, #0]
 8006622:	695b      	ldr	r3, [r3, #20]
 8006624:	019b      	lsls	r3, r3, #6
 8006626:	697a      	ldr	r2, [r7, #20]
 8006628:	4313      	orrs	r3, r2
 800662a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	697a      	ldr	r2, [r7, #20]
 8006630:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	68fa      	ldr	r2, [r7, #12]
 8006636:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	685a      	ldr	r2, [r3, #4]
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	693a      	ldr	r2, [r7, #16]
 8006644:	621a      	str	r2, [r3, #32]
}
 8006646:	bf00      	nop
 8006648:	371c      	adds	r7, #28
 800664a:	46bd      	mov	sp, r7
 800664c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006650:	4770      	bx	lr
 8006652:	bf00      	nop
 8006654:	40010000 	.word	0x40010000
 8006658:	40010400 	.word	0x40010400

0800665c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800665c:	b480      	push	{r7}
 800665e:	b087      	sub	sp, #28
 8006660:	af00      	add	r7, sp, #0
 8006662:	60f8      	str	r0, [r7, #12]
 8006664:	60b9      	str	r1, [r7, #8]
 8006666:	607a      	str	r2, [r7, #4]
 8006668:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	6a1b      	ldr	r3, [r3, #32]
 800666e:	f023 0201 	bic.w	r2, r3, #1
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	699b      	ldr	r3, [r3, #24]
 800667a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	6a1b      	ldr	r3, [r3, #32]
 8006680:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	4a28      	ldr	r2, [pc, #160]	; (8006728 <TIM_TI1_SetConfig+0xcc>)
 8006686:	4293      	cmp	r3, r2
 8006688:	d01b      	beq.n	80066c2 <TIM_TI1_SetConfig+0x66>
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006690:	d017      	beq.n	80066c2 <TIM_TI1_SetConfig+0x66>
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	4a25      	ldr	r2, [pc, #148]	; (800672c <TIM_TI1_SetConfig+0xd0>)
 8006696:	4293      	cmp	r3, r2
 8006698:	d013      	beq.n	80066c2 <TIM_TI1_SetConfig+0x66>
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	4a24      	ldr	r2, [pc, #144]	; (8006730 <TIM_TI1_SetConfig+0xd4>)
 800669e:	4293      	cmp	r3, r2
 80066a0:	d00f      	beq.n	80066c2 <TIM_TI1_SetConfig+0x66>
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	4a23      	ldr	r2, [pc, #140]	; (8006734 <TIM_TI1_SetConfig+0xd8>)
 80066a6:	4293      	cmp	r3, r2
 80066a8:	d00b      	beq.n	80066c2 <TIM_TI1_SetConfig+0x66>
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	4a22      	ldr	r2, [pc, #136]	; (8006738 <TIM_TI1_SetConfig+0xdc>)
 80066ae:	4293      	cmp	r3, r2
 80066b0:	d007      	beq.n	80066c2 <TIM_TI1_SetConfig+0x66>
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	4a21      	ldr	r2, [pc, #132]	; (800673c <TIM_TI1_SetConfig+0xe0>)
 80066b6:	4293      	cmp	r3, r2
 80066b8:	d003      	beq.n	80066c2 <TIM_TI1_SetConfig+0x66>
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	4a20      	ldr	r2, [pc, #128]	; (8006740 <TIM_TI1_SetConfig+0xe4>)
 80066be:	4293      	cmp	r3, r2
 80066c0:	d101      	bne.n	80066c6 <TIM_TI1_SetConfig+0x6a>
 80066c2:	2301      	movs	r3, #1
 80066c4:	e000      	b.n	80066c8 <TIM_TI1_SetConfig+0x6c>
 80066c6:	2300      	movs	r3, #0
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d008      	beq.n	80066de <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80066cc:	697b      	ldr	r3, [r7, #20]
 80066ce:	f023 0303 	bic.w	r3, r3, #3
 80066d2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80066d4:	697a      	ldr	r2, [r7, #20]
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	4313      	orrs	r3, r2
 80066da:	617b      	str	r3, [r7, #20]
 80066dc:	e003      	b.n	80066e6 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80066de:	697b      	ldr	r3, [r7, #20]
 80066e0:	f043 0301 	orr.w	r3, r3, #1
 80066e4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80066e6:	697b      	ldr	r3, [r7, #20]
 80066e8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80066ec:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	011b      	lsls	r3, r3, #4
 80066f2:	b2db      	uxtb	r3, r3
 80066f4:	697a      	ldr	r2, [r7, #20]
 80066f6:	4313      	orrs	r3, r2
 80066f8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80066fa:	693b      	ldr	r3, [r7, #16]
 80066fc:	f023 030a 	bic.w	r3, r3, #10
 8006700:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006702:	68bb      	ldr	r3, [r7, #8]
 8006704:	f003 030a 	and.w	r3, r3, #10
 8006708:	693a      	ldr	r2, [r7, #16]
 800670a:	4313      	orrs	r3, r2
 800670c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	697a      	ldr	r2, [r7, #20]
 8006712:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	693a      	ldr	r2, [r7, #16]
 8006718:	621a      	str	r2, [r3, #32]
}
 800671a:	bf00      	nop
 800671c:	371c      	adds	r7, #28
 800671e:	46bd      	mov	sp, r7
 8006720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006724:	4770      	bx	lr
 8006726:	bf00      	nop
 8006728:	40010000 	.word	0x40010000
 800672c:	40000400 	.word	0x40000400
 8006730:	40000800 	.word	0x40000800
 8006734:	40000c00 	.word	0x40000c00
 8006738:	40010400 	.word	0x40010400
 800673c:	40014000 	.word	0x40014000
 8006740:	40001800 	.word	0x40001800

08006744 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006744:	b480      	push	{r7}
 8006746:	b087      	sub	sp, #28
 8006748:	af00      	add	r7, sp, #0
 800674a:	60f8      	str	r0, [r7, #12]
 800674c:	60b9      	str	r1, [r7, #8]
 800674e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	6a1b      	ldr	r3, [r3, #32]
 8006754:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	6a1b      	ldr	r3, [r3, #32]
 800675a:	f023 0201 	bic.w	r2, r3, #1
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	699b      	ldr	r3, [r3, #24]
 8006766:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006768:	693b      	ldr	r3, [r7, #16]
 800676a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800676e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	011b      	lsls	r3, r3, #4
 8006774:	693a      	ldr	r2, [r7, #16]
 8006776:	4313      	orrs	r3, r2
 8006778:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800677a:	697b      	ldr	r3, [r7, #20]
 800677c:	f023 030a 	bic.w	r3, r3, #10
 8006780:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006782:	697a      	ldr	r2, [r7, #20]
 8006784:	68bb      	ldr	r3, [r7, #8]
 8006786:	4313      	orrs	r3, r2
 8006788:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	693a      	ldr	r2, [r7, #16]
 800678e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	697a      	ldr	r2, [r7, #20]
 8006794:	621a      	str	r2, [r3, #32]
}
 8006796:	bf00      	nop
 8006798:	371c      	adds	r7, #28
 800679a:	46bd      	mov	sp, r7
 800679c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a0:	4770      	bx	lr

080067a2 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80067a2:	b480      	push	{r7}
 80067a4:	b087      	sub	sp, #28
 80067a6:	af00      	add	r7, sp, #0
 80067a8:	60f8      	str	r0, [r7, #12]
 80067aa:	60b9      	str	r1, [r7, #8]
 80067ac:	607a      	str	r2, [r7, #4]
 80067ae:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	6a1b      	ldr	r3, [r3, #32]
 80067b4:	f023 0210 	bic.w	r2, r3, #16
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	699b      	ldr	r3, [r3, #24]
 80067c0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	6a1b      	ldr	r3, [r3, #32]
 80067c6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80067c8:	697b      	ldr	r3, [r7, #20]
 80067ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067ce:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	021b      	lsls	r3, r3, #8
 80067d4:	697a      	ldr	r2, [r7, #20]
 80067d6:	4313      	orrs	r3, r2
 80067d8:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80067da:	697b      	ldr	r3, [r7, #20]
 80067dc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80067e0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80067e2:	683b      	ldr	r3, [r7, #0]
 80067e4:	031b      	lsls	r3, r3, #12
 80067e6:	b29b      	uxth	r3, r3
 80067e8:	697a      	ldr	r2, [r7, #20]
 80067ea:	4313      	orrs	r3, r2
 80067ec:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80067ee:	693b      	ldr	r3, [r7, #16]
 80067f0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80067f4:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80067f6:	68bb      	ldr	r3, [r7, #8]
 80067f8:	011b      	lsls	r3, r3, #4
 80067fa:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80067fe:	693a      	ldr	r2, [r7, #16]
 8006800:	4313      	orrs	r3, r2
 8006802:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	697a      	ldr	r2, [r7, #20]
 8006808:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	693a      	ldr	r2, [r7, #16]
 800680e:	621a      	str	r2, [r3, #32]
}
 8006810:	bf00      	nop
 8006812:	371c      	adds	r7, #28
 8006814:	46bd      	mov	sp, r7
 8006816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681a:	4770      	bx	lr

0800681c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800681c:	b480      	push	{r7}
 800681e:	b087      	sub	sp, #28
 8006820:	af00      	add	r7, sp, #0
 8006822:	60f8      	str	r0, [r7, #12]
 8006824:	60b9      	str	r1, [r7, #8]
 8006826:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	6a1b      	ldr	r3, [r3, #32]
 800682c:	f023 0210 	bic.w	r2, r3, #16
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	699b      	ldr	r3, [r3, #24]
 8006838:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	6a1b      	ldr	r3, [r3, #32]
 800683e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006840:	697b      	ldr	r3, [r7, #20]
 8006842:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006846:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	031b      	lsls	r3, r3, #12
 800684c:	697a      	ldr	r2, [r7, #20]
 800684e:	4313      	orrs	r3, r2
 8006850:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006852:	693b      	ldr	r3, [r7, #16]
 8006854:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006858:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800685a:	68bb      	ldr	r3, [r7, #8]
 800685c:	011b      	lsls	r3, r3, #4
 800685e:	693a      	ldr	r2, [r7, #16]
 8006860:	4313      	orrs	r3, r2
 8006862:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	697a      	ldr	r2, [r7, #20]
 8006868:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	693a      	ldr	r2, [r7, #16]
 800686e:	621a      	str	r2, [r3, #32]
}
 8006870:	bf00      	nop
 8006872:	371c      	adds	r7, #28
 8006874:	46bd      	mov	sp, r7
 8006876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687a:	4770      	bx	lr

0800687c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800687c:	b480      	push	{r7}
 800687e:	b087      	sub	sp, #28
 8006880:	af00      	add	r7, sp, #0
 8006882:	60f8      	str	r0, [r7, #12]
 8006884:	60b9      	str	r1, [r7, #8]
 8006886:	607a      	str	r2, [r7, #4]
 8006888:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	6a1b      	ldr	r3, [r3, #32]
 800688e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	69db      	ldr	r3, [r3, #28]
 800689a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	6a1b      	ldr	r3, [r3, #32]
 80068a0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80068a2:	697b      	ldr	r3, [r7, #20]
 80068a4:	f023 0303 	bic.w	r3, r3, #3
 80068a8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80068aa:	697a      	ldr	r2, [r7, #20]
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	4313      	orrs	r3, r2
 80068b0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80068b2:	697b      	ldr	r3, [r7, #20]
 80068b4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80068b8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80068ba:	683b      	ldr	r3, [r7, #0]
 80068bc:	011b      	lsls	r3, r3, #4
 80068be:	b2db      	uxtb	r3, r3
 80068c0:	697a      	ldr	r2, [r7, #20]
 80068c2:	4313      	orrs	r3, r2
 80068c4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80068c6:	693b      	ldr	r3, [r7, #16]
 80068c8:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80068cc:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80068ce:	68bb      	ldr	r3, [r7, #8]
 80068d0:	021b      	lsls	r3, r3, #8
 80068d2:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80068d6:	693a      	ldr	r2, [r7, #16]
 80068d8:	4313      	orrs	r3, r2
 80068da:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	697a      	ldr	r2, [r7, #20]
 80068e0:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	693a      	ldr	r2, [r7, #16]
 80068e6:	621a      	str	r2, [r3, #32]
}
 80068e8:	bf00      	nop
 80068ea:	371c      	adds	r7, #28
 80068ec:	46bd      	mov	sp, r7
 80068ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f2:	4770      	bx	lr

080068f4 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80068f4:	b480      	push	{r7}
 80068f6:	b087      	sub	sp, #28
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	60f8      	str	r0, [r7, #12]
 80068fc:	60b9      	str	r1, [r7, #8]
 80068fe:	607a      	str	r2, [r7, #4]
 8006900:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	6a1b      	ldr	r3, [r3, #32]
 8006906:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	69db      	ldr	r3, [r3, #28]
 8006912:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	6a1b      	ldr	r3, [r3, #32]
 8006918:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800691a:	697b      	ldr	r3, [r7, #20]
 800691c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006920:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	021b      	lsls	r3, r3, #8
 8006926:	697a      	ldr	r2, [r7, #20]
 8006928:	4313      	orrs	r3, r2
 800692a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800692c:	697b      	ldr	r3, [r7, #20]
 800692e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006932:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006934:	683b      	ldr	r3, [r7, #0]
 8006936:	031b      	lsls	r3, r3, #12
 8006938:	b29b      	uxth	r3, r3
 800693a:	697a      	ldr	r2, [r7, #20]
 800693c:	4313      	orrs	r3, r2
 800693e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006940:	693b      	ldr	r3, [r7, #16]
 8006942:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8006946:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006948:	68bb      	ldr	r3, [r7, #8]
 800694a:	031b      	lsls	r3, r3, #12
 800694c:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8006950:	693a      	ldr	r2, [r7, #16]
 8006952:	4313      	orrs	r3, r2
 8006954:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	697a      	ldr	r2, [r7, #20]
 800695a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	693a      	ldr	r2, [r7, #16]
 8006960:	621a      	str	r2, [r3, #32]
}
 8006962:	bf00      	nop
 8006964:	371c      	adds	r7, #28
 8006966:	46bd      	mov	sp, r7
 8006968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696c:	4770      	bx	lr

0800696e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800696e:	b480      	push	{r7}
 8006970:	b085      	sub	sp, #20
 8006972:	af00      	add	r7, sp, #0
 8006974:	6078      	str	r0, [r7, #4]
 8006976:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	689b      	ldr	r3, [r3, #8]
 800697c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006984:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006986:	683a      	ldr	r2, [r7, #0]
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	4313      	orrs	r3, r2
 800698c:	f043 0307 	orr.w	r3, r3, #7
 8006990:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	68fa      	ldr	r2, [r7, #12]
 8006996:	609a      	str	r2, [r3, #8]
}
 8006998:	bf00      	nop
 800699a:	3714      	adds	r7, #20
 800699c:	46bd      	mov	sp, r7
 800699e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a2:	4770      	bx	lr

080069a4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80069a4:	b480      	push	{r7}
 80069a6:	b087      	sub	sp, #28
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	60f8      	str	r0, [r7, #12]
 80069ac:	60b9      	str	r1, [r7, #8]
 80069ae:	607a      	str	r2, [r7, #4]
 80069b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	689b      	ldr	r3, [r3, #8]
 80069b6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80069b8:	697b      	ldr	r3, [r7, #20]
 80069ba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80069be:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	021a      	lsls	r2, r3, #8
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	431a      	orrs	r2, r3
 80069c8:	68bb      	ldr	r3, [r7, #8]
 80069ca:	4313      	orrs	r3, r2
 80069cc:	697a      	ldr	r2, [r7, #20]
 80069ce:	4313      	orrs	r3, r2
 80069d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	697a      	ldr	r2, [r7, #20]
 80069d6:	609a      	str	r2, [r3, #8]
}
 80069d8:	bf00      	nop
 80069da:	371c      	adds	r7, #28
 80069dc:	46bd      	mov	sp, r7
 80069de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e2:	4770      	bx	lr

080069e4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80069e4:	b480      	push	{r7}
 80069e6:	b087      	sub	sp, #28
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	60f8      	str	r0, [r7, #12]
 80069ec:	60b9      	str	r1, [r7, #8]
 80069ee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80069f0:	68bb      	ldr	r3, [r7, #8]
 80069f2:	f003 031f 	and.w	r3, r3, #31
 80069f6:	2201      	movs	r2, #1
 80069f8:	fa02 f303 	lsl.w	r3, r2, r3
 80069fc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	6a1a      	ldr	r2, [r3, #32]
 8006a02:	697b      	ldr	r3, [r7, #20]
 8006a04:	43db      	mvns	r3, r3
 8006a06:	401a      	ands	r2, r3
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	6a1a      	ldr	r2, [r3, #32]
 8006a10:	68bb      	ldr	r3, [r7, #8]
 8006a12:	f003 031f 	and.w	r3, r3, #31
 8006a16:	6879      	ldr	r1, [r7, #4]
 8006a18:	fa01 f303 	lsl.w	r3, r1, r3
 8006a1c:	431a      	orrs	r2, r3
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	621a      	str	r2, [r3, #32]
}
 8006a22:	bf00      	nop
 8006a24:	371c      	adds	r7, #28
 8006a26:	46bd      	mov	sp, r7
 8006a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2c:	4770      	bx	lr
	...

08006a30 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006a30:	b480      	push	{r7}
 8006a32:	b085      	sub	sp, #20
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	6078      	str	r0, [r7, #4]
 8006a38:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a40:	2b01      	cmp	r3, #1
 8006a42:	d101      	bne.n	8006a48 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006a44:	2302      	movs	r3, #2
 8006a46:	e05a      	b.n	8006afe <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2201      	movs	r2, #1
 8006a4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2202      	movs	r2, #2
 8006a54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	685b      	ldr	r3, [r3, #4]
 8006a5e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	689b      	ldr	r3, [r3, #8]
 8006a66:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a6e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006a70:	683b      	ldr	r3, [r7, #0]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	68fa      	ldr	r2, [r7, #12]
 8006a76:	4313      	orrs	r3, r2
 8006a78:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	68fa      	ldr	r2, [r7, #12]
 8006a80:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	4a21      	ldr	r2, [pc, #132]	; (8006b0c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006a88:	4293      	cmp	r3, r2
 8006a8a:	d022      	beq.n	8006ad2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a94:	d01d      	beq.n	8006ad2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	4a1d      	ldr	r2, [pc, #116]	; (8006b10 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006a9c:	4293      	cmp	r3, r2
 8006a9e:	d018      	beq.n	8006ad2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	4a1b      	ldr	r2, [pc, #108]	; (8006b14 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006aa6:	4293      	cmp	r3, r2
 8006aa8:	d013      	beq.n	8006ad2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	4a1a      	ldr	r2, [pc, #104]	; (8006b18 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006ab0:	4293      	cmp	r3, r2
 8006ab2:	d00e      	beq.n	8006ad2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	4a18      	ldr	r2, [pc, #96]	; (8006b1c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006aba:	4293      	cmp	r3, r2
 8006abc:	d009      	beq.n	8006ad2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	4a17      	ldr	r2, [pc, #92]	; (8006b20 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006ac4:	4293      	cmp	r3, r2
 8006ac6:	d004      	beq.n	8006ad2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	4a15      	ldr	r2, [pc, #84]	; (8006b24 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006ace:	4293      	cmp	r3, r2
 8006ad0:	d10c      	bne.n	8006aec <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006ad2:	68bb      	ldr	r3, [r7, #8]
 8006ad4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006ad8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006ada:	683b      	ldr	r3, [r7, #0]
 8006adc:	685b      	ldr	r3, [r3, #4]
 8006ade:	68ba      	ldr	r2, [r7, #8]
 8006ae0:	4313      	orrs	r3, r2
 8006ae2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	68ba      	ldr	r2, [r7, #8]
 8006aea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2201      	movs	r2, #1
 8006af0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2200      	movs	r2, #0
 8006af8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006afc:	2300      	movs	r3, #0
}
 8006afe:	4618      	mov	r0, r3
 8006b00:	3714      	adds	r7, #20
 8006b02:	46bd      	mov	sp, r7
 8006b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b08:	4770      	bx	lr
 8006b0a:	bf00      	nop
 8006b0c:	40010000 	.word	0x40010000
 8006b10:	40000400 	.word	0x40000400
 8006b14:	40000800 	.word	0x40000800
 8006b18:	40000c00 	.word	0x40000c00
 8006b1c:	40010400 	.word	0x40010400
 8006b20:	40014000 	.word	0x40014000
 8006b24:	40001800 	.word	0x40001800

08006b28 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006b28:	b480      	push	{r7}
 8006b2a:	b083      	sub	sp, #12
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006b30:	bf00      	nop
 8006b32:	370c      	adds	r7, #12
 8006b34:	46bd      	mov	sp, r7
 8006b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3a:	4770      	bx	lr

08006b3c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006b3c:	b480      	push	{r7}
 8006b3e:	b083      	sub	sp, #12
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006b44:	bf00      	nop
 8006b46:	370c      	adds	r7, #12
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4e:	4770      	bx	lr

08006b50 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006b50:	b580      	push	{r7, lr}
 8006b52:	b082      	sub	sp, #8
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d101      	bne.n	8006b62 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006b5e:	2301      	movs	r3, #1
 8006b60:	e03f      	b.n	8006be2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b68:	b2db      	uxtb	r3, r3
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d106      	bne.n	8006b7c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	2200      	movs	r2, #0
 8006b72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006b76:	6878      	ldr	r0, [r7, #4]
 8006b78:	f7fb fc72 	bl	8002460 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2224      	movs	r2, #36	; 0x24
 8006b80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	68da      	ldr	r2, [r3, #12]
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006b92:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006b94:	6878      	ldr	r0, [r7, #4]
 8006b96:	f000 fddf 	bl	8007758 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	691a      	ldr	r2, [r3, #16]
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006ba8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	695a      	ldr	r2, [r3, #20]
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006bb8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	68da      	ldr	r2, [r3, #12]
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006bc8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	2200      	movs	r2, #0
 8006bce:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	2220      	movs	r2, #32
 8006bd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2220      	movs	r2, #32
 8006bdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006be0:	2300      	movs	r3, #0
}
 8006be2:	4618      	mov	r0, r3
 8006be4:	3708      	adds	r7, #8
 8006be6:	46bd      	mov	sp, r7
 8006be8:	bd80      	pop	{r7, pc}

08006bea <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006bea:	b580      	push	{r7, lr}
 8006bec:	b08a      	sub	sp, #40	; 0x28
 8006bee:	af02      	add	r7, sp, #8
 8006bf0:	60f8      	str	r0, [r7, #12]
 8006bf2:	60b9      	str	r1, [r7, #8]
 8006bf4:	603b      	str	r3, [r7, #0]
 8006bf6:	4613      	mov	r3, r2
 8006bf8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c04:	b2db      	uxtb	r3, r3
 8006c06:	2b20      	cmp	r3, #32
 8006c08:	d17c      	bne.n	8006d04 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006c0a:	68bb      	ldr	r3, [r7, #8]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d002      	beq.n	8006c16 <HAL_UART_Transmit+0x2c>
 8006c10:	88fb      	ldrh	r3, [r7, #6]
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d101      	bne.n	8006c1a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006c16:	2301      	movs	r3, #1
 8006c18:	e075      	b.n	8006d06 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c20:	2b01      	cmp	r3, #1
 8006c22:	d101      	bne.n	8006c28 <HAL_UART_Transmit+0x3e>
 8006c24:	2302      	movs	r3, #2
 8006c26:	e06e      	b.n	8006d06 <HAL_UART_Transmit+0x11c>
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	2201      	movs	r2, #1
 8006c2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	2200      	movs	r2, #0
 8006c34:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	2221      	movs	r2, #33	; 0x21
 8006c3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006c3e:	f7fc f8e7 	bl	8002e10 <HAL_GetTick>
 8006c42:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	88fa      	ldrh	r2, [r7, #6]
 8006c48:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	88fa      	ldrh	r2, [r7, #6]
 8006c4e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	689b      	ldr	r3, [r3, #8]
 8006c54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c58:	d108      	bne.n	8006c6c <HAL_UART_Transmit+0x82>
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	691b      	ldr	r3, [r3, #16]
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d104      	bne.n	8006c6c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006c62:	2300      	movs	r3, #0
 8006c64:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006c66:	68bb      	ldr	r3, [r7, #8]
 8006c68:	61bb      	str	r3, [r7, #24]
 8006c6a:	e003      	b.n	8006c74 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006c6c:	68bb      	ldr	r3, [r7, #8]
 8006c6e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006c70:	2300      	movs	r3, #0
 8006c72:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	2200      	movs	r2, #0
 8006c78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006c7c:	e02a      	b.n	8006cd4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006c7e:	683b      	ldr	r3, [r7, #0]
 8006c80:	9300      	str	r3, [sp, #0]
 8006c82:	697b      	ldr	r3, [r7, #20]
 8006c84:	2200      	movs	r2, #0
 8006c86:	2180      	movs	r1, #128	; 0x80
 8006c88:	68f8      	ldr	r0, [r7, #12]
 8006c8a:	f000 fb1f 	bl	80072cc <UART_WaitOnFlagUntilTimeout>
 8006c8e:	4603      	mov	r3, r0
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d001      	beq.n	8006c98 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006c94:	2303      	movs	r3, #3
 8006c96:	e036      	b.n	8006d06 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006c98:	69fb      	ldr	r3, [r7, #28]
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d10b      	bne.n	8006cb6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006c9e:	69bb      	ldr	r3, [r7, #24]
 8006ca0:	881b      	ldrh	r3, [r3, #0]
 8006ca2:	461a      	mov	r2, r3
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006cac:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006cae:	69bb      	ldr	r3, [r7, #24]
 8006cb0:	3302      	adds	r3, #2
 8006cb2:	61bb      	str	r3, [r7, #24]
 8006cb4:	e007      	b.n	8006cc6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006cb6:	69fb      	ldr	r3, [r7, #28]
 8006cb8:	781a      	ldrb	r2, [r3, #0]
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006cc0:	69fb      	ldr	r3, [r7, #28]
 8006cc2:	3301      	adds	r3, #1
 8006cc4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006cca:	b29b      	uxth	r3, r3
 8006ccc:	3b01      	subs	r3, #1
 8006cce:	b29a      	uxth	r2, r3
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006cd8:	b29b      	uxth	r3, r3
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d1cf      	bne.n	8006c7e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006cde:	683b      	ldr	r3, [r7, #0]
 8006ce0:	9300      	str	r3, [sp, #0]
 8006ce2:	697b      	ldr	r3, [r7, #20]
 8006ce4:	2200      	movs	r2, #0
 8006ce6:	2140      	movs	r1, #64	; 0x40
 8006ce8:	68f8      	ldr	r0, [r7, #12]
 8006cea:	f000 faef 	bl	80072cc <UART_WaitOnFlagUntilTimeout>
 8006cee:	4603      	mov	r3, r0
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d001      	beq.n	8006cf8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006cf4:	2303      	movs	r3, #3
 8006cf6:	e006      	b.n	8006d06 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	2220      	movs	r2, #32
 8006cfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006d00:	2300      	movs	r3, #0
 8006d02:	e000      	b.n	8006d06 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006d04:	2302      	movs	r3, #2
  }
}
 8006d06:	4618      	mov	r0, r3
 8006d08:	3720      	adds	r7, #32
 8006d0a:	46bd      	mov	sp, r7
 8006d0c:	bd80      	pop	{r7, pc}

08006d0e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006d0e:	b580      	push	{r7, lr}
 8006d10:	b084      	sub	sp, #16
 8006d12:	af00      	add	r7, sp, #0
 8006d14:	60f8      	str	r0, [r7, #12]
 8006d16:	60b9      	str	r1, [r7, #8]
 8006d18:	4613      	mov	r3, r2
 8006d1a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006d22:	b2db      	uxtb	r3, r3
 8006d24:	2b20      	cmp	r3, #32
 8006d26:	d11d      	bne.n	8006d64 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d28:	68bb      	ldr	r3, [r7, #8]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d002      	beq.n	8006d34 <HAL_UART_Receive_IT+0x26>
 8006d2e:	88fb      	ldrh	r3, [r7, #6]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d101      	bne.n	8006d38 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006d34:	2301      	movs	r3, #1
 8006d36:	e016      	b.n	8006d66 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d3e:	2b01      	cmp	r3, #1
 8006d40:	d101      	bne.n	8006d46 <HAL_UART_Receive_IT+0x38>
 8006d42:	2302      	movs	r3, #2
 8006d44:	e00f      	b.n	8006d66 <HAL_UART_Receive_IT+0x58>
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	2201      	movs	r2, #1
 8006d4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	2200      	movs	r2, #0
 8006d52:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006d54:	88fb      	ldrh	r3, [r7, #6]
 8006d56:	461a      	mov	r2, r3
 8006d58:	68b9      	ldr	r1, [r7, #8]
 8006d5a:	68f8      	ldr	r0, [r7, #12]
 8006d5c:	f000 fb24 	bl	80073a8 <UART_Start_Receive_IT>
 8006d60:	4603      	mov	r3, r0
 8006d62:	e000      	b.n	8006d66 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006d64:	2302      	movs	r3, #2
  }
}
 8006d66:	4618      	mov	r0, r3
 8006d68:	3710      	adds	r7, #16
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	bd80      	pop	{r7, pc}
	...

08006d70 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	b0ba      	sub	sp, #232	; 0xe8
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	68db      	ldr	r3, [r3, #12]
 8006d88:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	695b      	ldr	r3, [r3, #20]
 8006d92:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006d96:	2300      	movs	r3, #0
 8006d98:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006d9c:	2300      	movs	r3, #0
 8006d9e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006da2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006da6:	f003 030f 	and.w	r3, r3, #15
 8006daa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8006dae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d10f      	bne.n	8006dd6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006db6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006dba:	f003 0320 	and.w	r3, r3, #32
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d009      	beq.n	8006dd6 <HAL_UART_IRQHandler+0x66>
 8006dc2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006dc6:	f003 0320 	and.w	r3, r3, #32
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d003      	beq.n	8006dd6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006dce:	6878      	ldr	r0, [r7, #4]
 8006dd0:	f000 fc07 	bl	80075e2 <UART_Receive_IT>
      return;
 8006dd4:	e256      	b.n	8007284 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006dd6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	f000 80de 	beq.w	8006f9c <HAL_UART_IRQHandler+0x22c>
 8006de0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006de4:	f003 0301 	and.w	r3, r3, #1
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d106      	bne.n	8006dfa <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006dec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006df0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	f000 80d1 	beq.w	8006f9c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006dfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006dfe:	f003 0301 	and.w	r3, r3, #1
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d00b      	beq.n	8006e1e <HAL_UART_IRQHandler+0xae>
 8006e06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006e0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d005      	beq.n	8006e1e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e16:	f043 0201 	orr.w	r2, r3, #1
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006e1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e22:	f003 0304 	and.w	r3, r3, #4
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d00b      	beq.n	8006e42 <HAL_UART_IRQHandler+0xd2>
 8006e2a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006e2e:	f003 0301 	and.w	r3, r3, #1
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d005      	beq.n	8006e42 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e3a:	f043 0202 	orr.w	r2, r3, #2
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006e42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e46:	f003 0302 	and.w	r3, r3, #2
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d00b      	beq.n	8006e66 <HAL_UART_IRQHandler+0xf6>
 8006e4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006e52:	f003 0301 	and.w	r3, r3, #1
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d005      	beq.n	8006e66 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e5e:	f043 0204 	orr.w	r2, r3, #4
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006e66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e6a:	f003 0308 	and.w	r3, r3, #8
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d011      	beq.n	8006e96 <HAL_UART_IRQHandler+0x126>
 8006e72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006e76:	f003 0320 	and.w	r3, r3, #32
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d105      	bne.n	8006e8a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006e7e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006e82:	f003 0301 	and.w	r3, r3, #1
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d005      	beq.n	8006e96 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e8e:	f043 0208 	orr.w	r2, r3, #8
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	f000 81ed 	beq.w	800727a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006ea0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ea4:	f003 0320 	and.w	r3, r3, #32
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d008      	beq.n	8006ebe <HAL_UART_IRQHandler+0x14e>
 8006eac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006eb0:	f003 0320 	and.w	r3, r3, #32
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d002      	beq.n	8006ebe <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006eb8:	6878      	ldr	r0, [r7, #4]
 8006eba:	f000 fb92 	bl	80075e2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	695b      	ldr	r3, [r3, #20]
 8006ec4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ec8:	2b40      	cmp	r3, #64	; 0x40
 8006eca:	bf0c      	ite	eq
 8006ecc:	2301      	moveq	r3, #1
 8006ece:	2300      	movne	r3, #0
 8006ed0:	b2db      	uxtb	r3, r3
 8006ed2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eda:	f003 0308 	and.w	r3, r3, #8
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d103      	bne.n	8006eea <HAL_UART_IRQHandler+0x17a>
 8006ee2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d04f      	beq.n	8006f8a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006eea:	6878      	ldr	r0, [r7, #4]
 8006eec:	f000 fa9a 	bl	8007424 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	695b      	ldr	r3, [r3, #20]
 8006ef6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006efa:	2b40      	cmp	r3, #64	; 0x40
 8006efc:	d141      	bne.n	8006f82 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	3314      	adds	r3, #20
 8006f04:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f08:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006f0c:	e853 3f00 	ldrex	r3, [r3]
 8006f10:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006f14:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006f18:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006f1c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	3314      	adds	r3, #20
 8006f26:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006f2a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006f2e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f32:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006f36:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006f3a:	e841 2300 	strex	r3, r2, [r1]
 8006f3e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006f42:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d1d9      	bne.n	8006efe <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d013      	beq.n	8006f7a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f56:	4a7d      	ldr	r2, [pc, #500]	; (800714c <HAL_UART_IRQHandler+0x3dc>)
 8006f58:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f5e:	4618      	mov	r0, r3
 8006f60:	f7fc f907 	bl	8003172 <HAL_DMA_Abort_IT>
 8006f64:	4603      	mov	r3, r0
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d016      	beq.n	8006f98 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f6e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006f70:	687a      	ldr	r2, [r7, #4]
 8006f72:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006f74:	4610      	mov	r0, r2
 8006f76:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f78:	e00e      	b.n	8006f98 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006f7a:	6878      	ldr	r0, [r7, #4]
 8006f7c:	f000 f990 	bl	80072a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f80:	e00a      	b.n	8006f98 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006f82:	6878      	ldr	r0, [r7, #4]
 8006f84:	f000 f98c 	bl	80072a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f88:	e006      	b.n	8006f98 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006f8a:	6878      	ldr	r0, [r7, #4]
 8006f8c:	f000 f988 	bl	80072a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	2200      	movs	r2, #0
 8006f94:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006f96:	e170      	b.n	800727a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f98:	bf00      	nop
    return;
 8006f9a:	e16e      	b.n	800727a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fa0:	2b01      	cmp	r3, #1
 8006fa2:	f040 814a 	bne.w	800723a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006fa6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006faa:	f003 0310 	and.w	r3, r3, #16
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	f000 8143 	beq.w	800723a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006fb4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006fb8:	f003 0310 	and.w	r3, r3, #16
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	f000 813c 	beq.w	800723a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006fc2:	2300      	movs	r3, #0
 8006fc4:	60bb      	str	r3, [r7, #8]
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	60bb      	str	r3, [r7, #8]
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	685b      	ldr	r3, [r3, #4]
 8006fd4:	60bb      	str	r3, [r7, #8]
 8006fd6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	695b      	ldr	r3, [r3, #20]
 8006fde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fe2:	2b40      	cmp	r3, #64	; 0x40
 8006fe4:	f040 80b4 	bne.w	8007150 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	685b      	ldr	r3, [r3, #4]
 8006ff0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006ff4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	f000 8140 	beq.w	800727e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007002:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007006:	429a      	cmp	r2, r3
 8007008:	f080 8139 	bcs.w	800727e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007012:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007018:	69db      	ldr	r3, [r3, #28]
 800701a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800701e:	f000 8088 	beq.w	8007132 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	330c      	adds	r3, #12
 8007028:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800702c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007030:	e853 3f00 	ldrex	r3, [r3]
 8007034:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007038:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800703c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007040:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	330c      	adds	r3, #12
 800704a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800704e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007052:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007056:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800705a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800705e:	e841 2300 	strex	r3, r2, [r1]
 8007062:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007066:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800706a:	2b00      	cmp	r3, #0
 800706c:	d1d9      	bne.n	8007022 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	3314      	adds	r3, #20
 8007074:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007076:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007078:	e853 3f00 	ldrex	r3, [r3]
 800707c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800707e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007080:	f023 0301 	bic.w	r3, r3, #1
 8007084:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	3314      	adds	r3, #20
 800708e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007092:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007096:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007098:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800709a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800709e:	e841 2300 	strex	r3, r2, [r1]
 80070a2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80070a4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d1e1      	bne.n	800706e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	3314      	adds	r3, #20
 80070b0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070b2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80070b4:	e853 3f00 	ldrex	r3, [r3]
 80070b8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80070ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80070bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80070c0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	3314      	adds	r3, #20
 80070ca:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80070ce:	66fa      	str	r2, [r7, #108]	; 0x6c
 80070d0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070d2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80070d4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80070d6:	e841 2300 	strex	r3, r2, [r1]
 80070da:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80070dc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d1e3      	bne.n	80070aa <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	2220      	movs	r2, #32
 80070e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	2200      	movs	r2, #0
 80070ee:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	330c      	adds	r3, #12
 80070f6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80070fa:	e853 3f00 	ldrex	r3, [r3]
 80070fe:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007100:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007102:	f023 0310 	bic.w	r3, r3, #16
 8007106:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	330c      	adds	r3, #12
 8007110:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007114:	65ba      	str	r2, [r7, #88]	; 0x58
 8007116:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007118:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800711a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800711c:	e841 2300 	strex	r3, r2, [r1]
 8007120:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007122:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007124:	2b00      	cmp	r3, #0
 8007126:	d1e3      	bne.n	80070f0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800712c:	4618      	mov	r0, r3
 800712e:	f7fb ffb0 	bl	8003092 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800713a:	b29b      	uxth	r3, r3
 800713c:	1ad3      	subs	r3, r2, r3
 800713e:	b29b      	uxth	r3, r3
 8007140:	4619      	mov	r1, r3
 8007142:	6878      	ldr	r0, [r7, #4]
 8007144:	f000 f8b6 	bl	80072b4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007148:	e099      	b.n	800727e <HAL_UART_IRQHandler+0x50e>
 800714a:	bf00      	nop
 800714c:	080074eb 	.word	0x080074eb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007158:	b29b      	uxth	r3, r3
 800715a:	1ad3      	subs	r3, r2, r3
 800715c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007164:	b29b      	uxth	r3, r3
 8007166:	2b00      	cmp	r3, #0
 8007168:	f000 808b 	beq.w	8007282 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800716c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007170:	2b00      	cmp	r3, #0
 8007172:	f000 8086 	beq.w	8007282 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	330c      	adds	r3, #12
 800717c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800717e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007180:	e853 3f00 	ldrex	r3, [r3]
 8007184:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007186:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007188:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800718c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	330c      	adds	r3, #12
 8007196:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800719a:	647a      	str	r2, [r7, #68]	; 0x44
 800719c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800719e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80071a0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80071a2:	e841 2300 	strex	r3, r2, [r1]
 80071a6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80071a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d1e3      	bne.n	8007176 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	3314      	adds	r3, #20
 80071b4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071b8:	e853 3f00 	ldrex	r3, [r3]
 80071bc:	623b      	str	r3, [r7, #32]
   return(result);
 80071be:	6a3b      	ldr	r3, [r7, #32]
 80071c0:	f023 0301 	bic.w	r3, r3, #1
 80071c4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	3314      	adds	r3, #20
 80071ce:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80071d2:	633a      	str	r2, [r7, #48]	; 0x30
 80071d4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071d6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80071d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80071da:	e841 2300 	strex	r3, r2, [r1]
 80071de:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80071e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d1e3      	bne.n	80071ae <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	2220      	movs	r2, #32
 80071ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	2200      	movs	r2, #0
 80071f2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	330c      	adds	r3, #12
 80071fa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071fc:	693b      	ldr	r3, [r7, #16]
 80071fe:	e853 3f00 	ldrex	r3, [r3]
 8007202:	60fb      	str	r3, [r7, #12]
   return(result);
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	f023 0310 	bic.w	r3, r3, #16
 800720a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	330c      	adds	r3, #12
 8007214:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8007218:	61fa      	str	r2, [r7, #28]
 800721a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800721c:	69b9      	ldr	r1, [r7, #24]
 800721e:	69fa      	ldr	r2, [r7, #28]
 8007220:	e841 2300 	strex	r3, r2, [r1]
 8007224:	617b      	str	r3, [r7, #20]
   return(result);
 8007226:	697b      	ldr	r3, [r7, #20]
 8007228:	2b00      	cmp	r3, #0
 800722a:	d1e3      	bne.n	80071f4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800722c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007230:	4619      	mov	r1, r3
 8007232:	6878      	ldr	r0, [r7, #4]
 8007234:	f000 f83e 	bl	80072b4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007238:	e023      	b.n	8007282 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800723a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800723e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007242:	2b00      	cmp	r3, #0
 8007244:	d009      	beq.n	800725a <HAL_UART_IRQHandler+0x4ea>
 8007246:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800724a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800724e:	2b00      	cmp	r3, #0
 8007250:	d003      	beq.n	800725a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8007252:	6878      	ldr	r0, [r7, #4]
 8007254:	f000 f95d 	bl	8007512 <UART_Transmit_IT>
    return;
 8007258:	e014      	b.n	8007284 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800725a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800725e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007262:	2b00      	cmp	r3, #0
 8007264:	d00e      	beq.n	8007284 <HAL_UART_IRQHandler+0x514>
 8007266:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800726a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800726e:	2b00      	cmp	r3, #0
 8007270:	d008      	beq.n	8007284 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8007272:	6878      	ldr	r0, [r7, #4]
 8007274:	f000 f99d 	bl	80075b2 <UART_EndTransmit_IT>
    return;
 8007278:	e004      	b.n	8007284 <HAL_UART_IRQHandler+0x514>
    return;
 800727a:	bf00      	nop
 800727c:	e002      	b.n	8007284 <HAL_UART_IRQHandler+0x514>
      return;
 800727e:	bf00      	nop
 8007280:	e000      	b.n	8007284 <HAL_UART_IRQHandler+0x514>
      return;
 8007282:	bf00      	nop
  }
}
 8007284:	37e8      	adds	r7, #232	; 0xe8
 8007286:	46bd      	mov	sp, r7
 8007288:	bd80      	pop	{r7, pc}
 800728a:	bf00      	nop

0800728c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800728c:	b480      	push	{r7}
 800728e:	b083      	sub	sp, #12
 8007290:	af00      	add	r7, sp, #0
 8007292:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007294:	bf00      	nop
 8007296:	370c      	adds	r7, #12
 8007298:	46bd      	mov	sp, r7
 800729a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729e:	4770      	bx	lr

080072a0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80072a0:	b480      	push	{r7}
 80072a2:	b083      	sub	sp, #12
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80072a8:	bf00      	nop
 80072aa:	370c      	adds	r7, #12
 80072ac:	46bd      	mov	sp, r7
 80072ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b2:	4770      	bx	lr

080072b4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80072b4:	b480      	push	{r7}
 80072b6:	b083      	sub	sp, #12
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
 80072bc:	460b      	mov	r3, r1
 80072be:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80072c0:	bf00      	nop
 80072c2:	370c      	adds	r7, #12
 80072c4:	46bd      	mov	sp, r7
 80072c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ca:	4770      	bx	lr

080072cc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80072cc:	b580      	push	{r7, lr}
 80072ce:	b090      	sub	sp, #64	; 0x40
 80072d0:	af00      	add	r7, sp, #0
 80072d2:	60f8      	str	r0, [r7, #12]
 80072d4:	60b9      	str	r1, [r7, #8]
 80072d6:	603b      	str	r3, [r7, #0]
 80072d8:	4613      	mov	r3, r2
 80072da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80072dc:	e050      	b.n	8007380 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80072de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80072e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072e4:	d04c      	beq.n	8007380 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80072e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d007      	beq.n	80072fc <UART_WaitOnFlagUntilTimeout+0x30>
 80072ec:	f7fb fd90 	bl	8002e10 <HAL_GetTick>
 80072f0:	4602      	mov	r2, r0
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	1ad3      	subs	r3, r2, r3
 80072f6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80072f8:	429a      	cmp	r2, r3
 80072fa:	d241      	bcs.n	8007380 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	330c      	adds	r3, #12
 8007302:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007304:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007306:	e853 3f00 	ldrex	r3, [r3]
 800730a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800730c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800730e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007312:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	330c      	adds	r3, #12
 800731a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800731c:	637a      	str	r2, [r7, #52]	; 0x34
 800731e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007320:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007322:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007324:	e841 2300 	strex	r3, r2, [r1]
 8007328:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800732a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800732c:	2b00      	cmp	r3, #0
 800732e:	d1e5      	bne.n	80072fc <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	3314      	adds	r3, #20
 8007336:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007338:	697b      	ldr	r3, [r7, #20]
 800733a:	e853 3f00 	ldrex	r3, [r3]
 800733e:	613b      	str	r3, [r7, #16]
   return(result);
 8007340:	693b      	ldr	r3, [r7, #16]
 8007342:	f023 0301 	bic.w	r3, r3, #1
 8007346:	63bb      	str	r3, [r7, #56]	; 0x38
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	3314      	adds	r3, #20
 800734e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007350:	623a      	str	r2, [r7, #32]
 8007352:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007354:	69f9      	ldr	r1, [r7, #28]
 8007356:	6a3a      	ldr	r2, [r7, #32]
 8007358:	e841 2300 	strex	r3, r2, [r1]
 800735c:	61bb      	str	r3, [r7, #24]
   return(result);
 800735e:	69bb      	ldr	r3, [r7, #24]
 8007360:	2b00      	cmp	r3, #0
 8007362:	d1e5      	bne.n	8007330 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	2220      	movs	r2, #32
 8007368:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	2220      	movs	r2, #32
 8007370:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	2200      	movs	r2, #0
 8007378:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800737c:	2303      	movs	r3, #3
 800737e:	e00f      	b.n	80073a0 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	681a      	ldr	r2, [r3, #0]
 8007386:	68bb      	ldr	r3, [r7, #8]
 8007388:	4013      	ands	r3, r2
 800738a:	68ba      	ldr	r2, [r7, #8]
 800738c:	429a      	cmp	r2, r3
 800738e:	bf0c      	ite	eq
 8007390:	2301      	moveq	r3, #1
 8007392:	2300      	movne	r3, #0
 8007394:	b2db      	uxtb	r3, r3
 8007396:	461a      	mov	r2, r3
 8007398:	79fb      	ldrb	r3, [r7, #7]
 800739a:	429a      	cmp	r2, r3
 800739c:	d09f      	beq.n	80072de <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800739e:	2300      	movs	r3, #0
}
 80073a0:	4618      	mov	r0, r3
 80073a2:	3740      	adds	r7, #64	; 0x40
 80073a4:	46bd      	mov	sp, r7
 80073a6:	bd80      	pop	{r7, pc}

080073a8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80073a8:	b480      	push	{r7}
 80073aa:	b085      	sub	sp, #20
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	60f8      	str	r0, [r7, #12]
 80073b0:	60b9      	str	r1, [r7, #8]
 80073b2:	4613      	mov	r3, r2
 80073b4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	68ba      	ldr	r2, [r7, #8]
 80073ba:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	88fa      	ldrh	r2, [r7, #6]
 80073c0:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	88fa      	ldrh	r2, [r7, #6]
 80073c6:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	2200      	movs	r2, #0
 80073cc:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	2222      	movs	r2, #34	; 0x22
 80073d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	2200      	movs	r2, #0
 80073da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	691b      	ldr	r3, [r3, #16]
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d007      	beq.n	80073f6 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	68da      	ldr	r2, [r3, #12]
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80073f4:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	695a      	ldr	r2, [r3, #20]
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	f042 0201 	orr.w	r2, r2, #1
 8007404:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	68da      	ldr	r2, [r3, #12]
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	f042 0220 	orr.w	r2, r2, #32
 8007414:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007416:	2300      	movs	r3, #0
}
 8007418:	4618      	mov	r0, r3
 800741a:	3714      	adds	r7, #20
 800741c:	46bd      	mov	sp, r7
 800741e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007422:	4770      	bx	lr

08007424 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007424:	b480      	push	{r7}
 8007426:	b095      	sub	sp, #84	; 0x54
 8007428:	af00      	add	r7, sp, #0
 800742a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	330c      	adds	r3, #12
 8007432:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007434:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007436:	e853 3f00 	ldrex	r3, [r3]
 800743a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800743c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800743e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007442:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	330c      	adds	r3, #12
 800744a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800744c:	643a      	str	r2, [r7, #64]	; 0x40
 800744e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007450:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007452:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007454:	e841 2300 	strex	r3, r2, [r1]
 8007458:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800745a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800745c:	2b00      	cmp	r3, #0
 800745e:	d1e5      	bne.n	800742c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	3314      	adds	r3, #20
 8007466:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007468:	6a3b      	ldr	r3, [r7, #32]
 800746a:	e853 3f00 	ldrex	r3, [r3]
 800746e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007470:	69fb      	ldr	r3, [r7, #28]
 8007472:	f023 0301 	bic.w	r3, r3, #1
 8007476:	64bb      	str	r3, [r7, #72]	; 0x48
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	3314      	adds	r3, #20
 800747e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007480:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007482:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007484:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007486:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007488:	e841 2300 	strex	r3, r2, [r1]
 800748c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800748e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007490:	2b00      	cmp	r3, #0
 8007492:	d1e5      	bne.n	8007460 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007498:	2b01      	cmp	r3, #1
 800749a:	d119      	bne.n	80074d0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	330c      	adds	r3, #12
 80074a2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	e853 3f00 	ldrex	r3, [r3]
 80074aa:	60bb      	str	r3, [r7, #8]
   return(result);
 80074ac:	68bb      	ldr	r3, [r7, #8]
 80074ae:	f023 0310 	bic.w	r3, r3, #16
 80074b2:	647b      	str	r3, [r7, #68]	; 0x44
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	330c      	adds	r3, #12
 80074ba:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80074bc:	61ba      	str	r2, [r7, #24]
 80074be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074c0:	6979      	ldr	r1, [r7, #20]
 80074c2:	69ba      	ldr	r2, [r7, #24]
 80074c4:	e841 2300 	strex	r3, r2, [r1]
 80074c8:	613b      	str	r3, [r7, #16]
   return(result);
 80074ca:	693b      	ldr	r3, [r7, #16]
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d1e5      	bne.n	800749c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2220      	movs	r2, #32
 80074d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2200      	movs	r2, #0
 80074dc:	631a      	str	r2, [r3, #48]	; 0x30
}
 80074de:	bf00      	nop
 80074e0:	3754      	adds	r7, #84	; 0x54
 80074e2:	46bd      	mov	sp, r7
 80074e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e8:	4770      	bx	lr

080074ea <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80074ea:	b580      	push	{r7, lr}
 80074ec:	b084      	sub	sp, #16
 80074ee:	af00      	add	r7, sp, #0
 80074f0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074f6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	2200      	movs	r2, #0
 80074fc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	2200      	movs	r2, #0
 8007502:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007504:	68f8      	ldr	r0, [r7, #12]
 8007506:	f7ff fecb 	bl	80072a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800750a:	bf00      	nop
 800750c:	3710      	adds	r7, #16
 800750e:	46bd      	mov	sp, r7
 8007510:	bd80      	pop	{r7, pc}

08007512 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007512:	b480      	push	{r7}
 8007514:	b085      	sub	sp, #20
 8007516:	af00      	add	r7, sp, #0
 8007518:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007520:	b2db      	uxtb	r3, r3
 8007522:	2b21      	cmp	r3, #33	; 0x21
 8007524:	d13e      	bne.n	80075a4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	689b      	ldr	r3, [r3, #8]
 800752a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800752e:	d114      	bne.n	800755a <UART_Transmit_IT+0x48>
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	691b      	ldr	r3, [r3, #16]
 8007534:	2b00      	cmp	r3, #0
 8007536:	d110      	bne.n	800755a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	6a1b      	ldr	r3, [r3, #32]
 800753c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	881b      	ldrh	r3, [r3, #0]
 8007542:	461a      	mov	r2, r3
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800754c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	6a1b      	ldr	r3, [r3, #32]
 8007552:	1c9a      	adds	r2, r3, #2
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	621a      	str	r2, [r3, #32]
 8007558:	e008      	b.n	800756c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	6a1b      	ldr	r3, [r3, #32]
 800755e:	1c59      	adds	r1, r3, #1
 8007560:	687a      	ldr	r2, [r7, #4]
 8007562:	6211      	str	r1, [r2, #32]
 8007564:	781a      	ldrb	r2, [r3, #0]
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007570:	b29b      	uxth	r3, r3
 8007572:	3b01      	subs	r3, #1
 8007574:	b29b      	uxth	r3, r3
 8007576:	687a      	ldr	r2, [r7, #4]
 8007578:	4619      	mov	r1, r3
 800757a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800757c:	2b00      	cmp	r3, #0
 800757e:	d10f      	bne.n	80075a0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	68da      	ldr	r2, [r3, #12]
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800758e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	68da      	ldr	r2, [r3, #12]
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800759e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80075a0:	2300      	movs	r3, #0
 80075a2:	e000      	b.n	80075a6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80075a4:	2302      	movs	r3, #2
  }
}
 80075a6:	4618      	mov	r0, r3
 80075a8:	3714      	adds	r7, #20
 80075aa:	46bd      	mov	sp, r7
 80075ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b0:	4770      	bx	lr

080075b2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80075b2:	b580      	push	{r7, lr}
 80075b4:	b082      	sub	sp, #8
 80075b6:	af00      	add	r7, sp, #0
 80075b8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	68da      	ldr	r2, [r3, #12]
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80075c8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	2220      	movs	r2, #32
 80075ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80075d2:	6878      	ldr	r0, [r7, #4]
 80075d4:	f7ff fe5a 	bl	800728c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80075d8:	2300      	movs	r3, #0
}
 80075da:	4618      	mov	r0, r3
 80075dc:	3708      	adds	r7, #8
 80075de:	46bd      	mov	sp, r7
 80075e0:	bd80      	pop	{r7, pc}

080075e2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80075e2:	b580      	push	{r7, lr}
 80075e4:	b08c      	sub	sp, #48	; 0x30
 80075e6:	af00      	add	r7, sp, #0
 80075e8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80075f0:	b2db      	uxtb	r3, r3
 80075f2:	2b22      	cmp	r3, #34	; 0x22
 80075f4:	f040 80ab 	bne.w	800774e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	689b      	ldr	r3, [r3, #8]
 80075fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007600:	d117      	bne.n	8007632 <UART_Receive_IT+0x50>
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	691b      	ldr	r3, [r3, #16]
 8007606:	2b00      	cmp	r3, #0
 8007608:	d113      	bne.n	8007632 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800760a:	2300      	movs	r3, #0
 800760c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007612:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	685b      	ldr	r3, [r3, #4]
 800761a:	b29b      	uxth	r3, r3
 800761c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007620:	b29a      	uxth	r2, r3
 8007622:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007624:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800762a:	1c9a      	adds	r2, r3, #2
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	629a      	str	r2, [r3, #40]	; 0x28
 8007630:	e026      	b.n	8007680 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007636:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8007638:	2300      	movs	r3, #0
 800763a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	689b      	ldr	r3, [r3, #8]
 8007640:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007644:	d007      	beq.n	8007656 <UART_Receive_IT+0x74>
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	689b      	ldr	r3, [r3, #8]
 800764a:	2b00      	cmp	r3, #0
 800764c:	d10a      	bne.n	8007664 <UART_Receive_IT+0x82>
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	691b      	ldr	r3, [r3, #16]
 8007652:	2b00      	cmp	r3, #0
 8007654:	d106      	bne.n	8007664 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	685b      	ldr	r3, [r3, #4]
 800765c:	b2da      	uxtb	r2, r3
 800765e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007660:	701a      	strb	r2, [r3, #0]
 8007662:	e008      	b.n	8007676 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	685b      	ldr	r3, [r3, #4]
 800766a:	b2db      	uxtb	r3, r3
 800766c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007670:	b2da      	uxtb	r2, r3
 8007672:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007674:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800767a:	1c5a      	adds	r2, r3, #1
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007684:	b29b      	uxth	r3, r3
 8007686:	3b01      	subs	r3, #1
 8007688:	b29b      	uxth	r3, r3
 800768a:	687a      	ldr	r2, [r7, #4]
 800768c:	4619      	mov	r1, r3
 800768e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007690:	2b00      	cmp	r3, #0
 8007692:	d15a      	bne.n	800774a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	68da      	ldr	r2, [r3, #12]
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	f022 0220 	bic.w	r2, r2, #32
 80076a2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	68da      	ldr	r2, [r3, #12]
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80076b2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	695a      	ldr	r2, [r3, #20]
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f022 0201 	bic.w	r2, r2, #1
 80076c2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2220      	movs	r2, #32
 80076c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076d0:	2b01      	cmp	r3, #1
 80076d2:	d135      	bne.n	8007740 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2200      	movs	r2, #0
 80076d8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	330c      	adds	r3, #12
 80076e0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076e2:	697b      	ldr	r3, [r7, #20]
 80076e4:	e853 3f00 	ldrex	r3, [r3]
 80076e8:	613b      	str	r3, [r7, #16]
   return(result);
 80076ea:	693b      	ldr	r3, [r7, #16]
 80076ec:	f023 0310 	bic.w	r3, r3, #16
 80076f0:	627b      	str	r3, [r7, #36]	; 0x24
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	330c      	adds	r3, #12
 80076f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80076fa:	623a      	str	r2, [r7, #32]
 80076fc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076fe:	69f9      	ldr	r1, [r7, #28]
 8007700:	6a3a      	ldr	r2, [r7, #32]
 8007702:	e841 2300 	strex	r3, r2, [r1]
 8007706:	61bb      	str	r3, [r7, #24]
   return(result);
 8007708:	69bb      	ldr	r3, [r7, #24]
 800770a:	2b00      	cmp	r3, #0
 800770c:	d1e5      	bne.n	80076da <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	f003 0310 	and.w	r3, r3, #16
 8007718:	2b10      	cmp	r3, #16
 800771a:	d10a      	bne.n	8007732 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800771c:	2300      	movs	r3, #0
 800771e:	60fb      	str	r3, [r7, #12]
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	60fb      	str	r3, [r7, #12]
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	685b      	ldr	r3, [r3, #4]
 800772e:	60fb      	str	r3, [r7, #12]
 8007730:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007736:	4619      	mov	r1, r3
 8007738:	6878      	ldr	r0, [r7, #4]
 800773a:	f7ff fdbb 	bl	80072b4 <HAL_UARTEx_RxEventCallback>
 800773e:	e002      	b.n	8007746 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007740:	6878      	ldr	r0, [r7, #4]
 8007742:	f7fb f89d 	bl	8002880 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007746:	2300      	movs	r3, #0
 8007748:	e002      	b.n	8007750 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800774a:	2300      	movs	r3, #0
 800774c:	e000      	b.n	8007750 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800774e:	2302      	movs	r3, #2
  }
}
 8007750:	4618      	mov	r0, r3
 8007752:	3730      	adds	r7, #48	; 0x30
 8007754:	46bd      	mov	sp, r7
 8007756:	bd80      	pop	{r7, pc}

08007758 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007758:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800775c:	b0c0      	sub	sp, #256	; 0x100
 800775e:	af00      	add	r7, sp, #0
 8007760:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007764:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	691b      	ldr	r3, [r3, #16]
 800776c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007770:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007774:	68d9      	ldr	r1, [r3, #12]
 8007776:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800777a:	681a      	ldr	r2, [r3, #0]
 800777c:	ea40 0301 	orr.w	r3, r0, r1
 8007780:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007782:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007786:	689a      	ldr	r2, [r3, #8]
 8007788:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800778c:	691b      	ldr	r3, [r3, #16]
 800778e:	431a      	orrs	r2, r3
 8007790:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007794:	695b      	ldr	r3, [r3, #20]
 8007796:	431a      	orrs	r2, r3
 8007798:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800779c:	69db      	ldr	r3, [r3, #28]
 800779e:	4313      	orrs	r3, r2
 80077a0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80077a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	68db      	ldr	r3, [r3, #12]
 80077ac:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80077b0:	f021 010c 	bic.w	r1, r1, #12
 80077b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80077b8:	681a      	ldr	r2, [r3, #0]
 80077ba:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80077be:	430b      	orrs	r3, r1
 80077c0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80077c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	695b      	ldr	r3, [r3, #20]
 80077ca:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80077ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80077d2:	6999      	ldr	r1, [r3, #24]
 80077d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80077d8:	681a      	ldr	r2, [r3, #0]
 80077da:	ea40 0301 	orr.w	r3, r0, r1
 80077de:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80077e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80077e4:	681a      	ldr	r2, [r3, #0]
 80077e6:	4b8f      	ldr	r3, [pc, #572]	; (8007a24 <UART_SetConfig+0x2cc>)
 80077e8:	429a      	cmp	r2, r3
 80077ea:	d005      	beq.n	80077f8 <UART_SetConfig+0xa0>
 80077ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80077f0:	681a      	ldr	r2, [r3, #0]
 80077f2:	4b8d      	ldr	r3, [pc, #564]	; (8007a28 <UART_SetConfig+0x2d0>)
 80077f4:	429a      	cmp	r2, r3
 80077f6:	d104      	bne.n	8007802 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80077f8:	f7fd fc66 	bl	80050c8 <HAL_RCC_GetPCLK2Freq>
 80077fc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007800:	e003      	b.n	800780a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007802:	f7fd fc4d 	bl	80050a0 <HAL_RCC_GetPCLK1Freq>
 8007806:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800780a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800780e:	69db      	ldr	r3, [r3, #28]
 8007810:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007814:	f040 810c 	bne.w	8007a30 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007818:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800781c:	2200      	movs	r2, #0
 800781e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007822:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8007826:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800782a:	4622      	mov	r2, r4
 800782c:	462b      	mov	r3, r5
 800782e:	1891      	adds	r1, r2, r2
 8007830:	65b9      	str	r1, [r7, #88]	; 0x58
 8007832:	415b      	adcs	r3, r3
 8007834:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007836:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800783a:	4621      	mov	r1, r4
 800783c:	eb12 0801 	adds.w	r8, r2, r1
 8007840:	4629      	mov	r1, r5
 8007842:	eb43 0901 	adc.w	r9, r3, r1
 8007846:	f04f 0200 	mov.w	r2, #0
 800784a:	f04f 0300 	mov.w	r3, #0
 800784e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007852:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007856:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800785a:	4690      	mov	r8, r2
 800785c:	4699      	mov	r9, r3
 800785e:	4623      	mov	r3, r4
 8007860:	eb18 0303 	adds.w	r3, r8, r3
 8007864:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007868:	462b      	mov	r3, r5
 800786a:	eb49 0303 	adc.w	r3, r9, r3
 800786e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007872:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007876:	685b      	ldr	r3, [r3, #4]
 8007878:	2200      	movs	r2, #0
 800787a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800787e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8007882:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8007886:	460b      	mov	r3, r1
 8007888:	18db      	adds	r3, r3, r3
 800788a:	653b      	str	r3, [r7, #80]	; 0x50
 800788c:	4613      	mov	r3, r2
 800788e:	eb42 0303 	adc.w	r3, r2, r3
 8007892:	657b      	str	r3, [r7, #84]	; 0x54
 8007894:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007898:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800789c:	f7f9 f8ee 	bl	8000a7c <__aeabi_uldivmod>
 80078a0:	4602      	mov	r2, r0
 80078a2:	460b      	mov	r3, r1
 80078a4:	4b61      	ldr	r3, [pc, #388]	; (8007a2c <UART_SetConfig+0x2d4>)
 80078a6:	fba3 2302 	umull	r2, r3, r3, r2
 80078aa:	095b      	lsrs	r3, r3, #5
 80078ac:	011c      	lsls	r4, r3, #4
 80078ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80078b2:	2200      	movs	r2, #0
 80078b4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80078b8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80078bc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80078c0:	4642      	mov	r2, r8
 80078c2:	464b      	mov	r3, r9
 80078c4:	1891      	adds	r1, r2, r2
 80078c6:	64b9      	str	r1, [r7, #72]	; 0x48
 80078c8:	415b      	adcs	r3, r3
 80078ca:	64fb      	str	r3, [r7, #76]	; 0x4c
 80078cc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80078d0:	4641      	mov	r1, r8
 80078d2:	eb12 0a01 	adds.w	sl, r2, r1
 80078d6:	4649      	mov	r1, r9
 80078d8:	eb43 0b01 	adc.w	fp, r3, r1
 80078dc:	f04f 0200 	mov.w	r2, #0
 80078e0:	f04f 0300 	mov.w	r3, #0
 80078e4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80078e8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80078ec:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80078f0:	4692      	mov	sl, r2
 80078f2:	469b      	mov	fp, r3
 80078f4:	4643      	mov	r3, r8
 80078f6:	eb1a 0303 	adds.w	r3, sl, r3
 80078fa:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80078fe:	464b      	mov	r3, r9
 8007900:	eb4b 0303 	adc.w	r3, fp, r3
 8007904:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007908:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800790c:	685b      	ldr	r3, [r3, #4]
 800790e:	2200      	movs	r2, #0
 8007910:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007914:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8007918:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800791c:	460b      	mov	r3, r1
 800791e:	18db      	adds	r3, r3, r3
 8007920:	643b      	str	r3, [r7, #64]	; 0x40
 8007922:	4613      	mov	r3, r2
 8007924:	eb42 0303 	adc.w	r3, r2, r3
 8007928:	647b      	str	r3, [r7, #68]	; 0x44
 800792a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800792e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8007932:	f7f9 f8a3 	bl	8000a7c <__aeabi_uldivmod>
 8007936:	4602      	mov	r2, r0
 8007938:	460b      	mov	r3, r1
 800793a:	4611      	mov	r1, r2
 800793c:	4b3b      	ldr	r3, [pc, #236]	; (8007a2c <UART_SetConfig+0x2d4>)
 800793e:	fba3 2301 	umull	r2, r3, r3, r1
 8007942:	095b      	lsrs	r3, r3, #5
 8007944:	2264      	movs	r2, #100	; 0x64
 8007946:	fb02 f303 	mul.w	r3, r2, r3
 800794a:	1acb      	subs	r3, r1, r3
 800794c:	00db      	lsls	r3, r3, #3
 800794e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8007952:	4b36      	ldr	r3, [pc, #216]	; (8007a2c <UART_SetConfig+0x2d4>)
 8007954:	fba3 2302 	umull	r2, r3, r3, r2
 8007958:	095b      	lsrs	r3, r3, #5
 800795a:	005b      	lsls	r3, r3, #1
 800795c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007960:	441c      	add	r4, r3
 8007962:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007966:	2200      	movs	r2, #0
 8007968:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800796c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007970:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8007974:	4642      	mov	r2, r8
 8007976:	464b      	mov	r3, r9
 8007978:	1891      	adds	r1, r2, r2
 800797a:	63b9      	str	r1, [r7, #56]	; 0x38
 800797c:	415b      	adcs	r3, r3
 800797e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007980:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007984:	4641      	mov	r1, r8
 8007986:	1851      	adds	r1, r2, r1
 8007988:	6339      	str	r1, [r7, #48]	; 0x30
 800798a:	4649      	mov	r1, r9
 800798c:	414b      	adcs	r3, r1
 800798e:	637b      	str	r3, [r7, #52]	; 0x34
 8007990:	f04f 0200 	mov.w	r2, #0
 8007994:	f04f 0300 	mov.w	r3, #0
 8007998:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800799c:	4659      	mov	r1, fp
 800799e:	00cb      	lsls	r3, r1, #3
 80079a0:	4651      	mov	r1, sl
 80079a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80079a6:	4651      	mov	r1, sl
 80079a8:	00ca      	lsls	r2, r1, #3
 80079aa:	4610      	mov	r0, r2
 80079ac:	4619      	mov	r1, r3
 80079ae:	4603      	mov	r3, r0
 80079b0:	4642      	mov	r2, r8
 80079b2:	189b      	adds	r3, r3, r2
 80079b4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80079b8:	464b      	mov	r3, r9
 80079ba:	460a      	mov	r2, r1
 80079bc:	eb42 0303 	adc.w	r3, r2, r3
 80079c0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80079c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80079c8:	685b      	ldr	r3, [r3, #4]
 80079ca:	2200      	movs	r2, #0
 80079cc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80079d0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80079d4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80079d8:	460b      	mov	r3, r1
 80079da:	18db      	adds	r3, r3, r3
 80079dc:	62bb      	str	r3, [r7, #40]	; 0x28
 80079de:	4613      	mov	r3, r2
 80079e0:	eb42 0303 	adc.w	r3, r2, r3
 80079e4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80079e6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80079ea:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80079ee:	f7f9 f845 	bl	8000a7c <__aeabi_uldivmod>
 80079f2:	4602      	mov	r2, r0
 80079f4:	460b      	mov	r3, r1
 80079f6:	4b0d      	ldr	r3, [pc, #52]	; (8007a2c <UART_SetConfig+0x2d4>)
 80079f8:	fba3 1302 	umull	r1, r3, r3, r2
 80079fc:	095b      	lsrs	r3, r3, #5
 80079fe:	2164      	movs	r1, #100	; 0x64
 8007a00:	fb01 f303 	mul.w	r3, r1, r3
 8007a04:	1ad3      	subs	r3, r2, r3
 8007a06:	00db      	lsls	r3, r3, #3
 8007a08:	3332      	adds	r3, #50	; 0x32
 8007a0a:	4a08      	ldr	r2, [pc, #32]	; (8007a2c <UART_SetConfig+0x2d4>)
 8007a0c:	fba2 2303 	umull	r2, r3, r2, r3
 8007a10:	095b      	lsrs	r3, r3, #5
 8007a12:	f003 0207 	and.w	r2, r3, #7
 8007a16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	4422      	add	r2, r4
 8007a1e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007a20:	e105      	b.n	8007c2e <UART_SetConfig+0x4d6>
 8007a22:	bf00      	nop
 8007a24:	40011000 	.word	0x40011000
 8007a28:	40011400 	.word	0x40011400
 8007a2c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007a30:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007a34:	2200      	movs	r2, #0
 8007a36:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8007a3a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8007a3e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8007a42:	4642      	mov	r2, r8
 8007a44:	464b      	mov	r3, r9
 8007a46:	1891      	adds	r1, r2, r2
 8007a48:	6239      	str	r1, [r7, #32]
 8007a4a:	415b      	adcs	r3, r3
 8007a4c:	627b      	str	r3, [r7, #36]	; 0x24
 8007a4e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007a52:	4641      	mov	r1, r8
 8007a54:	1854      	adds	r4, r2, r1
 8007a56:	4649      	mov	r1, r9
 8007a58:	eb43 0501 	adc.w	r5, r3, r1
 8007a5c:	f04f 0200 	mov.w	r2, #0
 8007a60:	f04f 0300 	mov.w	r3, #0
 8007a64:	00eb      	lsls	r3, r5, #3
 8007a66:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007a6a:	00e2      	lsls	r2, r4, #3
 8007a6c:	4614      	mov	r4, r2
 8007a6e:	461d      	mov	r5, r3
 8007a70:	4643      	mov	r3, r8
 8007a72:	18e3      	adds	r3, r4, r3
 8007a74:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007a78:	464b      	mov	r3, r9
 8007a7a:	eb45 0303 	adc.w	r3, r5, r3
 8007a7e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007a82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a86:	685b      	ldr	r3, [r3, #4]
 8007a88:	2200      	movs	r2, #0
 8007a8a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007a8e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007a92:	f04f 0200 	mov.w	r2, #0
 8007a96:	f04f 0300 	mov.w	r3, #0
 8007a9a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007a9e:	4629      	mov	r1, r5
 8007aa0:	008b      	lsls	r3, r1, #2
 8007aa2:	4621      	mov	r1, r4
 8007aa4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007aa8:	4621      	mov	r1, r4
 8007aaa:	008a      	lsls	r2, r1, #2
 8007aac:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007ab0:	f7f8 ffe4 	bl	8000a7c <__aeabi_uldivmod>
 8007ab4:	4602      	mov	r2, r0
 8007ab6:	460b      	mov	r3, r1
 8007ab8:	4b60      	ldr	r3, [pc, #384]	; (8007c3c <UART_SetConfig+0x4e4>)
 8007aba:	fba3 2302 	umull	r2, r3, r3, r2
 8007abe:	095b      	lsrs	r3, r3, #5
 8007ac0:	011c      	lsls	r4, r3, #4
 8007ac2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007ac6:	2200      	movs	r2, #0
 8007ac8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007acc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007ad0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007ad4:	4642      	mov	r2, r8
 8007ad6:	464b      	mov	r3, r9
 8007ad8:	1891      	adds	r1, r2, r2
 8007ada:	61b9      	str	r1, [r7, #24]
 8007adc:	415b      	adcs	r3, r3
 8007ade:	61fb      	str	r3, [r7, #28]
 8007ae0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007ae4:	4641      	mov	r1, r8
 8007ae6:	1851      	adds	r1, r2, r1
 8007ae8:	6139      	str	r1, [r7, #16]
 8007aea:	4649      	mov	r1, r9
 8007aec:	414b      	adcs	r3, r1
 8007aee:	617b      	str	r3, [r7, #20]
 8007af0:	f04f 0200 	mov.w	r2, #0
 8007af4:	f04f 0300 	mov.w	r3, #0
 8007af8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007afc:	4659      	mov	r1, fp
 8007afe:	00cb      	lsls	r3, r1, #3
 8007b00:	4651      	mov	r1, sl
 8007b02:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007b06:	4651      	mov	r1, sl
 8007b08:	00ca      	lsls	r2, r1, #3
 8007b0a:	4610      	mov	r0, r2
 8007b0c:	4619      	mov	r1, r3
 8007b0e:	4603      	mov	r3, r0
 8007b10:	4642      	mov	r2, r8
 8007b12:	189b      	adds	r3, r3, r2
 8007b14:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007b18:	464b      	mov	r3, r9
 8007b1a:	460a      	mov	r2, r1
 8007b1c:	eb42 0303 	adc.w	r3, r2, r3
 8007b20:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007b24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007b28:	685b      	ldr	r3, [r3, #4]
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	67bb      	str	r3, [r7, #120]	; 0x78
 8007b2e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007b30:	f04f 0200 	mov.w	r2, #0
 8007b34:	f04f 0300 	mov.w	r3, #0
 8007b38:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007b3c:	4649      	mov	r1, r9
 8007b3e:	008b      	lsls	r3, r1, #2
 8007b40:	4641      	mov	r1, r8
 8007b42:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007b46:	4641      	mov	r1, r8
 8007b48:	008a      	lsls	r2, r1, #2
 8007b4a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8007b4e:	f7f8 ff95 	bl	8000a7c <__aeabi_uldivmod>
 8007b52:	4602      	mov	r2, r0
 8007b54:	460b      	mov	r3, r1
 8007b56:	4b39      	ldr	r3, [pc, #228]	; (8007c3c <UART_SetConfig+0x4e4>)
 8007b58:	fba3 1302 	umull	r1, r3, r3, r2
 8007b5c:	095b      	lsrs	r3, r3, #5
 8007b5e:	2164      	movs	r1, #100	; 0x64
 8007b60:	fb01 f303 	mul.w	r3, r1, r3
 8007b64:	1ad3      	subs	r3, r2, r3
 8007b66:	011b      	lsls	r3, r3, #4
 8007b68:	3332      	adds	r3, #50	; 0x32
 8007b6a:	4a34      	ldr	r2, [pc, #208]	; (8007c3c <UART_SetConfig+0x4e4>)
 8007b6c:	fba2 2303 	umull	r2, r3, r2, r3
 8007b70:	095b      	lsrs	r3, r3, #5
 8007b72:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007b76:	441c      	add	r4, r3
 8007b78:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007b7c:	2200      	movs	r2, #0
 8007b7e:	673b      	str	r3, [r7, #112]	; 0x70
 8007b80:	677a      	str	r2, [r7, #116]	; 0x74
 8007b82:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8007b86:	4642      	mov	r2, r8
 8007b88:	464b      	mov	r3, r9
 8007b8a:	1891      	adds	r1, r2, r2
 8007b8c:	60b9      	str	r1, [r7, #8]
 8007b8e:	415b      	adcs	r3, r3
 8007b90:	60fb      	str	r3, [r7, #12]
 8007b92:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007b96:	4641      	mov	r1, r8
 8007b98:	1851      	adds	r1, r2, r1
 8007b9a:	6039      	str	r1, [r7, #0]
 8007b9c:	4649      	mov	r1, r9
 8007b9e:	414b      	adcs	r3, r1
 8007ba0:	607b      	str	r3, [r7, #4]
 8007ba2:	f04f 0200 	mov.w	r2, #0
 8007ba6:	f04f 0300 	mov.w	r3, #0
 8007baa:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007bae:	4659      	mov	r1, fp
 8007bb0:	00cb      	lsls	r3, r1, #3
 8007bb2:	4651      	mov	r1, sl
 8007bb4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007bb8:	4651      	mov	r1, sl
 8007bba:	00ca      	lsls	r2, r1, #3
 8007bbc:	4610      	mov	r0, r2
 8007bbe:	4619      	mov	r1, r3
 8007bc0:	4603      	mov	r3, r0
 8007bc2:	4642      	mov	r2, r8
 8007bc4:	189b      	adds	r3, r3, r2
 8007bc6:	66bb      	str	r3, [r7, #104]	; 0x68
 8007bc8:	464b      	mov	r3, r9
 8007bca:	460a      	mov	r2, r1
 8007bcc:	eb42 0303 	adc.w	r3, r2, r3
 8007bd0:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007bd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007bd6:	685b      	ldr	r3, [r3, #4]
 8007bd8:	2200      	movs	r2, #0
 8007bda:	663b      	str	r3, [r7, #96]	; 0x60
 8007bdc:	667a      	str	r2, [r7, #100]	; 0x64
 8007bde:	f04f 0200 	mov.w	r2, #0
 8007be2:	f04f 0300 	mov.w	r3, #0
 8007be6:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007bea:	4649      	mov	r1, r9
 8007bec:	008b      	lsls	r3, r1, #2
 8007bee:	4641      	mov	r1, r8
 8007bf0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007bf4:	4641      	mov	r1, r8
 8007bf6:	008a      	lsls	r2, r1, #2
 8007bf8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007bfc:	f7f8 ff3e 	bl	8000a7c <__aeabi_uldivmod>
 8007c00:	4602      	mov	r2, r0
 8007c02:	460b      	mov	r3, r1
 8007c04:	4b0d      	ldr	r3, [pc, #52]	; (8007c3c <UART_SetConfig+0x4e4>)
 8007c06:	fba3 1302 	umull	r1, r3, r3, r2
 8007c0a:	095b      	lsrs	r3, r3, #5
 8007c0c:	2164      	movs	r1, #100	; 0x64
 8007c0e:	fb01 f303 	mul.w	r3, r1, r3
 8007c12:	1ad3      	subs	r3, r2, r3
 8007c14:	011b      	lsls	r3, r3, #4
 8007c16:	3332      	adds	r3, #50	; 0x32
 8007c18:	4a08      	ldr	r2, [pc, #32]	; (8007c3c <UART_SetConfig+0x4e4>)
 8007c1a:	fba2 2303 	umull	r2, r3, r2, r3
 8007c1e:	095b      	lsrs	r3, r3, #5
 8007c20:	f003 020f 	and.w	r2, r3, #15
 8007c24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	4422      	add	r2, r4
 8007c2c:	609a      	str	r2, [r3, #8]
}
 8007c2e:	bf00      	nop
 8007c30:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8007c34:	46bd      	mov	sp, r7
 8007c36:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007c3a:	bf00      	nop
 8007c3c:	51eb851f 	.word	0x51eb851f

08007c40 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007c40:	b084      	sub	sp, #16
 8007c42:	b580      	push	{r7, lr}
 8007c44:	b084      	sub	sp, #16
 8007c46:	af00      	add	r7, sp, #0
 8007c48:	6078      	str	r0, [r7, #4]
 8007c4a:	f107 001c 	add.w	r0, r7, #28
 8007c4e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007c52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c54:	2b01      	cmp	r3, #1
 8007c56:	d122      	bne.n	8007c9e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c5c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	68db      	ldr	r3, [r3, #12]
 8007c68:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8007c6c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007c70:	687a      	ldr	r2, [r7, #4]
 8007c72:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	68db      	ldr	r3, [r3, #12]
 8007c78:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007c80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007c82:	2b01      	cmp	r3, #1
 8007c84:	d105      	bne.n	8007c92 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	68db      	ldr	r3, [r3, #12]
 8007c8a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007c92:	6878      	ldr	r0, [r7, #4]
 8007c94:	f000 faa2 	bl	80081dc <USB_CoreReset>
 8007c98:	4603      	mov	r3, r0
 8007c9a:	73fb      	strb	r3, [r7, #15]
 8007c9c:	e01a      	b.n	8007cd4 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	68db      	ldr	r3, [r3, #12]
 8007ca2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007caa:	6878      	ldr	r0, [r7, #4]
 8007cac:	f000 fa96 	bl	80081dc <USB_CoreReset>
 8007cb0:	4603      	mov	r3, r0
 8007cb2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007cb4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d106      	bne.n	8007cc8 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cbe:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	639a      	str	r2, [r3, #56]	; 0x38
 8007cc6:	e005      	b.n	8007cd4 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ccc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007cd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cd6:	2b01      	cmp	r3, #1
 8007cd8:	d10b      	bne.n	8007cf2 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	689b      	ldr	r3, [r3, #8]
 8007cde:	f043 0206 	orr.w	r2, r3, #6
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	689b      	ldr	r3, [r3, #8]
 8007cea:	f043 0220 	orr.w	r2, r3, #32
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007cf2:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cf4:	4618      	mov	r0, r3
 8007cf6:	3710      	adds	r7, #16
 8007cf8:	46bd      	mov	sp, r7
 8007cfa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007cfe:	b004      	add	sp, #16
 8007d00:	4770      	bx	lr

08007d02 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007d02:	b480      	push	{r7}
 8007d04:	b083      	sub	sp, #12
 8007d06:	af00      	add	r7, sp, #0
 8007d08:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	689b      	ldr	r3, [r3, #8]
 8007d0e:	f023 0201 	bic.w	r2, r3, #1
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007d16:	2300      	movs	r3, #0
}
 8007d18:	4618      	mov	r0, r3
 8007d1a:	370c      	adds	r7, #12
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d22:	4770      	bx	lr

08007d24 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007d24:	b580      	push	{r7, lr}
 8007d26:	b084      	sub	sp, #16
 8007d28:	af00      	add	r7, sp, #0
 8007d2a:	6078      	str	r0, [r7, #4]
 8007d2c:	460b      	mov	r3, r1
 8007d2e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007d30:	2300      	movs	r3, #0
 8007d32:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	68db      	ldr	r3, [r3, #12]
 8007d38:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007d40:	78fb      	ldrb	r3, [r7, #3]
 8007d42:	2b01      	cmp	r3, #1
 8007d44:	d115      	bne.n	8007d72 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	68db      	ldr	r3, [r3, #12]
 8007d4a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007d52:	2001      	movs	r0, #1
 8007d54:	f7fb f868 	bl	8002e28 <HAL_Delay>
      ms++;
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	3301      	adds	r3, #1
 8007d5c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8007d5e:	6878      	ldr	r0, [r7, #4]
 8007d60:	f000 fa2e 	bl	80081c0 <USB_GetMode>
 8007d64:	4603      	mov	r3, r0
 8007d66:	2b01      	cmp	r3, #1
 8007d68:	d01e      	beq.n	8007da8 <USB_SetCurrentMode+0x84>
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	2b31      	cmp	r3, #49	; 0x31
 8007d6e:	d9f0      	bls.n	8007d52 <USB_SetCurrentMode+0x2e>
 8007d70:	e01a      	b.n	8007da8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007d72:	78fb      	ldrb	r3, [r7, #3]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d115      	bne.n	8007da4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	68db      	ldr	r3, [r3, #12]
 8007d7c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007d84:	2001      	movs	r0, #1
 8007d86:	f7fb f84f 	bl	8002e28 <HAL_Delay>
      ms++;
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	3301      	adds	r3, #1
 8007d8e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8007d90:	6878      	ldr	r0, [r7, #4]
 8007d92:	f000 fa15 	bl	80081c0 <USB_GetMode>
 8007d96:	4603      	mov	r3, r0
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d005      	beq.n	8007da8 <USB_SetCurrentMode+0x84>
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	2b31      	cmp	r3, #49	; 0x31
 8007da0:	d9f0      	bls.n	8007d84 <USB_SetCurrentMode+0x60>
 8007da2:	e001      	b.n	8007da8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007da4:	2301      	movs	r3, #1
 8007da6:	e005      	b.n	8007db4 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	2b32      	cmp	r3, #50	; 0x32
 8007dac:	d101      	bne.n	8007db2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007dae:	2301      	movs	r3, #1
 8007db0:	e000      	b.n	8007db4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007db2:	2300      	movs	r3, #0
}
 8007db4:	4618      	mov	r0, r3
 8007db6:	3710      	adds	r7, #16
 8007db8:	46bd      	mov	sp, r7
 8007dba:	bd80      	pop	{r7, pc}

08007dbc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007dbc:	b084      	sub	sp, #16
 8007dbe:	b580      	push	{r7, lr}
 8007dc0:	b086      	sub	sp, #24
 8007dc2:	af00      	add	r7, sp, #0
 8007dc4:	6078      	str	r0, [r7, #4]
 8007dc6:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8007dca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007dce:	2300      	movs	r3, #0
 8007dd0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007dd6:	2300      	movs	r3, #0
 8007dd8:	613b      	str	r3, [r7, #16]
 8007dda:	e009      	b.n	8007df0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007ddc:	687a      	ldr	r2, [r7, #4]
 8007dde:	693b      	ldr	r3, [r7, #16]
 8007de0:	3340      	adds	r3, #64	; 0x40
 8007de2:	009b      	lsls	r3, r3, #2
 8007de4:	4413      	add	r3, r2
 8007de6:	2200      	movs	r2, #0
 8007de8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007dea:	693b      	ldr	r3, [r7, #16]
 8007dec:	3301      	adds	r3, #1
 8007dee:	613b      	str	r3, [r7, #16]
 8007df0:	693b      	ldr	r3, [r7, #16]
 8007df2:	2b0e      	cmp	r3, #14
 8007df4:	d9f2      	bls.n	8007ddc <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007df6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d11c      	bne.n	8007e36 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e02:	685b      	ldr	r3, [r3, #4]
 8007e04:	68fa      	ldr	r2, [r7, #12]
 8007e06:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007e0a:	f043 0302 	orr.w	r3, r3, #2
 8007e0e:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e14:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e20:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e2c:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	639a      	str	r2, [r3, #56]	; 0x38
 8007e34:	e00b      	b.n	8007e4e <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e3a:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e46:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007e54:	461a      	mov	r2, r3
 8007e56:	2300      	movs	r3, #0
 8007e58:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e60:	4619      	mov	r1, r3
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e68:	461a      	mov	r2, r3
 8007e6a:	680b      	ldr	r3, [r1, #0]
 8007e6c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007e6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e70:	2b01      	cmp	r3, #1
 8007e72:	d10c      	bne.n	8007e8e <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007e74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d104      	bne.n	8007e84 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007e7a:	2100      	movs	r1, #0
 8007e7c:	6878      	ldr	r0, [r7, #4]
 8007e7e:	f000 f965 	bl	800814c <USB_SetDevSpeed>
 8007e82:	e008      	b.n	8007e96 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007e84:	2101      	movs	r1, #1
 8007e86:	6878      	ldr	r0, [r7, #4]
 8007e88:	f000 f960 	bl	800814c <USB_SetDevSpeed>
 8007e8c:	e003      	b.n	8007e96 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007e8e:	2103      	movs	r1, #3
 8007e90:	6878      	ldr	r0, [r7, #4]
 8007e92:	f000 f95b 	bl	800814c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007e96:	2110      	movs	r1, #16
 8007e98:	6878      	ldr	r0, [r7, #4]
 8007e9a:	f000 f8f3 	bl	8008084 <USB_FlushTxFifo>
 8007e9e:	4603      	mov	r3, r0
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d001      	beq.n	8007ea8 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8007ea4:	2301      	movs	r3, #1
 8007ea6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007ea8:	6878      	ldr	r0, [r7, #4]
 8007eaa:	f000 f91f 	bl	80080ec <USB_FlushRxFifo>
 8007eae:	4603      	mov	r3, r0
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d001      	beq.n	8007eb8 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8007eb4:	2301      	movs	r3, #1
 8007eb6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ebe:	461a      	mov	r2, r3
 8007ec0:	2300      	movs	r3, #0
 8007ec2:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007eca:	461a      	mov	r2, r3
 8007ecc:	2300      	movs	r3, #0
 8007ece:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ed6:	461a      	mov	r2, r3
 8007ed8:	2300      	movs	r3, #0
 8007eda:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007edc:	2300      	movs	r3, #0
 8007ede:	613b      	str	r3, [r7, #16]
 8007ee0:	e043      	b.n	8007f6a <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007ee2:	693b      	ldr	r3, [r7, #16]
 8007ee4:	015a      	lsls	r2, r3, #5
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	4413      	add	r3, r2
 8007eea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007ef4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007ef8:	d118      	bne.n	8007f2c <USB_DevInit+0x170>
    {
      if (i == 0U)
 8007efa:	693b      	ldr	r3, [r7, #16]
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d10a      	bne.n	8007f16 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007f00:	693b      	ldr	r3, [r7, #16]
 8007f02:	015a      	lsls	r2, r3, #5
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	4413      	add	r3, r2
 8007f08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f0c:	461a      	mov	r2, r3
 8007f0e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007f12:	6013      	str	r3, [r2, #0]
 8007f14:	e013      	b.n	8007f3e <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007f16:	693b      	ldr	r3, [r7, #16]
 8007f18:	015a      	lsls	r2, r3, #5
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	4413      	add	r3, r2
 8007f1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f22:	461a      	mov	r2, r3
 8007f24:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007f28:	6013      	str	r3, [r2, #0]
 8007f2a:	e008      	b.n	8007f3e <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007f2c:	693b      	ldr	r3, [r7, #16]
 8007f2e:	015a      	lsls	r2, r3, #5
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	4413      	add	r3, r2
 8007f34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f38:	461a      	mov	r2, r3
 8007f3a:	2300      	movs	r3, #0
 8007f3c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007f3e:	693b      	ldr	r3, [r7, #16]
 8007f40:	015a      	lsls	r2, r3, #5
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	4413      	add	r3, r2
 8007f46:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f4a:	461a      	mov	r2, r3
 8007f4c:	2300      	movs	r3, #0
 8007f4e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007f50:	693b      	ldr	r3, [r7, #16]
 8007f52:	015a      	lsls	r2, r3, #5
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	4413      	add	r3, r2
 8007f58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f5c:	461a      	mov	r2, r3
 8007f5e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007f62:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007f64:	693b      	ldr	r3, [r7, #16]
 8007f66:	3301      	adds	r3, #1
 8007f68:	613b      	str	r3, [r7, #16]
 8007f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f6c:	693a      	ldr	r2, [r7, #16]
 8007f6e:	429a      	cmp	r2, r3
 8007f70:	d3b7      	bcc.n	8007ee2 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007f72:	2300      	movs	r3, #0
 8007f74:	613b      	str	r3, [r7, #16]
 8007f76:	e043      	b.n	8008000 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007f78:	693b      	ldr	r3, [r7, #16]
 8007f7a:	015a      	lsls	r2, r3, #5
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	4413      	add	r3, r2
 8007f80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007f8a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007f8e:	d118      	bne.n	8007fc2 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8007f90:	693b      	ldr	r3, [r7, #16]
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d10a      	bne.n	8007fac <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007f96:	693b      	ldr	r3, [r7, #16]
 8007f98:	015a      	lsls	r2, r3, #5
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	4413      	add	r3, r2
 8007f9e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007fa2:	461a      	mov	r2, r3
 8007fa4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007fa8:	6013      	str	r3, [r2, #0]
 8007faa:	e013      	b.n	8007fd4 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007fac:	693b      	ldr	r3, [r7, #16]
 8007fae:	015a      	lsls	r2, r3, #5
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	4413      	add	r3, r2
 8007fb4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007fb8:	461a      	mov	r2, r3
 8007fba:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007fbe:	6013      	str	r3, [r2, #0]
 8007fc0:	e008      	b.n	8007fd4 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007fc2:	693b      	ldr	r3, [r7, #16]
 8007fc4:	015a      	lsls	r2, r3, #5
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	4413      	add	r3, r2
 8007fca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007fce:	461a      	mov	r2, r3
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007fd4:	693b      	ldr	r3, [r7, #16]
 8007fd6:	015a      	lsls	r2, r3, #5
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	4413      	add	r3, r2
 8007fdc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007fe0:	461a      	mov	r2, r3
 8007fe2:	2300      	movs	r3, #0
 8007fe4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007fe6:	693b      	ldr	r3, [r7, #16]
 8007fe8:	015a      	lsls	r2, r3, #5
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	4413      	add	r3, r2
 8007fee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ff2:	461a      	mov	r2, r3
 8007ff4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007ff8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007ffa:	693b      	ldr	r3, [r7, #16]
 8007ffc:	3301      	adds	r3, #1
 8007ffe:	613b      	str	r3, [r7, #16]
 8008000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008002:	693a      	ldr	r2, [r7, #16]
 8008004:	429a      	cmp	r2, r3
 8008006:	d3b7      	bcc.n	8007f78 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800800e:	691b      	ldr	r3, [r3, #16]
 8008010:	68fa      	ldr	r2, [r7, #12]
 8008012:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008016:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800801a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	2200      	movs	r2, #0
 8008020:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8008028:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800802a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800802c:	2b00      	cmp	r3, #0
 800802e:	d105      	bne.n	800803c <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	699b      	ldr	r3, [r3, #24]
 8008034:	f043 0210 	orr.w	r2, r3, #16
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	699a      	ldr	r2, [r3, #24]
 8008040:	4b0f      	ldr	r3, [pc, #60]	; (8008080 <USB_DevInit+0x2c4>)
 8008042:	4313      	orrs	r3, r2
 8008044:	687a      	ldr	r2, [r7, #4]
 8008046:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008048:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800804a:	2b00      	cmp	r3, #0
 800804c:	d005      	beq.n	800805a <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	699b      	ldr	r3, [r3, #24]
 8008052:	f043 0208 	orr.w	r2, r3, #8
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800805a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800805c:	2b01      	cmp	r3, #1
 800805e:	d107      	bne.n	8008070 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	699b      	ldr	r3, [r3, #24]
 8008064:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008068:	f043 0304 	orr.w	r3, r3, #4
 800806c:	687a      	ldr	r2, [r7, #4]
 800806e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008070:	7dfb      	ldrb	r3, [r7, #23]
}
 8008072:	4618      	mov	r0, r3
 8008074:	3718      	adds	r7, #24
 8008076:	46bd      	mov	sp, r7
 8008078:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800807c:	b004      	add	sp, #16
 800807e:	4770      	bx	lr
 8008080:	803c3800 	.word	0x803c3800

08008084 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008084:	b480      	push	{r7}
 8008086:	b085      	sub	sp, #20
 8008088:	af00      	add	r7, sp, #0
 800808a:	6078      	str	r0, [r7, #4]
 800808c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800808e:	2300      	movs	r3, #0
 8008090:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	3301      	adds	r3, #1
 8008096:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	4a13      	ldr	r2, [pc, #76]	; (80080e8 <USB_FlushTxFifo+0x64>)
 800809c:	4293      	cmp	r3, r2
 800809e:	d901      	bls.n	80080a4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80080a0:	2303      	movs	r3, #3
 80080a2:	e01b      	b.n	80080dc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	691b      	ldr	r3, [r3, #16]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	daf2      	bge.n	8008092 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80080ac:	2300      	movs	r3, #0
 80080ae:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80080b0:	683b      	ldr	r3, [r7, #0]
 80080b2:	019b      	lsls	r3, r3, #6
 80080b4:	f043 0220 	orr.w	r2, r3, #32
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	3301      	adds	r3, #1
 80080c0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	4a08      	ldr	r2, [pc, #32]	; (80080e8 <USB_FlushTxFifo+0x64>)
 80080c6:	4293      	cmp	r3, r2
 80080c8:	d901      	bls.n	80080ce <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80080ca:	2303      	movs	r3, #3
 80080cc:	e006      	b.n	80080dc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	691b      	ldr	r3, [r3, #16]
 80080d2:	f003 0320 	and.w	r3, r3, #32
 80080d6:	2b20      	cmp	r3, #32
 80080d8:	d0f0      	beq.n	80080bc <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80080da:	2300      	movs	r3, #0
}
 80080dc:	4618      	mov	r0, r3
 80080de:	3714      	adds	r7, #20
 80080e0:	46bd      	mov	sp, r7
 80080e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e6:	4770      	bx	lr
 80080e8:	00030d40 	.word	0x00030d40

080080ec <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80080ec:	b480      	push	{r7}
 80080ee:	b085      	sub	sp, #20
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80080f4:	2300      	movs	r3, #0
 80080f6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	3301      	adds	r3, #1
 80080fc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	4a11      	ldr	r2, [pc, #68]	; (8008148 <USB_FlushRxFifo+0x5c>)
 8008102:	4293      	cmp	r3, r2
 8008104:	d901      	bls.n	800810a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008106:	2303      	movs	r3, #3
 8008108:	e018      	b.n	800813c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	691b      	ldr	r3, [r3, #16]
 800810e:	2b00      	cmp	r3, #0
 8008110:	daf2      	bge.n	80080f8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008112:	2300      	movs	r3, #0
 8008114:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	2210      	movs	r2, #16
 800811a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	3301      	adds	r3, #1
 8008120:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	4a08      	ldr	r2, [pc, #32]	; (8008148 <USB_FlushRxFifo+0x5c>)
 8008126:	4293      	cmp	r3, r2
 8008128:	d901      	bls.n	800812e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800812a:	2303      	movs	r3, #3
 800812c:	e006      	b.n	800813c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	691b      	ldr	r3, [r3, #16]
 8008132:	f003 0310 	and.w	r3, r3, #16
 8008136:	2b10      	cmp	r3, #16
 8008138:	d0f0      	beq.n	800811c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800813a:	2300      	movs	r3, #0
}
 800813c:	4618      	mov	r0, r3
 800813e:	3714      	adds	r7, #20
 8008140:	46bd      	mov	sp, r7
 8008142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008146:	4770      	bx	lr
 8008148:	00030d40 	.word	0x00030d40

0800814c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800814c:	b480      	push	{r7}
 800814e:	b085      	sub	sp, #20
 8008150:	af00      	add	r7, sp, #0
 8008152:	6078      	str	r0, [r7, #4]
 8008154:	460b      	mov	r3, r1
 8008156:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008162:	681a      	ldr	r2, [r3, #0]
 8008164:	78fb      	ldrb	r3, [r7, #3]
 8008166:	68f9      	ldr	r1, [r7, #12]
 8008168:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800816c:	4313      	orrs	r3, r2
 800816e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008170:	2300      	movs	r3, #0
}
 8008172:	4618      	mov	r0, r3
 8008174:	3714      	adds	r7, #20
 8008176:	46bd      	mov	sp, r7
 8008178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800817c:	4770      	bx	lr

0800817e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800817e:	b480      	push	{r7}
 8008180:	b085      	sub	sp, #20
 8008182:	af00      	add	r7, sp, #0
 8008184:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	68fa      	ldr	r2, [r7, #12]
 8008194:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008198:	f023 0303 	bic.w	r3, r3, #3
 800819c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80081a4:	685b      	ldr	r3, [r3, #4]
 80081a6:	68fa      	ldr	r2, [r7, #12]
 80081a8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80081ac:	f043 0302 	orr.w	r3, r3, #2
 80081b0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80081b2:	2300      	movs	r3, #0
}
 80081b4:	4618      	mov	r0, r3
 80081b6:	3714      	adds	r7, #20
 80081b8:	46bd      	mov	sp, r7
 80081ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081be:	4770      	bx	lr

080081c0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80081c0:	b480      	push	{r7}
 80081c2:	b083      	sub	sp, #12
 80081c4:	af00      	add	r7, sp, #0
 80081c6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	695b      	ldr	r3, [r3, #20]
 80081cc:	f003 0301 	and.w	r3, r3, #1
}
 80081d0:	4618      	mov	r0, r3
 80081d2:	370c      	adds	r7, #12
 80081d4:	46bd      	mov	sp, r7
 80081d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081da:	4770      	bx	lr

080081dc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80081dc:	b480      	push	{r7}
 80081de:	b085      	sub	sp, #20
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80081e4:	2300      	movs	r3, #0
 80081e6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	3301      	adds	r3, #1
 80081ec:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	4a13      	ldr	r2, [pc, #76]	; (8008240 <USB_CoreReset+0x64>)
 80081f2:	4293      	cmp	r3, r2
 80081f4:	d901      	bls.n	80081fa <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80081f6:	2303      	movs	r3, #3
 80081f8:	e01b      	b.n	8008232 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	691b      	ldr	r3, [r3, #16]
 80081fe:	2b00      	cmp	r3, #0
 8008200:	daf2      	bge.n	80081e8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008202:	2300      	movs	r3, #0
 8008204:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	691b      	ldr	r3, [r3, #16]
 800820a:	f043 0201 	orr.w	r2, r3, #1
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	3301      	adds	r3, #1
 8008216:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	4a09      	ldr	r2, [pc, #36]	; (8008240 <USB_CoreReset+0x64>)
 800821c:	4293      	cmp	r3, r2
 800821e:	d901      	bls.n	8008224 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008220:	2303      	movs	r3, #3
 8008222:	e006      	b.n	8008232 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	691b      	ldr	r3, [r3, #16]
 8008228:	f003 0301 	and.w	r3, r3, #1
 800822c:	2b01      	cmp	r3, #1
 800822e:	d0f0      	beq.n	8008212 <USB_CoreReset+0x36>

  return HAL_OK;
 8008230:	2300      	movs	r3, #0
}
 8008232:	4618      	mov	r0, r3
 8008234:	3714      	adds	r7, #20
 8008236:	46bd      	mov	sp, r7
 8008238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800823c:	4770      	bx	lr
 800823e:	bf00      	nop
 8008240:	00030d40 	.word	0x00030d40

08008244 <atoi>:
 8008244:	220a      	movs	r2, #10
 8008246:	2100      	movs	r1, #0
 8008248:	f000 b976 	b.w	8008538 <strtol>

0800824c <__errno>:
 800824c:	4b01      	ldr	r3, [pc, #4]	; (8008254 <__errno+0x8>)
 800824e:	6818      	ldr	r0, [r3, #0]
 8008250:	4770      	bx	lr
 8008252:	bf00      	nop
 8008254:	20000014 	.word	0x20000014

08008258 <__libc_init_array>:
 8008258:	b570      	push	{r4, r5, r6, lr}
 800825a:	4d0d      	ldr	r5, [pc, #52]	; (8008290 <__libc_init_array+0x38>)
 800825c:	4c0d      	ldr	r4, [pc, #52]	; (8008294 <__libc_init_array+0x3c>)
 800825e:	1b64      	subs	r4, r4, r5
 8008260:	10a4      	asrs	r4, r4, #2
 8008262:	2600      	movs	r6, #0
 8008264:	42a6      	cmp	r6, r4
 8008266:	d109      	bne.n	800827c <__libc_init_array+0x24>
 8008268:	4d0b      	ldr	r5, [pc, #44]	; (8008298 <__libc_init_array+0x40>)
 800826a:	4c0c      	ldr	r4, [pc, #48]	; (800829c <__libc_init_array+0x44>)
 800826c:	f001 faa0 	bl	80097b0 <_init>
 8008270:	1b64      	subs	r4, r4, r5
 8008272:	10a4      	asrs	r4, r4, #2
 8008274:	2600      	movs	r6, #0
 8008276:	42a6      	cmp	r6, r4
 8008278:	d105      	bne.n	8008286 <__libc_init_array+0x2e>
 800827a:	bd70      	pop	{r4, r5, r6, pc}
 800827c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008280:	4798      	blx	r3
 8008282:	3601      	adds	r6, #1
 8008284:	e7ee      	b.n	8008264 <__libc_init_array+0xc>
 8008286:	f855 3b04 	ldr.w	r3, [r5], #4
 800828a:	4798      	blx	r3
 800828c:	3601      	adds	r6, #1
 800828e:	e7f2      	b.n	8008276 <__libc_init_array+0x1e>
 8008290:	08009a7c 	.word	0x08009a7c
 8008294:	08009a7c 	.word	0x08009a7c
 8008298:	08009a7c 	.word	0x08009a7c
 800829c:	08009a80 	.word	0x08009a80

080082a0 <memset>:
 80082a0:	4402      	add	r2, r0
 80082a2:	4603      	mov	r3, r0
 80082a4:	4293      	cmp	r3, r2
 80082a6:	d100      	bne.n	80082aa <memset+0xa>
 80082a8:	4770      	bx	lr
 80082aa:	f803 1b01 	strb.w	r1, [r3], #1
 80082ae:	e7f9      	b.n	80082a4 <memset+0x4>

080082b0 <iprintf>:
 80082b0:	b40f      	push	{r0, r1, r2, r3}
 80082b2:	4b0a      	ldr	r3, [pc, #40]	; (80082dc <iprintf+0x2c>)
 80082b4:	b513      	push	{r0, r1, r4, lr}
 80082b6:	681c      	ldr	r4, [r3, #0]
 80082b8:	b124      	cbz	r4, 80082c4 <iprintf+0x14>
 80082ba:	69a3      	ldr	r3, [r4, #24]
 80082bc:	b913      	cbnz	r3, 80082c4 <iprintf+0x14>
 80082be:	4620      	mov	r0, r4
 80082c0:	f000 fb1e 	bl	8008900 <__sinit>
 80082c4:	ab05      	add	r3, sp, #20
 80082c6:	9a04      	ldr	r2, [sp, #16]
 80082c8:	68a1      	ldr	r1, [r4, #8]
 80082ca:	9301      	str	r3, [sp, #4]
 80082cc:	4620      	mov	r0, r4
 80082ce:	f000 fe83 	bl	8008fd8 <_vfiprintf_r>
 80082d2:	b002      	add	sp, #8
 80082d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80082d8:	b004      	add	sp, #16
 80082da:	4770      	bx	lr
 80082dc:	20000014 	.word	0x20000014

080082e0 <_puts_r>:
 80082e0:	b570      	push	{r4, r5, r6, lr}
 80082e2:	460e      	mov	r6, r1
 80082e4:	4605      	mov	r5, r0
 80082e6:	b118      	cbz	r0, 80082f0 <_puts_r+0x10>
 80082e8:	6983      	ldr	r3, [r0, #24]
 80082ea:	b90b      	cbnz	r3, 80082f0 <_puts_r+0x10>
 80082ec:	f000 fb08 	bl	8008900 <__sinit>
 80082f0:	69ab      	ldr	r3, [r5, #24]
 80082f2:	68ac      	ldr	r4, [r5, #8]
 80082f4:	b913      	cbnz	r3, 80082fc <_puts_r+0x1c>
 80082f6:	4628      	mov	r0, r5
 80082f8:	f000 fb02 	bl	8008900 <__sinit>
 80082fc:	4b2c      	ldr	r3, [pc, #176]	; (80083b0 <_puts_r+0xd0>)
 80082fe:	429c      	cmp	r4, r3
 8008300:	d120      	bne.n	8008344 <_puts_r+0x64>
 8008302:	686c      	ldr	r4, [r5, #4]
 8008304:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008306:	07db      	lsls	r3, r3, #31
 8008308:	d405      	bmi.n	8008316 <_puts_r+0x36>
 800830a:	89a3      	ldrh	r3, [r4, #12]
 800830c:	0598      	lsls	r0, r3, #22
 800830e:	d402      	bmi.n	8008316 <_puts_r+0x36>
 8008310:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008312:	f000 fb93 	bl	8008a3c <__retarget_lock_acquire_recursive>
 8008316:	89a3      	ldrh	r3, [r4, #12]
 8008318:	0719      	lsls	r1, r3, #28
 800831a:	d51d      	bpl.n	8008358 <_puts_r+0x78>
 800831c:	6923      	ldr	r3, [r4, #16]
 800831e:	b1db      	cbz	r3, 8008358 <_puts_r+0x78>
 8008320:	3e01      	subs	r6, #1
 8008322:	68a3      	ldr	r3, [r4, #8]
 8008324:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008328:	3b01      	subs	r3, #1
 800832a:	60a3      	str	r3, [r4, #8]
 800832c:	bb39      	cbnz	r1, 800837e <_puts_r+0x9e>
 800832e:	2b00      	cmp	r3, #0
 8008330:	da38      	bge.n	80083a4 <_puts_r+0xc4>
 8008332:	4622      	mov	r2, r4
 8008334:	210a      	movs	r1, #10
 8008336:	4628      	mov	r0, r5
 8008338:	f000 f908 	bl	800854c <__swbuf_r>
 800833c:	3001      	adds	r0, #1
 800833e:	d011      	beq.n	8008364 <_puts_r+0x84>
 8008340:	250a      	movs	r5, #10
 8008342:	e011      	b.n	8008368 <_puts_r+0x88>
 8008344:	4b1b      	ldr	r3, [pc, #108]	; (80083b4 <_puts_r+0xd4>)
 8008346:	429c      	cmp	r4, r3
 8008348:	d101      	bne.n	800834e <_puts_r+0x6e>
 800834a:	68ac      	ldr	r4, [r5, #8]
 800834c:	e7da      	b.n	8008304 <_puts_r+0x24>
 800834e:	4b1a      	ldr	r3, [pc, #104]	; (80083b8 <_puts_r+0xd8>)
 8008350:	429c      	cmp	r4, r3
 8008352:	bf08      	it	eq
 8008354:	68ec      	ldreq	r4, [r5, #12]
 8008356:	e7d5      	b.n	8008304 <_puts_r+0x24>
 8008358:	4621      	mov	r1, r4
 800835a:	4628      	mov	r0, r5
 800835c:	f000 f948 	bl	80085f0 <__swsetup_r>
 8008360:	2800      	cmp	r0, #0
 8008362:	d0dd      	beq.n	8008320 <_puts_r+0x40>
 8008364:	f04f 35ff 	mov.w	r5, #4294967295
 8008368:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800836a:	07da      	lsls	r2, r3, #31
 800836c:	d405      	bmi.n	800837a <_puts_r+0x9a>
 800836e:	89a3      	ldrh	r3, [r4, #12]
 8008370:	059b      	lsls	r3, r3, #22
 8008372:	d402      	bmi.n	800837a <_puts_r+0x9a>
 8008374:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008376:	f000 fb62 	bl	8008a3e <__retarget_lock_release_recursive>
 800837a:	4628      	mov	r0, r5
 800837c:	bd70      	pop	{r4, r5, r6, pc}
 800837e:	2b00      	cmp	r3, #0
 8008380:	da04      	bge.n	800838c <_puts_r+0xac>
 8008382:	69a2      	ldr	r2, [r4, #24]
 8008384:	429a      	cmp	r2, r3
 8008386:	dc06      	bgt.n	8008396 <_puts_r+0xb6>
 8008388:	290a      	cmp	r1, #10
 800838a:	d004      	beq.n	8008396 <_puts_r+0xb6>
 800838c:	6823      	ldr	r3, [r4, #0]
 800838e:	1c5a      	adds	r2, r3, #1
 8008390:	6022      	str	r2, [r4, #0]
 8008392:	7019      	strb	r1, [r3, #0]
 8008394:	e7c5      	b.n	8008322 <_puts_r+0x42>
 8008396:	4622      	mov	r2, r4
 8008398:	4628      	mov	r0, r5
 800839a:	f000 f8d7 	bl	800854c <__swbuf_r>
 800839e:	3001      	adds	r0, #1
 80083a0:	d1bf      	bne.n	8008322 <_puts_r+0x42>
 80083a2:	e7df      	b.n	8008364 <_puts_r+0x84>
 80083a4:	6823      	ldr	r3, [r4, #0]
 80083a6:	250a      	movs	r5, #10
 80083a8:	1c5a      	adds	r2, r3, #1
 80083aa:	6022      	str	r2, [r4, #0]
 80083ac:	701d      	strb	r5, [r3, #0]
 80083ae:	e7db      	b.n	8008368 <_puts_r+0x88>
 80083b0:	08009a00 	.word	0x08009a00
 80083b4:	08009a20 	.word	0x08009a20
 80083b8:	080099e0 	.word	0x080099e0

080083bc <puts>:
 80083bc:	4b02      	ldr	r3, [pc, #8]	; (80083c8 <puts+0xc>)
 80083be:	4601      	mov	r1, r0
 80083c0:	6818      	ldr	r0, [r3, #0]
 80083c2:	f7ff bf8d 	b.w	80082e0 <_puts_r>
 80083c6:	bf00      	nop
 80083c8:	20000014 	.word	0x20000014

080083cc <siprintf>:
 80083cc:	b40e      	push	{r1, r2, r3}
 80083ce:	b500      	push	{lr}
 80083d0:	b09c      	sub	sp, #112	; 0x70
 80083d2:	ab1d      	add	r3, sp, #116	; 0x74
 80083d4:	9002      	str	r0, [sp, #8]
 80083d6:	9006      	str	r0, [sp, #24]
 80083d8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80083dc:	4809      	ldr	r0, [pc, #36]	; (8008404 <siprintf+0x38>)
 80083de:	9107      	str	r1, [sp, #28]
 80083e0:	9104      	str	r1, [sp, #16]
 80083e2:	4909      	ldr	r1, [pc, #36]	; (8008408 <siprintf+0x3c>)
 80083e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80083e8:	9105      	str	r1, [sp, #20]
 80083ea:	6800      	ldr	r0, [r0, #0]
 80083ec:	9301      	str	r3, [sp, #4]
 80083ee:	a902      	add	r1, sp, #8
 80083f0:	f000 fcc8 	bl	8008d84 <_svfiprintf_r>
 80083f4:	9b02      	ldr	r3, [sp, #8]
 80083f6:	2200      	movs	r2, #0
 80083f8:	701a      	strb	r2, [r3, #0]
 80083fa:	b01c      	add	sp, #112	; 0x70
 80083fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8008400:	b003      	add	sp, #12
 8008402:	4770      	bx	lr
 8008404:	20000014 	.word	0x20000014
 8008408:	ffff0208 	.word	0xffff0208

0800840c <strncmp>:
 800840c:	b510      	push	{r4, lr}
 800840e:	b17a      	cbz	r2, 8008430 <strncmp+0x24>
 8008410:	4603      	mov	r3, r0
 8008412:	3901      	subs	r1, #1
 8008414:	1884      	adds	r4, r0, r2
 8008416:	f813 0b01 	ldrb.w	r0, [r3], #1
 800841a:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800841e:	4290      	cmp	r0, r2
 8008420:	d101      	bne.n	8008426 <strncmp+0x1a>
 8008422:	42a3      	cmp	r3, r4
 8008424:	d101      	bne.n	800842a <strncmp+0x1e>
 8008426:	1a80      	subs	r0, r0, r2
 8008428:	bd10      	pop	{r4, pc}
 800842a:	2800      	cmp	r0, #0
 800842c:	d1f3      	bne.n	8008416 <strncmp+0xa>
 800842e:	e7fa      	b.n	8008426 <strncmp+0x1a>
 8008430:	4610      	mov	r0, r2
 8008432:	e7f9      	b.n	8008428 <strncmp+0x1c>

08008434 <_strtol_l.constprop.0>:
 8008434:	2b01      	cmp	r3, #1
 8008436:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800843a:	d001      	beq.n	8008440 <_strtol_l.constprop.0+0xc>
 800843c:	2b24      	cmp	r3, #36	; 0x24
 800843e:	d906      	bls.n	800844e <_strtol_l.constprop.0+0x1a>
 8008440:	f7ff ff04 	bl	800824c <__errno>
 8008444:	2316      	movs	r3, #22
 8008446:	6003      	str	r3, [r0, #0]
 8008448:	2000      	movs	r0, #0
 800844a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800844e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8008534 <_strtol_l.constprop.0+0x100>
 8008452:	460d      	mov	r5, r1
 8008454:	462e      	mov	r6, r5
 8008456:	f815 4b01 	ldrb.w	r4, [r5], #1
 800845a:	f814 700c 	ldrb.w	r7, [r4, ip]
 800845e:	f017 0708 	ands.w	r7, r7, #8
 8008462:	d1f7      	bne.n	8008454 <_strtol_l.constprop.0+0x20>
 8008464:	2c2d      	cmp	r4, #45	; 0x2d
 8008466:	d132      	bne.n	80084ce <_strtol_l.constprop.0+0x9a>
 8008468:	782c      	ldrb	r4, [r5, #0]
 800846a:	2701      	movs	r7, #1
 800846c:	1cb5      	adds	r5, r6, #2
 800846e:	2b00      	cmp	r3, #0
 8008470:	d05b      	beq.n	800852a <_strtol_l.constprop.0+0xf6>
 8008472:	2b10      	cmp	r3, #16
 8008474:	d109      	bne.n	800848a <_strtol_l.constprop.0+0x56>
 8008476:	2c30      	cmp	r4, #48	; 0x30
 8008478:	d107      	bne.n	800848a <_strtol_l.constprop.0+0x56>
 800847a:	782c      	ldrb	r4, [r5, #0]
 800847c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8008480:	2c58      	cmp	r4, #88	; 0x58
 8008482:	d14d      	bne.n	8008520 <_strtol_l.constprop.0+0xec>
 8008484:	786c      	ldrb	r4, [r5, #1]
 8008486:	2310      	movs	r3, #16
 8008488:	3502      	adds	r5, #2
 800848a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800848e:	f108 38ff 	add.w	r8, r8, #4294967295
 8008492:	f04f 0c00 	mov.w	ip, #0
 8008496:	fbb8 f9f3 	udiv	r9, r8, r3
 800849a:	4666      	mov	r6, ip
 800849c:	fb03 8a19 	mls	sl, r3, r9, r8
 80084a0:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 80084a4:	f1be 0f09 	cmp.w	lr, #9
 80084a8:	d816      	bhi.n	80084d8 <_strtol_l.constprop.0+0xa4>
 80084aa:	4674      	mov	r4, lr
 80084ac:	42a3      	cmp	r3, r4
 80084ae:	dd24      	ble.n	80084fa <_strtol_l.constprop.0+0xc6>
 80084b0:	f1bc 0f00 	cmp.w	ip, #0
 80084b4:	db1e      	blt.n	80084f4 <_strtol_l.constprop.0+0xc0>
 80084b6:	45b1      	cmp	r9, r6
 80084b8:	d31c      	bcc.n	80084f4 <_strtol_l.constprop.0+0xc0>
 80084ba:	d101      	bne.n	80084c0 <_strtol_l.constprop.0+0x8c>
 80084bc:	45a2      	cmp	sl, r4
 80084be:	db19      	blt.n	80084f4 <_strtol_l.constprop.0+0xc0>
 80084c0:	fb06 4603 	mla	r6, r6, r3, r4
 80084c4:	f04f 0c01 	mov.w	ip, #1
 80084c8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80084cc:	e7e8      	b.n	80084a0 <_strtol_l.constprop.0+0x6c>
 80084ce:	2c2b      	cmp	r4, #43	; 0x2b
 80084d0:	bf04      	itt	eq
 80084d2:	782c      	ldrbeq	r4, [r5, #0]
 80084d4:	1cb5      	addeq	r5, r6, #2
 80084d6:	e7ca      	b.n	800846e <_strtol_l.constprop.0+0x3a>
 80084d8:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 80084dc:	f1be 0f19 	cmp.w	lr, #25
 80084e0:	d801      	bhi.n	80084e6 <_strtol_l.constprop.0+0xb2>
 80084e2:	3c37      	subs	r4, #55	; 0x37
 80084e4:	e7e2      	b.n	80084ac <_strtol_l.constprop.0+0x78>
 80084e6:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80084ea:	f1be 0f19 	cmp.w	lr, #25
 80084ee:	d804      	bhi.n	80084fa <_strtol_l.constprop.0+0xc6>
 80084f0:	3c57      	subs	r4, #87	; 0x57
 80084f2:	e7db      	b.n	80084ac <_strtol_l.constprop.0+0x78>
 80084f4:	f04f 3cff 	mov.w	ip, #4294967295
 80084f8:	e7e6      	b.n	80084c8 <_strtol_l.constprop.0+0x94>
 80084fa:	f1bc 0f00 	cmp.w	ip, #0
 80084fe:	da05      	bge.n	800850c <_strtol_l.constprop.0+0xd8>
 8008500:	2322      	movs	r3, #34	; 0x22
 8008502:	6003      	str	r3, [r0, #0]
 8008504:	4646      	mov	r6, r8
 8008506:	b942      	cbnz	r2, 800851a <_strtol_l.constprop.0+0xe6>
 8008508:	4630      	mov	r0, r6
 800850a:	e79e      	b.n	800844a <_strtol_l.constprop.0+0x16>
 800850c:	b107      	cbz	r7, 8008510 <_strtol_l.constprop.0+0xdc>
 800850e:	4276      	negs	r6, r6
 8008510:	2a00      	cmp	r2, #0
 8008512:	d0f9      	beq.n	8008508 <_strtol_l.constprop.0+0xd4>
 8008514:	f1bc 0f00 	cmp.w	ip, #0
 8008518:	d000      	beq.n	800851c <_strtol_l.constprop.0+0xe8>
 800851a:	1e69      	subs	r1, r5, #1
 800851c:	6011      	str	r1, [r2, #0]
 800851e:	e7f3      	b.n	8008508 <_strtol_l.constprop.0+0xd4>
 8008520:	2430      	movs	r4, #48	; 0x30
 8008522:	2b00      	cmp	r3, #0
 8008524:	d1b1      	bne.n	800848a <_strtol_l.constprop.0+0x56>
 8008526:	2308      	movs	r3, #8
 8008528:	e7af      	b.n	800848a <_strtol_l.constprop.0+0x56>
 800852a:	2c30      	cmp	r4, #48	; 0x30
 800852c:	d0a5      	beq.n	800847a <_strtol_l.constprop.0+0x46>
 800852e:	230a      	movs	r3, #10
 8008530:	e7ab      	b.n	800848a <_strtol_l.constprop.0+0x56>
 8008532:	bf00      	nop
 8008534:	080098dd 	.word	0x080098dd

08008538 <strtol>:
 8008538:	4613      	mov	r3, r2
 800853a:	460a      	mov	r2, r1
 800853c:	4601      	mov	r1, r0
 800853e:	4802      	ldr	r0, [pc, #8]	; (8008548 <strtol+0x10>)
 8008540:	6800      	ldr	r0, [r0, #0]
 8008542:	f7ff bf77 	b.w	8008434 <_strtol_l.constprop.0>
 8008546:	bf00      	nop
 8008548:	20000014 	.word	0x20000014

0800854c <__swbuf_r>:
 800854c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800854e:	460e      	mov	r6, r1
 8008550:	4614      	mov	r4, r2
 8008552:	4605      	mov	r5, r0
 8008554:	b118      	cbz	r0, 800855e <__swbuf_r+0x12>
 8008556:	6983      	ldr	r3, [r0, #24]
 8008558:	b90b      	cbnz	r3, 800855e <__swbuf_r+0x12>
 800855a:	f000 f9d1 	bl	8008900 <__sinit>
 800855e:	4b21      	ldr	r3, [pc, #132]	; (80085e4 <__swbuf_r+0x98>)
 8008560:	429c      	cmp	r4, r3
 8008562:	d12b      	bne.n	80085bc <__swbuf_r+0x70>
 8008564:	686c      	ldr	r4, [r5, #4]
 8008566:	69a3      	ldr	r3, [r4, #24]
 8008568:	60a3      	str	r3, [r4, #8]
 800856a:	89a3      	ldrh	r3, [r4, #12]
 800856c:	071a      	lsls	r2, r3, #28
 800856e:	d52f      	bpl.n	80085d0 <__swbuf_r+0x84>
 8008570:	6923      	ldr	r3, [r4, #16]
 8008572:	b36b      	cbz	r3, 80085d0 <__swbuf_r+0x84>
 8008574:	6923      	ldr	r3, [r4, #16]
 8008576:	6820      	ldr	r0, [r4, #0]
 8008578:	1ac0      	subs	r0, r0, r3
 800857a:	6963      	ldr	r3, [r4, #20]
 800857c:	b2f6      	uxtb	r6, r6
 800857e:	4283      	cmp	r3, r0
 8008580:	4637      	mov	r7, r6
 8008582:	dc04      	bgt.n	800858e <__swbuf_r+0x42>
 8008584:	4621      	mov	r1, r4
 8008586:	4628      	mov	r0, r5
 8008588:	f000 f926 	bl	80087d8 <_fflush_r>
 800858c:	bb30      	cbnz	r0, 80085dc <__swbuf_r+0x90>
 800858e:	68a3      	ldr	r3, [r4, #8]
 8008590:	3b01      	subs	r3, #1
 8008592:	60a3      	str	r3, [r4, #8]
 8008594:	6823      	ldr	r3, [r4, #0]
 8008596:	1c5a      	adds	r2, r3, #1
 8008598:	6022      	str	r2, [r4, #0]
 800859a:	701e      	strb	r6, [r3, #0]
 800859c:	6963      	ldr	r3, [r4, #20]
 800859e:	3001      	adds	r0, #1
 80085a0:	4283      	cmp	r3, r0
 80085a2:	d004      	beq.n	80085ae <__swbuf_r+0x62>
 80085a4:	89a3      	ldrh	r3, [r4, #12]
 80085a6:	07db      	lsls	r3, r3, #31
 80085a8:	d506      	bpl.n	80085b8 <__swbuf_r+0x6c>
 80085aa:	2e0a      	cmp	r6, #10
 80085ac:	d104      	bne.n	80085b8 <__swbuf_r+0x6c>
 80085ae:	4621      	mov	r1, r4
 80085b0:	4628      	mov	r0, r5
 80085b2:	f000 f911 	bl	80087d8 <_fflush_r>
 80085b6:	b988      	cbnz	r0, 80085dc <__swbuf_r+0x90>
 80085b8:	4638      	mov	r0, r7
 80085ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80085bc:	4b0a      	ldr	r3, [pc, #40]	; (80085e8 <__swbuf_r+0x9c>)
 80085be:	429c      	cmp	r4, r3
 80085c0:	d101      	bne.n	80085c6 <__swbuf_r+0x7a>
 80085c2:	68ac      	ldr	r4, [r5, #8]
 80085c4:	e7cf      	b.n	8008566 <__swbuf_r+0x1a>
 80085c6:	4b09      	ldr	r3, [pc, #36]	; (80085ec <__swbuf_r+0xa0>)
 80085c8:	429c      	cmp	r4, r3
 80085ca:	bf08      	it	eq
 80085cc:	68ec      	ldreq	r4, [r5, #12]
 80085ce:	e7ca      	b.n	8008566 <__swbuf_r+0x1a>
 80085d0:	4621      	mov	r1, r4
 80085d2:	4628      	mov	r0, r5
 80085d4:	f000 f80c 	bl	80085f0 <__swsetup_r>
 80085d8:	2800      	cmp	r0, #0
 80085da:	d0cb      	beq.n	8008574 <__swbuf_r+0x28>
 80085dc:	f04f 37ff 	mov.w	r7, #4294967295
 80085e0:	e7ea      	b.n	80085b8 <__swbuf_r+0x6c>
 80085e2:	bf00      	nop
 80085e4:	08009a00 	.word	0x08009a00
 80085e8:	08009a20 	.word	0x08009a20
 80085ec:	080099e0 	.word	0x080099e0

080085f0 <__swsetup_r>:
 80085f0:	4b32      	ldr	r3, [pc, #200]	; (80086bc <__swsetup_r+0xcc>)
 80085f2:	b570      	push	{r4, r5, r6, lr}
 80085f4:	681d      	ldr	r5, [r3, #0]
 80085f6:	4606      	mov	r6, r0
 80085f8:	460c      	mov	r4, r1
 80085fa:	b125      	cbz	r5, 8008606 <__swsetup_r+0x16>
 80085fc:	69ab      	ldr	r3, [r5, #24]
 80085fe:	b913      	cbnz	r3, 8008606 <__swsetup_r+0x16>
 8008600:	4628      	mov	r0, r5
 8008602:	f000 f97d 	bl	8008900 <__sinit>
 8008606:	4b2e      	ldr	r3, [pc, #184]	; (80086c0 <__swsetup_r+0xd0>)
 8008608:	429c      	cmp	r4, r3
 800860a:	d10f      	bne.n	800862c <__swsetup_r+0x3c>
 800860c:	686c      	ldr	r4, [r5, #4]
 800860e:	89a3      	ldrh	r3, [r4, #12]
 8008610:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008614:	0719      	lsls	r1, r3, #28
 8008616:	d42c      	bmi.n	8008672 <__swsetup_r+0x82>
 8008618:	06dd      	lsls	r5, r3, #27
 800861a:	d411      	bmi.n	8008640 <__swsetup_r+0x50>
 800861c:	2309      	movs	r3, #9
 800861e:	6033      	str	r3, [r6, #0]
 8008620:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008624:	81a3      	strh	r3, [r4, #12]
 8008626:	f04f 30ff 	mov.w	r0, #4294967295
 800862a:	e03e      	b.n	80086aa <__swsetup_r+0xba>
 800862c:	4b25      	ldr	r3, [pc, #148]	; (80086c4 <__swsetup_r+0xd4>)
 800862e:	429c      	cmp	r4, r3
 8008630:	d101      	bne.n	8008636 <__swsetup_r+0x46>
 8008632:	68ac      	ldr	r4, [r5, #8]
 8008634:	e7eb      	b.n	800860e <__swsetup_r+0x1e>
 8008636:	4b24      	ldr	r3, [pc, #144]	; (80086c8 <__swsetup_r+0xd8>)
 8008638:	429c      	cmp	r4, r3
 800863a:	bf08      	it	eq
 800863c:	68ec      	ldreq	r4, [r5, #12]
 800863e:	e7e6      	b.n	800860e <__swsetup_r+0x1e>
 8008640:	0758      	lsls	r0, r3, #29
 8008642:	d512      	bpl.n	800866a <__swsetup_r+0x7a>
 8008644:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008646:	b141      	cbz	r1, 800865a <__swsetup_r+0x6a>
 8008648:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800864c:	4299      	cmp	r1, r3
 800864e:	d002      	beq.n	8008656 <__swsetup_r+0x66>
 8008650:	4630      	mov	r0, r6
 8008652:	f000 fa5b 	bl	8008b0c <_free_r>
 8008656:	2300      	movs	r3, #0
 8008658:	6363      	str	r3, [r4, #52]	; 0x34
 800865a:	89a3      	ldrh	r3, [r4, #12]
 800865c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008660:	81a3      	strh	r3, [r4, #12]
 8008662:	2300      	movs	r3, #0
 8008664:	6063      	str	r3, [r4, #4]
 8008666:	6923      	ldr	r3, [r4, #16]
 8008668:	6023      	str	r3, [r4, #0]
 800866a:	89a3      	ldrh	r3, [r4, #12]
 800866c:	f043 0308 	orr.w	r3, r3, #8
 8008670:	81a3      	strh	r3, [r4, #12]
 8008672:	6923      	ldr	r3, [r4, #16]
 8008674:	b94b      	cbnz	r3, 800868a <__swsetup_r+0x9a>
 8008676:	89a3      	ldrh	r3, [r4, #12]
 8008678:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800867c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008680:	d003      	beq.n	800868a <__swsetup_r+0x9a>
 8008682:	4621      	mov	r1, r4
 8008684:	4630      	mov	r0, r6
 8008686:	f000 fa01 	bl	8008a8c <__smakebuf_r>
 800868a:	89a0      	ldrh	r0, [r4, #12]
 800868c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008690:	f010 0301 	ands.w	r3, r0, #1
 8008694:	d00a      	beq.n	80086ac <__swsetup_r+0xbc>
 8008696:	2300      	movs	r3, #0
 8008698:	60a3      	str	r3, [r4, #8]
 800869a:	6963      	ldr	r3, [r4, #20]
 800869c:	425b      	negs	r3, r3
 800869e:	61a3      	str	r3, [r4, #24]
 80086a0:	6923      	ldr	r3, [r4, #16]
 80086a2:	b943      	cbnz	r3, 80086b6 <__swsetup_r+0xc6>
 80086a4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80086a8:	d1ba      	bne.n	8008620 <__swsetup_r+0x30>
 80086aa:	bd70      	pop	{r4, r5, r6, pc}
 80086ac:	0781      	lsls	r1, r0, #30
 80086ae:	bf58      	it	pl
 80086b0:	6963      	ldrpl	r3, [r4, #20]
 80086b2:	60a3      	str	r3, [r4, #8]
 80086b4:	e7f4      	b.n	80086a0 <__swsetup_r+0xb0>
 80086b6:	2000      	movs	r0, #0
 80086b8:	e7f7      	b.n	80086aa <__swsetup_r+0xba>
 80086ba:	bf00      	nop
 80086bc:	20000014 	.word	0x20000014
 80086c0:	08009a00 	.word	0x08009a00
 80086c4:	08009a20 	.word	0x08009a20
 80086c8:	080099e0 	.word	0x080099e0

080086cc <__sflush_r>:
 80086cc:	898a      	ldrh	r2, [r1, #12]
 80086ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086d2:	4605      	mov	r5, r0
 80086d4:	0710      	lsls	r0, r2, #28
 80086d6:	460c      	mov	r4, r1
 80086d8:	d458      	bmi.n	800878c <__sflush_r+0xc0>
 80086da:	684b      	ldr	r3, [r1, #4]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	dc05      	bgt.n	80086ec <__sflush_r+0x20>
 80086e0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	dc02      	bgt.n	80086ec <__sflush_r+0x20>
 80086e6:	2000      	movs	r0, #0
 80086e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80086ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80086ee:	2e00      	cmp	r6, #0
 80086f0:	d0f9      	beq.n	80086e6 <__sflush_r+0x1a>
 80086f2:	2300      	movs	r3, #0
 80086f4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80086f8:	682f      	ldr	r7, [r5, #0]
 80086fa:	602b      	str	r3, [r5, #0]
 80086fc:	d032      	beq.n	8008764 <__sflush_r+0x98>
 80086fe:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008700:	89a3      	ldrh	r3, [r4, #12]
 8008702:	075a      	lsls	r2, r3, #29
 8008704:	d505      	bpl.n	8008712 <__sflush_r+0x46>
 8008706:	6863      	ldr	r3, [r4, #4]
 8008708:	1ac0      	subs	r0, r0, r3
 800870a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800870c:	b10b      	cbz	r3, 8008712 <__sflush_r+0x46>
 800870e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008710:	1ac0      	subs	r0, r0, r3
 8008712:	2300      	movs	r3, #0
 8008714:	4602      	mov	r2, r0
 8008716:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008718:	6a21      	ldr	r1, [r4, #32]
 800871a:	4628      	mov	r0, r5
 800871c:	47b0      	blx	r6
 800871e:	1c43      	adds	r3, r0, #1
 8008720:	89a3      	ldrh	r3, [r4, #12]
 8008722:	d106      	bne.n	8008732 <__sflush_r+0x66>
 8008724:	6829      	ldr	r1, [r5, #0]
 8008726:	291d      	cmp	r1, #29
 8008728:	d82c      	bhi.n	8008784 <__sflush_r+0xb8>
 800872a:	4a2a      	ldr	r2, [pc, #168]	; (80087d4 <__sflush_r+0x108>)
 800872c:	40ca      	lsrs	r2, r1
 800872e:	07d6      	lsls	r6, r2, #31
 8008730:	d528      	bpl.n	8008784 <__sflush_r+0xb8>
 8008732:	2200      	movs	r2, #0
 8008734:	6062      	str	r2, [r4, #4]
 8008736:	04d9      	lsls	r1, r3, #19
 8008738:	6922      	ldr	r2, [r4, #16]
 800873a:	6022      	str	r2, [r4, #0]
 800873c:	d504      	bpl.n	8008748 <__sflush_r+0x7c>
 800873e:	1c42      	adds	r2, r0, #1
 8008740:	d101      	bne.n	8008746 <__sflush_r+0x7a>
 8008742:	682b      	ldr	r3, [r5, #0]
 8008744:	b903      	cbnz	r3, 8008748 <__sflush_r+0x7c>
 8008746:	6560      	str	r0, [r4, #84]	; 0x54
 8008748:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800874a:	602f      	str	r7, [r5, #0]
 800874c:	2900      	cmp	r1, #0
 800874e:	d0ca      	beq.n	80086e6 <__sflush_r+0x1a>
 8008750:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008754:	4299      	cmp	r1, r3
 8008756:	d002      	beq.n	800875e <__sflush_r+0x92>
 8008758:	4628      	mov	r0, r5
 800875a:	f000 f9d7 	bl	8008b0c <_free_r>
 800875e:	2000      	movs	r0, #0
 8008760:	6360      	str	r0, [r4, #52]	; 0x34
 8008762:	e7c1      	b.n	80086e8 <__sflush_r+0x1c>
 8008764:	6a21      	ldr	r1, [r4, #32]
 8008766:	2301      	movs	r3, #1
 8008768:	4628      	mov	r0, r5
 800876a:	47b0      	blx	r6
 800876c:	1c41      	adds	r1, r0, #1
 800876e:	d1c7      	bne.n	8008700 <__sflush_r+0x34>
 8008770:	682b      	ldr	r3, [r5, #0]
 8008772:	2b00      	cmp	r3, #0
 8008774:	d0c4      	beq.n	8008700 <__sflush_r+0x34>
 8008776:	2b1d      	cmp	r3, #29
 8008778:	d001      	beq.n	800877e <__sflush_r+0xb2>
 800877a:	2b16      	cmp	r3, #22
 800877c:	d101      	bne.n	8008782 <__sflush_r+0xb6>
 800877e:	602f      	str	r7, [r5, #0]
 8008780:	e7b1      	b.n	80086e6 <__sflush_r+0x1a>
 8008782:	89a3      	ldrh	r3, [r4, #12]
 8008784:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008788:	81a3      	strh	r3, [r4, #12]
 800878a:	e7ad      	b.n	80086e8 <__sflush_r+0x1c>
 800878c:	690f      	ldr	r7, [r1, #16]
 800878e:	2f00      	cmp	r7, #0
 8008790:	d0a9      	beq.n	80086e6 <__sflush_r+0x1a>
 8008792:	0793      	lsls	r3, r2, #30
 8008794:	680e      	ldr	r6, [r1, #0]
 8008796:	bf08      	it	eq
 8008798:	694b      	ldreq	r3, [r1, #20]
 800879a:	600f      	str	r7, [r1, #0]
 800879c:	bf18      	it	ne
 800879e:	2300      	movne	r3, #0
 80087a0:	eba6 0807 	sub.w	r8, r6, r7
 80087a4:	608b      	str	r3, [r1, #8]
 80087a6:	f1b8 0f00 	cmp.w	r8, #0
 80087aa:	dd9c      	ble.n	80086e6 <__sflush_r+0x1a>
 80087ac:	6a21      	ldr	r1, [r4, #32]
 80087ae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80087b0:	4643      	mov	r3, r8
 80087b2:	463a      	mov	r2, r7
 80087b4:	4628      	mov	r0, r5
 80087b6:	47b0      	blx	r6
 80087b8:	2800      	cmp	r0, #0
 80087ba:	dc06      	bgt.n	80087ca <__sflush_r+0xfe>
 80087bc:	89a3      	ldrh	r3, [r4, #12]
 80087be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80087c2:	81a3      	strh	r3, [r4, #12]
 80087c4:	f04f 30ff 	mov.w	r0, #4294967295
 80087c8:	e78e      	b.n	80086e8 <__sflush_r+0x1c>
 80087ca:	4407      	add	r7, r0
 80087cc:	eba8 0800 	sub.w	r8, r8, r0
 80087d0:	e7e9      	b.n	80087a6 <__sflush_r+0xda>
 80087d2:	bf00      	nop
 80087d4:	20400001 	.word	0x20400001

080087d8 <_fflush_r>:
 80087d8:	b538      	push	{r3, r4, r5, lr}
 80087da:	690b      	ldr	r3, [r1, #16]
 80087dc:	4605      	mov	r5, r0
 80087de:	460c      	mov	r4, r1
 80087e0:	b913      	cbnz	r3, 80087e8 <_fflush_r+0x10>
 80087e2:	2500      	movs	r5, #0
 80087e4:	4628      	mov	r0, r5
 80087e6:	bd38      	pop	{r3, r4, r5, pc}
 80087e8:	b118      	cbz	r0, 80087f2 <_fflush_r+0x1a>
 80087ea:	6983      	ldr	r3, [r0, #24]
 80087ec:	b90b      	cbnz	r3, 80087f2 <_fflush_r+0x1a>
 80087ee:	f000 f887 	bl	8008900 <__sinit>
 80087f2:	4b14      	ldr	r3, [pc, #80]	; (8008844 <_fflush_r+0x6c>)
 80087f4:	429c      	cmp	r4, r3
 80087f6:	d11b      	bne.n	8008830 <_fflush_r+0x58>
 80087f8:	686c      	ldr	r4, [r5, #4]
 80087fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d0ef      	beq.n	80087e2 <_fflush_r+0xa>
 8008802:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008804:	07d0      	lsls	r0, r2, #31
 8008806:	d404      	bmi.n	8008812 <_fflush_r+0x3a>
 8008808:	0599      	lsls	r1, r3, #22
 800880a:	d402      	bmi.n	8008812 <_fflush_r+0x3a>
 800880c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800880e:	f000 f915 	bl	8008a3c <__retarget_lock_acquire_recursive>
 8008812:	4628      	mov	r0, r5
 8008814:	4621      	mov	r1, r4
 8008816:	f7ff ff59 	bl	80086cc <__sflush_r>
 800881a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800881c:	07da      	lsls	r2, r3, #31
 800881e:	4605      	mov	r5, r0
 8008820:	d4e0      	bmi.n	80087e4 <_fflush_r+0xc>
 8008822:	89a3      	ldrh	r3, [r4, #12]
 8008824:	059b      	lsls	r3, r3, #22
 8008826:	d4dd      	bmi.n	80087e4 <_fflush_r+0xc>
 8008828:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800882a:	f000 f908 	bl	8008a3e <__retarget_lock_release_recursive>
 800882e:	e7d9      	b.n	80087e4 <_fflush_r+0xc>
 8008830:	4b05      	ldr	r3, [pc, #20]	; (8008848 <_fflush_r+0x70>)
 8008832:	429c      	cmp	r4, r3
 8008834:	d101      	bne.n	800883a <_fflush_r+0x62>
 8008836:	68ac      	ldr	r4, [r5, #8]
 8008838:	e7df      	b.n	80087fa <_fflush_r+0x22>
 800883a:	4b04      	ldr	r3, [pc, #16]	; (800884c <_fflush_r+0x74>)
 800883c:	429c      	cmp	r4, r3
 800883e:	bf08      	it	eq
 8008840:	68ec      	ldreq	r4, [r5, #12]
 8008842:	e7da      	b.n	80087fa <_fflush_r+0x22>
 8008844:	08009a00 	.word	0x08009a00
 8008848:	08009a20 	.word	0x08009a20
 800884c:	080099e0 	.word	0x080099e0

08008850 <std>:
 8008850:	2300      	movs	r3, #0
 8008852:	b510      	push	{r4, lr}
 8008854:	4604      	mov	r4, r0
 8008856:	e9c0 3300 	strd	r3, r3, [r0]
 800885a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800885e:	6083      	str	r3, [r0, #8]
 8008860:	8181      	strh	r1, [r0, #12]
 8008862:	6643      	str	r3, [r0, #100]	; 0x64
 8008864:	81c2      	strh	r2, [r0, #14]
 8008866:	6183      	str	r3, [r0, #24]
 8008868:	4619      	mov	r1, r3
 800886a:	2208      	movs	r2, #8
 800886c:	305c      	adds	r0, #92	; 0x5c
 800886e:	f7ff fd17 	bl	80082a0 <memset>
 8008872:	4b05      	ldr	r3, [pc, #20]	; (8008888 <std+0x38>)
 8008874:	6263      	str	r3, [r4, #36]	; 0x24
 8008876:	4b05      	ldr	r3, [pc, #20]	; (800888c <std+0x3c>)
 8008878:	62a3      	str	r3, [r4, #40]	; 0x28
 800887a:	4b05      	ldr	r3, [pc, #20]	; (8008890 <std+0x40>)
 800887c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800887e:	4b05      	ldr	r3, [pc, #20]	; (8008894 <std+0x44>)
 8008880:	6224      	str	r4, [r4, #32]
 8008882:	6323      	str	r3, [r4, #48]	; 0x30
 8008884:	bd10      	pop	{r4, pc}
 8008886:	bf00      	nop
 8008888:	08009581 	.word	0x08009581
 800888c:	080095a3 	.word	0x080095a3
 8008890:	080095db 	.word	0x080095db
 8008894:	080095ff 	.word	0x080095ff

08008898 <_cleanup_r>:
 8008898:	4901      	ldr	r1, [pc, #4]	; (80088a0 <_cleanup_r+0x8>)
 800889a:	f000 b8af 	b.w	80089fc <_fwalk_reent>
 800889e:	bf00      	nop
 80088a0:	080087d9 	.word	0x080087d9

080088a4 <__sfmoreglue>:
 80088a4:	b570      	push	{r4, r5, r6, lr}
 80088a6:	2268      	movs	r2, #104	; 0x68
 80088a8:	1e4d      	subs	r5, r1, #1
 80088aa:	4355      	muls	r5, r2
 80088ac:	460e      	mov	r6, r1
 80088ae:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80088b2:	f000 f997 	bl	8008be4 <_malloc_r>
 80088b6:	4604      	mov	r4, r0
 80088b8:	b140      	cbz	r0, 80088cc <__sfmoreglue+0x28>
 80088ba:	2100      	movs	r1, #0
 80088bc:	e9c0 1600 	strd	r1, r6, [r0]
 80088c0:	300c      	adds	r0, #12
 80088c2:	60a0      	str	r0, [r4, #8]
 80088c4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80088c8:	f7ff fcea 	bl	80082a0 <memset>
 80088cc:	4620      	mov	r0, r4
 80088ce:	bd70      	pop	{r4, r5, r6, pc}

080088d0 <__sfp_lock_acquire>:
 80088d0:	4801      	ldr	r0, [pc, #4]	; (80088d8 <__sfp_lock_acquire+0x8>)
 80088d2:	f000 b8b3 	b.w	8008a3c <__retarget_lock_acquire_recursive>
 80088d6:	bf00      	nop
 80088d8:	20000abd 	.word	0x20000abd

080088dc <__sfp_lock_release>:
 80088dc:	4801      	ldr	r0, [pc, #4]	; (80088e4 <__sfp_lock_release+0x8>)
 80088de:	f000 b8ae 	b.w	8008a3e <__retarget_lock_release_recursive>
 80088e2:	bf00      	nop
 80088e4:	20000abd 	.word	0x20000abd

080088e8 <__sinit_lock_acquire>:
 80088e8:	4801      	ldr	r0, [pc, #4]	; (80088f0 <__sinit_lock_acquire+0x8>)
 80088ea:	f000 b8a7 	b.w	8008a3c <__retarget_lock_acquire_recursive>
 80088ee:	bf00      	nop
 80088f0:	20000abe 	.word	0x20000abe

080088f4 <__sinit_lock_release>:
 80088f4:	4801      	ldr	r0, [pc, #4]	; (80088fc <__sinit_lock_release+0x8>)
 80088f6:	f000 b8a2 	b.w	8008a3e <__retarget_lock_release_recursive>
 80088fa:	bf00      	nop
 80088fc:	20000abe 	.word	0x20000abe

08008900 <__sinit>:
 8008900:	b510      	push	{r4, lr}
 8008902:	4604      	mov	r4, r0
 8008904:	f7ff fff0 	bl	80088e8 <__sinit_lock_acquire>
 8008908:	69a3      	ldr	r3, [r4, #24]
 800890a:	b11b      	cbz	r3, 8008914 <__sinit+0x14>
 800890c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008910:	f7ff bff0 	b.w	80088f4 <__sinit_lock_release>
 8008914:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008918:	6523      	str	r3, [r4, #80]	; 0x50
 800891a:	4b13      	ldr	r3, [pc, #76]	; (8008968 <__sinit+0x68>)
 800891c:	4a13      	ldr	r2, [pc, #76]	; (800896c <__sinit+0x6c>)
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	62a2      	str	r2, [r4, #40]	; 0x28
 8008922:	42a3      	cmp	r3, r4
 8008924:	bf04      	itt	eq
 8008926:	2301      	moveq	r3, #1
 8008928:	61a3      	streq	r3, [r4, #24]
 800892a:	4620      	mov	r0, r4
 800892c:	f000 f820 	bl	8008970 <__sfp>
 8008930:	6060      	str	r0, [r4, #4]
 8008932:	4620      	mov	r0, r4
 8008934:	f000 f81c 	bl	8008970 <__sfp>
 8008938:	60a0      	str	r0, [r4, #8]
 800893a:	4620      	mov	r0, r4
 800893c:	f000 f818 	bl	8008970 <__sfp>
 8008940:	2200      	movs	r2, #0
 8008942:	60e0      	str	r0, [r4, #12]
 8008944:	2104      	movs	r1, #4
 8008946:	6860      	ldr	r0, [r4, #4]
 8008948:	f7ff ff82 	bl	8008850 <std>
 800894c:	68a0      	ldr	r0, [r4, #8]
 800894e:	2201      	movs	r2, #1
 8008950:	2109      	movs	r1, #9
 8008952:	f7ff ff7d 	bl	8008850 <std>
 8008956:	68e0      	ldr	r0, [r4, #12]
 8008958:	2202      	movs	r2, #2
 800895a:	2112      	movs	r1, #18
 800895c:	f7ff ff78 	bl	8008850 <std>
 8008960:	2301      	movs	r3, #1
 8008962:	61a3      	str	r3, [r4, #24]
 8008964:	e7d2      	b.n	800890c <__sinit+0xc>
 8008966:	bf00      	nop
 8008968:	080098d8 	.word	0x080098d8
 800896c:	08008899 	.word	0x08008899

08008970 <__sfp>:
 8008970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008972:	4607      	mov	r7, r0
 8008974:	f7ff ffac 	bl	80088d0 <__sfp_lock_acquire>
 8008978:	4b1e      	ldr	r3, [pc, #120]	; (80089f4 <__sfp+0x84>)
 800897a:	681e      	ldr	r6, [r3, #0]
 800897c:	69b3      	ldr	r3, [r6, #24]
 800897e:	b913      	cbnz	r3, 8008986 <__sfp+0x16>
 8008980:	4630      	mov	r0, r6
 8008982:	f7ff ffbd 	bl	8008900 <__sinit>
 8008986:	3648      	adds	r6, #72	; 0x48
 8008988:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800898c:	3b01      	subs	r3, #1
 800898e:	d503      	bpl.n	8008998 <__sfp+0x28>
 8008990:	6833      	ldr	r3, [r6, #0]
 8008992:	b30b      	cbz	r3, 80089d8 <__sfp+0x68>
 8008994:	6836      	ldr	r6, [r6, #0]
 8008996:	e7f7      	b.n	8008988 <__sfp+0x18>
 8008998:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800899c:	b9d5      	cbnz	r5, 80089d4 <__sfp+0x64>
 800899e:	4b16      	ldr	r3, [pc, #88]	; (80089f8 <__sfp+0x88>)
 80089a0:	60e3      	str	r3, [r4, #12]
 80089a2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80089a6:	6665      	str	r5, [r4, #100]	; 0x64
 80089a8:	f000 f847 	bl	8008a3a <__retarget_lock_init_recursive>
 80089ac:	f7ff ff96 	bl	80088dc <__sfp_lock_release>
 80089b0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80089b4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80089b8:	6025      	str	r5, [r4, #0]
 80089ba:	61a5      	str	r5, [r4, #24]
 80089bc:	2208      	movs	r2, #8
 80089be:	4629      	mov	r1, r5
 80089c0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80089c4:	f7ff fc6c 	bl	80082a0 <memset>
 80089c8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80089cc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80089d0:	4620      	mov	r0, r4
 80089d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80089d4:	3468      	adds	r4, #104	; 0x68
 80089d6:	e7d9      	b.n	800898c <__sfp+0x1c>
 80089d8:	2104      	movs	r1, #4
 80089da:	4638      	mov	r0, r7
 80089dc:	f7ff ff62 	bl	80088a4 <__sfmoreglue>
 80089e0:	4604      	mov	r4, r0
 80089e2:	6030      	str	r0, [r6, #0]
 80089e4:	2800      	cmp	r0, #0
 80089e6:	d1d5      	bne.n	8008994 <__sfp+0x24>
 80089e8:	f7ff ff78 	bl	80088dc <__sfp_lock_release>
 80089ec:	230c      	movs	r3, #12
 80089ee:	603b      	str	r3, [r7, #0]
 80089f0:	e7ee      	b.n	80089d0 <__sfp+0x60>
 80089f2:	bf00      	nop
 80089f4:	080098d8 	.word	0x080098d8
 80089f8:	ffff0001 	.word	0xffff0001

080089fc <_fwalk_reent>:
 80089fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a00:	4606      	mov	r6, r0
 8008a02:	4688      	mov	r8, r1
 8008a04:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008a08:	2700      	movs	r7, #0
 8008a0a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008a0e:	f1b9 0901 	subs.w	r9, r9, #1
 8008a12:	d505      	bpl.n	8008a20 <_fwalk_reent+0x24>
 8008a14:	6824      	ldr	r4, [r4, #0]
 8008a16:	2c00      	cmp	r4, #0
 8008a18:	d1f7      	bne.n	8008a0a <_fwalk_reent+0xe>
 8008a1a:	4638      	mov	r0, r7
 8008a1c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a20:	89ab      	ldrh	r3, [r5, #12]
 8008a22:	2b01      	cmp	r3, #1
 8008a24:	d907      	bls.n	8008a36 <_fwalk_reent+0x3a>
 8008a26:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008a2a:	3301      	adds	r3, #1
 8008a2c:	d003      	beq.n	8008a36 <_fwalk_reent+0x3a>
 8008a2e:	4629      	mov	r1, r5
 8008a30:	4630      	mov	r0, r6
 8008a32:	47c0      	blx	r8
 8008a34:	4307      	orrs	r7, r0
 8008a36:	3568      	adds	r5, #104	; 0x68
 8008a38:	e7e9      	b.n	8008a0e <_fwalk_reent+0x12>

08008a3a <__retarget_lock_init_recursive>:
 8008a3a:	4770      	bx	lr

08008a3c <__retarget_lock_acquire_recursive>:
 8008a3c:	4770      	bx	lr

08008a3e <__retarget_lock_release_recursive>:
 8008a3e:	4770      	bx	lr

08008a40 <__swhatbuf_r>:
 8008a40:	b570      	push	{r4, r5, r6, lr}
 8008a42:	460e      	mov	r6, r1
 8008a44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a48:	2900      	cmp	r1, #0
 8008a4a:	b096      	sub	sp, #88	; 0x58
 8008a4c:	4614      	mov	r4, r2
 8008a4e:	461d      	mov	r5, r3
 8008a50:	da08      	bge.n	8008a64 <__swhatbuf_r+0x24>
 8008a52:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008a56:	2200      	movs	r2, #0
 8008a58:	602a      	str	r2, [r5, #0]
 8008a5a:	061a      	lsls	r2, r3, #24
 8008a5c:	d410      	bmi.n	8008a80 <__swhatbuf_r+0x40>
 8008a5e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008a62:	e00e      	b.n	8008a82 <__swhatbuf_r+0x42>
 8008a64:	466a      	mov	r2, sp
 8008a66:	f000 fdf1 	bl	800964c <_fstat_r>
 8008a6a:	2800      	cmp	r0, #0
 8008a6c:	dbf1      	blt.n	8008a52 <__swhatbuf_r+0x12>
 8008a6e:	9a01      	ldr	r2, [sp, #4]
 8008a70:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008a74:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008a78:	425a      	negs	r2, r3
 8008a7a:	415a      	adcs	r2, r3
 8008a7c:	602a      	str	r2, [r5, #0]
 8008a7e:	e7ee      	b.n	8008a5e <__swhatbuf_r+0x1e>
 8008a80:	2340      	movs	r3, #64	; 0x40
 8008a82:	2000      	movs	r0, #0
 8008a84:	6023      	str	r3, [r4, #0]
 8008a86:	b016      	add	sp, #88	; 0x58
 8008a88:	bd70      	pop	{r4, r5, r6, pc}
	...

08008a8c <__smakebuf_r>:
 8008a8c:	898b      	ldrh	r3, [r1, #12]
 8008a8e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008a90:	079d      	lsls	r5, r3, #30
 8008a92:	4606      	mov	r6, r0
 8008a94:	460c      	mov	r4, r1
 8008a96:	d507      	bpl.n	8008aa8 <__smakebuf_r+0x1c>
 8008a98:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008a9c:	6023      	str	r3, [r4, #0]
 8008a9e:	6123      	str	r3, [r4, #16]
 8008aa0:	2301      	movs	r3, #1
 8008aa2:	6163      	str	r3, [r4, #20]
 8008aa4:	b002      	add	sp, #8
 8008aa6:	bd70      	pop	{r4, r5, r6, pc}
 8008aa8:	ab01      	add	r3, sp, #4
 8008aaa:	466a      	mov	r2, sp
 8008aac:	f7ff ffc8 	bl	8008a40 <__swhatbuf_r>
 8008ab0:	9900      	ldr	r1, [sp, #0]
 8008ab2:	4605      	mov	r5, r0
 8008ab4:	4630      	mov	r0, r6
 8008ab6:	f000 f895 	bl	8008be4 <_malloc_r>
 8008aba:	b948      	cbnz	r0, 8008ad0 <__smakebuf_r+0x44>
 8008abc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ac0:	059a      	lsls	r2, r3, #22
 8008ac2:	d4ef      	bmi.n	8008aa4 <__smakebuf_r+0x18>
 8008ac4:	f023 0303 	bic.w	r3, r3, #3
 8008ac8:	f043 0302 	orr.w	r3, r3, #2
 8008acc:	81a3      	strh	r3, [r4, #12]
 8008ace:	e7e3      	b.n	8008a98 <__smakebuf_r+0xc>
 8008ad0:	4b0d      	ldr	r3, [pc, #52]	; (8008b08 <__smakebuf_r+0x7c>)
 8008ad2:	62b3      	str	r3, [r6, #40]	; 0x28
 8008ad4:	89a3      	ldrh	r3, [r4, #12]
 8008ad6:	6020      	str	r0, [r4, #0]
 8008ad8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008adc:	81a3      	strh	r3, [r4, #12]
 8008ade:	9b00      	ldr	r3, [sp, #0]
 8008ae0:	6163      	str	r3, [r4, #20]
 8008ae2:	9b01      	ldr	r3, [sp, #4]
 8008ae4:	6120      	str	r0, [r4, #16]
 8008ae6:	b15b      	cbz	r3, 8008b00 <__smakebuf_r+0x74>
 8008ae8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008aec:	4630      	mov	r0, r6
 8008aee:	f000 fdbf 	bl	8009670 <_isatty_r>
 8008af2:	b128      	cbz	r0, 8008b00 <__smakebuf_r+0x74>
 8008af4:	89a3      	ldrh	r3, [r4, #12]
 8008af6:	f023 0303 	bic.w	r3, r3, #3
 8008afa:	f043 0301 	orr.w	r3, r3, #1
 8008afe:	81a3      	strh	r3, [r4, #12]
 8008b00:	89a0      	ldrh	r0, [r4, #12]
 8008b02:	4305      	orrs	r5, r0
 8008b04:	81a5      	strh	r5, [r4, #12]
 8008b06:	e7cd      	b.n	8008aa4 <__smakebuf_r+0x18>
 8008b08:	08008899 	.word	0x08008899

08008b0c <_free_r>:
 8008b0c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008b0e:	2900      	cmp	r1, #0
 8008b10:	d044      	beq.n	8008b9c <_free_r+0x90>
 8008b12:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b16:	9001      	str	r0, [sp, #4]
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	f1a1 0404 	sub.w	r4, r1, #4
 8008b1e:	bfb8      	it	lt
 8008b20:	18e4      	addlt	r4, r4, r3
 8008b22:	f000 fdef 	bl	8009704 <__malloc_lock>
 8008b26:	4a1e      	ldr	r2, [pc, #120]	; (8008ba0 <_free_r+0x94>)
 8008b28:	9801      	ldr	r0, [sp, #4]
 8008b2a:	6813      	ldr	r3, [r2, #0]
 8008b2c:	b933      	cbnz	r3, 8008b3c <_free_r+0x30>
 8008b2e:	6063      	str	r3, [r4, #4]
 8008b30:	6014      	str	r4, [r2, #0]
 8008b32:	b003      	add	sp, #12
 8008b34:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008b38:	f000 bdea 	b.w	8009710 <__malloc_unlock>
 8008b3c:	42a3      	cmp	r3, r4
 8008b3e:	d908      	bls.n	8008b52 <_free_r+0x46>
 8008b40:	6825      	ldr	r5, [r4, #0]
 8008b42:	1961      	adds	r1, r4, r5
 8008b44:	428b      	cmp	r3, r1
 8008b46:	bf01      	itttt	eq
 8008b48:	6819      	ldreq	r1, [r3, #0]
 8008b4a:	685b      	ldreq	r3, [r3, #4]
 8008b4c:	1949      	addeq	r1, r1, r5
 8008b4e:	6021      	streq	r1, [r4, #0]
 8008b50:	e7ed      	b.n	8008b2e <_free_r+0x22>
 8008b52:	461a      	mov	r2, r3
 8008b54:	685b      	ldr	r3, [r3, #4]
 8008b56:	b10b      	cbz	r3, 8008b5c <_free_r+0x50>
 8008b58:	42a3      	cmp	r3, r4
 8008b5a:	d9fa      	bls.n	8008b52 <_free_r+0x46>
 8008b5c:	6811      	ldr	r1, [r2, #0]
 8008b5e:	1855      	adds	r5, r2, r1
 8008b60:	42a5      	cmp	r5, r4
 8008b62:	d10b      	bne.n	8008b7c <_free_r+0x70>
 8008b64:	6824      	ldr	r4, [r4, #0]
 8008b66:	4421      	add	r1, r4
 8008b68:	1854      	adds	r4, r2, r1
 8008b6a:	42a3      	cmp	r3, r4
 8008b6c:	6011      	str	r1, [r2, #0]
 8008b6e:	d1e0      	bne.n	8008b32 <_free_r+0x26>
 8008b70:	681c      	ldr	r4, [r3, #0]
 8008b72:	685b      	ldr	r3, [r3, #4]
 8008b74:	6053      	str	r3, [r2, #4]
 8008b76:	4421      	add	r1, r4
 8008b78:	6011      	str	r1, [r2, #0]
 8008b7a:	e7da      	b.n	8008b32 <_free_r+0x26>
 8008b7c:	d902      	bls.n	8008b84 <_free_r+0x78>
 8008b7e:	230c      	movs	r3, #12
 8008b80:	6003      	str	r3, [r0, #0]
 8008b82:	e7d6      	b.n	8008b32 <_free_r+0x26>
 8008b84:	6825      	ldr	r5, [r4, #0]
 8008b86:	1961      	adds	r1, r4, r5
 8008b88:	428b      	cmp	r3, r1
 8008b8a:	bf04      	itt	eq
 8008b8c:	6819      	ldreq	r1, [r3, #0]
 8008b8e:	685b      	ldreq	r3, [r3, #4]
 8008b90:	6063      	str	r3, [r4, #4]
 8008b92:	bf04      	itt	eq
 8008b94:	1949      	addeq	r1, r1, r5
 8008b96:	6021      	streq	r1, [r4, #0]
 8008b98:	6054      	str	r4, [r2, #4]
 8008b9a:	e7ca      	b.n	8008b32 <_free_r+0x26>
 8008b9c:	b003      	add	sp, #12
 8008b9e:	bd30      	pop	{r4, r5, pc}
 8008ba0:	20000ac0 	.word	0x20000ac0

08008ba4 <sbrk_aligned>:
 8008ba4:	b570      	push	{r4, r5, r6, lr}
 8008ba6:	4e0e      	ldr	r6, [pc, #56]	; (8008be0 <sbrk_aligned+0x3c>)
 8008ba8:	460c      	mov	r4, r1
 8008baa:	6831      	ldr	r1, [r6, #0]
 8008bac:	4605      	mov	r5, r0
 8008bae:	b911      	cbnz	r1, 8008bb6 <sbrk_aligned+0x12>
 8008bb0:	f000 fcd6 	bl	8009560 <_sbrk_r>
 8008bb4:	6030      	str	r0, [r6, #0]
 8008bb6:	4621      	mov	r1, r4
 8008bb8:	4628      	mov	r0, r5
 8008bba:	f000 fcd1 	bl	8009560 <_sbrk_r>
 8008bbe:	1c43      	adds	r3, r0, #1
 8008bc0:	d00a      	beq.n	8008bd8 <sbrk_aligned+0x34>
 8008bc2:	1cc4      	adds	r4, r0, #3
 8008bc4:	f024 0403 	bic.w	r4, r4, #3
 8008bc8:	42a0      	cmp	r0, r4
 8008bca:	d007      	beq.n	8008bdc <sbrk_aligned+0x38>
 8008bcc:	1a21      	subs	r1, r4, r0
 8008bce:	4628      	mov	r0, r5
 8008bd0:	f000 fcc6 	bl	8009560 <_sbrk_r>
 8008bd4:	3001      	adds	r0, #1
 8008bd6:	d101      	bne.n	8008bdc <sbrk_aligned+0x38>
 8008bd8:	f04f 34ff 	mov.w	r4, #4294967295
 8008bdc:	4620      	mov	r0, r4
 8008bde:	bd70      	pop	{r4, r5, r6, pc}
 8008be0:	20000ac4 	.word	0x20000ac4

08008be4 <_malloc_r>:
 8008be4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008be8:	1ccd      	adds	r5, r1, #3
 8008bea:	f025 0503 	bic.w	r5, r5, #3
 8008bee:	3508      	adds	r5, #8
 8008bf0:	2d0c      	cmp	r5, #12
 8008bf2:	bf38      	it	cc
 8008bf4:	250c      	movcc	r5, #12
 8008bf6:	2d00      	cmp	r5, #0
 8008bf8:	4607      	mov	r7, r0
 8008bfa:	db01      	blt.n	8008c00 <_malloc_r+0x1c>
 8008bfc:	42a9      	cmp	r1, r5
 8008bfe:	d905      	bls.n	8008c0c <_malloc_r+0x28>
 8008c00:	230c      	movs	r3, #12
 8008c02:	603b      	str	r3, [r7, #0]
 8008c04:	2600      	movs	r6, #0
 8008c06:	4630      	mov	r0, r6
 8008c08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c0c:	4e2e      	ldr	r6, [pc, #184]	; (8008cc8 <_malloc_r+0xe4>)
 8008c0e:	f000 fd79 	bl	8009704 <__malloc_lock>
 8008c12:	6833      	ldr	r3, [r6, #0]
 8008c14:	461c      	mov	r4, r3
 8008c16:	bb34      	cbnz	r4, 8008c66 <_malloc_r+0x82>
 8008c18:	4629      	mov	r1, r5
 8008c1a:	4638      	mov	r0, r7
 8008c1c:	f7ff ffc2 	bl	8008ba4 <sbrk_aligned>
 8008c20:	1c43      	adds	r3, r0, #1
 8008c22:	4604      	mov	r4, r0
 8008c24:	d14d      	bne.n	8008cc2 <_malloc_r+0xde>
 8008c26:	6834      	ldr	r4, [r6, #0]
 8008c28:	4626      	mov	r6, r4
 8008c2a:	2e00      	cmp	r6, #0
 8008c2c:	d140      	bne.n	8008cb0 <_malloc_r+0xcc>
 8008c2e:	6823      	ldr	r3, [r4, #0]
 8008c30:	4631      	mov	r1, r6
 8008c32:	4638      	mov	r0, r7
 8008c34:	eb04 0803 	add.w	r8, r4, r3
 8008c38:	f000 fc92 	bl	8009560 <_sbrk_r>
 8008c3c:	4580      	cmp	r8, r0
 8008c3e:	d13a      	bne.n	8008cb6 <_malloc_r+0xd2>
 8008c40:	6821      	ldr	r1, [r4, #0]
 8008c42:	3503      	adds	r5, #3
 8008c44:	1a6d      	subs	r5, r5, r1
 8008c46:	f025 0503 	bic.w	r5, r5, #3
 8008c4a:	3508      	adds	r5, #8
 8008c4c:	2d0c      	cmp	r5, #12
 8008c4e:	bf38      	it	cc
 8008c50:	250c      	movcc	r5, #12
 8008c52:	4629      	mov	r1, r5
 8008c54:	4638      	mov	r0, r7
 8008c56:	f7ff ffa5 	bl	8008ba4 <sbrk_aligned>
 8008c5a:	3001      	adds	r0, #1
 8008c5c:	d02b      	beq.n	8008cb6 <_malloc_r+0xd2>
 8008c5e:	6823      	ldr	r3, [r4, #0]
 8008c60:	442b      	add	r3, r5
 8008c62:	6023      	str	r3, [r4, #0]
 8008c64:	e00e      	b.n	8008c84 <_malloc_r+0xa0>
 8008c66:	6822      	ldr	r2, [r4, #0]
 8008c68:	1b52      	subs	r2, r2, r5
 8008c6a:	d41e      	bmi.n	8008caa <_malloc_r+0xc6>
 8008c6c:	2a0b      	cmp	r2, #11
 8008c6e:	d916      	bls.n	8008c9e <_malloc_r+0xba>
 8008c70:	1961      	adds	r1, r4, r5
 8008c72:	42a3      	cmp	r3, r4
 8008c74:	6025      	str	r5, [r4, #0]
 8008c76:	bf18      	it	ne
 8008c78:	6059      	strne	r1, [r3, #4]
 8008c7a:	6863      	ldr	r3, [r4, #4]
 8008c7c:	bf08      	it	eq
 8008c7e:	6031      	streq	r1, [r6, #0]
 8008c80:	5162      	str	r2, [r4, r5]
 8008c82:	604b      	str	r3, [r1, #4]
 8008c84:	4638      	mov	r0, r7
 8008c86:	f104 060b 	add.w	r6, r4, #11
 8008c8a:	f000 fd41 	bl	8009710 <__malloc_unlock>
 8008c8e:	f026 0607 	bic.w	r6, r6, #7
 8008c92:	1d23      	adds	r3, r4, #4
 8008c94:	1af2      	subs	r2, r6, r3
 8008c96:	d0b6      	beq.n	8008c06 <_malloc_r+0x22>
 8008c98:	1b9b      	subs	r3, r3, r6
 8008c9a:	50a3      	str	r3, [r4, r2]
 8008c9c:	e7b3      	b.n	8008c06 <_malloc_r+0x22>
 8008c9e:	6862      	ldr	r2, [r4, #4]
 8008ca0:	42a3      	cmp	r3, r4
 8008ca2:	bf0c      	ite	eq
 8008ca4:	6032      	streq	r2, [r6, #0]
 8008ca6:	605a      	strne	r2, [r3, #4]
 8008ca8:	e7ec      	b.n	8008c84 <_malloc_r+0xa0>
 8008caa:	4623      	mov	r3, r4
 8008cac:	6864      	ldr	r4, [r4, #4]
 8008cae:	e7b2      	b.n	8008c16 <_malloc_r+0x32>
 8008cb0:	4634      	mov	r4, r6
 8008cb2:	6876      	ldr	r6, [r6, #4]
 8008cb4:	e7b9      	b.n	8008c2a <_malloc_r+0x46>
 8008cb6:	230c      	movs	r3, #12
 8008cb8:	603b      	str	r3, [r7, #0]
 8008cba:	4638      	mov	r0, r7
 8008cbc:	f000 fd28 	bl	8009710 <__malloc_unlock>
 8008cc0:	e7a1      	b.n	8008c06 <_malloc_r+0x22>
 8008cc2:	6025      	str	r5, [r4, #0]
 8008cc4:	e7de      	b.n	8008c84 <_malloc_r+0xa0>
 8008cc6:	bf00      	nop
 8008cc8:	20000ac0 	.word	0x20000ac0

08008ccc <__ssputs_r>:
 8008ccc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008cd0:	688e      	ldr	r6, [r1, #8]
 8008cd2:	429e      	cmp	r6, r3
 8008cd4:	4682      	mov	sl, r0
 8008cd6:	460c      	mov	r4, r1
 8008cd8:	4690      	mov	r8, r2
 8008cda:	461f      	mov	r7, r3
 8008cdc:	d838      	bhi.n	8008d50 <__ssputs_r+0x84>
 8008cde:	898a      	ldrh	r2, [r1, #12]
 8008ce0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008ce4:	d032      	beq.n	8008d4c <__ssputs_r+0x80>
 8008ce6:	6825      	ldr	r5, [r4, #0]
 8008ce8:	6909      	ldr	r1, [r1, #16]
 8008cea:	eba5 0901 	sub.w	r9, r5, r1
 8008cee:	6965      	ldr	r5, [r4, #20]
 8008cf0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008cf4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008cf8:	3301      	adds	r3, #1
 8008cfa:	444b      	add	r3, r9
 8008cfc:	106d      	asrs	r5, r5, #1
 8008cfe:	429d      	cmp	r5, r3
 8008d00:	bf38      	it	cc
 8008d02:	461d      	movcc	r5, r3
 8008d04:	0553      	lsls	r3, r2, #21
 8008d06:	d531      	bpl.n	8008d6c <__ssputs_r+0xa0>
 8008d08:	4629      	mov	r1, r5
 8008d0a:	f7ff ff6b 	bl	8008be4 <_malloc_r>
 8008d0e:	4606      	mov	r6, r0
 8008d10:	b950      	cbnz	r0, 8008d28 <__ssputs_r+0x5c>
 8008d12:	230c      	movs	r3, #12
 8008d14:	f8ca 3000 	str.w	r3, [sl]
 8008d18:	89a3      	ldrh	r3, [r4, #12]
 8008d1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008d1e:	81a3      	strh	r3, [r4, #12]
 8008d20:	f04f 30ff 	mov.w	r0, #4294967295
 8008d24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d28:	6921      	ldr	r1, [r4, #16]
 8008d2a:	464a      	mov	r2, r9
 8008d2c:	f000 fcc2 	bl	80096b4 <memcpy>
 8008d30:	89a3      	ldrh	r3, [r4, #12]
 8008d32:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008d36:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008d3a:	81a3      	strh	r3, [r4, #12]
 8008d3c:	6126      	str	r6, [r4, #16]
 8008d3e:	6165      	str	r5, [r4, #20]
 8008d40:	444e      	add	r6, r9
 8008d42:	eba5 0509 	sub.w	r5, r5, r9
 8008d46:	6026      	str	r6, [r4, #0]
 8008d48:	60a5      	str	r5, [r4, #8]
 8008d4a:	463e      	mov	r6, r7
 8008d4c:	42be      	cmp	r6, r7
 8008d4e:	d900      	bls.n	8008d52 <__ssputs_r+0x86>
 8008d50:	463e      	mov	r6, r7
 8008d52:	6820      	ldr	r0, [r4, #0]
 8008d54:	4632      	mov	r2, r6
 8008d56:	4641      	mov	r1, r8
 8008d58:	f000 fcba 	bl	80096d0 <memmove>
 8008d5c:	68a3      	ldr	r3, [r4, #8]
 8008d5e:	1b9b      	subs	r3, r3, r6
 8008d60:	60a3      	str	r3, [r4, #8]
 8008d62:	6823      	ldr	r3, [r4, #0]
 8008d64:	4433      	add	r3, r6
 8008d66:	6023      	str	r3, [r4, #0]
 8008d68:	2000      	movs	r0, #0
 8008d6a:	e7db      	b.n	8008d24 <__ssputs_r+0x58>
 8008d6c:	462a      	mov	r2, r5
 8008d6e:	f000 fcd5 	bl	800971c <_realloc_r>
 8008d72:	4606      	mov	r6, r0
 8008d74:	2800      	cmp	r0, #0
 8008d76:	d1e1      	bne.n	8008d3c <__ssputs_r+0x70>
 8008d78:	6921      	ldr	r1, [r4, #16]
 8008d7a:	4650      	mov	r0, sl
 8008d7c:	f7ff fec6 	bl	8008b0c <_free_r>
 8008d80:	e7c7      	b.n	8008d12 <__ssputs_r+0x46>
	...

08008d84 <_svfiprintf_r>:
 8008d84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d88:	4698      	mov	r8, r3
 8008d8a:	898b      	ldrh	r3, [r1, #12]
 8008d8c:	061b      	lsls	r3, r3, #24
 8008d8e:	b09d      	sub	sp, #116	; 0x74
 8008d90:	4607      	mov	r7, r0
 8008d92:	460d      	mov	r5, r1
 8008d94:	4614      	mov	r4, r2
 8008d96:	d50e      	bpl.n	8008db6 <_svfiprintf_r+0x32>
 8008d98:	690b      	ldr	r3, [r1, #16]
 8008d9a:	b963      	cbnz	r3, 8008db6 <_svfiprintf_r+0x32>
 8008d9c:	2140      	movs	r1, #64	; 0x40
 8008d9e:	f7ff ff21 	bl	8008be4 <_malloc_r>
 8008da2:	6028      	str	r0, [r5, #0]
 8008da4:	6128      	str	r0, [r5, #16]
 8008da6:	b920      	cbnz	r0, 8008db2 <_svfiprintf_r+0x2e>
 8008da8:	230c      	movs	r3, #12
 8008daa:	603b      	str	r3, [r7, #0]
 8008dac:	f04f 30ff 	mov.w	r0, #4294967295
 8008db0:	e0d1      	b.n	8008f56 <_svfiprintf_r+0x1d2>
 8008db2:	2340      	movs	r3, #64	; 0x40
 8008db4:	616b      	str	r3, [r5, #20]
 8008db6:	2300      	movs	r3, #0
 8008db8:	9309      	str	r3, [sp, #36]	; 0x24
 8008dba:	2320      	movs	r3, #32
 8008dbc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008dc0:	f8cd 800c 	str.w	r8, [sp, #12]
 8008dc4:	2330      	movs	r3, #48	; 0x30
 8008dc6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008f70 <_svfiprintf_r+0x1ec>
 8008dca:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008dce:	f04f 0901 	mov.w	r9, #1
 8008dd2:	4623      	mov	r3, r4
 8008dd4:	469a      	mov	sl, r3
 8008dd6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008dda:	b10a      	cbz	r2, 8008de0 <_svfiprintf_r+0x5c>
 8008ddc:	2a25      	cmp	r2, #37	; 0x25
 8008dde:	d1f9      	bne.n	8008dd4 <_svfiprintf_r+0x50>
 8008de0:	ebba 0b04 	subs.w	fp, sl, r4
 8008de4:	d00b      	beq.n	8008dfe <_svfiprintf_r+0x7a>
 8008de6:	465b      	mov	r3, fp
 8008de8:	4622      	mov	r2, r4
 8008dea:	4629      	mov	r1, r5
 8008dec:	4638      	mov	r0, r7
 8008dee:	f7ff ff6d 	bl	8008ccc <__ssputs_r>
 8008df2:	3001      	adds	r0, #1
 8008df4:	f000 80aa 	beq.w	8008f4c <_svfiprintf_r+0x1c8>
 8008df8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008dfa:	445a      	add	r2, fp
 8008dfc:	9209      	str	r2, [sp, #36]	; 0x24
 8008dfe:	f89a 3000 	ldrb.w	r3, [sl]
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	f000 80a2 	beq.w	8008f4c <_svfiprintf_r+0x1c8>
 8008e08:	2300      	movs	r3, #0
 8008e0a:	f04f 32ff 	mov.w	r2, #4294967295
 8008e0e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008e12:	f10a 0a01 	add.w	sl, sl, #1
 8008e16:	9304      	str	r3, [sp, #16]
 8008e18:	9307      	str	r3, [sp, #28]
 8008e1a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008e1e:	931a      	str	r3, [sp, #104]	; 0x68
 8008e20:	4654      	mov	r4, sl
 8008e22:	2205      	movs	r2, #5
 8008e24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e28:	4851      	ldr	r0, [pc, #324]	; (8008f70 <_svfiprintf_r+0x1ec>)
 8008e2a:	f7f7 f9e1 	bl	80001f0 <memchr>
 8008e2e:	9a04      	ldr	r2, [sp, #16]
 8008e30:	b9d8      	cbnz	r0, 8008e6a <_svfiprintf_r+0xe6>
 8008e32:	06d0      	lsls	r0, r2, #27
 8008e34:	bf44      	itt	mi
 8008e36:	2320      	movmi	r3, #32
 8008e38:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008e3c:	0711      	lsls	r1, r2, #28
 8008e3e:	bf44      	itt	mi
 8008e40:	232b      	movmi	r3, #43	; 0x2b
 8008e42:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008e46:	f89a 3000 	ldrb.w	r3, [sl]
 8008e4a:	2b2a      	cmp	r3, #42	; 0x2a
 8008e4c:	d015      	beq.n	8008e7a <_svfiprintf_r+0xf6>
 8008e4e:	9a07      	ldr	r2, [sp, #28]
 8008e50:	4654      	mov	r4, sl
 8008e52:	2000      	movs	r0, #0
 8008e54:	f04f 0c0a 	mov.w	ip, #10
 8008e58:	4621      	mov	r1, r4
 8008e5a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008e5e:	3b30      	subs	r3, #48	; 0x30
 8008e60:	2b09      	cmp	r3, #9
 8008e62:	d94e      	bls.n	8008f02 <_svfiprintf_r+0x17e>
 8008e64:	b1b0      	cbz	r0, 8008e94 <_svfiprintf_r+0x110>
 8008e66:	9207      	str	r2, [sp, #28]
 8008e68:	e014      	b.n	8008e94 <_svfiprintf_r+0x110>
 8008e6a:	eba0 0308 	sub.w	r3, r0, r8
 8008e6e:	fa09 f303 	lsl.w	r3, r9, r3
 8008e72:	4313      	orrs	r3, r2
 8008e74:	9304      	str	r3, [sp, #16]
 8008e76:	46a2      	mov	sl, r4
 8008e78:	e7d2      	b.n	8008e20 <_svfiprintf_r+0x9c>
 8008e7a:	9b03      	ldr	r3, [sp, #12]
 8008e7c:	1d19      	adds	r1, r3, #4
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	9103      	str	r1, [sp, #12]
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	bfbb      	ittet	lt
 8008e86:	425b      	neglt	r3, r3
 8008e88:	f042 0202 	orrlt.w	r2, r2, #2
 8008e8c:	9307      	strge	r3, [sp, #28]
 8008e8e:	9307      	strlt	r3, [sp, #28]
 8008e90:	bfb8      	it	lt
 8008e92:	9204      	strlt	r2, [sp, #16]
 8008e94:	7823      	ldrb	r3, [r4, #0]
 8008e96:	2b2e      	cmp	r3, #46	; 0x2e
 8008e98:	d10c      	bne.n	8008eb4 <_svfiprintf_r+0x130>
 8008e9a:	7863      	ldrb	r3, [r4, #1]
 8008e9c:	2b2a      	cmp	r3, #42	; 0x2a
 8008e9e:	d135      	bne.n	8008f0c <_svfiprintf_r+0x188>
 8008ea0:	9b03      	ldr	r3, [sp, #12]
 8008ea2:	1d1a      	adds	r2, r3, #4
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	9203      	str	r2, [sp, #12]
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	bfb8      	it	lt
 8008eac:	f04f 33ff 	movlt.w	r3, #4294967295
 8008eb0:	3402      	adds	r4, #2
 8008eb2:	9305      	str	r3, [sp, #20]
 8008eb4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008f80 <_svfiprintf_r+0x1fc>
 8008eb8:	7821      	ldrb	r1, [r4, #0]
 8008eba:	2203      	movs	r2, #3
 8008ebc:	4650      	mov	r0, sl
 8008ebe:	f7f7 f997 	bl	80001f0 <memchr>
 8008ec2:	b140      	cbz	r0, 8008ed6 <_svfiprintf_r+0x152>
 8008ec4:	2340      	movs	r3, #64	; 0x40
 8008ec6:	eba0 000a 	sub.w	r0, r0, sl
 8008eca:	fa03 f000 	lsl.w	r0, r3, r0
 8008ece:	9b04      	ldr	r3, [sp, #16]
 8008ed0:	4303      	orrs	r3, r0
 8008ed2:	3401      	adds	r4, #1
 8008ed4:	9304      	str	r3, [sp, #16]
 8008ed6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008eda:	4826      	ldr	r0, [pc, #152]	; (8008f74 <_svfiprintf_r+0x1f0>)
 8008edc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008ee0:	2206      	movs	r2, #6
 8008ee2:	f7f7 f985 	bl	80001f0 <memchr>
 8008ee6:	2800      	cmp	r0, #0
 8008ee8:	d038      	beq.n	8008f5c <_svfiprintf_r+0x1d8>
 8008eea:	4b23      	ldr	r3, [pc, #140]	; (8008f78 <_svfiprintf_r+0x1f4>)
 8008eec:	bb1b      	cbnz	r3, 8008f36 <_svfiprintf_r+0x1b2>
 8008eee:	9b03      	ldr	r3, [sp, #12]
 8008ef0:	3307      	adds	r3, #7
 8008ef2:	f023 0307 	bic.w	r3, r3, #7
 8008ef6:	3308      	adds	r3, #8
 8008ef8:	9303      	str	r3, [sp, #12]
 8008efa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008efc:	4433      	add	r3, r6
 8008efe:	9309      	str	r3, [sp, #36]	; 0x24
 8008f00:	e767      	b.n	8008dd2 <_svfiprintf_r+0x4e>
 8008f02:	fb0c 3202 	mla	r2, ip, r2, r3
 8008f06:	460c      	mov	r4, r1
 8008f08:	2001      	movs	r0, #1
 8008f0a:	e7a5      	b.n	8008e58 <_svfiprintf_r+0xd4>
 8008f0c:	2300      	movs	r3, #0
 8008f0e:	3401      	adds	r4, #1
 8008f10:	9305      	str	r3, [sp, #20]
 8008f12:	4619      	mov	r1, r3
 8008f14:	f04f 0c0a 	mov.w	ip, #10
 8008f18:	4620      	mov	r0, r4
 8008f1a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008f1e:	3a30      	subs	r2, #48	; 0x30
 8008f20:	2a09      	cmp	r2, #9
 8008f22:	d903      	bls.n	8008f2c <_svfiprintf_r+0x1a8>
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d0c5      	beq.n	8008eb4 <_svfiprintf_r+0x130>
 8008f28:	9105      	str	r1, [sp, #20]
 8008f2a:	e7c3      	b.n	8008eb4 <_svfiprintf_r+0x130>
 8008f2c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008f30:	4604      	mov	r4, r0
 8008f32:	2301      	movs	r3, #1
 8008f34:	e7f0      	b.n	8008f18 <_svfiprintf_r+0x194>
 8008f36:	ab03      	add	r3, sp, #12
 8008f38:	9300      	str	r3, [sp, #0]
 8008f3a:	462a      	mov	r2, r5
 8008f3c:	4b0f      	ldr	r3, [pc, #60]	; (8008f7c <_svfiprintf_r+0x1f8>)
 8008f3e:	a904      	add	r1, sp, #16
 8008f40:	4638      	mov	r0, r7
 8008f42:	f3af 8000 	nop.w
 8008f46:	1c42      	adds	r2, r0, #1
 8008f48:	4606      	mov	r6, r0
 8008f4a:	d1d6      	bne.n	8008efa <_svfiprintf_r+0x176>
 8008f4c:	89ab      	ldrh	r3, [r5, #12]
 8008f4e:	065b      	lsls	r3, r3, #25
 8008f50:	f53f af2c 	bmi.w	8008dac <_svfiprintf_r+0x28>
 8008f54:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008f56:	b01d      	add	sp, #116	; 0x74
 8008f58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f5c:	ab03      	add	r3, sp, #12
 8008f5e:	9300      	str	r3, [sp, #0]
 8008f60:	462a      	mov	r2, r5
 8008f62:	4b06      	ldr	r3, [pc, #24]	; (8008f7c <_svfiprintf_r+0x1f8>)
 8008f64:	a904      	add	r1, sp, #16
 8008f66:	4638      	mov	r0, r7
 8008f68:	f000 f9d4 	bl	8009314 <_printf_i>
 8008f6c:	e7eb      	b.n	8008f46 <_svfiprintf_r+0x1c2>
 8008f6e:	bf00      	nop
 8008f70:	08009a40 	.word	0x08009a40
 8008f74:	08009a4a 	.word	0x08009a4a
 8008f78:	00000000 	.word	0x00000000
 8008f7c:	08008ccd 	.word	0x08008ccd
 8008f80:	08009a46 	.word	0x08009a46

08008f84 <__sfputc_r>:
 8008f84:	6893      	ldr	r3, [r2, #8]
 8008f86:	3b01      	subs	r3, #1
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	b410      	push	{r4}
 8008f8c:	6093      	str	r3, [r2, #8]
 8008f8e:	da08      	bge.n	8008fa2 <__sfputc_r+0x1e>
 8008f90:	6994      	ldr	r4, [r2, #24]
 8008f92:	42a3      	cmp	r3, r4
 8008f94:	db01      	blt.n	8008f9a <__sfputc_r+0x16>
 8008f96:	290a      	cmp	r1, #10
 8008f98:	d103      	bne.n	8008fa2 <__sfputc_r+0x1e>
 8008f9a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008f9e:	f7ff bad5 	b.w	800854c <__swbuf_r>
 8008fa2:	6813      	ldr	r3, [r2, #0]
 8008fa4:	1c58      	adds	r0, r3, #1
 8008fa6:	6010      	str	r0, [r2, #0]
 8008fa8:	7019      	strb	r1, [r3, #0]
 8008faa:	4608      	mov	r0, r1
 8008fac:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008fb0:	4770      	bx	lr

08008fb2 <__sfputs_r>:
 8008fb2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fb4:	4606      	mov	r6, r0
 8008fb6:	460f      	mov	r7, r1
 8008fb8:	4614      	mov	r4, r2
 8008fba:	18d5      	adds	r5, r2, r3
 8008fbc:	42ac      	cmp	r4, r5
 8008fbe:	d101      	bne.n	8008fc4 <__sfputs_r+0x12>
 8008fc0:	2000      	movs	r0, #0
 8008fc2:	e007      	b.n	8008fd4 <__sfputs_r+0x22>
 8008fc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008fc8:	463a      	mov	r2, r7
 8008fca:	4630      	mov	r0, r6
 8008fcc:	f7ff ffda 	bl	8008f84 <__sfputc_r>
 8008fd0:	1c43      	adds	r3, r0, #1
 8008fd2:	d1f3      	bne.n	8008fbc <__sfputs_r+0xa>
 8008fd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008fd8 <_vfiprintf_r>:
 8008fd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fdc:	460d      	mov	r5, r1
 8008fde:	b09d      	sub	sp, #116	; 0x74
 8008fe0:	4614      	mov	r4, r2
 8008fe2:	4698      	mov	r8, r3
 8008fe4:	4606      	mov	r6, r0
 8008fe6:	b118      	cbz	r0, 8008ff0 <_vfiprintf_r+0x18>
 8008fe8:	6983      	ldr	r3, [r0, #24]
 8008fea:	b90b      	cbnz	r3, 8008ff0 <_vfiprintf_r+0x18>
 8008fec:	f7ff fc88 	bl	8008900 <__sinit>
 8008ff0:	4b89      	ldr	r3, [pc, #548]	; (8009218 <_vfiprintf_r+0x240>)
 8008ff2:	429d      	cmp	r5, r3
 8008ff4:	d11b      	bne.n	800902e <_vfiprintf_r+0x56>
 8008ff6:	6875      	ldr	r5, [r6, #4]
 8008ff8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008ffa:	07d9      	lsls	r1, r3, #31
 8008ffc:	d405      	bmi.n	800900a <_vfiprintf_r+0x32>
 8008ffe:	89ab      	ldrh	r3, [r5, #12]
 8009000:	059a      	lsls	r2, r3, #22
 8009002:	d402      	bmi.n	800900a <_vfiprintf_r+0x32>
 8009004:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009006:	f7ff fd19 	bl	8008a3c <__retarget_lock_acquire_recursive>
 800900a:	89ab      	ldrh	r3, [r5, #12]
 800900c:	071b      	lsls	r3, r3, #28
 800900e:	d501      	bpl.n	8009014 <_vfiprintf_r+0x3c>
 8009010:	692b      	ldr	r3, [r5, #16]
 8009012:	b9eb      	cbnz	r3, 8009050 <_vfiprintf_r+0x78>
 8009014:	4629      	mov	r1, r5
 8009016:	4630      	mov	r0, r6
 8009018:	f7ff faea 	bl	80085f0 <__swsetup_r>
 800901c:	b1c0      	cbz	r0, 8009050 <_vfiprintf_r+0x78>
 800901e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009020:	07dc      	lsls	r4, r3, #31
 8009022:	d50e      	bpl.n	8009042 <_vfiprintf_r+0x6a>
 8009024:	f04f 30ff 	mov.w	r0, #4294967295
 8009028:	b01d      	add	sp, #116	; 0x74
 800902a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800902e:	4b7b      	ldr	r3, [pc, #492]	; (800921c <_vfiprintf_r+0x244>)
 8009030:	429d      	cmp	r5, r3
 8009032:	d101      	bne.n	8009038 <_vfiprintf_r+0x60>
 8009034:	68b5      	ldr	r5, [r6, #8]
 8009036:	e7df      	b.n	8008ff8 <_vfiprintf_r+0x20>
 8009038:	4b79      	ldr	r3, [pc, #484]	; (8009220 <_vfiprintf_r+0x248>)
 800903a:	429d      	cmp	r5, r3
 800903c:	bf08      	it	eq
 800903e:	68f5      	ldreq	r5, [r6, #12]
 8009040:	e7da      	b.n	8008ff8 <_vfiprintf_r+0x20>
 8009042:	89ab      	ldrh	r3, [r5, #12]
 8009044:	0598      	lsls	r0, r3, #22
 8009046:	d4ed      	bmi.n	8009024 <_vfiprintf_r+0x4c>
 8009048:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800904a:	f7ff fcf8 	bl	8008a3e <__retarget_lock_release_recursive>
 800904e:	e7e9      	b.n	8009024 <_vfiprintf_r+0x4c>
 8009050:	2300      	movs	r3, #0
 8009052:	9309      	str	r3, [sp, #36]	; 0x24
 8009054:	2320      	movs	r3, #32
 8009056:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800905a:	f8cd 800c 	str.w	r8, [sp, #12]
 800905e:	2330      	movs	r3, #48	; 0x30
 8009060:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009224 <_vfiprintf_r+0x24c>
 8009064:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009068:	f04f 0901 	mov.w	r9, #1
 800906c:	4623      	mov	r3, r4
 800906e:	469a      	mov	sl, r3
 8009070:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009074:	b10a      	cbz	r2, 800907a <_vfiprintf_r+0xa2>
 8009076:	2a25      	cmp	r2, #37	; 0x25
 8009078:	d1f9      	bne.n	800906e <_vfiprintf_r+0x96>
 800907a:	ebba 0b04 	subs.w	fp, sl, r4
 800907e:	d00b      	beq.n	8009098 <_vfiprintf_r+0xc0>
 8009080:	465b      	mov	r3, fp
 8009082:	4622      	mov	r2, r4
 8009084:	4629      	mov	r1, r5
 8009086:	4630      	mov	r0, r6
 8009088:	f7ff ff93 	bl	8008fb2 <__sfputs_r>
 800908c:	3001      	adds	r0, #1
 800908e:	f000 80aa 	beq.w	80091e6 <_vfiprintf_r+0x20e>
 8009092:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009094:	445a      	add	r2, fp
 8009096:	9209      	str	r2, [sp, #36]	; 0x24
 8009098:	f89a 3000 	ldrb.w	r3, [sl]
 800909c:	2b00      	cmp	r3, #0
 800909e:	f000 80a2 	beq.w	80091e6 <_vfiprintf_r+0x20e>
 80090a2:	2300      	movs	r3, #0
 80090a4:	f04f 32ff 	mov.w	r2, #4294967295
 80090a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80090ac:	f10a 0a01 	add.w	sl, sl, #1
 80090b0:	9304      	str	r3, [sp, #16]
 80090b2:	9307      	str	r3, [sp, #28]
 80090b4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80090b8:	931a      	str	r3, [sp, #104]	; 0x68
 80090ba:	4654      	mov	r4, sl
 80090bc:	2205      	movs	r2, #5
 80090be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80090c2:	4858      	ldr	r0, [pc, #352]	; (8009224 <_vfiprintf_r+0x24c>)
 80090c4:	f7f7 f894 	bl	80001f0 <memchr>
 80090c8:	9a04      	ldr	r2, [sp, #16]
 80090ca:	b9d8      	cbnz	r0, 8009104 <_vfiprintf_r+0x12c>
 80090cc:	06d1      	lsls	r1, r2, #27
 80090ce:	bf44      	itt	mi
 80090d0:	2320      	movmi	r3, #32
 80090d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80090d6:	0713      	lsls	r3, r2, #28
 80090d8:	bf44      	itt	mi
 80090da:	232b      	movmi	r3, #43	; 0x2b
 80090dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80090e0:	f89a 3000 	ldrb.w	r3, [sl]
 80090e4:	2b2a      	cmp	r3, #42	; 0x2a
 80090e6:	d015      	beq.n	8009114 <_vfiprintf_r+0x13c>
 80090e8:	9a07      	ldr	r2, [sp, #28]
 80090ea:	4654      	mov	r4, sl
 80090ec:	2000      	movs	r0, #0
 80090ee:	f04f 0c0a 	mov.w	ip, #10
 80090f2:	4621      	mov	r1, r4
 80090f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80090f8:	3b30      	subs	r3, #48	; 0x30
 80090fa:	2b09      	cmp	r3, #9
 80090fc:	d94e      	bls.n	800919c <_vfiprintf_r+0x1c4>
 80090fe:	b1b0      	cbz	r0, 800912e <_vfiprintf_r+0x156>
 8009100:	9207      	str	r2, [sp, #28]
 8009102:	e014      	b.n	800912e <_vfiprintf_r+0x156>
 8009104:	eba0 0308 	sub.w	r3, r0, r8
 8009108:	fa09 f303 	lsl.w	r3, r9, r3
 800910c:	4313      	orrs	r3, r2
 800910e:	9304      	str	r3, [sp, #16]
 8009110:	46a2      	mov	sl, r4
 8009112:	e7d2      	b.n	80090ba <_vfiprintf_r+0xe2>
 8009114:	9b03      	ldr	r3, [sp, #12]
 8009116:	1d19      	adds	r1, r3, #4
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	9103      	str	r1, [sp, #12]
 800911c:	2b00      	cmp	r3, #0
 800911e:	bfbb      	ittet	lt
 8009120:	425b      	neglt	r3, r3
 8009122:	f042 0202 	orrlt.w	r2, r2, #2
 8009126:	9307      	strge	r3, [sp, #28]
 8009128:	9307      	strlt	r3, [sp, #28]
 800912a:	bfb8      	it	lt
 800912c:	9204      	strlt	r2, [sp, #16]
 800912e:	7823      	ldrb	r3, [r4, #0]
 8009130:	2b2e      	cmp	r3, #46	; 0x2e
 8009132:	d10c      	bne.n	800914e <_vfiprintf_r+0x176>
 8009134:	7863      	ldrb	r3, [r4, #1]
 8009136:	2b2a      	cmp	r3, #42	; 0x2a
 8009138:	d135      	bne.n	80091a6 <_vfiprintf_r+0x1ce>
 800913a:	9b03      	ldr	r3, [sp, #12]
 800913c:	1d1a      	adds	r2, r3, #4
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	9203      	str	r2, [sp, #12]
 8009142:	2b00      	cmp	r3, #0
 8009144:	bfb8      	it	lt
 8009146:	f04f 33ff 	movlt.w	r3, #4294967295
 800914a:	3402      	adds	r4, #2
 800914c:	9305      	str	r3, [sp, #20]
 800914e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009234 <_vfiprintf_r+0x25c>
 8009152:	7821      	ldrb	r1, [r4, #0]
 8009154:	2203      	movs	r2, #3
 8009156:	4650      	mov	r0, sl
 8009158:	f7f7 f84a 	bl	80001f0 <memchr>
 800915c:	b140      	cbz	r0, 8009170 <_vfiprintf_r+0x198>
 800915e:	2340      	movs	r3, #64	; 0x40
 8009160:	eba0 000a 	sub.w	r0, r0, sl
 8009164:	fa03 f000 	lsl.w	r0, r3, r0
 8009168:	9b04      	ldr	r3, [sp, #16]
 800916a:	4303      	orrs	r3, r0
 800916c:	3401      	adds	r4, #1
 800916e:	9304      	str	r3, [sp, #16]
 8009170:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009174:	482c      	ldr	r0, [pc, #176]	; (8009228 <_vfiprintf_r+0x250>)
 8009176:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800917a:	2206      	movs	r2, #6
 800917c:	f7f7 f838 	bl	80001f0 <memchr>
 8009180:	2800      	cmp	r0, #0
 8009182:	d03f      	beq.n	8009204 <_vfiprintf_r+0x22c>
 8009184:	4b29      	ldr	r3, [pc, #164]	; (800922c <_vfiprintf_r+0x254>)
 8009186:	bb1b      	cbnz	r3, 80091d0 <_vfiprintf_r+0x1f8>
 8009188:	9b03      	ldr	r3, [sp, #12]
 800918a:	3307      	adds	r3, #7
 800918c:	f023 0307 	bic.w	r3, r3, #7
 8009190:	3308      	adds	r3, #8
 8009192:	9303      	str	r3, [sp, #12]
 8009194:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009196:	443b      	add	r3, r7
 8009198:	9309      	str	r3, [sp, #36]	; 0x24
 800919a:	e767      	b.n	800906c <_vfiprintf_r+0x94>
 800919c:	fb0c 3202 	mla	r2, ip, r2, r3
 80091a0:	460c      	mov	r4, r1
 80091a2:	2001      	movs	r0, #1
 80091a4:	e7a5      	b.n	80090f2 <_vfiprintf_r+0x11a>
 80091a6:	2300      	movs	r3, #0
 80091a8:	3401      	adds	r4, #1
 80091aa:	9305      	str	r3, [sp, #20]
 80091ac:	4619      	mov	r1, r3
 80091ae:	f04f 0c0a 	mov.w	ip, #10
 80091b2:	4620      	mov	r0, r4
 80091b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80091b8:	3a30      	subs	r2, #48	; 0x30
 80091ba:	2a09      	cmp	r2, #9
 80091bc:	d903      	bls.n	80091c6 <_vfiprintf_r+0x1ee>
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d0c5      	beq.n	800914e <_vfiprintf_r+0x176>
 80091c2:	9105      	str	r1, [sp, #20]
 80091c4:	e7c3      	b.n	800914e <_vfiprintf_r+0x176>
 80091c6:	fb0c 2101 	mla	r1, ip, r1, r2
 80091ca:	4604      	mov	r4, r0
 80091cc:	2301      	movs	r3, #1
 80091ce:	e7f0      	b.n	80091b2 <_vfiprintf_r+0x1da>
 80091d0:	ab03      	add	r3, sp, #12
 80091d2:	9300      	str	r3, [sp, #0]
 80091d4:	462a      	mov	r2, r5
 80091d6:	4b16      	ldr	r3, [pc, #88]	; (8009230 <_vfiprintf_r+0x258>)
 80091d8:	a904      	add	r1, sp, #16
 80091da:	4630      	mov	r0, r6
 80091dc:	f3af 8000 	nop.w
 80091e0:	4607      	mov	r7, r0
 80091e2:	1c78      	adds	r0, r7, #1
 80091e4:	d1d6      	bne.n	8009194 <_vfiprintf_r+0x1bc>
 80091e6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80091e8:	07d9      	lsls	r1, r3, #31
 80091ea:	d405      	bmi.n	80091f8 <_vfiprintf_r+0x220>
 80091ec:	89ab      	ldrh	r3, [r5, #12]
 80091ee:	059a      	lsls	r2, r3, #22
 80091f0:	d402      	bmi.n	80091f8 <_vfiprintf_r+0x220>
 80091f2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80091f4:	f7ff fc23 	bl	8008a3e <__retarget_lock_release_recursive>
 80091f8:	89ab      	ldrh	r3, [r5, #12]
 80091fa:	065b      	lsls	r3, r3, #25
 80091fc:	f53f af12 	bmi.w	8009024 <_vfiprintf_r+0x4c>
 8009200:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009202:	e711      	b.n	8009028 <_vfiprintf_r+0x50>
 8009204:	ab03      	add	r3, sp, #12
 8009206:	9300      	str	r3, [sp, #0]
 8009208:	462a      	mov	r2, r5
 800920a:	4b09      	ldr	r3, [pc, #36]	; (8009230 <_vfiprintf_r+0x258>)
 800920c:	a904      	add	r1, sp, #16
 800920e:	4630      	mov	r0, r6
 8009210:	f000 f880 	bl	8009314 <_printf_i>
 8009214:	e7e4      	b.n	80091e0 <_vfiprintf_r+0x208>
 8009216:	bf00      	nop
 8009218:	08009a00 	.word	0x08009a00
 800921c:	08009a20 	.word	0x08009a20
 8009220:	080099e0 	.word	0x080099e0
 8009224:	08009a40 	.word	0x08009a40
 8009228:	08009a4a 	.word	0x08009a4a
 800922c:	00000000 	.word	0x00000000
 8009230:	08008fb3 	.word	0x08008fb3
 8009234:	08009a46 	.word	0x08009a46

08009238 <_printf_common>:
 8009238:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800923c:	4616      	mov	r6, r2
 800923e:	4699      	mov	r9, r3
 8009240:	688a      	ldr	r2, [r1, #8]
 8009242:	690b      	ldr	r3, [r1, #16]
 8009244:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009248:	4293      	cmp	r3, r2
 800924a:	bfb8      	it	lt
 800924c:	4613      	movlt	r3, r2
 800924e:	6033      	str	r3, [r6, #0]
 8009250:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009254:	4607      	mov	r7, r0
 8009256:	460c      	mov	r4, r1
 8009258:	b10a      	cbz	r2, 800925e <_printf_common+0x26>
 800925a:	3301      	adds	r3, #1
 800925c:	6033      	str	r3, [r6, #0]
 800925e:	6823      	ldr	r3, [r4, #0]
 8009260:	0699      	lsls	r1, r3, #26
 8009262:	bf42      	ittt	mi
 8009264:	6833      	ldrmi	r3, [r6, #0]
 8009266:	3302      	addmi	r3, #2
 8009268:	6033      	strmi	r3, [r6, #0]
 800926a:	6825      	ldr	r5, [r4, #0]
 800926c:	f015 0506 	ands.w	r5, r5, #6
 8009270:	d106      	bne.n	8009280 <_printf_common+0x48>
 8009272:	f104 0a19 	add.w	sl, r4, #25
 8009276:	68e3      	ldr	r3, [r4, #12]
 8009278:	6832      	ldr	r2, [r6, #0]
 800927a:	1a9b      	subs	r3, r3, r2
 800927c:	42ab      	cmp	r3, r5
 800927e:	dc26      	bgt.n	80092ce <_printf_common+0x96>
 8009280:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009284:	1e13      	subs	r3, r2, #0
 8009286:	6822      	ldr	r2, [r4, #0]
 8009288:	bf18      	it	ne
 800928a:	2301      	movne	r3, #1
 800928c:	0692      	lsls	r2, r2, #26
 800928e:	d42b      	bmi.n	80092e8 <_printf_common+0xb0>
 8009290:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009294:	4649      	mov	r1, r9
 8009296:	4638      	mov	r0, r7
 8009298:	47c0      	blx	r8
 800929a:	3001      	adds	r0, #1
 800929c:	d01e      	beq.n	80092dc <_printf_common+0xa4>
 800929e:	6823      	ldr	r3, [r4, #0]
 80092a0:	68e5      	ldr	r5, [r4, #12]
 80092a2:	6832      	ldr	r2, [r6, #0]
 80092a4:	f003 0306 	and.w	r3, r3, #6
 80092a8:	2b04      	cmp	r3, #4
 80092aa:	bf08      	it	eq
 80092ac:	1aad      	subeq	r5, r5, r2
 80092ae:	68a3      	ldr	r3, [r4, #8]
 80092b0:	6922      	ldr	r2, [r4, #16]
 80092b2:	bf0c      	ite	eq
 80092b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80092b8:	2500      	movne	r5, #0
 80092ba:	4293      	cmp	r3, r2
 80092bc:	bfc4      	itt	gt
 80092be:	1a9b      	subgt	r3, r3, r2
 80092c0:	18ed      	addgt	r5, r5, r3
 80092c2:	2600      	movs	r6, #0
 80092c4:	341a      	adds	r4, #26
 80092c6:	42b5      	cmp	r5, r6
 80092c8:	d11a      	bne.n	8009300 <_printf_common+0xc8>
 80092ca:	2000      	movs	r0, #0
 80092cc:	e008      	b.n	80092e0 <_printf_common+0xa8>
 80092ce:	2301      	movs	r3, #1
 80092d0:	4652      	mov	r2, sl
 80092d2:	4649      	mov	r1, r9
 80092d4:	4638      	mov	r0, r7
 80092d6:	47c0      	blx	r8
 80092d8:	3001      	adds	r0, #1
 80092da:	d103      	bne.n	80092e4 <_printf_common+0xac>
 80092dc:	f04f 30ff 	mov.w	r0, #4294967295
 80092e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092e4:	3501      	adds	r5, #1
 80092e6:	e7c6      	b.n	8009276 <_printf_common+0x3e>
 80092e8:	18e1      	adds	r1, r4, r3
 80092ea:	1c5a      	adds	r2, r3, #1
 80092ec:	2030      	movs	r0, #48	; 0x30
 80092ee:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80092f2:	4422      	add	r2, r4
 80092f4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80092f8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80092fc:	3302      	adds	r3, #2
 80092fe:	e7c7      	b.n	8009290 <_printf_common+0x58>
 8009300:	2301      	movs	r3, #1
 8009302:	4622      	mov	r2, r4
 8009304:	4649      	mov	r1, r9
 8009306:	4638      	mov	r0, r7
 8009308:	47c0      	blx	r8
 800930a:	3001      	adds	r0, #1
 800930c:	d0e6      	beq.n	80092dc <_printf_common+0xa4>
 800930e:	3601      	adds	r6, #1
 8009310:	e7d9      	b.n	80092c6 <_printf_common+0x8e>
	...

08009314 <_printf_i>:
 8009314:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009318:	7e0f      	ldrb	r7, [r1, #24]
 800931a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800931c:	2f78      	cmp	r7, #120	; 0x78
 800931e:	4691      	mov	r9, r2
 8009320:	4680      	mov	r8, r0
 8009322:	460c      	mov	r4, r1
 8009324:	469a      	mov	sl, r3
 8009326:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800932a:	d807      	bhi.n	800933c <_printf_i+0x28>
 800932c:	2f62      	cmp	r7, #98	; 0x62
 800932e:	d80a      	bhi.n	8009346 <_printf_i+0x32>
 8009330:	2f00      	cmp	r7, #0
 8009332:	f000 80d8 	beq.w	80094e6 <_printf_i+0x1d2>
 8009336:	2f58      	cmp	r7, #88	; 0x58
 8009338:	f000 80a3 	beq.w	8009482 <_printf_i+0x16e>
 800933c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009340:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009344:	e03a      	b.n	80093bc <_printf_i+0xa8>
 8009346:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800934a:	2b15      	cmp	r3, #21
 800934c:	d8f6      	bhi.n	800933c <_printf_i+0x28>
 800934e:	a101      	add	r1, pc, #4	; (adr r1, 8009354 <_printf_i+0x40>)
 8009350:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009354:	080093ad 	.word	0x080093ad
 8009358:	080093c1 	.word	0x080093c1
 800935c:	0800933d 	.word	0x0800933d
 8009360:	0800933d 	.word	0x0800933d
 8009364:	0800933d 	.word	0x0800933d
 8009368:	0800933d 	.word	0x0800933d
 800936c:	080093c1 	.word	0x080093c1
 8009370:	0800933d 	.word	0x0800933d
 8009374:	0800933d 	.word	0x0800933d
 8009378:	0800933d 	.word	0x0800933d
 800937c:	0800933d 	.word	0x0800933d
 8009380:	080094cd 	.word	0x080094cd
 8009384:	080093f1 	.word	0x080093f1
 8009388:	080094af 	.word	0x080094af
 800938c:	0800933d 	.word	0x0800933d
 8009390:	0800933d 	.word	0x0800933d
 8009394:	080094ef 	.word	0x080094ef
 8009398:	0800933d 	.word	0x0800933d
 800939c:	080093f1 	.word	0x080093f1
 80093a0:	0800933d 	.word	0x0800933d
 80093a4:	0800933d 	.word	0x0800933d
 80093a8:	080094b7 	.word	0x080094b7
 80093ac:	682b      	ldr	r3, [r5, #0]
 80093ae:	1d1a      	adds	r2, r3, #4
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	602a      	str	r2, [r5, #0]
 80093b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80093b8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80093bc:	2301      	movs	r3, #1
 80093be:	e0a3      	b.n	8009508 <_printf_i+0x1f4>
 80093c0:	6820      	ldr	r0, [r4, #0]
 80093c2:	6829      	ldr	r1, [r5, #0]
 80093c4:	0606      	lsls	r6, r0, #24
 80093c6:	f101 0304 	add.w	r3, r1, #4
 80093ca:	d50a      	bpl.n	80093e2 <_printf_i+0xce>
 80093cc:	680e      	ldr	r6, [r1, #0]
 80093ce:	602b      	str	r3, [r5, #0]
 80093d0:	2e00      	cmp	r6, #0
 80093d2:	da03      	bge.n	80093dc <_printf_i+0xc8>
 80093d4:	232d      	movs	r3, #45	; 0x2d
 80093d6:	4276      	negs	r6, r6
 80093d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80093dc:	485e      	ldr	r0, [pc, #376]	; (8009558 <_printf_i+0x244>)
 80093de:	230a      	movs	r3, #10
 80093e0:	e019      	b.n	8009416 <_printf_i+0x102>
 80093e2:	680e      	ldr	r6, [r1, #0]
 80093e4:	602b      	str	r3, [r5, #0]
 80093e6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80093ea:	bf18      	it	ne
 80093ec:	b236      	sxthne	r6, r6
 80093ee:	e7ef      	b.n	80093d0 <_printf_i+0xbc>
 80093f0:	682b      	ldr	r3, [r5, #0]
 80093f2:	6820      	ldr	r0, [r4, #0]
 80093f4:	1d19      	adds	r1, r3, #4
 80093f6:	6029      	str	r1, [r5, #0]
 80093f8:	0601      	lsls	r1, r0, #24
 80093fa:	d501      	bpl.n	8009400 <_printf_i+0xec>
 80093fc:	681e      	ldr	r6, [r3, #0]
 80093fe:	e002      	b.n	8009406 <_printf_i+0xf2>
 8009400:	0646      	lsls	r6, r0, #25
 8009402:	d5fb      	bpl.n	80093fc <_printf_i+0xe8>
 8009404:	881e      	ldrh	r6, [r3, #0]
 8009406:	4854      	ldr	r0, [pc, #336]	; (8009558 <_printf_i+0x244>)
 8009408:	2f6f      	cmp	r7, #111	; 0x6f
 800940a:	bf0c      	ite	eq
 800940c:	2308      	moveq	r3, #8
 800940e:	230a      	movne	r3, #10
 8009410:	2100      	movs	r1, #0
 8009412:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009416:	6865      	ldr	r5, [r4, #4]
 8009418:	60a5      	str	r5, [r4, #8]
 800941a:	2d00      	cmp	r5, #0
 800941c:	bfa2      	ittt	ge
 800941e:	6821      	ldrge	r1, [r4, #0]
 8009420:	f021 0104 	bicge.w	r1, r1, #4
 8009424:	6021      	strge	r1, [r4, #0]
 8009426:	b90e      	cbnz	r6, 800942c <_printf_i+0x118>
 8009428:	2d00      	cmp	r5, #0
 800942a:	d04d      	beq.n	80094c8 <_printf_i+0x1b4>
 800942c:	4615      	mov	r5, r2
 800942e:	fbb6 f1f3 	udiv	r1, r6, r3
 8009432:	fb03 6711 	mls	r7, r3, r1, r6
 8009436:	5dc7      	ldrb	r7, [r0, r7]
 8009438:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800943c:	4637      	mov	r7, r6
 800943e:	42bb      	cmp	r3, r7
 8009440:	460e      	mov	r6, r1
 8009442:	d9f4      	bls.n	800942e <_printf_i+0x11a>
 8009444:	2b08      	cmp	r3, #8
 8009446:	d10b      	bne.n	8009460 <_printf_i+0x14c>
 8009448:	6823      	ldr	r3, [r4, #0]
 800944a:	07de      	lsls	r6, r3, #31
 800944c:	d508      	bpl.n	8009460 <_printf_i+0x14c>
 800944e:	6923      	ldr	r3, [r4, #16]
 8009450:	6861      	ldr	r1, [r4, #4]
 8009452:	4299      	cmp	r1, r3
 8009454:	bfde      	ittt	le
 8009456:	2330      	movle	r3, #48	; 0x30
 8009458:	f805 3c01 	strble.w	r3, [r5, #-1]
 800945c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009460:	1b52      	subs	r2, r2, r5
 8009462:	6122      	str	r2, [r4, #16]
 8009464:	f8cd a000 	str.w	sl, [sp]
 8009468:	464b      	mov	r3, r9
 800946a:	aa03      	add	r2, sp, #12
 800946c:	4621      	mov	r1, r4
 800946e:	4640      	mov	r0, r8
 8009470:	f7ff fee2 	bl	8009238 <_printf_common>
 8009474:	3001      	adds	r0, #1
 8009476:	d14c      	bne.n	8009512 <_printf_i+0x1fe>
 8009478:	f04f 30ff 	mov.w	r0, #4294967295
 800947c:	b004      	add	sp, #16
 800947e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009482:	4835      	ldr	r0, [pc, #212]	; (8009558 <_printf_i+0x244>)
 8009484:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8009488:	6829      	ldr	r1, [r5, #0]
 800948a:	6823      	ldr	r3, [r4, #0]
 800948c:	f851 6b04 	ldr.w	r6, [r1], #4
 8009490:	6029      	str	r1, [r5, #0]
 8009492:	061d      	lsls	r5, r3, #24
 8009494:	d514      	bpl.n	80094c0 <_printf_i+0x1ac>
 8009496:	07df      	lsls	r7, r3, #31
 8009498:	bf44      	itt	mi
 800949a:	f043 0320 	orrmi.w	r3, r3, #32
 800949e:	6023      	strmi	r3, [r4, #0]
 80094a0:	b91e      	cbnz	r6, 80094aa <_printf_i+0x196>
 80094a2:	6823      	ldr	r3, [r4, #0]
 80094a4:	f023 0320 	bic.w	r3, r3, #32
 80094a8:	6023      	str	r3, [r4, #0]
 80094aa:	2310      	movs	r3, #16
 80094ac:	e7b0      	b.n	8009410 <_printf_i+0xfc>
 80094ae:	6823      	ldr	r3, [r4, #0]
 80094b0:	f043 0320 	orr.w	r3, r3, #32
 80094b4:	6023      	str	r3, [r4, #0]
 80094b6:	2378      	movs	r3, #120	; 0x78
 80094b8:	4828      	ldr	r0, [pc, #160]	; (800955c <_printf_i+0x248>)
 80094ba:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80094be:	e7e3      	b.n	8009488 <_printf_i+0x174>
 80094c0:	0659      	lsls	r1, r3, #25
 80094c2:	bf48      	it	mi
 80094c4:	b2b6      	uxthmi	r6, r6
 80094c6:	e7e6      	b.n	8009496 <_printf_i+0x182>
 80094c8:	4615      	mov	r5, r2
 80094ca:	e7bb      	b.n	8009444 <_printf_i+0x130>
 80094cc:	682b      	ldr	r3, [r5, #0]
 80094ce:	6826      	ldr	r6, [r4, #0]
 80094d0:	6961      	ldr	r1, [r4, #20]
 80094d2:	1d18      	adds	r0, r3, #4
 80094d4:	6028      	str	r0, [r5, #0]
 80094d6:	0635      	lsls	r5, r6, #24
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	d501      	bpl.n	80094e0 <_printf_i+0x1cc>
 80094dc:	6019      	str	r1, [r3, #0]
 80094de:	e002      	b.n	80094e6 <_printf_i+0x1d2>
 80094e0:	0670      	lsls	r0, r6, #25
 80094e2:	d5fb      	bpl.n	80094dc <_printf_i+0x1c8>
 80094e4:	8019      	strh	r1, [r3, #0]
 80094e6:	2300      	movs	r3, #0
 80094e8:	6123      	str	r3, [r4, #16]
 80094ea:	4615      	mov	r5, r2
 80094ec:	e7ba      	b.n	8009464 <_printf_i+0x150>
 80094ee:	682b      	ldr	r3, [r5, #0]
 80094f0:	1d1a      	adds	r2, r3, #4
 80094f2:	602a      	str	r2, [r5, #0]
 80094f4:	681d      	ldr	r5, [r3, #0]
 80094f6:	6862      	ldr	r2, [r4, #4]
 80094f8:	2100      	movs	r1, #0
 80094fa:	4628      	mov	r0, r5
 80094fc:	f7f6 fe78 	bl	80001f0 <memchr>
 8009500:	b108      	cbz	r0, 8009506 <_printf_i+0x1f2>
 8009502:	1b40      	subs	r0, r0, r5
 8009504:	6060      	str	r0, [r4, #4]
 8009506:	6863      	ldr	r3, [r4, #4]
 8009508:	6123      	str	r3, [r4, #16]
 800950a:	2300      	movs	r3, #0
 800950c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009510:	e7a8      	b.n	8009464 <_printf_i+0x150>
 8009512:	6923      	ldr	r3, [r4, #16]
 8009514:	462a      	mov	r2, r5
 8009516:	4649      	mov	r1, r9
 8009518:	4640      	mov	r0, r8
 800951a:	47d0      	blx	sl
 800951c:	3001      	adds	r0, #1
 800951e:	d0ab      	beq.n	8009478 <_printf_i+0x164>
 8009520:	6823      	ldr	r3, [r4, #0]
 8009522:	079b      	lsls	r3, r3, #30
 8009524:	d413      	bmi.n	800954e <_printf_i+0x23a>
 8009526:	68e0      	ldr	r0, [r4, #12]
 8009528:	9b03      	ldr	r3, [sp, #12]
 800952a:	4298      	cmp	r0, r3
 800952c:	bfb8      	it	lt
 800952e:	4618      	movlt	r0, r3
 8009530:	e7a4      	b.n	800947c <_printf_i+0x168>
 8009532:	2301      	movs	r3, #1
 8009534:	4632      	mov	r2, r6
 8009536:	4649      	mov	r1, r9
 8009538:	4640      	mov	r0, r8
 800953a:	47d0      	blx	sl
 800953c:	3001      	adds	r0, #1
 800953e:	d09b      	beq.n	8009478 <_printf_i+0x164>
 8009540:	3501      	adds	r5, #1
 8009542:	68e3      	ldr	r3, [r4, #12]
 8009544:	9903      	ldr	r1, [sp, #12]
 8009546:	1a5b      	subs	r3, r3, r1
 8009548:	42ab      	cmp	r3, r5
 800954a:	dcf2      	bgt.n	8009532 <_printf_i+0x21e>
 800954c:	e7eb      	b.n	8009526 <_printf_i+0x212>
 800954e:	2500      	movs	r5, #0
 8009550:	f104 0619 	add.w	r6, r4, #25
 8009554:	e7f5      	b.n	8009542 <_printf_i+0x22e>
 8009556:	bf00      	nop
 8009558:	08009a51 	.word	0x08009a51
 800955c:	08009a62 	.word	0x08009a62

08009560 <_sbrk_r>:
 8009560:	b538      	push	{r3, r4, r5, lr}
 8009562:	4d06      	ldr	r5, [pc, #24]	; (800957c <_sbrk_r+0x1c>)
 8009564:	2300      	movs	r3, #0
 8009566:	4604      	mov	r4, r0
 8009568:	4608      	mov	r0, r1
 800956a:	602b      	str	r3, [r5, #0]
 800956c:	f7f9 f940 	bl	80027f0 <_sbrk>
 8009570:	1c43      	adds	r3, r0, #1
 8009572:	d102      	bne.n	800957a <_sbrk_r+0x1a>
 8009574:	682b      	ldr	r3, [r5, #0]
 8009576:	b103      	cbz	r3, 800957a <_sbrk_r+0x1a>
 8009578:	6023      	str	r3, [r4, #0]
 800957a:	bd38      	pop	{r3, r4, r5, pc}
 800957c:	20000ac8 	.word	0x20000ac8

08009580 <__sread>:
 8009580:	b510      	push	{r4, lr}
 8009582:	460c      	mov	r4, r1
 8009584:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009588:	f000 f8f8 	bl	800977c <_read_r>
 800958c:	2800      	cmp	r0, #0
 800958e:	bfab      	itete	ge
 8009590:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009592:	89a3      	ldrhlt	r3, [r4, #12]
 8009594:	181b      	addge	r3, r3, r0
 8009596:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800959a:	bfac      	ite	ge
 800959c:	6563      	strge	r3, [r4, #84]	; 0x54
 800959e:	81a3      	strhlt	r3, [r4, #12]
 80095a0:	bd10      	pop	{r4, pc}

080095a2 <__swrite>:
 80095a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80095a6:	461f      	mov	r7, r3
 80095a8:	898b      	ldrh	r3, [r1, #12]
 80095aa:	05db      	lsls	r3, r3, #23
 80095ac:	4605      	mov	r5, r0
 80095ae:	460c      	mov	r4, r1
 80095b0:	4616      	mov	r6, r2
 80095b2:	d505      	bpl.n	80095c0 <__swrite+0x1e>
 80095b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80095b8:	2302      	movs	r3, #2
 80095ba:	2200      	movs	r2, #0
 80095bc:	f000 f868 	bl	8009690 <_lseek_r>
 80095c0:	89a3      	ldrh	r3, [r4, #12]
 80095c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80095c6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80095ca:	81a3      	strh	r3, [r4, #12]
 80095cc:	4632      	mov	r2, r6
 80095ce:	463b      	mov	r3, r7
 80095d0:	4628      	mov	r0, r5
 80095d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80095d6:	f000 b817 	b.w	8009608 <_write_r>

080095da <__sseek>:
 80095da:	b510      	push	{r4, lr}
 80095dc:	460c      	mov	r4, r1
 80095de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80095e2:	f000 f855 	bl	8009690 <_lseek_r>
 80095e6:	1c43      	adds	r3, r0, #1
 80095e8:	89a3      	ldrh	r3, [r4, #12]
 80095ea:	bf15      	itete	ne
 80095ec:	6560      	strne	r0, [r4, #84]	; 0x54
 80095ee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80095f2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80095f6:	81a3      	strheq	r3, [r4, #12]
 80095f8:	bf18      	it	ne
 80095fa:	81a3      	strhne	r3, [r4, #12]
 80095fc:	bd10      	pop	{r4, pc}

080095fe <__sclose>:
 80095fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009602:	f000 b813 	b.w	800962c <_close_r>
	...

08009608 <_write_r>:
 8009608:	b538      	push	{r3, r4, r5, lr}
 800960a:	4d07      	ldr	r5, [pc, #28]	; (8009628 <_write_r+0x20>)
 800960c:	4604      	mov	r4, r0
 800960e:	4608      	mov	r0, r1
 8009610:	4611      	mov	r1, r2
 8009612:	2200      	movs	r2, #0
 8009614:	602a      	str	r2, [r5, #0]
 8009616:	461a      	mov	r2, r3
 8009618:	f7f9 f899 	bl	800274e <_write>
 800961c:	1c43      	adds	r3, r0, #1
 800961e:	d102      	bne.n	8009626 <_write_r+0x1e>
 8009620:	682b      	ldr	r3, [r5, #0]
 8009622:	b103      	cbz	r3, 8009626 <_write_r+0x1e>
 8009624:	6023      	str	r3, [r4, #0]
 8009626:	bd38      	pop	{r3, r4, r5, pc}
 8009628:	20000ac8 	.word	0x20000ac8

0800962c <_close_r>:
 800962c:	b538      	push	{r3, r4, r5, lr}
 800962e:	4d06      	ldr	r5, [pc, #24]	; (8009648 <_close_r+0x1c>)
 8009630:	2300      	movs	r3, #0
 8009632:	4604      	mov	r4, r0
 8009634:	4608      	mov	r0, r1
 8009636:	602b      	str	r3, [r5, #0]
 8009638:	f7f9 f8a5 	bl	8002786 <_close>
 800963c:	1c43      	adds	r3, r0, #1
 800963e:	d102      	bne.n	8009646 <_close_r+0x1a>
 8009640:	682b      	ldr	r3, [r5, #0]
 8009642:	b103      	cbz	r3, 8009646 <_close_r+0x1a>
 8009644:	6023      	str	r3, [r4, #0]
 8009646:	bd38      	pop	{r3, r4, r5, pc}
 8009648:	20000ac8 	.word	0x20000ac8

0800964c <_fstat_r>:
 800964c:	b538      	push	{r3, r4, r5, lr}
 800964e:	4d07      	ldr	r5, [pc, #28]	; (800966c <_fstat_r+0x20>)
 8009650:	2300      	movs	r3, #0
 8009652:	4604      	mov	r4, r0
 8009654:	4608      	mov	r0, r1
 8009656:	4611      	mov	r1, r2
 8009658:	602b      	str	r3, [r5, #0]
 800965a:	f7f9 f8a0 	bl	800279e <_fstat>
 800965e:	1c43      	adds	r3, r0, #1
 8009660:	d102      	bne.n	8009668 <_fstat_r+0x1c>
 8009662:	682b      	ldr	r3, [r5, #0]
 8009664:	b103      	cbz	r3, 8009668 <_fstat_r+0x1c>
 8009666:	6023      	str	r3, [r4, #0]
 8009668:	bd38      	pop	{r3, r4, r5, pc}
 800966a:	bf00      	nop
 800966c:	20000ac8 	.word	0x20000ac8

08009670 <_isatty_r>:
 8009670:	b538      	push	{r3, r4, r5, lr}
 8009672:	4d06      	ldr	r5, [pc, #24]	; (800968c <_isatty_r+0x1c>)
 8009674:	2300      	movs	r3, #0
 8009676:	4604      	mov	r4, r0
 8009678:	4608      	mov	r0, r1
 800967a:	602b      	str	r3, [r5, #0]
 800967c:	f7f9 f89f 	bl	80027be <_isatty>
 8009680:	1c43      	adds	r3, r0, #1
 8009682:	d102      	bne.n	800968a <_isatty_r+0x1a>
 8009684:	682b      	ldr	r3, [r5, #0]
 8009686:	b103      	cbz	r3, 800968a <_isatty_r+0x1a>
 8009688:	6023      	str	r3, [r4, #0]
 800968a:	bd38      	pop	{r3, r4, r5, pc}
 800968c:	20000ac8 	.word	0x20000ac8

08009690 <_lseek_r>:
 8009690:	b538      	push	{r3, r4, r5, lr}
 8009692:	4d07      	ldr	r5, [pc, #28]	; (80096b0 <_lseek_r+0x20>)
 8009694:	4604      	mov	r4, r0
 8009696:	4608      	mov	r0, r1
 8009698:	4611      	mov	r1, r2
 800969a:	2200      	movs	r2, #0
 800969c:	602a      	str	r2, [r5, #0]
 800969e:	461a      	mov	r2, r3
 80096a0:	f7f9 f898 	bl	80027d4 <_lseek>
 80096a4:	1c43      	adds	r3, r0, #1
 80096a6:	d102      	bne.n	80096ae <_lseek_r+0x1e>
 80096a8:	682b      	ldr	r3, [r5, #0]
 80096aa:	b103      	cbz	r3, 80096ae <_lseek_r+0x1e>
 80096ac:	6023      	str	r3, [r4, #0]
 80096ae:	bd38      	pop	{r3, r4, r5, pc}
 80096b0:	20000ac8 	.word	0x20000ac8

080096b4 <memcpy>:
 80096b4:	440a      	add	r2, r1
 80096b6:	4291      	cmp	r1, r2
 80096b8:	f100 33ff 	add.w	r3, r0, #4294967295
 80096bc:	d100      	bne.n	80096c0 <memcpy+0xc>
 80096be:	4770      	bx	lr
 80096c0:	b510      	push	{r4, lr}
 80096c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80096c6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80096ca:	4291      	cmp	r1, r2
 80096cc:	d1f9      	bne.n	80096c2 <memcpy+0xe>
 80096ce:	bd10      	pop	{r4, pc}

080096d0 <memmove>:
 80096d0:	4288      	cmp	r0, r1
 80096d2:	b510      	push	{r4, lr}
 80096d4:	eb01 0402 	add.w	r4, r1, r2
 80096d8:	d902      	bls.n	80096e0 <memmove+0x10>
 80096da:	4284      	cmp	r4, r0
 80096dc:	4623      	mov	r3, r4
 80096de:	d807      	bhi.n	80096f0 <memmove+0x20>
 80096e0:	1e43      	subs	r3, r0, #1
 80096e2:	42a1      	cmp	r1, r4
 80096e4:	d008      	beq.n	80096f8 <memmove+0x28>
 80096e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80096ea:	f803 2f01 	strb.w	r2, [r3, #1]!
 80096ee:	e7f8      	b.n	80096e2 <memmove+0x12>
 80096f0:	4402      	add	r2, r0
 80096f2:	4601      	mov	r1, r0
 80096f4:	428a      	cmp	r2, r1
 80096f6:	d100      	bne.n	80096fa <memmove+0x2a>
 80096f8:	bd10      	pop	{r4, pc}
 80096fa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80096fe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009702:	e7f7      	b.n	80096f4 <memmove+0x24>

08009704 <__malloc_lock>:
 8009704:	4801      	ldr	r0, [pc, #4]	; (800970c <__malloc_lock+0x8>)
 8009706:	f7ff b999 	b.w	8008a3c <__retarget_lock_acquire_recursive>
 800970a:	bf00      	nop
 800970c:	20000abc 	.word	0x20000abc

08009710 <__malloc_unlock>:
 8009710:	4801      	ldr	r0, [pc, #4]	; (8009718 <__malloc_unlock+0x8>)
 8009712:	f7ff b994 	b.w	8008a3e <__retarget_lock_release_recursive>
 8009716:	bf00      	nop
 8009718:	20000abc 	.word	0x20000abc

0800971c <_realloc_r>:
 800971c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009720:	4680      	mov	r8, r0
 8009722:	4614      	mov	r4, r2
 8009724:	460e      	mov	r6, r1
 8009726:	b921      	cbnz	r1, 8009732 <_realloc_r+0x16>
 8009728:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800972c:	4611      	mov	r1, r2
 800972e:	f7ff ba59 	b.w	8008be4 <_malloc_r>
 8009732:	b92a      	cbnz	r2, 8009740 <_realloc_r+0x24>
 8009734:	f7ff f9ea 	bl	8008b0c <_free_r>
 8009738:	4625      	mov	r5, r4
 800973a:	4628      	mov	r0, r5
 800973c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009740:	f000 f82e 	bl	80097a0 <_malloc_usable_size_r>
 8009744:	4284      	cmp	r4, r0
 8009746:	4607      	mov	r7, r0
 8009748:	d802      	bhi.n	8009750 <_realloc_r+0x34>
 800974a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800974e:	d812      	bhi.n	8009776 <_realloc_r+0x5a>
 8009750:	4621      	mov	r1, r4
 8009752:	4640      	mov	r0, r8
 8009754:	f7ff fa46 	bl	8008be4 <_malloc_r>
 8009758:	4605      	mov	r5, r0
 800975a:	2800      	cmp	r0, #0
 800975c:	d0ed      	beq.n	800973a <_realloc_r+0x1e>
 800975e:	42bc      	cmp	r4, r7
 8009760:	4622      	mov	r2, r4
 8009762:	4631      	mov	r1, r6
 8009764:	bf28      	it	cs
 8009766:	463a      	movcs	r2, r7
 8009768:	f7ff ffa4 	bl	80096b4 <memcpy>
 800976c:	4631      	mov	r1, r6
 800976e:	4640      	mov	r0, r8
 8009770:	f7ff f9cc 	bl	8008b0c <_free_r>
 8009774:	e7e1      	b.n	800973a <_realloc_r+0x1e>
 8009776:	4635      	mov	r5, r6
 8009778:	e7df      	b.n	800973a <_realloc_r+0x1e>
	...

0800977c <_read_r>:
 800977c:	b538      	push	{r3, r4, r5, lr}
 800977e:	4d07      	ldr	r5, [pc, #28]	; (800979c <_read_r+0x20>)
 8009780:	4604      	mov	r4, r0
 8009782:	4608      	mov	r0, r1
 8009784:	4611      	mov	r1, r2
 8009786:	2200      	movs	r2, #0
 8009788:	602a      	str	r2, [r5, #0]
 800978a:	461a      	mov	r2, r3
 800978c:	f7f8 ffc2 	bl	8002714 <_read>
 8009790:	1c43      	adds	r3, r0, #1
 8009792:	d102      	bne.n	800979a <_read_r+0x1e>
 8009794:	682b      	ldr	r3, [r5, #0]
 8009796:	b103      	cbz	r3, 800979a <_read_r+0x1e>
 8009798:	6023      	str	r3, [r4, #0]
 800979a:	bd38      	pop	{r3, r4, r5, pc}
 800979c:	20000ac8 	.word	0x20000ac8

080097a0 <_malloc_usable_size_r>:
 80097a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80097a4:	1f18      	subs	r0, r3, #4
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	bfbc      	itt	lt
 80097aa:	580b      	ldrlt	r3, [r1, r0]
 80097ac:	18c0      	addlt	r0, r0, r3
 80097ae:	4770      	bx	lr

080097b0 <_init>:
 80097b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097b2:	bf00      	nop
 80097b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80097b6:	bc08      	pop	{r3}
 80097b8:	469e      	mov	lr, r3
 80097ba:	4770      	bx	lr

080097bc <_fini>:
 80097bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097be:	bf00      	nop
 80097c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80097c2:	bc08      	pop	{r3}
 80097c4:	469e      	mov	lr, r3
 80097c6:	4770      	bx	lr
