{
  "Top": "getPhaseMap2",
  "RtlTop": "getPhaseMap2",
  "RtlPrefix": "",
  "RtlSubPrefix": "getPhaseMap2_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "regCtrl": {
      "index": "0",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "regCtrl",
          "usage": "data",
          "direction": "in"
        }]
    },
    "dcs_in": {
      "index": "1",
      "direction": "in",
      "srcType": "*",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "dcs_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "port0": {
      "index": "2",
      "direction": "in",
      "srcType": "*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_port0",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "port1": {
      "index": "3",
      "direction": "inout",
      "srcType": "*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_port1",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_interface -m_axi_addr64=0",
      "config_interface -m_axi_alignment_byte_size=4",
      "config_interface -m_axi_conservative_mode=1",
      "config_interface -register_io=scalar_in",
      "config_export -description {ToF Sensor DCS to Phase calculation}",
      "config_export -display_name=getPhaseMap2",
      "config_export -format=ip_catalog",
      "config_export -output=D:\/workspace\/vivado\/ip_repo\/getPhaseMap2.zip",
      "config_export -rtl=verilog",
      "config_export -vendor=DeepInsight.ai",
      "config_export -version=2.0"
    ],
    "DirectiveTcl": ["set_directive_top getPhaseMap2 -name getPhaseMap2"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "getPhaseMap2"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "1228849"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "DeepInsight.ai",
    "Library": "hls",
    "Name": "getPhaseMap2",
    "Version": "2.0",
    "DisplayName": "getPhaseMap2",
    "Revision": "",
    "Description": "ToF Sensor DCS to Phase calculation",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "DeepInsight_ai_hls_getPhaseMap2_2_0.zip"
  },
  "Files": {
    "CSource": ["..\/getPhaseMap.cpp"],
    "Vhdl": [
      "impl\/vhdl\/getPhaseMap2_control_s_axi.vhd",
      "impl\/vhdl\/getPhaseMap2_generic_atan2_16_3_s.vhd",
      "impl\/vhdl\/getPhaseMap2_mac_muladd_13s_13s_32s_32_4_1.vhd",
      "impl\/vhdl\/getPhaseMap2_mul_48ns_50ns_80_1_1.vhd",
      "impl\/vhdl\/getPhaseMap2_mul_mul_16s_16s_32_4_1.vhd",
      "impl\/vhdl\/getPhaseMap2_port0_m_axi.vhd",
      "impl\/vhdl\/getPhaseMap2_port1_m_axi.vhd",
      "impl\/vhdl\/getPhaseMap2_regslice_both.vhd",
      "impl\/vhdl\/getPhaseMap2_sqrt_fixed_32_32_s.vhd",
      "impl\/vhdl\/getPhaseMap2_udiv_48s_16ns_16_52_1.vhd",
      "impl\/vhdl\/getPhaseMap2.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/getPhaseMap2_control_s_axi.v",
      "impl\/verilog\/getPhaseMap2_generic_atan2_16_3_s.v",
      "impl\/verilog\/getPhaseMap2_mac_muladd_13s_13s_32s_32_4_1.v",
      "impl\/verilog\/getPhaseMap2_mul_48ns_50ns_80_1_1.v",
      "impl\/verilog\/getPhaseMap2_mul_mul_16s_16s_32_4_1.v",
      "impl\/verilog\/getPhaseMap2_port0_m_axi.v",
      "impl\/verilog\/getPhaseMap2_port1_m_axi.v",
      "impl\/verilog\/getPhaseMap2_regslice_both.v",
      "impl\/verilog\/getPhaseMap2_sqrt_fixed_32_32_s.v",
      "impl\/verilog\/getPhaseMap2_udiv_48s_16ns_16_52_1.v",
      "impl\/verilog\/getPhaseMap2.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/getPhaseMap2_v2_0\/data\/getPhaseMap2.mdd",
      "impl\/misc\/drivers\/getPhaseMap2_v2_0\/data\/getPhaseMap2.tcl",
      "impl\/misc\/drivers\/getPhaseMap2_v2_0\/src\/Makefile",
      "impl\/misc\/drivers\/getPhaseMap2_v2_0\/src\/xgetphasemap2.c",
      "impl\/misc\/drivers\/getPhaseMap2_v2_0\/src\/xgetphasemap2.h",
      "impl\/misc\/drivers\/getPhaseMap2_v2_0\/src\/xgetphasemap2_hw.h",
      "impl\/misc\/drivers\/getPhaseMap2_v2_0\/src\/xgetphasemap2_linux.c",
      "impl\/misc\/drivers\/getPhaseMap2_v2_0\/src\/xgetphasemap2_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/getPhaseMap2.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": [
      "D:\/workspace\/vitis_hls\/getPhaseMap2\/solution1\/.debug\/getPhaseMap.protoinst",
      "D:\/workspace\/vitis_hls\/getPhaseMap2\/solution1\/.debug\/getPhaseMap2.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_port0:m_axi_port1:dcs_in",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "dcs_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "16",
      "portPrefix": "dcs_in_",
      "ports": [
        "dcs_in_TDATA",
        "dcs_in_TREADY",
        "dcs_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "dcs_in"
        }]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_port0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "m_axi_port0_",
      "paramPrefix": "C_M_AXI_PORT0_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "32",
        "MAX_WRITE_BURST_LENGTH": "32",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_port0_ARADDR",
        "m_axi_port0_ARBURST",
        "m_axi_port0_ARCACHE",
        "m_axi_port0_ARID",
        "m_axi_port0_ARLEN",
        "m_axi_port0_ARLOCK",
        "m_axi_port0_ARPROT",
        "m_axi_port0_ARQOS",
        "m_axi_port0_ARREADY",
        "m_axi_port0_ARREGION",
        "m_axi_port0_ARSIZE",
        "m_axi_port0_ARUSER",
        "m_axi_port0_ARVALID",
        "m_axi_port0_AWADDR",
        "m_axi_port0_AWBURST",
        "m_axi_port0_AWCACHE",
        "m_axi_port0_AWID",
        "m_axi_port0_AWLEN",
        "m_axi_port0_AWLOCK",
        "m_axi_port0_AWPROT",
        "m_axi_port0_AWQOS",
        "m_axi_port0_AWREADY",
        "m_axi_port0_AWREGION",
        "m_axi_port0_AWSIZE",
        "m_axi_port0_AWUSER",
        "m_axi_port0_AWVALID",
        "m_axi_port0_BID",
        "m_axi_port0_BREADY",
        "m_axi_port0_BRESP",
        "m_axi_port0_BUSER",
        "m_axi_port0_BVALID",
        "m_axi_port0_RDATA",
        "m_axi_port0_RID",
        "m_axi_port0_RLAST",
        "m_axi_port0_RREADY",
        "m_axi_port0_RRESP",
        "m_axi_port0_RUSER",
        "m_axi_port0_RVALID",
        "m_axi_port0_WDATA",
        "m_axi_port0_WID",
        "m_axi_port0_WLAST",
        "m_axi_port0_WREADY",
        "m_axi_port0_WSTRB",
        "m_axi_port0_WUSER",
        "m_axi_port0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "32",
          "max_write_burst_length": "32",
          "max_widen_bitwidth": "32",
          "argName": "port0"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "32",
          "argName": "port0"
        }
      ]
    },
    "m_axi_port1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "m_axi_port1_",
      "paramPrefix": "C_M_AXI_PORT1_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "32",
        "MAX_WRITE_BURST_LENGTH": "32",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_port1_ARADDR",
        "m_axi_port1_ARBURST",
        "m_axi_port1_ARCACHE",
        "m_axi_port1_ARID",
        "m_axi_port1_ARLEN",
        "m_axi_port1_ARLOCK",
        "m_axi_port1_ARPROT",
        "m_axi_port1_ARQOS",
        "m_axi_port1_ARREADY",
        "m_axi_port1_ARREGION",
        "m_axi_port1_ARSIZE",
        "m_axi_port1_ARUSER",
        "m_axi_port1_ARVALID",
        "m_axi_port1_AWADDR",
        "m_axi_port1_AWBURST",
        "m_axi_port1_AWCACHE",
        "m_axi_port1_AWID",
        "m_axi_port1_AWLEN",
        "m_axi_port1_AWLOCK",
        "m_axi_port1_AWPROT",
        "m_axi_port1_AWQOS",
        "m_axi_port1_AWREADY",
        "m_axi_port1_AWREGION",
        "m_axi_port1_AWSIZE",
        "m_axi_port1_AWUSER",
        "m_axi_port1_AWVALID",
        "m_axi_port1_BID",
        "m_axi_port1_BREADY",
        "m_axi_port1_BRESP",
        "m_axi_port1_BUSER",
        "m_axi_port1_BVALID",
        "m_axi_port1_RDATA",
        "m_axi_port1_RID",
        "m_axi_port1_RLAST",
        "m_axi_port1_RREADY",
        "m_axi_port1_RRESP",
        "m_axi_port1_RUSER",
        "m_axi_port1_RVALID",
        "m_axi_port1_WDATA",
        "m_axi_port1_WID",
        "m_axi_port1_WLAST",
        "m_axi_port1_WREADY",
        "m_axi_port1_WSTRB",
        "m_axi_port1_WUSER",
        "m_axi_port1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "32",
          "max_write_burst_length": "32",
          "max_widen_bitwidth": "32",
          "argName": "port1"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "32",
          "argName": "port1"
        }
      ]
    },
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_port1",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "resetValue": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "regCtrl",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of regCtrl",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "regCtrl",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of regCtrl"
            }]
        },
        {
          "offset": "0x18",
          "name": "port0_offset",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of port0_offset",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "port0_offset",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of port0_offset"
            }]
        },
        {
          "offset": "0x20",
          "name": "port1_offset",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of port1_offset",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "port1_offset",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of port1_offset"
            }]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "regCtrl"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_port0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_port0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_port0_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_port0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_port0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_port0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_port0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_port0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_port0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_port0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_port0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_port0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_port0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_port0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_port0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_port0_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_port0_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_port0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_port0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_port0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_port0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_port0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_port0_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_port0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_port0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_port0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_port0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_port0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_port0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_port0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_port0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_port0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_port0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_port0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_port0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_port0_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_port0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_port0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_port0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_port0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_port0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_port0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_port0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_port0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_port0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_port1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_port1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_port1_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_port1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_port1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_port1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_port1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_port1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_port1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_port1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_port1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_port1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_port1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_port1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_port1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_port1_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_port1_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_port1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_port1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_port1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_port1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_port1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_port1_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_port1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_port1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_port1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_port1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_port1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_port1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_port1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_port1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_port1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_port1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_port1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_port1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_port1_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_port1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_port1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_port1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_port1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_port1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_port1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_port1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_port1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_port1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "dcs_in_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "dcs_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "dcs_in_TREADY": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "getPhaseMap2",
      "Instances": [
        {
          "ModuleName": "generic_atan2_16_3_s",
          "InstanceName": "grp_generic_atan2_16_3_s_fu_548"
        },
        {
          "ModuleName": "sqrt_fixed_32_32_s",
          "InstanceName": "grp_sqrt_fixed_32_32_s_fu_554"
        }
      ]
    },
    "Info": {
      "generic_atan2_16_3_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sqrt_fixed_32_32_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "getPhaseMap2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "generic_atan2_16_3_s": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "1",
          "PipelineDepth": "6",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.241"
        },
        "Area": {
          "FF": "1434",
          "AVAIL_FF": "141120",
          "UTIL_FF": "1",
          "LUT": "4717",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sqrt_fixed_32_32_s": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineII": "1",
          "PipelineDepth": "4",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.199"
        },
        "Area": {
          "FF": "331",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1391",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "getPhaseMap2": {
        "Latency": {
          "LatencyBest": "1228849",
          "LatencyAvg": "1305682",
          "LatencyWorst": "1382514",
          "PipelineIIMin": "1228850",
          "PipelineIIMax": "1382515",
          "PipelineII": "1228850 ~ 1382515",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [
          {
            "Name": "L0",
            "TripCount": "307200",
            "Latency": "307200",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "L1",
            "TripCount": "307200",
            "Latency": "307202",
            "PipelineII": "1",
            "PipelineDepth": "4"
          },
          {
            "Name": "L2",
            "TripCount": "307200",
            "Latency": "307200",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "L3",
            "TripCount": "307200",
            "Latency": "307211",
            "PipelineII": "1",
            "PipelineDepth": "13"
          },
          {
            "Name": "L4",
            "TripCount": "153600",
            "Latency": "153653",
            "PipelineII": "1",
            "PipelineDepth": "55"
          }
        ],
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "~0",
          "DSP": "5",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "14775",
          "AVAIL_FF": "141120",
          "UTIL_FF": "10",
          "LUT": "16940",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "24",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "1",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-08-20 12:06:03 +0900",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
