/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 200 328 368 344)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "clk" (rect 5 0 19 17)(font "Intel Clear" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect 200 224 368 240)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "command[9..0]" (rect 5 0 79 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
	(output)
	(rect 808 272 984 288)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "out[3..0]" (rect 90 0 128 17)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(pin
	(output)
	(rect 808 256 984 272)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "RegC[3..0]" (rect 90 0 139 17)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(pin
	(output)
	(rect 808 240 984 256)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "RegB[3..0]" (rect 90 0 139 17)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(pin
	(output)
	(rect 808 224 984 240)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "RegA[3..0]" (rect 90 0 139 17)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(symbol
	(rect 512 200 720 328)
	(text "EUBlockDiagram" (rect 5 0 104 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 107 24 124)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "command[9..0]" (rect 0 0 89 19)(font "Intel Clear" (font_size 8)))
		(text "command[9..0]" (rect 21 27 110 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "clk" (rect 0 0 16 19)(font "Intel Clear" (font_size 8)))
		(text "clk" (rect 21 43 37 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 208 32)
		(output)
		(text "RegA[3..0]" (rect 0 0 61 19)(font "Intel Clear" (font_size 8)))
		(text "RegA[3..0]" (rect 126 27 187 46)(font "Intel Clear" (font_size 8)))
		(line (pt 208 32)(pt 192 32)(line_width 3))
	)
	(port
		(pt 208 48)
		(output)
		(text "RegB[3..0]" (rect 0 0 61 19)(font "Intel Clear" (font_size 8)))
		(text "RegB[3..0]" (rect 126 43 187 62)(font "Intel Clear" (font_size 8)))
		(line (pt 208 48)(pt 192 48)(line_width 3))
	)
	(port
		(pt 208 64)
		(output)
		(text "RegC[3..0]" (rect 0 0 61 19)(font "Intel Clear" (font_size 8)))
		(text "RegC[3..0]" (rect 126 59 187 78)(font "Intel Clear" (font_size 8)))
		(line (pt 208 64)(pt 192 64)(line_width 3))
	)
	(port
		(pt 208 80)
		(output)
		(text "out[3..0]" (rect 0 0 49 19)(font "Intel Clear" (font_size 8)))
		(text "out[3..0]" (rect 138 75 187 94)(font "Intel Clear" (font_size 8)))
		(line (pt 208 80)(pt 192 80)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 192 112))
	)
)
(connector
	(pt 512 232)
	(pt 368 232)
	(bus)
)
(connector
	(pt 368 336)
	(pt 472 336)
)
(connector
	(pt 472 248)
	(pt 472 336)
)
(connector
	(pt 472 248)
	(pt 512 248)
)
(connector
	(pt 720 280)
	(pt 808 280)
	(bus)
)
(connector
	(pt 720 264)
	(pt 808 264)
	(bus)
)
(connector
	(pt 720 248)
	(pt 808 248)
	(bus)
)
(connector
	(pt 720 232)
	(pt 808 232)
	(bus)
)
