
ProjetoFinalModbus.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014e00  080001f0  080001f0  000101f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002620  08014ff0  08014ff0  00024ff0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017610  08017610  000300f8  2**0
                  CONTENTS
  4 .ARM          00000008  08017610  08017610  00027610  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08017618  08017618  000300f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08017618  08017618  00027618  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801761c  0801761c  0002761c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000f8  20000000  08017620  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000bf20  200000f8  08017718  000300f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2000c018  08017718  0003c018  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000300f8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030121  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002b006  00000000  00000000  00030164  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00007c43  00000000  00000000  0005b16a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002110  00000000  00000000  00062db0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001988  00000000  00000000  00064ec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00030f2c  00000000  00000000  00066848  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00042299  00000000  00000000  00097774  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000df1d9  00000000  00000000  000d9a0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00008978  00000000  00000000  001b8be8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000099  00000000  00000000  001c1560  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	; (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	; (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	200000f8 	.word	0x200000f8
 800020c:	00000000 	.word	0x00000000
 8000210:	08014fd8 	.word	0x08014fd8

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	; (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	; (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	; (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	200000fc 	.word	0x200000fc
 800022c:	08014fd8 	.word	0x08014fd8

08000230 <__aeabi_uldivmod>:
 8000230:	b953      	cbnz	r3, 8000248 <__aeabi_uldivmod+0x18>
 8000232:	b94a      	cbnz	r2, 8000248 <__aeabi_uldivmod+0x18>
 8000234:	2900      	cmp	r1, #0
 8000236:	bf08      	it	eq
 8000238:	2800      	cmpeq	r0, #0
 800023a:	bf1c      	itt	ne
 800023c:	f04f 31ff 	movne.w	r1, #4294967295
 8000240:	f04f 30ff 	movne.w	r0, #4294967295
 8000244:	f000 b972 	b.w	800052c <__aeabi_idiv0>
 8000248:	f1ad 0c08 	sub.w	ip, sp, #8
 800024c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000250:	f000 f806 	bl	8000260 <__udivmoddi4>
 8000254:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000258:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800025c:	b004      	add	sp, #16
 800025e:	4770      	bx	lr

08000260 <__udivmoddi4>:
 8000260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000264:	9e08      	ldr	r6, [sp, #32]
 8000266:	460d      	mov	r5, r1
 8000268:	4604      	mov	r4, r0
 800026a:	468e      	mov	lr, r1
 800026c:	2b00      	cmp	r3, #0
 800026e:	d14c      	bne.n	800030a <__udivmoddi4+0xaa>
 8000270:	428a      	cmp	r2, r1
 8000272:	4694      	mov	ip, r2
 8000274:	d967      	bls.n	8000346 <__udivmoddi4+0xe6>
 8000276:	fab2 f382 	clz	r3, r2
 800027a:	b153      	cbz	r3, 8000292 <__udivmoddi4+0x32>
 800027c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000280:	f1c3 0220 	rsb	r2, r3, #32
 8000284:	fa01 fe03 	lsl.w	lr, r1, r3
 8000288:	fa20 f202 	lsr.w	r2, r0, r2
 800028c:	ea42 0e0e 	orr.w	lr, r2, lr
 8000290:	409c      	lsls	r4, r3
 8000292:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000296:	fbbe f1f7 	udiv	r1, lr, r7
 800029a:	fa1f f58c 	uxth.w	r5, ip
 800029e:	fb07 ee11 	mls	lr, r7, r1, lr
 80002a2:	fb01 f005 	mul.w	r0, r1, r5
 80002a6:	0c22      	lsrs	r2, r4, #16
 80002a8:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 80002ac:	4290      	cmp	r0, r2
 80002ae:	d90a      	bls.n	80002c6 <__udivmoddi4+0x66>
 80002b0:	eb1c 0202 	adds.w	r2, ip, r2
 80002b4:	f101 3eff 	add.w	lr, r1, #4294967295
 80002b8:	f080 8119 	bcs.w	80004ee <__udivmoddi4+0x28e>
 80002bc:	4290      	cmp	r0, r2
 80002be:	f240 8116 	bls.w	80004ee <__udivmoddi4+0x28e>
 80002c2:	3902      	subs	r1, #2
 80002c4:	4462      	add	r2, ip
 80002c6:	1a12      	subs	r2, r2, r0
 80002c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80002cc:	fb07 2210 	mls	r2, r7, r0, r2
 80002d0:	fb00 f505 	mul.w	r5, r0, r5
 80002d4:	b2a4      	uxth	r4, r4
 80002d6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002da:	42a5      	cmp	r5, r4
 80002dc:	d90a      	bls.n	80002f4 <__udivmoddi4+0x94>
 80002de:	eb1c 0404 	adds.w	r4, ip, r4
 80002e2:	f100 32ff 	add.w	r2, r0, #4294967295
 80002e6:	f080 8104 	bcs.w	80004f2 <__udivmoddi4+0x292>
 80002ea:	42a5      	cmp	r5, r4
 80002ec:	f240 8101 	bls.w	80004f2 <__udivmoddi4+0x292>
 80002f0:	4464      	add	r4, ip
 80002f2:	3802      	subs	r0, #2
 80002f4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002f8:	2100      	movs	r1, #0
 80002fa:	1b64      	subs	r4, r4, r5
 80002fc:	b11e      	cbz	r6, 8000306 <__udivmoddi4+0xa6>
 80002fe:	40dc      	lsrs	r4, r3
 8000300:	2300      	movs	r3, #0
 8000302:	e9c6 4300 	strd	r4, r3, [r6]
 8000306:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030a:	428b      	cmp	r3, r1
 800030c:	d908      	bls.n	8000320 <__udivmoddi4+0xc0>
 800030e:	2e00      	cmp	r6, #0
 8000310:	f000 80ea 	beq.w	80004e8 <__udivmoddi4+0x288>
 8000314:	2100      	movs	r1, #0
 8000316:	e9c6 0500 	strd	r0, r5, [r6]
 800031a:	4608      	mov	r0, r1
 800031c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000320:	fab3 f183 	clz	r1, r3
 8000324:	2900      	cmp	r1, #0
 8000326:	d148      	bne.n	80003ba <__udivmoddi4+0x15a>
 8000328:	42ab      	cmp	r3, r5
 800032a:	d302      	bcc.n	8000332 <__udivmoddi4+0xd2>
 800032c:	4282      	cmp	r2, r0
 800032e:	f200 80f8 	bhi.w	8000522 <__udivmoddi4+0x2c2>
 8000332:	1a84      	subs	r4, r0, r2
 8000334:	eb65 0203 	sbc.w	r2, r5, r3
 8000338:	2001      	movs	r0, #1
 800033a:	4696      	mov	lr, r2
 800033c:	2e00      	cmp	r6, #0
 800033e:	d0e2      	beq.n	8000306 <__udivmoddi4+0xa6>
 8000340:	e9c6 4e00 	strd	r4, lr, [r6]
 8000344:	e7df      	b.n	8000306 <__udivmoddi4+0xa6>
 8000346:	b902      	cbnz	r2, 800034a <__udivmoddi4+0xea>
 8000348:	deff      	udf	#255	; 0xff
 800034a:	fab2 f382 	clz	r3, r2
 800034e:	2b00      	cmp	r3, #0
 8000350:	f040 808e 	bne.w	8000470 <__udivmoddi4+0x210>
 8000354:	1a88      	subs	r0, r1, r2
 8000356:	2101      	movs	r1, #1
 8000358:	0c17      	lsrs	r7, r2, #16
 800035a:	fa1f fe82 	uxth.w	lr, r2
 800035e:	fbb0 f5f7 	udiv	r5, r0, r7
 8000362:	fb07 0015 	mls	r0, r7, r5, r0
 8000366:	0c22      	lsrs	r2, r4, #16
 8000368:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800036c:	fb0e f005 	mul.w	r0, lr, r5
 8000370:	4290      	cmp	r0, r2
 8000372:	d908      	bls.n	8000386 <__udivmoddi4+0x126>
 8000374:	eb1c 0202 	adds.w	r2, ip, r2
 8000378:	f105 38ff 	add.w	r8, r5, #4294967295
 800037c:	d202      	bcs.n	8000384 <__udivmoddi4+0x124>
 800037e:	4290      	cmp	r0, r2
 8000380:	f200 80cc 	bhi.w	800051c <__udivmoddi4+0x2bc>
 8000384:	4645      	mov	r5, r8
 8000386:	1a12      	subs	r2, r2, r0
 8000388:	fbb2 f0f7 	udiv	r0, r2, r7
 800038c:	fb07 2210 	mls	r2, r7, r0, r2
 8000390:	fb0e fe00 	mul.w	lr, lr, r0
 8000394:	b2a4      	uxth	r4, r4
 8000396:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800039a:	45a6      	cmp	lr, r4
 800039c:	d908      	bls.n	80003b0 <__udivmoddi4+0x150>
 800039e:	eb1c 0404 	adds.w	r4, ip, r4
 80003a2:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a6:	d202      	bcs.n	80003ae <__udivmoddi4+0x14e>
 80003a8:	45a6      	cmp	lr, r4
 80003aa:	f200 80b4 	bhi.w	8000516 <__udivmoddi4+0x2b6>
 80003ae:	4610      	mov	r0, r2
 80003b0:	eba4 040e 	sub.w	r4, r4, lr
 80003b4:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003b8:	e7a0      	b.n	80002fc <__udivmoddi4+0x9c>
 80003ba:	f1c1 0720 	rsb	r7, r1, #32
 80003be:	408b      	lsls	r3, r1
 80003c0:	fa22 fc07 	lsr.w	ip, r2, r7
 80003c4:	ea4c 0c03 	orr.w	ip, ip, r3
 80003c8:	fa25 fa07 	lsr.w	sl, r5, r7
 80003cc:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003d0:	fbba f8f9 	udiv	r8, sl, r9
 80003d4:	408d      	lsls	r5, r1
 80003d6:	fa20 f307 	lsr.w	r3, r0, r7
 80003da:	fb09 aa18 	mls	sl, r9, r8, sl
 80003de:	fa1f fe8c 	uxth.w	lr, ip
 80003e2:	432b      	orrs	r3, r5
 80003e4:	fa00 f501 	lsl.w	r5, r0, r1
 80003e8:	fb08 f00e 	mul.w	r0, r8, lr
 80003ec:	0c1c      	lsrs	r4, r3, #16
 80003ee:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80003f2:	42a0      	cmp	r0, r4
 80003f4:	fa02 f201 	lsl.w	r2, r2, r1
 80003f8:	d90b      	bls.n	8000412 <__udivmoddi4+0x1b2>
 80003fa:	eb1c 0404 	adds.w	r4, ip, r4
 80003fe:	f108 3aff 	add.w	sl, r8, #4294967295
 8000402:	f080 8086 	bcs.w	8000512 <__udivmoddi4+0x2b2>
 8000406:	42a0      	cmp	r0, r4
 8000408:	f240 8083 	bls.w	8000512 <__udivmoddi4+0x2b2>
 800040c:	f1a8 0802 	sub.w	r8, r8, #2
 8000410:	4464      	add	r4, ip
 8000412:	1a24      	subs	r4, r4, r0
 8000414:	b298      	uxth	r0, r3
 8000416:	fbb4 f3f9 	udiv	r3, r4, r9
 800041a:	fb09 4413 	mls	r4, r9, r3, r4
 800041e:	fb03 fe0e 	mul.w	lr, r3, lr
 8000422:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8000426:	45a6      	cmp	lr, r4
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x1dc>
 800042a:	eb1c 0404 	adds.w	r4, ip, r4
 800042e:	f103 30ff 	add.w	r0, r3, #4294967295
 8000432:	d26a      	bcs.n	800050a <__udivmoddi4+0x2aa>
 8000434:	45a6      	cmp	lr, r4
 8000436:	d968      	bls.n	800050a <__udivmoddi4+0x2aa>
 8000438:	3b02      	subs	r3, #2
 800043a:	4464      	add	r4, ip
 800043c:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000440:	fba0 9302 	umull	r9, r3, r0, r2
 8000444:	eba4 040e 	sub.w	r4, r4, lr
 8000448:	429c      	cmp	r4, r3
 800044a:	46c8      	mov	r8, r9
 800044c:	469e      	mov	lr, r3
 800044e:	d354      	bcc.n	80004fa <__udivmoddi4+0x29a>
 8000450:	d051      	beq.n	80004f6 <__udivmoddi4+0x296>
 8000452:	2e00      	cmp	r6, #0
 8000454:	d067      	beq.n	8000526 <__udivmoddi4+0x2c6>
 8000456:	ebb5 0308 	subs.w	r3, r5, r8
 800045a:	eb64 040e 	sbc.w	r4, r4, lr
 800045e:	40cb      	lsrs	r3, r1
 8000460:	fa04 f707 	lsl.w	r7, r4, r7
 8000464:	431f      	orrs	r7, r3
 8000466:	40cc      	lsrs	r4, r1
 8000468:	e9c6 7400 	strd	r7, r4, [r6]
 800046c:	2100      	movs	r1, #0
 800046e:	e74a      	b.n	8000306 <__udivmoddi4+0xa6>
 8000470:	fa02 fc03 	lsl.w	ip, r2, r3
 8000474:	f1c3 0020 	rsb	r0, r3, #32
 8000478:	40c1      	lsrs	r1, r0
 800047a:	409d      	lsls	r5, r3
 800047c:	fa24 f000 	lsr.w	r0, r4, r0
 8000480:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000484:	4328      	orrs	r0, r5
 8000486:	fbb1 f5f7 	udiv	r5, r1, r7
 800048a:	fb07 1115 	mls	r1, r7, r5, r1
 800048e:	fa1f fe8c 	uxth.w	lr, ip
 8000492:	0c02      	lsrs	r2, r0, #16
 8000494:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000498:	fb05 f10e 	mul.w	r1, r5, lr
 800049c:	4291      	cmp	r1, r2
 800049e:	fa04 f403 	lsl.w	r4, r4, r3
 80004a2:	d908      	bls.n	80004b6 <__udivmoddi4+0x256>
 80004a4:	eb1c 0202 	adds.w	r2, ip, r2
 80004a8:	f105 38ff 	add.w	r8, r5, #4294967295
 80004ac:	d22f      	bcs.n	800050e <__udivmoddi4+0x2ae>
 80004ae:	4291      	cmp	r1, r2
 80004b0:	d92d      	bls.n	800050e <__udivmoddi4+0x2ae>
 80004b2:	3d02      	subs	r5, #2
 80004b4:	4462      	add	r2, ip
 80004b6:	1a52      	subs	r2, r2, r1
 80004b8:	fbb2 f1f7 	udiv	r1, r2, r7
 80004bc:	fb07 2211 	mls	r2, r7, r1, r2
 80004c0:	b280      	uxth	r0, r0
 80004c2:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 80004c6:	fb01 f20e 	mul.w	r2, r1, lr
 80004ca:	4282      	cmp	r2, r0
 80004cc:	d908      	bls.n	80004e0 <__udivmoddi4+0x280>
 80004ce:	eb1c 0000 	adds.w	r0, ip, r0
 80004d2:	f101 38ff 	add.w	r8, r1, #4294967295
 80004d6:	d216      	bcs.n	8000506 <__udivmoddi4+0x2a6>
 80004d8:	4282      	cmp	r2, r0
 80004da:	d914      	bls.n	8000506 <__udivmoddi4+0x2a6>
 80004dc:	3902      	subs	r1, #2
 80004de:	4460      	add	r0, ip
 80004e0:	1a80      	subs	r0, r0, r2
 80004e2:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004e6:	e73a      	b.n	800035e <__udivmoddi4+0xfe>
 80004e8:	4631      	mov	r1, r6
 80004ea:	4630      	mov	r0, r6
 80004ec:	e70b      	b.n	8000306 <__udivmoddi4+0xa6>
 80004ee:	4671      	mov	r1, lr
 80004f0:	e6e9      	b.n	80002c6 <__udivmoddi4+0x66>
 80004f2:	4610      	mov	r0, r2
 80004f4:	e6fe      	b.n	80002f4 <__udivmoddi4+0x94>
 80004f6:	454d      	cmp	r5, r9
 80004f8:	d2ab      	bcs.n	8000452 <__udivmoddi4+0x1f2>
 80004fa:	ebb9 0802 	subs.w	r8, r9, r2
 80004fe:	eb63 0e0c 	sbc.w	lr, r3, ip
 8000502:	3801      	subs	r0, #1
 8000504:	e7a5      	b.n	8000452 <__udivmoddi4+0x1f2>
 8000506:	4641      	mov	r1, r8
 8000508:	e7ea      	b.n	80004e0 <__udivmoddi4+0x280>
 800050a:	4603      	mov	r3, r0
 800050c:	e796      	b.n	800043c <__udivmoddi4+0x1dc>
 800050e:	4645      	mov	r5, r8
 8000510:	e7d1      	b.n	80004b6 <__udivmoddi4+0x256>
 8000512:	46d0      	mov	r8, sl
 8000514:	e77d      	b.n	8000412 <__udivmoddi4+0x1b2>
 8000516:	4464      	add	r4, ip
 8000518:	3802      	subs	r0, #2
 800051a:	e749      	b.n	80003b0 <__udivmoddi4+0x150>
 800051c:	3d02      	subs	r5, #2
 800051e:	4462      	add	r2, ip
 8000520:	e731      	b.n	8000386 <__udivmoddi4+0x126>
 8000522:	4608      	mov	r0, r1
 8000524:	e70a      	b.n	800033c <__udivmoddi4+0xdc>
 8000526:	4631      	mov	r1, r6
 8000528:	e6ed      	b.n	8000306 <__udivmoddi4+0xa6>
 800052a:	bf00      	nop

0800052c <__aeabi_idiv0>:
 800052c:	4770      	bx	lr
 800052e:	bf00      	nop

08000530 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000530:	b580      	push	{r7, lr}
 8000532:	af00      	add	r7, sp, #0
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000534:	4a08      	ldr	r2, [pc, #32]	; (8000558 <MX_FREERTOS_Init+0x28>)
 8000536:	2100      	movs	r1, #0
 8000538:	4808      	ldr	r0, [pc, #32]	; (800055c <MX_FREERTOS_Init+0x2c>)
 800053a:	f004 fc4b 	bl	8004dd4 <osThreadNew>
 800053e:	4603      	mov	r3, r0
 8000540:	4a07      	ldr	r2, [pc, #28]	; (8000560 <MX_FREERTOS_Init+0x30>)
 8000542:	6013      	str	r3, [r2, #0]

  /* creation of modbusTask */
  modbusTaskHandle = osThreadNew(ModbusTask, NULL, &modbusTask_attributes);
 8000544:	4a07      	ldr	r2, [pc, #28]	; (8000564 <MX_FREERTOS_Init+0x34>)
 8000546:	2100      	movs	r1, #0
 8000548:	4807      	ldr	r0, [pc, #28]	; (8000568 <MX_FREERTOS_Init+0x38>)
 800054a:	f004 fc43 	bl	8004dd4 <osThreadNew>
 800054e:	4603      	mov	r3, r0
 8000550:	4a06      	ldr	r2, [pc, #24]	; (800056c <MX_FREERTOS_Init+0x3c>)
 8000552:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000554:	bf00      	nop
 8000556:	bd80      	pop	{r7, pc}
 8000558:	08017424 	.word	0x08017424
 800055c:	08000571 	.word	0x08000571
 8000560:	20000114 	.word	0x20000114
 8000564:	08017448 	.word	0x08017448
 8000568:	08000585 	.word	0x08000585
 800056c:	20000118 	.word	0x20000118

08000570 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 8000578:	f003 fdfa 	bl	8004170 <MX_LWIP_Init>
  /* USER CODE BEGIN StartDefaultTask */
	/* Infinite loop */
	for(;;)
	{
		osDelay(1);
 800057c:	2001      	movs	r0, #1
 800057e:	f004 fcd3 	bl	8004f28 <osDelay>
 8000582:	e7fb      	b.n	800057c <StartDefaultTask+0xc>

08000584 <ModbusTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_ModbusTask */
void ModbusTask(void *argument)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b084      	sub	sp, #16
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ModbusTask */
	eMBErrorCode eStatus;
	/* Infinite loop */

	eStatus = eMBTCPInit(502);
 800058c:	f44f 70fb 	mov.w	r0, #502	; 0x1f6
 8000590:	f012 ffe2 	bl	8013558 <eMBTCPInit>
 8000594:	4603      	mov	r3, r0
 8000596:	73fb      	strb	r3, [r7, #15]
	if (eStatus != MB_ENOERR)
 8000598:	7bfb      	ldrb	r3, [r7, #15]
 800059a:	2b00      	cmp	r3, #0
 800059c:	d002      	beq.n	80005a4 <ModbusTask+0x20>
	{
		//printf("Erro MBTCPInit: %d\n", eStatus);
		vTaskSuspend(NULL);
 800059e:	2000      	movs	r0, #0
 80005a0:	f007 fb5a 	bl	8007c58 <vTaskSuspend>
	}


	eMBEnable();
 80005a4:	f013 f82a 	bl	80135fc <eMBEnable>
	for(;;)
	{
		eMBPoll();          // processa requisições Modbus
 80005a8:	f013 f844 	bl	8013634 <eMBPoll>
		osDelay(1);      // cede CPU ao RTOS
 80005ac:	2001      	movs	r0, #1
 80005ae:	f004 fcbb 	bl	8004f28 <osDelay>
		eMBPoll();          // processa requisições Modbus
 80005b2:	e7f9      	b.n	80005a8 <ModbusTask+0x24>

080005b4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005b4:	b480      	push	{r7}
 80005b6:	b085      	sub	sp, #20
 80005b8:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005ba:	4b1a      	ldr	r3, [pc, #104]	; (8000624 <MX_GPIO_Init+0x70>)
 80005bc:	699b      	ldr	r3, [r3, #24]
 80005be:	4a19      	ldr	r2, [pc, #100]	; (8000624 <MX_GPIO_Init+0x70>)
 80005c0:	f043 0310 	orr.w	r3, r3, #16
 80005c4:	6193      	str	r3, [r2, #24]
 80005c6:	4b17      	ldr	r3, [pc, #92]	; (8000624 <MX_GPIO_Init+0x70>)
 80005c8:	699b      	ldr	r3, [r3, #24]
 80005ca:	f003 0310 	and.w	r3, r3, #16
 80005ce:	60fb      	str	r3, [r7, #12]
 80005d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005d2:	4b14      	ldr	r3, [pc, #80]	; (8000624 <MX_GPIO_Init+0x70>)
 80005d4:	699b      	ldr	r3, [r3, #24]
 80005d6:	4a13      	ldr	r2, [pc, #76]	; (8000624 <MX_GPIO_Init+0x70>)
 80005d8:	f043 0304 	orr.w	r3, r3, #4
 80005dc:	6193      	str	r3, [r2, #24]
 80005de:	4b11      	ldr	r3, [pc, #68]	; (8000624 <MX_GPIO_Init+0x70>)
 80005e0:	699b      	ldr	r3, [r3, #24]
 80005e2:	f003 0304 	and.w	r3, r3, #4
 80005e6:	60bb      	str	r3, [r7, #8]
 80005e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005ea:	4b0e      	ldr	r3, [pc, #56]	; (8000624 <MX_GPIO_Init+0x70>)
 80005ec:	699b      	ldr	r3, [r3, #24]
 80005ee:	4a0d      	ldr	r2, [pc, #52]	; (8000624 <MX_GPIO_Init+0x70>)
 80005f0:	f043 0308 	orr.w	r3, r3, #8
 80005f4:	6193      	str	r3, [r2, #24]
 80005f6:	4b0b      	ldr	r3, [pc, #44]	; (8000624 <MX_GPIO_Init+0x70>)
 80005f8:	699b      	ldr	r3, [r3, #24]
 80005fa:	f003 0308 	and.w	r3, r3, #8
 80005fe:	607b      	str	r3, [r7, #4]
 8000600:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000602:	4b08      	ldr	r3, [pc, #32]	; (8000624 <MX_GPIO_Init+0x70>)
 8000604:	699b      	ldr	r3, [r3, #24]
 8000606:	4a07      	ldr	r2, [pc, #28]	; (8000624 <MX_GPIO_Init+0x70>)
 8000608:	f043 0320 	orr.w	r3, r3, #32
 800060c:	6193      	str	r3, [r2, #24]
 800060e:	4b05      	ldr	r3, [pc, #20]	; (8000624 <MX_GPIO_Init+0x70>)
 8000610:	699b      	ldr	r3, [r3, #24]
 8000612:	f003 0320 	and.w	r3, r3, #32
 8000616:	603b      	str	r3, [r7, #0]
 8000618:	683b      	ldr	r3, [r7, #0]

}
 800061a:	bf00      	nop
 800061c:	3714      	adds	r7, #20
 800061e:	46bd      	mov	sp, r7
 8000620:	bc80      	pop	{r7}
 8000622:	4770      	bx	lr
 8000624:	40021000 	.word	0x40021000

08000628 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800062c:	f000 fbb6 	bl	8000d9c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000630:	f000 f80a 	bl	8000648 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000634:	f7ff ffbe 	bl	80005b4 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000638:	f004 fb3e 	bl	8004cb8 <osKernelInitialize>

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 800063c:	f7ff ff78 	bl	8000530 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000640:	f004 fb6c 	bl	8004d1c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000644:	e7fe      	b.n	8000644 <main+0x1c>
	...

08000648 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b094      	sub	sp, #80	; 0x50
 800064c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800064e:	f107 0318 	add.w	r3, r7, #24
 8000652:	2238      	movs	r2, #56	; 0x38
 8000654:	2100      	movs	r1, #0
 8000656:	4618      	mov	r0, r3
 8000658:	f013 fe49 	bl	80142ee <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800065c:	1d3b      	adds	r3, r7, #4
 800065e:	2200      	movs	r2, #0
 8000660:	601a      	str	r2, [r3, #0]
 8000662:	605a      	str	r2, [r3, #4]
 8000664:	609a      	str	r2, [r3, #8]
 8000666:	60da      	str	r2, [r3, #12]
 8000668:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800066a:	2301      	movs	r3, #1
 800066c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800066e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000672:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV5;
 8000674:	2304      	movs	r3, #4
 8000676:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000678:	2301      	movs	r3, #1
 800067a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.Prediv1Source = RCC_PREDIV1_SOURCE_PLL2;
 800067c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000680:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000682:	2302      	movs	r3, #2
 8000684:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000686:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800068a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800068c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000690:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL2_ON;
 8000692:	2302      	movs	r3, #2
 8000694:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL2.PLL2MUL = RCC_PLL2_MUL8;
 8000696:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800069a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL2.HSEPrediv2Value = RCC_HSE_PREDIV2_DIV5;
 800069c:	2340      	movs	r3, #64	; 0x40
 800069e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006a0:	f107 0318 	add.w	r3, r7, #24
 80006a4:	4618      	mov	r0, r3
 80006a6:	f002 fae1 	bl	8002c6c <HAL_RCC_OscConfig>
 80006aa:	4603      	mov	r3, r0
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d001      	beq.n	80006b4 <SystemClock_Config+0x6c>
  {
    Error_Handler();
 80006b0:	f000 f830 	bl	8000714 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006b4:	230f      	movs	r3, #15
 80006b6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006b8:	2302      	movs	r3, #2
 80006ba:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006bc:	2300      	movs	r3, #0
 80006be:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80006c4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006c6:	2300      	movs	r3, #0
 80006c8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006ca:	1d3b      	adds	r3, r7, #4
 80006cc:	2102      	movs	r1, #2
 80006ce:	4618      	mov	r0, r3
 80006d0:	f002 ff7e 	bl	80035d0 <HAL_RCC_ClockConfig>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d001      	beq.n	80006de <SystemClock_Config+0x96>
  {
    Error_Handler();
 80006da:	f000 f81b 	bl	8000714 <Error_Handler>
  }

  /** Configure the Systick interrupt time
  */
  __HAL_RCC_PLLI2S_ENABLE();
 80006de:	4b03      	ldr	r3, [pc, #12]	; (80006ec <SystemClock_Config+0xa4>)
 80006e0:	2201      	movs	r2, #1
 80006e2:	601a      	str	r2, [r3, #0]
}
 80006e4:	bf00      	nop
 80006e6:	3750      	adds	r7, #80	; 0x50
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bd80      	pop	{r7, pc}
 80006ec:	42420070 	.word	0x42420070

080006f0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b082      	sub	sp, #8
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	4a04      	ldr	r2, [pc, #16]	; (8000710 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80006fe:	4293      	cmp	r3, r2
 8000700:	d101      	bne.n	8000706 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000702:	f000 fb61 	bl	8000dc8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000706:	bf00      	nop
 8000708:	3708      	adds	r7, #8
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	40001400 	.word	0x40001400

08000714 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000714:	b480      	push	{r7}
 8000716:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000718:	b672      	cpsid	i
}
 800071a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800071c:	e7fe      	b.n	800071c <Error_Handler+0x8>

0800071e <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 800071e:	b480      	push	{r7}
 8000720:	b083      	sub	sp, #12
 8000722:	af00      	add	r7, sp, #0
 8000724:	6078      	str	r0, [r7, #4]
 8000726:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8000728:	bf00      	nop
 800072a:	370c      	adds	r7, #12
 800072c:	46bd      	mov	sp, r7
 800072e:	bc80      	pop	{r7}
 8000730:	4770      	bx	lr
	...

08000734 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b084      	sub	sp, #16
 8000738:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800073a:	4b18      	ldr	r3, [pc, #96]	; (800079c <HAL_MspInit+0x68>)
 800073c:	699b      	ldr	r3, [r3, #24]
 800073e:	4a17      	ldr	r2, [pc, #92]	; (800079c <HAL_MspInit+0x68>)
 8000740:	f043 0301 	orr.w	r3, r3, #1
 8000744:	6193      	str	r3, [r2, #24]
 8000746:	4b15      	ldr	r3, [pc, #84]	; (800079c <HAL_MspInit+0x68>)
 8000748:	699b      	ldr	r3, [r3, #24]
 800074a:	f003 0301 	and.w	r3, r3, #1
 800074e:	60bb      	str	r3, [r7, #8]
 8000750:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000752:	4b12      	ldr	r3, [pc, #72]	; (800079c <HAL_MspInit+0x68>)
 8000754:	69db      	ldr	r3, [r3, #28]
 8000756:	4a11      	ldr	r2, [pc, #68]	; (800079c <HAL_MspInit+0x68>)
 8000758:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800075c:	61d3      	str	r3, [r2, #28]
 800075e:	4b0f      	ldr	r3, [pc, #60]	; (800079c <HAL_MspInit+0x68>)
 8000760:	69db      	ldr	r3, [r3, #28]
 8000762:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000766:	607b      	str	r3, [r7, #4]
 8000768:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800076a:	2200      	movs	r2, #0
 800076c:	210f      	movs	r1, #15
 800076e:	f06f 0001 	mvn.w	r0, #1
 8000772:	f000 fc33 	bl	8000fdc <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000776:	4b0a      	ldr	r3, [pc, #40]	; (80007a0 <HAL_MspInit+0x6c>)
 8000778:	685b      	ldr	r3, [r3, #4]
 800077a:	60fb      	str	r3, [r7, #12]
 800077c:	68fb      	ldr	r3, [r7, #12]
 800077e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000782:	60fb      	str	r3, [r7, #12]
 8000784:	68fb      	ldr	r3, [r7, #12]
 8000786:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800078a:	60fb      	str	r3, [r7, #12]
 800078c:	4a04      	ldr	r2, [pc, #16]	; (80007a0 <HAL_MspInit+0x6c>)
 800078e:	68fb      	ldr	r3, [r7, #12]
 8000790:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000792:	bf00      	nop
 8000794:	3710      	adds	r7, #16
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}
 800079a:	bf00      	nop
 800079c:	40021000 	.word	0x40021000
 80007a0:	40010000 	.word	0x40010000

080007a4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b08e      	sub	sp, #56	; 0x38
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80007ac:	2300      	movs	r3, #0
 80007ae:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80007b0:	2300      	movs	r3, #0
 80007b2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 80007b4:	2300      	movs	r3, #0
 80007b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 80007ba:	4b34      	ldr	r3, [pc, #208]	; (800088c <HAL_InitTick+0xe8>)
 80007bc:	69db      	ldr	r3, [r3, #28]
 80007be:	4a33      	ldr	r2, [pc, #204]	; (800088c <HAL_InitTick+0xe8>)
 80007c0:	f043 0320 	orr.w	r3, r3, #32
 80007c4:	61d3      	str	r3, [r2, #28]
 80007c6:	4b31      	ldr	r3, [pc, #196]	; (800088c <HAL_InitTick+0xe8>)
 80007c8:	69db      	ldr	r3, [r3, #28]
 80007ca:	f003 0320 	and.w	r3, r3, #32
 80007ce:	60fb      	str	r3, [r7, #12]
 80007d0:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80007d2:	f107 0210 	add.w	r2, r7, #16
 80007d6:	f107 0314 	add.w	r3, r7, #20
 80007da:	4611      	mov	r1, r2
 80007dc:	4618      	mov	r0, r3
 80007de:	f003 f961 	bl	8003aa4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80007e2:	6a3b      	ldr	r3, [r7, #32]
 80007e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80007e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d103      	bne.n	80007f4 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80007ec:	f003 f946 	bl	8003a7c <HAL_RCC_GetPCLK1Freq>
 80007f0:	6378      	str	r0, [r7, #52]	; 0x34
 80007f2:	e004      	b.n	80007fe <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80007f4:	f003 f942 	bl	8003a7c <HAL_RCC_GetPCLK1Freq>
 80007f8:	4603      	mov	r3, r0
 80007fa:	005b      	lsls	r3, r3, #1
 80007fc:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80007fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000800:	4a23      	ldr	r2, [pc, #140]	; (8000890 <HAL_InitTick+0xec>)
 8000802:	fba2 2303 	umull	r2, r3, r2, r3
 8000806:	0c9b      	lsrs	r3, r3, #18
 8000808:	3b01      	subs	r3, #1
 800080a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 800080c:	4b21      	ldr	r3, [pc, #132]	; (8000894 <HAL_InitTick+0xf0>)
 800080e:	4a22      	ldr	r2, [pc, #136]	; (8000898 <HAL_InitTick+0xf4>)
 8000810:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8000812:	4b20      	ldr	r3, [pc, #128]	; (8000894 <HAL_InitTick+0xf0>)
 8000814:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000818:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 800081a:	4a1e      	ldr	r2, [pc, #120]	; (8000894 <HAL_InitTick+0xf0>)
 800081c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800081e:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8000820:	4b1c      	ldr	r3, [pc, #112]	; (8000894 <HAL_InitTick+0xf0>)
 8000822:	2200      	movs	r2, #0
 8000824:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000826:	4b1b      	ldr	r3, [pc, #108]	; (8000894 <HAL_InitTick+0xf0>)
 8000828:	2200      	movs	r2, #0
 800082a:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800082c:	4b19      	ldr	r3, [pc, #100]	; (8000894 <HAL_InitTick+0xf0>)
 800082e:	2200      	movs	r2, #0
 8000830:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 8000832:	4818      	ldr	r0, [pc, #96]	; (8000894 <HAL_InitTick+0xf0>)
 8000834:	f003 f996 	bl	8003b64 <HAL_TIM_Base_Init>
 8000838:	4603      	mov	r3, r0
 800083a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 800083e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000842:	2b00      	cmp	r3, #0
 8000844:	d11b      	bne.n	800087e <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 8000846:	4813      	ldr	r0, [pc, #76]	; (8000894 <HAL_InitTick+0xf0>)
 8000848:	f003 fa62 	bl	8003d10 <HAL_TIM_Base_Start_IT>
 800084c:	4603      	mov	r3, r0
 800084e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8000852:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000856:	2b00      	cmp	r3, #0
 8000858:	d111      	bne.n	800087e <HAL_InitTick+0xda>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800085a:	2037      	movs	r0, #55	; 0x37
 800085c:	f000 fbea 	bl	8001034 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	2b0f      	cmp	r3, #15
 8000864:	d808      	bhi.n	8000878 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 8000866:	2200      	movs	r2, #0
 8000868:	6879      	ldr	r1, [r7, #4]
 800086a:	2037      	movs	r0, #55	; 0x37
 800086c:	f000 fbb6 	bl	8000fdc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000870:	4a0a      	ldr	r2, [pc, #40]	; (800089c <HAL_InitTick+0xf8>)
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	6013      	str	r3, [r2, #0]
 8000876:	e002      	b.n	800087e <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8000878:	2301      	movs	r3, #1
 800087a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800087e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8000882:	4618      	mov	r0, r3
 8000884:	3738      	adds	r7, #56	; 0x38
 8000886:	46bd      	mov	sp, r7
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	40021000 	.word	0x40021000
 8000890:	431bde83 	.word	0x431bde83
 8000894:	2000011c 	.word	0x2000011c
 8000898:	40001400 	.word	0x40001400
 800089c:	20000004 	.word	0x20000004

080008a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008a0:	b480      	push	{r7}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008a4:	e7fe      	b.n	80008a4 <NMI_Handler+0x4>

080008a6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008a6:	b480      	push	{r7}
 80008a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008aa:	e7fe      	b.n	80008aa <HardFault_Handler+0x4>

080008ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008ac:	b480      	push	{r7}
 80008ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008b0:	e7fe      	b.n	80008b0 <MemManage_Handler+0x4>

080008b2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008b2:	b480      	push	{r7}
 80008b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008b6:	e7fe      	b.n	80008b6 <BusFault_Handler+0x4>

080008b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008b8:	b480      	push	{r7}
 80008ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008bc:	e7fe      	b.n	80008bc <UsageFault_Handler+0x4>

080008be <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008be:	b480      	push	{r7}
 80008c0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008c2:	bf00      	nop
 80008c4:	46bd      	mov	sp, r7
 80008c6:	bc80      	pop	{r7}
 80008c8:	4770      	bx	lr
	...

080008cc <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80008d0:	4802      	ldr	r0, [pc, #8]	; (80008dc <TIM7_IRQHandler+0x10>)
 80008d2:	f003 faa3 	bl	8003e1c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80008d6:	bf00      	nop
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	bf00      	nop
 80008dc:	2000011c 	.word	0x2000011c

080008e0 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 80008e4:	4802      	ldr	r0, [pc, #8]	; (80008f0 <ETH_IRQHandler+0x10>)
 80008e6:	f000 ffba 	bl	800185e <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 80008ea:	bf00      	nop
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	bf00      	nop
 80008f0:	20004ed4 	.word	0x20004ed4

080008f4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b086      	sub	sp, #24
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	60f8      	str	r0, [r7, #12]
 80008fc:	60b9      	str	r1, [r7, #8]
 80008fe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000900:	2300      	movs	r3, #0
 8000902:	617b      	str	r3, [r7, #20]
 8000904:	e00a      	b.n	800091c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000906:	f3af 8000 	nop.w
 800090a:	4601      	mov	r1, r0
 800090c:	68bb      	ldr	r3, [r7, #8]
 800090e:	1c5a      	adds	r2, r3, #1
 8000910:	60ba      	str	r2, [r7, #8]
 8000912:	b2ca      	uxtb	r2, r1
 8000914:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000916:	697b      	ldr	r3, [r7, #20]
 8000918:	3301      	adds	r3, #1
 800091a:	617b      	str	r3, [r7, #20]
 800091c:	697a      	ldr	r2, [r7, #20]
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	429a      	cmp	r2, r3
 8000922:	dbf0      	blt.n	8000906 <_read+0x12>
  }

  return len;
 8000924:	687b      	ldr	r3, [r7, #4]
}
 8000926:	4618      	mov	r0, r3
 8000928:	3718      	adds	r7, #24
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}

0800092e <_close>:
  }
  return len;
}

int _close(int file)
{
 800092e:	b480      	push	{r7}
 8000930:	b083      	sub	sp, #12
 8000932:	af00      	add	r7, sp, #0
 8000934:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000936:	f04f 33ff 	mov.w	r3, #4294967295
}
 800093a:	4618      	mov	r0, r3
 800093c:	370c      	adds	r7, #12
 800093e:	46bd      	mov	sp, r7
 8000940:	bc80      	pop	{r7}
 8000942:	4770      	bx	lr

08000944 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000944:	b480      	push	{r7}
 8000946:	b083      	sub	sp, #12
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
 800094c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800094e:	683b      	ldr	r3, [r7, #0]
 8000950:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000954:	605a      	str	r2, [r3, #4]
  return 0;
 8000956:	2300      	movs	r3, #0
}
 8000958:	4618      	mov	r0, r3
 800095a:	370c      	adds	r7, #12
 800095c:	46bd      	mov	sp, r7
 800095e:	bc80      	pop	{r7}
 8000960:	4770      	bx	lr

08000962 <_isatty>:

int _isatty(int file)
{
 8000962:	b480      	push	{r7}
 8000964:	b083      	sub	sp, #12
 8000966:	af00      	add	r7, sp, #0
 8000968:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800096a:	2301      	movs	r3, #1
}
 800096c:	4618      	mov	r0, r3
 800096e:	370c      	adds	r7, #12
 8000970:	46bd      	mov	sp, r7
 8000972:	bc80      	pop	{r7}
 8000974:	4770      	bx	lr

08000976 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000976:	b480      	push	{r7}
 8000978:	b085      	sub	sp, #20
 800097a:	af00      	add	r7, sp, #0
 800097c:	60f8      	str	r0, [r7, #12]
 800097e:	60b9      	str	r1, [r7, #8]
 8000980:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000982:	2300      	movs	r3, #0
}
 8000984:	4618      	mov	r0, r3
 8000986:	3714      	adds	r7, #20
 8000988:	46bd      	mov	sp, r7
 800098a:	bc80      	pop	{r7}
 800098c:	4770      	bx	lr
	...

08000990 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000990:	b480      	push	{r7}
 8000992:	b087      	sub	sp, #28
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000998:	4a14      	ldr	r2, [pc, #80]	; (80009ec <_sbrk+0x5c>)
 800099a:	4b15      	ldr	r3, [pc, #84]	; (80009f0 <_sbrk+0x60>)
 800099c:	1ad3      	subs	r3, r2, r3
 800099e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009a0:	697b      	ldr	r3, [r7, #20]
 80009a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009a4:	4b13      	ldr	r3, [pc, #76]	; (80009f4 <_sbrk+0x64>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d102      	bne.n	80009b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009ac:	4b11      	ldr	r3, [pc, #68]	; (80009f4 <_sbrk+0x64>)
 80009ae:	4a12      	ldr	r2, [pc, #72]	; (80009f8 <_sbrk+0x68>)
 80009b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009b2:	4b10      	ldr	r3, [pc, #64]	; (80009f4 <_sbrk+0x64>)
 80009b4:	681a      	ldr	r2, [r3, #0]
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	4413      	add	r3, r2
 80009ba:	693a      	ldr	r2, [r7, #16]
 80009bc:	429a      	cmp	r2, r3
 80009be:	d205      	bcs.n	80009cc <_sbrk+0x3c>
  {
    errno = ENOMEM;
 80009c0:	4b0e      	ldr	r3, [pc, #56]	; (80009fc <_sbrk+0x6c>)
 80009c2:	220c      	movs	r2, #12
 80009c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009c6:	f04f 33ff 	mov.w	r3, #4294967295
 80009ca:	e009      	b.n	80009e0 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 80009cc:	4b09      	ldr	r3, [pc, #36]	; (80009f4 <_sbrk+0x64>)
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009d2:	4b08      	ldr	r3, [pc, #32]	; (80009f4 <_sbrk+0x64>)
 80009d4:	681a      	ldr	r2, [r3, #0]
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	4413      	add	r3, r2
 80009da:	4a06      	ldr	r2, [pc, #24]	; (80009f4 <_sbrk+0x64>)
 80009dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009de:	68fb      	ldr	r3, [r7, #12]
}
 80009e0:	4618      	mov	r0, r3
 80009e2:	371c      	adds	r7, #28
 80009e4:	46bd      	mov	sp, r7
 80009e6:	bc80      	pop	{r7}
 80009e8:	4770      	bx	lr
 80009ea:	bf00      	nop
 80009ec:	20010000 	.word	0x20010000
 80009f0:	00000400 	.word	0x00000400
 80009f4:	20000164 	.word	0x20000164
 80009f8:	2000c018 	.word	0x2000c018
 80009fc:	2000c008 	.word	0x2000c008

08000a00 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000a00:	b480      	push	{r7}
 8000a02:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a04:	bf00      	nop
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bc80      	pop	{r7}
 8000a0a:	4770      	bx	lr

08000a0c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000a0c:	f7ff fff8 	bl	8000a00 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a10:	480b      	ldr	r0, [pc, #44]	; (8000a40 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000a12:	490c      	ldr	r1, [pc, #48]	; (8000a44 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000a14:	4a0c      	ldr	r2, [pc, #48]	; (8000a48 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000a16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a18:	e002      	b.n	8000a20 <LoopCopyDataInit>

08000a1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a1e:	3304      	adds	r3, #4

08000a20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a24:	d3f9      	bcc.n	8000a1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a26:	4a09      	ldr	r2, [pc, #36]	; (8000a4c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000a28:	4c09      	ldr	r4, [pc, #36]	; (8000a50 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000a2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a2c:	e001      	b.n	8000a32 <LoopFillZerobss>

08000a2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a30:	3204      	adds	r2, #4

08000a32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a34:	d3fb      	bcc.n	8000a2e <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 8000a36:	f013 fced 	bl	8014414 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a3a:	f7ff fdf5 	bl	8000628 <main>
  bx lr
 8000a3e:	4770      	bx	lr
  ldr r0, =_sdata
 8000a40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a44:	200000f8 	.word	0x200000f8
  ldr r2, =_sidata
 8000a48:	08017620 	.word	0x08017620
  ldr r2, =_sbss
 8000a4c:	200000f8 	.word	0x200000f8
  ldr r4, =_ebss
 8000a50:	2000c018 	.word	0x2000c018

08000a54 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a54:	e7fe      	b.n	8000a54 <ADC1_2_IRQHandler>
	...

08000a58 <_DoInit>:
      if (pRTTCBInit->acID[0] != 'S') {                                                      \
        _DoInit();                                                                           \
      }                                                                                      \
    } while (0)

static void _DoInit(void) {
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b082      	sub	sp, #8
 8000a5c:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8000a5e:	4b25      	ldr	r3, [pc, #148]	; (8000af4 <_DoInit+0x9c>)
 8000a60:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 8000a62:	22a8      	movs	r2, #168	; 0xa8
 8000a64:	2100      	movs	r1, #0
 8000a66:	6838      	ldr	r0, [r7, #0]
 8000a68:	f013 fc41 	bl	80142ee <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8000a6c:	683b      	ldr	r3, [r7, #0]
 8000a6e:	2203      	movs	r2, #3
 8000a70:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8000a72:	683b      	ldr	r3, [r7, #0]
 8000a74:	2203      	movs	r2, #3
 8000a76:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8000a78:	683b      	ldr	r3, [r7, #0]
 8000a7a:	4a1f      	ldr	r2, [pc, #124]	; (8000af8 <_DoInit+0xa0>)
 8000a7c:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8000a7e:	683b      	ldr	r3, [r7, #0]
 8000a80:	4a1e      	ldr	r2, [pc, #120]	; (8000afc <_DoInit+0xa4>)
 8000a82:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8000a84:	683b      	ldr	r3, [r7, #0]
 8000a86:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000a8a:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8000a8c:	683b      	ldr	r3, [r7, #0]
 8000a8e:	2200      	movs	r2, #0
 8000a90:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 8000a92:	683b      	ldr	r3, [r7, #0]
 8000a94:	2200      	movs	r2, #0
 8000a96:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8000a98:	683b      	ldr	r3, [r7, #0]
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8000a9e:	683b      	ldr	r3, [r7, #0]
 8000aa0:	4a15      	ldr	r2, [pc, #84]	; (8000af8 <_DoInit+0xa0>)
 8000aa2:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8000aa4:	683b      	ldr	r3, [r7, #0]
 8000aa6:	4a16      	ldr	r2, [pc, #88]	; (8000b00 <_DoInit+0xa8>)
 8000aa8:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8000aaa:	683b      	ldr	r3, [r7, #0]
 8000aac:	2210      	movs	r2, #16
 8000aae:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 8000ab0:	683b      	ldr	r3, [r7, #0]
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 8000ab6:	683b      	ldr	r3, [r7, #0]
 8000ab8:	2200      	movs	r2, #0
 8000aba:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8000abc:	683b      	ldr	r3, [r7, #0]
 8000abe:	2200      	movs	r2, #0
 8000ac0:	675a      	str	r2, [r3, #116]	; 0x74
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	607b      	str	r3, [r7, #4]
 8000ac6:	e00c      	b.n	8000ae2 <_DoInit+0x8a>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	f1c3 030f 	rsb	r3, r3, #15
 8000ace:	4a0d      	ldr	r2, [pc, #52]	; (8000b04 <_DoInit+0xac>)
 8000ad0:	5cd1      	ldrb	r1, [r2, r3]
 8000ad2:	683a      	ldr	r2, [r7, #0]
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	4413      	add	r3, r2
 8000ad8:	460a      	mov	r2, r1
 8000ada:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	3301      	adds	r3, #1
 8000ae0:	607b      	str	r3, [r7, #4]
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	2b0f      	cmp	r3, #15
 8000ae6:	d9ef      	bls.n	8000ac8 <_DoInit+0x70>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
}
 8000ae8:	bf00      	nop
 8000aea:	bf00      	nop
 8000aec:	3708      	adds	r7, #8
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	bf00      	nop
 8000af4:	20000168 	.word	0x20000168
 8000af8:	08015008 	.word	0x08015008
 8000afc:	20000210 	.word	0x20000210
 8000b00:	20000610 	.word	0x20000610
 8000b04:	08017484 	.word	0x08017484

08000b08 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b08a      	sub	sp, #40	; 0x28
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	60f8      	str	r0, [r7, #12]
 8000b10:	60b9      	str	r1, [r7, #8]
 8000b12:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 8000b14:	2300      	movs	r3, #0
 8000b16:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 8000b18:	68fb      	ldr	r3, [r7, #12]
 8000b1a:	68db      	ldr	r3, [r3, #12]
 8000b1c:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8000b1e:	68fb      	ldr	r3, [r7, #12]
 8000b20:	691b      	ldr	r3, [r3, #16]
 8000b22:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 8000b24:	69ba      	ldr	r2, [r7, #24]
 8000b26:	69fb      	ldr	r3, [r7, #28]
 8000b28:	429a      	cmp	r2, r3
 8000b2a:	d905      	bls.n	8000b38 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8000b2c:	69ba      	ldr	r2, [r7, #24]
 8000b2e:	69fb      	ldr	r3, [r7, #28]
 8000b30:	1ad3      	subs	r3, r2, r3
 8000b32:	3b01      	subs	r3, #1
 8000b34:	627b      	str	r3, [r7, #36]	; 0x24
 8000b36:	e007      	b.n	8000b48 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8000b38:	68fb      	ldr	r3, [r7, #12]
 8000b3a:	689a      	ldr	r2, [r3, #8]
 8000b3c:	69b9      	ldr	r1, [r7, #24]
 8000b3e:	69fb      	ldr	r3, [r7, #28]
 8000b40:	1acb      	subs	r3, r1, r3
 8000b42:	4413      	add	r3, r2
 8000b44:	3b01      	subs	r3, #1
 8000b46:	627b      	str	r3, [r7, #36]	; 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 8000b48:	68fb      	ldr	r3, [r7, #12]
 8000b4a:	689a      	ldr	r2, [r3, #8]
 8000b4c:	69fb      	ldr	r3, [r7, #28]
 8000b4e:	1ad3      	subs	r3, r2, r3
 8000b50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000b52:	4293      	cmp	r3, r2
 8000b54:	bf28      	it	cs
 8000b56:	4613      	movcs	r3, r2
 8000b58:	627b      	str	r3, [r7, #36]	; 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 8000b5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	4293      	cmp	r3, r2
 8000b60:	bf28      	it	cs
 8000b62:	4613      	movcs	r3, r2
 8000b64:	627b      	str	r3, [r7, #36]	; 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8000b66:	68fb      	ldr	r3, [r7, #12]
 8000b68:	685a      	ldr	r2, [r3, #4]
 8000b6a:	69fb      	ldr	r3, [r7, #28]
 8000b6c:	4413      	add	r3, r2
 8000b6e:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8000b70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000b72:	68b9      	ldr	r1, [r7, #8]
 8000b74:	6978      	ldr	r0, [r7, #20]
 8000b76:	f013 fc74 	bl	8014462 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 8000b7a:	6a3a      	ldr	r2, [r7, #32]
 8000b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b7e:	4413      	add	r3, r2
 8000b80:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 8000b82:	68ba      	ldr	r2, [r7, #8]
 8000b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b86:	4413      	add	r3, r2
 8000b88:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 8000b8a:	687a      	ldr	r2, [r7, #4]
 8000b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b8e:	1ad3      	subs	r3, r2, r3
 8000b90:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 8000b92:	69fa      	ldr	r2, [r7, #28]
 8000b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b96:	4413      	add	r3, r2
 8000b98:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 8000b9a:	68fb      	ldr	r3, [r7, #12]
 8000b9c:	689b      	ldr	r3, [r3, #8]
 8000b9e:	69fa      	ldr	r2, [r7, #28]
 8000ba0:	429a      	cmp	r2, r3
 8000ba2:	d101      	bne.n	8000ba8 <_WriteBlocking+0xa0>
      WrOff = 0u;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	69fa      	ldr	r2, [r7, #28]
 8000bac:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d1b4      	bne.n	8000b1e <_WriteBlocking+0x16>
  return NumBytesWritten;
 8000bb4:	6a3b      	ldr	r3, [r7, #32]
}
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	3728      	adds	r7, #40	; 0x28
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}

08000bbe <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 8000bbe:	b580      	push	{r7, lr}
 8000bc0:	b088      	sub	sp, #32
 8000bc2:	af00      	add	r7, sp, #0
 8000bc4:	60f8      	str	r0, [r7, #12]
 8000bc6:	60b9      	str	r1, [r7, #8]
 8000bc8:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	68db      	ldr	r3, [r3, #12]
 8000bce:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 8000bd0:	68fb      	ldr	r3, [r7, #12]
 8000bd2:	689a      	ldr	r2, [r3, #8]
 8000bd4:	69fb      	ldr	r3, [r7, #28]
 8000bd6:	1ad3      	subs	r3, r2, r3
 8000bd8:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 8000bda:	69ba      	ldr	r2, [r7, #24]
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	429a      	cmp	r2, r3
 8000be0:	d90f      	bls.n	8000c02 <_WriteNoCheck+0x44>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8000be2:	68fb      	ldr	r3, [r7, #12]
 8000be4:	685a      	ldr	r2, [r3, #4]
 8000be6:	69fb      	ldr	r3, [r7, #28]
 8000be8:	4413      	add	r3, r2
 8000bea:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 8000bec:	687a      	ldr	r2, [r7, #4]
 8000bee:	68b9      	ldr	r1, [r7, #8]
 8000bf0:	6938      	ldr	r0, [r7, #16]
 8000bf2:	f013 fc36 	bl	8014462 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff + NumBytes;
 8000bf6:	69fa      	ldr	r2, [r7, #28]
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	441a      	add	r2, r3
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 8000c00:	e01d      	b.n	8000c3e <_WriteNoCheck+0x80>
    NumBytesAtOnce = Rem;
 8000c02:	69bb      	ldr	r3, [r7, #24]
 8000c04:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	685a      	ldr	r2, [r3, #4]
 8000c0a:	69fb      	ldr	r3, [r7, #28]
 8000c0c:	4413      	add	r3, r2
 8000c0e:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 8000c10:	697a      	ldr	r2, [r7, #20]
 8000c12:	68b9      	ldr	r1, [r7, #8]
 8000c14:	6938      	ldr	r0, [r7, #16]
 8000c16:	f013 fc24 	bl	8014462 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 8000c1a:	687a      	ldr	r2, [r7, #4]
 8000c1c:	69bb      	ldr	r3, [r7, #24]
 8000c1e:	1ad3      	subs	r3, r2, r3
 8000c20:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 8000c22:	68fb      	ldr	r3, [r7, #12]
 8000c24:	685b      	ldr	r3, [r3, #4]
 8000c26:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8000c28:	68ba      	ldr	r2, [r7, #8]
 8000c2a:	69bb      	ldr	r3, [r7, #24]
 8000c2c:	4413      	add	r3, r2
 8000c2e:	697a      	ldr	r2, [r7, #20]
 8000c30:	4619      	mov	r1, r3
 8000c32:	6938      	ldr	r0, [r7, #16]
 8000c34:	f013 fc15 	bl	8014462 <memcpy>
    pRing->WrOff = NumBytesAtOnce;
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	697a      	ldr	r2, [r7, #20]
 8000c3c:	60da      	str	r2, [r3, #12]
}
 8000c3e:	bf00      	nop
 8000c40:	3720      	adds	r7, #32
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}

08000c46 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 8000c46:	b480      	push	{r7}
 8000c48:	b087      	sub	sp, #28
 8000c4a:	af00      	add	r7, sp, #0
 8000c4c:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	691b      	ldr	r3, [r3, #16]
 8000c52:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	68db      	ldr	r3, [r3, #12]
 8000c58:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 8000c5a:	693a      	ldr	r2, [r7, #16]
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	429a      	cmp	r2, r3
 8000c60:	d808      	bhi.n	8000c74 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	689a      	ldr	r2, [r3, #8]
 8000c66:	68fb      	ldr	r3, [r7, #12]
 8000c68:	1ad2      	subs	r2, r2, r3
 8000c6a:	693b      	ldr	r3, [r7, #16]
 8000c6c:	4413      	add	r3, r2
 8000c6e:	3b01      	subs	r3, #1
 8000c70:	617b      	str	r3, [r7, #20]
 8000c72:	e004      	b.n	8000c7e <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8000c74:	693a      	ldr	r2, [r7, #16]
 8000c76:	68fb      	ldr	r3, [r7, #12]
 8000c78:	1ad3      	subs	r3, r2, r3
 8000c7a:	3b01      	subs	r3, #1
 8000c7c:	617b      	str	r3, [r7, #20]
  }
  return r;
 8000c7e:	697b      	ldr	r3, [r7, #20]
}
 8000c80:	4618      	mov	r0, r3
 8000c82:	371c      	adds	r7, #28
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bc80      	pop	{r7}
 8000c88:	4770      	bx	lr
	...

08000c8c <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b088      	sub	sp, #32
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	60f8      	str	r0, [r7, #12]
 8000c94:	60b9      	str	r1, [r7, #8]
 8000c96:	607a      	str	r2, [r7, #4]
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
 8000c98:	68bb      	ldr	r3, [r7, #8]
 8000c9a:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((uintptr_t)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	1c5a      	adds	r2, r3, #1
 8000ca0:	4613      	mov	r3, r2
 8000ca2:	005b      	lsls	r3, r3, #1
 8000ca4:	4413      	add	r3, r2
 8000ca6:	00db      	lsls	r3, r3, #3
 8000ca8:	4a1f      	ldr	r2, [pc, #124]	; (8000d28 <SEGGER_RTT_WriteNoLock+0x9c>)
 8000caa:	4413      	add	r3, r2
 8000cac:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 8000cae:	697b      	ldr	r3, [r7, #20]
 8000cb0:	695b      	ldr	r3, [r3, #20]
 8000cb2:	2b02      	cmp	r3, #2
 8000cb4:	d029      	beq.n	8000d0a <SEGGER_RTT_WriteNoLock+0x7e>
 8000cb6:	2b02      	cmp	r3, #2
 8000cb8:	d82e      	bhi.n	8000d18 <SEGGER_RTT_WriteNoLock+0x8c>
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d002      	beq.n	8000cc4 <SEGGER_RTT_WriteNoLock+0x38>
 8000cbe:	2b01      	cmp	r3, #1
 8000cc0:	d013      	beq.n	8000cea <SEGGER_RTT_WriteNoLock+0x5e>
 8000cc2:	e029      	b.n	8000d18 <SEGGER_RTT_WriteNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8000cc4:	6978      	ldr	r0, [r7, #20]
 8000cc6:	f7ff ffbe 	bl	8000c46 <_GetAvailWriteSpace>
 8000cca:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 8000ccc:	693a      	ldr	r2, [r7, #16]
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	d202      	bcs.n	8000cda <SEGGER_RTT_WriteNoLock+0x4e>
      Status = 0u;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 8000cd8:	e021      	b.n	8000d1e <SEGGER_RTT_WriteNoLock+0x92>
      Status = NumBytes;
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 8000cde:	687a      	ldr	r2, [r7, #4]
 8000ce0:	69b9      	ldr	r1, [r7, #24]
 8000ce2:	6978      	ldr	r0, [r7, #20]
 8000ce4:	f7ff ff6b 	bl	8000bbe <_WriteNoCheck>
    break;
 8000ce8:	e019      	b.n	8000d1e <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8000cea:	6978      	ldr	r0, [r7, #20]
 8000cec:	f7ff ffab 	bl	8000c46 <_GetAvailWriteSpace>
 8000cf0:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 8000cf2:	687a      	ldr	r2, [r7, #4]
 8000cf4:	693b      	ldr	r3, [r7, #16]
 8000cf6:	4293      	cmp	r3, r2
 8000cf8:	bf28      	it	cs
 8000cfa:	4613      	movcs	r3, r2
 8000cfc:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 8000cfe:	69fa      	ldr	r2, [r7, #28]
 8000d00:	69b9      	ldr	r1, [r7, #24]
 8000d02:	6978      	ldr	r0, [r7, #20]
 8000d04:	f7ff ff5b 	bl	8000bbe <_WriteNoCheck>
    break;
 8000d08:	e009      	b.n	8000d1e <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 8000d0a:	687a      	ldr	r2, [r7, #4]
 8000d0c:	69b9      	ldr	r1, [r7, #24]
 8000d0e:	6978      	ldr	r0, [r7, #20]
 8000d10:	f7ff fefa 	bl	8000b08 <_WriteBlocking>
 8000d14:	61f8      	str	r0, [r7, #28]
    break;
 8000d16:	e002      	b.n	8000d1e <SEGGER_RTT_WriteNoLock+0x92>
  default:
    Status = 0u;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	61fb      	str	r3, [r7, #28]
    break;
 8000d1c:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 8000d1e:	69fb      	ldr	r3, [r7, #28]
}
 8000d20:	4618      	mov	r0, r3
 8000d22:	3720      	adds	r7, #32
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bd80      	pop	{r7, pc}
 8000d28:	20000168 	.word	0x20000168

08000d2c <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b088      	sub	sp, #32
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	60f8      	str	r0, [r7, #12]
 8000d34:	60b9      	str	r1, [r7, #8]
 8000d36:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 8000d38:	4b0e      	ldr	r3, [pc, #56]	; (8000d74 <SEGGER_RTT_Write+0x48>)
 8000d3a:	61fb      	str	r3, [r7, #28]
 8000d3c:	69fb      	ldr	r3, [r7, #28]
 8000d3e:	781b      	ldrb	r3, [r3, #0]
 8000d40:	b2db      	uxtb	r3, r3
 8000d42:	2b53      	cmp	r3, #83	; 0x53
 8000d44:	d001      	beq.n	8000d4a <SEGGER_RTT_Write+0x1e>
 8000d46:	f7ff fe87 	bl	8000a58 <_DoInit>
  SEGGER_RTT_LOCK();
 8000d4a:	f3ef 8311 	mrs	r3, BASEPRI
 8000d4e:	f04f 0120 	mov.w	r1, #32
 8000d52:	f381 8811 	msr	BASEPRI, r1
 8000d56:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 8000d58:	687a      	ldr	r2, [r7, #4]
 8000d5a:	68b9      	ldr	r1, [r7, #8]
 8000d5c:	68f8      	ldr	r0, [r7, #12]
 8000d5e:	f7ff ff95 	bl	8000c8c <SEGGER_RTT_WriteNoLock>
 8000d62:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 8000d64:	69bb      	ldr	r3, [r7, #24]
 8000d66:	f383 8811 	msr	BASEPRI, r3
  return Status;
 8000d6a:	697b      	ldr	r3, [r7, #20]
}
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	3720      	adds	r7, #32
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bd80      	pop	{r7, pc}
 8000d74:	20000168 	.word	0x20000168

08000d78 <_write_r>:
*   Low-level reentrant write function.
*   libc subroutines will use this system routine for output to all files,
*   including stdout.
*   Write data via RTT.
*/
_ssize_t _write_r(struct _reent *r, int file, const void *ptr, size_t len) {
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b084      	sub	sp, #16
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	60f8      	str	r0, [r7, #12]
 8000d80:	60b9      	str	r1, [r7, #8]
 8000d82:	607a      	str	r2, [r7, #4]
 8000d84:	603b      	str	r3, [r7, #0]
  (void) file;  /* Not used, avoid warning */
  (void) r;     /* Not used, avoid warning */
  SEGGER_RTT_Write(0, ptr, len);
 8000d86:	683a      	ldr	r2, [r7, #0]
 8000d88:	6879      	ldr	r1, [r7, #4]
 8000d8a:	2000      	movs	r0, #0
 8000d8c:	f7ff ffce 	bl	8000d2c <SEGGER_RTT_Write>
  return len;
 8000d90:	683b      	ldr	r3, [r7, #0]
}
 8000d92:	4618      	mov	r0, r3
 8000d94:	3710      	adds	r7, #16
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd80      	pop	{r7, pc}
	...

08000d9c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000da0:	4b08      	ldr	r3, [pc, #32]	; (8000dc4 <HAL_Init+0x28>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	4a07      	ldr	r2, [pc, #28]	; (8000dc4 <HAL_Init+0x28>)
 8000da6:	f043 0310 	orr.w	r3, r3, #16
 8000daa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dac:	2003      	movs	r0, #3
 8000dae:	f000 f8f5 	bl	8000f9c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000db2:	200f      	movs	r0, #15
 8000db4:	f7ff fcf6 	bl	80007a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000db8:	f7ff fcbc 	bl	8000734 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000dbc:	2300      	movs	r3, #0
}
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	bd80      	pop	{r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	40022000 	.word	0x40022000

08000dc8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000dcc:	4b05      	ldr	r3, [pc, #20]	; (8000de4 <HAL_IncTick+0x1c>)
 8000dce:	781b      	ldrb	r3, [r3, #0]
 8000dd0:	461a      	mov	r2, r3
 8000dd2:	4b05      	ldr	r3, [pc, #20]	; (8000de8 <HAL_IncTick+0x20>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	4413      	add	r3, r2
 8000dd8:	4a03      	ldr	r2, [pc, #12]	; (8000de8 <HAL_IncTick+0x20>)
 8000dda:	6013      	str	r3, [r2, #0]
}
 8000ddc:	bf00      	nop
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bc80      	pop	{r7}
 8000de2:	4770      	bx	lr
 8000de4:	20000008 	.word	0x20000008
 8000de8:	20000620 	.word	0x20000620

08000dec <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0
  return uwTick;
 8000df0:	4b02      	ldr	r3, [pc, #8]	; (8000dfc <HAL_GetTick+0x10>)
 8000df2:	681b      	ldr	r3, [r3, #0]
}
 8000df4:	4618      	mov	r0, r3
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bc80      	pop	{r7}
 8000dfa:	4770      	bx	lr
 8000dfc:	20000620 	.word	0x20000620

08000e00 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b084      	sub	sp, #16
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e08:	f7ff fff0 	bl	8000dec <HAL_GetTick>
 8000e0c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e18:	d005      	beq.n	8000e26 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e1a:	4b0a      	ldr	r3, [pc, #40]	; (8000e44 <HAL_Delay+0x44>)
 8000e1c:	781b      	ldrb	r3, [r3, #0]
 8000e1e:	461a      	mov	r2, r3
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	4413      	add	r3, r2
 8000e24:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000e26:	bf00      	nop
 8000e28:	f7ff ffe0 	bl	8000dec <HAL_GetTick>
 8000e2c:	4602      	mov	r2, r0
 8000e2e:	68bb      	ldr	r3, [r7, #8]
 8000e30:	1ad3      	subs	r3, r2, r3
 8000e32:	68fa      	ldr	r2, [r7, #12]
 8000e34:	429a      	cmp	r2, r3
 8000e36:	d8f7      	bhi.n	8000e28 <HAL_Delay+0x28>
  {
  }
}
 8000e38:	bf00      	nop
 8000e3a:	bf00      	nop
 8000e3c:	3710      	adds	r7, #16
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	20000008 	.word	0x20000008

08000e48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	b085      	sub	sp, #20
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	f003 0307 	and.w	r3, r3, #7
 8000e56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e58:	4b0c      	ldr	r3, [pc, #48]	; (8000e8c <__NVIC_SetPriorityGrouping+0x44>)
 8000e5a:	68db      	ldr	r3, [r3, #12]
 8000e5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e5e:	68ba      	ldr	r2, [r7, #8]
 8000e60:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e64:	4013      	ands	r3, r2
 8000e66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e6c:	68bb      	ldr	r3, [r7, #8]
 8000e6e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e70:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e7a:	4a04      	ldr	r2, [pc, #16]	; (8000e8c <__NVIC_SetPriorityGrouping+0x44>)
 8000e7c:	68bb      	ldr	r3, [r7, #8]
 8000e7e:	60d3      	str	r3, [r2, #12]
}
 8000e80:	bf00      	nop
 8000e82:	3714      	adds	r7, #20
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bc80      	pop	{r7}
 8000e88:	4770      	bx	lr
 8000e8a:	bf00      	nop
 8000e8c:	e000ed00 	.word	0xe000ed00

08000e90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e94:	4b04      	ldr	r3, [pc, #16]	; (8000ea8 <__NVIC_GetPriorityGrouping+0x18>)
 8000e96:	68db      	ldr	r3, [r3, #12]
 8000e98:	0a1b      	lsrs	r3, r3, #8
 8000e9a:	f003 0307 	and.w	r3, r3, #7
}
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bc80      	pop	{r7}
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop
 8000ea8:	e000ed00 	.word	0xe000ed00

08000eac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000eac:	b480      	push	{r7}
 8000eae:	b083      	sub	sp, #12
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000eb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	db0b      	blt.n	8000ed6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ebe:	79fb      	ldrb	r3, [r7, #7]
 8000ec0:	f003 021f 	and.w	r2, r3, #31
 8000ec4:	4906      	ldr	r1, [pc, #24]	; (8000ee0 <__NVIC_EnableIRQ+0x34>)
 8000ec6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eca:	095b      	lsrs	r3, r3, #5
 8000ecc:	2001      	movs	r0, #1
 8000ece:	fa00 f202 	lsl.w	r2, r0, r2
 8000ed2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000ed6:	bf00      	nop
 8000ed8:	370c      	adds	r7, #12
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bc80      	pop	{r7}
 8000ede:	4770      	bx	lr
 8000ee0:	e000e100 	.word	0xe000e100

08000ee4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b083      	sub	sp, #12
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	4603      	mov	r3, r0
 8000eec:	6039      	str	r1, [r7, #0]
 8000eee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ef0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	db0a      	blt.n	8000f0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	b2da      	uxtb	r2, r3
 8000efc:	490c      	ldr	r1, [pc, #48]	; (8000f30 <__NVIC_SetPriority+0x4c>)
 8000efe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f02:	0112      	lsls	r2, r2, #4
 8000f04:	b2d2      	uxtb	r2, r2
 8000f06:	440b      	add	r3, r1
 8000f08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f0c:	e00a      	b.n	8000f24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	b2da      	uxtb	r2, r3
 8000f12:	4908      	ldr	r1, [pc, #32]	; (8000f34 <__NVIC_SetPriority+0x50>)
 8000f14:	79fb      	ldrb	r3, [r7, #7]
 8000f16:	f003 030f 	and.w	r3, r3, #15
 8000f1a:	3b04      	subs	r3, #4
 8000f1c:	0112      	lsls	r2, r2, #4
 8000f1e:	b2d2      	uxtb	r2, r2
 8000f20:	440b      	add	r3, r1
 8000f22:	761a      	strb	r2, [r3, #24]
}
 8000f24:	bf00      	nop
 8000f26:	370c      	adds	r7, #12
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bc80      	pop	{r7}
 8000f2c:	4770      	bx	lr
 8000f2e:	bf00      	nop
 8000f30:	e000e100 	.word	0xe000e100
 8000f34:	e000ed00 	.word	0xe000ed00

08000f38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	b089      	sub	sp, #36	; 0x24
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	60f8      	str	r0, [r7, #12]
 8000f40:	60b9      	str	r1, [r7, #8]
 8000f42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	f003 0307 	and.w	r3, r3, #7
 8000f4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f4c:	69fb      	ldr	r3, [r7, #28]
 8000f4e:	f1c3 0307 	rsb	r3, r3, #7
 8000f52:	2b04      	cmp	r3, #4
 8000f54:	bf28      	it	cs
 8000f56:	2304      	movcs	r3, #4
 8000f58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f5a:	69fb      	ldr	r3, [r7, #28]
 8000f5c:	3304      	adds	r3, #4
 8000f5e:	2b06      	cmp	r3, #6
 8000f60:	d902      	bls.n	8000f68 <NVIC_EncodePriority+0x30>
 8000f62:	69fb      	ldr	r3, [r7, #28]
 8000f64:	3b03      	subs	r3, #3
 8000f66:	e000      	b.n	8000f6a <NVIC_EncodePriority+0x32>
 8000f68:	2300      	movs	r3, #0
 8000f6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f6c:	f04f 32ff 	mov.w	r2, #4294967295
 8000f70:	69bb      	ldr	r3, [r7, #24]
 8000f72:	fa02 f303 	lsl.w	r3, r2, r3
 8000f76:	43da      	mvns	r2, r3
 8000f78:	68bb      	ldr	r3, [r7, #8]
 8000f7a:	401a      	ands	r2, r3
 8000f7c:	697b      	ldr	r3, [r7, #20]
 8000f7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f80:	f04f 31ff 	mov.w	r1, #4294967295
 8000f84:	697b      	ldr	r3, [r7, #20]
 8000f86:	fa01 f303 	lsl.w	r3, r1, r3
 8000f8a:	43d9      	mvns	r1, r3
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f90:	4313      	orrs	r3, r2
         );
}
 8000f92:	4618      	mov	r0, r3
 8000f94:	3724      	adds	r7, #36	; 0x24
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bc80      	pop	{r7}
 8000f9a:	4770      	bx	lr

08000f9c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b082      	sub	sp, #8
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	2b07      	cmp	r3, #7
 8000fa8:	d00f      	beq.n	8000fca <HAL_NVIC_SetPriorityGrouping+0x2e>
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	2b06      	cmp	r3, #6
 8000fae:	d00c      	beq.n	8000fca <HAL_NVIC_SetPriorityGrouping+0x2e>
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	2b05      	cmp	r3, #5
 8000fb4:	d009      	beq.n	8000fca <HAL_NVIC_SetPriorityGrouping+0x2e>
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	2b04      	cmp	r3, #4
 8000fba:	d006      	beq.n	8000fca <HAL_NVIC_SetPriorityGrouping+0x2e>
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	2b03      	cmp	r3, #3
 8000fc0:	d003      	beq.n	8000fca <HAL_NVIC_SetPriorityGrouping+0x2e>
 8000fc2:	2191      	movs	r1, #145	; 0x91
 8000fc4:	4804      	ldr	r0, [pc, #16]	; (8000fd8 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8000fc6:	f7ff fbaa 	bl	800071e <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fca:	6878      	ldr	r0, [r7, #4]
 8000fcc:	f7ff ff3c 	bl	8000e48 <__NVIC_SetPriorityGrouping>
}
 8000fd0:	bf00      	nop
 8000fd2:	3708      	adds	r7, #8
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bd80      	pop	{r7, pc}
 8000fd8:	08015014 	.word	0x08015014

08000fdc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b086      	sub	sp, #24
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	60b9      	str	r1, [r7, #8]
 8000fe6:	607a      	str	r2, [r7, #4]
 8000fe8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000fea:	2300      	movs	r3, #0
 8000fec:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	2b0f      	cmp	r3, #15
 8000ff2:	d903      	bls.n	8000ffc <HAL_NVIC_SetPriority+0x20>
 8000ff4:	21a9      	movs	r1, #169	; 0xa9
 8000ff6:	480e      	ldr	r0, [pc, #56]	; (8001030 <HAL_NVIC_SetPriority+0x54>)
 8000ff8:	f7ff fb91 	bl	800071e <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8000ffc:	68bb      	ldr	r3, [r7, #8]
 8000ffe:	2b0f      	cmp	r3, #15
 8001000:	d903      	bls.n	800100a <HAL_NVIC_SetPriority+0x2e>
 8001002:	21aa      	movs	r1, #170	; 0xaa
 8001004:	480a      	ldr	r0, [pc, #40]	; (8001030 <HAL_NVIC_SetPriority+0x54>)
 8001006:	f7ff fb8a 	bl	800071e <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800100a:	f7ff ff41 	bl	8000e90 <__NVIC_GetPriorityGrouping>
 800100e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001010:	687a      	ldr	r2, [r7, #4]
 8001012:	68b9      	ldr	r1, [r7, #8]
 8001014:	6978      	ldr	r0, [r7, #20]
 8001016:	f7ff ff8f 	bl	8000f38 <NVIC_EncodePriority>
 800101a:	4602      	mov	r2, r0
 800101c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001020:	4611      	mov	r1, r2
 8001022:	4618      	mov	r0, r3
 8001024:	f7ff ff5e 	bl	8000ee4 <__NVIC_SetPriority>
}
 8001028:	bf00      	nop
 800102a:	3718      	adds	r7, #24
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}
 8001030:	08015014 	.word	0x08015014

08001034 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b082      	sub	sp, #8
 8001038:	af00      	add	r7, sp, #0
 800103a:	4603      	mov	r3, r0
 800103c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 800103e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001042:	2b00      	cmp	r3, #0
 8001044:	da03      	bge.n	800104e <HAL_NVIC_EnableIRQ+0x1a>
 8001046:	21bd      	movs	r1, #189	; 0xbd
 8001048:	4805      	ldr	r0, [pc, #20]	; (8001060 <HAL_NVIC_EnableIRQ+0x2c>)
 800104a:	f7ff fb68 	bl	800071e <assert_failed>

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800104e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001052:	4618      	mov	r0, r3
 8001054:	f7ff ff2a 	bl	8000eac <__NVIC_EnableIRQ>
}
 8001058:	bf00      	nop
 800105a:	3708      	adds	r7, #8
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	08015014 	.word	0x08015014

08001064 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b088      	sub	sp, #32
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 800106c:	2300      	movs	r3, #0
 800106e:	61fb      	str	r3, [r7, #28]
 8001070:	2300      	movs	r3, #0
 8001072:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000U;
 8001074:	4ba5      	ldr	r3, [pc, #660]	; (800130c <HAL_ETH_Init+0x2a8>)
 8001076:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0U;
 8001078:	2300      	movs	r3, #0
 800107a:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 800107c:	2300      	movs	r3, #0
 800107e:	613b      	str	r3, [r7, #16]

  /* Check the ETH peripheral state */
  if (heth == NULL)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	2b00      	cmp	r3, #0
 8001084:	d101      	bne.n	800108a <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 8001086:	2301      	movs	r3, #1
 8001088:	e1a2      	b.n	80013d0 <HAL_ETH_Init+0x36c>
  }

  /* Check parameters */
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	685b      	ldr	r3, [r3, #4]
 800108e:	2b01      	cmp	r3, #1
 8001090:	d007      	beq.n	80010a2 <HAL_ETH_Init+0x3e>
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	685b      	ldr	r3, [r3, #4]
 8001096:	2b00      	cmp	r3, #0
 8001098:	d003      	beq.n	80010a2 <HAL_ETH_Init+0x3e>
 800109a:	21e2      	movs	r1, #226	; 0xe2
 800109c:	489c      	ldr	r0, [pc, #624]	; (8001310 <HAL_ETH_Init+0x2ac>)
 800109e:	f7ff fb3e 	bl	800071e <assert_failed>
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	699b      	ldr	r3, [r3, #24]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d007      	beq.n	80010ba <HAL_ETH_Init+0x56>
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	699b      	ldr	r3, [r3, #24]
 80010ae:	2b01      	cmp	r3, #1
 80010b0:	d003      	beq.n	80010ba <HAL_ETH_Init+0x56>
 80010b2:	21e3      	movs	r1, #227	; 0xe3
 80010b4:	4896      	ldr	r0, [pc, #600]	; (8001310 <HAL_ETH_Init+0x2ac>)
 80010b6:	f7ff fb32 	bl	800071e <assert_failed>
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	69db      	ldr	r3, [r3, #28]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d007      	beq.n	80010d2 <HAL_ETH_Init+0x6e>
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	69db      	ldr	r3, [r3, #28]
 80010c6:	2b01      	cmp	r3, #1
 80010c8:	d003      	beq.n	80010d2 <HAL_ETH_Init+0x6e>
 80010ca:	21e4      	movs	r1, #228	; 0xe4
 80010cc:	4890      	ldr	r0, [pc, #576]	; (8001310 <HAL_ETH_Init+0x2ac>)
 80010ce:	f7ff fb26 	bl	800071e <assert_failed>
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	6a1b      	ldr	r3, [r3, #32]
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d008      	beq.n	80010ec <HAL_ETH_Init+0x88>
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	6a1b      	ldr	r3, [r3, #32]
 80010de:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80010e2:	d003      	beq.n	80010ec <HAL_ETH_Init+0x88>
 80010e4:	21e5      	movs	r1, #229	; 0xe5
 80010e6:	488a      	ldr	r0, [pc, #552]	; (8001310 <HAL_ETH_Init+0x2ac>)
 80010e8:	f7ff fb19 	bl	800071e <assert_failed>

  if (heth->State == HAL_ETH_STATE_RESET)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80010f2:	b2db      	uxtb	r3, r3
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d106      	bne.n	8001106 <HAL_ETH_Init+0xa2>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	2200      	movs	r2, #0
 80010fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001100:	6878      	ldr	r0, [r7, #4]
 8001102:	f003 f989 	bl	8004418 <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Select MII or RMII Mode*/
  AFIO->MAPR &= ~(AFIO_MAPR_MII_RMII_SEL);
 8001106:	4b83      	ldr	r3, [pc, #524]	; (8001314 <HAL_ETH_Init+0x2b0>)
 8001108:	685b      	ldr	r3, [r3, #4]
 800110a:	4a82      	ldr	r2, [pc, #520]	; (8001314 <HAL_ETH_Init+0x2b0>)
 800110c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001110:	6053      	str	r3, [r2, #4]
  AFIO->MAPR |= (uint32_t)heth->Init.MediaInterface;
 8001112:	4b80      	ldr	r3, [pc, #512]	; (8001314 <HAL_ETH_Init+0x2b0>)
 8001114:	685a      	ldr	r2, [r3, #4]
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	6a1b      	ldr	r3, [r3, #32]
 800111a:	497e      	ldr	r1, [pc, #504]	; (8001314 <HAL_ETH_Init+0x2b0>)
 800111c:	4313      	orrs	r3, r2
 800111e:	604b      	str	r3, [r1, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	687a      	ldr	r2, [r7, #4]
 800112c:	6812      	ldr	r2, [r2, #0]
 800112e:	f043 0301 	orr.w	r3, r3, #1
 8001132:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001136:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001138:	f7ff fe58 	bl	8000dec <HAL_GetTick>
 800113c:	6178      	str	r0, [r7, #20]

  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 800113e:	e011      	b.n	8001164 <HAL_ETH_Init+0x100>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_SWRESET)
 8001140:	f7ff fe54 	bl	8000dec <HAL_GetTick>
 8001144:	4602      	mov	r2, r0
 8001146:	697b      	ldr	r3, [r7, #20]
 8001148:	1ad3      	subs	r3, r2, r3
 800114a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800114e:	d909      	bls.n	8001164 <HAL_ETH_Init+0x100>
    {
      heth->State = HAL_ETH_STATE_TIMEOUT;
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	2203      	movs	r2, #3
 8001154:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	2200      	movs	r2, #0
 800115c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are
         not available, please check your external PHY or the IO configuration */
      return HAL_TIMEOUT;
 8001160:	2303      	movs	r3, #3
 8001162:	e135      	b.n	80013d0 <HAL_ETH_Init+0x36c>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f003 0301 	and.w	r3, r3, #1
 8001172:	2b00      	cmp	r3, #0
 8001174:	d1e4      	bne.n	8001140 <HAL_ETH_Init+0xdc>
    }
  }

  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = (heth->Instance)->MACMIIAR;
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	691b      	ldr	r3, [r3, #16]
 800117c:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 800117e:	69fb      	ldr	r3, [r7, #28]
 8001180:	f023 031c 	bic.w	r3, r3, #28
 8001184:	61fb      	str	r3, [r7, #28]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8001186:	f002 fc6f 	bl	8003a68 <HAL_RCC_GetHCLKFreq>
 800118a:	61b8      	str	r0, [r7, #24]

  /* Set CR bits depending on hclk value */
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 800118c:	69bb      	ldr	r3, [r7, #24]
 800118e:	4a62      	ldr	r2, [pc, #392]	; (8001318 <HAL_ETH_Init+0x2b4>)
 8001190:	4293      	cmp	r3, r2
 8001192:	d908      	bls.n	80011a6 <HAL_ETH_Init+0x142>
 8001194:	69bb      	ldr	r3, [r7, #24]
 8001196:	4a61      	ldr	r2, [pc, #388]	; (800131c <HAL_ETH_Init+0x2b8>)
 8001198:	4293      	cmp	r3, r2
 800119a:	d804      	bhi.n	80011a6 <HAL_ETH_Init+0x142>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_DIV16;
 800119c:	69fb      	ldr	r3, [r7, #28]
 800119e:	f043 0308 	orr.w	r3, r3, #8
 80011a2:	61fb      	str	r3, [r7, #28]
 80011a4:	e00b      	b.n	80011be <HAL_ETH_Init+0x15a>
  }
  else if ((hclk >= 35000000U) && (hclk < 60000000U))
 80011a6:	69bb      	ldr	r3, [r7, #24]
 80011a8:	4a5c      	ldr	r2, [pc, #368]	; (800131c <HAL_ETH_Init+0x2b8>)
 80011aa:	4293      	cmp	r3, r2
 80011ac:	d907      	bls.n	80011be <HAL_ETH_Init+0x15a>
 80011ae:	69bb      	ldr	r3, [r7, #24]
 80011b0:	4a56      	ldr	r2, [pc, #344]	; (800130c <HAL_ETH_Init+0x2a8>)
 80011b2:	4293      	cmp	r3, r2
 80011b4:	d203      	bcs.n	80011be <HAL_ETH_Init+0x15a>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_DIV26;
 80011b6:	69fb      	ldr	r3, [r7, #28]
 80011b8:	f043 030c 	orr.w	r3, r3, #12
 80011bc:	61fb      	str	r3, [r7, #28]
    /* CSR Clock Range between 60-72 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_DIV42;
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	69fa      	ldr	r2, [r7, #28]
 80011c4:	611a      	str	r2, [r3, #16]

  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if ((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 80011c6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80011ca:	2100      	movs	r1, #0
 80011cc:	6878      	ldr	r0, [r7, #4]
 80011ce:	f000 fc31 	bl	8001a34 <HAL_ETH_WritePHYRegister>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d00b      	beq.n	80011f0 <HAL_ETH_Init+0x18c>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 80011d8:	2301      	movs	r3, #1
 80011da:	613b      	str	r3, [r7, #16]

    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 80011dc:	6939      	ldr	r1, [r7, #16]
 80011de:	6878      	ldr	r0, [r7, #4]
 80011e0:	f000 ffc0 	bl	8002164 <ETH_MACDMAConfig>

    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	2201      	movs	r2, #1
 80011e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Return HAL_ERROR */
    return HAL_ERROR;
 80011ec:	2301      	movs	r3, #1
 80011ee:	e0ef      	b.n	80013d0 <HAL_ETH_Init+0x36c>
  }

  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 80011f0:	20ff      	movs	r0, #255	; 0xff
 80011f2:	f7ff fe05 	bl	8000e00 <HAL_Delay>

  if ((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	685b      	ldr	r3, [r3, #4]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	f000 80a1 	beq.w	8001342 <HAL_ETH_Init+0x2de>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8001200:	f7ff fdf4 	bl	8000dec <HAL_GetTick>
 8001204:	6178      	str	r0, [r7, #20]

    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8001206:	f107 030c 	add.w	r3, r7, #12
 800120a:	461a      	mov	r2, r3
 800120c:	2101      	movs	r1, #1
 800120e:	6878      	ldr	r0, [r7, #4]
 8001210:	f000 fb9c 	bl	800194c <HAL_ETH_ReadPHYRegister>

      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_LINKED_STATE)
 8001214:	f7ff fdea 	bl	8000dec <HAL_GetTick>
 8001218:	4602      	mov	r2, r0
 800121a:	697b      	ldr	r3, [r7, #20]
 800121c:	1ad3      	subs	r3, r2, r3
 800121e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001222:	4293      	cmp	r3, r2
 8001224:	d90f      	bls.n	8001246 <HAL_ETH_Init+0x1e2>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8001226:	2301      	movs	r3, #1
 8001228:	613b      	str	r3, [r7, #16]

        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 800122a:	6939      	ldr	r1, [r7, #16]
 800122c:	6878      	ldr	r0, [r7, #4]
 800122e:	f000 ff99 	bl	8002164 <ETH_MACDMAConfig>

        heth->State = HAL_ETH_STATE_READY;
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	2201      	movs	r2, #1
 8001236:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	2200      	movs	r2, #0
 800123e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        return HAL_TIMEOUT;
 8001242:	2303      	movs	r3, #3
 8001244:	e0c4      	b.n	80013d0 <HAL_ETH_Init+0x36c>
      }
    }
    while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	f003 0304 	and.w	r3, r3, #4
 800124c:	2b00      	cmp	r3, #0
 800124e:	d0da      	beq.n	8001206 <HAL_ETH_Init+0x1a2>


    /* Enable Auto-Negotiation */
    if ((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 8001250:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001254:	2100      	movs	r1, #0
 8001256:	6878      	ldr	r0, [r7, #4]
 8001258:	f000 fbec 	bl	8001a34 <HAL_ETH_WritePHYRegister>
 800125c:	4603      	mov	r3, r0
 800125e:	2b00      	cmp	r3, #0
 8001260:	d00b      	beq.n	800127a <HAL_ETH_Init+0x216>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8001262:	2301      	movs	r3, #1
 8001264:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8001266:	6939      	ldr	r1, [r7, #16]
 8001268:	6878      	ldr	r0, [r7, #4]
 800126a:	f000 ff7b 	bl	8002164 <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	2201      	movs	r2, #1
 8001272:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 8001276:	2301      	movs	r3, #1
 8001278:	e0aa      	b.n	80013d0 <HAL_ETH_Init+0x36c>
    }

    /* Get tick */
    tickstart = HAL_GetTick();
 800127a:	f7ff fdb7 	bl	8000dec <HAL_GetTick>
 800127e:	6178      	str	r0, [r7, #20]

    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8001280:	f107 030c 	add.w	r3, r7, #12
 8001284:	461a      	mov	r2, r3
 8001286:	2101      	movs	r1, #1
 8001288:	6878      	ldr	r0, [r7, #4]
 800128a:	f000 fb5f 	bl	800194c <HAL_ETH_ReadPHYRegister>

      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 800128e:	f7ff fdad 	bl	8000dec <HAL_GetTick>
 8001292:	4602      	mov	r2, r0
 8001294:	697b      	ldr	r3, [r7, #20]
 8001296:	1ad3      	subs	r3, r2, r3
 8001298:	f241 3288 	movw	r2, #5000	; 0x1388
 800129c:	4293      	cmp	r3, r2
 800129e:	d90f      	bls.n	80012c0 <HAL_ETH_Init+0x25c>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 80012a0:	2301      	movs	r3, #1
 80012a2:	613b      	str	r3, [r7, #16]

        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 80012a4:	6939      	ldr	r1, [r7, #16]
 80012a6:	6878      	ldr	r0, [r7, #4]
 80012a8:	f000 ff5c 	bl	8002164 <ETH_MACDMAConfig>

        heth->State = HAL_ETH_STATE_READY;
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	2201      	movs	r2, #1
 80012b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	2200      	movs	r2, #0
 80012b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        return HAL_TIMEOUT;
 80012bc:	2303      	movs	r3, #3
 80012be:	e087      	b.n	80013d0 <HAL_ETH_Init+0x36c>
      }

    }
    while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	f003 0320 	and.w	r3, r3, #32
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d0da      	beq.n	8001280 <HAL_ETH_Init+0x21c>

    /* Read the result of the auto-negotiation */
    if ((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 80012ca:	f107 030c 	add.w	r3, r7, #12
 80012ce:	461a      	mov	r2, r3
 80012d0:	2110      	movs	r1, #16
 80012d2:	6878      	ldr	r0, [r7, #4]
 80012d4:	f000 fb3a 	bl	800194c <HAL_ETH_ReadPHYRegister>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d00b      	beq.n	80012f6 <HAL_ETH_Init+0x292>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 80012de:	2301      	movs	r3, #1
 80012e0:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 80012e2:	6939      	ldr	r1, [r7, #16]
 80012e4:	6878      	ldr	r0, [r7, #4]
 80012e6:	f000 ff3d 	bl	8002164 <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	2201      	movs	r2, #1
 80012ee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 80012f2:	2301      	movs	r3, #1
 80012f4:	e06c      	b.n	80013d0 <HAL_ETH_Init+0x36c>
    }

    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if ((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	f003 0304 	and.w	r3, r3, #4
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d00f      	beq.n	8001320 <HAL_ETH_Init+0x2bc>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001306:	60da      	str	r2, [r3, #12]
 8001308:	e00d      	b.n	8001326 <HAL_ETH_Init+0x2c2>
 800130a:	bf00      	nop
 800130c:	03938700 	.word	0x03938700
 8001310:	0801508c 	.word	0x0801508c
 8001314:	40010000 	.word	0x40010000
 8001318:	01312cff 	.word	0x01312cff
 800131c:	02160ebf 	.word	0x02160ebf
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	2200      	movs	r2, #0
 8001324:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if ((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	f003 0302 	and.w	r3, r3, #2
 800132c:	2b00      	cmp	r3, #0
 800132e:	d003      	beq.n	8001338 <HAL_ETH_Init+0x2d4>
    {
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	2200      	movs	r2, #0
 8001334:	609a      	str	r2, [r3, #8]
 8001336:	e042      	b.n	80013be <HAL_ETH_Init+0x35a>
    }
    else
    {
      /* Set Ethernet speed to 100M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_100M;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800133e:	609a      	str	r2, [r3, #8]
 8001340:	e03d      	b.n	80013be <HAL_ETH_Init+0x35a>
    }
  }
  else /* AutoNegotiation Disable */
  {
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	689b      	ldr	r3, [r3, #8]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d009      	beq.n	800135e <HAL_ETH_Init+0x2fa>
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	689b      	ldr	r3, [r3, #8]
 800134e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001352:	d004      	beq.n	800135e <HAL_ETH_Init+0x2fa>
 8001354:	f240 11bd 	movw	r1, #445	; 0x1bd
 8001358:	481f      	ldr	r0, [pc, #124]	; (80013d8 <HAL_ETH_Init+0x374>)
 800135a:	f7ff f9e0 	bl	800071e <assert_failed>
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	68db      	ldr	r3, [r3, #12]
 8001362:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001366:	d008      	beq.n	800137a <HAL_ETH_Init+0x316>
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	68db      	ldr	r3, [r3, #12]
 800136c:	2b00      	cmp	r3, #0
 800136e:	d004      	beq.n	800137a <HAL_ETH_Init+0x316>
 8001370:	f44f 71df 	mov.w	r1, #446	; 0x1be
 8001374:	4818      	ldr	r0, [pc, #96]	; (80013d8 <HAL_ETH_Init+0x374>)
 8001376:	f7ff f9d2 	bl	800071e <assert_failed>

    /* Set MAC Speed and Duplex Mode */
    if (HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	68db      	ldr	r3, [r3, #12]
 800137e:	08db      	lsrs	r3, r3, #3
 8001380:	b29a      	uxth	r2, r3
                                                 (uint16_t)((heth->Init).Speed >> 1U))) != HAL_OK)
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	689b      	ldr	r3, [r3, #8]
 8001386:	085b      	lsrs	r3, r3, #1
 8001388:	b29b      	uxth	r3, r3
    if (HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 800138a:	4313      	orrs	r3, r2
 800138c:	b29b      	uxth	r3, r3
 800138e:	461a      	mov	r2, r3
 8001390:	2100      	movs	r1, #0
 8001392:	6878      	ldr	r0, [r7, #4]
 8001394:	f000 fb4e 	bl	8001a34 <HAL_ETH_WritePHYRegister>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d00b      	beq.n	80013b6 <HAL_ETH_Init+0x352>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 800139e:	2301      	movs	r3, #1
 80013a0:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 80013a2:	6939      	ldr	r1, [r7, #16]
 80013a4:	6878      	ldr	r0, [r7, #4]
 80013a6:	f000 fedd 	bl	8002164 <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	2201      	movs	r2, #1
 80013ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 80013b2:	2301      	movs	r3, #1
 80013b4:	e00c      	b.n	80013d0 <HAL_ETH_Init+0x36c>
    }

    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 80013b6:	f640 70ff 	movw	r0, #4095	; 0xfff
 80013ba:	f7ff fd21 	bl	8000e00 <HAL_Delay>
  }

  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 80013be:	6939      	ldr	r1, [r7, #16]
 80013c0:	6878      	ldr	r0, [r7, #4]
 80013c2:	f000 fecf 	bl	8002164 <ETH_MACDMAConfig>

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	2201      	movs	r2, #1
 80013ca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Return function status */
  return HAL_OK;
 80013ce:	2300      	movs	r3, #0
}
 80013d0:	4618      	mov	r0, r3
 80013d2:	3720      	adds	r7, #32
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	0801508c 	.word	0x0801508c

080013dc <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff: Pointer to the first TxBuffer list
  * @param  TxBuffCount: Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 80013dc:	b480      	push	{r7}
 80013de:	b087      	sub	sp, #28
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	60f8      	str	r0, [r7, #12]
 80013e4:	60b9      	str	r1, [r7, #8]
 80013e6:	607a      	str	r2, [r7, #4]
 80013e8:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 80013ea:	2300      	movs	r3, #0
 80013ec:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;

  /* Process Locked */
  __HAL_LOCK(heth);
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80013f4:	2b01      	cmp	r3, #1
 80013f6:	d101      	bne.n	80013fc <HAL_ETH_DMATxDescListInit+0x20>
 80013f8:	2302      	movs	r3, #2
 80013fa:	e051      	b.n	80014a0 <HAL_ETH_DMATxDescListInit+0xc4>
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	2201      	movs	r2, #1
 8001400:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	2202      	movs	r2, #2
 8001408:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	68ba      	ldr	r2, [r7, #8]
 8001410:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0U; i < TxBuffCount; i++)
 8001412:	2300      	movs	r3, #0
 8001414:	617b      	str	r3, [r7, #20]
 8001416:	e030      	b.n	800147a <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the ith member of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 8001418:	697b      	ldr	r3, [r7, #20]
 800141a:	011b      	lsls	r3, r3, #4
 800141c:	68ba      	ldr	r2, [r7, #8]
 800141e:	4413      	add	r3, r2
 8001420:	613b      	str	r3, [r7, #16]

    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;
 8001422:	693b      	ldr	r3, [r7, #16]
 8001424:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001428:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i * ETH_TX_BUF_SIZE]);
 800142a:	697b      	ldr	r3, [r7, #20]
 800142c:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8001430:	fb02 f303 	mul.w	r3, r2, r3
 8001434:	687a      	ldr	r2, [r7, #4]
 8001436:	4413      	add	r3, r2
 8001438:	461a      	mov	r2, r3
 800143a:	693b      	ldr	r3, [r7, #16]
 800143c:	609a      	str	r2, [r3, #8]

    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	69db      	ldr	r3, [r3, #28]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d105      	bne.n	8001452 <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 8001446:	693b      	ldr	r3, [r7, #16]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 800144e:	693b      	ldr	r3, [r7, #16]
 8001450:	601a      	str	r2, [r3, #0]
    }

    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if (i < (TxBuffCount - 1U))
 8001452:	683b      	ldr	r3, [r7, #0]
 8001454:	3b01      	subs	r3, #1
 8001456:	697a      	ldr	r2, [r7, #20]
 8001458:	429a      	cmp	r2, r3
 800145a:	d208      	bcs.n	800146e <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab + i + 1U);
 800145c:	697b      	ldr	r3, [r7, #20]
 800145e:	3301      	adds	r3, #1
 8001460:	011b      	lsls	r3, r3, #4
 8001462:	68ba      	ldr	r2, [r7, #8]
 8001464:	4413      	add	r3, r2
 8001466:	461a      	mov	r2, r3
 8001468:	693b      	ldr	r3, [r7, #16]
 800146a:	60da      	str	r2, [r3, #12]
 800146c:	e002      	b.n	8001474 <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;
 800146e:	68ba      	ldr	r2, [r7, #8]
 8001470:	693b      	ldr	r3, [r7, #16]
 8001472:	60da      	str	r2, [r3, #12]
  for (i = 0U; i < TxBuffCount; i++)
 8001474:	697b      	ldr	r3, [r7, #20]
 8001476:	3301      	adds	r3, #1
 8001478:	617b      	str	r3, [r7, #20]
 800147a:	697a      	ldr	r2, [r7, #20]
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	429a      	cmp	r2, r3
 8001480:	d3ca      	bcc.n	8001418 <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }

  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	681a      	ldr	r2, [r3, #0]
 8001486:	68bb      	ldr	r3, [r7, #8]
 8001488:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800148c:	6113      	str	r3, [r2, #16]

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	2201      	movs	r2, #1
 8001492:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	2200      	movs	r2, #0
 800149a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 800149e:	2300      	movs	r3, #0
}
 80014a0:	4618      	mov	r0, r3
 80014a2:	371c      	adds	r7, #28
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bc80      	pop	{r7}
 80014a8:	4770      	bx	lr

080014aa <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff: Pointer to the first RxBuffer list
  * @param  RxBuffCount: Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 80014aa:	b480      	push	{r7}
 80014ac:	b087      	sub	sp, #28
 80014ae:	af00      	add	r7, sp, #0
 80014b0:	60f8      	str	r0, [r7, #12]
 80014b2:	60b9      	str	r1, [r7, #8]
 80014b4:	607a      	str	r2, [r7, #4]
 80014b6:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 80014b8:	2300      	movs	r3, #0
 80014ba:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;

  /* Process Locked */
  __HAL_LOCK(heth);
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80014c2:	2b01      	cmp	r3, #1
 80014c4:	d101      	bne.n	80014ca <HAL_ETH_DMARxDescListInit+0x20>
 80014c6:	2302      	movs	r3, #2
 80014c8:	e055      	b.n	8001576 <HAL_ETH_DMARxDescListInit+0xcc>
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	2201      	movs	r2, #1
 80014ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	2202      	movs	r2, #2
 80014d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab;
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	68ba      	ldr	r2, [r7, #8]
 80014de:	629a      	str	r2, [r3, #40]	; 0x28

  /* Fill each DMARxDesc descriptor with the right values */
  for (i = 0U; i < RxBuffCount; i++)
 80014e0:	2300      	movs	r3, #0
 80014e2:	617b      	str	r3, [r7, #20]
 80014e4:	e034      	b.n	8001550 <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the ith member of the Rx Desc list */
    DMARxDesc = DMARxDescTab + i;
 80014e6:	697b      	ldr	r3, [r7, #20]
 80014e8:	011b      	lsls	r3, r3, #4
 80014ea:	68ba      	ldr	r2, [r7, #8]
 80014ec:	4413      	add	r3, r2
 80014ee:	613b      	str	r3, [r7, #16]

    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 80014f0:	693b      	ldr	r3, [r7, #16]
 80014f2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80014f6:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 80014f8:	693b      	ldr	r3, [r7, #16]
 80014fa:	f244 52f4 	movw	r2, #17908	; 0x45f4
 80014fe:	605a      	str	r2, [r3, #4]

    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i * ETH_RX_BUF_SIZE]);
 8001500:	697b      	ldr	r3, [r7, #20]
 8001502:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8001506:	fb02 f303 	mul.w	r3, r2, r3
 800150a:	687a      	ldr	r2, [r7, #4]
 800150c:	4413      	add	r3, r2
 800150e:	461a      	mov	r2, r3
 8001510:	693b      	ldr	r3, [r7, #16]
 8001512:	609a      	str	r2, [r3, #8]

    if ((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	699b      	ldr	r3, [r3, #24]
 8001518:	2b01      	cmp	r3, #1
 800151a:	d105      	bne.n	8001528 <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 800151c:	693b      	ldr	r3, [r7, #16]
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001524:	693b      	ldr	r3, [r7, #16]
 8001526:	605a      	str	r2, [r3, #4]
    }

    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if (i < (RxBuffCount - 1U))
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	3b01      	subs	r3, #1
 800152c:	697a      	ldr	r2, [r7, #20]
 800152e:	429a      	cmp	r2, r3
 8001530:	d208      	bcs.n	8001544 <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab + i + 1U);
 8001532:	697b      	ldr	r3, [r7, #20]
 8001534:	3301      	adds	r3, #1
 8001536:	011b      	lsls	r3, r3, #4
 8001538:	68ba      	ldr	r2, [r7, #8]
 800153a:	4413      	add	r3, r2
 800153c:	461a      	mov	r2, r3
 800153e:	693b      	ldr	r3, [r7, #16]
 8001540:	60da      	str	r2, [r3, #12]
 8001542:	e002      	b.n	800154a <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab);
 8001544:	68ba      	ldr	r2, [r7, #8]
 8001546:	693b      	ldr	r3, [r7, #16]
 8001548:	60da      	str	r2, [r3, #12]
  for (i = 0U; i < RxBuffCount; i++)
 800154a:	697b      	ldr	r3, [r7, #20]
 800154c:	3301      	adds	r3, #1
 800154e:	617b      	str	r3, [r7, #20]
 8001550:	697a      	ldr	r2, [r7, #20]
 8001552:	683b      	ldr	r3, [r7, #0]
 8001554:	429a      	cmp	r2, r3
 8001556:	d3c6      	bcc.n	80014e6 <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }

  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	681a      	ldr	r2, [r3, #0]
 800155c:	68bb      	ldr	r3, [r7, #8]
 800155e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001562:	60d3      	str	r3, [r2, #12]

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	2201      	movs	r2, #1
 8001568:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	2200      	movs	r2, #0
 8001570:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8001574:	2300      	movs	r3, #0
}
 8001576:	4618      	mov	r0, r3
 8001578:	371c      	adds	r7, #28
 800157a:	46bd      	mov	sp, r7
 800157c:	bc80      	pop	{r7}
 800157e:	4770      	bx	lr

08001580 <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 8001580:	b480      	push	{r7}
 8001582:	b087      	sub	sp, #28
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
 8001588:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0U, size = 0U, i = 0U;
 800158a:	2300      	movs	r3, #0
 800158c:	617b      	str	r3, [r7, #20]
 800158e:	2300      	movs	r3, #0
 8001590:	60fb      	str	r3, [r7, #12]
 8001592:	2300      	movs	r3, #0
 8001594:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(heth);
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800159c:	2b01      	cmp	r3, #1
 800159e:	d101      	bne.n	80015a4 <HAL_ETH_TransmitFrame+0x24>
 80015a0:	2302      	movs	r3, #2
 80015a2:	e0cc      	b.n	800173e <HAL_ETH_TransmitFrame+0x1be>
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	2201      	movs	r2, #1
 80015a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	2202      	movs	r2, #2
 80015b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  if (FrameLength == 0U)
 80015b4:	683b      	ldr	r3, [r7, #0]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d109      	bne.n	80015ce <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	2201      	movs	r2, #1
 80015be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	2200      	movs	r2, #0
 80015c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

    return  HAL_ERROR;
 80015ca:	2301      	movs	r3, #1
 80015cc:	e0b7      	b.n	800173e <HAL_ETH_TransmitFrame+0x1be>
  }

  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if (((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	da09      	bge.n	80015ec <HAL_ETH_TransmitFrame+0x6c>
  {
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	2212      	movs	r2, #18
 80015dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	2200      	movs	r2, #0
 80015e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

    return HAL_ERROR;
 80015e8:	2301      	movs	r3, #1
 80015ea:	e0a8      	b.n	800173e <HAL_ETH_TransmitFrame+0x1be>
  }

  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d915      	bls.n	8001622 <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength / ETH_TX_BUF_SIZE;
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	4a53      	ldr	r2, [pc, #332]	; (8001748 <HAL_ETH_TransmitFrame+0x1c8>)
 80015fa:	fba2 2303 	umull	r2, r3, r2, r3
 80015fe:	0a9b      	lsrs	r3, r3, #10
 8001600:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE)
 8001602:	683a      	ldr	r2, [r7, #0]
 8001604:	4b50      	ldr	r3, [pc, #320]	; (8001748 <HAL_ETH_TransmitFrame+0x1c8>)
 8001606:	fba3 1302 	umull	r1, r3, r3, r2
 800160a:	0a9b      	lsrs	r3, r3, #10
 800160c:	f240 51f4 	movw	r1, #1524	; 0x5f4
 8001610:	fb01 f303 	mul.w	r3, r1, r3
 8001614:	1ad3      	subs	r3, r2, r3
 8001616:	2b00      	cmp	r3, #0
 8001618:	d005      	beq.n	8001626 <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 800161a:	697b      	ldr	r3, [r7, #20]
 800161c:	3301      	adds	r3, #1
 800161e:	617b      	str	r3, [r7, #20]
 8001620:	e001      	b.n	8001626 <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else
  {
    bufcount = 1U;
 8001622:	2301      	movs	r3, #1
 8001624:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1U)
 8001626:	697b      	ldr	r3, [r7, #20]
 8001628:	2b01      	cmp	r3, #1
 800162a:	d11c      	bne.n	8001666 <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |= ETH_DMATXDESC_FS | ETH_DMATXDESC_LS;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001630:	681a      	ldr	r2, [r3, #0]
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001636:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 800163a:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001640:	683a      	ldr	r2, [r7, #0]
 8001642:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8001646:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800164c:	681a      	ldr	r2, [r3, #0]
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001652:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001656:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800165c:	68db      	ldr	r3, [r3, #12]
 800165e:	461a      	mov	r2, r3
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	62da      	str	r2, [r3, #44]	; 0x2c
 8001664:	e04b      	b.n	80016fe <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i = 0U; i < bufcount; i++)
 8001666:	2300      	movs	r3, #0
 8001668:	613b      	str	r3, [r7, #16]
 800166a:	e044      	b.n	80016f6 <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001670:	681a      	ldr	r2, [r3, #0]
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001676:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800167a:	601a      	str	r2, [r3, #0]

      if (i == 0U)
 800167c:	693b      	ldr	r3, [r7, #16]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d107      	bne.n	8001692 <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001686:	681a      	ldr	r2, [r3, #0]
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800168c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001690:	601a      	str	r2, [r3, #0]
      }

      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001696:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800169a:	605a      	str	r2, [r3, #4]

      if (i == (bufcount - 1U))
 800169c:	697b      	ldr	r3, [r7, #20]
 800169e:	3b01      	subs	r3, #1
 80016a0:	693a      	ldr	r2, [r7, #16]
 80016a2:	429a      	cmp	r2, r3
 80016a4:	d116      	bne.n	80016d4 <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016aa:	681a      	ldr	r2, [r3, #0]
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016b0:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80016b4:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount - 1U) * ETH_TX_BUF_SIZE;
 80016b6:	697b      	ldr	r3, [r7, #20]
 80016b8:	4a24      	ldr	r2, [pc, #144]	; (800174c <HAL_ETH_TransmitFrame+0x1cc>)
 80016ba:	fb03 f202 	mul.w	r2, r3, r2
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	4413      	add	r3, r2
 80016c2:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 80016c6:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016cc:	68fa      	ldr	r2, [r7, #12]
 80016ce:	f3c2 020c 	ubfx	r2, r2, #0, #13
 80016d2:	605a      	str	r2, [r3, #4]
      }

      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016d8:	681a      	ldr	r2, [r3, #0]
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016de:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80016e2:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016e8:	68db      	ldr	r3, [r3, #12]
 80016ea:	461a      	mov	r2, r3
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i = 0U; i < bufcount; i++)
 80016f0:	693b      	ldr	r3, [r7, #16]
 80016f2:	3301      	adds	r3, #1
 80016f4:	613b      	str	r3, [r7, #16]
 80016f6:	693a      	ldr	r2, [r7, #16]
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	429a      	cmp	r2, r3
 80016fc:	d3b6      	bcc.n	800166c <HAL_ETH_TransmitFrame+0xec>
    }
  }

  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001706:	695b      	ldr	r3, [r3, #20]
 8001708:	f003 0304 	and.w	r3, r3, #4
 800170c:	2b00      	cmp	r3, #0
 800170e:	d00d      	beq.n	800172c <HAL_ETH_TransmitFrame+0x1ac>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001718:	461a      	mov	r2, r3
 800171a:	2304      	movs	r3, #4
 800171c:	6153      	str	r3, [r2, #20]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0U;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001726:	461a      	mov	r2, r3
 8001728:	2300      	movs	r3, #0
 800172a:	6053      	str	r3, [r2, #4]
  }

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	2201      	movs	r2, #1
 8001730:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	2200      	movs	r2, #0
 8001738:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 800173c:	2300      	movs	r3, #0
}
 800173e:	4618      	mov	r0, r3
 8001740:	371c      	adds	r7, #28
 8001742:	46bd      	mov	sp, r7
 8001744:	bc80      	pop	{r7}
 8001746:	4770      	bx	lr
 8001748:	ac02b00b 	.word	0xac02b00b
 800174c:	fffffa0c 	.word	0xfffffa0c

08001750 <HAL_ETH_GetReceivedFrame_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame_IT(ETH_HandleTypeDef *heth)
{
 8001750:	b480      	push	{r7}
 8001752:	b085      	sub	sp, #20
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
  uint32_t descriptorscancounter = 0U;
 8001758:	2300      	movs	r3, #0
 800175a:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(heth);
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001762:	2b01      	cmp	r3, #1
 8001764:	d101      	bne.n	800176a <HAL_ETH_GetReceivedFrame_IT+0x1a>
 8001766:	2302      	movs	r3, #2
 8001768:	e074      	b.n	8001854 <HAL_ETH_GetReceivedFrame_IT+0x104>
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	2201      	movs	r2, #1
 800176e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set ETH HAL State to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	2202      	movs	r2, #2
 8001776:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Scan descriptors owned by CPU */
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 800177a:	e05a      	b.n	8001832 <HAL_ETH_GetReceivedFrame_IT+0xe2>
  {
    /* Just for security */
    descriptorscancounter++;
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	3301      	adds	r3, #1
 8001780:	60fb      	str	r3, [r7, #12]

    /* Check if first segment in frame */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET) && ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)) */
    if ((heth->RxDesc->Status & (ETH_DMARXDESC_FS | ETH_DMARXDESC_LS)) == (uint32_t)ETH_DMARXDESC_FS)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800178c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001790:	d10d      	bne.n	80017ae <HAL_ETH_GetReceivedFrame_IT+0x5e>
    {
      heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	631a      	str	r2, [r3, #48]	; 0x30
      heth->RxFrameInfos.SegCount = 1U;
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	2201      	movs	r2, #1
 800179e:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef *)(heth->RxDesc->Buffer2NextDescAddr);
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017a4:	68db      	ldr	r3, [r3, #12]
 80017a6:	461a      	mov	r2, r3
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	629a      	str	r2, [r3, #40]	; 0x28
 80017ac:	e041      	b.n	8001832 <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Check if intermediate segment */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)&& ((heth->RxDesc->Status & ETH_DMARXDESC_FS) == (uint32_t)RESET)) */
    else if ((heth->RxDesc->Status & (ETH_DMARXDESC_LS | ETH_DMARXDESC_FS)) == (uint32_t)RESET)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d10b      	bne.n	80017d4 <HAL_ETH_GetReceivedFrame_IT+0x84>
    {
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017c0:	1c5a      	adds	r2, r3, #1
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef *)(heth->RxDesc->Buffer2NextDescAddr);
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017ca:	68db      	ldr	r3, [r3, #12]
 80017cc:	461a      	mov	r2, r3
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	629a      	str	r2, [r3, #40]	; 0x28
 80017d2:	e02e      	b.n	8001832 <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Should be last segment */
    else
    {
      /* Last segment */
      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	635a      	str	r2, [r3, #52]	; 0x34

      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017e0:	1c5a      	adds	r2, r3, #1
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	639a      	str	r2, [r3, #56]	; 0x38

      /* Check if last segment is first segment: one segment contains the frame */
      if ((heth->RxFrameInfos.SegCount) == 1U)
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017ea:	2b01      	cmp	r3, #1
 80017ec:	d103      	bne.n	80017f6 <HAL_ETH_GetReceivedFrame_IT+0xa6>
      {
        heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	631a      	str	r2, [r3, #48]	; 0x30
      }

      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4U;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	0c1b      	lsrs	r3, r3, #16
 80017fe:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8001802:	1f1a      	subs	r2, r3, #4
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Get the address of the buffer start address */
      heth->RxFrameInfos.buffer = ((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180c:	689a      	ldr	r2, [r3, #8]
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	641a      	str	r2, [r3, #64]	; 0x40

      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef *)(heth->RxDesc->Buffer2NextDescAddr);
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001816:	68db      	ldr	r3, [r3, #12]
 8001818:	461a      	mov	r2, r3
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set HAL State to Ready */
      heth->State = HAL_ETH_STATE_READY;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	2201      	movs	r2, #1
 8001822:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	2200      	movs	r2, #0
 800182a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

      /* Return function status */
      return HAL_OK;
 800182e:	2300      	movs	r3, #0
 8001830:	e010      	b.n	8001854 <HAL_ETH_GetReceivedFrame_IT+0x104>
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	2b00      	cmp	r3, #0
 800183a:	db02      	blt.n	8001842 <HAL_ETH_GetReceivedFrame_IT+0xf2>
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	2b07      	cmp	r3, #7
 8001840:	d99c      	bls.n	800177c <HAL_ETH_GetReceivedFrame_IT+0x2c>
    }
  }

  /* Set HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	2201      	movs	r2, #1
 8001846:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	2200      	movs	r2, #0
 800184e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_ERROR;
 8001852:	2301      	movs	r3, #1
}
 8001854:	4618      	mov	r0, r3
 8001856:	3714      	adds	r7, #20
 8001858:	46bd      	mov	sp, r7
 800185a:	bc80      	pop	{r7}
 800185c:	4770      	bx	lr

0800185e <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 800185e:	b580      	push	{r7, lr}
 8001860:	b082      	sub	sp, #8
 8001862:	af00      	add	r7, sp, #0
 8001864:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R))
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800186e:	695b      	ldr	r3, [r3, #20]
 8001870:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001874:	2b40      	cmp	r3, #64	; 0x40
 8001876:	d112      	bne.n	800189e <HAL_ETH_IRQHandler+0x40>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8001878:	6878      	ldr	r0, [r7, #4]
 800187a:	f002 fe99 	bl	80045b0 <HAL_ETH_RxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001886:	461a      	mov	r2, r3
 8001888:	2340      	movs	r3, #64	; 0x40
 800188a:	6153      	str	r3, [r2, #20]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	2201      	movs	r2, #1
 8001890:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	2200      	movs	r2, #0
 8001898:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800189c:	e01a      	b.n	80018d4 <HAL_ETH_IRQHandler+0x76>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T))
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80018a6:	695b      	ldr	r3, [r3, #20]
 80018a8:	f003 0301 	and.w	r3, r3, #1
 80018ac:	2b01      	cmp	r3, #1
 80018ae:	d111      	bne.n	80018d4 <HAL_ETH_IRQHandler+0x76>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*  Call resgistered Transfer complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 80018b0:	6878      	ldr	r0, [r7, #4]
 80018b2:	f000 f838 	bl	8001926 <HAL_ETH_TxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80018be:	461a      	mov	r2, r3
 80018c0:	2301      	movs	r3, #1
 80018c2:	6153      	str	r3, [r2, #20]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	2201      	movs	r2, #1
 80018c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	2200      	movs	r2, #0
 80018d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }

  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80018dc:	461a      	mov	r2, r3
 80018de:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80018e2:	6153      	str	r3, [r2, #20]

  /* ETH DMA Error */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80018ec:	695b      	ldr	r3, [r3, #20]
 80018ee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80018f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80018f6:	d112      	bne.n	800191e <HAL_ETH_IRQHandler+0xc0>
  {
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 80018f8:	6878      	ldr	r0, [r7, #4]
 80018fa:	f000 f81d 	bl	8001938 <HAL_ETH_ErrorCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001906:	461a      	mov	r2, r3
 8001908:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800190c:	6153      	str	r3, [r2, #20]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	2201      	movs	r2, #1
 8001912:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2200      	movs	r2, #0
 800191a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
}
 800191e:	bf00      	nop
 8001920:	3708      	adds	r7, #8
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}

08001926 <HAL_ETH_TxCpltCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 8001926:	b480      	push	{r7}
 8001928:	b083      	sub	sp, #12
 800192a:	af00      	add	r7, sp, #0
 800192c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 800192e:	bf00      	nop
 8001930:	370c      	adds	r7, #12
 8001932:	46bd      	mov	sp, r7
 8001934:	bc80      	pop	{r7}
 8001936:	4770      	bx	lr

08001938 <HAL_ETH_ErrorCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 8001938:	b480      	push	{r7}
 800193a:	b083      	sub	sp, #12
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 8001940:	bf00      	nop
 8001942:	370c      	adds	r7, #12
 8001944:	46bd      	mov	sp, r7
 8001946:	bc80      	pop	{r7}
 8001948:	4770      	bx	lr
	...

0800194c <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue: PHY register value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b086      	sub	sp, #24
 8001950:	af00      	add	r7, sp, #0
 8001952:	60f8      	str	r0, [r7, #12]
 8001954:	460b      	mov	r3, r1
 8001956:	607a      	str	r2, [r7, #4]
 8001958:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 800195a:	2300      	movs	r3, #0
 800195c:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 800195e:	2300      	movs	r3, #0
 8001960:	613b      	str	r3, [r7, #16]

  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	8a1b      	ldrh	r3, [r3, #16]
 8001966:	2b20      	cmp	r3, #32
 8001968:	d904      	bls.n	8001974 <HAL_ETH_ReadPHYRegister+0x28>
 800196a:	f240 5109 	movw	r1, #1289	; 0x509
 800196e:	4830      	ldr	r0, [pc, #192]	; (8001a30 <HAL_ETH_ReadPHYRegister+0xe4>)
 8001970:	f7fe fed5 	bl	800071e <assert_failed>

  /* Check the ETH peripheral state */
  if (heth->State == HAL_ETH_STATE_BUSY_RD)
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800197a:	b2db      	uxtb	r3, r3
 800197c:	2b82      	cmp	r3, #130	; 0x82
 800197e:	d101      	bne.n	8001984 <HAL_ETH_ReadPHYRegister+0x38>
  {
    return HAL_BUSY;
 8001980:	2302      	movs	r3, #2
 8001982:	e050      	b.n	8001a26 <HAL_ETH_ReadPHYRegister+0xda>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	2282      	movs	r2, #130	; 0x82
 8001988:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	691b      	ldr	r3, [r3, #16]
 8001992:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8001994:	697b      	ldr	r3, [r7, #20]
 8001996:	f003 031c 	and.w	r3, r3, #28
 800199a:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= (((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	8a1b      	ldrh	r3, [r3, #16]
 80019a0:	02db      	lsls	r3, r3, #11
 80019a2:	b29b      	uxth	r3, r3
 80019a4:	697a      	ldr	r2, [r7, #20]
 80019a6:	4313      	orrs	r3, r2
 80019a8:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 80019aa:	897b      	ldrh	r3, [r7, #10]
 80019ac:	019b      	lsls	r3, r3, #6
 80019ae:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 80019b2:	697a      	ldr	r2, [r7, #20]
 80019b4:	4313      	orrs	r3, r2
 80019b6:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 80019b8:	697b      	ldr	r3, [r7, #20]
 80019ba:	f023 0302 	bic.w	r3, r3, #2
 80019be:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 80019c0:	697b      	ldr	r3, [r7, #20]
 80019c2:	f043 0301 	orr.w	r3, r3, #1
 80019c6:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	697a      	ldr	r2, [r7, #20]
 80019ce:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 80019d0:	f7ff fa0c 	bl	8000dec <HAL_GetTick>
 80019d4:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80019d6:	e015      	b.n	8001a04 <HAL_ETH_ReadPHYRegister+0xb8>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 80019d8:	f7ff fa08 	bl	8000dec <HAL_GetTick>
 80019dc:	4602      	mov	r2, r0
 80019de:	693b      	ldr	r3, [r7, #16]
 80019e0:	1ad3      	subs	r3, r2, r3
 80019e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019e6:	d309      	bcc.n	80019fc <HAL_ETH_ReadPHYRegister+0xb0>
    {
      heth->State = HAL_ETH_STATE_READY;
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	2201      	movs	r2, #1
 80019ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	2200      	movs	r2, #0
 80019f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

      return HAL_TIMEOUT;
 80019f8:	2303      	movs	r3, #3
 80019fa:	e014      	b.n	8001a26 <HAL_ETH_ReadPHYRegister+0xda>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	691b      	ldr	r3, [r3, #16]
 8001a02:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8001a04:	697b      	ldr	r3, [r7, #20]
 8001a06:	f003 0301 	and.w	r3, r3, #1
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d1e4      	bne.n	80019d8 <HAL_ETH_ReadPHYRegister+0x8c>
  }

  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	695b      	ldr	r3, [r3, #20]
 8001a14:	b29b      	uxth	r3, r3
 8001a16:	461a      	mov	r2, r3
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	601a      	str	r2, [r3, #0]

  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	2201      	movs	r2, #1
 8001a20:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Return function status */
  return HAL_OK;
 8001a24:	2300      	movs	r3, #0
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	3718      	adds	r7, #24
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	0801508c 	.word	0x0801508c

08001a34 <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b086      	sub	sp, #24
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	60f8      	str	r0, [r7, #12]
 8001a3c:	460b      	mov	r3, r1
 8001a3e:	607a      	str	r2, [r7, #4]
 8001a40:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 8001a42:	2300      	movs	r3, #0
 8001a44:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8001a46:	2300      	movs	r3, #0
 8001a48:	613b      	str	r3, [r7, #16]

  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	8a1b      	ldrh	r3, [r3, #16]
 8001a4e:	2b20      	cmp	r3, #32
 8001a50:	d904      	bls.n	8001a5c <HAL_ETH_WritePHYRegister+0x28>
 8001a52:	f240 5151 	movw	r1, #1361	; 0x551
 8001a56:	482f      	ldr	r0, [pc, #188]	; (8001b14 <HAL_ETH_WritePHYRegister+0xe0>)
 8001a58:	f7fe fe61 	bl	800071e <assert_failed>

  /* Check the ETH peripheral state */
  if (heth->State == HAL_ETH_STATE_BUSY_WR)
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001a62:	b2db      	uxtb	r3, r3
 8001a64:	2b42      	cmp	r3, #66	; 0x42
 8001a66:	d101      	bne.n	8001a6c <HAL_ETH_WritePHYRegister+0x38>
  {
    return HAL_BUSY;
 8001a68:	2302      	movs	r3, #2
 8001a6a:	e04e      	b.n	8001b0a <HAL_ETH_WritePHYRegister+0xd6>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	2242      	movs	r2, #66	; 0x42
 8001a70:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	691b      	ldr	r3, [r3, #16]
 8001a7a:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8001a7c:	697b      	ldr	r3, [r7, #20]
 8001a7e:	f003 031c 	and.w	r3, r3, #28
 8001a82:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= (((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	8a1b      	ldrh	r3, [r3, #16]
 8001a88:	02db      	lsls	r3, r3, #11
 8001a8a:	b29b      	uxth	r3, r3
 8001a8c:	697a      	ldr	r2, [r7, #20]
 8001a8e:	4313      	orrs	r3, r2
 8001a90:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 8001a92:	897b      	ldrh	r3, [r7, #10]
 8001a94:	019b      	lsls	r3, r3, #6
 8001a96:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8001a9a:	697a      	ldr	r2, [r7, #20]
 8001a9c:	4313      	orrs	r3, r2
 8001a9e:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	f043 0302 	orr.w	r3, r3, #2
 8001aa6:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	f043 0301 	orr.w	r3, r3, #1
 8001aae:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	b29a      	uxth	r2, r3
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	697a      	ldr	r2, [r7, #20]
 8001ac0:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001ac2:	f7ff f993 	bl	8000dec <HAL_GetTick>
 8001ac6:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8001ac8:	e015      	b.n	8001af6 <HAL_ETH_WritePHYRegister+0xc2>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 8001aca:	f7ff f98f 	bl	8000dec <HAL_GetTick>
 8001ace:	4602      	mov	r2, r0
 8001ad0:	693b      	ldr	r3, [r7, #16]
 8001ad2:	1ad3      	subs	r3, r2, r3
 8001ad4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ad8:	d309      	bcc.n	8001aee <HAL_ETH_WritePHYRegister+0xba>
    {
      heth->State = HAL_ETH_STATE_READY;
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	2201      	movs	r2, #1
 8001ade:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

      return HAL_TIMEOUT;
 8001aea:	2303      	movs	r3, #3
 8001aec:	e00d      	b.n	8001b0a <HAL_ETH_WritePHYRegister+0xd6>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	691b      	ldr	r3, [r3, #16]
 8001af4:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8001af6:	697b      	ldr	r3, [r7, #20]
 8001af8:	f003 0301 	and.w	r3, r3, #1
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d1e4      	bne.n	8001aca <HAL_ETH_WritePHYRegister+0x96>
  }

  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	2201      	movs	r2, #1
 8001b04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Return function status */
  return HAL_OK;
 8001b08:	2300      	movs	r3, #0
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3718      	adds	r7, #24
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	0801508c 	.word	0x0801508c

08001b18 <HAL_ETH_Start>:
 * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 *         the configuration information for ETHERNET module
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001b26:	2b01      	cmp	r3, #1
 8001b28:	d101      	bne.n	8001b2e <HAL_ETH_Start+0x16>
 8001b2a:	2302      	movs	r3, #2
 8001b2c:	e01f      	b.n	8001b6e <HAL_ETH_Start+0x56>
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2201      	movs	r2, #1
 8001b32:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	2202      	movs	r2, #2
 8001b3a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 8001b3e:	6878      	ldr	r0, [r7, #4]
 8001b40:	f000 fd1a 	bl	8002578 <ETH_MACTransmissionEnable>

  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 8001b44:	6878      	ldr	r0, [r7, #4]
 8001b46:	f000 fd51 	bl	80025ec <ETH_MACReceptionEnable>

  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8001b4a:	6878      	ldr	r0, [r7, #4]
 8001b4c:	f000 fddc 	bl	8002708 <ETH_FlushTransmitFIFO>

  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 8001b50:	6878      	ldr	r0, [r7, #4]
 8001b52:	f000 fd85 	bl	8002660 <ETH_DMATransmissionEnable>

  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 8001b56:	6878      	ldr	r0, [r7, #4]
 8001b58:	f000 fdac 	bl	80026b4 <ETH_DMAReceptionEnable>

  /* Set the ETH state to READY*/
  heth->State = HAL_ETH_STATE_READY;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	2201      	movs	r2, #1
 8001b60:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	2200      	movs	r2, #0
 8001b68:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8001b6c:	2300      	movs	r3, #0
}
 8001b6e:	4618      	mov	r0, r3
 8001b70:	3708      	adds	r7, #8
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}

08001b76 <HAL_ETH_Stop>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{
 8001b76:	b580      	push	{r7, lr}
 8001b78:	b082      	sub	sp, #8
 8001b7a:	af00      	add	r7, sp, #0
 8001b7c:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001b84:	2b01      	cmp	r3, #1
 8001b86:	d101      	bne.n	8001b8c <HAL_ETH_Stop+0x16>
 8001b88:	2302      	movs	r3, #2
 8001b8a:	e01f      	b.n	8001bcc <HAL_ETH_Stop+0x56>
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2201      	movs	r2, #1
 8001b90:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	2202      	movs	r2, #2
 8001b98:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Stop DMA transmission */
  ETH_DMATransmissionDisable(heth);
 8001b9c:	6878      	ldr	r0, [r7, #4]
 8001b9e:	f000 fd74 	bl	800268a <ETH_DMATransmissionDisable>

  /* Stop DMA reception */
  ETH_DMAReceptionDisable(heth);
 8001ba2:	6878      	ldr	r0, [r7, #4]
 8001ba4:	f000 fd9b 	bl	80026de <ETH_DMAReceptionDisable>

  /* Disable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionDisable(heth);
 8001ba8:	6878      	ldr	r0, [r7, #4]
 8001baa:	f000 fd3c 	bl	8002626 <ETH_MACReceptionDisable>

  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8001bae:	6878      	ldr	r0, [r7, #4]
 8001bb0:	f000 fdaa 	bl	8002708 <ETH_FlushTransmitFIFO>

  /* Disable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionDisable(heth);
 8001bb4:	6878      	ldr	r0, [r7, #4]
 8001bb6:	f000 fcfc 	bl	80025b2 <ETH_MACTransmissionDisable>

  /* Set the ETH state*/
  heth->State = HAL_ETH_STATE_READY;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8001bca:	2300      	movs	r3, #0
}
 8001bcc:	4618      	mov	r0, r3
 8001bce:	3708      	adds	r7, #8
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}

08001bd4 <HAL_ETH_ConfigMAC>:
  *         the configuration information for ETHERNET module
  * @param  macconf: MAC Configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b084      	sub	sp, #16
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
 8001bdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0U;
 8001bde:	2300      	movs	r3, #0
 8001be0:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(heth);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001be8:	2b01      	cmp	r3, #1
 8001bea:	d101      	bne.n	8001bf0 <HAL_ETH_ConfigMAC+0x1c>
 8001bec:	2302      	movs	r3, #2
 8001bee:	e2b5      	b.n	800215c <HAL_ETH_ConfigMAC+0x588>
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2201      	movs	r2, #1
 8001bf4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2202      	movs	r2, #2
 8001bfc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  assert_param(IS_ETH_SPEED(heth->Init.Speed));
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	689b      	ldr	r3, [r3, #8]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d009      	beq.n	8001c1c <HAL_ETH_ConfigMAC+0x48>
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	689b      	ldr	r3, [r3, #8]
 8001c0c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001c10:	d004      	beq.n	8001c1c <HAL_ETH_ConfigMAC+0x48>
 8001c12:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8001c16:	4896      	ldr	r0, [pc, #600]	; (8001e70 <HAL_ETH_ConfigMAC+0x29c>)
 8001c18:	f7fe fd81 	bl	800071e <assert_failed>
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	68db      	ldr	r3, [r3, #12]
 8001c20:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001c24:	d008      	beq.n	8001c38 <HAL_ETH_ConfigMAC+0x64>
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	68db      	ldr	r3, [r3, #12]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d004      	beq.n	8001c38 <HAL_ETH_ConfigMAC+0x64>
 8001c2e:	f240 6101 	movw	r1, #1537	; 0x601
 8001c32:	488f      	ldr	r0, [pc, #572]	; (8001e70 <HAL_ETH_ConfigMAC+0x29c>)
 8001c34:	f7fe fd73 	bl	800071e <assert_failed>

  if (macconf != NULL)
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	f000 8266 	beq.w	800210c <HAL_ETH_ConfigMAC+0x538>
  {
    /* Check the parameters */
    assert_param(IS_ETH_WATCHDOG(macconf->Watchdog));
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d009      	beq.n	8001c5c <HAL_ETH_ConfigMAC+0x88>
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001c50:	d004      	beq.n	8001c5c <HAL_ETH_ConfigMAC+0x88>
 8001c52:	f240 6106 	movw	r1, #1542	; 0x606
 8001c56:	4886      	ldr	r0, [pc, #536]	; (8001e70 <HAL_ETH_ConfigMAC+0x29c>)
 8001c58:	f7fe fd61 	bl	800071e <assert_failed>
    assert_param(IS_ETH_JABBER(macconf->Jabber));
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d009      	beq.n	8001c78 <HAL_ETH_ConfigMAC+0xa4>
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001c6c:	d004      	beq.n	8001c78 <HAL_ETH_ConfigMAC+0xa4>
 8001c6e:	f240 6107 	movw	r1, #1543	; 0x607
 8001c72:	487f      	ldr	r0, [pc, #508]	; (8001e70 <HAL_ETH_ConfigMAC+0x29c>)
 8001c74:	f7fe fd53 	bl	800071e <assert_failed>
    assert_param(IS_ETH_INTER_FRAME_GAP(macconf->InterFrameGap));
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	689b      	ldr	r3, [r3, #8]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d027      	beq.n	8001cd0 <HAL_ETH_ConfigMAC+0xfc>
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	689b      	ldr	r3, [r3, #8]
 8001c84:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001c88:	d022      	beq.n	8001cd0 <HAL_ETH_ConfigMAC+0xfc>
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	689b      	ldr	r3, [r3, #8]
 8001c8e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001c92:	d01d      	beq.n	8001cd0 <HAL_ETH_ConfigMAC+0xfc>
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	689b      	ldr	r3, [r3, #8]
 8001c98:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8001c9c:	d018      	beq.n	8001cd0 <HAL_ETH_ConfigMAC+0xfc>
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	689b      	ldr	r3, [r3, #8]
 8001ca2:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8001ca6:	d013      	beq.n	8001cd0 <HAL_ETH_ConfigMAC+0xfc>
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	689b      	ldr	r3, [r3, #8]
 8001cac:	f5b3 2f20 	cmp.w	r3, #655360	; 0xa0000
 8001cb0:	d00e      	beq.n	8001cd0 <HAL_ETH_ConfigMAC+0xfc>
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	689b      	ldr	r3, [r3, #8]
 8001cb6:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8001cba:	d009      	beq.n	8001cd0 <HAL_ETH_ConfigMAC+0xfc>
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	689b      	ldr	r3, [r3, #8]
 8001cc0:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001cc4:	d004      	beq.n	8001cd0 <HAL_ETH_ConfigMAC+0xfc>
 8001cc6:	f44f 61c1 	mov.w	r1, #1544	; 0x608
 8001cca:	4869      	ldr	r0, [pc, #420]	; (8001e70 <HAL_ETH_ConfigMAC+0x29c>)
 8001ccc:	f7fe fd27 	bl	800071e <assert_failed>
    assert_param(IS_ETH_CARRIER_SENSE(macconf->CarrierSense));
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	68db      	ldr	r3, [r3, #12]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d009      	beq.n	8001cec <HAL_ETH_ConfigMAC+0x118>
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	68db      	ldr	r3, [r3, #12]
 8001cdc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ce0:	d004      	beq.n	8001cec <HAL_ETH_ConfigMAC+0x118>
 8001ce2:	f240 6109 	movw	r1, #1545	; 0x609
 8001ce6:	4862      	ldr	r0, [pc, #392]	; (8001e70 <HAL_ETH_ConfigMAC+0x29c>)
 8001ce8:	f7fe fd19 	bl	800071e <assert_failed>
    assert_param(IS_ETH_RECEIVE_OWN(macconf->ReceiveOwn));
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	691b      	ldr	r3, [r3, #16]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d009      	beq.n	8001d08 <HAL_ETH_ConfigMAC+0x134>
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	691b      	ldr	r3, [r3, #16]
 8001cf8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001cfc:	d004      	beq.n	8001d08 <HAL_ETH_ConfigMAC+0x134>
 8001cfe:	f240 610a 	movw	r1, #1546	; 0x60a
 8001d02:	485b      	ldr	r0, [pc, #364]	; (8001e70 <HAL_ETH_ConfigMAC+0x29c>)
 8001d04:	f7fe fd0b 	bl	800071e <assert_failed>
    assert_param(IS_ETH_LOOPBACK_MODE(macconf->LoopbackMode));
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	695b      	ldr	r3, [r3, #20]
 8001d0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001d10:	d008      	beq.n	8001d24 <HAL_ETH_ConfigMAC+0x150>
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	695b      	ldr	r3, [r3, #20]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d004      	beq.n	8001d24 <HAL_ETH_ConfigMAC+0x150>
 8001d1a:	f240 610b 	movw	r1, #1547	; 0x60b
 8001d1e:	4854      	ldr	r0, [pc, #336]	; (8001e70 <HAL_ETH_ConfigMAC+0x29c>)
 8001d20:	f7fe fcfd 	bl	800071e <assert_failed>
    assert_param(IS_ETH_CHECKSUM_OFFLOAD(macconf->ChecksumOffload));
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	699b      	ldr	r3, [r3, #24]
 8001d28:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d2c:	d008      	beq.n	8001d40 <HAL_ETH_ConfigMAC+0x16c>
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	699b      	ldr	r3, [r3, #24]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d004      	beq.n	8001d40 <HAL_ETH_ConfigMAC+0x16c>
 8001d36:	f240 610c 	movw	r1, #1548	; 0x60c
 8001d3a:	484d      	ldr	r0, [pc, #308]	; (8001e70 <HAL_ETH_ConfigMAC+0x29c>)
 8001d3c:	f7fe fcef 	bl	800071e <assert_failed>
    assert_param(IS_ETH_RETRY_TRANSMISSION(macconf->RetryTransmission));
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	69db      	ldr	r3, [r3, #28]
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d009      	beq.n	8001d5c <HAL_ETH_ConfigMAC+0x188>
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	69db      	ldr	r3, [r3, #28]
 8001d4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001d50:	d004      	beq.n	8001d5c <HAL_ETH_ConfigMAC+0x188>
 8001d52:	f240 610d 	movw	r1, #1549	; 0x60d
 8001d56:	4846      	ldr	r0, [pc, #280]	; (8001e70 <HAL_ETH_ConfigMAC+0x29c>)
 8001d58:	f7fe fce1 	bl	800071e <assert_failed>
    assert_param(IS_ETH_AUTOMATIC_PADCRC_STRIP(macconf->AutomaticPadCRCStrip));
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	6a1b      	ldr	r3, [r3, #32]
 8001d60:	2b80      	cmp	r3, #128	; 0x80
 8001d62:	d008      	beq.n	8001d76 <HAL_ETH_ConfigMAC+0x1a2>
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	6a1b      	ldr	r3, [r3, #32]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d004      	beq.n	8001d76 <HAL_ETH_ConfigMAC+0x1a2>
 8001d6c:	f240 610e 	movw	r1, #1550	; 0x60e
 8001d70:	483f      	ldr	r0, [pc, #252]	; (8001e70 <HAL_ETH_ConfigMAC+0x29c>)
 8001d72:	f7fe fcd4 	bl	800071e <assert_failed>
    assert_param(IS_ETH_BACKOFF_LIMIT(macconf->BackOffLimit));
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d010      	beq.n	8001da0 <HAL_ETH_ConfigMAC+0x1cc>
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d82:	2b20      	cmp	r3, #32
 8001d84:	d00c      	beq.n	8001da0 <HAL_ETH_ConfigMAC+0x1cc>
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d8a:	2b40      	cmp	r3, #64	; 0x40
 8001d8c:	d008      	beq.n	8001da0 <HAL_ETH_ConfigMAC+0x1cc>
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d92:	2b60      	cmp	r3, #96	; 0x60
 8001d94:	d004      	beq.n	8001da0 <HAL_ETH_ConfigMAC+0x1cc>
 8001d96:	f240 610f 	movw	r1, #1551	; 0x60f
 8001d9a:	4835      	ldr	r0, [pc, #212]	; (8001e70 <HAL_ETH_ConfigMAC+0x29c>)
 8001d9c:	f7fe fcbf 	bl	800071e <assert_failed>
    assert_param(IS_ETH_DEFERRAL_CHECK(macconf->DeferralCheck));
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001da4:	2b10      	cmp	r3, #16
 8001da6:	d008      	beq.n	8001dba <HAL_ETH_ConfigMAC+0x1e6>
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d004      	beq.n	8001dba <HAL_ETH_ConfigMAC+0x1e6>
 8001db0:	f44f 61c2 	mov.w	r1, #1552	; 0x610
 8001db4:	482e      	ldr	r0, [pc, #184]	; (8001e70 <HAL_ETH_ConfigMAC+0x29c>)
 8001db6:	f7fe fcb2 	bl	800071e <assert_failed>
    assert_param(IS_ETH_RECEIVE_ALL(macconf->ReceiveAll));
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dbe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001dc2:	d008      	beq.n	8001dd6 <HAL_ETH_ConfigMAC+0x202>
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d004      	beq.n	8001dd6 <HAL_ETH_ConfigMAC+0x202>
 8001dcc:	f240 6111 	movw	r1, #1553	; 0x611
 8001dd0:	4827      	ldr	r0, [pc, #156]	; (8001e70 <HAL_ETH_ConfigMAC+0x29c>)
 8001dd2:	f7fe fca4 	bl	800071e <assert_failed>
    assert_param(IS_ETH_SOURCE_ADDR_FILTER(macconf->SourceAddrFilter));
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dda:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001dde:	d00d      	beq.n	8001dfc <HAL_ETH_ConfigMAC+0x228>
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001de4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001de8:	d008      	beq.n	8001dfc <HAL_ETH_ConfigMAC+0x228>
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d004      	beq.n	8001dfc <HAL_ETH_ConfigMAC+0x228>
 8001df2:	f240 6112 	movw	r1, #1554	; 0x612
 8001df6:	481e      	ldr	r0, [pc, #120]	; (8001e70 <HAL_ETH_ConfigMAC+0x29c>)
 8001df8:	f7fe fc91 	bl	800071e <assert_failed>
    assert_param(IS_ETH_CONTROL_FRAMES(macconf->PassControlFrames));
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e00:	2b40      	cmp	r3, #64	; 0x40
 8001e02:	d00c      	beq.n	8001e1e <HAL_ETH_ConfigMAC+0x24a>
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e08:	2b80      	cmp	r3, #128	; 0x80
 8001e0a:	d008      	beq.n	8001e1e <HAL_ETH_ConfigMAC+0x24a>
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e10:	2bc0      	cmp	r3, #192	; 0xc0
 8001e12:	d004      	beq.n	8001e1e <HAL_ETH_ConfigMAC+0x24a>
 8001e14:	f240 6113 	movw	r1, #1555	; 0x613
 8001e18:	4815      	ldr	r0, [pc, #84]	; (8001e70 <HAL_ETH_ConfigMAC+0x29c>)
 8001e1a:	f7fe fc80 	bl	800071e <assert_failed>
    assert_param(IS_ETH_BROADCAST_FRAMES_RECEPTION(macconf->BroadcastFramesReception));
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d008      	beq.n	8001e38 <HAL_ETH_ConfigMAC+0x264>
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e2a:	2b20      	cmp	r3, #32
 8001e2c:	d004      	beq.n	8001e38 <HAL_ETH_ConfigMAC+0x264>
 8001e2e:	f240 6114 	movw	r1, #1556	; 0x614
 8001e32:	480f      	ldr	r0, [pc, #60]	; (8001e70 <HAL_ETH_ConfigMAC+0x29c>)
 8001e34:	f7fe fc73 	bl	800071e <assert_failed>
    assert_param(IS_ETH_DESTINATION_ADDR_FILTER(macconf->DestinationAddrFilter));
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d008      	beq.n	8001e52 <HAL_ETH_ConfigMAC+0x27e>
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e44:	2b08      	cmp	r3, #8
 8001e46:	d004      	beq.n	8001e52 <HAL_ETH_ConfigMAC+0x27e>
 8001e48:	f240 6115 	movw	r1, #1557	; 0x615
 8001e4c:	4808      	ldr	r0, [pc, #32]	; (8001e70 <HAL_ETH_ConfigMAC+0x29c>)
 8001e4e:	f7fe fc66 	bl	800071e <assert_failed>
    assert_param(IS_ETH_PROMISCUOUS_MODE(macconf->PromiscuousMode));
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e56:	2b01      	cmp	r3, #1
 8001e58:	d00c      	beq.n	8001e74 <HAL_ETH_ConfigMAC+0x2a0>
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d008      	beq.n	8001e74 <HAL_ETH_ConfigMAC+0x2a0>
 8001e62:	f240 6116 	movw	r1, #1558	; 0x616
 8001e66:	4802      	ldr	r0, [pc, #8]	; (8001e70 <HAL_ETH_ConfigMAC+0x29c>)
 8001e68:	f7fe fc59 	bl	800071e <assert_failed>
 8001e6c:	e002      	b.n	8001e74 <HAL_ETH_ConfigMAC+0x2a0>
 8001e6e:	bf00      	nop
 8001e70:	0801508c 	.word	0x0801508c
    assert_param(IS_ETH_MULTICAST_FRAMES_FILTER(macconf->MulticastFramesFilter));
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e78:	f240 4204 	movw	r2, #1028	; 0x404
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	d010      	beq.n	8001ea2 <HAL_ETH_ConfigMAC+0x2ce>
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e84:	2b04      	cmp	r3, #4
 8001e86:	d00c      	beq.n	8001ea2 <HAL_ETH_ConfigMAC+0x2ce>
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d008      	beq.n	8001ea2 <HAL_ETH_ConfigMAC+0x2ce>
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e94:	2b10      	cmp	r3, #16
 8001e96:	d004      	beq.n	8001ea2 <HAL_ETH_ConfigMAC+0x2ce>
 8001e98:	f240 6117 	movw	r1, #1559	; 0x617
 8001e9c:	4894      	ldr	r0, [pc, #592]	; (80020f0 <HAL_ETH_ConfigMAC+0x51c>)
 8001e9e:	f7fe fc3e 	bl	800071e <assert_failed>
    assert_param(IS_ETH_UNICAST_FRAMES_FILTER(macconf->UnicastFramesFilter));
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ea6:	f240 4202 	movw	r2, #1026	; 0x402
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d00c      	beq.n	8001ec8 <HAL_ETH_ConfigMAC+0x2f4>
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001eb2:	2b02      	cmp	r3, #2
 8001eb4:	d008      	beq.n	8001ec8 <HAL_ETH_ConfigMAC+0x2f4>
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d004      	beq.n	8001ec8 <HAL_ETH_ConfigMAC+0x2f4>
 8001ebe:	f44f 61c3 	mov.w	r1, #1560	; 0x618
 8001ec2:	488b      	ldr	r0, [pc, #556]	; (80020f0 <HAL_ETH_ConfigMAC+0x51c>)
 8001ec4:	f7fe fc2b 	bl	800071e <assert_failed>
    assert_param(IS_ETH_PAUSE_TIME(macconf->PauseTime));
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ecc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ed0:	d304      	bcc.n	8001edc <HAL_ETH_ConfigMAC+0x308>
 8001ed2:	f240 6119 	movw	r1, #1561	; 0x619
 8001ed6:	4886      	ldr	r0, [pc, #536]	; (80020f0 <HAL_ETH_ConfigMAC+0x51c>)
 8001ed8:	f7fe fc21 	bl	800071e <assert_failed>
    assert_param(IS_ETH_ZEROQUANTA_PAUSE(macconf->ZeroQuantaPause));
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d008      	beq.n	8001ef6 <HAL_ETH_ConfigMAC+0x322>
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ee8:	2b80      	cmp	r3, #128	; 0x80
 8001eea:	d004      	beq.n	8001ef6 <HAL_ETH_ConfigMAC+0x322>
 8001eec:	f240 611a 	movw	r1, #1562	; 0x61a
 8001ef0:	487f      	ldr	r0, [pc, #508]	; (80020f0 <HAL_ETH_ConfigMAC+0x51c>)
 8001ef2:	f7fe fc14 	bl	800071e <assert_failed>
    assert_param(IS_ETH_PAUSE_LOW_THRESHOLD(macconf->PauseLowThreshold));
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d010      	beq.n	8001f20 <HAL_ETH_ConfigMAC+0x34c>
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f02:	2b10      	cmp	r3, #16
 8001f04:	d00c      	beq.n	8001f20 <HAL_ETH_ConfigMAC+0x34c>
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f0a:	2b20      	cmp	r3, #32
 8001f0c:	d008      	beq.n	8001f20 <HAL_ETH_ConfigMAC+0x34c>
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f12:	2b30      	cmp	r3, #48	; 0x30
 8001f14:	d004      	beq.n	8001f20 <HAL_ETH_ConfigMAC+0x34c>
 8001f16:	f240 611b 	movw	r1, #1563	; 0x61b
 8001f1a:	4875      	ldr	r0, [pc, #468]	; (80020f0 <HAL_ETH_ConfigMAC+0x51c>)
 8001f1c:	f7fe fbff 	bl	800071e <assert_failed>
    assert_param(IS_ETH_UNICAST_PAUSE_FRAME_DETECT(macconf->UnicastPauseFrameDetect));
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f24:	2b08      	cmp	r3, #8
 8001f26:	d008      	beq.n	8001f3a <HAL_ETH_ConfigMAC+0x366>
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d004      	beq.n	8001f3a <HAL_ETH_ConfigMAC+0x366>
 8001f30:	f240 611c 	movw	r1, #1564	; 0x61c
 8001f34:	486e      	ldr	r0, [pc, #440]	; (80020f0 <HAL_ETH_ConfigMAC+0x51c>)
 8001f36:	f7fe fbf2 	bl	800071e <assert_failed>
    assert_param(IS_ETH_RECEIVE_FLOWCONTROL(macconf->ReceiveFlowControl));
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001f3e:	2b04      	cmp	r3, #4
 8001f40:	d008      	beq.n	8001f54 <HAL_ETH_ConfigMAC+0x380>
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d004      	beq.n	8001f54 <HAL_ETH_ConfigMAC+0x380>
 8001f4a:	f240 611d 	movw	r1, #1565	; 0x61d
 8001f4e:	4868      	ldr	r0, [pc, #416]	; (80020f0 <HAL_ETH_ConfigMAC+0x51c>)
 8001f50:	f7fe fbe5 	bl	800071e <assert_failed>
    assert_param(IS_ETH_TRANSMIT_FLOWCONTROL(macconf->TransmitFlowControl));
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001f58:	2b02      	cmp	r3, #2
 8001f5a:	d008      	beq.n	8001f6e <HAL_ETH_ConfigMAC+0x39a>
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d004      	beq.n	8001f6e <HAL_ETH_ConfigMAC+0x39a>
 8001f64:	f240 611e 	movw	r1, #1566	; 0x61e
 8001f68:	4861      	ldr	r0, [pc, #388]	; (80020f0 <HAL_ETH_ConfigMAC+0x51c>)
 8001f6a:	f7fe fbd8 	bl	800071e <assert_failed>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001f72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f76:	d008      	beq.n	8001f8a <HAL_ETH_ConfigMAC+0x3b6>
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d004      	beq.n	8001f8a <HAL_ETH_ConfigMAC+0x3b6>
 8001f80:	f240 611f 	movw	r1, #1567	; 0x61f
 8001f84:	485a      	ldr	r0, [pc, #360]	; (80020f0 <HAL_ETH_ConfigMAC+0x51c>)
 8001f86:	f7fe fbca 	bl	800071e <assert_failed>
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f8e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f92:	d304      	bcc.n	8001f9e <HAL_ETH_ConfigMAC+0x3ca>
 8001f94:	f44f 61c4 	mov.w	r1, #1568	; 0x620
 8001f98:	4855      	ldr	r0, [pc, #340]	; (80020f0 <HAL_ETH_ConfigMAC+0x51c>)
 8001f9a:	f7fe fbc0 	bl	800071e <assert_failed>

    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	60fb      	str	r3, [r7, #12]
    /* Clear WD, PCE, PS, TE and RE bits */
    tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8001fa6:	68fa      	ldr	r2, [r7, #12]
 8001fa8:	4b52      	ldr	r3, [pc, #328]	; (80020f4 <HAL_ETH_ConfigMAC+0x520>)
 8001faa:	4013      	ands	r3, r2
 8001fac:	60fb      	str	r3, [r7, #12]

    tmpreg1 |= (uint32_t)(macconf->Watchdog |
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	681a      	ldr	r2, [r3, #0]
                          macconf->Jabber |
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	685b      	ldr	r3, [r3, #4]
    tmpreg1 |= (uint32_t)(macconf->Watchdog |
 8001fb6:	431a      	orrs	r2, r3
                          macconf->InterFrameGap |
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	689b      	ldr	r3, [r3, #8]
                          macconf->Jabber |
 8001fbc:	431a      	orrs	r2, r3
                          macconf->CarrierSense |
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	68db      	ldr	r3, [r3, #12]
                          macconf->InterFrameGap |
 8001fc2:	431a      	orrs	r2, r3
                          (heth->Init).Speed |
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	689b      	ldr	r3, [r3, #8]
                          macconf->CarrierSense |
 8001fc8:	431a      	orrs	r2, r3
                          macconf->ReceiveOwn |
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	691b      	ldr	r3, [r3, #16]
                          (heth->Init).Speed |
 8001fce:	431a      	orrs	r2, r3
                          macconf->LoopbackMode |
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	695b      	ldr	r3, [r3, #20]
                          macconf->ReceiveOwn |
 8001fd4:	431a      	orrs	r2, r3
                          (heth->Init).DuplexMode |
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	68db      	ldr	r3, [r3, #12]
                          macconf->LoopbackMode |
 8001fda:	431a      	orrs	r2, r3
                          macconf->ChecksumOffload |
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	699b      	ldr	r3, [r3, #24]
                          (heth->Init).DuplexMode |
 8001fe0:	431a      	orrs	r2, r3
                          macconf->RetryTransmission |
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	69db      	ldr	r3, [r3, #28]
                          macconf->ChecksumOffload |
 8001fe6:	431a      	orrs	r2, r3
                          macconf->AutomaticPadCRCStrip |
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	6a1b      	ldr	r3, [r3, #32]
                          macconf->RetryTransmission |
 8001fec:	431a      	orrs	r2, r3
                          macconf->BackOffLimit |
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          macconf->AutomaticPadCRCStrip |
 8001ff2:	431a      	orrs	r2, r3
                          macconf->DeferralCheck);
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                          macconf->BackOffLimit |
 8001ff8:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(macconf->Watchdog |
 8001ffa:	68fa      	ldr	r2, [r7, #12]
 8001ffc:	4313      	orrs	r3, r2
 8001ffe:	60fb      	str	r3, [r7, #12]

    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	68fa      	ldr	r2, [r7, #12]
 8002006:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002010:	2001      	movs	r0, #1
 8002012:	f7fe fef5 	bl	8000e00 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	68fa      	ldr	r2, [r7, #12]
 800201c:	601a      	str	r2, [r3, #0]

    /*----------------------- ETHERNET MACFFR Configuration --------------------*/
    /* Write to ETHERNET MACFFR */
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	6ada      	ldr	r2, [r3, #44]	; 0x2c
                                          macconf->SourceAddrFilter |
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 8002026:	431a      	orrs	r2, r3
                                          macconf->PassControlFrames |
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                          macconf->SourceAddrFilter |
 800202c:	431a      	orrs	r2, r3
                                          macconf->BroadcastFramesReception |
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                          macconf->PassControlFrames |
 8002032:	431a      	orrs	r2, r3
                                          macconf->DestinationAddrFilter |
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                          macconf->BroadcastFramesReception |
 8002038:	431a      	orrs	r2, r3
                                          macconf->PromiscuousMode |
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                                          macconf->DestinationAddrFilter |
 800203e:	431a      	orrs	r2, r3
                                          macconf->MulticastFramesFilter |
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                                          macconf->PromiscuousMode |
 8002044:	ea42 0103 	orr.w	r1, r2, r3
                                          macconf->UnicastFramesFilter);
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
                                          macconf->MulticastFramesFilter |
 8002050:	430a      	orrs	r2, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 8002052:	605a      	str	r2, [r3, #4]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACFFR;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800205c:	2001      	movs	r0, #1
 800205e:	f7fe fecf 	bl	8000e00 <HAL_Delay>
    (heth->Instance)->MACFFR = tmpreg1;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	68fa      	ldr	r2, [r7, #12]
 8002068:	605a      	str	r2, [r3, #4]

    /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
    /* Write to ETHERNET MACHTHR */
    (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	683a      	ldr	r2, [r7, #0]
 8002070:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8002072:	609a      	str	r2, [r3, #8]

    /* Write to ETHERNET MACHTLR */
    (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	683a      	ldr	r2, [r7, #0]
 800207a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800207c:	60da      	str	r2, [r3, #12]
    /*----------------------- ETHERNET MACFCR Configuration --------------------*/

    /* Get the ETHERNET MACFCR value */
    tmpreg1 = (heth->Instance)->MACFCR;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	699b      	ldr	r3, [r3, #24]
 8002084:	60fb      	str	r3, [r7, #12]
    /* Clear xx bits */
    tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8002086:	68fa      	ldr	r2, [r7, #12]
 8002088:	f64f 7341 	movw	r3, #65345	; 0xff41
 800208c:	4013      	ands	r3, r2
 800208e:	60fb      	str	r3, [r7, #12]

    tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002094:	041a      	lsls	r2, r3, #16
                          macconf->ZeroQuantaPause |
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800209a:	431a      	orrs	r2, r3
                          macconf->PauseLowThreshold |
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                          macconf->ZeroQuantaPause |
 80020a0:	431a      	orrs	r2, r3
                          macconf->UnicastPauseFrameDetect |
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                          macconf->PauseLowThreshold |
 80020a6:	431a      	orrs	r2, r3
                          macconf->ReceiveFlowControl |
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
                          macconf->UnicastPauseFrameDetect |
 80020ac:	431a      	orrs	r2, r3
                          macconf->TransmitFlowControl);
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                          macconf->ReceiveFlowControl |
 80020b2:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80020b4:	68fa      	ldr	r2, [r7, #12]
 80020b6:	4313      	orrs	r3, r2
 80020b8:	60fb      	str	r3, [r7, #12]

    /* Write to ETHERNET MACFCR */
    (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	68fa      	ldr	r2, [r7, #12]
 80020c0:	619a      	str	r2, [r3, #24]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACFCR;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	699b      	ldr	r3, [r3, #24]
 80020c8:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80020ca:	2001      	movs	r0, #1
 80020cc:	f7fe fe98 	bl	8000e00 <HAL_Delay>
    (heth->Instance)->MACFCR = tmpreg1;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	68fa      	ldr	r2, [r7, #12]
 80020d6:	619a      	str	r2, [r3, #24]

    /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
    (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison |
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
                                             macconf->VLANTagIdentifier);
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison |
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	430a      	orrs	r2, r1
 80020e6:	61da      	str	r2, [r3, #28]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACVLANTR;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	e004      	b.n	80020f8 <HAL_ETH_ConfigMAC+0x524>
 80020ee:	bf00      	nop
 80020f0:	0801508c 	.word	0x0801508c
 80020f4:	ff20810f 	.word	0xff20810f
 80020f8:	69db      	ldr	r3, [r3, #28]
 80020fa:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80020fc:	2001      	movs	r0, #1
 80020fe:	f7fe fe7f 	bl	8000e00 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg1;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	68fa      	ldr	r2, [r7, #12]
 8002108:	61da      	str	r2, [r3, #28]
 800210a:	e01e      	b.n	800214a <HAL_ETH_ConfigMAC+0x576>
  }
  else /* macconf == NULL : here we just configure Speed and Duplex mode */
  {
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	60fb      	str	r3, [r7, #12]

    /* Clear FES and DM bits */
    tmpreg1 &= ~(0x00004800U);
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 800211a:	60fb      	str	r3, [r7, #12]

    tmpreg1 |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	689a      	ldr	r2, [r3, #8]
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	68db      	ldr	r3, [r3, #12]
 8002124:	4313      	orrs	r3, r2
 8002126:	68fa      	ldr	r2, [r7, #12]
 8002128:	4313      	orrs	r3, r2
 800212a:	60fb      	str	r3, [r7, #12]

    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	68fa      	ldr	r2, [r7, #12]
 8002132:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account:
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800213c:	2001      	movs	r0, #1
 800213e:	f7fe fe5f 	bl	8000e00 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	68fa      	ldr	r2, [r7, #12]
 8002148:	601a      	str	r2, [r3, #0]
  }

  /* Set the ETH state to Ready */
  heth->State = HAL_ETH_STATE_READY;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2201      	movs	r2, #1
 800214e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	2200      	movs	r2, #0
 8002156:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 800215a:	2300      	movs	r3, #0
}
 800215c:	4618      	mov	r0, r3
 800215e:	3710      	adds	r7, #16
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}

08002164 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err: Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b0b0      	sub	sp, #192	; 0xc0
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
 800216c:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg1 = 0U;
 800216e:	2300      	movs	r3, #0
 8002170:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d007      	beq.n	800218a <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002180:	60da      	str	r2, [r3, #12]

    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002188:	609a      	str	r2, [r3, #8]
  }

  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 800218a:	2300      	movs	r3, #0
 800218c:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 800218e:	2300      	movs	r3, #0
 8002190:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 8002192:	2300      	movs	r3, #0
 8002194:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 8002196:	2300      	movs	r3, #0
 8002198:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 800219a:	2300      	movs	r3, #0
 800219c:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 800219e:	2300      	movs	r3, #0
 80021a0:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	69db      	ldr	r3, [r3, #28]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d103      	bne.n	80021b2 <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 80021aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80021ae:	663b      	str	r3, [r7, #96]	; 0x60
 80021b0:	e001      	b.n	80021b6 <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 80021b2:	2300      	movs	r3, #0
 80021b4:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 80021b6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80021ba:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 80021bc:	2300      	movs	r3, #0
 80021be:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80021c0:	2300      	movs	r3, #0
 80021c2:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 80021c4:	2300      	movs	r3, #0
 80021c6:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 80021c8:	2300      	movs	r3, #0
 80021ca:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 80021cc:	2300      	movs	r3, #0
 80021ce:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 80021d0:	2340      	movs	r3, #64	; 0x40
 80021d2:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 80021d4:	2300      	movs	r3, #0
 80021d6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 80021da:	2300      	movs	r3, #0
 80021dc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 80021e0:	2300      	movs	r3, #0
 80021e2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 80021e6:	2300      	movs	r3, #0
 80021e8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 80021ec:	2300      	movs	r3, #0
 80021ee:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0U;
 80021f2:	2300      	movs	r3, #0
 80021f4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0U;
 80021f8:	2300      	movs	r3, #0
 80021fa:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0U;
 80021fe:	2300      	movs	r3, #0
 8002200:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 8002204:	2380      	movs	r3, #128	; 0x80
 8002206:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 800220a:	2300      	movs	r3, #0
 800220c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 8002210:	2300      	movs	r3, #0
 8002212:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 8002216:	2300      	movs	r3, #0
 8002218:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 800221c:	2300      	movs	r3, #0
 800221e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 8002222:	2300      	movs	r3, #0
 8002224:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0U;
 8002228:	2300      	movs	r3, #0
 800222a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8002238:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800223c:	4ba8      	ldr	r3, [pc, #672]	; (80024e0 <ETH_MACDMAConfig+0x37c>)
 800223e:	4013      	ands	r3, r2
 8002240:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 8002244:	6cba      	ldr	r2, [r7, #72]	; 0x48
                        macinit.Jabber |
 8002246:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 8002248:	431a      	orrs	r2, r3
                        macinit.InterFrameGap |
 800224a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                        macinit.Jabber |
 800224c:	431a      	orrs	r2, r3
                        macinit.CarrierSense |
 800224e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                        macinit.InterFrameGap |
 8002250:	431a      	orrs	r2, r3
                        (heth->Init).Speed |
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	689b      	ldr	r3, [r3, #8]
                        macinit.CarrierSense |
 8002256:	431a      	orrs	r2, r3
                        macinit.ReceiveOwn |
 8002258:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                        (heth->Init).Speed |
 800225a:	431a      	orrs	r2, r3
                        macinit.LoopbackMode |
 800225c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                        macinit.ReceiveOwn |
 800225e:	431a      	orrs	r2, r3
                        (heth->Init).DuplexMode |
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	68db      	ldr	r3, [r3, #12]
                        macinit.LoopbackMode |
 8002264:	431a      	orrs	r2, r3
                        macinit.ChecksumOffload |
 8002266:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                        (heth->Init).DuplexMode |
 8002268:	431a      	orrs	r2, r3
                        macinit.RetryTransmission |
 800226a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                        macinit.ChecksumOffload |
 800226c:	431a      	orrs	r2, r3
                        macinit.AutomaticPadCRCStrip |
 800226e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                        macinit.RetryTransmission |
 8002270:	431a      	orrs	r2, r3
                        macinit.BackOffLimit |
 8002272:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                        macinit.AutomaticPadCRCStrip |
 8002274:	431a      	orrs	r2, r3
                        macinit.DeferralCheck);
 8002276:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                        macinit.BackOffLimit |
 8002278:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 800227a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800227e:	4313      	orrs	r3, r2
 8002280:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800228c:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002298:	2001      	movs	r0, #1
 800229a:	f7fe fdb1 	bl	8000e00 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80022a6:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 80022a8:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 80022aa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 80022ac:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 80022ae:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 80022b0:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception |
 80022b2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 80022b6:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 80022b8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception |
 80022bc:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 80022be:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 80022c2:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 80022c4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 80022c8:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 80022cc:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 80022d4:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 80022d6:	605a      	str	r2, [r3, #4]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFFR;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80022e2:	2001      	movs	r0, #1
 80022e4:	f7fe fd8c 	bl	8000e00 <HAL_Delay>
  (heth->Instance)->MACFFR = tmpreg1;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80022f0:	605a      	str	r2, [r3, #4]

  /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
  /* Write to ETHERNET MACHTHR */
  (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80022fa:	609a      	str	r2, [r3, #8]

  /* Write to ETHERNET MACHTLR */
  (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8002304:	60da      	str	r2, [r3, #12]
  /*----------------------- ETHERNET MACFCR Configuration -------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	699b      	ldr	r3, [r3, #24]
 800230c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8002310:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002314:	f64f 7341 	movw	r3, #65345	; 0xff41
 8002318:	4013      	ands	r3, r2
 800231a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
  /* Set the PLT bit according to ETH PauseLowThreshold value */
  /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
  /* Set the RFE bit according to ETH ReceiveFlowControl value */
  /* Set the TFE bit according to ETH TransmitFlowControl value */
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 800231e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002322:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 8002324:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 8002328:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 800232a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 800232e:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect |
 8002330:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 8002334:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 8002336:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect |
 800233a:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl);
 800233c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 8002340:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 8002342:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002346:	4313      	orrs	r3, r2
 8002348:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002354:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	699b      	ldr	r3, [r3, #24]
 800235c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002360:	2001      	movs	r0, #1
 8002362:	f7fe fd4d 	bl	8000e00 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800236e:	619a      	str	r2, [r3, #24]

  /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
  /* Set the ETV bit according to ETH VLANTagComparison value */
  /* Set the VL bit according to ETH VLANTagIdentifier value */
  (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison |
 8002370:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                           macinit.VLANTagIdentifier);
 8002374:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
  (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison |
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	430a      	orrs	r2, r1
 800237e:	61da      	str	r2, [r3, #28]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACVLANTR;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	69db      	ldr	r3, [r3, #28]
 8002386:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800238a:	2001      	movs	r0, #1
 800238c:	f7fe fd38 	bl	8000e00 <HAL_Delay>
  (heth->Instance)->MACVLANTR = tmpreg1;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002398:	61da      	str	r2, [r3, #28]

  /* Ethernet DMA default initialization ************************************/
  dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 800239a:	2300      	movs	r3, #0
 800239c:	60fb      	str	r3, [r7, #12]
  dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 800239e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80023a2:	613b      	str	r3, [r7, #16]
  dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 80023a4:	2300      	movs	r3, #0
 80023a6:	617b      	str	r3, [r7, #20]
  dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;
 80023a8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80023ac:	61bb      	str	r3, [r7, #24]
  dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80023ae:	2300      	movs	r3, #0
 80023b0:	61fb      	str	r3, [r7, #28]
  dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 80023b2:	2300      	movs	r3, #0
 80023b4:	623b      	str	r3, [r7, #32]
  dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 80023b6:	2300      	movs	r3, #0
 80023b8:	627b      	str	r3, [r7, #36]	; 0x24
  dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80023ba:	2300      	movs	r3, #0
 80023bc:	62bb      	str	r3, [r7, #40]	; 0x28
  dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 80023be:	2304      	movs	r3, #4
 80023c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 80023c2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80023c6:	633b      	str	r3, [r7, #48]	; 0x30
  dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 80023c8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80023cc:	637b      	str	r3, [r7, #52]	; 0x34
  dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80023ce:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80023d2:	63bb      	str	r3, [r7, #56]	; 0x38
  dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80023d4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80023d8:	63fb      	str	r3, [r7, #60]	; 0x3c
  dmainit.DescriptorSkipLength = 0x0U;
 80023da:	2300      	movs	r3, #0
 80023dc:	643b      	str	r3, [r7, #64]	; 0x40
  dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80023de:	2300      	movs	r3, #0
 80023e0:	647b      	str	r3, [r7, #68]	; 0x44

  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80023ea:	699b      	ldr	r3, [r3, #24]
 80023ec:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80023f0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80023f4:	4b3b      	ldr	r3, [pc, #236]	; (80024e4 <ETH_MACDMAConfig+0x380>)
 80023f6:	4013      	ands	r3, r2
 80023f8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the TTC bit according to ETH TransmitThresholdControl value */
  /* Set the FEF bit according to ETH ForwardErrorFrames value */
  /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
  /* Set the RTC bit according to ETH ReceiveThresholdControl value */
  /* Set the OSF bit according to ETH SecondFrameOperate value */
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 80023fc:	68fa      	ldr	r2, [r7, #12]
                        dmainit.ReceiveStoreForward |
 80023fe:	693b      	ldr	r3, [r7, #16]
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 8002400:	431a      	orrs	r2, r3
                        dmainit.FlushReceivedFrame |
 8002402:	697b      	ldr	r3, [r7, #20]
                        dmainit.ReceiveStoreForward |
 8002404:	431a      	orrs	r2, r3
                        dmainit.TransmitStoreForward |
 8002406:	69bb      	ldr	r3, [r7, #24]
                        dmainit.FlushReceivedFrame |
 8002408:	431a      	orrs	r2, r3
                        dmainit.TransmitThresholdControl |
 800240a:	69fb      	ldr	r3, [r7, #28]
                        dmainit.TransmitStoreForward |
 800240c:	431a      	orrs	r2, r3
                        dmainit.ForwardErrorFrames |
 800240e:	6a3b      	ldr	r3, [r7, #32]
                        dmainit.TransmitThresholdControl |
 8002410:	431a      	orrs	r2, r3
                        dmainit.ForwardUndersizedGoodFrames |
 8002412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                        dmainit.ForwardErrorFrames |
 8002414:	431a      	orrs	r2, r3
                        dmainit.ReceiveThresholdControl |
 8002416:	6abb      	ldr	r3, [r7, #40]	; 0x28
                        dmainit.ForwardUndersizedGoodFrames |
 8002418:	431a      	orrs	r2, r3
                        dmainit.SecondFrameOperate);
 800241a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
                        dmainit.ReceiveThresholdControl |
 800241c:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 800241e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002422:	4313      	orrs	r3, r2
 8002424:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002430:	461a      	mov	r2, r3
 8002432:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002436:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002440:	699b      	ldr	r3, [r3, #24]
 8002442:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002446:	2001      	movs	r0, #1
 8002448:	f7fe fcda 	bl	8000e00 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002454:	461a      	mov	r2, r3
 8002456:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800245a:	6193      	str	r3, [r2, #24]
  /* Set the FB bit according to ETH FixedBurst value */
  /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
  /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
  /* Set the DSL bit according to ETH DesciptorSkipLength value */
  /* Set the PR and DA bits according to ETH DMAArbitration value */
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 800245c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
                                        dmainit.FixedBurst |
 800245e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 8002460:	431a      	orrs	r2, r3
                                        dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8002462:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                        dmainit.FixedBurst |
 8002464:	431a      	orrs	r2, r3
                                        dmainit.TxDMABurstLength |
 8002466:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                        dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8002468:	431a      	orrs	r2, r3
                                        (dmainit.DescriptorSkipLength << 2U) |
 800246a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800246c:	009b      	lsls	r3, r3, #2
                                        dmainit.TxDMABurstLength |
 800246e:	431a      	orrs	r2, r3
                                        dmainit.DMAArbitration |
 8002470:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                        (dmainit.DescriptorSkipLength << 2U) |
 8002472:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 8002474:	687a      	ldr	r2, [r7, #4]
 8002476:	6812      	ldr	r2, [r2, #0]
 8002478:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800247c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002480:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002490:	2001      	movs	r0, #1
 8002492:	f7fe fcb5 	bl	8000e00 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800249e:	461a      	mov	r2, r3
 80024a0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80024a4:	6013      	str	r3, [r2, #0]

  if ((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	699b      	ldr	r3, [r3, #24]
 80024aa:	2b01      	cmp	r3, #1
 80024ac:	d10d      	bne.n	80024ca <ETH_MACDMAConfig+0x366>
  {
    /* Enable the Ethernet Rx Interrupt */
    __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80024b6:	69db      	ldr	r3, [r3, #28]
 80024b8:	687a      	ldr	r2, [r7, #4]
 80024ba:	6812      	ldr	r2, [r2, #0]
 80024bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80024c4:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80024c8:	61d3      	str	r3, [r2, #28]
  }

  /* Initialize MAC address in ethernet MAC */
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	695b      	ldr	r3, [r3, #20]
 80024ce:	461a      	mov	r2, r3
 80024d0:	2100      	movs	r1, #0
 80024d2:	6878      	ldr	r0, [r7, #4]
 80024d4:	f000 f808 	bl	80024e8 <ETH_MACAddressConfig>
}
 80024d8:	bf00      	nop
 80024da:	37c0      	adds	r7, #192	; 0xc0
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}
 80024e0:	ff20810f 	.word	0xff20810f
 80024e4:	f8de3f23 	.word	0xf8de3f23

080024e8 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr: Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b086      	sub	sp, #24
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	60f8      	str	r0, [r7, #12]
 80024f0:	60b9      	str	r1, [r7, #8]
 80024f2:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
 80024f4:	68bb      	ldr	r3, [r7, #8]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d00d      	beq.n	8002516 <ETH_MACAddressConfig+0x2e>
 80024fa:	68bb      	ldr	r3, [r7, #8]
 80024fc:	2b08      	cmp	r3, #8
 80024fe:	d00a      	beq.n	8002516 <ETH_MACAddressConfig+0x2e>
 8002500:	68bb      	ldr	r3, [r7, #8]
 8002502:	2b10      	cmp	r3, #16
 8002504:	d007      	beq.n	8002516 <ETH_MACAddressConfig+0x2e>
 8002506:	68bb      	ldr	r3, [r7, #8]
 8002508:	2b18      	cmp	r3, #24
 800250a:	d004      	beq.n	8002516 <ETH_MACAddressConfig+0x2e>
 800250c:	f640 012b 	movw	r1, #2091	; 0x82b
 8002510:	4816      	ldr	r0, [pc, #88]	; (800256c <ETH_MACAddressConfig+0x84>)
 8002512:	f7fe f904 	bl	800071e <assert_failed>

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	3305      	adds	r3, #5
 800251a:	781b      	ldrb	r3, [r3, #0]
 800251c:	021b      	lsls	r3, r3, #8
 800251e:	687a      	ldr	r2, [r7, #4]
 8002520:	3204      	adds	r2, #4
 8002522:	7812      	ldrb	r2, [r2, #0]
 8002524:	4313      	orrs	r3, r2
 8002526:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8002528:	68ba      	ldr	r2, [r7, #8]
 800252a:	4b11      	ldr	r3, [pc, #68]	; (8002570 <ETH_MACAddressConfig+0x88>)
 800252c:	4413      	add	r3, r2
 800252e:	461a      	mov	r2, r3
 8002530:	697b      	ldr	r3, [r7, #20]
 8002532:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	3303      	adds	r3, #3
 8002538:	781b      	ldrb	r3, [r3, #0]
 800253a:	061a      	lsls	r2, r3, #24
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	3302      	adds	r3, #2
 8002540:	781b      	ldrb	r3, [r3, #0]
 8002542:	041b      	lsls	r3, r3, #16
 8002544:	431a      	orrs	r2, r3
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	3301      	adds	r3, #1
 800254a:	781b      	ldrb	r3, [r3, #0]
 800254c:	021b      	lsls	r3, r3, #8
 800254e:	4313      	orrs	r3, r2
 8002550:	687a      	ldr	r2, [r7, #4]
 8002552:	7812      	ldrb	r2, [r2, #0]
 8002554:	4313      	orrs	r3, r2
 8002556:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8002558:	68ba      	ldr	r2, [r7, #8]
 800255a:	4b06      	ldr	r3, [pc, #24]	; (8002574 <ETH_MACAddressConfig+0x8c>)
 800255c:	4413      	add	r3, r2
 800255e:	461a      	mov	r2, r3
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	6013      	str	r3, [r2, #0]
}
 8002564:	bf00      	nop
 8002566:	3718      	adds	r7, #24
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}
 800256c:	0801508c 	.word	0x0801508c
 8002570:	40028040 	.word	0x40028040
 8002574:	40028044 	.word	0x40028044

08002578 <ETH_MACTransmissionEnable>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b084      	sub	sp, #16
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8002580:	2300      	movs	r3, #0
 8002582:	60fb      	str	r3, [r7, #12]

  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	681a      	ldr	r2, [r3, #0]
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f042 0208 	orr.w	r2, r2, #8
 8002592:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 800259c:	2001      	movs	r0, #1
 800259e:	f000 f8d9 	bl	8002754 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	68fa      	ldr	r2, [r7, #12]
 80025a8:	601a      	str	r2, [r3, #0]
}
 80025aa:	bf00      	nop
 80025ac:	3710      	adds	r7, #16
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}

080025b2 <ETH_MACTransmissionDisable>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
{
 80025b2:	b580      	push	{r7, lr}
 80025b4:	b084      	sub	sp, #16
 80025b6:	af00      	add	r7, sp, #0
 80025b8:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 80025ba:	2300      	movs	r3, #0
 80025bc:	60fb      	str	r3, [r7, #12]

  /* Disable the MAC transmission */
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	681a      	ldr	r2, [r3, #0]
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f022 0208 	bic.w	r2, r2, #8
 80025cc:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 80025d6:	2001      	movs	r0, #1
 80025d8:	f000 f8bc 	bl	8002754 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	68fa      	ldr	r2, [r7, #12]
 80025e2:	601a      	str	r2, [r3, #0]
}
 80025e4:	bf00      	nop
 80025e6:	3710      	adds	r7, #16
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd80      	pop	{r7, pc}

080025ec <ETH_MACReceptionEnable>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b084      	sub	sp, #16
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 80025f4:	2300      	movs	r3, #0
 80025f6:	60fb      	str	r3, [r7, #12]

  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	681a      	ldr	r2, [r3, #0]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f042 0204 	orr.w	r2, r2, #4
 8002606:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8002610:	2001      	movs	r0, #1
 8002612:	f000 f89f 	bl	8002754 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	68fa      	ldr	r2, [r7, #12]
 800261c:	601a      	str	r2, [r3, #0]
}
 800261e:	bf00      	nop
 8002620:	3710      	adds	r7, #16
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}

08002626 <ETH_MACReceptionDisable>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
{
 8002626:	b580      	push	{r7, lr}
 8002628:	b084      	sub	sp, #16
 800262a:	af00      	add	r7, sp, #0
 800262c:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 800262e:	2300      	movs	r3, #0
 8002630:	60fb      	str	r3, [r7, #12]

  /* Disable the MAC reception */
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	681a      	ldr	r2, [r3, #0]
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f022 0204 	bic.w	r2, r2, #4
 8002640:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 800264a:	2001      	movs	r0, #1
 800264c:	f000 f882 	bl	8002754 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	68fa      	ldr	r2, [r7, #12]
 8002656:	601a      	str	r2, [r3, #0]
}
 8002658:	bf00      	nop
 800265a:	3710      	adds	r7, #16
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}

08002660 <ETH_DMATransmissionEnable>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 8002660:	b480      	push	{r7}
 8002662:	b083      	sub	sp, #12
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002670:	699b      	ldr	r3, [r3, #24]
 8002672:	687a      	ldr	r2, [r7, #4]
 8002674:	6812      	ldr	r2, [r2, #0]
 8002676:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800267a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800267e:	6193      	str	r3, [r2, #24]
}
 8002680:	bf00      	nop
 8002682:	370c      	adds	r7, #12
 8002684:	46bd      	mov	sp, r7
 8002686:	bc80      	pop	{r7}
 8002688:	4770      	bx	lr

0800268a <ETH_DMATransmissionDisable>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
{
 800268a:	b480      	push	{r7}
 800268c:	b083      	sub	sp, #12
 800268e:	af00      	add	r7, sp, #0
 8002690:	6078      	str	r0, [r7, #4]
  /* Disable the DMA transmission */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800269a:	699b      	ldr	r3, [r3, #24]
 800269c:	687a      	ldr	r2, [r7, #4]
 800269e:	6812      	ldr	r2, [r2, #0]
 80026a0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80026a4:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80026a8:	6193      	str	r3, [r2, #24]
}
 80026aa:	bf00      	nop
 80026ac:	370c      	adds	r7, #12
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bc80      	pop	{r7}
 80026b2:	4770      	bx	lr

080026b4 <ETH_DMAReceptionEnable>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b083      	sub	sp, #12
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80026c4:	699b      	ldr	r3, [r3, #24]
 80026c6:	687a      	ldr	r2, [r7, #4]
 80026c8:	6812      	ldr	r2, [r2, #0]
 80026ca:	f043 0302 	orr.w	r3, r3, #2
 80026ce:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80026d2:	6193      	str	r3, [r2, #24]
}
 80026d4:	bf00      	nop
 80026d6:	370c      	adds	r7, #12
 80026d8:	46bd      	mov	sp, r7
 80026da:	bc80      	pop	{r7}
 80026dc:	4770      	bx	lr

080026de <ETH_DMAReceptionDisable>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
{
 80026de:	b480      	push	{r7}
 80026e0:	b083      	sub	sp, #12
 80026e2:	af00      	add	r7, sp, #0
 80026e4:	6078      	str	r0, [r7, #4]
  /* Disable the DMA reception */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80026ee:	699b      	ldr	r3, [r3, #24]
 80026f0:	687a      	ldr	r2, [r7, #4]
 80026f2:	6812      	ldr	r2, [r2, #0]
 80026f4:	f023 0302 	bic.w	r3, r3, #2
 80026f8:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80026fc:	6193      	str	r3, [r2, #24]
}
 80026fe:	bf00      	nop
 8002700:	370c      	adds	r7, #12
 8002702:	46bd      	mov	sp, r7
 8002704:	bc80      	pop	{r7}
 8002706:	4770      	bx	lr

08002708 <ETH_FlushTransmitFIFO>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b084      	sub	sp, #16
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8002710:	2300      	movs	r3, #0
 8002712:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800271c:	699b      	ldr	r3, [r3, #24]
 800271e:	687a      	ldr	r2, [r7, #4]
 8002720:	6812      	ldr	r2, [r2, #0]
 8002722:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002726:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800272a:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002734:	699b      	ldr	r3, [r3, #24]
 8002736:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8002738:	2001      	movs	r0, #1
 800273a:	f000 f80b 	bl	8002754 <ETH_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681a      	ldr	r2, [r3, #0]
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002748:	6193      	str	r3, [r2, #24]
}
 800274a:	bf00      	nop
 800274c:	3710      	adds	r7, #16
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
	...

08002754 <ETH_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void ETH_Delay(uint32_t mdelay)
{
 8002754:	b480      	push	{r7}
 8002756:	b085      	sub	sp, #20
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800275c:	4b0a      	ldr	r3, [pc, #40]	; (8002788 <ETH_Delay+0x34>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	4a0a      	ldr	r2, [pc, #40]	; (800278c <ETH_Delay+0x38>)
 8002762:	fba2 2303 	umull	r2, r3, r2, r3
 8002766:	0a5b      	lsrs	r3, r3, #9
 8002768:	687a      	ldr	r2, [r7, #4]
 800276a:	fb02 f303 	mul.w	r3, r2, r3
 800276e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002770:	bf00      	nop
  }
  while (Delay --);
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	1e5a      	subs	r2, r3, #1
 8002776:	60fa      	str	r2, [r7, #12]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d1f9      	bne.n	8002770 <ETH_Delay+0x1c>
}
 800277c:	bf00      	nop
 800277e:	bf00      	nop
 8002780:	3714      	adds	r7, #20
 8002782:	46bd      	mov	sp, r7
 8002784:	bc80      	pop	{r7}
 8002786:	4770      	bx	lr
 8002788:	20000000 	.word	0x20000000
 800278c:	10624dd3 	.word	0x10624dd3

08002790 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b08a      	sub	sp, #40	; 0x28
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
 8002798:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800279a:	2300      	movs	r3, #0
 800279c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800279e:	2300      	movs	r3, #0
 80027a0:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset;       /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	4a96      	ldr	r2, [pc, #600]	; (8002a00 <HAL_GPIO_Init+0x270>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d013      	beq.n	80027d2 <HAL_GPIO_Init+0x42>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	4a95      	ldr	r2, [pc, #596]	; (8002a04 <HAL_GPIO_Init+0x274>)
 80027ae:	4293      	cmp	r3, r2
 80027b0:	d00f      	beq.n	80027d2 <HAL_GPIO_Init+0x42>
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	4a94      	ldr	r2, [pc, #592]	; (8002a08 <HAL_GPIO_Init+0x278>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d00b      	beq.n	80027d2 <HAL_GPIO_Init+0x42>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	4a93      	ldr	r2, [pc, #588]	; (8002a0c <HAL_GPIO_Init+0x27c>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d007      	beq.n	80027d2 <HAL_GPIO_Init+0x42>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	4a92      	ldr	r2, [pc, #584]	; (8002a10 <HAL_GPIO_Init+0x280>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d003      	beq.n	80027d2 <HAL_GPIO_Init+0x42>
 80027ca:	21bd      	movs	r1, #189	; 0xbd
 80027cc:	4891      	ldr	r0, [pc, #580]	; (8002a14 <HAL_GPIO_Init+0x284>)
 80027ce:	f7fd ffa6 	bl	800071e <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	b29b      	uxth	r3, r3
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d005      	beq.n	80027e8 <HAL_GPIO_Init+0x58>
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	0c1b      	lsrs	r3, r3, #16
 80027e2:	041b      	lsls	r3, r3, #16
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d003      	beq.n	80027f0 <HAL_GPIO_Init+0x60>
 80027e8:	21be      	movs	r1, #190	; 0xbe
 80027ea:	488a      	ldr	r0, [pc, #552]	; (8002a14 <HAL_GPIO_Init+0x284>)
 80027ec:	f7fd ff97 	bl	800071e <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	685b      	ldr	r3, [r3, #4]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	f000 821c 	beq.w	8002c32 <HAL_GPIO_Init+0x4a2>
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	2b01      	cmp	r3, #1
 8002800:	f000 8217 	beq.w	8002c32 <HAL_GPIO_Init+0x4a2>
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	2b11      	cmp	r3, #17
 800280a:	f000 8212 	beq.w	8002c32 <HAL_GPIO_Init+0x4a2>
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	2b02      	cmp	r3, #2
 8002814:	f000 820d 	beq.w	8002c32 <HAL_GPIO_Init+0x4a2>
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	2b12      	cmp	r3, #18
 800281e:	f000 8208 	beq.w	8002c32 <HAL_GPIO_Init+0x4a2>
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	4a7c      	ldr	r2, [pc, #496]	; (8002a18 <HAL_GPIO_Init+0x288>)
 8002828:	4293      	cmp	r3, r2
 800282a:	f000 8202 	beq.w	8002c32 <HAL_GPIO_Init+0x4a2>
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	4a7a      	ldr	r2, [pc, #488]	; (8002a1c <HAL_GPIO_Init+0x28c>)
 8002834:	4293      	cmp	r3, r2
 8002836:	f000 81fc 	beq.w	8002c32 <HAL_GPIO_Init+0x4a2>
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	685b      	ldr	r3, [r3, #4]
 800283e:	4a78      	ldr	r2, [pc, #480]	; (8002a20 <HAL_GPIO_Init+0x290>)
 8002840:	4293      	cmp	r3, r2
 8002842:	f000 81f6 	beq.w	8002c32 <HAL_GPIO_Init+0x4a2>
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	4a76      	ldr	r2, [pc, #472]	; (8002a24 <HAL_GPIO_Init+0x294>)
 800284c:	4293      	cmp	r3, r2
 800284e:	f000 81f0 	beq.w	8002c32 <HAL_GPIO_Init+0x4a2>
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	4a74      	ldr	r2, [pc, #464]	; (8002a28 <HAL_GPIO_Init+0x298>)
 8002858:	4293      	cmp	r3, r2
 800285a:	f000 81ea 	beq.w	8002c32 <HAL_GPIO_Init+0x4a2>
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	4a72      	ldr	r2, [pc, #456]	; (8002a2c <HAL_GPIO_Init+0x29c>)
 8002864:	4293      	cmp	r3, r2
 8002866:	f000 81e4 	beq.w	8002c32 <HAL_GPIO_Init+0x4a2>
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	2b03      	cmp	r3, #3
 8002870:	f000 81df 	beq.w	8002c32 <HAL_GPIO_Init+0x4a2>
 8002874:	21bf      	movs	r1, #191	; 0xbf
 8002876:	4867      	ldr	r0, [pc, #412]	; (8002a14 <HAL_GPIO_Init+0x284>)
 8002878:	f7fd ff51 	bl	800071e <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800287c:	e1d9      	b.n	8002c32 <HAL_GPIO_Init+0x4a2>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800287e:	2201      	movs	r2, #1
 8002880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002882:	fa02 f303 	lsl.w	r3, r2, r3
 8002886:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	69fa      	ldr	r2, [r7, #28]
 800288e:	4013      	ands	r3, r2
 8002890:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002892:	69ba      	ldr	r2, [r7, #24]
 8002894:	69fb      	ldr	r3, [r7, #28]
 8002896:	429a      	cmp	r2, r3
 8002898:	f040 81c8 	bne.w	8002c2c <HAL_GPIO_Init+0x49c>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	4a58      	ldr	r2, [pc, #352]	; (8002a00 <HAL_GPIO_Init+0x270>)
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d013      	beq.n	80028cc <HAL_GPIO_Init+0x13c>
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	4a57      	ldr	r2, [pc, #348]	; (8002a04 <HAL_GPIO_Init+0x274>)
 80028a8:	4293      	cmp	r3, r2
 80028aa:	d00f      	beq.n	80028cc <HAL_GPIO_Init+0x13c>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	4a56      	ldr	r2, [pc, #344]	; (8002a08 <HAL_GPIO_Init+0x278>)
 80028b0:	4293      	cmp	r3, r2
 80028b2:	d00b      	beq.n	80028cc <HAL_GPIO_Init+0x13c>
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	4a55      	ldr	r2, [pc, #340]	; (8002a0c <HAL_GPIO_Init+0x27c>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d007      	beq.n	80028cc <HAL_GPIO_Init+0x13c>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	4a54      	ldr	r2, [pc, #336]	; (8002a10 <HAL_GPIO_Init+0x280>)
 80028c0:	4293      	cmp	r3, r2
 80028c2:	d003      	beq.n	80028cc <HAL_GPIO_Init+0x13c>
 80028c4:	21cd      	movs	r1, #205	; 0xcd
 80028c6:	4853      	ldr	r0, [pc, #332]	; (8002a14 <HAL_GPIO_Init+0x284>)
 80028c8:	f7fd ff29 	bl	800071e <assert_failed>

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	4a56      	ldr	r2, [pc, #344]	; (8002a2c <HAL_GPIO_Init+0x29c>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	f000 80c1 	beq.w	8002a5a <HAL_GPIO_Init+0x2ca>
 80028d8:	4a54      	ldr	r2, [pc, #336]	; (8002a2c <HAL_GPIO_Init+0x29c>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	f200 80e7 	bhi.w	8002aae <HAL_GPIO_Init+0x31e>
 80028e0:	4a4f      	ldr	r2, [pc, #316]	; (8002a20 <HAL_GPIO_Init+0x290>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	f000 80b9 	beq.w	8002a5a <HAL_GPIO_Init+0x2ca>
 80028e8:	4a4d      	ldr	r2, [pc, #308]	; (8002a20 <HAL_GPIO_Init+0x290>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	f200 80df 	bhi.w	8002aae <HAL_GPIO_Init+0x31e>
 80028f0:	4a4d      	ldr	r2, [pc, #308]	; (8002a28 <HAL_GPIO_Init+0x298>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	f000 80b1 	beq.w	8002a5a <HAL_GPIO_Init+0x2ca>
 80028f8:	4a4b      	ldr	r2, [pc, #300]	; (8002a28 <HAL_GPIO_Init+0x298>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	f200 80d7 	bhi.w	8002aae <HAL_GPIO_Init+0x31e>
 8002900:	4a46      	ldr	r2, [pc, #280]	; (8002a1c <HAL_GPIO_Init+0x28c>)
 8002902:	4293      	cmp	r3, r2
 8002904:	f000 80a9 	beq.w	8002a5a <HAL_GPIO_Init+0x2ca>
 8002908:	4a44      	ldr	r2, [pc, #272]	; (8002a1c <HAL_GPIO_Init+0x28c>)
 800290a:	4293      	cmp	r3, r2
 800290c:	f200 80cf 	bhi.w	8002aae <HAL_GPIO_Init+0x31e>
 8002910:	4a44      	ldr	r2, [pc, #272]	; (8002a24 <HAL_GPIO_Init+0x294>)
 8002912:	4293      	cmp	r3, r2
 8002914:	f000 80a1 	beq.w	8002a5a <HAL_GPIO_Init+0x2ca>
 8002918:	4a42      	ldr	r2, [pc, #264]	; (8002a24 <HAL_GPIO_Init+0x294>)
 800291a:	4293      	cmp	r3, r2
 800291c:	f200 80c7 	bhi.w	8002aae <HAL_GPIO_Init+0x31e>
 8002920:	2b12      	cmp	r3, #18
 8002922:	d82b      	bhi.n	800297c <HAL_GPIO_Init+0x1ec>
 8002924:	2b12      	cmp	r3, #18
 8002926:	f200 80c2 	bhi.w	8002aae <HAL_GPIO_Init+0x31e>
 800292a:	a201      	add	r2, pc, #4	; (adr r2, 8002930 <HAL_GPIO_Init+0x1a0>)
 800292c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002930:	08002a5b 	.word	0x08002a5b
 8002934:	08002985 	.word	0x08002985
 8002938:	080029d7 	.word	0x080029d7
 800293c:	08002aa9 	.word	0x08002aa9
 8002940:	08002aaf 	.word	0x08002aaf
 8002944:	08002aaf 	.word	0x08002aaf
 8002948:	08002aaf 	.word	0x08002aaf
 800294c:	08002aaf 	.word	0x08002aaf
 8002950:	08002aaf 	.word	0x08002aaf
 8002954:	08002aaf 	.word	0x08002aaf
 8002958:	08002aaf 	.word	0x08002aaf
 800295c:	08002aaf 	.word	0x08002aaf
 8002960:	08002aaf 	.word	0x08002aaf
 8002964:	08002aaf 	.word	0x08002aaf
 8002968:	08002aaf 	.word	0x08002aaf
 800296c:	08002aaf 	.word	0x08002aaf
 8002970:	08002aaf 	.word	0x08002aaf
 8002974:	080029ad 	.word	0x080029ad
 8002978:	08002a31 	.word	0x08002a31
 800297c:	4a26      	ldr	r2, [pc, #152]	; (8002a18 <HAL_GPIO_Init+0x288>)
 800297e:	4293      	cmp	r3, r2
 8002980:	d06b      	beq.n	8002a5a <HAL_GPIO_Init+0x2ca>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002982:	e094      	b.n	8002aae <HAL_GPIO_Init+0x31e>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	68db      	ldr	r3, [r3, #12]
 8002988:	2b02      	cmp	r3, #2
 800298a:	d00b      	beq.n	80029a4 <HAL_GPIO_Init+0x214>
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	68db      	ldr	r3, [r3, #12]
 8002990:	2b01      	cmp	r3, #1
 8002992:	d007      	beq.n	80029a4 <HAL_GPIO_Init+0x214>
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	68db      	ldr	r3, [r3, #12]
 8002998:	2b03      	cmp	r3, #3
 800299a:	d003      	beq.n	80029a4 <HAL_GPIO_Init+0x214>
 800299c:	21d5      	movs	r1, #213	; 0xd5
 800299e:	481d      	ldr	r0, [pc, #116]	; (8002a14 <HAL_GPIO_Init+0x284>)
 80029a0:	f7fd febd 	bl	800071e <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	68db      	ldr	r3, [r3, #12]
 80029a8:	623b      	str	r3, [r7, #32]
          break;
 80029aa:	e081      	b.n	8002ab0 <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	68db      	ldr	r3, [r3, #12]
 80029b0:	2b02      	cmp	r3, #2
 80029b2:	d00b      	beq.n	80029cc <HAL_GPIO_Init+0x23c>
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	68db      	ldr	r3, [r3, #12]
 80029b8:	2b01      	cmp	r3, #1
 80029ba:	d007      	beq.n	80029cc <HAL_GPIO_Init+0x23c>
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	68db      	ldr	r3, [r3, #12]
 80029c0:	2b03      	cmp	r3, #3
 80029c2:	d003      	beq.n	80029cc <HAL_GPIO_Init+0x23c>
 80029c4:	21dc      	movs	r1, #220	; 0xdc
 80029c6:	4813      	ldr	r0, [pc, #76]	; (8002a14 <HAL_GPIO_Init+0x284>)
 80029c8:	f7fd fea9 	bl	800071e <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	68db      	ldr	r3, [r3, #12]
 80029d0:	3304      	adds	r3, #4
 80029d2:	623b      	str	r3, [r7, #32]
          break;
 80029d4:	e06c      	b.n	8002ab0 <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	68db      	ldr	r3, [r3, #12]
 80029da:	2b02      	cmp	r3, #2
 80029dc:	d00b      	beq.n	80029f6 <HAL_GPIO_Init+0x266>
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	68db      	ldr	r3, [r3, #12]
 80029e2:	2b01      	cmp	r3, #1
 80029e4:	d007      	beq.n	80029f6 <HAL_GPIO_Init+0x266>
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	68db      	ldr	r3, [r3, #12]
 80029ea:	2b03      	cmp	r3, #3
 80029ec:	d003      	beq.n	80029f6 <HAL_GPIO_Init+0x266>
 80029ee:	21e3      	movs	r1, #227	; 0xe3
 80029f0:	4808      	ldr	r0, [pc, #32]	; (8002a14 <HAL_GPIO_Init+0x284>)
 80029f2:	f7fd fe94 	bl	800071e <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	68db      	ldr	r3, [r3, #12]
 80029fa:	3308      	adds	r3, #8
 80029fc:	623b      	str	r3, [r7, #32]
          break;
 80029fe:	e057      	b.n	8002ab0 <HAL_GPIO_Init+0x320>
 8002a00:	40010800 	.word	0x40010800
 8002a04:	40010c00 	.word	0x40010c00
 8002a08:	40011000 	.word	0x40011000
 8002a0c:	40011400 	.word	0x40011400
 8002a10:	40011800 	.word	0x40011800
 8002a14:	08015104 	.word	0x08015104
 8002a18:	10110000 	.word	0x10110000
 8002a1c:	10210000 	.word	0x10210000
 8002a20:	10310000 	.word	0x10310000
 8002a24:	10120000 	.word	0x10120000
 8002a28:	10220000 	.word	0x10220000
 8002a2c:	10320000 	.word	0x10320000
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	68db      	ldr	r3, [r3, #12]
 8002a34:	2b02      	cmp	r3, #2
 8002a36:	d00b      	beq.n	8002a50 <HAL_GPIO_Init+0x2c0>
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	68db      	ldr	r3, [r3, #12]
 8002a3c:	2b01      	cmp	r3, #1
 8002a3e:	d007      	beq.n	8002a50 <HAL_GPIO_Init+0x2c0>
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	68db      	ldr	r3, [r3, #12]
 8002a44:	2b03      	cmp	r3, #3
 8002a46:	d003      	beq.n	8002a50 <HAL_GPIO_Init+0x2c0>
 8002a48:	21ea      	movs	r1, #234	; 0xea
 8002a4a:	4880      	ldr	r0, [pc, #512]	; (8002c4c <HAL_GPIO_Init+0x4bc>)
 8002a4c:	f7fd fe67 	bl	800071e <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	68db      	ldr	r3, [r3, #12]
 8002a54:	330c      	adds	r3, #12
 8002a56:	623b      	str	r3, [r7, #32]
          break;
 8002a58:	e02a      	b.n	8002ab0 <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	689b      	ldr	r3, [r3, #8]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d00b      	beq.n	8002a7a <HAL_GPIO_Init+0x2ea>
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	689b      	ldr	r3, [r3, #8]
 8002a66:	2b01      	cmp	r3, #1
 8002a68:	d007      	beq.n	8002a7a <HAL_GPIO_Init+0x2ea>
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	689b      	ldr	r3, [r3, #8]
 8002a6e:	2b02      	cmp	r3, #2
 8002a70:	d003      	beq.n	8002a7a <HAL_GPIO_Init+0x2ea>
 8002a72:	21f7      	movs	r1, #247	; 0xf7
 8002a74:	4875      	ldr	r0, [pc, #468]	; (8002c4c <HAL_GPIO_Init+0x4bc>)
 8002a76:	f7fd fe52 	bl	800071e <assert_failed>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	689b      	ldr	r3, [r3, #8]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d102      	bne.n	8002a88 <HAL_GPIO_Init+0x2f8>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002a82:	2304      	movs	r3, #4
 8002a84:	623b      	str	r3, [r7, #32]
          break;
 8002a86:	e013      	b.n	8002ab0 <HAL_GPIO_Init+0x320>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	689b      	ldr	r3, [r3, #8]
 8002a8c:	2b01      	cmp	r3, #1
 8002a8e:	d105      	bne.n	8002a9c <HAL_GPIO_Init+0x30c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002a90:	2308      	movs	r3, #8
 8002a92:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	69fa      	ldr	r2, [r7, #28]
 8002a98:	611a      	str	r2, [r3, #16]
          break;
 8002a9a:	e009      	b.n	8002ab0 <HAL_GPIO_Init+0x320>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002a9c:	2308      	movs	r3, #8
 8002a9e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	69fa      	ldr	r2, [r7, #28]
 8002aa4:	615a      	str	r2, [r3, #20]
          break;
 8002aa6:	e003      	b.n	8002ab0 <HAL_GPIO_Init+0x320>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	623b      	str	r3, [r7, #32]
          break;
 8002aac:	e000      	b.n	8002ab0 <HAL_GPIO_Init+0x320>
          break;
 8002aae:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002ab0:	69bb      	ldr	r3, [r7, #24]
 8002ab2:	2bff      	cmp	r3, #255	; 0xff
 8002ab4:	d801      	bhi.n	8002aba <HAL_GPIO_Init+0x32a>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	e001      	b.n	8002abe <HAL_GPIO_Init+0x32e>
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	3304      	adds	r3, #4
 8002abe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002ac0:	69bb      	ldr	r3, [r7, #24]
 8002ac2:	2bff      	cmp	r3, #255	; 0xff
 8002ac4:	d802      	bhi.n	8002acc <HAL_GPIO_Init+0x33c>
 8002ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ac8:	009b      	lsls	r3, r3, #2
 8002aca:	e002      	b.n	8002ad2 <HAL_GPIO_Init+0x342>
 8002acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ace:	3b08      	subs	r3, #8
 8002ad0:	009b      	lsls	r3, r3, #2
 8002ad2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002ad4:	697b      	ldr	r3, [r7, #20]
 8002ad6:	681a      	ldr	r2, [r3, #0]
 8002ad8:	210f      	movs	r1, #15
 8002ada:	693b      	ldr	r3, [r7, #16]
 8002adc:	fa01 f303 	lsl.w	r3, r1, r3
 8002ae0:	43db      	mvns	r3, r3
 8002ae2:	401a      	ands	r2, r3
 8002ae4:	6a39      	ldr	r1, [r7, #32]
 8002ae6:	693b      	ldr	r3, [r7, #16]
 8002ae8:	fa01 f303 	lsl.w	r3, r1, r3
 8002aec:	431a      	orrs	r2, r3
 8002aee:	697b      	ldr	r3, [r7, #20]
 8002af0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	f000 8096 	beq.w	8002c2c <HAL_GPIO_Init+0x49c>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002b00:	4b53      	ldr	r3, [pc, #332]	; (8002c50 <HAL_GPIO_Init+0x4c0>)
 8002b02:	699b      	ldr	r3, [r3, #24]
 8002b04:	4a52      	ldr	r2, [pc, #328]	; (8002c50 <HAL_GPIO_Init+0x4c0>)
 8002b06:	f043 0301 	orr.w	r3, r3, #1
 8002b0a:	6193      	str	r3, [r2, #24]
 8002b0c:	4b50      	ldr	r3, [pc, #320]	; (8002c50 <HAL_GPIO_Init+0x4c0>)
 8002b0e:	699b      	ldr	r3, [r3, #24]
 8002b10:	f003 0301 	and.w	r3, r3, #1
 8002b14:	60bb      	str	r3, [r7, #8]
 8002b16:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002b18:	4a4e      	ldr	r2, [pc, #312]	; (8002c54 <HAL_GPIO_Init+0x4c4>)
 8002b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b1c:	089b      	lsrs	r3, r3, #2
 8002b1e:	3302      	adds	r3, #2
 8002b20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b24:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002b26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b28:	f003 0303 	and.w	r3, r3, #3
 8002b2c:	009b      	lsls	r3, r3, #2
 8002b2e:	220f      	movs	r2, #15
 8002b30:	fa02 f303 	lsl.w	r3, r2, r3
 8002b34:	43db      	mvns	r3, r3
 8002b36:	68fa      	ldr	r2, [r7, #12]
 8002b38:	4013      	ands	r3, r2
 8002b3a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	4a46      	ldr	r2, [pc, #280]	; (8002c58 <HAL_GPIO_Init+0x4c8>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d013      	beq.n	8002b6c <HAL_GPIO_Init+0x3dc>
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	4a45      	ldr	r2, [pc, #276]	; (8002c5c <HAL_GPIO_Init+0x4cc>)
 8002b48:	4293      	cmp	r3, r2
 8002b4a:	d00d      	beq.n	8002b68 <HAL_GPIO_Init+0x3d8>
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	4a44      	ldr	r2, [pc, #272]	; (8002c60 <HAL_GPIO_Init+0x4d0>)
 8002b50:	4293      	cmp	r3, r2
 8002b52:	d007      	beq.n	8002b64 <HAL_GPIO_Init+0x3d4>
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	4a43      	ldr	r2, [pc, #268]	; (8002c64 <HAL_GPIO_Init+0x4d4>)
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	d101      	bne.n	8002b60 <HAL_GPIO_Init+0x3d0>
 8002b5c:	2303      	movs	r3, #3
 8002b5e:	e006      	b.n	8002b6e <HAL_GPIO_Init+0x3de>
 8002b60:	2304      	movs	r3, #4
 8002b62:	e004      	b.n	8002b6e <HAL_GPIO_Init+0x3de>
 8002b64:	2302      	movs	r3, #2
 8002b66:	e002      	b.n	8002b6e <HAL_GPIO_Init+0x3de>
 8002b68:	2301      	movs	r3, #1
 8002b6a:	e000      	b.n	8002b6e <HAL_GPIO_Init+0x3de>
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b70:	f002 0203 	and.w	r2, r2, #3
 8002b74:	0092      	lsls	r2, r2, #2
 8002b76:	4093      	lsls	r3, r2
 8002b78:	68fa      	ldr	r2, [r7, #12]
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002b7e:	4935      	ldr	r1, [pc, #212]	; (8002c54 <HAL_GPIO_Init+0x4c4>)
 8002b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b82:	089b      	lsrs	r3, r3, #2
 8002b84:	3302      	adds	r3, #2
 8002b86:	68fa      	ldr	r2, [r7, #12]
 8002b88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d006      	beq.n	8002ba6 <HAL_GPIO_Init+0x416>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002b98:	4b33      	ldr	r3, [pc, #204]	; (8002c68 <HAL_GPIO_Init+0x4d8>)
 8002b9a:	689a      	ldr	r2, [r3, #8]
 8002b9c:	4932      	ldr	r1, [pc, #200]	; (8002c68 <HAL_GPIO_Init+0x4d8>)
 8002b9e:	69bb      	ldr	r3, [r7, #24]
 8002ba0:	4313      	orrs	r3, r2
 8002ba2:	608b      	str	r3, [r1, #8]
 8002ba4:	e006      	b.n	8002bb4 <HAL_GPIO_Init+0x424>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002ba6:	4b30      	ldr	r3, [pc, #192]	; (8002c68 <HAL_GPIO_Init+0x4d8>)
 8002ba8:	689a      	ldr	r2, [r3, #8]
 8002baa:	69bb      	ldr	r3, [r7, #24]
 8002bac:	43db      	mvns	r3, r3
 8002bae:	492e      	ldr	r1, [pc, #184]	; (8002c68 <HAL_GPIO_Init+0x4d8>)
 8002bb0:	4013      	ands	r3, r2
 8002bb2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d006      	beq.n	8002bce <HAL_GPIO_Init+0x43e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002bc0:	4b29      	ldr	r3, [pc, #164]	; (8002c68 <HAL_GPIO_Init+0x4d8>)
 8002bc2:	68da      	ldr	r2, [r3, #12]
 8002bc4:	4928      	ldr	r1, [pc, #160]	; (8002c68 <HAL_GPIO_Init+0x4d8>)
 8002bc6:	69bb      	ldr	r3, [r7, #24]
 8002bc8:	4313      	orrs	r3, r2
 8002bca:	60cb      	str	r3, [r1, #12]
 8002bcc:	e006      	b.n	8002bdc <HAL_GPIO_Init+0x44c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002bce:	4b26      	ldr	r3, [pc, #152]	; (8002c68 <HAL_GPIO_Init+0x4d8>)
 8002bd0:	68da      	ldr	r2, [r3, #12]
 8002bd2:	69bb      	ldr	r3, [r7, #24]
 8002bd4:	43db      	mvns	r3, r3
 8002bd6:	4924      	ldr	r1, [pc, #144]	; (8002c68 <HAL_GPIO_Init+0x4d8>)
 8002bd8:	4013      	ands	r3, r2
 8002bda:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d006      	beq.n	8002bf6 <HAL_GPIO_Init+0x466>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002be8:	4b1f      	ldr	r3, [pc, #124]	; (8002c68 <HAL_GPIO_Init+0x4d8>)
 8002bea:	685a      	ldr	r2, [r3, #4]
 8002bec:	491e      	ldr	r1, [pc, #120]	; (8002c68 <HAL_GPIO_Init+0x4d8>)
 8002bee:	69bb      	ldr	r3, [r7, #24]
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	604b      	str	r3, [r1, #4]
 8002bf4:	e006      	b.n	8002c04 <HAL_GPIO_Init+0x474>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002bf6:	4b1c      	ldr	r3, [pc, #112]	; (8002c68 <HAL_GPIO_Init+0x4d8>)
 8002bf8:	685a      	ldr	r2, [r3, #4]
 8002bfa:	69bb      	ldr	r3, [r7, #24]
 8002bfc:	43db      	mvns	r3, r3
 8002bfe:	491a      	ldr	r1, [pc, #104]	; (8002c68 <HAL_GPIO_Init+0x4d8>)
 8002c00:	4013      	ands	r3, r2
 8002c02:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d006      	beq.n	8002c1e <HAL_GPIO_Init+0x48e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002c10:	4b15      	ldr	r3, [pc, #84]	; (8002c68 <HAL_GPIO_Init+0x4d8>)
 8002c12:	681a      	ldr	r2, [r3, #0]
 8002c14:	4914      	ldr	r1, [pc, #80]	; (8002c68 <HAL_GPIO_Init+0x4d8>)
 8002c16:	69bb      	ldr	r3, [r7, #24]
 8002c18:	4313      	orrs	r3, r2
 8002c1a:	600b      	str	r3, [r1, #0]
 8002c1c:	e006      	b.n	8002c2c <HAL_GPIO_Init+0x49c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002c1e:	4b12      	ldr	r3, [pc, #72]	; (8002c68 <HAL_GPIO_Init+0x4d8>)
 8002c20:	681a      	ldr	r2, [r3, #0]
 8002c22:	69bb      	ldr	r3, [r7, #24]
 8002c24:	43db      	mvns	r3, r3
 8002c26:	4910      	ldr	r1, [pc, #64]	; (8002c68 <HAL_GPIO_Init+0x4d8>)
 8002c28:	4013      	ands	r3, r2
 8002c2a:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c2e:	3301      	adds	r3, #1
 8002c30:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	681a      	ldr	r2, [r3, #0]
 8002c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c38:	fa22 f303 	lsr.w	r3, r2, r3
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	f47f ae1e 	bne.w	800287e <HAL_GPIO_Init+0xee>
  }
}
 8002c42:	bf00      	nop
 8002c44:	bf00      	nop
 8002c46:	3728      	adds	r7, #40	; 0x28
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}
 8002c4c:	08015104 	.word	0x08015104
 8002c50:	40021000 	.word	0x40021000
 8002c54:	40010000 	.word	0x40010000
 8002c58:	40010800 	.word	0x40010800
 8002c5c:	40010c00 	.word	0x40010c00
 8002c60:	40011000 	.word	0x40011000
 8002c64:	40011400 	.word	0x40011400
 8002c68:	40010400 	.word	0x40010400

08002c6c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b086      	sub	sp, #24
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d102      	bne.n	8002c80 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	f000 bc9e 	b.w	80035bc <HAL_RCC_OscConfig+0x950>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d01c      	beq.n	8002cc2 <HAL_RCC_OscConfig+0x56>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f003 0301 	and.w	r3, r3, #1
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d116      	bne.n	8002cc2 <HAL_RCC_OscConfig+0x56>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f003 0302 	and.w	r3, r3, #2
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d110      	bne.n	8002cc2 <HAL_RCC_OscConfig+0x56>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f003 0308 	and.w	r3, r3, #8
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d10a      	bne.n	8002cc2 <HAL_RCC_OscConfig+0x56>
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f003 0304 	and.w	r3, r3, #4
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d104      	bne.n	8002cc2 <HAL_RCC_OscConfig+0x56>
 8002cb8:	f240 1165 	movw	r1, #357	; 0x165
 8002cbc:	488f      	ldr	r0, [pc, #572]	; (8002efc <HAL_RCC_OscConfig+0x290>)
 8002cbe:	f7fd fd2e 	bl	800071e <assert_failed>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f003 0301 	and.w	r3, r3, #1
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	f000 809b 	beq.w	8002e06 <HAL_RCC_OscConfig+0x19a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	689b      	ldr	r3, [r3, #8]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d00e      	beq.n	8002cf6 <HAL_RCC_OscConfig+0x8a>
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	689b      	ldr	r3, [r3, #8]
 8002cdc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ce0:	d009      	beq.n	8002cf6 <HAL_RCC_OscConfig+0x8a>
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	689b      	ldr	r3, [r3, #8]
 8002ce6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002cea:	d004      	beq.n	8002cf6 <HAL_RCC_OscConfig+0x8a>
 8002cec:	f240 116b 	movw	r1, #363	; 0x16b
 8002cf0:	4882      	ldr	r0, [pc, #520]	; (8002efc <HAL_RCC_OscConfig+0x290>)
 8002cf2:	f7fd fd14 	bl	800071e <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002cf6:	4b82      	ldr	r3, [pc, #520]	; (8002f00 <HAL_RCC_OscConfig+0x294>)
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	f003 030c 	and.w	r3, r3, #12
 8002cfe:	2b04      	cmp	r3, #4
 8002d00:	d00c      	beq.n	8002d1c <HAL_RCC_OscConfig+0xb0>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002d02:	4b7f      	ldr	r3, [pc, #508]	; (8002f00 <HAL_RCC_OscConfig+0x294>)
 8002d04:	685b      	ldr	r3, [r3, #4]
 8002d06:	f003 030c 	and.w	r3, r3, #12
 8002d0a:	2b08      	cmp	r3, #8
 8002d0c:	d113      	bne.n	8002d36 <HAL_RCC_OscConfig+0xca>
 8002d0e:	4b7c      	ldr	r3, [pc, #496]	; (8002f00 <HAL_RCC_OscConfig+0x294>)
 8002d10:	685b      	ldr	r3, [r3, #4]
 8002d12:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d1a:	d10c      	bne.n	8002d36 <HAL_RCC_OscConfig+0xca>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d1c:	4b78      	ldr	r3, [pc, #480]	; (8002f00 <HAL_RCC_OscConfig+0x294>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d06d      	beq.n	8002e04 <HAL_RCC_OscConfig+0x198>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	689b      	ldr	r3, [r3, #8]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d169      	bne.n	8002e04 <HAL_RCC_OscConfig+0x198>
      {
        return HAL_ERROR;
 8002d30:	2301      	movs	r3, #1
 8002d32:	f000 bc43 	b.w	80035bc <HAL_RCC_OscConfig+0x950>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	689b      	ldr	r3, [r3, #8]
 8002d3a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d3e:	d106      	bne.n	8002d4e <HAL_RCC_OscConfig+0xe2>
 8002d40:	4b6f      	ldr	r3, [pc, #444]	; (8002f00 <HAL_RCC_OscConfig+0x294>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a6e      	ldr	r2, [pc, #440]	; (8002f00 <HAL_RCC_OscConfig+0x294>)
 8002d46:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d4a:	6013      	str	r3, [r2, #0]
 8002d4c:	e02e      	b.n	8002dac <HAL_RCC_OscConfig+0x140>
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	689b      	ldr	r3, [r3, #8]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d10c      	bne.n	8002d70 <HAL_RCC_OscConfig+0x104>
 8002d56:	4b6a      	ldr	r3, [pc, #424]	; (8002f00 <HAL_RCC_OscConfig+0x294>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4a69      	ldr	r2, [pc, #420]	; (8002f00 <HAL_RCC_OscConfig+0x294>)
 8002d5c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d60:	6013      	str	r3, [r2, #0]
 8002d62:	4b67      	ldr	r3, [pc, #412]	; (8002f00 <HAL_RCC_OscConfig+0x294>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	4a66      	ldr	r2, [pc, #408]	; (8002f00 <HAL_RCC_OscConfig+0x294>)
 8002d68:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d6c:	6013      	str	r3, [r2, #0]
 8002d6e:	e01d      	b.n	8002dac <HAL_RCC_OscConfig+0x140>
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	689b      	ldr	r3, [r3, #8]
 8002d74:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d78:	d10c      	bne.n	8002d94 <HAL_RCC_OscConfig+0x128>
 8002d7a:	4b61      	ldr	r3, [pc, #388]	; (8002f00 <HAL_RCC_OscConfig+0x294>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4a60      	ldr	r2, [pc, #384]	; (8002f00 <HAL_RCC_OscConfig+0x294>)
 8002d80:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d84:	6013      	str	r3, [r2, #0]
 8002d86:	4b5e      	ldr	r3, [pc, #376]	; (8002f00 <HAL_RCC_OscConfig+0x294>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4a5d      	ldr	r2, [pc, #372]	; (8002f00 <HAL_RCC_OscConfig+0x294>)
 8002d8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d90:	6013      	str	r3, [r2, #0]
 8002d92:	e00b      	b.n	8002dac <HAL_RCC_OscConfig+0x140>
 8002d94:	4b5a      	ldr	r3, [pc, #360]	; (8002f00 <HAL_RCC_OscConfig+0x294>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a59      	ldr	r2, [pc, #356]	; (8002f00 <HAL_RCC_OscConfig+0x294>)
 8002d9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d9e:	6013      	str	r3, [r2, #0]
 8002da0:	4b57      	ldr	r3, [pc, #348]	; (8002f00 <HAL_RCC_OscConfig+0x294>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a56      	ldr	r2, [pc, #344]	; (8002f00 <HAL_RCC_OscConfig+0x294>)
 8002da6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002daa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	689b      	ldr	r3, [r3, #8]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d013      	beq.n	8002ddc <HAL_RCC_OscConfig+0x170>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002db4:	f7fe f81a 	bl	8000dec <HAL_GetTick>
 8002db8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dba:	e008      	b.n	8002dce <HAL_RCC_OscConfig+0x162>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002dbc:	f7fe f816 	bl	8000dec <HAL_GetTick>
 8002dc0:	4602      	mov	r2, r0
 8002dc2:	693b      	ldr	r3, [r7, #16]
 8002dc4:	1ad3      	subs	r3, r2, r3
 8002dc6:	2b64      	cmp	r3, #100	; 0x64
 8002dc8:	d901      	bls.n	8002dce <HAL_RCC_OscConfig+0x162>
          {
            return HAL_TIMEOUT;
 8002dca:	2303      	movs	r3, #3
 8002dcc:	e3f6      	b.n	80035bc <HAL_RCC_OscConfig+0x950>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dce:	4b4c      	ldr	r3, [pc, #304]	; (8002f00 <HAL_RCC_OscConfig+0x294>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d0f0      	beq.n	8002dbc <HAL_RCC_OscConfig+0x150>
 8002dda:	e014      	b.n	8002e06 <HAL_RCC_OscConfig+0x19a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ddc:	f7fe f806 	bl	8000dec <HAL_GetTick>
 8002de0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002de2:	e008      	b.n	8002df6 <HAL_RCC_OscConfig+0x18a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002de4:	f7fe f802 	bl	8000dec <HAL_GetTick>
 8002de8:	4602      	mov	r2, r0
 8002dea:	693b      	ldr	r3, [r7, #16]
 8002dec:	1ad3      	subs	r3, r2, r3
 8002dee:	2b64      	cmp	r3, #100	; 0x64
 8002df0:	d901      	bls.n	8002df6 <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_TIMEOUT;
 8002df2:	2303      	movs	r3, #3
 8002df4:	e3e2      	b.n	80035bc <HAL_RCC_OscConfig+0x950>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002df6:	4b42      	ldr	r3, [pc, #264]	; (8002f00 <HAL_RCC_OscConfig+0x294>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d1f0      	bne.n	8002de4 <HAL_RCC_OscConfig+0x178>
 8002e02:	e000      	b.n	8002e06 <HAL_RCC_OscConfig+0x19a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f003 0302 	and.w	r3, r3, #2
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	f000 8080 	beq.w	8002f14 <HAL_RCC_OscConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	695b      	ldr	r3, [r3, #20]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d008      	beq.n	8002e2e <HAL_RCC_OscConfig+0x1c2>
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	695b      	ldr	r3, [r3, #20]
 8002e20:	2b01      	cmp	r3, #1
 8002e22:	d004      	beq.n	8002e2e <HAL_RCC_OscConfig+0x1c2>
 8002e24:	f240 119f 	movw	r1, #415	; 0x19f
 8002e28:	4834      	ldr	r0, [pc, #208]	; (8002efc <HAL_RCC_OscConfig+0x290>)
 8002e2a:	f7fd fc78 	bl	800071e <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	699b      	ldr	r3, [r3, #24]
 8002e32:	2b1f      	cmp	r3, #31
 8002e34:	d904      	bls.n	8002e40 <HAL_RCC_OscConfig+0x1d4>
 8002e36:	f44f 71d0 	mov.w	r1, #416	; 0x1a0
 8002e3a:	4830      	ldr	r0, [pc, #192]	; (8002efc <HAL_RCC_OscConfig+0x290>)
 8002e3c:	f7fd fc6f 	bl	800071e <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002e40:	4b2f      	ldr	r3, [pc, #188]	; (8002f00 <HAL_RCC_OscConfig+0x294>)
 8002e42:	685b      	ldr	r3, [r3, #4]
 8002e44:	f003 030c 	and.w	r3, r3, #12
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d00b      	beq.n	8002e64 <HAL_RCC_OscConfig+0x1f8>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002e4c:	4b2c      	ldr	r3, [pc, #176]	; (8002f00 <HAL_RCC_OscConfig+0x294>)
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	f003 030c 	and.w	r3, r3, #12
 8002e54:	2b08      	cmp	r3, #8
 8002e56:	d11c      	bne.n	8002e92 <HAL_RCC_OscConfig+0x226>
 8002e58:	4b29      	ldr	r3, [pc, #164]	; (8002f00 <HAL_RCC_OscConfig+0x294>)
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d116      	bne.n	8002e92 <HAL_RCC_OscConfig+0x226>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e64:	4b26      	ldr	r3, [pc, #152]	; (8002f00 <HAL_RCC_OscConfig+0x294>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f003 0302 	and.w	r3, r3, #2
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d005      	beq.n	8002e7c <HAL_RCC_OscConfig+0x210>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	695b      	ldr	r3, [r3, #20]
 8002e74:	2b01      	cmp	r3, #1
 8002e76:	d001      	beq.n	8002e7c <HAL_RCC_OscConfig+0x210>
      {
        return HAL_ERROR;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	e39f      	b.n	80035bc <HAL_RCC_OscConfig+0x950>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e7c:	4b20      	ldr	r3, [pc, #128]	; (8002f00 <HAL_RCC_OscConfig+0x294>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	699b      	ldr	r3, [r3, #24]
 8002e88:	00db      	lsls	r3, r3, #3
 8002e8a:	491d      	ldr	r1, [pc, #116]	; (8002f00 <HAL_RCC_OscConfig+0x294>)
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e90:	e040      	b.n	8002f14 <HAL_RCC_OscConfig+0x2a8>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	695b      	ldr	r3, [r3, #20]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d020      	beq.n	8002edc <HAL_RCC_OscConfig+0x270>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e9a:	4b1a      	ldr	r3, [pc, #104]	; (8002f04 <HAL_RCC_OscConfig+0x298>)
 8002e9c:	2201      	movs	r2, #1
 8002e9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ea0:	f7fd ffa4 	bl	8000dec <HAL_GetTick>
 8002ea4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ea6:	e008      	b.n	8002eba <HAL_RCC_OscConfig+0x24e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ea8:	f7fd ffa0 	bl	8000dec <HAL_GetTick>
 8002eac:	4602      	mov	r2, r0
 8002eae:	693b      	ldr	r3, [r7, #16]
 8002eb0:	1ad3      	subs	r3, r2, r3
 8002eb2:	2b02      	cmp	r3, #2
 8002eb4:	d901      	bls.n	8002eba <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 8002eb6:	2303      	movs	r3, #3
 8002eb8:	e380      	b.n	80035bc <HAL_RCC_OscConfig+0x950>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002eba:	4b11      	ldr	r3, [pc, #68]	; (8002f00 <HAL_RCC_OscConfig+0x294>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f003 0302 	and.w	r3, r3, #2
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d0f0      	beq.n	8002ea8 <HAL_RCC_OscConfig+0x23c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ec6:	4b0e      	ldr	r3, [pc, #56]	; (8002f00 <HAL_RCC_OscConfig+0x294>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	699b      	ldr	r3, [r3, #24]
 8002ed2:	00db      	lsls	r3, r3, #3
 8002ed4:	490a      	ldr	r1, [pc, #40]	; (8002f00 <HAL_RCC_OscConfig+0x294>)
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	600b      	str	r3, [r1, #0]
 8002eda:	e01b      	b.n	8002f14 <HAL_RCC_OscConfig+0x2a8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002edc:	4b09      	ldr	r3, [pc, #36]	; (8002f04 <HAL_RCC_OscConfig+0x298>)
 8002ede:	2200      	movs	r2, #0
 8002ee0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ee2:	f7fd ff83 	bl	8000dec <HAL_GetTick>
 8002ee6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ee8:	e00e      	b.n	8002f08 <HAL_RCC_OscConfig+0x29c>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002eea:	f7fd ff7f 	bl	8000dec <HAL_GetTick>
 8002eee:	4602      	mov	r2, r0
 8002ef0:	693b      	ldr	r3, [r7, #16]
 8002ef2:	1ad3      	subs	r3, r2, r3
 8002ef4:	2b02      	cmp	r3, #2
 8002ef6:	d907      	bls.n	8002f08 <HAL_RCC_OscConfig+0x29c>
          {
            return HAL_TIMEOUT;
 8002ef8:	2303      	movs	r3, #3
 8002efa:	e35f      	b.n	80035bc <HAL_RCC_OscConfig+0x950>
 8002efc:	0801517c 	.word	0x0801517c
 8002f00:	40021000 	.word	0x40021000
 8002f04:	42420000 	.word	0x42420000
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f08:	4b9b      	ldr	r3, [pc, #620]	; (8003178 <HAL_RCC_OscConfig+0x50c>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f003 0302 	and.w	r3, r3, #2
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d1ea      	bne.n	8002eea <HAL_RCC_OscConfig+0x27e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f003 0308 	and.w	r3, r3, #8
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d040      	beq.n	8002fa2 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	69db      	ldr	r3, [r3, #28]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d008      	beq.n	8002f3a <HAL_RCC_OscConfig+0x2ce>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	69db      	ldr	r3, [r3, #28]
 8002f2c:	2b01      	cmp	r3, #1
 8002f2e:	d004      	beq.n	8002f3a <HAL_RCC_OscConfig+0x2ce>
 8002f30:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 8002f34:	4891      	ldr	r0, [pc, #580]	; (800317c <HAL_RCC_OscConfig+0x510>)
 8002f36:	f7fd fbf2 	bl	800071e <assert_failed>

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	69db      	ldr	r3, [r3, #28]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d019      	beq.n	8002f76 <HAL_RCC_OscConfig+0x30a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f42:	4b8f      	ldr	r3, [pc, #572]	; (8003180 <HAL_RCC_OscConfig+0x514>)
 8002f44:	2201      	movs	r2, #1
 8002f46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f48:	f7fd ff50 	bl	8000dec <HAL_GetTick>
 8002f4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f4e:	e008      	b.n	8002f62 <HAL_RCC_OscConfig+0x2f6>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f50:	f7fd ff4c 	bl	8000dec <HAL_GetTick>
 8002f54:	4602      	mov	r2, r0
 8002f56:	693b      	ldr	r3, [r7, #16]
 8002f58:	1ad3      	subs	r3, r2, r3
 8002f5a:	2b02      	cmp	r3, #2
 8002f5c:	d901      	bls.n	8002f62 <HAL_RCC_OscConfig+0x2f6>
        {
          return HAL_TIMEOUT;
 8002f5e:	2303      	movs	r3, #3
 8002f60:	e32c      	b.n	80035bc <HAL_RCC_OscConfig+0x950>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f62:	4b85      	ldr	r3, [pc, #532]	; (8003178 <HAL_RCC_OscConfig+0x50c>)
 8002f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f66:	f003 0302 	and.w	r3, r3, #2
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d0f0      	beq.n	8002f50 <HAL_RCC_OscConfig+0x2e4>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002f6e:	2001      	movs	r0, #1
 8002f70:	f000 fdda 	bl	8003b28 <RCC_Delay>
 8002f74:	e015      	b.n	8002fa2 <HAL_RCC_OscConfig+0x336>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f76:	4b82      	ldr	r3, [pc, #520]	; (8003180 <HAL_RCC_OscConfig+0x514>)
 8002f78:	2200      	movs	r2, #0
 8002f7a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f7c:	f7fd ff36 	bl	8000dec <HAL_GetTick>
 8002f80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f82:	e008      	b.n	8002f96 <HAL_RCC_OscConfig+0x32a>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f84:	f7fd ff32 	bl	8000dec <HAL_GetTick>
 8002f88:	4602      	mov	r2, r0
 8002f8a:	693b      	ldr	r3, [r7, #16]
 8002f8c:	1ad3      	subs	r3, r2, r3
 8002f8e:	2b02      	cmp	r3, #2
 8002f90:	d901      	bls.n	8002f96 <HAL_RCC_OscConfig+0x32a>
        {
          return HAL_TIMEOUT;
 8002f92:	2303      	movs	r3, #3
 8002f94:	e312      	b.n	80035bc <HAL_RCC_OscConfig+0x950>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f96:	4b78      	ldr	r3, [pc, #480]	; (8003178 <HAL_RCC_OscConfig+0x50c>)
 8002f98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f9a:	f003 0302 	and.w	r3, r3, #2
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d1f0      	bne.n	8002f84 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f003 0304 	and.w	r3, r3, #4
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	f000 80b7 	beq.w	800311e <HAL_RCC_OscConfig+0x4b2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	691b      	ldr	r3, [r3, #16]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d00c      	beq.n	8002fd6 <HAL_RCC_OscConfig+0x36a>
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	691b      	ldr	r3, [r3, #16]
 8002fc0:	2b01      	cmp	r3, #1
 8002fc2:	d008      	beq.n	8002fd6 <HAL_RCC_OscConfig+0x36a>
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	691b      	ldr	r3, [r3, #16]
 8002fc8:	2b05      	cmp	r3, #5
 8002fca:	d004      	beq.n	8002fd6 <HAL_RCC_OscConfig+0x36a>
 8002fcc:	f240 210f 	movw	r1, #527	; 0x20f
 8002fd0:	486a      	ldr	r0, [pc, #424]	; (800317c <HAL_RCC_OscConfig+0x510>)
 8002fd2:	f7fd fba4 	bl	800071e <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002fd6:	4b68      	ldr	r3, [pc, #416]	; (8003178 <HAL_RCC_OscConfig+0x50c>)
 8002fd8:	69db      	ldr	r3, [r3, #28]
 8002fda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d10d      	bne.n	8002ffe <HAL_RCC_OscConfig+0x392>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fe2:	4b65      	ldr	r3, [pc, #404]	; (8003178 <HAL_RCC_OscConfig+0x50c>)
 8002fe4:	69db      	ldr	r3, [r3, #28]
 8002fe6:	4a64      	ldr	r2, [pc, #400]	; (8003178 <HAL_RCC_OscConfig+0x50c>)
 8002fe8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fec:	61d3      	str	r3, [r2, #28]
 8002fee:	4b62      	ldr	r3, [pc, #392]	; (8003178 <HAL_RCC_OscConfig+0x50c>)
 8002ff0:	69db      	ldr	r3, [r3, #28]
 8002ff2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ff6:	60bb      	str	r3, [r7, #8]
 8002ff8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ffe:	4b61      	ldr	r3, [pc, #388]	; (8003184 <HAL_RCC_OscConfig+0x518>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003006:	2b00      	cmp	r3, #0
 8003008:	d118      	bne.n	800303c <HAL_RCC_OscConfig+0x3d0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800300a:	4b5e      	ldr	r3, [pc, #376]	; (8003184 <HAL_RCC_OscConfig+0x518>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	4a5d      	ldr	r2, [pc, #372]	; (8003184 <HAL_RCC_OscConfig+0x518>)
 8003010:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003014:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003016:	f7fd fee9 	bl	8000dec <HAL_GetTick>
 800301a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800301c:	e008      	b.n	8003030 <HAL_RCC_OscConfig+0x3c4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800301e:	f7fd fee5 	bl	8000dec <HAL_GetTick>
 8003022:	4602      	mov	r2, r0
 8003024:	693b      	ldr	r3, [r7, #16]
 8003026:	1ad3      	subs	r3, r2, r3
 8003028:	2b64      	cmp	r3, #100	; 0x64
 800302a:	d901      	bls.n	8003030 <HAL_RCC_OscConfig+0x3c4>
        {
          return HAL_TIMEOUT;
 800302c:	2303      	movs	r3, #3
 800302e:	e2c5      	b.n	80035bc <HAL_RCC_OscConfig+0x950>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003030:	4b54      	ldr	r3, [pc, #336]	; (8003184 <HAL_RCC_OscConfig+0x518>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003038:	2b00      	cmp	r3, #0
 800303a:	d0f0      	beq.n	800301e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	691b      	ldr	r3, [r3, #16]
 8003040:	2b01      	cmp	r3, #1
 8003042:	d106      	bne.n	8003052 <HAL_RCC_OscConfig+0x3e6>
 8003044:	4b4c      	ldr	r3, [pc, #304]	; (8003178 <HAL_RCC_OscConfig+0x50c>)
 8003046:	6a1b      	ldr	r3, [r3, #32]
 8003048:	4a4b      	ldr	r2, [pc, #300]	; (8003178 <HAL_RCC_OscConfig+0x50c>)
 800304a:	f043 0301 	orr.w	r3, r3, #1
 800304e:	6213      	str	r3, [r2, #32]
 8003050:	e02d      	b.n	80030ae <HAL_RCC_OscConfig+0x442>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	691b      	ldr	r3, [r3, #16]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d10c      	bne.n	8003074 <HAL_RCC_OscConfig+0x408>
 800305a:	4b47      	ldr	r3, [pc, #284]	; (8003178 <HAL_RCC_OscConfig+0x50c>)
 800305c:	6a1b      	ldr	r3, [r3, #32]
 800305e:	4a46      	ldr	r2, [pc, #280]	; (8003178 <HAL_RCC_OscConfig+0x50c>)
 8003060:	f023 0301 	bic.w	r3, r3, #1
 8003064:	6213      	str	r3, [r2, #32]
 8003066:	4b44      	ldr	r3, [pc, #272]	; (8003178 <HAL_RCC_OscConfig+0x50c>)
 8003068:	6a1b      	ldr	r3, [r3, #32]
 800306a:	4a43      	ldr	r2, [pc, #268]	; (8003178 <HAL_RCC_OscConfig+0x50c>)
 800306c:	f023 0304 	bic.w	r3, r3, #4
 8003070:	6213      	str	r3, [r2, #32]
 8003072:	e01c      	b.n	80030ae <HAL_RCC_OscConfig+0x442>
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	691b      	ldr	r3, [r3, #16]
 8003078:	2b05      	cmp	r3, #5
 800307a:	d10c      	bne.n	8003096 <HAL_RCC_OscConfig+0x42a>
 800307c:	4b3e      	ldr	r3, [pc, #248]	; (8003178 <HAL_RCC_OscConfig+0x50c>)
 800307e:	6a1b      	ldr	r3, [r3, #32]
 8003080:	4a3d      	ldr	r2, [pc, #244]	; (8003178 <HAL_RCC_OscConfig+0x50c>)
 8003082:	f043 0304 	orr.w	r3, r3, #4
 8003086:	6213      	str	r3, [r2, #32]
 8003088:	4b3b      	ldr	r3, [pc, #236]	; (8003178 <HAL_RCC_OscConfig+0x50c>)
 800308a:	6a1b      	ldr	r3, [r3, #32]
 800308c:	4a3a      	ldr	r2, [pc, #232]	; (8003178 <HAL_RCC_OscConfig+0x50c>)
 800308e:	f043 0301 	orr.w	r3, r3, #1
 8003092:	6213      	str	r3, [r2, #32]
 8003094:	e00b      	b.n	80030ae <HAL_RCC_OscConfig+0x442>
 8003096:	4b38      	ldr	r3, [pc, #224]	; (8003178 <HAL_RCC_OscConfig+0x50c>)
 8003098:	6a1b      	ldr	r3, [r3, #32]
 800309a:	4a37      	ldr	r2, [pc, #220]	; (8003178 <HAL_RCC_OscConfig+0x50c>)
 800309c:	f023 0301 	bic.w	r3, r3, #1
 80030a0:	6213      	str	r3, [r2, #32]
 80030a2:	4b35      	ldr	r3, [pc, #212]	; (8003178 <HAL_RCC_OscConfig+0x50c>)
 80030a4:	6a1b      	ldr	r3, [r3, #32]
 80030a6:	4a34      	ldr	r2, [pc, #208]	; (8003178 <HAL_RCC_OscConfig+0x50c>)
 80030a8:	f023 0304 	bic.w	r3, r3, #4
 80030ac:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	691b      	ldr	r3, [r3, #16]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d015      	beq.n	80030e2 <HAL_RCC_OscConfig+0x476>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030b6:	f7fd fe99 	bl	8000dec <HAL_GetTick>
 80030ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030bc:	e00a      	b.n	80030d4 <HAL_RCC_OscConfig+0x468>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030be:	f7fd fe95 	bl	8000dec <HAL_GetTick>
 80030c2:	4602      	mov	r2, r0
 80030c4:	693b      	ldr	r3, [r7, #16]
 80030c6:	1ad3      	subs	r3, r2, r3
 80030c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d901      	bls.n	80030d4 <HAL_RCC_OscConfig+0x468>
        {
          return HAL_TIMEOUT;
 80030d0:	2303      	movs	r3, #3
 80030d2:	e273      	b.n	80035bc <HAL_RCC_OscConfig+0x950>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030d4:	4b28      	ldr	r3, [pc, #160]	; (8003178 <HAL_RCC_OscConfig+0x50c>)
 80030d6:	6a1b      	ldr	r3, [r3, #32]
 80030d8:	f003 0302 	and.w	r3, r3, #2
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d0ee      	beq.n	80030be <HAL_RCC_OscConfig+0x452>
 80030e0:	e014      	b.n	800310c <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030e2:	f7fd fe83 	bl	8000dec <HAL_GetTick>
 80030e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030e8:	e00a      	b.n	8003100 <HAL_RCC_OscConfig+0x494>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030ea:	f7fd fe7f 	bl	8000dec <HAL_GetTick>
 80030ee:	4602      	mov	r2, r0
 80030f0:	693b      	ldr	r3, [r7, #16]
 80030f2:	1ad3      	subs	r3, r2, r3
 80030f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d901      	bls.n	8003100 <HAL_RCC_OscConfig+0x494>
        {
          return HAL_TIMEOUT;
 80030fc:	2303      	movs	r3, #3
 80030fe:	e25d      	b.n	80035bc <HAL_RCC_OscConfig+0x950>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003100:	4b1d      	ldr	r3, [pc, #116]	; (8003178 <HAL_RCC_OscConfig+0x50c>)
 8003102:	6a1b      	ldr	r3, [r3, #32]
 8003104:	f003 0302 	and.w	r3, r3, #2
 8003108:	2b00      	cmp	r3, #0
 800310a:	d1ee      	bne.n	80030ea <HAL_RCC_OscConfig+0x47e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800310c:	7dfb      	ldrb	r3, [r7, #23]
 800310e:	2b01      	cmp	r3, #1
 8003110:	d105      	bne.n	800311e <HAL_RCC_OscConfig+0x4b2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003112:	4b19      	ldr	r3, [pc, #100]	; (8003178 <HAL_RCC_OscConfig+0x50c>)
 8003114:	69db      	ldr	r3, [r3, #28]
 8003116:	4a18      	ldr	r2, [pc, #96]	; (8003178 <HAL_RCC_OscConfig+0x50c>)
 8003118:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800311c:	61d3      	str	r3, [r2, #28]
  }

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003122:	2b00      	cmp	r3, #0
 8003124:	d00c      	beq.n	8003140 <HAL_RCC_OscConfig+0x4d4>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800312a:	2b01      	cmp	r3, #1
 800312c:	d008      	beq.n	8003140 <HAL_RCC_OscConfig+0x4d4>
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003132:	2b02      	cmp	r3, #2
 8003134:	d004      	beq.n	8003140 <HAL_RCC_OscConfig+0x4d4>
 8003136:	f44f 7115 	mov.w	r1, #596	; 0x254
 800313a:	4810      	ldr	r0, [pc, #64]	; (800317c <HAL_RCC_OscConfig+0x510>)
 800313c:	f7fd faef 	bl	800071e <assert_failed>
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003144:	2b00      	cmp	r3, #0
 8003146:	f000 8106 	beq.w	8003356 <HAL_RCC_OscConfig+0x6ea>
  {
    /* This bit can not be cleared if the PLL2 clock is used indirectly as system
      clock (i.e. it is used as PLL clock entry that is used as system clock). */
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 800314a:	4b0b      	ldr	r3, [pc, #44]	; (8003178 <HAL_RCC_OscConfig+0x50c>)
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003152:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003156:	d117      	bne.n	8003188 <HAL_RCC_OscConfig+0x51c>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8003158:	4b07      	ldr	r3, [pc, #28]	; (8003178 <HAL_RCC_OscConfig+0x50c>)
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8003160:	2b08      	cmp	r3, #8
 8003162:	d111      	bne.n	8003188 <HAL_RCC_OscConfig+0x51c>
        ((READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 8003164:	4b04      	ldr	r3, [pc, #16]	; (8003178 <HAL_RCC_OscConfig+0x50c>)
 8003166:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003168:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 800316c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003170:	d10a      	bne.n	8003188 <HAL_RCC_OscConfig+0x51c>
    {
      return HAL_ERROR;
 8003172:	2301      	movs	r3, #1
 8003174:	e222      	b.n	80035bc <HAL_RCC_OscConfig+0x950>
 8003176:	bf00      	nop
 8003178:	40021000 	.word	0x40021000
 800317c:	0801517c 	.word	0x0801517c
 8003180:	42420480 	.word	0x42420480
 8003184:	40007000 	.word	0x40007000
    }
    else
    {
      if ((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800318c:	2b02      	cmp	r3, #2
 800318e:	f040 80c6 	bne.w	800331e <HAL_RCC_OscConfig+0x6b2>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003196:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800319a:	d02c      	beq.n	80031f6 <HAL_RCC_OscConfig+0x58a>
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031a0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80031a4:	d027      	beq.n	80031f6 <HAL_RCC_OscConfig+0x58a>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031aa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80031ae:	d022      	beq.n	80031f6 <HAL_RCC_OscConfig+0x58a>
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031b4:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
 80031b8:	d01d      	beq.n	80031f6 <HAL_RCC_OscConfig+0x58a>
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031be:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 80031c2:	d018      	beq.n	80031f6 <HAL_RCC_OscConfig+0x58a>
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031c8:	f5b3 6f30 	cmp.w	r3, #2816	; 0xb00
 80031cc:	d013      	beq.n	80031f6 <HAL_RCC_OscConfig+0x58a>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031d2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80031d6:	d00e      	beq.n	80031f6 <HAL_RCC_OscConfig+0x58a>
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031dc:	f5b3 6f60 	cmp.w	r3, #3584	; 0xe00
 80031e0:	d009      	beq.n	80031f6 <HAL_RCC_OscConfig+0x58a>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031e6:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80031ea:	d004      	beq.n	80031f6 <HAL_RCC_OscConfig+0x58a>
 80031ec:	f44f 7119 	mov.w	r1, #612	; 0x264
 80031f0:	488d      	ldr	r0, [pc, #564]	; (8003428 <HAL_RCC_OscConfig+0x7bc>)
 80031f2:	f7fd fa94 	bl	800071e <assert_failed>
        assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d040      	beq.n	8003280 <HAL_RCC_OscConfig+0x614>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003202:	2b10      	cmp	r3, #16
 8003204:	d03c      	beq.n	8003280 <HAL_RCC_OscConfig+0x614>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800320a:	2b20      	cmp	r3, #32
 800320c:	d038      	beq.n	8003280 <HAL_RCC_OscConfig+0x614>
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003212:	2b30      	cmp	r3, #48	; 0x30
 8003214:	d034      	beq.n	8003280 <HAL_RCC_OscConfig+0x614>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800321a:	2b40      	cmp	r3, #64	; 0x40
 800321c:	d030      	beq.n	8003280 <HAL_RCC_OscConfig+0x614>
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003222:	2b50      	cmp	r3, #80	; 0x50
 8003224:	d02c      	beq.n	8003280 <HAL_RCC_OscConfig+0x614>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800322a:	2b60      	cmp	r3, #96	; 0x60
 800322c:	d028      	beq.n	8003280 <HAL_RCC_OscConfig+0x614>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003232:	2b70      	cmp	r3, #112	; 0x70
 8003234:	d024      	beq.n	8003280 <HAL_RCC_OscConfig+0x614>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800323a:	2b80      	cmp	r3, #128	; 0x80
 800323c:	d020      	beq.n	8003280 <HAL_RCC_OscConfig+0x614>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003242:	2b90      	cmp	r3, #144	; 0x90
 8003244:	d01c      	beq.n	8003280 <HAL_RCC_OscConfig+0x614>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800324a:	2ba0      	cmp	r3, #160	; 0xa0
 800324c:	d018      	beq.n	8003280 <HAL_RCC_OscConfig+0x614>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003252:	2bb0      	cmp	r3, #176	; 0xb0
 8003254:	d014      	beq.n	8003280 <HAL_RCC_OscConfig+0x614>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800325a:	2bc0      	cmp	r3, #192	; 0xc0
 800325c:	d010      	beq.n	8003280 <HAL_RCC_OscConfig+0x614>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003262:	2bd0      	cmp	r3, #208	; 0xd0
 8003264:	d00c      	beq.n	8003280 <HAL_RCC_OscConfig+0x614>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800326a:	2be0      	cmp	r3, #224	; 0xe0
 800326c:	d008      	beq.n	8003280 <HAL_RCC_OscConfig+0x614>
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003272:	2bf0      	cmp	r3, #240	; 0xf0
 8003274:	d004      	beq.n	8003280 <HAL_RCC_OscConfig+0x614>
 8003276:	f240 2165 	movw	r1, #613	; 0x265
 800327a:	486b      	ldr	r0, [pc, #428]	; (8003428 <HAL_RCC_OscConfig+0x7bc>)
 800327c:	f7fd fa4f 	bl	800071e <assert_failed>

        /* Prediv2 can be written only when the PLLI2S is disabled. */
        /* Return an error only if new value is different from the programmed value */
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8003280:	4b6a      	ldr	r3, [pc, #424]	; (800342c <HAL_RCC_OscConfig+0x7c0>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003288:	2b00      	cmp	r3, #0
 800328a:	d009      	beq.n	80032a0 <HAL_RCC_OscConfig+0x634>
            (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 800328c:	4b67      	ldr	r3, [pc, #412]	; (800342c <HAL_RCC_OscConfig+0x7c0>)
 800328e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003290:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6b5b      	ldr	r3, [r3, #52]	; 0x34
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8003298:	429a      	cmp	r2, r3
 800329a:	d001      	beq.n	80032a0 <HAL_RCC_OscConfig+0x634>
        {
          return HAL_ERROR;
 800329c:	2301      	movs	r3, #1
 800329e:	e18d      	b.n	80035bc <HAL_RCC_OscConfig+0x950>
        }

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 80032a0:	4b63      	ldr	r3, [pc, #396]	; (8003430 <HAL_RCC_OscConfig+0x7c4>)
 80032a2:	2200      	movs	r2, #0
 80032a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032a6:	f7fd fda1 	bl	8000dec <HAL_GetTick>
 80032aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 80032ac:	e008      	b.n	80032c0 <HAL_RCC_OscConfig+0x654>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80032ae:	f7fd fd9d 	bl	8000dec <HAL_GetTick>
 80032b2:	4602      	mov	r2, r0
 80032b4:	693b      	ldr	r3, [r7, #16]
 80032b6:	1ad3      	subs	r3, r2, r3
 80032b8:	2b64      	cmp	r3, #100	; 0x64
 80032ba:	d901      	bls.n	80032c0 <HAL_RCC_OscConfig+0x654>
          {
            return HAL_TIMEOUT;
 80032bc:	2303      	movs	r3, #3
 80032be:	e17d      	b.n	80035bc <HAL_RCC_OscConfig+0x950>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 80032c0:	4b5a      	ldr	r3, [pc, #360]	; (800342c <HAL_RCC_OscConfig+0x7c0>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d1f0      	bne.n	80032ae <HAL_RCC_OscConfig+0x642>
          }
        }

        /* Configure the HSE prediv2 factor --------------------------------*/
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 80032cc:	4b57      	ldr	r3, [pc, #348]	; (800342c <HAL_RCC_OscConfig+0x7c0>)
 80032ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032d8:	4954      	ldr	r1, [pc, #336]	; (800342c <HAL_RCC_OscConfig+0x7c0>)
 80032da:	4313      	orrs	r3, r2
 80032dc:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Configure the main PLL2 multiplication factors. */
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 80032de:	4b53      	ldr	r3, [pc, #332]	; (800342c <HAL_RCC_OscConfig+0x7c0>)
 80032e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032e2:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ea:	4950      	ldr	r1, [pc, #320]	; (800342c <HAL_RCC_OscConfig+0x7c0>)
 80032ec:	4313      	orrs	r3, r2
 80032ee:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable the main PLL2. */
        __HAL_RCC_PLL2_ENABLE();
 80032f0:	4b4f      	ldr	r3, [pc, #316]	; (8003430 <HAL_RCC_OscConfig+0x7c4>)
 80032f2:	2201      	movs	r2, #1
 80032f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032f6:	f7fd fd79 	bl	8000dec <HAL_GetTick>
 80032fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 80032fc:	e008      	b.n	8003310 <HAL_RCC_OscConfig+0x6a4>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80032fe:	f7fd fd75 	bl	8000dec <HAL_GetTick>
 8003302:	4602      	mov	r2, r0
 8003304:	693b      	ldr	r3, [r7, #16]
 8003306:	1ad3      	subs	r3, r2, r3
 8003308:	2b64      	cmp	r3, #100	; 0x64
 800330a:	d901      	bls.n	8003310 <HAL_RCC_OscConfig+0x6a4>
          {
            return HAL_TIMEOUT;
 800330c:	2303      	movs	r3, #3
 800330e:	e155      	b.n	80035bc <HAL_RCC_OscConfig+0x950>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8003310:	4b46      	ldr	r3, [pc, #280]	; (800342c <HAL_RCC_OscConfig+0x7c0>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003318:	2b00      	cmp	r3, #0
 800331a:	d0f0      	beq.n	80032fe <HAL_RCC_OscConfig+0x692>
 800331c:	e01b      	b.n	8003356 <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Set PREDIV1 source to HSE */
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 800331e:	4b43      	ldr	r3, [pc, #268]	; (800342c <HAL_RCC_OscConfig+0x7c0>)
 8003320:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003322:	4a42      	ldr	r2, [pc, #264]	; (800342c <HAL_RCC_OscConfig+0x7c0>)
 8003324:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003328:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 800332a:	4b41      	ldr	r3, [pc, #260]	; (8003430 <HAL_RCC_OscConfig+0x7c4>)
 800332c:	2200      	movs	r2, #0
 800332e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003330:	f7fd fd5c 	bl	8000dec <HAL_GetTick>
 8003334:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8003336:	e008      	b.n	800334a <HAL_RCC_OscConfig+0x6de>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003338:	f7fd fd58 	bl	8000dec <HAL_GetTick>
 800333c:	4602      	mov	r2, r0
 800333e:	693b      	ldr	r3, [r7, #16]
 8003340:	1ad3      	subs	r3, r2, r3
 8003342:	2b64      	cmp	r3, #100	; 0x64
 8003344:	d901      	bls.n	800334a <HAL_RCC_OscConfig+0x6de>
          {
            return HAL_TIMEOUT;
 8003346:	2303      	movs	r3, #3
 8003348:	e138      	b.n	80035bc <HAL_RCC_OscConfig+0x950>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 800334a:	4b38      	ldr	r3, [pc, #224]	; (800342c <HAL_RCC_OscConfig+0x7c0>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003352:	2b00      	cmp	r3, #0
 8003354:	d1f0      	bne.n	8003338 <HAL_RCC_OscConfig+0x6cc>
  }

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6a1b      	ldr	r3, [r3, #32]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d00c      	beq.n	8003378 <HAL_RCC_OscConfig+0x70c>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6a1b      	ldr	r3, [r3, #32]
 8003362:	2b01      	cmp	r3, #1
 8003364:	d008      	beq.n	8003378 <HAL_RCC_OscConfig+0x70c>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6a1b      	ldr	r3, [r3, #32]
 800336a:	2b02      	cmp	r3, #2
 800336c:	d004      	beq.n	8003378 <HAL_RCC_OscConfig+0x70c>
 800336e:	f240 21ad 	movw	r1, #685	; 0x2ad
 8003372:	482d      	ldr	r0, [pc, #180]	; (8003428 <HAL_RCC_OscConfig+0x7bc>)
 8003374:	f7fd f9d3 	bl	800071e <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6a1b      	ldr	r3, [r3, #32]
 800337c:	2b00      	cmp	r3, #0
 800337e:	f000 811c 	beq.w	80035ba <HAL_RCC_OscConfig+0x94e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003382:	4b2a      	ldr	r3, [pc, #168]	; (800342c <HAL_RCC_OscConfig+0x7c0>)
 8003384:	685b      	ldr	r3, [r3, #4]
 8003386:	f003 030c 	and.w	r3, r3, #12
 800338a:	2b08      	cmp	r3, #8
 800338c:	f000 80fc 	beq.w	8003588 <HAL_RCC_OscConfig+0x91c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6a1b      	ldr	r3, [r3, #32]
 8003394:	2b02      	cmp	r3, #2
 8003396:	f040 80e0 	bne.w	800355a <HAL_RCC_OscConfig+0x8ee>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d009      	beq.n	80033b6 <HAL_RCC_OscConfig+0x74a>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033aa:	d004      	beq.n	80033b6 <HAL_RCC_OscConfig+0x74a>
 80033ac:	f240 21b6 	movw	r1, #694	; 0x2b6
 80033b0:	481d      	ldr	r0, [pc, #116]	; (8003428 <HAL_RCC_OscConfig+0x7bc>)
 80033b2:	f7fd f9b4 	bl	800071e <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033ba:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80033be:	d022      	beq.n	8003406 <HAL_RCC_OscConfig+0x79a>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033c4:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80033c8:	d01d      	beq.n	8003406 <HAL_RCC_OscConfig+0x79a>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033ce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80033d2:	d018      	beq.n	8003406 <HAL_RCC_OscConfig+0x79a>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033d8:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 80033dc:	d013      	beq.n	8003406 <HAL_RCC_OscConfig+0x79a>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033e2:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 80033e6:	d00e      	beq.n	8003406 <HAL_RCC_OscConfig+0x79a>
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033ec:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 80033f0:	d009      	beq.n	8003406 <HAL_RCC_OscConfig+0x79a>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033f6:	f5b3 1f50 	cmp.w	r3, #3407872	; 0x340000
 80033fa:	d004      	beq.n	8003406 <HAL_RCC_OscConfig+0x79a>
 80033fc:	f240 21b7 	movw	r1, #695	; 0x2b7
 8003400:	4809      	ldr	r0, [pc, #36]	; (8003428 <HAL_RCC_OscConfig+0x7bc>)
 8003402:	f7fd f98c 	bl	800071e <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003406:	4b0b      	ldr	r3, [pc, #44]	; (8003434 <HAL_RCC_OscConfig+0x7c8>)
 8003408:	2200      	movs	r2, #0
 800340a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800340c:	f7fd fcee 	bl	8000dec <HAL_GetTick>
 8003410:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003412:	e011      	b.n	8003438 <HAL_RCC_OscConfig+0x7cc>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003414:	f7fd fcea 	bl	8000dec <HAL_GetTick>
 8003418:	4602      	mov	r2, r0
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	1ad3      	subs	r3, r2, r3
 800341e:	2b02      	cmp	r3, #2
 8003420:	d90a      	bls.n	8003438 <HAL_RCC_OscConfig+0x7cc>
          {
            return HAL_TIMEOUT;
 8003422:	2303      	movs	r3, #3
 8003424:	e0ca      	b.n	80035bc <HAL_RCC_OscConfig+0x950>
 8003426:	bf00      	nop
 8003428:	0801517c 	.word	0x0801517c
 800342c:	40021000 	.word	0x40021000
 8003430:	42420068 	.word	0x42420068
 8003434:	42420060 	.word	0x42420060
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003438:	4b62      	ldr	r3, [pc, #392]	; (80035c4 <HAL_RCC_OscConfig+0x958>)
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003440:	2b00      	cmp	r3, #0
 8003442:	d1e7      	bne.n	8003414 <HAL_RCC_OscConfig+0x7a8>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003448:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800344c:	d162      	bne.n	8003514 <HAL_RCC_OscConfig+0x8a8>
        {
          /* Check the parameter */
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	68db      	ldr	r3, [r3, #12]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d040      	beq.n	80034d8 <HAL_RCC_OscConfig+0x86c>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	68db      	ldr	r3, [r3, #12]
 800345a:	2b01      	cmp	r3, #1
 800345c:	d03c      	beq.n	80034d8 <HAL_RCC_OscConfig+0x86c>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	68db      	ldr	r3, [r3, #12]
 8003462:	2b02      	cmp	r3, #2
 8003464:	d038      	beq.n	80034d8 <HAL_RCC_OscConfig+0x86c>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	68db      	ldr	r3, [r3, #12]
 800346a:	2b03      	cmp	r3, #3
 800346c:	d034      	beq.n	80034d8 <HAL_RCC_OscConfig+0x86c>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	68db      	ldr	r3, [r3, #12]
 8003472:	2b04      	cmp	r3, #4
 8003474:	d030      	beq.n	80034d8 <HAL_RCC_OscConfig+0x86c>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	68db      	ldr	r3, [r3, #12]
 800347a:	2b05      	cmp	r3, #5
 800347c:	d02c      	beq.n	80034d8 <HAL_RCC_OscConfig+0x86c>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	68db      	ldr	r3, [r3, #12]
 8003482:	2b06      	cmp	r3, #6
 8003484:	d028      	beq.n	80034d8 <HAL_RCC_OscConfig+0x86c>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	68db      	ldr	r3, [r3, #12]
 800348a:	2b07      	cmp	r3, #7
 800348c:	d024      	beq.n	80034d8 <HAL_RCC_OscConfig+0x86c>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	68db      	ldr	r3, [r3, #12]
 8003492:	2b08      	cmp	r3, #8
 8003494:	d020      	beq.n	80034d8 <HAL_RCC_OscConfig+0x86c>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	68db      	ldr	r3, [r3, #12]
 800349a:	2b09      	cmp	r3, #9
 800349c:	d01c      	beq.n	80034d8 <HAL_RCC_OscConfig+0x86c>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	68db      	ldr	r3, [r3, #12]
 80034a2:	2b0a      	cmp	r3, #10
 80034a4:	d018      	beq.n	80034d8 <HAL_RCC_OscConfig+0x86c>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	68db      	ldr	r3, [r3, #12]
 80034aa:	2b0b      	cmp	r3, #11
 80034ac:	d014      	beq.n	80034d8 <HAL_RCC_OscConfig+0x86c>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	68db      	ldr	r3, [r3, #12]
 80034b2:	2b0c      	cmp	r3, #12
 80034b4:	d010      	beq.n	80034d8 <HAL_RCC_OscConfig+0x86c>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	68db      	ldr	r3, [r3, #12]
 80034ba:	2b0d      	cmp	r3, #13
 80034bc:	d00c      	beq.n	80034d8 <HAL_RCC_OscConfig+0x86c>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	68db      	ldr	r3, [r3, #12]
 80034c2:	2b0e      	cmp	r3, #14
 80034c4:	d008      	beq.n	80034d8 <HAL_RCC_OscConfig+0x86c>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	68db      	ldr	r3, [r3, #12]
 80034ca:	2b0f      	cmp	r3, #15
 80034cc:	d004      	beq.n	80034d8 <HAL_RCC_OscConfig+0x86c>
 80034ce:	f240 21cd 	movw	r1, #717	; 0x2cd
 80034d2:	483d      	ldr	r0, [pc, #244]	; (80035c8 <HAL_RCC_OscConfig+0x95c>)
 80034d4:	f7fd f923 	bl	800071e <assert_failed>
#if defined(RCC_CFGR2_PREDIV1SRC)
          assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	685b      	ldr	r3, [r3, #4]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d009      	beq.n	80034f4 <HAL_RCC_OscConfig+0x888>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034e8:	d004      	beq.n	80034f4 <HAL_RCC_OscConfig+0x888>
 80034ea:	f240 21cf 	movw	r1, #719	; 0x2cf
 80034ee:	4836      	ldr	r0, [pc, #216]	; (80035c8 <HAL_RCC_OscConfig+0x95c>)
 80034f0:	f7fd f915 	bl	800071e <assert_failed>

          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 80034f4:	4b33      	ldr	r3, [pc, #204]	; (80035c4 <HAL_RCC_OscConfig+0x958>)
 80034f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	4931      	ldr	r1, [pc, #196]	; (80035c4 <HAL_RCC_OscConfig+0x958>)
 80034fe:	4313      	orrs	r3, r2
 8003500:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003502:	4b30      	ldr	r3, [pc, #192]	; (80035c4 <HAL_RCC_OscConfig+0x958>)
 8003504:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003506:	f023 020f 	bic.w	r2, r3, #15
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	68db      	ldr	r3, [r3, #12]
 800350e:	492d      	ldr	r1, [pc, #180]	; (80035c4 <HAL_RCC_OscConfig+0x958>)
 8003510:	4313      	orrs	r3, r2
 8003512:	62cb      	str	r3, [r1, #44]	; 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003514:	4b2b      	ldr	r3, [pc, #172]	; (80035c4 <HAL_RCC_OscConfig+0x958>)
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003524:	430b      	orrs	r3, r1
 8003526:	4927      	ldr	r1, [pc, #156]	; (80035c4 <HAL_RCC_OscConfig+0x958>)
 8003528:	4313      	orrs	r3, r2
 800352a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800352c:	4b27      	ldr	r3, [pc, #156]	; (80035cc <HAL_RCC_OscConfig+0x960>)
 800352e:	2201      	movs	r2, #1
 8003530:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003532:	f7fd fc5b 	bl	8000dec <HAL_GetTick>
 8003536:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003538:	e008      	b.n	800354c <HAL_RCC_OscConfig+0x8e0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800353a:	f7fd fc57 	bl	8000dec <HAL_GetTick>
 800353e:	4602      	mov	r2, r0
 8003540:	693b      	ldr	r3, [r7, #16]
 8003542:	1ad3      	subs	r3, r2, r3
 8003544:	2b02      	cmp	r3, #2
 8003546:	d901      	bls.n	800354c <HAL_RCC_OscConfig+0x8e0>
          {
            return HAL_TIMEOUT;
 8003548:	2303      	movs	r3, #3
 800354a:	e037      	b.n	80035bc <HAL_RCC_OscConfig+0x950>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800354c:	4b1d      	ldr	r3, [pc, #116]	; (80035c4 <HAL_RCC_OscConfig+0x958>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003554:	2b00      	cmp	r3, #0
 8003556:	d0f0      	beq.n	800353a <HAL_RCC_OscConfig+0x8ce>
 8003558:	e02f      	b.n	80035ba <HAL_RCC_OscConfig+0x94e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800355a:	4b1c      	ldr	r3, [pc, #112]	; (80035cc <HAL_RCC_OscConfig+0x960>)
 800355c:	2200      	movs	r2, #0
 800355e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003560:	f7fd fc44 	bl	8000dec <HAL_GetTick>
 8003564:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003566:	e008      	b.n	800357a <HAL_RCC_OscConfig+0x90e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003568:	f7fd fc40 	bl	8000dec <HAL_GetTick>
 800356c:	4602      	mov	r2, r0
 800356e:	693b      	ldr	r3, [r7, #16]
 8003570:	1ad3      	subs	r3, r2, r3
 8003572:	2b02      	cmp	r3, #2
 8003574:	d901      	bls.n	800357a <HAL_RCC_OscConfig+0x90e>
          {
            return HAL_TIMEOUT;
 8003576:	2303      	movs	r3, #3
 8003578:	e020      	b.n	80035bc <HAL_RCC_OscConfig+0x950>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800357a:	4b12      	ldr	r3, [pc, #72]	; (80035c4 <HAL_RCC_OscConfig+0x958>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003582:	2b00      	cmp	r3, #0
 8003584:	d1f0      	bne.n	8003568 <HAL_RCC_OscConfig+0x8fc>
 8003586:	e018      	b.n	80035ba <HAL_RCC_OscConfig+0x94e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6a1b      	ldr	r3, [r3, #32]
 800358c:	2b01      	cmp	r3, #1
 800358e:	d101      	bne.n	8003594 <HAL_RCC_OscConfig+0x928>
      {
        return HAL_ERROR;
 8003590:	2301      	movs	r3, #1
 8003592:	e013      	b.n	80035bc <HAL_RCC_OscConfig+0x950>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003594:	4b0b      	ldr	r3, [pc, #44]	; (80035c4 <HAL_RCC_OscConfig+0x958>)
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035a4:	429a      	cmp	r2, r3
 80035a6:	d106      	bne.n	80035b6 <HAL_RCC_OscConfig+0x94a>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035b2:	429a      	cmp	r2, r3
 80035b4:	d001      	beq.n	80035ba <HAL_RCC_OscConfig+0x94e>
        {
          return HAL_ERROR;
 80035b6:	2301      	movs	r3, #1
 80035b8:	e000      	b.n	80035bc <HAL_RCC_OscConfig+0x950>
        }
      }
    }
  }

  return HAL_OK;
 80035ba:	2300      	movs	r3, #0
}
 80035bc:	4618      	mov	r0, r3
 80035be:	3718      	adds	r7, #24
 80035c0:	46bd      	mov	sp, r7
 80035c2:	bd80      	pop	{r7, pc}
 80035c4:	40021000 	.word	0x40021000
 80035c8:	0801517c 	.word	0x0801517c
 80035cc:	42420060 	.word	0x42420060

080035d0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b084      	sub	sp, #16
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
 80035d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d101      	bne.n	80035e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80035e0:	2301      	movs	r3, #1
 80035e2:	e176      	b.n	80038d2 <HAL_RCC_ClockConfig+0x302>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f003 0301 	and.w	r3, r3, #1
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d116      	bne.n	800361e <HAL_RCC_ClockConfig+0x4e>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f003 0302 	and.w	r3, r3, #2
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d110      	bne.n	800361e <HAL_RCC_ClockConfig+0x4e>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f003 0304 	and.w	r3, r3, #4
 8003604:	2b00      	cmp	r3, #0
 8003606:	d10a      	bne.n	800361e <HAL_RCC_ClockConfig+0x4e>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f003 0308 	and.w	r3, r3, #8
 8003610:	2b00      	cmp	r3, #0
 8003612:	d104      	bne.n	800361e <HAL_RCC_ClockConfig+0x4e>
 8003614:	f240 3136 	movw	r1, #822	; 0x336
 8003618:	4874      	ldr	r0, [pc, #464]	; (80037ec <HAL_RCC_ClockConfig+0x21c>)
 800361a:	f7fd f880 	bl	800071e <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d00a      	beq.n	800363a <HAL_RCC_ClockConfig+0x6a>
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	2b01      	cmp	r3, #1
 8003628:	d007      	beq.n	800363a <HAL_RCC_ClockConfig+0x6a>
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	2b02      	cmp	r3, #2
 800362e:	d004      	beq.n	800363a <HAL_RCC_ClockConfig+0x6a>
 8003630:	f240 3137 	movw	r1, #823	; 0x337
 8003634:	486d      	ldr	r0, [pc, #436]	; (80037ec <HAL_RCC_ClockConfig+0x21c>)
 8003636:	f7fd f872 	bl	800071e <assert_failed>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800363a:	4b6d      	ldr	r3, [pc, #436]	; (80037f0 <HAL_RCC_ClockConfig+0x220>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f003 0307 	and.w	r3, r3, #7
 8003642:	683a      	ldr	r2, [r7, #0]
 8003644:	429a      	cmp	r2, r3
 8003646:	d910      	bls.n	800366a <HAL_RCC_ClockConfig+0x9a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003648:	4b69      	ldr	r3, [pc, #420]	; (80037f0 <HAL_RCC_ClockConfig+0x220>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f023 0207 	bic.w	r2, r3, #7
 8003650:	4967      	ldr	r1, [pc, #412]	; (80037f0 <HAL_RCC_ClockConfig+0x220>)
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	4313      	orrs	r3, r2
 8003656:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003658:	4b65      	ldr	r3, [pc, #404]	; (80037f0 <HAL_RCC_ClockConfig+0x220>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f003 0307 	and.w	r3, r3, #7
 8003660:	683a      	ldr	r2, [r7, #0]
 8003662:	429a      	cmp	r2, r3
 8003664:	d001      	beq.n	800366a <HAL_RCC_ClockConfig+0x9a>
  {
    return HAL_ERROR;
 8003666:	2301      	movs	r3, #1
 8003668:	e133      	b.n	80038d2 <HAL_RCC_ClockConfig+0x302>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f003 0302 	and.w	r3, r3, #2
 8003672:	2b00      	cmp	r3, #0
 8003674:	d049      	beq.n	800370a <HAL_RCC_ClockConfig+0x13a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f003 0304 	and.w	r3, r3, #4
 800367e:	2b00      	cmp	r3, #0
 8003680:	d005      	beq.n	800368e <HAL_RCC_ClockConfig+0xbe>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003682:	4b5c      	ldr	r3, [pc, #368]	; (80037f4 <HAL_RCC_ClockConfig+0x224>)
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	4a5b      	ldr	r2, [pc, #364]	; (80037f4 <HAL_RCC_ClockConfig+0x224>)
 8003688:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800368c:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f003 0308 	and.w	r3, r3, #8
 8003696:	2b00      	cmp	r3, #0
 8003698:	d005      	beq.n	80036a6 <HAL_RCC_ClockConfig+0xd6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800369a:	4b56      	ldr	r3, [pc, #344]	; (80037f4 <HAL_RCC_ClockConfig+0x224>)
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	4a55      	ldr	r2, [pc, #340]	; (80037f4 <HAL_RCC_ClockConfig+0x224>)
 80036a0:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80036a4:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	689b      	ldr	r3, [r3, #8]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d024      	beq.n	80036f8 <HAL_RCC_ClockConfig+0x128>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	689b      	ldr	r3, [r3, #8]
 80036b2:	2b80      	cmp	r3, #128	; 0x80
 80036b4:	d020      	beq.n	80036f8 <HAL_RCC_ClockConfig+0x128>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	689b      	ldr	r3, [r3, #8]
 80036ba:	2b90      	cmp	r3, #144	; 0x90
 80036bc:	d01c      	beq.n	80036f8 <HAL_RCC_ClockConfig+0x128>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	689b      	ldr	r3, [r3, #8]
 80036c2:	2ba0      	cmp	r3, #160	; 0xa0
 80036c4:	d018      	beq.n	80036f8 <HAL_RCC_ClockConfig+0x128>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	689b      	ldr	r3, [r3, #8]
 80036ca:	2bb0      	cmp	r3, #176	; 0xb0
 80036cc:	d014      	beq.n	80036f8 <HAL_RCC_ClockConfig+0x128>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	689b      	ldr	r3, [r3, #8]
 80036d2:	2bc0      	cmp	r3, #192	; 0xc0
 80036d4:	d010      	beq.n	80036f8 <HAL_RCC_ClockConfig+0x128>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	689b      	ldr	r3, [r3, #8]
 80036da:	2bd0      	cmp	r3, #208	; 0xd0
 80036dc:	d00c      	beq.n	80036f8 <HAL_RCC_ClockConfig+0x128>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	689b      	ldr	r3, [r3, #8]
 80036e2:	2be0      	cmp	r3, #224	; 0xe0
 80036e4:	d008      	beq.n	80036f8 <HAL_RCC_ClockConfig+0x128>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	689b      	ldr	r3, [r3, #8]
 80036ea:	2bf0      	cmp	r3, #240	; 0xf0
 80036ec:	d004      	beq.n	80036f8 <HAL_RCC_ClockConfig+0x128>
 80036ee:	f240 315d 	movw	r1, #861	; 0x35d
 80036f2:	483e      	ldr	r0, [pc, #248]	; (80037ec <HAL_RCC_ClockConfig+0x21c>)
 80036f4:	f7fd f813 	bl	800071e <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80036f8:	4b3e      	ldr	r3, [pc, #248]	; (80037f4 <HAL_RCC_ClockConfig+0x224>)
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	689b      	ldr	r3, [r3, #8]
 8003704:	493b      	ldr	r1, [pc, #236]	; (80037f4 <HAL_RCC_ClockConfig+0x224>)
 8003706:	4313      	orrs	r3, r2
 8003708:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f003 0301 	and.w	r3, r3, #1
 8003712:	2b00      	cmp	r3, #0
 8003714:	d051      	beq.n	80037ba <HAL_RCC_ClockConfig+0x1ea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d00c      	beq.n	8003738 <HAL_RCC_ClockConfig+0x168>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	2b01      	cmp	r3, #1
 8003724:	d008      	beq.n	8003738 <HAL_RCC_ClockConfig+0x168>
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	2b02      	cmp	r3, #2
 800372c:	d004      	beq.n	8003738 <HAL_RCC_ClockConfig+0x168>
 800372e:	f44f 7159 	mov.w	r1, #868	; 0x364
 8003732:	482e      	ldr	r0, [pc, #184]	; (80037ec <HAL_RCC_ClockConfig+0x21c>)
 8003734:	f7fc fff3 	bl	800071e <assert_failed>

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	2b01      	cmp	r3, #1
 800373e:	d107      	bne.n	8003750 <HAL_RCC_ClockConfig+0x180>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003740:	4b2c      	ldr	r3, [pc, #176]	; (80037f4 <HAL_RCC_ClockConfig+0x224>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003748:	2b00      	cmp	r3, #0
 800374a:	d115      	bne.n	8003778 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 800374c:	2301      	movs	r3, #1
 800374e:	e0c0      	b.n	80038d2 <HAL_RCC_ClockConfig+0x302>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	2b02      	cmp	r3, #2
 8003756:	d107      	bne.n	8003768 <HAL_RCC_ClockConfig+0x198>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003758:	4b26      	ldr	r3, [pc, #152]	; (80037f4 <HAL_RCC_ClockConfig+0x224>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003760:	2b00      	cmp	r3, #0
 8003762:	d109      	bne.n	8003778 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8003764:	2301      	movs	r3, #1
 8003766:	e0b4      	b.n	80038d2 <HAL_RCC_ClockConfig+0x302>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003768:	4b22      	ldr	r3, [pc, #136]	; (80037f4 <HAL_RCC_ClockConfig+0x224>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f003 0302 	and.w	r3, r3, #2
 8003770:	2b00      	cmp	r3, #0
 8003772:	d101      	bne.n	8003778 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8003774:	2301      	movs	r3, #1
 8003776:	e0ac      	b.n	80038d2 <HAL_RCC_ClockConfig+0x302>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003778:	4b1e      	ldr	r3, [pc, #120]	; (80037f4 <HAL_RCC_ClockConfig+0x224>)
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	f023 0203 	bic.w	r2, r3, #3
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	685b      	ldr	r3, [r3, #4]
 8003784:	491b      	ldr	r1, [pc, #108]	; (80037f4 <HAL_RCC_ClockConfig+0x224>)
 8003786:	4313      	orrs	r3, r2
 8003788:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800378a:	f7fd fb2f 	bl	8000dec <HAL_GetTick>
 800378e:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003790:	e00a      	b.n	80037a8 <HAL_RCC_ClockConfig+0x1d8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003792:	f7fd fb2b 	bl	8000dec <HAL_GetTick>
 8003796:	4602      	mov	r2, r0
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	1ad3      	subs	r3, r2, r3
 800379c:	f241 3288 	movw	r2, #5000	; 0x1388
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d901      	bls.n	80037a8 <HAL_RCC_ClockConfig+0x1d8>
      {
        return HAL_TIMEOUT;
 80037a4:	2303      	movs	r3, #3
 80037a6:	e094      	b.n	80038d2 <HAL_RCC_ClockConfig+0x302>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037a8:	4b12      	ldr	r3, [pc, #72]	; (80037f4 <HAL_RCC_ClockConfig+0x224>)
 80037aa:	685b      	ldr	r3, [r3, #4]
 80037ac:	f003 020c 	and.w	r2, r3, #12
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	009b      	lsls	r3, r3, #2
 80037b6:	429a      	cmp	r2, r3
 80037b8:	d1eb      	bne.n	8003792 <HAL_RCC_ClockConfig+0x1c2>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80037ba:	4b0d      	ldr	r3, [pc, #52]	; (80037f0 <HAL_RCC_ClockConfig+0x220>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f003 0307 	and.w	r3, r3, #7
 80037c2:	683a      	ldr	r2, [r7, #0]
 80037c4:	429a      	cmp	r2, r3
 80037c6:	d217      	bcs.n	80037f8 <HAL_RCC_ClockConfig+0x228>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037c8:	4b09      	ldr	r3, [pc, #36]	; (80037f0 <HAL_RCC_ClockConfig+0x220>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f023 0207 	bic.w	r2, r3, #7
 80037d0:	4907      	ldr	r1, [pc, #28]	; (80037f0 <HAL_RCC_ClockConfig+0x220>)
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	4313      	orrs	r3, r2
 80037d6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037d8:	4b05      	ldr	r3, [pc, #20]	; (80037f0 <HAL_RCC_ClockConfig+0x220>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f003 0307 	and.w	r3, r3, #7
 80037e0:	683a      	ldr	r2, [r7, #0]
 80037e2:	429a      	cmp	r2, r3
 80037e4:	d008      	beq.n	80037f8 <HAL_RCC_ClockConfig+0x228>
  {
    return HAL_ERROR;
 80037e6:	2301      	movs	r3, #1
 80037e8:	e073      	b.n	80038d2 <HAL_RCC_ClockConfig+0x302>
 80037ea:	bf00      	nop
 80037ec:	0801517c 	.word	0x0801517c
 80037f0:	40022000 	.word	0x40022000
 80037f4:	40021000 	.word	0x40021000
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f003 0304 	and.w	r3, r3, #4
 8003800:	2b00      	cmp	r3, #0
 8003802:	d025      	beq.n	8003850 <HAL_RCC_ClockConfig+0x280>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	68db      	ldr	r3, [r3, #12]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d018      	beq.n	800383e <HAL_RCC_ClockConfig+0x26e>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	68db      	ldr	r3, [r3, #12]
 8003810:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003814:	d013      	beq.n	800383e <HAL_RCC_ClockConfig+0x26e>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	68db      	ldr	r3, [r3, #12]
 800381a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800381e:	d00e      	beq.n	800383e <HAL_RCC_ClockConfig+0x26e>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	68db      	ldr	r3, [r3, #12]
 8003824:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8003828:	d009      	beq.n	800383e <HAL_RCC_ClockConfig+0x26e>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	68db      	ldr	r3, [r3, #12]
 800382e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003832:	d004      	beq.n	800383e <HAL_RCC_ClockConfig+0x26e>
 8003834:	f240 31a2 	movw	r1, #930	; 0x3a2
 8003838:	4828      	ldr	r0, [pc, #160]	; (80038dc <HAL_RCC_ClockConfig+0x30c>)
 800383a:	f7fc ff70 	bl	800071e <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800383e:	4b28      	ldr	r3, [pc, #160]	; (80038e0 <HAL_RCC_ClockConfig+0x310>)
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	68db      	ldr	r3, [r3, #12]
 800384a:	4925      	ldr	r1, [pc, #148]	; (80038e0 <HAL_RCC_ClockConfig+0x310>)
 800384c:	4313      	orrs	r3, r2
 800384e:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f003 0308 	and.w	r3, r3, #8
 8003858:	2b00      	cmp	r3, #0
 800385a:	d026      	beq.n	80038aa <HAL_RCC_ClockConfig+0x2da>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	691b      	ldr	r3, [r3, #16]
 8003860:	2b00      	cmp	r3, #0
 8003862:	d018      	beq.n	8003896 <HAL_RCC_ClockConfig+0x2c6>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	691b      	ldr	r3, [r3, #16]
 8003868:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800386c:	d013      	beq.n	8003896 <HAL_RCC_ClockConfig+0x2c6>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	691b      	ldr	r3, [r3, #16]
 8003872:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8003876:	d00e      	beq.n	8003896 <HAL_RCC_ClockConfig+0x2c6>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	691b      	ldr	r3, [r3, #16]
 800387c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8003880:	d009      	beq.n	8003896 <HAL_RCC_ClockConfig+0x2c6>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	691b      	ldr	r3, [r3, #16]
 8003886:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800388a:	d004      	beq.n	8003896 <HAL_RCC_ClockConfig+0x2c6>
 800388c:	f240 31a9 	movw	r1, #937	; 0x3a9
 8003890:	4812      	ldr	r0, [pc, #72]	; (80038dc <HAL_RCC_ClockConfig+0x30c>)
 8003892:	f7fc ff44 	bl	800071e <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003896:	4b12      	ldr	r3, [pc, #72]	; (80038e0 <HAL_RCC_ClockConfig+0x310>)
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	691b      	ldr	r3, [r3, #16]
 80038a2:	00db      	lsls	r3, r3, #3
 80038a4:	490e      	ldr	r1, [pc, #56]	; (80038e0 <HAL_RCC_ClockConfig+0x310>)
 80038a6:	4313      	orrs	r3, r2
 80038a8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80038aa:	f000 f821 	bl	80038f0 <HAL_RCC_GetSysClockFreq>
 80038ae:	4602      	mov	r2, r0
 80038b0:	4b0b      	ldr	r3, [pc, #44]	; (80038e0 <HAL_RCC_ClockConfig+0x310>)
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	091b      	lsrs	r3, r3, #4
 80038b6:	f003 030f 	and.w	r3, r3, #15
 80038ba:	490a      	ldr	r1, [pc, #40]	; (80038e4 <HAL_RCC_ClockConfig+0x314>)
 80038bc:	5ccb      	ldrb	r3, [r1, r3]
 80038be:	fa22 f303 	lsr.w	r3, r2, r3
 80038c2:	4a09      	ldr	r2, [pc, #36]	; (80038e8 <HAL_RCC_ClockConfig+0x318>)
 80038c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80038c6:	4b09      	ldr	r3, [pc, #36]	; (80038ec <HAL_RCC_ClockConfig+0x31c>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4618      	mov	r0, r3
 80038cc:	f7fc ff6a 	bl	80007a4 <HAL_InitTick>

  return HAL_OK;
 80038d0:	2300      	movs	r3, #0
}
 80038d2:	4618      	mov	r0, r3
 80038d4:	3710      	adds	r7, #16
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bd80      	pop	{r7, pc}
 80038da:	bf00      	nop
 80038dc:	0801517c 	.word	0x0801517c
 80038e0:	40021000 	.word	0x40021000
 80038e4:	0801746c 	.word	0x0801746c
 80038e8:	20000000 	.word	0x20000000
 80038ec:	20000004 	.word	0x20000004

080038f0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80038f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80038f4:	b08e      	sub	sp, #56	; 0x38
 80038f6:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80038f8:	2300      	movs	r3, #0
 80038fa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80038fc:	2300      	movs	r3, #0
 80038fe:	62bb      	str	r3, [r7, #40]	; 0x28
 8003900:	2300      	movs	r3, #0
 8003902:	637b      	str	r3, [r7, #52]	; 0x34
 8003904:	2300      	movs	r3, #0
 8003906:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8003908:	2300      	movs	r3, #0
 800390a:	633b      	str	r3, [r7, #48]	; 0x30
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
 800390c:	2300      	movs	r3, #0
 800390e:	623b      	str	r3, [r7, #32]
 8003910:	2300      	movs	r3, #0
 8003912:	61fb      	str	r3, [r7, #28]
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003914:	4b4e      	ldr	r3, [pc, #312]	; (8003a50 <HAL_RCC_GetSysClockFreq+0x160>)
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800391a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800391c:	f003 030c 	and.w	r3, r3, #12
 8003920:	2b04      	cmp	r3, #4
 8003922:	d002      	beq.n	800392a <HAL_RCC_GetSysClockFreq+0x3a>
 8003924:	2b08      	cmp	r3, #8
 8003926:	d003      	beq.n	8003930 <HAL_RCC_GetSysClockFreq+0x40>
 8003928:	e089      	b.n	8003a3e <HAL_RCC_GetSysClockFreq+0x14e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800392a:	4b4a      	ldr	r3, [pc, #296]	; (8003a54 <HAL_RCC_GetSysClockFreq+0x164>)
 800392c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800392e:	e089      	b.n	8003a44 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003930:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003932:	0c9b      	lsrs	r3, r3, #18
 8003934:	f003 020f 	and.w	r2, r3, #15
 8003938:	4b47      	ldr	r3, [pc, #284]	; (8003a58 <HAL_RCC_GetSysClockFreq+0x168>)
 800393a:	5c9b      	ldrb	r3, [r3, r2]
 800393c:	627b      	str	r3, [r7, #36]	; 0x24
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800393e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003940:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003944:	2b00      	cmp	r3, #0
 8003946:	d072      	beq.n	8003a2e <HAL_RCC_GetSysClockFreq+0x13e>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8003948:	4b41      	ldr	r3, [pc, #260]	; (8003a50 <HAL_RCC_GetSysClockFreq+0x160>)
 800394a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800394c:	f003 020f 	and.w	r2, r3, #15
 8003950:	4b42      	ldr	r3, [pc, #264]	; (8003a5c <HAL_RCC_GetSysClockFreq+0x16c>)
 8003952:	5c9b      	ldrb	r3, [r3, r2]
 8003954:	62bb      	str	r3, [r7, #40]	; 0x28
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /*RCC_CFGR2_PREDIV1*/
#if defined(RCC_CFGR2_PREDIV1SRC)

        if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 8003956:	4b3e      	ldr	r3, [pc, #248]	; (8003a50 <HAL_RCC_GetSysClockFreq+0x160>)
 8003958:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800395a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800395e:	2b00      	cmp	r3, #0
 8003960:	d053      	beq.n	8003a0a <HAL_RCC_GetSysClockFreq+0x11a>
        {
          /* PLL2 selected as Prediv1 source */
          /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8003962:	4b3b      	ldr	r3, [pc, #236]	; (8003a50 <HAL_RCC_GetSysClockFreq+0x160>)
 8003964:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003966:	091b      	lsrs	r3, r3, #4
 8003968:	f003 030f 	and.w	r3, r3, #15
 800396c:	3301      	adds	r3, #1
 800396e:	623b      	str	r3, [r7, #32]
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 8003970:	4b37      	ldr	r3, [pc, #220]	; (8003a50 <HAL_RCC_GetSysClockFreq+0x160>)
 8003972:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003974:	0a1b      	lsrs	r3, r3, #8
 8003976:	f003 030f 	and.w	r3, r3, #15
 800397a:	3302      	adds	r3, #2
 800397c:	61fb      	str	r3, [r7, #28]
          pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint64_t)prediv2 * (uint64_t)prediv));
 800397e:	69fb      	ldr	r3, [r7, #28]
 8003980:	2200      	movs	r2, #0
 8003982:	469a      	mov	sl, r3
 8003984:	4693      	mov	fp, r2
 8003986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003988:	2200      	movs	r2, #0
 800398a:	613b      	str	r3, [r7, #16]
 800398c:	617a      	str	r2, [r7, #20]
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	fb03 f20b 	mul.w	r2, r3, fp
 8003994:	697b      	ldr	r3, [r7, #20]
 8003996:	fb0a f303 	mul.w	r3, sl, r3
 800399a:	4413      	add	r3, r2
 800399c:	693a      	ldr	r2, [r7, #16]
 800399e:	fbaa 0102 	umull	r0, r1, sl, r2
 80039a2:	440b      	add	r3, r1
 80039a4:	4619      	mov	r1, r3
 80039a6:	4b2b      	ldr	r3, [pc, #172]	; (8003a54 <HAL_RCC_GetSysClockFreq+0x164>)
 80039a8:	fb03 f201 	mul.w	r2, r3, r1
 80039ac:	2300      	movs	r3, #0
 80039ae:	fb00 f303 	mul.w	r3, r0, r3
 80039b2:	4413      	add	r3, r2
 80039b4:	4a27      	ldr	r2, [pc, #156]	; (8003a54 <HAL_RCC_GetSysClockFreq+0x164>)
 80039b6:	fba0 4502 	umull	r4, r5, r0, r2
 80039ba:	442b      	add	r3, r5
 80039bc:	461d      	mov	r5, r3
 80039be:	6a3b      	ldr	r3, [r7, #32]
 80039c0:	2200      	movs	r2, #0
 80039c2:	60bb      	str	r3, [r7, #8]
 80039c4:	60fa      	str	r2, [r7, #12]
 80039c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039c8:	2200      	movs	r2, #0
 80039ca:	603b      	str	r3, [r7, #0]
 80039cc:	607a      	str	r2, [r7, #4]
 80039ce:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80039d2:	460b      	mov	r3, r1
 80039d4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80039d8:	4652      	mov	r2, sl
 80039da:	fb02 f203 	mul.w	r2, r2, r3
 80039de:	465b      	mov	r3, fp
 80039e0:	4684      	mov	ip, r0
 80039e2:	fb0c f303 	mul.w	r3, ip, r3
 80039e6:	4413      	add	r3, r2
 80039e8:	4602      	mov	r2, r0
 80039ea:	4651      	mov	r1, sl
 80039ec:	fba2 8901 	umull	r8, r9, r2, r1
 80039f0:	444b      	add	r3, r9
 80039f2:	4699      	mov	r9, r3
 80039f4:	4642      	mov	r2, r8
 80039f6:	464b      	mov	r3, r9
 80039f8:	4620      	mov	r0, r4
 80039fa:	4629      	mov	r1, r5
 80039fc:	f7fc fc18 	bl	8000230 <__aeabi_uldivmod>
 8003a00:	4602      	mov	r2, r0
 8003a02:	460b      	mov	r3, r1
 8003a04:	4613      	mov	r3, r2
 8003a06:	637b      	str	r3, [r7, #52]	; 0x34
 8003a08:	e007      	b.n	8003a1a <HAL_RCC_GetSysClockFreq+0x12a>
        }
        else
        {
          /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
          pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
 8003a0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a0c:	4a11      	ldr	r2, [pc, #68]	; (8003a54 <HAL_RCC_GetSysClockFreq+0x164>)
 8003a0e:	fb03 f202 	mul.w	r2, r3, r2
 8003a12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a14:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a18:	637b      	str	r3, [r7, #52]	; 0x34
        }

        /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
        /* In this case need to divide pllclk by 2 */
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 8003a1a:	4b0f      	ldr	r3, [pc, #60]	; (8003a58 <HAL_RCC_GetSysClockFreq+0x168>)
 8003a1c:	7b5b      	ldrb	r3, [r3, #13]
 8003a1e:	461a      	mov	r2, r3
 8003a20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d108      	bne.n	8003a38 <HAL_RCC_GetSysClockFreq+0x148>
        {
          pllclk = pllclk / 2;
 8003a26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a28:	085b      	lsrs	r3, r3, #1
 8003a2a:	637b      	str	r3, [r7, #52]	; 0x34
 8003a2c:	e004      	b.n	8003a38 <HAL_RCC_GetSysClockFreq+0x148>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a30:	4a0b      	ldr	r2, [pc, #44]	; (8003a60 <HAL_RCC_GetSysClockFreq+0x170>)
 8003a32:	fb02 f303 	mul.w	r3, r2, r3
 8003a36:	637b      	str	r3, [r7, #52]	; 0x34
      }
      sysclockfreq = pllclk;
 8003a38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a3a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003a3c:	e002      	b.n	8003a44 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003a3e:	4b09      	ldr	r3, [pc, #36]	; (8003a64 <HAL_RCC_GetSysClockFreq+0x174>)
 8003a40:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003a42:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8003a46:	4618      	mov	r0, r3
 8003a48:	3738      	adds	r7, #56	; 0x38
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a50:	40021000 	.word	0x40021000
 8003a54:	017d7840 	.word	0x017d7840
 8003a58:	08017498 	.word	0x08017498
 8003a5c:	080174a8 	.word	0x080174a8
 8003a60:	003d0900 	.word	0x003d0900
 8003a64:	007a1200 	.word	0x007a1200

08003a68 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a6c:	4b02      	ldr	r3, [pc, #8]	; (8003a78 <HAL_RCC_GetHCLKFreq+0x10>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
}
 8003a70:	4618      	mov	r0, r3
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bc80      	pop	{r7}
 8003a76:	4770      	bx	lr
 8003a78:	20000000 	.word	0x20000000

08003a7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003a80:	f7ff fff2 	bl	8003a68 <HAL_RCC_GetHCLKFreq>
 8003a84:	4602      	mov	r2, r0
 8003a86:	4b05      	ldr	r3, [pc, #20]	; (8003a9c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	0a1b      	lsrs	r3, r3, #8
 8003a8c:	f003 0307 	and.w	r3, r3, #7
 8003a90:	4903      	ldr	r1, [pc, #12]	; (8003aa0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a92:	5ccb      	ldrb	r3, [r1, r3]
 8003a94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a98:	4618      	mov	r0, r3
 8003a9a:	bd80      	pop	{r7, pc}
 8003a9c:	40021000 	.word	0x40021000
 8003aa0:	0801747c 	.word	0x0801747c

08003aa4 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b082      	sub	sp, #8
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
 8003aac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d104      	bne.n	8003abe <HAL_RCC_GetClockConfig+0x1a>
 8003ab4:	f240 5121 	movw	r1, #1313	; 0x521
 8003ab8:	4818      	ldr	r0, [pc, #96]	; (8003b1c <HAL_RCC_GetClockConfig+0x78>)
 8003aba:	f7fc fe30 	bl	800071e <assert_failed>
  assert_param(pFLatency != NULL);
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d104      	bne.n	8003ace <HAL_RCC_GetClockConfig+0x2a>
 8003ac4:	f240 5122 	movw	r1, #1314	; 0x522
 8003ac8:	4814      	ldr	r0, [pc, #80]	; (8003b1c <HAL_RCC_GetClockConfig+0x78>)
 8003aca:	f7fc fe28 	bl	800071e <assert_failed>

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	220f      	movs	r2, #15
 8003ad2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003ad4:	4b12      	ldr	r3, [pc, #72]	; (8003b20 <HAL_RCC_GetClockConfig+0x7c>)
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	f003 0203 	and.w	r2, r3, #3
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003ae0:	4b0f      	ldr	r3, [pc, #60]	; (8003b20 <HAL_RCC_GetClockConfig+0x7c>)
 8003ae2:	685b      	ldr	r3, [r3, #4]
 8003ae4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003aec:	4b0c      	ldr	r3, [pc, #48]	; (8003b20 <HAL_RCC_GetClockConfig+0x7c>)
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003af8:	4b09      	ldr	r3, [pc, #36]	; (8003b20 <HAL_RCC_GetClockConfig+0x7c>)
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	08db      	lsrs	r3, r3, #3
 8003afe:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003b06:	4b07      	ldr	r3, [pc, #28]	; (8003b24 <HAL_RCC_GetClockConfig+0x80>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f003 0207 	and.w	r2, r3, #7
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8003b12:	bf00      	nop
 8003b14:	3708      	adds	r7, #8
 8003b16:	46bd      	mov	sp, r7
 8003b18:	bd80      	pop	{r7, pc}
 8003b1a:	bf00      	nop
 8003b1c:	0801517c 	.word	0x0801517c
 8003b20:	40021000 	.word	0x40021000
 8003b24:	40022000 	.word	0x40022000

08003b28 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003b28:	b480      	push	{r7}
 8003b2a:	b085      	sub	sp, #20
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003b30:	4b0a      	ldr	r3, [pc, #40]	; (8003b5c <RCC_Delay+0x34>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4a0a      	ldr	r2, [pc, #40]	; (8003b60 <RCC_Delay+0x38>)
 8003b36:	fba2 2303 	umull	r2, r3, r2, r3
 8003b3a:	0a5b      	lsrs	r3, r3, #9
 8003b3c:	687a      	ldr	r2, [r7, #4]
 8003b3e:	fb02 f303 	mul.w	r3, r2, r3
 8003b42:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003b44:	bf00      	nop
  }
  while (Delay --);
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	1e5a      	subs	r2, r3, #1
 8003b4a:	60fa      	str	r2, [r7, #12]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d1f9      	bne.n	8003b44 <RCC_Delay+0x1c>
}
 8003b50:	bf00      	nop
 8003b52:	bf00      	nop
 8003b54:	3714      	adds	r7, #20
 8003b56:	46bd      	mov	sp, r7
 8003b58:	bc80      	pop	{r7}
 8003b5a:	4770      	bx	lr
 8003b5c:	20000000 	.word	0x20000000
 8003b60:	10624dd3 	.word	0x10624dd3

08003b64 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b082      	sub	sp, #8
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d101      	bne.n	8003b76 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003b72:	2301      	movs	r3, #1
 8003b74:	e0b0      	b.n	8003cd8 <HAL_TIM_Base_Init+0x174>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4a59      	ldr	r2, [pc, #356]	; (8003ce0 <HAL_TIM_Base_Init+0x17c>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d022      	beq.n	8003bc6 <HAL_TIM_Base_Init+0x62>
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b88:	d01d      	beq.n	8003bc6 <HAL_TIM_Base_Init+0x62>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	4a55      	ldr	r2, [pc, #340]	; (8003ce4 <HAL_TIM_Base_Init+0x180>)
 8003b90:	4293      	cmp	r3, r2
 8003b92:	d018      	beq.n	8003bc6 <HAL_TIM_Base_Init+0x62>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4a53      	ldr	r2, [pc, #332]	; (8003ce8 <HAL_TIM_Base_Init+0x184>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d013      	beq.n	8003bc6 <HAL_TIM_Base_Init+0x62>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	4a52      	ldr	r2, [pc, #328]	; (8003cec <HAL_TIM_Base_Init+0x188>)
 8003ba4:	4293      	cmp	r3, r2
 8003ba6:	d00e      	beq.n	8003bc6 <HAL_TIM_Base_Init+0x62>
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a50      	ldr	r2, [pc, #320]	; (8003cf0 <HAL_TIM_Base_Init+0x18c>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d009      	beq.n	8003bc6 <HAL_TIM_Base_Init+0x62>
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	4a4f      	ldr	r2, [pc, #316]	; (8003cf4 <HAL_TIM_Base_Init+0x190>)
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d004      	beq.n	8003bc6 <HAL_TIM_Base_Init+0x62>
 8003bbc:	f240 1113 	movw	r1, #275	; 0x113
 8003bc0:	484d      	ldr	r0, [pc, #308]	; (8003cf8 <HAL_TIM_Base_Init+0x194>)
 8003bc2:	f7fc fdac 	bl	800071e <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	689b      	ldr	r3, [r3, #8]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d014      	beq.n	8003bf8 <HAL_TIM_Base_Init+0x94>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	689b      	ldr	r3, [r3, #8]
 8003bd2:	2b10      	cmp	r3, #16
 8003bd4:	d010      	beq.n	8003bf8 <HAL_TIM_Base_Init+0x94>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	689b      	ldr	r3, [r3, #8]
 8003bda:	2b20      	cmp	r3, #32
 8003bdc:	d00c      	beq.n	8003bf8 <HAL_TIM_Base_Init+0x94>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	689b      	ldr	r3, [r3, #8]
 8003be2:	2b40      	cmp	r3, #64	; 0x40
 8003be4:	d008      	beq.n	8003bf8 <HAL_TIM_Base_Init+0x94>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	689b      	ldr	r3, [r3, #8]
 8003bea:	2b60      	cmp	r3, #96	; 0x60
 8003bec:	d004      	beq.n	8003bf8 <HAL_TIM_Base_Init+0x94>
 8003bee:	f44f 718a 	mov.w	r1, #276	; 0x114
 8003bf2:	4841      	ldr	r0, [pc, #260]	; (8003cf8 <HAL_TIM_Base_Init+0x194>)
 8003bf4:	f7fc fd93 	bl	800071e <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	691b      	ldr	r3, [r3, #16]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d00e      	beq.n	8003c1e <HAL_TIM_Base_Init+0xba>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	691b      	ldr	r3, [r3, #16]
 8003c04:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c08:	d009      	beq.n	8003c1e <HAL_TIM_Base_Init+0xba>
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	691b      	ldr	r3, [r3, #16]
 8003c0e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c12:	d004      	beq.n	8003c1e <HAL_TIM_Base_Init+0xba>
 8003c14:	f240 1115 	movw	r1, #277	; 0x115
 8003c18:	4837      	ldr	r0, [pc, #220]	; (8003cf8 <HAL_TIM_Base_Init+0x194>)
 8003c1a:	f7fc fd80 	bl	800071e <assert_failed>
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	68db      	ldr	r3, [r3, #12]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d004      	beq.n	8003c30 <HAL_TIM_Base_Init+0xcc>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	68db      	ldr	r3, [r3, #12]
 8003c2a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c2e:	d304      	bcc.n	8003c3a <HAL_TIM_Base_Init+0xd6>
 8003c30:	f44f 718b 	mov.w	r1, #278	; 0x116
 8003c34:	4830      	ldr	r0, [pc, #192]	; (8003cf8 <HAL_TIM_Base_Init+0x194>)
 8003c36:	f7fc fd72 	bl	800071e <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	699b      	ldr	r3, [r3, #24]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d008      	beq.n	8003c54 <HAL_TIM_Base_Init+0xf0>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	699b      	ldr	r3, [r3, #24]
 8003c46:	2b80      	cmp	r3, #128	; 0x80
 8003c48:	d004      	beq.n	8003c54 <HAL_TIM_Base_Init+0xf0>
 8003c4a:	f240 1117 	movw	r1, #279	; 0x117
 8003c4e:	482a      	ldr	r0, [pc, #168]	; (8003cf8 <HAL_TIM_Base_Init+0x194>)
 8003c50:	f7fc fd65 	bl	800071e <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c5a:	b2db      	uxtb	r3, r3
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d106      	bne.n	8003c6e <HAL_TIM_Base_Init+0x10a>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2200      	movs	r2, #0
 8003c64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003c68:	6878      	ldr	r0, [r7, #4]
 8003c6a:	f000 f847 	bl	8003cfc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2202      	movs	r2, #2
 8003c72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681a      	ldr	r2, [r3, #0]
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	3304      	adds	r3, #4
 8003c7e:	4619      	mov	r1, r3
 8003c80:	4610      	mov	r0, r2
 8003c82:	f000 f9f7 	bl	8004074 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2201      	movs	r2, #1
 8003c8a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2201      	movs	r2, #1
 8003c92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	2201      	movs	r2, #1
 8003c9a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2201      	movs	r2, #1
 8003ca2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2201      	movs	r2, #1
 8003caa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2201      	movs	r2, #1
 8003cb2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2201      	movs	r2, #1
 8003cba:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2201      	movs	r2, #1
 8003cc2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2201      	movs	r2, #1
 8003cca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2201      	movs	r2, #1
 8003cd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003cd6:	2300      	movs	r3, #0
}
 8003cd8:	4618      	mov	r0, r3
 8003cda:	3708      	adds	r7, #8
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	bd80      	pop	{r7, pc}
 8003ce0:	40012c00 	.word	0x40012c00
 8003ce4:	40000400 	.word	0x40000400
 8003ce8:	40000800 	.word	0x40000800
 8003cec:	40000c00 	.word	0x40000c00
 8003cf0:	40001000 	.word	0x40001000
 8003cf4:	40001400 	.word	0x40001400
 8003cf8:	080151f4 	.word	0x080151f4

08003cfc <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b083      	sub	sp, #12
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003d04:	bf00      	nop
 8003d06:	370c      	adds	r7, #12
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	bc80      	pop	{r7}
 8003d0c:	4770      	bx	lr
	...

08003d10 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b084      	sub	sp, #16
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4a38      	ldr	r2, [pc, #224]	; (8003e00 <HAL_TIM_Base_Start_IT+0xf0>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d022      	beq.n	8003d68 <HAL_TIM_Base_Start_IT+0x58>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d2a:	d01d      	beq.n	8003d68 <HAL_TIM_Base_Start_IT+0x58>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a34      	ldr	r2, [pc, #208]	; (8003e04 <HAL_TIM_Base_Start_IT+0xf4>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d018      	beq.n	8003d68 <HAL_TIM_Base_Start_IT+0x58>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	4a33      	ldr	r2, [pc, #204]	; (8003e08 <HAL_TIM_Base_Start_IT+0xf8>)
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d013      	beq.n	8003d68 <HAL_TIM_Base_Start_IT+0x58>
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4a31      	ldr	r2, [pc, #196]	; (8003e0c <HAL_TIM_Base_Start_IT+0xfc>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d00e      	beq.n	8003d68 <HAL_TIM_Base_Start_IT+0x58>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	4a30      	ldr	r2, [pc, #192]	; (8003e10 <HAL_TIM_Base_Start_IT+0x100>)
 8003d50:	4293      	cmp	r3, r2
 8003d52:	d009      	beq.n	8003d68 <HAL_TIM_Base_Start_IT+0x58>
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4a2e      	ldr	r2, [pc, #184]	; (8003e14 <HAL_TIM_Base_Start_IT+0x104>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d004      	beq.n	8003d68 <HAL_TIM_Base_Start_IT+0x58>
 8003d5e:	f44f 71e8 	mov.w	r1, #464	; 0x1d0
 8003d62:	482d      	ldr	r0, [pc, #180]	; (8003e18 <HAL_TIM_Base_Start_IT+0x108>)
 8003d64:	f7fc fcdb 	bl	800071e <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d6e:	b2db      	uxtb	r3, r3
 8003d70:	2b01      	cmp	r3, #1
 8003d72:	d001      	beq.n	8003d78 <HAL_TIM_Base_Start_IT+0x68>
  {
    return HAL_ERROR;
 8003d74:	2301      	movs	r3, #1
 8003d76:	e03f      	b.n	8003df8 <HAL_TIM_Base_Start_IT+0xe8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2202      	movs	r2, #2
 8003d7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	68da      	ldr	r2, [r3, #12]
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f042 0201 	orr.w	r2, r2, #1
 8003d8e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4a1a      	ldr	r2, [pc, #104]	; (8003e00 <HAL_TIM_Base_Start_IT+0xf0>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d013      	beq.n	8003dc2 <HAL_TIM_Base_Start_IT+0xb2>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003da2:	d00e      	beq.n	8003dc2 <HAL_TIM_Base_Start_IT+0xb2>
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a16      	ldr	r2, [pc, #88]	; (8003e04 <HAL_TIM_Base_Start_IT+0xf4>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d009      	beq.n	8003dc2 <HAL_TIM_Base_Start_IT+0xb2>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4a15      	ldr	r2, [pc, #84]	; (8003e08 <HAL_TIM_Base_Start_IT+0xf8>)
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d004      	beq.n	8003dc2 <HAL_TIM_Base_Start_IT+0xb2>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4a13      	ldr	r2, [pc, #76]	; (8003e0c <HAL_TIM_Base_Start_IT+0xfc>)
 8003dbe:	4293      	cmp	r3, r2
 8003dc0:	d111      	bne.n	8003de6 <HAL_TIM_Base_Start_IT+0xd6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	689b      	ldr	r3, [r3, #8]
 8003dc8:	f003 0307 	and.w	r3, r3, #7
 8003dcc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	2b06      	cmp	r3, #6
 8003dd2:	d010      	beq.n	8003df6 <HAL_TIM_Base_Start_IT+0xe6>
    {
      __HAL_TIM_ENABLE(htim);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	681a      	ldr	r2, [r3, #0]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f042 0201 	orr.w	r2, r2, #1
 8003de2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003de4:	e007      	b.n	8003df6 <HAL_TIM_Base_Start_IT+0xe6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	681a      	ldr	r2, [r3, #0]
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f042 0201 	orr.w	r2, r2, #1
 8003df4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003df6:	2300      	movs	r3, #0
}
 8003df8:	4618      	mov	r0, r3
 8003dfa:	3710      	adds	r7, #16
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bd80      	pop	{r7, pc}
 8003e00:	40012c00 	.word	0x40012c00
 8003e04:	40000400 	.word	0x40000400
 8003e08:	40000800 	.word	0x40000800
 8003e0c:	40000c00 	.word	0x40000c00
 8003e10:	40001000 	.word	0x40001000
 8003e14:	40001400 	.word	0x40001400
 8003e18:	080151f4 	.word	0x080151f4

08003e1c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b082      	sub	sp, #8
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	691b      	ldr	r3, [r3, #16]
 8003e2a:	f003 0302 	and.w	r3, r3, #2
 8003e2e:	2b02      	cmp	r3, #2
 8003e30:	d122      	bne.n	8003e78 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	68db      	ldr	r3, [r3, #12]
 8003e38:	f003 0302 	and.w	r3, r3, #2
 8003e3c:	2b02      	cmp	r3, #2
 8003e3e:	d11b      	bne.n	8003e78 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f06f 0202 	mvn.w	r2, #2
 8003e48:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2201      	movs	r2, #1
 8003e4e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	699b      	ldr	r3, [r3, #24]
 8003e56:	f003 0303 	and.w	r3, r3, #3
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d003      	beq.n	8003e66 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003e5e:	6878      	ldr	r0, [r7, #4]
 8003e60:	f000 f8ed 	bl	800403e <HAL_TIM_IC_CaptureCallback>
 8003e64:	e005      	b.n	8003e72 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e66:	6878      	ldr	r0, [r7, #4]
 8003e68:	f000 f8e0 	bl	800402c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e6c:	6878      	ldr	r0, [r7, #4]
 8003e6e:	f000 f8ef 	bl	8004050 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	2200      	movs	r2, #0
 8003e76:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	691b      	ldr	r3, [r3, #16]
 8003e7e:	f003 0304 	and.w	r3, r3, #4
 8003e82:	2b04      	cmp	r3, #4
 8003e84:	d122      	bne.n	8003ecc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	68db      	ldr	r3, [r3, #12]
 8003e8c:	f003 0304 	and.w	r3, r3, #4
 8003e90:	2b04      	cmp	r3, #4
 8003e92:	d11b      	bne.n	8003ecc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f06f 0204 	mvn.w	r2, #4
 8003e9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2202      	movs	r2, #2
 8003ea2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	699b      	ldr	r3, [r3, #24]
 8003eaa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d003      	beq.n	8003eba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003eb2:	6878      	ldr	r0, [r7, #4]
 8003eb4:	f000 f8c3 	bl	800403e <HAL_TIM_IC_CaptureCallback>
 8003eb8:	e005      	b.n	8003ec6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003eba:	6878      	ldr	r0, [r7, #4]
 8003ebc:	f000 f8b6 	bl	800402c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ec0:	6878      	ldr	r0, [r7, #4]
 8003ec2:	f000 f8c5 	bl	8004050 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	691b      	ldr	r3, [r3, #16]
 8003ed2:	f003 0308 	and.w	r3, r3, #8
 8003ed6:	2b08      	cmp	r3, #8
 8003ed8:	d122      	bne.n	8003f20 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	68db      	ldr	r3, [r3, #12]
 8003ee0:	f003 0308 	and.w	r3, r3, #8
 8003ee4:	2b08      	cmp	r3, #8
 8003ee6:	d11b      	bne.n	8003f20 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f06f 0208 	mvn.w	r2, #8
 8003ef0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2204      	movs	r2, #4
 8003ef6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	69db      	ldr	r3, [r3, #28]
 8003efe:	f003 0303 	and.w	r3, r3, #3
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d003      	beq.n	8003f0e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f06:	6878      	ldr	r0, [r7, #4]
 8003f08:	f000 f899 	bl	800403e <HAL_TIM_IC_CaptureCallback>
 8003f0c:	e005      	b.n	8003f1a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f0e:	6878      	ldr	r0, [r7, #4]
 8003f10:	f000 f88c 	bl	800402c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f14:	6878      	ldr	r0, [r7, #4]
 8003f16:	f000 f89b 	bl	8004050 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	691b      	ldr	r3, [r3, #16]
 8003f26:	f003 0310 	and.w	r3, r3, #16
 8003f2a:	2b10      	cmp	r3, #16
 8003f2c:	d122      	bne.n	8003f74 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	68db      	ldr	r3, [r3, #12]
 8003f34:	f003 0310 	and.w	r3, r3, #16
 8003f38:	2b10      	cmp	r3, #16
 8003f3a:	d11b      	bne.n	8003f74 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f06f 0210 	mvn.w	r2, #16
 8003f44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2208      	movs	r2, #8
 8003f4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	69db      	ldr	r3, [r3, #28]
 8003f52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d003      	beq.n	8003f62 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f5a:	6878      	ldr	r0, [r7, #4]
 8003f5c:	f000 f86f 	bl	800403e <HAL_TIM_IC_CaptureCallback>
 8003f60:	e005      	b.n	8003f6e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f62:	6878      	ldr	r0, [r7, #4]
 8003f64:	f000 f862 	bl	800402c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f68:	6878      	ldr	r0, [r7, #4]
 8003f6a:	f000 f871 	bl	8004050 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2200      	movs	r2, #0
 8003f72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	691b      	ldr	r3, [r3, #16]
 8003f7a:	f003 0301 	and.w	r3, r3, #1
 8003f7e:	2b01      	cmp	r3, #1
 8003f80:	d10e      	bne.n	8003fa0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	68db      	ldr	r3, [r3, #12]
 8003f88:	f003 0301 	and.w	r3, r3, #1
 8003f8c:	2b01      	cmp	r3, #1
 8003f8e:	d107      	bne.n	8003fa0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f06f 0201 	mvn.w	r2, #1
 8003f98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003f9a:	6878      	ldr	r0, [r7, #4]
 8003f9c:	f7fc fba8 	bl	80006f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	691b      	ldr	r3, [r3, #16]
 8003fa6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003faa:	2b80      	cmp	r3, #128	; 0x80
 8003fac:	d10e      	bne.n	8003fcc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	68db      	ldr	r3, [r3, #12]
 8003fb4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fb8:	2b80      	cmp	r3, #128	; 0x80
 8003fba:	d107      	bne.n	8003fcc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003fc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003fc6:	6878      	ldr	r0, [r7, #4]
 8003fc8:	f000 f8c9 	bl	800415e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	691b      	ldr	r3, [r3, #16]
 8003fd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fd6:	2b40      	cmp	r3, #64	; 0x40
 8003fd8:	d10e      	bne.n	8003ff8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	68db      	ldr	r3, [r3, #12]
 8003fe0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fe4:	2b40      	cmp	r3, #64	; 0x40
 8003fe6:	d107      	bne.n	8003ff8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003ff0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003ff2:	6878      	ldr	r0, [r7, #4]
 8003ff4:	f000 f835 	bl	8004062 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	691b      	ldr	r3, [r3, #16]
 8003ffe:	f003 0320 	and.w	r3, r3, #32
 8004002:	2b20      	cmp	r3, #32
 8004004:	d10e      	bne.n	8004024 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	68db      	ldr	r3, [r3, #12]
 800400c:	f003 0320 	and.w	r3, r3, #32
 8004010:	2b20      	cmp	r3, #32
 8004012:	d107      	bne.n	8004024 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f06f 0220 	mvn.w	r2, #32
 800401c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800401e:	6878      	ldr	r0, [r7, #4]
 8004020:	f000 f894 	bl	800414c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004024:	bf00      	nop
 8004026:	3708      	adds	r7, #8
 8004028:	46bd      	mov	sp, r7
 800402a:	bd80      	pop	{r7, pc}

0800402c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800402c:	b480      	push	{r7}
 800402e:	b083      	sub	sp, #12
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004034:	bf00      	nop
 8004036:	370c      	adds	r7, #12
 8004038:	46bd      	mov	sp, r7
 800403a:	bc80      	pop	{r7}
 800403c:	4770      	bx	lr

0800403e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800403e:	b480      	push	{r7}
 8004040:	b083      	sub	sp, #12
 8004042:	af00      	add	r7, sp, #0
 8004044:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004046:	bf00      	nop
 8004048:	370c      	adds	r7, #12
 800404a:	46bd      	mov	sp, r7
 800404c:	bc80      	pop	{r7}
 800404e:	4770      	bx	lr

08004050 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004050:	b480      	push	{r7}
 8004052:	b083      	sub	sp, #12
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004058:	bf00      	nop
 800405a:	370c      	adds	r7, #12
 800405c:	46bd      	mov	sp, r7
 800405e:	bc80      	pop	{r7}
 8004060:	4770      	bx	lr

08004062 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004062:	b480      	push	{r7}
 8004064:	b083      	sub	sp, #12
 8004066:	af00      	add	r7, sp, #0
 8004068:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800406a:	bf00      	nop
 800406c:	370c      	adds	r7, #12
 800406e:	46bd      	mov	sp, r7
 8004070:	bc80      	pop	{r7}
 8004072:	4770      	bx	lr

08004074 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004074:	b480      	push	{r7}
 8004076:	b085      	sub	sp, #20
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]
 800407c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	4a2d      	ldr	r2, [pc, #180]	; (800413c <TIM_Base_SetConfig+0xc8>)
 8004088:	4293      	cmp	r3, r2
 800408a:	d00f      	beq.n	80040ac <TIM_Base_SetConfig+0x38>
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004092:	d00b      	beq.n	80040ac <TIM_Base_SetConfig+0x38>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	4a2a      	ldr	r2, [pc, #168]	; (8004140 <TIM_Base_SetConfig+0xcc>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d007      	beq.n	80040ac <TIM_Base_SetConfig+0x38>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	4a29      	ldr	r2, [pc, #164]	; (8004144 <TIM_Base_SetConfig+0xd0>)
 80040a0:	4293      	cmp	r3, r2
 80040a2:	d003      	beq.n	80040ac <TIM_Base_SetConfig+0x38>
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	4a28      	ldr	r2, [pc, #160]	; (8004148 <TIM_Base_SetConfig+0xd4>)
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d108      	bne.n	80040be <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	68fa      	ldr	r2, [r7, #12]
 80040ba:	4313      	orrs	r3, r2
 80040bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	4a1e      	ldr	r2, [pc, #120]	; (800413c <TIM_Base_SetConfig+0xc8>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d00f      	beq.n	80040e6 <TIM_Base_SetConfig+0x72>
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040cc:	d00b      	beq.n	80040e6 <TIM_Base_SetConfig+0x72>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	4a1b      	ldr	r2, [pc, #108]	; (8004140 <TIM_Base_SetConfig+0xcc>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d007      	beq.n	80040e6 <TIM_Base_SetConfig+0x72>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	4a1a      	ldr	r2, [pc, #104]	; (8004144 <TIM_Base_SetConfig+0xd0>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d003      	beq.n	80040e6 <TIM_Base_SetConfig+0x72>
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	4a19      	ldr	r2, [pc, #100]	; (8004148 <TIM_Base_SetConfig+0xd4>)
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d108      	bne.n	80040f8 <TIM_Base_SetConfig+0x84>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	68db      	ldr	r3, [r3, #12]
 80040f2:	68fa      	ldr	r2, [r7, #12]
 80040f4:	4313      	orrs	r3, r2
 80040f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	695b      	ldr	r3, [r3, #20]
 8004102:	4313      	orrs	r3, r2
 8004104:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	68fa      	ldr	r2, [r7, #12]
 800410a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	689a      	ldr	r2, [r3, #8]
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	681a      	ldr	r2, [r3, #0]
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	4a07      	ldr	r2, [pc, #28]	; (800413c <TIM_Base_SetConfig+0xc8>)
 8004120:	4293      	cmp	r3, r2
 8004122:	d103      	bne.n	800412c <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004124:	683b      	ldr	r3, [r7, #0]
 8004126:	691a      	ldr	r2, [r3, #16]
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2201      	movs	r2, #1
 8004130:	615a      	str	r2, [r3, #20]
}
 8004132:	bf00      	nop
 8004134:	3714      	adds	r7, #20
 8004136:	46bd      	mov	sp, r7
 8004138:	bc80      	pop	{r7}
 800413a:	4770      	bx	lr
 800413c:	40012c00 	.word	0x40012c00
 8004140:	40000400 	.word	0x40000400
 8004144:	40000800 	.word	0x40000800
 8004148:	40000c00 	.word	0x40000c00

0800414c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800414c:	b480      	push	{r7}
 800414e:	b083      	sub	sp, #12
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004154:	bf00      	nop
 8004156:	370c      	adds	r7, #12
 8004158:	46bd      	mov	sp, r7
 800415a:	bc80      	pop	{r7}
 800415c:	4770      	bx	lr

0800415e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800415e:	b480      	push	{r7}
 8004160:	b083      	sub	sp, #12
 8004162:	af00      	add	r7, sp, #0
 8004164:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004166:	bf00      	nop
 8004168:	370c      	adds	r7, #12
 800416a:	46bd      	mov	sp, r7
 800416c:	bc80      	pop	{r7}
 800416e:	4770      	bx	lr

08004170 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b084      	sub	sp, #16
 8004174:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 8004176:	4b99      	ldr	r3, [pc, #612]	; (80043dc <MX_LWIP_Init+0x26c>)
 8004178:	22c0      	movs	r2, #192	; 0xc0
 800417a:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 800417c:	4b97      	ldr	r3, [pc, #604]	; (80043dc <MX_LWIP_Init+0x26c>)
 800417e:	22a8      	movs	r2, #168	; 0xa8
 8004180:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 8004182:	4b96      	ldr	r3, [pc, #600]	; (80043dc <MX_LWIP_Init+0x26c>)
 8004184:	2201      	movs	r2, #1
 8004186:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 40;
 8004188:	4b94      	ldr	r3, [pc, #592]	; (80043dc <MX_LWIP_Init+0x26c>)
 800418a:	2228      	movs	r2, #40	; 0x28
 800418c:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800418e:	4b94      	ldr	r3, [pc, #592]	; (80043e0 <MX_LWIP_Init+0x270>)
 8004190:	22ff      	movs	r2, #255	; 0xff
 8004192:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 8004194:	4b92      	ldr	r3, [pc, #584]	; (80043e0 <MX_LWIP_Init+0x270>)
 8004196:	22ff      	movs	r2, #255	; 0xff
 8004198:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800419a:	4b91      	ldr	r3, [pc, #580]	; (80043e0 <MX_LWIP_Init+0x270>)
 800419c:	22ff      	movs	r2, #255	; 0xff
 800419e:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 80041a0:	4b8f      	ldr	r3, [pc, #572]	; (80043e0 <MX_LWIP_Init+0x270>)
 80041a2:	2200      	movs	r2, #0
 80041a4:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 80041a6:	4b8f      	ldr	r3, [pc, #572]	; (80043e4 <MX_LWIP_Init+0x274>)
 80041a8:	22c0      	movs	r2, #192	; 0xc0
 80041aa:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 80041ac:	4b8d      	ldr	r3, [pc, #564]	; (80043e4 <MX_LWIP_Init+0x274>)
 80041ae:	22a8      	movs	r2, #168	; 0xa8
 80041b0:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 80041b2:	4b8c      	ldr	r3, [pc, #560]	; (80043e4 <MX_LWIP_Init+0x274>)
 80041b4:	2201      	movs	r2, #1
 80041b6:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 80041b8:	4b8a      	ldr	r3, [pc, #552]	; (80043e4 <MX_LWIP_Init+0x274>)
 80041ba:	2201      	movs	r2, #1
 80041bc:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initilialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 80041be:	2100      	movs	r1, #0
 80041c0:	2000      	movs	r0, #0
 80041c2:	f00e f9b7 	bl	8012534 <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 80041c6:	4b85      	ldr	r3, [pc, #532]	; (80043dc <MX_LWIP_Init+0x26c>)
 80041c8:	781b      	ldrb	r3, [r3, #0]
 80041ca:	061a      	lsls	r2, r3, #24
 80041cc:	4b83      	ldr	r3, [pc, #524]	; (80043dc <MX_LWIP_Init+0x26c>)
 80041ce:	785b      	ldrb	r3, [r3, #1]
 80041d0:	041b      	lsls	r3, r3, #16
 80041d2:	431a      	orrs	r2, r3
 80041d4:	4b81      	ldr	r3, [pc, #516]	; (80043dc <MX_LWIP_Init+0x26c>)
 80041d6:	789b      	ldrb	r3, [r3, #2]
 80041d8:	021b      	lsls	r3, r3, #8
 80041da:	4313      	orrs	r3, r2
 80041dc:	4a7f      	ldr	r2, [pc, #508]	; (80043dc <MX_LWIP_Init+0x26c>)
 80041de:	78d2      	ldrb	r2, [r2, #3]
 80041e0:	4313      	orrs	r3, r2
 80041e2:	061a      	lsls	r2, r3, #24
 80041e4:	4b7d      	ldr	r3, [pc, #500]	; (80043dc <MX_LWIP_Init+0x26c>)
 80041e6:	781b      	ldrb	r3, [r3, #0]
 80041e8:	0619      	lsls	r1, r3, #24
 80041ea:	4b7c      	ldr	r3, [pc, #496]	; (80043dc <MX_LWIP_Init+0x26c>)
 80041ec:	785b      	ldrb	r3, [r3, #1]
 80041ee:	041b      	lsls	r3, r3, #16
 80041f0:	4319      	orrs	r1, r3
 80041f2:	4b7a      	ldr	r3, [pc, #488]	; (80043dc <MX_LWIP_Init+0x26c>)
 80041f4:	789b      	ldrb	r3, [r3, #2]
 80041f6:	021b      	lsls	r3, r3, #8
 80041f8:	430b      	orrs	r3, r1
 80041fa:	4978      	ldr	r1, [pc, #480]	; (80043dc <MX_LWIP_Init+0x26c>)
 80041fc:	78c9      	ldrb	r1, [r1, #3]
 80041fe:	430b      	orrs	r3, r1
 8004200:	021b      	lsls	r3, r3, #8
 8004202:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004206:	431a      	orrs	r2, r3
 8004208:	4b74      	ldr	r3, [pc, #464]	; (80043dc <MX_LWIP_Init+0x26c>)
 800420a:	781b      	ldrb	r3, [r3, #0]
 800420c:	0619      	lsls	r1, r3, #24
 800420e:	4b73      	ldr	r3, [pc, #460]	; (80043dc <MX_LWIP_Init+0x26c>)
 8004210:	785b      	ldrb	r3, [r3, #1]
 8004212:	041b      	lsls	r3, r3, #16
 8004214:	4319      	orrs	r1, r3
 8004216:	4b71      	ldr	r3, [pc, #452]	; (80043dc <MX_LWIP_Init+0x26c>)
 8004218:	789b      	ldrb	r3, [r3, #2]
 800421a:	021b      	lsls	r3, r3, #8
 800421c:	430b      	orrs	r3, r1
 800421e:	496f      	ldr	r1, [pc, #444]	; (80043dc <MX_LWIP_Init+0x26c>)
 8004220:	78c9      	ldrb	r1, [r1, #3]
 8004222:	430b      	orrs	r3, r1
 8004224:	0a1b      	lsrs	r3, r3, #8
 8004226:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800422a:	431a      	orrs	r2, r3
 800422c:	4b6b      	ldr	r3, [pc, #428]	; (80043dc <MX_LWIP_Init+0x26c>)
 800422e:	781b      	ldrb	r3, [r3, #0]
 8004230:	0619      	lsls	r1, r3, #24
 8004232:	4b6a      	ldr	r3, [pc, #424]	; (80043dc <MX_LWIP_Init+0x26c>)
 8004234:	785b      	ldrb	r3, [r3, #1]
 8004236:	041b      	lsls	r3, r3, #16
 8004238:	4319      	orrs	r1, r3
 800423a:	4b68      	ldr	r3, [pc, #416]	; (80043dc <MX_LWIP_Init+0x26c>)
 800423c:	789b      	ldrb	r3, [r3, #2]
 800423e:	021b      	lsls	r3, r3, #8
 8004240:	430b      	orrs	r3, r1
 8004242:	4966      	ldr	r1, [pc, #408]	; (80043dc <MX_LWIP_Init+0x26c>)
 8004244:	78c9      	ldrb	r1, [r1, #3]
 8004246:	430b      	orrs	r3, r1
 8004248:	0e1b      	lsrs	r3, r3, #24
 800424a:	4313      	orrs	r3, r2
 800424c:	4a66      	ldr	r2, [pc, #408]	; (80043e8 <MX_LWIP_Init+0x278>)
 800424e:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 8004250:	4b63      	ldr	r3, [pc, #396]	; (80043e0 <MX_LWIP_Init+0x270>)
 8004252:	781b      	ldrb	r3, [r3, #0]
 8004254:	061a      	lsls	r2, r3, #24
 8004256:	4b62      	ldr	r3, [pc, #392]	; (80043e0 <MX_LWIP_Init+0x270>)
 8004258:	785b      	ldrb	r3, [r3, #1]
 800425a:	041b      	lsls	r3, r3, #16
 800425c:	431a      	orrs	r2, r3
 800425e:	4b60      	ldr	r3, [pc, #384]	; (80043e0 <MX_LWIP_Init+0x270>)
 8004260:	789b      	ldrb	r3, [r3, #2]
 8004262:	021b      	lsls	r3, r3, #8
 8004264:	4313      	orrs	r3, r2
 8004266:	4a5e      	ldr	r2, [pc, #376]	; (80043e0 <MX_LWIP_Init+0x270>)
 8004268:	78d2      	ldrb	r2, [r2, #3]
 800426a:	4313      	orrs	r3, r2
 800426c:	061a      	lsls	r2, r3, #24
 800426e:	4b5c      	ldr	r3, [pc, #368]	; (80043e0 <MX_LWIP_Init+0x270>)
 8004270:	781b      	ldrb	r3, [r3, #0]
 8004272:	0619      	lsls	r1, r3, #24
 8004274:	4b5a      	ldr	r3, [pc, #360]	; (80043e0 <MX_LWIP_Init+0x270>)
 8004276:	785b      	ldrb	r3, [r3, #1]
 8004278:	041b      	lsls	r3, r3, #16
 800427a:	4319      	orrs	r1, r3
 800427c:	4b58      	ldr	r3, [pc, #352]	; (80043e0 <MX_LWIP_Init+0x270>)
 800427e:	789b      	ldrb	r3, [r3, #2]
 8004280:	021b      	lsls	r3, r3, #8
 8004282:	430b      	orrs	r3, r1
 8004284:	4956      	ldr	r1, [pc, #344]	; (80043e0 <MX_LWIP_Init+0x270>)
 8004286:	78c9      	ldrb	r1, [r1, #3]
 8004288:	430b      	orrs	r3, r1
 800428a:	021b      	lsls	r3, r3, #8
 800428c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004290:	431a      	orrs	r2, r3
 8004292:	4b53      	ldr	r3, [pc, #332]	; (80043e0 <MX_LWIP_Init+0x270>)
 8004294:	781b      	ldrb	r3, [r3, #0]
 8004296:	0619      	lsls	r1, r3, #24
 8004298:	4b51      	ldr	r3, [pc, #324]	; (80043e0 <MX_LWIP_Init+0x270>)
 800429a:	785b      	ldrb	r3, [r3, #1]
 800429c:	041b      	lsls	r3, r3, #16
 800429e:	4319      	orrs	r1, r3
 80042a0:	4b4f      	ldr	r3, [pc, #316]	; (80043e0 <MX_LWIP_Init+0x270>)
 80042a2:	789b      	ldrb	r3, [r3, #2]
 80042a4:	021b      	lsls	r3, r3, #8
 80042a6:	430b      	orrs	r3, r1
 80042a8:	494d      	ldr	r1, [pc, #308]	; (80043e0 <MX_LWIP_Init+0x270>)
 80042aa:	78c9      	ldrb	r1, [r1, #3]
 80042ac:	430b      	orrs	r3, r1
 80042ae:	0a1b      	lsrs	r3, r3, #8
 80042b0:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80042b4:	431a      	orrs	r2, r3
 80042b6:	4b4a      	ldr	r3, [pc, #296]	; (80043e0 <MX_LWIP_Init+0x270>)
 80042b8:	781b      	ldrb	r3, [r3, #0]
 80042ba:	0619      	lsls	r1, r3, #24
 80042bc:	4b48      	ldr	r3, [pc, #288]	; (80043e0 <MX_LWIP_Init+0x270>)
 80042be:	785b      	ldrb	r3, [r3, #1]
 80042c0:	041b      	lsls	r3, r3, #16
 80042c2:	4319      	orrs	r1, r3
 80042c4:	4b46      	ldr	r3, [pc, #280]	; (80043e0 <MX_LWIP_Init+0x270>)
 80042c6:	789b      	ldrb	r3, [r3, #2]
 80042c8:	021b      	lsls	r3, r3, #8
 80042ca:	430b      	orrs	r3, r1
 80042cc:	4944      	ldr	r1, [pc, #272]	; (80043e0 <MX_LWIP_Init+0x270>)
 80042ce:	78c9      	ldrb	r1, [r1, #3]
 80042d0:	430b      	orrs	r3, r1
 80042d2:	0e1b      	lsrs	r3, r3, #24
 80042d4:	4313      	orrs	r3, r2
 80042d6:	4a45      	ldr	r2, [pc, #276]	; (80043ec <MX_LWIP_Init+0x27c>)
 80042d8:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 80042da:	4b42      	ldr	r3, [pc, #264]	; (80043e4 <MX_LWIP_Init+0x274>)
 80042dc:	781b      	ldrb	r3, [r3, #0]
 80042de:	061a      	lsls	r2, r3, #24
 80042e0:	4b40      	ldr	r3, [pc, #256]	; (80043e4 <MX_LWIP_Init+0x274>)
 80042e2:	785b      	ldrb	r3, [r3, #1]
 80042e4:	041b      	lsls	r3, r3, #16
 80042e6:	431a      	orrs	r2, r3
 80042e8:	4b3e      	ldr	r3, [pc, #248]	; (80043e4 <MX_LWIP_Init+0x274>)
 80042ea:	789b      	ldrb	r3, [r3, #2]
 80042ec:	021b      	lsls	r3, r3, #8
 80042ee:	4313      	orrs	r3, r2
 80042f0:	4a3c      	ldr	r2, [pc, #240]	; (80043e4 <MX_LWIP_Init+0x274>)
 80042f2:	78d2      	ldrb	r2, [r2, #3]
 80042f4:	4313      	orrs	r3, r2
 80042f6:	061a      	lsls	r2, r3, #24
 80042f8:	4b3a      	ldr	r3, [pc, #232]	; (80043e4 <MX_LWIP_Init+0x274>)
 80042fa:	781b      	ldrb	r3, [r3, #0]
 80042fc:	0619      	lsls	r1, r3, #24
 80042fe:	4b39      	ldr	r3, [pc, #228]	; (80043e4 <MX_LWIP_Init+0x274>)
 8004300:	785b      	ldrb	r3, [r3, #1]
 8004302:	041b      	lsls	r3, r3, #16
 8004304:	4319      	orrs	r1, r3
 8004306:	4b37      	ldr	r3, [pc, #220]	; (80043e4 <MX_LWIP_Init+0x274>)
 8004308:	789b      	ldrb	r3, [r3, #2]
 800430a:	021b      	lsls	r3, r3, #8
 800430c:	430b      	orrs	r3, r1
 800430e:	4935      	ldr	r1, [pc, #212]	; (80043e4 <MX_LWIP_Init+0x274>)
 8004310:	78c9      	ldrb	r1, [r1, #3]
 8004312:	430b      	orrs	r3, r1
 8004314:	021b      	lsls	r3, r3, #8
 8004316:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800431a:	431a      	orrs	r2, r3
 800431c:	4b31      	ldr	r3, [pc, #196]	; (80043e4 <MX_LWIP_Init+0x274>)
 800431e:	781b      	ldrb	r3, [r3, #0]
 8004320:	0619      	lsls	r1, r3, #24
 8004322:	4b30      	ldr	r3, [pc, #192]	; (80043e4 <MX_LWIP_Init+0x274>)
 8004324:	785b      	ldrb	r3, [r3, #1]
 8004326:	041b      	lsls	r3, r3, #16
 8004328:	4319      	orrs	r1, r3
 800432a:	4b2e      	ldr	r3, [pc, #184]	; (80043e4 <MX_LWIP_Init+0x274>)
 800432c:	789b      	ldrb	r3, [r3, #2]
 800432e:	021b      	lsls	r3, r3, #8
 8004330:	430b      	orrs	r3, r1
 8004332:	492c      	ldr	r1, [pc, #176]	; (80043e4 <MX_LWIP_Init+0x274>)
 8004334:	78c9      	ldrb	r1, [r1, #3]
 8004336:	430b      	orrs	r3, r1
 8004338:	0a1b      	lsrs	r3, r3, #8
 800433a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800433e:	431a      	orrs	r2, r3
 8004340:	4b28      	ldr	r3, [pc, #160]	; (80043e4 <MX_LWIP_Init+0x274>)
 8004342:	781b      	ldrb	r3, [r3, #0]
 8004344:	0619      	lsls	r1, r3, #24
 8004346:	4b27      	ldr	r3, [pc, #156]	; (80043e4 <MX_LWIP_Init+0x274>)
 8004348:	785b      	ldrb	r3, [r3, #1]
 800434a:	041b      	lsls	r3, r3, #16
 800434c:	4319      	orrs	r1, r3
 800434e:	4b25      	ldr	r3, [pc, #148]	; (80043e4 <MX_LWIP_Init+0x274>)
 8004350:	789b      	ldrb	r3, [r3, #2]
 8004352:	021b      	lsls	r3, r3, #8
 8004354:	430b      	orrs	r3, r1
 8004356:	4923      	ldr	r1, [pc, #140]	; (80043e4 <MX_LWIP_Init+0x274>)
 8004358:	78c9      	ldrb	r1, [r1, #3]
 800435a:	430b      	orrs	r3, r1
 800435c:	0e1b      	lsrs	r3, r3, #24
 800435e:	4313      	orrs	r3, r2
 8004360:	4a23      	ldr	r2, [pc, #140]	; (80043f0 <MX_LWIP_Init+0x280>)
 8004362:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8004364:	4b23      	ldr	r3, [pc, #140]	; (80043f4 <MX_LWIP_Init+0x284>)
 8004366:	9302      	str	r3, [sp, #8]
 8004368:	4b23      	ldr	r3, [pc, #140]	; (80043f8 <MX_LWIP_Init+0x288>)
 800436a:	9301      	str	r3, [sp, #4]
 800436c:	2300      	movs	r3, #0
 800436e:	9300      	str	r3, [sp, #0]
 8004370:	4b1f      	ldr	r3, [pc, #124]	; (80043f0 <MX_LWIP_Init+0x280>)
 8004372:	4a1e      	ldr	r2, [pc, #120]	; (80043ec <MX_LWIP_Init+0x27c>)
 8004374:	491c      	ldr	r1, [pc, #112]	; (80043e8 <MX_LWIP_Init+0x278>)
 8004376:	4821      	ldr	r0, [pc, #132]	; (80043fc <MX_LWIP_Init+0x28c>)
 8004378:	f007 fd7e 	bl	800be78 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800437c:	481f      	ldr	r0, [pc, #124]	; (80043fc <MX_LWIP_Init+0x28c>)
 800437e:	f007 fe5d 	bl	800c03c <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 8004382:	481e      	ldr	r0, [pc, #120]	; (80043fc <MX_LWIP_Init+0x28c>)
 8004384:	f007 fe68 	bl	800c058 <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 8004388:	491d      	ldr	r1, [pc, #116]	; (8004400 <MX_LWIP_Init+0x290>)
 800438a:	481c      	ldr	r0, [pc, #112]	; (80043fc <MX_LWIP_Init+0x28c>)
 800438c:	f007 fef3 	bl	800c176 <netif_set_link_callback>

  /* create a binary semaphore used for informing ethernetif of frame reception */
  Netif_LinkSemaphore = osSemaphoreNew(1, 1, NULL);
 8004390:	2200      	movs	r2, #0
 8004392:	2101      	movs	r1, #1
 8004394:	2001      	movs	r0, #1
 8004396:	f001 f85d 	bl	8005454 <osSemaphoreNew>
 800439a:	4603      	mov	r3, r0
 800439c:	4a19      	ldr	r2, [pc, #100]	; (8004404 <MX_LWIP_Init+0x294>)
 800439e:	6013      	str	r3, [r2, #0]

  link_arg.netif = &gnetif;
 80043a0:	4b19      	ldr	r3, [pc, #100]	; (8004408 <MX_LWIP_Init+0x298>)
 80043a2:	4a16      	ldr	r2, [pc, #88]	; (80043fc <MX_LWIP_Init+0x28c>)
 80043a4:	601a      	str	r2, [r3, #0]
  link_arg.semaphore = Netif_LinkSemaphore;
 80043a6:	4b17      	ldr	r3, [pc, #92]	; (8004404 <MX_LWIP_Init+0x294>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	4a17      	ldr	r2, [pc, #92]	; (8004408 <MX_LWIP_Init+0x298>)
 80043ac:	6053      	str	r3, [r2, #4]
  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 80043ae:	2224      	movs	r2, #36	; 0x24
 80043b0:	2100      	movs	r1, #0
 80043b2:	4816      	ldr	r0, [pc, #88]	; (800440c <MX_LWIP_Init+0x29c>)
 80043b4:	f00f ff9b 	bl	80142ee <memset>
  attributes.name = "LinkThr";
 80043b8:	4b14      	ldr	r3, [pc, #80]	; (800440c <MX_LWIP_Init+0x29c>)
 80043ba:	4a15      	ldr	r2, [pc, #84]	; (8004410 <MX_LWIP_Init+0x2a0>)
 80043bc:	601a      	str	r2, [r3, #0]
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 80043be:	4b13      	ldr	r3, [pc, #76]	; (800440c <MX_LWIP_Init+0x29c>)
 80043c0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80043c4:	615a      	str	r2, [r3, #20]
  attributes.priority = osPriorityBelowNormal;
 80043c6:	4b11      	ldr	r3, [pc, #68]	; (800440c <MX_LWIP_Init+0x29c>)
 80043c8:	2210      	movs	r2, #16
 80043ca:	619a      	str	r2, [r3, #24]
  osThreadNew(ethernetif_set_link, &link_arg, &attributes);
 80043cc:	4a0f      	ldr	r2, [pc, #60]	; (800440c <MX_LWIP_Init+0x29c>)
 80043ce:	490e      	ldr	r1, [pc, #56]	; (8004408 <MX_LWIP_Init+0x298>)
 80043d0:	4810      	ldr	r0, [pc, #64]	; (8004414 <MX_LWIP_Init+0x2a4>)
 80043d2:	f000 fcff 	bl	8004dd4 <osThreadNew>
/* USER CODE END OS_THREAD_NEW_CMSIS_RTOS_V2 */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 80043d6:	bf00      	nop
 80043d8:	46bd      	mov	sp, r7
 80043da:	bd80      	pop	{r7, pc}
 80043dc:	20000670 	.word	0x20000670
 80043e0:	20000674 	.word	0x20000674
 80043e4:	20000678 	.word	0x20000678
 80043e8:	20000664 	.word	0x20000664
 80043ec:	20000668 	.word	0x20000668
 80043f0:	2000066c 	.word	0x2000066c
 80043f4:	0801245d 	.word	0x0801245d
 80043f8:	08004a8d 	.word	0x08004a8d
 80043fc:	20000630 	.word	0x20000630
 8004400:	08004b71 	.word	0x08004b71
 8004404:	20000624 	.word	0x20000624
 8004408:	20000628 	.word	0x20000628
 800440c:	2000067c 	.word	0x2000067c
 8004410:	0801526c 	.word	0x0801526c
 8004414:	08004af9 	.word	0x08004af9

08004418 <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b08e      	sub	sp, #56	; 0x38
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004420:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004424:	2200      	movs	r2, #0
 8004426:	601a      	str	r2, [r3, #0]
 8004428:	605a      	str	r2, [r3, #4]
 800442a:	609a      	str	r2, [r3, #8]
 800442c:	60da      	str	r2, [r3, #12]
  if(ethHandle->Instance==ETH)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4a58      	ldr	r2, [pc, #352]	; (8004594 <HAL_ETH_MspInit+0x17c>)
 8004434:	4293      	cmp	r3, r2
 8004436:	f040 80a8 	bne.w	800458a <HAL_ETH_MspInit+0x172>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800443a:	4b57      	ldr	r3, [pc, #348]	; (8004598 <HAL_ETH_MspInit+0x180>)
 800443c:	695b      	ldr	r3, [r3, #20]
 800443e:	4a56      	ldr	r2, [pc, #344]	; (8004598 <HAL_ETH_MspInit+0x180>)
 8004440:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004444:	6153      	str	r3, [r2, #20]
 8004446:	4b54      	ldr	r3, [pc, #336]	; (8004598 <HAL_ETH_MspInit+0x180>)
 8004448:	695b      	ldr	r3, [r3, #20]
 800444a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800444e:	623b      	str	r3, [r7, #32]
 8004450:	6a3b      	ldr	r3, [r7, #32]
 8004452:	4b51      	ldr	r3, [pc, #324]	; (8004598 <HAL_ETH_MspInit+0x180>)
 8004454:	695b      	ldr	r3, [r3, #20]
 8004456:	4a50      	ldr	r2, [pc, #320]	; (8004598 <HAL_ETH_MspInit+0x180>)
 8004458:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800445c:	6153      	str	r3, [r2, #20]
 800445e:	4b4e      	ldr	r3, [pc, #312]	; (8004598 <HAL_ETH_MspInit+0x180>)
 8004460:	695b      	ldr	r3, [r3, #20]
 8004462:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004466:	61fb      	str	r3, [r7, #28]
 8004468:	69fb      	ldr	r3, [r7, #28]
 800446a:	4b4b      	ldr	r3, [pc, #300]	; (8004598 <HAL_ETH_MspInit+0x180>)
 800446c:	695b      	ldr	r3, [r3, #20]
 800446e:	4a4a      	ldr	r2, [pc, #296]	; (8004598 <HAL_ETH_MspInit+0x180>)
 8004470:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004474:	6153      	str	r3, [r2, #20]
 8004476:	4b48      	ldr	r3, [pc, #288]	; (8004598 <HAL_ETH_MspInit+0x180>)
 8004478:	695b      	ldr	r3, [r3, #20]
 800447a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800447e:	61bb      	str	r3, [r7, #24]
 8004480:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004482:	4b45      	ldr	r3, [pc, #276]	; (8004598 <HAL_ETH_MspInit+0x180>)
 8004484:	699b      	ldr	r3, [r3, #24]
 8004486:	4a44      	ldr	r2, [pc, #272]	; (8004598 <HAL_ETH_MspInit+0x180>)
 8004488:	f043 0310 	orr.w	r3, r3, #16
 800448c:	6193      	str	r3, [r2, #24]
 800448e:	4b42      	ldr	r3, [pc, #264]	; (8004598 <HAL_ETH_MspInit+0x180>)
 8004490:	699b      	ldr	r3, [r3, #24]
 8004492:	f003 0310 	and.w	r3, r3, #16
 8004496:	617b      	str	r3, [r7, #20]
 8004498:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800449a:	4b3f      	ldr	r3, [pc, #252]	; (8004598 <HAL_ETH_MspInit+0x180>)
 800449c:	699b      	ldr	r3, [r3, #24]
 800449e:	4a3e      	ldr	r2, [pc, #248]	; (8004598 <HAL_ETH_MspInit+0x180>)
 80044a0:	f043 0304 	orr.w	r3, r3, #4
 80044a4:	6193      	str	r3, [r2, #24]
 80044a6:	4b3c      	ldr	r3, [pc, #240]	; (8004598 <HAL_ETH_MspInit+0x180>)
 80044a8:	699b      	ldr	r3, [r3, #24]
 80044aa:	f003 0304 	and.w	r3, r3, #4
 80044ae:	613b      	str	r3, [r7, #16]
 80044b0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80044b2:	4b39      	ldr	r3, [pc, #228]	; (8004598 <HAL_ETH_MspInit+0x180>)
 80044b4:	699b      	ldr	r3, [r3, #24]
 80044b6:	4a38      	ldr	r2, [pc, #224]	; (8004598 <HAL_ETH_MspInit+0x180>)
 80044b8:	f043 0308 	orr.w	r3, r3, #8
 80044bc:	6193      	str	r3, [r2, #24]
 80044be:	4b36      	ldr	r3, [pc, #216]	; (8004598 <HAL_ETH_MspInit+0x180>)
 80044c0:	699b      	ldr	r3, [r3, #24]
 80044c2:	f003 0308 	and.w	r3, r3, #8
 80044c6:	60fb      	str	r3, [r7, #12]
 80044c8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80044ca:	4b33      	ldr	r3, [pc, #204]	; (8004598 <HAL_ETH_MspInit+0x180>)
 80044cc:	699b      	ldr	r3, [r3, #24]
 80044ce:	4a32      	ldr	r2, [pc, #200]	; (8004598 <HAL_ETH_MspInit+0x180>)
 80044d0:	f043 0320 	orr.w	r3, r3, #32
 80044d4:	6193      	str	r3, [r2, #24]
 80044d6:	4b30      	ldr	r3, [pc, #192]	; (8004598 <HAL_ETH_MspInit+0x180>)
 80044d8:	699b      	ldr	r3, [r3, #24]
 80044da:	f003 0320 	and.w	r3, r3, #32
 80044de:	60bb      	str	r3, [r7, #8]
 80044e0:	68bb      	ldr	r3, [r7, #8]
    PB13     ------> ETH_TXD1
    PD8     ------> ETH_CRS_DV
    PD9     ------> ETH_RXD0
    PD10     ------> ETH_RXD1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80044e2:	2302      	movs	r3, #2
 80044e4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044e6:	2302      	movs	r3, #2
 80044e8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80044ea:	2303      	movs	r3, #3
 80044ec:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80044ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80044f2:	4619      	mov	r1, r3
 80044f4:	4829      	ldr	r0, [pc, #164]	; (800459c <HAL_ETH_MspInit+0x184>)
 80044f6:	f7fe f94b 	bl	8002790 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80044fa:	2302      	movs	r3, #2
 80044fc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80044fe:	2300      	movs	r3, #0
 8004500:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004502:	2300      	movs	r3, #0
 8004504:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004506:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800450a:	4619      	mov	r1, r3
 800450c:	4824      	ldr	r0, [pc, #144]	; (80045a0 <HAL_ETH_MspInit+0x188>)
 800450e:	f7fe f93f 	bl	8002790 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004512:	2304      	movs	r3, #4
 8004514:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004516:	2302      	movs	r3, #2
 8004518:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800451a:	2303      	movs	r3, #3
 800451c:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800451e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004522:	4619      	mov	r1, r3
 8004524:	481e      	ldr	r0, [pc, #120]	; (80045a0 <HAL_ETH_MspInit+0x188>)
 8004526:	f7fe f933 	bl	8002790 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 800452a:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800452e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004530:	2302      	movs	r3, #2
 8004532:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004534:	2303      	movs	r3, #3
 8004536:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004538:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800453c:	4619      	mov	r1, r3
 800453e:	4819      	ldr	r0, [pc, #100]	; (80045a4 <HAL_ETH_MspInit+0x18c>)
 8004540:	f7fe f926 	bl	8002790 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8004544:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8004548:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800454a:	2300      	movs	r3, #0
 800454c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800454e:	2300      	movs	r3, #0
 8004550:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004552:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004556:	4619      	mov	r1, r3
 8004558:	4813      	ldr	r0, [pc, #76]	; (80045a8 <HAL_ETH_MspInit+0x190>)
 800455a:	f7fe f919 	bl	8002790 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_ETH_ENABLE();
 800455e:	4b13      	ldr	r3, [pc, #76]	; (80045ac <HAL_ETH_MspInit+0x194>)
 8004560:	685b      	ldr	r3, [r3, #4]
 8004562:	637b      	str	r3, [r7, #52]	; 0x34
 8004564:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004566:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800456a:	637b      	str	r3, [r7, #52]	; 0x34
 800456c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800456e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004572:	637b      	str	r3, [r7, #52]	; 0x34
 8004574:	4a0d      	ldr	r2, [pc, #52]	; (80045ac <HAL_ETH_MspInit+0x194>)
 8004576:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004578:	6053      	str	r3, [r2, #4]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 800457a:	2200      	movs	r2, #0
 800457c:	2105      	movs	r1, #5
 800457e:	203d      	movs	r0, #61	; 0x3d
 8004580:	f7fc fd2c 	bl	8000fdc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 8004584:	203d      	movs	r0, #61	; 0x3d
 8004586:	f7fc fd55 	bl	8001034 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800458a:	bf00      	nop
 800458c:	3738      	adds	r7, #56	; 0x38
 800458e:	46bd      	mov	sp, r7
 8004590:	bd80      	pop	{r7, pc}
 8004592:	bf00      	nop
 8004594:	40028000 	.word	0x40028000
 8004598:	40021000 	.word	0x40021000
 800459c:	40011000 	.word	0x40011000
 80045a0:	40010800 	.word	0x40010800
 80045a4:	40010c00 	.word	0x40010c00
 80045a8:	40011400 	.word	0x40011400
 80045ac:	40010000 	.word	0x40010000

080045b0 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  heth: ETH handle
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b082      	sub	sp, #8
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(s_xSemaphore);
 80045b8:	4b04      	ldr	r3, [pc, #16]	; (80045cc <HAL_ETH_RxCpltCallback+0x1c>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	4618      	mov	r0, r3
 80045be:	f001 f84b 	bl	8005658 <osSemaphoreRelease>
}
 80045c2:	bf00      	nop
 80045c4:	3708      	adds	r7, #8
 80045c6:	46bd      	mov	sp, r7
 80045c8:	bd80      	pop	{r7, pc}
 80045ca:	bf00      	nop
 80045cc:	20004ed0 	.word	0x20004ed0

080045d0 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b090      	sub	sp, #64	; 0x40
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 80045d8:	2300      	movs	r3, #0
 80045da:	63bb      	str	r3, [r7, #56]	; 0x38
/* USER CODE END OS_THREAD_ATTR_CMSIS_RTOS_V2 */

/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 80045dc:	4b62      	ldr	r3, [pc, #392]	; (8004768 <low_level_init+0x198>)
 80045de:	4a63      	ldr	r2, [pc, #396]	; (800476c <low_level_init+0x19c>)
 80045e0:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 80045e2:	4b61      	ldr	r3, [pc, #388]	; (8004768 <low_level_init+0x198>)
 80045e4:	2201      	movs	r2, #1
 80045e6:	605a      	str	r2, [r3, #4]
  heth.Init.Speed = ETH_SPEED_100M;
 80045e8:	4b5f      	ldr	r3, [pc, #380]	; (8004768 <low_level_init+0x198>)
 80045ea:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80045ee:	609a      	str	r2, [r3, #8]
  heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 80045f0:	4b5d      	ldr	r3, [pc, #372]	; (8004768 <low_level_init+0x198>)
 80045f2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80045f6:	60da      	str	r2, [r3, #12]
  heth.Init.PhyAddress = DP83848_PHY_ADDRESS;
 80045f8:	4b5b      	ldr	r3, [pc, #364]	; (8004768 <low_level_init+0x198>)
 80045fa:	2201      	movs	r2, #1
 80045fc:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 80045fe:	2300      	movs	r3, #0
 8004600:	733b      	strb	r3, [r7, #12]
  MACAddr[1] = 0x80;
 8004602:	2380      	movs	r3, #128	; 0x80
 8004604:	737b      	strb	r3, [r7, #13]
  MACAddr[2] = 0xE1;
 8004606:	23e1      	movs	r3, #225	; 0xe1
 8004608:	73bb      	strb	r3, [r7, #14]
  MACAddr[3] = 0x00;
 800460a:	2300      	movs	r3, #0
 800460c:	73fb      	strb	r3, [r7, #15]
  MACAddr[4] = 0x00;
 800460e:	2300      	movs	r3, #0
 8004610:	743b      	strb	r3, [r7, #16]
  MACAddr[5] = 0x00;
 8004612:	2300      	movs	r3, #0
 8004614:	747b      	strb	r3, [r7, #17]
  heth.Init.MACAddr = &MACAddr[0];
 8004616:	4a54      	ldr	r2, [pc, #336]	; (8004768 <low_level_init+0x198>)
 8004618:	f107 030c 	add.w	r3, r7, #12
 800461c:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXINTERRUPT_MODE;
 800461e:	4b52      	ldr	r3, [pc, #328]	; (8004768 <low_level_init+0x198>)
 8004620:	2201      	movs	r2, #1
 8004622:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 8004624:	4b50      	ldr	r3, [pc, #320]	; (8004768 <low_level_init+0x198>)
 8004626:	2200      	movs	r2, #0
 8004628:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800462a:	4b4f      	ldr	r3, [pc, #316]	; (8004768 <low_level_init+0x198>)
 800462c:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8004630:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 8004632:	484d      	ldr	r0, [pc, #308]	; (8004768 <low_level_init+0x198>)
 8004634:	f7fc fd16 	bl	8001064 <HAL_ETH_Init>
 8004638:	4603      	mov	r3, r0
 800463a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

  if (hal_eth_init_status == HAL_OK)
 800463e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8004642:	2b00      	cmp	r3, #0
 8004644:	d108      	bne.n	8004658 <low_level_init+0x88>
  {
    /* Set netif link flag */
    netif->flags |= NETIF_FLAG_LINK_UP;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800464c:	f043 0304 	orr.w	r3, r3, #4
 8004650:	b2da      	uxtb	r2, r3
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 8004658:	2304      	movs	r3, #4
 800465a:	4a45      	ldr	r2, [pc, #276]	; (8004770 <low_level_init+0x1a0>)
 800465c:	4945      	ldr	r1, [pc, #276]	; (8004774 <low_level_init+0x1a4>)
 800465e:	4842      	ldr	r0, [pc, #264]	; (8004768 <low_level_init+0x198>)
 8004660:	f7fc febc 	bl	80013dc <HAL_ETH_DMATxDescListInit>

  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 8004664:	2308      	movs	r3, #8
 8004666:	4a44      	ldr	r2, [pc, #272]	; (8004778 <low_level_init+0x1a8>)
 8004668:	4944      	ldr	r1, [pc, #272]	; (800477c <low_level_init+0x1ac>)
 800466a:	483f      	ldr	r0, [pc, #252]	; (8004768 <low_level_init+0x198>)
 800466c:	f7fc ff1d 	bl	80014aa <HAL_ETH_DMARxDescListInit>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2206      	movs	r2, #6
 8004674:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8004678:	4b3b      	ldr	r3, [pc, #236]	; (8004768 <low_level_init+0x198>)
 800467a:	695b      	ldr	r3, [r3, #20]
 800467c:	781a      	ldrb	r2, [r3, #0]
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 8004684:	4b38      	ldr	r3, [pc, #224]	; (8004768 <low_level_init+0x198>)
 8004686:	695b      	ldr	r3, [r3, #20]
 8004688:	785a      	ldrb	r2, [r3, #1]
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 8004690:	4b35      	ldr	r3, [pc, #212]	; (8004768 <low_level_init+0x198>)
 8004692:	695b      	ldr	r3, [r3, #20]
 8004694:	789a      	ldrb	r2, [r3, #2]
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800469c:	4b32      	ldr	r3, [pc, #200]	; (8004768 <low_level_init+0x198>)
 800469e:	695b      	ldr	r3, [r3, #20]
 80046a0:	78da      	ldrb	r2, [r3, #3]
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 80046a8:	4b2f      	ldr	r3, [pc, #188]	; (8004768 <low_level_init+0x198>)
 80046aa:	695b      	ldr	r3, [r3, #20]
 80046ac:	791a      	ldrb	r2, [r3, #4]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 80046b4:	4b2c      	ldr	r3, [pc, #176]	; (8004768 <low_level_init+0x198>)
 80046b6:	695b      	ldr	r3, [r3, #20]
 80046b8:	795a      	ldrb	r2, [r3, #5]
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e

  /* maximum transfer unit */
  netif->mtu = 1500;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80046c6:	84da      	strh	r2, [r3, #38]	; 0x26

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80046ce:	f043 030a 	orr.w	r3, r3, #10
 80046d2:	b2da      	uxtb	r2, r3
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

/* create a binary semaphore used for informing ethernetif of frame reception */
  s_xSemaphore = osSemaphoreNew(1, 1, NULL);
 80046da:	2200      	movs	r2, #0
 80046dc:	2101      	movs	r1, #1
 80046de:	2001      	movs	r0, #1
 80046e0:	f000 feb8 	bl	8005454 <osSemaphoreNew>
 80046e4:	4603      	mov	r3, r0
 80046e6:	4a26      	ldr	r2, [pc, #152]	; (8004780 <low_level_init+0x1b0>)
 80046e8:	6013      	str	r3, [r2, #0]

/* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 80046ea:	f107 0314 	add.w	r3, r7, #20
 80046ee:	2224      	movs	r2, #36	; 0x24
 80046f0:	2100      	movs	r1, #0
 80046f2:	4618      	mov	r0, r3
 80046f4:	f00f fdfb 	bl	80142ee <memset>
  attributes.name = "EthIf";
 80046f8:	4b22      	ldr	r3, [pc, #136]	; (8004784 <low_level_init+0x1b4>)
 80046fa:	617b      	str	r3, [r7, #20]
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 80046fc:	f44f 73af 	mov.w	r3, #350	; 0x15e
 8004700:	62bb      	str	r3, [r7, #40]	; 0x28
  attributes.priority = osPriorityRealtime;
 8004702:	2330      	movs	r3, #48	; 0x30
 8004704:	62fb      	str	r3, [r7, #44]	; 0x2c
  osThreadNew(ethernetif_input, netif, &attributes);
 8004706:	f107 0314 	add.w	r3, r7, #20
 800470a:	461a      	mov	r2, r3
 800470c:	6879      	ldr	r1, [r7, #4]
 800470e:	481e      	ldr	r0, [pc, #120]	; (8004788 <low_level_init+0x1b8>)
 8004710:	f000 fb60 	bl	8004dd4 <osThreadNew>
/* USER CODE END OS_THREAD_NEW_CMSIS_RTOS_V2 */
  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 8004714:	4814      	ldr	r0, [pc, #80]	; (8004768 <low_level_init+0x198>)
 8004716:	f7fd f9ff 	bl	8001b18 <HAL_ETH_Start>

/* USER CODE END PHY_PRE_CONFIG */

  /**** Configure PHY to generate an interrupt when Eth Link state changes ****/
  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_MICR, &regvalue);
 800471a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800471e:	461a      	mov	r2, r3
 8004720:	2111      	movs	r1, #17
 8004722:	4811      	ldr	r0, [pc, #68]	; (8004768 <low_level_init+0x198>)
 8004724:	f7fd f912 	bl	800194c <HAL_ETH_ReadPHYRegister>

  regvalue |= (PHY_MICR_INT_EN | PHY_MICR_INT_OE);
 8004728:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800472a:	f043 0303 	orr.w	r3, r3, #3
 800472e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Enable Interrupts */
  HAL_ETH_WritePHYRegister(&heth, PHY_MICR, regvalue );
 8004730:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004732:	461a      	mov	r2, r3
 8004734:	2111      	movs	r1, #17
 8004736:	480c      	ldr	r0, [pc, #48]	; (8004768 <low_level_init+0x198>)
 8004738:	f7fd f97c 	bl	8001a34 <HAL_ETH_WritePHYRegister>

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_MISR, &regvalue);
 800473c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8004740:	461a      	mov	r2, r3
 8004742:	2112      	movs	r1, #18
 8004744:	4808      	ldr	r0, [pc, #32]	; (8004768 <low_level_init+0x198>)
 8004746:	f7fd f901 	bl	800194c <HAL_ETH_ReadPHYRegister>

  regvalue |= PHY_MISR_LINK_INT_EN;
 800474a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800474c:	f043 0320 	orr.w	r3, r3, #32
 8004750:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Enable Interrupt on change of link status */
  HAL_ETH_WritePHYRegister(&heth, PHY_MISR, regvalue);
 8004752:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004754:	461a      	mov	r2, r3
 8004756:	2112      	movs	r1, #18
 8004758:	4803      	ldr	r0, [pc, #12]	; (8004768 <low_level_init+0x198>)
 800475a:	f7fd f96b 	bl	8001a34 <HAL_ETH_WritePHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800475e:	bf00      	nop
 8004760:	3740      	adds	r7, #64	; 0x40
 8004762:	46bd      	mov	sp, r7
 8004764:	bd80      	pop	{r7, pc}
 8004766:	bf00      	nop
 8004768:	20004ed4 	.word	0x20004ed4
 800476c:	40028000 	.word	0x40028000
 8004770:	20003700 	.word	0x20003700
 8004774:	20000720 	.word	0x20000720
 8004778:	20000760 	.word	0x20000760
 800477c:	200006a0 	.word	0x200006a0
 8004780:	20004ed0 	.word	0x20004ed0
 8004784:	08015274 	.word	0x08015274
 8004788:	08004a2d 	.word	0x08004a2d

0800478c <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b08a      	sub	sp, #40	; 0x28
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
 8004794:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 8004796:	4b4b      	ldr	r3, [pc, #300]	; (80048c4 <low_level_output+0x138>)
 8004798:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800479a:	689b      	ldr	r3, [r3, #8]
 800479c:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 800479e:	2300      	movs	r3, #0
 80047a0:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 80047a2:	2300      	movs	r3, #0
 80047a4:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 80047a6:	2300      	movs	r3, #0
 80047a8:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 80047aa:	2300      	movs	r3, #0
 80047ac:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 80047ae:	4b45      	ldr	r3, [pc, #276]	; (80048c4 <low_level_output+0x138>)
 80047b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047b2:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 80047b4:	2300      	movs	r3, #0
 80047b6:	613b      	str	r3, [r7, #16]

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	623b      	str	r3, [r7, #32]
 80047bc:	e05a      	b.n	8004874 <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 80047be:	69bb      	ldr	r3, [r7, #24]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	da03      	bge.n	80047ce <low_level_output+0x42>
      {
        errval = ERR_USE;
 80047c6:	23f8      	movs	r3, #248	; 0xf8
 80047c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 80047cc:	e05c      	b.n	8004888 <low_level_output+0xfc>
      }

      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 80047ce:	6a3b      	ldr	r3, [r7, #32]
 80047d0:	895b      	ldrh	r3, [r3, #10]
 80047d2:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 80047d4:	2300      	movs	r3, #0
 80047d6:	60bb      	str	r3, [r7, #8]

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 80047d8:	e02f      	b.n	800483a <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 80047da:	69fa      	ldr	r2, [r7, #28]
 80047dc:	693b      	ldr	r3, [r7, #16]
 80047de:	18d0      	adds	r0, r2, r3
 80047e0:	6a3b      	ldr	r3, [r7, #32]
 80047e2:	685a      	ldr	r2, [r3, #4]
 80047e4:	68bb      	ldr	r3, [r7, #8]
 80047e6:	18d1      	adds	r1, r2, r3
 80047e8:	693b      	ldr	r3, [r7, #16]
 80047ea:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 80047ee:	3304      	adds	r3, #4
 80047f0:	461a      	mov	r2, r3
 80047f2:	f00f fe36 	bl	8014462 <memcpy>

        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 80047f6:	69bb      	ldr	r3, [r7, #24]
 80047f8:	68db      	ldr	r3, [r3, #12]
 80047fa:	61bb      	str	r3, [r7, #24]

        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 80047fc:	69bb      	ldr	r3, [r7, #24]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	2b00      	cmp	r3, #0
 8004802:	da03      	bge.n	800480c <low_level_output+0x80>
        {
          errval = ERR_USE;
 8004804:	23f8      	movs	r3, #248	; 0xf8
 8004806:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 800480a:	e03d      	b.n	8004888 <low_level_output+0xfc>
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 800480c:	69bb      	ldr	r3, [r7, #24]
 800480e:	689b      	ldr	r3, [r3, #8]
 8004810:	61fb      	str	r3, [r7, #28]

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 8004812:	693a      	ldr	r2, [r7, #16]
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	4413      	add	r3, r2
 8004818:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800481c:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 800481e:	68ba      	ldr	r2, [r7, #8]
 8004820:	693b      	ldr	r3, [r7, #16]
 8004822:	1ad3      	subs	r3, r2, r3
 8004824:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8004828:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 800482a:	697a      	ldr	r2, [r7, #20]
 800482c:	693b      	ldr	r3, [r7, #16]
 800482e:	1ad3      	subs	r3, r2, r3
 8004830:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8004834:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 8004836:	2300      	movs	r3, #0
 8004838:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800483a:	68fa      	ldr	r2, [r7, #12]
 800483c:	693b      	ldr	r3, [r7, #16]
 800483e:	4413      	add	r3, r2
 8004840:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004844:	4293      	cmp	r3, r2
 8004846:	d8c8      	bhi.n	80047da <low_level_output+0x4e>
      }

      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 8004848:	69fa      	ldr	r2, [r7, #28]
 800484a:	693b      	ldr	r3, [r7, #16]
 800484c:	18d0      	adds	r0, r2, r3
 800484e:	6a3b      	ldr	r3, [r7, #32]
 8004850:	685a      	ldr	r2, [r3, #4]
 8004852:	68bb      	ldr	r3, [r7, #8]
 8004854:	4413      	add	r3, r2
 8004856:	68fa      	ldr	r2, [r7, #12]
 8004858:	4619      	mov	r1, r3
 800485a:	f00f fe02 	bl	8014462 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800485e:	693a      	ldr	r2, [r7, #16]
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	4413      	add	r3, r2
 8004864:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 8004866:	697a      	ldr	r2, [r7, #20]
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	4413      	add	r3, r2
 800486c:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 800486e:	6a3b      	ldr	r3, [r7, #32]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	623b      	str	r3, [r7, #32]
 8004874:	6a3b      	ldr	r3, [r7, #32]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d1a1      	bne.n	80047be <low_level_output+0x32>
    }

  /* Prepare transmit descriptors to give to DMA */
  HAL_ETH_TransmitFrame(&heth, framelength);
 800487a:	6979      	ldr	r1, [r7, #20]
 800487c:	4811      	ldr	r0, [pc, #68]	; (80048c4 <low_level_output+0x138>)
 800487e:	f7fc fe7f 	bl	8001580 <HAL_ETH_TransmitFrame>

  errval = ERR_OK;
 8004882:	2300      	movs	r3, #0
 8004884:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 8004888:	4b0e      	ldr	r3, [pc, #56]	; (80048c4 <low_level_output+0x138>)
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004890:	695b      	ldr	r3, [r3, #20]
 8004892:	f003 0320 	and.w	r3, r3, #32
 8004896:	2b00      	cmp	r3, #0
 8004898:	d00d      	beq.n	80048b6 <low_level_output+0x12a>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 800489a:	4b0a      	ldr	r3, [pc, #40]	; (80048c4 <low_level_output+0x138>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80048a2:	461a      	mov	r2, r3
 80048a4:	2320      	movs	r3, #32
 80048a6:	6153      	str	r3, [r2, #20]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 80048a8:	4b06      	ldr	r3, [pc, #24]	; (80048c4 <low_level_output+0x138>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80048b0:	461a      	mov	r2, r3
 80048b2:	2300      	movs	r3, #0
 80048b4:	6053      	str	r3, [r2, #4]
  }
  return errval;
 80048b6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80048ba:	4618      	mov	r0, r3
 80048bc:	3728      	adds	r7, #40	; 0x28
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}
 80048c2:	bf00      	nop
 80048c4:	20004ed4 	.word	0x20004ed4

080048c8 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b08c      	sub	sp, #48	; 0x30
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 80048d0:	2300      	movs	r3, #0
 80048d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  struct pbuf *q = NULL;
 80048d4:	2300      	movs	r3, #0
 80048d6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t len = 0;
 80048d8:	2300      	movs	r3, #0
 80048da:	81fb      	strh	r3, [r7, #14]
  uint8_t *buffer;
  __IO ETH_DMADescTypeDef *dmarxdesc;
  uint32_t bufferoffset = 0;
 80048dc:	2300      	movs	r3, #0
 80048de:	61fb      	str	r3, [r7, #28]
  uint32_t payloadoffset = 0;
 80048e0:	2300      	movs	r3, #0
 80048e2:	61bb      	str	r3, [r7, #24]
  uint32_t byteslefttocopy = 0;
 80048e4:	2300      	movs	r3, #0
 80048e6:	617b      	str	r3, [r7, #20]
  uint32_t i=0;
 80048e8:	2300      	movs	r3, #0
 80048ea:	613b      	str	r3, [r7, #16]

  /* get received frame */
  if (HAL_ETH_GetReceivedFrame_IT(&heth) != HAL_OK)
 80048ec:	484e      	ldr	r0, [pc, #312]	; (8004a28 <low_level_input+0x160>)
 80048ee:	f7fc ff2f 	bl	8001750 <HAL_ETH_GetReceivedFrame_IT>
 80048f2:	4603      	mov	r3, r0
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d001      	beq.n	80048fc <low_level_input+0x34>

    return NULL;
 80048f8:	2300      	movs	r3, #0
 80048fa:	e090      	b.n	8004a1e <low_level_input+0x156>

  /* Obtain the size of the packet and put it into the "len" variable. */
  len = heth.RxFrameInfos.length;
 80048fc:	4b4a      	ldr	r3, [pc, #296]	; (8004a28 <low_level_input+0x160>)
 80048fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004900:	81fb      	strh	r3, [r7, #14]
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 8004902:	4b49      	ldr	r3, [pc, #292]	; (8004a28 <low_level_input+0x160>)
 8004904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004906:	627b      	str	r3, [r7, #36]	; 0x24

  if (len > 0)
 8004908:	89fb      	ldrh	r3, [r7, #14]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d006      	beq.n	800491c <low_level_input+0x54>
  {
    /* We allocate a pbuf chain of pbufs from the Lwip buffer pool */
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 800490e:	89fb      	ldrh	r3, [r7, #14]
 8004910:	2203      	movs	r2, #3
 8004912:	4619      	mov	r1, r3
 8004914:	2004      	movs	r0, #4
 8004916:	f007 fc9f 	bl	800c258 <pbuf_alloc>
 800491a:	62f8      	str	r0, [r7, #44]	; 0x2c
  }

  if (p != NULL)
 800491c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800491e:	2b00      	cmp	r3, #0
 8004920:	d04b      	beq.n	80049ba <low_level_input+0xf2>
  {
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 8004922:	4b41      	ldr	r3, [pc, #260]	; (8004a28 <low_level_input+0x160>)
 8004924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004926:	623b      	str	r3, [r7, #32]
    bufferoffset = 0;
 8004928:	2300      	movs	r3, #0
 800492a:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800492c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800492e:	62bb      	str	r3, [r7, #40]	; 0x28
 8004930:	e040      	b.n	80049b4 <low_level_input+0xec>
    {
      byteslefttocopy = q->len;
 8004932:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004934:	895b      	ldrh	r3, [r3, #10]
 8004936:	617b      	str	r3, [r7, #20]
      payloadoffset = 0;
 8004938:	2300      	movs	r3, #0
 800493a:	61bb      	str	r3, [r7, #24]

      /* Check if the length of bytes to copy in current pbuf is bigger than Rx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800493c:	e021      	b.n	8004982 <low_level_input+0xba>
      {
        /* Copy data to pbuf */
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 800493e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004940:	685a      	ldr	r2, [r3, #4]
 8004942:	69bb      	ldr	r3, [r7, #24]
 8004944:	18d0      	adds	r0, r2, r3
 8004946:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004948:	69fb      	ldr	r3, [r7, #28]
 800494a:	18d1      	adds	r1, r2, r3
 800494c:	69fb      	ldr	r3, [r7, #28]
 800494e:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 8004952:	3304      	adds	r3, #4
 8004954:	461a      	mov	r2, r3
 8004956:	f00f fd84 	bl	8014462 <memcpy>

        /* Point to next descriptor */
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800495a:	6a3b      	ldr	r3, [r7, #32]
 800495c:	68db      	ldr	r3, [r3, #12]
 800495e:	623b      	str	r3, [r7, #32]
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 8004960:	6a3b      	ldr	r3, [r7, #32]
 8004962:	689b      	ldr	r3, [r3, #8]
 8004964:	627b      	str	r3, [r7, #36]	; 0x24

        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 8004966:	69fa      	ldr	r2, [r7, #28]
 8004968:	697b      	ldr	r3, [r7, #20]
 800496a:	4413      	add	r3, r2
 800496c:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 8004970:	617b      	str	r3, [r7, #20]
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 8004972:	69ba      	ldr	r2, [r7, #24]
 8004974:	69fb      	ldr	r3, [r7, #28]
 8004976:	1ad3      	subs	r3, r2, r3
 8004978:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800497c:	61bb      	str	r3, [r7, #24]
        bufferoffset = 0;
 800497e:	2300      	movs	r3, #0
 8004980:	61fb      	str	r3, [r7, #28]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 8004982:	697a      	ldr	r2, [r7, #20]
 8004984:	69fb      	ldr	r3, [r7, #28]
 8004986:	4413      	add	r3, r2
 8004988:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800498c:	4293      	cmp	r3, r2
 800498e:	d8d6      	bhi.n	800493e <low_level_input+0x76>
      }
      /* Copy remaining data in pbuf */
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 8004990:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004992:	685a      	ldr	r2, [r3, #4]
 8004994:	69bb      	ldr	r3, [r7, #24]
 8004996:	18d0      	adds	r0, r2, r3
 8004998:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800499a:	69fb      	ldr	r3, [r7, #28]
 800499c:	4413      	add	r3, r2
 800499e:	697a      	ldr	r2, [r7, #20]
 80049a0:	4619      	mov	r1, r3
 80049a2:	f00f fd5e 	bl	8014462 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 80049a6:	69fa      	ldr	r2, [r7, #28]
 80049a8:	697b      	ldr	r3, [r7, #20]
 80049aa:	4413      	add	r3, r2
 80049ac:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 80049ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	62bb      	str	r3, [r7, #40]	; 0x28
 80049b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d1bb      	bne.n	8004932 <low_level_input+0x6a>
    }
  }

    /* Release descriptors to DMA */
    /* Point to first descriptor */
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 80049ba:	4b1b      	ldr	r3, [pc, #108]	; (8004a28 <low_level_input+0x160>)
 80049bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049be:	623b      	str	r3, [r7, #32]
    /* Set Own bit in Rx descriptors: gives the buffers back to DMA */
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 80049c0:	2300      	movs	r3, #0
 80049c2:	613b      	str	r3, [r7, #16]
 80049c4:	e00b      	b.n	80049de <low_level_input+0x116>
    {
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 80049c6:	6a3b      	ldr	r3, [r7, #32]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80049ce:	6a3b      	ldr	r3, [r7, #32]
 80049d0:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 80049d2:	6a3b      	ldr	r3, [r7, #32]
 80049d4:	68db      	ldr	r3, [r3, #12]
 80049d6:	623b      	str	r3, [r7, #32]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 80049d8:	693b      	ldr	r3, [r7, #16]
 80049da:	3301      	adds	r3, #1
 80049dc:	613b      	str	r3, [r7, #16]
 80049de:	4b12      	ldr	r3, [pc, #72]	; (8004a28 <low_level_input+0x160>)
 80049e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049e2:	693a      	ldr	r2, [r7, #16]
 80049e4:	429a      	cmp	r2, r3
 80049e6:	d3ee      	bcc.n	80049c6 <low_level_input+0xfe>
    }

    /* Clear Segment_Count */
    heth.RxFrameInfos.SegCount =0;
 80049e8:	4b0f      	ldr	r3, [pc, #60]	; (8004a28 <low_level_input+0x160>)
 80049ea:	2200      	movs	r2, #0
 80049ec:	639a      	str	r2, [r3, #56]	; 0x38

  /* When Rx Buffer unavailable flag is set: clear it and resume reception */
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 80049ee:	4b0e      	ldr	r3, [pc, #56]	; (8004a28 <low_level_input+0x160>)
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80049f6:	695b      	ldr	r3, [r3, #20]
 80049f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d00d      	beq.n	8004a1c <low_level_input+0x154>
  {
    /* Clear RBUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 8004a00:	4b09      	ldr	r3, [pc, #36]	; (8004a28 <low_level_input+0x160>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004a08:	461a      	mov	r2, r3
 8004a0a:	2380      	movs	r3, #128	; 0x80
 8004a0c:	6153      	str	r3, [r2, #20]
    /* Resume DMA reception */
    heth.Instance->DMARPDR = 0;
 8004a0e:	4b06      	ldr	r3, [pc, #24]	; (8004a28 <low_level_input+0x160>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004a16:	461a      	mov	r2, r3
 8004a18:	2300      	movs	r3, #0
 8004a1a:	6093      	str	r3, [r2, #8]
  }
  return p;
 8004a1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8004a1e:	4618      	mov	r0, r3
 8004a20:	3730      	adds	r7, #48	; 0x30
 8004a22:	46bd      	mov	sp, r7
 8004a24:	bd80      	pop	{r7, pc}
 8004a26:	bf00      	nop
 8004a28:	20004ed4 	.word	0x20004ed4

08004a2c <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void* argument)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b084      	sub	sp, #16
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
  struct pbuf *p;
  struct netif *netif = (struct netif *) argument;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	60fb      	str	r3, [r7, #12]

  for( ;; )
  {
    if (osSemaphoreAcquire(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 8004a38:	4b12      	ldr	r3, [pc, #72]	; (8004a84 <ethernetif_input+0x58>)
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f04f 31ff 	mov.w	r1, #4294967295
 8004a40:	4618      	mov	r0, r3
 8004a42:	f000 fda3 	bl	800558c <osSemaphoreAcquire>
 8004a46:	4603      	mov	r3, r0
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d1f5      	bne.n	8004a38 <ethernetif_input+0xc>
    {
      do
      {
        LOCK_TCPIP_CORE();
 8004a4c:	480e      	ldr	r0, [pc, #56]	; (8004a88 <ethernetif_input+0x5c>)
 8004a4e:	f008 fa9d 	bl	800cf8c <sys_mutex_lock>
        p = low_level_input( netif );
 8004a52:	68f8      	ldr	r0, [r7, #12]
 8004a54:	f7ff ff38 	bl	80048c8 <low_level_input>
 8004a58:	60b8      	str	r0, [r7, #8]
        if   (p != NULL)
 8004a5a:	68bb      	ldr	r3, [r7, #8]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d00a      	beq.n	8004a76 <ethernetif_input+0x4a>
        {
          if (netif->input( p, netif) != ERR_OK )
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	691b      	ldr	r3, [r3, #16]
 8004a64:	68f9      	ldr	r1, [r7, #12]
 8004a66:	68b8      	ldr	r0, [r7, #8]
 8004a68:	4798      	blx	r3
 8004a6a:	4603      	mov	r3, r0
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d002      	beq.n	8004a76 <ethernetif_input+0x4a>
          {
            pbuf_free(p);
 8004a70:	68b8      	ldr	r0, [r7, #8]
 8004a72:	f007 ff69 	bl	800c948 <pbuf_free>
          }
        }
        UNLOCK_TCPIP_CORE();
 8004a76:	4804      	ldr	r0, [pc, #16]	; (8004a88 <ethernetif_input+0x5c>)
 8004a78:	f008 fa97 	bl	800cfaa <sys_mutex_unlock>
      } while(p!=NULL);
 8004a7c:	68bb      	ldr	r3, [r7, #8]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d1e4      	bne.n	8004a4c <ethernetif_input+0x20>
    if (osSemaphoreAcquire(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 8004a82:	e7d9      	b.n	8004a38 <ethernetif_input+0xc>
 8004a84:	20004ed0 	.word	0x20004ed0
 8004a88:	2000bcbc 	.word	0x2000bcbc

08004a8c <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b082      	sub	sp, #8
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d106      	bne.n	8004aa8 <ethernetif_init+0x1c>
 8004a9a:	4b0e      	ldr	r3, [pc, #56]	; (8004ad4 <ethernetif_init+0x48>)
 8004a9c:	f240 2243 	movw	r2, #579	; 0x243
 8004aa0:	490d      	ldr	r1, [pc, #52]	; (8004ad8 <ethernetif_init+0x4c>)
 8004aa2:	480e      	ldr	r0, [pc, #56]	; (8004adc <ethernetif_init+0x50>)
 8004aa4:	f00f fbbe 	bl	8014224 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2273      	movs	r2, #115	; 0x73
 8004aac:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  netif->name[1] = IFNAME1;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2274      	movs	r2, #116	; 0x74
 8004ab4:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	4a09      	ldr	r2, [pc, #36]	; (8004ae0 <ethernetif_init+0x54>)
 8004abc:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	4a08      	ldr	r2, [pc, #32]	; (8004ae4 <ethernetif_init+0x58>)
 8004ac2:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 8004ac4:	6878      	ldr	r0, [r7, #4]
 8004ac6:	f7ff fd83 	bl	80045d0 <low_level_init>

  return ERR_OK;
 8004aca:	2300      	movs	r3, #0
}
 8004acc:	4618      	mov	r0, r3
 8004ace:	3708      	adds	r7, #8
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	bd80      	pop	{r7, pc}
 8004ad4:	0801527c 	.word	0x0801527c
 8004ad8:	08015298 	.word	0x08015298
 8004adc:	080152a8 	.word	0x080152a8
 8004ae0:	08009a11 	.word	0x08009a11
 8004ae4:	0800478d 	.word	0x0800478d

08004ae8 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8004aec:	f7fc f97e 	bl	8000dec <HAL_GetTick>
 8004af0:	4603      	mov	r3, r0
}
 8004af2:	4618      	mov	r0, r3
 8004af4:	bd80      	pop	{r7, pc}
	...

08004af8 <ethernetif_set_link>:
  * @param  netif: the network interface
  * @retval None
  */
void ethernetif_set_link(void* argument)

{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b084      	sub	sp, #16
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 8004b00:	2300      	movs	r3, #0
 8004b02:	60bb      	str	r3, [r7, #8]
  struct link_str *link_arg = (struct link_str *)argument;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	60fb      	str	r3, [r7, #12]

  for(;;)
  {
    /* Read PHY_BSR*/
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 8004b08:	f107 0308 	add.w	r3, r7, #8
 8004b0c:	461a      	mov	r2, r3
 8004b0e:	2101      	movs	r1, #1
 8004b10:	4816      	ldr	r0, [pc, #88]	; (8004b6c <ethernetif_set_link+0x74>)
 8004b12:	f7fc ff1b 	bl	800194c <HAL_ETH_ReadPHYRegister>

    regvalue &= PHY_LINKED_STATUS;
 8004b16:	68bb      	ldr	r3, [r7, #8]
 8004b18:	f003 0304 	and.w	r3, r3, #4
 8004b1c:	60bb      	str	r3, [r7, #8]

    /* Check whether the netif link down and the PHY link is up */
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8004b26:	f003 0304 	and.w	r3, r3, #4
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d108      	bne.n	8004b40 <ethernetif_set_link+0x48>
 8004b2e:	68bb      	ldr	r3, [r7, #8]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d005      	beq.n	8004b40 <ethernetif_set_link+0x48>
    {
      /* network cable is connected */
      netif_set_link_up(link_arg->netif);
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4618      	mov	r0, r3
 8004b3a:	f007 fad1 	bl	800c0e0 <netif_set_link_up>
 8004b3e:	e011      	b.n	8004b64 <ethernetif_set_link+0x6c>
    }
    else if(netif_is_link_up(link_arg->netif) && (!regvalue))
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8004b48:	089b      	lsrs	r3, r3, #2
 8004b4a:	f003 0301 	and.w	r3, r3, #1
 8004b4e:	b2db      	uxtb	r3, r3
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d007      	beq.n	8004b64 <ethernetif_set_link+0x6c>
 8004b54:	68bb      	ldr	r3, [r7, #8]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d104      	bne.n	8004b64 <ethernetif_set_link+0x6c>
    {
      /* network cable is dis-connected */
      netif_set_link_down(link_arg->netif);
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	4618      	mov	r0, r3
 8004b60:	f007 fae9 	bl	800c136 <netif_set_link_down>
    }

    /* Suspend thread for 200 ms */
    osDelay(200);
 8004b64:	20c8      	movs	r0, #200	; 0xc8
 8004b66:	f000 f9df 	bl	8004f28 <osDelay>
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 8004b6a:	e7cd      	b.n	8004b08 <ethernetif_set_link+0x10>
 8004b6c:	20004ed4 	.word	0x20004ed4

08004b70 <ethernetif_update_config>:
  *         to update low level driver configuration.
* @param  netif: The network interface
  * @retval None
  */
void ethernetif_update_config(struct netif *netif)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b084      	sub	sp, #16
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
  __IO uint32_t tickstart = 0;
 8004b78:	2300      	movs	r3, #0
 8004b7a:	60fb      	str	r3, [r7, #12]
  uint32_t regvalue = 0;
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	60bb      	str	r3, [r7, #8]

  if(netif_is_link_up(netif))
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8004b86:	089b      	lsrs	r3, r3, #2
 8004b88:	f003 0301 	and.w	r3, r3, #1
 8004b8c:	b2db      	uxtb	r3, r3
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d079      	beq.n	8004c86 <ethernetif_update_config+0x116>
  {
    /* Restart the auto-negotiation */
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8004b92:	4b42      	ldr	r3, [pc, #264]	; (8004c9c <ethernetif_update_config+0x12c>)
 8004b94:	685b      	ldr	r3, [r3, #4]
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d03f      	beq.n	8004c1a <ethernetif_update_config+0xaa>
    {
      /* Enable Auto-Negotiation */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 8004b9a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004b9e:	2100      	movs	r1, #0
 8004ba0:	483e      	ldr	r0, [pc, #248]	; (8004c9c <ethernetif_update_config+0x12c>)
 8004ba2:	f7fc ff47 	bl	8001a34 <HAL_ETH_WritePHYRegister>

      /* Get tick */
      tickstart = HAL_GetTick();
 8004ba6:	f7fc f921 	bl	8000dec <HAL_GetTick>
 8004baa:	4603      	mov	r3, r0
 8004bac:	60fb      	str	r3, [r7, #12]

      /* Wait until the auto-negotiation will be completed */
      do
      {
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 8004bae:	f107 0308 	add.w	r3, r7, #8
 8004bb2:	461a      	mov	r2, r3
 8004bb4:	2101      	movs	r1, #1
 8004bb6:	4839      	ldr	r0, [pc, #228]	; (8004c9c <ethernetif_update_config+0x12c>)
 8004bb8:	f7fc fec8 	bl	800194c <HAL_ETH_ReadPHYRegister>

        /* Check for the Timeout ( 1s ) */
        if((HAL_GetTick() - tickstart ) > 1000)
 8004bbc:	f7fc f916 	bl	8000dec <HAL_GetTick>
 8004bc0:	4602      	mov	r2, r0
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	1ad3      	subs	r3, r2, r3
 8004bc6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004bca:	d828      	bhi.n	8004c1e <ethernetif_update_config+0xae>
        {
          /* In case of timeout */
          goto error;
        }
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8004bcc:	68bb      	ldr	r3, [r7, #8]
 8004bce:	f003 0320 	and.w	r3, r3, #32
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d0eb      	beq.n	8004bae <ethernetif_update_config+0x3e>

      /* Read the result of the auto-negotiation */
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 8004bd6:	f107 0308 	add.w	r3, r7, #8
 8004bda:	461a      	mov	r2, r3
 8004bdc:	2110      	movs	r1, #16
 8004bde:	482f      	ldr	r0, [pc, #188]	; (8004c9c <ethernetif_update_config+0x12c>)
 8004be0:	f7fc feb4 	bl	800194c <HAL_ETH_ReadPHYRegister>

      /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8004be4:	68bb      	ldr	r3, [r7, #8]
 8004be6:	f003 0304 	and.w	r3, r3, #4
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d004      	beq.n	8004bf8 <ethernetif_update_config+0x88>
      {
        /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 8004bee:	4b2b      	ldr	r3, [pc, #172]	; (8004c9c <ethernetif_update_config+0x12c>)
 8004bf0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004bf4:	60da      	str	r2, [r3, #12]
 8004bf6:	e002      	b.n	8004bfe <ethernetif_update_config+0x8e>
      }
      else
      {
        /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 8004bf8:	4b28      	ldr	r3, [pc, #160]	; (8004c9c <ethernetif_update_config+0x12c>)
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	60da      	str	r2, [r3, #12]
      }
      /* Configure the MAC with the speed fixed by the auto-negotiation process */
      if(regvalue & PHY_SPEED_STATUS)
 8004bfe:	68bb      	ldr	r3, [r7, #8]
 8004c00:	f003 0302 	and.w	r3, r3, #2
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d003      	beq.n	8004c10 <ethernetif_update_config+0xa0>
      {
        /* Set Ethernet speed to 10M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_10M;
 8004c08:	4b24      	ldr	r3, [pc, #144]	; (8004c9c <ethernetif_update_config+0x12c>)
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	609a      	str	r2, [r3, #8]
 8004c0e:	e032      	b.n	8004c76 <ethernetif_update_config+0x106>
      }
      else
      {
        /* Set Ethernet speed to 100M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_100M;
 8004c10:	4b22      	ldr	r3, [pc, #136]	; (8004c9c <ethernetif_update_config+0x12c>)
 8004c12:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004c16:	609a      	str	r2, [r3, #8]
 8004c18:	e02d      	b.n	8004c76 <ethernetif_update_config+0x106>
      }
    }
    else /* AutoNegotiation Disable */
    {
    error :
 8004c1a:	bf00      	nop
 8004c1c:	e000      	b.n	8004c20 <ethernetif_update_config+0xb0>
          goto error;
 8004c1e:	bf00      	nop
      /* Check parameters */
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
 8004c20:	4b1e      	ldr	r3, [pc, #120]	; (8004c9c <ethernetif_update_config+0x12c>)
 8004c22:	689b      	ldr	r3, [r3, #8]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d009      	beq.n	8004c3c <ethernetif_update_config+0xcc>
 8004c28:	4b1c      	ldr	r3, [pc, #112]	; (8004c9c <ethernetif_update_config+0x12c>)
 8004c2a:	689b      	ldr	r3, [r3, #8]
 8004c2c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004c30:	d004      	beq.n	8004c3c <ethernetif_update_config+0xcc>
 8004c32:	f240 21eb 	movw	r1, #747	; 0x2eb
 8004c36:	481a      	ldr	r0, [pc, #104]	; (8004ca0 <ethernetif_update_config+0x130>)
 8004c38:	f7fb fd71 	bl	800071e <assert_failed>
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));
 8004c3c:	4b17      	ldr	r3, [pc, #92]	; (8004c9c <ethernetif_update_config+0x12c>)
 8004c3e:	68db      	ldr	r3, [r3, #12]
 8004c40:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004c44:	d008      	beq.n	8004c58 <ethernetif_update_config+0xe8>
 8004c46:	4b15      	ldr	r3, [pc, #84]	; (8004c9c <ethernetif_update_config+0x12c>)
 8004c48:	68db      	ldr	r3, [r3, #12]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d004      	beq.n	8004c58 <ethernetif_update_config+0xe8>
 8004c4e:	f44f 713b 	mov.w	r1, #748	; 0x2ec
 8004c52:	4813      	ldr	r0, [pc, #76]	; (8004ca0 <ethernetif_update_config+0x130>)
 8004c54:	f7fb fd63 	bl	800071e <assert_failed>

      /* Set MAC Speed and Duplex Mode to PHY */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 8004c58:	4b10      	ldr	r3, [pc, #64]	; (8004c9c <ethernetif_update_config+0x12c>)
 8004c5a:	68db      	ldr	r3, [r3, #12]
 8004c5c:	08db      	lsrs	r3, r3, #3
 8004c5e:	b29a      	uxth	r2, r3
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 8004c60:	4b0e      	ldr	r3, [pc, #56]	; (8004c9c <ethernetif_update_config+0x12c>)
 8004c62:	689b      	ldr	r3, [r3, #8]
 8004c64:	085b      	lsrs	r3, r3, #1
 8004c66:	b29b      	uxth	r3, r3
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 8004c68:	4313      	orrs	r3, r2
 8004c6a:	b29b      	uxth	r3, r3
 8004c6c:	461a      	mov	r2, r3
 8004c6e:	2100      	movs	r1, #0
 8004c70:	480a      	ldr	r0, [pc, #40]	; (8004c9c <ethernetif_update_config+0x12c>)
 8004c72:	f7fc fedf 	bl	8001a34 <HAL_ETH_WritePHYRegister>
    }

    /* ETHERNET MAC Re-Configuration */
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 8004c76:	2100      	movs	r1, #0
 8004c78:	4808      	ldr	r0, [pc, #32]	; (8004c9c <ethernetif_update_config+0x12c>)
 8004c7a:	f7fc ffab 	bl	8001bd4 <HAL_ETH_ConfigMAC>

    /* Restart MAC interface */
    HAL_ETH_Start(&heth);
 8004c7e:	4807      	ldr	r0, [pc, #28]	; (8004c9c <ethernetif_update_config+0x12c>)
 8004c80:	f7fc ff4a 	bl	8001b18 <HAL_ETH_Start>
 8004c84:	e002      	b.n	8004c8c <ethernetif_update_config+0x11c>
  }
  else
  {
    /* Stop MAC interface */
    HAL_ETH_Stop(&heth);
 8004c86:	4805      	ldr	r0, [pc, #20]	; (8004c9c <ethernetif_update_config+0x12c>)
 8004c88:	f7fc ff75 	bl	8001b76 <HAL_ETH_Stop>
  }

  ethernetif_notify_conn_changed(netif);
 8004c8c:	6878      	ldr	r0, [r7, #4]
 8004c8e:	f000 f809 	bl	8004ca4 <ethernetif_notify_conn_changed>
}
 8004c92:	bf00      	nop
 8004c94:	3710      	adds	r7, #16
 8004c96:	46bd      	mov	sp, r7
 8004c98:	bd80      	pop	{r7, pc}
 8004c9a:	bf00      	nop
 8004c9c:	20004ed4 	.word	0x20004ed4
 8004ca0:	0801527c 	.word	0x0801527c

08004ca4 <ethernetif_notify_conn_changed>:
  * @brief  This function notify user about link status changement.
  * @param  netif: the network interface
  * @retval None
  */
__weak void ethernetif_notify_conn_changed(struct netif *netif)
{
 8004ca4:	b480      	push	{r7}
 8004ca6:	b083      	sub	sp, #12
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 8004cac:	bf00      	nop
 8004cae:	370c      	adds	r7, #12
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	bc80      	pop	{r7}
 8004cb4:	4770      	bx	lr
	...

08004cb8 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004cb8:	b480      	push	{r7}
 8004cba:	b085      	sub	sp, #20
 8004cbc:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004cbe:	f3ef 8305 	mrs	r3, IPSR
 8004cc2:	60bb      	str	r3, [r7, #8]
  return(result);
 8004cc4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d10f      	bne.n	8004cea <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004cca:	f3ef 8310 	mrs	r3, PRIMASK
 8004cce:	607b      	str	r3, [r7, #4]
  return(result);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d109      	bne.n	8004cea <osKernelInitialize+0x32>
 8004cd6:	4b10      	ldr	r3, [pc, #64]	; (8004d18 <osKernelInitialize+0x60>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	2b02      	cmp	r3, #2
 8004cdc:	d109      	bne.n	8004cf2 <osKernelInitialize+0x3a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004cde:	f3ef 8311 	mrs	r3, BASEPRI
 8004ce2:	603b      	str	r3, [r7, #0]
  return(result);
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d003      	beq.n	8004cf2 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8004cea:	f06f 0305 	mvn.w	r3, #5
 8004cee:	60fb      	str	r3, [r7, #12]
 8004cf0:	e00c      	b.n	8004d0c <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004cf2:	4b09      	ldr	r3, [pc, #36]	; (8004d18 <osKernelInitialize+0x60>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d105      	bne.n	8004d06 <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8004cfa:	4b07      	ldr	r3, [pc, #28]	; (8004d18 <osKernelInitialize+0x60>)
 8004cfc:	2201      	movs	r2, #1
 8004cfe:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004d00:	2300      	movs	r3, #0
 8004d02:	60fb      	str	r3, [r7, #12]
 8004d04:	e002      	b.n	8004d0c <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8004d06:	f04f 33ff 	mov.w	r3, #4294967295
 8004d0a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8004d0c:	68fb      	ldr	r3, [r7, #12]
}
 8004d0e:	4618      	mov	r0, r3
 8004d10:	3714      	adds	r7, #20
 8004d12:	46bd      	mov	sp, r7
 8004d14:	bc80      	pop	{r7}
 8004d16:	4770      	bx	lr
 8004d18:	20004f1c 	.word	0x20004f1c

08004d1c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	b084      	sub	sp, #16
 8004d20:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004d22:	f3ef 8305 	mrs	r3, IPSR
 8004d26:	60bb      	str	r3, [r7, #8]
  return(result);
 8004d28:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d10f      	bne.n	8004d4e <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d2e:	f3ef 8310 	mrs	r3, PRIMASK
 8004d32:	607b      	str	r3, [r7, #4]
  return(result);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d109      	bne.n	8004d4e <osKernelStart+0x32>
 8004d3a:	4b11      	ldr	r3, [pc, #68]	; (8004d80 <osKernelStart+0x64>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	2b02      	cmp	r3, #2
 8004d40:	d109      	bne.n	8004d56 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004d42:	f3ef 8311 	mrs	r3, BASEPRI
 8004d46:	603b      	str	r3, [r7, #0]
  return(result);
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d003      	beq.n	8004d56 <osKernelStart+0x3a>
    stat = osErrorISR;
 8004d4e:	f06f 0305 	mvn.w	r3, #5
 8004d52:	60fb      	str	r3, [r7, #12]
 8004d54:	e00e      	b.n	8004d74 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 8004d56:	4b0a      	ldr	r3, [pc, #40]	; (8004d80 <osKernelStart+0x64>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	2b01      	cmp	r3, #1
 8004d5c:	d107      	bne.n	8004d6e <osKernelStart+0x52>
      KernelState = osKernelRunning;
 8004d5e:	4b08      	ldr	r3, [pc, #32]	; (8004d80 <osKernelStart+0x64>)
 8004d60:	2202      	movs	r2, #2
 8004d62:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8004d64:	f002 ffee 	bl	8007d44 <vTaskStartScheduler>
      stat = osOK;
 8004d68:	2300      	movs	r3, #0
 8004d6a:	60fb      	str	r3, [r7, #12]
 8004d6c:	e002      	b.n	8004d74 <osKernelStart+0x58>
    } else {
      stat = osError;
 8004d6e:	f04f 33ff 	mov.w	r3, #4294967295
 8004d72:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8004d74:	68fb      	ldr	r3, [r7, #12]
}
 8004d76:	4618      	mov	r0, r3
 8004d78:	3710      	adds	r7, #16
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	bd80      	pop	{r7, pc}
 8004d7e:	bf00      	nop
 8004d80:	20004f1c 	.word	0x20004f1c

08004d84 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b084      	sub	sp, #16
 8004d88:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004d8a:	f3ef 8305 	mrs	r3, IPSR
 8004d8e:	60bb      	str	r3, [r7, #8]
  return(result);
 8004d90:	68bb      	ldr	r3, [r7, #8]
  TickType_t ticks;

  if (IS_IRQ()) {
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d10f      	bne.n	8004db6 <osKernelGetTickCount+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d96:	f3ef 8310 	mrs	r3, PRIMASK
 8004d9a:	607b      	str	r3, [r7, #4]
  return(result);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d109      	bne.n	8004db6 <osKernelGetTickCount+0x32>
 8004da2:	4b0b      	ldr	r3, [pc, #44]	; (8004dd0 <osKernelGetTickCount+0x4c>)
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	2b02      	cmp	r3, #2
 8004da8:	d109      	bne.n	8004dbe <osKernelGetTickCount+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004daa:	f3ef 8311 	mrs	r3, BASEPRI
 8004dae:	603b      	str	r3, [r7, #0]
  return(result);
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d003      	beq.n	8004dbe <osKernelGetTickCount+0x3a>
    ticks = xTaskGetTickCountFromISR();
 8004db6:	f003 f8ef 	bl	8007f98 <xTaskGetTickCountFromISR>
 8004dba:	60f8      	str	r0, [r7, #12]
 8004dbc:	e002      	b.n	8004dc4 <osKernelGetTickCount+0x40>
  } else {
    ticks = xTaskGetTickCount();
 8004dbe:	f003 f8dd 	bl	8007f7c <xTaskGetTickCount>
 8004dc2:	60f8      	str	r0, [r7, #12]
  }

  return (ticks);
 8004dc4:	68fb      	ldr	r3, [r7, #12]
}
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	3710      	adds	r7, #16
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	bd80      	pop	{r7, pc}
 8004dce:	bf00      	nop
 8004dd0:	20004f1c 	.word	0x20004f1c

08004dd4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004dd4:	b580      	push	{r7, lr}
 8004dd6:	b092      	sub	sp, #72	; 0x48
 8004dd8:	af04      	add	r7, sp, #16
 8004dda:	60f8      	str	r0, [r7, #12]
 8004ddc:	60b9      	str	r1, [r7, #8]
 8004dde:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004de0:	2300      	movs	r3, #0
 8004de2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004de4:	f3ef 8305 	mrs	r3, IPSR
 8004de8:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	f040 8094 	bne.w	8004f1a <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004df2:	f3ef 8310 	mrs	r3, PRIMASK
 8004df6:	623b      	str	r3, [r7, #32]
  return(result);
 8004df8:	6a3b      	ldr	r3, [r7, #32]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	f040 808d 	bne.w	8004f1a <osThreadNew+0x146>
 8004e00:	4b48      	ldr	r3, [pc, #288]	; (8004f24 <osThreadNew+0x150>)
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	2b02      	cmp	r3, #2
 8004e06:	d106      	bne.n	8004e16 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004e08:	f3ef 8311 	mrs	r3, BASEPRI
 8004e0c:	61fb      	str	r3, [r7, #28]
  return(result);
 8004e0e:	69fb      	ldr	r3, [r7, #28]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	f040 8082 	bne.w	8004f1a <osThreadNew+0x146>
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d07e      	beq.n	8004f1a <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8004e1c:	2380      	movs	r3, #128	; 0x80
 8004e1e:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8004e20:	2318      	movs	r3, #24
 8004e22:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8004e24:	2300      	movs	r3, #0
 8004e26:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8004e28:	f107 031b 	add.w	r3, r7, #27
 8004e2c:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 8004e2e:	f04f 33ff 	mov.w	r3, #4294967295
 8004e32:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d045      	beq.n	8004ec6 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d002      	beq.n	8004e48 <osThreadNew+0x74>
        name = attr->name;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	699b      	ldr	r3, [r3, #24]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d002      	beq.n	8004e56 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	699b      	ldr	r3, [r3, #24]
 8004e54:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004e56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d008      	beq.n	8004e6e <osThreadNew+0x9a>
 8004e5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e5e:	2b38      	cmp	r3, #56	; 0x38
 8004e60:	d805      	bhi.n	8004e6e <osThreadNew+0x9a>
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	685b      	ldr	r3, [r3, #4]
 8004e66:	f003 0301 	and.w	r3, r3, #1
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d001      	beq.n	8004e72 <osThreadNew+0x9e>
        return (NULL);
 8004e6e:	2300      	movs	r3, #0
 8004e70:	e054      	b.n	8004f1c <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	695b      	ldr	r3, [r3, #20]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d003      	beq.n	8004e82 <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	695b      	ldr	r3, [r3, #20]
 8004e7e:	089b      	lsrs	r3, r3, #2
 8004e80:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	689b      	ldr	r3, [r3, #8]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d00e      	beq.n	8004ea8 <osThreadNew+0xd4>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	68db      	ldr	r3, [r3, #12]
 8004e8e:	2ba7      	cmp	r3, #167	; 0xa7
 8004e90:	d90a      	bls.n	8004ea8 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d006      	beq.n	8004ea8 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	695b      	ldr	r3, [r3, #20]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d002      	beq.n	8004ea8 <osThreadNew+0xd4>
        mem = 1;
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	62bb      	str	r3, [r7, #40]	; 0x28
 8004ea6:	e010      	b.n	8004eca <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	689b      	ldr	r3, [r3, #8]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d10c      	bne.n	8004eca <osThreadNew+0xf6>
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	68db      	ldr	r3, [r3, #12]
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d108      	bne.n	8004eca <osThreadNew+0xf6>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	691b      	ldr	r3, [r3, #16]
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d104      	bne.n	8004eca <osThreadNew+0xf6>
          mem = 0;
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	62bb      	str	r3, [r7, #40]	; 0x28
 8004ec4:	e001      	b.n	8004eca <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 8004eca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ecc:	2b01      	cmp	r3, #1
 8004ece:	d110      	bne.n	8004ef2 <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8004ed4:	687a      	ldr	r2, [r7, #4]
 8004ed6:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004ed8:	9202      	str	r2, [sp, #8]
 8004eda:	9301      	str	r3, [sp, #4]
 8004edc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ede:	9300      	str	r3, [sp, #0]
 8004ee0:	68bb      	ldr	r3, [r7, #8]
 8004ee2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004ee4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004ee6:	68f8      	ldr	r0, [r7, #12]
 8004ee8:	f002 fcd2 	bl	8007890 <xTaskCreateStatic>
 8004eec:	4603      	mov	r3, r0
 8004eee:	617b      	str	r3, [r7, #20]
 8004ef0:	e013      	b.n	8004f1a <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 8004ef2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d110      	bne.n	8004f1a <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004ef8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004efa:	b29a      	uxth	r2, r3
 8004efc:	f107 0314 	add.w	r3, r7, #20
 8004f00:	9301      	str	r3, [sp, #4]
 8004f02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f04:	9300      	str	r3, [sp, #0]
 8004f06:	68bb      	ldr	r3, [r7, #8]
 8004f08:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004f0a:	68f8      	ldr	r0, [r7, #12]
 8004f0c:	f002 fd1c 	bl	8007948 <xTaskCreate>
 8004f10:	4603      	mov	r3, r0
 8004f12:	2b01      	cmp	r3, #1
 8004f14:	d001      	beq.n	8004f1a <osThreadNew+0x146>
          hTask = NULL;
 8004f16:	2300      	movs	r3, #0
 8004f18:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004f1a:	697b      	ldr	r3, [r7, #20]
}
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	3738      	adds	r7, #56	; 0x38
 8004f20:	46bd      	mov	sp, r7
 8004f22:	bd80      	pop	{r7, pc}
 8004f24:	20004f1c 	.word	0x20004f1c

08004f28 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b086      	sub	sp, #24
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004f30:	f3ef 8305 	mrs	r3, IPSR
 8004f34:	613b      	str	r3, [r7, #16]
  return(result);
 8004f36:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d10f      	bne.n	8004f5c <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f3c:	f3ef 8310 	mrs	r3, PRIMASK
 8004f40:	60fb      	str	r3, [r7, #12]
  return(result);
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d109      	bne.n	8004f5c <osDelay+0x34>
 8004f48:	4b0d      	ldr	r3, [pc, #52]	; (8004f80 <osDelay+0x58>)
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	2b02      	cmp	r3, #2
 8004f4e:	d109      	bne.n	8004f64 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004f50:	f3ef 8311 	mrs	r3, BASEPRI
 8004f54:	60bb      	str	r3, [r7, #8]
  return(result);
 8004f56:	68bb      	ldr	r3, [r7, #8]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d003      	beq.n	8004f64 <osDelay+0x3c>
    stat = osErrorISR;
 8004f5c:	f06f 0305 	mvn.w	r3, #5
 8004f60:	617b      	str	r3, [r7, #20]
 8004f62:	e007      	b.n	8004f74 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8004f64:	2300      	movs	r3, #0
 8004f66:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d002      	beq.n	8004f74 <osDelay+0x4c>
      vTaskDelay(ticks);
 8004f6e:	6878      	ldr	r0, [r7, #4]
 8004f70:	f002 fe3e 	bl	8007bf0 <vTaskDelay>
    }
  }

  return (stat);
 8004f74:	697b      	ldr	r3, [r7, #20]
}
 8004f76:	4618      	mov	r0, r3
 8004f78:	3718      	adds	r7, #24
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	bd80      	pop	{r7, pc}
 8004f7e:	bf00      	nop
 8004f80:	20004f1c 	.word	0x20004f1c

08004f84 <osEventFlagsNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b088      	sub	sp, #32
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004f90:	f3ef 8305 	mrs	r3, IPSR
 8004f94:	617b      	str	r3, [r7, #20]
  return(result);
 8004f96:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ()) {
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d13d      	bne.n	8005018 <osEventFlagsNew+0x94>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f9c:	f3ef 8310 	mrs	r3, PRIMASK
 8004fa0:	613b      	str	r3, [r7, #16]
  return(result);
 8004fa2:	693b      	ldr	r3, [r7, #16]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d137      	bne.n	8005018 <osEventFlagsNew+0x94>
 8004fa8:	4b1e      	ldr	r3, [pc, #120]	; (8005024 <osEventFlagsNew+0xa0>)
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	2b02      	cmp	r3, #2
 8004fae:	d105      	bne.n	8004fbc <osEventFlagsNew+0x38>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004fb0:	f3ef 8311 	mrs	r3, BASEPRI
 8004fb4:	60fb      	str	r3, [r7, #12]
  return(result);
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d12d      	bne.n	8005018 <osEventFlagsNew+0x94>
    mem = -1;
 8004fbc:	f04f 33ff 	mov.w	r3, #4294967295
 8004fc0:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d015      	beq.n	8004ff4 <osEventFlagsNew+0x70>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	689b      	ldr	r3, [r3, #8]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d006      	beq.n	8004fde <osEventFlagsNew+0x5a>
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	68db      	ldr	r3, [r3, #12]
 8004fd4:	2b1f      	cmp	r3, #31
 8004fd6:	d902      	bls.n	8004fde <osEventFlagsNew+0x5a>
        mem = 1;
 8004fd8:	2301      	movs	r3, #1
 8004fda:	61bb      	str	r3, [r7, #24]
 8004fdc:	e00c      	b.n	8004ff8 <osEventFlagsNew+0x74>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	689b      	ldr	r3, [r3, #8]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d108      	bne.n	8004ff8 <osEventFlagsNew+0x74>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	68db      	ldr	r3, [r3, #12]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d104      	bne.n	8004ff8 <osEventFlagsNew+0x74>
          mem = 0;
 8004fee:	2300      	movs	r3, #0
 8004ff0:	61bb      	str	r3, [r7, #24]
 8004ff2:	e001      	b.n	8004ff8 <osEventFlagsNew+0x74>
        }
      }
    }
    else {
      mem = 0;
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004ff8:	69bb      	ldr	r3, [r7, #24]
 8004ffa:	2b01      	cmp	r3, #1
 8004ffc:	d106      	bne.n	800500c <osEventFlagsNew+0x88>
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	689b      	ldr	r3, [r3, #8]
 8005002:	4618      	mov	r0, r3
 8005004:	f000 fd1e 	bl	8005a44 <xEventGroupCreateStatic>
 8005008:	61f8      	str	r0, [r7, #28]
 800500a:	e005      	b.n	8005018 <osEventFlagsNew+0x94>
    }
    else {
      if (mem == 0) {
 800500c:	69bb      	ldr	r3, [r7, #24]
 800500e:	2b00      	cmp	r3, #0
 8005010:	d102      	bne.n	8005018 <osEventFlagsNew+0x94>
        hEventGroup = xEventGroupCreate();
 8005012:	f000 fd4e 	bl	8005ab2 <xEventGroupCreate>
 8005016:	61f8      	str	r0, [r7, #28]
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8005018:	69fb      	ldr	r3, [r7, #28]
}
 800501a:	4618      	mov	r0, r3
 800501c:	3720      	adds	r7, #32
 800501e:	46bd      	mov	sp, r7
 8005020:	bd80      	pop	{r7, pc}
 8005022:	bf00      	nop
 8005024:	20004f1c 	.word	0x20004f1c

08005028 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 8005028:	b580      	push	{r7, lr}
 800502a:	b088      	sub	sp, #32
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
 8005030:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	61bb      	str	r3, [r7, #24]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8005036:	69bb      	ldr	r3, [r7, #24]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d004      	beq.n	8005046 <osEventFlagsSet+0x1e>
 800503c:	683b      	ldr	r3, [r7, #0]
 800503e:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8005042:	2b00      	cmp	r3, #0
 8005044:	d003      	beq.n	800504e <osEventFlagsSet+0x26>
    rflags = (uint32_t)osErrorParameter;
 8005046:	f06f 0303 	mvn.w	r3, #3
 800504a:	61fb      	str	r3, [r7, #28]
 800504c:	e03a      	b.n	80050c4 <osEventFlagsSet+0x9c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800504e:	f3ef 8305 	mrs	r3, IPSR
 8005052:	617b      	str	r3, [r7, #20]
  return(result);
 8005054:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8005056:	2b00      	cmp	r3, #0
 8005058:	d10f      	bne.n	800507a <osEventFlagsSet+0x52>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800505a:	f3ef 8310 	mrs	r3, PRIMASK
 800505e:	613b      	str	r3, [r7, #16]
  return(result);
 8005060:	693b      	ldr	r3, [r7, #16]
 8005062:	2b00      	cmp	r3, #0
 8005064:	d109      	bne.n	800507a <osEventFlagsSet+0x52>
 8005066:	4b1a      	ldr	r3, [pc, #104]	; (80050d0 <osEventFlagsSet+0xa8>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	2b02      	cmp	r3, #2
 800506c:	d123      	bne.n	80050b6 <osEventFlagsSet+0x8e>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800506e:	f3ef 8311 	mrs	r3, BASEPRI
 8005072:	60fb      	str	r3, [r7, #12]
  return(result);
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d01d      	beq.n	80050b6 <osEventFlagsSet+0x8e>
    yield = pdFALSE;
 800507a:	2300      	movs	r3, #0
 800507c:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) != pdFAIL) {
 800507e:	f107 0308 	add.w	r3, r7, #8
 8005082:	461a      	mov	r2, r3
 8005084:	6839      	ldr	r1, [r7, #0]
 8005086:	69b8      	ldr	r0, [r7, #24]
 8005088:	f000 feb6 	bl	8005df8 <xEventGroupSetBitsFromISR>
 800508c:	4603      	mov	r3, r0
 800508e:	2b00      	cmp	r3, #0
 8005090:	d003      	beq.n	800509a <osEventFlagsSet+0x72>
      rflags = (uint32_t)osErrorResource;
 8005092:	f06f 0302 	mvn.w	r3, #2
 8005096:	61fb      	str	r3, [r7, #28]
    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) != pdFAIL) {
 8005098:	e013      	b.n	80050c2 <osEventFlagsSet+0x9a>
    } else {
      rflags = flags;
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	61fb      	str	r3, [r7, #28]
      portYIELD_FROM_ISR (yield);
 800509e:	68bb      	ldr	r3, [r7, #8]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d00e      	beq.n	80050c2 <osEventFlagsSet+0x9a>
 80050a4:	4b0b      	ldr	r3, [pc, #44]	; (80050d4 <osEventFlagsSet+0xac>)
 80050a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80050aa:	601a      	str	r2, [r3, #0]
 80050ac:	f3bf 8f4f 	dsb	sy
 80050b0:	f3bf 8f6f 	isb	sy
    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) != pdFAIL) {
 80050b4:	e005      	b.n	80050c2 <osEventFlagsSet+0x9a>
    }
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 80050b6:	6839      	ldr	r1, [r7, #0]
 80050b8:	69b8      	ldr	r0, [r7, #24]
 80050ba:	f000 fde3 	bl	8005c84 <xEventGroupSetBits>
 80050be:	61f8      	str	r0, [r7, #28]
 80050c0:	e000      	b.n	80050c4 <osEventFlagsSet+0x9c>
    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) != pdFAIL) {
 80050c2:	bf00      	nop
  }

  return (rflags);
 80050c4:	69fb      	ldr	r3, [r7, #28]
}
 80050c6:	4618      	mov	r0, r3
 80050c8:	3720      	adds	r7, #32
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bd80      	pop	{r7, pc}
 80050ce:	bf00      	nop
 80050d0:	20004f1c 	.word	0x20004f1c
 80050d4:	e000ed04 	.word	0xe000ed04

080050d8 <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 80050d8:	b580      	push	{r7, lr}
 80050da:	b08e      	sub	sp, #56	; 0x38
 80050dc:	af02      	add	r7, sp, #8
 80050de:	60f8      	str	r0, [r7, #12]
 80050e0:	60b9      	str	r1, [r7, #8]
 80050e2:	607a      	str	r2, [r7, #4]
 80050e4:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	623b      	str	r3, [r7, #32]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 80050ea:	6a3b      	ldr	r3, [r7, #32]
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d004      	beq.n	80050fa <osEventFlagsWait+0x22>
 80050f0:	68bb      	ldr	r3, [r7, #8]
 80050f2:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d003      	beq.n	8005102 <osEventFlagsWait+0x2a>
    rflags = (uint32_t)osErrorParameter;
 80050fa:	f06f 0303 	mvn.w	r3, #3
 80050fe:	627b      	str	r3, [r7, #36]	; 0x24
 8005100:	e059      	b.n	80051b6 <osEventFlagsWait+0xde>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005102:	f3ef 8305 	mrs	r3, IPSR
 8005106:	61fb      	str	r3, [r7, #28]
  return(result);
 8005108:	69fb      	ldr	r3, [r7, #28]
  }
  else if (IS_IRQ()) {
 800510a:	2b00      	cmp	r3, #0
 800510c:	d10f      	bne.n	800512e <osEventFlagsWait+0x56>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800510e:	f3ef 8310 	mrs	r3, PRIMASK
 8005112:	61bb      	str	r3, [r7, #24]
  return(result);
 8005114:	69bb      	ldr	r3, [r7, #24]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d109      	bne.n	800512e <osEventFlagsWait+0x56>
 800511a:	4b29      	ldr	r3, [pc, #164]	; (80051c0 <osEventFlagsWait+0xe8>)
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	2b02      	cmp	r3, #2
 8005120:	d109      	bne.n	8005136 <osEventFlagsWait+0x5e>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005122:	f3ef 8311 	mrs	r3, BASEPRI
 8005126:	617b      	str	r3, [r7, #20]
  return(result);
 8005128:	697b      	ldr	r3, [r7, #20]
 800512a:	2b00      	cmp	r3, #0
 800512c:	d003      	beq.n	8005136 <osEventFlagsWait+0x5e>
    rflags = (uint32_t)osErrorISR;
 800512e:	f06f 0305 	mvn.w	r3, #5
 8005132:	627b      	str	r3, [r7, #36]	; 0x24
 8005134:	e03f      	b.n	80051b6 <osEventFlagsWait+0xde>
  }
  else {
    if (options & osFlagsWaitAll) {
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	f003 0301 	and.w	r3, r3, #1
 800513c:	2b00      	cmp	r3, #0
 800513e:	d002      	beq.n	8005146 <osEventFlagsWait+0x6e>
      wait_all = pdTRUE;
 8005140:	2301      	movs	r3, #1
 8005142:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005144:	e001      	b.n	800514a <osEventFlagsWait+0x72>
    } else {
      wait_all = pdFAIL;
 8005146:	2300      	movs	r3, #0
 8005148:	62fb      	str	r3, [r7, #44]	; 0x2c
    }

    if (options & osFlagsNoClear) {
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	f003 0302 	and.w	r3, r3, #2
 8005150:	2b00      	cmp	r3, #0
 8005152:	d002      	beq.n	800515a <osEventFlagsWait+0x82>
      exit_clr = pdFAIL;
 8005154:	2300      	movs	r3, #0
 8005156:	62bb      	str	r3, [r7, #40]	; 0x28
 8005158:	e001      	b.n	800515e <osEventFlagsWait+0x86>
    } else {
      exit_clr = pdTRUE;
 800515a:	2301      	movs	r3, #1
 800515c:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	9300      	str	r3, [sp, #0]
 8005162:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005164:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005166:	68b9      	ldr	r1, [r7, #8]
 8005168:	6a38      	ldr	r0, [r7, #32]
 800516a:	f000 fcbd 	bl	8005ae8 <xEventGroupWaitBits>
 800516e:	6278      	str	r0, [r7, #36]	; 0x24

    if (options & osFlagsWaitAll) {
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	f003 0301 	and.w	r3, r3, #1
 8005176:	2b00      	cmp	r3, #0
 8005178:	d00e      	beq.n	8005198 <osEventFlagsWait+0xc0>
      if (flags != rflags) {
 800517a:	68ba      	ldr	r2, [r7, #8]
 800517c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800517e:	429a      	cmp	r2, r3
 8005180:	d019      	beq.n	80051b6 <osEventFlagsWait+0xde>
        if (timeout > 0U) {
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	2b00      	cmp	r3, #0
 8005186:	d003      	beq.n	8005190 <osEventFlagsWait+0xb8>
          rflags = (uint32_t)osErrorTimeout;
 8005188:	f06f 0301 	mvn.w	r3, #1
 800518c:	627b      	str	r3, [r7, #36]	; 0x24
 800518e:	e012      	b.n	80051b6 <osEventFlagsWait+0xde>
        } else {
          rflags = (uint32_t)osErrorResource;
 8005190:	f06f 0302 	mvn.w	r3, #2
 8005194:	627b      	str	r3, [r7, #36]	; 0x24
 8005196:	e00e      	b.n	80051b6 <osEventFlagsWait+0xde>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 8005198:	68ba      	ldr	r2, [r7, #8]
 800519a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800519c:	4013      	ands	r3, r2
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d109      	bne.n	80051b6 <osEventFlagsWait+0xde>
        if (timeout > 0U) {
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d003      	beq.n	80051b0 <osEventFlagsWait+0xd8>
          rflags = (uint32_t)osErrorTimeout;
 80051a8:	f06f 0301 	mvn.w	r3, #1
 80051ac:	627b      	str	r3, [r7, #36]	; 0x24
 80051ae:	e002      	b.n	80051b6 <osEventFlagsWait+0xde>
        } else {
          rflags = (uint32_t)osErrorResource;
 80051b0:	f06f 0302 	mvn.w	r3, #2
 80051b4:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }
  }

  return (rflags);
 80051b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80051b8:	4618      	mov	r0, r3
 80051ba:	3730      	adds	r7, #48	; 0x30
 80051bc:	46bd      	mov	sp, r7
 80051be:	bd80      	pop	{r7, pc}
 80051c0:	20004f1c 	.word	0x20004f1c

080051c4 <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 80051c4:	b580      	push	{r7, lr}
 80051c6:	b08a      	sub	sp, #40	; 0x28
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 80051cc:	2300      	movs	r3, #0
 80051ce:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80051d0:	f3ef 8305 	mrs	r3, IPSR
 80051d4:	613b      	str	r3, [r7, #16]
  return(result);
 80051d6:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ()) {
 80051d8:	2b00      	cmp	r3, #0
 80051da:	f040 8085 	bne.w	80052e8 <osMutexNew+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80051de:	f3ef 8310 	mrs	r3, PRIMASK
 80051e2:	60fb      	str	r3, [r7, #12]
  return(result);
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d17e      	bne.n	80052e8 <osMutexNew+0x124>
 80051ea:	4b42      	ldr	r3, [pc, #264]	; (80052f4 <osMutexNew+0x130>)
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	2b02      	cmp	r3, #2
 80051f0:	d105      	bne.n	80051fe <osMutexNew+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80051f2:	f3ef 8311 	mrs	r3, BASEPRI
 80051f6:	60bb      	str	r3, [r7, #8]
  return(result);
 80051f8:	68bb      	ldr	r3, [r7, #8]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d174      	bne.n	80052e8 <osMutexNew+0x124>
    if (attr != NULL) {
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2b00      	cmp	r3, #0
 8005202:	d003      	beq.n	800520c <osMutexNew+0x48>
      type = attr->attr_bits;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	685b      	ldr	r3, [r3, #4]
 8005208:	623b      	str	r3, [r7, #32]
 800520a:	e001      	b.n	8005210 <osMutexNew+0x4c>
    } else {
      type = 0U;
 800520c:	2300      	movs	r3, #0
 800520e:	623b      	str	r3, [r7, #32]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8005210:	6a3b      	ldr	r3, [r7, #32]
 8005212:	f003 0301 	and.w	r3, r3, #1
 8005216:	2b00      	cmp	r3, #0
 8005218:	d002      	beq.n	8005220 <osMutexNew+0x5c>
      rmtx = 1U;
 800521a:	2301      	movs	r3, #1
 800521c:	61fb      	str	r3, [r7, #28]
 800521e:	e001      	b.n	8005224 <osMutexNew+0x60>
    } else {
      rmtx = 0U;
 8005220:	2300      	movs	r3, #0
 8005222:	61fb      	str	r3, [r7, #28]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8005224:	6a3b      	ldr	r3, [r7, #32]
 8005226:	f003 0308 	and.w	r3, r3, #8
 800522a:	2b00      	cmp	r3, #0
 800522c:	d15c      	bne.n	80052e8 <osMutexNew+0x124>
      mem = -1;
 800522e:	f04f 33ff 	mov.w	r3, #4294967295
 8005232:	61bb      	str	r3, [r7, #24]

      if (attr != NULL) {
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2b00      	cmp	r3, #0
 8005238:	d015      	beq.n	8005266 <osMutexNew+0xa2>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	689b      	ldr	r3, [r3, #8]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d006      	beq.n	8005250 <osMutexNew+0x8c>
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	68db      	ldr	r3, [r3, #12]
 8005246:	2b4f      	cmp	r3, #79	; 0x4f
 8005248:	d902      	bls.n	8005250 <osMutexNew+0x8c>
          mem = 1;
 800524a:	2301      	movs	r3, #1
 800524c:	61bb      	str	r3, [r7, #24]
 800524e:	e00c      	b.n	800526a <osMutexNew+0xa6>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	689b      	ldr	r3, [r3, #8]
 8005254:	2b00      	cmp	r3, #0
 8005256:	d108      	bne.n	800526a <osMutexNew+0xa6>
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	68db      	ldr	r3, [r3, #12]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d104      	bne.n	800526a <osMutexNew+0xa6>
            mem = 0;
 8005260:	2300      	movs	r3, #0
 8005262:	61bb      	str	r3, [r7, #24]
 8005264:	e001      	b.n	800526a <osMutexNew+0xa6>
          }
        }
      }
      else {
        mem = 0;
 8005266:	2300      	movs	r3, #0
 8005268:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 800526a:	69bb      	ldr	r3, [r7, #24]
 800526c:	2b01      	cmp	r3, #1
 800526e:	d112      	bne.n	8005296 <osMutexNew+0xd2>
        if (rmtx != 0U) {
 8005270:	69fb      	ldr	r3, [r7, #28]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d007      	beq.n	8005286 <osMutexNew+0xc2>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	689b      	ldr	r3, [r3, #8]
 800527a:	4619      	mov	r1, r3
 800527c:	2004      	movs	r0, #4
 800527e:	f001 fbb7 	bl	80069f0 <xQueueCreateMutexStatic>
 8005282:	6278      	str	r0, [r7, #36]	; 0x24
 8005284:	e016      	b.n	80052b4 <osMutexNew+0xf0>
        }
        else {
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	689b      	ldr	r3, [r3, #8]
 800528a:	4619      	mov	r1, r3
 800528c:	2001      	movs	r0, #1
 800528e:	f001 fbaf 	bl	80069f0 <xQueueCreateMutexStatic>
 8005292:	6278      	str	r0, [r7, #36]	; 0x24
 8005294:	e00e      	b.n	80052b4 <osMutexNew+0xf0>
        }
      }
      else {
        if (mem == 0) {
 8005296:	69bb      	ldr	r3, [r7, #24]
 8005298:	2b00      	cmp	r3, #0
 800529a:	d10b      	bne.n	80052b4 <osMutexNew+0xf0>
          if (rmtx != 0U) {
 800529c:	69fb      	ldr	r3, [r7, #28]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d004      	beq.n	80052ac <osMutexNew+0xe8>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 80052a2:	2004      	movs	r0, #4
 80052a4:	f001 fb8c 	bl	80069c0 <xQueueCreateMutex>
 80052a8:	6278      	str	r0, [r7, #36]	; 0x24
 80052aa:	e003      	b.n	80052b4 <osMutexNew+0xf0>
          } else {
            hMutex = xSemaphoreCreateMutex ();
 80052ac:	2001      	movs	r0, #1
 80052ae:	f001 fb87 	bl	80069c0 <xQueueCreateMutex>
 80052b2:	6278      	str	r0, [r7, #36]	; 0x24
          }
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 80052b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d00c      	beq.n	80052d4 <osMutexNew+0x110>
        if (attr != NULL) {
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d003      	beq.n	80052c8 <osMutexNew+0x104>
          name = attr->name;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	617b      	str	r3, [r7, #20]
 80052c6:	e001      	b.n	80052cc <osMutexNew+0x108>
        } else {
          name = NULL;
 80052c8:	2300      	movs	r3, #0
 80052ca:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hMutex, name);
 80052cc:	6979      	ldr	r1, [r7, #20]
 80052ce:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80052d0:	f002 fa58 	bl	8007784 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 80052d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d006      	beq.n	80052e8 <osMutexNew+0x124>
 80052da:	69fb      	ldr	r3, [r7, #28]
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d003      	beq.n	80052e8 <osMutexNew+0x124>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 80052e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052e2:	f043 0301 	orr.w	r3, r3, #1
 80052e6:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }
  }

  return ((osMutexId_t)hMutex);
 80052e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80052ea:	4618      	mov	r0, r3
 80052ec:	3728      	adds	r7, #40	; 0x28
 80052ee:	46bd      	mov	sp, r7
 80052f0:	bd80      	pop	{r7, pc}
 80052f2:	bf00      	nop
 80052f4:	20004f1c 	.word	0x20004f1c

080052f8 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b088      	sub	sp, #32
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
 8005300:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	f023 0301 	bic.w	r3, r3, #1
 8005308:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	f003 0301 	and.w	r3, r3, #1
 8005310:	617b      	str	r3, [r7, #20]

  stat = osOK;
 8005312:	2300      	movs	r3, #0
 8005314:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005316:	f3ef 8305 	mrs	r3, IPSR
 800531a:	613b      	str	r3, [r7, #16]
  return(result);
 800531c:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 800531e:	2b00      	cmp	r3, #0
 8005320:	d10f      	bne.n	8005342 <osMutexAcquire+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005322:	f3ef 8310 	mrs	r3, PRIMASK
 8005326:	60fb      	str	r3, [r7, #12]
  return(result);
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	2b00      	cmp	r3, #0
 800532c:	d109      	bne.n	8005342 <osMutexAcquire+0x4a>
 800532e:	4b20      	ldr	r3, [pc, #128]	; (80053b0 <osMutexAcquire+0xb8>)
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	2b02      	cmp	r3, #2
 8005334:	d109      	bne.n	800534a <osMutexAcquire+0x52>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005336:	f3ef 8311 	mrs	r3, BASEPRI
 800533a:	60bb      	str	r3, [r7, #8]
  return(result);
 800533c:	68bb      	ldr	r3, [r7, #8]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d003      	beq.n	800534a <osMutexAcquire+0x52>
    stat = osErrorISR;
 8005342:	f06f 0305 	mvn.w	r3, #5
 8005346:	61fb      	str	r3, [r7, #28]
 8005348:	e02c      	b.n	80053a4 <osMutexAcquire+0xac>
  }
  else if (hMutex == NULL) {
 800534a:	69bb      	ldr	r3, [r7, #24]
 800534c:	2b00      	cmp	r3, #0
 800534e:	d103      	bne.n	8005358 <osMutexAcquire+0x60>
    stat = osErrorParameter;
 8005350:	f06f 0303 	mvn.w	r3, #3
 8005354:	61fb      	str	r3, [r7, #28]
 8005356:	e025      	b.n	80053a4 <osMutexAcquire+0xac>
  }
  else {
    if (rmtx != 0U) {
 8005358:	697b      	ldr	r3, [r7, #20]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d011      	beq.n	8005382 <osMutexAcquire+0x8a>
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800535e:	6839      	ldr	r1, [r7, #0]
 8005360:	69b8      	ldr	r0, [r7, #24]
 8005362:	f001 fb94 	bl	8006a8e <xQueueTakeMutexRecursive>
 8005366:	4603      	mov	r3, r0
 8005368:	2b01      	cmp	r3, #1
 800536a:	d01b      	beq.n	80053a4 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d003      	beq.n	800537a <osMutexAcquire+0x82>
          stat = osErrorTimeout;
 8005372:	f06f 0301 	mvn.w	r3, #1
 8005376:	61fb      	str	r3, [r7, #28]
 8005378:	e014      	b.n	80053a4 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 800537a:	f06f 0302 	mvn.w	r3, #2
 800537e:	61fb      	str	r3, [r7, #28]
 8005380:	e010      	b.n	80053a4 <osMutexAcquire+0xac>
        }
      }
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8005382:	6839      	ldr	r1, [r7, #0]
 8005384:	69b8      	ldr	r0, [r7, #24]
 8005386:	f001 ff27 	bl	80071d8 <xQueueSemaphoreTake>
 800538a:	4603      	mov	r3, r0
 800538c:	2b01      	cmp	r3, #1
 800538e:	d009      	beq.n	80053a4 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d003      	beq.n	800539e <osMutexAcquire+0xa6>
          stat = osErrorTimeout;
 8005396:	f06f 0301 	mvn.w	r3, #1
 800539a:	61fb      	str	r3, [r7, #28]
 800539c:	e002      	b.n	80053a4 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 800539e:	f06f 0302 	mvn.w	r3, #2
 80053a2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80053a4:	69fb      	ldr	r3, [r7, #28]
}
 80053a6:	4618      	mov	r0, r3
 80053a8:	3720      	adds	r7, #32
 80053aa:	46bd      	mov	sp, r7
 80053ac:	bd80      	pop	{r7, pc}
 80053ae:	bf00      	nop
 80053b0:	20004f1c 	.word	0x20004f1c

080053b4 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b088      	sub	sp, #32
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	f023 0301 	bic.w	r3, r3, #1
 80053c2:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	f003 0301 	and.w	r3, r3, #1
 80053ca:	617b      	str	r3, [r7, #20]

  stat = osOK;
 80053cc:	2300      	movs	r3, #0
 80053ce:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80053d0:	f3ef 8305 	mrs	r3, IPSR
 80053d4:	613b      	str	r3, [r7, #16]
  return(result);
 80053d6:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d10f      	bne.n	80053fc <osMutexRelease+0x48>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80053dc:	f3ef 8310 	mrs	r3, PRIMASK
 80053e0:	60fb      	str	r3, [r7, #12]
  return(result);
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d109      	bne.n	80053fc <osMutexRelease+0x48>
 80053e8:	4b19      	ldr	r3, [pc, #100]	; (8005450 <osMutexRelease+0x9c>)
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	2b02      	cmp	r3, #2
 80053ee:	d109      	bne.n	8005404 <osMutexRelease+0x50>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80053f0:	f3ef 8311 	mrs	r3, BASEPRI
 80053f4:	60bb      	str	r3, [r7, #8]
  return(result);
 80053f6:	68bb      	ldr	r3, [r7, #8]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d003      	beq.n	8005404 <osMutexRelease+0x50>
    stat = osErrorISR;
 80053fc:	f06f 0305 	mvn.w	r3, #5
 8005400:	61fb      	str	r3, [r7, #28]
 8005402:	e01f      	b.n	8005444 <osMutexRelease+0x90>
  }
  else if (hMutex == NULL) {
 8005404:	69bb      	ldr	r3, [r7, #24]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d103      	bne.n	8005412 <osMutexRelease+0x5e>
    stat = osErrorParameter;
 800540a:	f06f 0303 	mvn.w	r3, #3
 800540e:	61fb      	str	r3, [r7, #28]
 8005410:	e018      	b.n	8005444 <osMutexRelease+0x90>
  }
  else {
    if (rmtx != 0U) {
 8005412:	697b      	ldr	r3, [r7, #20]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d009      	beq.n	800542c <osMutexRelease+0x78>
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8005418:	69b8      	ldr	r0, [r7, #24]
 800541a:	f001 fb04 	bl	8006a26 <xQueueGiveMutexRecursive>
 800541e:	4603      	mov	r3, r0
 8005420:	2b01      	cmp	r3, #1
 8005422:	d00f      	beq.n	8005444 <osMutexRelease+0x90>
        stat = osErrorResource;
 8005424:	f06f 0302 	mvn.w	r3, #2
 8005428:	61fb      	str	r3, [r7, #28]
 800542a:	e00b      	b.n	8005444 <osMutexRelease+0x90>
      }
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800542c:	2300      	movs	r3, #0
 800542e:	2200      	movs	r2, #0
 8005430:	2100      	movs	r1, #0
 8005432:	69b8      	ldr	r0, [r7, #24]
 8005434:	f001 fbcc 	bl	8006bd0 <xQueueGenericSend>
 8005438:	4603      	mov	r3, r0
 800543a:	2b01      	cmp	r3, #1
 800543c:	d002      	beq.n	8005444 <osMutexRelease+0x90>
        stat = osErrorResource;
 800543e:	f06f 0302 	mvn.w	r3, #2
 8005442:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return (stat);
 8005444:	69fb      	ldr	r3, [r7, #28]
}
 8005446:	4618      	mov	r0, r3
 8005448:	3720      	adds	r7, #32
 800544a:	46bd      	mov	sp, r7
 800544c:	bd80      	pop	{r7, pc}
 800544e:	bf00      	nop
 8005450:	20004f1c 	.word	0x20004f1c

08005454 <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8005454:	b580      	push	{r7, lr}
 8005456:	b08c      	sub	sp, #48	; 0x30
 8005458:	af02      	add	r7, sp, #8
 800545a:	60f8      	str	r0, [r7, #12]
 800545c:	60b9      	str	r1, [r7, #8]
 800545e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8005460:	2300      	movs	r3, #0
 8005462:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005464:	f3ef 8305 	mrs	r3, IPSR
 8005468:	61bb      	str	r3, [r7, #24]
  return(result);
 800546a:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800546c:	2b00      	cmp	r3, #0
 800546e:	f040 8086 	bne.w	800557e <osSemaphoreNew+0x12a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005472:	f3ef 8310 	mrs	r3, PRIMASK
 8005476:	617b      	str	r3, [r7, #20]
  return(result);
 8005478:	697b      	ldr	r3, [r7, #20]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d17f      	bne.n	800557e <osSemaphoreNew+0x12a>
 800547e:	4b42      	ldr	r3, [pc, #264]	; (8005588 <osSemaphoreNew+0x134>)
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	2b02      	cmp	r3, #2
 8005484:	d105      	bne.n	8005492 <osSemaphoreNew+0x3e>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005486:	f3ef 8311 	mrs	r3, BASEPRI
 800548a:	613b      	str	r3, [r7, #16]
  return(result);
 800548c:	693b      	ldr	r3, [r7, #16]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d175      	bne.n	800557e <osSemaphoreNew+0x12a>
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	2b00      	cmp	r3, #0
 8005496:	d072      	beq.n	800557e <osSemaphoreNew+0x12a>
 8005498:	68ba      	ldr	r2, [r7, #8]
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	429a      	cmp	r2, r3
 800549e:	d86e      	bhi.n	800557e <osSemaphoreNew+0x12a>
    mem = -1;
 80054a0:	f04f 33ff 	mov.w	r3, #4294967295
 80054a4:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d015      	beq.n	80054d8 <osSemaphoreNew+0x84>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	689b      	ldr	r3, [r3, #8]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d006      	beq.n	80054c2 <osSemaphoreNew+0x6e>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	68db      	ldr	r3, [r3, #12]
 80054b8:	2b4f      	cmp	r3, #79	; 0x4f
 80054ba:	d902      	bls.n	80054c2 <osSemaphoreNew+0x6e>
        mem = 1;
 80054bc:	2301      	movs	r3, #1
 80054be:	623b      	str	r3, [r7, #32]
 80054c0:	e00c      	b.n	80054dc <osSemaphoreNew+0x88>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	689b      	ldr	r3, [r3, #8]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d108      	bne.n	80054dc <osSemaphoreNew+0x88>
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	68db      	ldr	r3, [r3, #12]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d104      	bne.n	80054dc <osSemaphoreNew+0x88>
          mem = 0;
 80054d2:	2300      	movs	r3, #0
 80054d4:	623b      	str	r3, [r7, #32]
 80054d6:	e001      	b.n	80054dc <osSemaphoreNew+0x88>
        }
      }
    }
    else {
      mem = 0;
 80054d8:	2300      	movs	r3, #0
 80054da:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 80054dc:	6a3b      	ldr	r3, [r7, #32]
 80054de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054e2:	d04c      	beq.n	800557e <osSemaphoreNew+0x12a>
      if (max_count == 1U) {
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	2b01      	cmp	r3, #1
 80054e8:	d128      	bne.n	800553c <osSemaphoreNew+0xe8>
        if (mem == 1) {
 80054ea:	6a3b      	ldr	r3, [r7, #32]
 80054ec:	2b01      	cmp	r3, #1
 80054ee:	d10a      	bne.n	8005506 <osSemaphoreNew+0xb2>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	689b      	ldr	r3, [r3, #8]
 80054f4:	2203      	movs	r2, #3
 80054f6:	9200      	str	r2, [sp, #0]
 80054f8:	2200      	movs	r2, #0
 80054fa:	2100      	movs	r1, #0
 80054fc:	2001      	movs	r0, #1
 80054fe:	f001 f96d 	bl	80067dc <xQueueGenericCreateStatic>
 8005502:	6278      	str	r0, [r7, #36]	; 0x24
 8005504:	e005      	b.n	8005512 <osSemaphoreNew+0xbe>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 8005506:	2203      	movs	r2, #3
 8005508:	2100      	movs	r1, #0
 800550a:	2001      	movs	r0, #1
 800550c:	f001 f9dd 	bl	80068ca <xQueueGenericCreate>
 8005510:	6278      	str	r0, [r7, #36]	; 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8005512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005514:	2b00      	cmp	r3, #0
 8005516:	d022      	beq.n	800555e <osSemaphoreNew+0x10a>
 8005518:	68bb      	ldr	r3, [r7, #8]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d01f      	beq.n	800555e <osSemaphoreNew+0x10a>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800551e:	2300      	movs	r3, #0
 8005520:	2200      	movs	r2, #0
 8005522:	2100      	movs	r1, #0
 8005524:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005526:	f001 fb53 	bl	8006bd0 <xQueueGenericSend>
 800552a:	4603      	mov	r3, r0
 800552c:	2b01      	cmp	r3, #1
 800552e:	d016      	beq.n	800555e <osSemaphoreNew+0x10a>
            vSemaphoreDelete (hSemaphore);
 8005530:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005532:	f001 ffdd 	bl	80074f0 <vQueueDelete>
            hSemaphore = NULL;
 8005536:	2300      	movs	r3, #0
 8005538:	627b      	str	r3, [r7, #36]	; 0x24
 800553a:	e010      	b.n	800555e <osSemaphoreNew+0x10a>
          }
        }
      }
      else {
        if (mem == 1) {
 800553c:	6a3b      	ldr	r3, [r7, #32]
 800553e:	2b01      	cmp	r3, #1
 8005540:	d108      	bne.n	8005554 <osSemaphoreNew+0x100>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	689b      	ldr	r3, [r3, #8]
 8005546:	461a      	mov	r2, r3
 8005548:	68b9      	ldr	r1, [r7, #8]
 800554a:	68f8      	ldr	r0, [r7, #12]
 800554c:	f001 fad5 	bl	8006afa <xQueueCreateCountingSemaphoreStatic>
 8005550:	6278      	str	r0, [r7, #36]	; 0x24
 8005552:	e004      	b.n	800555e <osSemaphoreNew+0x10a>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8005554:	68b9      	ldr	r1, [r7, #8]
 8005556:	68f8      	ldr	r0, [r7, #12]
 8005558:	f001 fb06 	bl	8006b68 <xQueueCreateCountingSemaphore>
 800555c:	6278      	str	r0, [r7, #36]	; 0x24
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800555e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005560:	2b00      	cmp	r3, #0
 8005562:	d00c      	beq.n	800557e <osSemaphoreNew+0x12a>
        if (attr != NULL) {
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d003      	beq.n	8005572 <osSemaphoreNew+0x11e>
          name = attr->name;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	61fb      	str	r3, [r7, #28]
 8005570:	e001      	b.n	8005576 <osSemaphoreNew+0x122>
        } else {
          name = NULL;
 8005572:	2300      	movs	r3, #0
 8005574:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8005576:	69f9      	ldr	r1, [r7, #28]
 8005578:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800557a:	f002 f903 	bl	8007784 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800557e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005580:	4618      	mov	r0, r3
 8005582:	3728      	adds	r7, #40	; 0x28
 8005584:	46bd      	mov	sp, r7
 8005586:	bd80      	pop	{r7, pc}
 8005588:	20004f1c 	.word	0x20004f1c

0800558c <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800558c:	b580      	push	{r7, lr}
 800558e:	b088      	sub	sp, #32
 8005590:	af00      	add	r7, sp, #0
 8005592:	6078      	str	r0, [r7, #4]
 8005594:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800559a:	2300      	movs	r3, #0
 800559c:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 800559e:	69bb      	ldr	r3, [r7, #24]
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d103      	bne.n	80055ac <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 80055a4:	f06f 0303 	mvn.w	r3, #3
 80055a8:	61fb      	str	r3, [r7, #28]
 80055aa:	e04b      	b.n	8005644 <osSemaphoreAcquire+0xb8>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80055ac:	f3ef 8305 	mrs	r3, IPSR
 80055b0:	617b      	str	r3, [r7, #20]
  return(result);
 80055b2:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d10f      	bne.n	80055d8 <osSemaphoreAcquire+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80055b8:	f3ef 8310 	mrs	r3, PRIMASK
 80055bc:	613b      	str	r3, [r7, #16]
  return(result);
 80055be:	693b      	ldr	r3, [r7, #16]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d109      	bne.n	80055d8 <osSemaphoreAcquire+0x4c>
 80055c4:	4b22      	ldr	r3, [pc, #136]	; (8005650 <osSemaphoreAcquire+0xc4>)
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	2b02      	cmp	r3, #2
 80055ca:	d128      	bne.n	800561e <osSemaphoreAcquire+0x92>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80055cc:	f3ef 8311 	mrs	r3, BASEPRI
 80055d0:	60fb      	str	r3, [r7, #12]
  return(result);
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d022      	beq.n	800561e <osSemaphoreAcquire+0x92>
    if (timeout != 0U) {
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d003      	beq.n	80055e6 <osSemaphoreAcquire+0x5a>
      stat = osErrorParameter;
 80055de:	f06f 0303 	mvn.w	r3, #3
 80055e2:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 80055e4:	e02d      	b.n	8005642 <osSemaphoreAcquire+0xb6>
    }
    else {
      yield = pdFALSE;
 80055e6:	2300      	movs	r3, #0
 80055e8:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 80055ea:	f107 0308 	add.w	r3, r7, #8
 80055ee:	461a      	mov	r2, r3
 80055f0:	2100      	movs	r1, #0
 80055f2:	69b8      	ldr	r0, [r7, #24]
 80055f4:	f001 fefc 	bl	80073f0 <xQueueReceiveFromISR>
 80055f8:	4603      	mov	r3, r0
 80055fa:	2b01      	cmp	r3, #1
 80055fc:	d003      	beq.n	8005606 <osSemaphoreAcquire+0x7a>
        stat = osErrorResource;
 80055fe:	f06f 0302 	mvn.w	r3, #2
 8005602:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 8005604:	e01d      	b.n	8005642 <osSemaphoreAcquire+0xb6>
      } else {
        portYIELD_FROM_ISR (yield);
 8005606:	68bb      	ldr	r3, [r7, #8]
 8005608:	2b00      	cmp	r3, #0
 800560a:	d01a      	beq.n	8005642 <osSemaphoreAcquire+0xb6>
 800560c:	4b11      	ldr	r3, [pc, #68]	; (8005654 <osSemaphoreAcquire+0xc8>)
 800560e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005612:	601a      	str	r2, [r3, #0]
 8005614:	f3bf 8f4f 	dsb	sy
 8005618:	f3bf 8f6f 	isb	sy
    if (timeout != 0U) {
 800561c:	e011      	b.n	8005642 <osSemaphoreAcquire+0xb6>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800561e:	6839      	ldr	r1, [r7, #0]
 8005620:	69b8      	ldr	r0, [r7, #24]
 8005622:	f001 fdd9 	bl	80071d8 <xQueueSemaphoreTake>
 8005626:	4603      	mov	r3, r0
 8005628:	2b01      	cmp	r3, #1
 800562a:	d00b      	beq.n	8005644 <osSemaphoreAcquire+0xb8>
      if (timeout != 0U) {
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d003      	beq.n	800563a <osSemaphoreAcquire+0xae>
        stat = osErrorTimeout;
 8005632:	f06f 0301 	mvn.w	r3, #1
 8005636:	61fb      	str	r3, [r7, #28]
 8005638:	e004      	b.n	8005644 <osSemaphoreAcquire+0xb8>
      } else {
        stat = osErrorResource;
 800563a:	f06f 0302 	mvn.w	r3, #2
 800563e:	61fb      	str	r3, [r7, #28]
 8005640:	e000      	b.n	8005644 <osSemaphoreAcquire+0xb8>
    if (timeout != 0U) {
 8005642:	bf00      	nop
      }
    }
  }

  return (stat);
 8005644:	69fb      	ldr	r3, [r7, #28]
}
 8005646:	4618      	mov	r0, r3
 8005648:	3720      	adds	r7, #32
 800564a:	46bd      	mov	sp, r7
 800564c:	bd80      	pop	{r7, pc}
 800564e:	bf00      	nop
 8005650:	20004f1c 	.word	0x20004f1c
 8005654:	e000ed04 	.word	0xe000ed04

08005658 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8005658:	b580      	push	{r7, lr}
 800565a:	b088      	sub	sp, #32
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8005664:	2300      	movs	r3, #0
 8005666:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 8005668:	69bb      	ldr	r3, [r7, #24]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d103      	bne.n	8005676 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800566e:	f06f 0303 	mvn.w	r3, #3
 8005672:	61fb      	str	r3, [r7, #28]
 8005674:	e03e      	b.n	80056f4 <osSemaphoreRelease+0x9c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005676:	f3ef 8305 	mrs	r3, IPSR
 800567a:	617b      	str	r3, [r7, #20]
  return(result);
 800567c:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800567e:	2b00      	cmp	r3, #0
 8005680:	d10f      	bne.n	80056a2 <osSemaphoreRelease+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005682:	f3ef 8310 	mrs	r3, PRIMASK
 8005686:	613b      	str	r3, [r7, #16]
  return(result);
 8005688:	693b      	ldr	r3, [r7, #16]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d109      	bne.n	80056a2 <osSemaphoreRelease+0x4a>
 800568e:	4b1c      	ldr	r3, [pc, #112]	; (8005700 <osSemaphoreRelease+0xa8>)
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	2b02      	cmp	r3, #2
 8005694:	d120      	bne.n	80056d8 <osSemaphoreRelease+0x80>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005696:	f3ef 8311 	mrs	r3, BASEPRI
 800569a:	60fb      	str	r3, [r7, #12]
  return(result);
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d01a      	beq.n	80056d8 <osSemaphoreRelease+0x80>
    yield = pdFALSE;
 80056a2:	2300      	movs	r3, #0
 80056a4:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80056a6:	f107 0308 	add.w	r3, r7, #8
 80056aa:	4619      	mov	r1, r3
 80056ac:	69b8      	ldr	r0, [r7, #24]
 80056ae:	f001 fc25 	bl	8006efc <xQueueGiveFromISR>
 80056b2:	4603      	mov	r3, r0
 80056b4:	2b01      	cmp	r3, #1
 80056b6:	d003      	beq.n	80056c0 <osSemaphoreRelease+0x68>
      stat = osErrorResource;
 80056b8:	f06f 0302 	mvn.w	r3, #2
 80056bc:	61fb      	str	r3, [r7, #28]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80056be:	e018      	b.n	80056f2 <osSemaphoreRelease+0x9a>
    } else {
      portYIELD_FROM_ISR (yield);
 80056c0:	68bb      	ldr	r3, [r7, #8]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d015      	beq.n	80056f2 <osSemaphoreRelease+0x9a>
 80056c6:	4b0f      	ldr	r3, [pc, #60]	; (8005704 <osSemaphoreRelease+0xac>)
 80056c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80056cc:	601a      	str	r2, [r3, #0]
 80056ce:	f3bf 8f4f 	dsb	sy
 80056d2:	f3bf 8f6f 	isb	sy
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80056d6:	e00c      	b.n	80056f2 <osSemaphoreRelease+0x9a>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80056d8:	2300      	movs	r3, #0
 80056da:	2200      	movs	r2, #0
 80056dc:	2100      	movs	r1, #0
 80056de:	69b8      	ldr	r0, [r7, #24]
 80056e0:	f001 fa76 	bl	8006bd0 <xQueueGenericSend>
 80056e4:	4603      	mov	r3, r0
 80056e6:	2b01      	cmp	r3, #1
 80056e8:	d004      	beq.n	80056f4 <osSemaphoreRelease+0x9c>
      stat = osErrorResource;
 80056ea:	f06f 0302 	mvn.w	r3, #2
 80056ee:	61fb      	str	r3, [r7, #28]
 80056f0:	e000      	b.n	80056f4 <osSemaphoreRelease+0x9c>
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80056f2:	bf00      	nop
    }
  }

  return (stat);
 80056f4:	69fb      	ldr	r3, [r7, #28]
}
 80056f6:	4618      	mov	r0, r3
 80056f8:	3720      	adds	r7, #32
 80056fa:	46bd      	mov	sp, r7
 80056fc:	bd80      	pop	{r7, pc}
 80056fe:	bf00      	nop
 8005700:	20004f1c 	.word	0x20004f1c
 8005704:	e000ed04 	.word	0xe000ed04

08005708 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8005708:	b580      	push	{r7, lr}
 800570a:	b08c      	sub	sp, #48	; 0x30
 800570c:	af02      	add	r7, sp, #8
 800570e:	60f8      	str	r0, [r7, #12]
 8005710:	60b9      	str	r1, [r7, #8]
 8005712:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8005714:	2300      	movs	r3, #0
 8005716:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005718:	f3ef 8305 	mrs	r3, IPSR
 800571c:	61bb      	str	r3, [r7, #24]
  return(result);
 800571e:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8005720:	2b00      	cmp	r3, #0
 8005722:	d16f      	bne.n	8005804 <osMessageQueueNew+0xfc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005724:	f3ef 8310 	mrs	r3, PRIMASK
 8005728:	617b      	str	r3, [r7, #20]
  return(result);
 800572a:	697b      	ldr	r3, [r7, #20]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d169      	bne.n	8005804 <osMessageQueueNew+0xfc>
 8005730:	4b37      	ldr	r3, [pc, #220]	; (8005810 <osMessageQueueNew+0x108>)
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	2b02      	cmp	r3, #2
 8005736:	d105      	bne.n	8005744 <osMessageQueueNew+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005738:	f3ef 8311 	mrs	r3, BASEPRI
 800573c:	613b      	str	r3, [r7, #16]
  return(result);
 800573e:	693b      	ldr	r3, [r7, #16]
 8005740:	2b00      	cmp	r3, #0
 8005742:	d15f      	bne.n	8005804 <osMessageQueueNew+0xfc>
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d05c      	beq.n	8005804 <osMessageQueueNew+0xfc>
 800574a:	68bb      	ldr	r3, [r7, #8]
 800574c:	2b00      	cmp	r3, #0
 800574e:	d059      	beq.n	8005804 <osMessageQueueNew+0xfc>
    mem = -1;
 8005750:	f04f 33ff 	mov.w	r3, #4294967295
 8005754:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2b00      	cmp	r3, #0
 800575a:	d029      	beq.n	80057b0 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	689b      	ldr	r3, [r3, #8]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d012      	beq.n	800578a <osMessageQueueNew+0x82>
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	68db      	ldr	r3, [r3, #12]
 8005768:	2b4f      	cmp	r3, #79	; 0x4f
 800576a:	d90e      	bls.n	800578a <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005770:	2b00      	cmp	r3, #0
 8005772:	d00a      	beq.n	800578a <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	695a      	ldr	r2, [r3, #20]
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	68b9      	ldr	r1, [r7, #8]
 800577c:	fb01 f303 	mul.w	r3, r1, r3
 8005780:	429a      	cmp	r2, r3
 8005782:	d302      	bcc.n	800578a <osMessageQueueNew+0x82>
        mem = 1;
 8005784:	2301      	movs	r3, #1
 8005786:	623b      	str	r3, [r7, #32]
 8005788:	e014      	b.n	80057b4 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	689b      	ldr	r3, [r3, #8]
 800578e:	2b00      	cmp	r3, #0
 8005790:	d110      	bne.n	80057b4 <osMessageQueueNew+0xac>
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	68db      	ldr	r3, [r3, #12]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d10c      	bne.n	80057b4 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d108      	bne.n	80057b4 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	695b      	ldr	r3, [r3, #20]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d104      	bne.n	80057b4 <osMessageQueueNew+0xac>
          mem = 0;
 80057aa:	2300      	movs	r3, #0
 80057ac:	623b      	str	r3, [r7, #32]
 80057ae:	e001      	b.n	80057b4 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 80057b0:	2300      	movs	r3, #0
 80057b2:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 80057b4:	6a3b      	ldr	r3, [r7, #32]
 80057b6:	2b01      	cmp	r3, #1
 80057b8:	d10b      	bne.n	80057d2 <osMessageQueueNew+0xca>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	691a      	ldr	r2, [r3, #16]
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	689b      	ldr	r3, [r3, #8]
 80057c2:	2100      	movs	r1, #0
 80057c4:	9100      	str	r1, [sp, #0]
 80057c6:	68b9      	ldr	r1, [r7, #8]
 80057c8:	68f8      	ldr	r0, [r7, #12]
 80057ca:	f001 f807 	bl	80067dc <xQueueGenericCreateStatic>
 80057ce:	6278      	str	r0, [r7, #36]	; 0x24
 80057d0:	e008      	b.n	80057e4 <osMessageQueueNew+0xdc>
    }
    else {
      if (mem == 0) {
 80057d2:	6a3b      	ldr	r3, [r7, #32]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d105      	bne.n	80057e4 <osMessageQueueNew+0xdc>
        hQueue = xQueueCreate (msg_count, msg_size);
 80057d8:	2200      	movs	r2, #0
 80057da:	68b9      	ldr	r1, [r7, #8]
 80057dc:	68f8      	ldr	r0, [r7, #12]
 80057de:	f001 f874 	bl	80068ca <xQueueGenericCreate>
 80057e2:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80057e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d00c      	beq.n	8005804 <osMessageQueueNew+0xfc>
      if (attr != NULL) {
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d003      	beq.n	80057f8 <osMessageQueueNew+0xf0>
        name = attr->name;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	61fb      	str	r3, [r7, #28]
 80057f6:	e001      	b.n	80057fc <osMessageQueueNew+0xf4>
      } else {
        name = NULL;
 80057f8:	2300      	movs	r3, #0
 80057fa:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 80057fc:	69f9      	ldr	r1, [r7, #28]
 80057fe:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005800:	f001 ffc0 	bl	8007784 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8005804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005806:	4618      	mov	r0, r3
 8005808:	3728      	adds	r7, #40	; 0x28
 800580a:	46bd      	mov	sp, r7
 800580c:	bd80      	pop	{r7, pc}
 800580e:	bf00      	nop
 8005810:	20004f1c 	.word	0x20004f1c

08005814 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8005814:	b580      	push	{r7, lr}
 8005816:	b08a      	sub	sp, #40	; 0x28
 8005818:	af00      	add	r7, sp, #0
 800581a:	60f8      	str	r0, [r7, #12]
 800581c:	60b9      	str	r1, [r7, #8]
 800581e:	603b      	str	r3, [r7, #0]
 8005820:	4613      	mov	r3, r2
 8005822:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8005828:	2300      	movs	r3, #0
 800582a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800582c:	f3ef 8305 	mrs	r3, IPSR
 8005830:	61fb      	str	r3, [r7, #28]
  return(result);
 8005832:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8005834:	2b00      	cmp	r3, #0
 8005836:	d10f      	bne.n	8005858 <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005838:	f3ef 8310 	mrs	r3, PRIMASK
 800583c:	61bb      	str	r3, [r7, #24]
  return(result);
 800583e:	69bb      	ldr	r3, [r7, #24]
 8005840:	2b00      	cmp	r3, #0
 8005842:	d109      	bne.n	8005858 <osMessageQueuePut+0x44>
 8005844:	4b2b      	ldr	r3, [pc, #172]	; (80058f4 <osMessageQueuePut+0xe0>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	2b02      	cmp	r3, #2
 800584a:	d12e      	bne.n	80058aa <osMessageQueuePut+0x96>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800584c:	f3ef 8311 	mrs	r3, BASEPRI
 8005850:	617b      	str	r3, [r7, #20]
  return(result);
 8005852:	697b      	ldr	r3, [r7, #20]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d028      	beq.n	80058aa <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005858:	6a3b      	ldr	r3, [r7, #32]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d005      	beq.n	800586a <osMessageQueuePut+0x56>
 800585e:	68bb      	ldr	r3, [r7, #8]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d002      	beq.n	800586a <osMessageQueuePut+0x56>
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d003      	beq.n	8005872 <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 800586a:	f06f 0303 	mvn.w	r3, #3
 800586e:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005870:	e039      	b.n	80058e6 <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 8005872:	2300      	movs	r3, #0
 8005874:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8005876:	f107 0210 	add.w	r2, r7, #16
 800587a:	2300      	movs	r3, #0
 800587c:	68b9      	ldr	r1, [r7, #8]
 800587e:	6a38      	ldr	r0, [r7, #32]
 8005880:	f001 faa4 	bl	8006dcc <xQueueGenericSendFromISR>
 8005884:	4603      	mov	r3, r0
 8005886:	2b01      	cmp	r3, #1
 8005888:	d003      	beq.n	8005892 <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 800588a:	f06f 0302 	mvn.w	r3, #2
 800588e:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005890:	e029      	b.n	80058e6 <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 8005892:	693b      	ldr	r3, [r7, #16]
 8005894:	2b00      	cmp	r3, #0
 8005896:	d026      	beq.n	80058e6 <osMessageQueuePut+0xd2>
 8005898:	4b17      	ldr	r3, [pc, #92]	; (80058f8 <osMessageQueuePut+0xe4>)
 800589a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800589e:	601a      	str	r2, [r3, #0]
 80058a0:	f3bf 8f4f 	dsb	sy
 80058a4:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80058a8:	e01d      	b.n	80058e6 <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80058aa:	6a3b      	ldr	r3, [r7, #32]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d002      	beq.n	80058b6 <osMessageQueuePut+0xa2>
 80058b0:	68bb      	ldr	r3, [r7, #8]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d103      	bne.n	80058be <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 80058b6:	f06f 0303 	mvn.w	r3, #3
 80058ba:	627b      	str	r3, [r7, #36]	; 0x24
 80058bc:	e014      	b.n	80058e8 <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80058be:	2300      	movs	r3, #0
 80058c0:	683a      	ldr	r2, [r7, #0]
 80058c2:	68b9      	ldr	r1, [r7, #8]
 80058c4:	6a38      	ldr	r0, [r7, #32]
 80058c6:	f001 f983 	bl	8006bd0 <xQueueGenericSend>
 80058ca:	4603      	mov	r3, r0
 80058cc:	2b01      	cmp	r3, #1
 80058ce:	d00b      	beq.n	80058e8 <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d003      	beq.n	80058de <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 80058d6:	f06f 0301 	mvn.w	r3, #1
 80058da:	627b      	str	r3, [r7, #36]	; 0x24
 80058dc:	e004      	b.n	80058e8 <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 80058de:	f06f 0302 	mvn.w	r3, #2
 80058e2:	627b      	str	r3, [r7, #36]	; 0x24
 80058e4:	e000      	b.n	80058e8 <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80058e6:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 80058e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80058ea:	4618      	mov	r0, r3
 80058ec:	3728      	adds	r7, #40	; 0x28
 80058ee:	46bd      	mov	sp, r7
 80058f0:	bd80      	pop	{r7, pc}
 80058f2:	bf00      	nop
 80058f4:	20004f1c 	.word	0x20004f1c
 80058f8:	e000ed04 	.word	0xe000ed04

080058fc <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80058fc:	b580      	push	{r7, lr}
 80058fe:	b08a      	sub	sp, #40	; 0x28
 8005900:	af00      	add	r7, sp, #0
 8005902:	60f8      	str	r0, [r7, #12]
 8005904:	60b9      	str	r1, [r7, #8]
 8005906:	607a      	str	r2, [r7, #4]
 8005908:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800590e:	2300      	movs	r3, #0
 8005910:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005912:	f3ef 8305 	mrs	r3, IPSR
 8005916:	61fb      	str	r3, [r7, #28]
  return(result);
 8005918:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 800591a:	2b00      	cmp	r3, #0
 800591c:	d10f      	bne.n	800593e <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800591e:	f3ef 8310 	mrs	r3, PRIMASK
 8005922:	61bb      	str	r3, [r7, #24]
  return(result);
 8005924:	69bb      	ldr	r3, [r7, #24]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d109      	bne.n	800593e <osMessageQueueGet+0x42>
 800592a:	4b2b      	ldr	r3, [pc, #172]	; (80059d8 <osMessageQueueGet+0xdc>)
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	2b02      	cmp	r3, #2
 8005930:	d12e      	bne.n	8005990 <osMessageQueueGet+0x94>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005932:	f3ef 8311 	mrs	r3, BASEPRI
 8005936:	617b      	str	r3, [r7, #20]
  return(result);
 8005938:	697b      	ldr	r3, [r7, #20]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d028      	beq.n	8005990 <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800593e:	6a3b      	ldr	r3, [r7, #32]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d005      	beq.n	8005950 <osMessageQueueGet+0x54>
 8005944:	68bb      	ldr	r3, [r7, #8]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d002      	beq.n	8005950 <osMessageQueueGet+0x54>
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	2b00      	cmp	r3, #0
 800594e:	d003      	beq.n	8005958 <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 8005950:	f06f 0303 	mvn.w	r3, #3
 8005954:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005956:	e038      	b.n	80059ca <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 8005958:	2300      	movs	r3, #0
 800595a:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800595c:	f107 0310 	add.w	r3, r7, #16
 8005960:	461a      	mov	r2, r3
 8005962:	68b9      	ldr	r1, [r7, #8]
 8005964:	6a38      	ldr	r0, [r7, #32]
 8005966:	f001 fd43 	bl	80073f0 <xQueueReceiveFromISR>
 800596a:	4603      	mov	r3, r0
 800596c:	2b01      	cmp	r3, #1
 800596e:	d003      	beq.n	8005978 <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 8005970:	f06f 0302 	mvn.w	r3, #2
 8005974:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005976:	e028      	b.n	80059ca <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 8005978:	693b      	ldr	r3, [r7, #16]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d025      	beq.n	80059ca <osMessageQueueGet+0xce>
 800597e:	4b17      	ldr	r3, [pc, #92]	; (80059dc <osMessageQueueGet+0xe0>)
 8005980:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005984:	601a      	str	r2, [r3, #0]
 8005986:	f3bf 8f4f 	dsb	sy
 800598a:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800598e:	e01c      	b.n	80059ca <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8005990:	6a3b      	ldr	r3, [r7, #32]
 8005992:	2b00      	cmp	r3, #0
 8005994:	d002      	beq.n	800599c <osMessageQueueGet+0xa0>
 8005996:	68bb      	ldr	r3, [r7, #8]
 8005998:	2b00      	cmp	r3, #0
 800599a:	d103      	bne.n	80059a4 <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 800599c:	f06f 0303 	mvn.w	r3, #3
 80059a0:	627b      	str	r3, [r7, #36]	; 0x24
 80059a2:	e013      	b.n	80059cc <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80059a4:	683a      	ldr	r2, [r7, #0]
 80059a6:	68b9      	ldr	r1, [r7, #8]
 80059a8:	6a38      	ldr	r0, [r7, #32]
 80059aa:	f001 fb35 	bl	8007018 <xQueueReceive>
 80059ae:	4603      	mov	r3, r0
 80059b0:	2b01      	cmp	r3, #1
 80059b2:	d00b      	beq.n	80059cc <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d003      	beq.n	80059c2 <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 80059ba:	f06f 0301 	mvn.w	r3, #1
 80059be:	627b      	str	r3, [r7, #36]	; 0x24
 80059c0:	e004      	b.n	80059cc <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 80059c2:	f06f 0302 	mvn.w	r3, #2
 80059c6:	627b      	str	r3, [r7, #36]	; 0x24
 80059c8:	e000      	b.n	80059cc <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80059ca:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 80059cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80059ce:	4618      	mov	r0, r3
 80059d0:	3728      	adds	r7, #40	; 0x28
 80059d2:	46bd      	mov	sp, r7
 80059d4:	bd80      	pop	{r7, pc}
 80059d6:	bf00      	nop
 80059d8:	20004f1c 	.word	0x20004f1c
 80059dc:	e000ed04 	.word	0xe000ed04

080059e0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80059e0:	b480      	push	{r7}
 80059e2:	b085      	sub	sp, #20
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	60f8      	str	r0, [r7, #12]
 80059e8:	60b9      	str	r1, [r7, #8]
 80059ea:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	4a06      	ldr	r2, [pc, #24]	; (8005a08 <vApplicationGetIdleTaskMemory+0x28>)
 80059f0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80059f2:	68bb      	ldr	r3, [r7, #8]
 80059f4:	4a05      	ldr	r2, [pc, #20]	; (8005a0c <vApplicationGetIdleTaskMemory+0x2c>)
 80059f6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2280      	movs	r2, #128	; 0x80
 80059fc:	601a      	str	r2, [r3, #0]
}
 80059fe:	bf00      	nop
 8005a00:	3714      	adds	r7, #20
 8005a02:	46bd      	mov	sp, r7
 8005a04:	bc80      	pop	{r7}
 8005a06:	4770      	bx	lr
 8005a08:	20004f20 	.word	0x20004f20
 8005a0c:	20004fc8 	.word	0x20004fc8

08005a10 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005a10:	b480      	push	{r7}
 8005a12:	b085      	sub	sp, #20
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	60f8      	str	r0, [r7, #12]
 8005a18:	60b9      	str	r1, [r7, #8]
 8005a1a:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	4a07      	ldr	r2, [pc, #28]	; (8005a3c <vApplicationGetTimerTaskMemory+0x2c>)
 8005a20:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005a22:	68bb      	ldr	r3, [r7, #8]
 8005a24:	4a06      	ldr	r2, [pc, #24]	; (8005a40 <vApplicationGetTimerTaskMemory+0x30>)
 8005a26:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005a2e:	601a      	str	r2, [r3, #0]
}
 8005a30:	bf00      	nop
 8005a32:	3714      	adds	r7, #20
 8005a34:	46bd      	mov	sp, r7
 8005a36:	bc80      	pop	{r7}
 8005a38:	4770      	bx	lr
 8005a3a:	bf00      	nop
 8005a3c:	200051c8 	.word	0x200051c8
 8005a40:	20005270 	.word	0x20005270

08005a44 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 8005a44:	b580      	push	{r7, lr}
 8005a46:	b086      	sub	sp, #24
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d10a      	bne.n	8005a68 <xEventGroupCreateStatic+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005a52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a56:	f383 8811 	msr	BASEPRI, r3
 8005a5a:	f3bf 8f6f 	isb	sy
 8005a5e:	f3bf 8f4f 	dsb	sy
 8005a62:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005a64:	bf00      	nop
 8005a66:	e7fe      	b.n	8005a66 <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 8005a68:	2320      	movs	r3, #32
 8005a6a:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 8005a6c:	68bb      	ldr	r3, [r7, #8]
 8005a6e:	2b20      	cmp	r3, #32
 8005a70:	d00a      	beq.n	8005a88 <xEventGroupCreateStatic+0x44>
	__asm volatile
 8005a72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a76:	f383 8811 	msr	BASEPRI, r3
 8005a7a:	f3bf 8f6f 	isb	sy
 8005a7e:	f3bf 8f4f 	dsb	sy
 8005a82:	60fb      	str	r3, [r7, #12]
}
 8005a84:	bf00      	nop
 8005a86:	e7fe      	b.n	8005a86 <xEventGroupCreateStatic+0x42>
		}
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 EventGroup_t and StaticEventGroup_t are guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 8005a8c:	697b      	ldr	r3, [r7, #20]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d00a      	beq.n	8005aa8 <xEventGroupCreateStatic+0x64>
		{
			pxEventBits->uxEventBits = 0;
 8005a92:	697b      	ldr	r3, [r7, #20]
 8005a94:	2200      	movs	r2, #0
 8005a96:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8005a98:	697b      	ldr	r3, [r7, #20]
 8005a9a:	3304      	adds	r3, #4
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	f000 fb97 	bl	80061d0 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 8005aa2:	697b      	ldr	r3, [r7, #20]
 8005aa4:	2201      	movs	r2, #1
 8005aa6:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return ( EventGroupHandle_t ) pxEventBits;
 8005aa8:	697b      	ldr	r3, [r7, #20]
	}
 8005aaa:	4618      	mov	r0, r3
 8005aac:	3718      	adds	r7, #24
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	bd80      	pop	{r7, pc}

08005ab2 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8005ab2:	b580      	push	{r7, lr}
 8005ab4:	b082      	sub	sp, #8
 8005ab6:	af00      	add	r7, sp, #0
	EventGroup_t *pxEventBits;

		/* Allocate the event group. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) );
 8005ab8:	2020      	movs	r0, #32
 8005aba:	f000 f9b1 	bl	8005e20 <pvPortMalloc>
 8005abe:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d00a      	beq.n	8005adc <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	2200      	movs	r2, #0
 8005aca:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	3304      	adds	r3, #4
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	f000 fb7d 	bl	80061d0 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2200      	movs	r2, #0
 8005ada:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return ( EventGroupHandle_t ) pxEventBits;
 8005adc:	687b      	ldr	r3, [r7, #4]
	}
 8005ade:	4618      	mov	r0, r3
 8005ae0:	3708      	adds	r7, #8
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	bd80      	pop	{r7, pc}
	...

08005ae8 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b090      	sub	sp, #64	; 0x40
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	60f8      	str	r0, [r7, #12]
 8005af0:	60b9      	str	r1, [r7, #8]
 8005af2:	607a      	str	r2, [r7, #4]
 8005af4:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 8005afa:	2300      	movs	r3, #0
 8005afc:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 8005afe:	2300      	movs	r3, #0
 8005b00:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d10a      	bne.n	8005b1e <xEventGroupWaitBits+0x36>
	__asm volatile
 8005b08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b0c:	f383 8811 	msr	BASEPRI, r3
 8005b10:	f3bf 8f6f 	isb	sy
 8005b14:	f3bf 8f4f 	dsb	sy
 8005b18:	623b      	str	r3, [r7, #32]
}
 8005b1a:	bf00      	nop
 8005b1c:	e7fe      	b.n	8005b1c <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8005b1e:	68bb      	ldr	r3, [r7, #8]
 8005b20:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d00a      	beq.n	8005b3e <xEventGroupWaitBits+0x56>
	__asm volatile
 8005b28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b2c:	f383 8811 	msr	BASEPRI, r3
 8005b30:	f3bf 8f6f 	isb	sy
 8005b34:	f3bf 8f4f 	dsb	sy
 8005b38:	61fb      	str	r3, [r7, #28]
}
 8005b3a:	bf00      	nop
 8005b3c:	e7fe      	b.n	8005b3c <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 8005b3e:	68bb      	ldr	r3, [r7, #8]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d10a      	bne.n	8005b5a <xEventGroupWaitBits+0x72>
	__asm volatile
 8005b44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b48:	f383 8811 	msr	BASEPRI, r3
 8005b4c:	f3bf 8f6f 	isb	sy
 8005b50:	f3bf 8f4f 	dsb	sy
 8005b54:	61bb      	str	r3, [r7, #24]
}
 8005b56:	bf00      	nop
 8005b58:	e7fe      	b.n	8005b58 <xEventGroupWaitBits+0x70>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005b5a:	f002 fe13 	bl	8008784 <xTaskGetSchedulerState>
 8005b5e:	4603      	mov	r3, r0
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d102      	bne.n	8005b6a <xEventGroupWaitBits+0x82>
 8005b64:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d101      	bne.n	8005b6e <xEventGroupWaitBits+0x86>
 8005b6a:	2301      	movs	r3, #1
 8005b6c:	e000      	b.n	8005b70 <xEventGroupWaitBits+0x88>
 8005b6e:	2300      	movs	r3, #0
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d10a      	bne.n	8005b8a <xEventGroupWaitBits+0xa2>
	__asm volatile
 8005b74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b78:	f383 8811 	msr	BASEPRI, r3
 8005b7c:	f3bf 8f6f 	isb	sy
 8005b80:	f3bf 8f4f 	dsb	sy
 8005b84:	617b      	str	r3, [r7, #20]
}
 8005b86:	bf00      	nop
 8005b88:	e7fe      	b.n	8005b88 <xEventGroupWaitBits+0xa0>
	}
	#endif

	vTaskSuspendAll();
 8005b8a:	f002 f94b 	bl	8007e24 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8005b8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8005b94:	683a      	ldr	r2, [r7, #0]
 8005b96:	68b9      	ldr	r1, [r7, #8]
 8005b98:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005b9a:	f000 f90b 	bl	8005db4 <prvTestWaitCondition>
 8005b9e:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 8005ba0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d00e      	beq.n	8005bc4 <xEventGroupWaitBits+0xdc>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 8005ba6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ba8:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 8005baa:	2300      	movs	r3, #0
 8005bac:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d028      	beq.n	8005c06 <xEventGroupWaitBits+0x11e>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8005bb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005bb6:	681a      	ldr	r2, [r3, #0]
 8005bb8:	68bb      	ldr	r3, [r7, #8]
 8005bba:	43db      	mvns	r3, r3
 8005bbc:	401a      	ands	r2, r3
 8005bbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005bc0:	601a      	str	r2, [r3, #0]
 8005bc2:	e020      	b.n	8005c06 <xEventGroupWaitBits+0x11e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8005bc4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d104      	bne.n	8005bd4 <xEventGroupWaitBits+0xec>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8005bca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bcc:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 8005bce:	2301      	movs	r3, #1
 8005bd0:	633b      	str	r3, [r7, #48]	; 0x30
 8005bd2:	e018      	b.n	8005c06 <xEventGroupWaitBits+0x11e>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d003      	beq.n	8005be2 <xEventGroupWaitBits+0xfa>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8005bda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bdc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005be0:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d003      	beq.n	8005bf0 <xEventGroupWaitBits+0x108>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8005be8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bea:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005bee:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8005bf0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005bf2:	1d18      	adds	r0, r3, #4
 8005bf4:	68ba      	ldr	r2, [r7, #8]
 8005bf6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bf8:	4313      	orrs	r3, r2
 8005bfa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005bfc:	4619      	mov	r1, r3
 8005bfe:	f002 fb23 	bl	8008248 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 8005c02:	2300      	movs	r3, #0
 8005c04:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8005c06:	f002 f91b 	bl	8007e40 <xTaskResumeAll>
 8005c0a:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 8005c0c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d031      	beq.n	8005c76 <xEventGroupWaitBits+0x18e>
	{
		if( xAlreadyYielded == pdFALSE )
 8005c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d107      	bne.n	8005c28 <xEventGroupWaitBits+0x140>
		{
			portYIELD_WITHIN_API();
 8005c18:	4b19      	ldr	r3, [pc, #100]	; (8005c80 <xEventGroupWaitBits+0x198>)
 8005c1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c1e:	601a      	str	r2, [r3, #0]
 8005c20:	f3bf 8f4f 	dsb	sy
 8005c24:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8005c28:	f002 ff2c 	bl	8008a84 <uxTaskResetEventItemValue>
 8005c2c:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8005c2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d11a      	bne.n	8005c6e <xEventGroupWaitBits+0x186>
		{
			taskENTER_CRITICAL();
 8005c38:	f000 fc68 	bl	800650c <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8005c3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8005c42:	683a      	ldr	r2, [r7, #0]
 8005c44:	68b9      	ldr	r1, [r7, #8]
 8005c46:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8005c48:	f000 f8b4 	bl	8005db4 <prvTestWaitCondition>
 8005c4c:	4603      	mov	r3, r0
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d009      	beq.n	8005c66 <xEventGroupWaitBits+0x17e>
				{
					if( xClearOnExit != pdFALSE )
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d006      	beq.n	8005c66 <xEventGroupWaitBits+0x17e>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8005c58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c5a:	681a      	ldr	r2, [r3, #0]
 8005c5c:	68bb      	ldr	r3, [r7, #8]
 8005c5e:	43db      	mvns	r3, r3
 8005c60:	401a      	ands	r2, r3
 8005c62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c64:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 8005c66:	2301      	movs	r3, #1
 8005c68:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 8005c6a:	f000 fc7f 	bl	800656c <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8005c6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c70:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005c74:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 8005c76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8005c78:	4618      	mov	r0, r3
 8005c7a:	3740      	adds	r7, #64	; 0x40
 8005c7c:	46bd      	mov	sp, r7
 8005c7e:	bd80      	pop	{r7, pc}
 8005c80:	e000ed04 	.word	0xe000ed04

08005c84 <xEventGroupSetBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b08e      	sub	sp, #56	; 0x38
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
 8005c8c:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t *pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8005c8e:	2300      	movs	r3, #0
 8005c90:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 8005c96:	2300      	movs	r3, #0
 8005c98:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d10a      	bne.n	8005cb6 <xEventGroupSetBits+0x32>
	__asm volatile
 8005ca0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ca4:	f383 8811 	msr	BASEPRI, r3
 8005ca8:	f3bf 8f6f 	isb	sy
 8005cac:	f3bf 8f4f 	dsb	sy
 8005cb0:	613b      	str	r3, [r7, #16]
}
 8005cb2:	bf00      	nop
 8005cb4:	e7fe      	b.n	8005cb4 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d00a      	beq.n	8005cd6 <xEventGroupSetBits+0x52>
	__asm volatile
 8005cc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cc4:	f383 8811 	msr	BASEPRI, r3
 8005cc8:	f3bf 8f6f 	isb	sy
 8005ccc:	f3bf 8f4f 	dsb	sy
 8005cd0:	60fb      	str	r3, [r7, #12]
}
 8005cd2:	bf00      	nop
 8005cd4:	e7fe      	b.n	8005cd4 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8005cd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cd8:	3304      	adds	r3, #4
 8005cda:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cde:	3308      	adds	r3, #8
 8005ce0:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 8005ce2:	f002 f89f 	bl	8007e24 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8005ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ce8:	68db      	ldr	r3, [r3, #12]
 8005cea:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8005cec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cee:	681a      	ldr	r2, [r3, #0]
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	431a      	orrs	r2, r3
 8005cf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cf6:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8005cf8:	e03c      	b.n	8005d74 <xEventGroupSetBits+0xf0>
		{
			pxNext = listGET_NEXT( pxListItem );
 8005cfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005cfc:	685b      	ldr	r3, [r3, #4]
 8005cfe:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8005d00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 8005d06:	2300      	movs	r3, #0
 8005d08:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8005d0a:	69bb      	ldr	r3, [r7, #24]
 8005d0c:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8005d10:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8005d12:	69bb      	ldr	r3, [r7, #24]
 8005d14:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005d18:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8005d1a:	697b      	ldr	r3, [r7, #20]
 8005d1c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d108      	bne.n	8005d36 <xEventGroupSetBits+0xb2>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8005d24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d26:	681a      	ldr	r2, [r3, #0]
 8005d28:	69bb      	ldr	r3, [r7, #24]
 8005d2a:	4013      	ands	r3, r2
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d00b      	beq.n	8005d48 <xEventGroupSetBits+0xc4>
				{
					xMatchFound = pdTRUE;
 8005d30:	2301      	movs	r3, #1
 8005d32:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005d34:	e008      	b.n	8005d48 <xEventGroupSetBits+0xc4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8005d36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d38:	681a      	ldr	r2, [r3, #0]
 8005d3a:	69bb      	ldr	r3, [r7, #24]
 8005d3c:	4013      	ands	r3, r2
 8005d3e:	69ba      	ldr	r2, [r7, #24]
 8005d40:	429a      	cmp	r2, r3
 8005d42:	d101      	bne.n	8005d48 <xEventGroupSetBits+0xc4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8005d44:	2301      	movs	r3, #1
 8005d46:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8005d48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d010      	beq.n	8005d70 <xEventGroupSetBits+0xec>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8005d4e:	697b      	ldr	r3, [r7, #20]
 8005d50:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d003      	beq.n	8005d60 <xEventGroupSetBits+0xdc>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8005d58:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005d5a:	69bb      	ldr	r3, [r7, #24]
 8005d5c:	4313      	orrs	r3, r2
 8005d5e:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8005d60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005d68:	4619      	mov	r1, r3
 8005d6a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8005d6c:	f002 fb38 	bl	80083e0 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8005d70:	69fb      	ldr	r3, [r7, #28]
 8005d72:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 8005d74:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005d76:	6a3b      	ldr	r3, [r7, #32]
 8005d78:	429a      	cmp	r2, r3
 8005d7a:	d1be      	bne.n	8005cfa <xEventGroupSetBits+0x76>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8005d7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d7e:	681a      	ldr	r2, [r3, #0]
 8005d80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d82:	43db      	mvns	r3, r3
 8005d84:	401a      	ands	r2, r3
 8005d86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d88:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8005d8a:	f002 f859 	bl	8007e40 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8005d8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d90:	681b      	ldr	r3, [r3, #0]
}
 8005d92:	4618      	mov	r0, r3
 8005d94:	3738      	adds	r7, #56	; 0x38
 8005d96:	46bd      	mov	sp, r7
 8005d98:	bd80      	pop	{r7, pc}

08005d9a <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 8005d9a:	b580      	push	{r7, lr}
 8005d9c:	b082      	sub	sp, #8
 8005d9e:	af00      	add	r7, sp, #0
 8005da0:	6078      	str	r0, [r7, #4]
 8005da2:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet );
 8005da4:	6839      	ldr	r1, [r7, #0]
 8005da6:	6878      	ldr	r0, [r7, #4]
 8005da8:	f7ff ff6c 	bl	8005c84 <xEventGroupSetBits>
}
 8005dac:	bf00      	nop
 8005dae:	3708      	adds	r7, #8
 8005db0:	46bd      	mov	sp, r7
 8005db2:	bd80      	pop	{r7, pc}

08005db4 <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear );
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 8005db4:	b480      	push	{r7}
 8005db6:	b087      	sub	sp, #28
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	60f8      	str	r0, [r7, #12]
 8005dbc:	60b9      	str	r1, [r7, #8]
 8005dbe:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d107      	bne.n	8005dda <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8005dca:	68fa      	ldr	r2, [r7, #12]
 8005dcc:	68bb      	ldr	r3, [r7, #8]
 8005dce:	4013      	ands	r3, r2
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d00a      	beq.n	8005dea <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8005dd4:	2301      	movs	r3, #1
 8005dd6:	617b      	str	r3, [r7, #20]
 8005dd8:	e007      	b.n	8005dea <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8005dda:	68fa      	ldr	r2, [r7, #12]
 8005ddc:	68bb      	ldr	r3, [r7, #8]
 8005dde:	4013      	ands	r3, r2
 8005de0:	68ba      	ldr	r2, [r7, #8]
 8005de2:	429a      	cmp	r2, r3
 8005de4:	d101      	bne.n	8005dea <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8005de6:	2301      	movs	r3, #1
 8005de8:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8005dea:	697b      	ldr	r3, [r7, #20]
}
 8005dec:	4618      	mov	r0, r3
 8005dee:	371c      	adds	r7, #28
 8005df0:	46bd      	mov	sp, r7
 8005df2:	bc80      	pop	{r7}
 8005df4:	4770      	bx	lr
	...

08005df8 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b086      	sub	sp, #24
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	60f8      	str	r0, [r7, #12]
 8005e00:	60b9      	str	r1, [r7, #8]
 8005e02:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken );
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	68ba      	ldr	r2, [r7, #8]
 8005e08:	68f9      	ldr	r1, [r7, #12]
 8005e0a:	4804      	ldr	r0, [pc, #16]	; (8005e1c <xEventGroupSetBitsFromISR+0x24>)
 8005e0c:	f003 f9cc 	bl	80091a8 <xTimerPendFunctionCallFromISR>
 8005e10:	6178      	str	r0, [r7, #20]

		return xReturn;
 8005e12:	697b      	ldr	r3, [r7, #20]
	}
 8005e14:	4618      	mov	r0, r3
 8005e16:	3718      	adds	r7, #24
 8005e18:	46bd      	mov	sp, r7
 8005e1a:	bd80      	pop	{r7, pc}
 8005e1c:	08005d9b 	.word	0x08005d9b

08005e20 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b08a      	sub	sp, #40	; 0x28
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005e28:	2300      	movs	r3, #0
 8005e2a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005e2c:	f001 fffa 	bl	8007e24 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005e30:	4b58      	ldr	r3, [pc, #352]	; (8005f94 <pvPortMalloc+0x174>)
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d101      	bne.n	8005e3c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005e38:	f000 f910 	bl	800605c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005e3c:	4b56      	ldr	r3, [pc, #344]	; (8005f98 <pvPortMalloc+0x178>)
 8005e3e:	681a      	ldr	r2, [r3, #0]
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	4013      	ands	r3, r2
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	f040 808e 	bne.w	8005f66 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d01d      	beq.n	8005e8c <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8005e50:	2208      	movs	r2, #8
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	4413      	add	r3, r2
 8005e56:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	f003 0307 	and.w	r3, r3, #7
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d014      	beq.n	8005e8c <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	f023 0307 	bic.w	r3, r3, #7
 8005e68:	3308      	adds	r3, #8
 8005e6a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	f003 0307 	and.w	r3, r3, #7
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d00a      	beq.n	8005e8c <pvPortMalloc+0x6c>
	__asm volatile
 8005e76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e7a:	f383 8811 	msr	BASEPRI, r3
 8005e7e:	f3bf 8f6f 	isb	sy
 8005e82:	f3bf 8f4f 	dsb	sy
 8005e86:	617b      	str	r3, [r7, #20]
}
 8005e88:	bf00      	nop
 8005e8a:	e7fe      	b.n	8005e8a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d069      	beq.n	8005f66 <pvPortMalloc+0x146>
 8005e92:	4b42      	ldr	r3, [pc, #264]	; (8005f9c <pvPortMalloc+0x17c>)
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	687a      	ldr	r2, [r7, #4]
 8005e98:	429a      	cmp	r2, r3
 8005e9a:	d864      	bhi.n	8005f66 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005e9c:	4b40      	ldr	r3, [pc, #256]	; (8005fa0 <pvPortMalloc+0x180>)
 8005e9e:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005ea0:	4b3f      	ldr	r3, [pc, #252]	; (8005fa0 <pvPortMalloc+0x180>)
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005ea6:	e004      	b.n	8005eb2 <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8005ea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eaa:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eb4:	685b      	ldr	r3, [r3, #4]
 8005eb6:	687a      	ldr	r2, [r7, #4]
 8005eb8:	429a      	cmp	r2, r3
 8005eba:	d903      	bls.n	8005ec4 <pvPortMalloc+0xa4>
 8005ebc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d1f1      	bne.n	8005ea8 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005ec4:	4b33      	ldr	r3, [pc, #204]	; (8005f94 <pvPortMalloc+0x174>)
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005eca:	429a      	cmp	r2, r3
 8005ecc:	d04b      	beq.n	8005f66 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005ece:	6a3b      	ldr	r3, [r7, #32]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	2208      	movs	r2, #8
 8005ed4:	4413      	add	r3, r2
 8005ed6:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005ed8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eda:	681a      	ldr	r2, [r3, #0]
 8005edc:	6a3b      	ldr	r3, [r7, #32]
 8005ede:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005ee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ee2:	685a      	ldr	r2, [r3, #4]
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	1ad2      	subs	r2, r2, r3
 8005ee8:	2308      	movs	r3, #8
 8005eea:	005b      	lsls	r3, r3, #1
 8005eec:	429a      	cmp	r2, r3
 8005eee:	d91f      	bls.n	8005f30 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005ef0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	4413      	add	r3, r2
 8005ef6:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005ef8:	69bb      	ldr	r3, [r7, #24]
 8005efa:	f003 0307 	and.w	r3, r3, #7
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d00a      	beq.n	8005f18 <pvPortMalloc+0xf8>
	__asm volatile
 8005f02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f06:	f383 8811 	msr	BASEPRI, r3
 8005f0a:	f3bf 8f6f 	isb	sy
 8005f0e:	f3bf 8f4f 	dsb	sy
 8005f12:	613b      	str	r3, [r7, #16]
}
 8005f14:	bf00      	nop
 8005f16:	e7fe      	b.n	8005f16 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005f18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f1a:	685a      	ldr	r2, [r3, #4]
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	1ad2      	subs	r2, r2, r3
 8005f20:	69bb      	ldr	r3, [r7, #24]
 8005f22:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005f24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f26:	687a      	ldr	r2, [r7, #4]
 8005f28:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005f2a:	69b8      	ldr	r0, [r7, #24]
 8005f2c:	f000 f8f8 	bl	8006120 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005f30:	4b1a      	ldr	r3, [pc, #104]	; (8005f9c <pvPortMalloc+0x17c>)
 8005f32:	681a      	ldr	r2, [r3, #0]
 8005f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f36:	685b      	ldr	r3, [r3, #4]
 8005f38:	1ad3      	subs	r3, r2, r3
 8005f3a:	4a18      	ldr	r2, [pc, #96]	; (8005f9c <pvPortMalloc+0x17c>)
 8005f3c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005f3e:	4b17      	ldr	r3, [pc, #92]	; (8005f9c <pvPortMalloc+0x17c>)
 8005f40:	681a      	ldr	r2, [r3, #0]
 8005f42:	4b18      	ldr	r3, [pc, #96]	; (8005fa4 <pvPortMalloc+0x184>)
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	429a      	cmp	r2, r3
 8005f48:	d203      	bcs.n	8005f52 <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005f4a:	4b14      	ldr	r3, [pc, #80]	; (8005f9c <pvPortMalloc+0x17c>)
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	4a15      	ldr	r2, [pc, #84]	; (8005fa4 <pvPortMalloc+0x184>)
 8005f50:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005f52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f54:	685a      	ldr	r2, [r3, #4]
 8005f56:	4b10      	ldr	r3, [pc, #64]	; (8005f98 <pvPortMalloc+0x178>)
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	431a      	orrs	r2, r3
 8005f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f5e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005f60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f62:	2200      	movs	r2, #0
 8005f64:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005f66:	f001 ff6b 	bl	8007e40 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005f6a:	69fb      	ldr	r3, [r7, #28]
 8005f6c:	f003 0307 	and.w	r3, r3, #7
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d00a      	beq.n	8005f8a <pvPortMalloc+0x16a>
	__asm volatile
 8005f74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f78:	f383 8811 	msr	BASEPRI, r3
 8005f7c:	f3bf 8f6f 	isb	sy
 8005f80:	f3bf 8f4f 	dsb	sy
 8005f84:	60fb      	str	r3, [r7, #12]
}
 8005f86:	bf00      	nop
 8005f88:	e7fe      	b.n	8005f88 <pvPortMalloc+0x168>
	return pvReturn;
 8005f8a:	69fb      	ldr	r3, [r7, #28]
}
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	3728      	adds	r7, #40	; 0x28
 8005f90:	46bd      	mov	sp, r7
 8005f92:	bd80      	pop	{r7, pc}
 8005f94:	20007d88 	.word	0x20007d88
 8005f98:	20007d94 	.word	0x20007d94
 8005f9c:	20007d8c 	.word	0x20007d8c
 8005fa0:	20007d80 	.word	0x20007d80
 8005fa4:	20007d90 	.word	0x20007d90

08005fa8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b086      	sub	sp, #24
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d048      	beq.n	800604c <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005fba:	2308      	movs	r3, #8
 8005fbc:	425b      	negs	r3, r3
 8005fbe:	697a      	ldr	r2, [r7, #20]
 8005fc0:	4413      	add	r3, r2
 8005fc2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005fc4:	697b      	ldr	r3, [r7, #20]
 8005fc6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005fc8:	693b      	ldr	r3, [r7, #16]
 8005fca:	685a      	ldr	r2, [r3, #4]
 8005fcc:	4b21      	ldr	r3, [pc, #132]	; (8006054 <vPortFree+0xac>)
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	4013      	ands	r3, r2
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d10a      	bne.n	8005fec <vPortFree+0x44>
	__asm volatile
 8005fd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fda:	f383 8811 	msr	BASEPRI, r3
 8005fde:	f3bf 8f6f 	isb	sy
 8005fe2:	f3bf 8f4f 	dsb	sy
 8005fe6:	60fb      	str	r3, [r7, #12]
}
 8005fe8:	bf00      	nop
 8005fea:	e7fe      	b.n	8005fea <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005fec:	693b      	ldr	r3, [r7, #16]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d00a      	beq.n	800600a <vPortFree+0x62>
	__asm volatile
 8005ff4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ff8:	f383 8811 	msr	BASEPRI, r3
 8005ffc:	f3bf 8f6f 	isb	sy
 8006000:	f3bf 8f4f 	dsb	sy
 8006004:	60bb      	str	r3, [r7, #8]
}
 8006006:	bf00      	nop
 8006008:	e7fe      	b.n	8006008 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800600a:	693b      	ldr	r3, [r7, #16]
 800600c:	685a      	ldr	r2, [r3, #4]
 800600e:	4b11      	ldr	r3, [pc, #68]	; (8006054 <vPortFree+0xac>)
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	4013      	ands	r3, r2
 8006014:	2b00      	cmp	r3, #0
 8006016:	d019      	beq.n	800604c <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006018:	693b      	ldr	r3, [r7, #16]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d115      	bne.n	800604c <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006020:	693b      	ldr	r3, [r7, #16]
 8006022:	685a      	ldr	r2, [r3, #4]
 8006024:	4b0b      	ldr	r3, [pc, #44]	; (8006054 <vPortFree+0xac>)
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	43db      	mvns	r3, r3
 800602a:	401a      	ands	r2, r3
 800602c:	693b      	ldr	r3, [r7, #16]
 800602e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006030:	f001 fef8 	bl	8007e24 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006034:	693b      	ldr	r3, [r7, #16]
 8006036:	685a      	ldr	r2, [r3, #4]
 8006038:	4b07      	ldr	r3, [pc, #28]	; (8006058 <vPortFree+0xb0>)
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	4413      	add	r3, r2
 800603e:	4a06      	ldr	r2, [pc, #24]	; (8006058 <vPortFree+0xb0>)
 8006040:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006042:	6938      	ldr	r0, [r7, #16]
 8006044:	f000 f86c 	bl	8006120 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8006048:	f001 fefa 	bl	8007e40 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800604c:	bf00      	nop
 800604e:	3718      	adds	r7, #24
 8006050:	46bd      	mov	sp, r7
 8006052:	bd80      	pop	{r7, pc}
 8006054:	20007d94 	.word	0x20007d94
 8006058:	20007d8c 	.word	0x20007d8c

0800605c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800605c:	b480      	push	{r7}
 800605e:	b085      	sub	sp, #20
 8006060:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006062:	f242 7310 	movw	r3, #10000	; 0x2710
 8006066:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006068:	4b27      	ldr	r3, [pc, #156]	; (8006108 <prvHeapInit+0xac>)
 800606a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	f003 0307 	and.w	r3, r3, #7
 8006072:	2b00      	cmp	r3, #0
 8006074:	d00c      	beq.n	8006090 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	3307      	adds	r3, #7
 800607a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	f023 0307 	bic.w	r3, r3, #7
 8006082:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006084:	68ba      	ldr	r2, [r7, #8]
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	1ad3      	subs	r3, r2, r3
 800608a:	4a1f      	ldr	r2, [pc, #124]	; (8006108 <prvHeapInit+0xac>)
 800608c:	4413      	add	r3, r2
 800608e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006094:	4a1d      	ldr	r2, [pc, #116]	; (800610c <prvHeapInit+0xb0>)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800609a:	4b1c      	ldr	r3, [pc, #112]	; (800610c <prvHeapInit+0xb0>)
 800609c:	2200      	movs	r2, #0
 800609e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	68ba      	ldr	r2, [r7, #8]
 80060a4:	4413      	add	r3, r2
 80060a6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80060a8:	2208      	movs	r2, #8
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	1a9b      	subs	r3, r3, r2
 80060ae:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	f023 0307 	bic.w	r3, r3, #7
 80060b6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	4a15      	ldr	r2, [pc, #84]	; (8006110 <prvHeapInit+0xb4>)
 80060bc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80060be:	4b14      	ldr	r3, [pc, #80]	; (8006110 <prvHeapInit+0xb4>)
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	2200      	movs	r2, #0
 80060c4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80060c6:	4b12      	ldr	r3, [pc, #72]	; (8006110 <prvHeapInit+0xb4>)
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	2200      	movs	r2, #0
 80060cc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	68fa      	ldr	r2, [r7, #12]
 80060d6:	1ad2      	subs	r2, r2, r3
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80060dc:	4b0c      	ldr	r3, [pc, #48]	; (8006110 <prvHeapInit+0xb4>)
 80060de:	681a      	ldr	r2, [r3, #0]
 80060e0:	683b      	ldr	r3, [r7, #0]
 80060e2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	685b      	ldr	r3, [r3, #4]
 80060e8:	4a0a      	ldr	r2, [pc, #40]	; (8006114 <prvHeapInit+0xb8>)
 80060ea:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	685b      	ldr	r3, [r3, #4]
 80060f0:	4a09      	ldr	r2, [pc, #36]	; (8006118 <prvHeapInit+0xbc>)
 80060f2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80060f4:	4b09      	ldr	r3, [pc, #36]	; (800611c <prvHeapInit+0xc0>)
 80060f6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80060fa:	601a      	str	r2, [r3, #0]
}
 80060fc:	bf00      	nop
 80060fe:	3714      	adds	r7, #20
 8006100:	46bd      	mov	sp, r7
 8006102:	bc80      	pop	{r7}
 8006104:	4770      	bx	lr
 8006106:	bf00      	nop
 8006108:	20005670 	.word	0x20005670
 800610c:	20007d80 	.word	0x20007d80
 8006110:	20007d88 	.word	0x20007d88
 8006114:	20007d90 	.word	0x20007d90
 8006118:	20007d8c 	.word	0x20007d8c
 800611c:	20007d94 	.word	0x20007d94

08006120 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006120:	b480      	push	{r7}
 8006122:	b085      	sub	sp, #20
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006128:	4b27      	ldr	r3, [pc, #156]	; (80061c8 <prvInsertBlockIntoFreeList+0xa8>)
 800612a:	60fb      	str	r3, [r7, #12]
 800612c:	e002      	b.n	8006134 <prvInsertBlockIntoFreeList+0x14>
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	60fb      	str	r3, [r7, #12]
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	687a      	ldr	r2, [r7, #4]
 800613a:	429a      	cmp	r2, r3
 800613c:	d8f7      	bhi.n	800612e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	685b      	ldr	r3, [r3, #4]
 8006146:	68ba      	ldr	r2, [r7, #8]
 8006148:	4413      	add	r3, r2
 800614a:	687a      	ldr	r2, [r7, #4]
 800614c:	429a      	cmp	r2, r3
 800614e:	d108      	bne.n	8006162 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	685a      	ldr	r2, [r3, #4]
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	685b      	ldr	r3, [r3, #4]
 8006158:	441a      	add	r2, r3
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	685b      	ldr	r3, [r3, #4]
 800616a:	68ba      	ldr	r2, [r7, #8]
 800616c:	441a      	add	r2, r3
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	429a      	cmp	r2, r3
 8006174:	d118      	bne.n	80061a8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	681a      	ldr	r2, [r3, #0]
 800617a:	4b14      	ldr	r3, [pc, #80]	; (80061cc <prvInsertBlockIntoFreeList+0xac>)
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	429a      	cmp	r2, r3
 8006180:	d00d      	beq.n	800619e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	685a      	ldr	r2, [r3, #4]
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	685b      	ldr	r3, [r3, #4]
 800618c:	441a      	add	r2, r3
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	681a      	ldr	r2, [r3, #0]
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	601a      	str	r2, [r3, #0]
 800619c:	e008      	b.n	80061b0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800619e:	4b0b      	ldr	r3, [pc, #44]	; (80061cc <prvInsertBlockIntoFreeList+0xac>)
 80061a0:	681a      	ldr	r2, [r3, #0]
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	601a      	str	r2, [r3, #0]
 80061a6:	e003      	b.n	80061b0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681a      	ldr	r2, [r3, #0]
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80061b0:	68fa      	ldr	r2, [r7, #12]
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	429a      	cmp	r2, r3
 80061b6:	d002      	beq.n	80061be <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	687a      	ldr	r2, [r7, #4]
 80061bc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80061be:	bf00      	nop
 80061c0:	3714      	adds	r7, #20
 80061c2:	46bd      	mov	sp, r7
 80061c4:	bc80      	pop	{r7}
 80061c6:	4770      	bx	lr
 80061c8:	20007d80 	.word	0x20007d80
 80061cc:	20007d88 	.word	0x20007d88

080061d0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80061d0:	b480      	push	{r7}
 80061d2:	b083      	sub	sp, #12
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	f103 0208 	add.w	r2, r3, #8
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	f04f 32ff 	mov.w	r2, #4294967295
 80061e8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	f103 0208 	add.w	r2, r3, #8
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	f103 0208 	add.w	r2, r3, #8
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	2200      	movs	r2, #0
 8006202:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006204:	bf00      	nop
 8006206:	370c      	adds	r7, #12
 8006208:	46bd      	mov	sp, r7
 800620a:	bc80      	pop	{r7}
 800620c:	4770      	bx	lr

0800620e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800620e:	b480      	push	{r7}
 8006210:	b083      	sub	sp, #12
 8006212:	af00      	add	r7, sp, #0
 8006214:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2200      	movs	r2, #0
 800621a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800621c:	bf00      	nop
 800621e:	370c      	adds	r7, #12
 8006220:	46bd      	mov	sp, r7
 8006222:	bc80      	pop	{r7}
 8006224:	4770      	bx	lr

08006226 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006226:	b480      	push	{r7}
 8006228:	b085      	sub	sp, #20
 800622a:	af00      	add	r7, sp, #0
 800622c:	6078      	str	r0, [r7, #4]
 800622e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	685b      	ldr	r3, [r3, #4]
 8006234:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006236:	683b      	ldr	r3, [r7, #0]
 8006238:	68fa      	ldr	r2, [r7, #12]
 800623a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	689a      	ldr	r2, [r3, #8]
 8006240:	683b      	ldr	r3, [r7, #0]
 8006242:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	689b      	ldr	r3, [r3, #8]
 8006248:	683a      	ldr	r2, [r7, #0]
 800624a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	683a      	ldr	r2, [r7, #0]
 8006250:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8006252:	683b      	ldr	r3, [r7, #0]
 8006254:	687a      	ldr	r2, [r7, #4]
 8006256:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	1c5a      	adds	r2, r3, #1
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	601a      	str	r2, [r3, #0]
}
 8006262:	bf00      	nop
 8006264:	3714      	adds	r7, #20
 8006266:	46bd      	mov	sp, r7
 8006268:	bc80      	pop	{r7}
 800626a:	4770      	bx	lr

0800626c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800626c:	b480      	push	{r7}
 800626e:	b085      	sub	sp, #20
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
 8006274:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006276:	683b      	ldr	r3, [r7, #0]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800627c:	68bb      	ldr	r3, [r7, #8]
 800627e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006282:	d103      	bne.n	800628c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	691b      	ldr	r3, [r3, #16]
 8006288:	60fb      	str	r3, [r7, #12]
 800628a:	e00c      	b.n	80062a6 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	3308      	adds	r3, #8
 8006290:	60fb      	str	r3, [r7, #12]
 8006292:	e002      	b.n	800629a <vListInsert+0x2e>
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	685b      	ldr	r3, [r3, #4]
 8006298:	60fb      	str	r3, [r7, #12]
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	685b      	ldr	r3, [r3, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	68ba      	ldr	r2, [r7, #8]
 80062a2:	429a      	cmp	r2, r3
 80062a4:	d2f6      	bcs.n	8006294 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	685a      	ldr	r2, [r3, #4]
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80062ae:	683b      	ldr	r3, [r7, #0]
 80062b0:	685b      	ldr	r3, [r3, #4]
 80062b2:	683a      	ldr	r2, [r7, #0]
 80062b4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80062b6:	683b      	ldr	r3, [r7, #0]
 80062b8:	68fa      	ldr	r2, [r7, #12]
 80062ba:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	683a      	ldr	r2, [r7, #0]
 80062c0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	687a      	ldr	r2, [r7, #4]
 80062c6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	1c5a      	adds	r2, r3, #1
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	601a      	str	r2, [r3, #0]
}
 80062d2:	bf00      	nop
 80062d4:	3714      	adds	r7, #20
 80062d6:	46bd      	mov	sp, r7
 80062d8:	bc80      	pop	{r7}
 80062da:	4770      	bx	lr

080062dc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80062dc:	b480      	push	{r7}
 80062de:	b085      	sub	sp, #20
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	691b      	ldr	r3, [r3, #16]
 80062e8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	685b      	ldr	r3, [r3, #4]
 80062ee:	687a      	ldr	r2, [r7, #4]
 80062f0:	6892      	ldr	r2, [r2, #8]
 80062f2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	689b      	ldr	r3, [r3, #8]
 80062f8:	687a      	ldr	r2, [r7, #4]
 80062fa:	6852      	ldr	r2, [r2, #4]
 80062fc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	685b      	ldr	r3, [r3, #4]
 8006302:	687a      	ldr	r2, [r7, #4]
 8006304:	429a      	cmp	r2, r3
 8006306:	d103      	bne.n	8006310 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	689a      	ldr	r2, [r3, #8]
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2200      	movs	r2, #0
 8006314:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	1e5a      	subs	r2, r3, #1
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	681b      	ldr	r3, [r3, #0]
}
 8006324:	4618      	mov	r0, r3
 8006326:	3714      	adds	r7, #20
 8006328:	46bd      	mov	sp, r7
 800632a:	bc80      	pop	{r7}
 800632c:	4770      	bx	lr
	...

08006330 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006330:	b480      	push	{r7}
 8006332:	b085      	sub	sp, #20
 8006334:	af00      	add	r7, sp, #0
 8006336:	60f8      	str	r0, [r7, #12]
 8006338:	60b9      	str	r1, [r7, #8]
 800633a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	3b04      	subs	r3, #4
 8006340:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006348:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	3b04      	subs	r3, #4
 800634e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006350:	68bb      	ldr	r3, [r7, #8]
 8006352:	f023 0201 	bic.w	r2, r3, #1
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	3b04      	subs	r3, #4
 800635e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006360:	4a08      	ldr	r2, [pc, #32]	; (8006384 <pxPortInitialiseStack+0x54>)
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	3b14      	subs	r3, #20
 800636a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800636c:	687a      	ldr	r2, [r7, #4]
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	3b20      	subs	r3, #32
 8006376:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006378:	68fb      	ldr	r3, [r7, #12]
}
 800637a:	4618      	mov	r0, r3
 800637c:	3714      	adds	r7, #20
 800637e:	46bd      	mov	sp, r7
 8006380:	bc80      	pop	{r7}
 8006382:	4770      	bx	lr
 8006384:	08006389 	.word	0x08006389

08006388 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006388:	b480      	push	{r7}
 800638a:	b085      	sub	sp, #20
 800638c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800638e:	2300      	movs	r3, #0
 8006390:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006392:	4b12      	ldr	r3, [pc, #72]	; (80063dc <prvTaskExitError+0x54>)
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f1b3 3fff 	cmp.w	r3, #4294967295
 800639a:	d00a      	beq.n	80063b2 <prvTaskExitError+0x2a>
	__asm volatile
 800639c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063a0:	f383 8811 	msr	BASEPRI, r3
 80063a4:	f3bf 8f6f 	isb	sy
 80063a8:	f3bf 8f4f 	dsb	sy
 80063ac:	60fb      	str	r3, [r7, #12]
}
 80063ae:	bf00      	nop
 80063b0:	e7fe      	b.n	80063b0 <prvTaskExitError+0x28>
	__asm volatile
 80063b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063b6:	f383 8811 	msr	BASEPRI, r3
 80063ba:	f3bf 8f6f 	isb	sy
 80063be:	f3bf 8f4f 	dsb	sy
 80063c2:	60bb      	str	r3, [r7, #8]
}
 80063c4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80063c6:	bf00      	nop
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d0fc      	beq.n	80063c8 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80063ce:	bf00      	nop
 80063d0:	bf00      	nop
 80063d2:	3714      	adds	r7, #20
 80063d4:	46bd      	mov	sp, r7
 80063d6:	bc80      	pop	{r7}
 80063d8:	4770      	bx	lr
 80063da:	bf00      	nop
 80063dc:	2000000c 	.word	0x2000000c

080063e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80063e0:	4b07      	ldr	r3, [pc, #28]	; (8006400 <pxCurrentTCBConst2>)
 80063e2:	6819      	ldr	r1, [r3, #0]
 80063e4:	6808      	ldr	r0, [r1, #0]
 80063e6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80063ea:	f380 8809 	msr	PSP, r0
 80063ee:	f3bf 8f6f 	isb	sy
 80063f2:	f04f 0000 	mov.w	r0, #0
 80063f6:	f380 8811 	msr	BASEPRI, r0
 80063fa:	f04e 0e0d 	orr.w	lr, lr, #13
 80063fe:	4770      	bx	lr

08006400 <pxCurrentTCBConst2>:
 8006400:	20007de0 	.word	0x20007de0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006404:	bf00      	nop
 8006406:	bf00      	nop

08006408 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8006408:	4806      	ldr	r0, [pc, #24]	; (8006424 <prvPortStartFirstTask+0x1c>)
 800640a:	6800      	ldr	r0, [r0, #0]
 800640c:	6800      	ldr	r0, [r0, #0]
 800640e:	f380 8808 	msr	MSP, r0
 8006412:	b662      	cpsie	i
 8006414:	b661      	cpsie	f
 8006416:	f3bf 8f4f 	dsb	sy
 800641a:	f3bf 8f6f 	isb	sy
 800641e:	df00      	svc	0
 8006420:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006422:	bf00      	nop
 8006424:	e000ed08 	.word	0xe000ed08

08006428 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006428:	b580      	push	{r7, lr}
 800642a:	b084      	sub	sp, #16
 800642c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800642e:	4b32      	ldr	r3, [pc, #200]	; (80064f8 <xPortStartScheduler+0xd0>)
 8006430:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	781b      	ldrb	r3, [r3, #0]
 8006436:	b2db      	uxtb	r3, r3
 8006438:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	22ff      	movs	r2, #255	; 0xff
 800643e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	781b      	ldrb	r3, [r3, #0]
 8006444:	b2db      	uxtb	r3, r3
 8006446:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006448:	78fb      	ldrb	r3, [r7, #3]
 800644a:	b2db      	uxtb	r3, r3
 800644c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006450:	b2da      	uxtb	r2, r3
 8006452:	4b2a      	ldr	r3, [pc, #168]	; (80064fc <xPortStartScheduler+0xd4>)
 8006454:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006456:	4b2a      	ldr	r3, [pc, #168]	; (8006500 <xPortStartScheduler+0xd8>)
 8006458:	2207      	movs	r2, #7
 800645a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800645c:	e009      	b.n	8006472 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800645e:	4b28      	ldr	r3, [pc, #160]	; (8006500 <xPortStartScheduler+0xd8>)
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	3b01      	subs	r3, #1
 8006464:	4a26      	ldr	r2, [pc, #152]	; (8006500 <xPortStartScheduler+0xd8>)
 8006466:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006468:	78fb      	ldrb	r3, [r7, #3]
 800646a:	b2db      	uxtb	r3, r3
 800646c:	005b      	lsls	r3, r3, #1
 800646e:	b2db      	uxtb	r3, r3
 8006470:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006472:	78fb      	ldrb	r3, [r7, #3]
 8006474:	b2db      	uxtb	r3, r3
 8006476:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800647a:	2b80      	cmp	r3, #128	; 0x80
 800647c:	d0ef      	beq.n	800645e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800647e:	4b20      	ldr	r3, [pc, #128]	; (8006500 <xPortStartScheduler+0xd8>)
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f1c3 0307 	rsb	r3, r3, #7
 8006486:	2b04      	cmp	r3, #4
 8006488:	d00a      	beq.n	80064a0 <xPortStartScheduler+0x78>
	__asm volatile
 800648a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800648e:	f383 8811 	msr	BASEPRI, r3
 8006492:	f3bf 8f6f 	isb	sy
 8006496:	f3bf 8f4f 	dsb	sy
 800649a:	60bb      	str	r3, [r7, #8]
}
 800649c:	bf00      	nop
 800649e:	e7fe      	b.n	800649e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80064a0:	4b17      	ldr	r3, [pc, #92]	; (8006500 <xPortStartScheduler+0xd8>)
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	021b      	lsls	r3, r3, #8
 80064a6:	4a16      	ldr	r2, [pc, #88]	; (8006500 <xPortStartScheduler+0xd8>)
 80064a8:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80064aa:	4b15      	ldr	r3, [pc, #84]	; (8006500 <xPortStartScheduler+0xd8>)
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80064b2:	4a13      	ldr	r2, [pc, #76]	; (8006500 <xPortStartScheduler+0xd8>)
 80064b4:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	b2da      	uxtb	r2, r3
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80064be:	4b11      	ldr	r3, [pc, #68]	; (8006504 <xPortStartScheduler+0xdc>)
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	4a10      	ldr	r2, [pc, #64]	; (8006504 <xPortStartScheduler+0xdc>)
 80064c4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80064c8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80064ca:	4b0e      	ldr	r3, [pc, #56]	; (8006504 <xPortStartScheduler+0xdc>)
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	4a0d      	ldr	r2, [pc, #52]	; (8006504 <xPortStartScheduler+0xdc>)
 80064d0:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80064d4:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80064d6:	f000 f8b9 	bl	800664c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80064da:	4b0b      	ldr	r3, [pc, #44]	; (8006508 <xPortStartScheduler+0xe0>)
 80064dc:	2200      	movs	r2, #0
 80064de:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80064e0:	f7ff ff92 	bl	8006408 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80064e4:	f001 fe28 	bl	8008138 <vTaskSwitchContext>
	prvTaskExitError();
 80064e8:	f7ff ff4e 	bl	8006388 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80064ec:	2300      	movs	r3, #0
}
 80064ee:	4618      	mov	r0, r3
 80064f0:	3710      	adds	r7, #16
 80064f2:	46bd      	mov	sp, r7
 80064f4:	bd80      	pop	{r7, pc}
 80064f6:	bf00      	nop
 80064f8:	e000e400 	.word	0xe000e400
 80064fc:	20007d98 	.word	0x20007d98
 8006500:	20007d9c 	.word	0x20007d9c
 8006504:	e000ed20 	.word	0xe000ed20
 8006508:	2000000c 	.word	0x2000000c

0800650c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800650c:	b480      	push	{r7}
 800650e:	b083      	sub	sp, #12
 8006510:	af00      	add	r7, sp, #0
	__asm volatile
 8006512:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006516:	f383 8811 	msr	BASEPRI, r3
 800651a:	f3bf 8f6f 	isb	sy
 800651e:	f3bf 8f4f 	dsb	sy
 8006522:	607b      	str	r3, [r7, #4]
}
 8006524:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006526:	4b0f      	ldr	r3, [pc, #60]	; (8006564 <vPortEnterCritical+0x58>)
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	3301      	adds	r3, #1
 800652c:	4a0d      	ldr	r2, [pc, #52]	; (8006564 <vPortEnterCritical+0x58>)
 800652e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006530:	4b0c      	ldr	r3, [pc, #48]	; (8006564 <vPortEnterCritical+0x58>)
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	2b01      	cmp	r3, #1
 8006536:	d10f      	bne.n	8006558 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006538:	4b0b      	ldr	r3, [pc, #44]	; (8006568 <vPortEnterCritical+0x5c>)
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	b2db      	uxtb	r3, r3
 800653e:	2b00      	cmp	r3, #0
 8006540:	d00a      	beq.n	8006558 <vPortEnterCritical+0x4c>
	__asm volatile
 8006542:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006546:	f383 8811 	msr	BASEPRI, r3
 800654a:	f3bf 8f6f 	isb	sy
 800654e:	f3bf 8f4f 	dsb	sy
 8006552:	603b      	str	r3, [r7, #0]
}
 8006554:	bf00      	nop
 8006556:	e7fe      	b.n	8006556 <vPortEnterCritical+0x4a>
	}
}
 8006558:	bf00      	nop
 800655a:	370c      	adds	r7, #12
 800655c:	46bd      	mov	sp, r7
 800655e:	bc80      	pop	{r7}
 8006560:	4770      	bx	lr
 8006562:	bf00      	nop
 8006564:	2000000c 	.word	0x2000000c
 8006568:	e000ed04 	.word	0xe000ed04

0800656c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800656c:	b480      	push	{r7}
 800656e:	b083      	sub	sp, #12
 8006570:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006572:	4b11      	ldr	r3, [pc, #68]	; (80065b8 <vPortExitCritical+0x4c>)
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	2b00      	cmp	r3, #0
 8006578:	d10a      	bne.n	8006590 <vPortExitCritical+0x24>
	__asm volatile
 800657a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800657e:	f383 8811 	msr	BASEPRI, r3
 8006582:	f3bf 8f6f 	isb	sy
 8006586:	f3bf 8f4f 	dsb	sy
 800658a:	607b      	str	r3, [r7, #4]
}
 800658c:	bf00      	nop
 800658e:	e7fe      	b.n	800658e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006590:	4b09      	ldr	r3, [pc, #36]	; (80065b8 <vPortExitCritical+0x4c>)
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	3b01      	subs	r3, #1
 8006596:	4a08      	ldr	r2, [pc, #32]	; (80065b8 <vPortExitCritical+0x4c>)
 8006598:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800659a:	4b07      	ldr	r3, [pc, #28]	; (80065b8 <vPortExitCritical+0x4c>)
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d105      	bne.n	80065ae <vPortExitCritical+0x42>
 80065a2:	2300      	movs	r3, #0
 80065a4:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80065a6:	683b      	ldr	r3, [r7, #0]
 80065a8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80065ac:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80065ae:	bf00      	nop
 80065b0:	370c      	adds	r7, #12
 80065b2:	46bd      	mov	sp, r7
 80065b4:	bc80      	pop	{r7}
 80065b6:	4770      	bx	lr
 80065b8:	2000000c 	.word	0x2000000c
 80065bc:	00000000 	.word	0x00000000

080065c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80065c0:	f3ef 8009 	mrs	r0, PSP
 80065c4:	f3bf 8f6f 	isb	sy
 80065c8:	4b0d      	ldr	r3, [pc, #52]	; (8006600 <pxCurrentTCBConst>)
 80065ca:	681a      	ldr	r2, [r3, #0]
 80065cc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80065d0:	6010      	str	r0, [r2, #0]
 80065d2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80065d6:	f04f 0050 	mov.w	r0, #80	; 0x50
 80065da:	f380 8811 	msr	BASEPRI, r0
 80065de:	f001 fdab 	bl	8008138 <vTaskSwitchContext>
 80065e2:	f04f 0000 	mov.w	r0, #0
 80065e6:	f380 8811 	msr	BASEPRI, r0
 80065ea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80065ee:	6819      	ldr	r1, [r3, #0]
 80065f0:	6808      	ldr	r0, [r1, #0]
 80065f2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80065f6:	f380 8809 	msr	PSP, r0
 80065fa:	f3bf 8f6f 	isb	sy
 80065fe:	4770      	bx	lr

08006600 <pxCurrentTCBConst>:
 8006600:	20007de0 	.word	0x20007de0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006604:	bf00      	nop
 8006606:	bf00      	nop

08006608 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006608:	b580      	push	{r7, lr}
 800660a:	b082      	sub	sp, #8
 800660c:	af00      	add	r7, sp, #0
	__asm volatile
 800660e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006612:	f383 8811 	msr	BASEPRI, r3
 8006616:	f3bf 8f6f 	isb	sy
 800661a:	f3bf 8f4f 	dsb	sy
 800661e:	607b      	str	r3, [r7, #4]
}
 8006620:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006622:	f001 fccb 	bl	8007fbc <xTaskIncrementTick>
 8006626:	4603      	mov	r3, r0
 8006628:	2b00      	cmp	r3, #0
 800662a:	d003      	beq.n	8006634 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800662c:	4b06      	ldr	r3, [pc, #24]	; (8006648 <SysTick_Handler+0x40>)
 800662e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006632:	601a      	str	r2, [r3, #0]
 8006634:	2300      	movs	r3, #0
 8006636:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	f383 8811 	msr	BASEPRI, r3
}
 800663e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006640:	bf00      	nop
 8006642:	3708      	adds	r7, #8
 8006644:	46bd      	mov	sp, r7
 8006646:	bd80      	pop	{r7, pc}
 8006648:	e000ed04 	.word	0xe000ed04

0800664c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800664c:	b480      	push	{r7}
 800664e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006650:	4b0a      	ldr	r3, [pc, #40]	; (800667c <vPortSetupTimerInterrupt+0x30>)
 8006652:	2200      	movs	r2, #0
 8006654:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006656:	4b0a      	ldr	r3, [pc, #40]	; (8006680 <vPortSetupTimerInterrupt+0x34>)
 8006658:	2200      	movs	r2, #0
 800665a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800665c:	4b09      	ldr	r3, [pc, #36]	; (8006684 <vPortSetupTimerInterrupt+0x38>)
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	4a09      	ldr	r2, [pc, #36]	; (8006688 <vPortSetupTimerInterrupt+0x3c>)
 8006662:	fba2 2303 	umull	r2, r3, r2, r3
 8006666:	099b      	lsrs	r3, r3, #6
 8006668:	4a08      	ldr	r2, [pc, #32]	; (800668c <vPortSetupTimerInterrupt+0x40>)
 800666a:	3b01      	subs	r3, #1
 800666c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800666e:	4b03      	ldr	r3, [pc, #12]	; (800667c <vPortSetupTimerInterrupt+0x30>)
 8006670:	2207      	movs	r2, #7
 8006672:	601a      	str	r2, [r3, #0]
}
 8006674:	bf00      	nop
 8006676:	46bd      	mov	sp, r7
 8006678:	bc80      	pop	{r7}
 800667a:	4770      	bx	lr
 800667c:	e000e010 	.word	0xe000e010
 8006680:	e000e018 	.word	0xe000e018
 8006684:	20000000 	.word	0x20000000
 8006688:	10624dd3 	.word	0x10624dd3
 800668c:	e000e014 	.word	0xe000e014

08006690 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006690:	b480      	push	{r7}
 8006692:	b085      	sub	sp, #20
 8006694:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006696:	f3ef 8305 	mrs	r3, IPSR
 800669a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	2b0f      	cmp	r3, #15
 80066a0:	d914      	bls.n	80066cc <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80066a2:	4a16      	ldr	r2, [pc, #88]	; (80066fc <vPortValidateInterruptPriority+0x6c>)
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	4413      	add	r3, r2
 80066a8:	781b      	ldrb	r3, [r3, #0]
 80066aa:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80066ac:	4b14      	ldr	r3, [pc, #80]	; (8006700 <vPortValidateInterruptPriority+0x70>)
 80066ae:	781b      	ldrb	r3, [r3, #0]
 80066b0:	7afa      	ldrb	r2, [r7, #11]
 80066b2:	429a      	cmp	r2, r3
 80066b4:	d20a      	bcs.n	80066cc <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80066b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066ba:	f383 8811 	msr	BASEPRI, r3
 80066be:	f3bf 8f6f 	isb	sy
 80066c2:	f3bf 8f4f 	dsb	sy
 80066c6:	607b      	str	r3, [r7, #4]
}
 80066c8:	bf00      	nop
 80066ca:	e7fe      	b.n	80066ca <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80066cc:	4b0d      	ldr	r3, [pc, #52]	; (8006704 <vPortValidateInterruptPriority+0x74>)
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80066d4:	4b0c      	ldr	r3, [pc, #48]	; (8006708 <vPortValidateInterruptPriority+0x78>)
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	429a      	cmp	r2, r3
 80066da:	d90a      	bls.n	80066f2 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80066dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066e0:	f383 8811 	msr	BASEPRI, r3
 80066e4:	f3bf 8f6f 	isb	sy
 80066e8:	f3bf 8f4f 	dsb	sy
 80066ec:	603b      	str	r3, [r7, #0]
}
 80066ee:	bf00      	nop
 80066f0:	e7fe      	b.n	80066f0 <vPortValidateInterruptPriority+0x60>
	}
 80066f2:	bf00      	nop
 80066f4:	3714      	adds	r7, #20
 80066f6:	46bd      	mov	sp, r7
 80066f8:	bc80      	pop	{r7}
 80066fa:	4770      	bx	lr
 80066fc:	e000e3f0 	.word	0xe000e3f0
 8006700:	20007d98 	.word	0x20007d98
 8006704:	e000ed0c 	.word	0xe000ed0c
 8006708:	20007d9c 	.word	0x20007d9c

0800670c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800670c:	b580      	push	{r7, lr}
 800670e:	b084      	sub	sp, #16
 8006710:	af00      	add	r7, sp, #0
 8006712:	6078      	str	r0, [r7, #4]
 8006714:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	2b00      	cmp	r3, #0
 800671e:	d10a      	bne.n	8006736 <xQueueGenericReset+0x2a>
	__asm volatile
 8006720:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006724:	f383 8811 	msr	BASEPRI, r3
 8006728:	f3bf 8f6f 	isb	sy
 800672c:	f3bf 8f4f 	dsb	sy
 8006730:	60bb      	str	r3, [r7, #8]
}
 8006732:	bf00      	nop
 8006734:	e7fe      	b.n	8006734 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006736:	f7ff fee9 	bl	800650c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681a      	ldr	r2, [r3, #0]
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006742:	68f9      	ldr	r1, [r7, #12]
 8006744:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006746:	fb01 f303 	mul.w	r3, r1, r3
 800674a:	441a      	add	r2, r3
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	2200      	movs	r2, #0
 8006754:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	681a      	ldr	r2, [r3, #0]
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	681a      	ldr	r2, [r3, #0]
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006766:	3b01      	subs	r3, #1
 8006768:	68f9      	ldr	r1, [r7, #12]
 800676a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800676c:	fb01 f303 	mul.w	r3, r1, r3
 8006770:	441a      	add	r2, r3
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	22ff      	movs	r2, #255	; 0xff
 800677a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	22ff      	movs	r2, #255	; 0xff
 8006782:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	2b00      	cmp	r3, #0
 800678a:	d114      	bne.n	80067b6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	691b      	ldr	r3, [r3, #16]
 8006790:	2b00      	cmp	r3, #0
 8006792:	d01a      	beq.n	80067ca <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	3310      	adds	r3, #16
 8006798:	4618      	mov	r0, r3
 800679a:	f001 fdbd 	bl	8008318 <xTaskRemoveFromEventList>
 800679e:	4603      	mov	r3, r0
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d012      	beq.n	80067ca <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80067a4:	4b0c      	ldr	r3, [pc, #48]	; (80067d8 <xQueueGenericReset+0xcc>)
 80067a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80067aa:	601a      	str	r2, [r3, #0]
 80067ac:	f3bf 8f4f 	dsb	sy
 80067b0:	f3bf 8f6f 	isb	sy
 80067b4:	e009      	b.n	80067ca <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	3310      	adds	r3, #16
 80067ba:	4618      	mov	r0, r3
 80067bc:	f7ff fd08 	bl	80061d0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	3324      	adds	r3, #36	; 0x24
 80067c4:	4618      	mov	r0, r3
 80067c6:	f7ff fd03 	bl	80061d0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80067ca:	f7ff fecf 	bl	800656c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80067ce:	2301      	movs	r3, #1
}
 80067d0:	4618      	mov	r0, r3
 80067d2:	3710      	adds	r7, #16
 80067d4:	46bd      	mov	sp, r7
 80067d6:	bd80      	pop	{r7, pc}
 80067d8:	e000ed04 	.word	0xe000ed04

080067dc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80067dc:	b580      	push	{r7, lr}
 80067de:	b08e      	sub	sp, #56	; 0x38
 80067e0:	af02      	add	r7, sp, #8
 80067e2:	60f8      	str	r0, [r7, #12]
 80067e4:	60b9      	str	r1, [r7, #8]
 80067e6:	607a      	str	r2, [r7, #4]
 80067e8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d10a      	bne.n	8006806 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80067f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067f4:	f383 8811 	msr	BASEPRI, r3
 80067f8:	f3bf 8f6f 	isb	sy
 80067fc:	f3bf 8f4f 	dsb	sy
 8006800:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006802:	bf00      	nop
 8006804:	e7fe      	b.n	8006804 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d10a      	bne.n	8006822 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800680c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006810:	f383 8811 	msr	BASEPRI, r3
 8006814:	f3bf 8f6f 	isb	sy
 8006818:	f3bf 8f4f 	dsb	sy
 800681c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800681e:	bf00      	nop
 8006820:	e7fe      	b.n	8006820 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	2b00      	cmp	r3, #0
 8006826:	d002      	beq.n	800682e <xQueueGenericCreateStatic+0x52>
 8006828:	68bb      	ldr	r3, [r7, #8]
 800682a:	2b00      	cmp	r3, #0
 800682c:	d001      	beq.n	8006832 <xQueueGenericCreateStatic+0x56>
 800682e:	2301      	movs	r3, #1
 8006830:	e000      	b.n	8006834 <xQueueGenericCreateStatic+0x58>
 8006832:	2300      	movs	r3, #0
 8006834:	2b00      	cmp	r3, #0
 8006836:	d10a      	bne.n	800684e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8006838:	f04f 0350 	mov.w	r3, #80	; 0x50
 800683c:	f383 8811 	msr	BASEPRI, r3
 8006840:	f3bf 8f6f 	isb	sy
 8006844:	f3bf 8f4f 	dsb	sy
 8006848:	623b      	str	r3, [r7, #32]
}
 800684a:	bf00      	nop
 800684c:	e7fe      	b.n	800684c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	2b00      	cmp	r3, #0
 8006852:	d102      	bne.n	800685a <xQueueGenericCreateStatic+0x7e>
 8006854:	68bb      	ldr	r3, [r7, #8]
 8006856:	2b00      	cmp	r3, #0
 8006858:	d101      	bne.n	800685e <xQueueGenericCreateStatic+0x82>
 800685a:	2301      	movs	r3, #1
 800685c:	e000      	b.n	8006860 <xQueueGenericCreateStatic+0x84>
 800685e:	2300      	movs	r3, #0
 8006860:	2b00      	cmp	r3, #0
 8006862:	d10a      	bne.n	800687a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8006864:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006868:	f383 8811 	msr	BASEPRI, r3
 800686c:	f3bf 8f6f 	isb	sy
 8006870:	f3bf 8f4f 	dsb	sy
 8006874:	61fb      	str	r3, [r7, #28]
}
 8006876:	bf00      	nop
 8006878:	e7fe      	b.n	8006878 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800687a:	2350      	movs	r3, #80	; 0x50
 800687c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800687e:	697b      	ldr	r3, [r7, #20]
 8006880:	2b50      	cmp	r3, #80	; 0x50
 8006882:	d00a      	beq.n	800689a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8006884:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006888:	f383 8811 	msr	BASEPRI, r3
 800688c:	f3bf 8f6f 	isb	sy
 8006890:	f3bf 8f4f 	dsb	sy
 8006894:	61bb      	str	r3, [r7, #24]
}
 8006896:	bf00      	nop
 8006898:	e7fe      	b.n	8006898 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800689e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d00d      	beq.n	80068c0 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80068a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068a6:	2201      	movs	r2, #1
 80068a8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80068ac:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80068b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068b2:	9300      	str	r3, [sp, #0]
 80068b4:	4613      	mov	r3, r2
 80068b6:	687a      	ldr	r2, [r7, #4]
 80068b8:	68b9      	ldr	r1, [r7, #8]
 80068ba:	68f8      	ldr	r0, [r7, #12]
 80068bc:	f000 f843 	bl	8006946 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80068c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80068c2:	4618      	mov	r0, r3
 80068c4:	3730      	adds	r7, #48	; 0x30
 80068c6:	46bd      	mov	sp, r7
 80068c8:	bd80      	pop	{r7, pc}

080068ca <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80068ca:	b580      	push	{r7, lr}
 80068cc:	b08a      	sub	sp, #40	; 0x28
 80068ce:	af02      	add	r7, sp, #8
 80068d0:	60f8      	str	r0, [r7, #12]
 80068d2:	60b9      	str	r1, [r7, #8]
 80068d4:	4613      	mov	r3, r2
 80068d6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d10a      	bne.n	80068f4 <xQueueGenericCreate+0x2a>
	__asm volatile
 80068de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068e2:	f383 8811 	msr	BASEPRI, r3
 80068e6:	f3bf 8f6f 	isb	sy
 80068ea:	f3bf 8f4f 	dsb	sy
 80068ee:	613b      	str	r3, [r7, #16]
}
 80068f0:	bf00      	nop
 80068f2:	e7fe      	b.n	80068f2 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 80068f4:	68bb      	ldr	r3, [r7, #8]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d102      	bne.n	8006900 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 80068fa:	2300      	movs	r3, #0
 80068fc:	61fb      	str	r3, [r7, #28]
 80068fe:	e004      	b.n	800690a <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	68ba      	ldr	r2, [r7, #8]
 8006904:	fb02 f303 	mul.w	r3, r2, r3
 8006908:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800690a:	69fb      	ldr	r3, [r7, #28]
 800690c:	3350      	adds	r3, #80	; 0x50
 800690e:	4618      	mov	r0, r3
 8006910:	f7ff fa86 	bl	8005e20 <pvPortMalloc>
 8006914:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006916:	69bb      	ldr	r3, [r7, #24]
 8006918:	2b00      	cmp	r3, #0
 800691a:	d00f      	beq.n	800693c <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800691c:	69bb      	ldr	r3, [r7, #24]
 800691e:	3350      	adds	r3, #80	; 0x50
 8006920:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006922:	69bb      	ldr	r3, [r7, #24]
 8006924:	2200      	movs	r2, #0
 8006926:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800692a:	79fa      	ldrb	r2, [r7, #7]
 800692c:	69bb      	ldr	r3, [r7, #24]
 800692e:	9300      	str	r3, [sp, #0]
 8006930:	4613      	mov	r3, r2
 8006932:	697a      	ldr	r2, [r7, #20]
 8006934:	68b9      	ldr	r1, [r7, #8]
 8006936:	68f8      	ldr	r0, [r7, #12]
 8006938:	f000 f805 	bl	8006946 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800693c:	69bb      	ldr	r3, [r7, #24]
	}
 800693e:	4618      	mov	r0, r3
 8006940:	3720      	adds	r7, #32
 8006942:	46bd      	mov	sp, r7
 8006944:	bd80      	pop	{r7, pc}

08006946 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006946:	b580      	push	{r7, lr}
 8006948:	b084      	sub	sp, #16
 800694a:	af00      	add	r7, sp, #0
 800694c:	60f8      	str	r0, [r7, #12]
 800694e:	60b9      	str	r1, [r7, #8]
 8006950:	607a      	str	r2, [r7, #4]
 8006952:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006954:	68bb      	ldr	r3, [r7, #8]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d103      	bne.n	8006962 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800695a:	69bb      	ldr	r3, [r7, #24]
 800695c:	69ba      	ldr	r2, [r7, #24]
 800695e:	601a      	str	r2, [r3, #0]
 8006960:	e002      	b.n	8006968 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006962:	69bb      	ldr	r3, [r7, #24]
 8006964:	687a      	ldr	r2, [r7, #4]
 8006966:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006968:	69bb      	ldr	r3, [r7, #24]
 800696a:	68fa      	ldr	r2, [r7, #12]
 800696c:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800696e:	69bb      	ldr	r3, [r7, #24]
 8006970:	68ba      	ldr	r2, [r7, #8]
 8006972:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006974:	2101      	movs	r1, #1
 8006976:	69b8      	ldr	r0, [r7, #24]
 8006978:	f7ff fec8 	bl	800670c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800697c:	69bb      	ldr	r3, [r7, #24]
 800697e:	78fa      	ldrb	r2, [r7, #3]
 8006980:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006984:	bf00      	nop
 8006986:	3710      	adds	r7, #16
 8006988:	46bd      	mov	sp, r7
 800698a:	bd80      	pop	{r7, pc}

0800698c <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800698c:	b580      	push	{r7, lr}
 800698e:	b082      	sub	sp, #8
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	2b00      	cmp	r3, #0
 8006998:	d00e      	beq.n	80069b8 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	2200      	movs	r2, #0
 800699e:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2200      	movs	r2, #0
 80069a4:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2200      	movs	r2, #0
 80069aa:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80069ac:	2300      	movs	r3, #0
 80069ae:	2200      	movs	r2, #0
 80069b0:	2100      	movs	r1, #0
 80069b2:	6878      	ldr	r0, [r7, #4]
 80069b4:	f000 f90c 	bl	8006bd0 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80069b8:	bf00      	nop
 80069ba:	3708      	adds	r7, #8
 80069bc:	46bd      	mov	sp, r7
 80069be:	bd80      	pop	{r7, pc}

080069c0 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80069c0:	b580      	push	{r7, lr}
 80069c2:	b086      	sub	sp, #24
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	4603      	mov	r3, r0
 80069c8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80069ca:	2301      	movs	r3, #1
 80069cc:	617b      	str	r3, [r7, #20]
 80069ce:	2300      	movs	r3, #0
 80069d0:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80069d2:	79fb      	ldrb	r3, [r7, #7]
 80069d4:	461a      	mov	r2, r3
 80069d6:	6939      	ldr	r1, [r7, #16]
 80069d8:	6978      	ldr	r0, [r7, #20]
 80069da:	f7ff ff76 	bl	80068ca <xQueueGenericCreate>
 80069de:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 80069e0:	68f8      	ldr	r0, [r7, #12]
 80069e2:	f7ff ffd3 	bl	800698c <prvInitialiseMutex>

		return pxNewQueue;
 80069e6:	68fb      	ldr	r3, [r7, #12]
	}
 80069e8:	4618      	mov	r0, r3
 80069ea:	3718      	adds	r7, #24
 80069ec:	46bd      	mov	sp, r7
 80069ee:	bd80      	pop	{r7, pc}

080069f0 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 80069f0:	b580      	push	{r7, lr}
 80069f2:	b088      	sub	sp, #32
 80069f4:	af02      	add	r7, sp, #8
 80069f6:	4603      	mov	r3, r0
 80069f8:	6039      	str	r1, [r7, #0]
 80069fa:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80069fc:	2301      	movs	r3, #1
 80069fe:	617b      	str	r3, [r7, #20]
 8006a00:	2300      	movs	r3, #0
 8006a02:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		pxNewQueue = ( Queue_t * ) xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8006a04:	79fb      	ldrb	r3, [r7, #7]
 8006a06:	9300      	str	r3, [sp, #0]
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	6939      	ldr	r1, [r7, #16]
 8006a0e:	6978      	ldr	r0, [r7, #20]
 8006a10:	f7ff fee4 	bl	80067dc <xQueueGenericCreateStatic>
 8006a14:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 8006a16:	68f8      	ldr	r0, [r7, #12]
 8006a18:	f7ff ffb8 	bl	800698c <prvInitialiseMutex>

		return pxNewQueue;
 8006a1c:	68fb      	ldr	r3, [r7, #12]
	}
 8006a1e:	4618      	mov	r0, r3
 8006a20:	3718      	adds	r7, #24
 8006a22:	46bd      	mov	sp, r7
 8006a24:	bd80      	pop	{r7, pc}

08006a26 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8006a26:	b590      	push	{r4, r7, lr}
 8006a28:	b087      	sub	sp, #28
 8006a2a:	af00      	add	r7, sp, #0
 8006a2c:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8006a32:	693b      	ldr	r3, [r7, #16]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d10a      	bne.n	8006a4e <xQueueGiveMutexRecursive+0x28>
	__asm volatile
 8006a38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a3c:	f383 8811 	msr	BASEPRI, r3
 8006a40:	f3bf 8f6f 	isb	sy
 8006a44:	f3bf 8f4f 	dsb	sy
 8006a48:	60fb      	str	r3, [r7, #12]
}
 8006a4a:	bf00      	nop
 8006a4c:	e7fe      	b.n	8006a4c <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Not a redundant cast as TaskHandle_t is a typedef. */
 8006a4e:	693b      	ldr	r3, [r7, #16]
 8006a50:	685c      	ldr	r4, [r3, #4]
 8006a52:	f001 fe89 	bl	8008768 <xTaskGetCurrentTaskHandle>
 8006a56:	4603      	mov	r3, r0
 8006a58:	429c      	cmp	r4, r3
 8006a5a:	d111      	bne.n	8006a80 <xQueueGiveMutexRecursive+0x5a>
			/* uxRecursiveCallCount cannot be zero if pxMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.uxRecursiveCallCount )--;
 8006a5c:	693b      	ldr	r3, [r7, #16]
 8006a5e:	68db      	ldr	r3, [r3, #12]
 8006a60:	1e5a      	subs	r2, r3, #1
 8006a62:	693b      	ldr	r3, [r7, #16]
 8006a64:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8006a66:	693b      	ldr	r3, [r7, #16]
 8006a68:	68db      	ldr	r3, [r3, #12]
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d105      	bne.n	8006a7a <xQueueGiveMutexRecursive+0x54>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8006a6e:	2300      	movs	r3, #0
 8006a70:	2200      	movs	r2, #0
 8006a72:	2100      	movs	r1, #0
 8006a74:	6938      	ldr	r0, [r7, #16]
 8006a76:	f000 f8ab 	bl	8006bd0 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8006a7a:	2301      	movs	r3, #1
 8006a7c:	617b      	str	r3, [r7, #20]
 8006a7e:	e001      	b.n	8006a84 <xQueueGiveMutexRecursive+0x5e>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8006a80:	2300      	movs	r3, #0
 8006a82:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8006a84:	697b      	ldr	r3, [r7, #20]
	}
 8006a86:	4618      	mov	r0, r3
 8006a88:	371c      	adds	r7, #28
 8006a8a:	46bd      	mov	sp, r7
 8006a8c:	bd90      	pop	{r4, r7, pc}

08006a8e <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8006a8e:	b590      	push	{r4, r7, lr}
 8006a90:	b087      	sub	sp, #28
 8006a92:	af00      	add	r7, sp, #0
 8006a94:	6078      	str	r0, [r7, #4]
 8006a96:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8006a9c:	693b      	ldr	r3, [r7, #16]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d10a      	bne.n	8006ab8 <xQueueTakeMutexRecursive+0x2a>
	__asm volatile
 8006aa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006aa6:	f383 8811 	msr	BASEPRI, r3
 8006aaa:	f3bf 8f6f 	isb	sy
 8006aae:	f3bf 8f4f 	dsb	sy
 8006ab2:	60fb      	str	r3, [r7, #12]
}
 8006ab4:	bf00      	nop
 8006ab6:	e7fe      	b.n	8006ab6 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8006ab8:	693b      	ldr	r3, [r7, #16]
 8006aba:	685c      	ldr	r4, [r3, #4]
 8006abc:	f001 fe54 	bl	8008768 <xTaskGetCurrentTaskHandle>
 8006ac0:	4603      	mov	r3, r0
 8006ac2:	429c      	cmp	r4, r3
 8006ac4:	d107      	bne.n	8006ad6 <xQueueTakeMutexRecursive+0x48>
		{
			( pxMutex->u.uxRecursiveCallCount )++;
 8006ac6:	693b      	ldr	r3, [r7, #16]
 8006ac8:	68db      	ldr	r3, [r3, #12]
 8006aca:	1c5a      	adds	r2, r3, #1
 8006acc:	693b      	ldr	r3, [r7, #16]
 8006ace:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8006ad0:	2301      	movs	r3, #1
 8006ad2:	617b      	str	r3, [r7, #20]
 8006ad4:	e00c      	b.n	8006af0 <xQueueTakeMutexRecursive+0x62>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8006ad6:	6839      	ldr	r1, [r7, #0]
 8006ad8:	6938      	ldr	r0, [r7, #16]
 8006ada:	f000 fb7d 	bl	80071d8 <xQueueSemaphoreTake>
 8006ade:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8006ae0:	697b      	ldr	r3, [r7, #20]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d004      	beq.n	8006af0 <xQueueTakeMutexRecursive+0x62>
			{
				( pxMutex->u.uxRecursiveCallCount )++;
 8006ae6:	693b      	ldr	r3, [r7, #16]
 8006ae8:	68db      	ldr	r3, [r3, #12]
 8006aea:	1c5a      	adds	r2, r3, #1
 8006aec:	693b      	ldr	r3, [r7, #16]
 8006aee:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8006af0:	697b      	ldr	r3, [r7, #20]
	}
 8006af2:	4618      	mov	r0, r3
 8006af4:	371c      	adds	r7, #28
 8006af6:	46bd      	mov	sp, r7
 8006af8:	bd90      	pop	{r4, r7, pc}

08006afa <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8006afa:	b580      	push	{r7, lr}
 8006afc:	b08a      	sub	sp, #40	; 0x28
 8006afe:	af02      	add	r7, sp, #8
 8006b00:	60f8      	str	r0, [r7, #12]
 8006b02:	60b9      	str	r1, [r7, #8]
 8006b04:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d10a      	bne.n	8006b22 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8006b0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b10:	f383 8811 	msr	BASEPRI, r3
 8006b14:	f3bf 8f6f 	isb	sy
 8006b18:	f3bf 8f4f 	dsb	sy
 8006b1c:	61bb      	str	r3, [r7, #24]
}
 8006b1e:	bf00      	nop
 8006b20:	e7fe      	b.n	8006b20 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8006b22:	68ba      	ldr	r2, [r7, #8]
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	429a      	cmp	r2, r3
 8006b28:	d90a      	bls.n	8006b40 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 8006b2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b2e:	f383 8811 	msr	BASEPRI, r3
 8006b32:	f3bf 8f6f 	isb	sy
 8006b36:	f3bf 8f4f 	dsb	sy
 8006b3a:	617b      	str	r3, [r7, #20]
}
 8006b3c:	bf00      	nop
 8006b3e:	e7fe      	b.n	8006b3e <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8006b40:	2302      	movs	r3, #2
 8006b42:	9300      	str	r3, [sp, #0]
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	2200      	movs	r2, #0
 8006b48:	2100      	movs	r1, #0
 8006b4a:	68f8      	ldr	r0, [r7, #12]
 8006b4c:	f7ff fe46 	bl	80067dc <xQueueGenericCreateStatic>
 8006b50:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8006b52:	69fb      	ldr	r3, [r7, #28]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d002      	beq.n	8006b5e <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8006b58:	69fb      	ldr	r3, [r7, #28]
 8006b5a:	68ba      	ldr	r2, [r7, #8]
 8006b5c:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8006b5e:	69fb      	ldr	r3, [r7, #28]
	}
 8006b60:	4618      	mov	r0, r3
 8006b62:	3720      	adds	r7, #32
 8006b64:	46bd      	mov	sp, r7
 8006b66:	bd80      	pop	{r7, pc}

08006b68 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8006b68:	b580      	push	{r7, lr}
 8006b6a:	b086      	sub	sp, #24
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
 8006b70:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d10a      	bne.n	8006b8e <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8006b78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b7c:	f383 8811 	msr	BASEPRI, r3
 8006b80:	f3bf 8f6f 	isb	sy
 8006b84:	f3bf 8f4f 	dsb	sy
 8006b88:	613b      	str	r3, [r7, #16]
}
 8006b8a:	bf00      	nop
 8006b8c:	e7fe      	b.n	8006b8c <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8006b8e:	683a      	ldr	r2, [r7, #0]
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	429a      	cmp	r2, r3
 8006b94:	d90a      	bls.n	8006bac <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8006b96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b9a:	f383 8811 	msr	BASEPRI, r3
 8006b9e:	f3bf 8f6f 	isb	sy
 8006ba2:	f3bf 8f4f 	dsb	sy
 8006ba6:	60fb      	str	r3, [r7, #12]
}
 8006ba8:	bf00      	nop
 8006baa:	e7fe      	b.n	8006baa <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8006bac:	2202      	movs	r2, #2
 8006bae:	2100      	movs	r1, #0
 8006bb0:	6878      	ldr	r0, [r7, #4]
 8006bb2:	f7ff fe8a 	bl	80068ca <xQueueGenericCreate>
 8006bb6:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8006bb8:	697b      	ldr	r3, [r7, #20]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d002      	beq.n	8006bc4 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8006bbe:	697b      	ldr	r3, [r7, #20]
 8006bc0:	683a      	ldr	r2, [r7, #0]
 8006bc2:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8006bc4:	697b      	ldr	r3, [r7, #20]
	}
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	3718      	adds	r7, #24
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	bd80      	pop	{r7, pc}
	...

08006bd0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006bd0:	b580      	push	{r7, lr}
 8006bd2:	b08e      	sub	sp, #56	; 0x38
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	60f8      	str	r0, [r7, #12]
 8006bd8:	60b9      	str	r1, [r7, #8]
 8006bda:	607a      	str	r2, [r7, #4]
 8006bdc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006bde:	2300      	movs	r3, #0
 8006be0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006be6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d10a      	bne.n	8006c02 <xQueueGenericSend+0x32>
	__asm volatile
 8006bec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bf0:	f383 8811 	msr	BASEPRI, r3
 8006bf4:	f3bf 8f6f 	isb	sy
 8006bf8:	f3bf 8f4f 	dsb	sy
 8006bfc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006bfe:	bf00      	nop
 8006c00:	e7fe      	b.n	8006c00 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006c02:	68bb      	ldr	r3, [r7, #8]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d103      	bne.n	8006c10 <xQueueGenericSend+0x40>
 8006c08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d101      	bne.n	8006c14 <xQueueGenericSend+0x44>
 8006c10:	2301      	movs	r3, #1
 8006c12:	e000      	b.n	8006c16 <xQueueGenericSend+0x46>
 8006c14:	2300      	movs	r3, #0
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d10a      	bne.n	8006c30 <xQueueGenericSend+0x60>
	__asm volatile
 8006c1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c1e:	f383 8811 	msr	BASEPRI, r3
 8006c22:	f3bf 8f6f 	isb	sy
 8006c26:	f3bf 8f4f 	dsb	sy
 8006c2a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006c2c:	bf00      	nop
 8006c2e:	e7fe      	b.n	8006c2e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	2b02      	cmp	r3, #2
 8006c34:	d103      	bne.n	8006c3e <xQueueGenericSend+0x6e>
 8006c36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c3a:	2b01      	cmp	r3, #1
 8006c3c:	d101      	bne.n	8006c42 <xQueueGenericSend+0x72>
 8006c3e:	2301      	movs	r3, #1
 8006c40:	e000      	b.n	8006c44 <xQueueGenericSend+0x74>
 8006c42:	2300      	movs	r3, #0
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d10a      	bne.n	8006c5e <xQueueGenericSend+0x8e>
	__asm volatile
 8006c48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c4c:	f383 8811 	msr	BASEPRI, r3
 8006c50:	f3bf 8f6f 	isb	sy
 8006c54:	f3bf 8f4f 	dsb	sy
 8006c58:	623b      	str	r3, [r7, #32]
}
 8006c5a:	bf00      	nop
 8006c5c:	e7fe      	b.n	8006c5c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006c5e:	f001 fd91 	bl	8008784 <xTaskGetSchedulerState>
 8006c62:	4603      	mov	r3, r0
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d102      	bne.n	8006c6e <xQueueGenericSend+0x9e>
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d101      	bne.n	8006c72 <xQueueGenericSend+0xa2>
 8006c6e:	2301      	movs	r3, #1
 8006c70:	e000      	b.n	8006c74 <xQueueGenericSend+0xa4>
 8006c72:	2300      	movs	r3, #0
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d10a      	bne.n	8006c8e <xQueueGenericSend+0xbe>
	__asm volatile
 8006c78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c7c:	f383 8811 	msr	BASEPRI, r3
 8006c80:	f3bf 8f6f 	isb	sy
 8006c84:	f3bf 8f4f 	dsb	sy
 8006c88:	61fb      	str	r3, [r7, #28]
}
 8006c8a:	bf00      	nop
 8006c8c:	e7fe      	b.n	8006c8c <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006c8e:	f7ff fc3d 	bl	800650c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006c92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c94:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006c96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c9a:	429a      	cmp	r2, r3
 8006c9c:	d302      	bcc.n	8006ca4 <xQueueGenericSend+0xd4>
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	2b02      	cmp	r3, #2
 8006ca2:	d129      	bne.n	8006cf8 <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006ca4:	683a      	ldr	r2, [r7, #0]
 8006ca6:	68b9      	ldr	r1, [r7, #8]
 8006ca8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006caa:	f000 fc5b 	bl	8007564 <prvCopyDataToQueue>
 8006cae:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006cb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d010      	beq.n	8006cda <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006cb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cba:	3324      	adds	r3, #36	; 0x24
 8006cbc:	4618      	mov	r0, r3
 8006cbe:	f001 fb2b 	bl	8008318 <xTaskRemoveFromEventList>
 8006cc2:	4603      	mov	r3, r0
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d013      	beq.n	8006cf0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006cc8:	4b3f      	ldr	r3, [pc, #252]	; (8006dc8 <xQueueGenericSend+0x1f8>)
 8006cca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006cce:	601a      	str	r2, [r3, #0]
 8006cd0:	f3bf 8f4f 	dsb	sy
 8006cd4:	f3bf 8f6f 	isb	sy
 8006cd8:	e00a      	b.n	8006cf0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006cda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d007      	beq.n	8006cf0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006ce0:	4b39      	ldr	r3, [pc, #228]	; (8006dc8 <xQueueGenericSend+0x1f8>)
 8006ce2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ce6:	601a      	str	r2, [r3, #0]
 8006ce8:	f3bf 8f4f 	dsb	sy
 8006cec:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006cf0:	f7ff fc3c 	bl	800656c <vPortExitCritical>
				return pdPASS;
 8006cf4:	2301      	movs	r3, #1
 8006cf6:	e063      	b.n	8006dc0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d103      	bne.n	8006d06 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006cfe:	f7ff fc35 	bl	800656c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006d02:	2300      	movs	r3, #0
 8006d04:	e05c      	b.n	8006dc0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006d06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d106      	bne.n	8006d1a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006d0c:	f107 0314 	add.w	r3, r7, #20
 8006d10:	4618      	mov	r0, r3
 8006d12:	f001 fbc7 	bl	80084a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006d16:	2301      	movs	r3, #1
 8006d18:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006d1a:	f7ff fc27 	bl	800656c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006d1e:	f001 f881 	bl	8007e24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006d22:	f7ff fbf3 	bl	800650c <vPortEnterCritical>
 8006d26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d28:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006d2c:	b25b      	sxtb	r3, r3
 8006d2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d32:	d103      	bne.n	8006d3c <xQueueGenericSend+0x16c>
 8006d34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d36:	2200      	movs	r2, #0
 8006d38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006d3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d3e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006d42:	b25b      	sxtb	r3, r3
 8006d44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d48:	d103      	bne.n	8006d52 <xQueueGenericSend+0x182>
 8006d4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006d52:	f7ff fc0b 	bl	800656c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006d56:	1d3a      	adds	r2, r7, #4
 8006d58:	f107 0314 	add.w	r3, r7, #20
 8006d5c:	4611      	mov	r1, r2
 8006d5e:	4618      	mov	r0, r3
 8006d60:	f001 fbb6 	bl	80084d0 <xTaskCheckForTimeOut>
 8006d64:	4603      	mov	r3, r0
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d124      	bne.n	8006db4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006d6a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006d6c:	f000 fcf2 	bl	8007754 <prvIsQueueFull>
 8006d70:	4603      	mov	r3, r0
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d018      	beq.n	8006da8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006d76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d78:	3310      	adds	r3, #16
 8006d7a:	687a      	ldr	r2, [r7, #4]
 8006d7c:	4611      	mov	r1, r2
 8006d7e:	4618      	mov	r0, r3
 8006d80:	f001 fa3e 	bl	8008200 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006d84:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006d86:	f000 fc7d 	bl	8007684 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006d8a:	f001 f859 	bl	8007e40 <xTaskResumeAll>
 8006d8e:	4603      	mov	r3, r0
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	f47f af7c 	bne.w	8006c8e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8006d96:	4b0c      	ldr	r3, [pc, #48]	; (8006dc8 <xQueueGenericSend+0x1f8>)
 8006d98:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d9c:	601a      	str	r2, [r3, #0]
 8006d9e:	f3bf 8f4f 	dsb	sy
 8006da2:	f3bf 8f6f 	isb	sy
 8006da6:	e772      	b.n	8006c8e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006da8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006daa:	f000 fc6b 	bl	8007684 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006dae:	f001 f847 	bl	8007e40 <xTaskResumeAll>
 8006db2:	e76c      	b.n	8006c8e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006db4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006db6:	f000 fc65 	bl	8007684 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006dba:	f001 f841 	bl	8007e40 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006dbe:	2300      	movs	r3, #0
		}
	}
}
 8006dc0:	4618      	mov	r0, r3
 8006dc2:	3738      	adds	r7, #56	; 0x38
 8006dc4:	46bd      	mov	sp, r7
 8006dc6:	bd80      	pop	{r7, pc}
 8006dc8:	e000ed04 	.word	0xe000ed04

08006dcc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006dcc:	b580      	push	{r7, lr}
 8006dce:	b08e      	sub	sp, #56	; 0x38
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	60f8      	str	r0, [r7, #12]
 8006dd4:	60b9      	str	r1, [r7, #8]
 8006dd6:	607a      	str	r2, [r7, #4]
 8006dd8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006dde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d10a      	bne.n	8006dfa <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8006de4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006de8:	f383 8811 	msr	BASEPRI, r3
 8006dec:	f3bf 8f6f 	isb	sy
 8006df0:	f3bf 8f4f 	dsb	sy
 8006df4:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006df6:	bf00      	nop
 8006df8:	e7fe      	b.n	8006df8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006dfa:	68bb      	ldr	r3, [r7, #8]
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d103      	bne.n	8006e08 <xQueueGenericSendFromISR+0x3c>
 8006e00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d101      	bne.n	8006e0c <xQueueGenericSendFromISR+0x40>
 8006e08:	2301      	movs	r3, #1
 8006e0a:	e000      	b.n	8006e0e <xQueueGenericSendFromISR+0x42>
 8006e0c:	2300      	movs	r3, #0
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d10a      	bne.n	8006e28 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8006e12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e16:	f383 8811 	msr	BASEPRI, r3
 8006e1a:	f3bf 8f6f 	isb	sy
 8006e1e:	f3bf 8f4f 	dsb	sy
 8006e22:	623b      	str	r3, [r7, #32]
}
 8006e24:	bf00      	nop
 8006e26:	e7fe      	b.n	8006e26 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006e28:	683b      	ldr	r3, [r7, #0]
 8006e2a:	2b02      	cmp	r3, #2
 8006e2c:	d103      	bne.n	8006e36 <xQueueGenericSendFromISR+0x6a>
 8006e2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e32:	2b01      	cmp	r3, #1
 8006e34:	d101      	bne.n	8006e3a <xQueueGenericSendFromISR+0x6e>
 8006e36:	2301      	movs	r3, #1
 8006e38:	e000      	b.n	8006e3c <xQueueGenericSendFromISR+0x70>
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d10a      	bne.n	8006e56 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8006e40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e44:	f383 8811 	msr	BASEPRI, r3
 8006e48:	f3bf 8f6f 	isb	sy
 8006e4c:	f3bf 8f4f 	dsb	sy
 8006e50:	61fb      	str	r3, [r7, #28]
}
 8006e52:	bf00      	nop
 8006e54:	e7fe      	b.n	8006e54 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006e56:	f7ff fc1b 	bl	8006690 <vPortValidateInterruptPriority>
	__asm volatile
 8006e5a:	f3ef 8211 	mrs	r2, BASEPRI
 8006e5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e62:	f383 8811 	msr	BASEPRI, r3
 8006e66:	f3bf 8f6f 	isb	sy
 8006e6a:	f3bf 8f4f 	dsb	sy
 8006e6e:	61ba      	str	r2, [r7, #24]
 8006e70:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8006e72:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006e74:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006e76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e78:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006e7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e7e:	429a      	cmp	r2, r3
 8006e80:	d302      	bcc.n	8006e88 <xQueueGenericSendFromISR+0xbc>
 8006e82:	683b      	ldr	r3, [r7, #0]
 8006e84:	2b02      	cmp	r3, #2
 8006e86:	d12c      	bne.n	8006ee2 <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006e88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e8a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006e8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006e92:	683a      	ldr	r2, [r7, #0]
 8006e94:	68b9      	ldr	r1, [r7, #8]
 8006e96:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006e98:	f000 fb64 	bl	8007564 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006e9c:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8006ea0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ea4:	d112      	bne.n	8006ecc <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006ea6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ea8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d016      	beq.n	8006edc <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006eae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006eb0:	3324      	adds	r3, #36	; 0x24
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	f001 fa30 	bl	8008318 <xTaskRemoveFromEventList>
 8006eb8:	4603      	mov	r3, r0
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d00e      	beq.n	8006edc <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d00b      	beq.n	8006edc <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2201      	movs	r2, #1
 8006ec8:	601a      	str	r2, [r3, #0]
 8006eca:	e007      	b.n	8006edc <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006ecc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006ed0:	3301      	adds	r3, #1
 8006ed2:	b2db      	uxtb	r3, r3
 8006ed4:	b25a      	sxtb	r2, r3
 8006ed6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ed8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006edc:	2301      	movs	r3, #1
 8006ede:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8006ee0:	e001      	b.n	8006ee6 <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	637b      	str	r3, [r7, #52]	; 0x34
 8006ee6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ee8:	613b      	str	r3, [r7, #16]
	__asm volatile
 8006eea:	693b      	ldr	r3, [r7, #16]
 8006eec:	f383 8811 	msr	BASEPRI, r3
}
 8006ef0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006ef2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006ef4:	4618      	mov	r0, r3
 8006ef6:	3738      	adds	r7, #56	; 0x38
 8006ef8:	46bd      	mov	sp, r7
 8006efa:	bd80      	pop	{r7, pc}

08006efc <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006efc:	b580      	push	{r7, lr}
 8006efe:	b08e      	sub	sp, #56	; 0x38
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	6078      	str	r0, [r7, #4]
 8006f04:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8006f0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d10a      	bne.n	8006f26 <xQueueGiveFromISR+0x2a>
	__asm volatile
 8006f10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f14:	f383 8811 	msr	BASEPRI, r3
 8006f18:	f3bf 8f6f 	isb	sy
 8006f1c:	f3bf 8f4f 	dsb	sy
 8006f20:	623b      	str	r3, [r7, #32]
}
 8006f22:	bf00      	nop
 8006f24:	e7fe      	b.n	8006f24 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006f26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d00a      	beq.n	8006f44 <xQueueGiveFromISR+0x48>
	__asm volatile
 8006f2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f32:	f383 8811 	msr	BASEPRI, r3
 8006f36:	f3bf 8f6f 	isb	sy
 8006f3a:	f3bf 8f4f 	dsb	sy
 8006f3e:	61fb      	str	r3, [r7, #28]
}
 8006f40:	bf00      	nop
 8006f42:	e7fe      	b.n	8006f42 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8006f44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d103      	bne.n	8006f54 <xQueueGiveFromISR+0x58>
 8006f4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f4e:	685b      	ldr	r3, [r3, #4]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d101      	bne.n	8006f58 <xQueueGiveFromISR+0x5c>
 8006f54:	2301      	movs	r3, #1
 8006f56:	e000      	b.n	8006f5a <xQueueGiveFromISR+0x5e>
 8006f58:	2300      	movs	r3, #0
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d10a      	bne.n	8006f74 <xQueueGiveFromISR+0x78>
	__asm volatile
 8006f5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f62:	f383 8811 	msr	BASEPRI, r3
 8006f66:	f3bf 8f6f 	isb	sy
 8006f6a:	f3bf 8f4f 	dsb	sy
 8006f6e:	61bb      	str	r3, [r7, #24]
}
 8006f70:	bf00      	nop
 8006f72:	e7fe      	b.n	8006f72 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006f74:	f7ff fb8c 	bl	8006690 <vPortValidateInterruptPriority>
	__asm volatile
 8006f78:	f3ef 8211 	mrs	r2, BASEPRI
 8006f7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f80:	f383 8811 	msr	BASEPRI, r3
 8006f84:	f3bf 8f6f 	isb	sy
 8006f88:	f3bf 8f4f 	dsb	sy
 8006f8c:	617a      	str	r2, [r7, #20]
 8006f8e:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8006f90:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006f92:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006f94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f98:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8006f9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f9e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006fa0:	429a      	cmp	r2, r3
 8006fa2:	d22b      	bcs.n	8006ffc <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006fa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fa6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006faa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006fae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fb0:	1c5a      	adds	r2, r3, #1
 8006fb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fb4:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006fb6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006fba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fbe:	d112      	bne.n	8006fe6 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006fc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d016      	beq.n	8006ff6 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006fc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fca:	3324      	adds	r3, #36	; 0x24
 8006fcc:	4618      	mov	r0, r3
 8006fce:	f001 f9a3 	bl	8008318 <xTaskRemoveFromEventList>
 8006fd2:	4603      	mov	r3, r0
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d00e      	beq.n	8006ff6 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006fd8:	683b      	ldr	r3, [r7, #0]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d00b      	beq.n	8006ff6 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	2201      	movs	r2, #1
 8006fe2:	601a      	str	r2, [r3, #0]
 8006fe4:	e007      	b.n	8006ff6 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006fe6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006fea:	3301      	adds	r3, #1
 8006fec:	b2db      	uxtb	r3, r3
 8006fee:	b25a      	sxtb	r2, r3
 8006ff0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ff2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006ff6:	2301      	movs	r3, #1
 8006ff8:	637b      	str	r3, [r7, #52]	; 0x34
 8006ffa:	e001      	b.n	8007000 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	637b      	str	r3, [r7, #52]	; 0x34
 8007000:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007002:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	f383 8811 	msr	BASEPRI, r3
}
 800700a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800700c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800700e:	4618      	mov	r0, r3
 8007010:	3738      	adds	r7, #56	; 0x38
 8007012:	46bd      	mov	sp, r7
 8007014:	bd80      	pop	{r7, pc}
	...

08007018 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007018:	b580      	push	{r7, lr}
 800701a:	b08c      	sub	sp, #48	; 0x30
 800701c:	af00      	add	r7, sp, #0
 800701e:	60f8      	str	r0, [r7, #12]
 8007020:	60b9      	str	r1, [r7, #8]
 8007022:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007024:	2300      	movs	r3, #0
 8007026:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800702c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800702e:	2b00      	cmp	r3, #0
 8007030:	d10a      	bne.n	8007048 <xQueueReceive+0x30>
	__asm volatile
 8007032:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007036:	f383 8811 	msr	BASEPRI, r3
 800703a:	f3bf 8f6f 	isb	sy
 800703e:	f3bf 8f4f 	dsb	sy
 8007042:	623b      	str	r3, [r7, #32]
}
 8007044:	bf00      	nop
 8007046:	e7fe      	b.n	8007046 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007048:	68bb      	ldr	r3, [r7, #8]
 800704a:	2b00      	cmp	r3, #0
 800704c:	d103      	bne.n	8007056 <xQueueReceive+0x3e>
 800704e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007052:	2b00      	cmp	r3, #0
 8007054:	d101      	bne.n	800705a <xQueueReceive+0x42>
 8007056:	2301      	movs	r3, #1
 8007058:	e000      	b.n	800705c <xQueueReceive+0x44>
 800705a:	2300      	movs	r3, #0
 800705c:	2b00      	cmp	r3, #0
 800705e:	d10a      	bne.n	8007076 <xQueueReceive+0x5e>
	__asm volatile
 8007060:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007064:	f383 8811 	msr	BASEPRI, r3
 8007068:	f3bf 8f6f 	isb	sy
 800706c:	f3bf 8f4f 	dsb	sy
 8007070:	61fb      	str	r3, [r7, #28]
}
 8007072:	bf00      	nop
 8007074:	e7fe      	b.n	8007074 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007076:	f001 fb85 	bl	8008784 <xTaskGetSchedulerState>
 800707a:	4603      	mov	r3, r0
 800707c:	2b00      	cmp	r3, #0
 800707e:	d102      	bne.n	8007086 <xQueueReceive+0x6e>
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d101      	bne.n	800708a <xQueueReceive+0x72>
 8007086:	2301      	movs	r3, #1
 8007088:	e000      	b.n	800708c <xQueueReceive+0x74>
 800708a:	2300      	movs	r3, #0
 800708c:	2b00      	cmp	r3, #0
 800708e:	d10a      	bne.n	80070a6 <xQueueReceive+0x8e>
	__asm volatile
 8007090:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007094:	f383 8811 	msr	BASEPRI, r3
 8007098:	f3bf 8f6f 	isb	sy
 800709c:	f3bf 8f4f 	dsb	sy
 80070a0:	61bb      	str	r3, [r7, #24]
}
 80070a2:	bf00      	nop
 80070a4:	e7fe      	b.n	80070a4 <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80070a6:	f7ff fa31 	bl	800650c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80070aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070ae:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80070b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d01f      	beq.n	80070f6 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80070b6:	68b9      	ldr	r1, [r7, #8]
 80070b8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80070ba:	f000 fabd 	bl	8007638 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80070be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070c0:	1e5a      	subs	r2, r3, #1
 80070c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070c4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80070c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070c8:	691b      	ldr	r3, [r3, #16]
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d00f      	beq.n	80070ee <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80070ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070d0:	3310      	adds	r3, #16
 80070d2:	4618      	mov	r0, r3
 80070d4:	f001 f920 	bl	8008318 <xTaskRemoveFromEventList>
 80070d8:	4603      	mov	r3, r0
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d007      	beq.n	80070ee <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80070de:	4b3d      	ldr	r3, [pc, #244]	; (80071d4 <xQueueReceive+0x1bc>)
 80070e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80070e4:	601a      	str	r2, [r3, #0]
 80070e6:	f3bf 8f4f 	dsb	sy
 80070ea:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80070ee:	f7ff fa3d 	bl	800656c <vPortExitCritical>
				return pdPASS;
 80070f2:	2301      	movs	r3, #1
 80070f4:	e069      	b.n	80071ca <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d103      	bne.n	8007104 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80070fc:	f7ff fa36 	bl	800656c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007100:	2300      	movs	r3, #0
 8007102:	e062      	b.n	80071ca <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007104:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007106:	2b00      	cmp	r3, #0
 8007108:	d106      	bne.n	8007118 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800710a:	f107 0310 	add.w	r3, r7, #16
 800710e:	4618      	mov	r0, r3
 8007110:	f001 f9c8 	bl	80084a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007114:	2301      	movs	r3, #1
 8007116:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007118:	f7ff fa28 	bl	800656c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800711c:	f000 fe82 	bl	8007e24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007120:	f7ff f9f4 	bl	800650c <vPortEnterCritical>
 8007124:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007126:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800712a:	b25b      	sxtb	r3, r3
 800712c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007130:	d103      	bne.n	800713a <xQueueReceive+0x122>
 8007132:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007134:	2200      	movs	r2, #0
 8007136:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800713a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800713c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007140:	b25b      	sxtb	r3, r3
 8007142:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007146:	d103      	bne.n	8007150 <xQueueReceive+0x138>
 8007148:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800714a:	2200      	movs	r2, #0
 800714c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007150:	f7ff fa0c 	bl	800656c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007154:	1d3a      	adds	r2, r7, #4
 8007156:	f107 0310 	add.w	r3, r7, #16
 800715a:	4611      	mov	r1, r2
 800715c:	4618      	mov	r0, r3
 800715e:	f001 f9b7 	bl	80084d0 <xTaskCheckForTimeOut>
 8007162:	4603      	mov	r3, r0
 8007164:	2b00      	cmp	r3, #0
 8007166:	d123      	bne.n	80071b0 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007168:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800716a:	f000 fadd 	bl	8007728 <prvIsQueueEmpty>
 800716e:	4603      	mov	r3, r0
 8007170:	2b00      	cmp	r3, #0
 8007172:	d017      	beq.n	80071a4 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007174:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007176:	3324      	adds	r3, #36	; 0x24
 8007178:	687a      	ldr	r2, [r7, #4]
 800717a:	4611      	mov	r1, r2
 800717c:	4618      	mov	r0, r3
 800717e:	f001 f83f 	bl	8008200 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007182:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007184:	f000 fa7e 	bl	8007684 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007188:	f000 fe5a 	bl	8007e40 <xTaskResumeAll>
 800718c:	4603      	mov	r3, r0
 800718e:	2b00      	cmp	r3, #0
 8007190:	d189      	bne.n	80070a6 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8007192:	4b10      	ldr	r3, [pc, #64]	; (80071d4 <xQueueReceive+0x1bc>)
 8007194:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007198:	601a      	str	r2, [r3, #0]
 800719a:	f3bf 8f4f 	dsb	sy
 800719e:	f3bf 8f6f 	isb	sy
 80071a2:	e780      	b.n	80070a6 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80071a4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80071a6:	f000 fa6d 	bl	8007684 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80071aa:	f000 fe49 	bl	8007e40 <xTaskResumeAll>
 80071ae:	e77a      	b.n	80070a6 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80071b0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80071b2:	f000 fa67 	bl	8007684 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80071b6:	f000 fe43 	bl	8007e40 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80071ba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80071bc:	f000 fab4 	bl	8007728 <prvIsQueueEmpty>
 80071c0:	4603      	mov	r3, r0
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	f43f af6f 	beq.w	80070a6 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80071c8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 80071ca:	4618      	mov	r0, r3
 80071cc:	3730      	adds	r7, #48	; 0x30
 80071ce:	46bd      	mov	sp, r7
 80071d0:	bd80      	pop	{r7, pc}
 80071d2:	bf00      	nop
 80071d4:	e000ed04 	.word	0xe000ed04

080071d8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80071d8:	b580      	push	{r7, lr}
 80071da:	b08e      	sub	sp, #56	; 0x38
 80071dc:	af00      	add	r7, sp, #0
 80071de:	6078      	str	r0, [r7, #4]
 80071e0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80071e2:	2300      	movs	r3, #0
 80071e4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80071ea:	2300      	movs	r3, #0
 80071ec:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80071ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d10a      	bne.n	800720a <xQueueSemaphoreTake+0x32>
	__asm volatile
 80071f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071f8:	f383 8811 	msr	BASEPRI, r3
 80071fc:	f3bf 8f6f 	isb	sy
 8007200:	f3bf 8f4f 	dsb	sy
 8007204:	623b      	str	r3, [r7, #32]
}
 8007206:	bf00      	nop
 8007208:	e7fe      	b.n	8007208 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800720a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800720c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800720e:	2b00      	cmp	r3, #0
 8007210:	d00a      	beq.n	8007228 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8007212:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007216:	f383 8811 	msr	BASEPRI, r3
 800721a:	f3bf 8f6f 	isb	sy
 800721e:	f3bf 8f4f 	dsb	sy
 8007222:	61fb      	str	r3, [r7, #28]
}
 8007224:	bf00      	nop
 8007226:	e7fe      	b.n	8007226 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007228:	f001 faac 	bl	8008784 <xTaskGetSchedulerState>
 800722c:	4603      	mov	r3, r0
 800722e:	2b00      	cmp	r3, #0
 8007230:	d102      	bne.n	8007238 <xQueueSemaphoreTake+0x60>
 8007232:	683b      	ldr	r3, [r7, #0]
 8007234:	2b00      	cmp	r3, #0
 8007236:	d101      	bne.n	800723c <xQueueSemaphoreTake+0x64>
 8007238:	2301      	movs	r3, #1
 800723a:	e000      	b.n	800723e <xQueueSemaphoreTake+0x66>
 800723c:	2300      	movs	r3, #0
 800723e:	2b00      	cmp	r3, #0
 8007240:	d10a      	bne.n	8007258 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8007242:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007246:	f383 8811 	msr	BASEPRI, r3
 800724a:	f3bf 8f6f 	isb	sy
 800724e:	f3bf 8f4f 	dsb	sy
 8007252:	61bb      	str	r3, [r7, #24]
}
 8007254:	bf00      	nop
 8007256:	e7fe      	b.n	8007256 <xQueueSemaphoreTake+0x7e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8007258:	f7ff f958 	bl	800650c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800725c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800725e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007260:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8007262:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007264:	2b00      	cmp	r3, #0
 8007266:	d024      	beq.n	80072b2 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8007268:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800726a:	1e5a      	subs	r2, r3, #1
 800726c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800726e:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007270:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	2b00      	cmp	r3, #0
 8007276:	d104      	bne.n	8007282 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8007278:	f001 fc1c 	bl	8008ab4 <pvTaskIncrementMutexHeldCount>
 800727c:	4602      	mov	r2, r0
 800727e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007280:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007282:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007284:	691b      	ldr	r3, [r3, #16]
 8007286:	2b00      	cmp	r3, #0
 8007288:	d00f      	beq.n	80072aa <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800728a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800728c:	3310      	adds	r3, #16
 800728e:	4618      	mov	r0, r3
 8007290:	f001 f842 	bl	8008318 <xTaskRemoveFromEventList>
 8007294:	4603      	mov	r3, r0
 8007296:	2b00      	cmp	r3, #0
 8007298:	d007      	beq.n	80072aa <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800729a:	4b54      	ldr	r3, [pc, #336]	; (80073ec <xQueueSemaphoreTake+0x214>)
 800729c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80072a0:	601a      	str	r2, [r3, #0]
 80072a2:	f3bf 8f4f 	dsb	sy
 80072a6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80072aa:	f7ff f95f 	bl	800656c <vPortExitCritical>
				return pdPASS;
 80072ae:	2301      	movs	r3, #1
 80072b0:	e097      	b.n	80073e2 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80072b2:	683b      	ldr	r3, [r7, #0]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d111      	bne.n	80072dc <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80072b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d00a      	beq.n	80072d4 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 80072be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072c2:	f383 8811 	msr	BASEPRI, r3
 80072c6:	f3bf 8f6f 	isb	sy
 80072ca:	f3bf 8f4f 	dsb	sy
 80072ce:	617b      	str	r3, [r7, #20]
}
 80072d0:	bf00      	nop
 80072d2:	e7fe      	b.n	80072d2 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80072d4:	f7ff f94a 	bl	800656c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80072d8:	2300      	movs	r3, #0
 80072da:	e082      	b.n	80073e2 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80072dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d106      	bne.n	80072f0 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80072e2:	f107 030c 	add.w	r3, r7, #12
 80072e6:	4618      	mov	r0, r3
 80072e8:	f001 f8dc 	bl	80084a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80072ec:	2301      	movs	r3, #1
 80072ee:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80072f0:	f7ff f93c 	bl	800656c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80072f4:	f000 fd96 	bl	8007e24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80072f8:	f7ff f908 	bl	800650c <vPortEnterCritical>
 80072fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072fe:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007302:	b25b      	sxtb	r3, r3
 8007304:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007308:	d103      	bne.n	8007312 <xQueueSemaphoreTake+0x13a>
 800730a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800730c:	2200      	movs	r2, #0
 800730e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007312:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007314:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007318:	b25b      	sxtb	r3, r3
 800731a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800731e:	d103      	bne.n	8007328 <xQueueSemaphoreTake+0x150>
 8007320:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007322:	2200      	movs	r2, #0
 8007324:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007328:	f7ff f920 	bl	800656c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800732c:	463a      	mov	r2, r7
 800732e:	f107 030c 	add.w	r3, r7, #12
 8007332:	4611      	mov	r1, r2
 8007334:	4618      	mov	r0, r3
 8007336:	f001 f8cb 	bl	80084d0 <xTaskCheckForTimeOut>
 800733a:	4603      	mov	r3, r0
 800733c:	2b00      	cmp	r3, #0
 800733e:	d132      	bne.n	80073a6 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007340:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007342:	f000 f9f1 	bl	8007728 <prvIsQueueEmpty>
 8007346:	4603      	mov	r3, r0
 8007348:	2b00      	cmp	r3, #0
 800734a:	d026      	beq.n	800739a <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800734c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	2b00      	cmp	r3, #0
 8007352:	d109      	bne.n	8007368 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8007354:	f7ff f8da 	bl	800650c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8007358:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800735a:	685b      	ldr	r3, [r3, #4]
 800735c:	4618      	mov	r0, r3
 800735e:	f001 fa2f 	bl	80087c0 <xTaskPriorityInherit>
 8007362:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8007364:	f7ff f902 	bl	800656c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007368:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800736a:	3324      	adds	r3, #36	; 0x24
 800736c:	683a      	ldr	r2, [r7, #0]
 800736e:	4611      	mov	r1, r2
 8007370:	4618      	mov	r0, r3
 8007372:	f000 ff45 	bl	8008200 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007376:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007378:	f000 f984 	bl	8007684 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800737c:	f000 fd60 	bl	8007e40 <xTaskResumeAll>
 8007380:	4603      	mov	r3, r0
 8007382:	2b00      	cmp	r3, #0
 8007384:	f47f af68 	bne.w	8007258 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8007388:	4b18      	ldr	r3, [pc, #96]	; (80073ec <xQueueSemaphoreTake+0x214>)
 800738a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800738e:	601a      	str	r2, [r3, #0]
 8007390:	f3bf 8f4f 	dsb	sy
 8007394:	f3bf 8f6f 	isb	sy
 8007398:	e75e      	b.n	8007258 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800739a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800739c:	f000 f972 	bl	8007684 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80073a0:	f000 fd4e 	bl	8007e40 <xTaskResumeAll>
 80073a4:	e758      	b.n	8007258 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80073a6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80073a8:	f000 f96c 	bl	8007684 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80073ac:	f000 fd48 	bl	8007e40 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80073b0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80073b2:	f000 f9b9 	bl	8007728 <prvIsQueueEmpty>
 80073b6:	4603      	mov	r3, r0
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	f43f af4d 	beq.w	8007258 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80073be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d00d      	beq.n	80073e0 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 80073c4:	f7ff f8a2 	bl	800650c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80073c8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80073ca:	f000 f8b4 	bl	8007536 <prvGetDisinheritPriorityAfterTimeout>
 80073ce:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 80073d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073d2:	685b      	ldr	r3, [r3, #4]
 80073d4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80073d6:	4618      	mov	r0, r3
 80073d8:	f001 face 	bl	8008978 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80073dc:	f7ff f8c6 	bl	800656c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80073e0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 80073e2:	4618      	mov	r0, r3
 80073e4:	3738      	adds	r7, #56	; 0x38
 80073e6:	46bd      	mov	sp, r7
 80073e8:	bd80      	pop	{r7, pc}
 80073ea:	bf00      	nop
 80073ec:	e000ed04 	.word	0xe000ed04

080073f0 <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80073f0:	b580      	push	{r7, lr}
 80073f2:	b08e      	sub	sp, #56	; 0x38
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	60f8      	str	r0, [r7, #12]
 80073f8:	60b9      	str	r1, [r7, #8]
 80073fa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007400:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007402:	2b00      	cmp	r3, #0
 8007404:	d10a      	bne.n	800741c <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8007406:	f04f 0350 	mov.w	r3, #80	; 0x50
 800740a:	f383 8811 	msr	BASEPRI, r3
 800740e:	f3bf 8f6f 	isb	sy
 8007412:	f3bf 8f4f 	dsb	sy
 8007416:	623b      	str	r3, [r7, #32]
}
 8007418:	bf00      	nop
 800741a:	e7fe      	b.n	800741a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800741c:	68bb      	ldr	r3, [r7, #8]
 800741e:	2b00      	cmp	r3, #0
 8007420:	d103      	bne.n	800742a <xQueueReceiveFromISR+0x3a>
 8007422:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007426:	2b00      	cmp	r3, #0
 8007428:	d101      	bne.n	800742e <xQueueReceiveFromISR+0x3e>
 800742a:	2301      	movs	r3, #1
 800742c:	e000      	b.n	8007430 <xQueueReceiveFromISR+0x40>
 800742e:	2300      	movs	r3, #0
 8007430:	2b00      	cmp	r3, #0
 8007432:	d10a      	bne.n	800744a <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8007434:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007438:	f383 8811 	msr	BASEPRI, r3
 800743c:	f3bf 8f6f 	isb	sy
 8007440:	f3bf 8f4f 	dsb	sy
 8007444:	61fb      	str	r3, [r7, #28]
}
 8007446:	bf00      	nop
 8007448:	e7fe      	b.n	8007448 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800744a:	f7ff f921 	bl	8006690 <vPortValidateInterruptPriority>
	__asm volatile
 800744e:	f3ef 8211 	mrs	r2, BASEPRI
 8007452:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007456:	f383 8811 	msr	BASEPRI, r3
 800745a:	f3bf 8f6f 	isb	sy
 800745e:	f3bf 8f4f 	dsb	sy
 8007462:	61ba      	str	r2, [r7, #24]
 8007464:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8007466:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007468:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800746a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800746c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800746e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007470:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007472:	2b00      	cmp	r3, #0
 8007474:	d02f      	beq.n	80074d6 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8007476:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007478:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800747c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007480:	68b9      	ldr	r1, [r7, #8]
 8007482:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007484:	f000 f8d8 	bl	8007638 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007488:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800748a:	1e5a      	subs	r2, r3, #1
 800748c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800748e:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8007490:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007494:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007498:	d112      	bne.n	80074c0 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800749a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800749c:	691b      	ldr	r3, [r3, #16]
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d016      	beq.n	80074d0 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80074a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074a4:	3310      	adds	r3, #16
 80074a6:	4618      	mov	r0, r3
 80074a8:	f000 ff36 	bl	8008318 <xTaskRemoveFromEventList>
 80074ac:	4603      	mov	r3, r0
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d00e      	beq.n	80074d0 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d00b      	beq.n	80074d0 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2201      	movs	r2, #1
 80074bc:	601a      	str	r2, [r3, #0]
 80074be:	e007      	b.n	80074d0 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80074c0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80074c4:	3301      	adds	r3, #1
 80074c6:	b2db      	uxtb	r3, r3
 80074c8:	b25a      	sxtb	r2, r3
 80074ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80074d0:	2301      	movs	r3, #1
 80074d2:	637b      	str	r3, [r7, #52]	; 0x34
 80074d4:	e001      	b.n	80074da <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 80074d6:	2300      	movs	r3, #0
 80074d8:	637b      	str	r3, [r7, #52]	; 0x34
 80074da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074dc:	613b      	str	r3, [r7, #16]
	__asm volatile
 80074de:	693b      	ldr	r3, [r7, #16]
 80074e0:	f383 8811 	msr	BASEPRI, r3
}
 80074e4:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80074e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80074e8:	4618      	mov	r0, r3
 80074ea:	3738      	adds	r7, #56	; 0x38
 80074ec:	46bd      	mov	sp, r7
 80074ee:	bd80      	pop	{r7, pc}

080074f0 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80074f0:	b580      	push	{r7, lr}
 80074f2:	b084      	sub	sp, #16
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d10a      	bne.n	8007518 <vQueueDelete+0x28>
	__asm volatile
 8007502:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007506:	f383 8811 	msr	BASEPRI, r3
 800750a:	f3bf 8f6f 	isb	sy
 800750e:	f3bf 8f4f 	dsb	sy
 8007512:	60bb      	str	r3, [r7, #8]
}
 8007514:	bf00      	nop
 8007516:	e7fe      	b.n	8007516 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8007518:	68f8      	ldr	r0, [r7, #12]
 800751a:	f000 f95b 	bl	80077d4 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8007524:	2b00      	cmp	r3, #0
 8007526:	d102      	bne.n	800752e <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 8007528:	68f8      	ldr	r0, [r7, #12]
 800752a:	f7fe fd3d 	bl	8005fa8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800752e:	bf00      	nop
 8007530:	3710      	adds	r7, #16
 8007532:	46bd      	mov	sp, r7
 8007534:	bd80      	pop	{r7, pc}

08007536 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8007536:	b480      	push	{r7}
 8007538:	b085      	sub	sp, #20
 800753a:	af00      	add	r7, sp, #0
 800753c:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007542:	2b00      	cmp	r3, #0
 8007544:	d006      	beq.n	8007554 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8007550:	60fb      	str	r3, [r7, #12]
 8007552:	e001      	b.n	8007558 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8007554:	2300      	movs	r3, #0
 8007556:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8007558:	68fb      	ldr	r3, [r7, #12]
	}
 800755a:	4618      	mov	r0, r3
 800755c:	3714      	adds	r7, #20
 800755e:	46bd      	mov	sp, r7
 8007560:	bc80      	pop	{r7}
 8007562:	4770      	bx	lr

08007564 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007564:	b580      	push	{r7, lr}
 8007566:	b086      	sub	sp, #24
 8007568:	af00      	add	r7, sp, #0
 800756a:	60f8      	str	r0, [r7, #12]
 800756c:	60b9      	str	r1, [r7, #8]
 800756e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007570:	2300      	movs	r3, #0
 8007572:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007578:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800757e:	2b00      	cmp	r3, #0
 8007580:	d10d      	bne.n	800759e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	2b00      	cmp	r3, #0
 8007588:	d14d      	bne.n	8007626 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	685b      	ldr	r3, [r3, #4]
 800758e:	4618      	mov	r0, r3
 8007590:	f001 f984 	bl	800889c <xTaskPriorityDisinherit>
 8007594:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	2200      	movs	r2, #0
 800759a:	605a      	str	r2, [r3, #4]
 800759c:	e043      	b.n	8007626 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d119      	bne.n	80075d8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	6898      	ldr	r0, [r3, #8]
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075ac:	461a      	mov	r2, r3
 80075ae:	68b9      	ldr	r1, [r7, #8]
 80075b0:	f00c ff57 	bl	8014462 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	689a      	ldr	r2, [r3, #8]
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075bc:	441a      	add	r2, r3
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	689a      	ldr	r2, [r3, #8]
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	685b      	ldr	r3, [r3, #4]
 80075ca:	429a      	cmp	r2, r3
 80075cc:	d32b      	bcc.n	8007626 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	681a      	ldr	r2, [r3, #0]
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	609a      	str	r2, [r3, #8]
 80075d6:	e026      	b.n	8007626 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	68d8      	ldr	r0, [r3, #12]
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075e0:	461a      	mov	r2, r3
 80075e2:	68b9      	ldr	r1, [r7, #8]
 80075e4:	f00c ff3d 	bl	8014462 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	68da      	ldr	r2, [r3, #12]
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075f0:	425b      	negs	r3, r3
 80075f2:	441a      	add	r2, r3
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	68da      	ldr	r2, [r3, #12]
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	429a      	cmp	r2, r3
 8007602:	d207      	bcs.n	8007614 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	685a      	ldr	r2, [r3, #4]
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800760c:	425b      	negs	r3, r3
 800760e:	441a      	add	r2, r3
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2b02      	cmp	r3, #2
 8007618:	d105      	bne.n	8007626 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800761a:	693b      	ldr	r3, [r7, #16]
 800761c:	2b00      	cmp	r3, #0
 800761e:	d002      	beq.n	8007626 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007620:	693b      	ldr	r3, [r7, #16]
 8007622:	3b01      	subs	r3, #1
 8007624:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007626:	693b      	ldr	r3, [r7, #16]
 8007628:	1c5a      	adds	r2, r3, #1
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800762e:	697b      	ldr	r3, [r7, #20]
}
 8007630:	4618      	mov	r0, r3
 8007632:	3718      	adds	r7, #24
 8007634:	46bd      	mov	sp, r7
 8007636:	bd80      	pop	{r7, pc}

08007638 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007638:	b580      	push	{r7, lr}
 800763a:	b082      	sub	sp, #8
 800763c:	af00      	add	r7, sp, #0
 800763e:	6078      	str	r0, [r7, #4]
 8007640:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007646:	2b00      	cmp	r3, #0
 8007648:	d018      	beq.n	800767c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	68da      	ldr	r2, [r3, #12]
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007652:	441a      	add	r2, r3
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	68da      	ldr	r2, [r3, #12]
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	685b      	ldr	r3, [r3, #4]
 8007660:	429a      	cmp	r2, r3
 8007662:	d303      	bcc.n	800766c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681a      	ldr	r2, [r3, #0]
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	68d9      	ldr	r1, [r3, #12]
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007674:	461a      	mov	r2, r3
 8007676:	6838      	ldr	r0, [r7, #0]
 8007678:	f00c fef3 	bl	8014462 <memcpy>
	}
}
 800767c:	bf00      	nop
 800767e:	3708      	adds	r7, #8
 8007680:	46bd      	mov	sp, r7
 8007682:	bd80      	pop	{r7, pc}

08007684 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007684:	b580      	push	{r7, lr}
 8007686:	b084      	sub	sp, #16
 8007688:	af00      	add	r7, sp, #0
 800768a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800768c:	f7fe ff3e 	bl	800650c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007696:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007698:	e011      	b.n	80076be <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d012      	beq.n	80076c8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	3324      	adds	r3, #36	; 0x24
 80076a6:	4618      	mov	r0, r3
 80076a8:	f000 fe36 	bl	8008318 <xTaskRemoveFromEventList>
 80076ac:	4603      	mov	r3, r0
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d001      	beq.n	80076b6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80076b2:	f000 ff6f 	bl	8008594 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80076b6:	7bfb      	ldrb	r3, [r7, #15]
 80076b8:	3b01      	subs	r3, #1
 80076ba:	b2db      	uxtb	r3, r3
 80076bc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80076be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	dce9      	bgt.n	800769a <prvUnlockQueue+0x16>
 80076c6:	e000      	b.n	80076ca <prvUnlockQueue+0x46>
					break;
 80076c8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	22ff      	movs	r2, #255	; 0xff
 80076ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80076d2:	f7fe ff4b 	bl	800656c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80076d6:	f7fe ff19 	bl	800650c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80076e0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80076e2:	e011      	b.n	8007708 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	691b      	ldr	r3, [r3, #16]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d012      	beq.n	8007712 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	3310      	adds	r3, #16
 80076f0:	4618      	mov	r0, r3
 80076f2:	f000 fe11 	bl	8008318 <xTaskRemoveFromEventList>
 80076f6:	4603      	mov	r3, r0
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d001      	beq.n	8007700 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80076fc:	f000 ff4a 	bl	8008594 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007700:	7bbb      	ldrb	r3, [r7, #14]
 8007702:	3b01      	subs	r3, #1
 8007704:	b2db      	uxtb	r3, r3
 8007706:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007708:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800770c:	2b00      	cmp	r3, #0
 800770e:	dce9      	bgt.n	80076e4 <prvUnlockQueue+0x60>
 8007710:	e000      	b.n	8007714 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007712:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	22ff      	movs	r2, #255	; 0xff
 8007718:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800771c:	f7fe ff26 	bl	800656c <vPortExitCritical>
}
 8007720:	bf00      	nop
 8007722:	3710      	adds	r7, #16
 8007724:	46bd      	mov	sp, r7
 8007726:	bd80      	pop	{r7, pc}

08007728 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007728:	b580      	push	{r7, lr}
 800772a:	b084      	sub	sp, #16
 800772c:	af00      	add	r7, sp, #0
 800772e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007730:	f7fe feec 	bl	800650c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007738:	2b00      	cmp	r3, #0
 800773a:	d102      	bne.n	8007742 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800773c:	2301      	movs	r3, #1
 800773e:	60fb      	str	r3, [r7, #12]
 8007740:	e001      	b.n	8007746 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007742:	2300      	movs	r3, #0
 8007744:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007746:	f7fe ff11 	bl	800656c <vPortExitCritical>

	return xReturn;
 800774a:	68fb      	ldr	r3, [r7, #12]
}
 800774c:	4618      	mov	r0, r3
 800774e:	3710      	adds	r7, #16
 8007750:	46bd      	mov	sp, r7
 8007752:	bd80      	pop	{r7, pc}

08007754 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007754:	b580      	push	{r7, lr}
 8007756:	b084      	sub	sp, #16
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800775c:	f7fe fed6 	bl	800650c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007768:	429a      	cmp	r2, r3
 800776a:	d102      	bne.n	8007772 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800776c:	2301      	movs	r3, #1
 800776e:	60fb      	str	r3, [r7, #12]
 8007770:	e001      	b.n	8007776 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007772:	2300      	movs	r3, #0
 8007774:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007776:	f7fe fef9 	bl	800656c <vPortExitCritical>

	return xReturn;
 800777a:	68fb      	ldr	r3, [r7, #12]
}
 800777c:	4618      	mov	r0, r3
 800777e:	3710      	adds	r7, #16
 8007780:	46bd      	mov	sp, r7
 8007782:	bd80      	pop	{r7, pc}

08007784 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007784:	b480      	push	{r7}
 8007786:	b085      	sub	sp, #20
 8007788:	af00      	add	r7, sp, #0
 800778a:	6078      	str	r0, [r7, #4]
 800778c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800778e:	2300      	movs	r3, #0
 8007790:	60fb      	str	r3, [r7, #12]
 8007792:	e014      	b.n	80077be <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007794:	4a0e      	ldr	r2, [pc, #56]	; (80077d0 <vQueueAddToRegistry+0x4c>)
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800779c:	2b00      	cmp	r3, #0
 800779e:	d10b      	bne.n	80077b8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80077a0:	490b      	ldr	r1, [pc, #44]	; (80077d0 <vQueueAddToRegistry+0x4c>)
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	683a      	ldr	r2, [r7, #0]
 80077a6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80077aa:	4a09      	ldr	r2, [pc, #36]	; (80077d0 <vQueueAddToRegistry+0x4c>)
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	00db      	lsls	r3, r3, #3
 80077b0:	4413      	add	r3, r2
 80077b2:	687a      	ldr	r2, [r7, #4]
 80077b4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80077b6:	e006      	b.n	80077c6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	3301      	adds	r3, #1
 80077bc:	60fb      	str	r3, [r7, #12]
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	2b07      	cmp	r3, #7
 80077c2:	d9e7      	bls.n	8007794 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80077c4:	bf00      	nop
 80077c6:	bf00      	nop
 80077c8:	3714      	adds	r7, #20
 80077ca:	46bd      	mov	sp, r7
 80077cc:	bc80      	pop	{r7}
 80077ce:	4770      	bx	lr
 80077d0:	20007da0 	.word	0x20007da0

080077d4 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 80077d4:	b480      	push	{r7}
 80077d6:	b085      	sub	sp, #20
 80077d8:	af00      	add	r7, sp, #0
 80077da:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80077dc:	2300      	movs	r3, #0
 80077de:	60fb      	str	r3, [r7, #12]
 80077e0:	e016      	b.n	8007810 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80077e2:	4a10      	ldr	r2, [pc, #64]	; (8007824 <vQueueUnregisterQueue+0x50>)
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	00db      	lsls	r3, r3, #3
 80077e8:	4413      	add	r3, r2
 80077ea:	685b      	ldr	r3, [r3, #4]
 80077ec:	687a      	ldr	r2, [r7, #4]
 80077ee:	429a      	cmp	r2, r3
 80077f0:	d10b      	bne.n	800780a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 80077f2:	4a0c      	ldr	r2, [pc, #48]	; (8007824 <vQueueUnregisterQueue+0x50>)
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	2100      	movs	r1, #0
 80077f8:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80077fc:	4a09      	ldr	r2, [pc, #36]	; (8007824 <vQueueUnregisterQueue+0x50>)
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	00db      	lsls	r3, r3, #3
 8007802:	4413      	add	r3, r2
 8007804:	2200      	movs	r2, #0
 8007806:	605a      	str	r2, [r3, #4]
				break;
 8007808:	e006      	b.n	8007818 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	3301      	adds	r3, #1
 800780e:	60fb      	str	r3, [r7, #12]
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	2b07      	cmp	r3, #7
 8007814:	d9e5      	bls.n	80077e2 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8007816:	bf00      	nop
 8007818:	bf00      	nop
 800781a:	3714      	adds	r7, #20
 800781c:	46bd      	mov	sp, r7
 800781e:	bc80      	pop	{r7}
 8007820:	4770      	bx	lr
 8007822:	bf00      	nop
 8007824:	20007da0 	.word	0x20007da0

08007828 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007828:	b580      	push	{r7, lr}
 800782a:	b086      	sub	sp, #24
 800782c:	af00      	add	r7, sp, #0
 800782e:	60f8      	str	r0, [r7, #12]
 8007830:	60b9      	str	r1, [r7, #8]
 8007832:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007838:	f7fe fe68 	bl	800650c <vPortEnterCritical>
 800783c:	697b      	ldr	r3, [r7, #20]
 800783e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007842:	b25b      	sxtb	r3, r3
 8007844:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007848:	d103      	bne.n	8007852 <vQueueWaitForMessageRestricted+0x2a>
 800784a:	697b      	ldr	r3, [r7, #20]
 800784c:	2200      	movs	r2, #0
 800784e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007852:	697b      	ldr	r3, [r7, #20]
 8007854:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007858:	b25b      	sxtb	r3, r3
 800785a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800785e:	d103      	bne.n	8007868 <vQueueWaitForMessageRestricted+0x40>
 8007860:	697b      	ldr	r3, [r7, #20]
 8007862:	2200      	movs	r2, #0
 8007864:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007868:	f7fe fe80 	bl	800656c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800786c:	697b      	ldr	r3, [r7, #20]
 800786e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007870:	2b00      	cmp	r3, #0
 8007872:	d106      	bne.n	8007882 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007874:	697b      	ldr	r3, [r7, #20]
 8007876:	3324      	adds	r3, #36	; 0x24
 8007878:	687a      	ldr	r2, [r7, #4]
 800787a:	68b9      	ldr	r1, [r7, #8]
 800787c:	4618      	mov	r0, r3
 800787e:	f000 fd1f 	bl	80082c0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007882:	6978      	ldr	r0, [r7, #20]
 8007884:	f7ff fefe 	bl	8007684 <prvUnlockQueue>
	}
 8007888:	bf00      	nop
 800788a:	3718      	adds	r7, #24
 800788c:	46bd      	mov	sp, r7
 800788e:	bd80      	pop	{r7, pc}

08007890 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007890:	b580      	push	{r7, lr}
 8007892:	b08e      	sub	sp, #56	; 0x38
 8007894:	af04      	add	r7, sp, #16
 8007896:	60f8      	str	r0, [r7, #12]
 8007898:	60b9      	str	r1, [r7, #8]
 800789a:	607a      	str	r2, [r7, #4]
 800789c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800789e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d10a      	bne.n	80078ba <xTaskCreateStatic+0x2a>
	__asm volatile
 80078a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078a8:	f383 8811 	msr	BASEPRI, r3
 80078ac:	f3bf 8f6f 	isb	sy
 80078b0:	f3bf 8f4f 	dsb	sy
 80078b4:	623b      	str	r3, [r7, #32]
}
 80078b6:	bf00      	nop
 80078b8:	e7fe      	b.n	80078b8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80078ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d10a      	bne.n	80078d6 <xTaskCreateStatic+0x46>
	__asm volatile
 80078c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078c4:	f383 8811 	msr	BASEPRI, r3
 80078c8:	f3bf 8f6f 	isb	sy
 80078cc:	f3bf 8f4f 	dsb	sy
 80078d0:	61fb      	str	r3, [r7, #28]
}
 80078d2:	bf00      	nop
 80078d4:	e7fe      	b.n	80078d4 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80078d6:	23a8      	movs	r3, #168	; 0xa8
 80078d8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80078da:	693b      	ldr	r3, [r7, #16]
 80078dc:	2ba8      	cmp	r3, #168	; 0xa8
 80078de:	d00a      	beq.n	80078f6 <xTaskCreateStatic+0x66>
	__asm volatile
 80078e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078e4:	f383 8811 	msr	BASEPRI, r3
 80078e8:	f3bf 8f6f 	isb	sy
 80078ec:	f3bf 8f4f 	dsb	sy
 80078f0:	61bb      	str	r3, [r7, #24]
}
 80078f2:	bf00      	nop
 80078f4:	e7fe      	b.n	80078f4 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80078f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d01e      	beq.n	800793a <xTaskCreateStatic+0xaa>
 80078fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d01b      	beq.n	800793a <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007902:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007904:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007908:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800790a:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800790c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800790e:	2202      	movs	r2, #2
 8007910:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007914:	2300      	movs	r3, #0
 8007916:	9303      	str	r3, [sp, #12]
 8007918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800791a:	9302      	str	r3, [sp, #8]
 800791c:	f107 0314 	add.w	r3, r7, #20
 8007920:	9301      	str	r3, [sp, #4]
 8007922:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007924:	9300      	str	r3, [sp, #0]
 8007926:	683b      	ldr	r3, [r7, #0]
 8007928:	687a      	ldr	r2, [r7, #4]
 800792a:	68b9      	ldr	r1, [r7, #8]
 800792c:	68f8      	ldr	r0, [r7, #12]
 800792e:	f000 f851 	bl	80079d4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007932:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007934:	f000 f8ec 	bl	8007b10 <prvAddNewTaskToReadyList>
 8007938:	e001      	b.n	800793e <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 800793a:	2300      	movs	r3, #0
 800793c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800793e:	697b      	ldr	r3, [r7, #20]
	}
 8007940:	4618      	mov	r0, r3
 8007942:	3728      	adds	r7, #40	; 0x28
 8007944:	46bd      	mov	sp, r7
 8007946:	bd80      	pop	{r7, pc}

08007948 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007948:	b580      	push	{r7, lr}
 800794a:	b08c      	sub	sp, #48	; 0x30
 800794c:	af04      	add	r7, sp, #16
 800794e:	60f8      	str	r0, [r7, #12]
 8007950:	60b9      	str	r1, [r7, #8]
 8007952:	603b      	str	r3, [r7, #0]
 8007954:	4613      	mov	r3, r2
 8007956:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007958:	88fb      	ldrh	r3, [r7, #6]
 800795a:	009b      	lsls	r3, r3, #2
 800795c:	4618      	mov	r0, r3
 800795e:	f7fe fa5f 	bl	8005e20 <pvPortMalloc>
 8007962:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007964:	697b      	ldr	r3, [r7, #20]
 8007966:	2b00      	cmp	r3, #0
 8007968:	d00e      	beq.n	8007988 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800796a:	20a8      	movs	r0, #168	; 0xa8
 800796c:	f7fe fa58 	bl	8005e20 <pvPortMalloc>
 8007970:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007972:	69fb      	ldr	r3, [r7, #28]
 8007974:	2b00      	cmp	r3, #0
 8007976:	d003      	beq.n	8007980 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007978:	69fb      	ldr	r3, [r7, #28]
 800797a:	697a      	ldr	r2, [r7, #20]
 800797c:	631a      	str	r2, [r3, #48]	; 0x30
 800797e:	e005      	b.n	800798c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007980:	6978      	ldr	r0, [r7, #20]
 8007982:	f7fe fb11 	bl	8005fa8 <vPortFree>
 8007986:	e001      	b.n	800798c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007988:	2300      	movs	r3, #0
 800798a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800798c:	69fb      	ldr	r3, [r7, #28]
 800798e:	2b00      	cmp	r3, #0
 8007990:	d017      	beq.n	80079c2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007992:	69fb      	ldr	r3, [r7, #28]
 8007994:	2200      	movs	r2, #0
 8007996:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800799a:	88fa      	ldrh	r2, [r7, #6]
 800799c:	2300      	movs	r3, #0
 800799e:	9303      	str	r3, [sp, #12]
 80079a0:	69fb      	ldr	r3, [r7, #28]
 80079a2:	9302      	str	r3, [sp, #8]
 80079a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079a6:	9301      	str	r3, [sp, #4]
 80079a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079aa:	9300      	str	r3, [sp, #0]
 80079ac:	683b      	ldr	r3, [r7, #0]
 80079ae:	68b9      	ldr	r1, [r7, #8]
 80079b0:	68f8      	ldr	r0, [r7, #12]
 80079b2:	f000 f80f 	bl	80079d4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80079b6:	69f8      	ldr	r0, [r7, #28]
 80079b8:	f000 f8aa 	bl	8007b10 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80079bc:	2301      	movs	r3, #1
 80079be:	61bb      	str	r3, [r7, #24]
 80079c0:	e002      	b.n	80079c8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80079c2:	f04f 33ff 	mov.w	r3, #4294967295
 80079c6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80079c8:	69bb      	ldr	r3, [r7, #24]
	}
 80079ca:	4618      	mov	r0, r3
 80079cc:	3720      	adds	r7, #32
 80079ce:	46bd      	mov	sp, r7
 80079d0:	bd80      	pop	{r7, pc}
	...

080079d4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80079d4:	b580      	push	{r7, lr}
 80079d6:	b088      	sub	sp, #32
 80079d8:	af00      	add	r7, sp, #0
 80079da:	60f8      	str	r0, [r7, #12]
 80079dc:	60b9      	str	r1, [r7, #8]
 80079de:	607a      	str	r2, [r7, #4]
 80079e0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80079e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079e4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	009b      	lsls	r3, r3, #2
 80079ea:	461a      	mov	r2, r3
 80079ec:	21a5      	movs	r1, #165	; 0xa5
 80079ee:	f00c fc7e 	bl	80142ee <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80079f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80079fc:	3b01      	subs	r3, #1
 80079fe:	009b      	lsls	r3, r3, #2
 8007a00:	4413      	add	r3, r2
 8007a02:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8007a04:	69bb      	ldr	r3, [r7, #24]
 8007a06:	f023 0307 	bic.w	r3, r3, #7
 8007a0a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007a0c:	69bb      	ldr	r3, [r7, #24]
 8007a0e:	f003 0307 	and.w	r3, r3, #7
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d00a      	beq.n	8007a2c <prvInitialiseNewTask+0x58>
	__asm volatile
 8007a16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a1a:	f383 8811 	msr	BASEPRI, r3
 8007a1e:	f3bf 8f6f 	isb	sy
 8007a22:	f3bf 8f4f 	dsb	sy
 8007a26:	617b      	str	r3, [r7, #20]
}
 8007a28:	bf00      	nop
 8007a2a:	e7fe      	b.n	8007a2a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	61fb      	str	r3, [r7, #28]
 8007a30:	e012      	b.n	8007a58 <prvInitialiseNewTask+0x84>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007a32:	68ba      	ldr	r2, [r7, #8]
 8007a34:	69fb      	ldr	r3, [r7, #28]
 8007a36:	4413      	add	r3, r2
 8007a38:	7819      	ldrb	r1, [r3, #0]
 8007a3a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007a3c:	69fb      	ldr	r3, [r7, #28]
 8007a3e:	4413      	add	r3, r2
 8007a40:	3334      	adds	r3, #52	; 0x34
 8007a42:	460a      	mov	r2, r1
 8007a44:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8007a46:	68ba      	ldr	r2, [r7, #8]
 8007a48:	69fb      	ldr	r3, [r7, #28]
 8007a4a:	4413      	add	r3, r2
 8007a4c:	781b      	ldrb	r3, [r3, #0]
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d006      	beq.n	8007a60 <prvInitialiseNewTask+0x8c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007a52:	69fb      	ldr	r3, [r7, #28]
 8007a54:	3301      	adds	r3, #1
 8007a56:	61fb      	str	r3, [r7, #28]
 8007a58:	69fb      	ldr	r3, [r7, #28]
 8007a5a:	2b0f      	cmp	r3, #15
 8007a5c:	d9e9      	bls.n	8007a32 <prvInitialiseNewTask+0x5e>
 8007a5e:	e000      	b.n	8007a62 <prvInitialiseNewTask+0x8e>
		{
			break;
 8007a60:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007a62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a64:	2200      	movs	r2, #0
 8007a66:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007a6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a6c:	2b37      	cmp	r3, #55	; 0x37
 8007a6e:	d901      	bls.n	8007a74 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007a70:	2337      	movs	r3, #55	; 0x37
 8007a72:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007a74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a76:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007a78:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007a7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a7c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007a7e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007a80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a82:	2200      	movs	r2, #0
 8007a84:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007a86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a88:	3304      	adds	r3, #4
 8007a8a:	4618      	mov	r0, r3
 8007a8c:	f7fe fbbf 	bl	800620e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007a90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a92:	3318      	adds	r3, #24
 8007a94:	4618      	mov	r0, r3
 8007a96:	f7fe fbba 	bl	800620e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007a9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a9c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007a9e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007aa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007aa2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007aa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007aa8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007aaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007aac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007aae:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007ab0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007ab8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007aba:	2200      	movs	r2, #0
 8007abc:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007ac0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ac2:	3354      	adds	r3, #84	; 0x54
 8007ac4:	224c      	movs	r2, #76	; 0x4c
 8007ac6:	2100      	movs	r1, #0
 8007ac8:	4618      	mov	r0, r3
 8007aca:	f00c fc10 	bl	80142ee <memset>
 8007ace:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ad0:	4a0c      	ldr	r2, [pc, #48]	; (8007b04 <prvInitialiseNewTask+0x130>)
 8007ad2:	659a      	str	r2, [r3, #88]	; 0x58
 8007ad4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ad6:	4a0c      	ldr	r2, [pc, #48]	; (8007b08 <prvInitialiseNewTask+0x134>)
 8007ad8:	65da      	str	r2, [r3, #92]	; 0x5c
 8007ada:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007adc:	4a0b      	ldr	r2, [pc, #44]	; (8007b0c <prvInitialiseNewTask+0x138>)
 8007ade:	661a      	str	r2, [r3, #96]	; 0x60
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007ae0:	683a      	ldr	r2, [r7, #0]
 8007ae2:	68f9      	ldr	r1, [r7, #12]
 8007ae4:	69b8      	ldr	r0, [r7, #24]
 8007ae6:	f7fe fc23 	bl	8006330 <pxPortInitialiseStack>
 8007aea:	4602      	mov	r2, r0
 8007aec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007aee:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8007af0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d002      	beq.n	8007afc <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007af6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007af8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007afa:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007afc:	bf00      	nop
 8007afe:	3720      	adds	r7, #32
 8007b00:	46bd      	mov	sp, r7
 8007b02:	bd80      	pop	{r7, pc}
 8007b04:	2000becc 	.word	0x2000becc
 8007b08:	2000bf34 	.word	0x2000bf34
 8007b0c:	2000bf9c 	.word	0x2000bf9c

08007b10 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007b10:	b580      	push	{r7, lr}
 8007b12:	b082      	sub	sp, #8
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007b18:	f7fe fcf8 	bl	800650c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007b1c:	4b2d      	ldr	r3, [pc, #180]	; (8007bd4 <prvAddNewTaskToReadyList+0xc4>)
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	3301      	adds	r3, #1
 8007b22:	4a2c      	ldr	r2, [pc, #176]	; (8007bd4 <prvAddNewTaskToReadyList+0xc4>)
 8007b24:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007b26:	4b2c      	ldr	r3, [pc, #176]	; (8007bd8 <prvAddNewTaskToReadyList+0xc8>)
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d109      	bne.n	8007b42 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007b2e:	4a2a      	ldr	r2, [pc, #168]	; (8007bd8 <prvAddNewTaskToReadyList+0xc8>)
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007b34:	4b27      	ldr	r3, [pc, #156]	; (8007bd4 <prvAddNewTaskToReadyList+0xc4>)
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	2b01      	cmp	r3, #1
 8007b3a:	d110      	bne.n	8007b5e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007b3c:	f000 fd4e 	bl	80085dc <prvInitialiseTaskLists>
 8007b40:	e00d      	b.n	8007b5e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007b42:	4b26      	ldr	r3, [pc, #152]	; (8007bdc <prvAddNewTaskToReadyList+0xcc>)
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d109      	bne.n	8007b5e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007b4a:	4b23      	ldr	r3, [pc, #140]	; (8007bd8 <prvAddNewTaskToReadyList+0xc8>)
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b54:	429a      	cmp	r2, r3
 8007b56:	d802      	bhi.n	8007b5e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007b58:	4a1f      	ldr	r2, [pc, #124]	; (8007bd8 <prvAddNewTaskToReadyList+0xc8>)
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007b5e:	4b20      	ldr	r3, [pc, #128]	; (8007be0 <prvAddNewTaskToReadyList+0xd0>)
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	3301      	adds	r3, #1
 8007b64:	4a1e      	ldr	r2, [pc, #120]	; (8007be0 <prvAddNewTaskToReadyList+0xd0>)
 8007b66:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007b68:	4b1d      	ldr	r3, [pc, #116]	; (8007be0 <prvAddNewTaskToReadyList+0xd0>)
 8007b6a:	681a      	ldr	r2, [r3, #0]
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b74:	4b1b      	ldr	r3, [pc, #108]	; (8007be4 <prvAddNewTaskToReadyList+0xd4>)
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	429a      	cmp	r2, r3
 8007b7a:	d903      	bls.n	8007b84 <prvAddNewTaskToReadyList+0x74>
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b80:	4a18      	ldr	r2, [pc, #96]	; (8007be4 <prvAddNewTaskToReadyList+0xd4>)
 8007b82:	6013      	str	r3, [r2, #0]
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b88:	4613      	mov	r3, r2
 8007b8a:	009b      	lsls	r3, r3, #2
 8007b8c:	4413      	add	r3, r2
 8007b8e:	009b      	lsls	r3, r3, #2
 8007b90:	4a15      	ldr	r2, [pc, #84]	; (8007be8 <prvAddNewTaskToReadyList+0xd8>)
 8007b92:	441a      	add	r2, r3
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	3304      	adds	r3, #4
 8007b98:	4619      	mov	r1, r3
 8007b9a:	4610      	mov	r0, r2
 8007b9c:	f7fe fb43 	bl	8006226 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007ba0:	f7fe fce4 	bl	800656c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007ba4:	4b0d      	ldr	r3, [pc, #52]	; (8007bdc <prvAddNewTaskToReadyList+0xcc>)
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d00e      	beq.n	8007bca <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007bac:	4b0a      	ldr	r3, [pc, #40]	; (8007bd8 <prvAddNewTaskToReadyList+0xc8>)
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bb6:	429a      	cmp	r2, r3
 8007bb8:	d207      	bcs.n	8007bca <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007bba:	4b0c      	ldr	r3, [pc, #48]	; (8007bec <prvAddNewTaskToReadyList+0xdc>)
 8007bbc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007bc0:	601a      	str	r2, [r3, #0]
 8007bc2:	f3bf 8f4f 	dsb	sy
 8007bc6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007bca:	bf00      	nop
 8007bcc:	3708      	adds	r7, #8
 8007bce:	46bd      	mov	sp, r7
 8007bd0:	bd80      	pop	{r7, pc}
 8007bd2:	bf00      	nop
 8007bd4:	200082b4 	.word	0x200082b4
 8007bd8:	20007de0 	.word	0x20007de0
 8007bdc:	200082c0 	.word	0x200082c0
 8007be0:	200082d0 	.word	0x200082d0
 8007be4:	200082bc 	.word	0x200082bc
 8007be8:	20007de4 	.word	0x20007de4
 8007bec:	e000ed04 	.word	0xe000ed04

08007bf0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007bf0:	b580      	push	{r7, lr}
 8007bf2:	b084      	sub	sp, #16
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007bf8:	2300      	movs	r3, #0
 8007bfa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d017      	beq.n	8007c32 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007c02:	4b13      	ldr	r3, [pc, #76]	; (8007c50 <vTaskDelay+0x60>)
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d00a      	beq.n	8007c20 <vTaskDelay+0x30>
	__asm volatile
 8007c0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c0e:	f383 8811 	msr	BASEPRI, r3
 8007c12:	f3bf 8f6f 	isb	sy
 8007c16:	f3bf 8f4f 	dsb	sy
 8007c1a:	60bb      	str	r3, [r7, #8]
}
 8007c1c:	bf00      	nop
 8007c1e:	e7fe      	b.n	8007c1e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007c20:	f000 f900 	bl	8007e24 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007c24:	2100      	movs	r1, #0
 8007c26:	6878      	ldr	r0, [r7, #4]
 8007c28:	f000 ff58 	bl	8008adc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007c2c:	f000 f908 	bl	8007e40 <xTaskResumeAll>
 8007c30:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d107      	bne.n	8007c48 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8007c38:	4b06      	ldr	r3, [pc, #24]	; (8007c54 <vTaskDelay+0x64>)
 8007c3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007c3e:	601a      	str	r2, [r3, #0]
 8007c40:	f3bf 8f4f 	dsb	sy
 8007c44:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007c48:	bf00      	nop
 8007c4a:	3710      	adds	r7, #16
 8007c4c:	46bd      	mov	sp, r7
 8007c4e:	bd80      	pop	{r7, pc}
 8007c50:	200082dc 	.word	0x200082dc
 8007c54:	e000ed04 	.word	0xe000ed04

08007c58 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b084      	sub	sp, #16
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8007c60:	f7fe fc54 	bl	800650c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d102      	bne.n	8007c70 <vTaskSuspend+0x18>
 8007c6a:	4b30      	ldr	r3, [pc, #192]	; (8007d2c <vTaskSuspend+0xd4>)
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	e000      	b.n	8007c72 <vTaskSuspend+0x1a>
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	3304      	adds	r3, #4
 8007c78:	4618      	mov	r0, r3
 8007c7a:	f7fe fb2f 	bl	80062dc <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d004      	beq.n	8007c90 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	3318      	adds	r3, #24
 8007c8a:	4618      	mov	r0, r3
 8007c8c:	f7fe fb26 	bl	80062dc <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	3304      	adds	r3, #4
 8007c94:	4619      	mov	r1, r3
 8007c96:	4826      	ldr	r0, [pc, #152]	; (8007d30 <vTaskSuspend+0xd8>)
 8007c98:	f7fe fac5 	bl	8006226 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
 8007ca2:	b2db      	uxtb	r3, r3
 8007ca4:	2b01      	cmp	r3, #1
 8007ca6:	d103      	bne.n	8007cb0 <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	2200      	movs	r2, #0
 8007cac:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8007cb0:	f7fe fc5c 	bl	800656c <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8007cb4:	4b1f      	ldr	r3, [pc, #124]	; (8007d34 <vTaskSuspend+0xdc>)
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d005      	beq.n	8007cc8 <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8007cbc:	f7fe fc26 	bl	800650c <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8007cc0:	f000 fd2e 	bl	8008720 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 8007cc4:	f7fe fc52 	bl	800656c <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8007cc8:	4b18      	ldr	r3, [pc, #96]	; (8007d2c <vTaskSuspend+0xd4>)
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	68fa      	ldr	r2, [r7, #12]
 8007cce:	429a      	cmp	r2, r3
 8007cd0:	d127      	bne.n	8007d22 <vTaskSuspend+0xca>
		{
			if( xSchedulerRunning != pdFALSE )
 8007cd2:	4b18      	ldr	r3, [pc, #96]	; (8007d34 <vTaskSuspend+0xdc>)
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d017      	beq.n	8007d0a <vTaskSuspend+0xb2>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8007cda:	4b17      	ldr	r3, [pc, #92]	; (8007d38 <vTaskSuspend+0xe0>)
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d00a      	beq.n	8007cf8 <vTaskSuspend+0xa0>
	__asm volatile
 8007ce2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ce6:	f383 8811 	msr	BASEPRI, r3
 8007cea:	f3bf 8f6f 	isb	sy
 8007cee:	f3bf 8f4f 	dsb	sy
 8007cf2:	60bb      	str	r3, [r7, #8]
}
 8007cf4:	bf00      	nop
 8007cf6:	e7fe      	b.n	8007cf6 <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 8007cf8:	4b10      	ldr	r3, [pc, #64]	; (8007d3c <vTaskSuspend+0xe4>)
 8007cfa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007cfe:	601a      	str	r2, [r3, #0]
 8007d00:	f3bf 8f4f 	dsb	sy
 8007d04:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007d08:	e00b      	b.n	8007d22 <vTaskSuspend+0xca>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks )
 8007d0a:	4b09      	ldr	r3, [pc, #36]	; (8007d30 <vTaskSuspend+0xd8>)
 8007d0c:	681a      	ldr	r2, [r3, #0]
 8007d0e:	4b0c      	ldr	r3, [pc, #48]	; (8007d40 <vTaskSuspend+0xe8>)
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	429a      	cmp	r2, r3
 8007d14:	d103      	bne.n	8007d1e <vTaskSuspend+0xc6>
					pxCurrentTCB = NULL;
 8007d16:	4b05      	ldr	r3, [pc, #20]	; (8007d2c <vTaskSuspend+0xd4>)
 8007d18:	2200      	movs	r2, #0
 8007d1a:	601a      	str	r2, [r3, #0]
	}
 8007d1c:	e001      	b.n	8007d22 <vTaskSuspend+0xca>
					vTaskSwitchContext();
 8007d1e:	f000 fa0b 	bl	8008138 <vTaskSwitchContext>
	}
 8007d22:	bf00      	nop
 8007d24:	3710      	adds	r7, #16
 8007d26:	46bd      	mov	sp, r7
 8007d28:	bd80      	pop	{r7, pc}
 8007d2a:	bf00      	nop
 8007d2c:	20007de0 	.word	0x20007de0
 8007d30:	200082a0 	.word	0x200082a0
 8007d34:	200082c0 	.word	0x200082c0
 8007d38:	200082dc 	.word	0x200082dc
 8007d3c:	e000ed04 	.word	0xe000ed04
 8007d40:	200082b4 	.word	0x200082b4

08007d44 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007d44:	b580      	push	{r7, lr}
 8007d46:	b08a      	sub	sp, #40	; 0x28
 8007d48:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007d4a:	2300      	movs	r3, #0
 8007d4c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007d4e:	2300      	movs	r3, #0
 8007d50:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007d52:	463a      	mov	r2, r7
 8007d54:	1d39      	adds	r1, r7, #4
 8007d56:	f107 0308 	add.w	r3, r7, #8
 8007d5a:	4618      	mov	r0, r3
 8007d5c:	f7fd fe40 	bl	80059e0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007d60:	6839      	ldr	r1, [r7, #0]
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	68ba      	ldr	r2, [r7, #8]
 8007d66:	9202      	str	r2, [sp, #8]
 8007d68:	9301      	str	r3, [sp, #4]
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	9300      	str	r3, [sp, #0]
 8007d6e:	2300      	movs	r3, #0
 8007d70:	460a      	mov	r2, r1
 8007d72:	4924      	ldr	r1, [pc, #144]	; (8007e04 <vTaskStartScheduler+0xc0>)
 8007d74:	4824      	ldr	r0, [pc, #144]	; (8007e08 <vTaskStartScheduler+0xc4>)
 8007d76:	f7ff fd8b 	bl	8007890 <xTaskCreateStatic>
 8007d7a:	4603      	mov	r3, r0
 8007d7c:	4a23      	ldr	r2, [pc, #140]	; (8007e0c <vTaskStartScheduler+0xc8>)
 8007d7e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007d80:	4b22      	ldr	r3, [pc, #136]	; (8007e0c <vTaskStartScheduler+0xc8>)
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d002      	beq.n	8007d8e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007d88:	2301      	movs	r3, #1
 8007d8a:	617b      	str	r3, [r7, #20]
 8007d8c:	e001      	b.n	8007d92 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007d8e:	2300      	movs	r3, #0
 8007d90:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007d92:	697b      	ldr	r3, [r7, #20]
 8007d94:	2b01      	cmp	r3, #1
 8007d96:	d102      	bne.n	8007d9e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007d98:	f000 fef4 	bl	8008b84 <xTimerCreateTimerTask>
 8007d9c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007d9e:	697b      	ldr	r3, [r7, #20]
 8007da0:	2b01      	cmp	r3, #1
 8007da2:	d11b      	bne.n	8007ddc <vTaskStartScheduler+0x98>
	__asm volatile
 8007da4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007da8:	f383 8811 	msr	BASEPRI, r3
 8007dac:	f3bf 8f6f 	isb	sy
 8007db0:	f3bf 8f4f 	dsb	sy
 8007db4:	613b      	str	r3, [r7, #16]
}
 8007db6:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007db8:	4b15      	ldr	r3, [pc, #84]	; (8007e10 <vTaskStartScheduler+0xcc>)
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	3354      	adds	r3, #84	; 0x54
 8007dbe:	4a15      	ldr	r2, [pc, #84]	; (8007e14 <vTaskStartScheduler+0xd0>)
 8007dc0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007dc2:	4b15      	ldr	r3, [pc, #84]	; (8007e18 <vTaskStartScheduler+0xd4>)
 8007dc4:	f04f 32ff 	mov.w	r2, #4294967295
 8007dc8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007dca:	4b14      	ldr	r3, [pc, #80]	; (8007e1c <vTaskStartScheduler+0xd8>)
 8007dcc:	2201      	movs	r2, #1
 8007dce:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8007dd0:	4b13      	ldr	r3, [pc, #76]	; (8007e20 <vTaskStartScheduler+0xdc>)
 8007dd2:	2200      	movs	r2, #0
 8007dd4:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007dd6:	f7fe fb27 	bl	8006428 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007dda:	e00e      	b.n	8007dfa <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007ddc:	697b      	ldr	r3, [r7, #20]
 8007dde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007de2:	d10a      	bne.n	8007dfa <vTaskStartScheduler+0xb6>
	__asm volatile
 8007de4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007de8:	f383 8811 	msr	BASEPRI, r3
 8007dec:	f3bf 8f6f 	isb	sy
 8007df0:	f3bf 8f4f 	dsb	sy
 8007df4:	60fb      	str	r3, [r7, #12]
}
 8007df6:	bf00      	nop
 8007df8:	e7fe      	b.n	8007df8 <vTaskStartScheduler+0xb4>
}
 8007dfa:	bf00      	nop
 8007dfc:	3718      	adds	r7, #24
 8007dfe:	46bd      	mov	sp, r7
 8007e00:	bd80      	pop	{r7, pc}
 8007e02:	bf00      	nop
 8007e04:	080152d0 	.word	0x080152d0
 8007e08:	080085ad 	.word	0x080085ad
 8007e0c:	200082d8 	.word	0x200082d8
 8007e10:	20007de0 	.word	0x20007de0
 8007e14:	200000f4 	.word	0x200000f4
 8007e18:	200082d4 	.word	0x200082d4
 8007e1c:	200082c0 	.word	0x200082c0
 8007e20:	200082b8 	.word	0x200082b8

08007e24 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007e24:	b480      	push	{r7}
 8007e26:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8007e28:	4b04      	ldr	r3, [pc, #16]	; (8007e3c <vTaskSuspendAll+0x18>)
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	3301      	adds	r3, #1
 8007e2e:	4a03      	ldr	r2, [pc, #12]	; (8007e3c <vTaskSuspendAll+0x18>)
 8007e30:	6013      	str	r3, [r2, #0]
}
 8007e32:	bf00      	nop
 8007e34:	46bd      	mov	sp, r7
 8007e36:	bc80      	pop	{r7}
 8007e38:	4770      	bx	lr
 8007e3a:	bf00      	nop
 8007e3c:	200082dc 	.word	0x200082dc

08007e40 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007e40:	b580      	push	{r7, lr}
 8007e42:	b084      	sub	sp, #16
 8007e44:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007e46:	2300      	movs	r3, #0
 8007e48:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007e4e:	4b42      	ldr	r3, [pc, #264]	; (8007f58 <xTaskResumeAll+0x118>)
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d10a      	bne.n	8007e6c <xTaskResumeAll+0x2c>
	__asm volatile
 8007e56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e5a:	f383 8811 	msr	BASEPRI, r3
 8007e5e:	f3bf 8f6f 	isb	sy
 8007e62:	f3bf 8f4f 	dsb	sy
 8007e66:	603b      	str	r3, [r7, #0]
}
 8007e68:	bf00      	nop
 8007e6a:	e7fe      	b.n	8007e6a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007e6c:	f7fe fb4e 	bl	800650c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007e70:	4b39      	ldr	r3, [pc, #228]	; (8007f58 <xTaskResumeAll+0x118>)
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	3b01      	subs	r3, #1
 8007e76:	4a38      	ldr	r2, [pc, #224]	; (8007f58 <xTaskResumeAll+0x118>)
 8007e78:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007e7a:	4b37      	ldr	r3, [pc, #220]	; (8007f58 <xTaskResumeAll+0x118>)
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d162      	bne.n	8007f48 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007e82:	4b36      	ldr	r3, [pc, #216]	; (8007f5c <xTaskResumeAll+0x11c>)
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d05e      	beq.n	8007f48 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007e8a:	e02f      	b.n	8007eec <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8007e8c:	4b34      	ldr	r3, [pc, #208]	; (8007f60 <xTaskResumeAll+0x120>)
 8007e8e:	68db      	ldr	r3, [r3, #12]
 8007e90:	68db      	ldr	r3, [r3, #12]
 8007e92:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	3318      	adds	r3, #24
 8007e98:	4618      	mov	r0, r3
 8007e9a:	f7fe fa1f 	bl	80062dc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	3304      	adds	r3, #4
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	f7fe fa1a 	bl	80062dc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007eac:	4b2d      	ldr	r3, [pc, #180]	; (8007f64 <xTaskResumeAll+0x124>)
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	429a      	cmp	r2, r3
 8007eb2:	d903      	bls.n	8007ebc <xTaskResumeAll+0x7c>
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007eb8:	4a2a      	ldr	r2, [pc, #168]	; (8007f64 <xTaskResumeAll+0x124>)
 8007eba:	6013      	str	r3, [r2, #0]
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ec0:	4613      	mov	r3, r2
 8007ec2:	009b      	lsls	r3, r3, #2
 8007ec4:	4413      	add	r3, r2
 8007ec6:	009b      	lsls	r3, r3, #2
 8007ec8:	4a27      	ldr	r2, [pc, #156]	; (8007f68 <xTaskResumeAll+0x128>)
 8007eca:	441a      	add	r2, r3
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	3304      	adds	r3, #4
 8007ed0:	4619      	mov	r1, r3
 8007ed2:	4610      	mov	r0, r2
 8007ed4:	f7fe f9a7 	bl	8006226 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007edc:	4b23      	ldr	r3, [pc, #140]	; (8007f6c <xTaskResumeAll+0x12c>)
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ee2:	429a      	cmp	r2, r3
 8007ee4:	d302      	bcc.n	8007eec <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8007ee6:	4b22      	ldr	r3, [pc, #136]	; (8007f70 <xTaskResumeAll+0x130>)
 8007ee8:	2201      	movs	r2, #1
 8007eea:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007eec:	4b1c      	ldr	r3, [pc, #112]	; (8007f60 <xTaskResumeAll+0x120>)
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d1cb      	bne.n	8007e8c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d001      	beq.n	8007efe <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007efa:	f000 fc11 	bl	8008720 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8007efe:	4b1d      	ldr	r3, [pc, #116]	; (8007f74 <xTaskResumeAll+0x134>)
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d010      	beq.n	8007f2c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007f0a:	f000 f857 	bl	8007fbc <xTaskIncrementTick>
 8007f0e:	4603      	mov	r3, r0
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d002      	beq.n	8007f1a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8007f14:	4b16      	ldr	r3, [pc, #88]	; (8007f70 <xTaskResumeAll+0x130>)
 8007f16:	2201      	movs	r2, #1
 8007f18:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	3b01      	subs	r3, #1
 8007f1e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d1f1      	bne.n	8007f0a <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 8007f26:	4b13      	ldr	r3, [pc, #76]	; (8007f74 <xTaskResumeAll+0x134>)
 8007f28:	2200      	movs	r2, #0
 8007f2a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007f2c:	4b10      	ldr	r3, [pc, #64]	; (8007f70 <xTaskResumeAll+0x130>)
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d009      	beq.n	8007f48 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007f34:	2301      	movs	r3, #1
 8007f36:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007f38:	4b0f      	ldr	r3, [pc, #60]	; (8007f78 <xTaskResumeAll+0x138>)
 8007f3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007f3e:	601a      	str	r2, [r3, #0]
 8007f40:	f3bf 8f4f 	dsb	sy
 8007f44:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007f48:	f7fe fb10 	bl	800656c <vPortExitCritical>

	return xAlreadyYielded;
 8007f4c:	68bb      	ldr	r3, [r7, #8]
}
 8007f4e:	4618      	mov	r0, r3
 8007f50:	3710      	adds	r7, #16
 8007f52:	46bd      	mov	sp, r7
 8007f54:	bd80      	pop	{r7, pc}
 8007f56:	bf00      	nop
 8007f58:	200082dc 	.word	0x200082dc
 8007f5c:	200082b4 	.word	0x200082b4
 8007f60:	20008274 	.word	0x20008274
 8007f64:	200082bc 	.word	0x200082bc
 8007f68:	20007de4 	.word	0x20007de4
 8007f6c:	20007de0 	.word	0x20007de0
 8007f70:	200082c8 	.word	0x200082c8
 8007f74:	200082c4 	.word	0x200082c4
 8007f78:	e000ed04 	.word	0xe000ed04

08007f7c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007f7c:	b480      	push	{r7}
 8007f7e:	b083      	sub	sp, #12
 8007f80:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007f82:	4b04      	ldr	r3, [pc, #16]	; (8007f94 <xTaskGetTickCount+0x18>)
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007f88:	687b      	ldr	r3, [r7, #4]
}
 8007f8a:	4618      	mov	r0, r3
 8007f8c:	370c      	adds	r7, #12
 8007f8e:	46bd      	mov	sp, r7
 8007f90:	bc80      	pop	{r7}
 8007f92:	4770      	bx	lr
 8007f94:	200082b8 	.word	0x200082b8

08007f98 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8007f98:	b580      	push	{r7, lr}
 8007f9a:	b082      	sub	sp, #8
 8007f9c:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007f9e:	f7fe fb77 	bl	8006690 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8007fa6:	4b04      	ldr	r3, [pc, #16]	; (8007fb8 <xTaskGetTickCountFromISR+0x20>)
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007fac:	683b      	ldr	r3, [r7, #0]
}
 8007fae:	4618      	mov	r0, r3
 8007fb0:	3708      	adds	r7, #8
 8007fb2:	46bd      	mov	sp, r7
 8007fb4:	bd80      	pop	{r7, pc}
 8007fb6:	bf00      	nop
 8007fb8:	200082b8 	.word	0x200082b8

08007fbc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007fbc:	b580      	push	{r7, lr}
 8007fbe:	b086      	sub	sp, #24
 8007fc0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007fc6:	4b51      	ldr	r3, [pc, #324]	; (800810c <xTaskIncrementTick+0x150>)
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	f040 808e 	bne.w	80080ec <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007fd0:	4b4f      	ldr	r3, [pc, #316]	; (8008110 <xTaskIncrementTick+0x154>)
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	3301      	adds	r3, #1
 8007fd6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007fd8:	4a4d      	ldr	r2, [pc, #308]	; (8008110 <xTaskIncrementTick+0x154>)
 8007fda:	693b      	ldr	r3, [r7, #16]
 8007fdc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007fde:	693b      	ldr	r3, [r7, #16]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d120      	bne.n	8008026 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8007fe4:	4b4b      	ldr	r3, [pc, #300]	; (8008114 <xTaskIncrementTick+0x158>)
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d00a      	beq.n	8008004 <xTaskIncrementTick+0x48>
	__asm volatile
 8007fee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ff2:	f383 8811 	msr	BASEPRI, r3
 8007ff6:	f3bf 8f6f 	isb	sy
 8007ffa:	f3bf 8f4f 	dsb	sy
 8007ffe:	603b      	str	r3, [r7, #0]
}
 8008000:	bf00      	nop
 8008002:	e7fe      	b.n	8008002 <xTaskIncrementTick+0x46>
 8008004:	4b43      	ldr	r3, [pc, #268]	; (8008114 <xTaskIncrementTick+0x158>)
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	60fb      	str	r3, [r7, #12]
 800800a:	4b43      	ldr	r3, [pc, #268]	; (8008118 <xTaskIncrementTick+0x15c>)
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	4a41      	ldr	r2, [pc, #260]	; (8008114 <xTaskIncrementTick+0x158>)
 8008010:	6013      	str	r3, [r2, #0]
 8008012:	4a41      	ldr	r2, [pc, #260]	; (8008118 <xTaskIncrementTick+0x15c>)
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	6013      	str	r3, [r2, #0]
 8008018:	4b40      	ldr	r3, [pc, #256]	; (800811c <xTaskIncrementTick+0x160>)
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	3301      	adds	r3, #1
 800801e:	4a3f      	ldr	r2, [pc, #252]	; (800811c <xTaskIncrementTick+0x160>)
 8008020:	6013      	str	r3, [r2, #0]
 8008022:	f000 fb7d 	bl	8008720 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008026:	4b3e      	ldr	r3, [pc, #248]	; (8008120 <xTaskIncrementTick+0x164>)
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	693a      	ldr	r2, [r7, #16]
 800802c:	429a      	cmp	r2, r3
 800802e:	d34e      	bcc.n	80080ce <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008030:	4b38      	ldr	r3, [pc, #224]	; (8008114 <xTaskIncrementTick+0x158>)
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	2b00      	cmp	r3, #0
 8008038:	d101      	bne.n	800803e <xTaskIncrementTick+0x82>
 800803a:	2301      	movs	r3, #1
 800803c:	e000      	b.n	8008040 <xTaskIncrementTick+0x84>
 800803e:	2300      	movs	r3, #0
 8008040:	2b00      	cmp	r3, #0
 8008042:	d004      	beq.n	800804e <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008044:	4b36      	ldr	r3, [pc, #216]	; (8008120 <xTaskIncrementTick+0x164>)
 8008046:	f04f 32ff 	mov.w	r2, #4294967295
 800804a:	601a      	str	r2, [r3, #0]
					break;
 800804c:	e03f      	b.n	80080ce <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800804e:	4b31      	ldr	r3, [pc, #196]	; (8008114 <xTaskIncrementTick+0x158>)
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	68db      	ldr	r3, [r3, #12]
 8008054:	68db      	ldr	r3, [r3, #12]
 8008056:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008058:	68bb      	ldr	r3, [r7, #8]
 800805a:	685b      	ldr	r3, [r3, #4]
 800805c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800805e:	693a      	ldr	r2, [r7, #16]
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	429a      	cmp	r2, r3
 8008064:	d203      	bcs.n	800806e <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008066:	4a2e      	ldr	r2, [pc, #184]	; (8008120 <xTaskIncrementTick+0x164>)
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	6013      	str	r3, [r2, #0]
						break;
 800806c:	e02f      	b.n	80080ce <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800806e:	68bb      	ldr	r3, [r7, #8]
 8008070:	3304      	adds	r3, #4
 8008072:	4618      	mov	r0, r3
 8008074:	f7fe f932 	bl	80062dc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008078:	68bb      	ldr	r3, [r7, #8]
 800807a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800807c:	2b00      	cmp	r3, #0
 800807e:	d004      	beq.n	800808a <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008080:	68bb      	ldr	r3, [r7, #8]
 8008082:	3318      	adds	r3, #24
 8008084:	4618      	mov	r0, r3
 8008086:	f7fe f929 	bl	80062dc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800808a:	68bb      	ldr	r3, [r7, #8]
 800808c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800808e:	4b25      	ldr	r3, [pc, #148]	; (8008124 <xTaskIncrementTick+0x168>)
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	429a      	cmp	r2, r3
 8008094:	d903      	bls.n	800809e <xTaskIncrementTick+0xe2>
 8008096:	68bb      	ldr	r3, [r7, #8]
 8008098:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800809a:	4a22      	ldr	r2, [pc, #136]	; (8008124 <xTaskIncrementTick+0x168>)
 800809c:	6013      	str	r3, [r2, #0]
 800809e:	68bb      	ldr	r3, [r7, #8]
 80080a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80080a2:	4613      	mov	r3, r2
 80080a4:	009b      	lsls	r3, r3, #2
 80080a6:	4413      	add	r3, r2
 80080a8:	009b      	lsls	r3, r3, #2
 80080aa:	4a1f      	ldr	r2, [pc, #124]	; (8008128 <xTaskIncrementTick+0x16c>)
 80080ac:	441a      	add	r2, r3
 80080ae:	68bb      	ldr	r3, [r7, #8]
 80080b0:	3304      	adds	r3, #4
 80080b2:	4619      	mov	r1, r3
 80080b4:	4610      	mov	r0, r2
 80080b6:	f7fe f8b6 	bl	8006226 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80080ba:	68bb      	ldr	r3, [r7, #8]
 80080bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80080be:	4b1b      	ldr	r3, [pc, #108]	; (800812c <xTaskIncrementTick+0x170>)
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080c4:	429a      	cmp	r2, r3
 80080c6:	d3b3      	bcc.n	8008030 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80080c8:	2301      	movs	r3, #1
 80080ca:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80080cc:	e7b0      	b.n	8008030 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80080ce:	4b17      	ldr	r3, [pc, #92]	; (800812c <xTaskIncrementTick+0x170>)
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80080d4:	4914      	ldr	r1, [pc, #80]	; (8008128 <xTaskIncrementTick+0x16c>)
 80080d6:	4613      	mov	r3, r2
 80080d8:	009b      	lsls	r3, r3, #2
 80080da:	4413      	add	r3, r2
 80080dc:	009b      	lsls	r3, r3, #2
 80080de:	440b      	add	r3, r1
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	2b01      	cmp	r3, #1
 80080e4:	d907      	bls.n	80080f6 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 80080e6:	2301      	movs	r3, #1
 80080e8:	617b      	str	r3, [r7, #20]
 80080ea:	e004      	b.n	80080f6 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80080ec:	4b10      	ldr	r3, [pc, #64]	; (8008130 <xTaskIncrementTick+0x174>)
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	3301      	adds	r3, #1
 80080f2:	4a0f      	ldr	r2, [pc, #60]	; (8008130 <xTaskIncrementTick+0x174>)
 80080f4:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80080f6:	4b0f      	ldr	r3, [pc, #60]	; (8008134 <xTaskIncrementTick+0x178>)
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d001      	beq.n	8008102 <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 80080fe:	2301      	movs	r3, #1
 8008100:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8008102:	697b      	ldr	r3, [r7, #20]
}
 8008104:	4618      	mov	r0, r3
 8008106:	3718      	adds	r7, #24
 8008108:	46bd      	mov	sp, r7
 800810a:	bd80      	pop	{r7, pc}
 800810c:	200082dc 	.word	0x200082dc
 8008110:	200082b8 	.word	0x200082b8
 8008114:	2000826c 	.word	0x2000826c
 8008118:	20008270 	.word	0x20008270
 800811c:	200082cc 	.word	0x200082cc
 8008120:	200082d4 	.word	0x200082d4
 8008124:	200082bc 	.word	0x200082bc
 8008128:	20007de4 	.word	0x20007de4
 800812c:	20007de0 	.word	0x20007de0
 8008130:	200082c4 	.word	0x200082c4
 8008134:	200082c8 	.word	0x200082c8

08008138 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008138:	b480      	push	{r7}
 800813a:	b085      	sub	sp, #20
 800813c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800813e:	4b2a      	ldr	r3, [pc, #168]	; (80081e8 <vTaskSwitchContext+0xb0>)
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	2b00      	cmp	r3, #0
 8008144:	d003      	beq.n	800814e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008146:	4b29      	ldr	r3, [pc, #164]	; (80081ec <vTaskSwitchContext+0xb4>)
 8008148:	2201      	movs	r2, #1
 800814a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800814c:	e046      	b.n	80081dc <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800814e:	4b27      	ldr	r3, [pc, #156]	; (80081ec <vTaskSwitchContext+0xb4>)
 8008150:	2200      	movs	r2, #0
 8008152:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8008154:	4b26      	ldr	r3, [pc, #152]	; (80081f0 <vTaskSwitchContext+0xb8>)
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	60fb      	str	r3, [r7, #12]
 800815a:	e010      	b.n	800817e <vTaskSwitchContext+0x46>
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	2b00      	cmp	r3, #0
 8008160:	d10a      	bne.n	8008178 <vTaskSwitchContext+0x40>
	__asm volatile
 8008162:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008166:	f383 8811 	msr	BASEPRI, r3
 800816a:	f3bf 8f6f 	isb	sy
 800816e:	f3bf 8f4f 	dsb	sy
 8008172:	607b      	str	r3, [r7, #4]
}
 8008174:	bf00      	nop
 8008176:	e7fe      	b.n	8008176 <vTaskSwitchContext+0x3e>
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	3b01      	subs	r3, #1
 800817c:	60fb      	str	r3, [r7, #12]
 800817e:	491d      	ldr	r1, [pc, #116]	; (80081f4 <vTaskSwitchContext+0xbc>)
 8008180:	68fa      	ldr	r2, [r7, #12]
 8008182:	4613      	mov	r3, r2
 8008184:	009b      	lsls	r3, r3, #2
 8008186:	4413      	add	r3, r2
 8008188:	009b      	lsls	r3, r3, #2
 800818a:	440b      	add	r3, r1
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	2b00      	cmp	r3, #0
 8008190:	d0e4      	beq.n	800815c <vTaskSwitchContext+0x24>
 8008192:	68fa      	ldr	r2, [r7, #12]
 8008194:	4613      	mov	r3, r2
 8008196:	009b      	lsls	r3, r3, #2
 8008198:	4413      	add	r3, r2
 800819a:	009b      	lsls	r3, r3, #2
 800819c:	4a15      	ldr	r2, [pc, #84]	; (80081f4 <vTaskSwitchContext+0xbc>)
 800819e:	4413      	add	r3, r2
 80081a0:	60bb      	str	r3, [r7, #8]
 80081a2:	68bb      	ldr	r3, [r7, #8]
 80081a4:	685b      	ldr	r3, [r3, #4]
 80081a6:	685a      	ldr	r2, [r3, #4]
 80081a8:	68bb      	ldr	r3, [r7, #8]
 80081aa:	605a      	str	r2, [r3, #4]
 80081ac:	68bb      	ldr	r3, [r7, #8]
 80081ae:	685a      	ldr	r2, [r3, #4]
 80081b0:	68bb      	ldr	r3, [r7, #8]
 80081b2:	3308      	adds	r3, #8
 80081b4:	429a      	cmp	r2, r3
 80081b6:	d104      	bne.n	80081c2 <vTaskSwitchContext+0x8a>
 80081b8:	68bb      	ldr	r3, [r7, #8]
 80081ba:	685b      	ldr	r3, [r3, #4]
 80081bc:	685a      	ldr	r2, [r3, #4]
 80081be:	68bb      	ldr	r3, [r7, #8]
 80081c0:	605a      	str	r2, [r3, #4]
 80081c2:	68bb      	ldr	r3, [r7, #8]
 80081c4:	685b      	ldr	r3, [r3, #4]
 80081c6:	68db      	ldr	r3, [r3, #12]
 80081c8:	4a0b      	ldr	r2, [pc, #44]	; (80081f8 <vTaskSwitchContext+0xc0>)
 80081ca:	6013      	str	r3, [r2, #0]
 80081cc:	4a08      	ldr	r2, [pc, #32]	; (80081f0 <vTaskSwitchContext+0xb8>)
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80081d2:	4b09      	ldr	r3, [pc, #36]	; (80081f8 <vTaskSwitchContext+0xc0>)
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	3354      	adds	r3, #84	; 0x54
 80081d8:	4a08      	ldr	r2, [pc, #32]	; (80081fc <vTaskSwitchContext+0xc4>)
 80081da:	6013      	str	r3, [r2, #0]
}
 80081dc:	bf00      	nop
 80081de:	3714      	adds	r7, #20
 80081e0:	46bd      	mov	sp, r7
 80081e2:	bc80      	pop	{r7}
 80081e4:	4770      	bx	lr
 80081e6:	bf00      	nop
 80081e8:	200082dc 	.word	0x200082dc
 80081ec:	200082c8 	.word	0x200082c8
 80081f0:	200082bc 	.word	0x200082bc
 80081f4:	20007de4 	.word	0x20007de4
 80081f8:	20007de0 	.word	0x20007de0
 80081fc:	200000f4 	.word	0x200000f4

08008200 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008200:	b580      	push	{r7, lr}
 8008202:	b084      	sub	sp, #16
 8008204:	af00      	add	r7, sp, #0
 8008206:	6078      	str	r0, [r7, #4]
 8008208:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2b00      	cmp	r3, #0
 800820e:	d10a      	bne.n	8008226 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8008210:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008214:	f383 8811 	msr	BASEPRI, r3
 8008218:	f3bf 8f6f 	isb	sy
 800821c:	f3bf 8f4f 	dsb	sy
 8008220:	60fb      	str	r3, [r7, #12]
}
 8008222:	bf00      	nop
 8008224:	e7fe      	b.n	8008224 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008226:	4b07      	ldr	r3, [pc, #28]	; (8008244 <vTaskPlaceOnEventList+0x44>)
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	3318      	adds	r3, #24
 800822c:	4619      	mov	r1, r3
 800822e:	6878      	ldr	r0, [r7, #4]
 8008230:	f7fe f81c 	bl	800626c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008234:	2101      	movs	r1, #1
 8008236:	6838      	ldr	r0, [r7, #0]
 8008238:	f000 fc50 	bl	8008adc <prvAddCurrentTaskToDelayedList>
}
 800823c:	bf00      	nop
 800823e:	3710      	adds	r7, #16
 8008240:	46bd      	mov	sp, r7
 8008242:	bd80      	pop	{r7, pc}
 8008244:	20007de0 	.word	0x20007de0

08008248 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8008248:	b580      	push	{r7, lr}
 800824a:	b086      	sub	sp, #24
 800824c:	af00      	add	r7, sp, #0
 800824e:	60f8      	str	r0, [r7, #12]
 8008250:	60b9      	str	r1, [r7, #8]
 8008252:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	2b00      	cmp	r3, #0
 8008258:	d10a      	bne.n	8008270 <vTaskPlaceOnUnorderedEventList+0x28>
	__asm volatile
 800825a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800825e:	f383 8811 	msr	BASEPRI, r3
 8008262:	f3bf 8f6f 	isb	sy
 8008266:	f3bf 8f4f 	dsb	sy
 800826a:	617b      	str	r3, [r7, #20]
}
 800826c:	bf00      	nop
 800826e:	e7fe      	b.n	800826e <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8008270:	4b11      	ldr	r3, [pc, #68]	; (80082b8 <vTaskPlaceOnUnorderedEventList+0x70>)
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	2b00      	cmp	r3, #0
 8008276:	d10a      	bne.n	800828e <vTaskPlaceOnUnorderedEventList+0x46>
	__asm volatile
 8008278:	f04f 0350 	mov.w	r3, #80	; 0x50
 800827c:	f383 8811 	msr	BASEPRI, r3
 8008280:	f3bf 8f6f 	isb	sy
 8008284:	f3bf 8f4f 	dsb	sy
 8008288:	613b      	str	r3, [r7, #16]
}
 800828a:	bf00      	nop
 800828c:	e7fe      	b.n	800828c <vTaskPlaceOnUnorderedEventList+0x44>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800828e:	4b0b      	ldr	r3, [pc, #44]	; (80082bc <vTaskPlaceOnUnorderedEventList+0x74>)
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	68ba      	ldr	r2, [r7, #8]
 8008294:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8008298:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800829a:	4b08      	ldr	r3, [pc, #32]	; (80082bc <vTaskPlaceOnUnorderedEventList+0x74>)
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	3318      	adds	r3, #24
 80082a0:	4619      	mov	r1, r3
 80082a2:	68f8      	ldr	r0, [r7, #12]
 80082a4:	f7fd ffbf 	bl	8006226 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80082a8:	2101      	movs	r1, #1
 80082aa:	6878      	ldr	r0, [r7, #4]
 80082ac:	f000 fc16 	bl	8008adc <prvAddCurrentTaskToDelayedList>
}
 80082b0:	bf00      	nop
 80082b2:	3718      	adds	r7, #24
 80082b4:	46bd      	mov	sp, r7
 80082b6:	bd80      	pop	{r7, pc}
 80082b8:	200082dc 	.word	0x200082dc
 80082bc:	20007de0 	.word	0x20007de0

080082c0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80082c0:	b580      	push	{r7, lr}
 80082c2:	b086      	sub	sp, #24
 80082c4:	af00      	add	r7, sp, #0
 80082c6:	60f8      	str	r0, [r7, #12]
 80082c8:	60b9      	str	r1, [r7, #8]
 80082ca:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d10a      	bne.n	80082e8 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80082d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082d6:	f383 8811 	msr	BASEPRI, r3
 80082da:	f3bf 8f6f 	isb	sy
 80082de:	f3bf 8f4f 	dsb	sy
 80082e2:	617b      	str	r3, [r7, #20]
}
 80082e4:	bf00      	nop
 80082e6:	e7fe      	b.n	80082e6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80082e8:	4b0a      	ldr	r3, [pc, #40]	; (8008314 <vTaskPlaceOnEventListRestricted+0x54>)
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	3318      	adds	r3, #24
 80082ee:	4619      	mov	r1, r3
 80082f0:	68f8      	ldr	r0, [r7, #12]
 80082f2:	f7fd ff98 	bl	8006226 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d002      	beq.n	8008302 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80082fc:	f04f 33ff 	mov.w	r3, #4294967295
 8008300:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008302:	6879      	ldr	r1, [r7, #4]
 8008304:	68b8      	ldr	r0, [r7, #8]
 8008306:	f000 fbe9 	bl	8008adc <prvAddCurrentTaskToDelayedList>
	}
 800830a:	bf00      	nop
 800830c:	3718      	adds	r7, #24
 800830e:	46bd      	mov	sp, r7
 8008310:	bd80      	pop	{r7, pc}
 8008312:	bf00      	nop
 8008314:	20007de0 	.word	0x20007de0

08008318 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008318:	b580      	push	{r7, lr}
 800831a:	b086      	sub	sp, #24
 800831c:	af00      	add	r7, sp, #0
 800831e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	68db      	ldr	r3, [r3, #12]
 8008324:	68db      	ldr	r3, [r3, #12]
 8008326:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008328:	693b      	ldr	r3, [r7, #16]
 800832a:	2b00      	cmp	r3, #0
 800832c:	d10a      	bne.n	8008344 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800832e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008332:	f383 8811 	msr	BASEPRI, r3
 8008336:	f3bf 8f6f 	isb	sy
 800833a:	f3bf 8f4f 	dsb	sy
 800833e:	60fb      	str	r3, [r7, #12]
}
 8008340:	bf00      	nop
 8008342:	e7fe      	b.n	8008342 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008344:	693b      	ldr	r3, [r7, #16]
 8008346:	3318      	adds	r3, #24
 8008348:	4618      	mov	r0, r3
 800834a:	f7fd ffc7 	bl	80062dc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800834e:	4b1e      	ldr	r3, [pc, #120]	; (80083c8 <xTaskRemoveFromEventList+0xb0>)
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	2b00      	cmp	r3, #0
 8008354:	d11d      	bne.n	8008392 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008356:	693b      	ldr	r3, [r7, #16]
 8008358:	3304      	adds	r3, #4
 800835a:	4618      	mov	r0, r3
 800835c:	f7fd ffbe 	bl	80062dc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008360:	693b      	ldr	r3, [r7, #16]
 8008362:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008364:	4b19      	ldr	r3, [pc, #100]	; (80083cc <xTaskRemoveFromEventList+0xb4>)
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	429a      	cmp	r2, r3
 800836a:	d903      	bls.n	8008374 <xTaskRemoveFromEventList+0x5c>
 800836c:	693b      	ldr	r3, [r7, #16]
 800836e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008370:	4a16      	ldr	r2, [pc, #88]	; (80083cc <xTaskRemoveFromEventList+0xb4>)
 8008372:	6013      	str	r3, [r2, #0]
 8008374:	693b      	ldr	r3, [r7, #16]
 8008376:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008378:	4613      	mov	r3, r2
 800837a:	009b      	lsls	r3, r3, #2
 800837c:	4413      	add	r3, r2
 800837e:	009b      	lsls	r3, r3, #2
 8008380:	4a13      	ldr	r2, [pc, #76]	; (80083d0 <xTaskRemoveFromEventList+0xb8>)
 8008382:	441a      	add	r2, r3
 8008384:	693b      	ldr	r3, [r7, #16]
 8008386:	3304      	adds	r3, #4
 8008388:	4619      	mov	r1, r3
 800838a:	4610      	mov	r0, r2
 800838c:	f7fd ff4b 	bl	8006226 <vListInsertEnd>
 8008390:	e005      	b.n	800839e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008392:	693b      	ldr	r3, [r7, #16]
 8008394:	3318      	adds	r3, #24
 8008396:	4619      	mov	r1, r3
 8008398:	480e      	ldr	r0, [pc, #56]	; (80083d4 <xTaskRemoveFromEventList+0xbc>)
 800839a:	f7fd ff44 	bl	8006226 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800839e:	693b      	ldr	r3, [r7, #16]
 80083a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80083a2:	4b0d      	ldr	r3, [pc, #52]	; (80083d8 <xTaskRemoveFromEventList+0xc0>)
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083a8:	429a      	cmp	r2, r3
 80083aa:	d905      	bls.n	80083b8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80083ac:	2301      	movs	r3, #1
 80083ae:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80083b0:	4b0a      	ldr	r3, [pc, #40]	; (80083dc <xTaskRemoveFromEventList+0xc4>)
 80083b2:	2201      	movs	r2, #1
 80083b4:	601a      	str	r2, [r3, #0]
 80083b6:	e001      	b.n	80083bc <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80083b8:	2300      	movs	r3, #0
 80083ba:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 80083bc:	697b      	ldr	r3, [r7, #20]
}
 80083be:	4618      	mov	r0, r3
 80083c0:	3718      	adds	r7, #24
 80083c2:	46bd      	mov	sp, r7
 80083c4:	bd80      	pop	{r7, pc}
 80083c6:	bf00      	nop
 80083c8:	200082dc 	.word	0x200082dc
 80083cc:	200082bc 	.word	0x200082bc
 80083d0:	20007de4 	.word	0x20007de4
 80083d4:	20008274 	.word	0x20008274
 80083d8:	20007de0 	.word	0x20007de0
 80083dc:	200082c8 	.word	0x200082c8

080083e0 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 80083e0:	b580      	push	{r7, lr}
 80083e2:	b086      	sub	sp, #24
 80083e4:	af00      	add	r7, sp, #0
 80083e6:	6078      	str	r0, [r7, #4]
 80083e8:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 80083ea:	4b29      	ldr	r3, [pc, #164]	; (8008490 <vTaskRemoveFromUnorderedEventList+0xb0>)
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d10a      	bne.n	8008408 <vTaskRemoveFromUnorderedEventList+0x28>
	__asm volatile
 80083f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083f6:	f383 8811 	msr	BASEPRI, r3
 80083fa:	f3bf 8f6f 	isb	sy
 80083fe:	f3bf 8f4f 	dsb	sy
 8008402:	613b      	str	r3, [r7, #16]
}
 8008404:	bf00      	nop
 8008406:	e7fe      	b.n	8008406 <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8008408:	683b      	ldr	r3, [r7, #0]
 800840a:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	68db      	ldr	r3, [r3, #12]
 8008416:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8008418:	697b      	ldr	r3, [r7, #20]
 800841a:	2b00      	cmp	r3, #0
 800841c:	d10a      	bne.n	8008434 <vTaskRemoveFromUnorderedEventList+0x54>
	__asm volatile
 800841e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008422:	f383 8811 	msr	BASEPRI, r3
 8008426:	f3bf 8f6f 	isb	sy
 800842a:	f3bf 8f4f 	dsb	sy
 800842e:	60fb      	str	r3, [r7, #12]
}
 8008430:	bf00      	nop
 8008432:	e7fe      	b.n	8008432 <vTaskRemoveFromUnorderedEventList+0x52>
	( void ) uxListRemove( pxEventListItem );
 8008434:	6878      	ldr	r0, [r7, #4]
 8008436:	f7fd ff51 	bl	80062dc <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800843a:	697b      	ldr	r3, [r7, #20]
 800843c:	3304      	adds	r3, #4
 800843e:	4618      	mov	r0, r3
 8008440:	f7fd ff4c 	bl	80062dc <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8008444:	697b      	ldr	r3, [r7, #20]
 8008446:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008448:	4b12      	ldr	r3, [pc, #72]	; (8008494 <vTaskRemoveFromUnorderedEventList+0xb4>)
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	429a      	cmp	r2, r3
 800844e:	d903      	bls.n	8008458 <vTaskRemoveFromUnorderedEventList+0x78>
 8008450:	697b      	ldr	r3, [r7, #20]
 8008452:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008454:	4a0f      	ldr	r2, [pc, #60]	; (8008494 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8008456:	6013      	str	r3, [r2, #0]
 8008458:	697b      	ldr	r3, [r7, #20]
 800845a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800845c:	4613      	mov	r3, r2
 800845e:	009b      	lsls	r3, r3, #2
 8008460:	4413      	add	r3, r2
 8008462:	009b      	lsls	r3, r3, #2
 8008464:	4a0c      	ldr	r2, [pc, #48]	; (8008498 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8008466:	441a      	add	r2, r3
 8008468:	697b      	ldr	r3, [r7, #20]
 800846a:	3304      	adds	r3, #4
 800846c:	4619      	mov	r1, r3
 800846e:	4610      	mov	r0, r2
 8008470:	f7fd fed9 	bl	8006226 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008474:	697b      	ldr	r3, [r7, #20]
 8008476:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008478:	4b08      	ldr	r3, [pc, #32]	; (800849c <vTaskRemoveFromUnorderedEventList+0xbc>)
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800847e:	429a      	cmp	r2, r3
 8008480:	d902      	bls.n	8008488 <vTaskRemoveFromUnorderedEventList+0xa8>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 8008482:	4b07      	ldr	r3, [pc, #28]	; (80084a0 <vTaskRemoveFromUnorderedEventList+0xc0>)
 8008484:	2201      	movs	r2, #1
 8008486:	601a      	str	r2, [r3, #0]
	}
}
 8008488:	bf00      	nop
 800848a:	3718      	adds	r7, #24
 800848c:	46bd      	mov	sp, r7
 800848e:	bd80      	pop	{r7, pc}
 8008490:	200082dc 	.word	0x200082dc
 8008494:	200082bc 	.word	0x200082bc
 8008498:	20007de4 	.word	0x20007de4
 800849c:	20007de0 	.word	0x20007de0
 80084a0:	200082c8 	.word	0x200082c8

080084a4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80084a4:	b480      	push	{r7}
 80084a6:	b083      	sub	sp, #12
 80084a8:	af00      	add	r7, sp, #0
 80084aa:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80084ac:	4b06      	ldr	r3, [pc, #24]	; (80084c8 <vTaskInternalSetTimeOutState+0x24>)
 80084ae:	681a      	ldr	r2, [r3, #0]
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80084b4:	4b05      	ldr	r3, [pc, #20]	; (80084cc <vTaskInternalSetTimeOutState+0x28>)
 80084b6:	681a      	ldr	r2, [r3, #0]
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	605a      	str	r2, [r3, #4]
}
 80084bc:	bf00      	nop
 80084be:	370c      	adds	r7, #12
 80084c0:	46bd      	mov	sp, r7
 80084c2:	bc80      	pop	{r7}
 80084c4:	4770      	bx	lr
 80084c6:	bf00      	nop
 80084c8:	200082cc 	.word	0x200082cc
 80084cc:	200082b8 	.word	0x200082b8

080084d0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80084d0:	b580      	push	{r7, lr}
 80084d2:	b088      	sub	sp, #32
 80084d4:	af00      	add	r7, sp, #0
 80084d6:	6078      	str	r0, [r7, #4]
 80084d8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d10a      	bne.n	80084f6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80084e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084e4:	f383 8811 	msr	BASEPRI, r3
 80084e8:	f3bf 8f6f 	isb	sy
 80084ec:	f3bf 8f4f 	dsb	sy
 80084f0:	613b      	str	r3, [r7, #16]
}
 80084f2:	bf00      	nop
 80084f4:	e7fe      	b.n	80084f4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80084f6:	683b      	ldr	r3, [r7, #0]
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d10a      	bne.n	8008512 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80084fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008500:	f383 8811 	msr	BASEPRI, r3
 8008504:	f3bf 8f6f 	isb	sy
 8008508:	f3bf 8f4f 	dsb	sy
 800850c:	60fb      	str	r3, [r7, #12]
}
 800850e:	bf00      	nop
 8008510:	e7fe      	b.n	8008510 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8008512:	f7fd fffb 	bl	800650c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008516:	4b1d      	ldr	r3, [pc, #116]	; (800858c <xTaskCheckForTimeOut+0xbc>)
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	685b      	ldr	r3, [r3, #4]
 8008520:	69ba      	ldr	r2, [r7, #24]
 8008522:	1ad3      	subs	r3, r2, r3
 8008524:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008526:	683b      	ldr	r3, [r7, #0]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800852e:	d102      	bne.n	8008536 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008530:	2300      	movs	r3, #0
 8008532:	61fb      	str	r3, [r7, #28]
 8008534:	e023      	b.n	800857e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681a      	ldr	r2, [r3, #0]
 800853a:	4b15      	ldr	r3, [pc, #84]	; (8008590 <xTaskCheckForTimeOut+0xc0>)
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	429a      	cmp	r2, r3
 8008540:	d007      	beq.n	8008552 <xTaskCheckForTimeOut+0x82>
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	685b      	ldr	r3, [r3, #4]
 8008546:	69ba      	ldr	r2, [r7, #24]
 8008548:	429a      	cmp	r2, r3
 800854a:	d302      	bcc.n	8008552 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800854c:	2301      	movs	r3, #1
 800854e:	61fb      	str	r3, [r7, #28]
 8008550:	e015      	b.n	800857e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008552:	683b      	ldr	r3, [r7, #0]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	697a      	ldr	r2, [r7, #20]
 8008558:	429a      	cmp	r2, r3
 800855a:	d20b      	bcs.n	8008574 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800855c:	683b      	ldr	r3, [r7, #0]
 800855e:	681a      	ldr	r2, [r3, #0]
 8008560:	697b      	ldr	r3, [r7, #20]
 8008562:	1ad2      	subs	r2, r2, r3
 8008564:	683b      	ldr	r3, [r7, #0]
 8008566:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008568:	6878      	ldr	r0, [r7, #4]
 800856a:	f7ff ff9b 	bl	80084a4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800856e:	2300      	movs	r3, #0
 8008570:	61fb      	str	r3, [r7, #28]
 8008572:	e004      	b.n	800857e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8008574:	683b      	ldr	r3, [r7, #0]
 8008576:	2200      	movs	r2, #0
 8008578:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800857a:	2301      	movs	r3, #1
 800857c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800857e:	f7fd fff5 	bl	800656c <vPortExitCritical>

	return xReturn;
 8008582:	69fb      	ldr	r3, [r7, #28]
}
 8008584:	4618      	mov	r0, r3
 8008586:	3720      	adds	r7, #32
 8008588:	46bd      	mov	sp, r7
 800858a:	bd80      	pop	{r7, pc}
 800858c:	200082b8 	.word	0x200082b8
 8008590:	200082cc 	.word	0x200082cc

08008594 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008594:	b480      	push	{r7}
 8008596:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008598:	4b03      	ldr	r3, [pc, #12]	; (80085a8 <vTaskMissedYield+0x14>)
 800859a:	2201      	movs	r2, #1
 800859c:	601a      	str	r2, [r3, #0]
}
 800859e:	bf00      	nop
 80085a0:	46bd      	mov	sp, r7
 80085a2:	bc80      	pop	{r7}
 80085a4:	4770      	bx	lr
 80085a6:	bf00      	nop
 80085a8:	200082c8 	.word	0x200082c8

080085ac <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80085ac:	b580      	push	{r7, lr}
 80085ae:	b082      	sub	sp, #8
 80085b0:	af00      	add	r7, sp, #0
 80085b2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80085b4:	f000 f852 	bl	800865c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80085b8:	4b06      	ldr	r3, [pc, #24]	; (80085d4 <prvIdleTask+0x28>)
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	2b01      	cmp	r3, #1
 80085be:	d9f9      	bls.n	80085b4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80085c0:	4b05      	ldr	r3, [pc, #20]	; (80085d8 <prvIdleTask+0x2c>)
 80085c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80085c6:	601a      	str	r2, [r3, #0]
 80085c8:	f3bf 8f4f 	dsb	sy
 80085cc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80085d0:	e7f0      	b.n	80085b4 <prvIdleTask+0x8>
 80085d2:	bf00      	nop
 80085d4:	20007de4 	.word	0x20007de4
 80085d8:	e000ed04 	.word	0xe000ed04

080085dc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80085dc:	b580      	push	{r7, lr}
 80085de:	b082      	sub	sp, #8
 80085e0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80085e2:	2300      	movs	r3, #0
 80085e4:	607b      	str	r3, [r7, #4]
 80085e6:	e00c      	b.n	8008602 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80085e8:	687a      	ldr	r2, [r7, #4]
 80085ea:	4613      	mov	r3, r2
 80085ec:	009b      	lsls	r3, r3, #2
 80085ee:	4413      	add	r3, r2
 80085f0:	009b      	lsls	r3, r3, #2
 80085f2:	4a12      	ldr	r2, [pc, #72]	; (800863c <prvInitialiseTaskLists+0x60>)
 80085f4:	4413      	add	r3, r2
 80085f6:	4618      	mov	r0, r3
 80085f8:	f7fd fdea 	bl	80061d0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	3301      	adds	r3, #1
 8008600:	607b      	str	r3, [r7, #4]
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	2b37      	cmp	r3, #55	; 0x37
 8008606:	d9ef      	bls.n	80085e8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008608:	480d      	ldr	r0, [pc, #52]	; (8008640 <prvInitialiseTaskLists+0x64>)
 800860a:	f7fd fde1 	bl	80061d0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800860e:	480d      	ldr	r0, [pc, #52]	; (8008644 <prvInitialiseTaskLists+0x68>)
 8008610:	f7fd fdde 	bl	80061d0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008614:	480c      	ldr	r0, [pc, #48]	; (8008648 <prvInitialiseTaskLists+0x6c>)
 8008616:	f7fd fddb 	bl	80061d0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800861a:	480c      	ldr	r0, [pc, #48]	; (800864c <prvInitialiseTaskLists+0x70>)
 800861c:	f7fd fdd8 	bl	80061d0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008620:	480b      	ldr	r0, [pc, #44]	; (8008650 <prvInitialiseTaskLists+0x74>)
 8008622:	f7fd fdd5 	bl	80061d0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008626:	4b0b      	ldr	r3, [pc, #44]	; (8008654 <prvInitialiseTaskLists+0x78>)
 8008628:	4a05      	ldr	r2, [pc, #20]	; (8008640 <prvInitialiseTaskLists+0x64>)
 800862a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800862c:	4b0a      	ldr	r3, [pc, #40]	; (8008658 <prvInitialiseTaskLists+0x7c>)
 800862e:	4a05      	ldr	r2, [pc, #20]	; (8008644 <prvInitialiseTaskLists+0x68>)
 8008630:	601a      	str	r2, [r3, #0]
}
 8008632:	bf00      	nop
 8008634:	3708      	adds	r7, #8
 8008636:	46bd      	mov	sp, r7
 8008638:	bd80      	pop	{r7, pc}
 800863a:	bf00      	nop
 800863c:	20007de4 	.word	0x20007de4
 8008640:	20008244 	.word	0x20008244
 8008644:	20008258 	.word	0x20008258
 8008648:	20008274 	.word	0x20008274
 800864c:	20008288 	.word	0x20008288
 8008650:	200082a0 	.word	0x200082a0
 8008654:	2000826c 	.word	0x2000826c
 8008658:	20008270 	.word	0x20008270

0800865c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800865c:	b580      	push	{r7, lr}
 800865e:	b082      	sub	sp, #8
 8008660:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008662:	e019      	b.n	8008698 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008664:	f7fd ff52 	bl	800650c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8008668:	4b10      	ldr	r3, [pc, #64]	; (80086ac <prvCheckTasksWaitingTermination+0x50>)
 800866a:	68db      	ldr	r3, [r3, #12]
 800866c:	68db      	ldr	r3, [r3, #12]
 800866e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	3304      	adds	r3, #4
 8008674:	4618      	mov	r0, r3
 8008676:	f7fd fe31 	bl	80062dc <uxListRemove>
				--uxCurrentNumberOfTasks;
 800867a:	4b0d      	ldr	r3, [pc, #52]	; (80086b0 <prvCheckTasksWaitingTermination+0x54>)
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	3b01      	subs	r3, #1
 8008680:	4a0b      	ldr	r2, [pc, #44]	; (80086b0 <prvCheckTasksWaitingTermination+0x54>)
 8008682:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008684:	4b0b      	ldr	r3, [pc, #44]	; (80086b4 <prvCheckTasksWaitingTermination+0x58>)
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	3b01      	subs	r3, #1
 800868a:	4a0a      	ldr	r2, [pc, #40]	; (80086b4 <prvCheckTasksWaitingTermination+0x58>)
 800868c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800868e:	f7fd ff6d 	bl	800656c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008692:	6878      	ldr	r0, [r7, #4]
 8008694:	f000 f810 	bl	80086b8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008698:	4b06      	ldr	r3, [pc, #24]	; (80086b4 <prvCheckTasksWaitingTermination+0x58>)
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	2b00      	cmp	r3, #0
 800869e:	d1e1      	bne.n	8008664 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80086a0:	bf00      	nop
 80086a2:	bf00      	nop
 80086a4:	3708      	adds	r7, #8
 80086a6:	46bd      	mov	sp, r7
 80086a8:	bd80      	pop	{r7, pc}
 80086aa:	bf00      	nop
 80086ac:	20008288 	.word	0x20008288
 80086b0:	200082b4 	.word	0x200082b4
 80086b4:	2000829c 	.word	0x2000829c

080086b8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80086b8:	b580      	push	{r7, lr}
 80086ba:	b084      	sub	sp, #16
 80086bc:	af00      	add	r7, sp, #0
 80086be:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	3354      	adds	r3, #84	; 0x54
 80086c4:	4618      	mov	r0, r3
 80086c6:	f00b fe2b 	bl	8014320 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d108      	bne.n	80086e6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086d8:	4618      	mov	r0, r3
 80086da:	f7fd fc65 	bl	8005fa8 <vPortFree>
				vPortFree( pxTCB );
 80086de:	6878      	ldr	r0, [r7, #4]
 80086e0:	f7fd fc62 	bl	8005fa8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80086e4:	e018      	b.n	8008718 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 80086ec:	2b01      	cmp	r3, #1
 80086ee:	d103      	bne.n	80086f8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80086f0:	6878      	ldr	r0, [r7, #4]
 80086f2:	f7fd fc59 	bl	8005fa8 <vPortFree>
	}
 80086f6:	e00f      	b.n	8008718 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 80086fe:	2b02      	cmp	r3, #2
 8008700:	d00a      	beq.n	8008718 <prvDeleteTCB+0x60>
	__asm volatile
 8008702:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008706:	f383 8811 	msr	BASEPRI, r3
 800870a:	f3bf 8f6f 	isb	sy
 800870e:	f3bf 8f4f 	dsb	sy
 8008712:	60fb      	str	r3, [r7, #12]
}
 8008714:	bf00      	nop
 8008716:	e7fe      	b.n	8008716 <prvDeleteTCB+0x5e>
	}
 8008718:	bf00      	nop
 800871a:	3710      	adds	r7, #16
 800871c:	46bd      	mov	sp, r7
 800871e:	bd80      	pop	{r7, pc}

08008720 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008720:	b480      	push	{r7}
 8008722:	b083      	sub	sp, #12
 8008724:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008726:	4b0e      	ldr	r3, [pc, #56]	; (8008760 <prvResetNextTaskUnblockTime+0x40>)
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	2b00      	cmp	r3, #0
 800872e:	d101      	bne.n	8008734 <prvResetNextTaskUnblockTime+0x14>
 8008730:	2301      	movs	r3, #1
 8008732:	e000      	b.n	8008736 <prvResetNextTaskUnblockTime+0x16>
 8008734:	2300      	movs	r3, #0
 8008736:	2b00      	cmp	r3, #0
 8008738:	d004      	beq.n	8008744 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800873a:	4b0a      	ldr	r3, [pc, #40]	; (8008764 <prvResetNextTaskUnblockTime+0x44>)
 800873c:	f04f 32ff 	mov.w	r2, #4294967295
 8008740:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008742:	e008      	b.n	8008756 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8008744:	4b06      	ldr	r3, [pc, #24]	; (8008760 <prvResetNextTaskUnblockTime+0x40>)
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	68db      	ldr	r3, [r3, #12]
 800874a:	68db      	ldr	r3, [r3, #12]
 800874c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	685b      	ldr	r3, [r3, #4]
 8008752:	4a04      	ldr	r2, [pc, #16]	; (8008764 <prvResetNextTaskUnblockTime+0x44>)
 8008754:	6013      	str	r3, [r2, #0]
}
 8008756:	bf00      	nop
 8008758:	370c      	adds	r7, #12
 800875a:	46bd      	mov	sp, r7
 800875c:	bc80      	pop	{r7}
 800875e:	4770      	bx	lr
 8008760:	2000826c 	.word	0x2000826c
 8008764:	200082d4 	.word	0x200082d4

08008768 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8008768:	b480      	push	{r7}
 800876a:	b083      	sub	sp, #12
 800876c:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800876e:	4b04      	ldr	r3, [pc, #16]	; (8008780 <xTaskGetCurrentTaskHandle+0x18>)
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	607b      	str	r3, [r7, #4]

		return xReturn;
 8008774:	687b      	ldr	r3, [r7, #4]
	}
 8008776:	4618      	mov	r0, r3
 8008778:	370c      	adds	r7, #12
 800877a:	46bd      	mov	sp, r7
 800877c:	bc80      	pop	{r7}
 800877e:	4770      	bx	lr
 8008780:	20007de0 	.word	0x20007de0

08008784 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008784:	b480      	push	{r7}
 8008786:	b083      	sub	sp, #12
 8008788:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800878a:	4b0b      	ldr	r3, [pc, #44]	; (80087b8 <xTaskGetSchedulerState+0x34>)
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	2b00      	cmp	r3, #0
 8008790:	d102      	bne.n	8008798 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008792:	2301      	movs	r3, #1
 8008794:	607b      	str	r3, [r7, #4]
 8008796:	e008      	b.n	80087aa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008798:	4b08      	ldr	r3, [pc, #32]	; (80087bc <xTaskGetSchedulerState+0x38>)
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	2b00      	cmp	r3, #0
 800879e:	d102      	bne.n	80087a6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80087a0:	2302      	movs	r3, #2
 80087a2:	607b      	str	r3, [r7, #4]
 80087a4:	e001      	b.n	80087aa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80087a6:	2300      	movs	r3, #0
 80087a8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80087aa:	687b      	ldr	r3, [r7, #4]
	}
 80087ac:	4618      	mov	r0, r3
 80087ae:	370c      	adds	r7, #12
 80087b0:	46bd      	mov	sp, r7
 80087b2:	bc80      	pop	{r7}
 80087b4:	4770      	bx	lr
 80087b6:	bf00      	nop
 80087b8:	200082c0 	.word	0x200082c0
 80087bc:	200082dc 	.word	0x200082dc

080087c0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80087c0:	b580      	push	{r7, lr}
 80087c2:	b084      	sub	sp, #16
 80087c4:	af00      	add	r7, sp, #0
 80087c6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80087cc:	2300      	movs	r3, #0
 80087ce:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d056      	beq.n	8008884 <xTaskPriorityInherit+0xc4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80087d6:	68bb      	ldr	r3, [r7, #8]
 80087d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087da:	4b2d      	ldr	r3, [pc, #180]	; (8008890 <xTaskPriorityInherit+0xd0>)
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087e0:	429a      	cmp	r2, r3
 80087e2:	d246      	bcs.n	8008872 <xTaskPriorityInherit+0xb2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80087e4:	68bb      	ldr	r3, [r7, #8]
 80087e6:	699b      	ldr	r3, [r3, #24]
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	db06      	blt.n	80087fa <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80087ec:	4b28      	ldr	r3, [pc, #160]	; (8008890 <xTaskPriorityInherit+0xd0>)
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087f2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80087f6:	68bb      	ldr	r3, [r7, #8]
 80087f8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80087fa:	68bb      	ldr	r3, [r7, #8]
 80087fc:	6959      	ldr	r1, [r3, #20]
 80087fe:	68bb      	ldr	r3, [r7, #8]
 8008800:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008802:	4613      	mov	r3, r2
 8008804:	009b      	lsls	r3, r3, #2
 8008806:	4413      	add	r3, r2
 8008808:	009b      	lsls	r3, r3, #2
 800880a:	4a22      	ldr	r2, [pc, #136]	; (8008894 <xTaskPriorityInherit+0xd4>)
 800880c:	4413      	add	r3, r2
 800880e:	4299      	cmp	r1, r3
 8008810:	d101      	bne.n	8008816 <xTaskPriorityInherit+0x56>
 8008812:	2301      	movs	r3, #1
 8008814:	e000      	b.n	8008818 <xTaskPriorityInherit+0x58>
 8008816:	2300      	movs	r3, #0
 8008818:	2b00      	cmp	r3, #0
 800881a:	d022      	beq.n	8008862 <xTaskPriorityInherit+0xa2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800881c:	68bb      	ldr	r3, [r7, #8]
 800881e:	3304      	adds	r3, #4
 8008820:	4618      	mov	r0, r3
 8008822:	f7fd fd5b 	bl	80062dc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008826:	4b1a      	ldr	r3, [pc, #104]	; (8008890 <xTaskPriorityInherit+0xd0>)
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800882c:	68bb      	ldr	r3, [r7, #8]
 800882e:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8008830:	68bb      	ldr	r3, [r7, #8]
 8008832:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008834:	4b18      	ldr	r3, [pc, #96]	; (8008898 <xTaskPriorityInherit+0xd8>)
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	429a      	cmp	r2, r3
 800883a:	d903      	bls.n	8008844 <xTaskPriorityInherit+0x84>
 800883c:	68bb      	ldr	r3, [r7, #8]
 800883e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008840:	4a15      	ldr	r2, [pc, #84]	; (8008898 <xTaskPriorityInherit+0xd8>)
 8008842:	6013      	str	r3, [r2, #0]
 8008844:	68bb      	ldr	r3, [r7, #8]
 8008846:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008848:	4613      	mov	r3, r2
 800884a:	009b      	lsls	r3, r3, #2
 800884c:	4413      	add	r3, r2
 800884e:	009b      	lsls	r3, r3, #2
 8008850:	4a10      	ldr	r2, [pc, #64]	; (8008894 <xTaskPriorityInherit+0xd4>)
 8008852:	441a      	add	r2, r3
 8008854:	68bb      	ldr	r3, [r7, #8]
 8008856:	3304      	adds	r3, #4
 8008858:	4619      	mov	r1, r3
 800885a:	4610      	mov	r0, r2
 800885c:	f7fd fce3 	bl	8006226 <vListInsertEnd>
 8008860:	e004      	b.n	800886c <xTaskPriorityInherit+0xac>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008862:	4b0b      	ldr	r3, [pc, #44]	; (8008890 <xTaskPriorityInherit+0xd0>)
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008868:	68bb      	ldr	r3, [r7, #8]
 800886a:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800886c:	2301      	movs	r3, #1
 800886e:	60fb      	str	r3, [r7, #12]
 8008870:	e008      	b.n	8008884 <xTaskPriorityInherit+0xc4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8008872:	68bb      	ldr	r3, [r7, #8]
 8008874:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008876:	4b06      	ldr	r3, [pc, #24]	; (8008890 <xTaskPriorityInherit+0xd0>)
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800887c:	429a      	cmp	r2, r3
 800887e:	d201      	bcs.n	8008884 <xTaskPriorityInherit+0xc4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8008880:	2301      	movs	r3, #1
 8008882:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008884:	68fb      	ldr	r3, [r7, #12]
	}
 8008886:	4618      	mov	r0, r3
 8008888:	3710      	adds	r7, #16
 800888a:	46bd      	mov	sp, r7
 800888c:	bd80      	pop	{r7, pc}
 800888e:	bf00      	nop
 8008890:	20007de0 	.word	0x20007de0
 8008894:	20007de4 	.word	0x20007de4
 8008898:	200082bc 	.word	0x200082bc

0800889c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800889c:	b580      	push	{r7, lr}
 800889e:	b086      	sub	sp, #24
 80088a0:	af00      	add	r7, sp, #0
 80088a2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80088a8:	2300      	movs	r3, #0
 80088aa:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d056      	beq.n	8008960 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80088b2:	4b2e      	ldr	r3, [pc, #184]	; (800896c <xTaskPriorityDisinherit+0xd0>)
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	693a      	ldr	r2, [r7, #16]
 80088b8:	429a      	cmp	r2, r3
 80088ba:	d00a      	beq.n	80088d2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80088bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088c0:	f383 8811 	msr	BASEPRI, r3
 80088c4:	f3bf 8f6f 	isb	sy
 80088c8:	f3bf 8f4f 	dsb	sy
 80088cc:	60fb      	str	r3, [r7, #12]
}
 80088ce:	bf00      	nop
 80088d0:	e7fe      	b.n	80088d0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80088d2:	693b      	ldr	r3, [r7, #16]
 80088d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d10a      	bne.n	80088f0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80088da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088de:	f383 8811 	msr	BASEPRI, r3
 80088e2:	f3bf 8f6f 	isb	sy
 80088e6:	f3bf 8f4f 	dsb	sy
 80088ea:	60bb      	str	r3, [r7, #8]
}
 80088ec:	bf00      	nop
 80088ee:	e7fe      	b.n	80088ee <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80088f0:	693b      	ldr	r3, [r7, #16]
 80088f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80088f4:	1e5a      	subs	r2, r3, #1
 80088f6:	693b      	ldr	r3, [r7, #16]
 80088f8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80088fa:	693b      	ldr	r3, [r7, #16]
 80088fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80088fe:	693b      	ldr	r3, [r7, #16]
 8008900:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008902:	429a      	cmp	r2, r3
 8008904:	d02c      	beq.n	8008960 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008906:	693b      	ldr	r3, [r7, #16]
 8008908:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800890a:	2b00      	cmp	r3, #0
 800890c:	d128      	bne.n	8008960 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800890e:	693b      	ldr	r3, [r7, #16]
 8008910:	3304      	adds	r3, #4
 8008912:	4618      	mov	r0, r3
 8008914:	f7fd fce2 	bl	80062dc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008918:	693b      	ldr	r3, [r7, #16]
 800891a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800891c:	693b      	ldr	r3, [r7, #16]
 800891e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008920:	693b      	ldr	r3, [r7, #16]
 8008922:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008924:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008928:	693b      	ldr	r3, [r7, #16]
 800892a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800892c:	693b      	ldr	r3, [r7, #16]
 800892e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008930:	4b0f      	ldr	r3, [pc, #60]	; (8008970 <xTaskPriorityDisinherit+0xd4>)
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	429a      	cmp	r2, r3
 8008936:	d903      	bls.n	8008940 <xTaskPriorityDisinherit+0xa4>
 8008938:	693b      	ldr	r3, [r7, #16]
 800893a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800893c:	4a0c      	ldr	r2, [pc, #48]	; (8008970 <xTaskPriorityDisinherit+0xd4>)
 800893e:	6013      	str	r3, [r2, #0]
 8008940:	693b      	ldr	r3, [r7, #16]
 8008942:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008944:	4613      	mov	r3, r2
 8008946:	009b      	lsls	r3, r3, #2
 8008948:	4413      	add	r3, r2
 800894a:	009b      	lsls	r3, r3, #2
 800894c:	4a09      	ldr	r2, [pc, #36]	; (8008974 <xTaskPriorityDisinherit+0xd8>)
 800894e:	441a      	add	r2, r3
 8008950:	693b      	ldr	r3, [r7, #16]
 8008952:	3304      	adds	r3, #4
 8008954:	4619      	mov	r1, r3
 8008956:	4610      	mov	r0, r2
 8008958:	f7fd fc65 	bl	8006226 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800895c:	2301      	movs	r3, #1
 800895e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008960:	697b      	ldr	r3, [r7, #20]
	}
 8008962:	4618      	mov	r0, r3
 8008964:	3718      	adds	r7, #24
 8008966:	46bd      	mov	sp, r7
 8008968:	bd80      	pop	{r7, pc}
 800896a:	bf00      	nop
 800896c:	20007de0 	.word	0x20007de0
 8008970:	200082bc 	.word	0x200082bc
 8008974:	20007de4 	.word	0x20007de4

08008978 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008978:	b580      	push	{r7, lr}
 800897a:	b088      	sub	sp, #32
 800897c:	af00      	add	r7, sp, #0
 800897e:	6078      	str	r0, [r7, #4]
 8008980:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8008986:	2301      	movs	r3, #1
 8008988:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	2b00      	cmp	r3, #0
 800898e:	d06f      	beq.n	8008a70 <vTaskPriorityDisinheritAfterTimeout+0xf8>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8008990:	69bb      	ldr	r3, [r7, #24]
 8008992:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008994:	2b00      	cmp	r3, #0
 8008996:	d10a      	bne.n	80089ae <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8008998:	f04f 0350 	mov.w	r3, #80	; 0x50
 800899c:	f383 8811 	msr	BASEPRI, r3
 80089a0:	f3bf 8f6f 	isb	sy
 80089a4:	f3bf 8f4f 	dsb	sy
 80089a8:	60fb      	str	r3, [r7, #12]
}
 80089aa:	bf00      	nop
 80089ac:	e7fe      	b.n	80089ac <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80089ae:	69bb      	ldr	r3, [r7, #24]
 80089b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80089b2:	683a      	ldr	r2, [r7, #0]
 80089b4:	429a      	cmp	r2, r3
 80089b6:	d902      	bls.n	80089be <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80089b8:	683b      	ldr	r3, [r7, #0]
 80089ba:	61fb      	str	r3, [r7, #28]
 80089bc:	e002      	b.n	80089c4 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80089be:	69bb      	ldr	r3, [r7, #24]
 80089c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80089c2:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80089c4:	69bb      	ldr	r3, [r7, #24]
 80089c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089c8:	69fa      	ldr	r2, [r7, #28]
 80089ca:	429a      	cmp	r2, r3
 80089cc:	d050      	beq.n	8008a70 <vTaskPriorityDisinheritAfterTimeout+0xf8>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80089ce:	69bb      	ldr	r3, [r7, #24]
 80089d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80089d2:	697a      	ldr	r2, [r7, #20]
 80089d4:	429a      	cmp	r2, r3
 80089d6:	d14b      	bne.n	8008a70 <vTaskPriorityDisinheritAfterTimeout+0xf8>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80089d8:	4b27      	ldr	r3, [pc, #156]	; (8008a78 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	69ba      	ldr	r2, [r7, #24]
 80089de:	429a      	cmp	r2, r3
 80089e0:	d10a      	bne.n	80089f8 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 80089e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089e6:	f383 8811 	msr	BASEPRI, r3
 80089ea:	f3bf 8f6f 	isb	sy
 80089ee:	f3bf 8f4f 	dsb	sy
 80089f2:	60bb      	str	r3, [r7, #8]
}
 80089f4:	bf00      	nop
 80089f6:	e7fe      	b.n	80089f6 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80089f8:	69bb      	ldr	r3, [r7, #24]
 80089fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089fc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80089fe:	69bb      	ldr	r3, [r7, #24]
 8008a00:	69fa      	ldr	r2, [r7, #28]
 8008a02:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008a04:	69bb      	ldr	r3, [r7, #24]
 8008a06:	699b      	ldr	r3, [r3, #24]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	db04      	blt.n	8008a16 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008a0c:	69fb      	ldr	r3, [r7, #28]
 8008a0e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008a12:	69bb      	ldr	r3, [r7, #24]
 8008a14:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008a16:	69bb      	ldr	r3, [r7, #24]
 8008a18:	6959      	ldr	r1, [r3, #20]
 8008a1a:	693a      	ldr	r2, [r7, #16]
 8008a1c:	4613      	mov	r3, r2
 8008a1e:	009b      	lsls	r3, r3, #2
 8008a20:	4413      	add	r3, r2
 8008a22:	009b      	lsls	r3, r3, #2
 8008a24:	4a15      	ldr	r2, [pc, #84]	; (8008a7c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8008a26:	4413      	add	r3, r2
 8008a28:	4299      	cmp	r1, r3
 8008a2a:	d101      	bne.n	8008a30 <vTaskPriorityDisinheritAfterTimeout+0xb8>
 8008a2c:	2301      	movs	r3, #1
 8008a2e:	e000      	b.n	8008a32 <vTaskPriorityDisinheritAfterTimeout+0xba>
 8008a30:	2300      	movs	r3, #0
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d01c      	beq.n	8008a70 <vTaskPriorityDisinheritAfterTimeout+0xf8>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008a36:	69bb      	ldr	r3, [r7, #24]
 8008a38:	3304      	adds	r3, #4
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	f7fd fc4e 	bl	80062dc <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8008a40:	69bb      	ldr	r3, [r7, #24]
 8008a42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a44:	4b0e      	ldr	r3, [pc, #56]	; (8008a80 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	429a      	cmp	r2, r3
 8008a4a:	d903      	bls.n	8008a54 <vTaskPriorityDisinheritAfterTimeout+0xdc>
 8008a4c:	69bb      	ldr	r3, [r7, #24]
 8008a4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a50:	4a0b      	ldr	r2, [pc, #44]	; (8008a80 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 8008a52:	6013      	str	r3, [r2, #0]
 8008a54:	69bb      	ldr	r3, [r7, #24]
 8008a56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a58:	4613      	mov	r3, r2
 8008a5a:	009b      	lsls	r3, r3, #2
 8008a5c:	4413      	add	r3, r2
 8008a5e:	009b      	lsls	r3, r3, #2
 8008a60:	4a06      	ldr	r2, [pc, #24]	; (8008a7c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8008a62:	441a      	add	r2, r3
 8008a64:	69bb      	ldr	r3, [r7, #24]
 8008a66:	3304      	adds	r3, #4
 8008a68:	4619      	mov	r1, r3
 8008a6a:	4610      	mov	r0, r2
 8008a6c:	f7fd fbdb 	bl	8006226 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008a70:	bf00      	nop
 8008a72:	3720      	adds	r7, #32
 8008a74:	46bd      	mov	sp, r7
 8008a76:	bd80      	pop	{r7, pc}
 8008a78:	20007de0 	.word	0x20007de0
 8008a7c:	20007de4 	.word	0x20007de4
 8008a80:	200082bc 	.word	0x200082bc

08008a84 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8008a84:	b480      	push	{r7}
 8008a86:	b083      	sub	sp, #12
 8008a88:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8008a8a:	4b09      	ldr	r3, [pc, #36]	; (8008ab0 <uxTaskResetEventItemValue+0x2c>)
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	699b      	ldr	r3, [r3, #24]
 8008a90:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008a92:	4b07      	ldr	r3, [pc, #28]	; (8008ab0 <uxTaskResetEventItemValue+0x2c>)
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a98:	4b05      	ldr	r3, [pc, #20]	; (8008ab0 <uxTaskResetEventItemValue+0x2c>)
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 8008aa0:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8008aa2:	687b      	ldr	r3, [r7, #4]
}
 8008aa4:	4618      	mov	r0, r3
 8008aa6:	370c      	adds	r7, #12
 8008aa8:	46bd      	mov	sp, r7
 8008aaa:	bc80      	pop	{r7}
 8008aac:	4770      	bx	lr
 8008aae:	bf00      	nop
 8008ab0:	20007de0 	.word	0x20007de0

08008ab4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 8008ab4:	b480      	push	{r7}
 8008ab6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008ab8:	4b07      	ldr	r3, [pc, #28]	; (8008ad8 <pvTaskIncrementMutexHeldCount+0x24>)
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d004      	beq.n	8008aca <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8008ac0:	4b05      	ldr	r3, [pc, #20]	; (8008ad8 <pvTaskIncrementMutexHeldCount+0x24>)
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008ac6:	3201      	adds	r2, #1
 8008ac8:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8008aca:	4b03      	ldr	r3, [pc, #12]	; (8008ad8 <pvTaskIncrementMutexHeldCount+0x24>)
 8008acc:	681b      	ldr	r3, [r3, #0]
	}
 8008ace:	4618      	mov	r0, r3
 8008ad0:	46bd      	mov	sp, r7
 8008ad2:	bc80      	pop	{r7}
 8008ad4:	4770      	bx	lr
 8008ad6:	bf00      	nop
 8008ad8:	20007de0 	.word	0x20007de0

08008adc <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008adc:	b580      	push	{r7, lr}
 8008ade:	b084      	sub	sp, #16
 8008ae0:	af00      	add	r7, sp, #0
 8008ae2:	6078      	str	r0, [r7, #4]
 8008ae4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008ae6:	4b21      	ldr	r3, [pc, #132]	; (8008b6c <prvAddCurrentTaskToDelayedList+0x90>)
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008aec:	4b20      	ldr	r3, [pc, #128]	; (8008b70 <prvAddCurrentTaskToDelayedList+0x94>)
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	3304      	adds	r3, #4
 8008af2:	4618      	mov	r0, r3
 8008af4:	f7fd fbf2 	bl	80062dc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008afe:	d10a      	bne.n	8008b16 <prvAddCurrentTaskToDelayedList+0x3a>
 8008b00:	683b      	ldr	r3, [r7, #0]
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d007      	beq.n	8008b16 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008b06:	4b1a      	ldr	r3, [pc, #104]	; (8008b70 <prvAddCurrentTaskToDelayedList+0x94>)
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	3304      	adds	r3, #4
 8008b0c:	4619      	mov	r1, r3
 8008b0e:	4819      	ldr	r0, [pc, #100]	; (8008b74 <prvAddCurrentTaskToDelayedList+0x98>)
 8008b10:	f7fd fb89 	bl	8006226 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008b14:	e026      	b.n	8008b64 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008b16:	68fa      	ldr	r2, [r7, #12]
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	4413      	add	r3, r2
 8008b1c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008b1e:	4b14      	ldr	r3, [pc, #80]	; (8008b70 <prvAddCurrentTaskToDelayedList+0x94>)
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	68ba      	ldr	r2, [r7, #8]
 8008b24:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008b26:	68ba      	ldr	r2, [r7, #8]
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	429a      	cmp	r2, r3
 8008b2c:	d209      	bcs.n	8008b42 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008b2e:	4b12      	ldr	r3, [pc, #72]	; (8008b78 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008b30:	681a      	ldr	r2, [r3, #0]
 8008b32:	4b0f      	ldr	r3, [pc, #60]	; (8008b70 <prvAddCurrentTaskToDelayedList+0x94>)
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	3304      	adds	r3, #4
 8008b38:	4619      	mov	r1, r3
 8008b3a:	4610      	mov	r0, r2
 8008b3c:	f7fd fb96 	bl	800626c <vListInsert>
}
 8008b40:	e010      	b.n	8008b64 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008b42:	4b0e      	ldr	r3, [pc, #56]	; (8008b7c <prvAddCurrentTaskToDelayedList+0xa0>)
 8008b44:	681a      	ldr	r2, [r3, #0]
 8008b46:	4b0a      	ldr	r3, [pc, #40]	; (8008b70 <prvAddCurrentTaskToDelayedList+0x94>)
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	3304      	adds	r3, #4
 8008b4c:	4619      	mov	r1, r3
 8008b4e:	4610      	mov	r0, r2
 8008b50:	f7fd fb8c 	bl	800626c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008b54:	4b0a      	ldr	r3, [pc, #40]	; (8008b80 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	68ba      	ldr	r2, [r7, #8]
 8008b5a:	429a      	cmp	r2, r3
 8008b5c:	d202      	bcs.n	8008b64 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008b5e:	4a08      	ldr	r2, [pc, #32]	; (8008b80 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008b60:	68bb      	ldr	r3, [r7, #8]
 8008b62:	6013      	str	r3, [r2, #0]
}
 8008b64:	bf00      	nop
 8008b66:	3710      	adds	r7, #16
 8008b68:	46bd      	mov	sp, r7
 8008b6a:	bd80      	pop	{r7, pc}
 8008b6c:	200082b8 	.word	0x200082b8
 8008b70:	20007de0 	.word	0x20007de0
 8008b74:	200082a0 	.word	0x200082a0
 8008b78:	20008270 	.word	0x20008270
 8008b7c:	2000826c 	.word	0x2000826c
 8008b80:	200082d4 	.word	0x200082d4

08008b84 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008b84:	b580      	push	{r7, lr}
 8008b86:	b08a      	sub	sp, #40	; 0x28
 8008b88:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008b8a:	2300      	movs	r3, #0
 8008b8c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008b8e:	f000 facb 	bl	8009128 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008b92:	4b1c      	ldr	r3, [pc, #112]	; (8008c04 <xTimerCreateTimerTask+0x80>)
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d021      	beq.n	8008bde <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008b9a:	2300      	movs	r3, #0
 8008b9c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008b9e:	2300      	movs	r3, #0
 8008ba0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008ba2:	1d3a      	adds	r2, r7, #4
 8008ba4:	f107 0108 	add.w	r1, r7, #8
 8008ba8:	f107 030c 	add.w	r3, r7, #12
 8008bac:	4618      	mov	r0, r3
 8008bae:	f7fc ff2f 	bl	8005a10 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008bb2:	6879      	ldr	r1, [r7, #4]
 8008bb4:	68bb      	ldr	r3, [r7, #8]
 8008bb6:	68fa      	ldr	r2, [r7, #12]
 8008bb8:	9202      	str	r2, [sp, #8]
 8008bba:	9301      	str	r3, [sp, #4]
 8008bbc:	2302      	movs	r3, #2
 8008bbe:	9300      	str	r3, [sp, #0]
 8008bc0:	2300      	movs	r3, #0
 8008bc2:	460a      	mov	r2, r1
 8008bc4:	4910      	ldr	r1, [pc, #64]	; (8008c08 <xTimerCreateTimerTask+0x84>)
 8008bc6:	4811      	ldr	r0, [pc, #68]	; (8008c0c <xTimerCreateTimerTask+0x88>)
 8008bc8:	f7fe fe62 	bl	8007890 <xTaskCreateStatic>
 8008bcc:	4603      	mov	r3, r0
 8008bce:	4a10      	ldr	r2, [pc, #64]	; (8008c10 <xTimerCreateTimerTask+0x8c>)
 8008bd0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008bd2:	4b0f      	ldr	r3, [pc, #60]	; (8008c10 <xTimerCreateTimerTask+0x8c>)
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d001      	beq.n	8008bde <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008bda:	2301      	movs	r3, #1
 8008bdc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008bde:	697b      	ldr	r3, [r7, #20]
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d10a      	bne.n	8008bfa <xTimerCreateTimerTask+0x76>
	__asm volatile
 8008be4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008be8:	f383 8811 	msr	BASEPRI, r3
 8008bec:	f3bf 8f6f 	isb	sy
 8008bf0:	f3bf 8f4f 	dsb	sy
 8008bf4:	613b      	str	r3, [r7, #16]
}
 8008bf6:	bf00      	nop
 8008bf8:	e7fe      	b.n	8008bf8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008bfa:	697b      	ldr	r3, [r7, #20]
}
 8008bfc:	4618      	mov	r0, r3
 8008bfe:	3718      	adds	r7, #24
 8008c00:	46bd      	mov	sp, r7
 8008c02:	bd80      	pop	{r7, pc}
 8008c04:	20008310 	.word	0x20008310
 8008c08:	080152d8 	.word	0x080152d8
 8008c0c:	08008d31 	.word	0x08008d31
 8008c10:	20008314 	.word	0x20008314

08008c14 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008c14:	b580      	push	{r7, lr}
 8008c16:	b08a      	sub	sp, #40	; 0x28
 8008c18:	af00      	add	r7, sp, #0
 8008c1a:	60f8      	str	r0, [r7, #12]
 8008c1c:	60b9      	str	r1, [r7, #8]
 8008c1e:	607a      	str	r2, [r7, #4]
 8008c20:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008c22:	2300      	movs	r3, #0
 8008c24:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d10a      	bne.n	8008c42 <xTimerGenericCommand+0x2e>
	__asm volatile
 8008c2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c30:	f383 8811 	msr	BASEPRI, r3
 8008c34:	f3bf 8f6f 	isb	sy
 8008c38:	f3bf 8f4f 	dsb	sy
 8008c3c:	623b      	str	r3, [r7, #32]
}
 8008c3e:	bf00      	nop
 8008c40:	e7fe      	b.n	8008c40 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008c42:	4b1a      	ldr	r3, [pc, #104]	; (8008cac <xTimerGenericCommand+0x98>)
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d02a      	beq.n	8008ca0 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008c4a:	68bb      	ldr	r3, [r7, #8]
 8008c4c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008c56:	68bb      	ldr	r3, [r7, #8]
 8008c58:	2b05      	cmp	r3, #5
 8008c5a:	dc18      	bgt.n	8008c8e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008c5c:	f7ff fd92 	bl	8008784 <xTaskGetSchedulerState>
 8008c60:	4603      	mov	r3, r0
 8008c62:	2b02      	cmp	r3, #2
 8008c64:	d109      	bne.n	8008c7a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008c66:	4b11      	ldr	r3, [pc, #68]	; (8008cac <xTimerGenericCommand+0x98>)
 8008c68:	6818      	ldr	r0, [r3, #0]
 8008c6a:	f107 0110 	add.w	r1, r7, #16
 8008c6e:	2300      	movs	r3, #0
 8008c70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008c72:	f7fd ffad 	bl	8006bd0 <xQueueGenericSend>
 8008c76:	6278      	str	r0, [r7, #36]	; 0x24
 8008c78:	e012      	b.n	8008ca0 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008c7a:	4b0c      	ldr	r3, [pc, #48]	; (8008cac <xTimerGenericCommand+0x98>)
 8008c7c:	6818      	ldr	r0, [r3, #0]
 8008c7e:	f107 0110 	add.w	r1, r7, #16
 8008c82:	2300      	movs	r3, #0
 8008c84:	2200      	movs	r2, #0
 8008c86:	f7fd ffa3 	bl	8006bd0 <xQueueGenericSend>
 8008c8a:	6278      	str	r0, [r7, #36]	; 0x24
 8008c8c:	e008      	b.n	8008ca0 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008c8e:	4b07      	ldr	r3, [pc, #28]	; (8008cac <xTimerGenericCommand+0x98>)
 8008c90:	6818      	ldr	r0, [r3, #0]
 8008c92:	f107 0110 	add.w	r1, r7, #16
 8008c96:	2300      	movs	r3, #0
 8008c98:	683a      	ldr	r2, [r7, #0]
 8008c9a:	f7fe f897 	bl	8006dcc <xQueueGenericSendFromISR>
 8008c9e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008ca2:	4618      	mov	r0, r3
 8008ca4:	3728      	adds	r7, #40	; 0x28
 8008ca6:	46bd      	mov	sp, r7
 8008ca8:	bd80      	pop	{r7, pc}
 8008caa:	bf00      	nop
 8008cac:	20008310 	.word	0x20008310

08008cb0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008cb0:	b580      	push	{r7, lr}
 8008cb2:	b088      	sub	sp, #32
 8008cb4:	af02      	add	r7, sp, #8
 8008cb6:	6078      	str	r0, [r7, #4]
 8008cb8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008cba:	4b1c      	ldr	r3, [pc, #112]	; (8008d2c <prvProcessExpiredTimer+0x7c>)
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	68db      	ldr	r3, [r3, #12]
 8008cc0:	68db      	ldr	r3, [r3, #12]
 8008cc2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008cc4:	697b      	ldr	r3, [r7, #20]
 8008cc6:	3304      	adds	r3, #4
 8008cc8:	4618      	mov	r0, r3
 8008cca:	f7fd fb07 	bl	80062dc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8008cce:	697b      	ldr	r3, [r7, #20]
 8008cd0:	69db      	ldr	r3, [r3, #28]
 8008cd2:	2b01      	cmp	r3, #1
 8008cd4:	d122      	bne.n	8008d1c <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008cd6:	697b      	ldr	r3, [r7, #20]
 8008cd8:	699a      	ldr	r2, [r3, #24]
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	18d1      	adds	r1, r2, r3
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	683a      	ldr	r2, [r7, #0]
 8008ce2:	6978      	ldr	r0, [r7, #20]
 8008ce4:	f000 f8c8 	bl	8008e78 <prvInsertTimerInActiveList>
 8008ce8:	4603      	mov	r3, r0
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d016      	beq.n	8008d1c <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008cee:	2300      	movs	r3, #0
 8008cf0:	9300      	str	r3, [sp, #0]
 8008cf2:	2300      	movs	r3, #0
 8008cf4:	687a      	ldr	r2, [r7, #4]
 8008cf6:	2100      	movs	r1, #0
 8008cf8:	6978      	ldr	r0, [r7, #20]
 8008cfa:	f7ff ff8b 	bl	8008c14 <xTimerGenericCommand>
 8008cfe:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008d00:	693b      	ldr	r3, [r7, #16]
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d10a      	bne.n	8008d1c <prvProcessExpiredTimer+0x6c>
	__asm volatile
 8008d06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d0a:	f383 8811 	msr	BASEPRI, r3
 8008d0e:	f3bf 8f6f 	isb	sy
 8008d12:	f3bf 8f4f 	dsb	sy
 8008d16:	60fb      	str	r3, [r7, #12]
}
 8008d18:	bf00      	nop
 8008d1a:	e7fe      	b.n	8008d1a <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008d1c:	697b      	ldr	r3, [r7, #20]
 8008d1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d20:	6978      	ldr	r0, [r7, #20]
 8008d22:	4798      	blx	r3
}
 8008d24:	bf00      	nop
 8008d26:	3718      	adds	r7, #24
 8008d28:	46bd      	mov	sp, r7
 8008d2a:	bd80      	pop	{r7, pc}
 8008d2c:	20008308 	.word	0x20008308

08008d30 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8008d30:	b580      	push	{r7, lr}
 8008d32:	b084      	sub	sp, #16
 8008d34:	af00      	add	r7, sp, #0
 8008d36:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008d38:	f107 0308 	add.w	r3, r7, #8
 8008d3c:	4618      	mov	r0, r3
 8008d3e:	f000 f857 	bl	8008df0 <prvGetNextExpireTime>
 8008d42:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008d44:	68bb      	ldr	r3, [r7, #8]
 8008d46:	4619      	mov	r1, r3
 8008d48:	68f8      	ldr	r0, [r7, #12]
 8008d4a:	f000 f803 	bl	8008d54 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008d4e:	f000 f8d5 	bl	8008efc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008d52:	e7f1      	b.n	8008d38 <prvTimerTask+0x8>

08008d54 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008d54:	b580      	push	{r7, lr}
 8008d56:	b084      	sub	sp, #16
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	6078      	str	r0, [r7, #4]
 8008d5c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008d5e:	f7ff f861 	bl	8007e24 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008d62:	f107 0308 	add.w	r3, r7, #8
 8008d66:	4618      	mov	r0, r3
 8008d68:	f000 f866 	bl	8008e38 <prvSampleTimeNow>
 8008d6c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008d6e:	68bb      	ldr	r3, [r7, #8]
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d130      	bne.n	8008dd6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008d74:	683b      	ldr	r3, [r7, #0]
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d10a      	bne.n	8008d90 <prvProcessTimerOrBlockTask+0x3c>
 8008d7a:	687a      	ldr	r2, [r7, #4]
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	429a      	cmp	r2, r3
 8008d80:	d806      	bhi.n	8008d90 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008d82:	f7ff f85d 	bl	8007e40 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008d86:	68f9      	ldr	r1, [r7, #12]
 8008d88:	6878      	ldr	r0, [r7, #4]
 8008d8a:	f7ff ff91 	bl	8008cb0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008d8e:	e024      	b.n	8008dda <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008d90:	683b      	ldr	r3, [r7, #0]
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d008      	beq.n	8008da8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008d96:	4b13      	ldr	r3, [pc, #76]	; (8008de4 <prvProcessTimerOrBlockTask+0x90>)
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	bf0c      	ite	eq
 8008da0:	2301      	moveq	r3, #1
 8008da2:	2300      	movne	r3, #0
 8008da4:	b2db      	uxtb	r3, r3
 8008da6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008da8:	4b0f      	ldr	r3, [pc, #60]	; (8008de8 <prvProcessTimerOrBlockTask+0x94>)
 8008daa:	6818      	ldr	r0, [r3, #0]
 8008dac:	687a      	ldr	r2, [r7, #4]
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	1ad3      	subs	r3, r2, r3
 8008db2:	683a      	ldr	r2, [r7, #0]
 8008db4:	4619      	mov	r1, r3
 8008db6:	f7fe fd37 	bl	8007828 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008dba:	f7ff f841 	bl	8007e40 <xTaskResumeAll>
 8008dbe:	4603      	mov	r3, r0
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d10a      	bne.n	8008dda <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008dc4:	4b09      	ldr	r3, [pc, #36]	; (8008dec <prvProcessTimerOrBlockTask+0x98>)
 8008dc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008dca:	601a      	str	r2, [r3, #0]
 8008dcc:	f3bf 8f4f 	dsb	sy
 8008dd0:	f3bf 8f6f 	isb	sy
}
 8008dd4:	e001      	b.n	8008dda <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008dd6:	f7ff f833 	bl	8007e40 <xTaskResumeAll>
}
 8008dda:	bf00      	nop
 8008ddc:	3710      	adds	r7, #16
 8008dde:	46bd      	mov	sp, r7
 8008de0:	bd80      	pop	{r7, pc}
 8008de2:	bf00      	nop
 8008de4:	2000830c 	.word	0x2000830c
 8008de8:	20008310 	.word	0x20008310
 8008dec:	e000ed04 	.word	0xe000ed04

08008df0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008df0:	b480      	push	{r7}
 8008df2:	b085      	sub	sp, #20
 8008df4:	af00      	add	r7, sp, #0
 8008df6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008df8:	4b0e      	ldr	r3, [pc, #56]	; (8008e34 <prvGetNextExpireTime+0x44>)
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	bf0c      	ite	eq
 8008e02:	2301      	moveq	r3, #1
 8008e04:	2300      	movne	r3, #0
 8008e06:	b2db      	uxtb	r3, r3
 8008e08:	461a      	mov	r2, r3
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d105      	bne.n	8008e22 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008e16:	4b07      	ldr	r3, [pc, #28]	; (8008e34 <prvGetNextExpireTime+0x44>)
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	68db      	ldr	r3, [r3, #12]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	60fb      	str	r3, [r7, #12]
 8008e20:	e001      	b.n	8008e26 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008e22:	2300      	movs	r3, #0
 8008e24:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008e26:	68fb      	ldr	r3, [r7, #12]
}
 8008e28:	4618      	mov	r0, r3
 8008e2a:	3714      	adds	r7, #20
 8008e2c:	46bd      	mov	sp, r7
 8008e2e:	bc80      	pop	{r7}
 8008e30:	4770      	bx	lr
 8008e32:	bf00      	nop
 8008e34:	20008308 	.word	0x20008308

08008e38 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008e38:	b580      	push	{r7, lr}
 8008e3a:	b084      	sub	sp, #16
 8008e3c:	af00      	add	r7, sp, #0
 8008e3e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008e40:	f7ff f89c 	bl	8007f7c <xTaskGetTickCount>
 8008e44:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008e46:	4b0b      	ldr	r3, [pc, #44]	; (8008e74 <prvSampleTimeNow+0x3c>)
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	68fa      	ldr	r2, [r7, #12]
 8008e4c:	429a      	cmp	r2, r3
 8008e4e:	d205      	bcs.n	8008e5c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008e50:	f000 f908 	bl	8009064 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	2201      	movs	r2, #1
 8008e58:	601a      	str	r2, [r3, #0]
 8008e5a:	e002      	b.n	8008e62 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	2200      	movs	r2, #0
 8008e60:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008e62:	4a04      	ldr	r2, [pc, #16]	; (8008e74 <prvSampleTimeNow+0x3c>)
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008e68:	68fb      	ldr	r3, [r7, #12]
}
 8008e6a:	4618      	mov	r0, r3
 8008e6c:	3710      	adds	r7, #16
 8008e6e:	46bd      	mov	sp, r7
 8008e70:	bd80      	pop	{r7, pc}
 8008e72:	bf00      	nop
 8008e74:	20008318 	.word	0x20008318

08008e78 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	b086      	sub	sp, #24
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	60f8      	str	r0, [r7, #12]
 8008e80:	60b9      	str	r1, [r7, #8]
 8008e82:	607a      	str	r2, [r7, #4]
 8008e84:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008e86:	2300      	movs	r3, #0
 8008e88:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	68ba      	ldr	r2, [r7, #8]
 8008e8e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	68fa      	ldr	r2, [r7, #12]
 8008e94:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008e96:	68ba      	ldr	r2, [r7, #8]
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	429a      	cmp	r2, r3
 8008e9c:	d812      	bhi.n	8008ec4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008e9e:	687a      	ldr	r2, [r7, #4]
 8008ea0:	683b      	ldr	r3, [r7, #0]
 8008ea2:	1ad2      	subs	r2, r2, r3
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	699b      	ldr	r3, [r3, #24]
 8008ea8:	429a      	cmp	r2, r3
 8008eaa:	d302      	bcc.n	8008eb2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008eac:	2301      	movs	r3, #1
 8008eae:	617b      	str	r3, [r7, #20]
 8008eb0:	e01b      	b.n	8008eea <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008eb2:	4b10      	ldr	r3, [pc, #64]	; (8008ef4 <prvInsertTimerInActiveList+0x7c>)
 8008eb4:	681a      	ldr	r2, [r3, #0]
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	3304      	adds	r3, #4
 8008eba:	4619      	mov	r1, r3
 8008ebc:	4610      	mov	r0, r2
 8008ebe:	f7fd f9d5 	bl	800626c <vListInsert>
 8008ec2:	e012      	b.n	8008eea <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008ec4:	687a      	ldr	r2, [r7, #4]
 8008ec6:	683b      	ldr	r3, [r7, #0]
 8008ec8:	429a      	cmp	r2, r3
 8008eca:	d206      	bcs.n	8008eda <prvInsertTimerInActiveList+0x62>
 8008ecc:	68ba      	ldr	r2, [r7, #8]
 8008ece:	683b      	ldr	r3, [r7, #0]
 8008ed0:	429a      	cmp	r2, r3
 8008ed2:	d302      	bcc.n	8008eda <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008ed4:	2301      	movs	r3, #1
 8008ed6:	617b      	str	r3, [r7, #20]
 8008ed8:	e007      	b.n	8008eea <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008eda:	4b07      	ldr	r3, [pc, #28]	; (8008ef8 <prvInsertTimerInActiveList+0x80>)
 8008edc:	681a      	ldr	r2, [r3, #0]
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	3304      	adds	r3, #4
 8008ee2:	4619      	mov	r1, r3
 8008ee4:	4610      	mov	r0, r2
 8008ee6:	f7fd f9c1 	bl	800626c <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008eea:	697b      	ldr	r3, [r7, #20]
}
 8008eec:	4618      	mov	r0, r3
 8008eee:	3718      	adds	r7, #24
 8008ef0:	46bd      	mov	sp, r7
 8008ef2:	bd80      	pop	{r7, pc}
 8008ef4:	2000830c 	.word	0x2000830c
 8008ef8:	20008308 	.word	0x20008308

08008efc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008efc:	b580      	push	{r7, lr}
 8008efe:	b08e      	sub	sp, #56	; 0x38
 8008f00:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008f02:	e09d      	b.n	8009040 <prvProcessReceivedCommands+0x144>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	da18      	bge.n	8008f3c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008f0a:	1d3b      	adds	r3, r7, #4
 8008f0c:	3304      	adds	r3, #4
 8008f0e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008f10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d10a      	bne.n	8008f2c <prvProcessReceivedCommands+0x30>
	__asm volatile
 8008f16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f1a:	f383 8811 	msr	BASEPRI, r3
 8008f1e:	f3bf 8f6f 	isb	sy
 8008f22:	f3bf 8f4f 	dsb	sy
 8008f26:	61fb      	str	r3, [r7, #28]
}
 8008f28:	bf00      	nop
 8008f2a:	e7fe      	b.n	8008f2a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008f2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008f32:	6850      	ldr	r0, [r2, #4]
 8008f34:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008f36:	6892      	ldr	r2, [r2, #8]
 8008f38:	4611      	mov	r1, r2
 8008f3a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	db7e      	blt.n	8009040 <prvProcessReceivedCommands+0x144>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008f46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f48:	695b      	ldr	r3, [r3, #20]
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d004      	beq.n	8008f58 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008f4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f50:	3304      	adds	r3, #4
 8008f52:	4618      	mov	r0, r3
 8008f54:	f7fd f9c2 	bl	80062dc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008f58:	463b      	mov	r3, r7
 8008f5a:	4618      	mov	r0, r3
 8008f5c:	f7ff ff6c 	bl	8008e38 <prvSampleTimeNow>
 8008f60:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	2b09      	cmp	r3, #9
 8008f66:	d86a      	bhi.n	800903e <prvProcessReceivedCommands+0x142>
 8008f68:	a201      	add	r2, pc, #4	; (adr r2, 8008f70 <prvProcessReceivedCommands+0x74>)
 8008f6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f6e:	bf00      	nop
 8008f70:	08008f99 	.word	0x08008f99
 8008f74:	08008f99 	.word	0x08008f99
 8008f78:	08008f99 	.word	0x08008f99
 8008f7c:	08009041 	.word	0x08009041
 8008f80:	08008ff5 	.word	0x08008ff5
 8008f84:	0800902d 	.word	0x0800902d
 8008f88:	08008f99 	.word	0x08008f99
 8008f8c:	08008f99 	.word	0x08008f99
 8008f90:	08009041 	.word	0x08009041
 8008f94:	08008ff5 	.word	0x08008ff5
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008f98:	68ba      	ldr	r2, [r7, #8]
 8008f9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f9c:	699b      	ldr	r3, [r3, #24]
 8008f9e:	18d1      	adds	r1, r2, r3
 8008fa0:	68bb      	ldr	r3, [r7, #8]
 8008fa2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008fa4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008fa6:	f7ff ff67 	bl	8008e78 <prvInsertTimerInActiveList>
 8008faa:	4603      	mov	r3, r0
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d047      	beq.n	8009040 <prvProcessReceivedCommands+0x144>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008fb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fb4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008fb6:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8008fb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fba:	69db      	ldr	r3, [r3, #28]
 8008fbc:	2b01      	cmp	r3, #1
 8008fbe:	d13f      	bne.n	8009040 <prvProcessReceivedCommands+0x144>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008fc0:	68ba      	ldr	r2, [r7, #8]
 8008fc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fc4:	699b      	ldr	r3, [r3, #24]
 8008fc6:	441a      	add	r2, r3
 8008fc8:	2300      	movs	r3, #0
 8008fca:	9300      	str	r3, [sp, #0]
 8008fcc:	2300      	movs	r3, #0
 8008fce:	2100      	movs	r1, #0
 8008fd0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008fd2:	f7ff fe1f 	bl	8008c14 <xTimerGenericCommand>
 8008fd6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008fd8:	6a3b      	ldr	r3, [r7, #32]
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d130      	bne.n	8009040 <prvProcessReceivedCommands+0x144>
	__asm volatile
 8008fde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fe2:	f383 8811 	msr	BASEPRI, r3
 8008fe6:	f3bf 8f6f 	isb	sy
 8008fea:	f3bf 8f4f 	dsb	sy
 8008fee:	61bb      	str	r3, [r7, #24]
}
 8008ff0:	bf00      	nop
 8008ff2:	e7fe      	b.n	8008ff2 <prvProcessReceivedCommands+0xf6>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008ff4:	68ba      	ldr	r2, [r7, #8]
 8008ff6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ff8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008ffa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ffc:	699b      	ldr	r3, [r3, #24]
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d10a      	bne.n	8009018 <prvProcessReceivedCommands+0x11c>
	__asm volatile
 8009002:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009006:	f383 8811 	msr	BASEPRI, r3
 800900a:	f3bf 8f6f 	isb	sy
 800900e:	f3bf 8f4f 	dsb	sy
 8009012:	617b      	str	r3, [r7, #20]
}
 8009014:	bf00      	nop
 8009016:	e7fe      	b.n	8009016 <prvProcessReceivedCommands+0x11a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009018:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800901a:	699a      	ldr	r2, [r3, #24]
 800901c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800901e:	18d1      	adds	r1, r2, r3
 8009020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009022:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009024:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009026:	f7ff ff27 	bl	8008e78 <prvInsertTimerInActiveList>
					break;
 800902a:	e009      	b.n	8009040 <prvProcessReceivedCommands+0x144>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800902c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800902e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8009032:	2b00      	cmp	r3, #0
 8009034:	d104      	bne.n	8009040 <prvProcessReceivedCommands+0x144>
						{
							vPortFree( pxTimer );
 8009036:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009038:	f7fc ffb6 	bl	8005fa8 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800903c:	e000      	b.n	8009040 <prvProcessReceivedCommands+0x144>

				default	:
					/* Don't expect to get here. */
					break;
 800903e:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009040:	4b07      	ldr	r3, [pc, #28]	; (8009060 <prvProcessReceivedCommands+0x164>)
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	1d39      	adds	r1, r7, #4
 8009046:	2200      	movs	r2, #0
 8009048:	4618      	mov	r0, r3
 800904a:	f7fd ffe5 	bl	8007018 <xQueueReceive>
 800904e:	4603      	mov	r3, r0
 8009050:	2b00      	cmp	r3, #0
 8009052:	f47f af57 	bne.w	8008f04 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8009056:	bf00      	nop
 8009058:	bf00      	nop
 800905a:	3730      	adds	r7, #48	; 0x30
 800905c:	46bd      	mov	sp, r7
 800905e:	bd80      	pop	{r7, pc}
 8009060:	20008310 	.word	0x20008310

08009064 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009064:	b580      	push	{r7, lr}
 8009066:	b088      	sub	sp, #32
 8009068:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800906a:	e045      	b.n	80090f8 <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800906c:	4b2c      	ldr	r3, [pc, #176]	; (8009120 <prvSwitchTimerLists+0xbc>)
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	68db      	ldr	r3, [r3, #12]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009076:	4b2a      	ldr	r3, [pc, #168]	; (8009120 <prvSwitchTimerLists+0xbc>)
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	68db      	ldr	r3, [r3, #12]
 800907c:	68db      	ldr	r3, [r3, #12]
 800907e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	3304      	adds	r3, #4
 8009084:	4618      	mov	r0, r3
 8009086:	f7fd f929 	bl	80062dc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800908e:	68f8      	ldr	r0, [r7, #12]
 8009090:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	69db      	ldr	r3, [r3, #28]
 8009096:	2b01      	cmp	r3, #1
 8009098:	d12e      	bne.n	80090f8 <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	699b      	ldr	r3, [r3, #24]
 800909e:	693a      	ldr	r2, [r7, #16]
 80090a0:	4413      	add	r3, r2
 80090a2:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80090a4:	68ba      	ldr	r2, [r7, #8]
 80090a6:	693b      	ldr	r3, [r7, #16]
 80090a8:	429a      	cmp	r2, r3
 80090aa:	d90e      	bls.n	80090ca <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	68ba      	ldr	r2, [r7, #8]
 80090b0:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	68fa      	ldr	r2, [r7, #12]
 80090b6:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80090b8:	4b19      	ldr	r3, [pc, #100]	; (8009120 <prvSwitchTimerLists+0xbc>)
 80090ba:	681a      	ldr	r2, [r3, #0]
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	3304      	adds	r3, #4
 80090c0:	4619      	mov	r1, r3
 80090c2:	4610      	mov	r0, r2
 80090c4:	f7fd f8d2 	bl	800626c <vListInsert>
 80090c8:	e016      	b.n	80090f8 <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80090ca:	2300      	movs	r3, #0
 80090cc:	9300      	str	r3, [sp, #0]
 80090ce:	2300      	movs	r3, #0
 80090d0:	693a      	ldr	r2, [r7, #16]
 80090d2:	2100      	movs	r1, #0
 80090d4:	68f8      	ldr	r0, [r7, #12]
 80090d6:	f7ff fd9d 	bl	8008c14 <xTimerGenericCommand>
 80090da:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d10a      	bne.n	80090f8 <prvSwitchTimerLists+0x94>
	__asm volatile
 80090e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090e6:	f383 8811 	msr	BASEPRI, r3
 80090ea:	f3bf 8f6f 	isb	sy
 80090ee:	f3bf 8f4f 	dsb	sy
 80090f2:	603b      	str	r3, [r7, #0]
}
 80090f4:	bf00      	nop
 80090f6:	e7fe      	b.n	80090f6 <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80090f8:	4b09      	ldr	r3, [pc, #36]	; (8009120 <prvSwitchTimerLists+0xbc>)
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d1b4      	bne.n	800906c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009102:	4b07      	ldr	r3, [pc, #28]	; (8009120 <prvSwitchTimerLists+0xbc>)
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009108:	4b06      	ldr	r3, [pc, #24]	; (8009124 <prvSwitchTimerLists+0xc0>)
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	4a04      	ldr	r2, [pc, #16]	; (8009120 <prvSwitchTimerLists+0xbc>)
 800910e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009110:	4a04      	ldr	r2, [pc, #16]	; (8009124 <prvSwitchTimerLists+0xc0>)
 8009112:	697b      	ldr	r3, [r7, #20]
 8009114:	6013      	str	r3, [r2, #0]
}
 8009116:	bf00      	nop
 8009118:	3718      	adds	r7, #24
 800911a:	46bd      	mov	sp, r7
 800911c:	bd80      	pop	{r7, pc}
 800911e:	bf00      	nop
 8009120:	20008308 	.word	0x20008308
 8009124:	2000830c 	.word	0x2000830c

08009128 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009128:	b580      	push	{r7, lr}
 800912a:	b082      	sub	sp, #8
 800912c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800912e:	f7fd f9ed 	bl	800650c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009132:	4b15      	ldr	r3, [pc, #84]	; (8009188 <prvCheckForValidListAndQueue+0x60>)
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	2b00      	cmp	r3, #0
 8009138:	d120      	bne.n	800917c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800913a:	4814      	ldr	r0, [pc, #80]	; (800918c <prvCheckForValidListAndQueue+0x64>)
 800913c:	f7fd f848 	bl	80061d0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009140:	4813      	ldr	r0, [pc, #76]	; (8009190 <prvCheckForValidListAndQueue+0x68>)
 8009142:	f7fd f845 	bl	80061d0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009146:	4b13      	ldr	r3, [pc, #76]	; (8009194 <prvCheckForValidListAndQueue+0x6c>)
 8009148:	4a10      	ldr	r2, [pc, #64]	; (800918c <prvCheckForValidListAndQueue+0x64>)
 800914a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800914c:	4b12      	ldr	r3, [pc, #72]	; (8009198 <prvCheckForValidListAndQueue+0x70>)
 800914e:	4a10      	ldr	r2, [pc, #64]	; (8009190 <prvCheckForValidListAndQueue+0x68>)
 8009150:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009152:	2300      	movs	r3, #0
 8009154:	9300      	str	r3, [sp, #0]
 8009156:	4b11      	ldr	r3, [pc, #68]	; (800919c <prvCheckForValidListAndQueue+0x74>)
 8009158:	4a11      	ldr	r2, [pc, #68]	; (80091a0 <prvCheckForValidListAndQueue+0x78>)
 800915a:	2110      	movs	r1, #16
 800915c:	200a      	movs	r0, #10
 800915e:	f7fd fb3d 	bl	80067dc <xQueueGenericCreateStatic>
 8009162:	4603      	mov	r3, r0
 8009164:	4a08      	ldr	r2, [pc, #32]	; (8009188 <prvCheckForValidListAndQueue+0x60>)
 8009166:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009168:	4b07      	ldr	r3, [pc, #28]	; (8009188 <prvCheckForValidListAndQueue+0x60>)
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	2b00      	cmp	r3, #0
 800916e:	d005      	beq.n	800917c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009170:	4b05      	ldr	r3, [pc, #20]	; (8009188 <prvCheckForValidListAndQueue+0x60>)
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	490b      	ldr	r1, [pc, #44]	; (80091a4 <prvCheckForValidListAndQueue+0x7c>)
 8009176:	4618      	mov	r0, r3
 8009178:	f7fe fb04 	bl	8007784 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800917c:	f7fd f9f6 	bl	800656c <vPortExitCritical>
}
 8009180:	bf00      	nop
 8009182:	46bd      	mov	sp, r7
 8009184:	bd80      	pop	{r7, pc}
 8009186:	bf00      	nop
 8009188:	20008310 	.word	0x20008310
 800918c:	200082e0 	.word	0x200082e0
 8009190:	200082f4 	.word	0x200082f4
 8009194:	20008308 	.word	0x20008308
 8009198:	2000830c 	.word	0x2000830c
 800919c:	200083bc 	.word	0x200083bc
 80091a0:	2000831c 	.word	0x2000831c
 80091a4:	080152e0 	.word	0x080152e0

080091a8 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80091a8:	b580      	push	{r7, lr}
 80091aa:	b08a      	sub	sp, #40	; 0x28
 80091ac:	af00      	add	r7, sp, #0
 80091ae:	60f8      	str	r0, [r7, #12]
 80091b0:	60b9      	str	r1, [r7, #8]
 80091b2:	607a      	str	r2, [r7, #4]
 80091b4:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 80091b6:	f06f 0301 	mvn.w	r3, #1
 80091ba:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 80091c0:	68bb      	ldr	r3, [r7, #8]
 80091c2:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80091c8:	4b06      	ldr	r3, [pc, #24]	; (80091e4 <xTimerPendFunctionCallFromISR+0x3c>)
 80091ca:	6818      	ldr	r0, [r3, #0]
 80091cc:	f107 0114 	add.w	r1, r7, #20
 80091d0:	2300      	movs	r3, #0
 80091d2:	683a      	ldr	r2, [r7, #0]
 80091d4:	f7fd fdfa 	bl	8006dcc <xQueueGenericSendFromISR>
 80091d8:	6278      	str	r0, [r7, #36]	; 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 80091da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 80091dc:	4618      	mov	r0, r3
 80091de:	3728      	adds	r7, #40	; 0x28
 80091e0:	46bd      	mov	sp, r7
 80091e2:	bd80      	pop	{r7, pc}
 80091e4:	20008310 	.word	0x20008310

080091e8 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 80091e8:	b480      	push	{r7}
 80091ea:	b083      	sub	sp, #12
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	4603      	mov	r3, r0
 80091f0:	80fb      	strh	r3, [r7, #6]
  return (u16_t)PP_HTONS(n);
 80091f2:	88fb      	ldrh	r3, [r7, #6]
 80091f4:	ba5b      	rev16	r3, r3
 80091f6:	b29b      	uxth	r3, r3
}
 80091f8:	4618      	mov	r0, r3
 80091fa:	370c      	adds	r7, #12
 80091fc:	46bd      	mov	sp, r7
 80091fe:	bc80      	pop	{r7}
 8009200:	4770      	bx	lr

08009202 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 8009202:	b480      	push	{r7}
 8009204:	b083      	sub	sp, #12
 8009206:	af00      	add	r7, sp, #0
 8009208:	6078      	str	r0, [r7, #4]
  return (u32_t)PP_HTONL(n);
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	061a      	lsls	r2, r3, #24
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	021b      	lsls	r3, r3, #8
 8009212:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8009216:	431a      	orrs	r2, r3
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	0a1b      	lsrs	r3, r3, #8
 800921c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8009220:	431a      	orrs	r2, r3
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	0e1b      	lsrs	r3, r3, #24
 8009226:	4313      	orrs	r3, r2
}
 8009228:	4618      	mov	r0, r3
 800922a:	370c      	adds	r7, #12
 800922c:	46bd      	mov	sp, r7
 800922e:	bc80      	pop	{r7}
 8009230:	4770      	bx	lr
	...

08009234 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8009234:	b580      	push	{r7, lr}
 8009236:	b082      	sub	sp, #8
 8009238:	af00      	add	r7, sp, #0
 800923a:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 800923c:	4915      	ldr	r1, [pc, #84]	; (8009294 <etharp_free_entry+0x60>)
 800923e:	687a      	ldr	r2, [r7, #4]
 8009240:	4613      	mov	r3, r2
 8009242:	005b      	lsls	r3, r3, #1
 8009244:	4413      	add	r3, r2
 8009246:	00db      	lsls	r3, r3, #3
 8009248:	440b      	add	r3, r1
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	2b00      	cmp	r3, #0
 800924e:	d013      	beq.n	8009278 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 8009250:	4910      	ldr	r1, [pc, #64]	; (8009294 <etharp_free_entry+0x60>)
 8009252:	687a      	ldr	r2, [r7, #4]
 8009254:	4613      	mov	r3, r2
 8009256:	005b      	lsls	r3, r3, #1
 8009258:	4413      	add	r3, r2
 800925a:	00db      	lsls	r3, r3, #3
 800925c:	440b      	add	r3, r1
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	4618      	mov	r0, r3
 8009262:	f003 fb71 	bl	800c948 <pbuf_free>
    arp_table[i].q = NULL;
 8009266:	490b      	ldr	r1, [pc, #44]	; (8009294 <etharp_free_entry+0x60>)
 8009268:	687a      	ldr	r2, [r7, #4]
 800926a:	4613      	mov	r3, r2
 800926c:	005b      	lsls	r3, r3, #1
 800926e:	4413      	add	r3, r2
 8009270:	00db      	lsls	r3, r3, #3
 8009272:	440b      	add	r3, r1
 8009274:	2200      	movs	r2, #0
 8009276:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8009278:	4906      	ldr	r1, [pc, #24]	; (8009294 <etharp_free_entry+0x60>)
 800927a:	687a      	ldr	r2, [r7, #4]
 800927c:	4613      	mov	r3, r2
 800927e:	005b      	lsls	r3, r3, #1
 8009280:	4413      	add	r3, r2
 8009282:	00db      	lsls	r3, r3, #3
 8009284:	440b      	add	r3, r1
 8009286:	3314      	adds	r3, #20
 8009288:	2200      	movs	r2, #0
 800928a:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 800928c:	bf00      	nop
 800928e:	3708      	adds	r7, #8
 8009290:	46bd      	mov	sp, r7
 8009292:	bd80      	pop	{r7, pc}
 8009294:	2000840c 	.word	0x2000840c

08009298 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8009298:	b580      	push	{r7, lr}
 800929a:	b082      	sub	sp, #8
 800929c:	af00      	add	r7, sp, #0
  u8_t i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800929e:	2300      	movs	r3, #0
 80092a0:	71fb      	strb	r3, [r7, #7]
 80092a2:	e096      	b.n	80093d2 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 80092a4:	79fa      	ldrb	r2, [r7, #7]
 80092a6:	494f      	ldr	r1, [pc, #316]	; (80093e4 <etharp_tmr+0x14c>)
 80092a8:	4613      	mov	r3, r2
 80092aa:	005b      	lsls	r3, r3, #1
 80092ac:	4413      	add	r3, r2
 80092ae:	00db      	lsls	r3, r3, #3
 80092b0:	440b      	add	r3, r1
 80092b2:	3314      	adds	r3, #20
 80092b4:	781b      	ldrb	r3, [r3, #0]
 80092b6:	71bb      	strb	r3, [r7, #6]
    if (state != ETHARP_STATE_EMPTY
 80092b8:	79bb      	ldrb	r3, [r7, #6]
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	f000 8086 	beq.w	80093cc <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
      && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
      ) {
      arp_table[i].ctime++;
 80092c0:	79fa      	ldrb	r2, [r7, #7]
 80092c2:	4948      	ldr	r1, [pc, #288]	; (80093e4 <etharp_tmr+0x14c>)
 80092c4:	4613      	mov	r3, r2
 80092c6:	005b      	lsls	r3, r3, #1
 80092c8:	4413      	add	r3, r2
 80092ca:	00db      	lsls	r3, r3, #3
 80092cc:	440b      	add	r3, r1
 80092ce:	3312      	adds	r3, #18
 80092d0:	881b      	ldrh	r3, [r3, #0]
 80092d2:	3301      	adds	r3, #1
 80092d4:	b298      	uxth	r0, r3
 80092d6:	4943      	ldr	r1, [pc, #268]	; (80093e4 <etharp_tmr+0x14c>)
 80092d8:	4613      	mov	r3, r2
 80092da:	005b      	lsls	r3, r3, #1
 80092dc:	4413      	add	r3, r2
 80092de:	00db      	lsls	r3, r3, #3
 80092e0:	440b      	add	r3, r1
 80092e2:	3312      	adds	r3, #18
 80092e4:	4602      	mov	r2, r0
 80092e6:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 80092e8:	79fa      	ldrb	r2, [r7, #7]
 80092ea:	493e      	ldr	r1, [pc, #248]	; (80093e4 <etharp_tmr+0x14c>)
 80092ec:	4613      	mov	r3, r2
 80092ee:	005b      	lsls	r3, r3, #1
 80092f0:	4413      	add	r3, r2
 80092f2:	00db      	lsls	r3, r3, #3
 80092f4:	440b      	add	r3, r1
 80092f6:	3312      	adds	r3, #18
 80092f8:	881b      	ldrh	r3, [r3, #0]
 80092fa:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80092fe:	d215      	bcs.n	800932c <etharp_tmr+0x94>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8009300:	79fa      	ldrb	r2, [r7, #7]
 8009302:	4938      	ldr	r1, [pc, #224]	; (80093e4 <etharp_tmr+0x14c>)
 8009304:	4613      	mov	r3, r2
 8009306:	005b      	lsls	r3, r3, #1
 8009308:	4413      	add	r3, r2
 800930a:	00db      	lsls	r3, r3, #3
 800930c:	440b      	add	r3, r1
 800930e:	3314      	adds	r3, #20
 8009310:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8009312:	2b01      	cmp	r3, #1
 8009314:	d10f      	bne.n	8009336 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 8009316:	79fa      	ldrb	r2, [r7, #7]
 8009318:	4932      	ldr	r1, [pc, #200]	; (80093e4 <etharp_tmr+0x14c>)
 800931a:	4613      	mov	r3, r2
 800931c:	005b      	lsls	r3, r3, #1
 800931e:	4413      	add	r3, r2
 8009320:	00db      	lsls	r3, r3, #3
 8009322:	440b      	add	r3, r1
 8009324:	3312      	adds	r3, #18
 8009326:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8009328:	2b04      	cmp	r3, #4
 800932a:	d904      	bls.n	8009336 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %"U16_F".\n",
             arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", (u16_t)i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 800932c:	79fb      	ldrb	r3, [r7, #7]
 800932e:	4618      	mov	r0, r3
 8009330:	f7ff ff80 	bl	8009234 <etharp_free_entry>
 8009334:	e04a      	b.n	80093cc <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8009336:	79fa      	ldrb	r2, [r7, #7]
 8009338:	492a      	ldr	r1, [pc, #168]	; (80093e4 <etharp_tmr+0x14c>)
 800933a:	4613      	mov	r3, r2
 800933c:	005b      	lsls	r3, r3, #1
 800933e:	4413      	add	r3, r2
 8009340:	00db      	lsls	r3, r3, #3
 8009342:	440b      	add	r3, r1
 8009344:	3314      	adds	r3, #20
 8009346:	781b      	ldrb	r3, [r3, #0]
 8009348:	2b03      	cmp	r3, #3
 800934a:	d10a      	bne.n	8009362 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 800934c:	79fa      	ldrb	r2, [r7, #7]
 800934e:	4925      	ldr	r1, [pc, #148]	; (80093e4 <etharp_tmr+0x14c>)
 8009350:	4613      	mov	r3, r2
 8009352:	005b      	lsls	r3, r3, #1
 8009354:	4413      	add	r3, r2
 8009356:	00db      	lsls	r3, r3, #3
 8009358:	440b      	add	r3, r1
 800935a:	3314      	adds	r3, #20
 800935c:	2204      	movs	r2, #4
 800935e:	701a      	strb	r2, [r3, #0]
 8009360:	e034      	b.n	80093cc <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8009362:	79fa      	ldrb	r2, [r7, #7]
 8009364:	491f      	ldr	r1, [pc, #124]	; (80093e4 <etharp_tmr+0x14c>)
 8009366:	4613      	mov	r3, r2
 8009368:	005b      	lsls	r3, r3, #1
 800936a:	4413      	add	r3, r2
 800936c:	00db      	lsls	r3, r3, #3
 800936e:	440b      	add	r3, r1
 8009370:	3314      	adds	r3, #20
 8009372:	781b      	ldrb	r3, [r3, #0]
 8009374:	2b04      	cmp	r3, #4
 8009376:	d10a      	bne.n	800938e <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8009378:	79fa      	ldrb	r2, [r7, #7]
 800937a:	491a      	ldr	r1, [pc, #104]	; (80093e4 <etharp_tmr+0x14c>)
 800937c:	4613      	mov	r3, r2
 800937e:	005b      	lsls	r3, r3, #1
 8009380:	4413      	add	r3, r2
 8009382:	00db      	lsls	r3, r3, #3
 8009384:	440b      	add	r3, r1
 8009386:	3314      	adds	r3, #20
 8009388:	2202      	movs	r2, #2
 800938a:	701a      	strb	r2, [r3, #0]
 800938c:	e01e      	b.n	80093cc <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 800938e:	79fa      	ldrb	r2, [r7, #7]
 8009390:	4914      	ldr	r1, [pc, #80]	; (80093e4 <etharp_tmr+0x14c>)
 8009392:	4613      	mov	r3, r2
 8009394:	005b      	lsls	r3, r3, #1
 8009396:	4413      	add	r3, r2
 8009398:	00db      	lsls	r3, r3, #3
 800939a:	440b      	add	r3, r1
 800939c:	3314      	adds	r3, #20
 800939e:	781b      	ldrb	r3, [r3, #0]
 80093a0:	2b01      	cmp	r3, #1
 80093a2:	d113      	bne.n	80093cc <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 80093a4:	79fa      	ldrb	r2, [r7, #7]
 80093a6:	490f      	ldr	r1, [pc, #60]	; (80093e4 <etharp_tmr+0x14c>)
 80093a8:	4613      	mov	r3, r2
 80093aa:	005b      	lsls	r3, r3, #1
 80093ac:	4413      	add	r3, r2
 80093ae:	00db      	lsls	r3, r3, #3
 80093b0:	440b      	add	r3, r1
 80093b2:	3308      	adds	r3, #8
 80093b4:	6818      	ldr	r0, [r3, #0]
 80093b6:	79fa      	ldrb	r2, [r7, #7]
 80093b8:	4613      	mov	r3, r2
 80093ba:	005b      	lsls	r3, r3, #1
 80093bc:	4413      	add	r3, r2
 80093be:	00db      	lsls	r3, r3, #3
 80093c0:	4a08      	ldr	r2, [pc, #32]	; (80093e4 <etharp_tmr+0x14c>)
 80093c2:	4413      	add	r3, r2
 80093c4:	3304      	adds	r3, #4
 80093c6:	4619      	mov	r1, r3
 80093c8:	f000 fe06 	bl	8009fd8 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80093cc:	79fb      	ldrb	r3, [r7, #7]
 80093ce:	3301      	adds	r3, #1
 80093d0:	71fb      	strb	r3, [r7, #7]
 80093d2:	79fb      	ldrb	r3, [r7, #7]
 80093d4:	2b09      	cmp	r3, #9
 80093d6:	f67f af65 	bls.w	80092a4 <etharp_tmr+0xc>
      }
    }
  }
}
 80093da:	bf00      	nop
 80093dc:	bf00      	nop
 80093de:	3708      	adds	r7, #8
 80093e0:	46bd      	mov	sp, r7
 80093e2:	bd80      	pop	{r7, pc}
 80093e4:	2000840c 	.word	0x2000840c

080093e8 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s8_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif* netif)
{
 80093e8:	b580      	push	{r7, lr}
 80093ea:	b088      	sub	sp, #32
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	60f8      	str	r0, [r7, #12]
 80093f0:	460b      	mov	r3, r1
 80093f2:	607a      	str	r2, [r7, #4]
 80093f4:	72fb      	strb	r3, [r7, #11]
  s8_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 80093f6:	230a      	movs	r3, #10
 80093f8:	77fb      	strb	r3, [r7, #31]
 80093fa:	230a      	movs	r3, #10
 80093fc:	77bb      	strb	r3, [r7, #30]
  s8_t empty = ARP_TABLE_SIZE;
 80093fe:	230a      	movs	r3, #10
 8009400:	777b      	strb	r3, [r7, #29]
  u8_t i = 0;
 8009402:	2300      	movs	r3, #0
 8009404:	773b      	strb	r3, [r7, #28]
  /* oldest entry with packets on queue */
  s8_t old_queue = ARP_TABLE_SIZE;
 8009406:	230a      	movs	r3, #10
 8009408:	76fb      	strb	r3, [r7, #27]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 800940a:	2300      	movs	r3, #0
 800940c:	833b      	strh	r3, [r7, #24]
 800940e:	2300      	movs	r3, #0
 8009410:	82fb      	strh	r3, [r7, #22]
 8009412:	2300      	movs	r3, #0
 8009414:	82bb      	strh	r3, [r7, #20]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8009416:	2300      	movs	r3, #0
 8009418:	773b      	strb	r3, [r7, #28]
 800941a:	e093      	b.n	8009544 <etharp_find_entry+0x15c>
    u8_t state = arp_table[i].state;
 800941c:	7f3a      	ldrb	r2, [r7, #28]
 800941e:	4990      	ldr	r1, [pc, #576]	; (8009660 <etharp_find_entry+0x278>)
 8009420:	4613      	mov	r3, r2
 8009422:	005b      	lsls	r3, r3, #1
 8009424:	4413      	add	r3, r2
 8009426:	00db      	lsls	r3, r3, #3
 8009428:	440b      	add	r3, r1
 800942a:	3314      	adds	r3, #20
 800942c:	781b      	ldrb	r3, [r3, #0]
 800942e:	74fb      	strb	r3, [r7, #19]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8009430:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8009434:	2b0a      	cmp	r3, #10
 8009436:	d105      	bne.n	8009444 <etharp_find_entry+0x5c>
 8009438:	7cfb      	ldrb	r3, [r7, #19]
 800943a:	2b00      	cmp	r3, #0
 800943c:	d102      	bne.n	8009444 <etharp_find_entry+0x5c>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %"U16_F"\n", (u16_t)i));
      /* remember first empty entry */
      empty = i;
 800943e:	7f3b      	ldrb	r3, [r7, #28]
 8009440:	777b      	strb	r3, [r7, #29]
 8009442:	e07c      	b.n	800953e <etharp_find_entry+0x156>
    } else if (state != ETHARP_STATE_EMPTY) {
 8009444:	7cfb      	ldrb	r3, [r7, #19]
 8009446:	2b00      	cmp	r3, #0
 8009448:	d079      	beq.n	800953e <etharp_find_entry+0x156>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 800944a:	7cfb      	ldrb	r3, [r7, #19]
 800944c:	2b01      	cmp	r3, #1
 800944e:	d009      	beq.n	8009464 <etharp_find_entry+0x7c>
 8009450:	7cfb      	ldrb	r3, [r7, #19]
 8009452:	2b01      	cmp	r3, #1
 8009454:	d806      	bhi.n	8009464 <etharp_find_entry+0x7c>
 8009456:	4b83      	ldr	r3, [pc, #524]	; (8009664 <etharp_find_entry+0x27c>)
 8009458:	f240 1225 	movw	r2, #293	; 0x125
 800945c:	4982      	ldr	r1, [pc, #520]	; (8009668 <etharp_find_entry+0x280>)
 800945e:	4883      	ldr	r0, [pc, #524]	; (800966c <etharp_find_entry+0x284>)
 8009460:	f00a fee0 	bl	8014224 <iprintf>
        state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	2b00      	cmp	r3, #0
 8009468:	d00f      	beq.n	800948a <etharp_find_entry+0xa2>
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	6819      	ldr	r1, [r3, #0]
 800946e:	7f3a      	ldrb	r2, [r7, #28]
 8009470:	487b      	ldr	r0, [pc, #492]	; (8009660 <etharp_find_entry+0x278>)
 8009472:	4613      	mov	r3, r2
 8009474:	005b      	lsls	r3, r3, #1
 8009476:	4413      	add	r3, r2
 8009478:	00db      	lsls	r3, r3, #3
 800947a:	4403      	add	r3, r0
 800947c:	3304      	adds	r3, #4
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	4299      	cmp	r1, r3
 8009482:	d102      	bne.n	800948a <etharp_find_entry+0xa2>
          && ((netif == NULL) || (netif == arp_table[i].netif))
#endif /* ETHARP_TABLE_MATCH_NETIF */
        ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %"U16_F"\n", (u16_t)i));
        /* found exact IP address match, simply bail out */
        return i;
 8009484:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8009488:	e0e5      	b.n	8009656 <etharp_find_entry+0x26e>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 800948a:	7cfb      	ldrb	r3, [r7, #19]
 800948c:	2b01      	cmp	r3, #1
 800948e:	d13b      	bne.n	8009508 <etharp_find_entry+0x120>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 8009490:	7f3a      	ldrb	r2, [r7, #28]
 8009492:	4973      	ldr	r1, [pc, #460]	; (8009660 <etharp_find_entry+0x278>)
 8009494:	4613      	mov	r3, r2
 8009496:	005b      	lsls	r3, r3, #1
 8009498:	4413      	add	r3, r2
 800949a:	00db      	lsls	r3, r3, #3
 800949c:	440b      	add	r3, r1
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d018      	beq.n	80094d6 <etharp_find_entry+0xee>
          if (arp_table[i].ctime >= age_queue) {
 80094a4:	7f3a      	ldrb	r2, [r7, #28]
 80094a6:	496e      	ldr	r1, [pc, #440]	; (8009660 <etharp_find_entry+0x278>)
 80094a8:	4613      	mov	r3, r2
 80094aa:	005b      	lsls	r3, r3, #1
 80094ac:	4413      	add	r3, r2
 80094ae:	00db      	lsls	r3, r3, #3
 80094b0:	440b      	add	r3, r1
 80094b2:	3312      	adds	r3, #18
 80094b4:	881b      	ldrh	r3, [r3, #0]
 80094b6:	8b3a      	ldrh	r2, [r7, #24]
 80094b8:	429a      	cmp	r2, r3
 80094ba:	d840      	bhi.n	800953e <etharp_find_entry+0x156>
            old_queue = i;
 80094bc:	7f3b      	ldrb	r3, [r7, #28]
 80094be:	76fb      	strb	r3, [r7, #27]
            age_queue = arp_table[i].ctime;
 80094c0:	7f3a      	ldrb	r2, [r7, #28]
 80094c2:	4967      	ldr	r1, [pc, #412]	; (8009660 <etharp_find_entry+0x278>)
 80094c4:	4613      	mov	r3, r2
 80094c6:	005b      	lsls	r3, r3, #1
 80094c8:	4413      	add	r3, r2
 80094ca:	00db      	lsls	r3, r3, #3
 80094cc:	440b      	add	r3, r1
 80094ce:	3312      	adds	r3, #18
 80094d0:	881b      	ldrh	r3, [r3, #0]
 80094d2:	833b      	strh	r3, [r7, #24]
 80094d4:	e033      	b.n	800953e <etharp_find_entry+0x156>
          }
        } else
        /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 80094d6:	7f3a      	ldrb	r2, [r7, #28]
 80094d8:	4961      	ldr	r1, [pc, #388]	; (8009660 <etharp_find_entry+0x278>)
 80094da:	4613      	mov	r3, r2
 80094dc:	005b      	lsls	r3, r3, #1
 80094de:	4413      	add	r3, r2
 80094e0:	00db      	lsls	r3, r3, #3
 80094e2:	440b      	add	r3, r1
 80094e4:	3312      	adds	r3, #18
 80094e6:	881b      	ldrh	r3, [r3, #0]
 80094e8:	8afa      	ldrh	r2, [r7, #22]
 80094ea:	429a      	cmp	r2, r3
 80094ec:	d827      	bhi.n	800953e <etharp_find_entry+0x156>
            old_pending = i;
 80094ee:	7f3b      	ldrb	r3, [r7, #28]
 80094f0:	77fb      	strb	r3, [r7, #31]
            age_pending = arp_table[i].ctime;
 80094f2:	7f3a      	ldrb	r2, [r7, #28]
 80094f4:	495a      	ldr	r1, [pc, #360]	; (8009660 <etharp_find_entry+0x278>)
 80094f6:	4613      	mov	r3, r2
 80094f8:	005b      	lsls	r3, r3, #1
 80094fa:	4413      	add	r3, r2
 80094fc:	00db      	lsls	r3, r3, #3
 80094fe:	440b      	add	r3, r1
 8009500:	3312      	adds	r3, #18
 8009502:	881b      	ldrh	r3, [r3, #0]
 8009504:	82fb      	strh	r3, [r7, #22]
 8009506:	e01a      	b.n	800953e <etharp_find_entry+0x156>
          }
        }
      /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8009508:	7cfb      	ldrb	r3, [r7, #19]
 800950a:	2b01      	cmp	r3, #1
 800950c:	d917      	bls.n	800953e <etharp_find_entry+0x156>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 800950e:	7f3a      	ldrb	r2, [r7, #28]
 8009510:	4953      	ldr	r1, [pc, #332]	; (8009660 <etharp_find_entry+0x278>)
 8009512:	4613      	mov	r3, r2
 8009514:	005b      	lsls	r3, r3, #1
 8009516:	4413      	add	r3, r2
 8009518:	00db      	lsls	r3, r3, #3
 800951a:	440b      	add	r3, r1
 800951c:	3312      	adds	r3, #18
 800951e:	881b      	ldrh	r3, [r3, #0]
 8009520:	8aba      	ldrh	r2, [r7, #20]
 8009522:	429a      	cmp	r2, r3
 8009524:	d80b      	bhi.n	800953e <etharp_find_entry+0x156>
            old_stable = i;
 8009526:	7f3b      	ldrb	r3, [r7, #28]
 8009528:	77bb      	strb	r3, [r7, #30]
            age_stable = arp_table[i].ctime;
 800952a:	7f3a      	ldrb	r2, [r7, #28]
 800952c:	494c      	ldr	r1, [pc, #304]	; (8009660 <etharp_find_entry+0x278>)
 800952e:	4613      	mov	r3, r2
 8009530:	005b      	lsls	r3, r3, #1
 8009532:	4413      	add	r3, r2
 8009534:	00db      	lsls	r3, r3, #3
 8009536:	440b      	add	r3, r1
 8009538:	3312      	adds	r3, #18
 800953a:	881b      	ldrh	r3, [r3, #0]
 800953c:	82bb      	strh	r3, [r7, #20]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800953e:	7f3b      	ldrb	r3, [r7, #28]
 8009540:	3301      	adds	r3, #1
 8009542:	773b      	strb	r3, [r7, #28]
 8009544:	7f3b      	ldrb	r3, [r7, #28]
 8009546:	2b09      	cmp	r3, #9
 8009548:	f67f af68 	bls.w	800941c <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 800954c:	7afb      	ldrb	r3, [r7, #11]
 800954e:	f003 0302 	and.w	r3, r3, #2
 8009552:	2b00      	cmp	r3, #0
 8009554:	d108      	bne.n	8009568 <etharp_find_entry+0x180>
 8009556:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800955a:	2b0a      	cmp	r3, #10
 800955c:	d107      	bne.n	800956e <etharp_find_entry+0x186>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 800955e:	7afb      	ldrb	r3, [r7, #11]
 8009560:	f003 0301 	and.w	r3, r3, #1
 8009564:	2b00      	cmp	r3, #0
 8009566:	d102      	bne.n	800956e <etharp_find_entry+0x186>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s8_t)ERR_MEM;
 8009568:	f04f 33ff 	mov.w	r3, #4294967295
 800956c:	e073      	b.n	8009656 <etharp_find_entry+0x26e>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 800956e:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8009572:	2b09      	cmp	r3, #9
 8009574:	dc02      	bgt.n	800957c <etharp_find_entry+0x194>
    i = empty;
 8009576:	7f7b      	ldrb	r3, [r7, #29]
 8009578:	773b      	strb	r3, [r7, #28]
 800957a:	e036      	b.n	80095ea <etharp_find_entry+0x202>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %"U16_F"\n", (u16_t)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 800957c:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8009580:	2b09      	cmp	r3, #9
 8009582:	dc13      	bgt.n	80095ac <etharp_find_entry+0x1c4>
      /* recycle oldest stable*/
      i = old_stable;
 8009584:	7fbb      	ldrb	r3, [r7, #30]
 8009586:	773b      	strb	r3, [r7, #28]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %"U16_F"\n", (u16_t)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8009588:	7f3a      	ldrb	r2, [r7, #28]
 800958a:	4935      	ldr	r1, [pc, #212]	; (8009660 <etharp_find_entry+0x278>)
 800958c:	4613      	mov	r3, r2
 800958e:	005b      	lsls	r3, r3, #1
 8009590:	4413      	add	r3, r2
 8009592:	00db      	lsls	r3, r3, #3
 8009594:	440b      	add	r3, r1
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	2b00      	cmp	r3, #0
 800959a:	d018      	beq.n	80095ce <etharp_find_entry+0x1e6>
 800959c:	4b31      	ldr	r3, [pc, #196]	; (8009664 <etharp_find_entry+0x27c>)
 800959e:	f240 126f 	movw	r2, #367	; 0x16f
 80095a2:	4933      	ldr	r1, [pc, #204]	; (8009670 <etharp_find_entry+0x288>)
 80095a4:	4831      	ldr	r0, [pc, #196]	; (800966c <etharp_find_entry+0x284>)
 80095a6:	f00a fe3d 	bl	8014224 <iprintf>
 80095aa:	e010      	b.n	80095ce <etharp_find_entry+0x1e6>
    /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 80095ac:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80095b0:	2b09      	cmp	r3, #9
 80095b2:	dc02      	bgt.n	80095ba <etharp_find_entry+0x1d2>
      /* recycle oldest pending */
      i = old_pending;
 80095b4:	7ffb      	ldrb	r3, [r7, #31]
 80095b6:	773b      	strb	r3, [r7, #28]
 80095b8:	e009      	b.n	80095ce <etharp_find_entry+0x1e6>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %"U16_F" (without queue)\n", (u16_t)i));
    /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 80095ba:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80095be:	2b09      	cmp	r3, #9
 80095c0:	dc02      	bgt.n	80095c8 <etharp_find_entry+0x1e0>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 80095c2:	7efb      	ldrb	r3, [r7, #27]
 80095c4:	773b      	strb	r3, [r7, #28]
 80095c6:	e002      	b.n	80095ce <etharp_find_entry+0x1e6>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %"U16_F", freeing packet queue %p\n", (u16_t)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s8_t)ERR_MEM;
 80095c8:	f04f 33ff 	mov.w	r3, #4294967295
 80095cc:	e043      	b.n	8009656 <etharp_find_entry+0x26e>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 80095ce:	7f3b      	ldrb	r3, [r7, #28]
 80095d0:	2b09      	cmp	r3, #9
 80095d2:	d906      	bls.n	80095e2 <etharp_find_entry+0x1fa>
 80095d4:	4b23      	ldr	r3, [pc, #140]	; (8009664 <etharp_find_entry+0x27c>)
 80095d6:	f240 1281 	movw	r2, #385	; 0x181
 80095da:	4926      	ldr	r1, [pc, #152]	; (8009674 <etharp_find_entry+0x28c>)
 80095dc:	4823      	ldr	r0, [pc, #140]	; (800966c <etharp_find_entry+0x284>)
 80095de:	f00a fe21 	bl	8014224 <iprintf>
    etharp_free_entry(i);
 80095e2:	7f3b      	ldrb	r3, [r7, #28]
 80095e4:	4618      	mov	r0, r3
 80095e6:	f7ff fe25 	bl	8009234 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 80095ea:	7f3b      	ldrb	r3, [r7, #28]
 80095ec:	2b09      	cmp	r3, #9
 80095ee:	d906      	bls.n	80095fe <etharp_find_entry+0x216>
 80095f0:	4b1c      	ldr	r3, [pc, #112]	; (8009664 <etharp_find_entry+0x27c>)
 80095f2:	f240 1285 	movw	r2, #389	; 0x185
 80095f6:	491f      	ldr	r1, [pc, #124]	; (8009674 <etharp_find_entry+0x28c>)
 80095f8:	481c      	ldr	r0, [pc, #112]	; (800966c <etharp_find_entry+0x284>)
 80095fa:	f00a fe13 	bl	8014224 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 80095fe:	7f3a      	ldrb	r2, [r7, #28]
 8009600:	4917      	ldr	r1, [pc, #92]	; (8009660 <etharp_find_entry+0x278>)
 8009602:	4613      	mov	r3, r2
 8009604:	005b      	lsls	r3, r3, #1
 8009606:	4413      	add	r3, r2
 8009608:	00db      	lsls	r3, r3, #3
 800960a:	440b      	add	r3, r1
 800960c:	3314      	adds	r3, #20
 800960e:	781b      	ldrb	r3, [r3, #0]
 8009610:	2b00      	cmp	r3, #0
 8009612:	d006      	beq.n	8009622 <etharp_find_entry+0x23a>
 8009614:	4b13      	ldr	r3, [pc, #76]	; (8009664 <etharp_find_entry+0x27c>)
 8009616:	f44f 72c3 	mov.w	r2, #390	; 0x186
 800961a:	4917      	ldr	r1, [pc, #92]	; (8009678 <etharp_find_entry+0x290>)
 800961c:	4813      	ldr	r0, [pc, #76]	; (800966c <etharp_find_entry+0x284>)
 800961e:	f00a fe01 	bl	8014224 <iprintf>
    arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	2b00      	cmp	r3, #0
 8009626:	d00a      	beq.n	800963e <etharp_find_entry+0x256>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 8009628:	7f3a      	ldrb	r2, [r7, #28]
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	6819      	ldr	r1, [r3, #0]
 800962e:	480c      	ldr	r0, [pc, #48]	; (8009660 <etharp_find_entry+0x278>)
 8009630:	4613      	mov	r3, r2
 8009632:	005b      	lsls	r3, r3, #1
 8009634:	4413      	add	r3, r2
 8009636:	00db      	lsls	r3, r3, #3
 8009638:	4403      	add	r3, r0
 800963a:	3304      	adds	r3, #4
 800963c:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 800963e:	7f3a      	ldrb	r2, [r7, #28]
 8009640:	4907      	ldr	r1, [pc, #28]	; (8009660 <etharp_find_entry+0x278>)
 8009642:	4613      	mov	r3, r2
 8009644:	005b      	lsls	r3, r3, #1
 8009646:	4413      	add	r3, r2
 8009648:	00db      	lsls	r3, r3, #3
 800964a:	440b      	add	r3, r1
 800964c:	3312      	adds	r3, #18
 800964e:	2200      	movs	r2, #0
 8009650:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
#endif /* ETHARP_TABLE_MATCH_NETIF*/
  return (err_t)i;
 8009652:	f997 301c 	ldrsb.w	r3, [r7, #28]
}
 8009656:	4618      	mov	r0, r3
 8009658:	3720      	adds	r7, #32
 800965a:	46bd      	mov	sp, r7
 800965c:	bd80      	pop	{r7, pc}
 800965e:	bf00      	nop
 8009660:	2000840c 	.word	0x2000840c
 8009664:	080152e8 	.word	0x080152e8
 8009668:	0801535c 	.word	0x0801535c
 800966c:	0801539c 	.word	0x0801539c
 8009670:	080153c4 	.word	0x080153c4
 8009674:	080153dc 	.word	0x080153dc
 8009678:	080153f0 	.word	0x080153f0

0800967c <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 800967c:	b580      	push	{r7, lr}
 800967e:	b088      	sub	sp, #32
 8009680:	af02      	add	r7, sp, #8
 8009682:	60f8      	str	r0, [r7, #12]
 8009684:	60b9      	str	r1, [r7, #8]
 8009686:	607a      	str	r2, [r7, #4]
 8009688:	70fb      	strb	r3, [r7, #3]
  s8_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009690:	2b06      	cmp	r3, #6
 8009692:	d006      	beq.n	80096a2 <etharp_update_arp_entry+0x26>
 8009694:	4b48      	ldr	r3, [pc, #288]	; (80097b8 <etharp_update_arp_entry+0x13c>)
 8009696:	f240 12ab 	movw	r2, #427	; 0x1ab
 800969a:	4948      	ldr	r1, [pc, #288]	; (80097bc <etharp_update_arp_entry+0x140>)
 800969c:	4848      	ldr	r0, [pc, #288]	; (80097c0 <etharp_update_arp_entry+0x144>)
 800969e:	f00a fdc1 	bl	8014224 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
    ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
    (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
    (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 80096a2:	68bb      	ldr	r3, [r7, #8]
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d012      	beq.n	80096ce <etharp_update_arp_entry+0x52>
 80096a8:	68bb      	ldr	r3, [r7, #8]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d00e      	beq.n	80096ce <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 80096b0:	68bb      	ldr	r3, [r7, #8]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	68f9      	ldr	r1, [r7, #12]
 80096b6:	4618      	mov	r0, r3
 80096b8:	f001 f9a0 	bl	800a9fc <ip4_addr_isbroadcast_u32>
 80096bc:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d105      	bne.n	80096ce <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 80096c2:	68bb      	ldr	r3, [r7, #8]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 80096ca:	2be0      	cmp	r3, #224	; 0xe0
 80096cc:	d102      	bne.n	80096d4 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 80096ce:	f06f 030f 	mvn.w	r3, #15
 80096d2:	e06c      	b.n	80097ae <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 80096d4:	78fb      	ldrb	r3, [r7, #3]
 80096d6:	68fa      	ldr	r2, [r7, #12]
 80096d8:	4619      	mov	r1, r3
 80096da:	68b8      	ldr	r0, [r7, #8]
 80096dc:	f7ff fe84 	bl	80093e8 <etharp_find_entry>
 80096e0:	4603      	mov	r3, r0
 80096e2:	75fb      	strb	r3, [r7, #23]
  /* bail out if no entry could be found */
  if (i < 0) {
 80096e4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	da02      	bge.n	80096f2 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 80096ec:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80096f0:	e05d      	b.n	80097ae <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 80096f2:	f997 2017 	ldrsb.w	r2, [r7, #23]
 80096f6:	4933      	ldr	r1, [pc, #204]	; (80097c4 <etharp_update_arp_entry+0x148>)
 80096f8:	4613      	mov	r3, r2
 80096fa:	005b      	lsls	r3, r3, #1
 80096fc:	4413      	add	r3, r2
 80096fe:	00db      	lsls	r3, r3, #3
 8009700:	440b      	add	r3, r1
 8009702:	3314      	adds	r3, #20
 8009704:	2202      	movs	r2, #2
 8009706:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8009708:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800970c:	492d      	ldr	r1, [pc, #180]	; (80097c4 <etharp_update_arp_entry+0x148>)
 800970e:	4613      	mov	r3, r2
 8009710:	005b      	lsls	r3, r3, #1
 8009712:	4413      	add	r3, r2
 8009714:	00db      	lsls	r3, r3, #3
 8009716:	440b      	add	r3, r1
 8009718:	3308      	adds	r3, #8
 800971a:	68fa      	ldr	r2, [r7, #12]
 800971c:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", (s16_t)i));
  /* update address */
  ETHADDR32_COPY(&arp_table[i].ethaddr, ethaddr);
 800971e:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8009722:	4613      	mov	r3, r2
 8009724:	005b      	lsls	r3, r3, #1
 8009726:	4413      	add	r3, r2
 8009728:	00db      	lsls	r3, r3, #3
 800972a:	3308      	adds	r3, #8
 800972c:	4a25      	ldr	r2, [pc, #148]	; (80097c4 <etharp_update_arp_entry+0x148>)
 800972e:	4413      	add	r3, r2
 8009730:	3304      	adds	r3, #4
 8009732:	2206      	movs	r2, #6
 8009734:	6879      	ldr	r1, [r7, #4]
 8009736:	4618      	mov	r0, r3
 8009738:	f00a fe93 	bl	8014462 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 800973c:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8009740:	4920      	ldr	r1, [pc, #128]	; (80097c4 <etharp_update_arp_entry+0x148>)
 8009742:	4613      	mov	r3, r2
 8009744:	005b      	lsls	r3, r3, #1
 8009746:	4413      	add	r3, r2
 8009748:	00db      	lsls	r3, r3, #3
 800974a:	440b      	add	r3, r1
 800974c:	3312      	adds	r3, #18
 800974e:	2200      	movs	r2, #0
 8009750:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8009752:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8009756:	491b      	ldr	r1, [pc, #108]	; (80097c4 <etharp_update_arp_entry+0x148>)
 8009758:	4613      	mov	r3, r2
 800975a:	005b      	lsls	r3, r3, #1
 800975c:	4413      	add	r3, r2
 800975e:	00db      	lsls	r3, r3, #3
 8009760:	440b      	add	r3, r1
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	2b00      	cmp	r3, #0
 8009766:	d021      	beq.n	80097ac <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8009768:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800976c:	4915      	ldr	r1, [pc, #84]	; (80097c4 <etharp_update_arp_entry+0x148>)
 800976e:	4613      	mov	r3, r2
 8009770:	005b      	lsls	r3, r3, #1
 8009772:	4413      	add	r3, r2
 8009774:	00db      	lsls	r3, r3, #3
 8009776:	440b      	add	r3, r1
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 800977c:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8009780:	4910      	ldr	r1, [pc, #64]	; (80097c4 <etharp_update_arp_entry+0x148>)
 8009782:	4613      	mov	r3, r2
 8009784:	005b      	lsls	r3, r3, #1
 8009786:	4413      	add	r3, r2
 8009788:	00db      	lsls	r3, r3, #3
 800978a:	440b      	add	r3, r1
 800978c:	2200      	movs	r2, #0
 800978e:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr*)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	f103 0229 	add.w	r2, r3, #41	; 0x29
 8009796:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800979a:	9300      	str	r3, [sp, #0]
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	6939      	ldr	r1, [r7, #16]
 80097a0:	68f8      	ldr	r0, [r7, #12]
 80097a2:	f000 fcc1 	bl	800a128 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 80097a6:	6938      	ldr	r0, [r7, #16]
 80097a8:	f003 f8ce 	bl	800c948 <pbuf_free>
  }
  return ERR_OK;
 80097ac:	2300      	movs	r3, #0
}
 80097ae:	4618      	mov	r0, r3
 80097b0:	3718      	adds	r7, #24
 80097b2:	46bd      	mov	sp, r7
 80097b4:	bd80      	pop	{r7, pc}
 80097b6:	bf00      	nop
 80097b8:	080152e8 	.word	0x080152e8
 80097bc:	0801541c 	.word	0x0801541c
 80097c0:	0801539c 	.word	0x0801539c
 80097c4:	2000840c 	.word	0x2000840c

080097c8 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 80097c8:	b5b0      	push	{r4, r5, r7, lr}
 80097ca:	b08a      	sub	sp, #40	; 0x28
 80097cc:	af04      	add	r7, sp, #16
 80097ce:	6078      	str	r0, [r7, #4]
 80097d0:	6039      	str	r1, [r7, #0]
  struct etharp_hdr *hdr;
  /* these are aligned properly, whereas the ARP header fields might not be */
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 80097d2:	683b      	ldr	r3, [r7, #0]
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d107      	bne.n	80097e8 <etharp_input+0x20>
 80097d8:	4b3d      	ldr	r3, [pc, #244]	; (80098d0 <etharp_input+0x108>)
 80097da:	f44f 7222 	mov.w	r2, #648	; 0x288
 80097de:	493d      	ldr	r1, [pc, #244]	; (80098d4 <etharp_input+0x10c>)
 80097e0:	483d      	ldr	r0, [pc, #244]	; (80098d8 <etharp_input+0x110>)
 80097e2:	f00a fd1f 	bl	8014224 <iprintf>
 80097e6:	e06f      	b.n	80098c8 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	685b      	ldr	r3, [r3, #4]
 80097ec:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 80097ee:	693b      	ldr	r3, [r7, #16]
 80097f0:	881b      	ldrh	r3, [r3, #0]
 80097f2:	b29b      	uxth	r3, r3
 80097f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80097f8:	d10c      	bne.n	8009814 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 80097fa:	693b      	ldr	r3, [r7, #16]
 80097fc:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 80097fe:	2b06      	cmp	r3, #6
 8009800:	d108      	bne.n	8009814 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8009802:	693b      	ldr	r3, [r7, #16]
 8009804:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8009806:	2b04      	cmp	r3, #4
 8009808:	d104      	bne.n	8009814 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 800980a:	693b      	ldr	r3, [r7, #16]
 800980c:	885b      	ldrh	r3, [r3, #2]
 800980e:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8009810:	2b08      	cmp	r3, #8
 8009812:	d003      	beq.n	800981c <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
      ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
      hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8009814:	6878      	ldr	r0, [r7, #4]
 8009816:	f003 f897 	bl	800c948 <pbuf_free>
    return;
 800981a:	e055      	b.n	80098c8 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr2 to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR2_COPY(&sipaddr, &hdr->sipaddr);
 800981c:	693b      	ldr	r3, [r7, #16]
 800981e:	330e      	adds	r3, #14
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	60fb      	str	r3, [r7, #12]
  IPADDR2_COPY(&dipaddr, &hdr->dipaddr);
 8009824:	693b      	ldr	r3, [r7, #16]
 8009826:	3318      	adds	r3, #24
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800982c:	683b      	ldr	r3, [r7, #0]
 800982e:	3304      	adds	r3, #4
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	2b00      	cmp	r3, #0
 8009834:	d102      	bne.n	800983c <etharp_input+0x74>
    for_us = 0;
 8009836:	2300      	movs	r3, #0
 8009838:	75fb      	strb	r3, [r7, #23]
 800983a:	e009      	b.n	8009850 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 800983c:	68ba      	ldr	r2, [r7, #8]
 800983e:	683b      	ldr	r3, [r7, #0]
 8009840:	3304      	adds	r3, #4
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	429a      	cmp	r2, r3
 8009846:	bf0c      	ite	eq
 8009848:	2301      	moveq	r3, #1
 800984a:	2300      	movne	r3, #0
 800984c:	b2db      	uxtb	r3, r3
 800984e:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8009850:	693b      	ldr	r3, [r7, #16]
 8009852:	f103 0208 	add.w	r2, r3, #8
 8009856:	7dfb      	ldrb	r3, [r7, #23]
 8009858:	2b00      	cmp	r3, #0
 800985a:	d001      	beq.n	8009860 <etharp_input+0x98>
 800985c:	2301      	movs	r3, #1
 800985e:	e000      	b.n	8009862 <etharp_input+0x9a>
 8009860:	2302      	movs	r3, #2
 8009862:	f107 010c 	add.w	r1, r7, #12
 8009866:	6838      	ldr	r0, [r7, #0]
 8009868:	f7ff ff08 	bl	800967c <etharp_update_arp_entry>
                   for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 800986c:	693b      	ldr	r3, [r7, #16]
 800986e:	88db      	ldrh	r3, [r3, #6]
 8009870:	b29b      	uxth	r3, r3
 8009872:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009876:	d003      	beq.n	8009880 <etharp_input+0xb8>
 8009878:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800987c:	d01e      	beq.n	80098bc <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
    break;
  default:
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
    ETHARP_STATS_INC(etharp.err);
    break;
 800987e:	e020      	b.n	80098c2 <etharp_input+0xfa>
    if (for_us) {
 8009880:	7dfb      	ldrb	r3, [r7, #23]
 8009882:	2b00      	cmp	r3, #0
 8009884:	d01c      	beq.n	80098c0 <etharp_input+0xf8>
                 (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8009886:	683b      	ldr	r3, [r7, #0]
 8009888:	f103 0029 	add.w	r0, r3, #41	; 0x29
 800988c:	693b      	ldr	r3, [r7, #16]
 800988e:	f103 0408 	add.w	r4, r3, #8
                 (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8009892:	683b      	ldr	r3, [r7, #0]
 8009894:	f103 0529 	add.w	r5, r3, #41	; 0x29
 8009898:	683b      	ldr	r3, [r7, #0]
 800989a:	3304      	adds	r3, #4
                 &hdr->shwaddr, &sipaddr,
 800989c:	693a      	ldr	r2, [r7, #16]
 800989e:	3208      	adds	r2, #8
      etharp_raw(netif,
 80098a0:	2102      	movs	r1, #2
 80098a2:	9103      	str	r1, [sp, #12]
 80098a4:	f107 010c 	add.w	r1, r7, #12
 80098a8:	9102      	str	r1, [sp, #8]
 80098aa:	9201      	str	r2, [sp, #4]
 80098ac:	9300      	str	r3, [sp, #0]
 80098ae:	462b      	mov	r3, r5
 80098b0:	4622      	mov	r2, r4
 80098b2:	4601      	mov	r1, r0
 80098b4:	6838      	ldr	r0, [r7, #0]
 80098b6:	f000 fae1 	bl	8009e7c <etharp_raw>
    break;
 80098ba:	e001      	b.n	80098c0 <etharp_input+0xf8>
    break;
 80098bc:	bf00      	nop
 80098be:	e000      	b.n	80098c2 <etharp_input+0xfa>
    break;
 80098c0:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 80098c2:	6878      	ldr	r0, [r7, #4]
 80098c4:	f003 f840 	bl	800c948 <pbuf_free>
}
 80098c8:	3718      	adds	r7, #24
 80098ca:	46bd      	mov	sp, r7
 80098cc:	bdb0      	pop	{r4, r5, r7, pc}
 80098ce:	bf00      	nop
 80098d0:	080152e8 	.word	0x080152e8
 80098d4:	08015474 	.word	0x08015474
 80098d8:	0801539c 	.word	0x0801539c

080098dc <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, u8_t arp_idx)
{
 80098dc:	b580      	push	{r7, lr}
 80098de:	b086      	sub	sp, #24
 80098e0:	af02      	add	r7, sp, #8
 80098e2:	60f8      	str	r0, [r7, #12]
 80098e4:	60b9      	str	r1, [r7, #8]
 80098e6:	4613      	mov	r3, r2
 80098e8:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 80098ea:	79fa      	ldrb	r2, [r7, #7]
 80098ec:	4944      	ldr	r1, [pc, #272]	; (8009a00 <etharp_output_to_arp_index+0x124>)
 80098ee:	4613      	mov	r3, r2
 80098f0:	005b      	lsls	r3, r3, #1
 80098f2:	4413      	add	r3, r2
 80098f4:	00db      	lsls	r3, r3, #3
 80098f6:	440b      	add	r3, r1
 80098f8:	3314      	adds	r3, #20
 80098fa:	781b      	ldrb	r3, [r3, #0]
 80098fc:	2b01      	cmp	r3, #1
 80098fe:	d806      	bhi.n	800990e <etharp_output_to_arp_index+0x32>
 8009900:	4b40      	ldr	r3, [pc, #256]	; (8009a04 <etharp_output_to_arp_index+0x128>)
 8009902:	f44f 723b 	mov.w	r2, #748	; 0x2ec
 8009906:	4940      	ldr	r1, [pc, #256]	; (8009a08 <etharp_output_to_arp_index+0x12c>)
 8009908:	4840      	ldr	r0, [pc, #256]	; (8009a0c <etharp_output_to_arp_index+0x130>)
 800990a:	f00a fc8b 	bl	8014224 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 800990e:	79fa      	ldrb	r2, [r7, #7]
 8009910:	493b      	ldr	r1, [pc, #236]	; (8009a00 <etharp_output_to_arp_index+0x124>)
 8009912:	4613      	mov	r3, r2
 8009914:	005b      	lsls	r3, r3, #1
 8009916:	4413      	add	r3, r2
 8009918:	00db      	lsls	r3, r3, #3
 800991a:	440b      	add	r3, r1
 800991c:	3314      	adds	r3, #20
 800991e:	781b      	ldrb	r3, [r3, #0]
 8009920:	2b02      	cmp	r3, #2
 8009922:	d153      	bne.n	80099cc <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8009924:	79fa      	ldrb	r2, [r7, #7]
 8009926:	4936      	ldr	r1, [pc, #216]	; (8009a00 <etharp_output_to_arp_index+0x124>)
 8009928:	4613      	mov	r3, r2
 800992a:	005b      	lsls	r3, r3, #1
 800992c:	4413      	add	r3, r2
 800992e:	00db      	lsls	r3, r3, #3
 8009930:	440b      	add	r3, r1
 8009932:	3312      	adds	r3, #18
 8009934:	881b      	ldrh	r3, [r3, #0]
 8009936:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 800993a:	d919      	bls.n	8009970 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 800993c:	79fa      	ldrb	r2, [r7, #7]
 800993e:	4613      	mov	r3, r2
 8009940:	005b      	lsls	r3, r3, #1
 8009942:	4413      	add	r3, r2
 8009944:	00db      	lsls	r3, r3, #3
 8009946:	4a2e      	ldr	r2, [pc, #184]	; (8009a00 <etharp_output_to_arp_index+0x124>)
 8009948:	4413      	add	r3, r2
 800994a:	3304      	adds	r3, #4
 800994c:	4619      	mov	r1, r3
 800994e:	68f8      	ldr	r0, [r7, #12]
 8009950:	f000 fb42 	bl	8009fd8 <etharp_request>
 8009954:	4603      	mov	r3, r0
 8009956:	2b00      	cmp	r3, #0
 8009958:	d138      	bne.n	80099cc <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 800995a:	79fa      	ldrb	r2, [r7, #7]
 800995c:	4928      	ldr	r1, [pc, #160]	; (8009a00 <etharp_output_to_arp_index+0x124>)
 800995e:	4613      	mov	r3, r2
 8009960:	005b      	lsls	r3, r3, #1
 8009962:	4413      	add	r3, r2
 8009964:	00db      	lsls	r3, r3, #3
 8009966:	440b      	add	r3, r1
 8009968:	3314      	adds	r3, #20
 800996a:	2203      	movs	r2, #3
 800996c:	701a      	strb	r2, [r3, #0]
 800996e:	e02d      	b.n	80099cc <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 8009970:	79fa      	ldrb	r2, [r7, #7]
 8009972:	4923      	ldr	r1, [pc, #140]	; (8009a00 <etharp_output_to_arp_index+0x124>)
 8009974:	4613      	mov	r3, r2
 8009976:	005b      	lsls	r3, r3, #1
 8009978:	4413      	add	r3, r2
 800997a:	00db      	lsls	r3, r3, #3
 800997c:	440b      	add	r3, r1
 800997e:	3312      	adds	r3, #18
 8009980:	881b      	ldrh	r3, [r3, #0]
 8009982:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8009986:	d321      	bcc.n	80099cc <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8009988:	79fa      	ldrb	r2, [r7, #7]
 800998a:	4613      	mov	r3, r2
 800998c:	005b      	lsls	r3, r3, #1
 800998e:	4413      	add	r3, r2
 8009990:	00db      	lsls	r3, r3, #3
 8009992:	4a1b      	ldr	r2, [pc, #108]	; (8009a00 <etharp_output_to_arp_index+0x124>)
 8009994:	4413      	add	r3, r2
 8009996:	1d19      	adds	r1, r3, #4
 8009998:	79fa      	ldrb	r2, [r7, #7]
 800999a:	4613      	mov	r3, r2
 800999c:	005b      	lsls	r3, r3, #1
 800999e:	4413      	add	r3, r2
 80099a0:	00db      	lsls	r3, r3, #3
 80099a2:	3308      	adds	r3, #8
 80099a4:	4a16      	ldr	r2, [pc, #88]	; (8009a00 <etharp_output_to_arp_index+0x124>)
 80099a6:	4413      	add	r3, r2
 80099a8:	3304      	adds	r3, #4
 80099aa:	461a      	mov	r2, r3
 80099ac:	68f8      	ldr	r0, [r7, #12]
 80099ae:	f000 faf1 	bl	8009f94 <etharp_request_dst>
 80099b2:	4603      	mov	r3, r0
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d109      	bne.n	80099cc <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 80099b8:	79fa      	ldrb	r2, [r7, #7]
 80099ba:	4911      	ldr	r1, [pc, #68]	; (8009a00 <etharp_output_to_arp_index+0x124>)
 80099bc:	4613      	mov	r3, r2
 80099be:	005b      	lsls	r3, r3, #1
 80099c0:	4413      	add	r3, r2
 80099c2:	00db      	lsls	r3, r3, #3
 80099c4:	440b      	add	r3, r1
 80099c6:	3314      	adds	r3, #20
 80099c8:	2203      	movs	r2, #3
 80099ca:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	f103 0129 	add.w	r1, r3, #41	; 0x29
 80099d2:	79fa      	ldrb	r2, [r7, #7]
 80099d4:	4613      	mov	r3, r2
 80099d6:	005b      	lsls	r3, r3, #1
 80099d8:	4413      	add	r3, r2
 80099da:	00db      	lsls	r3, r3, #3
 80099dc:	3308      	adds	r3, #8
 80099de:	4a08      	ldr	r2, [pc, #32]	; (8009a00 <etharp_output_to_arp_index+0x124>)
 80099e0:	4413      	add	r3, r2
 80099e2:	3304      	adds	r3, #4
 80099e4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80099e8:	9200      	str	r2, [sp, #0]
 80099ea:	460a      	mov	r2, r1
 80099ec:	68b9      	ldr	r1, [r7, #8]
 80099ee:	68f8      	ldr	r0, [r7, #12]
 80099f0:	f000 fb9a 	bl	800a128 <ethernet_output>
 80099f4:	4603      	mov	r3, r0
}
 80099f6:	4618      	mov	r0, r3
 80099f8:	3710      	adds	r7, #16
 80099fa:	46bd      	mov	sp, r7
 80099fc:	bd80      	pop	{r7, pc}
 80099fe:	bf00      	nop
 8009a00:	2000840c 	.word	0x2000840c
 8009a04:	080152e8 	.word	0x080152e8
 8009a08:	08015494 	.word	0x08015494
 8009a0c:	0801539c 	.word	0x0801539c

08009a10 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8009a10:	b580      	push	{r7, lr}
 8009a12:	b08a      	sub	sp, #40	; 0x28
 8009a14:	af02      	add	r7, sp, #8
 8009a16:	60f8      	str	r0, [r7, #12]
 8009a18:	60b9      	str	r1, [r7, #8]
 8009a1a:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d106      	bne.n	8009a34 <etharp_output+0x24>
 8009a26:	4b69      	ldr	r3, [pc, #420]	; (8009bcc <etharp_output+0x1bc>)
 8009a28:	f240 321b 	movw	r2, #795	; 0x31b
 8009a2c:	4968      	ldr	r1, [pc, #416]	; (8009bd0 <etharp_output+0x1c0>)
 8009a2e:	4869      	ldr	r0, [pc, #420]	; (8009bd4 <etharp_output+0x1c4>)
 8009a30:	f00a fbf8 	bl	8014224 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8009a34:	68bb      	ldr	r3, [r7, #8]
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d106      	bne.n	8009a48 <etharp_output+0x38>
 8009a3a:	4b64      	ldr	r3, [pc, #400]	; (8009bcc <etharp_output+0x1bc>)
 8009a3c:	f44f 7247 	mov.w	r2, #796	; 0x31c
 8009a40:	4965      	ldr	r1, [pc, #404]	; (8009bd8 <etharp_output+0x1c8>)
 8009a42:	4864      	ldr	r0, [pc, #400]	; (8009bd4 <etharp_output+0x1c4>)
 8009a44:	f00a fbee 	bl	8014224 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d106      	bne.n	8009a5c <etharp_output+0x4c>
 8009a4e:	4b5f      	ldr	r3, [pc, #380]	; (8009bcc <etharp_output+0x1bc>)
 8009a50:	f240 321d 	movw	r2, #797	; 0x31d
 8009a54:	4961      	ldr	r1, [pc, #388]	; (8009bdc <etharp_output+0x1cc>)
 8009a56:	485f      	ldr	r0, [pc, #380]	; (8009bd4 <etharp_output+0x1c4>)
 8009a58:	f00a fbe4 	bl	8014224 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	68f9      	ldr	r1, [r7, #12]
 8009a62:	4618      	mov	r0, r3
 8009a64:	f000 ffca 	bl	800a9fc <ip4_addr_isbroadcast_u32>
 8009a68:	4603      	mov	r3, r0
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d002      	beq.n	8009a74 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 8009a6e:	4b5c      	ldr	r3, [pc, #368]	; (8009be0 <etharp_output+0x1d0>)
 8009a70:	61fb      	str	r3, [r7, #28]
 8009a72:	e09b      	b.n	8009bac <etharp_output+0x19c>
  /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009a7c:	2be0      	cmp	r3, #224	; 0xe0
 8009a7e:	d118      	bne.n	8009ab2 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8009a80:	2301      	movs	r3, #1
 8009a82:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 8009a84:	2300      	movs	r3, #0
 8009a86:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8009a88:	235e      	movs	r3, #94	; 0x5e
 8009a8a:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	3301      	adds	r3, #1
 8009a90:	781b      	ldrb	r3, [r3, #0]
 8009a92:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009a96:	b2db      	uxtb	r3, r3
 8009a98:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	3302      	adds	r3, #2
 8009a9e:	781b      	ldrb	r3, [r3, #0]
 8009aa0:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	3303      	adds	r3, #3
 8009aa6:	781b      	ldrb	r3, [r3, #0]
 8009aa8:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 8009aaa:	f107 0310 	add.w	r3, r7, #16
 8009aae:	61fb      	str	r3, [r7, #28]
 8009ab0:	e07c      	b.n	8009bac <etharp_output+0x19c>
  /* unicast destination IP address? */
  } else {
    s8_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681a      	ldr	r2, [r3, #0]
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	3304      	adds	r3, #4
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	405a      	eors	r2, r3
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	3308      	adds	r3, #8
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	4013      	ands	r3, r2
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d012      	beq.n	8009af0 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8009ad0:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 8009ad4:	4293      	cmp	r3, r2
 8009ad6:	d00b      	beq.n	8009af0 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	330c      	adds	r3, #12
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d003      	beq.n	8009aea <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	330c      	adds	r3, #12
 8009ae6:	61bb      	str	r3, [r7, #24]
 8009ae8:	e002      	b.n	8009af0 <etharp_output+0xe0>
          /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 8009aea:	f06f 0303 	mvn.w	r3, #3
 8009aee:	e069      	b.n	8009bc4 <etharp_output+0x1b4>
    if (netif->addr_hint != NULL) {
      /* per-pcb cached entry was given */
      u8_t etharp_cached_entry = *(netif->addr_hint);
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8009af0:	4b3c      	ldr	r3, [pc, #240]	; (8009be4 <etharp_output+0x1d4>)
 8009af2:	781b      	ldrb	r3, [r3, #0]
 8009af4:	4619      	mov	r1, r3
 8009af6:	4a3c      	ldr	r2, [pc, #240]	; (8009be8 <etharp_output+0x1d8>)
 8009af8:	460b      	mov	r3, r1
 8009afa:	005b      	lsls	r3, r3, #1
 8009afc:	440b      	add	r3, r1
 8009afe:	00db      	lsls	r3, r3, #3
 8009b00:	4413      	add	r3, r2
 8009b02:	3314      	adds	r3, #20
 8009b04:	781b      	ldrb	r3, [r3, #0]
 8009b06:	2b01      	cmp	r3, #1
 8009b08:	d917      	bls.n	8009b3a <etharp_output+0x12a>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 8009b0a:	69bb      	ldr	r3, [r7, #24]
 8009b0c:	681a      	ldr	r2, [r3, #0]
 8009b0e:	4b35      	ldr	r3, [pc, #212]	; (8009be4 <etharp_output+0x1d4>)
 8009b10:	781b      	ldrb	r3, [r3, #0]
 8009b12:	4618      	mov	r0, r3
 8009b14:	4934      	ldr	r1, [pc, #208]	; (8009be8 <etharp_output+0x1d8>)
 8009b16:	4603      	mov	r3, r0
 8009b18:	005b      	lsls	r3, r3, #1
 8009b1a:	4403      	add	r3, r0
 8009b1c:	00db      	lsls	r3, r3, #3
 8009b1e:	440b      	add	r3, r1
 8009b20:	3304      	adds	r3, #4
 8009b22:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8009b24:	429a      	cmp	r2, r3
 8009b26:	d108      	bne.n	8009b3a <etharp_output+0x12a>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8009b28:	4b2e      	ldr	r3, [pc, #184]	; (8009be4 <etharp_output+0x1d4>)
 8009b2a:	781b      	ldrb	r3, [r3, #0]
 8009b2c:	461a      	mov	r2, r3
 8009b2e:	68b9      	ldr	r1, [r7, #8]
 8009b30:	68f8      	ldr	r0, [r7, #12]
 8009b32:	f7ff fed3 	bl	80098dc <etharp_output_to_arp_index>
 8009b36:	4603      	mov	r3, r0
 8009b38:	e044      	b.n	8009bc4 <etharp_output+0x1b4>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8009b3a:	2300      	movs	r3, #0
 8009b3c:	75fb      	strb	r3, [r7, #23]
 8009b3e:	e02a      	b.n	8009b96 <etharp_output+0x186>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8009b40:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8009b44:	4928      	ldr	r1, [pc, #160]	; (8009be8 <etharp_output+0x1d8>)
 8009b46:	4613      	mov	r3, r2
 8009b48:	005b      	lsls	r3, r3, #1
 8009b4a:	4413      	add	r3, r2
 8009b4c:	00db      	lsls	r3, r3, #3
 8009b4e:	440b      	add	r3, r1
 8009b50:	3314      	adds	r3, #20
 8009b52:	781b      	ldrb	r3, [r3, #0]
 8009b54:	2b01      	cmp	r3, #1
 8009b56:	d918      	bls.n	8009b8a <etharp_output+0x17a>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 8009b58:	69bb      	ldr	r3, [r7, #24]
 8009b5a:	6819      	ldr	r1, [r3, #0]
 8009b5c:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8009b60:	4821      	ldr	r0, [pc, #132]	; (8009be8 <etharp_output+0x1d8>)
 8009b62:	4613      	mov	r3, r2
 8009b64:	005b      	lsls	r3, r3, #1
 8009b66:	4413      	add	r3, r2
 8009b68:	00db      	lsls	r3, r3, #3
 8009b6a:	4403      	add	r3, r0
 8009b6c:	3304      	adds	r3, #4
 8009b6e:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8009b70:	4299      	cmp	r1, r3
 8009b72:	d10a      	bne.n	8009b8a <etharp_output+0x17a>
        /* found an existing, stable entry */
        ETHARP_SET_HINT(netif, i);
 8009b74:	7dfa      	ldrb	r2, [r7, #23]
 8009b76:	4b1b      	ldr	r3, [pc, #108]	; (8009be4 <etharp_output+0x1d4>)
 8009b78:	701a      	strb	r2, [r3, #0]
        return etharp_output_to_arp_index(netif, q, i);
 8009b7a:	7dfb      	ldrb	r3, [r7, #23]
 8009b7c:	461a      	mov	r2, r3
 8009b7e:	68b9      	ldr	r1, [r7, #8]
 8009b80:	68f8      	ldr	r0, [r7, #12]
 8009b82:	f7ff feab 	bl	80098dc <etharp_output_to_arp_index>
 8009b86:	4603      	mov	r3, r0
 8009b88:	e01c      	b.n	8009bc4 <etharp_output+0x1b4>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8009b8a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009b8e:	b2db      	uxtb	r3, r3
 8009b90:	3301      	adds	r3, #1
 8009b92:	b2db      	uxtb	r3, r3
 8009b94:	75fb      	strb	r3, [r7, #23]
 8009b96:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009b9a:	2b09      	cmp	r3, #9
 8009b9c:	ddd0      	ble.n	8009b40 <etharp_output+0x130>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 8009b9e:	68ba      	ldr	r2, [r7, #8]
 8009ba0:	69b9      	ldr	r1, [r7, #24]
 8009ba2:	68f8      	ldr	r0, [r7, #12]
 8009ba4:	f000 f822 	bl	8009bec <etharp_query>
 8009ba8:	4603      	mov	r3, r0
 8009baa:	e00b      	b.n	8009bc4 <etharp_output+0x1b4>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), dest, ETHTYPE_IP);
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	f103 0229 	add.w	r2, r3, #41	; 0x29
 8009bb2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009bb6:	9300      	str	r3, [sp, #0]
 8009bb8:	69fb      	ldr	r3, [r7, #28]
 8009bba:	68b9      	ldr	r1, [r7, #8]
 8009bbc:	68f8      	ldr	r0, [r7, #12]
 8009bbe:	f000 fab3 	bl	800a128 <ethernet_output>
 8009bc2:	4603      	mov	r3, r0
}
 8009bc4:	4618      	mov	r0, r3
 8009bc6:	3720      	adds	r7, #32
 8009bc8:	46bd      	mov	sp, r7
 8009bca:	bd80      	pop	{r7, pc}
 8009bcc:	080152e8 	.word	0x080152e8
 8009bd0:	08015474 	.word	0x08015474
 8009bd4:	0801539c 	.word	0x0801539c
 8009bd8:	080154c4 	.word	0x080154c4
 8009bdc:	08015464 	.word	0x08015464
 8009be0:	080174b8 	.word	0x080174b8
 8009be4:	200084fc 	.word	0x200084fc
 8009be8:	2000840c 	.word	0x2000840c

08009bec <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 8009bec:	b580      	push	{r7, lr}
 8009bee:	b08c      	sub	sp, #48	; 0x30
 8009bf0:	af02      	add	r7, sp, #8
 8009bf2:	60f8      	str	r0, [r7, #12]
 8009bf4:	60b9      	str	r1, [r7, #8]
 8009bf6:	607a      	str	r2, [r7, #4]
  struct eth_addr * srcaddr = (struct eth_addr *)netif->hwaddr;
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	3329      	adds	r3, #41	; 0x29
 8009bfc:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 8009bfe:	23ff      	movs	r3, #255	; 0xff
 8009c00:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 8009c04:	2300      	movs	r3, #0
 8009c06:	623b      	str	r3, [r7, #32]
  s8_t i; /* ARP entry index */

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8009c08:	68bb      	ldr	r3, [r7, #8]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	68f9      	ldr	r1, [r7, #12]
 8009c0e:	4618      	mov	r0, r3
 8009c10:	f000 fef4 	bl	800a9fc <ip4_addr_isbroadcast_u32>
 8009c14:	4603      	mov	r3, r0
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d10c      	bne.n	8009c34 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8009c1a:	68bb      	ldr	r3, [r7, #8]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8009c22:	2be0      	cmp	r3, #224	; 0xe0
 8009c24:	d006      	beq.n	8009c34 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8009c26:	68bb      	ldr	r3, [r7, #8]
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d003      	beq.n	8009c34 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 8009c2c:	68bb      	ldr	r3, [r7, #8]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d102      	bne.n	8009c3a <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8009c34:	f06f 030f 	mvn.w	r3, #15
 8009c38:	e10e      	b.n	8009e58 <etharp_query+0x26c>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 8009c3a:	68fa      	ldr	r2, [r7, #12]
 8009c3c:	2101      	movs	r1, #1
 8009c3e:	68b8      	ldr	r0, [r7, #8]
 8009c40:	f7ff fbd2 	bl	80093e8 <etharp_find_entry>
 8009c44:	4603      	mov	r3, r0
 8009c46:	74fb      	strb	r3, [r7, #19]

  /* could not find or create entry? */
  if (i < 0) {
 8009c48:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	da02      	bge.n	8009c56 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i;
 8009c50:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8009c54:	e100      	b.n	8009e58 <etharp_query+0x26c>
  }

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 8009c56:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8009c5a:	4981      	ldr	r1, [pc, #516]	; (8009e60 <etharp_query+0x274>)
 8009c5c:	4613      	mov	r3, r2
 8009c5e:	005b      	lsls	r3, r3, #1
 8009c60:	4413      	add	r3, r2
 8009c62:	00db      	lsls	r3, r3, #3
 8009c64:	440b      	add	r3, r1
 8009c66:	3314      	adds	r3, #20
 8009c68:	781b      	ldrb	r3, [r3, #0]
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d117      	bne.n	8009c9e <etharp_query+0xb2>
    is_new_entry = 1;
 8009c6e:	2301      	movs	r3, #1
 8009c70:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 8009c72:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8009c76:	497a      	ldr	r1, [pc, #488]	; (8009e60 <etharp_query+0x274>)
 8009c78:	4613      	mov	r3, r2
 8009c7a:	005b      	lsls	r3, r3, #1
 8009c7c:	4413      	add	r3, r2
 8009c7e:	00db      	lsls	r3, r3, #3
 8009c80:	440b      	add	r3, r1
 8009c82:	3314      	adds	r3, #20
 8009c84:	2201      	movs	r2, #1
 8009c86:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 8009c88:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8009c8c:	4974      	ldr	r1, [pc, #464]	; (8009e60 <etharp_query+0x274>)
 8009c8e:	4613      	mov	r3, r2
 8009c90:	005b      	lsls	r3, r3, #1
 8009c92:	4413      	add	r3, r2
 8009c94:	00db      	lsls	r3, r3, #3
 8009c96:	440b      	add	r3, r1
 8009c98:	3308      	adds	r3, #8
 8009c9a:	68fa      	ldr	r2, [r7, #12]
 8009c9c:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 8009c9e:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8009ca2:	496f      	ldr	r1, [pc, #444]	; (8009e60 <etharp_query+0x274>)
 8009ca4:	4613      	mov	r3, r2
 8009ca6:	005b      	lsls	r3, r3, #1
 8009ca8:	4413      	add	r3, r2
 8009caa:	00db      	lsls	r3, r3, #3
 8009cac:	440b      	add	r3, r1
 8009cae:	3314      	adds	r3, #20
 8009cb0:	781b      	ldrb	r3, [r3, #0]
 8009cb2:	2b01      	cmp	r3, #1
 8009cb4:	d012      	beq.n	8009cdc <etharp_query+0xf0>
 8009cb6:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8009cba:	4969      	ldr	r1, [pc, #420]	; (8009e60 <etharp_query+0x274>)
 8009cbc:	4613      	mov	r3, r2
 8009cbe:	005b      	lsls	r3, r3, #1
 8009cc0:	4413      	add	r3, r2
 8009cc2:	00db      	lsls	r3, r3, #3
 8009cc4:	440b      	add	r3, r1
 8009cc6:	3314      	adds	r3, #20
 8009cc8:	781b      	ldrb	r3, [r3, #0]
 8009cca:	2b01      	cmp	r3, #1
 8009ccc:	d806      	bhi.n	8009cdc <etharp_query+0xf0>
 8009cce:	4b65      	ldr	r3, [pc, #404]	; (8009e64 <etharp_query+0x278>)
 8009cd0:	f240 32c7 	movw	r2, #967	; 0x3c7
 8009cd4:	4964      	ldr	r1, [pc, #400]	; (8009e68 <etharp_query+0x27c>)
 8009cd6:	4865      	ldr	r0, [pc, #404]	; (8009e6c <etharp_query+0x280>)
 8009cd8:	f00a faa4 	bl	8014224 <iprintf>
  ((arp_table[i].state == ETHARP_STATE_PENDING) ||
   (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 8009cdc:	6a3b      	ldr	r3, [r7, #32]
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d102      	bne.n	8009ce8 <etharp_query+0xfc>
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d10c      	bne.n	8009d02 <etharp_query+0x116>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 8009ce8:	68b9      	ldr	r1, [r7, #8]
 8009cea:	68f8      	ldr	r0, [r7, #12]
 8009cec:	f000 f974 	bl	8009fd8 <etharp_request>
 8009cf0:	4603      	mov	r3, r0
 8009cf2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d102      	bne.n	8009d02 <etharp_query+0x116>
      return result;
 8009cfc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009d00:	e0aa      	b.n	8009e58 <etharp_query+0x26c>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d106      	bne.n	8009d16 <etharp_query+0x12a>
 8009d08:	4b56      	ldr	r3, [pc, #344]	; (8009e64 <etharp_query+0x278>)
 8009d0a:	f240 32db 	movw	r2, #987	; 0x3db
 8009d0e:	4958      	ldr	r1, [pc, #352]	; (8009e70 <etharp_query+0x284>)
 8009d10:	4856      	ldr	r0, [pc, #344]	; (8009e6c <etharp_query+0x280>)
 8009d12:	f00a fa87 	bl	8014224 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8009d16:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8009d1a:	4951      	ldr	r1, [pc, #324]	; (8009e60 <etharp_query+0x274>)
 8009d1c:	4613      	mov	r3, r2
 8009d1e:	005b      	lsls	r3, r3, #1
 8009d20:	4413      	add	r3, r2
 8009d22:	00db      	lsls	r3, r3, #3
 8009d24:	440b      	add	r3, r1
 8009d26:	3314      	adds	r3, #20
 8009d28:	781b      	ldrb	r3, [r3, #0]
 8009d2a:	2b01      	cmp	r3, #1
 8009d2c:	d918      	bls.n	8009d60 <etharp_query+0x174>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_HINT(netif, i);
 8009d2e:	7cfa      	ldrb	r2, [r7, #19]
 8009d30:	4b50      	ldr	r3, [pc, #320]	; (8009e74 <etharp_query+0x288>)
 8009d32:	701a      	strb	r2, [r3, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8009d34:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8009d38:	4613      	mov	r3, r2
 8009d3a:	005b      	lsls	r3, r3, #1
 8009d3c:	4413      	add	r3, r2
 8009d3e:	00db      	lsls	r3, r3, #3
 8009d40:	3308      	adds	r3, #8
 8009d42:	4a47      	ldr	r2, [pc, #284]	; (8009e60 <etharp_query+0x274>)
 8009d44:	4413      	add	r3, r2
 8009d46:	3304      	adds	r3, #4
 8009d48:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009d4c:	9200      	str	r2, [sp, #0]
 8009d4e:	697a      	ldr	r2, [r7, #20]
 8009d50:	6879      	ldr	r1, [r7, #4]
 8009d52:	68f8      	ldr	r0, [r7, #12]
 8009d54:	f000 f9e8 	bl	800a128 <ethernet_output>
 8009d58:	4603      	mov	r3, r0
 8009d5a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009d5e:	e079      	b.n	8009e54 <etharp_query+0x268>
  /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8009d60:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8009d64:	493e      	ldr	r1, [pc, #248]	; (8009e60 <etharp_query+0x274>)
 8009d66:	4613      	mov	r3, r2
 8009d68:	005b      	lsls	r3, r3, #1
 8009d6a:	4413      	add	r3, r2
 8009d6c:	00db      	lsls	r3, r3, #3
 8009d6e:	440b      	add	r3, r1
 8009d70:	3314      	adds	r3, #20
 8009d72:	781b      	ldrb	r3, [r3, #0]
 8009d74:	2b01      	cmp	r3, #1
 8009d76:	d16d      	bne.n	8009e54 <etharp_query+0x268>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 8009d78:	2300      	movs	r3, #0
 8009d7a:	61bb      	str	r3, [r7, #24]
    /* IF q includes a PBUF_REF, PBUF_POOL or PBUF_RAM, we have no choice but
     * to copy the whole queue into a new PBUF_RAM (see bug #11400)
     * PBUF_ROMs can be left as they are, since ROM must not get changed. */
    p = q;
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	61fb      	str	r3, [r7, #28]
    while (p) {
 8009d80:	e01a      	b.n	8009db8 <etharp_query+0x1cc>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8009d82:	69fb      	ldr	r3, [r7, #28]
 8009d84:	895a      	ldrh	r2, [r3, #10]
 8009d86:	69fb      	ldr	r3, [r7, #28]
 8009d88:	891b      	ldrh	r3, [r3, #8]
 8009d8a:	429a      	cmp	r2, r3
 8009d8c:	d10a      	bne.n	8009da4 <etharp_query+0x1b8>
 8009d8e:	69fb      	ldr	r3, [r7, #28]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d006      	beq.n	8009da4 <etharp_query+0x1b8>
 8009d96:	4b33      	ldr	r3, [pc, #204]	; (8009e64 <etharp_query+0x278>)
 8009d98:	f44f 727b 	mov.w	r2, #1004	; 0x3ec
 8009d9c:	4936      	ldr	r1, [pc, #216]	; (8009e78 <etharp_query+0x28c>)
 8009d9e:	4833      	ldr	r0, [pc, #204]	; (8009e6c <etharp_query+0x280>)
 8009da0:	f00a fa40 	bl	8014224 <iprintf>
      if (p->type != PBUF_ROM) {
 8009da4:	69fb      	ldr	r3, [r7, #28]
 8009da6:	7b1b      	ldrb	r3, [r3, #12]
 8009da8:	2b01      	cmp	r3, #1
 8009daa:	d002      	beq.n	8009db2 <etharp_query+0x1c6>
        copy_needed = 1;
 8009dac:	2301      	movs	r3, #1
 8009dae:	61bb      	str	r3, [r7, #24]
        break;
 8009db0:	e005      	b.n	8009dbe <etharp_query+0x1d2>
      }
      p = p->next;
 8009db2:	69fb      	ldr	r3, [r7, #28]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	61fb      	str	r3, [r7, #28]
    while (p) {
 8009db8:	69fb      	ldr	r3, [r7, #28]
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d1e1      	bne.n	8009d82 <etharp_query+0x196>
    }
    if (copy_needed) {
 8009dbe:	69bb      	ldr	r3, [r7, #24]
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d017      	beq.n	8009df4 <etharp_query+0x208>
      /* copy the whole packet into new pbufs */
      p = pbuf_alloc(PBUF_LINK, p->tot_len, PBUF_RAM);
 8009dc4:	69fb      	ldr	r3, [r7, #28]
 8009dc6:	891b      	ldrh	r3, [r3, #8]
 8009dc8:	2200      	movs	r2, #0
 8009dca:	4619      	mov	r1, r3
 8009dcc:	2002      	movs	r0, #2
 8009dce:	f002 fa43 	bl	800c258 <pbuf_alloc>
 8009dd2:	61f8      	str	r0, [r7, #28]
      if (p != NULL) {
 8009dd4:	69fb      	ldr	r3, [r7, #28]
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d011      	beq.n	8009dfe <etharp_query+0x212>
        if (pbuf_copy(p, q) != ERR_OK) {
 8009dda:	6879      	ldr	r1, [r7, #4]
 8009ddc:	69f8      	ldr	r0, [r7, #28]
 8009dde:	f002 fee1 	bl	800cba4 <pbuf_copy>
 8009de2:	4603      	mov	r3, r0
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d00a      	beq.n	8009dfe <etharp_query+0x212>
          pbuf_free(p);
 8009de8:	69f8      	ldr	r0, [r7, #28]
 8009dea:	f002 fdad 	bl	800c948 <pbuf_free>
          p = NULL;
 8009dee:	2300      	movs	r3, #0
 8009df0:	61fb      	str	r3, [r7, #28]
 8009df2:	e004      	b.n	8009dfe <etharp_query+0x212>
        }
      }
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 8009df8:	69f8      	ldr	r0, [r7, #28]
 8009dfa:	f002 fe55 	bl	800caa8 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 8009dfe:	69fb      	ldr	r3, [r7, #28]
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d024      	beq.n	8009e4e <etharp_query+0x262>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8009e04:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8009e08:	4915      	ldr	r1, [pc, #84]	; (8009e60 <etharp_query+0x274>)
 8009e0a:	4613      	mov	r3, r2
 8009e0c:	005b      	lsls	r3, r3, #1
 8009e0e:	4413      	add	r3, r2
 8009e10:	00db      	lsls	r3, r3, #3
 8009e12:	440b      	add	r3, r1
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d00b      	beq.n	8009e32 <etharp_query+0x246>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"S16_F"\n", (void *)q, (s16_t)i));
        pbuf_free(arp_table[i].q);
 8009e1a:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8009e1e:	4910      	ldr	r1, [pc, #64]	; (8009e60 <etharp_query+0x274>)
 8009e20:	4613      	mov	r3, r2
 8009e22:	005b      	lsls	r3, r3, #1
 8009e24:	4413      	add	r3, r2
 8009e26:	00db      	lsls	r3, r3, #3
 8009e28:	440b      	add	r3, r1
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	4618      	mov	r0, r3
 8009e2e:	f002 fd8b 	bl	800c948 <pbuf_free>
      }
      arp_table[i].q = p;
 8009e32:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8009e36:	490a      	ldr	r1, [pc, #40]	; (8009e60 <etharp_query+0x274>)
 8009e38:	4613      	mov	r3, r2
 8009e3a:	005b      	lsls	r3, r3, #1
 8009e3c:	4413      	add	r3, r2
 8009e3e:	00db      	lsls	r3, r3, #3
 8009e40:	440b      	add	r3, r1
 8009e42:	69fa      	ldr	r2, [r7, #28]
 8009e44:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 8009e46:	2300      	movs	r3, #0
 8009e48:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009e4c:	e002      	b.n	8009e54 <etharp_query+0x268>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"S16_F"\n", (void *)q, (s16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 8009e4e:	23ff      	movs	r3, #255	; 0xff
 8009e50:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 8009e54:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8009e58:	4618      	mov	r0, r3
 8009e5a:	3728      	adds	r7, #40	; 0x28
 8009e5c:	46bd      	mov	sp, r7
 8009e5e:	bd80      	pop	{r7, pc}
 8009e60:	2000840c 	.word	0x2000840c
 8009e64:	080152e8 	.word	0x080152e8
 8009e68:	080154d0 	.word	0x080154d0
 8009e6c:	0801539c 	.word	0x0801539c
 8009e70:	080154c4 	.word	0x080154c4
 8009e74:	200084fc 	.word	0x200084fc
 8009e78:	080154f8 	.word	0x080154f8

08009e7c <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8009e7c:	b580      	push	{r7, lr}
 8009e7e:	b08a      	sub	sp, #40	; 0x28
 8009e80:	af02      	add	r7, sp, #8
 8009e82:	60f8      	str	r0, [r7, #12]
 8009e84:	60b9      	str	r1, [r7, #8]
 8009e86:	607a      	str	r2, [r7, #4]
 8009e88:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 8009e8a:	2300      	movs	r3, #0
 8009e8c:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d106      	bne.n	8009ea2 <etharp_raw+0x26>
 8009e94:	4b3a      	ldr	r3, [pc, #232]	; (8009f80 <etharp_raw+0x104>)
 8009e96:	f44f 628b 	mov.w	r2, #1112	; 0x458
 8009e9a:	493a      	ldr	r1, [pc, #232]	; (8009f84 <etharp_raw+0x108>)
 8009e9c:	483a      	ldr	r0, [pc, #232]	; (8009f88 <etharp_raw+0x10c>)
 8009e9e:	f00a f9c1 	bl	8014224 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8009ea2:	2200      	movs	r2, #0
 8009ea4:	211c      	movs	r1, #28
 8009ea6:	2002      	movs	r0, #2
 8009ea8:	f002 f9d6 	bl	800c258 <pbuf_alloc>
 8009eac:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8009eae:	69bb      	ldr	r3, [r7, #24]
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d102      	bne.n	8009eba <etharp_raw+0x3e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
      ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 8009eb4:	f04f 33ff 	mov.w	r3, #4294967295
 8009eb8:	e05d      	b.n	8009f76 <etharp_raw+0xfa>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8009eba:	69bb      	ldr	r3, [r7, #24]
 8009ebc:	895b      	ldrh	r3, [r3, #10]
 8009ebe:	2b1b      	cmp	r3, #27
 8009ec0:	d806      	bhi.n	8009ed0 <etharp_raw+0x54>
 8009ec2:	4b2f      	ldr	r3, [pc, #188]	; (8009f80 <etharp_raw+0x104>)
 8009ec4:	f240 4263 	movw	r2, #1123	; 0x463
 8009ec8:	4930      	ldr	r1, [pc, #192]	; (8009f8c <etharp_raw+0x110>)
 8009eca:	482f      	ldr	r0, [pc, #188]	; (8009f88 <etharp_raw+0x10c>)
 8009ecc:	f00a f9aa 	bl	8014224 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 8009ed0:	69bb      	ldr	r3, [r7, #24]
 8009ed2:	685b      	ldr	r3, [r3, #4]
 8009ed4:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 8009ed6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8009ed8:	4618      	mov	r0, r3
 8009eda:	f7ff f985 	bl	80091e8 <lwip_htons>
 8009ede:	4603      	mov	r3, r0
 8009ee0:	461a      	mov	r2, r3
 8009ee2:	697b      	ldr	r3, [r7, #20]
 8009ee4:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009eec:	2b06      	cmp	r3, #6
 8009eee:	d006      	beq.n	8009efe <etharp_raw+0x82>
 8009ef0:	4b23      	ldr	r3, [pc, #140]	; (8009f80 <etharp_raw+0x104>)
 8009ef2:	f240 426a 	movw	r2, #1130	; 0x46a
 8009ef6:	4926      	ldr	r1, [pc, #152]	; (8009f90 <etharp_raw+0x114>)
 8009ef8:	4823      	ldr	r0, [pc, #140]	; (8009f88 <etharp_raw+0x10c>)
 8009efa:	f00a f993 	bl	8014224 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  ETHADDR16_COPY(&hdr->shwaddr, hwsrc_addr);
 8009efe:	697b      	ldr	r3, [r7, #20]
 8009f00:	3308      	adds	r3, #8
 8009f02:	2206      	movs	r2, #6
 8009f04:	6839      	ldr	r1, [r7, #0]
 8009f06:	4618      	mov	r0, r3
 8009f08:	f00a faab 	bl	8014462 <memcpy>
  ETHADDR16_COPY(&hdr->dhwaddr, hwdst_addr);
 8009f0c:	697b      	ldr	r3, [r7, #20]
 8009f0e:	3312      	adds	r3, #18
 8009f10:	2206      	movs	r2, #6
 8009f12:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009f14:	4618      	mov	r0, r3
 8009f16:	f00a faa4 	bl	8014462 <memcpy>
  /* Copy struct ip4_addr2 to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR2_COPY(&hdr->sipaddr, ipsrc_addr);
 8009f1a:	697b      	ldr	r3, [r7, #20]
 8009f1c:	330e      	adds	r3, #14
 8009f1e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009f20:	6812      	ldr	r2, [r2, #0]
 8009f22:	601a      	str	r2, [r3, #0]
  IPADDR2_COPY(&hdr->dipaddr, ipdst_addr);
 8009f24:	697b      	ldr	r3, [r7, #20]
 8009f26:	3318      	adds	r3, #24
 8009f28:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009f2a:	6812      	ldr	r2, [r2, #0]
 8009f2c:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(HWTYPE_ETHERNET);
 8009f2e:	697b      	ldr	r3, [r7, #20]
 8009f30:	2200      	movs	r2, #0
 8009f32:	701a      	strb	r2, [r3, #0]
 8009f34:	2200      	movs	r2, #0
 8009f36:	f042 0201 	orr.w	r2, r2, #1
 8009f3a:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 8009f3c:	697b      	ldr	r3, [r7, #20]
 8009f3e:	2200      	movs	r2, #0
 8009f40:	f042 0208 	orr.w	r2, r2, #8
 8009f44:	709a      	strb	r2, [r3, #2]
 8009f46:	2200      	movs	r2, #0
 8009f48:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 8009f4a:	697b      	ldr	r3, [r7, #20]
 8009f4c:	2206      	movs	r2, #6
 8009f4e:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 8009f50:	697b      	ldr	r3, [r7, #20]
 8009f52:	2204      	movs	r2, #4
 8009f54:	715a      	strb	r2, [r3, #5]
  if(ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8009f56:	f640 0306 	movw	r3, #2054	; 0x806
 8009f5a:	9300      	str	r3, [sp, #0]
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	68ba      	ldr	r2, [r7, #8]
 8009f60:	69b9      	ldr	r1, [r7, #24]
 8009f62:	68f8      	ldr	r0, [r7, #12]
 8009f64:	f000 f8e0 	bl	800a128 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 8009f68:	69b8      	ldr	r0, [r7, #24]
 8009f6a:	f002 fced 	bl	800c948 <pbuf_free>
  p = NULL;
 8009f6e:	2300      	movs	r3, #0
 8009f70:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 8009f72:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8009f76:	4618      	mov	r0, r3
 8009f78:	3720      	adds	r7, #32
 8009f7a:	46bd      	mov	sp, r7
 8009f7c:	bd80      	pop	{r7, pc}
 8009f7e:	bf00      	nop
 8009f80:	080152e8 	.word	0x080152e8
 8009f84:	08015474 	.word	0x08015474
 8009f88:	0801539c 	.word	0x0801539c
 8009f8c:	08015514 	.word	0x08015514
 8009f90:	08015548 	.word	0x08015548

08009f94 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr* hw_dst_addr)
{
 8009f94:	b580      	push	{r7, lr}
 8009f96:	b088      	sub	sp, #32
 8009f98:	af04      	add	r7, sp, #16
 8009f9a:	60f8      	str	r0, [r7, #12]
 8009f9c:	60b9      	str	r1, [r7, #8]
 8009f9e:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	f103 0129 	add.w	r1, r3, #41	; 0x29
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	f103 0029 	add.w	r0, r3, #41	; 0x29
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8009fb0:	2201      	movs	r2, #1
 8009fb2:	9203      	str	r2, [sp, #12]
 8009fb4:	68ba      	ldr	r2, [r7, #8]
 8009fb6:	9202      	str	r2, [sp, #8]
 8009fb8:	4a06      	ldr	r2, [pc, #24]	; (8009fd4 <etharp_request_dst+0x40>)
 8009fba:	9201      	str	r2, [sp, #4]
 8009fbc:	9300      	str	r3, [sp, #0]
 8009fbe:	4603      	mov	r3, r0
 8009fc0:	687a      	ldr	r2, [r7, #4]
 8009fc2:	68f8      	ldr	r0, [r7, #12]
 8009fc4:	f7ff ff5a 	bl	8009e7c <etharp_raw>
 8009fc8:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 8009fca:	4618      	mov	r0, r3
 8009fcc:	3710      	adds	r7, #16
 8009fce:	46bd      	mov	sp, r7
 8009fd0:	bd80      	pop	{r7, pc}
 8009fd2:	bf00      	nop
 8009fd4:	080174c0 	.word	0x080174c0

08009fd8 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8009fd8:	b580      	push	{r7, lr}
 8009fda:	b082      	sub	sp, #8
 8009fdc:	af00      	add	r7, sp, #0
 8009fde:	6078      	str	r0, [r7, #4]
 8009fe0:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 8009fe2:	4a05      	ldr	r2, [pc, #20]	; (8009ff8 <etharp_request+0x20>)
 8009fe4:	6839      	ldr	r1, [r7, #0]
 8009fe6:	6878      	ldr	r0, [r7, #4]
 8009fe8:	f7ff ffd4 	bl	8009f94 <etharp_request_dst>
 8009fec:	4603      	mov	r3, r0
}
 8009fee:	4618      	mov	r0, r3
 8009ff0:	3708      	adds	r7, #8
 8009ff2:	46bd      	mov	sp, r7
 8009ff4:	bd80      	pop	{r7, pc}
 8009ff6:	bf00      	nop
 8009ff8:	080174b8 	.word	0x080174b8

08009ffc <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8009ffc:	b580      	push	{r7, lr}
 8009ffe:	b086      	sub	sp, #24
 800a000:	af00      	add	r7, sp, #0
 800a002:	6078      	str	r0, [r7, #4]
 800a004:	6039      	str	r1, [r7, #0]
  struct eth_hdr* ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  s16_t ip_hdr_offset = SIZEOF_ETH_HDR;
 800a006:	230e      	movs	r3, #14
 800a008:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  if (p->len <= SIZEOF_ETH_HDR) {
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	895b      	ldrh	r3, [r3, #10]
 800a00e:	2b0e      	cmp	r3, #14
 800a010:	d977      	bls.n	800a102 <ethernet_input+0x106>
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	685b      	ldr	r3, [r3, #4]
 800a016:	613b      	str	r3, [r7, #16]
     (unsigned)ethhdr->dest.addr[3], (unsigned)ethhdr->dest.addr[4], (unsigned)ethhdr->dest.addr[5],
     (unsigned)ethhdr->src.addr[0],  (unsigned)ethhdr->src.addr[1],  (unsigned)ethhdr->src.addr[2],
     (unsigned)ethhdr->src.addr[3],  (unsigned)ethhdr->src.addr[4],  (unsigned)ethhdr->src.addr[5],
     lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 800a018:	693b      	ldr	r3, [r7, #16]
 800a01a:	7b1a      	ldrb	r2, [r3, #12]
 800a01c:	7b5b      	ldrb	r3, [r3, #13]
 800a01e:	021b      	lsls	r3, r3, #8
 800a020:	4313      	orrs	r3, r2
 800a022:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 800a024:	693b      	ldr	r3, [r7, #16]
 800a026:	781b      	ldrb	r3, [r3, #0]
 800a028:	f003 0301 	and.w	r3, r3, #1
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d023      	beq.n	800a078 <ethernet_input+0x7c>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 800a030:	693b      	ldr	r3, [r7, #16]
 800a032:	781b      	ldrb	r3, [r3, #0]
 800a034:	2b01      	cmp	r3, #1
 800a036:	d10f      	bne.n	800a058 <ethernet_input+0x5c>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 800a038:	693b      	ldr	r3, [r7, #16]
 800a03a:	785b      	ldrb	r3, [r3, #1]
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d11b      	bne.n	800a078 <ethernet_input+0x7c>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 800a040:	693b      	ldr	r3, [r7, #16]
 800a042:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 800a044:	2b5e      	cmp	r3, #94	; 0x5e
 800a046:	d117      	bne.n	800a078 <ethernet_input+0x7c>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	7b5b      	ldrb	r3, [r3, #13]
 800a04c:	f043 0310 	orr.w	r3, r3, #16
 800a050:	b2da      	uxtb	r2, r3
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	735a      	strb	r2, [r3, #13]
 800a056:	e00f      	b.n	800a078 <ethernet_input+0x7c>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 800a058:	693b      	ldr	r3, [r7, #16]
 800a05a:	2206      	movs	r2, #6
 800a05c:	4931      	ldr	r1, [pc, #196]	; (800a124 <ethernet_input+0x128>)
 800a05e:	4618      	mov	r0, r3
 800a060:	f00a f935 	bl	80142ce <memcmp>
 800a064:	4603      	mov	r3, r0
 800a066:	2b00      	cmp	r3, #0
 800a068:	d106      	bne.n	800a078 <ethernet_input+0x7c>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	7b5b      	ldrb	r3, [r3, #13]
 800a06e:	f043 0308 	orr.w	r3, r3, #8
 800a072:	b2da      	uxtb	r2, r3
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 800a078:	89fb      	ldrh	r3, [r7, #14]
 800a07a:	2b08      	cmp	r3, #8
 800a07c:	d003      	beq.n	800a086 <ethernet_input+0x8a>
 800a07e:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 800a082:	d01e      	beq.n	800a0c2 <ethernet_input+0xc6>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 800a084:	e046      	b.n	800a114 <ethernet_input+0x118>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 800a086:	683b      	ldr	r3, [r7, #0]
 800a088:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800a08c:	f003 0308 	and.w	r3, r3, #8
 800a090:	2b00      	cmp	r3, #0
 800a092:	d038      	beq.n	800a106 <ethernet_input+0x10a>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	895b      	ldrh	r3, [r3, #10]
 800a098:	461a      	mov	r2, r3
 800a09a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800a09e:	429a      	cmp	r2, r3
 800a0a0:	db33      	blt.n	800a10a <ethernet_input+0x10e>
 800a0a2:	8afb      	ldrh	r3, [r7, #22]
 800a0a4:	425b      	negs	r3, r3
 800a0a6:	b29b      	uxth	r3, r3
 800a0a8:	b21b      	sxth	r3, r3
 800a0aa:	4619      	mov	r1, r3
 800a0ac:	6878      	ldr	r0, [r7, #4]
 800a0ae:	f002 fc27 	bl	800c900 <pbuf_header>
 800a0b2:	4603      	mov	r3, r0
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d128      	bne.n	800a10a <ethernet_input+0x10e>
        ip4_input(p, netif);
 800a0b8:	6839      	ldr	r1, [r7, #0]
 800a0ba:	6878      	ldr	r0, [r7, #4]
 800a0bc:	f000 fa8c 	bl	800a5d8 <ip4_input>
      break;
 800a0c0:	e01d      	b.n	800a0fe <ethernet_input+0x102>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 800a0c2:	683b      	ldr	r3, [r7, #0]
 800a0c4:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800a0c8:	f003 0308 	and.w	r3, r3, #8
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d01e      	beq.n	800a10e <ethernet_input+0x112>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	895b      	ldrh	r3, [r3, #10]
 800a0d4:	461a      	mov	r2, r3
 800a0d6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800a0da:	429a      	cmp	r2, r3
 800a0dc:	db19      	blt.n	800a112 <ethernet_input+0x116>
 800a0de:	8afb      	ldrh	r3, [r7, #22]
 800a0e0:	425b      	negs	r3, r3
 800a0e2:	b29b      	uxth	r3, r3
 800a0e4:	b21b      	sxth	r3, r3
 800a0e6:	4619      	mov	r1, r3
 800a0e8:	6878      	ldr	r0, [r7, #4]
 800a0ea:	f002 fc09 	bl	800c900 <pbuf_header>
 800a0ee:	4603      	mov	r3, r0
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d10e      	bne.n	800a112 <ethernet_input+0x116>
        etharp_input(p, netif);
 800a0f4:	6839      	ldr	r1, [r7, #0]
 800a0f6:	6878      	ldr	r0, [r7, #4]
 800a0f8:	f7ff fb66 	bl	80097c8 <etharp_input>
      break;
 800a0fc:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 800a0fe:	2300      	movs	r3, #0
 800a100:	e00c      	b.n	800a11c <ethernet_input+0x120>
    goto free_and_return;
 800a102:	bf00      	nop
 800a104:	e006      	b.n	800a114 <ethernet_input+0x118>
        goto free_and_return;
 800a106:	bf00      	nop
 800a108:	e004      	b.n	800a114 <ethernet_input+0x118>
        goto free_and_return;
 800a10a:	bf00      	nop
 800a10c:	e002      	b.n	800a114 <ethernet_input+0x118>
        goto free_and_return;
 800a10e:	bf00      	nop
 800a110:	e000      	b.n	800a114 <ethernet_input+0x118>
        goto free_and_return;
 800a112:	bf00      	nop

free_and_return:
  pbuf_free(p);
 800a114:	6878      	ldr	r0, [r7, #4]
 800a116:	f002 fc17 	bl	800c948 <pbuf_free>
  return ERR_OK;
 800a11a:	2300      	movs	r3, #0
}
 800a11c:	4618      	mov	r0, r3
 800a11e:	3718      	adds	r7, #24
 800a120:	46bd      	mov	sp, r7
 800a122:	bd80      	pop	{r7, pc}
 800a124:	080174b8 	.word	0x080174b8

0800a128 <ethernet_output>:
 */
err_t
ethernet_output(struct netif* netif, struct pbuf* p,
                const struct eth_addr* src, const struct eth_addr* dst,
                u16_t eth_type)
{
 800a128:	b580      	push	{r7, lr}
 800a12a:	b086      	sub	sp, #24
 800a12c:	af00      	add	r7, sp, #0
 800a12e:	60f8      	str	r0, [r7, #12]
 800a130:	60b9      	str	r1, [r7, #8]
 800a132:	607a      	str	r2, [r7, #4]
 800a134:	603b      	str	r3, [r7, #0]
  struct eth_hdr* ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 800a136:	8c3b      	ldrh	r3, [r7, #32]
 800a138:	4618      	mov	r0, r3
 800a13a:	f7ff f855 	bl	80091e8 <lwip_htons>
 800a13e:	4603      	mov	r3, r0
 800a140:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_header(p, SIZEOF_ETH_HDR) != 0) {
 800a142:	210e      	movs	r1, #14
 800a144:	68b8      	ldr	r0, [r7, #8]
 800a146:	f002 fbdb 	bl	800c900 <pbuf_header>
 800a14a:	4603      	mov	r3, r0
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d125      	bne.n	800a19c <ethernet_output+0x74>
      goto pbuf_header_failed;
    }
  }

  ethhdr = (struct eth_hdr*)p->payload;
 800a150:	68bb      	ldr	r3, [r7, #8]
 800a152:	685b      	ldr	r3, [r3, #4]
 800a154:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 800a156:	693b      	ldr	r3, [r7, #16]
 800a158:	8afa      	ldrh	r2, [r7, #22]
 800a15a:	819a      	strh	r2, [r3, #12]
  ETHADDR32_COPY(&ethhdr->dest, dst);
 800a15c:	693b      	ldr	r3, [r7, #16]
 800a15e:	2206      	movs	r2, #6
 800a160:	6839      	ldr	r1, [r7, #0]
 800a162:	4618      	mov	r0, r3
 800a164:	f00a f97d 	bl	8014462 <memcpy>
  ETHADDR16_COPY(&ethhdr->src,  src);
 800a168:	693b      	ldr	r3, [r7, #16]
 800a16a:	3306      	adds	r3, #6
 800a16c:	2206      	movs	r2, #6
 800a16e:	6879      	ldr	r1, [r7, #4]
 800a170:	4618      	mov	r0, r3
 800a172:	f00a f976 	bl	8014462 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a17c:	2b06      	cmp	r3, #6
 800a17e:	d006      	beq.n	800a18e <ethernet_output+0x66>
 800a180:	4b0a      	ldr	r3, [pc, #40]	; (800a1ac <ethernet_output+0x84>)
 800a182:	f240 122b 	movw	r2, #299	; 0x12b
 800a186:	490a      	ldr	r1, [pc, #40]	; (800a1b0 <ethernet_output+0x88>)
 800a188:	480a      	ldr	r0, [pc, #40]	; (800a1b4 <ethernet_output+0x8c>)
 800a18a:	f00a f84b 	bl	8014224 <iprintf>
    (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
    ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	699b      	ldr	r3, [r3, #24]
 800a192:	68b9      	ldr	r1, [r7, #8]
 800a194:	68f8      	ldr	r0, [r7, #12]
 800a196:	4798      	blx	r3
 800a198:	4603      	mov	r3, r0
 800a19a:	e002      	b.n	800a1a2 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 800a19c:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
    ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 800a19e:	f06f 0301 	mvn.w	r3, #1
}
 800a1a2:	4618      	mov	r0, r3
 800a1a4:	3718      	adds	r7, #24
 800a1a6:	46bd      	mov	sp, r7
 800a1a8:	bd80      	pop	{r7, pc}
 800a1aa:	bf00      	nop
 800a1ac:	0801558c 	.word	0x0801558c
 800a1b0:	08015600 	.word	0x08015600
 800a1b4:	08015634 	.word	0x08015634

0800a1b8 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 800a1b8:	b580      	push	{r7, lr}
 800a1ba:	b08e      	sub	sp, #56	; 0x38
 800a1bc:	af04      	add	r7, sp, #16
 800a1be:	6078      	str	r0, [r7, #4]
 800a1c0:	6039      	str	r1, [r7, #0]
  const ip4_addr_t* src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 800a1c2:	4b7a      	ldr	r3, [pc, #488]	; (800a3ac <icmp_input+0x1f4>)
 800a1c4:	689b      	ldr	r3, [r3, #8]
 800a1c6:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL(iphdr_in) * 4;
 800a1c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1ca:	781b      	ldrb	r3, [r3, #0]
 800a1cc:	b29b      	uxth	r3, r3
 800a1ce:	f003 030f 	and.w	r3, r3, #15
 800a1d2:	b29b      	uxth	r3, r3
 800a1d4:	009b      	lsls	r3, r3, #2
 800a1d6:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 800a1d8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a1da:	2b13      	cmp	r3, #19
 800a1dc:	f240 80d1 	bls.w	800a382 <icmp_input+0x1ca>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t)*2) {
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	895b      	ldrh	r3, [r3, #10]
 800a1e4:	2b03      	cmp	r3, #3
 800a1e6:	f240 80ce 	bls.w	800a386 <icmp_input+0x1ce>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	685b      	ldr	r3, [r3, #4]
 800a1ee:	781b      	ldrb	r3, [r3, #0]
 800a1f0:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload)+1);
#endif /* LWIP_DEBUG */
  switch (type) {
 800a1f4:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	f000 80bb 	beq.w	800a374 <icmp_input+0x1bc>
 800a1fe:	2b08      	cmp	r3, #8
 800a200:	f040 80bb 	bne.w	800a37a <icmp_input+0x1c2>
       (as obviously, an echo request has been sent, too). */
    MIB2_STATS_INC(mib2.icmpinechoreps);
    break;
  case ICMP_ECHO:
    MIB2_STATS_INC(mib2.icmpinechos);
    src = ip4_current_dest_addr();
 800a204:	4b6a      	ldr	r3, [pc, #424]	; (800a3b0 <icmp_input+0x1f8>)
 800a206:	61fb      	str	r3, [r7, #28]
    /* multicast destination address? */
    if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800a208:	4b68      	ldr	r3, [pc, #416]	; (800a3ac <icmp_input+0x1f4>)
 800a20a:	695b      	ldr	r3, [r3, #20]
 800a20c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a210:	2be0      	cmp	r3, #224	; 0xe0
 800a212:	f000 80bf 	beq.w	800a394 <icmp_input+0x1dc>
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
      goto icmperr;
#endif /* LWIP_MULTICAST_PING */
    }
    /* broadcast destination address? */
    if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 800a216:	4b65      	ldr	r3, [pc, #404]	; (800a3ac <icmp_input+0x1f4>)
 800a218:	695b      	ldr	r3, [r3, #20]
 800a21a:	4a64      	ldr	r2, [pc, #400]	; (800a3ac <icmp_input+0x1f4>)
 800a21c:	6812      	ldr	r2, [r2, #0]
 800a21e:	4611      	mov	r1, r2
 800a220:	4618      	mov	r0, r3
 800a222:	f000 fbeb 	bl	800a9fc <ip4_addr_isbroadcast_u32>
 800a226:	4603      	mov	r3, r0
 800a228:	2b00      	cmp	r3, #0
 800a22a:	f040 80b5 	bne.w	800a398 <icmp_input+0x1e0>
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
      goto icmperr;
#endif /* LWIP_BROADCAST_PING */
    }
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
    if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	891b      	ldrh	r3, [r3, #8]
 800a232:	2b07      	cmp	r3, #7
 800a234:	f240 80a9 	bls.w	800a38a <icmp_input+0x1d2>
        return;
      }
    }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
    if (pbuf_header(p, (s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 800a238:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a23a:	330e      	adds	r3, #14
 800a23c:	b29b      	uxth	r3, r3
 800a23e:	b21b      	sxth	r3, r3
 800a240:	4619      	mov	r1, r3
 800a242:	6878      	ldr	r0, [r7, #4]
 800a244:	f002 fb5c 	bl	800c900 <pbuf_header>
 800a248:	4603      	mov	r3, r0
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d046      	beq.n	800a2dc <icmp_input+0x124>
      /* p is not big enough to contain link headers
       * allocate a new one and copy p into it
       */
      struct pbuf *r;
      /* allocate new packet buffer with space for link headers */
      r = pbuf_alloc(PBUF_LINK, p->tot_len + hlen, PBUF_RAM);
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	891a      	ldrh	r2, [r3, #8]
 800a252:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a254:	4413      	add	r3, r2
 800a256:	b29b      	uxth	r3, r3
 800a258:	2200      	movs	r2, #0
 800a25a:	4619      	mov	r1, r3
 800a25c:	2002      	movs	r0, #2
 800a25e:	f001 fffb 	bl	800c258 <pbuf_alloc>
 800a262:	61b8      	str	r0, [r7, #24]
      if (r == NULL) {
 800a264:	69bb      	ldr	r3, [r7, #24]
 800a266:	2b00      	cmp	r3, #0
 800a268:	f000 8098 	beq.w	800a39c <icmp_input+0x1e4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
        goto icmperr;
      }
      if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 800a26c:	69bb      	ldr	r3, [r7, #24]
 800a26e:	895b      	ldrh	r3, [r3, #10]
 800a270:	461a      	mov	r2, r3
 800a272:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a274:	3308      	adds	r3, #8
 800a276:	429a      	cmp	r2, r3
 800a278:	d203      	bcs.n	800a282 <icmp_input+0xca>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
        pbuf_free(r);
 800a27a:	69b8      	ldr	r0, [r7, #24]
 800a27c:	f002 fb64 	bl	800c948 <pbuf_free>
        goto icmperr;
 800a280:	e08d      	b.n	800a39e <icmp_input+0x1e6>
      }
      /* copy the ip header */
      MEMCPY(r->payload, iphdr_in, hlen);
 800a282:	69bb      	ldr	r3, [r7, #24]
 800a284:	685b      	ldr	r3, [r3, #4]
 800a286:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800a288:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a28a:	4618      	mov	r0, r3
 800a28c:	f00a f8e9 	bl	8014462 <memcpy>
      /* switch r->payload back to icmp header (cannot fail) */
      if (pbuf_header(r, (s16_t)-hlen)) {
 800a290:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a292:	425b      	negs	r3, r3
 800a294:	b29b      	uxth	r3, r3
 800a296:	b21b      	sxth	r3, r3
 800a298:	4619      	mov	r1, r3
 800a29a:	69b8      	ldr	r0, [r7, #24]
 800a29c:	f002 fb30 	bl	800c900 <pbuf_header>
 800a2a0:	4603      	mov	r3, r0
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d009      	beq.n	800a2ba <icmp_input+0x102>
        LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 800a2a6:	4b43      	ldr	r3, [pc, #268]	; (800a3b4 <icmp_input+0x1fc>)
 800a2a8:	22af      	movs	r2, #175	; 0xaf
 800a2aa:	4943      	ldr	r1, [pc, #268]	; (800a3b8 <icmp_input+0x200>)
 800a2ac:	4843      	ldr	r0, [pc, #268]	; (800a3bc <icmp_input+0x204>)
 800a2ae:	f009 ffb9 	bl	8014224 <iprintf>
        pbuf_free(r);
 800a2b2:	69b8      	ldr	r0, [r7, #24]
 800a2b4:	f002 fb48 	bl	800c948 <pbuf_free>
        goto icmperr;
 800a2b8:	e071      	b.n	800a39e <icmp_input+0x1e6>
      }
      /* copy the rest of the packet without ip header */
      if (pbuf_copy(r, p) != ERR_OK) {
 800a2ba:	6879      	ldr	r1, [r7, #4]
 800a2bc:	69b8      	ldr	r0, [r7, #24]
 800a2be:	f002 fc71 	bl	800cba4 <pbuf_copy>
 800a2c2:	4603      	mov	r3, r0
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d003      	beq.n	800a2d0 <icmp_input+0x118>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
        pbuf_free(r);
 800a2c8:	69b8      	ldr	r0, [r7, #24]
 800a2ca:	f002 fb3d 	bl	800c948 <pbuf_free>
        goto icmperr;
 800a2ce:	e066      	b.n	800a39e <icmp_input+0x1e6>
      }
      /* free the original p */
      pbuf_free(p);
 800a2d0:	6878      	ldr	r0, [r7, #4]
 800a2d2:	f002 fb39 	bl	800c948 <pbuf_free>
      /* we now have an identical copy of p that has room for link headers */
      p = r;
 800a2d6:	69bb      	ldr	r3, [r7, #24]
 800a2d8:	607b      	str	r3, [r7, #4]
 800a2da:	e015      	b.n	800a308 <icmp_input+0x150>
    } else {
      /* restore p->payload to point to icmp header (cannot fail) */
      if (pbuf_header(p, -(s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 800a2dc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a2de:	f1c3 23ff 	rsb	r3, r3, #4278255360	; 0xff00ff00
 800a2e2:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 800a2e6:	33f2      	adds	r3, #242	; 0xf2
 800a2e8:	b29b      	uxth	r3, r3
 800a2ea:	b21b      	sxth	r3, r3
 800a2ec:	4619      	mov	r1, r3
 800a2ee:	6878      	ldr	r0, [r7, #4]
 800a2f0:	f002 fb06 	bl	800c900 <pbuf_header>
 800a2f4:	4603      	mov	r3, r0
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d006      	beq.n	800a308 <icmp_input+0x150>
        LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 800a2fa:	4b2e      	ldr	r3, [pc, #184]	; (800a3b4 <icmp_input+0x1fc>)
 800a2fc:	22c0      	movs	r2, #192	; 0xc0
 800a2fe:	4930      	ldr	r1, [pc, #192]	; (800a3c0 <icmp_input+0x208>)
 800a300:	482e      	ldr	r0, [pc, #184]	; (800a3bc <icmp_input+0x204>)
 800a302:	f009 ff8f 	bl	8014224 <iprintf>
        goto icmperr;
 800a306:	e04a      	b.n	800a39e <icmp_input+0x1e6>
    }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
    /* At this point, all checks are OK. */
    /* We generate an answer by switching the dest and src ip addresses,
     * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
    iecho = (struct icmp_echo_hdr *)p->payload;
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	685b      	ldr	r3, [r3, #4]
 800a30c:	617b      	str	r3, [r7, #20]
    if (pbuf_header(p, (s16_t)hlen)) {
 800a30e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 800a312:	4619      	mov	r1, r3
 800a314:	6878      	ldr	r0, [r7, #4]
 800a316:	f002 faf3 	bl	800c900 <pbuf_header>
 800a31a:	4603      	mov	r3, r0
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d12b      	bne.n	800a378 <icmp_input+0x1c0>
      LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
    } else {
      err_t ret;
      struct ip_hdr *iphdr = (struct ip_hdr*)p->payload;
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	685b      	ldr	r3, [r3, #4]
 800a324:	613b      	str	r3, [r7, #16]
      ip4_addr_copy(iphdr->src, *src);
 800a326:	69fb      	ldr	r3, [r7, #28]
 800a328:	681a      	ldr	r2, [r3, #0]
 800a32a:	693b      	ldr	r3, [r7, #16]
 800a32c:	60da      	str	r2, [r3, #12]
      ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 800a32e:	4b1f      	ldr	r3, [pc, #124]	; (800a3ac <icmp_input+0x1f4>)
 800a330:	691a      	ldr	r2, [r3, #16]
 800a332:	693b      	ldr	r3, [r7, #16]
 800a334:	611a      	str	r2, [r3, #16]
      ICMPH_TYPE_SET(iecho, ICMP_ER);
 800a336:	697b      	ldr	r3, [r7, #20]
 800a338:	2200      	movs	r2, #0
 800a33a:	701a      	strb	r2, [r3, #0]
      else {
        iecho->chksum = 0;
      }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
      iecho->chksum = 0;
 800a33c:	697b      	ldr	r3, [r7, #20]
 800a33e:	2200      	movs	r2, #0
 800a340:	709a      	strb	r2, [r3, #2]
 800a342:	2200      	movs	r2, #0
 800a344:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

      /* Set the correct TTL and recalculate the header checksum. */
      IPH_TTL_SET(iphdr, ICMP_TTL);
 800a346:	693b      	ldr	r3, [r7, #16]
 800a348:	22ff      	movs	r2, #255	; 0xff
 800a34a:	721a      	strb	r2, [r3, #8]
      IPH_CHKSUM_SET(iphdr, 0);
 800a34c:	693b      	ldr	r3, [r7, #16]
 800a34e:	2200      	movs	r2, #0
 800a350:	729a      	strb	r2, [r3, #10]
 800a352:	2200      	movs	r2, #0
 800a354:	72da      	strb	r2, [r3, #11]
      MIB2_STATS_INC(mib2.icmpoutmsgs);
      /* increase number of echo replies attempted to send */
      MIB2_STATS_INC(mib2.icmpoutechoreps);

      /* send an ICMP packet */
      ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 800a356:	683b      	ldr	r3, [r7, #0]
 800a358:	9302      	str	r3, [sp, #8]
 800a35a:	2301      	movs	r3, #1
 800a35c:	9301      	str	r3, [sp, #4]
 800a35e:	2300      	movs	r3, #0
 800a360:	9300      	str	r3, [sp, #0]
 800a362:	23ff      	movs	r3, #255	; 0xff
 800a364:	2200      	movs	r2, #0
 800a366:	69f9      	ldr	r1, [r7, #28]
 800a368:	6878      	ldr	r0, [r7, #4]
 800a36a:	f000 fa75 	bl	800a858 <ip4_output_if>
 800a36e:	4603      	mov	r3, r0
 800a370:	73fb      	strb	r3, [r7, #15]
                   ICMP_TTL, 0, IP_PROTO_ICMP, inp);
      if (ret != ERR_OK) {
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
      }
    }
    break;
 800a372:	e001      	b.n	800a378 <icmp_input+0x1c0>
    break;
 800a374:	bf00      	nop
 800a376:	e000      	b.n	800a37a <icmp_input+0x1c2>
    break;
 800a378:	bf00      	nop
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                (s16_t)type, (s16_t)code));
    ICMP_STATS_INC(icmp.proterr);
    ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 800a37a:	6878      	ldr	r0, [r7, #4]
 800a37c:	f002 fae4 	bl	800c948 <pbuf_free>
  return;
 800a380:	e011      	b.n	800a3a6 <icmp_input+0x1ee>
    goto lenerr;
 800a382:	bf00      	nop
 800a384:	e002      	b.n	800a38c <icmp_input+0x1d4>
    goto lenerr;
 800a386:	bf00      	nop
 800a388:	e000      	b.n	800a38c <icmp_input+0x1d4>
      goto lenerr;
 800a38a:	bf00      	nop
lenerr:
  pbuf_free(p);
 800a38c:	6878      	ldr	r0, [r7, #4]
 800a38e:	f002 fadb 	bl	800c948 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 800a392:	e008      	b.n	800a3a6 <icmp_input+0x1ee>
      goto icmperr;
 800a394:	bf00      	nop
 800a396:	e002      	b.n	800a39e <icmp_input+0x1e6>
      goto icmperr;
 800a398:	bf00      	nop
 800a39a:	e000      	b.n	800a39e <icmp_input+0x1e6>
        goto icmperr;
 800a39c:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 800a39e:	6878      	ldr	r0, [r7, #4]
 800a3a0:	f002 fad2 	bl	800c948 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 800a3a4:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 800a3a6:	3728      	adds	r7, #40	; 0x28
 800a3a8:	46bd      	mov	sp, r7
 800a3aa:	bd80      	pop	{r7, pc}
 800a3ac:	20008500 	.word	0x20008500
 800a3b0:	20008514 	.word	0x20008514
 800a3b4:	0801565c 	.word	0x0801565c
 800a3b8:	080156d0 	.word	0x080156d0
 800a3bc:	08015708 	.word	0x08015708
 800a3c0:	08015730 	.word	0x08015730

0800a3c4 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 800a3c4:	b580      	push	{r7, lr}
 800a3c6:	b082      	sub	sp, #8
 800a3c8:	af00      	add	r7, sp, #0
 800a3ca:	6078      	str	r0, [r7, #4]
 800a3cc:	460b      	mov	r3, r1
 800a3ce:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 800a3d0:	78fb      	ldrb	r3, [r7, #3]
 800a3d2:	461a      	mov	r2, r3
 800a3d4:	2103      	movs	r1, #3
 800a3d6:	6878      	ldr	r0, [r7, #4]
 800a3d8:	f000 f814 	bl	800a404 <icmp_send_response>
}
 800a3dc:	bf00      	nop
 800a3de:	3708      	adds	r7, #8
 800a3e0:	46bd      	mov	sp, r7
 800a3e2:	bd80      	pop	{r7, pc}

0800a3e4 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 800a3e4:	b580      	push	{r7, lr}
 800a3e6:	b082      	sub	sp, #8
 800a3e8:	af00      	add	r7, sp, #0
 800a3ea:	6078      	str	r0, [r7, #4]
 800a3ec:	460b      	mov	r3, r1
 800a3ee:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 800a3f0:	78fb      	ldrb	r3, [r7, #3]
 800a3f2:	461a      	mov	r2, r3
 800a3f4:	210b      	movs	r1, #11
 800a3f6:	6878      	ldr	r0, [r7, #4]
 800a3f8:	f000 f804 	bl	800a404 <icmp_send_response>
}
 800a3fc:	bf00      	nop
 800a3fe:	3708      	adds	r7, #8
 800a400:	46bd      	mov	sp, r7
 800a402:	bd80      	pop	{r7, pc}

0800a404 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 800a404:	b580      	push	{r7, lr}
 800a406:	b08c      	sub	sp, #48	; 0x30
 800a408:	af04      	add	r7, sp, #16
 800a40a:	6078      	str	r0, [r7, #4]
 800a40c:	460b      	mov	r3, r1
 800a40e:	70fb      	strb	r3, [r7, #3]
 800a410:	4613      	mov	r3, r2
 800a412:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 800a414:	2200      	movs	r2, #0
 800a416:	2124      	movs	r1, #36	; 0x24
 800a418:	2001      	movs	r0, #1
 800a41a:	f001 ff1d 	bl	800c258 <pbuf_alloc>
 800a41e:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 800a420:	69fb      	ldr	r3, [r7, #28]
 800a422:	2b00      	cmp	r3, #0
 800a424:	d04c      	beq.n	800a4c0 <icmp_send_response+0xbc>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 800a426:	69fb      	ldr	r3, [r7, #28]
 800a428:	895b      	ldrh	r3, [r3, #10]
 800a42a:	2b23      	cmp	r3, #35	; 0x23
 800a42c:	d806      	bhi.n	800a43c <icmp_send_response+0x38>
 800a42e:	4b26      	ldr	r3, [pc, #152]	; (800a4c8 <icmp_send_response+0xc4>)
 800a430:	f240 1261 	movw	r2, #353	; 0x161
 800a434:	4925      	ldr	r1, [pc, #148]	; (800a4cc <icmp_send_response+0xc8>)
 800a436:	4826      	ldr	r0, [pc, #152]	; (800a4d0 <icmp_send_response+0xcc>)
 800a438:	f009 fef4 	bl	8014224 <iprintf>
             (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	685b      	ldr	r3, [r3, #4]
 800a440:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 800a442:	69fb      	ldr	r3, [r7, #28]
 800a444:	685b      	ldr	r3, [r3, #4]
 800a446:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 800a448:	697b      	ldr	r3, [r7, #20]
 800a44a:	78fa      	ldrb	r2, [r7, #3]
 800a44c:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 800a44e:	697b      	ldr	r3, [r7, #20]
 800a450:	78ba      	ldrb	r2, [r7, #2]
 800a452:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 800a454:	697b      	ldr	r3, [r7, #20]
 800a456:	2200      	movs	r2, #0
 800a458:	711a      	strb	r2, [r3, #4]
 800a45a:	2200      	movs	r2, #0
 800a45c:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 800a45e:	697b      	ldr	r3, [r7, #20]
 800a460:	2200      	movs	r2, #0
 800a462:	719a      	strb	r2, [r3, #6]
 800a464:	2200      	movs	r2, #0
 800a466:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 800a468:	69fb      	ldr	r3, [r7, #28]
 800a46a:	685b      	ldr	r3, [r3, #4]
 800a46c:	f103 0008 	add.w	r0, r3, #8
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	685b      	ldr	r3, [r3, #4]
 800a474:	221c      	movs	r2, #28
 800a476:	4619      	mov	r1, r3
 800a478:	f009 fff3 	bl	8014462 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 800a47c:	69bb      	ldr	r3, [r7, #24]
 800a47e:	68db      	ldr	r3, [r3, #12]
 800a480:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_src, &iphdr_dst);
  }
#else
  netif = ip4_route(&iphdr_src);
 800a482:	f107 030c 	add.w	r3, r7, #12
 800a486:	4618      	mov	r0, r3
 800a488:	f000 f83c 	bl	800a504 <ip4_route>
 800a48c:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 800a48e:	693b      	ldr	r3, [r7, #16]
 800a490:	2b00      	cmp	r3, #0
 800a492:	d011      	beq.n	800a4b8 <icmp_send_response+0xb4>
    /* calculate checksum */
    icmphdr->chksum = 0;
 800a494:	697b      	ldr	r3, [r7, #20]
 800a496:	2200      	movs	r2, #0
 800a498:	709a      	strb	r2, [r3, #2]
 800a49a:	2200      	movs	r2, #0
 800a49c:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 800a49e:	f107 020c 	add.w	r2, r7, #12
 800a4a2:	693b      	ldr	r3, [r7, #16]
 800a4a4:	9302      	str	r3, [sp, #8]
 800a4a6:	2301      	movs	r3, #1
 800a4a8:	9301      	str	r3, [sp, #4]
 800a4aa:	2300      	movs	r3, #0
 800a4ac:	9300      	str	r3, [sp, #0]
 800a4ae:	23ff      	movs	r3, #255	; 0xff
 800a4b0:	2100      	movs	r1, #0
 800a4b2:	69f8      	ldr	r0, [r7, #28]
 800a4b4:	f000 f9d0 	bl	800a858 <ip4_output_if>
  }
  pbuf_free(q);
 800a4b8:	69f8      	ldr	r0, [r7, #28]
 800a4ba:	f002 fa45 	bl	800c948 <pbuf_free>
 800a4be:	e000      	b.n	800a4c2 <icmp_send_response+0xbe>
    return;
 800a4c0:	bf00      	nop
}
 800a4c2:	3720      	adds	r7, #32
 800a4c4:	46bd      	mov	sp, r7
 800a4c6:	bd80      	pop	{r7, pc}
 800a4c8:	0801565c 	.word	0x0801565c
 800a4cc:	08015764 	.word	0x08015764
 800a4d0:	08015708 	.word	0x08015708

0800a4d4 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800a4d4:	b580      	push	{r7, lr}
 800a4d6:	b082      	sub	sp, #8
 800a4d8:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800a4da:	2300      	movs	r3, #0
 800a4dc:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 800a4de:	f002 fd33 	bl	800cf48 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 800a4e2:	f001 f92f 	bl	800b744 <mem_init>
  memp_init();
 800a4e6:	f001 fbf9 	bl	800bcdc <memp_init>
  pbuf_init();
  netif_init();
 800a4ea:	f001 fcbf 	bl	800be6c <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800a4ee:	f008 fa2f 	bl	8012950 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800a4f2:	f002 fda5 	bl	800d040 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif
 
#if LWIP_TIMERS
  sys_timeouts_init();
 800a4f6:	f008 f8c1 	bl	801267c <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800a4fa:	bf00      	nop
 800a4fc:	3708      	adds	r7, #8
 800a4fe:	46bd      	mov	sp, r7
 800a500:	bd80      	pop	{r7, pc}
	...

0800a504 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 800a504:	b480      	push	{r7}
 800a506:	b085      	sub	sp, #20
 800a508:	af00      	add	r7, sp, #0
 800a50a:	6078      	str	r0, [r7, #4]
    return ip4_default_multicast_netif;
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */

  /* iterate through netifs */
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 800a50c:	4b30      	ldr	r3, [pc, #192]	; (800a5d0 <ip4_route+0xcc>)
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	60fb      	str	r3, [r7, #12]
 800a512:	e036      	b.n	800a582 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800a51a:	f003 0301 	and.w	r3, r3, #1
 800a51e:	b2db      	uxtb	r3, r3
 800a520:	2b00      	cmp	r3, #0
 800a522:	d02b      	beq.n	800a57c <ip4_route+0x78>
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800a52a:	089b      	lsrs	r3, r3, #2
 800a52c:	f003 0301 	and.w	r3, r3, #1
 800a530:	b2db      	uxtb	r3, r3
 800a532:	2b00      	cmp	r3, #0
 800a534:	d022      	beq.n	800a57c <ip4_route+0x78>
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	3304      	adds	r3, #4
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d01d      	beq.n	800a57c <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	681a      	ldr	r2, [r3, #0]
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	3304      	adds	r3, #4
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	405a      	eors	r2, r3
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	3308      	adds	r3, #8
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	4013      	ands	r3, r2
 800a554:	2b00      	cmp	r3, #0
 800a556:	d101      	bne.n	800a55c <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	e033      	b.n	800a5c4 <ip4_route+0xc0>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800a562:	f003 0302 	and.w	r3, r3, #2
 800a566:	2b00      	cmp	r3, #0
 800a568:	d108      	bne.n	800a57c <ip4_route+0x78>
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	681a      	ldr	r2, [r3, #0]
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	330c      	adds	r3, #12
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	429a      	cmp	r2, r3
 800a576:	d101      	bne.n	800a57c <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	e023      	b.n	800a5c4 <ip4_route+0xc0>
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	60fb      	str	r3, [r7, #12]
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	2b00      	cmp	r3, #0
 800a586:	d1c5      	bne.n	800a514 <ip4_route+0x10>
  if (netif != NULL) {
    return netif;
  }
#endif

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 800a588:	4b12      	ldr	r3, [pc, #72]	; (800a5d4 <ip4_route+0xd0>)
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d015      	beq.n	800a5bc <ip4_route+0xb8>
 800a590:	4b10      	ldr	r3, [pc, #64]	; (800a5d4 <ip4_route+0xd0>)
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800a598:	f003 0301 	and.w	r3, r3, #1
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d00d      	beq.n	800a5bc <ip4_route+0xb8>
 800a5a0:	4b0c      	ldr	r3, [pc, #48]	; (800a5d4 <ip4_route+0xd0>)
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800a5a8:	f003 0304 	and.w	r3, r3, #4
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d005      	beq.n	800a5bc <ip4_route+0xb8>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default))) {
 800a5b0:	4b08      	ldr	r3, [pc, #32]	; (800a5d4 <ip4_route+0xd0>)
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	3304      	adds	r3, #4
 800a5b6:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	d101      	bne.n	800a5c0 <ip4_route+0xbc>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
      ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 800a5bc:	2300      	movs	r3, #0
 800a5be:	e001      	b.n	800a5c4 <ip4_route+0xc0>
  }

  return netif_default;
 800a5c0:	4b04      	ldr	r3, [pc, #16]	; (800a5d4 <ip4_route+0xd0>)
 800a5c2:	681b      	ldr	r3, [r3, #0]
}
 800a5c4:	4618      	mov	r0, r3
 800a5c6:	3714      	adds	r7, #20
 800a5c8:	46bd      	mov	sp, r7
 800a5ca:	bc80      	pop	{r7}
 800a5cc:	4770      	bx	lr
 800a5ce:	bf00      	nop
 800a5d0:	2000bc50 	.word	0x2000bc50
 800a5d4:	2000bc54 	.word	0x2000bc54

0800a5d8 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 800a5d8:	b580      	push	{r7, lr}
 800a5da:	b086      	sub	sp, #24
 800a5dc:	af00      	add	r7, sp, #0
 800a5de:	6078      	str	r0, [r7, #4]
 800a5e0:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	685b      	ldr	r3, [r3, #4]
 800a5e6:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 800a5e8:	697b      	ldr	r3, [r7, #20]
 800a5ea:	781b      	ldrb	r3, [r3, #0]
 800a5ec:	091b      	lsrs	r3, r3, #4
 800a5ee:	b2db      	uxtb	r3, r3
 800a5f0:	2b04      	cmp	r3, #4
 800a5f2:	d004      	beq.n	800a5fe <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 800a5f4:	6878      	ldr	r0, [r7, #4]
 800a5f6:	f002 f9a7 	bl	800c948 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 800a5fa:	2300      	movs	r3, #0
 800a5fc:	e124      	b.n	800a848 <ip4_input+0x270>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in number of 32-bit words */
  iphdr_hlen = IPH_HL(iphdr);
 800a5fe:	697b      	ldr	r3, [r7, #20]
 800a600:	781b      	ldrb	r3, [r3, #0]
 800a602:	b29b      	uxth	r3, r3
 800a604:	f003 030f 	and.w	r3, r3, #15
 800a608:	817b      	strh	r3, [r7, #10]
  /* calculate IP header length in bytes */
  iphdr_hlen *= 4;
 800a60a:	897b      	ldrh	r3, [r7, #10]
 800a60c:	009b      	lsls	r3, r3, #2
 800a60e:	817b      	strh	r3, [r7, #10]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 800a610:	697b      	ldr	r3, [r7, #20]
 800a612:	885b      	ldrh	r3, [r3, #2]
 800a614:	b29b      	uxth	r3, r3
 800a616:	4618      	mov	r0, r3
 800a618:	f7fe fde6 	bl	80091e8 <lwip_htons>
 800a61c:	4603      	mov	r3, r0
 800a61e:	813b      	strh	r3, [r7, #8]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	891b      	ldrh	r3, [r3, #8]
 800a624:	893a      	ldrh	r2, [r7, #8]
 800a626:	429a      	cmp	r2, r3
 800a628:	d204      	bcs.n	800a634 <ip4_input+0x5c>
    pbuf_realloc(p, iphdr_len);
 800a62a:	893b      	ldrh	r3, [r7, #8]
 800a62c:	4619      	mov	r1, r3
 800a62e:	6878      	ldr	r0, [r7, #4]
 800a630:	f002 f816 	bl	800c660 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	895b      	ldrh	r3, [r3, #10]
 800a638:	897a      	ldrh	r2, [r7, #10]
 800a63a:	429a      	cmp	r2, r3
 800a63c:	d807      	bhi.n	800a64e <ip4_input+0x76>
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	891b      	ldrh	r3, [r3, #8]
 800a642:	893a      	ldrh	r2, [r7, #8]
 800a644:	429a      	cmp	r2, r3
 800a646:	d802      	bhi.n	800a64e <ip4_input+0x76>
 800a648:	897b      	ldrh	r3, [r7, #10]
 800a64a:	2b13      	cmp	r3, #19
 800a64c:	d804      	bhi.n	800a658 <ip4_input+0x80>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
        ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
        iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 800a64e:	6878      	ldr	r0, [r7, #4]
 800a650:	f002 f97a 	bl	800c948 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 800a654:	2300      	movs	r3, #0
 800a656:	e0f7      	b.n	800a848 <ip4_input+0x270>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 800a658:	697b      	ldr	r3, [r7, #20]
 800a65a:	691b      	ldr	r3, [r3, #16]
 800a65c:	4a7c      	ldr	r2, [pc, #496]	; (800a850 <ip4_input+0x278>)
 800a65e:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 800a660:	697b      	ldr	r3, [r7, #20]
 800a662:	68db      	ldr	r3, [r3, #12]
 800a664:	4a7a      	ldr	r2, [pc, #488]	; (800a850 <ip4_input+0x278>)
 800a666:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800a668:	4b79      	ldr	r3, [pc, #484]	; (800a850 <ip4_input+0x278>)
 800a66a:	695b      	ldr	r3, [r3, #20]
 800a66c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a670:	2be0      	cmp	r3, #224	; 0xe0
 800a672:	d112      	bne.n	800a69a <ip4_input+0xc2>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 800a674:	683b      	ldr	r3, [r7, #0]
 800a676:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800a67a:	f003 0301 	and.w	r3, r3, #1
 800a67e:	b2db      	uxtb	r3, r3
 800a680:	2b00      	cmp	r3, #0
 800a682:	d007      	beq.n	800a694 <ip4_input+0xbc>
 800a684:	683b      	ldr	r3, [r7, #0]
 800a686:	3304      	adds	r3, #4
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d002      	beq.n	800a694 <ip4_input+0xbc>
      netif = inp;
 800a68e:	683b      	ldr	r3, [r7, #0]
 800a690:	613b      	str	r3, [r7, #16]
 800a692:	e041      	b.n	800a718 <ip4_input+0x140>
    } else {
      netif = NULL;
 800a694:	2300      	movs	r3, #0
 800a696:	613b      	str	r3, [r7, #16]
 800a698:	e03e      	b.n	800a718 <ip4_input+0x140>
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs.
       'first' is used as a boolean to mark whether we started walking the list */
    int first = 1;
 800a69a:	2301      	movs	r3, #1
 800a69c:	60fb      	str	r3, [r7, #12]
    netif = inp;
 800a69e:	683b      	ldr	r3, [r7, #0]
 800a6a0:	613b      	str	r3, [r7, #16]
          ip4_addr_get_u32(&iphdr->dest) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
          ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
          ip4_addr_get_u32(&iphdr->dest) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

      /* interface is up and configured? */
      if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 800a6a2:	693b      	ldr	r3, [r7, #16]
 800a6a4:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800a6a8:	f003 0301 	and.w	r3, r3, #1
 800a6ac:	b2db      	uxtb	r3, r3
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d014      	beq.n	800a6dc <ip4_input+0x104>
 800a6b2:	693b      	ldr	r3, [r7, #16]
 800a6b4:	3304      	adds	r3, #4
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d00f      	beq.n	800a6dc <ip4_input+0x104>
        /* unicast to this interface address? */
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 800a6bc:	4b64      	ldr	r3, [pc, #400]	; (800a850 <ip4_input+0x278>)
 800a6be:	695a      	ldr	r2, [r3, #20]
 800a6c0:	693b      	ldr	r3, [r7, #16]
 800a6c2:	3304      	adds	r3, #4
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	429a      	cmp	r2, r3
 800a6c8:	d026      	beq.n	800a718 <ip4_input+0x140>
            /* or broadcast on this interface network address? */
            ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 800a6ca:	4b61      	ldr	r3, [pc, #388]	; (800a850 <ip4_input+0x278>)
 800a6cc:	695b      	ldr	r3, [r3, #20]
 800a6ce:	6939      	ldr	r1, [r7, #16]
 800a6d0:	4618      	mov	r0, r3
 800a6d2:	f000 f993 	bl	800a9fc <ip4_addr_isbroadcast_u32>
 800a6d6:	4603      	mov	r3, r0
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d11d      	bne.n	800a718 <ip4_input+0x140>
          /* break out of for loop */
          break;
        }
#endif /* LWIP_AUTOIP */
      }
      if (first) {
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	d00d      	beq.n	800a6fe <ip4_input+0x126>
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
        /* Packets sent to the loopback address must not be accepted on an
         * interface that does not have the loopback address assigned to it,
         * unless a non-loopback interface is used for loopback traffic. */
        if (ip4_addr_isloopback(ip4_current_dest_addr())) {
 800a6e2:	4b5b      	ldr	r3, [pc, #364]	; (800a850 <ip4_input+0x278>)
 800a6e4:	695b      	ldr	r3, [r3, #20]
 800a6e6:	b2db      	uxtb	r3, r3
 800a6e8:	2b7f      	cmp	r3, #127	; 0x7f
 800a6ea:	d102      	bne.n	800a6f2 <ip4_input+0x11a>
          netif = NULL;
 800a6ec:	2300      	movs	r3, #0
 800a6ee:	613b      	str	r3, [r7, #16]
          break;
 800a6f0:	e012      	b.n	800a718 <ip4_input+0x140>
        }
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
        first = 0;
 800a6f2:	2300      	movs	r3, #0
 800a6f4:	60fb      	str	r3, [r7, #12]
        netif = netif_list;
 800a6f6:	4b57      	ldr	r3, [pc, #348]	; (800a854 <ip4_input+0x27c>)
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	613b      	str	r3, [r7, #16]
 800a6fc:	e002      	b.n	800a704 <ip4_input+0x12c>
      } else {
        netif = netif->next;
 800a6fe:	693b      	ldr	r3, [r7, #16]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	613b      	str	r3, [r7, #16]
      }
      if (netif == inp) {
 800a704:	693a      	ldr	r2, [r7, #16]
 800a706:	683b      	ldr	r3, [r7, #0]
 800a708:	429a      	cmp	r2, r3
 800a70a:	d102      	bne.n	800a712 <ip4_input+0x13a>
        netif = netif->next;
 800a70c:	693b      	ldr	r3, [r7, #16]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	613b      	str	r3, [r7, #16]
      }
    } while (netif != NULL);
 800a712:	693b      	ldr	r3, [r7, #16]
 800a714:	2b00      	cmp	r3, #0
 800a716:	d1c4      	bne.n	800a6a2 <ip4_input+0xca>
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 800a718:	4b4d      	ldr	r3, [pc, #308]	; (800a850 <ip4_input+0x278>)
 800a71a:	691b      	ldr	r3, [r3, #16]
 800a71c:	6839      	ldr	r1, [r7, #0]
 800a71e:	4618      	mov	r0, r3
 800a720:	f000 f96c 	bl	800a9fc <ip4_addr_isbroadcast_u32>
 800a724:	4603      	mov	r3, r0
 800a726:	2b00      	cmp	r3, #0
 800a728:	d105      	bne.n	800a736 <ip4_input+0x15e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 800a72a:	4b49      	ldr	r3, [pc, #292]	; (800a850 <ip4_input+0x278>)
 800a72c:	691b      	ldr	r3, [r3, #16]
 800a72e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 800a732:	2be0      	cmp	r3, #224	; 0xe0
 800a734:	d104      	bne.n	800a740 <ip4_input+0x168>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 800a736:	6878      	ldr	r0, [r7, #4]
 800a738:	f002 f906 	bl	800c948 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 800a73c:	2300      	movs	r3, #0
 800a73e:	e083      	b.n	800a848 <ip4_input+0x270>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 800a740:	693b      	ldr	r3, [r7, #16]
 800a742:	2b00      	cmp	r3, #0
 800a744:	d104      	bne.n	800a750 <ip4_input+0x178>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 800a746:	6878      	ldr	r0, [r7, #4]
 800a748:	f002 f8fe 	bl	800c948 <pbuf_free>
    return ERR_OK;
 800a74c:	2300      	movs	r3, #0
 800a74e:	e07b      	b.n	800a848 <ip4_input+0x270>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 800a750:	697b      	ldr	r3, [r7, #20]
 800a752:	88db      	ldrh	r3, [r3, #6]
 800a754:	b29b      	uxth	r3, r3
 800a756:	461a      	mov	r2, r3
 800a758:	f64f 733f 	movw	r3, #65343	; 0xff3f
 800a75c:	4013      	ands	r3, r2
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d00b      	beq.n	800a77a <ip4_input+0x1a2>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
      lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK)*8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 800a762:	6878      	ldr	r0, [r7, #4]
 800a764:	f000 fc8e 	bl	800b084 <ip4_reass>
 800a768:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d101      	bne.n	800a774 <ip4_input+0x19c>
      return ERR_OK;
 800a770:	2300      	movs	r3, #0
 800a772:	e069      	b.n	800a848 <ip4_input+0x270>
    }
    iphdr = (struct ip_hdr *)p->payload;
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	685b      	ldr	r3, [r3, #4]
 800a778:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 800a77a:	4a35      	ldr	r2, [pc, #212]	; (800a850 <ip4_input+0x278>)
 800a77c:	693b      	ldr	r3, [r7, #16]
 800a77e:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 800a780:	4a33      	ldr	r2, [pc, #204]	; (800a850 <ip4_input+0x278>)
 800a782:	683b      	ldr	r3, [r7, #0]
 800a784:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 800a786:	4a32      	ldr	r2, [pc, #200]	; (800a850 <ip4_input+0x278>)
 800a788:	697b      	ldr	r3, [r7, #20]
 800a78a:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL(iphdr) * 4;
 800a78c:	697b      	ldr	r3, [r7, #20]
 800a78e:	781b      	ldrb	r3, [r3, #0]
 800a790:	b29b      	uxth	r3, r3
 800a792:	f003 030f 	and.w	r3, r3, #15
 800a796:	b29b      	uxth	r3, r3
 800a798:	009b      	lsls	r3, r3, #2
 800a79a:	b29a      	uxth	r2, r3
 800a79c:	4b2c      	ldr	r3, [pc, #176]	; (800a850 <ip4_input+0x278>)
 800a79e:	819a      	strh	r2, [r3, #12]
#if LWIP_RAW
  /* raw input did not eat the packet? */
  if (raw_input(p, inp) == 0)
#endif /* LWIP_RAW */
  {
    pbuf_header(p, -(s16_t)iphdr_hlen); /* Move to payload, no check necessary. */
 800a7a0:	897b      	ldrh	r3, [r7, #10]
 800a7a2:	425b      	negs	r3, r3
 800a7a4:	b29b      	uxth	r3, r3
 800a7a6:	b21b      	sxth	r3, r3
 800a7a8:	4619      	mov	r1, r3
 800a7aa:	6878      	ldr	r0, [r7, #4]
 800a7ac:	f002 f8a8 	bl	800c900 <pbuf_header>

    switch (IPH_PROTO(iphdr)) {
 800a7b0:	697b      	ldr	r3, [r7, #20]
 800a7b2:	7a5b      	ldrb	r3, [r3, #9]
 800a7b4:	2b11      	cmp	r3, #17
 800a7b6:	d006      	beq.n	800a7c6 <ip4_input+0x1ee>
 800a7b8:	2b11      	cmp	r3, #17
 800a7ba:	dc13      	bgt.n	800a7e4 <ip4_input+0x20c>
 800a7bc:	2b01      	cmp	r3, #1
 800a7be:	d00c      	beq.n	800a7da <ip4_input+0x202>
 800a7c0:	2b06      	cmp	r3, #6
 800a7c2:	d005      	beq.n	800a7d0 <ip4_input+0x1f8>
 800a7c4:	e00e      	b.n	800a7e4 <ip4_input+0x20c>
    case IP_PROTO_UDP:
#if LWIP_UDPLITE
    case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
      MIB2_STATS_INC(mib2.ipindelivers);
      udp_input(p, inp);
 800a7c6:	6839      	ldr	r1, [r7, #0]
 800a7c8:	6878      	ldr	r0, [r7, #4]
 800a7ca:	f008 f901 	bl	80129d0 <udp_input>
      break;
 800a7ce:	e028      	b.n	800a822 <ip4_input+0x24a>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case IP_PROTO_TCP:
      MIB2_STATS_INC(mib2.ipindelivers);
      tcp_input(p, inp);
 800a7d0:	6839      	ldr	r1, [r7, #0]
 800a7d2:	6878      	ldr	r0, [r7, #4]
 800a7d4:	f004 f80a 	bl	800e7ec <tcp_input>
      break;
 800a7d8:	e023      	b.n	800a822 <ip4_input+0x24a>
#endif /* LWIP_TCP */
#if LWIP_ICMP
    case IP_PROTO_ICMP:
      MIB2_STATS_INC(mib2.ipindelivers);
      icmp_input(p, inp);
 800a7da:	6839      	ldr	r1, [r7, #0]
 800a7dc:	6878      	ldr	r0, [r7, #4]
 800a7de:	f7ff fceb 	bl	800a1b8 <icmp_input>
      break;
 800a7e2:	e01e      	b.n	800a822 <ip4_input+0x24a>
      break;
#endif /* LWIP_IGMP */
    default:
#if LWIP_ICMP
      /* send ICMP destination protocol unreachable unless is was a broadcast */
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 800a7e4:	4b1a      	ldr	r3, [pc, #104]	; (800a850 <ip4_input+0x278>)
 800a7e6:	695b      	ldr	r3, [r3, #20]
 800a7e8:	6939      	ldr	r1, [r7, #16]
 800a7ea:	4618      	mov	r0, r3
 800a7ec:	f000 f906 	bl	800a9fc <ip4_addr_isbroadcast_u32>
 800a7f0:	4603      	mov	r3, r0
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d112      	bne.n	800a81c <ip4_input+0x244>
          !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800a7f6:	4b16      	ldr	r3, [pc, #88]	; (800a850 <ip4_input+0x278>)
 800a7f8:	695b      	ldr	r3, [r3, #20]
 800a7fa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 800a7fe:	2be0      	cmp	r3, #224	; 0xe0
 800a800:	d00c      	beq.n	800a81c <ip4_input+0x244>
        pbuf_header_force(p, iphdr_hlen); /* Move to ip header, no check necessary. */
 800a802:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800a806:	4619      	mov	r1, r3
 800a808:	6878      	ldr	r0, [r7, #4]
 800a80a:	f002 f88b 	bl	800c924 <pbuf_header_force>
        p->payload = iphdr;
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	697a      	ldr	r2, [r7, #20]
 800a812:	605a      	str	r2, [r3, #4]
        icmp_dest_unreach(p, ICMP_DUR_PROTO);
 800a814:	2102      	movs	r1, #2
 800a816:	6878      	ldr	r0, [r7, #4]
 800a818:	f7ff fdd4 	bl	800a3c4 <icmp_dest_unreach>
      }
#endif /* LWIP_ICMP */
      pbuf_free(p);
 800a81c:	6878      	ldr	r0, [r7, #4]
 800a81e:	f002 f893 	bl	800c948 <pbuf_free>
      MIB2_STATS_INC(mib2.ipinunknownprotos);
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 800a822:	4b0b      	ldr	r3, [pc, #44]	; (800a850 <ip4_input+0x278>)
 800a824:	2200      	movs	r2, #0
 800a826:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 800a828:	4b09      	ldr	r3, [pc, #36]	; (800a850 <ip4_input+0x278>)
 800a82a:	2200      	movs	r2, #0
 800a82c:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 800a82e:	4b08      	ldr	r3, [pc, #32]	; (800a850 <ip4_input+0x278>)
 800a830:	2200      	movs	r2, #0
 800a832:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 800a834:	4b06      	ldr	r3, [pc, #24]	; (800a850 <ip4_input+0x278>)
 800a836:	2200      	movs	r2, #0
 800a838:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 800a83a:	4b05      	ldr	r3, [pc, #20]	; (800a850 <ip4_input+0x278>)
 800a83c:	2200      	movs	r2, #0
 800a83e:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 800a840:	4b03      	ldr	r3, [pc, #12]	; (800a850 <ip4_input+0x278>)
 800a842:	2200      	movs	r2, #0
 800a844:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 800a846:	2300      	movs	r3, #0
}
 800a848:	4618      	mov	r0, r3
 800a84a:	3718      	adds	r7, #24
 800a84c:	46bd      	mov	sp, r7
 800a84e:	bd80      	pop	{r7, pc}
 800a850:	20008500 	.word	0x20008500
 800a854:	2000bc50 	.word	0x2000bc50

0800a858 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 800a858:	b580      	push	{r7, lr}
 800a85a:	b08a      	sub	sp, #40	; 0x28
 800a85c:	af04      	add	r7, sp, #16
 800a85e:	60f8      	str	r0, [r7, #12]
 800a860:	60b9      	str	r1, [r7, #8]
 800a862:	607a      	str	r2, [r7, #4]
 800a864:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
       u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
       u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 800a866:	68bb      	ldr	r3, [r7, #8]
 800a868:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d009      	beq.n	800a884 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 800a870:	68bb      	ldr	r3, [r7, #8]
 800a872:	2b00      	cmp	r3, #0
 800a874:	d003      	beq.n	800a87e <ip4_output_if+0x26>
 800a876:	68bb      	ldr	r3, [r7, #8]
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d102      	bne.n	800a884 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 800a87e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a880:	3304      	adds	r3, #4
 800a882:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
    ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 800a884:	78fa      	ldrb	r2, [r7, #3]
 800a886:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a888:	9302      	str	r3, [sp, #8]
 800a88a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a88e:	9301      	str	r3, [sp, #4]
 800a890:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a894:	9300      	str	r3, [sp, #0]
 800a896:	4613      	mov	r3, r2
 800a898:	687a      	ldr	r2, [r7, #4]
 800a89a:	6979      	ldr	r1, [r7, #20]
 800a89c:	68f8      	ldr	r0, [r7, #12]
 800a89e:	f000 f805 	bl	800a8ac <ip4_output_if_src>
 800a8a2:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 800a8a4:	4618      	mov	r0, r3
 800a8a6:	3718      	adds	r7, #24
 800a8a8:	46bd      	mov	sp, r7
 800a8aa:	bd80      	pop	{r7, pc}

0800a8ac <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 800a8ac:	b580      	push	{r7, lr}
 800a8ae:	b088      	sub	sp, #32
 800a8b0:	af00      	add	r7, sp, #0
 800a8b2:	60f8      	str	r0, [r7, #12]
 800a8b4:	60b9      	str	r1, [r7, #8]
 800a8b6:	607a      	str	r2, [r7, #4]
 800a8b8:	70fb      	strb	r3, [r7, #3]
  ip4_addr_t dest_addr;
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	89db      	ldrh	r3, [r3, #14]
 800a8be:	2b01      	cmp	r3, #1
 800a8c0:	d006      	beq.n	800a8d0 <ip4_output_if_src+0x24>
 800a8c2:	4b48      	ldr	r3, [pc, #288]	; (800a9e4 <ip4_output_if_src+0x138>)
 800a8c4:	f240 3233 	movw	r2, #819	; 0x333
 800a8c8:	4947      	ldr	r1, [pc, #284]	; (800a9e8 <ip4_output_if_src+0x13c>)
 800a8ca:	4848      	ldr	r0, [pc, #288]	; (800a9ec <ip4_output_if_src+0x140>)
 800a8cc:	f009 fcaa 	bl	8014224 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d060      	beq.n	800a998 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 800a8d6:	2314      	movs	r3, #20
 800a8d8:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_header(p, IP_HLEN)) {
 800a8da:	2114      	movs	r1, #20
 800a8dc:	68f8      	ldr	r0, [r7, #12]
 800a8de:	f002 f80f 	bl	800c900 <pbuf_header>
 800a8e2:	4603      	mov	r3, r0
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d002      	beq.n	800a8ee <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 800a8e8:	f06f 0301 	mvn.w	r3, #1
 800a8ec:	e075      	b.n	800a9da <ip4_output_if_src+0x12e>
    }

    iphdr = (struct ip_hdr *)p->payload;
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	685b      	ldr	r3, [r3, #4]
 800a8f2:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	895b      	ldrh	r3, [r3, #10]
 800a8f8:	2b13      	cmp	r3, #19
 800a8fa:	d806      	bhi.n	800a90a <ip4_output_if_src+0x5e>
 800a8fc:	4b39      	ldr	r3, [pc, #228]	; (800a9e4 <ip4_output_if_src+0x138>)
 800a8fe:	f44f 7258 	mov.w	r2, #864	; 0x360
 800a902:	493b      	ldr	r1, [pc, #236]	; (800a9f0 <ip4_output_if_src+0x144>)
 800a904:	4839      	ldr	r0, [pc, #228]	; (800a9ec <ip4_output_if_src+0x140>)
 800a906:	f009 fc8d 	bl	8014224 <iprintf>
               (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 800a90a:	69fb      	ldr	r3, [r7, #28]
 800a90c:	78fa      	ldrb	r2, [r7, #3]
 800a90e:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 800a910:	69fb      	ldr	r3, [r7, #28]
 800a912:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 800a916:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	681a      	ldr	r2, [r3, #0]
 800a91c:	69fb      	ldr	r3, [r7, #28]
 800a91e:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 800a920:	8b7b      	ldrh	r3, [r7, #26]
 800a922:	089b      	lsrs	r3, r3, #2
 800a924:	b29b      	uxth	r3, r3
 800a926:	b2db      	uxtb	r3, r3
 800a928:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a92c:	b2da      	uxtb	r2, r3
 800a92e:	69fb      	ldr	r3, [r7, #28]
 800a930:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 800a932:	69fb      	ldr	r3, [r7, #28]
 800a934:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800a938:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	891b      	ldrh	r3, [r3, #8]
 800a93e:	4618      	mov	r0, r3
 800a940:	f7fe fc52 	bl	80091e8 <lwip_htons>
 800a944:	4603      	mov	r3, r0
 800a946:	461a      	mov	r2, r3
 800a948:	69fb      	ldr	r3, [r7, #28]
 800a94a:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 800a94c:	69fb      	ldr	r3, [r7, #28]
 800a94e:	2200      	movs	r2, #0
 800a950:	719a      	strb	r2, [r3, #6]
 800a952:	2200      	movs	r2, #0
 800a954:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 800a956:	4b27      	ldr	r3, [pc, #156]	; (800a9f4 <ip4_output_if_src+0x148>)
 800a958:	881b      	ldrh	r3, [r3, #0]
 800a95a:	4618      	mov	r0, r3
 800a95c:	f7fe fc44 	bl	80091e8 <lwip_htons>
 800a960:	4603      	mov	r3, r0
 800a962:	461a      	mov	r2, r3
 800a964:	69fb      	ldr	r3, [r7, #28]
 800a966:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 800a968:	4b22      	ldr	r3, [pc, #136]	; (800a9f4 <ip4_output_if_src+0x148>)
 800a96a:	881b      	ldrh	r3, [r3, #0]
 800a96c:	3301      	adds	r3, #1
 800a96e:	b29a      	uxth	r2, r3
 800a970:	4b20      	ldr	r3, [pc, #128]	; (800a9f4 <ip4_output_if_src+0x148>)
 800a972:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 800a974:	68bb      	ldr	r3, [r7, #8]
 800a976:	2b00      	cmp	r3, #0
 800a978:	d104      	bne.n	800a984 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 800a97a:	4b1f      	ldr	r3, [pc, #124]	; (800a9f8 <ip4_output_if_src+0x14c>)
 800a97c:	681a      	ldr	r2, [r3, #0]
 800a97e:	69fb      	ldr	r3, [r7, #28]
 800a980:	60da      	str	r2, [r3, #12]
 800a982:	e003      	b.n	800a98c <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 800a984:	68bb      	ldr	r3, [r7, #8]
 800a986:	681a      	ldr	r2, [r3, #0]
 800a988:	69fb      	ldr	r3, [r7, #28]
 800a98a:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 800a98c:	69fb      	ldr	r3, [r7, #28]
 800a98e:	2200      	movs	r2, #0
 800a990:	729a      	strb	r2, [r3, #10]
 800a992:	2200      	movs	r2, #0
 800a994:	72da      	strb	r2, [r3, #11]
 800a996:	e008      	b.n	800a9aa <ip4_output_if_src+0xfe>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    iphdr = (struct ip_hdr *)p->payload;
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	685b      	ldr	r3, [r3, #4]
 800a99c:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 800a99e:	69fb      	ldr	r3, [r7, #28]
 800a9a0:	691b      	ldr	r3, [r3, #16]
 800a9a2:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 800a9a4:	f107 0314 	add.w	r3, r7, #20
 800a9a8:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 800a9aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9ac:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d00c      	beq.n	800a9cc <ip4_output_if_src+0x120>
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	891a      	ldrh	r2, [r3, #8]
 800a9b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9b8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a9ba:	429a      	cmp	r2, r3
 800a9bc:	d906      	bls.n	800a9cc <ip4_output_if_src+0x120>
    return ip4_frag(p, netif, dest);
 800a9be:	687a      	ldr	r2, [r7, #4]
 800a9c0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a9c2:	68f8      	ldr	r0, [r7, #12]
 800a9c4:	f000 fd08 	bl	800b3d8 <ip4_frag>
 800a9c8:	4603      	mov	r3, r0
 800a9ca:	e006      	b.n	800a9da <ip4_output_if_src+0x12e>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 800a9cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9ce:	695b      	ldr	r3, [r3, #20]
 800a9d0:	687a      	ldr	r2, [r7, #4]
 800a9d2:	68f9      	ldr	r1, [r7, #12]
 800a9d4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a9d6:	4798      	blx	r3
 800a9d8:	4603      	mov	r3, r0
}
 800a9da:	4618      	mov	r0, r3
 800a9dc:	3720      	adds	r7, #32
 800a9de:	46bd      	mov	sp, r7
 800a9e0:	bd80      	pop	{r7, pc}
 800a9e2:	bf00      	nop
 800a9e4:	08015790 	.word	0x08015790
 800a9e8:	08015804 	.word	0x08015804
 800a9ec:	08015810 	.word	0x08015810
 800a9f0:	08015838 	.word	0x08015838
 800a9f4:	20008518 	.word	0x20008518
 800a9f8:	080174c8 	.word	0x080174c8

0800a9fc <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 800a9fc:	b480      	push	{r7}
 800a9fe:	b085      	sub	sp, #20
 800aa00:	af00      	add	r7, sp, #0
 800aa02:	6078      	str	r0, [r7, #4]
 800aa04:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa10:	d002      	beq.n	800aa18 <ip4_addr_isbroadcast_u32+0x1c>
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d101      	bne.n	800aa1c <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 800aa18:	2301      	movs	r3, #1
 800aa1a:	e02a      	b.n	800aa72 <ip4_addr_isbroadcast_u32+0x76>
  /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 800aa1c:	683b      	ldr	r3, [r7, #0]
 800aa1e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800aa22:	f003 0302 	and.w	r3, r3, #2
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d101      	bne.n	800aa2e <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 800aa2a:	2300      	movs	r3, #0
 800aa2c:	e021      	b.n	800aa72 <ip4_addr_isbroadcast_u32+0x76>
  /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 800aa2e:	683b      	ldr	r3, [r7, #0]
 800aa30:	3304      	adds	r3, #4
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	687a      	ldr	r2, [r7, #4]
 800aa36:	429a      	cmp	r2, r3
 800aa38:	d101      	bne.n	800aa3e <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 800aa3a:	2300      	movs	r3, #0
 800aa3c:	e019      	b.n	800aa72 <ip4_addr_isbroadcast_u32+0x76>
  /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 800aa3e:	68fa      	ldr	r2, [r7, #12]
 800aa40:	683b      	ldr	r3, [r7, #0]
 800aa42:	3304      	adds	r3, #4
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	405a      	eors	r2, r3
 800aa48:	683b      	ldr	r3, [r7, #0]
 800aa4a:	3308      	adds	r3, #8
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	4013      	ands	r3, r2
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d10d      	bne.n	800aa70 <ip4_addr_isbroadcast_u32+0x74>
         /* ...and host identifier bits are all ones? =>... */
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 800aa54:	683b      	ldr	r3, [r7, #0]
 800aa56:	3308      	adds	r3, #8
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	43da      	mvns	r2, r3
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	401a      	ands	r2, r3
           (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 800aa60:	683b      	ldr	r3, [r7, #0]
 800aa62:	3308      	adds	r3, #8
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	43db      	mvns	r3, r3
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 800aa68:	429a      	cmp	r2, r3
 800aa6a:	d101      	bne.n	800aa70 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 800aa6c:	2301      	movs	r3, #1
 800aa6e:	e000      	b.n	800aa72 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 800aa70:	2300      	movs	r3, #0
  }
}
 800aa72:	4618      	mov	r0, r3
 800aa74:	3714      	adds	r7, #20
 800aa76:	46bd      	mov	sp, r7
 800aa78:	bc80      	pop	{r7}
 800aa7a:	4770      	bx	lr

0800aa7c <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 800aa7c:	b580      	push	{r7, lr}
 800aa7e:	b084      	sub	sp, #16
 800aa80:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 800aa82:	2300      	movs	r3, #0
 800aa84:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 800aa86:	4b12      	ldr	r3, [pc, #72]	; (800aad0 <ip_reass_tmr+0x54>)
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 800aa8c:	e018      	b.n	800aac0 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	7fdb      	ldrb	r3, [r3, #31]
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	d00b      	beq.n	800aaae <ip_reass_tmr+0x32>
      r->timer--;
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	7fdb      	ldrb	r3, [r3, #31]
 800aa9a:	3b01      	subs	r3, #1
 800aa9c:	b2da      	uxtb	r2, r3
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n",(u16_t)r->timer));
      prev = r;
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	60bb      	str	r3, [r7, #8]
      r = r->next;
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	60fb      	str	r3, [r7, #12]
 800aaac:	e008      	b.n	800aac0 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 800aab8:	68b9      	ldr	r1, [r7, #8]
 800aaba:	6878      	ldr	r0, [r7, #4]
 800aabc:	f000 f80a 	bl	800aad4 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d1e3      	bne.n	800aa8e <ip_reass_tmr+0x12>
     }
   }
}
 800aac6:	bf00      	nop
 800aac8:	bf00      	nop
 800aaca:	3710      	adds	r7, #16
 800aacc:	46bd      	mov	sp, r7
 800aace:	bd80      	pop	{r7, pc}
 800aad0:	2000851c 	.word	0x2000851c

0800aad4 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 800aad4:	b580      	push	{r7, lr}
 800aad6:	b088      	sub	sp, #32
 800aad8:	af00      	add	r7, sp, #0
 800aada:	6078      	str	r0, [r7, #4]
 800aadc:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 800aade:	2300      	movs	r3, #0
 800aae0:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 800aae2:	683a      	ldr	r2, [r7, #0]
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	429a      	cmp	r2, r3
 800aae8:	d105      	bne.n	800aaf6 <ip_reass_free_complete_datagram+0x22>
 800aaea:	4b45      	ldr	r3, [pc, #276]	; (800ac00 <ip_reass_free_complete_datagram+0x12c>)
 800aaec:	22ab      	movs	r2, #171	; 0xab
 800aaee:	4945      	ldr	r1, [pc, #276]	; (800ac04 <ip_reass_free_complete_datagram+0x130>)
 800aaf0:	4845      	ldr	r0, [pc, #276]	; (800ac08 <ip_reass_free_complete_datagram+0x134>)
 800aaf2:	f009 fb97 	bl	8014224 <iprintf>
  if (prev != NULL) {
 800aaf6:	683b      	ldr	r3, [r7, #0]
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d00a      	beq.n	800ab12 <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 800aafc:	683b      	ldr	r3, [r7, #0]
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	687a      	ldr	r2, [r7, #4]
 800ab02:	429a      	cmp	r2, r3
 800ab04:	d005      	beq.n	800ab12 <ip_reass_free_complete_datagram+0x3e>
 800ab06:	4b3e      	ldr	r3, [pc, #248]	; (800ac00 <ip_reass_free_complete_datagram+0x12c>)
 800ab08:	22ad      	movs	r2, #173	; 0xad
 800ab0a:	4940      	ldr	r1, [pc, #256]	; (800ac0c <ip_reass_free_complete_datagram+0x138>)
 800ab0c:	483e      	ldr	r0, [pc, #248]	; (800ac08 <ip_reass_free_complete_datagram+0x134>)
 800ab0e:	f009 fb89 	bl	8014224 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	685b      	ldr	r3, [r3, #4]
 800ab16:	685b      	ldr	r3, [r3, #4]
 800ab18:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 800ab1a:	697b      	ldr	r3, [r7, #20]
 800ab1c:	889b      	ldrh	r3, [r3, #4]
 800ab1e:	b29b      	uxth	r3, r3
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d12a      	bne.n	800ab7a <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	685b      	ldr	r3, [r3, #4]
 800ab28:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 800ab2a:	697b      	ldr	r3, [r7, #20]
 800ab2c:	681a      	ldr	r2, [r3, #0]
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 800ab32:	69bb      	ldr	r3, [r7, #24]
 800ab34:	6858      	ldr	r0, [r3, #4]
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	3308      	adds	r3, #8
 800ab3a:	2214      	movs	r2, #20
 800ab3c:	4619      	mov	r1, r3
 800ab3e:	f009 fc90 	bl	8014462 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 800ab42:	2101      	movs	r1, #1
 800ab44:	69b8      	ldr	r0, [r7, #24]
 800ab46:	f7ff fc4d 	bl	800a3e4 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 800ab4a:	69b8      	ldr	r0, [r7, #24]
 800ab4c:	f001 ff96 	bl	800ca7c <pbuf_clen>
 800ab50:	4603      	mov	r3, r0
 800ab52:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 800ab54:	8bfa      	ldrh	r2, [r7, #30]
 800ab56:	8a7b      	ldrh	r3, [r7, #18]
 800ab58:	4413      	add	r3, r2
 800ab5a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ab5e:	db05      	blt.n	800ab6c <ip_reass_free_complete_datagram+0x98>
 800ab60:	4b27      	ldr	r3, [pc, #156]	; (800ac00 <ip_reass_free_complete_datagram+0x12c>)
 800ab62:	22bc      	movs	r2, #188	; 0xbc
 800ab64:	492a      	ldr	r1, [pc, #168]	; (800ac10 <ip_reass_free_complete_datagram+0x13c>)
 800ab66:	4828      	ldr	r0, [pc, #160]	; (800ac08 <ip_reass_free_complete_datagram+0x134>)
 800ab68:	f009 fb5c 	bl	8014224 <iprintf>
    pbufs_freed += clen;
 800ab6c:	8bfa      	ldrh	r2, [r7, #30]
 800ab6e:	8a7b      	ldrh	r3, [r7, #18]
 800ab70:	4413      	add	r3, r2
 800ab72:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 800ab74:	69b8      	ldr	r0, [r7, #24]
 800ab76:	f001 fee7 	bl	800c948 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	685b      	ldr	r3, [r3, #4]
 800ab7e:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 800ab80:	e01f      	b.n	800abc2 <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 800ab82:	69bb      	ldr	r3, [r7, #24]
 800ab84:	685b      	ldr	r3, [r3, #4]
 800ab86:	617b      	str	r3, [r7, #20]
    pcur = p;
 800ab88:	69bb      	ldr	r3, [r7, #24]
 800ab8a:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 800ab8c:	697b      	ldr	r3, [r7, #20]
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 800ab92:	68f8      	ldr	r0, [r7, #12]
 800ab94:	f001 ff72 	bl	800ca7c <pbuf_clen>
 800ab98:	4603      	mov	r3, r0
 800ab9a:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 800ab9c:	8bfa      	ldrh	r2, [r7, #30]
 800ab9e:	8a7b      	ldrh	r3, [r7, #18]
 800aba0:	4413      	add	r3, r2
 800aba2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800aba6:	db05      	blt.n	800abb4 <ip_reass_free_complete_datagram+0xe0>
 800aba8:	4b15      	ldr	r3, [pc, #84]	; (800ac00 <ip_reass_free_complete_datagram+0x12c>)
 800abaa:	22cc      	movs	r2, #204	; 0xcc
 800abac:	4918      	ldr	r1, [pc, #96]	; (800ac10 <ip_reass_free_complete_datagram+0x13c>)
 800abae:	4816      	ldr	r0, [pc, #88]	; (800ac08 <ip_reass_free_complete_datagram+0x134>)
 800abb0:	f009 fb38 	bl	8014224 <iprintf>
    pbufs_freed += clen;
 800abb4:	8bfa      	ldrh	r2, [r7, #30]
 800abb6:	8a7b      	ldrh	r3, [r7, #18]
 800abb8:	4413      	add	r3, r2
 800abba:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 800abbc:	68f8      	ldr	r0, [r7, #12]
 800abbe:	f001 fec3 	bl	800c948 <pbuf_free>
  while (p != NULL) {
 800abc2:	69bb      	ldr	r3, [r7, #24]
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d1dc      	bne.n	800ab82 <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 800abc8:	6839      	ldr	r1, [r7, #0]
 800abca:	6878      	ldr	r0, [r7, #4]
 800abcc:	f000 f8c2 	bl	800ad54 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= pbufs_freed);
 800abd0:	4b10      	ldr	r3, [pc, #64]	; (800ac14 <ip_reass_free_complete_datagram+0x140>)
 800abd2:	881b      	ldrh	r3, [r3, #0]
 800abd4:	8bfa      	ldrh	r2, [r7, #30]
 800abd6:	429a      	cmp	r2, r3
 800abd8:	d905      	bls.n	800abe6 <ip_reass_free_complete_datagram+0x112>
 800abda:	4b09      	ldr	r3, [pc, #36]	; (800ac00 <ip_reass_free_complete_datagram+0x12c>)
 800abdc:	22d2      	movs	r2, #210	; 0xd2
 800abde:	490e      	ldr	r1, [pc, #56]	; (800ac18 <ip_reass_free_complete_datagram+0x144>)
 800abe0:	4809      	ldr	r0, [pc, #36]	; (800ac08 <ip_reass_free_complete_datagram+0x134>)
 800abe2:	f009 fb1f 	bl	8014224 <iprintf>
  ip_reass_pbufcount -= pbufs_freed;
 800abe6:	4b0b      	ldr	r3, [pc, #44]	; (800ac14 <ip_reass_free_complete_datagram+0x140>)
 800abe8:	881a      	ldrh	r2, [r3, #0]
 800abea:	8bfb      	ldrh	r3, [r7, #30]
 800abec:	1ad3      	subs	r3, r2, r3
 800abee:	b29a      	uxth	r2, r3
 800abf0:	4b08      	ldr	r3, [pc, #32]	; (800ac14 <ip_reass_free_complete_datagram+0x140>)
 800abf2:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 800abf4:	8bfb      	ldrh	r3, [r7, #30]
}
 800abf6:	4618      	mov	r0, r3
 800abf8:	3720      	adds	r7, #32
 800abfa:	46bd      	mov	sp, r7
 800abfc:	bd80      	pop	{r7, pc}
 800abfe:	bf00      	nop
 800ac00:	08015868 	.word	0x08015868
 800ac04:	080158e0 	.word	0x080158e0
 800ac08:	080158ec 	.word	0x080158ec
 800ac0c:	08015914 	.word	0x08015914
 800ac10:	08015928 	.word	0x08015928
 800ac14:	20008520 	.word	0x20008520
 800ac18:	08015948 	.word	0x08015948

0800ac1c <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 800ac1c:	b580      	push	{r7, lr}
 800ac1e:	b08a      	sub	sp, #40	; 0x28
 800ac20:	af00      	add	r7, sp, #0
 800ac22:	6078      	str	r0, [r7, #4]
 800ac24:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 800ac26:	2300      	movs	r3, #0
 800ac28:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 800ac2a:	2300      	movs	r3, #0
 800ac2c:	623b      	str	r3, [r7, #32]
    prev = NULL;
 800ac2e:	2300      	movs	r3, #0
 800ac30:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 800ac32:	2300      	movs	r3, #0
 800ac34:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 800ac36:	2300      	movs	r3, #0
 800ac38:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 800ac3a:	4b28      	ldr	r3, [pc, #160]	; (800acdc <ip_reass_remove_oldest_datagram+0xc0>)
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 800ac40:	e030      	b.n	800aca4 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 800ac42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac44:	695a      	ldr	r2, [r3, #20]
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	68db      	ldr	r3, [r3, #12]
 800ac4a:	429a      	cmp	r2, r3
 800ac4c:	d10c      	bne.n	800ac68 <ip_reass_remove_oldest_datagram+0x4c>
 800ac4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac50:	699a      	ldr	r2, [r3, #24]
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	691b      	ldr	r3, [r3, #16]
 800ac56:	429a      	cmp	r2, r3
 800ac58:	d106      	bne.n	800ac68 <ip_reass_remove_oldest_datagram+0x4c>
 800ac5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac5c:	899a      	ldrh	r2, [r3, #12]
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	889b      	ldrh	r3, [r3, #4]
 800ac62:	b29b      	uxth	r3, r3
 800ac64:	429a      	cmp	r2, r3
 800ac66:	d014      	beq.n	800ac92 <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 800ac68:	693b      	ldr	r3, [r7, #16]
 800ac6a:	3301      	adds	r3, #1
 800ac6c:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 800ac6e:	6a3b      	ldr	r3, [r7, #32]
 800ac70:	2b00      	cmp	r3, #0
 800ac72:	d104      	bne.n	800ac7e <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 800ac74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac76:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 800ac78:	69fb      	ldr	r3, [r7, #28]
 800ac7a:	61bb      	str	r3, [r7, #24]
 800ac7c:	e009      	b.n	800ac92 <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 800ac7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac80:	7fda      	ldrb	r2, [r3, #31]
 800ac82:	6a3b      	ldr	r3, [r7, #32]
 800ac84:	7fdb      	ldrb	r3, [r3, #31]
 800ac86:	429a      	cmp	r2, r3
 800ac88:	d803      	bhi.n	800ac92 <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 800ac8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac8c:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 800ac8e:	69fb      	ldr	r3, [r7, #28]
 800ac90:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 800ac92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d001      	beq.n	800ac9e <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 800ac9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac9c:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 800ac9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 800aca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d1cb      	bne.n	800ac42 <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 800acaa:	6a3b      	ldr	r3, [r7, #32]
 800acac:	2b00      	cmp	r3, #0
 800acae:	d008      	beq.n	800acc2 <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 800acb0:	69b9      	ldr	r1, [r7, #24]
 800acb2:	6a38      	ldr	r0, [r7, #32]
 800acb4:	f7ff ff0e 	bl	800aad4 <ip_reass_free_complete_datagram>
 800acb8:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 800acba:	697a      	ldr	r2, [r7, #20]
 800acbc:	68fb      	ldr	r3, [r7, #12]
 800acbe:	4413      	add	r3, r2
 800acc0:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 800acc2:	697a      	ldr	r2, [r7, #20]
 800acc4:	683b      	ldr	r3, [r7, #0]
 800acc6:	429a      	cmp	r2, r3
 800acc8:	da02      	bge.n	800acd0 <ip_reass_remove_oldest_datagram+0xb4>
 800acca:	693b      	ldr	r3, [r7, #16]
 800accc:	2b01      	cmp	r3, #1
 800acce:	dcac      	bgt.n	800ac2a <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 800acd0:	697b      	ldr	r3, [r7, #20]
}
 800acd2:	4618      	mov	r0, r3
 800acd4:	3728      	adds	r7, #40	; 0x28
 800acd6:	46bd      	mov	sp, r7
 800acd8:	bd80      	pop	{r7, pc}
 800acda:	bf00      	nop
 800acdc:	2000851c 	.word	0x2000851c

0800ace0 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata*
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 800ace0:	b580      	push	{r7, lr}
 800ace2:	b084      	sub	sp, #16
 800ace4:	af00      	add	r7, sp, #0
 800ace6:	6078      	str	r0, [r7, #4]
 800ace8:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 800acea:	2004      	movs	r0, #4
 800acec:	f001 f842 	bl	800bd74 <memp_malloc>
 800acf0:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d110      	bne.n	800ad1a <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 800acf8:	6839      	ldr	r1, [r7, #0]
 800acfa:	6878      	ldr	r0, [r7, #4]
 800acfc:	f7ff ff8e 	bl	800ac1c <ip_reass_remove_oldest_datagram>
 800ad00:	4602      	mov	r2, r0
 800ad02:	683b      	ldr	r3, [r7, #0]
 800ad04:	4293      	cmp	r3, r2
 800ad06:	dc03      	bgt.n	800ad10 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 800ad08:	2004      	movs	r0, #4
 800ad0a:	f001 f833 	bl	800bd74 <memp_malloc>
 800ad0e:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d101      	bne.n	800ad1a <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG,("Failed to alloc reassdata struct\n"));
      return NULL;
 800ad16:	2300      	movs	r3, #0
 800ad18:	e016      	b.n	800ad48 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 800ad1a:	2220      	movs	r2, #32
 800ad1c:	2100      	movs	r1, #0
 800ad1e:	68f8      	ldr	r0, [r7, #12]
 800ad20:	f009 fae5 	bl	80142ee <memset>
  ipr->timer = IP_REASS_MAXAGE;
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	2203      	movs	r2, #3
 800ad28:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 800ad2a:	4b09      	ldr	r3, [pc, #36]	; (800ad50 <ip_reass_enqueue_new_datagram+0x70>)
 800ad2c:	681a      	ldr	r2, [r3, #0]
 800ad2e:	68fb      	ldr	r3, [r7, #12]
 800ad30:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 800ad32:	4a07      	ldr	r2, [pc, #28]	; (800ad50 <ip_reass_enqueue_new_datagram+0x70>)
 800ad34:	68fb      	ldr	r3, [r7, #12]
 800ad36:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	3308      	adds	r3, #8
 800ad3c:	2214      	movs	r2, #20
 800ad3e:	6879      	ldr	r1, [r7, #4]
 800ad40:	4618      	mov	r0, r3
 800ad42:	f009 fb8e 	bl	8014462 <memcpy>
  return ipr;
 800ad46:	68fb      	ldr	r3, [r7, #12]
}
 800ad48:	4618      	mov	r0, r3
 800ad4a:	3710      	adds	r7, #16
 800ad4c:	46bd      	mov	sp, r7
 800ad4e:	bd80      	pop	{r7, pc}
 800ad50:	2000851c 	.word	0x2000851c

0800ad54 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 800ad54:	b580      	push	{r7, lr}
 800ad56:	b082      	sub	sp, #8
 800ad58:	af00      	add	r7, sp, #0
 800ad5a:	6078      	str	r0, [r7, #4]
 800ad5c:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 800ad5e:	4b10      	ldr	r3, [pc, #64]	; (800ada0 <ip_reass_dequeue_datagram+0x4c>)
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	687a      	ldr	r2, [r7, #4]
 800ad64:	429a      	cmp	r2, r3
 800ad66:	d104      	bne.n	800ad72 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	4a0c      	ldr	r2, [pc, #48]	; (800ada0 <ip_reass_dequeue_datagram+0x4c>)
 800ad6e:	6013      	str	r3, [r2, #0]
 800ad70:	e00d      	b.n	800ad8e <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 800ad72:	683b      	ldr	r3, [r7, #0]
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d106      	bne.n	800ad86 <ip_reass_dequeue_datagram+0x32>
 800ad78:	4b0a      	ldr	r3, [pc, #40]	; (800ada4 <ip_reass_dequeue_datagram+0x50>)
 800ad7a:	f240 1245 	movw	r2, #325	; 0x145
 800ad7e:	490a      	ldr	r1, [pc, #40]	; (800ada8 <ip_reass_dequeue_datagram+0x54>)
 800ad80:	480a      	ldr	r0, [pc, #40]	; (800adac <ip_reass_dequeue_datagram+0x58>)
 800ad82:	f009 fa4f 	bl	8014224 <iprintf>
    prev->next = ipr->next;
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	681a      	ldr	r2, [r3, #0]
 800ad8a:	683b      	ldr	r3, [r7, #0]
 800ad8c:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 800ad8e:	6879      	ldr	r1, [r7, #4]
 800ad90:	2004      	movs	r0, #4
 800ad92:	f001 f841 	bl	800be18 <memp_free>
}
 800ad96:	bf00      	nop
 800ad98:	3708      	adds	r7, #8
 800ad9a:	46bd      	mov	sp, r7
 800ad9c:	bd80      	pop	{r7, pc}
 800ad9e:	bf00      	nop
 800ada0:	2000851c 	.word	0x2000851c
 800ada4:	08015868 	.word	0x08015868
 800ada8:	08015964 	.word	0x08015964
 800adac:	080158ec 	.word	0x080158ec

0800adb0 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 800adb0:	b580      	push	{r7, lr}
 800adb2:	b08c      	sub	sp, #48	; 0x30
 800adb4:	af00      	add	r7, sp, #0
 800adb6:	60f8      	str	r0, [r7, #12]
 800adb8:	60b9      	str	r1, [r7, #8]
 800adba:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev=NULL;
 800adbc:	2300      	movs	r3, #0
 800adbe:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  struct ip_hdr *fraghdr;
  int valid = 1;
 800adc0:	2301      	movs	r3, #1
 800adc2:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr*)new_p->payload;
 800adc4:	68bb      	ldr	r3, [r7, #8]
 800adc6:	685b      	ldr	r3, [r3, #4]
 800adc8:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 800adca:	69fb      	ldr	r3, [r7, #28]
 800adcc:	885b      	ldrh	r3, [r3, #2]
 800adce:	b29b      	uxth	r3, r3
 800add0:	4618      	mov	r0, r3
 800add2:	f7fe fa09 	bl	80091e8 <lwip_htons>
 800add6:	4603      	mov	r3, r0
 800add8:	461a      	mov	r2, r3
 800adda:	69fb      	ldr	r3, [r7, #28]
 800addc:	781b      	ldrb	r3, [r3, #0]
 800adde:	b29b      	uxth	r3, r3
 800ade0:	f003 030f 	and.w	r3, r3, #15
 800ade4:	b29b      	uxth	r3, r3
 800ade6:	009b      	lsls	r3, r3, #2
 800ade8:	b29b      	uxth	r3, r3
 800adea:	1ad3      	subs	r3, r2, r3
 800adec:	837b      	strh	r3, [r7, #26]
  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 800adee:	69fb      	ldr	r3, [r7, #28]
 800adf0:	88db      	ldrh	r3, [r3, #6]
 800adf2:	b29b      	uxth	r3, r3
 800adf4:	4618      	mov	r0, r3
 800adf6:	f7fe f9f7 	bl	80091e8 <lwip_htons>
 800adfa:	4603      	mov	r3, r0
 800adfc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ae00:	b29b      	uxth	r3, r3
 800ae02:	00db      	lsls	r3, r3, #3
 800ae04:	833b      	strh	r3, [r7, #24]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper*)new_p->payload;
 800ae06:	68bb      	ldr	r3, [r7, #8]
 800ae08:	685b      	ldr	r3, [r3, #4]
 800ae0a:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 800ae0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae0e:	2200      	movs	r2, #0
 800ae10:	701a      	strb	r2, [r3, #0]
 800ae12:	2200      	movs	r2, #0
 800ae14:	705a      	strb	r2, [r3, #1]
 800ae16:	2200      	movs	r2, #0
 800ae18:	709a      	strb	r2, [r3, #2]
 800ae1a:	2200      	movs	r2, #0
 800ae1c:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 800ae1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae20:	8b3a      	ldrh	r2, [r7, #24]
 800ae22:	809a      	strh	r2, [r3, #4]
  iprh->end = offset + len;
 800ae24:	8b3a      	ldrh	r2, [r7, #24]
 800ae26:	8b7b      	ldrh	r3, [r7, #26]
 800ae28:	4413      	add	r3, r2
 800ae2a:	b29a      	uxth	r2, r3
 800ae2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae2e:	80da      	strh	r2, [r3, #6]

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	685b      	ldr	r3, [r3, #4]
 800ae34:	627b      	str	r3, [r7, #36]	; 0x24
 800ae36:	e061      	b.n	800aefc <ip_reass_chain_frag_into_datagram_and_validate+0x14c>
    iprh_tmp = (struct ip_reass_helper*)q->payload;
 800ae38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae3a:	685b      	ldr	r3, [r3, #4]
 800ae3c:	617b      	str	r3, [r7, #20]
    if (iprh->start < iprh_tmp->start) {
 800ae3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae40:	889b      	ldrh	r3, [r3, #4]
 800ae42:	b29a      	uxth	r2, r3
 800ae44:	697b      	ldr	r3, [r7, #20]
 800ae46:	889b      	ldrh	r3, [r3, #4]
 800ae48:	b29b      	uxth	r3, r3
 800ae4a:	429a      	cmp	r2, r3
 800ae4c:	d232      	bcs.n	800aeb4 <ip_reass_chain_frag_into_datagram_and_validate+0x104>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 800ae4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ae52:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 800ae54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d01f      	beq.n	800ae9a <ip_reass_chain_frag_into_datagram_and_validate+0xea>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 800ae5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae5c:	889b      	ldrh	r3, [r3, #4]
 800ae5e:	b29a      	uxth	r2, r3
 800ae60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae62:	88db      	ldrh	r3, [r3, #6]
 800ae64:	b29b      	uxth	r3, r3
 800ae66:	429a      	cmp	r2, r3
 800ae68:	f0c0 80e3 	bcc.w	800b032 <ip_reass_chain_frag_into_datagram_and_validate+0x282>
 800ae6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae6e:	88db      	ldrh	r3, [r3, #6]
 800ae70:	b29a      	uxth	r2, r3
 800ae72:	697b      	ldr	r3, [r7, #20]
 800ae74:	889b      	ldrh	r3, [r3, #4]
 800ae76:	b29b      	uxth	r3, r3
 800ae78:	429a      	cmp	r2, r3
 800ae7a:	f200 80da 	bhi.w	800b032 <ip_reass_chain_frag_into_datagram_and_validate+0x282>
          /* fragment overlaps with previous or following, throw away */
          goto freepbuf;
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 800ae7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae80:	68ba      	ldr	r2, [r7, #8]
 800ae82:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 800ae84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae86:	88db      	ldrh	r3, [r3, #6]
 800ae88:	b29a      	uxth	r2, r3
 800ae8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae8c:	889b      	ldrh	r3, [r3, #4]
 800ae8e:	b29b      	uxth	r3, r3
 800ae90:	429a      	cmp	r2, r3
 800ae92:	d037      	beq.n	800af04 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 800ae94:	2300      	movs	r3, #0
 800ae96:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 800ae98:	e034      	b.n	800af04 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
        if (iprh->end > iprh_tmp->start) {
 800ae9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae9c:	88db      	ldrh	r3, [r3, #6]
 800ae9e:	b29a      	uxth	r2, r3
 800aea0:	697b      	ldr	r3, [r7, #20]
 800aea2:	889b      	ldrh	r3, [r3, #4]
 800aea4:	b29b      	uxth	r3, r3
 800aea6:	429a      	cmp	r2, r3
 800aea8:	f200 80c5 	bhi.w	800b036 <ip_reass_chain_frag_into_datagram_and_validate+0x286>
        ipr->p = new_p;
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	68ba      	ldr	r2, [r7, #8]
 800aeb0:	605a      	str	r2, [r3, #4]
      break;
 800aeb2:	e027      	b.n	800af04 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
    } else if (iprh->start == iprh_tmp->start) {
 800aeb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aeb6:	889b      	ldrh	r3, [r3, #4]
 800aeb8:	b29a      	uxth	r2, r3
 800aeba:	697b      	ldr	r3, [r7, #20]
 800aebc:	889b      	ldrh	r3, [r3, #4]
 800aebe:	b29b      	uxth	r3, r3
 800aec0:	429a      	cmp	r2, r3
 800aec2:	f000 80ba 	beq.w	800b03a <ip_reass_chain_frag_into_datagram_and_validate+0x28a>
      /* received the same datagram twice: no need to keep the datagram */
      goto freepbuf;
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 800aec6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aec8:	889b      	ldrh	r3, [r3, #4]
 800aeca:	b29a      	uxth	r2, r3
 800aecc:	697b      	ldr	r3, [r7, #20]
 800aece:	88db      	ldrh	r3, [r3, #6]
 800aed0:	b29b      	uxth	r3, r3
 800aed2:	429a      	cmp	r2, r3
 800aed4:	f0c0 80b3 	bcc.w	800b03e <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
      /* overlap: no need to keep the new datagram */
      goto freepbuf;
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 800aed8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d009      	beq.n	800aef2 <ip_reass_chain_frag_into_datagram_and_validate+0x142>
        if (iprh_prev->end != iprh_tmp->start) {
 800aede:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aee0:	88db      	ldrh	r3, [r3, #6]
 800aee2:	b29a      	uxth	r2, r3
 800aee4:	697b      	ldr	r3, [r7, #20]
 800aee6:	889b      	ldrh	r3, [r3, #4]
 800aee8:	b29b      	uxth	r3, r3
 800aeea:	429a      	cmp	r2, r3
 800aeec:	d001      	beq.n	800aef2 <ip_reass_chain_frag_into_datagram_and_validate+0x142>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 800aeee:	2300      	movs	r3, #0
 800aef0:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 800aef2:	697b      	ldr	r3, [r7, #20]
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 800aef8:	697b      	ldr	r3, [r7, #20]
 800aefa:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 800aefc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d19a      	bne.n	800ae38 <ip_reass_chain_frag_into_datagram_and_validate+0x88>
 800af02:	e000      	b.n	800af06 <ip_reass_chain_frag_into_datagram_and_validate+0x156>
      break;
 800af04:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 800af06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d12d      	bne.n	800af68 <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
    if (iprh_prev != NULL) {
 800af0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af0e:	2b00      	cmp	r3, #0
 800af10:	d01c      	beq.n	800af4c <ip_reass_chain_frag_into_datagram_and_validate+0x19c>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 800af12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af14:	88db      	ldrh	r3, [r3, #6]
 800af16:	b29a      	uxth	r2, r3
 800af18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af1a:	889b      	ldrh	r3, [r3, #4]
 800af1c:	b29b      	uxth	r3, r3
 800af1e:	429a      	cmp	r2, r3
 800af20:	d906      	bls.n	800af30 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
 800af22:	4b51      	ldr	r3, [pc, #324]	; (800b068 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 800af24:	f240 12ab 	movw	r2, #427	; 0x1ab
 800af28:	4950      	ldr	r1, [pc, #320]	; (800b06c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 800af2a:	4851      	ldr	r0, [pc, #324]	; (800b070 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 800af2c:	f009 f97a 	bl	8014224 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 800af30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af32:	68ba      	ldr	r2, [r7, #8]
 800af34:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 800af36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af38:	88db      	ldrh	r3, [r3, #6]
 800af3a:	b29a      	uxth	r2, r3
 800af3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af3e:	889b      	ldrh	r3, [r3, #4]
 800af40:	b29b      	uxth	r3, r3
 800af42:	429a      	cmp	r2, r3
 800af44:	d010      	beq.n	800af68 <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
        valid = 0;
 800af46:	2300      	movs	r3, #0
 800af48:	623b      	str	r3, [r7, #32]
 800af4a:	e00d      	b.n	800af68 <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 800af4c:	68fb      	ldr	r3, [r7, #12]
 800af4e:	685b      	ldr	r3, [r3, #4]
 800af50:	2b00      	cmp	r3, #0
 800af52:	d006      	beq.n	800af62 <ip_reass_chain_frag_into_datagram_and_validate+0x1b2>
 800af54:	4b44      	ldr	r3, [pc, #272]	; (800b068 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 800af56:	f240 12b3 	movw	r2, #435	; 0x1b3
 800af5a:	4946      	ldr	r1, [pc, #280]	; (800b074 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 800af5c:	4844      	ldr	r0, [pc, #272]	; (800b070 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 800af5e:	f009 f961 	bl	8014224 <iprintf>
        ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	68ba      	ldr	r2, [r7, #8]
 800af66:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d105      	bne.n	800af7a <ip_reass_chain_frag_into_datagram_and_validate+0x1ca>
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	7f9b      	ldrb	r3, [r3, #30]
 800af72:	f003 0301 	and.w	r3, r3, #1
 800af76:	2b00      	cmp	r3, #0
 800af78:	d059      	beq.n	800b02e <ip_reass_chain_frag_into_datagram_and_validate+0x27e>
    /* and had no holes so far */
    if (valid) {
 800af7a:	6a3b      	ldr	r3, [r7, #32]
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d04f      	beq.n	800b020 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper*)ipr->p->payload)->start != 0)) {
 800af80:	68fb      	ldr	r3, [r7, #12]
 800af82:	685b      	ldr	r3, [r3, #4]
 800af84:	2b00      	cmp	r3, #0
 800af86:	d006      	beq.n	800af96 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 800af88:	68fb      	ldr	r3, [r7, #12]
 800af8a:	685b      	ldr	r3, [r3, #4]
 800af8c:	685b      	ldr	r3, [r3, #4]
 800af8e:	889b      	ldrh	r3, [r3, #4]
 800af90:	b29b      	uxth	r3, r3
 800af92:	2b00      	cmp	r3, #0
 800af94:	d002      	beq.n	800af9c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 800af96:	2300      	movs	r3, #0
 800af98:	623b      	str	r3, [r7, #32]
 800af9a:	e041      	b.n	800b020 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 800af9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af9e:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 800afa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 800afa6:	e012      	b.n	800afce <ip_reass_chain_frag_into_datagram_and_validate+0x21e>
          iprh = (struct ip_reass_helper*)q->payload;
 800afa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afaa:	685b      	ldr	r3, [r3, #4]
 800afac:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 800afae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afb0:	88db      	ldrh	r3, [r3, #6]
 800afb2:	b29a      	uxth	r2, r3
 800afb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800afb6:	889b      	ldrh	r3, [r3, #4]
 800afb8:	b29b      	uxth	r3, r3
 800afba:	429a      	cmp	r2, r3
 800afbc:	d002      	beq.n	800afc4 <ip_reass_chain_frag_into_datagram_and_validate+0x214>
            valid = 0;
 800afbe:	2300      	movs	r3, #0
 800afc0:	623b      	str	r3, [r7, #32]
            break;
 800afc2:	e007      	b.n	800afd4 <ip_reass_chain_frag_into_datagram_and_validate+0x224>
          }
          iprh_prev = iprh;
 800afc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800afc6:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 800afc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 800afce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d1e9      	bne.n	800afa8 <ip_reass_chain_frag_into_datagram_and_validate+0x1f8>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 800afd4:	6a3b      	ldr	r3, [r7, #32]
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d022      	beq.n	800b020 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	685b      	ldr	r3, [r3, #4]
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d106      	bne.n	800aff0 <ip_reass_chain_frag_into_datagram_and_validate+0x240>
 800afe2:	4b21      	ldr	r3, [pc, #132]	; (800b068 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 800afe4:	f44f 72ea 	mov.w	r2, #468	; 0x1d4
 800afe8:	4923      	ldr	r1, [pc, #140]	; (800b078 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 800afea:	4821      	ldr	r0, [pc, #132]	; (800b070 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 800afec:	f009 f91a 	bl	8014224 <iprintf>
          LWIP_ASSERT("sanity check",
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	685b      	ldr	r3, [r3, #4]
 800aff4:	685b      	ldr	r3, [r3, #4]
 800aff6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800aff8:	429a      	cmp	r2, r3
 800affa:	d106      	bne.n	800b00a <ip_reass_chain_frag_into_datagram_and_validate+0x25a>
 800affc:	4b1a      	ldr	r3, [pc, #104]	; (800b068 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 800affe:	f240 12d5 	movw	r2, #469	; 0x1d5
 800b002:	491d      	ldr	r1, [pc, #116]	; (800b078 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 800b004:	481a      	ldr	r0, [pc, #104]	; (800b070 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 800b006:	f009 f90d 	bl	8014224 <iprintf>
            ((struct ip_reass_helper*)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 800b00a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b00c:	681b      	ldr	r3, [r3, #0]
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d006      	beq.n	800b020 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
 800b012:	4b15      	ldr	r3, [pc, #84]	; (800b068 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 800b014:	f240 12d7 	movw	r2, #471	; 0x1d7
 800b018:	4918      	ldr	r1, [pc, #96]	; (800b07c <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 800b01a:	4815      	ldr	r0, [pc, #84]	; (800b070 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 800b01c:	f009 f902 	bl	8014224 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 800b020:	6a3b      	ldr	r3, [r7, #32]
 800b022:	2b00      	cmp	r3, #0
 800b024:	bf14      	ite	ne
 800b026:	2301      	movne	r3, #1
 800b028:	2300      	moveq	r3, #0
 800b02a:	b2db      	uxtb	r3, r3
 800b02c:	e018      	b.n	800b060 <ip_reass_chain_frag_into_datagram_and_validate+0x2b0>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 800b02e:	2300      	movs	r3, #0
 800b030:	e016      	b.n	800b060 <ip_reass_chain_frag_into_datagram_and_validate+0x2b0>
          goto freepbuf;
 800b032:	bf00      	nop
 800b034:	e004      	b.n	800b040 <ip_reass_chain_frag_into_datagram_and_validate+0x290>
          goto freepbuf;
 800b036:	bf00      	nop
 800b038:	e002      	b.n	800b040 <ip_reass_chain_frag_into_datagram_and_validate+0x290>
      goto freepbuf;
 800b03a:	bf00      	nop
 800b03c:	e000      	b.n	800b040 <ip_reass_chain_frag_into_datagram_and_validate+0x290>
      goto freepbuf;
 800b03e:	bf00      	nop
#if IP_REASS_CHECK_OVERLAP
freepbuf:
  ip_reass_pbufcount -= pbuf_clen(new_p);
 800b040:	68b8      	ldr	r0, [r7, #8]
 800b042:	f001 fd1b 	bl	800ca7c <pbuf_clen>
 800b046:	4603      	mov	r3, r0
 800b048:	461a      	mov	r2, r3
 800b04a:	4b0d      	ldr	r3, [pc, #52]	; (800b080 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 800b04c:	881b      	ldrh	r3, [r3, #0]
 800b04e:	1a9b      	subs	r3, r3, r2
 800b050:	b29a      	uxth	r2, r3
 800b052:	4b0b      	ldr	r3, [pc, #44]	; (800b080 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 800b054:	801a      	strh	r2, [r3, #0]
  pbuf_free(new_p);
 800b056:	68b8      	ldr	r0, [r7, #8]
 800b058:	f001 fc76 	bl	800c948 <pbuf_free>
  return IP_REASS_VALIDATE_PBUF_DROPPED;
 800b05c:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* IP_REASS_CHECK_OVERLAP */
}
 800b060:	4618      	mov	r0, r3
 800b062:	3730      	adds	r7, #48	; 0x30
 800b064:	46bd      	mov	sp, r7
 800b066:	bd80      	pop	{r7, pc}
 800b068:	08015868 	.word	0x08015868
 800b06c:	08015980 	.word	0x08015980
 800b070:	080158ec 	.word	0x080158ec
 800b074:	080159a0 	.word	0x080159a0
 800b078:	080159d8 	.word	0x080159d8
 800b07c:	080159e8 	.word	0x080159e8
 800b080:	20008520 	.word	0x20008520

0800b084 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 800b084:	b580      	push	{r7, lr}
 800b086:	b08e      	sub	sp, #56	; 0x38
 800b088:	af00      	add	r7, sp, #0
 800b08a:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr*)p->payload;
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	685b      	ldr	r3, [r3, #4]
 800b090:	62bb      	str	r3, [r7, #40]	; 0x28

  if ((IPH_HL(fraghdr) * 4) != IP_HLEN) {
 800b092:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b094:	781b      	ldrb	r3, [r3, #0]
 800b096:	f003 030f 	and.w	r3, r3, #15
 800b09a:	2b05      	cmp	r3, #5
 800b09c:	f040 8131 	bne.w	800b302 <ip4_reass+0x27e>
    LWIP_DEBUGF(IP_REASS_DEBUG,("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 800b0a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0a2:	88db      	ldrh	r3, [r3, #6]
 800b0a4:	b29b      	uxth	r3, r3
 800b0a6:	4618      	mov	r0, r3
 800b0a8:	f7fe f89e 	bl	80091e8 <lwip_htons>
 800b0ac:	4603      	mov	r3, r0
 800b0ae:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b0b2:	b29b      	uxth	r3, r3
 800b0b4:	00db      	lsls	r3, r3, #3
 800b0b6:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 800b0b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0ba:	885b      	ldrh	r3, [r3, #2]
 800b0bc:	b29b      	uxth	r3, r3
 800b0be:	4618      	mov	r0, r3
 800b0c0:	f7fe f892 	bl	80091e8 <lwip_htons>
 800b0c4:	4603      	mov	r3, r0
 800b0c6:	461a      	mov	r2, r3
 800b0c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0ca:	781b      	ldrb	r3, [r3, #0]
 800b0cc:	b29b      	uxth	r3, r3
 800b0ce:	f003 030f 	and.w	r3, r3, #15
 800b0d2:	b29b      	uxth	r3, r3
 800b0d4:	009b      	lsls	r3, r3, #2
 800b0d6:	b29b      	uxth	r3, r3
 800b0d8:	1ad3      	subs	r3, r2, r3
 800b0da:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 800b0dc:	6878      	ldr	r0, [r7, #4]
 800b0de:	f001 fccd 	bl	800ca7c <pbuf_clen>
 800b0e2:	4603      	mov	r3, r0
 800b0e4:	847b      	strh	r3, [r7, #34]	; 0x22
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 800b0e6:	4b8e      	ldr	r3, [pc, #568]	; (800b320 <ip4_reass+0x29c>)
 800b0e8:	881b      	ldrh	r3, [r3, #0]
 800b0ea:	461a      	mov	r2, r3
 800b0ec:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b0ee:	4413      	add	r3, r2
 800b0f0:	2b0a      	cmp	r3, #10
 800b0f2:	dd10      	ble.n	800b116 <ip4_reass+0x92>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 800b0f4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b0f6:	4619      	mov	r1, r3
 800b0f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b0fa:	f7ff fd8f 	bl	800ac1c <ip_reass_remove_oldest_datagram>
 800b0fe:	4603      	mov	r3, r0
 800b100:	2b00      	cmp	r3, #0
 800b102:	f000 8100 	beq.w	800b306 <ip4_reass+0x282>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 800b106:	4b86      	ldr	r3, [pc, #536]	; (800b320 <ip4_reass+0x29c>)
 800b108:	881b      	ldrh	r3, [r3, #0]
 800b10a:	461a      	mov	r2, r3
 800b10c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b10e:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 800b110:	2b0a      	cmp	r3, #10
 800b112:	f300 80f8 	bgt.w	800b306 <ip4_reass+0x282>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 800b116:	4b83      	ldr	r3, [pc, #524]	; (800b324 <ip4_reass+0x2a0>)
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	633b      	str	r3, [r7, #48]	; 0x30
 800b11c:	e015      	b.n	800b14a <ip4_reass+0xc6>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 800b11e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b120:	695a      	ldr	r2, [r3, #20]
 800b122:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b124:	68db      	ldr	r3, [r3, #12]
 800b126:	429a      	cmp	r2, r3
 800b128:	d10c      	bne.n	800b144 <ip4_reass+0xc0>
 800b12a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b12c:	699a      	ldr	r2, [r3, #24]
 800b12e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b130:	691b      	ldr	r3, [r3, #16]
 800b132:	429a      	cmp	r2, r3
 800b134:	d106      	bne.n	800b144 <ip4_reass+0xc0>
 800b136:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b138:	899a      	ldrh	r2, [r3, #12]
 800b13a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b13c:	889b      	ldrh	r3, [r3, #4]
 800b13e:	b29b      	uxth	r3, r3
 800b140:	429a      	cmp	r2, r3
 800b142:	d006      	beq.n	800b152 <ip4_reass+0xce>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 800b144:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	633b      	str	r3, [r7, #48]	; 0x30
 800b14a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d1e6      	bne.n	800b11e <ip4_reass+0x9a>
 800b150:	e000      	b.n	800b154 <ip4_reass+0xd0>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
        lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 800b152:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 800b154:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b156:	2b00      	cmp	r3, #0
 800b158:	d109      	bne.n	800b16e <ip4_reass+0xea>
  /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 800b15a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b15c:	4619      	mov	r1, r3
 800b15e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b160:	f7ff fdbe 	bl	800ace0 <ip_reass_enqueue_new_datagram>
 800b164:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 800b166:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d11c      	bne.n	800b1a6 <ip4_reass+0x122>
      goto nullreturn;
 800b16c:	e0d0      	b.n	800b310 <ip4_reass+0x28c>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 800b16e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b170:	88db      	ldrh	r3, [r3, #6]
 800b172:	b29b      	uxth	r3, r3
 800b174:	4618      	mov	r0, r3
 800b176:	f7fe f837 	bl	80091e8 <lwip_htons>
 800b17a:	4603      	mov	r3, r0
 800b17c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b180:	2b00      	cmp	r3, #0
 800b182:	d110      	bne.n	800b1a6 <ip4_reass+0x122>
      ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 800b184:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b186:	89db      	ldrh	r3, [r3, #14]
 800b188:	4618      	mov	r0, r3
 800b18a:	f7fe f82d 	bl	80091e8 <lwip_htons>
 800b18e:	4603      	mov	r3, r0
 800b190:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 800b194:	2b00      	cmp	r3, #0
 800b196:	d006      	beq.n	800b1a6 <ip4_reass+0x122>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 800b198:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b19a:	3308      	adds	r3, #8
 800b19c:	2214      	movs	r2, #20
 800b19e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b1a0:	4618      	mov	r0, r3
 800b1a2:	f009 f95e 	bl	8014462 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 800b1a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1a8:	88db      	ldrh	r3, [r3, #6]
 800b1aa:	b29b      	uxth	r3, r3
 800b1ac:	f003 0320 	and.w	r3, r3, #32
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	bf0c      	ite	eq
 800b1b4:	2301      	moveq	r3, #1
 800b1b6:	2300      	movne	r3, #0
 800b1b8:	b2db      	uxtb	r3, r3
 800b1ba:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 800b1bc:	69fb      	ldr	r3, [r7, #28]
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	d00e      	beq.n	800b1e0 <ip4_reass+0x15c>
    u16_t datagram_len = (u16_t)(offset + len);
 800b1c2:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800b1c4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b1c6:	4413      	add	r3, r2
 800b1c8:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 800b1ca:	8b7a      	ldrh	r2, [r7, #26]
 800b1cc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800b1ce:	429a      	cmp	r2, r3
 800b1d0:	f0c0 809b 	bcc.w	800b30a <ip4_reass+0x286>
 800b1d4:	8b7b      	ldrh	r3, [r7, #26]
 800b1d6:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 800b1da:	4293      	cmp	r3, r2
 800b1dc:	f200 8095 	bhi.w	800b30a <ip4_reass+0x286>
      goto nullreturn;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 800b1e0:	69fa      	ldr	r2, [r7, #28]
 800b1e2:	6879      	ldr	r1, [r7, #4]
 800b1e4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b1e6:	f7ff fde3 	bl	800adb0 <ip_reass_chain_frag_into_datagram_and_validate>
 800b1ea:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 800b1ec:	697b      	ldr	r3, [r7, #20]
 800b1ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b1f2:	f000 808c 	beq.w	800b30e <ip4_reass+0x28a>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 800b1f6:	4b4a      	ldr	r3, [pc, #296]	; (800b320 <ip4_reass+0x29c>)
 800b1f8:	881a      	ldrh	r2, [r3, #0]
 800b1fa:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b1fc:	4413      	add	r3, r2
 800b1fe:	b29a      	uxth	r2, r3
 800b200:	4b47      	ldr	r3, [pc, #284]	; (800b320 <ip4_reass+0x29c>)
 800b202:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 800b204:	69fb      	ldr	r3, [r7, #28]
 800b206:	2b00      	cmp	r3, #0
 800b208:	d00d      	beq.n	800b226 <ip4_reass+0x1a2>
    u16_t datagram_len = (u16_t)(offset + len);
 800b20a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800b20c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b20e:	4413      	add	r3, r2
 800b210:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 800b212:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b214:	8a7a      	ldrh	r2, [r7, #18]
 800b216:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 800b218:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b21a:	7f9b      	ldrb	r3, [r3, #30]
 800b21c:	f043 0301 	orr.w	r3, r3, #1
 800b220:	b2da      	uxtb	r2, r3
 800b222:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b224:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
     ("ip4_reass: last fragment seen, total len %"S16_F"\n",
      ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 800b226:	697b      	ldr	r3, [r7, #20]
 800b228:	2b01      	cmp	r3, #1
 800b22a:	d168      	bne.n	800b2fe <ip4_reass+0x27a>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    ipr->datagram_len += IP_HLEN;
 800b22c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b22e:	8b9b      	ldrh	r3, [r3, #28]
 800b230:	3314      	adds	r3, #20
 800b232:	b29a      	uxth	r2, r3
 800b234:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b236:	839a      	strh	r2, [r3, #28]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper*)ipr->p->payload)->next_pbuf;
 800b238:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b23a:	685b      	ldr	r3, [r3, #4]
 800b23c:	685b      	ldr	r3, [r3, #4]
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr*)(ipr->p->payload);
 800b242:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b244:	685b      	ldr	r3, [r3, #4]
 800b246:	685b      	ldr	r3, [r3, #4]
 800b248:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 800b24a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b24c:	3308      	adds	r3, #8
 800b24e:	2214      	movs	r2, #20
 800b250:	4619      	mov	r1, r3
 800b252:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b254:	f009 f905 	bl	8014462 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(ipr->datagram_len));
 800b258:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b25a:	8b9b      	ldrh	r3, [r3, #28]
 800b25c:	4618      	mov	r0, r3
 800b25e:	f7fd ffc3 	bl	80091e8 <lwip_htons>
 800b262:	4603      	mov	r3, r0
 800b264:	461a      	mov	r2, r3
 800b266:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b268:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 800b26a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b26c:	2200      	movs	r2, #0
 800b26e:	719a      	strb	r2, [r3, #6]
 800b270:	2200      	movs	r2, #0
 800b272:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 800b274:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b276:	2200      	movs	r2, #0
 800b278:	729a      	strb	r2, [r3, #10]
 800b27a:	2200      	movs	r2, #0
 800b27c:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 800b27e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b280:	685b      	ldr	r3, [r3, #4]
 800b282:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 800b284:	e00e      	b.n	800b2a4 <ip4_reass+0x220>
      iprh = (struct ip_reass_helper*)r->payload;
 800b286:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b288:	685b      	ldr	r3, [r3, #4]
 800b28a:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_header(r, -IP_HLEN);
 800b28c:	f06f 0113 	mvn.w	r1, #19
 800b290:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b292:	f001 fb35 	bl	800c900 <pbuf_header>
      pbuf_cat(p, r);
 800b296:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800b298:	6878      	ldr	r0, [r7, #4]
 800b29a:	f001 fc2d 	bl	800caf8 <pbuf_cat>
      r = iprh->next_pbuf;
 800b29e:	68fb      	ldr	r3, [r7, #12]
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 800b2a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	d1ed      	bne.n	800b286 <ip4_reass+0x202>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 800b2aa:	4b1e      	ldr	r3, [pc, #120]	; (800b324 <ip4_reass+0x2a0>)
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b2b0:	429a      	cmp	r2, r3
 800b2b2:	d102      	bne.n	800b2ba <ip4_reass+0x236>
      ipr_prev = NULL;
 800b2b4:	2300      	movs	r3, #0
 800b2b6:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b2b8:	e010      	b.n	800b2dc <ip4_reass+0x258>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 800b2ba:	4b1a      	ldr	r3, [pc, #104]	; (800b324 <ip4_reass+0x2a0>)
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b2c0:	e007      	b.n	800b2d2 <ip4_reass+0x24e>
        if (ipr_prev->next == ipr) {
 800b2c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b2c8:	429a      	cmp	r2, r3
 800b2ca:	d006      	beq.n	800b2da <ip4_reass+0x256>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 800b2cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b2ce:	681b      	ldr	r3, [r3, #0]
 800b2d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b2d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d1f4      	bne.n	800b2c2 <ip4_reass+0x23e>
 800b2d8:	e000      	b.n	800b2dc <ip4_reass+0x258>
          break;
 800b2da:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 800b2dc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b2de:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b2e0:	f7ff fd38 	bl	800ad54 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    ip_reass_pbufcount -= pbuf_clen(p);
 800b2e4:	6878      	ldr	r0, [r7, #4]
 800b2e6:	f001 fbc9 	bl	800ca7c <pbuf_clen>
 800b2ea:	4603      	mov	r3, r0
 800b2ec:	461a      	mov	r2, r3
 800b2ee:	4b0c      	ldr	r3, [pc, #48]	; (800b320 <ip4_reass+0x29c>)
 800b2f0:	881b      	ldrh	r3, [r3, #0]
 800b2f2:	1a9b      	subs	r3, r3, r2
 800b2f4:	b29a      	uxth	r2, r3
 800b2f6:	4b0a      	ldr	r3, [pc, #40]	; (800b320 <ip4_reass+0x29c>)
 800b2f8:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	e00c      	b.n	800b318 <ip4_reass+0x294>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG,("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 800b2fe:	2300      	movs	r3, #0
 800b300:	e00a      	b.n	800b318 <ip4_reass+0x294>
    goto nullreturn;
 800b302:	bf00      	nop
 800b304:	e004      	b.n	800b310 <ip4_reass+0x28c>
      goto nullreturn;
 800b306:	bf00      	nop
 800b308:	e002      	b.n	800b310 <ip4_reass+0x28c>
      goto nullreturn;
 800b30a:	bf00      	nop
 800b30c:	e000      	b.n	800b310 <ip4_reass+0x28c>
    goto nullreturn;
 800b30e:	bf00      	nop

nullreturn:
  LWIP_DEBUGF(IP_REASS_DEBUG,("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 800b310:	6878      	ldr	r0, [r7, #4]
 800b312:	f001 fb19 	bl	800c948 <pbuf_free>
  return NULL;
 800b316:	2300      	movs	r3, #0
}
 800b318:	4618      	mov	r0, r3
 800b31a:	3738      	adds	r7, #56	; 0x38
 800b31c:	46bd      	mov	sp, r7
 800b31e:	bd80      	pop	{r7, pc}
 800b320:	20008520 	.word	0x20008520
 800b324:	2000851c 	.word	0x2000851c

0800b328 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref*
ip_frag_alloc_pbuf_custom_ref(void)
{
 800b328:	b580      	push	{r7, lr}
 800b32a:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref*)memp_malloc(MEMP_FRAG_PBUF);
 800b32c:	2005      	movs	r0, #5
 800b32e:	f000 fd21 	bl	800bd74 <memp_malloc>
 800b332:	4603      	mov	r3, r0
}
 800b334:	4618      	mov	r0, r3
 800b336:	bd80      	pop	{r7, pc}

0800b338 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref* p)
{
 800b338:	b580      	push	{r7, lr}
 800b33a:	b082      	sub	sp, #8
 800b33c:	af00      	add	r7, sp, #0
 800b33e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	2b00      	cmp	r3, #0
 800b344:	d106      	bne.n	800b354 <ip_frag_free_pbuf_custom_ref+0x1c>
 800b346:	4b07      	ldr	r3, [pc, #28]	; (800b364 <ip_frag_free_pbuf_custom_ref+0x2c>)
 800b348:	f240 22ae 	movw	r2, #686	; 0x2ae
 800b34c:	4906      	ldr	r1, [pc, #24]	; (800b368 <ip_frag_free_pbuf_custom_ref+0x30>)
 800b34e:	4807      	ldr	r0, [pc, #28]	; (800b36c <ip_frag_free_pbuf_custom_ref+0x34>)
 800b350:	f008 ff68 	bl	8014224 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 800b354:	6879      	ldr	r1, [r7, #4]
 800b356:	2005      	movs	r0, #5
 800b358:	f000 fd5e 	bl	800be18 <memp_free>
}
 800b35c:	bf00      	nop
 800b35e:	3708      	adds	r7, #8
 800b360:	46bd      	mov	sp, r7
 800b362:	bd80      	pop	{r7, pc}
 800b364:	08015868 	.word	0x08015868
 800b368:	08015a0c 	.word	0x08015a0c
 800b36c:	080158ec 	.word	0x080158ec

0800b370 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 800b370:	b580      	push	{r7, lr}
 800b372:	b084      	sub	sp, #16
 800b374:	af00      	add	r7, sp, #0
 800b376:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref*)p;
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 800b37c:	68fb      	ldr	r3, [r7, #12]
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d106      	bne.n	800b390 <ipfrag_free_pbuf_custom+0x20>
 800b382:	4b11      	ldr	r3, [pc, #68]	; (800b3c8 <ipfrag_free_pbuf_custom+0x58>)
 800b384:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 800b388:	4910      	ldr	r1, [pc, #64]	; (800b3cc <ipfrag_free_pbuf_custom+0x5c>)
 800b38a:	4811      	ldr	r0, [pc, #68]	; (800b3d0 <ipfrag_free_pbuf_custom+0x60>)
 800b38c:	f008 ff4a 	bl	8014224 <iprintf>
  LWIP_ASSERT("pcr == p", (void*)pcr == (void*)p);
 800b390:	68fa      	ldr	r2, [r7, #12]
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	429a      	cmp	r2, r3
 800b396:	d006      	beq.n	800b3a6 <ipfrag_free_pbuf_custom+0x36>
 800b398:	4b0b      	ldr	r3, [pc, #44]	; (800b3c8 <ipfrag_free_pbuf_custom+0x58>)
 800b39a:	f240 22b9 	movw	r2, #697	; 0x2b9
 800b39e:	490d      	ldr	r1, [pc, #52]	; (800b3d4 <ipfrag_free_pbuf_custom+0x64>)
 800b3a0:	480b      	ldr	r0, [pc, #44]	; (800b3d0 <ipfrag_free_pbuf_custom+0x60>)
 800b3a2:	f008 ff3f 	bl	8014224 <iprintf>
  if (pcr->original != NULL) {
 800b3a6:	68fb      	ldr	r3, [r7, #12]
 800b3a8:	695b      	ldr	r3, [r3, #20]
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d004      	beq.n	800b3b8 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	695b      	ldr	r3, [r3, #20]
 800b3b2:	4618      	mov	r0, r3
 800b3b4:	f001 fac8 	bl	800c948 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 800b3b8:	68f8      	ldr	r0, [r7, #12]
 800b3ba:	f7ff ffbd 	bl	800b338 <ip_frag_free_pbuf_custom_ref>
}
 800b3be:	bf00      	nop
 800b3c0:	3710      	adds	r7, #16
 800b3c2:	46bd      	mov	sp, r7
 800b3c4:	bd80      	pop	{r7, pc}
 800b3c6:	bf00      	nop
 800b3c8:	08015868 	.word	0x08015868
 800b3cc:	08015a18 	.word	0x08015a18
 800b3d0:	080158ec 	.word	0x080158ec
 800b3d4:	08015a24 	.word	0x08015a24

0800b3d8 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 800b3d8:	b580      	push	{r7, lr}
 800b3da:	b092      	sub	sp, #72	; 0x48
 800b3dc:	af02      	add	r7, sp, #8
 800b3de:	60f8      	str	r0, [r7, #12]
 800b3e0:	60b9      	str	r1, [r7, #8]
 800b3e2:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 800b3e4:	2300      	movs	r3, #0
 800b3e6:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (netif->mtu - IP_HLEN) / 8;
 800b3e8:	68bb      	ldr	r3, [r7, #8]
 800b3ea:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b3ec:	3b14      	subs	r3, #20
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	da00      	bge.n	800b3f4 <ip4_frag+0x1c>
 800b3f2:	3307      	adds	r3, #7
 800b3f4:	10db      	asrs	r3, r3, #3
 800b3f6:	867b      	strh	r3, [r7, #50]	; 0x32
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 800b3f8:	2314      	movs	r3, #20
 800b3fa:	86fb      	strh	r3, [r7, #54]	; 0x36
  u16_t tmp;

  original_iphdr = (struct ip_hdr *)p->payload;
 800b3fc:	68fb      	ldr	r3, [r7, #12]
 800b3fe:	685b      	ldr	r3, [r3, #4]
 800b400:	62fb      	str	r3, [r7, #44]	; 0x2c
  iphdr = original_iphdr;
 800b402:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b404:	62bb      	str	r3, [r7, #40]	; 0x28
  LWIP_ERROR("ip4_frag() does not support IP options", IPH_HL(iphdr) * 4 == IP_HLEN, return ERR_VAL);
 800b406:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b408:	781b      	ldrb	r3, [r3, #0]
 800b40a:	f003 030f 	and.w	r3, r3, #15
 800b40e:	2b05      	cmp	r3, #5
 800b410:	d009      	beq.n	800b426 <ip4_frag+0x4e>
 800b412:	4b7a      	ldr	r3, [pc, #488]	; (800b5fc <ip4_frag+0x224>)
 800b414:	f240 22e1 	movw	r2, #737	; 0x2e1
 800b418:	4979      	ldr	r1, [pc, #484]	; (800b600 <ip4_frag+0x228>)
 800b41a:	487a      	ldr	r0, [pc, #488]	; (800b604 <ip4_frag+0x22c>)
 800b41c:	f008 ff02 	bl	8014224 <iprintf>
 800b420:	f06f 0305 	mvn.w	r3, #5
 800b424:	e0e6      	b.n	800b5f4 <ip4_frag+0x21c>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 800b426:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b428:	88db      	ldrh	r3, [r3, #6]
 800b42a:	b29b      	uxth	r3, r3
 800b42c:	4618      	mov	r0, r3
 800b42e:	f7fd fedb 	bl	80091e8 <lwip_htons>
 800b432:	4603      	mov	r3, r0
 800b434:	86bb      	strh	r3, [r7, #52]	; 0x34
  ofo = tmp & IP_OFFMASK;
 800b436:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800b438:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b43c:	873b      	strh	r3, [r7, #56]	; 0x38
  LWIP_ERROR("ip_frag(): MF already set", (tmp & IP_MF) == 0, return ERR_VAL);
 800b43e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800b440:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b444:	2b00      	cmp	r3, #0
 800b446:	d009      	beq.n	800b45c <ip4_frag+0x84>
 800b448:	4b6c      	ldr	r3, [pc, #432]	; (800b5fc <ip4_frag+0x224>)
 800b44a:	f240 22e6 	movw	r2, #742	; 0x2e6
 800b44e:	496e      	ldr	r1, [pc, #440]	; (800b608 <ip4_frag+0x230>)
 800b450:	486c      	ldr	r0, [pc, #432]	; (800b604 <ip4_frag+0x22c>)
 800b452:	f008 fee7 	bl	8014224 <iprintf>
 800b456:	f06f 0305 	mvn.w	r3, #5
 800b45a:	e0cb      	b.n	800b5f4 <ip4_frag+0x21c>

  left = p->tot_len - IP_HLEN;
 800b45c:	68fb      	ldr	r3, [r7, #12]
 800b45e:	891b      	ldrh	r3, [r3, #8]
 800b460:	3b14      	subs	r3, #20
 800b462:	877b      	strh	r3, [r7, #58]	; 0x3a

  while (left) {
 800b464:	e0bd      	b.n	800b5e2 <ip4_frag+0x20a>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, nfb * 8);
 800b466:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800b468:	00da      	lsls	r2, r3, #3
 800b46a:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800b46c:	4293      	cmp	r3, r2
 800b46e:	bfa8      	it	ge
 800b470:	4613      	movge	r3, r2
 800b472:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 800b474:	2200      	movs	r2, #0
 800b476:	2114      	movs	r1, #20
 800b478:	2002      	movs	r0, #2
 800b47a:	f000 feed 	bl	800c258 <pbuf_alloc>
 800b47e:	6238      	str	r0, [r7, #32]
    if (rambuf == NULL) {
 800b480:	6a3b      	ldr	r3, [r7, #32]
 800b482:	2b00      	cmp	r3, #0
 800b484:	f000 80b3 	beq.w	800b5ee <ip4_frag+0x216>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 800b488:	68fb      	ldr	r3, [r7, #12]
 800b48a:	895b      	ldrh	r3, [r3, #10]
 800b48c:	2b13      	cmp	r3, #19
 800b48e:	d806      	bhi.n	800b49e <ip4_frag+0xc6>
 800b490:	4b5a      	ldr	r3, [pc, #360]	; (800b5fc <ip4_frag+0x224>)
 800b492:	f44f 7242 	mov.w	r2, #776	; 0x308
 800b496:	495d      	ldr	r1, [pc, #372]	; (800b60c <ip4_frag+0x234>)
 800b498:	485a      	ldr	r0, [pc, #360]	; (800b604 <ip4_frag+0x22c>)
 800b49a:	f008 fec3 	bl	8014224 <iprintf>
                (p->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 800b49e:	6a3b      	ldr	r3, [r7, #32]
 800b4a0:	685b      	ldr	r3, [r3, #4]
 800b4a2:	2214      	movs	r2, #20
 800b4a4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b4a6:	4618      	mov	r0, r3
 800b4a8:	f008 ffdb 	bl	8014462 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 800b4ac:	6a3b      	ldr	r3, [r7, #32]
 800b4ae:	685b      	ldr	r3, [r3, #4]
 800b4b0:	62bb      	str	r3, [r7, #40]	; 0x28

    left_to_copy = fragsize;
 800b4b2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800b4b4:	87bb      	strh	r3, [r7, #60]	; 0x3c
    while (left_to_copy) {
 800b4b6:	e04f      	b.n	800b558 <ip4_frag+0x180>
      struct pbuf_custom_ref *pcr;
      u16_t plen = p->len - poff;
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	895a      	ldrh	r2, [r3, #10]
 800b4bc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800b4be:	1ad3      	subs	r3, r2, r3
 800b4c0:	837b      	strh	r3, [r7, #26]
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 800b4c2:	8b7a      	ldrh	r2, [r7, #26]
 800b4c4:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800b4c6:	4293      	cmp	r3, r2
 800b4c8:	bf28      	it	cs
 800b4ca:	4613      	movcs	r3, r2
 800b4cc:	87fb      	strh	r3, [r7, #62]	; 0x3e
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 800b4ce:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	d105      	bne.n	800b4e0 <ip4_frag+0x108>
        poff = 0;
 800b4d4:	2300      	movs	r3, #0
 800b4d6:	86fb      	strh	r3, [r7, #54]	; 0x36
        p = p->next;
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	681b      	ldr	r3, [r3, #0]
 800b4dc:	60fb      	str	r3, [r7, #12]
        continue;
 800b4de:	e03b      	b.n	800b558 <ip4_frag+0x180>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 800b4e0:	f7ff ff22 	bl	800b328 <ip_frag_alloc_pbuf_custom_ref>
 800b4e4:	6178      	str	r0, [r7, #20]
      if (pcr == NULL) {
 800b4e6:	697b      	ldr	r3, [r7, #20]
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	d103      	bne.n	800b4f4 <ip4_frag+0x11c>
        pbuf_free(rambuf);
 800b4ec:	6a38      	ldr	r0, [r7, #32]
 800b4ee:	f001 fa2b 	bl	800c948 <pbuf_free>
        goto memerr;
 800b4f2:	e07d      	b.n	800b5f0 <ip4_frag+0x218>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 800b4f4:	6978      	ldr	r0, [r7, #20]
        (u8_t*)p->payload + poff, newpbuflen);
 800b4f6:	68fb      	ldr	r3, [r7, #12]
 800b4f8:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 800b4fa:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800b4fc:	4413      	add	r3, r2
 800b4fe:	8ff9      	ldrh	r1, [r7, #62]	; 0x3e
 800b500:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 800b502:	9201      	str	r2, [sp, #4]
 800b504:	9300      	str	r3, [sp, #0]
 800b506:	4603      	mov	r3, r0
 800b508:	2202      	movs	r2, #2
 800b50a:	2004      	movs	r0, #4
 800b50c:	f001 f83e 	bl	800c58c <pbuf_alloced_custom>
 800b510:	6138      	str	r0, [r7, #16]
      if (newpbuf == NULL) {
 800b512:	693b      	ldr	r3, [r7, #16]
 800b514:	2b00      	cmp	r3, #0
 800b516:	d106      	bne.n	800b526 <ip4_frag+0x14e>
        ip_frag_free_pbuf_custom_ref(pcr);
 800b518:	6978      	ldr	r0, [r7, #20]
 800b51a:	f7ff ff0d 	bl	800b338 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 800b51e:	6a38      	ldr	r0, [r7, #32]
 800b520:	f001 fa12 	bl	800c948 <pbuf_free>
        goto memerr;
 800b524:	e064      	b.n	800b5f0 <ip4_frag+0x218>
      }
      pbuf_ref(p);
 800b526:	68f8      	ldr	r0, [r7, #12]
 800b528:	f001 fabe 	bl	800caa8 <pbuf_ref>
      pcr->original = p;
 800b52c:	697b      	ldr	r3, [r7, #20]
 800b52e:	68fa      	ldr	r2, [r7, #12]
 800b530:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 800b532:	697b      	ldr	r3, [r7, #20]
 800b534:	4a36      	ldr	r2, [pc, #216]	; (800b610 <ip4_frag+0x238>)
 800b536:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 800b538:	6939      	ldr	r1, [r7, #16]
 800b53a:	6a38      	ldr	r0, [r7, #32]
 800b53c:	f001 fadc 	bl	800caf8 <pbuf_cat>
      left_to_copy -= newpbuflen;
 800b540:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 800b542:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800b544:	1ad3      	subs	r3, r2, r3
 800b546:	87bb      	strh	r3, [r7, #60]	; 0x3c
      if (left_to_copy) {
 800b548:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d004      	beq.n	800b558 <ip4_frag+0x180>
        poff = 0;
 800b54e:	2300      	movs	r3, #0
 800b550:	86fb      	strh	r3, [r7, #54]	; 0x36
        p = p->next;
 800b552:	68fb      	ldr	r3, [r7, #12]
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 800b558:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d1ac      	bne.n	800b4b8 <ip4_frag+0xe0>
      }
    }
    poff += newpbuflen;
 800b55e:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800b560:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800b562:	4413      	add	r3, r2
 800b564:	86fb      	strh	r3, [r7, #54]	; 0x36
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 800b566:	68bb      	ldr	r3, [r7, #8]
 800b568:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b56a:	f1a3 0213 	sub.w	r2, r3, #19
 800b56e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800b570:	429a      	cmp	r2, r3
 800b572:	bfcc      	ite	gt
 800b574:	2301      	movgt	r3, #1
 800b576:	2300      	movle	r3, #0
 800b578:	b2db      	uxtb	r3, r3
 800b57a:	61fb      	str	r3, [r7, #28]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 800b57c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800b57e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b582:	86bb      	strh	r3, [r7, #52]	; 0x34
    if (!last) {
 800b584:	69fb      	ldr	r3, [r7, #28]
 800b586:	2b00      	cmp	r3, #0
 800b588:	d103      	bne.n	800b592 <ip4_frag+0x1ba>
      tmp = tmp | IP_MF;
 800b58a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800b58c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b590:	86bb      	strh	r3, [r7, #52]	; 0x34
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 800b592:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800b594:	4618      	mov	r0, r3
 800b596:	f7fd fe27 	bl	80091e8 <lwip_htons>
 800b59a:	4603      	mov	r3, r0
 800b59c:	461a      	mov	r2, r3
 800b59e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b5a0:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons(fragsize + IP_HLEN));
 800b5a2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800b5a4:	3314      	adds	r3, #20
 800b5a6:	b29b      	uxth	r3, r3
 800b5a8:	4618      	mov	r0, r3
 800b5aa:	f7fd fe1d 	bl	80091e8 <lwip_htons>
 800b5ae:	4603      	mov	r3, r0
 800b5b0:	461a      	mov	r2, r3
 800b5b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b5b4:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 800b5b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b5b8:	2200      	movs	r2, #0
 800b5ba:	729a      	strb	r2, [r3, #10]
 800b5bc:	2200      	movs	r2, #0
 800b5be:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 800b5c0:	68bb      	ldr	r3, [r7, #8]
 800b5c2:	695b      	ldr	r3, [r3, #20]
 800b5c4:	687a      	ldr	r2, [r7, #4]
 800b5c6:	6a39      	ldr	r1, [r7, #32]
 800b5c8:	68b8      	ldr	r0, [r7, #8]
 800b5ca:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 800b5cc:	6a38      	ldr	r0, [r7, #32]
 800b5ce:	f001 f9bb 	bl	800c948 <pbuf_free>
    left -= fragsize;
 800b5d2:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 800b5d4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800b5d6:	1ad3      	subs	r3, r2, r3
 800b5d8:	877b      	strh	r3, [r7, #58]	; 0x3a
    ofo += nfb;
 800b5da:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 800b5dc:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800b5de:	4413      	add	r3, r2
 800b5e0:	873b      	strh	r3, [r7, #56]	; 0x38
  while (left) {
 800b5e2:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	f47f af3e 	bne.w	800b466 <ip4_frag+0x8e>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 800b5ea:	2300      	movs	r3, #0
 800b5ec:	e002      	b.n	800b5f4 <ip4_frag+0x21c>
      goto memerr;
 800b5ee:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 800b5f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 800b5f4:	4618      	mov	r0, r3
 800b5f6:	3740      	adds	r7, #64	; 0x40
 800b5f8:	46bd      	mov	sp, r7
 800b5fa:	bd80      	pop	{r7, pc}
 800b5fc:	08015868 	.word	0x08015868
 800b600:	08015a30 	.word	0x08015a30
 800b604:	080158ec 	.word	0x080158ec
 800b608:	08015a58 	.word	0x08015a58
 800b60c:	08015a74 	.word	0x08015a74
 800b610:	0800b371 	.word	0x0800b371

0800b614 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800b614:	b580      	push	{r7, lr}
 800b616:	b084      	sub	sp, #16
 800b618:	af00      	add	r7, sp, #0
 800b61a:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800b61c:	4b40      	ldr	r3, [pc, #256]	; (800b720 <plug_holes+0x10c>)
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	687a      	ldr	r2, [r7, #4]
 800b622:	429a      	cmp	r2, r3
 800b624:	d206      	bcs.n	800b634 <plug_holes+0x20>
 800b626:	4b3f      	ldr	r3, [pc, #252]	; (800b724 <plug_holes+0x110>)
 800b628:	f240 125d 	movw	r2, #349	; 0x15d
 800b62c:	493e      	ldr	r1, [pc, #248]	; (800b728 <plug_holes+0x114>)
 800b62e:	483f      	ldr	r0, [pc, #252]	; (800b72c <plug_holes+0x118>)
 800b630:	f008 fdf8 	bl	8014224 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800b634:	4b3e      	ldr	r3, [pc, #248]	; (800b730 <plug_holes+0x11c>)
 800b636:	681b      	ldr	r3, [r3, #0]
 800b638:	687a      	ldr	r2, [r7, #4]
 800b63a:	429a      	cmp	r2, r3
 800b63c:	d306      	bcc.n	800b64c <plug_holes+0x38>
 800b63e:	4b39      	ldr	r3, [pc, #228]	; (800b724 <plug_holes+0x110>)
 800b640:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800b644:	493b      	ldr	r1, [pc, #236]	; (800b734 <plug_holes+0x120>)
 800b646:	4839      	ldr	r0, [pc, #228]	; (800b72c <plug_holes+0x118>)
 800b648:	f008 fdec 	bl	8014224 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	791b      	ldrb	r3, [r3, #4]
 800b650:	2b00      	cmp	r3, #0
 800b652:	d006      	beq.n	800b662 <plug_holes+0x4e>
 800b654:	4b33      	ldr	r3, [pc, #204]	; (800b724 <plug_holes+0x110>)
 800b656:	f240 125f 	movw	r2, #351	; 0x15f
 800b65a:	4937      	ldr	r1, [pc, #220]	; (800b738 <plug_holes+0x124>)
 800b65c:	4833      	ldr	r0, [pc, #204]	; (800b72c <plug_holes+0x118>)
 800b65e:	f008 fde1 	bl	8014224 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	881b      	ldrh	r3, [r3, #0]
 800b666:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800b66a:	d906      	bls.n	800b67a <plug_holes+0x66>
 800b66c:	4b2d      	ldr	r3, [pc, #180]	; (800b724 <plug_holes+0x110>)
 800b66e:	f44f 72b1 	mov.w	r2, #354	; 0x162
 800b672:	4932      	ldr	r1, [pc, #200]	; (800b73c <plug_holes+0x128>)
 800b674:	482d      	ldr	r0, [pc, #180]	; (800b72c <plug_holes+0x118>)
 800b676:	f008 fdd5 	bl	8014224 <iprintf>

  nmem = (struct mem *)(void *)&ram[mem->next];
 800b67a:	4b29      	ldr	r3, [pc, #164]	; (800b720 <plug_holes+0x10c>)
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	687a      	ldr	r2, [r7, #4]
 800b680:	8812      	ldrh	r2, [r2, #0]
 800b682:	4413      	add	r3, r2
 800b684:	60fb      	str	r3, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800b686:	687a      	ldr	r2, [r7, #4]
 800b688:	68fb      	ldr	r3, [r7, #12]
 800b68a:	429a      	cmp	r2, r3
 800b68c:	d01f      	beq.n	800b6ce <plug_holes+0xba>
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	791b      	ldrb	r3, [r3, #4]
 800b692:	2b00      	cmp	r3, #0
 800b694:	d11b      	bne.n	800b6ce <plug_holes+0xba>
 800b696:	4b26      	ldr	r3, [pc, #152]	; (800b730 <plug_holes+0x11c>)
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	68fa      	ldr	r2, [r7, #12]
 800b69c:	429a      	cmp	r2, r3
 800b69e:	d016      	beq.n	800b6ce <plug_holes+0xba>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800b6a0:	4b27      	ldr	r3, [pc, #156]	; (800b740 <plug_holes+0x12c>)
 800b6a2:	681b      	ldr	r3, [r3, #0]
 800b6a4:	68fa      	ldr	r2, [r7, #12]
 800b6a6:	429a      	cmp	r2, r3
 800b6a8:	d102      	bne.n	800b6b0 <plug_holes+0x9c>
      lfree = mem;
 800b6aa:	4a25      	ldr	r2, [pc, #148]	; (800b740 <plug_holes+0x12c>)
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800b6b0:	68fb      	ldr	r3, [r7, #12]
 800b6b2:	881a      	ldrh	r2, [r3, #0]
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	801a      	strh	r2, [r3, #0]
    ((struct mem *)(void *)&ram[nmem->next])->prev = (mem_size_t)((u8_t *)mem - ram);
 800b6b8:	4b19      	ldr	r3, [pc, #100]	; (800b720 <plug_holes+0x10c>)
 800b6ba:	681b      	ldr	r3, [r3, #0]
 800b6bc:	687a      	ldr	r2, [r7, #4]
 800b6be:	1ad1      	subs	r1, r2, r3
 800b6c0:	4b17      	ldr	r3, [pc, #92]	; (800b720 <plug_holes+0x10c>)
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	68fa      	ldr	r2, [r7, #12]
 800b6c6:	8812      	ldrh	r2, [r2, #0]
 800b6c8:	4413      	add	r3, r2
 800b6ca:	b28a      	uxth	r2, r1
 800b6cc:	805a      	strh	r2, [r3, #2]
  }

  /* plug hole backward */
  pmem = (struct mem *)(void *)&ram[mem->prev];
 800b6ce:	4b14      	ldr	r3, [pc, #80]	; (800b720 <plug_holes+0x10c>)
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	687a      	ldr	r2, [r7, #4]
 800b6d4:	8852      	ldrh	r2, [r2, #2]
 800b6d6:	4413      	add	r3, r2
 800b6d8:	60bb      	str	r3, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800b6da:	68ba      	ldr	r2, [r7, #8]
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	429a      	cmp	r2, r3
 800b6e0:	d01a      	beq.n	800b718 <plug_holes+0x104>
 800b6e2:	68bb      	ldr	r3, [r7, #8]
 800b6e4:	791b      	ldrb	r3, [r3, #4]
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	d116      	bne.n	800b718 <plug_holes+0x104>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800b6ea:	4b15      	ldr	r3, [pc, #84]	; (800b740 <plug_holes+0x12c>)
 800b6ec:	681b      	ldr	r3, [r3, #0]
 800b6ee:	687a      	ldr	r2, [r7, #4]
 800b6f0:	429a      	cmp	r2, r3
 800b6f2:	d102      	bne.n	800b6fa <plug_holes+0xe6>
      lfree = pmem;
 800b6f4:	4a12      	ldr	r2, [pc, #72]	; (800b740 <plug_holes+0x12c>)
 800b6f6:	68bb      	ldr	r3, [r7, #8]
 800b6f8:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	881a      	ldrh	r2, [r3, #0]
 800b6fe:	68bb      	ldr	r3, [r7, #8]
 800b700:	801a      	strh	r2, [r3, #0]
    ((struct mem *)(void *)&ram[mem->next])->prev = (mem_size_t)((u8_t *)pmem - ram);
 800b702:	4b07      	ldr	r3, [pc, #28]	; (800b720 <plug_holes+0x10c>)
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	68ba      	ldr	r2, [r7, #8]
 800b708:	1ad1      	subs	r1, r2, r3
 800b70a:	4b05      	ldr	r3, [pc, #20]	; (800b720 <plug_holes+0x10c>)
 800b70c:	681b      	ldr	r3, [r3, #0]
 800b70e:	687a      	ldr	r2, [r7, #4]
 800b710:	8812      	ldrh	r2, [r2, #0]
 800b712:	4413      	add	r3, r2
 800b714:	b28a      	uxth	r2, r1
 800b716:	805a      	strh	r2, [r3, #2]
  }
}
 800b718:	bf00      	nop
 800b71a:	3710      	adds	r7, #16
 800b71c:	46bd      	mov	sp, r7
 800b71e:	bd80      	pop	{r7, pc}
 800b720:	20008b78 	.word	0x20008b78
 800b724:	08015a94 	.word	0x08015a94
 800b728:	08015b00 	.word	0x08015b00
 800b72c:	08015b18 	.word	0x08015b18
 800b730:	20008b7c 	.word	0x20008b7c
 800b734:	08015b40 	.word	0x08015b40
 800b738:	08015b5c 	.word	0x08015b5c
 800b73c:	08015b78 	.word	0x08015b78
 800b740:	20008b80 	.word	0x20008b80

0800b744 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800b744:	b580      	push	{r7, lr}
 800b746:	b082      	sub	sp, #8
 800b748:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
    (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT-1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800b74a:	4b1e      	ldr	r3, [pc, #120]	; (800b7c4 <mem_init+0x80>)
 800b74c:	3303      	adds	r3, #3
 800b74e:	f023 0303 	bic.w	r3, r3, #3
 800b752:	461a      	mov	r2, r3
 800b754:	4b1c      	ldr	r3, [pc, #112]	; (800b7c8 <mem_init+0x84>)
 800b756:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800b758:	4b1b      	ldr	r3, [pc, #108]	; (800b7c8 <mem_init+0x84>)
 800b75a:	681b      	ldr	r3, [r3, #0]
 800b75c:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800b764:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	2200      	movs	r2, #0
 800b76a:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	2200      	movs	r2, #0
 800b770:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = (struct mem *)(void *)&ram[MEM_SIZE_ALIGNED];
 800b772:	4b15      	ldr	r3, [pc, #84]	; (800b7c8 <mem_init+0x84>)
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	f503 63c8 	add.w	r3, r3, #1600	; 0x640
 800b77a:	4a14      	ldr	r2, [pc, #80]	; (800b7cc <mem_init+0x88>)
 800b77c:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800b77e:	4b13      	ldr	r3, [pc, #76]	; (800b7cc <mem_init+0x88>)
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	2201      	movs	r2, #1
 800b784:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800b786:	4b11      	ldr	r3, [pc, #68]	; (800b7cc <mem_init+0x88>)
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800b78e:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800b790:	4b0e      	ldr	r3, [pc, #56]	; (800b7cc <mem_init+0x88>)
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800b798:	805a      	strh	r2, [r3, #2]

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800b79a:	4b0b      	ldr	r3, [pc, #44]	; (800b7c8 <mem_init+0x84>)
 800b79c:	681b      	ldr	r3, [r3, #0]
 800b79e:	4a0c      	ldr	r2, [pc, #48]	; (800b7d0 <mem_init+0x8c>)
 800b7a0:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 800b7a2:	480c      	ldr	r0, [pc, #48]	; (800b7d4 <mem_init+0x90>)
 800b7a4:	f001 fbdc 	bl	800cf60 <sys_mutex_new>
 800b7a8:	4603      	mov	r3, r0
 800b7aa:	2b00      	cmp	r3, #0
 800b7ac:	d006      	beq.n	800b7bc <mem_init+0x78>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 800b7ae:	4b0a      	ldr	r3, [pc, #40]	; (800b7d8 <mem_init+0x94>)
 800b7b0:	f44f 72cc 	mov.w	r2, #408	; 0x198
 800b7b4:	4909      	ldr	r1, [pc, #36]	; (800b7dc <mem_init+0x98>)
 800b7b6:	480a      	ldr	r0, [pc, #40]	; (800b7e0 <mem_init+0x9c>)
 800b7b8:	f008 fd34 	bl	8014224 <iprintf>
  }
}
 800b7bc:	bf00      	nop
 800b7be:	3708      	adds	r7, #8
 800b7c0:	46bd      	mov	sp, r7
 800b7c2:	bd80      	pop	{r7, pc}
 800b7c4:	20008524 	.word	0x20008524
 800b7c8:	20008b78 	.word	0x20008b78
 800b7cc:	20008b7c 	.word	0x20008b7c
 800b7d0:	20008b80 	.word	0x20008b80
 800b7d4:	20008b84 	.word	0x20008b84
 800b7d8:	08015a94 	.word	0x08015a94
 800b7dc:	08015ba4 	.word	0x08015ba4
 800b7e0:	08015b18 	.word	0x08015b18

0800b7e4 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800b7e4:	b580      	push	{r7, lr}
 800b7e6:	b084      	sub	sp, #16
 800b7e8:	af00      	add	r7, sp, #0
 800b7ea:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	d050      	beq.n	800b894 <mem_free+0xb0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  LWIP_ASSERT("mem_free: sanity check alignment", (((mem_ptr_t)rmem) & (MEM_ALIGNMENT-1)) == 0);
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	f003 0303 	and.w	r3, r3, #3
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d006      	beq.n	800b80a <mem_free+0x26>
 800b7fc:	4b27      	ldr	r3, [pc, #156]	; (800b89c <mem_free+0xb8>)
 800b7fe:	f44f 72d6 	mov.w	r2, #428	; 0x1ac
 800b802:	4927      	ldr	r1, [pc, #156]	; (800b8a0 <mem_free+0xbc>)
 800b804:	4827      	ldr	r0, [pc, #156]	; (800b8a4 <mem_free+0xc0>)
 800b806:	f008 fd0d 	bl	8014224 <iprintf>

  LWIP_ASSERT("mem_free: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800b80a:	4b27      	ldr	r3, [pc, #156]	; (800b8a8 <mem_free+0xc4>)
 800b80c:	681b      	ldr	r3, [r3, #0]
 800b80e:	687a      	ldr	r2, [r7, #4]
 800b810:	429a      	cmp	r2, r3
 800b812:	d304      	bcc.n	800b81e <mem_free+0x3a>
 800b814:	4b25      	ldr	r3, [pc, #148]	; (800b8ac <mem_free+0xc8>)
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	687a      	ldr	r2, [r7, #4]
 800b81a:	429a      	cmp	r2, r3
 800b81c:	d306      	bcc.n	800b82c <mem_free+0x48>
 800b81e:	4b1f      	ldr	r3, [pc, #124]	; (800b89c <mem_free+0xb8>)
 800b820:	f44f 72d7 	mov.w	r2, #430	; 0x1ae
 800b824:	4922      	ldr	r1, [pc, #136]	; (800b8b0 <mem_free+0xcc>)
 800b826:	481f      	ldr	r0, [pc, #124]	; (800b8a4 <mem_free+0xc0>)
 800b828:	f008 fcfc 	bl	8014224 <iprintf>
    (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800b82c:	4b1e      	ldr	r3, [pc, #120]	; (800b8a8 <mem_free+0xc4>)
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	687a      	ldr	r2, [r7, #4]
 800b832:	429a      	cmp	r2, r3
 800b834:	d304      	bcc.n	800b840 <mem_free+0x5c>
 800b836:	4b1d      	ldr	r3, [pc, #116]	; (800b8ac <mem_free+0xc8>)
 800b838:	681b      	ldr	r3, [r3, #0]
 800b83a:	687a      	ldr	r2, [r7, #4]
 800b83c:	429a      	cmp	r2, r3
 800b83e:	d306      	bcc.n	800b84e <mem_free+0x6a>
    SYS_ARCH_DECL_PROTECT(lev);
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    SYS_ARCH_PROTECT(lev);
 800b840:	f001 fbe0 	bl	800d004 <sys_arch_protect>
 800b844:	60b8      	str	r0, [r7, #8]
    MEM_STATS_INC(illegal);
    SYS_ARCH_UNPROTECT(lev);
 800b846:	68b8      	ldr	r0, [r7, #8]
 800b848:	f001 fbea 	bl	800d020 <sys_arch_unprotect>
    return;
 800b84c:	e023      	b.n	800b896 <mem_free+0xb2>
  }
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800b84e:	4819      	ldr	r0, [pc, #100]	; (800b8b4 <mem_free+0xd0>)
 800b850:	f001 fb9c 	bl	800cf8c <sys_mutex_lock>
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	3b08      	subs	r3, #8
 800b858:	60fb      	str	r3, [r7, #12]
  /* ... which has to be in a used state ... */
  LWIP_ASSERT("mem_free: mem->used", mem->used);
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	791b      	ldrb	r3, [r3, #4]
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d106      	bne.n	800b870 <mem_free+0x8c>
 800b862:	4b0e      	ldr	r3, [pc, #56]	; (800b89c <mem_free+0xb8>)
 800b864:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 800b868:	4913      	ldr	r1, [pc, #76]	; (800b8b8 <mem_free+0xd4>)
 800b86a:	480e      	ldr	r0, [pc, #56]	; (800b8a4 <mem_free+0xc0>)
 800b86c:	f008 fcda 	bl	8014224 <iprintf>
  /* ... and is now unused. */
  mem->used = 0;
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	2200      	movs	r2, #0
 800b874:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800b876:	4b11      	ldr	r3, [pc, #68]	; (800b8bc <mem_free+0xd8>)
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	68fa      	ldr	r2, [r7, #12]
 800b87c:	429a      	cmp	r2, r3
 800b87e:	d202      	bcs.n	800b886 <mem_free+0xa2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800b880:	4a0e      	ldr	r2, [pc, #56]	; (800b8bc <mem_free+0xd8>)
 800b882:	68fb      	ldr	r3, [r7, #12]
 800b884:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800b886:	68f8      	ldr	r0, [r7, #12]
 800b888:	f7ff fec4 	bl	800b614 <plug_holes>
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800b88c:	4809      	ldr	r0, [pc, #36]	; (800b8b4 <mem_free+0xd0>)
 800b88e:	f001 fb8c 	bl	800cfaa <sys_mutex_unlock>
 800b892:	e000      	b.n	800b896 <mem_free+0xb2>
    return;
 800b894:	bf00      	nop
}
 800b896:	3710      	adds	r7, #16
 800b898:	46bd      	mov	sp, r7
 800b89a:	bd80      	pop	{r7, pc}
 800b89c:	08015a94 	.word	0x08015a94
 800b8a0:	08015bc0 	.word	0x08015bc0
 800b8a4:	08015b18 	.word	0x08015b18
 800b8a8:	20008b78 	.word	0x20008b78
 800b8ac:	20008b7c 	.word	0x20008b7c
 800b8b0:	08015be4 	.word	0x08015be4
 800b8b4:	20008b84 	.word	0x20008b84
 800b8b8:	08015bfc 	.word	0x08015bfc
 800b8bc:	20008b80 	.word	0x20008b80

0800b8c0 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t newsize)
{
 800b8c0:	b580      	push	{r7, lr}
 800b8c2:	b088      	sub	sp, #32
 800b8c4:	af00      	add	r7, sp, #0
 800b8c6:	6078      	str	r0, [r7, #4]
 800b8c8:	460b      	mov	r3, r1
 800b8ca:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = LWIP_MEM_ALIGN_SIZE(newsize);
 800b8cc:	887b      	ldrh	r3, [r7, #2]
 800b8ce:	3303      	adds	r3, #3
 800b8d0:	b29b      	uxth	r3, r3
 800b8d2:	f023 0303 	bic.w	r3, r3, #3
 800b8d6:	807b      	strh	r3, [r7, #2]

  if (newsize < MIN_SIZE_ALIGNED) {
 800b8d8:	887b      	ldrh	r3, [r7, #2]
 800b8da:	2b0b      	cmp	r3, #11
 800b8dc:	d801      	bhi.n	800b8e2 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800b8de:	230c      	movs	r3, #12
 800b8e0:	807b      	strh	r3, [r7, #2]
  }

  if (newsize > MEM_SIZE_ALIGNED) {
 800b8e2:	887b      	ldrh	r3, [r7, #2]
 800b8e4:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800b8e8:	d901      	bls.n	800b8ee <mem_trim+0x2e>
    return NULL;
 800b8ea:	2300      	movs	r3, #0
 800b8ec:	e0bd      	b.n	800ba6a <mem_trim+0x1aa>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800b8ee:	4b61      	ldr	r3, [pc, #388]	; (800ba74 <mem_trim+0x1b4>)
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	687a      	ldr	r2, [r7, #4]
 800b8f4:	429a      	cmp	r2, r3
 800b8f6:	d304      	bcc.n	800b902 <mem_trim+0x42>
 800b8f8:	4b5f      	ldr	r3, [pc, #380]	; (800ba78 <mem_trim+0x1b8>)
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	687a      	ldr	r2, [r7, #4]
 800b8fe:	429a      	cmp	r2, r3
 800b900:	d306      	bcc.n	800b910 <mem_trim+0x50>
 800b902:	4b5e      	ldr	r3, [pc, #376]	; (800ba7c <mem_trim+0x1bc>)
 800b904:	f240 12f3 	movw	r2, #499	; 0x1f3
 800b908:	495d      	ldr	r1, [pc, #372]	; (800ba80 <mem_trim+0x1c0>)
 800b90a:	485e      	ldr	r0, [pc, #376]	; (800ba84 <mem_trim+0x1c4>)
 800b90c:	f008 fc8a 	bl	8014224 <iprintf>
   (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800b910:	4b58      	ldr	r3, [pc, #352]	; (800ba74 <mem_trim+0x1b4>)
 800b912:	681b      	ldr	r3, [r3, #0]
 800b914:	687a      	ldr	r2, [r7, #4]
 800b916:	429a      	cmp	r2, r3
 800b918:	d304      	bcc.n	800b924 <mem_trim+0x64>
 800b91a:	4b57      	ldr	r3, [pc, #348]	; (800ba78 <mem_trim+0x1b8>)
 800b91c:	681b      	ldr	r3, [r3, #0]
 800b91e:	687a      	ldr	r2, [r7, #4]
 800b920:	429a      	cmp	r2, r3
 800b922:	d307      	bcc.n	800b934 <mem_trim+0x74>
    SYS_ARCH_DECL_PROTECT(lev);
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    SYS_ARCH_PROTECT(lev);
 800b924:	f001 fb6e 	bl	800d004 <sys_arch_protect>
 800b928:	60f8      	str	r0, [r7, #12]
    MEM_STATS_INC(illegal);
    SYS_ARCH_UNPROTECT(lev);
 800b92a:	68f8      	ldr	r0, [r7, #12]
 800b92c:	f001 fb78 	bl	800d020 <sys_arch_unprotect>
    return rmem;
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	e09a      	b.n	800ba6a <mem_trim+0x1aa>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	3b08      	subs	r3, #8
 800b938:	61fb      	str	r3, [r7, #28]
  /* ... and its offset pointer */
  ptr = (mem_size_t)((u8_t *)mem - ram);
 800b93a:	4b4e      	ldr	r3, [pc, #312]	; (800ba74 <mem_trim+0x1b4>)
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	69fa      	ldr	r2, [r7, #28]
 800b940:	1ad3      	subs	r3, r2, r3
 800b942:	837b      	strh	r3, [r7, #26]

  size = mem->next - ptr - SIZEOF_STRUCT_MEM;
 800b944:	69fb      	ldr	r3, [r7, #28]
 800b946:	881a      	ldrh	r2, [r3, #0]
 800b948:	8b7b      	ldrh	r3, [r7, #26]
 800b94a:	1ad3      	subs	r3, r2, r3
 800b94c:	b29b      	uxth	r3, r3
 800b94e:	3b08      	subs	r3, #8
 800b950:	833b      	strh	r3, [r7, #24]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800b952:	887a      	ldrh	r2, [r7, #2]
 800b954:	8b3b      	ldrh	r3, [r7, #24]
 800b956:	429a      	cmp	r2, r3
 800b958:	d906      	bls.n	800b968 <mem_trim+0xa8>
 800b95a:	4b48      	ldr	r3, [pc, #288]	; (800ba7c <mem_trim+0x1bc>)
 800b95c:	f240 2206 	movw	r2, #518	; 0x206
 800b960:	4949      	ldr	r1, [pc, #292]	; (800ba88 <mem_trim+0x1c8>)
 800b962:	4848      	ldr	r0, [pc, #288]	; (800ba84 <mem_trim+0x1c4>)
 800b964:	f008 fc5e 	bl	8014224 <iprintf>
  if (newsize > size) {
 800b968:	887a      	ldrh	r2, [r7, #2]
 800b96a:	8b3b      	ldrh	r3, [r7, #24]
 800b96c:	429a      	cmp	r2, r3
 800b96e:	d901      	bls.n	800b974 <mem_trim+0xb4>
    /* not supported */
    return NULL;
 800b970:	2300      	movs	r3, #0
 800b972:	e07a      	b.n	800ba6a <mem_trim+0x1aa>
  }
  if (newsize == size) {
 800b974:	887a      	ldrh	r2, [r7, #2]
 800b976:	8b3b      	ldrh	r3, [r7, #24]
 800b978:	429a      	cmp	r2, r3
 800b97a:	d101      	bne.n	800b980 <mem_trim+0xc0>
    /* No change in size, simply return */
    return rmem;
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	e074      	b.n	800ba6a <mem_trim+0x1aa>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800b980:	4842      	ldr	r0, [pc, #264]	; (800ba8c <mem_trim+0x1cc>)
 800b982:	f001 fb03 	bl	800cf8c <sys_mutex_lock>

  mem2 = (struct mem *)(void *)&ram[mem->next];
 800b986:	4b3b      	ldr	r3, [pc, #236]	; (800ba74 <mem_trim+0x1b4>)
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	69fa      	ldr	r2, [r7, #28]
 800b98c:	8812      	ldrh	r2, [r2, #0]
 800b98e:	4413      	add	r3, r2
 800b990:	617b      	str	r3, [r7, #20]
  if (mem2->used == 0) {
 800b992:	697b      	ldr	r3, [r7, #20]
 800b994:	791b      	ldrb	r3, [r3, #4]
 800b996:	2b00      	cmp	r3, #0
 800b998:	d131      	bne.n	800b9fe <mem_trim+0x13e>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    /* remember the old next pointer */
    next = mem2->next;
 800b99a:	697b      	ldr	r3, [r7, #20]
 800b99c:	881b      	ldrh	r3, [r3, #0]
 800b99e:	823b      	strh	r3, [r7, #16]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 800b9a0:	8b7a      	ldrh	r2, [r7, #26]
 800b9a2:	887b      	ldrh	r3, [r7, #2]
 800b9a4:	4413      	add	r3, r2
 800b9a6:	b29b      	uxth	r3, r3
 800b9a8:	3308      	adds	r3, #8
 800b9aa:	827b      	strh	r3, [r7, #18]
    if (lfree == mem2) {
 800b9ac:	4b38      	ldr	r3, [pc, #224]	; (800ba90 <mem_trim+0x1d0>)
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	697a      	ldr	r2, [r7, #20]
 800b9b2:	429a      	cmp	r2, r3
 800b9b4:	d105      	bne.n	800b9c2 <mem_trim+0x102>
      lfree = (struct mem *)(void *)&ram[ptr2];
 800b9b6:	4b2f      	ldr	r3, [pc, #188]	; (800ba74 <mem_trim+0x1b4>)
 800b9b8:	681a      	ldr	r2, [r3, #0]
 800b9ba:	8a7b      	ldrh	r3, [r7, #18]
 800b9bc:	4413      	add	r3, r2
 800b9be:	4a34      	ldr	r2, [pc, #208]	; (800ba90 <mem_trim+0x1d0>)
 800b9c0:	6013      	str	r3, [r2, #0]
    }
    mem2 = (struct mem *)(void *)&ram[ptr2];
 800b9c2:	4b2c      	ldr	r3, [pc, #176]	; (800ba74 <mem_trim+0x1b4>)
 800b9c4:	681a      	ldr	r2, [r3, #0]
 800b9c6:	8a7b      	ldrh	r3, [r7, #18]
 800b9c8:	4413      	add	r3, r2
 800b9ca:	617b      	str	r3, [r7, #20]
    mem2->used = 0;
 800b9cc:	697b      	ldr	r3, [r7, #20]
 800b9ce:	2200      	movs	r2, #0
 800b9d0:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800b9d2:	697b      	ldr	r3, [r7, #20]
 800b9d4:	8a3a      	ldrh	r2, [r7, #16]
 800b9d6:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800b9d8:	697b      	ldr	r3, [r7, #20]
 800b9da:	8b7a      	ldrh	r2, [r7, #26]
 800b9dc:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800b9de:	69fb      	ldr	r3, [r7, #28]
 800b9e0:	8a7a      	ldrh	r2, [r7, #18]
 800b9e2:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800b9e4:	697b      	ldr	r3, [r7, #20]
 800b9e6:	881b      	ldrh	r3, [r3, #0]
 800b9e8:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800b9ec:	d039      	beq.n	800ba62 <mem_trim+0x1a2>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800b9ee:	4b21      	ldr	r3, [pc, #132]	; (800ba74 <mem_trim+0x1b4>)
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	697a      	ldr	r2, [r7, #20]
 800b9f4:	8812      	ldrh	r2, [r2, #0]
 800b9f6:	4413      	add	r3, r2
 800b9f8:	8a7a      	ldrh	r2, [r7, #18]
 800b9fa:	805a      	strh	r2, [r3, #2]
 800b9fc:	e031      	b.n	800ba62 <mem_trim+0x1a2>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800b9fe:	887b      	ldrh	r3, [r7, #2]
 800ba00:	f103 0214 	add.w	r2, r3, #20
 800ba04:	8b3b      	ldrh	r3, [r7, #24]
 800ba06:	429a      	cmp	r2, r3
 800ba08:	d82b      	bhi.n	800ba62 <mem_trim+0x1a2>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 800ba0a:	8b7a      	ldrh	r2, [r7, #26]
 800ba0c:	887b      	ldrh	r3, [r7, #2]
 800ba0e:	4413      	add	r3, r2
 800ba10:	b29b      	uxth	r3, r3
 800ba12:	3308      	adds	r3, #8
 800ba14:	827b      	strh	r3, [r7, #18]
    mem2 = (struct mem *)(void *)&ram[ptr2];
 800ba16:	4b17      	ldr	r3, [pc, #92]	; (800ba74 <mem_trim+0x1b4>)
 800ba18:	681a      	ldr	r2, [r3, #0]
 800ba1a:	8a7b      	ldrh	r3, [r7, #18]
 800ba1c:	4413      	add	r3, r2
 800ba1e:	617b      	str	r3, [r7, #20]
    if (mem2 < lfree) {
 800ba20:	4b1b      	ldr	r3, [pc, #108]	; (800ba90 <mem_trim+0x1d0>)
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	697a      	ldr	r2, [r7, #20]
 800ba26:	429a      	cmp	r2, r3
 800ba28:	d202      	bcs.n	800ba30 <mem_trim+0x170>
      lfree = mem2;
 800ba2a:	4a19      	ldr	r2, [pc, #100]	; (800ba90 <mem_trim+0x1d0>)
 800ba2c:	697b      	ldr	r3, [r7, #20]
 800ba2e:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800ba30:	697b      	ldr	r3, [r7, #20]
 800ba32:	2200      	movs	r2, #0
 800ba34:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800ba36:	69fb      	ldr	r3, [r7, #28]
 800ba38:	881a      	ldrh	r2, [r3, #0]
 800ba3a:	697b      	ldr	r3, [r7, #20]
 800ba3c:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800ba3e:	697b      	ldr	r3, [r7, #20]
 800ba40:	8b7a      	ldrh	r2, [r7, #26]
 800ba42:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800ba44:	69fb      	ldr	r3, [r7, #28]
 800ba46:	8a7a      	ldrh	r2, [r7, #18]
 800ba48:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800ba4a:	697b      	ldr	r3, [r7, #20]
 800ba4c:	881b      	ldrh	r3, [r3, #0]
 800ba4e:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800ba52:	d006      	beq.n	800ba62 <mem_trim+0x1a2>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800ba54:	4b07      	ldr	r3, [pc, #28]	; (800ba74 <mem_trim+0x1b4>)
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	697a      	ldr	r2, [r7, #20]
 800ba5a:	8812      	ldrh	r2, [r2, #0]
 800ba5c:	4413      	add	r3, r2
 800ba5e:	8a7a      	ldrh	r2, [r7, #18]
 800ba60:	805a      	strh	r2, [r3, #2]
    -> the remaining space stays unused since it is too small
  } */
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800ba62:	480a      	ldr	r0, [pc, #40]	; (800ba8c <mem_trim+0x1cc>)
 800ba64:	f001 faa1 	bl	800cfaa <sys_mutex_unlock>
  return rmem;
 800ba68:	687b      	ldr	r3, [r7, #4]
}
 800ba6a:	4618      	mov	r0, r3
 800ba6c:	3720      	adds	r7, #32
 800ba6e:	46bd      	mov	sp, r7
 800ba70:	bd80      	pop	{r7, pc}
 800ba72:	bf00      	nop
 800ba74:	20008b78 	.word	0x20008b78
 800ba78:	20008b7c 	.word	0x20008b7c
 800ba7c:	08015a94 	.word	0x08015a94
 800ba80:	08015c10 	.word	0x08015c10
 800ba84:	08015b18 	.word	0x08015b18
 800ba88:	08015c28 	.word	0x08015c28
 800ba8c:	20008b84 	.word	0x20008b84
 800ba90:	20008b80 	.word	0x20008b80

0800ba94 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size)
{
 800ba94:	b580      	push	{r7, lr}
 800ba96:	b088      	sub	sp, #32
 800ba98:	af00      	add	r7, sp, #0
 800ba9a:	4603      	mov	r3, r0
 800ba9c:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size == 0) {
 800ba9e:	88fb      	ldrh	r3, [r7, #6]
 800baa0:	2b00      	cmp	r3, #0
 800baa2:	d101      	bne.n	800baa8 <mem_malloc+0x14>
    return NULL;
 800baa4:	2300      	movs	r3, #0
 800baa6:	e0d0      	b.n	800bc4a <mem_malloc+0x1b6>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = LWIP_MEM_ALIGN_SIZE(size);
 800baa8:	88fb      	ldrh	r3, [r7, #6]
 800baaa:	3303      	adds	r3, #3
 800baac:	b29b      	uxth	r3, r3
 800baae:	f023 0303 	bic.w	r3, r3, #3
 800bab2:	80fb      	strh	r3, [r7, #6]

  if (size < MIN_SIZE_ALIGNED) {
 800bab4:	88fb      	ldrh	r3, [r7, #6]
 800bab6:	2b0b      	cmp	r3, #11
 800bab8:	d801      	bhi.n	800babe <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800baba:	230c      	movs	r3, #12
 800babc:	80fb      	strh	r3, [r7, #6]
  }

  if (size > MEM_SIZE_ALIGNED) {
 800babe:	88fb      	ldrh	r3, [r7, #6]
 800bac0:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800bac4:	d901      	bls.n	800baca <mem_malloc+0x36>
    return NULL;
 800bac6:	2300      	movs	r3, #0
 800bac8:	e0bf      	b.n	800bc4a <mem_malloc+0x1b6>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 800baca:	4862      	ldr	r0, [pc, #392]	; (800bc54 <mem_malloc+0x1c0>)
 800bacc:	f001 fa5e 	bl	800cf8c <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 800bad0:	4b61      	ldr	r3, [pc, #388]	; (800bc58 <mem_malloc+0x1c4>)
 800bad2:	681a      	ldr	r2, [r3, #0]
 800bad4:	4b61      	ldr	r3, [pc, #388]	; (800bc5c <mem_malloc+0x1c8>)
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	1ad3      	subs	r3, r2, r3
 800bada:	83fb      	strh	r3, [r7, #30]
 800badc:	e0aa      	b.n	800bc34 <mem_malloc+0x1a0>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
      mem = (struct mem *)(void *)&ram[ptr];
 800bade:	4b5f      	ldr	r3, [pc, #380]	; (800bc5c <mem_malloc+0x1c8>)
 800bae0:	681a      	ldr	r2, [r3, #0]
 800bae2:	8bfb      	ldrh	r3, [r7, #30]
 800bae4:	4413      	add	r3, r2
 800bae6:	617b      	str	r3, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800bae8:	697b      	ldr	r3, [r7, #20]
 800baea:	791b      	ldrb	r3, [r3, #4]
 800baec:	2b00      	cmp	r3, #0
 800baee:	f040 809b 	bne.w	800bc28 <mem_malloc+0x194>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800baf2:	697b      	ldr	r3, [r7, #20]
 800baf4:	881b      	ldrh	r3, [r3, #0]
 800baf6:	461a      	mov	r2, r3
 800baf8:	8bfb      	ldrh	r3, [r7, #30]
 800bafa:	1ad3      	subs	r3, r2, r3
 800bafc:	f1a3 0208 	sub.w	r2, r3, #8
 800bb00:	88fb      	ldrh	r3, [r7, #6]
      if ((!mem->used) &&
 800bb02:	429a      	cmp	r2, r3
 800bb04:	f0c0 8090 	bcc.w	800bc28 <mem_malloc+0x194>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800bb08:	697b      	ldr	r3, [r7, #20]
 800bb0a:	881b      	ldrh	r3, [r3, #0]
 800bb0c:	461a      	mov	r2, r3
 800bb0e:	8bfb      	ldrh	r3, [r7, #30]
 800bb10:	1ad3      	subs	r3, r2, r3
 800bb12:	f1a3 0208 	sub.w	r2, r3, #8
 800bb16:	88fb      	ldrh	r3, [r7, #6]
 800bb18:	3314      	adds	r3, #20
 800bb1a:	429a      	cmp	r2, r3
 800bb1c:	d327      	bcc.n	800bb6e <mem_malloc+0xda>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = ptr + SIZEOF_STRUCT_MEM + size;
 800bb1e:	8bfa      	ldrh	r2, [r7, #30]
 800bb20:	88fb      	ldrh	r3, [r7, #6]
 800bb22:	4413      	add	r3, r2
 800bb24:	b29b      	uxth	r3, r3
 800bb26:	3308      	adds	r3, #8
 800bb28:	827b      	strh	r3, [r7, #18]
          /* create mem2 struct */
          mem2 = (struct mem *)(void *)&ram[ptr2];
 800bb2a:	4b4c      	ldr	r3, [pc, #304]	; (800bc5c <mem_malloc+0x1c8>)
 800bb2c:	681a      	ldr	r2, [r3, #0]
 800bb2e:	8a7b      	ldrh	r3, [r7, #18]
 800bb30:	4413      	add	r3, r2
 800bb32:	60fb      	str	r3, [r7, #12]
          mem2->used = 0;
 800bb34:	68fb      	ldr	r3, [r7, #12]
 800bb36:	2200      	movs	r2, #0
 800bb38:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800bb3a:	697b      	ldr	r3, [r7, #20]
 800bb3c:	881a      	ldrh	r2, [r3, #0]
 800bb3e:	68fb      	ldr	r3, [r7, #12]
 800bb40:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800bb42:	68fb      	ldr	r3, [r7, #12]
 800bb44:	8bfa      	ldrh	r2, [r7, #30]
 800bb46:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800bb48:	697b      	ldr	r3, [r7, #20]
 800bb4a:	8a7a      	ldrh	r2, [r7, #18]
 800bb4c:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800bb4e:	697b      	ldr	r3, [r7, #20]
 800bb50:	2201      	movs	r2, #1
 800bb52:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	881b      	ldrh	r3, [r3, #0]
 800bb58:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800bb5c:	d00a      	beq.n	800bb74 <mem_malloc+0xe0>
            ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800bb5e:	4b3f      	ldr	r3, [pc, #252]	; (800bc5c <mem_malloc+0x1c8>)
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	68fa      	ldr	r2, [r7, #12]
 800bb64:	8812      	ldrh	r2, [r2, #0]
 800bb66:	4413      	add	r3, r2
 800bb68:	8a7a      	ldrh	r2, [r7, #18]
 800bb6a:	805a      	strh	r2, [r3, #2]
 800bb6c:	e002      	b.n	800bb74 <mem_malloc+0xe0>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800bb6e:	697b      	ldr	r3, [r7, #20]
 800bb70:	2201      	movs	r2, #1
 800bb72:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - (mem_size_t)((u8_t *)mem - ram));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800bb74:	4b38      	ldr	r3, [pc, #224]	; (800bc58 <mem_malloc+0x1c4>)
 800bb76:	681b      	ldr	r3, [r3, #0]
 800bb78:	697a      	ldr	r2, [r7, #20]
 800bb7a:	429a      	cmp	r2, r3
 800bb7c:	d127      	bne.n	800bbce <mem_malloc+0x13a>
          struct mem *cur = lfree;
 800bb7e:	4b36      	ldr	r3, [pc, #216]	; (800bc58 <mem_malloc+0x1c4>)
 800bb80:	681b      	ldr	r3, [r3, #0]
 800bb82:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800bb84:	e005      	b.n	800bb92 <mem_malloc+0xfe>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = (struct mem *)(void *)&ram[cur->next];
 800bb86:	4b35      	ldr	r3, [pc, #212]	; (800bc5c <mem_malloc+0x1c8>)
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	69ba      	ldr	r2, [r7, #24]
 800bb8c:	8812      	ldrh	r2, [r2, #0]
 800bb8e:	4413      	add	r3, r2
 800bb90:	61bb      	str	r3, [r7, #24]
          while (cur->used && cur != ram_end) {
 800bb92:	69bb      	ldr	r3, [r7, #24]
 800bb94:	791b      	ldrb	r3, [r3, #4]
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d004      	beq.n	800bba4 <mem_malloc+0x110>
 800bb9a:	4b31      	ldr	r3, [pc, #196]	; (800bc60 <mem_malloc+0x1cc>)
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	69ba      	ldr	r2, [r7, #24]
 800bba0:	429a      	cmp	r2, r3
 800bba2:	d1f0      	bne.n	800bb86 <mem_malloc+0xf2>
          }
          lfree = cur;
 800bba4:	4a2c      	ldr	r2, [pc, #176]	; (800bc58 <mem_malloc+0x1c4>)
 800bba6:	69bb      	ldr	r3, [r7, #24]
 800bba8:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800bbaa:	4b2b      	ldr	r3, [pc, #172]	; (800bc58 <mem_malloc+0x1c4>)
 800bbac:	681a      	ldr	r2, [r3, #0]
 800bbae:	4b2c      	ldr	r3, [pc, #176]	; (800bc60 <mem_malloc+0x1cc>)
 800bbb0:	681b      	ldr	r3, [r3, #0]
 800bbb2:	429a      	cmp	r2, r3
 800bbb4:	d00b      	beq.n	800bbce <mem_malloc+0x13a>
 800bbb6:	4b28      	ldr	r3, [pc, #160]	; (800bc58 <mem_malloc+0x1c4>)
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	791b      	ldrb	r3, [r3, #4]
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	d006      	beq.n	800bbce <mem_malloc+0x13a>
 800bbc0:	4b28      	ldr	r3, [pc, #160]	; (800bc64 <mem_malloc+0x1d0>)
 800bbc2:	f240 22cf 	movw	r2, #719	; 0x2cf
 800bbc6:	4928      	ldr	r1, [pc, #160]	; (800bc68 <mem_malloc+0x1d4>)
 800bbc8:	4828      	ldr	r0, [pc, #160]	; (800bc6c <mem_malloc+0x1d8>)
 800bbca:	f008 fb2b 	bl	8014224 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 800bbce:	4821      	ldr	r0, [pc, #132]	; (800bc54 <mem_malloc+0x1c0>)
 800bbd0:	f001 f9eb 	bl	800cfaa <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800bbd4:	88fa      	ldrh	r2, [r7, #6]
 800bbd6:	697b      	ldr	r3, [r7, #20]
 800bbd8:	4413      	add	r3, r2
 800bbda:	3308      	adds	r3, #8
 800bbdc:	4a20      	ldr	r2, [pc, #128]	; (800bc60 <mem_malloc+0x1cc>)
 800bbde:	6812      	ldr	r2, [r2, #0]
 800bbe0:	4293      	cmp	r3, r2
 800bbe2:	d906      	bls.n	800bbf2 <mem_malloc+0x15e>
 800bbe4:	4b1f      	ldr	r3, [pc, #124]	; (800bc64 <mem_malloc+0x1d0>)
 800bbe6:	f240 22d3 	movw	r2, #723	; 0x2d3
 800bbea:	4921      	ldr	r1, [pc, #132]	; (800bc70 <mem_malloc+0x1dc>)
 800bbec:	481f      	ldr	r0, [pc, #124]	; (800bc6c <mem_malloc+0x1d8>)
 800bbee:	f008 fb19 	bl	8014224 <iprintf>
         (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800bbf2:	697b      	ldr	r3, [r7, #20]
 800bbf4:	f003 0303 	and.w	r3, r3, #3
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d006      	beq.n	800bc0a <mem_malloc+0x176>
 800bbfc:	4b19      	ldr	r3, [pc, #100]	; (800bc64 <mem_malloc+0x1d0>)
 800bbfe:	f240 22d5 	movw	r2, #725	; 0x2d5
 800bc02:	491c      	ldr	r1, [pc, #112]	; (800bc74 <mem_malloc+0x1e0>)
 800bc04:	4819      	ldr	r0, [pc, #100]	; (800bc6c <mem_malloc+0x1d8>)
 800bc06:	f008 fb0d 	bl	8014224 <iprintf>
         ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800bc0a:	697b      	ldr	r3, [r7, #20]
 800bc0c:	f003 0303 	and.w	r3, r3, #3
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d006      	beq.n	800bc22 <mem_malloc+0x18e>
 800bc14:	4b13      	ldr	r3, [pc, #76]	; (800bc64 <mem_malloc+0x1d0>)
 800bc16:	f240 22d7 	movw	r2, #727	; 0x2d7
 800bc1a:	4917      	ldr	r1, [pc, #92]	; (800bc78 <mem_malloc+0x1e4>)
 800bc1c:	4813      	ldr	r0, [pc, #76]	; (800bc6c <mem_malloc+0x1d8>)
 800bc1e:	f008 fb01 	bl	8014224 <iprintf>
          (((mem_ptr_t)mem) & (MEM_ALIGNMENT-1)) == 0);

        return (u8_t *)mem + SIZEOF_STRUCT_MEM;
 800bc22:	697b      	ldr	r3, [r7, #20]
 800bc24:	3308      	adds	r3, #8
 800bc26:	e010      	b.n	800bc4a <mem_malloc+0x1b6>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
 800bc28:	4b0c      	ldr	r3, [pc, #48]	; (800bc5c <mem_malloc+0x1c8>)
 800bc2a:	681a      	ldr	r2, [r3, #0]
 800bc2c:	8bfb      	ldrh	r3, [r7, #30]
 800bc2e:	4413      	add	r3, r2
 800bc30:	881b      	ldrh	r3, [r3, #0]
 800bc32:	83fb      	strh	r3, [r7, #30]
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 800bc34:	8bfa      	ldrh	r2, [r7, #30]
 800bc36:	88fb      	ldrh	r3, [r7, #6]
 800bc38:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 800bc3c:	429a      	cmp	r2, r3
 800bc3e:	f4ff af4e 	bcc.w	800bade <mem_malloc+0x4a>
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 800bc42:	4804      	ldr	r0, [pc, #16]	; (800bc54 <mem_malloc+0x1c0>)
 800bc44:	f001 f9b1 	bl	800cfaa <sys_mutex_unlock>
  return NULL;
 800bc48:	2300      	movs	r3, #0
}
 800bc4a:	4618      	mov	r0, r3
 800bc4c:	3720      	adds	r7, #32
 800bc4e:	46bd      	mov	sp, r7
 800bc50:	bd80      	pop	{r7, pc}
 800bc52:	bf00      	nop
 800bc54:	20008b84 	.word	0x20008b84
 800bc58:	20008b80 	.word	0x20008b80
 800bc5c:	20008b78 	.word	0x20008b78
 800bc60:	20008b7c 	.word	0x20008b7c
 800bc64:	08015a94 	.word	0x08015a94
 800bc68:	08015c48 	.word	0x08015c48
 800bc6c:	08015b18 	.word	0x08015b18
 800bc70:	08015c64 	.word	0x08015c64
 800bc74:	08015c94 	.word	0x08015c94
 800bc78:	08015cc4 	.word	0x08015cc4

0800bc7c <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800bc7c:	b480      	push	{r7}
 800bc7e:	b085      	sub	sp, #20
 800bc80:	af00      	add	r7, sp, #0
 800bc82:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	689b      	ldr	r3, [r3, #8]
 800bc88:	2200      	movs	r2, #0
 800bc8a:	601a      	str	r2, [r3, #0]
  memp = (struct memp*)LWIP_MEM_ALIGN(desc->base);
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	685b      	ldr	r3, [r3, #4]
 800bc90:	3303      	adds	r3, #3
 800bc92:	f023 0303 	bic.w	r3, r3, #3
 800bc96:	60bb      	str	r3, [r7, #8]
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800bc98:	2300      	movs	r3, #0
 800bc9a:	60fb      	str	r3, [r7, #12]
 800bc9c:	e011      	b.n	800bcc2 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	689b      	ldr	r3, [r3, #8]
 800bca2:	681a      	ldr	r2, [r3, #0]
 800bca4:	68bb      	ldr	r3, [r7, #8]
 800bca6:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	689b      	ldr	r3, [r3, #8]
 800bcac:	68ba      	ldr	r2, [r7, #8]
 800bcae:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
   /* cast through void* to get rid of alignment warnings */
   memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	881b      	ldrh	r3, [r3, #0]
 800bcb4:	461a      	mov	r2, r3
 800bcb6:	68bb      	ldr	r3, [r7, #8]
 800bcb8:	4413      	add	r3, r2
 800bcba:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800bcbc:	68fb      	ldr	r3, [r7, #12]
 800bcbe:	3301      	adds	r3, #1
 800bcc0:	60fb      	str	r3, [r7, #12]
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	885b      	ldrh	r3, [r3, #2]
 800bcc6:	461a      	mov	r2, r3
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	4293      	cmp	r3, r2
 800bccc:	dbe7      	blt.n	800bc9e <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800bcce:	bf00      	nop
 800bcd0:	bf00      	nop
 800bcd2:	3714      	adds	r7, #20
 800bcd4:	46bd      	mov	sp, r7
 800bcd6:	bc80      	pop	{r7}
 800bcd8:	4770      	bx	lr
	...

0800bcdc <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800bcdc:	b580      	push	{r7, lr}
 800bcde:	b082      	sub	sp, #8
 800bce0:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800bce2:	2300      	movs	r3, #0
 800bce4:	80fb      	strh	r3, [r7, #6]
 800bce6:	e009      	b.n	800bcfc <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800bce8:	88fb      	ldrh	r3, [r7, #6]
 800bcea:	4a08      	ldr	r2, [pc, #32]	; (800bd0c <memp_init+0x30>)
 800bcec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bcf0:	4618      	mov	r0, r3
 800bcf2:	f7ff ffc3 	bl	800bc7c <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800bcf6:	88fb      	ldrh	r3, [r7, #6]
 800bcf8:	3301      	adds	r3, #1
 800bcfa:	80fb      	strh	r3, [r7, #6]
 800bcfc:	88fb      	ldrh	r3, [r7, #6]
 800bcfe:	2b0c      	cmp	r3, #12
 800bd00:	d9f2      	bls.n	800bce8 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800bd02:	bf00      	nop
 800bd04:	bf00      	nop
 800bd06:	3708      	adds	r7, #8
 800bd08:	46bd      	mov	sp, r7
 800bd0a:	bd80      	pop	{r7, pc}
 800bd0c:	08017568 	.word	0x08017568

0800bd10 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char* file, const int line)
#endif
{
 800bd10:	b580      	push	{r7, lr}
 800bd12:	b084      	sub	sp, #16
 800bd14:	af00      	add	r7, sp, #0
 800bd16:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 800bd18:	f001 f974 	bl	800d004 <sys_arch_protect>
 800bd1c:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	689b      	ldr	r3, [r3, #8]
 800bd22:	681b      	ldr	r3, [r3, #0]
 800bd24:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800bd26:	68bb      	ldr	r3, [r7, #8]
 800bd28:	2b00      	cmp	r3, #0
 800bd2a:	d015      	beq.n	800bd58 <do_memp_malloc_pool+0x48>
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element_overflow(memp, desc);
    memp_overflow_check_element_underflow(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	689b      	ldr	r3, [r3, #8]
 800bd30:	68ba      	ldr	r2, [r7, #8]
 800bd32:	6812      	ldr	r2, [r2, #0]
 800bd34:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800bd36:	68bb      	ldr	r3, [r7, #8]
 800bd38:	f003 0303 	and.w	r3, r3, #3
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	d006      	beq.n	800bd4e <do_memp_malloc_pool+0x3e>
 800bd40:	4b09      	ldr	r3, [pc, #36]	; (800bd68 <do_memp_malloc_pool+0x58>)
 800bd42:	f44f 72a4 	mov.w	r2, #328	; 0x148
 800bd46:	4909      	ldr	r1, [pc, #36]	; (800bd6c <do_memp_malloc_pool+0x5c>)
 800bd48:	4809      	ldr	r0, [pc, #36]	; (800bd70 <do_memp_malloc_pool+0x60>)
 800bd4a:	f008 fa6b 	bl	8014224 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800bd4e:	68f8      	ldr	r0, [r7, #12]
 800bd50:	f001 f966 	bl	800d020 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t*)memp + MEMP_SIZE);
 800bd54:	68bb      	ldr	r3, [r7, #8]
 800bd56:	e003      	b.n	800bd60 <do_memp_malloc_pool+0x50>
#if MEMP_STATS
    desc->stats->err++;
#endif
  }

  SYS_ARCH_UNPROTECT(old_level);
 800bd58:	68f8      	ldr	r0, [r7, #12]
 800bd5a:	f001 f961 	bl	800d020 <sys_arch_unprotect>
  return NULL;
 800bd5e:	2300      	movs	r3, #0
}
 800bd60:	4618      	mov	r0, r3
 800bd62:	3710      	adds	r7, #16
 800bd64:	46bd      	mov	sp, r7
 800bd66:	bd80      	pop	{r7, pc}
 800bd68:	08015ce8 	.word	0x08015ce8
 800bd6c:	08015d58 	.word	0x08015d58
 800bd70:	08015d7c 	.word	0x08015d7c

0800bd74 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char* file, const int line)
#endif
{
 800bd74:	b580      	push	{r7, lr}
 800bd76:	b084      	sub	sp, #16
 800bd78:	af00      	add	r7, sp, #0
 800bd7a:	4603      	mov	r3, r0
 800bd7c:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800bd7e:	79fb      	ldrb	r3, [r7, #7]
 800bd80:	2b0c      	cmp	r3, #12
 800bd82:	d908      	bls.n	800bd96 <memp_malloc+0x22>
 800bd84:	4b0a      	ldr	r3, [pc, #40]	; (800bdb0 <memp_malloc+0x3c>)
 800bd86:	f240 1287 	movw	r2, #391	; 0x187
 800bd8a:	490a      	ldr	r1, [pc, #40]	; (800bdb4 <memp_malloc+0x40>)
 800bd8c:	480a      	ldr	r0, [pc, #40]	; (800bdb8 <memp_malloc+0x44>)
 800bd8e:	f008 fa49 	bl	8014224 <iprintf>
 800bd92:	2300      	movs	r3, #0
 800bd94:	e008      	b.n	800bda8 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800bd96:	79fb      	ldrb	r3, [r7, #7]
 800bd98:	4a08      	ldr	r2, [pc, #32]	; (800bdbc <memp_malloc+0x48>)
 800bd9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bd9e:	4618      	mov	r0, r3
 800bda0:	f7ff ffb6 	bl	800bd10 <do_memp_malloc_pool>
 800bda4:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800bda6:	68fb      	ldr	r3, [r7, #12]
}
 800bda8:	4618      	mov	r0, r3
 800bdaa:	3710      	adds	r7, #16
 800bdac:	46bd      	mov	sp, r7
 800bdae:	bd80      	pop	{r7, pc}
 800bdb0:	08015ce8 	.word	0x08015ce8
 800bdb4:	08015db8 	.word	0x08015db8
 800bdb8:	08015d7c 	.word	0x08015d7c
 800bdbc:	08017568 	.word	0x08017568

0800bdc0 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc* desc, void *mem)
{
 800bdc0:	b580      	push	{r7, lr}
 800bdc2:	b084      	sub	sp, #16
 800bdc4:	af00      	add	r7, sp, #0
 800bdc6:	6078      	str	r0, [r7, #4]
 800bdc8:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800bdca:	683b      	ldr	r3, [r7, #0]
 800bdcc:	f003 0303 	and.w	r3, r3, #3
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	d006      	beq.n	800bde2 <do_memp_free_pool+0x22>
 800bdd4:	4b0d      	ldr	r3, [pc, #52]	; (800be0c <do_memp_free_pool+0x4c>)
 800bdd6:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 800bdda:	490d      	ldr	r1, [pc, #52]	; (800be10 <do_memp_free_pool+0x50>)
 800bddc:	480d      	ldr	r0, [pc, #52]	; (800be14 <do_memp_free_pool+0x54>)
 800bdde:	f008 fa21 	bl	8014224 <iprintf>
                ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t*)mem - MEMP_SIZE);
 800bde2:	683b      	ldr	r3, [r7, #0]
 800bde4:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 800bde6:	f001 f90d 	bl	800d004 <sys_arch_protect>
 800bdea:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	689b      	ldr	r3, [r3, #8]
 800bdf0:	681a      	ldr	r2, [r3, #0]
 800bdf2:	68fb      	ldr	r3, [r7, #12]
 800bdf4:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	689b      	ldr	r3, [r3, #8]
 800bdfa:	68fa      	ldr	r2, [r7, #12]
 800bdfc:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 800bdfe:	68b8      	ldr	r0, [r7, #8]
 800be00:	f001 f90e 	bl	800d020 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 800be04:	bf00      	nop
 800be06:	3710      	adds	r7, #16
 800be08:	46bd      	mov	sp, r7
 800be0a:	bd80      	pop	{r7, pc}
 800be0c:	08015ce8 	.word	0x08015ce8
 800be10:	08015dd8 	.word	0x08015dd8
 800be14:	08015d7c 	.word	0x08015d7c

0800be18 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800be18:	b580      	push	{r7, lr}
 800be1a:	b082      	sub	sp, #8
 800be1c:	af00      	add	r7, sp, #0
 800be1e:	4603      	mov	r3, r0
 800be20:	6039      	str	r1, [r7, #0]
 800be22:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800be24:	79fb      	ldrb	r3, [r7, #7]
 800be26:	2b0c      	cmp	r3, #12
 800be28:	d907      	bls.n	800be3a <memp_free+0x22>
 800be2a:	4b0c      	ldr	r3, [pc, #48]	; (800be5c <memp_free+0x44>)
 800be2c:	f240 12db 	movw	r2, #475	; 0x1db
 800be30:	490b      	ldr	r1, [pc, #44]	; (800be60 <memp_free+0x48>)
 800be32:	480c      	ldr	r0, [pc, #48]	; (800be64 <memp_free+0x4c>)
 800be34:	f008 f9f6 	bl	8014224 <iprintf>
 800be38:	e00c      	b.n	800be54 <memp_free+0x3c>

  if (mem == NULL) {
 800be3a:	683b      	ldr	r3, [r7, #0]
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	d008      	beq.n	800be52 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800be40:	79fb      	ldrb	r3, [r7, #7]
 800be42:	4a09      	ldr	r2, [pc, #36]	; (800be68 <memp_free+0x50>)
 800be44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800be48:	6839      	ldr	r1, [r7, #0]
 800be4a:	4618      	mov	r0, r3
 800be4c:	f7ff ffb8 	bl	800bdc0 <do_memp_free_pool>
 800be50:	e000      	b.n	800be54 <memp_free+0x3c>
    return;
 800be52:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800be54:	3708      	adds	r7, #8
 800be56:	46bd      	mov	sp, r7
 800be58:	bd80      	pop	{r7, pc}
 800be5a:	bf00      	nop
 800be5c:	08015ce8 	.word	0x08015ce8
 800be60:	08015df8 	.word	0x08015df8
 800be64:	08015d7c 	.word	0x08015d7c
 800be68:	08017568 	.word	0x08017568

0800be6c <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800be6c:	b480      	push	{r7}
 800be6e:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800be70:	bf00      	nop
 800be72:	46bd      	mov	sp, r7
 800be74:	bc80      	pop	{r7}
 800be76:	4770      	bx	lr

0800be78 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800be78:	b580      	push	{r7, lr}
 800be7a:	b084      	sub	sp, #16
 800be7c:	af00      	add	r7, sp, #0
 800be7e:	60f8      	str	r0, [r7, #12]
 800be80:	60b9      	str	r1, [r7, #8]
 800be82:	607a      	str	r2, [r7, #4]
 800be84:	603b      	str	r3, [r7, #0]
#if LWIP_IPV6
  s8_t i;
#endif

  LWIP_ASSERT("No init function given", init != NULL);
 800be86:	69fb      	ldr	r3, [r7, #28]
 800be88:	2b00      	cmp	r3, #0
 800be8a:	d105      	bne.n	800be98 <netif_add+0x20>
 800be8c:	4b21      	ldr	r3, [pc, #132]	; (800bf14 <netif_add+0x9c>)
 800be8e:	22fb      	movs	r2, #251	; 0xfb
 800be90:	4921      	ldr	r1, [pc, #132]	; (800bf18 <netif_add+0xa0>)
 800be92:	4822      	ldr	r0, [pc, #136]	; (800bf1c <netif_add+0xa4>)
 800be94:	f008 f9c6 	bl	8014224 <iprintf>

  /* reset new interface configuration state */
#if LWIP_IPV4
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800be98:	68fb      	ldr	r3, [r7, #12]
 800be9a:	2200      	movs	r2, #0
 800be9c:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800be9e:	68fb      	ldr	r3, [r7, #12]
 800bea0:	2200      	movs	r2, #0
 800bea2:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800bea4:	68fb      	ldr	r3, [r7, #12]
 800bea6:	2200      	movs	r2, #0
 800bea8:	60da      	str	r2, [r3, #12]
    netif->ip6_addr_state[i] = IP6_ADDR_INVALID;
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->flags = 0;
 800beaa:	68fb      	ldr	r3, [r7, #12]
 800beac:	2200      	movs	r2, #0
 800beae:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
#if LWIP_IPV6_AUTOCONFIG
  /* IPv6 address autoconfiguration not enabled by default */
  netif->ip6_autoconfig_enabled = 0;
#endif /* LWIP_IPV6_AUTOCONFIG */
#if LWIP_IPV6_SEND_ROUTER_SOLICIT
  netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
 800beb2:	68fb      	ldr	r3, [r7, #12]
 800beb4:	2203      	movs	r2, #3
 800beb6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
#endif /* LWIP_IPV6_SEND_ROUTER_SOLICIT */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 800beba:	68fb      	ldr	r3, [r7, #12]
 800bebc:	2200      	movs	r2, #0
 800bebe:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800bec0:	68fb      	ldr	r3, [r7, #12]
 800bec2:	69ba      	ldr	r2, [r7, #24]
 800bec4:	621a      	str	r2, [r3, #32]
  netif->num = netif_num++;
 800bec6:	4b16      	ldr	r3, [pc, #88]	; (800bf20 <netif_add+0xa8>)
 800bec8:	781b      	ldrb	r3, [r3, #0]
 800beca:	1c5a      	adds	r2, r3, #1
 800becc:	b2d1      	uxtb	r1, r2
 800bece:	4a14      	ldr	r2, [pc, #80]	; (800bf20 <netif_add+0xa8>)
 800bed0:	7011      	strb	r1, [r2, #0]
 800bed2:	68fa      	ldr	r2, [r7, #12]
 800bed4:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
  netif->input = input;
 800bed8:	68fb      	ldr	r3, [r7, #12]
 800beda:	6a3a      	ldr	r2, [r7, #32]
 800bedc:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800bede:	683b      	ldr	r3, [r7, #0]
 800bee0:	687a      	ldr	r2, [r7, #4]
 800bee2:	68b9      	ldr	r1, [r7, #8]
 800bee4:	68f8      	ldr	r0, [r7, #12]
 800bee6:	f000 f81f 	bl	800bf28 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800beea:	69fb      	ldr	r3, [r7, #28]
 800beec:	68f8      	ldr	r0, [r7, #12]
 800beee:	4798      	blx	r3
 800bef0:	4603      	mov	r3, r0
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	d001      	beq.n	800befa <netif_add+0x82>
    return NULL;
 800bef6:	2300      	movs	r3, #0
 800bef8:	e007      	b.n	800bf0a <netif_add+0x92>
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800befa:	4b0a      	ldr	r3, [pc, #40]	; (800bf24 <netif_add+0xac>)
 800befc:	681a      	ldr	r2, [r3, #0]
 800befe:	68fb      	ldr	r3, [r7, #12]
 800bf00:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800bf02:	4a08      	ldr	r2, [pc, #32]	; (800bf24 <netif_add+0xac>)
 800bf04:	68fb      	ldr	r3, [r7, #12]
 800bf06:	6013      	str	r3, [r2, #0]
  ip4_addr_debug_print(NETIF_DEBUG, netmask);
  LWIP_DEBUGF(NETIF_DEBUG, (" gw "));
  ip4_addr_debug_print(NETIF_DEBUG, gw);
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));
  return netif;
 800bf08:	68fb      	ldr	r3, [r7, #12]
}
 800bf0a:	4618      	mov	r0, r3
 800bf0c:	3710      	adds	r7, #16
 800bf0e:	46bd      	mov	sp, r7
 800bf10:	bd80      	pop	{r7, pc}
 800bf12:	bf00      	nop
 800bf14:	08015e14 	.word	0x08015e14
 800bf18:	08015e84 	.word	0x08015e84
 800bf1c:	08015e9c 	.word	0x08015e9c
 800bf20:	2000bc58 	.word	0x2000bc58
 800bf24:	2000bc50 	.word	0x2000bc50

0800bf28 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
    const ip4_addr_t *gw)
{
 800bf28:	b580      	push	{r7, lr}
 800bf2a:	b084      	sub	sp, #16
 800bf2c:	af00      	add	r7, sp, #0
 800bf2e:	60f8      	str	r0, [r7, #12]
 800bf30:	60b9      	str	r1, [r7, #8]
 800bf32:	607a      	str	r2, [r7, #4]
 800bf34:	603b      	str	r3, [r7, #0]
  if (ip4_addr_isany(ipaddr)) {
 800bf36:	68bb      	ldr	r3, [r7, #8]
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	d003      	beq.n	800bf44 <netif_set_addr+0x1c>
 800bf3c:	68bb      	ldr	r3, [r7, #8]
 800bf3e:	681b      	ldr	r3, [r3, #0]
 800bf40:	2b00      	cmp	r3, #0
 800bf42:	d10c      	bne.n	800bf5e <netif_set_addr+0x36>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    netif_set_ipaddr(netif, ipaddr);
 800bf44:	68b9      	ldr	r1, [r7, #8]
 800bf46:	68f8      	ldr	r0, [r7, #12]
 800bf48:	f000 f81a 	bl	800bf80 <netif_set_ipaddr>
    netif_set_netmask(netif, netmask);
 800bf4c:	6879      	ldr	r1, [r7, #4]
 800bf4e:	68f8      	ldr	r0, [r7, #12]
 800bf50:	f000 f861 	bl	800c016 <netif_set_netmask>
    netif_set_gw(netif, gw);
 800bf54:	6839      	ldr	r1, [r7, #0]
 800bf56:	68f8      	ldr	r0, [r7, #12]
 800bf58:	f000 f84a 	bl	800bff0 <netif_set_gw>
 800bf5c:	e00c      	b.n	800bf78 <netif_set_addr+0x50>
  } else {
    netif_set_netmask(netif, netmask);
 800bf5e:	6879      	ldr	r1, [r7, #4]
 800bf60:	68f8      	ldr	r0, [r7, #12]
 800bf62:	f000 f858 	bl	800c016 <netif_set_netmask>
    netif_set_gw(netif, gw);
 800bf66:	6839      	ldr	r1, [r7, #0]
 800bf68:	68f8      	ldr	r0, [r7, #12]
 800bf6a:	f000 f841 	bl	800bff0 <netif_set_gw>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    netif_set_ipaddr(netif, ipaddr);
 800bf6e:	68b9      	ldr	r1, [r7, #8]
 800bf70:	68f8      	ldr	r0, [r7, #12]
 800bf72:	f000 f805 	bl	800bf80 <netif_set_ipaddr>
  }
}
 800bf76:	bf00      	nop
 800bf78:	bf00      	nop
 800bf7a:	3710      	adds	r7, #16
 800bf7c:	46bd      	mov	sp, r7
 800bf7e:	bd80      	pop	{r7, pc}

0800bf80 <netif_set_ipaddr>:
 * @note call netif_set_addr() if you also want to change netmask and
 * default gateway
 */
void
netif_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr)
{
 800bf80:	b580      	push	{r7, lr}
 800bf82:	b084      	sub	sp, #16
 800bf84:	af00      	add	r7, sp, #0
 800bf86:	6078      	str	r0, [r7, #4]
 800bf88:	6039      	str	r1, [r7, #0]
  ip_addr_t new_addr;
  *ip_2_ip4(&new_addr) = (ipaddr ? *ipaddr : *IP4_ADDR_ANY4);
 800bf8a:	683b      	ldr	r3, [r7, #0]
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	d003      	beq.n	800bf98 <netif_set_ipaddr+0x18>
 800bf90:	683b      	ldr	r3, [r7, #0]
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	60fb      	str	r3, [r7, #12]
 800bf96:	e002      	b.n	800bf9e <netif_set_ipaddr+0x1e>
 800bf98:	4b14      	ldr	r3, [pc, #80]	; (800bfec <netif_set_ipaddr+0x6c>)
 800bf9a:	681b      	ldr	r3, [r3, #0]
 800bf9c:	60fb      	str	r3, [r7, #12]
  IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

  /* address is actually being changed? */
  if (ip4_addr_cmp(ip_2_ip4(&new_addr), netif_ip4_addr(netif)) == 0) {
 800bf9e:	68fa      	ldr	r2, [r7, #12]
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	3304      	adds	r3, #4
 800bfa4:	681b      	ldr	r3, [r3, #0]
 800bfa6:	429a      	cmp	r2, r3
 800bfa8:	d01c      	beq.n	800bfe4 <netif_set_ipaddr+0x64>
    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
#if LWIP_TCP
    tcp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	3304      	adds	r3, #4
 800bfae:	f107 020c 	add.w	r2, r7, #12
 800bfb2:	4611      	mov	r1, r2
 800bfb4:	4618      	mov	r0, r3
 800bfb6:	f002 fbd9 	bl	800e76c <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
    udp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	3304      	adds	r3, #4
 800bfbe:	f107 020c 	add.w	r2, r7, #12
 800bfc2:	4611      	mov	r1, r2
 800bfc4:	4618      	mov	r0, r3
 800bfc6:	f006 fde9 	bl	8012b9c <udp_netif_ip_addr_changed>
#endif /* LWIP_RAW */

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800bfca:	683b      	ldr	r3, [r7, #0]
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	d002      	beq.n	800bfd6 <netif_set_ipaddr+0x56>
 800bfd0:	683b      	ldr	r3, [r7, #0]
 800bfd2:	681b      	ldr	r3, [r3, #0]
 800bfd4:	e000      	b.n	800bfd8 <netif_set_ipaddr+0x58>
 800bfd6:	2300      	movs	r3, #0
 800bfd8:	687a      	ldr	r2, [r7, #4]
 800bfda:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800bfdc:	2101      	movs	r1, #1
 800bfde:	6878      	ldr	r0, [r7, #4]
 800bfe0:	f000 f85d 	bl	800c09e <netif_issue_reports>
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_addr(netif)),
    ip4_addr2_16(netif_ip4_addr(netif)),
    ip4_addr3_16(netif_ip4_addr(netif)),
    ip4_addr4_16(netif_ip4_addr(netif))));
}
 800bfe4:	bf00      	nop
 800bfe6:	3710      	adds	r7, #16
 800bfe8:	46bd      	mov	sp, r7
 800bfea:	bd80      	pop	{r7, pc}
 800bfec:	080174c8 	.word	0x080174c8

0800bff0 <netif_set_gw>:
 *
 * @note call netif_set_addr() if you also want to change ip address and netmask
 */
void
netif_set_gw(struct netif *netif, const ip4_addr_t *gw)
{
 800bff0:	b480      	push	{r7}
 800bff2:	b083      	sub	sp, #12
 800bff4:	af00      	add	r7, sp, #0
 800bff6:	6078      	str	r0, [r7, #4]
 800bff8:	6039      	str	r1, [r7, #0]
  ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800bffa:	683b      	ldr	r3, [r7, #0]
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	d002      	beq.n	800c006 <netif_set_gw+0x16>
 800c000:	683b      	ldr	r3, [r7, #0]
 800c002:	681b      	ldr	r3, [r3, #0]
 800c004:	e000      	b.n	800c008 <netif_set_gw+0x18>
 800c006:	2300      	movs	r3, #0
 800c008:	687a      	ldr	r2, [r7, #4]
 800c00a:	60d3      	str	r3, [r2, #12]
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_gw(netif)),
    ip4_addr2_16(netif_ip4_gw(netif)),
    ip4_addr3_16(netif_ip4_gw(netif)),
    ip4_addr4_16(netif_ip4_gw(netif))));
}
 800c00c:	bf00      	nop
 800c00e:	370c      	adds	r7, #12
 800c010:	46bd      	mov	sp, r7
 800c012:	bc80      	pop	{r7}
 800c014:	4770      	bx	lr

0800c016 <netif_set_netmask>:
 * @note call netif_set_addr() if you also want to change ip address and
 * default gateway
 */
void
netif_set_netmask(struct netif *netif, const ip4_addr_t *netmask)
{
 800c016:	b480      	push	{r7}
 800c018:	b083      	sub	sp, #12
 800c01a:	af00      	add	r7, sp, #0
 800c01c:	6078      	str	r0, [r7, #4]
 800c01e:	6039      	str	r1, [r7, #0]
  mib2_remove_route_ip4(0, netif);
  /* set new netmask to netif */
  ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800c020:	683b      	ldr	r3, [r7, #0]
 800c022:	2b00      	cmp	r3, #0
 800c024:	d002      	beq.n	800c02c <netif_set_netmask+0x16>
 800c026:	683b      	ldr	r3, [r7, #0]
 800c028:	681b      	ldr	r3, [r3, #0]
 800c02a:	e000      	b.n	800c02e <netif_set_netmask+0x18>
 800c02c:	2300      	movs	r3, #0
 800c02e:	687a      	ldr	r2, [r7, #4]
 800c030:	6093      	str	r3, [r2, #8]
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_netmask(netif)),
    ip4_addr2_16(netif_ip4_netmask(netif)),
    ip4_addr3_16(netif_ip4_netmask(netif)),
    ip4_addr4_16(netif_ip4_netmask(netif))));
}
 800c032:	bf00      	nop
 800c034:	370c      	adds	r7, #12
 800c036:	46bd      	mov	sp, r7
 800c038:	bc80      	pop	{r7}
 800c03a:	4770      	bx	lr

0800c03c <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800c03c:	b480      	push	{r7}
 800c03e:	b083      	sub	sp, #12
 800c040:	af00      	add	r7, sp, #0
 800c042:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800c044:	4a03      	ldr	r2, [pc, #12]	; (800c054 <netif_set_default+0x18>)
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
           netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800c04a:	bf00      	nop
 800c04c:	370c      	adds	r7, #12
 800c04e:	46bd      	mov	sp, r7
 800c050:	bc80      	pop	{r7}
 800c052:	4770      	bx	lr
 800c054:	2000bc54 	.word	0x2000bc54

0800c058 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800c058:	b580      	push	{r7, lr}
 800c05a:	b082      	sub	sp, #8
 800c05c:	af00      	add	r7, sp, #0
 800c05e:	6078      	str	r0, [r7, #4]
  if (!(netif->flags & NETIF_FLAG_UP)) {
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800c066:	f003 0301 	and.w	r3, r3, #1
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	d113      	bne.n	800c096 <netif_set_up+0x3e>
    netif->flags |= NETIF_FLAG_UP;
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800c074:	f043 0301 	orr.w	r3, r3, #1
 800c078:	b2da      	uxtb	r2, r3
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

    NETIF_STATUS_CALLBACK(netif);

    if (netif->flags & NETIF_FLAG_LINK_UP) {
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800c086:	f003 0304 	and.w	r3, r3, #4
 800c08a:	2b00      	cmp	r3, #0
 800c08c:	d003      	beq.n	800c096 <netif_set_up+0x3e>
      netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4|NETIF_REPORT_TYPE_IPV6);
 800c08e:	2103      	movs	r1, #3
 800c090:	6878      	ldr	r0, [r7, #4]
 800c092:	f000 f804 	bl	800c09e <netif_issue_reports>
    }
  }
}
 800c096:	bf00      	nop
 800c098:	3708      	adds	r7, #8
 800c09a:	46bd      	mov	sp, r7
 800c09c:	bd80      	pop	{r7, pc}

0800c09e <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif* netif, u8_t report_type)
{
 800c09e:	b580      	push	{r7, lr}
 800c0a0:	b082      	sub	sp, #8
 800c0a2:	af00      	add	r7, sp, #0
 800c0a4:	6078      	str	r0, [r7, #4]
 800c0a6:	460b      	mov	r3, r1
 800c0a8:	70fb      	strb	r3, [r7, #3]
#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800c0aa:	78fb      	ldrb	r3, [r7, #3]
 800c0ac:	f003 0301 	and.w	r3, r3, #1
 800c0b0:	2b00      	cmp	r3, #0
 800c0b2:	d011      	beq.n	800c0d8 <netif_issue_reports+0x3a>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	3304      	adds	r3, #4
 800c0b8:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	d00c      	beq.n	800c0d8 <netif_issue_reports+0x3a>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800c0c4:	f003 0308 	and.w	r3, r3, #8
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	d005      	beq.n	800c0d8 <netif_issue_reports+0x3a>
      etharp_gratuitous(netif);
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	3304      	adds	r3, #4
 800c0d0:	4619      	mov	r1, r3
 800c0d2:	6878      	ldr	r0, [r7, #4]
 800c0d4:	f7fd ff80 	bl	8009fd8 <etharp_request>
    /* Send Router Solicitation messages. */
    netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
#endif /* LWIP_IPV6_SEND_ROUTER_SOLICIT */
  }
#endif /* LWIP_IPV6 */
}
 800c0d8:	bf00      	nop
 800c0da:	3708      	adds	r7, #8
 800c0dc:	46bd      	mov	sp, r7
 800c0de:	bd80      	pop	{r7, pc}

0800c0e0 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 800c0e0:	b580      	push	{r7, lr}
 800c0e2:	b082      	sub	sp, #8
 800c0e4:	af00      	add	r7, sp, #0
 800c0e6:	6078      	str	r0, [r7, #4]
  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800c0ee:	f003 0304 	and.w	r3, r3, #4
 800c0f2:	2b00      	cmp	r3, #0
 800c0f4:	d11b      	bne.n	800c12e <netif_set_link_up+0x4e>
    netif->flags |= NETIF_FLAG_LINK_UP;
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800c0fc:	f043 0304 	orr.w	r3, r3, #4
 800c100:	b2da      	uxtb	r2, r3
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    if (netif->flags & NETIF_FLAG_UP) {
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800c10e:	f003 0301 	and.w	r3, r3, #1
 800c112:	2b00      	cmp	r3, #0
 800c114:	d003      	beq.n	800c11e <netif_set_link_up+0x3e>
      netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4|NETIF_REPORT_TYPE_IPV6);
 800c116:	2103      	movs	r1, #3
 800c118:	6878      	ldr	r0, [r7, #4]
 800c11a:	f7ff ffc0 	bl	800c09e <netif_issue_reports>
    }
    NETIF_LINK_CALLBACK(netif);
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	69db      	ldr	r3, [r3, #28]
 800c122:	2b00      	cmp	r3, #0
 800c124:	d003      	beq.n	800c12e <netif_set_link_up+0x4e>
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	69db      	ldr	r3, [r3, #28]
 800c12a:	6878      	ldr	r0, [r7, #4]
 800c12c:	4798      	blx	r3
  }
}
 800c12e:	bf00      	nop
 800c130:	3708      	adds	r7, #8
 800c132:	46bd      	mov	sp, r7
 800c134:	bd80      	pop	{r7, pc}

0800c136 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif )
{
 800c136:	b580      	push	{r7, lr}
 800c138:	b082      	sub	sp, #8
 800c13a:	af00      	add	r7, sp, #0
 800c13c:	6078      	str	r0, [r7, #4]
  if (netif->flags & NETIF_FLAG_LINK_UP) {
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800c144:	f003 0304 	and.w	r3, r3, #4
 800c148:	2b00      	cmp	r3, #0
 800c14a:	d010      	beq.n	800c16e <netif_set_link_down+0x38>
    netif->flags &= ~NETIF_FLAG_LINK_UP;
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800c152:	f023 0304 	bic.w	r3, r3, #4
 800c156:	b2da      	uxtb	r2, r3
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
    NETIF_LINK_CALLBACK(netif);
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	69db      	ldr	r3, [r3, #28]
 800c162:	2b00      	cmp	r3, #0
 800c164:	d003      	beq.n	800c16e <netif_set_link_down+0x38>
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	69db      	ldr	r3, [r3, #28]
 800c16a:	6878      	ldr	r0, [r7, #4]
 800c16c:	4798      	blx	r3
  }
}
 800c16e:	bf00      	nop
 800c170:	3708      	adds	r7, #8
 800c172:	46bd      	mov	sp, r7
 800c174:	bd80      	pop	{r7, pc}

0800c176 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 800c176:	b480      	push	{r7}
 800c178:	b083      	sub	sp, #12
 800c17a:	af00      	add	r7, sp, #0
 800c17c:	6078      	str	r0, [r7, #4]
 800c17e:	6039      	str	r1, [r7, #0]
  if (netif) {
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	2b00      	cmp	r3, #0
 800c184:	d002      	beq.n	800c18c <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	683a      	ldr	r2, [r7, #0]
 800c18a:	61da      	str	r2, [r3, #28]
  }
}
 800c18c:	bf00      	nop
 800c18e:	370c      	adds	r7, #12
 800c190:	46bd      	mov	sp, r7
 800c192:	bc80      	pop	{r7}
 800c194:	4770      	bx	lr
	...

0800c198 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 800c198:	b580      	push	{r7, lr}
 800c19a:	b082      	sub	sp, #8
 800c19c:	af00      	add	r7, sp, #0
  struct tcp_pcb* pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 800c19e:	f000 ff31 	bl	800d004 <sys_arch_protect>
 800c1a2:	6038      	str	r0, [r7, #0]
 800c1a4:	4b0f      	ldr	r3, [pc, #60]	; (800c1e4 <pbuf_free_ooseq+0x4c>)
 800c1a6:	2200      	movs	r2, #0
 800c1a8:	701a      	strb	r2, [r3, #0]
 800c1aa:	6838      	ldr	r0, [r7, #0]
 800c1ac:	f000 ff38 	bl	800d020 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800c1b0:	4b0d      	ldr	r3, [pc, #52]	; (800c1e8 <pbuf_free_ooseq+0x50>)
 800c1b2:	681b      	ldr	r3, [r3, #0]
 800c1b4:	607b      	str	r3, [r7, #4]
 800c1b6:	e00f      	b.n	800c1d8 <pbuf_free_ooseq+0x40>
    if (NULL != pcb->ooseq) {
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d008      	beq.n	800c1d2 <pbuf_free_ooseq+0x3a>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_segs_free(pcb->ooseq);
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c1c4:	4618      	mov	r0, r3
 800c1c6:	f001 ff9c 	bl	800e102 <tcp_segs_free>
      pcb->ooseq = NULL;
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	2200      	movs	r2, #0
 800c1ce:	671a      	str	r2, [r3, #112]	; 0x70
      return;
 800c1d0:	e005      	b.n	800c1de <pbuf_free_ooseq+0x46>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	68db      	ldr	r3, [r3, #12]
 800c1d6:	607b      	str	r3, [r7, #4]
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	2b00      	cmp	r3, #0
 800c1dc:	d1ec      	bne.n	800c1b8 <pbuf_free_ooseq+0x20>
    }
  }
}
 800c1de:	3708      	adds	r7, #8
 800c1e0:	46bd      	mov	sp, r7
 800c1e2:	bd80      	pop	{r7, pc}
 800c1e4:	2000bc59 	.word	0x2000bc59
 800c1e8:	2000bc6c 	.word	0x2000bc6c

0800c1ec <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 800c1ec:	b580      	push	{r7, lr}
 800c1ee:	b082      	sub	sp, #8
 800c1f0:	af00      	add	r7, sp, #0
 800c1f2:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 800c1f4:	f7ff ffd0 	bl	800c198 <pbuf_free_ooseq>
}
 800c1f8:	bf00      	nop
 800c1fa:	3708      	adds	r7, #8
 800c1fc:	46bd      	mov	sp, r7
 800c1fe:	bd80      	pop	{r7, pc}

0800c200 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 800c200:	b580      	push	{r7, lr}
 800c202:	b082      	sub	sp, #8
 800c204:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 800c206:	f000 fefd 	bl	800d004 <sys_arch_protect>
 800c20a:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 800c20c:	4b10      	ldr	r3, [pc, #64]	; (800c250 <pbuf_pool_is_empty+0x50>)
 800c20e:	781b      	ldrb	r3, [r3, #0]
 800c210:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 800c212:	4b0f      	ldr	r3, [pc, #60]	; (800c250 <pbuf_pool_is_empty+0x50>)
 800c214:	2201      	movs	r2, #1
 800c216:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 800c218:	6878      	ldr	r0, [r7, #4]
 800c21a:	f000 ff01 	bl	800d020 <sys_arch_unprotect>

  if (!queued) {
 800c21e:	78fb      	ldrb	r3, [r7, #3]
 800c220:	2b00      	cmp	r3, #0
 800c222:	d110      	bne.n	800c246 <pbuf_pool_is_empty+0x46>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 800c224:	2200      	movs	r2, #0
 800c226:	2100      	movs	r1, #0
 800c228:	480a      	ldr	r0, [pc, #40]	; (800c254 <pbuf_pool_is_empty+0x54>)
 800c22a:	f006 f939 	bl	80124a0 <tcpip_callback_with_block>
 800c22e:	4603      	mov	r3, r0
 800c230:	2b00      	cmp	r3, #0
 800c232:	d008      	beq.n	800c246 <pbuf_pool_is_empty+0x46>
 800c234:	f000 fee6 	bl	800d004 <sys_arch_protect>
 800c238:	6078      	str	r0, [r7, #4]
 800c23a:	4b05      	ldr	r3, [pc, #20]	; (800c250 <pbuf_pool_is_empty+0x50>)
 800c23c:	2200      	movs	r2, #0
 800c23e:	701a      	strb	r2, [r3, #0]
 800c240:	6878      	ldr	r0, [r7, #4]
 800c242:	f000 feed 	bl	800d020 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 800c246:	bf00      	nop
 800c248:	3708      	adds	r7, #8
 800c24a:	46bd      	mov	sp, r7
 800c24c:	bd80      	pop	{r7, pc}
 800c24e:	bf00      	nop
 800c250:	2000bc59 	.word	0x2000bc59
 800c254:	0800c1ed 	.word	0x0800c1ed

0800c258 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 800c258:	b580      	push	{r7, lr}
 800c25a:	b088      	sub	sp, #32
 800c25c:	af00      	add	r7, sp, #0
 800c25e:	4603      	mov	r3, r0
 800c260:	71fb      	strb	r3, [r7, #7]
 800c262:	460b      	mov	r3, r1
 800c264:	80bb      	strh	r3, [r7, #4]
 800c266:	4613      	mov	r3, r2
 800c268:	71bb      	strb	r3, [r7, #6]
  u16_t offset;
  s32_t rem_len; /* remaining length */
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  /* determine header offset */
  switch (layer) {
 800c26a:	79fb      	ldrb	r3, [r7, #7]
 800c26c:	2b04      	cmp	r3, #4
 800c26e:	d81c      	bhi.n	800c2aa <pbuf_alloc+0x52>
 800c270:	a201      	add	r2, pc, #4	; (adr r2, 800c278 <pbuf_alloc+0x20>)
 800c272:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c276:	bf00      	nop
 800c278:	0800c28d 	.word	0x0800c28d
 800c27c:	0800c293 	.word	0x0800c293
 800c280:	0800c299 	.word	0x0800c299
 800c284:	0800c29f 	.word	0x0800c29f
 800c288:	0800c2a5 	.word	0x0800c2a5
  case PBUF_TRANSPORT:
    /* add room for transport (often TCP) layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 800c28c:	2336      	movs	r3, #54	; 0x36
 800c28e:	82fb      	strh	r3, [r7, #22]
    break;
 800c290:	e014      	b.n	800c2bc <pbuf_alloc+0x64>
  case PBUF_IP:
    /* add room for IP layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 800c292:	2322      	movs	r3, #34	; 0x22
 800c294:	82fb      	strh	r3, [r7, #22]
    break;
 800c296:	e011      	b.n	800c2bc <pbuf_alloc+0x64>
  case PBUF_LINK:
    /* add room for link layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 800c298:	230e      	movs	r3, #14
 800c29a:	82fb      	strh	r3, [r7, #22]
    break;
 800c29c:	e00e      	b.n	800c2bc <pbuf_alloc+0x64>
  case PBUF_RAW_TX:
    /* add room for encapsulating link layer headers (e.g. 802.11) */
    offset = PBUF_LINK_ENCAPSULATION_HLEN;
 800c29e:	2300      	movs	r3, #0
 800c2a0:	82fb      	strh	r3, [r7, #22]
    break;
 800c2a2:	e00b      	b.n	800c2bc <pbuf_alloc+0x64>
  case PBUF_RAW:
    /* no offset (e.g. RX buffers or chain successors) */
    offset = 0;
 800c2a4:	2300      	movs	r3, #0
 800c2a6:	82fb      	strh	r3, [r7, #22]
    break;
 800c2a8:	e008      	b.n	800c2bc <pbuf_alloc+0x64>
  default:
    LWIP_ASSERT("pbuf_alloc: bad pbuf layer", 0);
 800c2aa:	4ba1      	ldr	r3, [pc, #644]	; (800c530 <pbuf_alloc+0x2d8>)
 800c2ac:	f44f 728b 	mov.w	r2, #278	; 0x116
 800c2b0:	49a0      	ldr	r1, [pc, #640]	; (800c534 <pbuf_alloc+0x2dc>)
 800c2b2:	48a1      	ldr	r0, [pc, #644]	; (800c538 <pbuf_alloc+0x2e0>)
 800c2b4:	f007 ffb6 	bl	8014224 <iprintf>
    return NULL;
 800c2b8:	2300      	movs	r3, #0
 800c2ba:	e15c      	b.n	800c576 <pbuf_alloc+0x31e>
  }

  switch (type) {
 800c2bc:	79bb      	ldrb	r3, [r7, #6]
 800c2be:	2b03      	cmp	r3, #3
 800c2c0:	d00d      	beq.n	800c2de <pbuf_alloc+0x86>
 800c2c2:	2b03      	cmp	r3, #3
 800c2c4:	f300 8146 	bgt.w	800c554 <pbuf_alloc+0x2fc>
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	f000 80d0 	beq.w	800c46e <pbuf_alloc+0x216>
 800c2ce:	2b00      	cmp	r3, #0
 800c2d0:	f2c0 8140 	blt.w	800c554 <pbuf_alloc+0x2fc>
 800c2d4:	3b01      	subs	r3, #1
 800c2d6:	2b01      	cmp	r3, #1
 800c2d8:	f200 813c 	bhi.w	800c554 <pbuf_alloc+0x2fc>
 800c2dc:	e10d      	b.n	800c4fa <pbuf_alloc+0x2a2>
  case PBUF_POOL:
    /* allocate head of pbuf chain into p */
    p = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800c2de:	200c      	movs	r0, #12
 800c2e0:	f7ff fd48 	bl	800bd74 <memp_malloc>
 800c2e4:	61f8      	str	r0, [r7, #28]
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc: allocated pbuf %p\n", (void *)p));
    if (p == NULL) {
 800c2e6:	69fb      	ldr	r3, [r7, #28]
 800c2e8:	2b00      	cmp	r3, #0
 800c2ea:	d103      	bne.n	800c2f4 <pbuf_alloc+0x9c>
      PBUF_POOL_IS_EMPTY();
 800c2ec:	f7ff ff88 	bl	800c200 <pbuf_pool_is_empty>
      return NULL;
 800c2f0:	2300      	movs	r3, #0
 800c2f2:	e140      	b.n	800c576 <pbuf_alloc+0x31e>
    }
    p->type = type;
 800c2f4:	69fb      	ldr	r3, [r7, #28]
 800c2f6:	79ba      	ldrb	r2, [r7, #6]
 800c2f8:	731a      	strb	r2, [r3, #12]
    p->next = NULL;
 800c2fa:	69fb      	ldr	r3, [r7, #28]
 800c2fc:	2200      	movs	r2, #0
 800c2fe:	601a      	str	r2, [r3, #0]

    /* make the payload pointer point 'offset' bytes into pbuf data memory */
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + (SIZEOF_STRUCT_PBUF + offset)));
 800c300:	8afb      	ldrh	r3, [r7, #22]
 800c302:	3310      	adds	r3, #16
 800c304:	69fa      	ldr	r2, [r7, #28]
 800c306:	4413      	add	r3, r2
 800c308:	3303      	adds	r3, #3
 800c30a:	f023 0303 	bic.w	r3, r3, #3
 800c30e:	461a      	mov	r2, r3
 800c310:	69fb      	ldr	r3, [r7, #28]
 800c312:	605a      	str	r2, [r3, #4]
    LWIP_ASSERT("pbuf_alloc: pbuf p->payload properly aligned",
 800c314:	69fb      	ldr	r3, [r7, #28]
 800c316:	685b      	ldr	r3, [r3, #4]
 800c318:	f003 0303 	and.w	r3, r3, #3
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	d006      	beq.n	800c32e <pbuf_alloc+0xd6>
 800c320:	4b83      	ldr	r3, [pc, #524]	; (800c530 <pbuf_alloc+0x2d8>)
 800c322:	f44f 7294 	mov.w	r2, #296	; 0x128
 800c326:	4985      	ldr	r1, [pc, #532]	; (800c53c <pbuf_alloc+0x2e4>)
 800c328:	4883      	ldr	r0, [pc, #524]	; (800c538 <pbuf_alloc+0x2e0>)
 800c32a:	f007 ff7b 	bl	8014224 <iprintf>
            ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
    /* the total length of the pbuf chain is the requested size */
    p->tot_len = length;
 800c32e:	69fb      	ldr	r3, [r7, #28]
 800c330:	88ba      	ldrh	r2, [r7, #4]
 800c332:	811a      	strh	r2, [r3, #8]
    /* set the length of the first pbuf in the chain */
    p->len = LWIP_MIN(length, PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset));
 800c334:	8afb      	ldrh	r3, [r7, #22]
 800c336:	3303      	adds	r3, #3
 800c338:	f023 0303 	bic.w	r3, r3, #3
 800c33c:	f5c3 7214 	rsb	r2, r3, #592	; 0x250
 800c340:	88bb      	ldrh	r3, [r7, #4]
 800c342:	4293      	cmp	r3, r2
 800c344:	bf28      	it	cs
 800c346:	4613      	movcs	r3, r2
 800c348:	b29a      	uxth	r2, r3
 800c34a:	69fb      	ldr	r3, [r7, #28]
 800c34c:	815a      	strh	r2, [r3, #10]
    LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 800c34e:	69fb      	ldr	r3, [r7, #28]
 800c350:	685b      	ldr	r3, [r3, #4]
 800c352:	69fa      	ldr	r2, [r7, #28]
 800c354:	8952      	ldrh	r2, [r2, #10]
 800c356:	441a      	add	r2, r3
 800c358:	69fb      	ldr	r3, [r7, #28]
 800c35a:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800c35e:	429a      	cmp	r2, r3
 800c360:	d906      	bls.n	800c370 <pbuf_alloc+0x118>
 800c362:	4b73      	ldr	r3, [pc, #460]	; (800c530 <pbuf_alloc+0x2d8>)
 800c364:	f44f 7297 	mov.w	r2, #302	; 0x12e
 800c368:	4975      	ldr	r1, [pc, #468]	; (800c540 <pbuf_alloc+0x2e8>)
 800c36a:	4873      	ldr	r0, [pc, #460]	; (800c538 <pbuf_alloc+0x2e0>)
 800c36c:	f007 ff5a 	bl	8014224 <iprintf>
                ((u8_t*)p->payload + p->len <=
                 (u8_t*)p + SIZEOF_STRUCT_PBUF + PBUF_POOL_BUFSIZE_ALIGNED));
    LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800c370:	8afb      	ldrh	r3, [r7, #22]
 800c372:	3303      	adds	r3, #3
 800c374:	f023 0303 	bic.w	r3, r3, #3
 800c378:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 800c37c:	d106      	bne.n	800c38c <pbuf_alloc+0x134>
 800c37e:	4b6c      	ldr	r3, [pc, #432]	; (800c530 <pbuf_alloc+0x2d8>)
 800c380:	f240 1231 	movw	r2, #305	; 0x131
 800c384:	496f      	ldr	r1, [pc, #444]	; (800c544 <pbuf_alloc+0x2ec>)
 800c386:	486c      	ldr	r0, [pc, #432]	; (800c538 <pbuf_alloc+0x2e0>)
 800c388:	f007 ff4c 	bl	8014224 <iprintf>
      (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
    /* set reference count (needed here in case we fail) */
    p->ref = 1;
 800c38c:	69fb      	ldr	r3, [r7, #28]
 800c38e:	2201      	movs	r2, #1
 800c390:	81da      	strh	r2, [r3, #14]

    /* now allocate the tail of the pbuf chain */

    /* remember first pbuf for linkage in next iteration */
    r = p;
 800c392:	69fb      	ldr	r3, [r7, #28]
 800c394:	61bb      	str	r3, [r7, #24]
    /* remaining length to be allocated */
    rem_len = length - p->len;
 800c396:	88bb      	ldrh	r3, [r7, #4]
 800c398:	69fa      	ldr	r2, [r7, #28]
 800c39a:	8952      	ldrh	r2, [r2, #10]
 800c39c:	1a9b      	subs	r3, r3, r2
 800c39e:	613b      	str	r3, [r7, #16]
    /* any remaining pbufs to be allocated? */
    while (rem_len > 0) {
 800c3a0:	e061      	b.n	800c466 <pbuf_alloc+0x20e>
      q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800c3a2:	200c      	movs	r0, #12
 800c3a4:	f7ff fce6 	bl	800bd74 <memp_malloc>
 800c3a8:	60f8      	str	r0, [r7, #12]
      if (q == NULL) {
 800c3aa:	68fb      	ldr	r3, [r7, #12]
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	d106      	bne.n	800c3be <pbuf_alloc+0x166>
        PBUF_POOL_IS_EMPTY();
 800c3b0:	f7ff ff26 	bl	800c200 <pbuf_pool_is_empty>
        /* free chain so far allocated */
        pbuf_free(p);
 800c3b4:	69f8      	ldr	r0, [r7, #28]
 800c3b6:	f000 fac7 	bl	800c948 <pbuf_free>
        /* bail out unsuccessfully */
        return NULL;
 800c3ba:	2300      	movs	r3, #0
 800c3bc:	e0db      	b.n	800c576 <pbuf_alloc+0x31e>
      }
      q->type = type;
 800c3be:	68fb      	ldr	r3, [r7, #12]
 800c3c0:	79ba      	ldrb	r2, [r7, #6]
 800c3c2:	731a      	strb	r2, [r3, #12]
      q->flags = 0;
 800c3c4:	68fb      	ldr	r3, [r7, #12]
 800c3c6:	2200      	movs	r2, #0
 800c3c8:	735a      	strb	r2, [r3, #13]
      q->next = NULL;
 800c3ca:	68fb      	ldr	r3, [r7, #12]
 800c3cc:	2200      	movs	r2, #0
 800c3ce:	601a      	str	r2, [r3, #0]
      /* make previous pbuf point to this pbuf */
      r->next = q;
 800c3d0:	69bb      	ldr	r3, [r7, #24]
 800c3d2:	68fa      	ldr	r2, [r7, #12]
 800c3d4:	601a      	str	r2, [r3, #0]
      /* set total length of this pbuf and next in chain */
      LWIP_ASSERT("rem_len < max_u16_t", rem_len < 0xffff);
 800c3d6:	693b      	ldr	r3, [r7, #16]
 800c3d8:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800c3dc:	4293      	cmp	r3, r2
 800c3de:	dd06      	ble.n	800c3ee <pbuf_alloc+0x196>
 800c3e0:	4b53      	ldr	r3, [pc, #332]	; (800c530 <pbuf_alloc+0x2d8>)
 800c3e2:	f44f 72a6 	mov.w	r2, #332	; 0x14c
 800c3e6:	4958      	ldr	r1, [pc, #352]	; (800c548 <pbuf_alloc+0x2f0>)
 800c3e8:	4853      	ldr	r0, [pc, #332]	; (800c538 <pbuf_alloc+0x2e0>)
 800c3ea:	f007 ff1b 	bl	8014224 <iprintf>
      q->tot_len = (u16_t)rem_len;
 800c3ee:	693b      	ldr	r3, [r7, #16]
 800c3f0:	b29a      	uxth	r2, r3
 800c3f2:	68fb      	ldr	r3, [r7, #12]
 800c3f4:	811a      	strh	r2, [r3, #8]
      /* this pbuf length is pool size, unless smaller sized tail */
      q->len = LWIP_MIN((u16_t)rem_len, PBUF_POOL_BUFSIZE_ALIGNED);
 800c3f6:	693b      	ldr	r3, [r7, #16]
 800c3f8:	b29b      	uxth	r3, r3
 800c3fa:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 800c3fe:	bf28      	it	cs
 800c400:	f44f 7314 	movcs.w	r3, #592	; 0x250
 800c404:	b29a      	uxth	r2, r3
 800c406:	68fb      	ldr	r3, [r7, #12]
 800c408:	815a      	strh	r2, [r3, #10]
      q->payload = (void *)((u8_t *)q + SIZEOF_STRUCT_PBUF);
 800c40a:	68fb      	ldr	r3, [r7, #12]
 800c40c:	f103 0210 	add.w	r2, r3, #16
 800c410:	68fb      	ldr	r3, [r7, #12]
 800c412:	605a      	str	r2, [r3, #4]
      LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800c414:	68fb      	ldr	r3, [r7, #12]
 800c416:	685b      	ldr	r3, [r3, #4]
 800c418:	f003 0303 	and.w	r3, r3, #3
 800c41c:	2b00      	cmp	r3, #0
 800c41e:	d006      	beq.n	800c42e <pbuf_alloc+0x1d6>
 800c420:	4b43      	ldr	r3, [pc, #268]	; (800c530 <pbuf_alloc+0x2d8>)
 800c422:	f240 1251 	movw	r2, #337	; 0x151
 800c426:	4949      	ldr	r1, [pc, #292]	; (800c54c <pbuf_alloc+0x2f4>)
 800c428:	4843      	ldr	r0, [pc, #268]	; (800c538 <pbuf_alloc+0x2e0>)
 800c42a:	f007 fefb 	bl	8014224 <iprintf>
              ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
      LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 800c42e:	69fb      	ldr	r3, [r7, #28]
 800c430:	685b      	ldr	r3, [r3, #4]
 800c432:	69fa      	ldr	r2, [r7, #28]
 800c434:	8952      	ldrh	r2, [r2, #10]
 800c436:	441a      	add	r2, r3
 800c438:	69fb      	ldr	r3, [r7, #28]
 800c43a:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800c43e:	429a      	cmp	r2, r3
 800c440:	d906      	bls.n	800c450 <pbuf_alloc+0x1f8>
 800c442:	4b3b      	ldr	r3, [pc, #236]	; (800c530 <pbuf_alloc+0x2d8>)
 800c444:	f240 1253 	movw	r2, #339	; 0x153
 800c448:	493d      	ldr	r1, [pc, #244]	; (800c540 <pbuf_alloc+0x2e8>)
 800c44a:	483b      	ldr	r0, [pc, #236]	; (800c538 <pbuf_alloc+0x2e0>)
 800c44c:	f007 feea 	bl	8014224 <iprintf>
                  ((u8_t*)p->payload + p->len <=
                   (u8_t*)p + SIZEOF_STRUCT_PBUF + PBUF_POOL_BUFSIZE_ALIGNED));
      q->ref = 1;
 800c450:	68fb      	ldr	r3, [r7, #12]
 800c452:	2201      	movs	r2, #1
 800c454:	81da      	strh	r2, [r3, #14]
      /* calculate remaining length to be allocated */
      rem_len -= q->len;
 800c456:	68fb      	ldr	r3, [r7, #12]
 800c458:	895b      	ldrh	r3, [r3, #10]
 800c45a:	461a      	mov	r2, r3
 800c45c:	693b      	ldr	r3, [r7, #16]
 800c45e:	1a9b      	subs	r3, r3, r2
 800c460:	613b      	str	r3, [r7, #16]
      /* remember this pbuf for linkage in next iteration */
      r = q;
 800c462:	68fb      	ldr	r3, [r7, #12]
 800c464:	61bb      	str	r3, [r7, #24]
    while (rem_len > 0) {
 800c466:	693b      	ldr	r3, [r7, #16]
 800c468:	2b00      	cmp	r3, #0
 800c46a:	dc9a      	bgt.n	800c3a2 <pbuf_alloc+0x14a>
    }
    /* end of chain */
    /*r->next = NULL;*/

    break;
 800c46c:	e07c      	b.n	800c568 <pbuf_alloc+0x310>
  case PBUF_RAM:
    {
      mem_size_t alloc_len = LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF + offset) + LWIP_MEM_ALIGN_SIZE(length);
 800c46e:	8afb      	ldrh	r3, [r7, #22]
 800c470:	3313      	adds	r3, #19
 800c472:	b29b      	uxth	r3, r3
 800c474:	f023 0303 	bic.w	r3, r3, #3
 800c478:	b29a      	uxth	r2, r3
 800c47a:	88bb      	ldrh	r3, [r7, #4]
 800c47c:	3303      	adds	r3, #3
 800c47e:	b29b      	uxth	r3, r3
 800c480:	f023 0303 	bic.w	r3, r3, #3
 800c484:	b29b      	uxth	r3, r3
 800c486:	4413      	add	r3, r2
 800c488:	817b      	strh	r3, [r7, #10]
      
      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if (alloc_len < LWIP_MEM_ALIGN_SIZE(length)) {
 800c48a:	897a      	ldrh	r2, [r7, #10]
 800c48c:	88bb      	ldrh	r3, [r7, #4]
 800c48e:	3303      	adds	r3, #3
 800c490:	f023 0303 	bic.w	r3, r3, #3
 800c494:	429a      	cmp	r2, r3
 800c496:	d201      	bcs.n	800c49c <pbuf_alloc+0x244>
        return NULL;
 800c498:	2300      	movs	r3, #0
 800c49a:	e06c      	b.n	800c576 <pbuf_alloc+0x31e>
      }
    
      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf*)mem_malloc(alloc_len);
 800c49c:	897b      	ldrh	r3, [r7, #10]
 800c49e:	4618      	mov	r0, r3
 800c4a0:	f7ff faf8 	bl	800ba94 <mem_malloc>
 800c4a4:	61f8      	str	r0, [r7, #28]
    }

    if (p == NULL) {
 800c4a6:	69fb      	ldr	r3, [r7, #28]
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	d101      	bne.n	800c4b0 <pbuf_alloc+0x258>
      return NULL;
 800c4ac:	2300      	movs	r3, #0
 800c4ae:	e062      	b.n	800c576 <pbuf_alloc+0x31e>
    }
    /* Set up internal structure of the pbuf. */
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset));
 800c4b0:	8afb      	ldrh	r3, [r7, #22]
 800c4b2:	3310      	adds	r3, #16
 800c4b4:	69fa      	ldr	r2, [r7, #28]
 800c4b6:	4413      	add	r3, r2
 800c4b8:	3303      	adds	r3, #3
 800c4ba:	f023 0303 	bic.w	r3, r3, #3
 800c4be:	461a      	mov	r2, r3
 800c4c0:	69fb      	ldr	r3, [r7, #28]
 800c4c2:	605a      	str	r2, [r3, #4]
    p->len = p->tot_len = length;
 800c4c4:	69fb      	ldr	r3, [r7, #28]
 800c4c6:	88ba      	ldrh	r2, [r7, #4]
 800c4c8:	811a      	strh	r2, [r3, #8]
 800c4ca:	69fb      	ldr	r3, [r7, #28]
 800c4cc:	891a      	ldrh	r2, [r3, #8]
 800c4ce:	69fb      	ldr	r3, [r7, #28]
 800c4d0:	815a      	strh	r2, [r3, #10]
    p->next = NULL;
 800c4d2:	69fb      	ldr	r3, [r7, #28]
 800c4d4:	2200      	movs	r2, #0
 800c4d6:	601a      	str	r2, [r3, #0]
    p->type = type;
 800c4d8:	69fb      	ldr	r3, [r7, #28]
 800c4da:	79ba      	ldrb	r2, [r7, #6]
 800c4dc:	731a      	strb	r2, [r3, #12]

    LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800c4de:	69fb      	ldr	r3, [r7, #28]
 800c4e0:	685b      	ldr	r3, [r3, #4]
 800c4e2:	f003 0303 	and.w	r3, r3, #3
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	d03d      	beq.n	800c566 <pbuf_alloc+0x30e>
 800c4ea:	4b11      	ldr	r3, [pc, #68]	; (800c530 <pbuf_alloc+0x2d8>)
 800c4ec:	f44f 72bb 	mov.w	r2, #374	; 0x176
 800c4f0:	4917      	ldr	r1, [pc, #92]	; (800c550 <pbuf_alloc+0x2f8>)
 800c4f2:	4811      	ldr	r0, [pc, #68]	; (800c538 <pbuf_alloc+0x2e0>)
 800c4f4:	f007 fe96 	bl	8014224 <iprintf>
           ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
    break;
 800c4f8:	e035      	b.n	800c566 <pbuf_alloc+0x30e>
  /* pbuf references existing (non-volatile static constant) ROM payload? */
  case PBUF_ROM:
  /* pbuf references existing (externally allocated) RAM payload? */
  case PBUF_REF:
    /* only allocate memory for the pbuf structure */
    p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800c4fa:	200b      	movs	r0, #11
 800c4fc:	f7ff fc3a 	bl	800bd74 <memp_malloc>
 800c500:	61f8      	str	r0, [r7, #28]
    if (p == NULL) {
 800c502:	69fb      	ldr	r3, [r7, #28]
 800c504:	2b00      	cmp	r3, #0
 800c506:	d101      	bne.n	800c50c <pbuf_alloc+0x2b4>
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("pbuf_alloc: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                  (type == PBUF_ROM) ? "ROM" : "REF"));
      return NULL;
 800c508:	2300      	movs	r3, #0
 800c50a:	e034      	b.n	800c576 <pbuf_alloc+0x31e>
    }
    /* caller must set this field properly, afterwards */
    p->payload = NULL;
 800c50c:	69fb      	ldr	r3, [r7, #28]
 800c50e:	2200      	movs	r2, #0
 800c510:	605a      	str	r2, [r3, #4]
    p->len = p->tot_len = length;
 800c512:	69fb      	ldr	r3, [r7, #28]
 800c514:	88ba      	ldrh	r2, [r7, #4]
 800c516:	811a      	strh	r2, [r3, #8]
 800c518:	69fb      	ldr	r3, [r7, #28]
 800c51a:	891a      	ldrh	r2, [r3, #8]
 800c51c:	69fb      	ldr	r3, [r7, #28]
 800c51e:	815a      	strh	r2, [r3, #10]
    p->next = NULL;
 800c520:	69fb      	ldr	r3, [r7, #28]
 800c522:	2200      	movs	r2, #0
 800c524:	601a      	str	r2, [r3, #0]
    p->type = type;
 800c526:	69fb      	ldr	r3, [r7, #28]
 800c528:	79ba      	ldrb	r2, [r7, #6]
 800c52a:	731a      	strb	r2, [r3, #12]
    break;
 800c52c:	e01c      	b.n	800c568 <pbuf_alloc+0x310>
 800c52e:	bf00      	nop
 800c530:	08015ec4 	.word	0x08015ec4
 800c534:	08015f34 	.word	0x08015f34
 800c538:	08015f50 	.word	0x08015f50
 800c53c:	08015f78 	.word	0x08015f78
 800c540:	08015fa8 	.word	0x08015fa8
 800c544:	08015fdc 	.word	0x08015fdc
 800c548:	08016010 	.word	0x08016010
 800c54c:	08016024 	.word	0x08016024
 800c550:	08016054 	.word	0x08016054
  default:
    LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800c554:	4b0a      	ldr	r3, [pc, #40]	; (800c580 <pbuf_alloc+0x328>)
 800c556:	f44f 72c6 	mov.w	r2, #396	; 0x18c
 800c55a:	490a      	ldr	r1, [pc, #40]	; (800c584 <pbuf_alloc+0x32c>)
 800c55c:	480a      	ldr	r0, [pc, #40]	; (800c588 <pbuf_alloc+0x330>)
 800c55e:	f007 fe61 	bl	8014224 <iprintf>
    return NULL;
 800c562:	2300      	movs	r3, #0
 800c564:	e007      	b.n	800c576 <pbuf_alloc+0x31e>
    break;
 800c566:	bf00      	nop
  }
  /* set reference count */
  p->ref = 1;
 800c568:	69fb      	ldr	r3, [r7, #28]
 800c56a:	2201      	movs	r2, #1
 800c56c:	81da      	strh	r2, [r3, #14]
  /* set flags */
  p->flags = 0;
 800c56e:	69fb      	ldr	r3, [r7, #28]
 800c570:	2200      	movs	r2, #0
 800c572:	735a      	strb	r2, [r3, #13]
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800c574:	69fb      	ldr	r3, [r7, #28]
}
 800c576:	4618      	mov	r0, r3
 800c578:	3720      	adds	r7, #32
 800c57a:	46bd      	mov	sp, r7
 800c57c:	bd80      	pop	{r7, pc}
 800c57e:	bf00      	nop
 800c580:	08015ec4 	.word	0x08015ec4
 800c584:	08016080 	.word	0x08016080
 800c588:	08015f50 	.word	0x08015f50

0800c58c <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf*
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800c58c:	b580      	push	{r7, lr}
 800c58e:	b084      	sub	sp, #16
 800c590:	af00      	add	r7, sp, #0
 800c592:	603b      	str	r3, [r7, #0]
 800c594:	4603      	mov	r3, r0
 800c596:	71fb      	strb	r3, [r7, #7]
 800c598:	460b      	mov	r3, r1
 800c59a:	80bb      	strh	r3, [r7, #4]
 800c59c:	4613      	mov	r3, r2
 800c59e:	71bb      	strb	r3, [r7, #6]
  u16_t offset;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  /* determine header offset */
  switch (l) {
 800c5a0:	79fb      	ldrb	r3, [r7, #7]
 800c5a2:	2b04      	cmp	r3, #4
 800c5a4:	d81b      	bhi.n	800c5de <pbuf_alloced_custom+0x52>
 800c5a6:	a201      	add	r2, pc, #4	; (adr r2, 800c5ac <pbuf_alloced_custom+0x20>)
 800c5a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c5ac:	0800c5c1 	.word	0x0800c5c1
 800c5b0:	0800c5c7 	.word	0x0800c5c7
 800c5b4:	0800c5cd 	.word	0x0800c5cd
 800c5b8:	0800c5d3 	.word	0x0800c5d3
 800c5bc:	0800c5d9 	.word	0x0800c5d9
  case PBUF_TRANSPORT:
    /* add room for transport (often TCP) layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 800c5c0:	2336      	movs	r3, #54	; 0x36
 800c5c2:	81fb      	strh	r3, [r7, #14]
    break;
 800c5c4:	e014      	b.n	800c5f0 <pbuf_alloced_custom+0x64>
  case PBUF_IP:
    /* add room for IP layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 800c5c6:	2322      	movs	r3, #34	; 0x22
 800c5c8:	81fb      	strh	r3, [r7, #14]
    break;
 800c5ca:	e011      	b.n	800c5f0 <pbuf_alloced_custom+0x64>
  case PBUF_LINK:
    /* add room for link layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 800c5cc:	230e      	movs	r3, #14
 800c5ce:	81fb      	strh	r3, [r7, #14]
    break;
 800c5d0:	e00e      	b.n	800c5f0 <pbuf_alloced_custom+0x64>
  case PBUF_RAW_TX:
    /* add room for encapsulating link layer headers (e.g. 802.11) */
    offset = PBUF_LINK_ENCAPSULATION_HLEN;
 800c5d2:	2300      	movs	r3, #0
 800c5d4:	81fb      	strh	r3, [r7, #14]
    break;
 800c5d6:	e00b      	b.n	800c5f0 <pbuf_alloced_custom+0x64>
  case PBUF_RAW:
    offset = 0;
 800c5d8:	2300      	movs	r3, #0
 800c5da:	81fb      	strh	r3, [r7, #14]
    break;
 800c5dc:	e008      	b.n	800c5f0 <pbuf_alloced_custom+0x64>
  default:
    LWIP_ASSERT("pbuf_alloced_custom: bad pbuf layer", 0);
 800c5de:	4b1d      	ldr	r3, [pc, #116]	; (800c654 <pbuf_alloced_custom+0xc8>)
 800c5e0:	f240 12c5 	movw	r2, #453	; 0x1c5
 800c5e4:	491c      	ldr	r1, [pc, #112]	; (800c658 <pbuf_alloced_custom+0xcc>)
 800c5e6:	481d      	ldr	r0, [pc, #116]	; (800c65c <pbuf_alloced_custom+0xd0>)
 800c5e8:	f007 fe1c 	bl	8014224 <iprintf>
    return NULL;
 800c5ec:	2300      	movs	r3, #0
 800c5ee:	e02d      	b.n	800c64c <pbuf_alloced_custom+0xc0>
  }

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800c5f0:	89fb      	ldrh	r3, [r7, #14]
 800c5f2:	3303      	adds	r3, #3
 800c5f4:	f023 0203 	bic.w	r2, r3, #3
 800c5f8:	88bb      	ldrh	r3, [r7, #4]
 800c5fa:	441a      	add	r2, r3
 800c5fc:	8bbb      	ldrh	r3, [r7, #28]
 800c5fe:	429a      	cmp	r2, r3
 800c600:	d901      	bls.n	800c606 <pbuf_alloced_custom+0x7a>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 800c602:	2300      	movs	r3, #0
 800c604:	e022      	b.n	800c64c <pbuf_alloced_custom+0xc0>
  }

  p->pbuf.next = NULL;
 800c606:	683b      	ldr	r3, [r7, #0]
 800c608:	2200      	movs	r2, #0
 800c60a:	601a      	str	r2, [r3, #0]
  if (payload_mem != NULL) {
 800c60c:	69bb      	ldr	r3, [r7, #24]
 800c60e:	2b00      	cmp	r3, #0
 800c610:	d008      	beq.n	800c624 <pbuf_alloced_custom+0x98>
    p->pbuf.payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800c612:	89fb      	ldrh	r3, [r7, #14]
 800c614:	3303      	adds	r3, #3
 800c616:	f023 0303 	bic.w	r3, r3, #3
 800c61a:	69ba      	ldr	r2, [r7, #24]
 800c61c:	441a      	add	r2, r3
 800c61e:	683b      	ldr	r3, [r7, #0]
 800c620:	605a      	str	r2, [r3, #4]
 800c622:	e002      	b.n	800c62a <pbuf_alloced_custom+0x9e>
  } else {
    p->pbuf.payload = NULL;
 800c624:	683b      	ldr	r3, [r7, #0]
 800c626:	2200      	movs	r2, #0
 800c628:	605a      	str	r2, [r3, #4]
  }
  p->pbuf.flags = PBUF_FLAG_IS_CUSTOM;
 800c62a:	683b      	ldr	r3, [r7, #0]
 800c62c:	2202      	movs	r2, #2
 800c62e:	735a      	strb	r2, [r3, #13]
  p->pbuf.len = p->pbuf.tot_len = length;
 800c630:	683b      	ldr	r3, [r7, #0]
 800c632:	88ba      	ldrh	r2, [r7, #4]
 800c634:	811a      	strh	r2, [r3, #8]
 800c636:	683b      	ldr	r3, [r7, #0]
 800c638:	891a      	ldrh	r2, [r3, #8]
 800c63a:	683b      	ldr	r3, [r7, #0]
 800c63c:	815a      	strh	r2, [r3, #10]
  p->pbuf.type = type;
 800c63e:	683b      	ldr	r3, [r7, #0]
 800c640:	79ba      	ldrb	r2, [r7, #6]
 800c642:	731a      	strb	r2, [r3, #12]
  p->pbuf.ref = 1;
 800c644:	683b      	ldr	r3, [r7, #0]
 800c646:	2201      	movs	r2, #1
 800c648:	81da      	strh	r2, [r3, #14]
  return &p->pbuf;
 800c64a:	683b      	ldr	r3, [r7, #0]
}
 800c64c:	4618      	mov	r0, r3
 800c64e:	3710      	adds	r7, #16
 800c650:	46bd      	mov	sp, r7
 800c652:	bd80      	pop	{r7, pc}
 800c654:	08015ec4 	.word	0x08015ec4
 800c658:	0801609c 	.word	0x0801609c
 800c65c:	08015f50 	.word	0x08015f50

0800c660 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800c660:	b580      	push	{r7, lr}
 800c662:	b086      	sub	sp, #24
 800c664:	af00      	add	r7, sp, #0
 800c666:	6078      	str	r0, [r7, #4]
 800c668:	460b      	mov	r3, r1
 800c66a:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  s32_t grow;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	2b00      	cmp	r3, #0
 800c670:	d106      	bne.n	800c680 <pbuf_realloc+0x20>
 800c672:	4b4b      	ldr	r3, [pc, #300]	; (800c7a0 <pbuf_realloc+0x140>)
 800c674:	f240 12f3 	movw	r2, #499	; 0x1f3
 800c678:	494a      	ldr	r1, [pc, #296]	; (800c7a4 <pbuf_realloc+0x144>)
 800c67a:	484b      	ldr	r0, [pc, #300]	; (800c7a8 <pbuf_realloc+0x148>)
 800c67c:	f007 fdd2 	bl	8014224 <iprintf>
  LWIP_ASSERT("pbuf_realloc: sane p->type", p->type == PBUF_POOL ||
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	7b1b      	ldrb	r3, [r3, #12]
 800c684:	2b03      	cmp	r3, #3
 800c686:	d012      	beq.n	800c6ae <pbuf_realloc+0x4e>
 800c688:	687b      	ldr	r3, [r7, #4]
 800c68a:	7b1b      	ldrb	r3, [r3, #12]
 800c68c:	2b01      	cmp	r3, #1
 800c68e:	d00e      	beq.n	800c6ae <pbuf_realloc+0x4e>
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	7b1b      	ldrb	r3, [r3, #12]
 800c694:	2b00      	cmp	r3, #0
 800c696:	d00a      	beq.n	800c6ae <pbuf_realloc+0x4e>
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	7b1b      	ldrb	r3, [r3, #12]
 800c69c:	2b02      	cmp	r3, #2
 800c69e:	d006      	beq.n	800c6ae <pbuf_realloc+0x4e>
 800c6a0:	4b3f      	ldr	r3, [pc, #252]	; (800c7a0 <pbuf_realloc+0x140>)
 800c6a2:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800c6a6:	4941      	ldr	r1, [pc, #260]	; (800c7ac <pbuf_realloc+0x14c>)
 800c6a8:	483f      	ldr	r0, [pc, #252]	; (800c7a8 <pbuf_realloc+0x148>)
 800c6aa:	f007 fdbb 	bl	8014224 <iprintf>
              p->type == PBUF_ROM ||
              p->type == PBUF_RAM ||
              p->type == PBUF_REF);

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	891b      	ldrh	r3, [r3, #8]
 800c6b2:	887a      	ldrh	r2, [r7, #2]
 800c6b4:	429a      	cmp	r2, r3
 800c6b6:	d26e      	bcs.n	800c796 <pbuf_realloc+0x136>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  grow = new_len - p->tot_len;
 800c6b8:	887b      	ldrh	r3, [r7, #2]
 800c6ba:	687a      	ldr	r2, [r7, #4]
 800c6bc:	8912      	ldrh	r2, [r2, #8]
 800c6be:	1a9b      	subs	r3, r3, r2
 800c6c0:	60fb      	str	r3, [r7, #12]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 800c6c2:	887b      	ldrh	r3, [r7, #2]
 800c6c4:	827b      	strh	r3, [r7, #18]
  q = p;
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	617b      	str	r3, [r7, #20]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 800c6ca:	e025      	b.n	800c718 <pbuf_realloc+0xb8>
    /* decrease remaining length by pbuf length */
    rem_len -= q->len;
 800c6cc:	697b      	ldr	r3, [r7, #20]
 800c6ce:	895b      	ldrh	r3, [r3, #10]
 800c6d0:	8a7a      	ldrh	r2, [r7, #18]
 800c6d2:	1ad3      	subs	r3, r2, r3
 800c6d4:	827b      	strh	r3, [r7, #18]
    /* decrease total length indicator */
    LWIP_ASSERT("grow < max_u16_t", grow < 0xffff);
 800c6d6:	68fb      	ldr	r3, [r7, #12]
 800c6d8:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800c6dc:	4293      	cmp	r3, r2
 800c6de:	dd06      	ble.n	800c6ee <pbuf_realloc+0x8e>
 800c6e0:	4b2f      	ldr	r3, [pc, #188]	; (800c7a0 <pbuf_realloc+0x140>)
 800c6e2:	f240 220b 	movw	r2, #523	; 0x20b
 800c6e6:	4932      	ldr	r1, [pc, #200]	; (800c7b0 <pbuf_realloc+0x150>)
 800c6e8:	482f      	ldr	r0, [pc, #188]	; (800c7a8 <pbuf_realloc+0x148>)
 800c6ea:	f007 fd9b 	bl	8014224 <iprintf>
    q->tot_len += (u16_t)grow;
 800c6ee:	697b      	ldr	r3, [r7, #20]
 800c6f0:	891a      	ldrh	r2, [r3, #8]
 800c6f2:	68fb      	ldr	r3, [r7, #12]
 800c6f4:	b29b      	uxth	r3, r3
 800c6f6:	4413      	add	r3, r2
 800c6f8:	b29a      	uxth	r2, r3
 800c6fa:	697b      	ldr	r3, [r7, #20]
 800c6fc:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 800c6fe:	697b      	ldr	r3, [r7, #20]
 800c700:	681b      	ldr	r3, [r3, #0]
 800c702:	617b      	str	r3, [r7, #20]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800c704:	697b      	ldr	r3, [r7, #20]
 800c706:	2b00      	cmp	r3, #0
 800c708:	d106      	bne.n	800c718 <pbuf_realloc+0xb8>
 800c70a:	4b25      	ldr	r3, [pc, #148]	; (800c7a0 <pbuf_realloc+0x140>)
 800c70c:	f240 220f 	movw	r2, #527	; 0x20f
 800c710:	4928      	ldr	r1, [pc, #160]	; (800c7b4 <pbuf_realloc+0x154>)
 800c712:	4825      	ldr	r0, [pc, #148]	; (800c7a8 <pbuf_realloc+0x148>)
 800c714:	f007 fd86 	bl	8014224 <iprintf>
  while (rem_len > q->len) {
 800c718:	697b      	ldr	r3, [r7, #20]
 800c71a:	895b      	ldrh	r3, [r3, #10]
 800c71c:	8a7a      	ldrh	r2, [r7, #18]
 800c71e:	429a      	cmp	r2, r3
 800c720:	d8d4      	bhi.n	800c6cc <pbuf_realloc+0x6c>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if ((q->type == PBUF_RAM) && (rem_len != q->len)
 800c722:	697b      	ldr	r3, [r7, #20]
 800c724:	7b1b      	ldrb	r3, [r3, #12]
 800c726:	2b00      	cmp	r3, #0
 800c728:	d121      	bne.n	800c76e <pbuf_realloc+0x10e>
 800c72a:	697b      	ldr	r3, [r7, #20]
 800c72c:	895b      	ldrh	r3, [r3, #10]
 800c72e:	8a7a      	ldrh	r2, [r7, #18]
 800c730:	429a      	cmp	r2, r3
 800c732:	d01c      	beq.n	800c76e <pbuf_realloc+0x10e>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800c734:	697b      	ldr	r3, [r7, #20]
 800c736:	7b5b      	ldrb	r3, [r3, #13]
 800c738:	f003 0302 	and.w	r3, r3, #2
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d116      	bne.n	800c76e <pbuf_realloc+0x10e>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (u16_t)((u8_t *)q->payload - (u8_t *)q) + rem_len);
 800c740:	697b      	ldr	r3, [r7, #20]
 800c742:	685a      	ldr	r2, [r3, #4]
 800c744:	697b      	ldr	r3, [r7, #20]
 800c746:	1ad3      	subs	r3, r2, r3
 800c748:	b29a      	uxth	r2, r3
 800c74a:	8a7b      	ldrh	r3, [r7, #18]
 800c74c:	4413      	add	r3, r2
 800c74e:	b29b      	uxth	r3, r3
 800c750:	4619      	mov	r1, r3
 800c752:	6978      	ldr	r0, [r7, #20]
 800c754:	f7ff f8b4 	bl	800b8c0 <mem_trim>
 800c758:	6178      	str	r0, [r7, #20]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800c75a:	697b      	ldr	r3, [r7, #20]
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	d106      	bne.n	800c76e <pbuf_realloc+0x10e>
 800c760:	4b0f      	ldr	r3, [pc, #60]	; (800c7a0 <pbuf_realloc+0x140>)
 800c762:	f240 221d 	movw	r2, #541	; 0x21d
 800c766:	4914      	ldr	r1, [pc, #80]	; (800c7b8 <pbuf_realloc+0x158>)
 800c768:	480f      	ldr	r0, [pc, #60]	; (800c7a8 <pbuf_realloc+0x148>)
 800c76a:	f007 fd5b 	bl	8014224 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800c76e:	697b      	ldr	r3, [r7, #20]
 800c770:	8a7a      	ldrh	r2, [r7, #18]
 800c772:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 800c774:	697b      	ldr	r3, [r7, #20]
 800c776:	895a      	ldrh	r2, [r3, #10]
 800c778:	697b      	ldr	r3, [r7, #20]
 800c77a:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800c77c:	697b      	ldr	r3, [r7, #20]
 800c77e:	681b      	ldr	r3, [r3, #0]
 800c780:	2b00      	cmp	r3, #0
 800c782:	d004      	beq.n	800c78e <pbuf_realloc+0x12e>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 800c784:	697b      	ldr	r3, [r7, #20]
 800c786:	681b      	ldr	r3, [r3, #0]
 800c788:	4618      	mov	r0, r3
 800c78a:	f000 f8dd 	bl	800c948 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800c78e:	697b      	ldr	r3, [r7, #20]
 800c790:	2200      	movs	r2, #0
 800c792:	601a      	str	r2, [r3, #0]
 800c794:	e000      	b.n	800c798 <pbuf_realloc+0x138>
    return;
 800c796:	bf00      	nop

}
 800c798:	3718      	adds	r7, #24
 800c79a:	46bd      	mov	sp, r7
 800c79c:	bd80      	pop	{r7, pc}
 800c79e:	bf00      	nop
 800c7a0:	08015ec4 	.word	0x08015ec4
 800c7a4:	080160c0 	.word	0x080160c0
 800c7a8:	08015f50 	.word	0x08015f50
 800c7ac:	080160d8 	.word	0x080160d8
 800c7b0:	080160f4 	.word	0x080160f4
 800c7b4:	08016108 	.word	0x08016108
 800c7b8:	08016120 	.word	0x08016120

0800c7bc <pbuf_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800c7bc:	b580      	push	{r7, lr}
 800c7be:	b084      	sub	sp, #16
 800c7c0:	af00      	add	r7, sp, #0
 800c7c2:	6078      	str	r0, [r7, #4]
 800c7c4:	460b      	mov	r3, r1
 800c7c6:	807b      	strh	r3, [r7, #2]
 800c7c8:	4613      	mov	r3, r2
 800c7ca:	707b      	strb	r3, [r7, #1]
  u16_t type;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	2b00      	cmp	r3, #0
 800c7d0:	d106      	bne.n	800c7e0 <pbuf_header_impl+0x24>
 800c7d2:	4b46      	ldr	r3, [pc, #280]	; (800c8ec <pbuf_header_impl+0x130>)
 800c7d4:	f240 223f 	movw	r2, #575	; 0x23f
 800c7d8:	4945      	ldr	r1, [pc, #276]	; (800c8f0 <pbuf_header_impl+0x134>)
 800c7da:	4846      	ldr	r0, [pc, #280]	; (800c8f4 <pbuf_header_impl+0x138>)
 800c7dc:	f007 fd22 	bl	8014224 <iprintf>
  if ((header_size_increment == 0) || (p == NULL)) {
 800c7e0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c7e4:	2b00      	cmp	r3, #0
 800c7e6:	d002      	beq.n	800c7ee <pbuf_header_impl+0x32>
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	d101      	bne.n	800c7f2 <pbuf_header_impl+0x36>
    return 0;
 800c7ee:	2300      	movs	r3, #0
 800c7f0:	e078      	b.n	800c8e4 <pbuf_header_impl+0x128>
  }

  if (header_size_increment < 0) {
 800c7f2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	da10      	bge.n	800c81c <pbuf_header_impl+0x60>
    increment_magnitude = (u16_t)-header_size_increment;
 800c7fa:	887b      	ldrh	r3, [r7, #2]
 800c7fc:	425b      	negs	r3, r3
 800c7fe:	81fb      	strh	r3, [r7, #14]
    /* Check that we aren't going to move off the end of the pbuf */
    LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	895b      	ldrh	r3, [r3, #10]
 800c804:	89fa      	ldrh	r2, [r7, #14]
 800c806:	429a      	cmp	r2, r3
 800c808:	d90a      	bls.n	800c820 <pbuf_header_impl+0x64>
 800c80a:	4b38      	ldr	r3, [pc, #224]	; (800c8ec <pbuf_header_impl+0x130>)
 800c80c:	f240 2247 	movw	r2, #583	; 0x247
 800c810:	4939      	ldr	r1, [pc, #228]	; (800c8f8 <pbuf_header_impl+0x13c>)
 800c812:	4838      	ldr	r0, [pc, #224]	; (800c8f4 <pbuf_header_impl+0x138>)
 800c814:	f007 fd06 	bl	8014224 <iprintf>
 800c818:	2301      	movs	r3, #1
 800c81a:	e063      	b.n	800c8e4 <pbuf_header_impl+0x128>
  } else {
    increment_magnitude = (u16_t)header_size_increment;
 800c81c:	887b      	ldrh	r3, [r7, #2]
 800c81e:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("p->payload - increment_magnitude >= p + SIZEOF_STRUCT_PBUF",
                (u8_t *)p->payload - increment_magnitude >= (u8_t *)p + SIZEOF_STRUCT_PBUF);
#endif
  }

  type = p->type;
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	7b1b      	ldrb	r3, [r3, #12]
 800c824:	81bb      	strh	r3, [r7, #12]
  /* remember current payload pointer */
  payload = p->payload;
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	685b      	ldr	r3, [r3, #4]
 800c82a:	60bb      	str	r3, [r7, #8]

  /* pbuf types containing payloads? */
  if (type == PBUF_RAM || type == PBUF_POOL) {
 800c82c:	89bb      	ldrh	r3, [r7, #12]
 800c82e:	2b00      	cmp	r3, #0
 800c830:	d002      	beq.n	800c838 <pbuf_header_impl+0x7c>
 800c832:	89bb      	ldrh	r3, [r7, #12]
 800c834:	2b03      	cmp	r3, #3
 800c836:	d112      	bne.n	800c85e <pbuf_header_impl+0xa2>
    /* set new payload pointer */
    p->payload = (u8_t *)p->payload - header_size_increment;
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	685a      	ldr	r2, [r3, #4]
 800c83c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c840:	425b      	negs	r3, r3
 800c842:	441a      	add	r2, r3
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	605a      	str	r2, [r3, #4]
    /* boundary check fails? */
    if ((u8_t *)p->payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	685a      	ldr	r2, [r3, #4]
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	3310      	adds	r3, #16
 800c850:	429a      	cmp	r2, r3
 800c852:	d238      	bcs.n	800c8c6 <pbuf_header_impl+0x10a>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
        ("pbuf_header: failed as %p < %p (not enough space for new header size)\n",
        (void *)p->payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* restore old payload pointer */
      p->payload = payload;
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	68ba      	ldr	r2, [r7, #8]
 800c858:	605a      	str	r2, [r3, #4]
      /* bail out unsuccessfully */
      return 1;
 800c85a:	2301      	movs	r3, #1
 800c85c:	e042      	b.n	800c8e4 <pbuf_header_impl+0x128>
    }
  /* pbuf types referring to external payloads? */
  } else if (type == PBUF_REF || type == PBUF_ROM) {
 800c85e:	89bb      	ldrh	r3, [r7, #12]
 800c860:	2b02      	cmp	r3, #2
 800c862:	d002      	beq.n	800c86a <pbuf_header_impl+0xae>
 800c864:	89bb      	ldrh	r3, [r7, #12]
 800c866:	2b01      	cmp	r3, #1
 800c868:	d124      	bne.n	800c8b4 <pbuf_header_impl+0xf8>
    /* hide a header in the payload? */
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 800c86a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c86e:	2b00      	cmp	r3, #0
 800c870:	da0d      	bge.n	800c88e <pbuf_header_impl+0xd2>
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	895b      	ldrh	r3, [r3, #10]
 800c876:	89fa      	ldrh	r2, [r7, #14]
 800c878:	429a      	cmp	r2, r3
 800c87a:	d808      	bhi.n	800c88e <pbuf_header_impl+0xd2>
      /* increase payload pointer */
      p->payload = (u8_t *)p->payload - header_size_increment;
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	685a      	ldr	r2, [r3, #4]
 800c880:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c884:	425b      	negs	r3, r3
 800c886:	441a      	add	r2, r3
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	605a      	str	r2, [r3, #4]
 800c88c:	e011      	b.n	800c8b2 <pbuf_header_impl+0xf6>
    } else if ((header_size_increment > 0) && force) {
 800c88e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c892:	2b00      	cmp	r3, #0
 800c894:	dd0b      	ble.n	800c8ae <pbuf_header_impl+0xf2>
 800c896:	787b      	ldrb	r3, [r7, #1]
 800c898:	2b00      	cmp	r3, #0
 800c89a:	d008      	beq.n	800c8ae <pbuf_header_impl+0xf2>
      p->payload = (u8_t *)p->payload - header_size_increment;
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	685a      	ldr	r2, [r3, #4]
 800c8a0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c8a4:	425b      	negs	r3, r3
 800c8a6:	441a      	add	r2, r3
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	605a      	str	r2, [r3, #4]
 800c8ac:	e001      	b.n	800c8b2 <pbuf_header_impl+0xf6>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 800c8ae:	2301      	movs	r3, #1
 800c8b0:	e018      	b.n	800c8e4 <pbuf_header_impl+0x128>
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 800c8b2:	e008      	b.n	800c8c6 <pbuf_header_impl+0x10a>
    }
  } else {
    /* Unknown type */
    LWIP_ASSERT("bad pbuf type", 0);
 800c8b4:	4b0d      	ldr	r3, [pc, #52]	; (800c8ec <pbuf_header_impl+0x130>)
 800c8b6:	f240 2277 	movw	r2, #631	; 0x277
 800c8ba:	4910      	ldr	r1, [pc, #64]	; (800c8fc <pbuf_header_impl+0x140>)
 800c8bc:	480d      	ldr	r0, [pc, #52]	; (800c8f4 <pbuf_header_impl+0x138>)
 800c8be:	f007 fcb1 	bl	8014224 <iprintf>
    return 1;
 800c8c2:	2301      	movs	r3, #1
 800c8c4:	e00e      	b.n	800c8e4 <pbuf_header_impl+0x128>
  }
  /* modify pbuf length fields */
  p->len += header_size_increment;
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	895a      	ldrh	r2, [r3, #10]
 800c8ca:	887b      	ldrh	r3, [r7, #2]
 800c8cc:	4413      	add	r3, r2
 800c8ce:	b29a      	uxth	r2, r3
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	815a      	strh	r2, [r3, #10]
  p->tot_len += header_size_increment;
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	891a      	ldrh	r2, [r3, #8]
 800c8d8:	887b      	ldrh	r3, [r7, #2]
 800c8da:	4413      	add	r3, r2
 800c8dc:	b29a      	uxth	r2, r3
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_header: old %p new %p (%"S16_F")\n",
    (void *)payload, (void *)p->payload, header_size_increment));

  return 0;
 800c8e2:	2300      	movs	r3, #0
}
 800c8e4:	4618      	mov	r0, r3
 800c8e6:	3710      	adds	r7, #16
 800c8e8:	46bd      	mov	sp, r7
 800c8ea:	bd80      	pop	{r7, pc}
 800c8ec:	08015ec4 	.word	0x08015ec4
 800c8f0:	0801613c 	.word	0x0801613c
 800c8f4:	08015f50 	.word	0x08015f50
 800c8f8:	08016148 	.word	0x08016148
 800c8fc:	08016168 	.word	0x08016168

0800c900 <pbuf_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_header(struct pbuf *p, s16_t header_size_increment)
{
 800c900:	b580      	push	{r7, lr}
 800c902:	b082      	sub	sp, #8
 800c904:	af00      	add	r7, sp, #0
 800c906:	6078      	str	r0, [r7, #4]
 800c908:	460b      	mov	r3, r1
 800c90a:	807b      	strh	r3, [r7, #2]
   return pbuf_header_impl(p, header_size_increment, 0);
 800c90c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c910:	2200      	movs	r2, #0
 800c912:	4619      	mov	r1, r3
 800c914:	6878      	ldr	r0, [r7, #4]
 800c916:	f7ff ff51 	bl	800c7bc <pbuf_header_impl>
 800c91a:	4603      	mov	r3, r0
}
 800c91c:	4618      	mov	r0, r3
 800c91e:	3708      	adds	r7, #8
 800c920:	46bd      	mov	sp, r7
 800c922:	bd80      	pop	{r7, pc}

0800c924 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 800c924:	b580      	push	{r7, lr}
 800c926:	b082      	sub	sp, #8
 800c928:	af00      	add	r7, sp, #0
 800c92a:	6078      	str	r0, [r7, #4]
 800c92c:	460b      	mov	r3, r1
 800c92e:	807b      	strh	r3, [r7, #2]
   return pbuf_header_impl(p, header_size_increment, 1);
 800c930:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c934:	2201      	movs	r2, #1
 800c936:	4619      	mov	r1, r3
 800c938:	6878      	ldr	r0, [r7, #4]
 800c93a:	f7ff ff3f 	bl	800c7bc <pbuf_header_impl>
 800c93e:	4603      	mov	r3, r0
}
 800c940:	4618      	mov	r0, r3
 800c942:	3708      	adds	r7, #8
 800c944:	46bd      	mov	sp, r7
 800c946:	bd80      	pop	{r7, pc}

0800c948 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800c948:	b580      	push	{r7, lr}
 800c94a:	b088      	sub	sp, #32
 800c94c:	af00      	add	r7, sp, #0
 800c94e:	6078      	str	r0, [r7, #4]
  u16_t type;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	2b00      	cmp	r3, #0
 800c954:	d10b      	bne.n	800c96e <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	2b00      	cmp	r3, #0
 800c95a:	d106      	bne.n	800c96a <pbuf_free+0x22>
 800c95c:	4b41      	ldr	r3, [pc, #260]	; (800ca64 <pbuf_free+0x11c>)
 800c95e:	f240 22d2 	movw	r2, #722	; 0x2d2
 800c962:	4941      	ldr	r1, [pc, #260]	; (800ca68 <pbuf_free+0x120>)
 800c964:	4841      	ldr	r0, [pc, #260]	; (800ca6c <pbuf_free+0x124>)
 800c966:	f007 fc5d 	bl	8014224 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
      ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 800c96a:	2300      	movs	r3, #0
 800c96c:	e076      	b.n	800ca5c <pbuf_free+0x114>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  LWIP_ASSERT("pbuf_free: sane type",
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	7b1b      	ldrb	r3, [r3, #12]
 800c972:	2b00      	cmp	r3, #0
 800c974:	d012      	beq.n	800c99c <pbuf_free+0x54>
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	7b1b      	ldrb	r3, [r3, #12]
 800c97a:	2b01      	cmp	r3, #1
 800c97c:	d00e      	beq.n	800c99c <pbuf_free+0x54>
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	7b1b      	ldrb	r3, [r3, #12]
 800c982:	2b02      	cmp	r3, #2
 800c984:	d00a      	beq.n	800c99c <pbuf_free+0x54>
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	7b1b      	ldrb	r3, [r3, #12]
 800c98a:	2b03      	cmp	r3, #3
 800c98c:	d006      	beq.n	800c99c <pbuf_free+0x54>
 800c98e:	4b35      	ldr	r3, [pc, #212]	; (800ca64 <pbuf_free+0x11c>)
 800c990:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 800c994:	4936      	ldr	r1, [pc, #216]	; (800ca70 <pbuf_free+0x128>)
 800c996:	4835      	ldr	r0, [pc, #212]	; (800ca6c <pbuf_free+0x124>)
 800c998:	f007 fc44 	bl	8014224 <iprintf>
    p->type == PBUF_RAM || p->type == PBUF_ROM ||
    p->type == PBUF_REF || p->type == PBUF_POOL);

  count = 0;
 800c99c:	2300      	movs	r3, #0
 800c99e:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 800c9a0:	e058      	b.n	800ca54 <pbuf_free+0x10c>
    u16_t ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 800c9a2:	f000 fb2f 	bl	800d004 <sys_arch_protect>
 800c9a6:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	89db      	ldrh	r3, [r3, #14]
 800c9ac:	2b00      	cmp	r3, #0
 800c9ae:	d106      	bne.n	800c9be <pbuf_free+0x76>
 800c9b0:	4b2c      	ldr	r3, [pc, #176]	; (800ca64 <pbuf_free+0x11c>)
 800c9b2:	f240 22eb 	movw	r2, #747	; 0x2eb
 800c9b6:	492f      	ldr	r1, [pc, #188]	; (800ca74 <pbuf_free+0x12c>)
 800c9b8:	482c      	ldr	r0, [pc, #176]	; (800ca6c <pbuf_free+0x124>)
 800c9ba:	f007 fc33 	bl	8014224 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	89db      	ldrh	r3, [r3, #14]
 800c9c2:	3b01      	subs	r3, #1
 800c9c4:	b29a      	uxth	r2, r3
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	81da      	strh	r2, [r3, #14]
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	89db      	ldrh	r3, [r3, #14]
 800c9ce:	82fb      	strh	r3, [r7, #22]
    SYS_ARCH_UNPROTECT(old_level);
 800c9d0:	69b8      	ldr	r0, [r7, #24]
 800c9d2:	f000 fb25 	bl	800d020 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 800c9d6:	8afb      	ldrh	r3, [r7, #22]
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	d139      	bne.n	800ca50 <pbuf_free+0x108>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	681b      	ldr	r3, [r3, #0]
 800c9e0:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      type = p->type;
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	7b1b      	ldrb	r3, [r3, #12]
 800c9e6:	81fb      	strh	r3, [r7, #14]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	7b5b      	ldrb	r3, [r3, #13]
 800c9ec:	f003 0302 	and.w	r3, r3, #2
 800c9f0:	2b00      	cmp	r3, #0
 800c9f2:	d011      	beq.n	800ca18 <pbuf_free+0xd0>
        struct pbuf_custom *pc = (struct pbuf_custom*)p;
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800c9f8:	68bb      	ldr	r3, [r7, #8]
 800c9fa:	691b      	ldr	r3, [r3, #16]
 800c9fc:	2b00      	cmp	r3, #0
 800c9fe:	d106      	bne.n	800ca0e <pbuf_free+0xc6>
 800ca00:	4b18      	ldr	r3, [pc, #96]	; (800ca64 <pbuf_free+0x11c>)
 800ca02:	f240 22f9 	movw	r2, #761	; 0x2f9
 800ca06:	491c      	ldr	r1, [pc, #112]	; (800ca78 <pbuf_free+0x130>)
 800ca08:	4818      	ldr	r0, [pc, #96]	; (800ca6c <pbuf_free+0x124>)
 800ca0a:	f007 fc0b 	bl	8014224 <iprintf>
        pc->custom_free_function(p);
 800ca0e:	68bb      	ldr	r3, [r7, #8]
 800ca10:	691b      	ldr	r3, [r3, #16]
 800ca12:	6878      	ldr	r0, [r7, #4]
 800ca14:	4798      	blx	r3
 800ca16:	e015      	b.n	800ca44 <pbuf_free+0xfc>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (type == PBUF_POOL) {
 800ca18:	89fb      	ldrh	r3, [r7, #14]
 800ca1a:	2b03      	cmp	r3, #3
 800ca1c:	d104      	bne.n	800ca28 <pbuf_free+0xe0>
          memp_free(MEMP_PBUF_POOL, p);
 800ca1e:	6879      	ldr	r1, [r7, #4]
 800ca20:	200c      	movs	r0, #12
 800ca22:	f7ff f9f9 	bl	800be18 <memp_free>
 800ca26:	e00d      	b.n	800ca44 <pbuf_free+0xfc>
        /* is this a ROM or RAM referencing pbuf? */
        } else if (type == PBUF_ROM || type == PBUF_REF) {
 800ca28:	89fb      	ldrh	r3, [r7, #14]
 800ca2a:	2b01      	cmp	r3, #1
 800ca2c:	d002      	beq.n	800ca34 <pbuf_free+0xec>
 800ca2e:	89fb      	ldrh	r3, [r7, #14]
 800ca30:	2b02      	cmp	r3, #2
 800ca32:	d104      	bne.n	800ca3e <pbuf_free+0xf6>
          memp_free(MEMP_PBUF, p);
 800ca34:	6879      	ldr	r1, [r7, #4]
 800ca36:	200b      	movs	r0, #11
 800ca38:	f7ff f9ee 	bl	800be18 <memp_free>
 800ca3c:	e002      	b.n	800ca44 <pbuf_free+0xfc>
        /* type == PBUF_RAM */
        } else {
          mem_free(p);
 800ca3e:	6878      	ldr	r0, [r7, #4]
 800ca40:	f7fe fed0 	bl	800b7e4 <mem_free>
        }
      }
      count++;
 800ca44:	7ffb      	ldrb	r3, [r7, #31]
 800ca46:	3301      	adds	r3, #1
 800ca48:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 800ca4a:	693b      	ldr	r3, [r7, #16]
 800ca4c:	607b      	str	r3, [r7, #4]
 800ca4e:	e001      	b.n	800ca54 <pbuf_free+0x10c>
    /* p->ref > 0, this pbuf is still referenced to */
    /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, ref));
      /* stop walking through the chain */
      p = NULL;
 800ca50:	2300      	movs	r3, #0
 800ca52:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	2b00      	cmp	r3, #0
 800ca58:	d1a3      	bne.n	800c9a2 <pbuf_free+0x5a>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 800ca5a:	7ffb      	ldrb	r3, [r7, #31]
}
 800ca5c:	4618      	mov	r0, r3
 800ca5e:	3720      	adds	r7, #32
 800ca60:	46bd      	mov	sp, r7
 800ca62:	bd80      	pop	{r7, pc}
 800ca64:	08015ec4 	.word	0x08015ec4
 800ca68:	0801613c 	.word	0x0801613c
 800ca6c:	08015f50 	.word	0x08015f50
 800ca70:	08016178 	.word	0x08016178
 800ca74:	08016190 	.word	0x08016190
 800ca78:	080161a8 	.word	0x080161a8

0800ca7c <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 800ca7c:	b480      	push	{r7}
 800ca7e:	b085      	sub	sp, #20
 800ca80:	af00      	add	r7, sp, #0
 800ca82:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 800ca84:	2300      	movs	r3, #0
 800ca86:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 800ca88:	e005      	b.n	800ca96 <pbuf_clen+0x1a>
    ++len;
 800ca8a:	89fb      	ldrh	r3, [r7, #14]
 800ca8c:	3301      	adds	r3, #1
 800ca8e:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	681b      	ldr	r3, [r3, #0]
 800ca94:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	2b00      	cmp	r3, #0
 800ca9a:	d1f6      	bne.n	800ca8a <pbuf_clen+0xe>
  }
  return len;
 800ca9c:	89fb      	ldrh	r3, [r7, #14]
}
 800ca9e:	4618      	mov	r0, r3
 800caa0:	3714      	adds	r7, #20
 800caa2:	46bd      	mov	sp, r7
 800caa4:	bc80      	pop	{r7}
 800caa6:	4770      	bx	lr

0800caa8 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 800caa8:	b580      	push	{r7, lr}
 800caaa:	b084      	sub	sp, #16
 800caac:	af00      	add	r7, sp, #0
 800caae:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	2b00      	cmp	r3, #0
 800cab4:	d016      	beq.n	800cae4 <pbuf_ref+0x3c>
    SYS_ARCH_INC(p->ref, 1);
 800cab6:	f000 faa5 	bl	800d004 <sys_arch_protect>
 800caba:	60f8      	str	r0, [r7, #12]
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	89db      	ldrh	r3, [r3, #14]
 800cac0:	3301      	adds	r3, #1
 800cac2:	b29a      	uxth	r2, r3
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	81da      	strh	r2, [r3, #14]
 800cac8:	68f8      	ldr	r0, [r7, #12]
 800caca:	f000 faa9 	bl	800d020 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	89db      	ldrh	r3, [r3, #14]
 800cad2:	2b00      	cmp	r3, #0
 800cad4:	d106      	bne.n	800cae4 <pbuf_ref+0x3c>
 800cad6:	4b05      	ldr	r3, [pc, #20]	; (800caec <pbuf_ref+0x44>)
 800cad8:	f240 3239 	movw	r2, #825	; 0x339
 800cadc:	4904      	ldr	r1, [pc, #16]	; (800caf0 <pbuf_ref+0x48>)
 800cade:	4805      	ldr	r0, [pc, #20]	; (800caf4 <pbuf_ref+0x4c>)
 800cae0:	f007 fba0 	bl	8014224 <iprintf>
  }
}
 800cae4:	bf00      	nop
 800cae6:	3710      	adds	r7, #16
 800cae8:	46bd      	mov	sp, r7
 800caea:	bd80      	pop	{r7, pc}
 800caec:	08015ec4 	.word	0x08015ec4
 800caf0:	080161cc 	.word	0x080161cc
 800caf4:	08015f50 	.word	0x08015f50

0800caf8 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800caf8:	b580      	push	{r7, lr}
 800cafa:	b084      	sub	sp, #16
 800cafc:	af00      	add	r7, sp, #0
 800cafe:	6078      	str	r0, [r7, #4]
 800cb00:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	d002      	beq.n	800cb0e <pbuf_cat+0x16>
 800cb08:	683b      	ldr	r3, [r7, #0]
 800cb0a:	2b00      	cmp	r3, #0
 800cb0c:	d107      	bne.n	800cb1e <pbuf_cat+0x26>
 800cb0e:	4b20      	ldr	r3, [pc, #128]	; (800cb90 <pbuf_cat+0x98>)
 800cb10:	f44f 7253 	mov.w	r2, #844	; 0x34c
 800cb14:	491f      	ldr	r1, [pc, #124]	; (800cb94 <pbuf_cat+0x9c>)
 800cb16:	4820      	ldr	r0, [pc, #128]	; (800cb98 <pbuf_cat+0xa0>)
 800cb18:	f007 fb84 	bl	8014224 <iprintf>
 800cb1c:	e034      	b.n	800cb88 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	60fb      	str	r3, [r7, #12]
 800cb22:	e00a      	b.n	800cb3a <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len += t->tot_len;
 800cb24:	68fb      	ldr	r3, [r7, #12]
 800cb26:	891a      	ldrh	r2, [r3, #8]
 800cb28:	683b      	ldr	r3, [r7, #0]
 800cb2a:	891b      	ldrh	r3, [r3, #8]
 800cb2c:	4413      	add	r3, r2
 800cb2e:	b29a      	uxth	r2, r3
 800cb30:	68fb      	ldr	r3, [r7, #12]
 800cb32:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800cb34:	68fb      	ldr	r3, [r7, #12]
 800cb36:	681b      	ldr	r3, [r3, #0]
 800cb38:	60fb      	str	r3, [r7, #12]
 800cb3a:	68fb      	ldr	r3, [r7, #12]
 800cb3c:	681b      	ldr	r3, [r3, #0]
 800cb3e:	2b00      	cmp	r3, #0
 800cb40:	d1f0      	bne.n	800cb24 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800cb42:	68fb      	ldr	r3, [r7, #12]
 800cb44:	891a      	ldrh	r2, [r3, #8]
 800cb46:	68fb      	ldr	r3, [r7, #12]
 800cb48:	895b      	ldrh	r3, [r3, #10]
 800cb4a:	429a      	cmp	r2, r3
 800cb4c:	d006      	beq.n	800cb5c <pbuf_cat+0x64>
 800cb4e:	4b10      	ldr	r3, [pc, #64]	; (800cb90 <pbuf_cat+0x98>)
 800cb50:	f240 3255 	movw	r2, #853	; 0x355
 800cb54:	4911      	ldr	r1, [pc, #68]	; (800cb9c <pbuf_cat+0xa4>)
 800cb56:	4810      	ldr	r0, [pc, #64]	; (800cb98 <pbuf_cat+0xa0>)
 800cb58:	f007 fb64 	bl	8014224 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	681b      	ldr	r3, [r3, #0]
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d006      	beq.n	800cb72 <pbuf_cat+0x7a>
 800cb64:	4b0a      	ldr	r3, [pc, #40]	; (800cb90 <pbuf_cat+0x98>)
 800cb66:	f240 3256 	movw	r2, #854	; 0x356
 800cb6a:	490d      	ldr	r1, [pc, #52]	; (800cba0 <pbuf_cat+0xa8>)
 800cb6c:	480a      	ldr	r0, [pc, #40]	; (800cb98 <pbuf_cat+0xa0>)
 800cb6e:	f007 fb59 	bl	8014224 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len += t->tot_len;
 800cb72:	68fb      	ldr	r3, [r7, #12]
 800cb74:	891a      	ldrh	r2, [r3, #8]
 800cb76:	683b      	ldr	r3, [r7, #0]
 800cb78:	891b      	ldrh	r3, [r3, #8]
 800cb7a:	4413      	add	r3, r2
 800cb7c:	b29a      	uxth	r2, r3
 800cb7e:	68fb      	ldr	r3, [r7, #12]
 800cb80:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800cb82:	68fb      	ldr	r3, [r7, #12]
 800cb84:	683a      	ldr	r2, [r7, #0]
 800cb86:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800cb88:	3710      	adds	r7, #16
 800cb8a:	46bd      	mov	sp, r7
 800cb8c:	bd80      	pop	{r7, pc}
 800cb8e:	bf00      	nop
 800cb90:	08015ec4 	.word	0x08015ec4
 800cb94:	080161e0 	.word	0x080161e0
 800cb98:	08015f50 	.word	0x08015f50
 800cb9c:	08016218 	.word	0x08016218
 800cba0:	08016248 	.word	0x08016248

0800cba4 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800cba4:	b580      	push	{r7, lr}
 800cba6:	b084      	sub	sp, #16
 800cba8:	af00      	add	r7, sp, #0
 800cbaa:	6078      	str	r0, [r7, #4]
 800cbac:	6039      	str	r1, [r7, #0]
  u16_t offset_to=0, offset_from=0, len;
 800cbae:	2300      	movs	r3, #0
 800cbb0:	81fb      	strh	r3, [r7, #14]
 800cbb2:	2300      	movs	r3, #0
 800cbb4:	81bb      	strh	r3, [r7, #12]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
    (const void*)p_to, (const void*)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	2b00      	cmp	r3, #0
 800cbba:	d008      	beq.n	800cbce <pbuf_copy+0x2a>
 800cbbc:	683b      	ldr	r3, [r7, #0]
 800cbbe:	2b00      	cmp	r3, #0
 800cbc0:	d005      	beq.n	800cbce <pbuf_copy+0x2a>
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	891a      	ldrh	r2, [r3, #8]
 800cbc6:	683b      	ldr	r3, [r7, #0]
 800cbc8:	891b      	ldrh	r3, [r3, #8]
 800cbca:	429a      	cmp	r2, r3
 800cbcc:	d209      	bcs.n	800cbe2 <pbuf_copy+0x3e>
 800cbce:	4b54      	ldr	r3, [pc, #336]	; (800cd20 <pbuf_copy+0x17c>)
 800cbd0:	f44f 726f 	mov.w	r2, #956	; 0x3bc
 800cbd4:	4953      	ldr	r1, [pc, #332]	; (800cd24 <pbuf_copy+0x180>)
 800cbd6:	4854      	ldr	r0, [pc, #336]	; (800cd28 <pbuf_copy+0x184>)
 800cbd8:	f007 fb24 	bl	8014224 <iprintf>
 800cbdc:	f06f 030f 	mvn.w	r3, #15
 800cbe0:	e099      	b.n	800cd16 <pbuf_copy+0x172>

  /* iterate through pbuf chain */
  do
  {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	895b      	ldrh	r3, [r3, #10]
 800cbe6:	461a      	mov	r2, r3
 800cbe8:	89fb      	ldrh	r3, [r7, #14]
 800cbea:	1ad2      	subs	r2, r2, r3
 800cbec:	683b      	ldr	r3, [r7, #0]
 800cbee:	895b      	ldrh	r3, [r3, #10]
 800cbf0:	4619      	mov	r1, r3
 800cbf2:	89bb      	ldrh	r3, [r7, #12]
 800cbf4:	1acb      	subs	r3, r1, r3
 800cbf6:	429a      	cmp	r2, r3
 800cbf8:	db05      	blt.n	800cc06 <pbuf_copy+0x62>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 800cbfa:	683b      	ldr	r3, [r7, #0]
 800cbfc:	895a      	ldrh	r2, [r3, #10]
 800cbfe:	89bb      	ldrh	r3, [r7, #12]
 800cc00:	1ad3      	subs	r3, r2, r3
 800cc02:	817b      	strh	r3, [r7, #10]
 800cc04:	e004      	b.n	800cc10 <pbuf_copy+0x6c>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	895a      	ldrh	r2, [r3, #10]
 800cc0a:	89fb      	ldrh	r3, [r7, #14]
 800cc0c:	1ad3      	subs	r3, r2, r3
 800cc0e:	817b      	strh	r3, [r7, #10]
    }
    MEMCPY((u8_t*)p_to->payload + offset_to, (u8_t*)p_from->payload + offset_from, len);
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	685a      	ldr	r2, [r3, #4]
 800cc14:	89fb      	ldrh	r3, [r7, #14]
 800cc16:	18d0      	adds	r0, r2, r3
 800cc18:	683b      	ldr	r3, [r7, #0]
 800cc1a:	685a      	ldr	r2, [r3, #4]
 800cc1c:	89bb      	ldrh	r3, [r7, #12]
 800cc1e:	4413      	add	r3, r2
 800cc20:	897a      	ldrh	r2, [r7, #10]
 800cc22:	4619      	mov	r1, r3
 800cc24:	f007 fc1d 	bl	8014462 <memcpy>
    offset_to += len;
 800cc28:	89fa      	ldrh	r2, [r7, #14]
 800cc2a:	897b      	ldrh	r3, [r7, #10]
 800cc2c:	4413      	add	r3, r2
 800cc2e:	81fb      	strh	r3, [r7, #14]
    offset_from += len;
 800cc30:	89ba      	ldrh	r2, [r7, #12]
 800cc32:	897b      	ldrh	r3, [r7, #10]
 800cc34:	4413      	add	r3, r2
 800cc36:	81bb      	strh	r3, [r7, #12]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	895b      	ldrh	r3, [r3, #10]
 800cc3c:	89fa      	ldrh	r2, [r7, #14]
 800cc3e:	429a      	cmp	r2, r3
 800cc40:	d906      	bls.n	800cc50 <pbuf_copy+0xac>
 800cc42:	4b37      	ldr	r3, [pc, #220]	; (800cd20 <pbuf_copy+0x17c>)
 800cc44:	f240 32cd 	movw	r2, #973	; 0x3cd
 800cc48:	4938      	ldr	r1, [pc, #224]	; (800cd2c <pbuf_copy+0x188>)
 800cc4a:	4837      	ldr	r0, [pc, #220]	; (800cd28 <pbuf_copy+0x184>)
 800cc4c:	f007 faea 	bl	8014224 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800cc50:	683b      	ldr	r3, [r7, #0]
 800cc52:	895b      	ldrh	r3, [r3, #10]
 800cc54:	89ba      	ldrh	r2, [r7, #12]
 800cc56:	429a      	cmp	r2, r3
 800cc58:	d906      	bls.n	800cc68 <pbuf_copy+0xc4>
 800cc5a:	4b31      	ldr	r3, [pc, #196]	; (800cd20 <pbuf_copy+0x17c>)
 800cc5c:	f240 32ce 	movw	r2, #974	; 0x3ce
 800cc60:	4933      	ldr	r1, [pc, #204]	; (800cd30 <pbuf_copy+0x18c>)
 800cc62:	4831      	ldr	r0, [pc, #196]	; (800cd28 <pbuf_copy+0x184>)
 800cc64:	f007 fade 	bl	8014224 <iprintf>
    if (offset_from >= p_from->len) {
 800cc68:	683b      	ldr	r3, [r7, #0]
 800cc6a:	895b      	ldrh	r3, [r3, #10]
 800cc6c:	89ba      	ldrh	r2, [r7, #12]
 800cc6e:	429a      	cmp	r2, r3
 800cc70:	d304      	bcc.n	800cc7c <pbuf_copy+0xd8>
      /* on to next p_from (if any) */
      offset_from = 0;
 800cc72:	2300      	movs	r3, #0
 800cc74:	81bb      	strh	r3, [r7, #12]
      p_from = p_from->next;
 800cc76:	683b      	ldr	r3, [r7, #0]
 800cc78:	681b      	ldr	r3, [r3, #0]
 800cc7a:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	895b      	ldrh	r3, [r3, #10]
 800cc80:	89fa      	ldrh	r2, [r7, #14]
 800cc82:	429a      	cmp	r2, r3
 800cc84:	d114      	bne.n	800ccb0 <pbuf_copy+0x10c>
      /* on to next p_to (if any) */
      offset_to = 0;
 800cc86:	2300      	movs	r3, #0
 800cc88:	81fb      	strh	r3, [r7, #14]
      p_to = p_to->next;
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	681b      	ldr	r3, [r3, #0]
 800cc8e:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL) , return ERR_ARG;);
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	2b00      	cmp	r3, #0
 800cc94:	d10c      	bne.n	800ccb0 <pbuf_copy+0x10c>
 800cc96:	683b      	ldr	r3, [r7, #0]
 800cc98:	2b00      	cmp	r3, #0
 800cc9a:	d009      	beq.n	800ccb0 <pbuf_copy+0x10c>
 800cc9c:	4b20      	ldr	r3, [pc, #128]	; (800cd20 <pbuf_copy+0x17c>)
 800cc9e:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 800cca2:	4924      	ldr	r1, [pc, #144]	; (800cd34 <pbuf_copy+0x190>)
 800cca4:	4820      	ldr	r0, [pc, #128]	; (800cd28 <pbuf_copy+0x184>)
 800cca6:	f007 fabd 	bl	8014224 <iprintf>
 800ccaa:	f06f 030f 	mvn.w	r3, #15
 800ccae:	e032      	b.n	800cd16 <pbuf_copy+0x172>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800ccb0:	683b      	ldr	r3, [r7, #0]
 800ccb2:	2b00      	cmp	r3, #0
 800ccb4:	d013      	beq.n	800ccde <pbuf_copy+0x13a>
 800ccb6:	683b      	ldr	r3, [r7, #0]
 800ccb8:	895a      	ldrh	r2, [r3, #10]
 800ccba:	683b      	ldr	r3, [r7, #0]
 800ccbc:	891b      	ldrh	r3, [r3, #8]
 800ccbe:	429a      	cmp	r2, r3
 800ccc0:	d10d      	bne.n	800ccde <pbuf_copy+0x13a>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800ccc2:	683b      	ldr	r3, [r7, #0]
 800ccc4:	681b      	ldr	r3, [r3, #0]
 800ccc6:	2b00      	cmp	r3, #0
 800ccc8:	d009      	beq.n	800ccde <pbuf_copy+0x13a>
 800ccca:	4b15      	ldr	r3, [pc, #84]	; (800cd20 <pbuf_copy+0x17c>)
 800cccc:	f240 32dd 	movw	r2, #989	; 0x3dd
 800ccd0:	4919      	ldr	r1, [pc, #100]	; (800cd38 <pbuf_copy+0x194>)
 800ccd2:	4815      	ldr	r0, [pc, #84]	; (800cd28 <pbuf_copy+0x184>)
 800ccd4:	f007 faa6 	bl	8014224 <iprintf>
 800ccd8:	f06f 0305 	mvn.w	r3, #5
 800ccdc:	e01b      	b.n	800cd16 <pbuf_copy+0x172>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	2b00      	cmp	r3, #0
 800cce2:	d013      	beq.n	800cd0c <pbuf_copy+0x168>
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	895a      	ldrh	r2, [r3, #10]
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	891b      	ldrh	r3, [r3, #8]
 800ccec:	429a      	cmp	r2, r3
 800ccee:	d10d      	bne.n	800cd0c <pbuf_copy+0x168>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	681b      	ldr	r3, [r3, #0]
 800ccf4:	2b00      	cmp	r3, #0
 800ccf6:	d009      	beq.n	800cd0c <pbuf_copy+0x168>
 800ccf8:	4b09      	ldr	r3, [pc, #36]	; (800cd20 <pbuf_copy+0x17c>)
 800ccfa:	f240 32e2 	movw	r2, #994	; 0x3e2
 800ccfe:	490e      	ldr	r1, [pc, #56]	; (800cd38 <pbuf_copy+0x194>)
 800cd00:	4809      	ldr	r0, [pc, #36]	; (800cd28 <pbuf_copy+0x184>)
 800cd02:	f007 fa8f 	bl	8014224 <iprintf>
 800cd06:	f06f 0305 	mvn.w	r3, #5
 800cd0a:	e004      	b.n	800cd16 <pbuf_copy+0x172>
                  (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 800cd0c:	683b      	ldr	r3, [r7, #0]
 800cd0e:	2b00      	cmp	r3, #0
 800cd10:	f47f af67 	bne.w	800cbe2 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800cd14:	2300      	movs	r3, #0
}
 800cd16:	4618      	mov	r0, r3
 800cd18:	3710      	adds	r7, #16
 800cd1a:	46bd      	mov	sp, r7
 800cd1c:	bd80      	pop	{r7, pc}
 800cd1e:	bf00      	nop
 800cd20:	08015ec4 	.word	0x08015ec4
 800cd24:	08016294 	.word	0x08016294
 800cd28:	08015f50 	.word	0x08015f50
 800cd2c:	080162c4 	.word	0x080162c4
 800cd30:	080162dc 	.word	0x080162dc
 800cd34:	080162f8 	.word	0x080162f8
 800cd38:	08016308 	.word	0x08016308

0800cd3c <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 800cd3c:	b580      	push	{r7, lr}
 800cd3e:	b088      	sub	sp, #32
 800cd40:	af00      	add	r7, sp, #0
 800cd42:	60f8      	str	r0, [r7, #12]
 800cd44:	60b9      	str	r1, [r7, #8]
 800cd46:	4611      	mov	r1, r2
 800cd48:	461a      	mov	r2, r3
 800cd4a:	460b      	mov	r3, r1
 800cd4c:	80fb      	strh	r3, [r7, #6]
 800cd4e:	4613      	mov	r3, r2
 800cd50:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left;
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 800cd52:	2300      	movs	r3, #0
 800cd54:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 800cd56:	68fb      	ldr	r3, [r7, #12]
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	d108      	bne.n	800cd6e <pbuf_copy_partial+0x32>
 800cd5c:	4b30      	ldr	r3, [pc, #192]	; (800ce20 <pbuf_copy_partial+0xe4>)
 800cd5e:	f240 32fe 	movw	r2, #1022	; 0x3fe
 800cd62:	4930      	ldr	r1, [pc, #192]	; (800ce24 <pbuf_copy_partial+0xe8>)
 800cd64:	4830      	ldr	r0, [pc, #192]	; (800ce28 <pbuf_copy_partial+0xec>)
 800cd66:	f007 fa5d 	bl	8014224 <iprintf>
 800cd6a:	2300      	movs	r3, #0
 800cd6c:	e054      	b.n	800ce18 <pbuf_copy_partial+0xdc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800cd6e:	68bb      	ldr	r3, [r7, #8]
 800cd70:	2b00      	cmp	r3, #0
 800cd72:	d108      	bne.n	800cd86 <pbuf_copy_partial+0x4a>
 800cd74:	4b2a      	ldr	r3, [pc, #168]	; (800ce20 <pbuf_copy_partial+0xe4>)
 800cd76:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800cd7a:	492c      	ldr	r1, [pc, #176]	; (800ce2c <pbuf_copy_partial+0xf0>)
 800cd7c:	482a      	ldr	r0, [pc, #168]	; (800ce28 <pbuf_copy_partial+0xec>)
 800cd7e:	f007 fa51 	bl	8014224 <iprintf>
 800cd82:	2300      	movs	r3, #0
 800cd84:	e048      	b.n	800ce18 <pbuf_copy_partial+0xdc>

  left = 0;
 800cd86:	2300      	movs	r3, #0
 800cd88:	837b      	strh	r3, [r7, #26]

  if ((buf == NULL) || (dataptr == NULL)) {
 800cd8a:	68fb      	ldr	r3, [r7, #12]
 800cd8c:	2b00      	cmp	r3, #0
 800cd8e:	d002      	beq.n	800cd96 <pbuf_copy_partial+0x5a>
 800cd90:	68bb      	ldr	r3, [r7, #8]
 800cd92:	2b00      	cmp	r3, #0
 800cd94:	d101      	bne.n	800cd9a <pbuf_copy_partial+0x5e>
    return 0;
 800cd96:	2300      	movs	r3, #0
 800cd98:	e03e      	b.n	800ce18 <pbuf_copy_partial+0xdc>
  }

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800cd9a:	68fb      	ldr	r3, [r7, #12]
 800cd9c:	61fb      	str	r3, [r7, #28]
 800cd9e:	e034      	b.n	800ce0a <pbuf_copy_partial+0xce>
    if ((offset != 0) && (offset >= p->len)) {
 800cda0:	88bb      	ldrh	r3, [r7, #4]
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	d00a      	beq.n	800cdbc <pbuf_copy_partial+0x80>
 800cda6:	69fb      	ldr	r3, [r7, #28]
 800cda8:	895b      	ldrh	r3, [r3, #10]
 800cdaa:	88ba      	ldrh	r2, [r7, #4]
 800cdac:	429a      	cmp	r2, r3
 800cdae:	d305      	bcc.n	800cdbc <pbuf_copy_partial+0x80>
      /* don't copy from this buffer -> on to the next */
      offset -= p->len;
 800cdb0:	69fb      	ldr	r3, [r7, #28]
 800cdb2:	895b      	ldrh	r3, [r3, #10]
 800cdb4:	88ba      	ldrh	r2, [r7, #4]
 800cdb6:	1ad3      	subs	r3, r2, r3
 800cdb8:	80bb      	strh	r3, [r7, #4]
 800cdba:	e023      	b.n	800ce04 <pbuf_copy_partial+0xc8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = p->len - offset;
 800cdbc:	69fb      	ldr	r3, [r7, #28]
 800cdbe:	895a      	ldrh	r2, [r3, #10]
 800cdc0:	88bb      	ldrh	r3, [r7, #4]
 800cdc2:	1ad3      	subs	r3, r2, r3
 800cdc4:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 800cdc6:	8b3a      	ldrh	r2, [r7, #24]
 800cdc8:	88fb      	ldrh	r3, [r7, #6]
 800cdca:	429a      	cmp	r2, r3
 800cdcc:	d901      	bls.n	800cdd2 <pbuf_copy_partial+0x96>
        buf_copy_len = len;
 800cdce:	88fb      	ldrh	r3, [r7, #6]
 800cdd0:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char*)dataptr)[left], &((char*)p->payload)[offset], buf_copy_len);
 800cdd2:	8b7b      	ldrh	r3, [r7, #26]
 800cdd4:	68ba      	ldr	r2, [r7, #8]
 800cdd6:	18d0      	adds	r0, r2, r3
 800cdd8:	69fb      	ldr	r3, [r7, #28]
 800cdda:	685a      	ldr	r2, [r3, #4]
 800cddc:	88bb      	ldrh	r3, [r7, #4]
 800cdde:	4413      	add	r3, r2
 800cde0:	8b3a      	ldrh	r2, [r7, #24]
 800cde2:	4619      	mov	r1, r3
 800cde4:	f007 fb3d 	bl	8014462 <memcpy>
      copied_total += buf_copy_len;
 800cde8:	8afa      	ldrh	r2, [r7, #22]
 800cdea:	8b3b      	ldrh	r3, [r7, #24]
 800cdec:	4413      	add	r3, r2
 800cdee:	82fb      	strh	r3, [r7, #22]
      left += buf_copy_len;
 800cdf0:	8b7a      	ldrh	r2, [r7, #26]
 800cdf2:	8b3b      	ldrh	r3, [r7, #24]
 800cdf4:	4413      	add	r3, r2
 800cdf6:	837b      	strh	r3, [r7, #26]
      len -= buf_copy_len;
 800cdf8:	88fa      	ldrh	r2, [r7, #6]
 800cdfa:	8b3b      	ldrh	r3, [r7, #24]
 800cdfc:	1ad3      	subs	r3, r2, r3
 800cdfe:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 800ce00:	2300      	movs	r3, #0
 800ce02:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800ce04:	69fb      	ldr	r3, [r7, #28]
 800ce06:	681b      	ldr	r3, [r3, #0]
 800ce08:	61fb      	str	r3, [r7, #28]
 800ce0a:	88fb      	ldrh	r3, [r7, #6]
 800ce0c:	2b00      	cmp	r3, #0
 800ce0e:	d002      	beq.n	800ce16 <pbuf_copy_partial+0xda>
 800ce10:	69fb      	ldr	r3, [r7, #28]
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	d1c4      	bne.n	800cda0 <pbuf_copy_partial+0x64>
    }
  }
  return copied_total;
 800ce16:	8afb      	ldrh	r3, [r7, #22]
}
 800ce18:	4618      	mov	r0, r3
 800ce1a:	3720      	adds	r7, #32
 800ce1c:	46bd      	mov	sp, r7
 800ce1e:	bd80      	pop	{r7, pc}
 800ce20:	08015ec4 	.word	0x08015ec4
 800ce24:	08016334 	.word	0x08016334
 800ce28:	08015f50 	.word	0x08015f50
 800ce2c:	08016354 	.word	0x08016354

0800ce30 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 800ce30:	b580      	push	{r7, lr}
 800ce32:	b082      	sub	sp, #8
 800ce34:	af00      	add	r7, sp, #0
 800ce36:	6078      	str	r0, [r7, #4]
 800ce38:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
#else
  *mbox = osMessageQueueNew(size, sizeof(void *), NULL);
 800ce3a:	683b      	ldr	r3, [r7, #0]
 800ce3c:	2200      	movs	r2, #0
 800ce3e:	2104      	movs	r1, #4
 800ce40:	4618      	mov	r0, r3
 800ce42:	f7f8 fc61 	bl	8005708 <osMessageQueueNew>
 800ce46:	4602      	mov	r2, r0
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	681b      	ldr	r3, [r3, #0]
 800ce50:	2b00      	cmp	r3, #0
 800ce52:	d102      	bne.n	800ce5a <sys_mbox_new+0x2a>
    return ERR_MEM;
 800ce54:	f04f 33ff 	mov.w	r3, #4294967295
 800ce58:	e000      	b.n	800ce5c <sys_mbox_new+0x2c>

  return ERR_OK;
 800ce5a:	2300      	movs	r3, #0
}
 800ce5c:	4618      	mov	r0, r3
 800ce5e:	3708      	adds	r7, #8
 800ce60:	46bd      	mov	sp, r7
 800ce62:	bd80      	pop	{r7, pc}

0800ce64 <sys_mbox_post>:
}

/*-----------------------------------------------------------------------------------*/
//   Posts the "msg" to the mailbox.
void sys_mbox_post(sys_mbox_t *mbox, void *data)
{
 800ce64:	b580      	push	{r7, lr}
 800ce66:	b082      	sub	sp, #8
 800ce68:	af00      	add	r7, sp, #0
 800ce6a:	6078      	str	r0, [r7, #4]
 800ce6c:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  while(osMessagePut(*mbox, (uint32_t)data, osWaitForever) != osOK);
#else
  while(osMessageQueuePut(*mbox, &data, 0, osWaitForever) != osOK);
 800ce6e:	bf00      	nop
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	6818      	ldr	r0, [r3, #0]
 800ce74:	4639      	mov	r1, r7
 800ce76:	f04f 33ff 	mov.w	r3, #4294967295
 800ce7a:	2200      	movs	r2, #0
 800ce7c:	f7f8 fcca 	bl	8005814 <osMessageQueuePut>
 800ce80:	4603      	mov	r3, r0
 800ce82:	2b00      	cmp	r3, #0
 800ce84:	d1f4      	bne.n	800ce70 <sys_mbox_post+0xc>
#endif
}
 800ce86:	bf00      	nop
 800ce88:	bf00      	nop
 800ce8a:	3708      	adds	r7, #8
 800ce8c:	46bd      	mov	sp, r7
 800ce8e:	bd80      	pop	{r7, pc}

0800ce90 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 800ce90:	b580      	push	{r7, lr}
 800ce92:	b084      	sub	sp, #16
 800ce94:	af00      	add	r7, sp, #0
 800ce96:	6078      	str	r0, [r7, #4]
 800ce98:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	6818      	ldr	r0, [r3, #0]
 800ce9e:	4639      	mov	r1, r7
 800cea0:	2300      	movs	r3, #0
 800cea2:	2200      	movs	r2, #0
 800cea4:	f7f8 fcb6 	bl	8005814 <osMessageQueuePut>
 800cea8:	4603      	mov	r3, r0
 800ceaa:	2b00      	cmp	r3, #0
 800ceac:	d102      	bne.n	800ceb4 <sys_mbox_trypost+0x24>
#endif
  {
    result = ERR_OK;
 800ceae:	2300      	movs	r3, #0
 800ceb0:	73fb      	strb	r3, [r7, #15]
 800ceb2:	e001      	b.n	800ceb8 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 800ceb4:	23ff      	movs	r3, #255	; 0xff
 800ceb6:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 800ceb8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800cebc:	4618      	mov	r0, r3
 800cebe:	3710      	adds	r7, #16
 800cec0:	46bd      	mov	sp, r7
 800cec2:	bd80      	pop	{r7, pc}

0800cec4 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 800cec4:	b580      	push	{r7, lr}
 800cec6:	b086      	sub	sp, #24
 800cec8:	af00      	add	r7, sp, #0
 800ceca:	60f8      	str	r0, [r7, #12]
 800cecc:	60b9      	str	r1, [r7, #8]
 800cece:	607a      	str	r2, [r7, #4]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
 800ced0:	f7f7 ff58 	bl	8004d84 <osKernelGetTickCount>
 800ced4:	6178      	str	r0, [r7, #20]
#endif
  if(timeout != 0)
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	2b00      	cmp	r3, #0
 800ceda:	d013      	beq.n	800cf04 <sys_arch_mbox_fetch+0x40>
    {
      *msg = (void *)event.value.v;
      return (osKernelSysTick() - starttime);
    }
#else
    status = osMessageQueueGet(*mbox, msg, 0, timeout);
 800cedc:	68fb      	ldr	r3, [r7, #12]
 800cede:	6818      	ldr	r0, [r3, #0]
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	2200      	movs	r2, #0
 800cee4:	68b9      	ldr	r1, [r7, #8]
 800cee6:	f7f8 fd09 	bl	80058fc <osMessageQueueGet>
 800ceea:	6138      	str	r0, [r7, #16]
    if (status == osOK)
 800ceec:	693b      	ldr	r3, [r7, #16]
 800ceee:	2b00      	cmp	r3, #0
 800cef0:	d105      	bne.n	800cefe <sys_arch_mbox_fetch+0x3a>
    {
      return (osKernelGetTickCount() - starttime);
 800cef2:	f7f7 ff47 	bl	8004d84 <osKernelGetTickCount>
 800cef6:	4602      	mov	r2, r0
 800cef8:	697b      	ldr	r3, [r7, #20]
 800cefa:	1ad3      	subs	r3, r2, r3
 800cefc:	e00f      	b.n	800cf1e <sys_arch_mbox_fetch+0x5a>
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 800cefe:	f04f 33ff 	mov.w	r3, #4294967295
 800cf02:	e00c      	b.n	800cf1e <sys_arch_mbox_fetch+0x5a>
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
    *msg = (void *)event.value.v;
    return (osKernelSysTick() - starttime);
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
 800cf04:	68fb      	ldr	r3, [r7, #12]
 800cf06:	6818      	ldr	r0, [r3, #0]
 800cf08:	f04f 33ff 	mov.w	r3, #4294967295
 800cf0c:	2200      	movs	r2, #0
 800cf0e:	68b9      	ldr	r1, [r7, #8]
 800cf10:	f7f8 fcf4 	bl	80058fc <osMessageQueueGet>
    return (osKernelGetTickCount() - starttime);
 800cf14:	f7f7 ff36 	bl	8004d84 <osKernelGetTickCount>
 800cf18:	4602      	mov	r2, r0
 800cf1a:	697b      	ldr	r3, [r7, #20]
 800cf1c:	1ad3      	subs	r3, r2, r3
#endif
  }
}
 800cf1e:	4618      	mov	r0, r3
 800cf20:	3718      	adds	r7, #24
 800cf22:	46bd      	mov	sp, r7
 800cf24:	bd80      	pop	{r7, pc}

0800cf26 <sys_mbox_valid>:
    return SYS_MBOX_EMPTY;
  }
}
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 800cf26:	b480      	push	{r7}
 800cf28:	b083      	sub	sp, #12
 800cf2a:	af00      	add	r7, sp, #0
 800cf2c:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	681b      	ldr	r3, [r3, #0]
 800cf32:	2b00      	cmp	r3, #0
 800cf34:	d101      	bne.n	800cf3a <sys_mbox_valid+0x14>
    return 0;
 800cf36:	2300      	movs	r3, #0
 800cf38:	e000      	b.n	800cf3c <sys_mbox_valid+0x16>
  else
    return 1;
 800cf3a:	2301      	movs	r3, #1
}
 800cf3c:	4618      	mov	r0, r3
 800cf3e:	370c      	adds	r7, #12
 800cf40:	46bd      	mov	sp, r7
 800cf42:	bc80      	pop	{r7}
 800cf44:	4770      	bx	lr
	...

0800cf48 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 800cf48:	b580      	push	{r7, lr}
 800cf4a:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
#else
  lwip_sys_mutex = osMutexNew(NULL);
 800cf4c:	2000      	movs	r0, #0
 800cf4e:	f7f8 f939 	bl	80051c4 <osMutexNew>
 800cf52:	4603      	mov	r3, r0
 800cf54:	4a01      	ldr	r2, [pc, #4]	; (800cf5c <sys_init+0x14>)
 800cf56:	6013      	str	r3, [r2, #0]
#endif
}
 800cf58:	bf00      	nop
 800cf5a:	bd80      	pop	{r7, pc}
 800cf5c:	2000bc5c 	.word	0x2000bc5c

0800cf60 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 800cf60:	b580      	push	{r7, lr}
 800cf62:	b082      	sub	sp, #8
 800cf64:	af00      	add	r7, sp, #0
 800cf66:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
  *mutex = osMutexCreate(osMutex(MUTEX));
#else
  *mutex = osMutexNew(NULL);
 800cf68:	2000      	movs	r0, #0
 800cf6a:	f7f8 f92b 	bl	80051c4 <osMutexNew>
 800cf6e:	4602      	mov	r2, r0
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	601a      	str	r2, [r3, #0]
#endif

  if(*mutex == NULL)
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	681b      	ldr	r3, [r3, #0]
 800cf78:	2b00      	cmp	r3, #0
 800cf7a:	d102      	bne.n	800cf82 <sys_mutex_new+0x22>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 800cf7c:	f04f 33ff 	mov.w	r3, #4294967295
 800cf80:	e000      	b.n	800cf84 <sys_mutex_new+0x24>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 800cf82:	2300      	movs	r3, #0
}
 800cf84:	4618      	mov	r0, r3
 800cf86:	3708      	adds	r7, #8
 800cf88:	46bd      	mov	sp, r7
 800cf8a:	bd80      	pop	{r7, pc}

0800cf8c <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 800cf8c:	b580      	push	{r7, lr}
 800cf8e:	b082      	sub	sp, #8
 800cf90:	af00      	add	r7, sp, #0
 800cf92:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
#else
  osMutexAcquire(*mutex, osWaitForever);
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	681b      	ldr	r3, [r3, #0]
 800cf98:	f04f 31ff 	mov.w	r1, #4294967295
 800cf9c:	4618      	mov	r0, r3
 800cf9e:	f7f8 f9ab 	bl	80052f8 <osMutexAcquire>
#endif
}
 800cfa2:	bf00      	nop
 800cfa4:	3708      	adds	r7, #8
 800cfa6:	46bd      	mov	sp, r7
 800cfa8:	bd80      	pop	{r7, pc}

0800cfaa <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 800cfaa:	b580      	push	{r7, lr}
 800cfac:	b082      	sub	sp, #8
 800cfae:	af00      	add	r7, sp, #0
 800cfb0:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	681b      	ldr	r3, [r3, #0]
 800cfb6:	4618      	mov	r0, r3
 800cfb8:	f7f8 f9fc 	bl	80053b4 <osMutexRelease>
}
 800cfbc:	bf00      	nop
 800cfbe:	3708      	adds	r7, #8
 800cfc0:	46bd      	mov	sp, r7
 800cfc2:	bd80      	pop	{r7, pc}

0800cfc4 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 800cfc4:	b580      	push	{r7, lr}
 800cfc6:	b08e      	sub	sp, #56	; 0x38
 800cfc8:	af00      	add	r7, sp, #0
 800cfca:	60f8      	str	r0, [r7, #12]
 800cfcc:	60b9      	str	r1, [r7, #8]
 800cfce:	607a      	str	r2, [r7, #4]
 800cfd0:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
  return osThreadCreate(&os_thread_def, arg);
#else
  const osThreadAttr_t attributes = {
 800cfd2:	f107 0314 	add.w	r3, r7, #20
 800cfd6:	2224      	movs	r2, #36	; 0x24
 800cfd8:	2100      	movs	r1, #0
 800cfda:	4618      	mov	r0, r3
 800cfdc:	f007 f987 	bl	80142ee <memset>
 800cfe0:	68fb      	ldr	r3, [r7, #12]
 800cfe2:	617b      	str	r3, [r7, #20]
 800cfe4:	683b      	ldr	r3, [r7, #0]
 800cfe6:	62bb      	str	r3, [r7, #40]	; 0x28
 800cfe8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cfea:	62fb      	str	r3, [r7, #44]	; 0x2c
                        .name = name,
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
 800cfec:	f107 0314 	add.w	r3, r7, #20
 800cff0:	461a      	mov	r2, r3
 800cff2:	6879      	ldr	r1, [r7, #4]
 800cff4:	68b8      	ldr	r0, [r7, #8]
 800cff6:	f7f7 feed 	bl	8004dd4 <osThreadNew>
 800cffa:	4603      	mov	r3, r0
#endif
}
 800cffc:	4618      	mov	r0, r3
 800cffe:	3738      	adds	r7, #56	; 0x38
 800d000:	46bd      	mov	sp, r7
 800d002:	bd80      	pop	{r7, pc}

0800d004 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 800d004:	b580      	push	{r7, lr}
 800d006:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
 800d008:	4b04      	ldr	r3, [pc, #16]	; (800d01c <sys_arch_protect+0x18>)
 800d00a:	681b      	ldr	r3, [r3, #0]
 800d00c:	f04f 31ff 	mov.w	r1, #4294967295
 800d010:	4618      	mov	r0, r3
 800d012:	f7f8 f971 	bl	80052f8 <osMutexAcquire>
#endif
  return (sys_prot_t)1;
 800d016:	2301      	movs	r3, #1
}
 800d018:	4618      	mov	r0, r3
 800d01a:	bd80      	pop	{r7, pc}
 800d01c:	2000bc5c 	.word	0x2000bc5c

0800d020 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 800d020:	b580      	push	{r7, lr}
 800d022:	b082      	sub	sp, #8
 800d024:	af00      	add	r7, sp, #0
 800d026:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 800d028:	4b04      	ldr	r3, [pc, #16]	; (800d03c <sys_arch_unprotect+0x1c>)
 800d02a:	681b      	ldr	r3, [r3, #0]
 800d02c:	4618      	mov	r0, r3
 800d02e:	f7f8 f9c1 	bl	80053b4 <osMutexRelease>
}
 800d032:	bf00      	nop
 800d034:	3708      	adds	r7, #8
 800d036:	46bd      	mov	sp, r7
 800d038:	bd80      	pop	{r7, pc}
 800d03a:	bf00      	nop
 800d03c:	2000bc5c 	.word	0x2000bc5c

0800d040 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 800d040:	b480      	push	{r7}
 800d042:	af00      	add	r7, sp, #0
#if LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND)
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
#endif /* LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND) */
}
 800d044:	bf00      	nop
 800d046:	46bd      	mov	sp, r7
 800d048:	bc80      	pop	{r7}
 800d04a:	4770      	bx	lr

0800d04c <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 800d04c:	b580      	push	{r7, lr}
 800d04e:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 800d050:	f000 ff8a 	bl	800df68 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 800d054:	4b07      	ldr	r3, [pc, #28]	; (800d074 <tcp_tmr+0x28>)
 800d056:	781b      	ldrb	r3, [r3, #0]
 800d058:	3301      	adds	r3, #1
 800d05a:	b2da      	uxtb	r2, r3
 800d05c:	4b05      	ldr	r3, [pc, #20]	; (800d074 <tcp_tmr+0x28>)
 800d05e:	701a      	strb	r2, [r3, #0]
 800d060:	4b04      	ldr	r3, [pc, #16]	; (800d074 <tcp_tmr+0x28>)
 800d062:	781b      	ldrb	r3, [r3, #0]
 800d064:	f003 0301 	and.w	r3, r3, #1
 800d068:	2b00      	cmp	r3, #0
 800d06a:	d001      	beq.n	800d070 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 800d06c:	f000 fcba 	bl	800d9e4 <tcp_slowtmr>
  }
}
 800d070:	bf00      	nop
 800d072:	bd80      	pop	{r7, pc}
 800d074:	2000bc75 	.word	0x2000bc75

0800d078 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 800d078:	b480      	push	{r7}
 800d07a:	b085      	sub	sp, #20
 800d07c:	af00      	add	r7, sp, #0
 800d07e:	6078      	str	r0, [r7, #4]
 800d080:	6039      	str	r1, [r7, #0]
   struct tcp_pcb *pcb;
   for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800d082:	687b      	ldr	r3, [r7, #4]
 800d084:	60fb      	str	r3, [r7, #12]
 800d086:	e00a      	b.n	800d09e <tcp_remove_listener+0x26>
      if (pcb->listener == lpcb) {
 800d088:	68fb      	ldr	r3, [r7, #12]
 800d08a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d08c:	683a      	ldr	r2, [r7, #0]
 800d08e:	429a      	cmp	r2, r3
 800d090:	d102      	bne.n	800d098 <tcp_remove_listener+0x20>
         pcb->listener = NULL;
 800d092:	68fb      	ldr	r3, [r7, #12]
 800d094:	2200      	movs	r2, #0
 800d096:	679a      	str	r2, [r3, #120]	; 0x78
   for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800d098:	68fb      	ldr	r3, [r7, #12]
 800d09a:	68db      	ldr	r3, [r3, #12]
 800d09c:	60fb      	str	r3, [r7, #12]
 800d09e:	68fb      	ldr	r3, [r7, #12]
 800d0a0:	2b00      	cmp	r3, #0
 800d0a2:	d1f1      	bne.n	800d088 <tcp_remove_listener+0x10>
      }
   }
}
 800d0a4:	bf00      	nop
 800d0a6:	bf00      	nop
 800d0a8:	3714      	adds	r7, #20
 800d0aa:	46bd      	mov	sp, r7
 800d0ac:	bc80      	pop	{r7}
 800d0ae:	4770      	bx	lr

0800d0b0 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 800d0b0:	b580      	push	{r7, lr}
 800d0b2:	b084      	sub	sp, #16
 800d0b4:	af00      	add	r7, sp, #0
 800d0b6:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	2b00      	cmp	r3, #0
 800d0bc:	d105      	bne.n	800d0ca <tcp_listen_closed+0x1a>
 800d0be:	4b13      	ldr	r3, [pc, #76]	; (800d10c <tcp_listen_closed+0x5c>)
 800d0c0:	22c0      	movs	r2, #192	; 0xc0
 800d0c2:	4913      	ldr	r1, [pc, #76]	; (800d110 <tcp_listen_closed+0x60>)
 800d0c4:	4813      	ldr	r0, [pc, #76]	; (800d114 <tcp_listen_closed+0x64>)
 800d0c6:	f007 f8ad 	bl	8014224 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	7d1b      	ldrb	r3, [r3, #20]
 800d0ce:	2b01      	cmp	r3, #1
 800d0d0:	d005      	beq.n	800d0de <tcp_listen_closed+0x2e>
 800d0d2:	4b0e      	ldr	r3, [pc, #56]	; (800d10c <tcp_listen_closed+0x5c>)
 800d0d4:	22c1      	movs	r2, #193	; 0xc1
 800d0d6:	4910      	ldr	r1, [pc, #64]	; (800d118 <tcp_listen_closed+0x68>)
 800d0d8:	480e      	ldr	r0, [pc, #56]	; (800d114 <tcp_listen_closed+0x64>)
 800d0da:	f007 f8a3 	bl	8014224 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800d0de:	2301      	movs	r3, #1
 800d0e0:	60fb      	str	r3, [r7, #12]
 800d0e2:	e00b      	b.n	800d0fc <tcp_listen_closed+0x4c>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen*)pcb);
 800d0e4:	4a0d      	ldr	r2, [pc, #52]	; (800d11c <tcp_listen_closed+0x6c>)
 800d0e6:	68fb      	ldr	r3, [r7, #12]
 800d0e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d0ec:	681b      	ldr	r3, [r3, #0]
 800d0ee:	6879      	ldr	r1, [r7, #4]
 800d0f0:	4618      	mov	r0, r3
 800d0f2:	f7ff ffc1 	bl	800d078 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800d0f6:	68fb      	ldr	r3, [r7, #12]
 800d0f8:	3301      	adds	r3, #1
 800d0fa:	60fb      	str	r3, [r7, #12]
 800d0fc:	68fb      	ldr	r3, [r7, #12]
 800d0fe:	2b03      	cmp	r3, #3
 800d100:	d9f0      	bls.n	800d0e4 <tcp_listen_closed+0x34>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 800d102:	bf00      	nop
 800d104:	bf00      	nop
 800d106:	3710      	adds	r7, #16
 800d108:	46bd      	mov	sp, r7
 800d10a:	bd80      	pop	{r7, pc}
 800d10c:	08016488 	.word	0x08016488
 800d110:	080164f4 	.word	0x080164f4
 800d114:	08016500 	.word	0x08016500
 800d118:	08016528 	.word	0x08016528
 800d11c:	080175b4 	.word	0x080175b4

0800d120 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 800d120:	b5b0      	push	{r4, r5, r7, lr}
 800d122:	b086      	sub	sp, #24
 800d124:	af02      	add	r7, sp, #8
 800d126:	6078      	str	r0, [r7, #4]
 800d128:	460b      	mov	r3, r1
 800d12a:	70fb      	strb	r3, [r7, #3]
  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 800d12c:	78fb      	ldrb	r3, [r7, #3]
 800d12e:	2b00      	cmp	r3, #0
 800d130:	d075      	beq.n	800d21e <tcp_close_shutdown+0xfe>
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	7d1b      	ldrb	r3, [r3, #20]
 800d136:	2b04      	cmp	r3, #4
 800d138:	d003      	beq.n	800d142 <tcp_close_shutdown+0x22>
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	7d1b      	ldrb	r3, [r3, #20]
 800d13e:	2b07      	cmp	r3, #7
 800d140:	d16d      	bne.n	800d21e <tcp_close_shutdown+0xfe>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d146:	2b00      	cmp	r3, #0
 800d148:	d104      	bne.n	800d154 <tcp_close_shutdown+0x34>
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d14e:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 800d152:	d064      	beq.n	800d21e <tcp_close_shutdown+0xfe>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	7e9b      	ldrb	r3, [r3, #26]
 800d158:	f003 0310 	and.w	r3, r3, #16
 800d15c:	2b00      	cmp	r3, #0
 800d15e:	d106      	bne.n	800d16e <tcp_close_shutdown+0x4e>
 800d160:	4b5b      	ldr	r3, [pc, #364]	; (800d2d0 <tcp_close_shutdown+0x1b0>)
 800d162:	f240 120f 	movw	r2, #271	; 0x10f
 800d166:	495b      	ldr	r1, [pc, #364]	; (800d2d4 <tcp_close_shutdown+0x1b4>)
 800d168:	485b      	ldr	r0, [pc, #364]	; (800d2d8 <tcp_close_shutdown+0x1b8>)
 800d16a:	f007 f85b 	bl	8014224 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800d176:	687c      	ldr	r4, [r7, #4]
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	1d1d      	adds	r5, r3, #4
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	8adb      	ldrh	r3, [r3, #22]
 800d180:	687a      	ldr	r2, [r7, #4]
 800d182:	8b12      	ldrh	r2, [r2, #24]
 800d184:	9201      	str	r2, [sp, #4]
 800d186:	9300      	str	r3, [sp, #0]
 800d188:	462b      	mov	r3, r5
 800d18a:	4622      	mov	r2, r4
 800d18c:	f004 fe94 	bl	8011eb8 <tcp_rst>
               pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 800d190:	6878      	ldr	r0, [r7, #4]
 800d192:	f001 f9d1 	bl	800e538 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800d196:	4b51      	ldr	r3, [pc, #324]	; (800d2dc <tcp_close_shutdown+0x1bc>)
 800d198:	681b      	ldr	r3, [r3, #0]
 800d19a:	687a      	ldr	r2, [r7, #4]
 800d19c:	429a      	cmp	r2, r3
 800d19e:	d105      	bne.n	800d1ac <tcp_close_shutdown+0x8c>
 800d1a0:	4b4e      	ldr	r3, [pc, #312]	; (800d2dc <tcp_close_shutdown+0x1bc>)
 800d1a2:	681b      	ldr	r3, [r3, #0]
 800d1a4:	68db      	ldr	r3, [r3, #12]
 800d1a6:	4a4d      	ldr	r2, [pc, #308]	; (800d2dc <tcp_close_shutdown+0x1bc>)
 800d1a8:	6013      	str	r3, [r2, #0]
 800d1aa:	e013      	b.n	800d1d4 <tcp_close_shutdown+0xb4>
 800d1ac:	4b4b      	ldr	r3, [pc, #300]	; (800d2dc <tcp_close_shutdown+0x1bc>)
 800d1ae:	681b      	ldr	r3, [r3, #0]
 800d1b0:	60fb      	str	r3, [r7, #12]
 800d1b2:	e00c      	b.n	800d1ce <tcp_close_shutdown+0xae>
 800d1b4:	68fb      	ldr	r3, [r7, #12]
 800d1b6:	68db      	ldr	r3, [r3, #12]
 800d1b8:	687a      	ldr	r2, [r7, #4]
 800d1ba:	429a      	cmp	r2, r3
 800d1bc:	d104      	bne.n	800d1c8 <tcp_close_shutdown+0xa8>
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	68da      	ldr	r2, [r3, #12]
 800d1c2:	68fb      	ldr	r3, [r7, #12]
 800d1c4:	60da      	str	r2, [r3, #12]
 800d1c6:	e005      	b.n	800d1d4 <tcp_close_shutdown+0xb4>
 800d1c8:	68fb      	ldr	r3, [r7, #12]
 800d1ca:	68db      	ldr	r3, [r3, #12]
 800d1cc:	60fb      	str	r3, [r7, #12]
 800d1ce:	68fb      	ldr	r3, [r7, #12]
 800d1d0:	2b00      	cmp	r3, #0
 800d1d2:	d1ef      	bne.n	800d1b4 <tcp_close_shutdown+0x94>
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	2200      	movs	r2, #0
 800d1d8:	60da      	str	r2, [r3, #12]
 800d1da:	4b41      	ldr	r3, [pc, #260]	; (800d2e0 <tcp_close_shutdown+0x1c0>)
 800d1dc:	2201      	movs	r2, #1
 800d1de:	701a      	strb	r2, [r3, #0]
      if (pcb->state == ESTABLISHED) {
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	7d1b      	ldrb	r3, [r3, #20]
 800d1e4:	2b04      	cmp	r3, #4
 800d1e6:	d10c      	bne.n	800d202 <tcp_close_shutdown+0xe2>
        /* move to TIME_WAIT since we close actively */
        pcb->state = TIME_WAIT;
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	220a      	movs	r2, #10
 800d1ec:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800d1ee:	4b3d      	ldr	r3, [pc, #244]	; (800d2e4 <tcp_close_shutdown+0x1c4>)
 800d1f0:	681a      	ldr	r2, [r3, #0]
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	60da      	str	r2, [r3, #12]
 800d1f6:	4a3b      	ldr	r2, [pc, #236]	; (800d2e4 <tcp_close_shutdown+0x1c4>)
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	6013      	str	r3, [r2, #0]
 800d1fc:	f005 fa08 	bl	8012610 <tcp_timer_needed>
 800d200:	e00b      	b.n	800d21a <tcp_close_shutdown+0xfa>
      } else {
        /* CLOSE_WAIT: deallocate the pcb since we already sent a RST for it */
        if (tcp_input_pcb == pcb) {
 800d202:	4b39      	ldr	r3, [pc, #228]	; (800d2e8 <tcp_close_shutdown+0x1c8>)
 800d204:	681b      	ldr	r3, [r3, #0]
 800d206:	687a      	ldr	r2, [r7, #4]
 800d208:	429a      	cmp	r2, r3
 800d20a:	d102      	bne.n	800d212 <tcp_close_shutdown+0xf2>
          /* prevent using a deallocated pcb: free it from tcp_input later */
          tcp_trigger_input_pcb_close();
 800d20c:	f003 fcf4 	bl	8010bf8 <tcp_trigger_input_pcb_close>
 800d210:	e003      	b.n	800d21a <tcp_close_shutdown+0xfa>
        } else {
          memp_free(MEMP_TCP_PCB, pcb);
 800d212:	6879      	ldr	r1, [r7, #4]
 800d214:	2001      	movs	r0, #1
 800d216:	f7fe fdff 	bl	800be18 <memp_free>
        }
      }
      return ERR_OK;
 800d21a:	2300      	movs	r3, #0
 800d21c:	e053      	b.n	800d2c6 <tcp_close_shutdown+0x1a6>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 800d21e:	687b      	ldr	r3, [r7, #4]
 800d220:	7d1b      	ldrb	r3, [r3, #20]
 800d222:	2b02      	cmp	r3, #2
 800d224:	d03d      	beq.n	800d2a2 <tcp_close_shutdown+0x182>
 800d226:	2b02      	cmp	r3, #2
 800d228:	dc47      	bgt.n	800d2ba <tcp_close_shutdown+0x19a>
 800d22a:	2b00      	cmp	r3, #0
 800d22c:	d002      	beq.n	800d234 <tcp_close_shutdown+0x114>
 800d22e:	2b01      	cmp	r3, #1
 800d230:	d02b      	beq.n	800d28a <tcp_close_shutdown+0x16a>
 800d232:	e042      	b.n	800d2ba <tcp_close_shutdown+0x19a>
     * and the user needs some way to free it should the need arise.
     * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
     * or for a pcb that has been used and then entered the CLOSED state
     * is erroneous, but this should never happen as the pcb has in those cases
     * been freed, and so any remaining handles are bogus. */
    if (pcb->local_port != 0) {
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	8adb      	ldrh	r3, [r3, #22]
 800d238:	2b00      	cmp	r3, #0
 800d23a:	d021      	beq.n	800d280 <tcp_close_shutdown+0x160>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 800d23c:	4b2b      	ldr	r3, [pc, #172]	; (800d2ec <tcp_close_shutdown+0x1cc>)
 800d23e:	681b      	ldr	r3, [r3, #0]
 800d240:	687a      	ldr	r2, [r7, #4]
 800d242:	429a      	cmp	r2, r3
 800d244:	d105      	bne.n	800d252 <tcp_close_shutdown+0x132>
 800d246:	4b29      	ldr	r3, [pc, #164]	; (800d2ec <tcp_close_shutdown+0x1cc>)
 800d248:	681b      	ldr	r3, [r3, #0]
 800d24a:	68db      	ldr	r3, [r3, #12]
 800d24c:	4a27      	ldr	r2, [pc, #156]	; (800d2ec <tcp_close_shutdown+0x1cc>)
 800d24e:	6013      	str	r3, [r2, #0]
 800d250:	e013      	b.n	800d27a <tcp_close_shutdown+0x15a>
 800d252:	4b26      	ldr	r3, [pc, #152]	; (800d2ec <tcp_close_shutdown+0x1cc>)
 800d254:	681b      	ldr	r3, [r3, #0]
 800d256:	60bb      	str	r3, [r7, #8]
 800d258:	e00c      	b.n	800d274 <tcp_close_shutdown+0x154>
 800d25a:	68bb      	ldr	r3, [r7, #8]
 800d25c:	68db      	ldr	r3, [r3, #12]
 800d25e:	687a      	ldr	r2, [r7, #4]
 800d260:	429a      	cmp	r2, r3
 800d262:	d104      	bne.n	800d26e <tcp_close_shutdown+0x14e>
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	68da      	ldr	r2, [r3, #12]
 800d268:	68bb      	ldr	r3, [r7, #8]
 800d26a:	60da      	str	r2, [r3, #12]
 800d26c:	e005      	b.n	800d27a <tcp_close_shutdown+0x15a>
 800d26e:	68bb      	ldr	r3, [r7, #8]
 800d270:	68db      	ldr	r3, [r3, #12]
 800d272:	60bb      	str	r3, [r7, #8]
 800d274:	68bb      	ldr	r3, [r7, #8]
 800d276:	2b00      	cmp	r3, #0
 800d278:	d1ef      	bne.n	800d25a <tcp_close_shutdown+0x13a>
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	2200      	movs	r2, #0
 800d27e:	60da      	str	r2, [r3, #12]
    }
    memp_free(MEMP_TCP_PCB, pcb);
 800d280:	6879      	ldr	r1, [r7, #4]
 800d282:	2001      	movs	r0, #1
 800d284:	f7fe fdc8 	bl	800be18 <memp_free>
    break;
 800d288:	e01c      	b.n	800d2c4 <tcp_close_shutdown+0x1a4>
  case LISTEN:
    tcp_listen_closed(pcb);
 800d28a:	6878      	ldr	r0, [r7, #4]
 800d28c:	f7ff ff10 	bl	800d0b0 <tcp_listen_closed>
    tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 800d290:	6879      	ldr	r1, [r7, #4]
 800d292:	4817      	ldr	r0, [pc, #92]	; (800d2f0 <tcp_close_shutdown+0x1d0>)
 800d294:	f001 f992 	bl	800e5bc <tcp_pcb_remove>
    memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 800d298:	6879      	ldr	r1, [r7, #4]
 800d29a:	2002      	movs	r0, #2
 800d29c:	f7fe fdbc 	bl	800be18 <memp_free>
    break;
 800d2a0:	e010      	b.n	800d2c4 <tcp_close_shutdown+0x1a4>
  case SYN_SENT:
    TCP_PCB_REMOVE_ACTIVE(pcb);
 800d2a2:	6879      	ldr	r1, [r7, #4]
 800d2a4:	480d      	ldr	r0, [pc, #52]	; (800d2dc <tcp_close_shutdown+0x1bc>)
 800d2a6:	f001 f989 	bl	800e5bc <tcp_pcb_remove>
 800d2aa:	4b0d      	ldr	r3, [pc, #52]	; (800d2e0 <tcp_close_shutdown+0x1c0>)
 800d2ac:	2201      	movs	r2, #1
 800d2ae:	701a      	strb	r2, [r3, #0]
    memp_free(MEMP_TCP_PCB, pcb);
 800d2b0:	6879      	ldr	r1, [r7, #4]
 800d2b2:	2001      	movs	r0, #1
 800d2b4:	f7fe fdb0 	bl	800be18 <memp_free>
    MIB2_STATS_INC(mib2.tcpattemptfails);
    break;
 800d2b8:	e004      	b.n	800d2c4 <tcp_close_shutdown+0x1a4>
  default:
    return tcp_close_shutdown_fin(pcb);
 800d2ba:	6878      	ldr	r0, [r7, #4]
 800d2bc:	f000 f81a 	bl	800d2f4 <tcp_close_shutdown_fin>
 800d2c0:	4603      	mov	r3, r0
 800d2c2:	e000      	b.n	800d2c6 <tcp_close_shutdown+0x1a6>
  }
  return ERR_OK;
 800d2c4:	2300      	movs	r3, #0
}
 800d2c6:	4618      	mov	r0, r3
 800d2c8:	3710      	adds	r7, #16
 800d2ca:	46bd      	mov	sp, r7
 800d2cc:	bdb0      	pop	{r4, r5, r7, pc}
 800d2ce:	bf00      	nop
 800d2d0:	08016488 	.word	0x08016488
 800d2d4:	08016540 	.word	0x08016540
 800d2d8:	08016500 	.word	0x08016500
 800d2dc:	2000bc6c 	.word	0x2000bc6c
 800d2e0:	2000bc74 	.word	0x2000bc74
 800d2e4:	2000bc70 	.word	0x2000bc70
 800d2e8:	2000bcac 	.word	0x2000bcac
 800d2ec:	2000bc64 	.word	0x2000bc64
 800d2f0:	2000bc68 	.word	0x2000bc68

0800d2f4 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 800d2f4:	b580      	push	{r7, lr}
 800d2f6:	b084      	sub	sp, #16
 800d2f8:	af00      	add	r7, sp, #0
 800d2fa:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	2b00      	cmp	r3, #0
 800d300:	d106      	bne.n	800d310 <tcp_close_shutdown_fin+0x1c>
 800d302:	4b2e      	ldr	r3, [pc, #184]	; (800d3bc <tcp_close_shutdown_fin+0xc8>)
 800d304:	f240 124d 	movw	r2, #333	; 0x14d
 800d308:	492d      	ldr	r1, [pc, #180]	; (800d3c0 <tcp_close_shutdown_fin+0xcc>)
 800d30a:	482e      	ldr	r0, [pc, #184]	; (800d3c4 <tcp_close_shutdown_fin+0xd0>)
 800d30c:	f006 ff8a 	bl	8014224 <iprintf>

  switch (pcb->state) {
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	7d1b      	ldrb	r3, [r3, #20]
 800d314:	2b07      	cmp	r3, #7
 800d316:	d020      	beq.n	800d35a <tcp_close_shutdown_fin+0x66>
 800d318:	2b07      	cmp	r3, #7
 800d31a:	dc2b      	bgt.n	800d374 <tcp_close_shutdown_fin+0x80>
 800d31c:	2b03      	cmp	r3, #3
 800d31e:	d002      	beq.n	800d326 <tcp_close_shutdown_fin+0x32>
 800d320:	2b04      	cmp	r3, #4
 800d322:	d00d      	beq.n	800d340 <tcp_close_shutdown_fin+0x4c>
 800d324:	e026      	b.n	800d374 <tcp_close_shutdown_fin+0x80>
  case SYN_RCVD:
    err = tcp_send_fin(pcb);
 800d326:	6878      	ldr	r0, [r7, #4]
 800d328:	f003 fcf0 	bl	8010d0c <tcp_send_fin>
 800d32c:	4603      	mov	r3, r0
 800d32e:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 800d330:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d334:	2b00      	cmp	r3, #0
 800d336:	d11f      	bne.n	800d378 <tcp_close_shutdown_fin+0x84>
      tcp_backlog_accepted(pcb);
      MIB2_STATS_INC(mib2.tcpattemptfails);
      pcb->state = FIN_WAIT_1;
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	2205      	movs	r2, #5
 800d33c:	751a      	strb	r2, [r3, #20]
    }
    break;
 800d33e:	e01b      	b.n	800d378 <tcp_close_shutdown_fin+0x84>
  case ESTABLISHED:
    err = tcp_send_fin(pcb);
 800d340:	6878      	ldr	r0, [r7, #4]
 800d342:	f003 fce3 	bl	8010d0c <tcp_send_fin>
 800d346:	4603      	mov	r3, r0
 800d348:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 800d34a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d34e:	2b00      	cmp	r3, #0
 800d350:	d114      	bne.n	800d37c <tcp_close_shutdown_fin+0x88>
      MIB2_STATS_INC(mib2.tcpestabresets);
      pcb->state = FIN_WAIT_1;
 800d352:	687b      	ldr	r3, [r7, #4]
 800d354:	2205      	movs	r2, #5
 800d356:	751a      	strb	r2, [r3, #20]
    }
    break;
 800d358:	e010      	b.n	800d37c <tcp_close_shutdown_fin+0x88>
  case CLOSE_WAIT:
    err = tcp_send_fin(pcb);
 800d35a:	6878      	ldr	r0, [r7, #4]
 800d35c:	f003 fcd6 	bl	8010d0c <tcp_send_fin>
 800d360:	4603      	mov	r3, r0
 800d362:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 800d364:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d368:	2b00      	cmp	r3, #0
 800d36a:	d109      	bne.n	800d380 <tcp_close_shutdown_fin+0x8c>
      MIB2_STATS_INC(mib2.tcpestabresets);
      pcb->state = LAST_ACK;
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	2209      	movs	r2, #9
 800d370:	751a      	strb	r2, [r3, #20]
    }
    break;
 800d372:	e005      	b.n	800d380 <tcp_close_shutdown_fin+0x8c>
  default:
    /* Has already been closed, do nothing. */
    return ERR_OK;
 800d374:	2300      	movs	r3, #0
 800d376:	e01c      	b.n	800d3b2 <tcp_close_shutdown_fin+0xbe>
    break;
 800d378:	bf00      	nop
 800d37a:	e002      	b.n	800d382 <tcp_close_shutdown_fin+0x8e>
    break;
 800d37c:	bf00      	nop
 800d37e:	e000      	b.n	800d382 <tcp_close_shutdown_fin+0x8e>
    break;
 800d380:	bf00      	nop
  }

  if (err == ERR_OK) {
 800d382:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d386:	2b00      	cmp	r3, #0
 800d388:	d103      	bne.n	800d392 <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 800d38a:	6878      	ldr	r0, [r7, #4]
 800d38c:	f004 fb10 	bl	80119b0 <tcp_output>
 800d390:	e00d      	b.n	800d3ae <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 800d392:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d396:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d39a:	d108      	bne.n	800d3ae <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    pcb->flags |= TF_CLOSEPEND;
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	7e9b      	ldrb	r3, [r3, #26]
 800d3a0:	f043 0308 	orr.w	r3, r3, #8
 800d3a4:	b2da      	uxtb	r2, r3
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	769a      	strb	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 800d3aa:	2300      	movs	r3, #0
 800d3ac:	e001      	b.n	800d3b2 <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 800d3ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d3b2:	4618      	mov	r0, r3
 800d3b4:	3710      	adds	r7, #16
 800d3b6:	46bd      	mov	sp, r7
 800d3b8:	bd80      	pop	{r7, pc}
 800d3ba:	bf00      	nop
 800d3bc:	08016488 	.word	0x08016488
 800d3c0:	080164f4 	.word	0x080164f4
 800d3c4:	08016500 	.word	0x08016500

0800d3c8 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 800d3c8:	b580      	push	{r7, lr}
 800d3ca:	b082      	sub	sp, #8
 800d3cc:	af00      	add	r7, sp, #0
 800d3ce:	6078      	str	r0, [r7, #4]
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));
  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	7d1b      	ldrb	r3, [r3, #20]
 800d3d4:	2b01      	cmp	r3, #1
 800d3d6:	d006      	beq.n	800d3e6 <tcp_close+0x1e>
    /* Set a flag not to receive any more data... */
    pcb->flags |= TF_RXCLOSED;
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	7e9b      	ldrb	r3, [r3, #26]
 800d3dc:	f043 0310 	orr.w	r3, r3, #16
 800d3e0:	b2da      	uxtb	r2, r3
 800d3e2:	687b      	ldr	r3, [r7, #4]
 800d3e4:	769a      	strb	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 800d3e6:	2101      	movs	r1, #1
 800d3e8:	6878      	ldr	r0, [r7, #4]
 800d3ea:	f7ff fe99 	bl	800d120 <tcp_close_shutdown>
 800d3ee:	4603      	mov	r3, r0
}
 800d3f0:	4618      	mov	r0, r3
 800d3f2:	3708      	adds	r7, #8
 800d3f4:	46bd      	mov	sp, r7
 800d3f6:	bd80      	pop	{r7, pc}

0800d3f8 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 800d3f8:	b580      	push	{r7, lr}
 800d3fa:	b08c      	sub	sp, #48	; 0x30
 800d3fc:	af02      	add	r7, sp, #8
 800d3fe:	6078      	str	r0, [r7, #4]
 800d400:	6039      	str	r1, [r7, #0]
  tcp_err_fn errf;
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	7d1b      	ldrb	r3, [r3, #20]
 800d406:	2b01      	cmp	r3, #1
 800d408:	d106      	bne.n	800d418 <tcp_abandon+0x20>
 800d40a:	4b4d      	ldr	r3, [pc, #308]	; (800d540 <tcp_abandon+0x148>)
 800d40c:	f240 12df 	movw	r2, #479	; 0x1df
 800d410:	494c      	ldr	r1, [pc, #304]	; (800d544 <tcp_abandon+0x14c>)
 800d412:	484d      	ldr	r0, [pc, #308]	; (800d548 <tcp_abandon+0x150>)
 800d414:	f006 ff06 	bl	8014224 <iprintf>
    pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	7d1b      	ldrb	r3, [r3, #20]
 800d41c:	2b0a      	cmp	r3, #10
 800d41e:	d108      	bne.n	800d432 <tcp_abandon+0x3a>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 800d420:	6879      	ldr	r1, [r7, #4]
 800d422:	484a      	ldr	r0, [pc, #296]	; (800d54c <tcp_abandon+0x154>)
 800d424:	f001 f8ca 	bl	800e5bc <tcp_pcb_remove>
    memp_free(MEMP_TCP_PCB, pcb);
 800d428:	6879      	ldr	r1, [r7, #4]
 800d42a:	2001      	movs	r0, #1
 800d42c:	f7fe fcf4 	bl	800be18 <memp_free>
    }
    last_state = pcb->state;
    memp_free(MEMP_TCP_PCB, pcb);
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
  }
}
 800d430:	e081      	b.n	800d536 <tcp_abandon+0x13e>
    int send_rst = 0;
 800d432:	2300      	movs	r3, #0
 800d434:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 800d436:	2300      	movs	r3, #0
 800d438:	847b      	strh	r3, [r7, #34]	; 0x22
    seqno = pcb->snd_nxt;
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d43e:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d444:	617b      	str	r3, [r7, #20]
    errf = pcb->errf;
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d44c:	613b      	str	r3, [r7, #16]
    errf_arg = pcb->callback_arg;
 800d44e:	687b      	ldr	r3, [r7, #4]
 800d450:	691b      	ldr	r3, [r3, #16]
 800d452:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	7d1b      	ldrb	r3, [r3, #20]
 800d458:	2b00      	cmp	r3, #0
 800d45a:	d126      	bne.n	800d4aa <tcp_abandon+0xb2>
      if (pcb->local_port != 0) {
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	8adb      	ldrh	r3, [r3, #22]
 800d460:	2b00      	cmp	r3, #0
 800d462:	d02e      	beq.n	800d4c2 <tcp_abandon+0xca>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800d464:	4b3a      	ldr	r3, [pc, #232]	; (800d550 <tcp_abandon+0x158>)
 800d466:	681b      	ldr	r3, [r3, #0]
 800d468:	687a      	ldr	r2, [r7, #4]
 800d46a:	429a      	cmp	r2, r3
 800d46c:	d105      	bne.n	800d47a <tcp_abandon+0x82>
 800d46e:	4b38      	ldr	r3, [pc, #224]	; (800d550 <tcp_abandon+0x158>)
 800d470:	681b      	ldr	r3, [r3, #0]
 800d472:	68db      	ldr	r3, [r3, #12]
 800d474:	4a36      	ldr	r2, [pc, #216]	; (800d550 <tcp_abandon+0x158>)
 800d476:	6013      	str	r3, [r2, #0]
 800d478:	e013      	b.n	800d4a2 <tcp_abandon+0xaa>
 800d47a:	4b35      	ldr	r3, [pc, #212]	; (800d550 <tcp_abandon+0x158>)
 800d47c:	681b      	ldr	r3, [r3, #0]
 800d47e:	61fb      	str	r3, [r7, #28]
 800d480:	e00c      	b.n	800d49c <tcp_abandon+0xa4>
 800d482:	69fb      	ldr	r3, [r7, #28]
 800d484:	68db      	ldr	r3, [r3, #12]
 800d486:	687a      	ldr	r2, [r7, #4]
 800d488:	429a      	cmp	r2, r3
 800d48a:	d104      	bne.n	800d496 <tcp_abandon+0x9e>
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	68da      	ldr	r2, [r3, #12]
 800d490:	69fb      	ldr	r3, [r7, #28]
 800d492:	60da      	str	r2, [r3, #12]
 800d494:	e005      	b.n	800d4a2 <tcp_abandon+0xaa>
 800d496:	69fb      	ldr	r3, [r7, #28]
 800d498:	68db      	ldr	r3, [r3, #12]
 800d49a:	61fb      	str	r3, [r7, #28]
 800d49c:	69fb      	ldr	r3, [r7, #28]
 800d49e:	2b00      	cmp	r3, #0
 800d4a0:	d1ef      	bne.n	800d482 <tcp_abandon+0x8a>
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	2200      	movs	r2, #0
 800d4a6:	60da      	str	r2, [r3, #12]
 800d4a8:	e00b      	b.n	800d4c2 <tcp_abandon+0xca>
      send_rst = reset;
 800d4aa:	683b      	ldr	r3, [r7, #0]
 800d4ac:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	8adb      	ldrh	r3, [r3, #22]
 800d4b2:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800d4b4:	6879      	ldr	r1, [r7, #4]
 800d4b6:	4827      	ldr	r0, [pc, #156]	; (800d554 <tcp_abandon+0x15c>)
 800d4b8:	f001 f880 	bl	800e5bc <tcp_pcb_remove>
 800d4bc:	4b26      	ldr	r3, [pc, #152]	; (800d558 <tcp_abandon+0x160>)
 800d4be:	2201      	movs	r2, #1
 800d4c0:	701a      	strb	r2, [r3, #0]
    if (pcb->unacked != NULL) {
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d4c6:	2b00      	cmp	r3, #0
 800d4c8:	d004      	beq.n	800d4d4 <tcp_abandon+0xdc>
      tcp_segs_free(pcb->unacked);
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d4ce:	4618      	mov	r0, r3
 800d4d0:	f000 fe17 	bl	800e102 <tcp_segs_free>
    if (pcb->unsent != NULL) {
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d4d8:	2b00      	cmp	r3, #0
 800d4da:	d004      	beq.n	800d4e6 <tcp_abandon+0xee>
      tcp_segs_free(pcb->unsent);
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d4e0:	4618      	mov	r0, r3
 800d4e2:	f000 fe0e 	bl	800e102 <tcp_segs_free>
    if (pcb->ooseq != NULL) {
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d4ea:	2b00      	cmp	r3, #0
 800d4ec:	d004      	beq.n	800d4f8 <tcp_abandon+0x100>
      tcp_segs_free(pcb->ooseq);
 800d4ee:	687b      	ldr	r3, [r7, #4]
 800d4f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d4f2:	4618      	mov	r0, r3
 800d4f4:	f000 fe05 	bl	800e102 <tcp_segs_free>
    if (send_rst) {
 800d4f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d4fa:	2b00      	cmp	r3, #0
 800d4fc:	d00c      	beq.n	800d518 <tcp_abandon+0x120>
      tcp_rst(seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 800d4fe:	687a      	ldr	r2, [r7, #4]
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	1d19      	adds	r1, r3, #4
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	8b1b      	ldrh	r3, [r3, #24]
 800d508:	9301      	str	r3, [sp, #4]
 800d50a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800d50c:	9300      	str	r3, [sp, #0]
 800d50e:	460b      	mov	r3, r1
 800d510:	6979      	ldr	r1, [r7, #20]
 800d512:	69b8      	ldr	r0, [r7, #24]
 800d514:	f004 fcd0 	bl	8011eb8 <tcp_rst>
    last_state = pcb->state;
 800d518:	687b      	ldr	r3, [r7, #4]
 800d51a:	7d1b      	ldrb	r3, [r3, #20]
 800d51c:	72fb      	strb	r3, [r7, #11]
    memp_free(MEMP_TCP_PCB, pcb);
 800d51e:	6879      	ldr	r1, [r7, #4]
 800d520:	2001      	movs	r0, #1
 800d522:	f7fe fc79 	bl	800be18 <memp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 800d526:	693b      	ldr	r3, [r7, #16]
 800d528:	2b00      	cmp	r3, #0
 800d52a:	d004      	beq.n	800d536 <tcp_abandon+0x13e>
 800d52c:	693b      	ldr	r3, [r7, #16]
 800d52e:	f06f 010c 	mvn.w	r1, #12
 800d532:	68f8      	ldr	r0, [r7, #12]
 800d534:	4798      	blx	r3
}
 800d536:	bf00      	nop
 800d538:	3728      	adds	r7, #40	; 0x28
 800d53a:	46bd      	mov	sp, r7
 800d53c:	bd80      	pop	{r7, pc}
 800d53e:	bf00      	nop
 800d540:	08016488 	.word	0x08016488
 800d544:	0801655c 	.word	0x0801655c
 800d548:	08016500 	.word	0x08016500
 800d54c:	2000bc70 	.word	0x2000bc70
 800d550:	2000bc64 	.word	0x2000bc64
 800d554:	2000bc6c 	.word	0x2000bc6c
 800d558:	2000bc74 	.word	0x2000bc74

0800d55c <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 800d55c:	b580      	push	{r7, lr}
 800d55e:	b082      	sub	sp, #8
 800d560:	af00      	add	r7, sp, #0
 800d562:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 800d564:	2101      	movs	r1, #1
 800d566:	6878      	ldr	r0, [r7, #4]
 800d568:	f7ff ff46 	bl	800d3f8 <tcp_abandon>
}
 800d56c:	bf00      	nop
 800d56e:	3708      	adds	r7, #8
 800d570:	46bd      	mov	sp, r7
 800d572:	bd80      	pop	{r7, pc}

0800d574 <tcp_bind>:
 *         ERR_VAL if bind failed because the PCB is not in a valid state
 *         ERR_OK if bound
 */
err_t
tcp_bind(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 800d574:	b580      	push	{r7, lr}
 800d576:	b088      	sub	sp, #32
 800d578:	af00      	add	r7, sp, #0
 800d57a:	60f8      	str	r0, [r7, #12]
 800d57c:	60b9      	str	r1, [r7, #8]
 800d57e:	4613      	mov	r3, r2
 800d580:	80fb      	strh	r3, [r7, #6]
  int i;
  int max_pcb_list = NUM_TCP_PCB_LISTS;
 800d582:	2304      	movs	r3, #4
 800d584:	617b      	str	r3, [r7, #20]
  struct tcp_pcb *cpcb;

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800d586:	68bb      	ldr	r3, [r7, #8]
 800d588:	2b00      	cmp	r3, #0
 800d58a:	d101      	bne.n	800d590 <tcp_bind+0x1c>
    ipaddr = IP4_ADDR_ANY;
 800d58c:	4b3c      	ldr	r3, [pc, #240]	; (800d680 <tcp_bind+0x10c>)
 800d58e:	60bb      	str	r3, [r7, #8]
  }
#endif /* LWIP_IPV4 */

  /* still need to check for ipaddr == NULL in IPv6 only case */
  if ((pcb == NULL) || (ipaddr == NULL)) {
 800d590:	68fb      	ldr	r3, [r7, #12]
 800d592:	2b00      	cmp	r3, #0
 800d594:	d002      	beq.n	800d59c <tcp_bind+0x28>
 800d596:	68bb      	ldr	r3, [r7, #8]
 800d598:	2b00      	cmp	r3, #0
 800d59a:	d102      	bne.n	800d5a2 <tcp_bind+0x2e>
    return ERR_VAL;
 800d59c:	f06f 0305 	mvn.w	r3, #5
 800d5a0:	e06a      	b.n	800d678 <tcp_bind+0x104>
  }

  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 800d5a2:	68fb      	ldr	r3, [r7, #12]
 800d5a4:	7d1b      	ldrb	r3, [r3, #20]
 800d5a6:	2b00      	cmp	r3, #0
 800d5a8:	d009      	beq.n	800d5be <tcp_bind+0x4a>
 800d5aa:	4b36      	ldr	r3, [pc, #216]	; (800d684 <tcp_bind+0x110>)
 800d5ac:	f44f 7211 	mov.w	r2, #580	; 0x244
 800d5b0:	4935      	ldr	r1, [pc, #212]	; (800d688 <tcp_bind+0x114>)
 800d5b2:	4836      	ldr	r0, [pc, #216]	; (800d68c <tcp_bind+0x118>)
 800d5b4:	f006 fe36 	bl	8014224 <iprintf>
 800d5b8:	f06f 0305 	mvn.w	r3, #5
 800d5bc:	e05c      	b.n	800d678 <tcp_bind+0x104>
  if (ip_get_option(pcb, SOF_REUSEADDR)) {
    max_pcb_list = NUM_TCP_PCB_LISTS_NO_TIME_WAIT;
  }
#endif /* SO_REUSE */

  if (port == 0) {
 800d5be:	88fb      	ldrh	r3, [r7, #6]
 800d5c0:	2b00      	cmp	r3, #0
 800d5c2:	d109      	bne.n	800d5d8 <tcp_bind+0x64>
    port = tcp_new_port();
 800d5c4:	f000 f9ca 	bl	800d95c <tcp_new_port>
 800d5c8:	4603      	mov	r3, r0
 800d5ca:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 800d5cc:	88fb      	ldrh	r3, [r7, #6]
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	d135      	bne.n	800d63e <tcp_bind+0xca>
      return ERR_BUF;
 800d5d2:	f06f 0301 	mvn.w	r3, #1
 800d5d6:	e04f      	b.n	800d678 <tcp_bind+0x104>
    }
  } else {
    /* Check if the address already is in use (on all lists) */
    for (i = 0; i < max_pcb_list; i++) {
 800d5d8:	2300      	movs	r3, #0
 800d5da:	61fb      	str	r3, [r7, #28]
 800d5dc:	e02b      	b.n	800d636 <tcp_bind+0xc2>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 800d5de:	4a2c      	ldr	r2, [pc, #176]	; (800d690 <tcp_bind+0x11c>)
 800d5e0:	69fb      	ldr	r3, [r7, #28]
 800d5e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d5e6:	681b      	ldr	r3, [r3, #0]
 800d5e8:	61bb      	str	r3, [r7, #24]
 800d5ea:	e01e      	b.n	800d62a <tcp_bind+0xb6>
        if (cpcb->local_port == port) {
 800d5ec:	69bb      	ldr	r3, [r7, #24]
 800d5ee:	8adb      	ldrh	r3, [r3, #22]
 800d5f0:	88fa      	ldrh	r2, [r7, #6]
 800d5f2:	429a      	cmp	r2, r3
 800d5f4:	d116      	bne.n	800d624 <tcp_bind+0xb0>
              !ip_get_option(cpcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
          {
            /* @todo: check accept_any_ip_version */
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
                (ip_addr_isany(&cpcb->local_ip) ||
 800d5f6:	69bb      	ldr	r3, [r7, #24]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 800d5f8:	2b00      	cmp	r3, #0
 800d5fa:	d010      	beq.n	800d61e <tcp_bind+0xaa>
                (ip_addr_isany(&cpcb->local_ip) ||
 800d5fc:	69bb      	ldr	r3, [r7, #24]
 800d5fe:	681b      	ldr	r3, [r3, #0]
 800d600:	2b00      	cmp	r3, #0
 800d602:	d00c      	beq.n	800d61e <tcp_bind+0xaa>
 800d604:	68bb      	ldr	r3, [r7, #8]
 800d606:	2b00      	cmp	r3, #0
 800d608:	d009      	beq.n	800d61e <tcp_bind+0xaa>
                ip_addr_isany(ipaddr) ||
 800d60a:	68bb      	ldr	r3, [r7, #8]
 800d60c:	681b      	ldr	r3, [r3, #0]
 800d60e:	2b00      	cmp	r3, #0
 800d610:	d005      	beq.n	800d61e <tcp_bind+0xaa>
                ip_addr_cmp(&cpcb->local_ip, ipaddr))) {
 800d612:	69bb      	ldr	r3, [r7, #24]
 800d614:	681a      	ldr	r2, [r3, #0]
 800d616:	68bb      	ldr	r3, [r7, #8]
 800d618:	681b      	ldr	r3, [r3, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 800d61a:	429a      	cmp	r2, r3
 800d61c:	d102      	bne.n	800d624 <tcp_bind+0xb0>
              return ERR_USE;
 800d61e:	f06f 0307 	mvn.w	r3, #7
 800d622:	e029      	b.n	800d678 <tcp_bind+0x104>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 800d624:	69bb      	ldr	r3, [r7, #24]
 800d626:	68db      	ldr	r3, [r3, #12]
 800d628:	61bb      	str	r3, [r7, #24]
 800d62a:	69bb      	ldr	r3, [r7, #24]
 800d62c:	2b00      	cmp	r3, #0
 800d62e:	d1dd      	bne.n	800d5ec <tcp_bind+0x78>
    for (i = 0; i < max_pcb_list; i++) {
 800d630:	69fb      	ldr	r3, [r7, #28]
 800d632:	3301      	adds	r3, #1
 800d634:	61fb      	str	r3, [r7, #28]
 800d636:	69fa      	ldr	r2, [r7, #28]
 800d638:	697b      	ldr	r3, [r7, #20]
 800d63a:	429a      	cmp	r2, r3
 800d63c:	dbcf      	blt.n	800d5de <tcp_bind+0x6a>
        }
      }
    }
  }

  if (!ip_addr_isany(ipaddr)) {
 800d63e:	68bb      	ldr	r3, [r7, #8]
 800d640:	2b00      	cmp	r3, #0
 800d642:	d00c      	beq.n	800d65e <tcp_bind+0xea>
 800d644:	68bb      	ldr	r3, [r7, #8]
 800d646:	681b      	ldr	r3, [r3, #0]
 800d648:	2b00      	cmp	r3, #0
 800d64a:	d008      	beq.n	800d65e <tcp_bind+0xea>
    ip_addr_set(&pcb->local_ip, ipaddr);
 800d64c:	68bb      	ldr	r3, [r7, #8]
 800d64e:	2b00      	cmp	r3, #0
 800d650:	d002      	beq.n	800d658 <tcp_bind+0xe4>
 800d652:	68bb      	ldr	r3, [r7, #8]
 800d654:	681b      	ldr	r3, [r3, #0]
 800d656:	e000      	b.n	800d65a <tcp_bind+0xe6>
 800d658:	2300      	movs	r3, #0
 800d65a:	68fa      	ldr	r2, [r7, #12]
 800d65c:	6013      	str	r3, [r2, #0]
  }
  pcb->local_port = port;
 800d65e:	68fb      	ldr	r3, [r7, #12]
 800d660:	88fa      	ldrh	r2, [r7, #6]
 800d662:	82da      	strh	r2, [r3, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 800d664:	4b0b      	ldr	r3, [pc, #44]	; (800d694 <tcp_bind+0x120>)
 800d666:	681a      	ldr	r2, [r3, #0]
 800d668:	68fb      	ldr	r3, [r7, #12]
 800d66a:	60da      	str	r2, [r3, #12]
 800d66c:	4a09      	ldr	r2, [pc, #36]	; (800d694 <tcp_bind+0x120>)
 800d66e:	68fb      	ldr	r3, [r7, #12]
 800d670:	6013      	str	r3, [r2, #0]
 800d672:	f004 ffcd 	bl	8012610 <tcp_timer_needed>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_bind: bind to port %"U16_F"\n", port));
  return ERR_OK;
 800d676:	2300      	movs	r3, #0
}
 800d678:	4618      	mov	r0, r3
 800d67a:	3720      	adds	r7, #32
 800d67c:	46bd      	mov	sp, r7
 800d67e:	bd80      	pop	{r7, pc}
 800d680:	080174c8 	.word	0x080174c8
 800d684:	08016488 	.word	0x08016488
 800d688:	08016590 	.word	0x08016590
 800d68c:	08016500 	.word	0x08016500
 800d690:	080175b4 	.word	0x080175b4
 800d694:	2000bc64 	.word	0x2000bc64

0800d698 <tcp_accept_null>:
/**
 * Default accept callback if no accept callback is specified by the user.
 */
static err_t
tcp_accept_null(void *arg, struct tcp_pcb *pcb, err_t err)
{
 800d698:	b580      	push	{r7, lr}
 800d69a:	b084      	sub	sp, #16
 800d69c:	af00      	add	r7, sp, #0
 800d69e:	60f8      	str	r0, [r7, #12]
 800d6a0:	60b9      	str	r1, [r7, #8]
 800d6a2:	4613      	mov	r3, r2
 800d6a4:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(err);

  tcp_abort(pcb);
 800d6a6:	68b8      	ldr	r0, [r7, #8]
 800d6a8:	f7ff ff58 	bl	800d55c <tcp_abort>

  return ERR_ABRT;
 800d6ac:	f06f 030c 	mvn.w	r3, #12
}
 800d6b0:	4618      	mov	r0, r3
 800d6b2:	3710      	adds	r7, #16
 800d6b4:	46bd      	mov	sp, r7
 800d6b6:	bd80      	pop	{r7, pc}

0800d6b8 <tcp_listen_with_backlog>:
 *       called like this:
 *             tpcb = tcp_listen_with_backlog(tpcb, backlog);
 */
struct tcp_pcb *
tcp_listen_with_backlog(struct tcp_pcb *pcb, u8_t backlog)
{
 800d6b8:	b580      	push	{r7, lr}
 800d6ba:	b082      	sub	sp, #8
 800d6bc:	af00      	add	r7, sp, #0
 800d6be:	6078      	str	r0, [r7, #4]
 800d6c0:	460b      	mov	r3, r1
 800d6c2:	70fb      	strb	r3, [r7, #3]
  return tcp_listen_with_backlog_and_err(pcb, backlog, NULL);
 800d6c4:	78fb      	ldrb	r3, [r7, #3]
 800d6c6:	2200      	movs	r2, #0
 800d6c8:	4619      	mov	r1, r3
 800d6ca:	6878      	ldr	r0, [r7, #4]
 800d6cc:	f000 f806 	bl	800d6dc <tcp_listen_with_backlog_and_err>
 800d6d0:	4603      	mov	r3, r0
}
 800d6d2:	4618      	mov	r0, r3
 800d6d4:	3708      	adds	r7, #8
 800d6d6:	46bd      	mov	sp, r7
 800d6d8:	bd80      	pop	{r7, pc}
	...

0800d6dc <tcp_listen_with_backlog_and_err>:
 *       called like this:
 *             tpcb = tcp_listen_with_backlog_and_err(tpcb, backlog, &err);
 */
struct tcp_pcb *
tcp_listen_with_backlog_and_err(struct tcp_pcb *pcb, u8_t backlog, err_t *err)
{
 800d6dc:	b580      	push	{r7, lr}
 800d6de:	b088      	sub	sp, #32
 800d6e0:	af00      	add	r7, sp, #0
 800d6e2:	60f8      	str	r0, [r7, #12]
 800d6e4:	460b      	mov	r3, r1
 800d6e6:	607a      	str	r2, [r7, #4]
 800d6e8:	72fb      	strb	r3, [r7, #11]
  struct tcp_pcb_listen *lpcb = NULL;
 800d6ea:	2300      	movs	r3, #0
 800d6ec:	61fb      	str	r3, [r7, #28]
  err_t res;

  LWIP_UNUSED_ARG(backlog);
  LWIP_ERROR("tcp_listen: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 800d6ee:	68fb      	ldr	r3, [r7, #12]
 800d6f0:	7d1b      	ldrb	r3, [r3, #20]
 800d6f2:	2b00      	cmp	r3, #0
 800d6f4:	d009      	beq.n	800d70a <tcp_listen_with_backlog_and_err+0x2e>
 800d6f6:	4b3f      	ldr	r3, [pc, #252]	; (800d7f4 <tcp_listen_with_backlog_and_err+0x118>)
 800d6f8:	f44f 722d 	mov.w	r2, #692	; 0x2b4
 800d6fc:	493e      	ldr	r1, [pc, #248]	; (800d7f8 <tcp_listen_with_backlog_and_err+0x11c>)
 800d6fe:	483f      	ldr	r0, [pc, #252]	; (800d7fc <tcp_listen_with_backlog_and_err+0x120>)
 800d700:	f006 fd90 	bl	8014224 <iprintf>
 800d704:	23f1      	movs	r3, #241	; 0xf1
 800d706:	76fb      	strb	r3, [r7, #27]
 800d708:	e069      	b.n	800d7de <tcp_listen_with_backlog_and_err+0x102>

  /* already listening? */
  if (pcb->state == LISTEN) {
 800d70a:	68fb      	ldr	r3, [r7, #12]
 800d70c:	7d1b      	ldrb	r3, [r3, #20]
 800d70e:	2b01      	cmp	r3, #1
 800d710:	d104      	bne.n	800d71c <tcp_listen_with_backlog_and_err+0x40>
    lpcb = (struct tcp_pcb_listen*)pcb;
 800d712:	68fb      	ldr	r3, [r7, #12]
 800d714:	61fb      	str	r3, [r7, #28]
    res = ERR_ALREADY;
 800d716:	23f7      	movs	r3, #247	; 0xf7
 800d718:	76fb      	strb	r3, [r7, #27]
    goto done;
 800d71a:	e060      	b.n	800d7de <tcp_listen_with_backlog_and_err+0x102>
        goto done;
      }
    }
  }
#endif /* SO_REUSE */
  lpcb = (struct tcp_pcb_listen *)memp_malloc(MEMP_TCP_PCB_LISTEN);
 800d71c:	2002      	movs	r0, #2
 800d71e:	f7fe fb29 	bl	800bd74 <memp_malloc>
 800d722:	61f8      	str	r0, [r7, #28]
  if (lpcb == NULL) {
 800d724:	69fb      	ldr	r3, [r7, #28]
 800d726:	2b00      	cmp	r3, #0
 800d728:	d102      	bne.n	800d730 <tcp_listen_with_backlog_and_err+0x54>
    res = ERR_MEM;
 800d72a:	23ff      	movs	r3, #255	; 0xff
 800d72c:	76fb      	strb	r3, [r7, #27]
    goto done;
 800d72e:	e056      	b.n	800d7de <tcp_listen_with_backlog_and_err+0x102>
  }
  lpcb->callback_arg = pcb->callback_arg;
 800d730:	68fb      	ldr	r3, [r7, #12]
 800d732:	691a      	ldr	r2, [r3, #16]
 800d734:	69fb      	ldr	r3, [r7, #28]
 800d736:	611a      	str	r2, [r3, #16]
  lpcb->local_port = pcb->local_port;
 800d738:	68fb      	ldr	r3, [r7, #12]
 800d73a:	8ada      	ldrh	r2, [r3, #22]
 800d73c:	69fb      	ldr	r3, [r7, #28]
 800d73e:	82da      	strh	r2, [r3, #22]
  lpcb->state = LISTEN;
 800d740:	69fb      	ldr	r3, [r7, #28]
 800d742:	2201      	movs	r2, #1
 800d744:	751a      	strb	r2, [r3, #20]
  lpcb->prio = pcb->prio;
 800d746:	68fb      	ldr	r3, [r7, #12]
 800d748:	7d5a      	ldrb	r2, [r3, #21]
 800d74a:	69fb      	ldr	r3, [r7, #28]
 800d74c:	755a      	strb	r2, [r3, #21]
  lpcb->so_options = pcb->so_options;
 800d74e:	68fb      	ldr	r3, [r7, #12]
 800d750:	7a1a      	ldrb	r2, [r3, #8]
 800d752:	69fb      	ldr	r3, [r7, #28]
 800d754:	721a      	strb	r2, [r3, #8]
  lpcb->ttl = pcb->ttl;
 800d756:	68fb      	ldr	r3, [r7, #12]
 800d758:	7a9a      	ldrb	r2, [r3, #10]
 800d75a:	69fb      	ldr	r3, [r7, #28]
 800d75c:	729a      	strb	r2, [r3, #10]
  lpcb->tos = pcb->tos;
 800d75e:	68fb      	ldr	r3, [r7, #12]
 800d760:	7a5a      	ldrb	r2, [r3, #9]
 800d762:	69fb      	ldr	r3, [r7, #28]
 800d764:	725a      	strb	r2, [r3, #9]
#if LWIP_IPV4 && LWIP_IPV6
  IP_SET_TYPE_VAL(lpcb->remote_ip, pcb->local_ip.type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  ip_addr_copy(lpcb->local_ip, pcb->local_ip);
 800d766:	68fb      	ldr	r3, [r7, #12]
 800d768:	681a      	ldr	r2, [r3, #0]
 800d76a:	69fb      	ldr	r3, [r7, #28]
 800d76c:	601a      	str	r2, [r3, #0]
  if (pcb->local_port != 0) {
 800d76e:	68fb      	ldr	r3, [r7, #12]
 800d770:	8adb      	ldrh	r3, [r3, #22]
 800d772:	2b00      	cmp	r3, #0
 800d774:	d021      	beq.n	800d7ba <tcp_listen_with_backlog_and_err+0xde>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 800d776:	4b22      	ldr	r3, [pc, #136]	; (800d800 <tcp_listen_with_backlog_and_err+0x124>)
 800d778:	681b      	ldr	r3, [r3, #0]
 800d77a:	68fa      	ldr	r2, [r7, #12]
 800d77c:	429a      	cmp	r2, r3
 800d77e:	d105      	bne.n	800d78c <tcp_listen_with_backlog_and_err+0xb0>
 800d780:	4b1f      	ldr	r3, [pc, #124]	; (800d800 <tcp_listen_with_backlog_and_err+0x124>)
 800d782:	681b      	ldr	r3, [r3, #0]
 800d784:	68db      	ldr	r3, [r3, #12]
 800d786:	4a1e      	ldr	r2, [pc, #120]	; (800d800 <tcp_listen_with_backlog_and_err+0x124>)
 800d788:	6013      	str	r3, [r2, #0]
 800d78a:	e013      	b.n	800d7b4 <tcp_listen_with_backlog_and_err+0xd8>
 800d78c:	4b1c      	ldr	r3, [pc, #112]	; (800d800 <tcp_listen_with_backlog_and_err+0x124>)
 800d78e:	681b      	ldr	r3, [r3, #0]
 800d790:	617b      	str	r3, [r7, #20]
 800d792:	e00c      	b.n	800d7ae <tcp_listen_with_backlog_and_err+0xd2>
 800d794:	697b      	ldr	r3, [r7, #20]
 800d796:	68db      	ldr	r3, [r3, #12]
 800d798:	68fa      	ldr	r2, [r7, #12]
 800d79a:	429a      	cmp	r2, r3
 800d79c:	d104      	bne.n	800d7a8 <tcp_listen_with_backlog_and_err+0xcc>
 800d79e:	68fb      	ldr	r3, [r7, #12]
 800d7a0:	68da      	ldr	r2, [r3, #12]
 800d7a2:	697b      	ldr	r3, [r7, #20]
 800d7a4:	60da      	str	r2, [r3, #12]
 800d7a6:	e005      	b.n	800d7b4 <tcp_listen_with_backlog_and_err+0xd8>
 800d7a8:	697b      	ldr	r3, [r7, #20]
 800d7aa:	68db      	ldr	r3, [r3, #12]
 800d7ac:	617b      	str	r3, [r7, #20]
 800d7ae:	697b      	ldr	r3, [r7, #20]
 800d7b0:	2b00      	cmp	r3, #0
 800d7b2:	d1ef      	bne.n	800d794 <tcp_listen_with_backlog_and_err+0xb8>
 800d7b4:	68fb      	ldr	r3, [r7, #12]
 800d7b6:	2200      	movs	r2, #0
 800d7b8:	60da      	str	r2, [r3, #12]
  }
  memp_free(MEMP_TCP_PCB, pcb);
 800d7ba:	68f9      	ldr	r1, [r7, #12]
 800d7bc:	2001      	movs	r0, #1
 800d7be:	f7fe fb2b 	bl	800be18 <memp_free>
#if LWIP_CALLBACK_API
  lpcb->accept = tcp_accept_null;
 800d7c2:	69fb      	ldr	r3, [r7, #28]
 800d7c4:	4a0f      	ldr	r2, [pc, #60]	; (800d804 <tcp_listen_with_backlog_and_err+0x128>)
 800d7c6:	619a      	str	r2, [r3, #24]
#endif /* LWIP_CALLBACK_API */
#if TCP_LISTEN_BACKLOG
  lpcb->accepts_pending = 0;
  tcp_backlog_set(lpcb, backlog);
#endif /* TCP_LISTEN_BACKLOG */
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 800d7c8:	4b0f      	ldr	r3, [pc, #60]	; (800d808 <tcp_listen_with_backlog_and_err+0x12c>)
 800d7ca:	681a      	ldr	r2, [r3, #0]
 800d7cc:	69fb      	ldr	r3, [r7, #28]
 800d7ce:	60da      	str	r2, [r3, #12]
 800d7d0:	4a0d      	ldr	r2, [pc, #52]	; (800d808 <tcp_listen_with_backlog_and_err+0x12c>)
 800d7d2:	69fb      	ldr	r3, [r7, #28]
 800d7d4:	6013      	str	r3, [r2, #0]
 800d7d6:	f004 ff1b 	bl	8012610 <tcp_timer_needed>
  res = ERR_OK;
 800d7da:	2300      	movs	r3, #0
 800d7dc:	76fb      	strb	r3, [r7, #27]
done:
  if (err != NULL) {
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	2b00      	cmp	r3, #0
 800d7e2:	d002      	beq.n	800d7ea <tcp_listen_with_backlog_and_err+0x10e>
    *err = res;
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	7efa      	ldrb	r2, [r7, #27]
 800d7e8:	701a      	strb	r2, [r3, #0]
  }
  return (struct tcp_pcb *)lpcb;
 800d7ea:	69fb      	ldr	r3, [r7, #28]
}
 800d7ec:	4618      	mov	r0, r3
 800d7ee:	3720      	adds	r7, #32
 800d7f0:	46bd      	mov	sp, r7
 800d7f2:	bd80      	pop	{r7, pc}
 800d7f4:	08016488 	.word	0x08016488
 800d7f8:	080165b8 	.word	0x080165b8
 800d7fc:	08016500 	.word	0x08016500
 800d800:	2000bc64 	.word	0x2000bc64
 800d804:	0800d699 	.word	0x0800d699
 800d808:	2000bc68 	.word	0x2000bc68

0800d80c <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 800d80c:	b580      	push	{r7, lr}
 800d80e:	b084      	sub	sp, #16
 800d810:	af00      	add	r7, sp, #0
 800d812:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d818:	687a      	ldr	r2, [r7, #4]
 800d81a:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 800d81c:	4413      	add	r3, r2
 800d81e:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d824:	687a      	ldr	r2, [r7, #4]
 800d826:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 800d828:	f5b2 6f86 	cmp.w	r2, #1072	; 0x430
 800d82c:	bf28      	it	cs
 800d82e:	f44f 6286 	movcs.w	r2, #1072	; 0x430
 800d832:	b292      	uxth	r2, r2
 800d834:	4413      	add	r3, r2
 800d836:	68fa      	ldr	r2, [r7, #12]
 800d838:	1ad3      	subs	r3, r2, r3
 800d83a:	2b00      	cmp	r3, #0
 800d83c:	db08      	blt.n	800d850 <tcp_update_rcv_ann_wnd+0x44>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d84a:	68fa      	ldr	r2, [r7, #12]
 800d84c:	1ad3      	subs	r3, r2, r3
 800d84e:	e020      	b.n	800d892 <tcp_update_rcv_ann_wnd+0x86>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d858:	1ad3      	subs	r3, r2, r3
 800d85a:	2b00      	cmp	r3, #0
 800d85c:	dd03      	ble.n	800d866 <tcp_update_rcv_ann_wnd+0x5a>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 800d85e:	687b      	ldr	r3, [r7, #4]
 800d860:	2200      	movs	r2, #0
 800d862:	855a      	strh	r2, [r3, #42]	; 0x2a
 800d864:	e014      	b.n	800d890 <tcp_update_rcv_ann_wnd+0x84>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d86a:	687b      	ldr	r3, [r7, #4]
 800d86c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d86e:	1ad3      	subs	r3, r2, r3
 800d870:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 800d872:	68bb      	ldr	r3, [r7, #8]
 800d874:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d878:	d306      	bcc.n	800d888 <tcp_update_rcv_ann_wnd+0x7c>
 800d87a:	4b08      	ldr	r3, [pc, #32]	; (800d89c <tcp_update_rcv_ann_wnd+0x90>)
 800d87c:	f44f 7242 	mov.w	r2, #776	; 0x308
 800d880:	4907      	ldr	r1, [pc, #28]	; (800d8a0 <tcp_update_rcv_ann_wnd+0x94>)
 800d882:	4808      	ldr	r0, [pc, #32]	; (800d8a4 <tcp_update_rcv_ann_wnd+0x98>)
 800d884:	f006 fcce 	bl	8014224 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 800d888:	68bb      	ldr	r3, [r7, #8]
 800d88a:	b29a      	uxth	r2, r3
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 800d890:	2300      	movs	r3, #0
  }
}
 800d892:	4618      	mov	r0, r3
 800d894:	3710      	adds	r7, #16
 800d896:	46bd      	mov	sp, r7
 800d898:	bd80      	pop	{r7, pc}
 800d89a:	bf00      	nop
 800d89c:	08016488 	.word	0x08016488
 800d8a0:	080165dc 	.word	0x080165dc
 800d8a4:	08016500 	.word	0x08016500

0800d8a8 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 800d8a8:	b580      	push	{r7, lr}
 800d8aa:	b084      	sub	sp, #16
 800d8ac:	af00      	add	r7, sp, #0
 800d8ae:	6078      	str	r0, [r7, #4]
 800d8b0:	460b      	mov	r3, r1
 800d8b2:	807b      	strh	r3, [r7, #2]
  int wnd_inflation;

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	7d1b      	ldrb	r3, [r3, #20]
 800d8b8:	2b01      	cmp	r3, #1
 800d8ba:	d106      	bne.n	800d8ca <tcp_recved+0x22>
 800d8bc:	4b23      	ldr	r3, [pc, #140]	; (800d94c <tcp_recved+0xa4>)
 800d8be:	f240 321f 	movw	r2, #799	; 0x31f
 800d8c2:	4923      	ldr	r1, [pc, #140]	; (800d950 <tcp_recved+0xa8>)
 800d8c4:	4823      	ldr	r0, [pc, #140]	; (800d954 <tcp_recved+0xac>)
 800d8c6:	f006 fcad 	bl	8014224 <iprintf>
    pcb->state != LISTEN);

  pcb->rcv_wnd += len;
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800d8ce:	887b      	ldrh	r3, [r7, #2]
 800d8d0:	4413      	add	r3, r2
 800d8d2:	b29a      	uxth	r2, r3
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	851a      	strh	r2, [r3, #40]	; 0x28
  if (pcb->rcv_wnd > TCP_WND_MAX(pcb)) {
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d8dc:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 800d8e0:	d904      	bls.n	800d8ec <tcp_recved+0x44>
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	f44f 6206 	mov.w	r2, #2144	; 0x860
 800d8e8:	851a      	strh	r2, [r3, #40]	; 0x28
 800d8ea:	e017      	b.n	800d91c <tcp_recved+0x74>
  } else if (pcb->rcv_wnd == 0) {
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d8f0:	2b00      	cmp	r3, #0
 800d8f2:	d113      	bne.n	800d91c <tcp_recved+0x74>
    /* rcv_wnd overflowed */
    if ((pcb->state == CLOSE_WAIT) || (pcb->state == LAST_ACK)) {
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	7d1b      	ldrb	r3, [r3, #20]
 800d8f8:	2b07      	cmp	r3, #7
 800d8fa:	d003      	beq.n	800d904 <tcp_recved+0x5c>
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	7d1b      	ldrb	r3, [r3, #20]
 800d900:	2b09      	cmp	r3, #9
 800d902:	d104      	bne.n	800d90e <tcp_recved+0x66>
      /* In passive close, we allow this, since the FIN bit is added to rcv_wnd
         by the stack itself, since it is not mandatory for an application
         to call tcp_recved() for the FIN bit, but e.g. the netconn API does so. */
      pcb->rcv_wnd = TCP_WND_MAX(pcb);
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	f44f 6206 	mov.w	r2, #2144	; 0x860
 800d90a:	851a      	strh	r2, [r3, #40]	; 0x28
 800d90c:	e006      	b.n	800d91c <tcp_recved+0x74>
    } else {
      LWIP_ASSERT("tcp_recved: len wrapped rcv_wnd\n", 0);
 800d90e:	4b0f      	ldr	r3, [pc, #60]	; (800d94c <tcp_recved+0xa4>)
 800d910:	f240 322d 	movw	r2, #813	; 0x32d
 800d914:	4910      	ldr	r1, [pc, #64]	; (800d958 <tcp_recved+0xb0>)
 800d916:	480f      	ldr	r0, [pc, #60]	; (800d954 <tcp_recved+0xac>)
 800d918:	f006 fc84 	bl	8014224 <iprintf>
    }
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 800d91c:	6878      	ldr	r0, [r7, #4]
 800d91e:	f7ff ff75 	bl	800d80c <tcp_update_rcv_ann_wnd>
 800d922:	4603      	mov	r3, r0
 800d924:	60fb      	str	r3, [r7, #12]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 800d926:	68fb      	ldr	r3, [r7, #12]
 800d928:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 800d92c:	db09      	blt.n	800d942 <tcp_recved+0x9a>
    tcp_ack_now(pcb);
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	7e9b      	ldrb	r3, [r3, #26]
 800d932:	f043 0302 	orr.w	r3, r3, #2
 800d936:	b2da      	uxtb	r2, r3
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	769a      	strb	r2, [r3, #26]
    tcp_output(pcb);
 800d93c:	6878      	ldr	r0, [r7, #4]
 800d93e:	f004 f837 	bl	80119b0 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
         len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 800d942:	bf00      	nop
 800d944:	3710      	adds	r7, #16
 800d946:	46bd      	mov	sp, r7
 800d948:	bd80      	pop	{r7, pc}
 800d94a:	bf00      	nop
 800d94c:	08016488 	.word	0x08016488
 800d950:	080165f8 	.word	0x080165f8
 800d954:	08016500 	.word	0x08016500
 800d958:	08016620 	.word	0x08016620

0800d95c <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 800d95c:	b480      	push	{r7}
 800d95e:	b083      	sub	sp, #12
 800d960:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 800d962:	2300      	movs	r3, #0
 800d964:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  if (tcp_port++ == TCP_LOCAL_PORT_RANGE_END) {
 800d966:	4b1d      	ldr	r3, [pc, #116]	; (800d9dc <tcp_new_port+0x80>)
 800d968:	881b      	ldrh	r3, [r3, #0]
 800d96a:	1c5a      	adds	r2, r3, #1
 800d96c:	b291      	uxth	r1, r2
 800d96e:	4a1b      	ldr	r2, [pc, #108]	; (800d9dc <tcp_new_port+0x80>)
 800d970:	8011      	strh	r1, [r2, #0]
 800d972:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d976:	4293      	cmp	r3, r2
 800d978:	d103      	bne.n	800d982 <tcp_new_port+0x26>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 800d97a:	4b18      	ldr	r3, [pc, #96]	; (800d9dc <tcp_new_port+0x80>)
 800d97c:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 800d980:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 800d982:	2300      	movs	r3, #0
 800d984:	71fb      	strb	r3, [r7, #7]
 800d986:	e01e      	b.n	800d9c6 <tcp_new_port+0x6a>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 800d988:	79fb      	ldrb	r3, [r7, #7]
 800d98a:	4a15      	ldr	r2, [pc, #84]	; (800d9e0 <tcp_new_port+0x84>)
 800d98c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d990:	681b      	ldr	r3, [r3, #0]
 800d992:	603b      	str	r3, [r7, #0]
 800d994:	e011      	b.n	800d9ba <tcp_new_port+0x5e>
      if (pcb->local_port == tcp_port) {
 800d996:	683b      	ldr	r3, [r7, #0]
 800d998:	8ada      	ldrh	r2, [r3, #22]
 800d99a:	4b10      	ldr	r3, [pc, #64]	; (800d9dc <tcp_new_port+0x80>)
 800d99c:	881b      	ldrh	r3, [r3, #0]
 800d99e:	429a      	cmp	r2, r3
 800d9a0:	d108      	bne.n	800d9b4 <tcp_new_port+0x58>
        if (++n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 800d9a2:	88bb      	ldrh	r3, [r7, #4]
 800d9a4:	3301      	adds	r3, #1
 800d9a6:	80bb      	strh	r3, [r7, #4]
 800d9a8:	88bb      	ldrh	r3, [r7, #4]
 800d9aa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800d9ae:	d3da      	bcc.n	800d966 <tcp_new_port+0xa>
          return 0;
 800d9b0:	2300      	movs	r3, #0
 800d9b2:	e00d      	b.n	800d9d0 <tcp_new_port+0x74>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 800d9b4:	683b      	ldr	r3, [r7, #0]
 800d9b6:	68db      	ldr	r3, [r3, #12]
 800d9b8:	603b      	str	r3, [r7, #0]
 800d9ba:	683b      	ldr	r3, [r7, #0]
 800d9bc:	2b00      	cmp	r3, #0
 800d9be:	d1ea      	bne.n	800d996 <tcp_new_port+0x3a>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 800d9c0:	79fb      	ldrb	r3, [r7, #7]
 800d9c2:	3301      	adds	r3, #1
 800d9c4:	71fb      	strb	r3, [r7, #7]
 800d9c6:	79fb      	ldrb	r3, [r7, #7]
 800d9c8:	2b03      	cmp	r3, #3
 800d9ca:	d9dd      	bls.n	800d988 <tcp_new_port+0x2c>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 800d9cc:	4b03      	ldr	r3, [pc, #12]	; (800d9dc <tcp_new_port+0x80>)
 800d9ce:	881b      	ldrh	r3, [r3, #0]
}
 800d9d0:	4618      	mov	r0, r3
 800d9d2:	370c      	adds	r7, #12
 800d9d4:	46bd      	mov	sp, r7
 800d9d6:	bc80      	pop	{r7}
 800d9d8:	4770      	bx	lr
 800d9da:	bf00      	nop
 800d9dc:	20000010 	.word	0x20000010
 800d9e0:	080175b4 	.word	0x080175b4

0800d9e4 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 800d9e4:	b5b0      	push	{r4, r5, r7, lr}
 800d9e6:	b08c      	sub	sp, #48	; 0x30
 800d9e8:	af02      	add	r7, sp, #8
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 800d9ea:	2300      	movs	r3, #0
 800d9ec:	777b      	strb	r3, [r7, #29]

  ++tcp_ticks;
 800d9ee:	4b97      	ldr	r3, [pc, #604]	; (800dc4c <tcp_slowtmr+0x268>)
 800d9f0:	681b      	ldr	r3, [r3, #0]
 800d9f2:	3301      	adds	r3, #1
 800d9f4:	4a95      	ldr	r2, [pc, #596]	; (800dc4c <tcp_slowtmr+0x268>)
 800d9f6:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 800d9f8:	4b95      	ldr	r3, [pc, #596]	; (800dc50 <tcp_slowtmr+0x26c>)
 800d9fa:	781b      	ldrb	r3, [r3, #0]
 800d9fc:	3301      	adds	r3, #1
 800d9fe:	b2da      	uxtb	r2, r3
 800da00:	4b93      	ldr	r3, [pc, #588]	; (800dc50 <tcp_slowtmr+0x26c>)
 800da02:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 800da04:	2300      	movs	r3, #0
 800da06:	623b      	str	r3, [r7, #32]
  pcb = tcp_active_pcbs;
 800da08:	4b92      	ldr	r3, [pc, #584]	; (800dc54 <tcp_slowtmr+0x270>)
 800da0a:	681b      	ldr	r3, [r3, #0]
 800da0c:	627b      	str	r3, [r7, #36]	; 0x24
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 800da0e:	e227      	b.n	800de60 <tcp_slowtmr+0x47c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800da10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da12:	7d1b      	ldrb	r3, [r3, #20]
 800da14:	2b00      	cmp	r3, #0
 800da16:	d106      	bne.n	800da26 <tcp_slowtmr+0x42>
 800da18:	4b8f      	ldr	r3, [pc, #572]	; (800dc58 <tcp_slowtmr+0x274>)
 800da1a:	f44f 727c 	mov.w	r2, #1008	; 0x3f0
 800da1e:	498f      	ldr	r1, [pc, #572]	; (800dc5c <tcp_slowtmr+0x278>)
 800da20:	488f      	ldr	r0, [pc, #572]	; (800dc60 <tcp_slowtmr+0x27c>)
 800da22:	f006 fbff 	bl	8014224 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 800da26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da28:	7d1b      	ldrb	r3, [r3, #20]
 800da2a:	2b01      	cmp	r3, #1
 800da2c:	d106      	bne.n	800da3c <tcp_slowtmr+0x58>
 800da2e:	4b8a      	ldr	r3, [pc, #552]	; (800dc58 <tcp_slowtmr+0x274>)
 800da30:	f240 32f1 	movw	r2, #1009	; 0x3f1
 800da34:	498b      	ldr	r1, [pc, #556]	; (800dc64 <tcp_slowtmr+0x280>)
 800da36:	488a      	ldr	r0, [pc, #552]	; (800dc60 <tcp_slowtmr+0x27c>)
 800da38:	f006 fbf4 	bl	8014224 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 800da3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da3e:	7d1b      	ldrb	r3, [r3, #20]
 800da40:	2b0a      	cmp	r3, #10
 800da42:	d106      	bne.n	800da52 <tcp_slowtmr+0x6e>
 800da44:	4b84      	ldr	r3, [pc, #528]	; (800dc58 <tcp_slowtmr+0x274>)
 800da46:	f240 32f2 	movw	r2, #1010	; 0x3f2
 800da4a:	4987      	ldr	r1, [pc, #540]	; (800dc68 <tcp_slowtmr+0x284>)
 800da4c:	4884      	ldr	r0, [pc, #528]	; (800dc60 <tcp_slowtmr+0x27c>)
 800da4e:	f006 fbe9 	bl	8014224 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 800da52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da54:	7f5a      	ldrb	r2, [r3, #29]
 800da56:	4b7e      	ldr	r3, [pc, #504]	; (800dc50 <tcp_slowtmr+0x26c>)
 800da58:	781b      	ldrb	r3, [r3, #0]
 800da5a:	429a      	cmp	r2, r3
 800da5c:	d103      	bne.n	800da66 <tcp_slowtmr+0x82>
      /* skip this pcb, we have already processed it */
      pcb = pcb->next;
 800da5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da60:	68db      	ldr	r3, [r3, #12]
 800da62:	627b      	str	r3, [r7, #36]	; 0x24
      continue;
 800da64:	e1fc      	b.n	800de60 <tcp_slowtmr+0x47c>
    }
    pcb->last_timer = tcp_timer_ctr;
 800da66:	4b7a      	ldr	r3, [pc, #488]	; (800dc50 <tcp_slowtmr+0x26c>)
 800da68:	781a      	ldrb	r2, [r3, #0]
 800da6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da6c:	775a      	strb	r2, [r3, #29]

    pcb_remove = 0;
 800da6e:	2300      	movs	r3, #0
 800da70:	77fb      	strb	r3, [r7, #31]
    pcb_reset = 0;
 800da72:	2300      	movs	r3, #0
 800da74:	77bb      	strb	r3, [r7, #30]

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800da76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da78:	7d1b      	ldrb	r3, [r3, #20]
 800da7a:	2b02      	cmp	r3, #2
 800da7c:	d108      	bne.n	800da90 <tcp_slowtmr+0xac>
 800da7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da80:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800da84:	2b05      	cmp	r3, #5
 800da86:	d903      	bls.n	800da90 <tcp_slowtmr+0xac>
      ++pcb_remove;
 800da88:	7ffb      	ldrb	r3, [r7, #31]
 800da8a:	3301      	adds	r3, #1
 800da8c:	77fb      	strb	r3, [r7, #31]
 800da8e:	e0a2      	b.n	800dbd6 <tcp_slowtmr+0x1f2>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    }
    else if (pcb->nrtx >= TCP_MAXRTX) {
 800da90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da92:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800da96:	2b0b      	cmp	r3, #11
 800da98:	d903      	bls.n	800daa2 <tcp_slowtmr+0xbe>
      ++pcb_remove;
 800da9a:	7ffb      	ldrb	r3, [r7, #31]
 800da9c:	3301      	adds	r3, #1
 800da9e:	77fb      	strb	r3, [r7, #31]
 800daa0:	e099      	b.n	800dbd6 <tcp_slowtmr+0x1f2>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 800daa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800daa4:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 800daa8:	2b00      	cmp	r3, #0
 800daaa:	d032      	beq.n	800db12 <tcp_slowtmr+0x12e>
        /* If snd_wnd is zero, use persist timer to send 1 byte probes
         * instead of using the standard retransmission mechanism. */
        u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff-1];
 800daac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800daae:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 800dab2:	3b01      	subs	r3, #1
 800dab4:	4a6d      	ldr	r2, [pc, #436]	; (800dc6c <tcp_slowtmr+0x288>)
 800dab6:	5cd3      	ldrb	r3, [r2, r3]
 800dab8:	74fb      	strb	r3, [r7, #19]
        if (pcb->persist_cnt < backoff_cnt) {
 800daba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dabc:	f893 3094 	ldrb.w	r3, [r3, #148]	; 0x94
 800dac0:	7cfa      	ldrb	r2, [r7, #19]
 800dac2:	429a      	cmp	r2, r3
 800dac4:	d907      	bls.n	800dad6 <tcp_slowtmr+0xf2>
          pcb->persist_cnt++;
 800dac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dac8:	f893 3094 	ldrb.w	r3, [r3, #148]	; 0x94
 800dacc:	3301      	adds	r3, #1
 800dace:	b2da      	uxtb	r2, r3
 800dad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dad2:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
        }
        if (pcb->persist_cnt >= backoff_cnt) {
 800dad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dad8:	f893 3094 	ldrb.w	r3, [r3, #148]	; 0x94
 800dadc:	7cfa      	ldrb	r2, [r7, #19]
 800dade:	429a      	cmp	r2, r3
 800dae0:	d879      	bhi.n	800dbd6 <tcp_slowtmr+0x1f2>
          if (tcp_zero_window_probe(pcb) == ERR_OK) {
 800dae2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800dae4:	f004 fb6f 	bl	80121c6 <tcp_zero_window_probe>
 800dae8:	4603      	mov	r3, r0
 800daea:	2b00      	cmp	r3, #0
 800daec:	d173      	bne.n	800dbd6 <tcp_slowtmr+0x1f2>
            pcb->persist_cnt = 0;
 800daee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800daf0:	2200      	movs	r2, #0
 800daf2:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
            if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 800daf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800daf8:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 800dafc:	2b06      	cmp	r3, #6
 800dafe:	d86a      	bhi.n	800dbd6 <tcp_slowtmr+0x1f2>
              pcb->persist_backoff++;
 800db00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db02:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 800db06:	3301      	adds	r3, #1
 800db08:	b2da      	uxtb	r2, r3
 800db0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db0c:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
 800db10:	e061      	b.n	800dbd6 <tcp_slowtmr+0x1f2>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if (pcb->rtime >= 0) {
 800db12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db14:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800db18:	2b00      	cmp	r3, #0
 800db1a:	db08      	blt.n	800db2e <tcp_slowtmr+0x14a>
          ++pcb->rtime;
 800db1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db1e:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800db22:	b29b      	uxth	r3, r3
 800db24:	3301      	adds	r3, #1
 800db26:	b29b      	uxth	r3, r3
 800db28:	b21a      	sxth	r2, r3
 800db2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db2c:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->unacked != NULL && pcb->rtime >= pcb->rto) {
 800db2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db30:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800db32:	2b00      	cmp	r3, #0
 800db34:	d04f      	beq.n	800dbd6 <tcp_slowtmr+0x1f2>
 800db36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db38:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 800db3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db3e:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 800db42:	429a      	cmp	r2, r3
 800db44:	db47      	blt.n	800dbd6 <tcp_slowtmr+0x1f2>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));

          /* Double retransmission time-out unless we are trying to
           * connect to somebody (i.e., we are in SYN_SENT). */
          if (pcb->state != SYN_SENT) {
 800db46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db48:	7d1b      	ldrb	r3, [r3, #20]
 800db4a:	2b02      	cmp	r3, #2
 800db4c:	d018      	beq.n	800db80 <tcp_slowtmr+0x19c>
            u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff)-1);
 800db4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db50:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800db54:	2b0c      	cmp	r3, #12
 800db56:	bf28      	it	cs
 800db58:	230c      	movcs	r3, #12
 800db5a:	75fb      	strb	r3, [r7, #23]
            pcb->rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 800db5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db5e:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800db62:	10db      	asrs	r3, r3, #3
 800db64:	b21b      	sxth	r3, r3
 800db66:	461a      	mov	r2, r3
 800db68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db6a:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800db6e:	4413      	add	r3, r2
 800db70:	7dfa      	ldrb	r2, [r7, #23]
 800db72:	493f      	ldr	r1, [pc, #252]	; (800dc70 <tcp_slowtmr+0x28c>)
 800db74:	5c8a      	ldrb	r2, [r1, r2]
 800db76:	4093      	lsls	r3, r2
 800db78:	b21a      	sxth	r2, r3
 800db7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db7c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
          }

          /* Reset the retransmission timer. */
          pcb->rtime = 0;
 800db80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db82:	2200      	movs	r2, #0
 800db84:	861a      	strh	r2, [r3, #48]	; 0x30

          /* Reduce congestion window and ssthresh. */
          eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 800db86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db88:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800db8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db8e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800db92:	4293      	cmp	r3, r2
 800db94:	bf28      	it	cs
 800db96:	4613      	movcs	r3, r2
 800db98:	82bb      	strh	r3, [r7, #20]
          pcb->ssthresh = eff_wnd >> 1;
 800db9a:	8abb      	ldrh	r3, [r7, #20]
 800db9c:	085b      	lsrs	r3, r3, #1
 800db9e:	b29a      	uxth	r2, r3
 800dba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dba2:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
          if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800dba6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dba8:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 800dbac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbae:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800dbb0:	005b      	lsls	r3, r3, #1
 800dbb2:	b29b      	uxth	r3, r3
 800dbb4:	429a      	cmp	r2, r3
 800dbb6:	d206      	bcs.n	800dbc6 <tcp_slowtmr+0x1e2>
            pcb->ssthresh = (pcb->mss << 1);
 800dbb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbba:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800dbbc:	005b      	lsls	r3, r3, #1
 800dbbe:	b29a      	uxth	r2, r3
 800dbc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbc2:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
          }
          pcb->cwnd = pcb->mss;
 800dbc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbc8:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 800dbca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbcc:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          /* The following needs to be called AFTER cwnd is set to one
             mss - STJ */
          tcp_rexmit_rto(pcb);
 800dbd0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800dbd2:	f004 f9e7 	bl	8011fa4 <tcp_rexmit_rto>
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 800dbd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbd8:	7d1b      	ldrb	r3, [r3, #20]
 800dbda:	2b06      	cmp	r3, #6
 800dbdc:	d10f      	bne.n	800dbfe <tcp_slowtmr+0x21a>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 800dbde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbe0:	7e9b      	ldrb	r3, [r3, #26]
 800dbe2:	f003 0310 	and.w	r3, r3, #16
 800dbe6:	2b00      	cmp	r3, #0
 800dbe8:	d009      	beq.n	800dbfe <tcp_slowtmr+0x21a>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 800dbea:	4b18      	ldr	r3, [pc, #96]	; (800dc4c <tcp_slowtmr+0x268>)
 800dbec:	681a      	ldr	r2, [r3, #0]
 800dbee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbf0:	6a1b      	ldr	r3, [r3, #32]
 800dbf2:	1ad3      	subs	r3, r2, r3
 800dbf4:	2b28      	cmp	r3, #40	; 0x28
 800dbf6:	d902      	bls.n	800dbfe <tcp_slowtmr+0x21a>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 800dbf8:	7ffb      	ldrb	r3, [r7, #31]
 800dbfa:	3301      	adds	r3, #1
 800dbfc:	77fb      	strb	r3, [r7, #31]
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800dbfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc00:	7a1b      	ldrb	r3, [r3, #8]
 800dc02:	f003 0308 	and.w	r3, r3, #8
 800dc06:	2b00      	cmp	r3, #0
 800dc08:	d05d      	beq.n	800dcc6 <tcp_slowtmr+0x2e2>
       ((pcb->state == ESTABLISHED) ||
 800dc0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc0c:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800dc0e:	2b04      	cmp	r3, #4
 800dc10:	d003      	beq.n	800dc1a <tcp_slowtmr+0x236>
        (pcb->state == CLOSE_WAIT))) {
 800dc12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc14:	7d1b      	ldrb	r3, [r3, #20]
       ((pcb->state == ESTABLISHED) ||
 800dc16:	2b07      	cmp	r3, #7
 800dc18:	d155      	bne.n	800dcc6 <tcp_slowtmr+0x2e2>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800dc1a:	4b0c      	ldr	r3, [pc, #48]	; (800dc4c <tcp_slowtmr+0x268>)
 800dc1c:	681a      	ldr	r2, [r3, #0]
 800dc1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc20:	6a1b      	ldr	r3, [r3, #32]
 800dc22:	1ad2      	subs	r2, r2, r3
         (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL)
 800dc24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800dc2a:	f503 2324 	add.w	r3, r3, #671744	; 0xa4000
 800dc2e:	f603 43b8 	addw	r3, r3, #3256	; 0xcb8
 800dc32:	4910      	ldr	r1, [pc, #64]	; (800dc74 <tcp_slowtmr+0x290>)
 800dc34:	fba1 1303 	umull	r1, r3, r1, r3
 800dc38:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800dc3a:	429a      	cmp	r2, r3
 800dc3c:	d91c      	bls.n	800dc78 <tcp_slowtmr+0x294>
      {
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print(TCP_DEBUG, &pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 800dc3e:	7ffb      	ldrb	r3, [r7, #31]
 800dc40:	3301      	adds	r3, #1
 800dc42:	77fb      	strb	r3, [r7, #31]
        ++pcb_reset;
 800dc44:	7fbb      	ldrb	r3, [r7, #30]
 800dc46:	3301      	adds	r3, #1
 800dc48:	77bb      	strb	r3, [r7, #30]
 800dc4a:	e03c      	b.n	800dcc6 <tcp_slowtmr+0x2e2>
 800dc4c:	2000bc60 	.word	0x2000bc60
 800dc50:	2000bc76 	.word	0x2000bc76
 800dc54:	2000bc6c 	.word	0x2000bc6c
 800dc58:	08016488 	.word	0x08016488
 800dc5c:	08016674 	.word	0x08016674
 800dc60:	08016500 	.word	0x08016500
 800dc64:	080166a0 	.word	0x080166a0
 800dc68:	080166cc 	.word	0x080166cc
 800dc6c:	080175ac 	.word	0x080175ac
 800dc70:	0801759c 	.word	0x0801759c
 800dc74:	10624dd3 	.word	0x10624dd3
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800dc78:	4b97      	ldr	r3, [pc, #604]	; (800ded8 <tcp_slowtmr+0x4f4>)
 800dc7a:	681a      	ldr	r2, [r3, #0]
 800dc7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc7e:	6a1b      	ldr	r3, [r3, #32]
 800dc80:	1ad2      	subs	r2, r2, r3
                (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 800dc82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc84:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 800dc88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc8a:	f893 3096 	ldrb.w	r3, [r3, #150]	; 0x96
 800dc8e:	4618      	mov	r0, r3
 800dc90:	4b92      	ldr	r3, [pc, #584]	; (800dedc <tcp_slowtmr+0x4f8>)
 800dc92:	fb00 f303 	mul.w	r3, r0, r3
 800dc96:	440b      	add	r3, r1
                / TCP_SLOW_INTERVAL)
 800dc98:	4991      	ldr	r1, [pc, #580]	; (800dee0 <tcp_slowtmr+0x4fc>)
 800dc9a:	fba1 1303 	umull	r1, r3, r1, r3
 800dc9e:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800dca0:	429a      	cmp	r2, r3
 800dca2:	d910      	bls.n	800dcc6 <tcp_slowtmr+0x2e2>
      {
        err = tcp_keepalive(pcb);
 800dca4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800dca6:	f004 fa51 	bl	801214c <tcp_keepalive>
 800dcaa:	4603      	mov	r3, r0
 800dcac:	777b      	strb	r3, [r7, #29]
        if (err == ERR_OK) {
 800dcae:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800dcb2:	2b00      	cmp	r3, #0
 800dcb4:	d107      	bne.n	800dcc6 <tcp_slowtmr+0x2e2>
          pcb->keep_cnt_sent++;
 800dcb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcb8:	f893 3096 	ldrb.w	r3, [r3, #150]	; 0x96
 800dcbc:	3301      	adds	r3, #1
 800dcbe:	b2da      	uxtb	r2, r3
 800dcc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcc2:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 800dcc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dcca:	2b00      	cmp	r3, #0
 800dccc:	d016      	beq.n	800dcfc <tcp_slowtmr+0x318>
        (u32_t)tcp_ticks - pcb->tmr >= pcb->rto * TCP_OOSEQ_TIMEOUT) {
 800dcce:	4b82      	ldr	r3, [pc, #520]	; (800ded8 <tcp_slowtmr+0x4f4>)
 800dcd0:	681a      	ldr	r2, [r3, #0]
 800dcd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcd4:	6a1b      	ldr	r3, [r3, #32]
 800dcd6:	1ad2      	subs	r2, r2, r3
 800dcd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcda:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 800dcde:	4619      	mov	r1, r3
 800dce0:	460b      	mov	r3, r1
 800dce2:	005b      	lsls	r3, r3, #1
 800dce4:	440b      	add	r3, r1
 800dce6:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 800dce8:	429a      	cmp	r2, r3
 800dcea:	d307      	bcc.n	800dcfc <tcp_slowtmr+0x318>
      tcp_segs_free(pcb->ooseq);
 800dcec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dcf0:	4618      	mov	r0, r3
 800dcf2:	f000 fa06 	bl	800e102 <tcp_segs_free>
      pcb->ooseq = NULL;
 800dcf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcf8:	2200      	movs	r2, #0
 800dcfa:	671a      	str	r2, [r3, #112]	; 0x70
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 800dcfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcfe:	7d1b      	ldrb	r3, [r3, #20]
 800dd00:	2b03      	cmp	r3, #3
 800dd02:	d109      	bne.n	800dd18 <tcp_slowtmr+0x334>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800dd04:	4b74      	ldr	r3, [pc, #464]	; (800ded8 <tcp_slowtmr+0x4f4>)
 800dd06:	681a      	ldr	r2, [r3, #0]
 800dd08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd0a:	6a1b      	ldr	r3, [r3, #32]
 800dd0c:	1ad3      	subs	r3, r2, r3
 800dd0e:	2b28      	cmp	r3, #40	; 0x28
 800dd10:	d902      	bls.n	800dd18 <tcp_slowtmr+0x334>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 800dd12:	7ffb      	ldrb	r3, [r7, #31]
 800dd14:	3301      	adds	r3, #1
 800dd16:	77fb      	strb	r3, [r7, #31]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 800dd18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd1a:	7d1b      	ldrb	r3, [r3, #20]
 800dd1c:	2b09      	cmp	r3, #9
 800dd1e:	d109      	bne.n	800dd34 <tcp_slowtmr+0x350>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800dd20:	4b6d      	ldr	r3, [pc, #436]	; (800ded8 <tcp_slowtmr+0x4f4>)
 800dd22:	681a      	ldr	r2, [r3, #0]
 800dd24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd26:	6a1b      	ldr	r3, [r3, #32]
 800dd28:	1ad3      	subs	r3, r2, r3
 800dd2a:	2bf0      	cmp	r3, #240	; 0xf0
 800dd2c:	d902      	bls.n	800dd34 <tcp_slowtmr+0x350>
        ++pcb_remove;
 800dd2e:	7ffb      	ldrb	r3, [r7, #31]
 800dd30:	3301      	adds	r3, #1
 800dd32:	77fb      	strb	r3, [r7, #31]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 800dd34:	7ffb      	ldrb	r3, [r7, #31]
 800dd36:	2b00      	cmp	r3, #0
 800dd38:	d05d      	beq.n	800ddf6 <tcp_slowtmr+0x412>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 800dd3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800dd40:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 800dd42:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800dd44:	f000 fbf8 	bl	800e538 <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 800dd48:	6a3b      	ldr	r3, [r7, #32]
 800dd4a:	2b00      	cmp	r3, #0
 800dd4c:	d010      	beq.n	800dd70 <tcp_slowtmr+0x38c>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 800dd4e:	4b65      	ldr	r3, [pc, #404]	; (800dee4 <tcp_slowtmr+0x500>)
 800dd50:	681b      	ldr	r3, [r3, #0]
 800dd52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dd54:	429a      	cmp	r2, r3
 800dd56:	d106      	bne.n	800dd66 <tcp_slowtmr+0x382>
 800dd58:	4b63      	ldr	r3, [pc, #396]	; (800dee8 <tcp_slowtmr+0x504>)
 800dd5a:	f240 4289 	movw	r2, #1161	; 0x489
 800dd5e:	4963      	ldr	r1, [pc, #396]	; (800deec <tcp_slowtmr+0x508>)
 800dd60:	4863      	ldr	r0, [pc, #396]	; (800def0 <tcp_slowtmr+0x50c>)
 800dd62:	f006 fa5f 	bl	8014224 <iprintf>
        prev->next = pcb->next;
 800dd66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd68:	68da      	ldr	r2, [r3, #12]
 800dd6a:	6a3b      	ldr	r3, [r7, #32]
 800dd6c:	60da      	str	r2, [r3, #12]
 800dd6e:	e00f      	b.n	800dd90 <tcp_slowtmr+0x3ac>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 800dd70:	4b5c      	ldr	r3, [pc, #368]	; (800dee4 <tcp_slowtmr+0x500>)
 800dd72:	681b      	ldr	r3, [r3, #0]
 800dd74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dd76:	429a      	cmp	r2, r3
 800dd78:	d006      	beq.n	800dd88 <tcp_slowtmr+0x3a4>
 800dd7a:	4b5b      	ldr	r3, [pc, #364]	; (800dee8 <tcp_slowtmr+0x504>)
 800dd7c:	f240 428d 	movw	r2, #1165	; 0x48d
 800dd80:	495c      	ldr	r1, [pc, #368]	; (800def4 <tcp_slowtmr+0x510>)
 800dd82:	485b      	ldr	r0, [pc, #364]	; (800def0 <tcp_slowtmr+0x50c>)
 800dd84:	f006 fa4e 	bl	8014224 <iprintf>
        tcp_active_pcbs = pcb->next;
 800dd88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd8a:	68db      	ldr	r3, [r3, #12]
 800dd8c:	4a55      	ldr	r2, [pc, #340]	; (800dee4 <tcp_slowtmr+0x500>)
 800dd8e:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 800dd90:	7fbb      	ldrb	r3, [r7, #30]
 800dd92:	2b00      	cmp	r3, #0
 800dd94:	d010      	beq.n	800ddb8 <tcp_slowtmr+0x3d4>
        tcp_rst(pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800dd96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd98:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 800dd9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd9c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800dd9e:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 800dda0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dda2:	1d1d      	adds	r5, r3, #4
 800dda4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dda6:	8adb      	ldrh	r3, [r3, #22]
 800dda8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ddaa:	8b12      	ldrh	r2, [r2, #24]
 800ddac:	9201      	str	r2, [sp, #4]
 800ddae:	9300      	str	r3, [sp, #0]
 800ddb0:	462b      	mov	r3, r5
 800ddb2:	4622      	mov	r2, r4
 800ddb4:	f004 f880 	bl	8011eb8 <tcp_rst>
                 pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 800ddb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ddba:	691b      	ldr	r3, [r3, #16]
 800ddbc:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 800ddbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ddc0:	7d1b      	ldrb	r3, [r3, #20]
 800ddc2:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 800ddc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ddc6:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 800ddc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ddca:	68db      	ldr	r3, [r3, #12]
 800ddcc:	627b      	str	r3, [r7, #36]	; 0x24
      memp_free(MEMP_TCP_PCB, pcb2);
 800ddce:	6839      	ldr	r1, [r7, #0]
 800ddd0:	2001      	movs	r0, #1
 800ddd2:	f7fe f821 	bl	800be18 <memp_free>

      tcp_active_pcbs_changed = 0;
 800ddd6:	4b48      	ldr	r3, [pc, #288]	; (800def8 <tcp_slowtmr+0x514>)
 800ddd8:	2200      	movs	r2, #0
 800ddda:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 800dddc:	68fb      	ldr	r3, [r7, #12]
 800ddde:	2b00      	cmp	r3, #0
 800dde0:	d004      	beq.n	800ddec <tcp_slowtmr+0x408>
 800dde2:	68fb      	ldr	r3, [r7, #12]
 800dde4:	f06f 010c 	mvn.w	r1, #12
 800dde8:	68b8      	ldr	r0, [r7, #8]
 800ddea:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 800ddec:	4b42      	ldr	r3, [pc, #264]	; (800def8 <tcp_slowtmr+0x514>)
 800ddee:	781b      	ldrb	r3, [r3, #0]
 800ddf0:	2b00      	cmp	r3, #0
 800ddf2:	d035      	beq.n	800de60 <tcp_slowtmr+0x47c>
        goto tcp_slowtmr_start;
 800ddf4:	e606      	b.n	800da04 <tcp_slowtmr+0x20>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 800ddf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ddf8:	623b      	str	r3, [r7, #32]
      pcb = pcb->next;
 800ddfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ddfc:	68db      	ldr	r3, [r3, #12]
 800ddfe:	627b      	str	r3, [r7, #36]	; 0x24

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 800de00:	6a3b      	ldr	r3, [r7, #32]
 800de02:	7edb      	ldrb	r3, [r3, #27]
 800de04:	3301      	adds	r3, #1
 800de06:	b2da      	uxtb	r2, r3
 800de08:	6a3b      	ldr	r3, [r7, #32]
 800de0a:	76da      	strb	r2, [r3, #27]
      if (prev->polltmr >= prev->pollinterval) {
 800de0c:	6a3b      	ldr	r3, [r7, #32]
 800de0e:	7eda      	ldrb	r2, [r3, #27]
 800de10:	6a3b      	ldr	r3, [r7, #32]
 800de12:	7f1b      	ldrb	r3, [r3, #28]
 800de14:	429a      	cmp	r2, r3
 800de16:	d323      	bcc.n	800de60 <tcp_slowtmr+0x47c>
        prev->polltmr = 0;
 800de18:	6a3b      	ldr	r3, [r7, #32]
 800de1a:	2200      	movs	r2, #0
 800de1c:	76da      	strb	r2, [r3, #27]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 800de1e:	4b36      	ldr	r3, [pc, #216]	; (800def8 <tcp_slowtmr+0x514>)
 800de20:	2200      	movs	r2, #0
 800de22:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 800de24:	6a3b      	ldr	r3, [r7, #32]
 800de26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800de2a:	2b00      	cmp	r3, #0
 800de2c:	d00a      	beq.n	800de44 <tcp_slowtmr+0x460>
 800de2e:	6a3b      	ldr	r3, [r7, #32]
 800de30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800de34:	6a3a      	ldr	r2, [r7, #32]
 800de36:	6912      	ldr	r2, [r2, #16]
 800de38:	6a39      	ldr	r1, [r7, #32]
 800de3a:	4610      	mov	r0, r2
 800de3c:	4798      	blx	r3
 800de3e:	4603      	mov	r3, r0
 800de40:	777b      	strb	r3, [r7, #29]
 800de42:	e001      	b.n	800de48 <tcp_slowtmr+0x464>
 800de44:	2300      	movs	r3, #0
 800de46:	777b      	strb	r3, [r7, #29]
        if (tcp_active_pcbs_changed) {
 800de48:	4b2b      	ldr	r3, [pc, #172]	; (800def8 <tcp_slowtmr+0x514>)
 800de4a:	781b      	ldrb	r3, [r3, #0]
 800de4c:	2b00      	cmp	r3, #0
 800de4e:	d000      	beq.n	800de52 <tcp_slowtmr+0x46e>
          goto tcp_slowtmr_start;
 800de50:	e5d8      	b.n	800da04 <tcp_slowtmr+0x20>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 800de52:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800de56:	2b00      	cmp	r3, #0
 800de58:	d102      	bne.n	800de60 <tcp_slowtmr+0x47c>
          tcp_output(prev);
 800de5a:	6a38      	ldr	r0, [r7, #32]
 800de5c:	f003 fda8 	bl	80119b0 <tcp_output>
  while (pcb != NULL) {
 800de60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de62:	2b00      	cmp	r3, #0
 800de64:	f47f add4 	bne.w	800da10 <tcp_slowtmr+0x2c>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 800de68:	2300      	movs	r3, #0
 800de6a:	623b      	str	r3, [r7, #32]
  pcb = tcp_tw_pcbs;
 800de6c:	4b23      	ldr	r3, [pc, #140]	; (800defc <tcp_slowtmr+0x518>)
 800de6e:	681b      	ldr	r3, [r3, #0]
 800de70:	627b      	str	r3, [r7, #36]	; 0x24
  while (pcb != NULL) {
 800de72:	e068      	b.n	800df46 <tcp_slowtmr+0x562>
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800de74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de76:	7d1b      	ldrb	r3, [r3, #20]
 800de78:	2b0a      	cmp	r3, #10
 800de7a:	d006      	beq.n	800de8a <tcp_slowtmr+0x4a6>
 800de7c:	4b1a      	ldr	r3, [pc, #104]	; (800dee8 <tcp_slowtmr+0x504>)
 800de7e:	f240 42bd 	movw	r2, #1213	; 0x4bd
 800de82:	491f      	ldr	r1, [pc, #124]	; (800df00 <tcp_slowtmr+0x51c>)
 800de84:	481a      	ldr	r0, [pc, #104]	; (800def0 <tcp_slowtmr+0x50c>)
 800de86:	f006 f9cd 	bl	8014224 <iprintf>
    pcb_remove = 0;
 800de8a:	2300      	movs	r3, #0
 800de8c:	77fb      	strb	r3, [r7, #31]

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800de8e:	4b12      	ldr	r3, [pc, #72]	; (800ded8 <tcp_slowtmr+0x4f4>)
 800de90:	681a      	ldr	r2, [r3, #0]
 800de92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de94:	6a1b      	ldr	r3, [r3, #32]
 800de96:	1ad3      	subs	r3, r2, r3
 800de98:	2bf0      	cmp	r3, #240	; 0xf0
 800de9a:	d902      	bls.n	800dea2 <tcp_slowtmr+0x4be>
      ++pcb_remove;
 800de9c:	7ffb      	ldrb	r3, [r7, #31]
 800de9e:	3301      	adds	r3, #1
 800dea0:	77fb      	strb	r3, [r7, #31]
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 800dea2:	7ffb      	ldrb	r3, [r7, #31]
 800dea4:	2b00      	cmp	r3, #0
 800dea6:	d049      	beq.n	800df3c <tcp_slowtmr+0x558>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 800dea8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800deaa:	f000 fb45 	bl	800e538 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 800deae:	6a3b      	ldr	r3, [r7, #32]
 800deb0:	2b00      	cmp	r3, #0
 800deb2:	d029      	beq.n	800df08 <tcp_slowtmr+0x524>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 800deb4:	4b11      	ldr	r3, [pc, #68]	; (800defc <tcp_slowtmr+0x518>)
 800deb6:	681b      	ldr	r3, [r3, #0]
 800deb8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800deba:	429a      	cmp	r2, r3
 800debc:	d106      	bne.n	800decc <tcp_slowtmr+0x4e8>
 800debe:	4b0a      	ldr	r3, [pc, #40]	; (800dee8 <tcp_slowtmr+0x504>)
 800dec0:	f240 42cb 	movw	r2, #1227	; 0x4cb
 800dec4:	490f      	ldr	r1, [pc, #60]	; (800df04 <tcp_slowtmr+0x520>)
 800dec6:	480a      	ldr	r0, [pc, #40]	; (800def0 <tcp_slowtmr+0x50c>)
 800dec8:	f006 f9ac 	bl	8014224 <iprintf>
        prev->next = pcb->next;
 800decc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dece:	68da      	ldr	r2, [r3, #12]
 800ded0:	6a3b      	ldr	r3, [r7, #32]
 800ded2:	60da      	str	r2, [r3, #12]
 800ded4:	e028      	b.n	800df28 <tcp_slowtmr+0x544>
 800ded6:	bf00      	nop
 800ded8:	2000bc60 	.word	0x2000bc60
 800dedc:	000124f8 	.word	0x000124f8
 800dee0:	10624dd3 	.word	0x10624dd3
 800dee4:	2000bc6c 	.word	0x2000bc6c
 800dee8:	08016488 	.word	0x08016488
 800deec:	080166fc 	.word	0x080166fc
 800def0:	08016500 	.word	0x08016500
 800def4:	08016728 	.word	0x08016728
 800def8:	2000bc74 	.word	0x2000bc74
 800defc:	2000bc70 	.word	0x2000bc70
 800df00:	08016754 	.word	0x08016754
 800df04:	08016784 	.word	0x08016784
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 800df08:	4b13      	ldr	r3, [pc, #76]	; (800df58 <tcp_slowtmr+0x574>)
 800df0a:	681b      	ldr	r3, [r3, #0]
 800df0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800df0e:	429a      	cmp	r2, r3
 800df10:	d006      	beq.n	800df20 <tcp_slowtmr+0x53c>
 800df12:	4b12      	ldr	r3, [pc, #72]	; (800df5c <tcp_slowtmr+0x578>)
 800df14:	f240 42cf 	movw	r2, #1231	; 0x4cf
 800df18:	4911      	ldr	r1, [pc, #68]	; (800df60 <tcp_slowtmr+0x57c>)
 800df1a:	4812      	ldr	r0, [pc, #72]	; (800df64 <tcp_slowtmr+0x580>)
 800df1c:	f006 f982 	bl	8014224 <iprintf>
        tcp_tw_pcbs = pcb->next;
 800df20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df22:	68db      	ldr	r3, [r3, #12]
 800df24:	4a0c      	ldr	r2, [pc, #48]	; (800df58 <tcp_slowtmr+0x574>)
 800df26:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 800df28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df2a:	61bb      	str	r3, [r7, #24]
      pcb = pcb->next;
 800df2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df2e:	68db      	ldr	r3, [r3, #12]
 800df30:	627b      	str	r3, [r7, #36]	; 0x24
      memp_free(MEMP_TCP_PCB, pcb2);
 800df32:	69b9      	ldr	r1, [r7, #24]
 800df34:	2001      	movs	r0, #1
 800df36:	f7fd ff6f 	bl	800be18 <memp_free>
 800df3a:	e004      	b.n	800df46 <tcp_slowtmr+0x562>
    } else {
      prev = pcb;
 800df3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df3e:	623b      	str	r3, [r7, #32]
      pcb = pcb->next;
 800df40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df42:	68db      	ldr	r3, [r3, #12]
 800df44:	627b      	str	r3, [r7, #36]	; 0x24
  while (pcb != NULL) {
 800df46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df48:	2b00      	cmp	r3, #0
 800df4a:	d193      	bne.n	800de74 <tcp_slowtmr+0x490>
    }
  }
}
 800df4c:	bf00      	nop
 800df4e:	bf00      	nop
 800df50:	3728      	adds	r7, #40	; 0x28
 800df52:	46bd      	mov	sp, r7
 800df54:	bdb0      	pop	{r4, r5, r7, pc}
 800df56:	bf00      	nop
 800df58:	2000bc70 	.word	0x2000bc70
 800df5c:	08016488 	.word	0x08016488
 800df60:	080167ac 	.word	0x080167ac
 800df64:	08016500 	.word	0x08016500

0800df68 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 800df68:	b580      	push	{r7, lr}
 800df6a:	b082      	sub	sp, #8
 800df6c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 800df6e:	4b2d      	ldr	r3, [pc, #180]	; (800e024 <tcp_fasttmr+0xbc>)
 800df70:	781b      	ldrb	r3, [r3, #0]
 800df72:	3301      	adds	r3, #1
 800df74:	b2da      	uxtb	r2, r3
 800df76:	4b2b      	ldr	r3, [pc, #172]	; (800e024 <tcp_fasttmr+0xbc>)
 800df78:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 800df7a:	4b2b      	ldr	r3, [pc, #172]	; (800e028 <tcp_fasttmr+0xc0>)
 800df7c:	681b      	ldr	r3, [r3, #0]
 800df7e:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800df80:	e048      	b.n	800e014 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	7f5a      	ldrb	r2, [r3, #29]
 800df86:	4b27      	ldr	r3, [pc, #156]	; (800e024 <tcp_fasttmr+0xbc>)
 800df88:	781b      	ldrb	r3, [r3, #0]
 800df8a:	429a      	cmp	r2, r3
 800df8c:	d03f      	beq.n	800e00e <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 800df8e:	4b25      	ldr	r3, [pc, #148]	; (800e024 <tcp_fasttmr+0xbc>)
 800df90:	781a      	ldrb	r2, [r3, #0]
 800df92:	687b      	ldr	r3, [r7, #4]
 800df94:	775a      	strb	r2, [r3, #29]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 800df96:	687b      	ldr	r3, [r7, #4]
 800df98:	7e9b      	ldrb	r3, [r3, #26]
 800df9a:	f003 0301 	and.w	r3, r3, #1
 800df9e:	2b00      	cmp	r3, #0
 800dfa0:	d010      	beq.n	800dfc4 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	7e9b      	ldrb	r3, [r3, #26]
 800dfa6:	f043 0302 	orr.w	r3, r3, #2
 800dfaa:	b2da      	uxtb	r2, r3
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	769a      	strb	r2, [r3, #26]
        tcp_output(pcb);
 800dfb0:	6878      	ldr	r0, [r7, #4]
 800dfb2:	f003 fcfd 	bl	80119b0 <tcp_output>
        pcb->flags &= ~(TF_ACK_DELAY | TF_ACK_NOW);
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	7e9b      	ldrb	r3, [r3, #26]
 800dfba:	f023 0303 	bic.w	r3, r3, #3
 800dfbe:	b2da      	uxtb	r2, r3
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	769a      	strb	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	7e9b      	ldrb	r3, [r3, #26]
 800dfc8:	f003 0308 	and.w	r3, r3, #8
 800dfcc:	2b00      	cmp	r3, #0
 800dfce:	d009      	beq.n	800dfe4 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        pcb->flags &= ~(TF_CLOSEPEND);
 800dfd0:	687b      	ldr	r3, [r7, #4]
 800dfd2:	7e9b      	ldrb	r3, [r3, #26]
 800dfd4:	f023 0308 	bic.w	r3, r3, #8
 800dfd8:	b2da      	uxtb	r2, r3
 800dfda:	687b      	ldr	r3, [r7, #4]
 800dfdc:	769a      	strb	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 800dfde:	6878      	ldr	r0, [r7, #4]
 800dfe0:	f7ff f988 	bl	800d2f4 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 800dfe4:	687b      	ldr	r3, [r7, #4]
 800dfe6:	68db      	ldr	r3, [r3, #12]
 800dfe8:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800dfee:	2b00      	cmp	r3, #0
 800dff0:	d00a      	beq.n	800e008 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 800dff2:	4b0e      	ldr	r3, [pc, #56]	; (800e02c <tcp_fasttmr+0xc4>)
 800dff4:	2200      	movs	r2, #0
 800dff6:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 800dff8:	6878      	ldr	r0, [r7, #4]
 800dffa:	f000 f819 	bl	800e030 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 800dffe:	4b0b      	ldr	r3, [pc, #44]	; (800e02c <tcp_fasttmr+0xc4>)
 800e000:	781b      	ldrb	r3, [r3, #0]
 800e002:	2b00      	cmp	r3, #0
 800e004:	d000      	beq.n	800e008 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 800e006:	e7b8      	b.n	800df7a <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 800e008:	683b      	ldr	r3, [r7, #0]
 800e00a:	607b      	str	r3, [r7, #4]
 800e00c:	e002      	b.n	800e014 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	68db      	ldr	r3, [r3, #12]
 800e012:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800e014:	687b      	ldr	r3, [r7, #4]
 800e016:	2b00      	cmp	r3, #0
 800e018:	d1b3      	bne.n	800df82 <tcp_fasttmr+0x1a>
    }
  }
}
 800e01a:	bf00      	nop
 800e01c:	bf00      	nop
 800e01e:	3708      	adds	r7, #8
 800e020:	46bd      	mov	sp, r7
 800e022:	bd80      	pop	{r7, pc}
 800e024:	2000bc76 	.word	0x2000bc76
 800e028:	2000bc6c 	.word	0x2000bc6c
 800e02c:	2000bc74 	.word	0x2000bc74

0800e030 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 800e030:	b590      	push	{r4, r7, lr}
 800e032:	b085      	sub	sp, #20
 800e034:	af00      	add	r7, sp, #0
 800e036:	6078      	str	r0, [r7, #4]
  struct pbuf *rest;
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e03c:	7b5b      	ldrb	r3, [r3, #13]
 800e03e:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e044:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 800e046:	687b      	ldr	r3, [r7, #4]
 800e048:	2200      	movs	r2, #0
 800e04a:	675a      	str	r2, [r3, #116]	; 0x74
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e052:	2b00      	cmp	r3, #0
 800e054:	d00b      	beq.n	800e06e <tcp_process_refused_data+0x3e>
 800e056:	687b      	ldr	r3, [r7, #4]
 800e058:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	6918      	ldr	r0, [r3, #16]
 800e060:	2300      	movs	r3, #0
 800e062:	68ba      	ldr	r2, [r7, #8]
 800e064:	6879      	ldr	r1, [r7, #4]
 800e066:	47a0      	blx	r4
 800e068:	4603      	mov	r3, r0
 800e06a:	73fb      	strb	r3, [r7, #15]
 800e06c:	e007      	b.n	800e07e <tcp_process_refused_data+0x4e>
 800e06e:	2300      	movs	r3, #0
 800e070:	68ba      	ldr	r2, [r7, #8]
 800e072:	6879      	ldr	r1, [r7, #4]
 800e074:	2000      	movs	r0, #0
 800e076:	f000 f88d 	bl	800e194 <tcp_recv_null>
 800e07a:	4603      	mov	r3, r0
 800e07c:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 800e07e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e082:	2b00      	cmp	r3, #0
 800e084:	d12a      	bne.n	800e0dc <tcp_process_refused_data+0xac>
      /* did refused_data include a FIN? */
      if (refused_flags & PBUF_FLAG_TCP_FIN
 800e086:	7bbb      	ldrb	r3, [r7, #14]
 800e088:	f003 0320 	and.w	r3, r3, #32
 800e08c:	2b00      	cmp	r3, #0
 800e08e:	d033      	beq.n	800e0f8 <tcp_process_refused_data+0xc8>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800e090:	687b      	ldr	r3, [r7, #4]
 800e092:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800e094:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 800e098:	d005      	beq.n	800e0a6 <tcp_process_refused_data+0x76>
          pcb->rcv_wnd++;
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800e09e:	3301      	adds	r3, #1
 800e0a0:	b29a      	uxth	r2, r3
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e0ac:	2b00      	cmp	r3, #0
 800e0ae:	d00b      	beq.n	800e0c8 <tcp_process_refused_data+0x98>
 800e0b0:	687b      	ldr	r3, [r7, #4]
 800e0b2:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 800e0b6:	687b      	ldr	r3, [r7, #4]
 800e0b8:	6918      	ldr	r0, [r3, #16]
 800e0ba:	2300      	movs	r3, #0
 800e0bc:	2200      	movs	r2, #0
 800e0be:	6879      	ldr	r1, [r7, #4]
 800e0c0:	47a0      	blx	r4
 800e0c2:	4603      	mov	r3, r0
 800e0c4:	73fb      	strb	r3, [r7, #15]
 800e0c6:	e001      	b.n	800e0cc <tcp_process_refused_data+0x9c>
 800e0c8:	2300      	movs	r3, #0
 800e0ca:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 800e0cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e0d0:	f113 0f0d 	cmn.w	r3, #13
 800e0d4:	d110      	bne.n	800e0f8 <tcp_process_refused_data+0xc8>
          return ERR_ABRT;
 800e0d6:	f06f 030c 	mvn.w	r3, #12
 800e0da:	e00e      	b.n	800e0fa <tcp_process_refused_data+0xca>
        }
      }
    } else if (err == ERR_ABRT) {
 800e0dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e0e0:	f113 0f0d 	cmn.w	r3, #13
 800e0e4:	d102      	bne.n	800e0ec <tcp_process_refused_data+0xbc>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 800e0e6:	f06f 030c 	mvn.w	r3, #12
 800e0ea:	e006      	b.n	800e0fa <tcp_process_refused_data+0xca>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	68ba      	ldr	r2, [r7, #8]
 800e0f0:	675a      	str	r2, [r3, #116]	; 0x74
      return ERR_INPROGRESS;
 800e0f2:	f06f 0304 	mvn.w	r3, #4
 800e0f6:	e000      	b.n	800e0fa <tcp_process_refused_data+0xca>
    }
  }
  return ERR_OK;
 800e0f8:	2300      	movs	r3, #0
}
 800e0fa:	4618      	mov	r0, r3
 800e0fc:	3714      	adds	r7, #20
 800e0fe:	46bd      	mov	sp, r7
 800e100:	bd90      	pop	{r4, r7, pc}

0800e102 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 800e102:	b580      	push	{r7, lr}
 800e104:	b084      	sub	sp, #16
 800e106:	af00      	add	r7, sp, #0
 800e108:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 800e10a:	e007      	b.n	800e11c <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	681b      	ldr	r3, [r3, #0]
 800e110:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 800e112:	6878      	ldr	r0, [r7, #4]
 800e114:	f000 f80a 	bl	800e12c <tcp_seg_free>
    seg = next;
 800e118:	68fb      	ldr	r3, [r7, #12]
 800e11a:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 800e11c:	687b      	ldr	r3, [r7, #4]
 800e11e:	2b00      	cmp	r3, #0
 800e120:	d1f4      	bne.n	800e10c <tcp_segs_free+0xa>
  }
}
 800e122:	bf00      	nop
 800e124:	bf00      	nop
 800e126:	3710      	adds	r7, #16
 800e128:	46bd      	mov	sp, r7
 800e12a:	bd80      	pop	{r7, pc}

0800e12c <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 800e12c:	b580      	push	{r7, lr}
 800e12e:	b082      	sub	sp, #8
 800e130:	af00      	add	r7, sp, #0
 800e132:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 800e134:	687b      	ldr	r3, [r7, #4]
 800e136:	2b00      	cmp	r3, #0
 800e138:	d00c      	beq.n	800e154 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 800e13a:	687b      	ldr	r3, [r7, #4]
 800e13c:	685b      	ldr	r3, [r3, #4]
 800e13e:	2b00      	cmp	r3, #0
 800e140:	d004      	beq.n	800e14c <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 800e142:	687b      	ldr	r3, [r7, #4]
 800e144:	685b      	ldr	r3, [r3, #4]
 800e146:	4618      	mov	r0, r3
 800e148:	f7fe fbfe 	bl	800c948 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 800e14c:	6879      	ldr	r1, [r7, #4]
 800e14e:	2003      	movs	r0, #3
 800e150:	f7fd fe62 	bl	800be18 <memp_free>
  }
}
 800e154:	bf00      	nop
 800e156:	3708      	adds	r7, #8
 800e158:	46bd      	mov	sp, r7
 800e15a:	bd80      	pop	{r7, pc}

0800e15c <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 800e15c:	b580      	push	{r7, lr}
 800e15e:	b084      	sub	sp, #16
 800e160:	af00      	add	r7, sp, #0
 800e162:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 800e164:	2003      	movs	r0, #3
 800e166:	f7fd fe05 	bl	800bd74 <memp_malloc>
 800e16a:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 800e16c:	68fb      	ldr	r3, [r7, #12]
 800e16e:	2b00      	cmp	r3, #0
 800e170:	d101      	bne.n	800e176 <tcp_seg_copy+0x1a>
    return NULL;
 800e172:	2300      	movs	r3, #0
 800e174:	e00a      	b.n	800e18c <tcp_seg_copy+0x30>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 800e176:	2210      	movs	r2, #16
 800e178:	6879      	ldr	r1, [r7, #4]
 800e17a:	68f8      	ldr	r0, [r7, #12]
 800e17c:	f006 f971 	bl	8014462 <memcpy>
  pbuf_ref(cseg->p);
 800e180:	68fb      	ldr	r3, [r7, #12]
 800e182:	685b      	ldr	r3, [r3, #4]
 800e184:	4618      	mov	r0, r3
 800e186:	f7fe fc8f 	bl	800caa8 <pbuf_ref>
  return cseg;
 800e18a:	68fb      	ldr	r3, [r7, #12]
}
 800e18c:	4618      	mov	r0, r3
 800e18e:	3710      	adds	r7, #16
 800e190:	46bd      	mov	sp, r7
 800e192:	bd80      	pop	{r7, pc}

0800e194 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800e194:	b580      	push	{r7, lr}
 800e196:	b084      	sub	sp, #16
 800e198:	af00      	add	r7, sp, #0
 800e19a:	60f8      	str	r0, [r7, #12]
 800e19c:	60b9      	str	r1, [r7, #8]
 800e19e:	607a      	str	r2, [r7, #4]
 800e1a0:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);
  if (p != NULL) {
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	2b00      	cmp	r3, #0
 800e1a6:	d009      	beq.n	800e1bc <tcp_recv_null+0x28>
    tcp_recved(pcb, p->tot_len);
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	891b      	ldrh	r3, [r3, #8]
 800e1ac:	4619      	mov	r1, r3
 800e1ae:	68b8      	ldr	r0, [r7, #8]
 800e1b0:	f7ff fb7a 	bl	800d8a8 <tcp_recved>
    pbuf_free(p);
 800e1b4:	6878      	ldr	r0, [r7, #4]
 800e1b6:	f7fe fbc7 	bl	800c948 <pbuf_free>
 800e1ba:	e008      	b.n	800e1ce <tcp_recv_null+0x3a>
  } else if (err == ERR_OK) {
 800e1bc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e1c0:	2b00      	cmp	r3, #0
 800e1c2:	d104      	bne.n	800e1ce <tcp_recv_null+0x3a>
    return tcp_close(pcb);
 800e1c4:	68b8      	ldr	r0, [r7, #8]
 800e1c6:	f7ff f8ff 	bl	800d3c8 <tcp_close>
 800e1ca:	4603      	mov	r3, r0
 800e1cc:	e000      	b.n	800e1d0 <tcp_recv_null+0x3c>
  }
  return ERR_OK;
 800e1ce:	2300      	movs	r3, #0
}
 800e1d0:	4618      	mov	r0, r3
 800e1d2:	3710      	adds	r7, #16
 800e1d4:	46bd      	mov	sp, r7
 800e1d6:	bd80      	pop	{r7, pc}

0800e1d8 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 800e1d8:	b580      	push	{r7, lr}
 800e1da:	b086      	sub	sp, #24
 800e1dc:	af00      	add	r7, sp, #0
 800e1de:	4603      	mov	r3, r0
 800e1e0:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 800e1e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e1e6:	2b00      	cmp	r3, #0
 800e1e8:	db01      	blt.n	800e1ee <tcp_kill_prio+0x16>
 800e1ea:	79fb      	ldrb	r3, [r7, #7]
 800e1ec:	e000      	b.n	800e1f0 <tcp_kill_prio+0x18>
 800e1ee:	237f      	movs	r3, #127	; 0x7f
 800e1f0:	72fb      	strb	r3, [r7, #11]

  /* We kill the oldest active connection that has lower priority than prio. */
  inactivity = 0;
 800e1f2:	2300      	movs	r3, #0
 800e1f4:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800e1f6:	2300      	movs	r3, #0
 800e1f8:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800e1fa:	4b16      	ldr	r3, [pc, #88]	; (800e254 <tcp_kill_prio+0x7c>)
 800e1fc:	681b      	ldr	r3, [r3, #0]
 800e1fe:	617b      	str	r3, [r7, #20]
 800e200:	e01a      	b.n	800e238 <tcp_kill_prio+0x60>
    if (pcb->prio <= mprio &&
 800e202:	697b      	ldr	r3, [r7, #20]
 800e204:	7d5b      	ldrb	r3, [r3, #21]
 800e206:	7afa      	ldrb	r2, [r7, #11]
 800e208:	429a      	cmp	r2, r3
 800e20a:	d312      	bcc.n	800e232 <tcp_kill_prio+0x5a>
       (u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800e20c:	4b12      	ldr	r3, [pc, #72]	; (800e258 <tcp_kill_prio+0x80>)
 800e20e:	681a      	ldr	r2, [r3, #0]
 800e210:	697b      	ldr	r3, [r7, #20]
 800e212:	6a1b      	ldr	r3, [r3, #32]
 800e214:	1ad3      	subs	r3, r2, r3
    if (pcb->prio <= mprio &&
 800e216:	68fa      	ldr	r2, [r7, #12]
 800e218:	429a      	cmp	r2, r3
 800e21a:	d80a      	bhi.n	800e232 <tcp_kill_prio+0x5a>
      inactivity = tcp_ticks - pcb->tmr;
 800e21c:	4b0e      	ldr	r3, [pc, #56]	; (800e258 <tcp_kill_prio+0x80>)
 800e21e:	681a      	ldr	r2, [r3, #0]
 800e220:	697b      	ldr	r3, [r7, #20]
 800e222:	6a1b      	ldr	r3, [r3, #32]
 800e224:	1ad3      	subs	r3, r2, r3
 800e226:	60fb      	str	r3, [r7, #12]
      inactive = pcb;
 800e228:	697b      	ldr	r3, [r7, #20]
 800e22a:	613b      	str	r3, [r7, #16]
      mprio = pcb->prio;
 800e22c:	697b      	ldr	r3, [r7, #20]
 800e22e:	7d5b      	ldrb	r3, [r3, #21]
 800e230:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800e232:	697b      	ldr	r3, [r7, #20]
 800e234:	68db      	ldr	r3, [r3, #12]
 800e236:	617b      	str	r3, [r7, #20]
 800e238:	697b      	ldr	r3, [r7, #20]
 800e23a:	2b00      	cmp	r3, #0
 800e23c:	d1e1      	bne.n	800e202 <tcp_kill_prio+0x2a>
    }
  }
  if (inactive != NULL) {
 800e23e:	693b      	ldr	r3, [r7, #16]
 800e240:	2b00      	cmp	r3, #0
 800e242:	d002      	beq.n	800e24a <tcp_kill_prio+0x72>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
           (void *)inactive, inactivity));
    tcp_abort(inactive);
 800e244:	6938      	ldr	r0, [r7, #16]
 800e246:	f7ff f989 	bl	800d55c <tcp_abort>
  }
}
 800e24a:	bf00      	nop
 800e24c:	3718      	adds	r7, #24
 800e24e:	46bd      	mov	sp, r7
 800e250:	bd80      	pop	{r7, pc}
 800e252:	bf00      	nop
 800e254:	2000bc6c 	.word	0x2000bc6c
 800e258:	2000bc60 	.word	0x2000bc60

0800e25c <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 800e25c:	b580      	push	{r7, lr}
 800e25e:	b086      	sub	sp, #24
 800e260:	af00      	add	r7, sp, #0
 800e262:	4603      	mov	r3, r0
 800e264:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 800e266:	79fb      	ldrb	r3, [r7, #7]
 800e268:	2b08      	cmp	r3, #8
 800e26a:	d009      	beq.n	800e280 <tcp_kill_state+0x24>
 800e26c:	79fb      	ldrb	r3, [r7, #7]
 800e26e:	2b09      	cmp	r3, #9
 800e270:	d006      	beq.n	800e280 <tcp_kill_state+0x24>
 800e272:	4b1a      	ldr	r3, [pc, #104]	; (800e2dc <tcp_kill_state+0x80>)
 800e274:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800e278:	4919      	ldr	r1, [pc, #100]	; (800e2e0 <tcp_kill_state+0x84>)
 800e27a:	481a      	ldr	r0, [pc, #104]	; (800e2e4 <tcp_kill_state+0x88>)
 800e27c:	f005 ffd2 	bl	8014224 <iprintf>

  inactivity = 0;
 800e280:	2300      	movs	r3, #0
 800e282:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800e284:	2300      	movs	r3, #0
 800e286:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800e288:	4b17      	ldr	r3, [pc, #92]	; (800e2e8 <tcp_kill_state+0x8c>)
 800e28a:	681b      	ldr	r3, [r3, #0]
 800e28c:	617b      	str	r3, [r7, #20]
 800e28e:	e017      	b.n	800e2c0 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 800e290:	697b      	ldr	r3, [r7, #20]
 800e292:	7d1b      	ldrb	r3, [r3, #20]
 800e294:	79fa      	ldrb	r2, [r7, #7]
 800e296:	429a      	cmp	r2, r3
 800e298:	d10f      	bne.n	800e2ba <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800e29a:	4b14      	ldr	r3, [pc, #80]	; (800e2ec <tcp_kill_state+0x90>)
 800e29c:	681a      	ldr	r2, [r3, #0]
 800e29e:	697b      	ldr	r3, [r7, #20]
 800e2a0:	6a1b      	ldr	r3, [r3, #32]
 800e2a2:	1ad3      	subs	r3, r2, r3
 800e2a4:	68fa      	ldr	r2, [r7, #12]
 800e2a6:	429a      	cmp	r2, r3
 800e2a8:	d807      	bhi.n	800e2ba <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 800e2aa:	4b10      	ldr	r3, [pc, #64]	; (800e2ec <tcp_kill_state+0x90>)
 800e2ac:	681a      	ldr	r2, [r3, #0]
 800e2ae:	697b      	ldr	r3, [r7, #20]
 800e2b0:	6a1b      	ldr	r3, [r3, #32]
 800e2b2:	1ad3      	subs	r3, r2, r3
 800e2b4:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 800e2b6:	697b      	ldr	r3, [r7, #20]
 800e2b8:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800e2ba:	697b      	ldr	r3, [r7, #20]
 800e2bc:	68db      	ldr	r3, [r3, #12]
 800e2be:	617b      	str	r3, [r7, #20]
 800e2c0:	697b      	ldr	r3, [r7, #20]
 800e2c2:	2b00      	cmp	r3, #0
 800e2c4:	d1e4      	bne.n	800e290 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 800e2c6:	693b      	ldr	r3, [r7, #16]
 800e2c8:	2b00      	cmp	r3, #0
 800e2ca:	d003      	beq.n	800e2d4 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
           tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 800e2cc:	2100      	movs	r1, #0
 800e2ce:	6938      	ldr	r0, [r7, #16]
 800e2d0:	f7ff f892 	bl	800d3f8 <tcp_abandon>
  }
}
 800e2d4:	bf00      	nop
 800e2d6:	3718      	adds	r7, #24
 800e2d8:	46bd      	mov	sp, r7
 800e2da:	bd80      	pop	{r7, pc}
 800e2dc:	08016488 	.word	0x08016488
 800e2e0:	080167d4 	.word	0x080167d4
 800e2e4:	08016500 	.word	0x08016500
 800e2e8:	2000bc6c 	.word	0x2000bc6c
 800e2ec:	2000bc60 	.word	0x2000bc60

0800e2f0 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 800e2f0:	b580      	push	{r7, lr}
 800e2f2:	b084      	sub	sp, #16
 800e2f4:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 800e2f6:	2300      	movs	r3, #0
 800e2f8:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 800e2fa:	2300      	movs	r3, #0
 800e2fc:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800e2fe:	4b12      	ldr	r3, [pc, #72]	; (800e348 <tcp_kill_timewait+0x58>)
 800e300:	681b      	ldr	r3, [r3, #0]
 800e302:	60fb      	str	r3, [r7, #12]
 800e304:	e012      	b.n	800e32c <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800e306:	4b11      	ldr	r3, [pc, #68]	; (800e34c <tcp_kill_timewait+0x5c>)
 800e308:	681a      	ldr	r2, [r3, #0]
 800e30a:	68fb      	ldr	r3, [r7, #12]
 800e30c:	6a1b      	ldr	r3, [r3, #32]
 800e30e:	1ad3      	subs	r3, r2, r3
 800e310:	687a      	ldr	r2, [r7, #4]
 800e312:	429a      	cmp	r2, r3
 800e314:	d807      	bhi.n	800e326 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 800e316:	4b0d      	ldr	r3, [pc, #52]	; (800e34c <tcp_kill_timewait+0x5c>)
 800e318:	681a      	ldr	r2, [r3, #0]
 800e31a:	68fb      	ldr	r3, [r7, #12]
 800e31c:	6a1b      	ldr	r3, [r3, #32]
 800e31e:	1ad3      	subs	r3, r2, r3
 800e320:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 800e322:	68fb      	ldr	r3, [r7, #12]
 800e324:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800e326:	68fb      	ldr	r3, [r7, #12]
 800e328:	68db      	ldr	r3, [r3, #12]
 800e32a:	60fb      	str	r3, [r7, #12]
 800e32c:	68fb      	ldr	r3, [r7, #12]
 800e32e:	2b00      	cmp	r3, #0
 800e330:	d1e9      	bne.n	800e306 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 800e332:	68bb      	ldr	r3, [r7, #8]
 800e334:	2b00      	cmp	r3, #0
 800e336:	d002      	beq.n	800e33e <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
           (void *)inactive, inactivity));
    tcp_abort(inactive);
 800e338:	68b8      	ldr	r0, [r7, #8]
 800e33a:	f7ff f90f 	bl	800d55c <tcp_abort>
  }
}
 800e33e:	bf00      	nop
 800e340:	3710      	adds	r7, #16
 800e342:	46bd      	mov	sp, r7
 800e344:	bd80      	pop	{r7, pc}
 800e346:	bf00      	nop
 800e348:	2000bc70 	.word	0x2000bc70
 800e34c:	2000bc60 	.word	0x2000bc60

0800e350 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 800e350:	b580      	push	{r7, lr}
 800e352:	b084      	sub	sp, #16
 800e354:	af00      	add	r7, sp, #0
 800e356:	4603      	mov	r3, r0
 800e358:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800e35a:	2001      	movs	r0, #1
 800e35c:	f7fd fd0a 	bl	800bd74 <memp_malloc>
 800e360:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 800e362:	68fb      	ldr	r3, [r7, #12]
 800e364:	2b00      	cmp	r3, #0
 800e366:	d124      	bne.n	800e3b2 <tcp_alloc+0x62>
    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 800e368:	f7ff ffc2 	bl	800e2f0 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800e36c:	2001      	movs	r0, #1
 800e36e:	f7fd fd01 	bl	800bd74 <memp_malloc>
 800e372:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 800e374:	68fb      	ldr	r3, [r7, #12]
 800e376:	2b00      	cmp	r3, #0
 800e378:	d11b      	bne.n	800e3b2 <tcp_alloc+0x62>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 800e37a:	2009      	movs	r0, #9
 800e37c:	f7ff ff6e 	bl	800e25c <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800e380:	2001      	movs	r0, #1
 800e382:	f7fd fcf7 	bl	800bd74 <memp_malloc>
 800e386:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 800e388:	68fb      	ldr	r3, [r7, #12]
 800e38a:	2b00      	cmp	r3, #0
 800e38c:	d111      	bne.n	800e3b2 <tcp_alloc+0x62>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 800e38e:	2008      	movs	r0, #8
 800e390:	f7ff ff64 	bl	800e25c <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800e394:	2001      	movs	r0, #1
 800e396:	f7fd fced 	bl	800bd74 <memp_malloc>
 800e39a:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 800e39c:	68fb      	ldr	r3, [r7, #12]
 800e39e:	2b00      	cmp	r3, #0
 800e3a0:	d107      	bne.n	800e3b2 <tcp_alloc+0x62>
          /* Try killing active connections with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 800e3a2:	79fb      	ldrb	r3, [r7, #7]
 800e3a4:	4618      	mov	r0, r3
 800e3a6:	f7ff ff17 	bl	800e1d8 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800e3aa:	2001      	movs	r0, #1
 800e3ac:	f7fd fce2 	bl	800bd74 <memp_malloc>
 800e3b0:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 800e3b2:	68fb      	ldr	r3, [r7, #12]
 800e3b4:	2b00      	cmp	r3, #0
 800e3b6:	d03f      	beq.n	800e438 <tcp_alloc+0xe8>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 800e3b8:	2298      	movs	r2, #152	; 0x98
 800e3ba:	2100      	movs	r1, #0
 800e3bc:	68f8      	ldr	r0, [r7, #12]
 800e3be:	f005 ff96 	bl	80142ee <memset>
    pcb->prio = prio;
 800e3c2:	68fb      	ldr	r3, [r7, #12]
 800e3c4:	79fa      	ldrb	r2, [r7, #7]
 800e3c6:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 800e3c8:	68fb      	ldr	r3, [r7, #12]
 800e3ca:	f44f 6286 	mov.w	r2, #1072	; 0x430
 800e3ce:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800e3d2:	68fb      	ldr	r3, [r7, #12]
 800e3d4:	f44f 6206 	mov.w	r2, #2144	; 0x860
 800e3d8:	855a      	strh	r2, [r3, #42]	; 0x2a
 800e3da:	68fb      	ldr	r3, [r7, #12]
 800e3dc:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800e3de:	68fb      	ldr	r3, [r7, #12]
 800e3e0:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 800e3e2:	68fb      	ldr	r3, [r7, #12]
 800e3e4:	22ff      	movs	r2, #255	; 0xff
 800e3e6:	729a      	strb	r2, [r3, #10]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 800e3e8:	68fb      	ldr	r3, [r7, #12]
 800e3ea:	f44f 7206 	mov.w	r2, #536	; 0x218
 800e3ee:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 800e3f0:	68fb      	ldr	r3, [r7, #12]
 800e3f2:	2206      	movs	r2, #6
 800e3f4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 800e3f8:	68fb      	ldr	r3, [r7, #12]
 800e3fa:	2206      	movs	r2, #6
 800e3fc:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 800e3fe:	68fb      	ldr	r3, [r7, #12]
 800e400:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800e404:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 800e406:	68fb      	ldr	r3, [r7, #12]
 800e408:	2201      	movs	r2, #1
 800e40a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 800e40e:	4b0d      	ldr	r3, [pc, #52]	; (800e444 <tcp_alloc+0xf4>)
 800e410:	681a      	ldr	r2, [r3, #0]
 800e412:	68fb      	ldr	r3, [r7, #12]
 800e414:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 800e416:	4b0c      	ldr	r3, [pc, #48]	; (800e448 <tcp_alloc+0xf8>)
 800e418:	781a      	ldrb	r2, [r3, #0]
 800e41a:	68fb      	ldr	r3, [r7, #12]
 800e41c:	775a      	strb	r2, [r3, #29]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 800e41e:	68fb      	ldr	r3, [r7, #12]
 800e420:	f44f 6286 	mov.w	r2, #1072	; 0x430
 800e424:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 800e428:	68fb      	ldr	r3, [r7, #12]
 800e42a:	4a08      	ldr	r2, [pc, #32]	; (800e44c <tcp_alloc+0xfc>)
 800e42c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 800e430:	68fb      	ldr	r3, [r7, #12]
 800e432:	4a07      	ldr	r2, [pc, #28]	; (800e450 <tcp_alloc+0x100>)
 800e434:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 800e438:	68fb      	ldr	r3, [r7, #12]
}
 800e43a:	4618      	mov	r0, r3
 800e43c:	3710      	adds	r7, #16
 800e43e:	46bd      	mov	sp, r7
 800e440:	bd80      	pop	{r7, pc}
 800e442:	bf00      	nop
 800e444:	2000bc60 	.word	0x2000bc60
 800e448:	2000bc76 	.word	0x2000bc76
 800e44c:	0800e195 	.word	0x0800e195
 800e450:	006ddd00 	.word	0x006ddd00

0800e454 <tcp_new>:
 *
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new(void)
{
 800e454:	b580      	push	{r7, lr}
 800e456:	af00      	add	r7, sp, #0
  return tcp_alloc(TCP_PRIO_NORMAL);
 800e458:	2040      	movs	r0, #64	; 0x40
 800e45a:	f7ff ff79 	bl	800e350 <tcp_alloc>
 800e45e:	4603      	mov	r3, r0
}
 800e460:	4618      	mov	r0, r3
 800e462:	bd80      	pop	{r7, pc}

0800e464 <tcp_arg>:
 * @param pcb tcp_pcb to set the callback argument
 * @param arg void pointer argument to pass to callback functions
 */
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
 800e464:	b480      	push	{r7}
 800e466:	b083      	sub	sp, #12
 800e468:	af00      	add	r7, sp, #0
 800e46a:	6078      	str	r0, [r7, #4]
 800e46c:	6039      	str	r1, [r7, #0]
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	2b00      	cmp	r3, #0
 800e472:	d002      	beq.n	800e47a <tcp_arg+0x16>
    pcb->callback_arg = arg;
 800e474:	687b      	ldr	r3, [r7, #4]
 800e476:	683a      	ldr	r2, [r7, #0]
 800e478:	611a      	str	r2, [r3, #16]
  }
}
 800e47a:	bf00      	nop
 800e47c:	370c      	adds	r7, #12
 800e47e:	46bd      	mov	sp, r7
 800e480:	bc80      	pop	{r7}
 800e482:	4770      	bx	lr

0800e484 <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 800e484:	b580      	push	{r7, lr}
 800e486:	b082      	sub	sp, #8
 800e488:	af00      	add	r7, sp, #0
 800e48a:	6078      	str	r0, [r7, #4]
 800e48c:	6039      	str	r1, [r7, #0]
  if (pcb != NULL) {
 800e48e:	687b      	ldr	r3, [r7, #4]
 800e490:	2b00      	cmp	r3, #0
 800e492:	d00e      	beq.n	800e4b2 <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 800e494:	687b      	ldr	r3, [r7, #4]
 800e496:	7d1b      	ldrb	r3, [r3, #20]
 800e498:	2b01      	cmp	r3, #1
 800e49a:	d106      	bne.n	800e4aa <tcp_recv+0x26>
 800e49c:	4b07      	ldr	r3, [pc, #28]	; (800e4bc <tcp_recv+0x38>)
 800e49e:	f240 62bb 	movw	r2, #1723	; 0x6bb
 800e4a2:	4907      	ldr	r1, [pc, #28]	; (800e4c0 <tcp_recv+0x3c>)
 800e4a4:	4807      	ldr	r0, [pc, #28]	; (800e4c4 <tcp_recv+0x40>)
 800e4a6:	f005 febd 	bl	8014224 <iprintf>
    pcb->recv = recv;
 800e4aa:	687b      	ldr	r3, [r7, #4]
 800e4ac:	683a      	ldr	r2, [r7, #0]
 800e4ae:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  }
}
 800e4b2:	bf00      	nop
 800e4b4:	3708      	adds	r7, #8
 800e4b6:	46bd      	mov	sp, r7
 800e4b8:	bd80      	pop	{r7, pc}
 800e4ba:	bf00      	nop
 800e4bc:	08016488 	.word	0x08016488
 800e4c0:	080167e4 	.word	0x080167e4
 800e4c4:	08016500 	.word	0x08016500

0800e4c8 <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 800e4c8:	b580      	push	{r7, lr}
 800e4ca:	b082      	sub	sp, #8
 800e4cc:	af00      	add	r7, sp, #0
 800e4ce:	6078      	str	r0, [r7, #4]
 800e4d0:	6039      	str	r1, [r7, #0]
  if (pcb != NULL) {
 800e4d2:	687b      	ldr	r3, [r7, #4]
 800e4d4:	2b00      	cmp	r3, #0
 800e4d6:	d00e      	beq.n	800e4f6 <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 800e4d8:	687b      	ldr	r3, [r7, #4]
 800e4da:	7d1b      	ldrb	r3, [r3, #20]
 800e4dc:	2b01      	cmp	r3, #1
 800e4de:	d106      	bne.n	800e4ee <tcp_err+0x26>
 800e4e0:	4b07      	ldr	r3, [pc, #28]	; (800e500 <tcp_err+0x38>)
 800e4e2:	f44f 62dc 	mov.w	r2, #1760	; 0x6e0
 800e4e6:	4907      	ldr	r1, [pc, #28]	; (800e504 <tcp_err+0x3c>)
 800e4e8:	4807      	ldr	r0, [pc, #28]	; (800e508 <tcp_err+0x40>)
 800e4ea:	f005 fe9b 	bl	8014224 <iprintf>
    pcb->errf = err;
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	683a      	ldr	r2, [r7, #0]
 800e4f2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  }
}
 800e4f6:	bf00      	nop
 800e4f8:	3708      	adds	r7, #8
 800e4fa:	46bd      	mov	sp, r7
 800e4fc:	bd80      	pop	{r7, pc}
 800e4fe:	bf00      	nop
 800e500:	08016488 	.word	0x08016488
 800e504:	08016834 	.word	0x08016834
 800e508:	08016500 	.word	0x08016500

0800e50c <tcp_accept>:
 * @param accept callback function to call for this pcb when LISTENing
 *        connection has been connected to another host
 */
void
tcp_accept(struct tcp_pcb *pcb, tcp_accept_fn accept)
{
 800e50c:	b480      	push	{r7}
 800e50e:	b085      	sub	sp, #20
 800e510:	af00      	add	r7, sp, #0
 800e512:	6078      	str	r0, [r7, #4]
 800e514:	6039      	str	r1, [r7, #0]
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 800e516:	687b      	ldr	r3, [r7, #4]
 800e518:	2b00      	cmp	r3, #0
 800e51a:	d008      	beq.n	800e52e <tcp_accept+0x22>
 800e51c:	687b      	ldr	r3, [r7, #4]
 800e51e:	7d1b      	ldrb	r3, [r3, #20]
 800e520:	2b01      	cmp	r3, #1
 800e522:	d104      	bne.n	800e52e <tcp_accept+0x22>
    struct tcp_pcb_listen *lpcb = (struct tcp_pcb_listen*)pcb;
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	60fb      	str	r3, [r7, #12]
    lpcb->accept = accept;
 800e528:	68fb      	ldr	r3, [r7, #12]
 800e52a:	683a      	ldr	r2, [r7, #0]
 800e52c:	619a      	str	r2, [r3, #24]
  }
}
 800e52e:	bf00      	nop
 800e530:	3714      	adds	r7, #20
 800e532:	46bd      	mov	sp, r7
 800e534:	bc80      	pop	{r7}
 800e536:	4770      	bx	lr

0800e538 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 800e538:	b580      	push	{r7, lr}
 800e53a:	b082      	sub	sp, #8
 800e53c:	af00      	add	r7, sp, #0
 800e53e:	6078      	str	r0, [r7, #4]
  if (pcb->state != CLOSED &&
 800e540:	687b      	ldr	r3, [r7, #4]
 800e542:	7d1b      	ldrb	r3, [r3, #20]
 800e544:	2b00      	cmp	r3, #0
 800e546:	d034      	beq.n	800e5b2 <tcp_pcb_purge+0x7a>
     pcb->state != TIME_WAIT &&
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 800e54c:	2b0a      	cmp	r3, #10
 800e54e:	d030      	beq.n	800e5b2 <tcp_pcb_purge+0x7a>
     pcb->state != LISTEN) {
 800e550:	687b      	ldr	r3, [r7, #4]
 800e552:	7d1b      	ldrb	r3, [r3, #20]
     pcb->state != TIME_WAIT &&
 800e554:	2b01      	cmp	r3, #1
 800e556:	d02c      	beq.n	800e5b2 <tcp_pcb_purge+0x7a>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 800e558:	687b      	ldr	r3, [r7, #4]
 800e55a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e55c:	2b00      	cmp	r3, #0
 800e55e:	d007      	beq.n	800e570 <tcp_pcb_purge+0x38>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e564:	4618      	mov	r0, r3
 800e566:	f7fe f9ef 	bl	800c948 <pbuf_free>
      pcb->refused_data = NULL;
 800e56a:	687b      	ldr	r3, [r7, #4]
 800e56c:	2200      	movs	r2, #0
 800e56e:	675a      	str	r2, [r3, #116]	; 0x74
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
    }
    tcp_segs_free(pcb->ooseq);
 800e570:	687b      	ldr	r3, [r7, #4]
 800e572:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e574:	4618      	mov	r0, r3
 800e576:	f7ff fdc4 	bl	800e102 <tcp_segs_free>
    pcb->ooseq = NULL;
 800e57a:	687b      	ldr	r3, [r7, #4]
 800e57c:	2200      	movs	r2, #0
 800e57e:	671a      	str	r2, [r3, #112]	; 0x70
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 800e580:	687b      	ldr	r3, [r7, #4]
 800e582:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800e586:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 800e588:	687b      	ldr	r3, [r7, #4]
 800e58a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800e58c:	4618      	mov	r0, r3
 800e58e:	f7ff fdb8 	bl	800e102 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 800e592:	687b      	ldr	r3, [r7, #4]
 800e594:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e596:	4618      	mov	r0, r3
 800e598:	f7ff fdb3 	bl	800e102 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 800e59c:	687b      	ldr	r3, [r7, #4]
 800e59e:	2200      	movs	r2, #0
 800e5a0:	669a      	str	r2, [r3, #104]	; 0x68
 800e5a2:	687b      	ldr	r3, [r7, #4]
 800e5a4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800e5a6:	687b      	ldr	r3, [r7, #4]
 800e5a8:	66da      	str	r2, [r3, #108]	; 0x6c
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	2200      	movs	r2, #0
 800e5ae:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
#endif /* TCP_OVERSIZE */
  }
}
 800e5b2:	bf00      	nop
 800e5b4:	3708      	adds	r7, #8
 800e5b6:	46bd      	mov	sp, r7
 800e5b8:	bd80      	pop	{r7, pc}
	...

0800e5bc <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 800e5bc:	b580      	push	{r7, lr}
 800e5be:	b084      	sub	sp, #16
 800e5c0:	af00      	add	r7, sp, #0
 800e5c2:	6078      	str	r0, [r7, #4]
 800e5c4:	6039      	str	r1, [r7, #0]
  TCP_RMV(pcblist, pcb);
 800e5c6:	687b      	ldr	r3, [r7, #4]
 800e5c8:	681b      	ldr	r3, [r3, #0]
 800e5ca:	683a      	ldr	r2, [r7, #0]
 800e5cc:	429a      	cmp	r2, r3
 800e5ce:	d105      	bne.n	800e5dc <tcp_pcb_remove+0x20>
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	681b      	ldr	r3, [r3, #0]
 800e5d4:	68da      	ldr	r2, [r3, #12]
 800e5d6:	687b      	ldr	r3, [r7, #4]
 800e5d8:	601a      	str	r2, [r3, #0]
 800e5da:	e013      	b.n	800e604 <tcp_pcb_remove+0x48>
 800e5dc:	687b      	ldr	r3, [r7, #4]
 800e5de:	681b      	ldr	r3, [r3, #0]
 800e5e0:	60fb      	str	r3, [r7, #12]
 800e5e2:	e00c      	b.n	800e5fe <tcp_pcb_remove+0x42>
 800e5e4:	68fb      	ldr	r3, [r7, #12]
 800e5e6:	68db      	ldr	r3, [r3, #12]
 800e5e8:	683a      	ldr	r2, [r7, #0]
 800e5ea:	429a      	cmp	r2, r3
 800e5ec:	d104      	bne.n	800e5f8 <tcp_pcb_remove+0x3c>
 800e5ee:	683b      	ldr	r3, [r7, #0]
 800e5f0:	68da      	ldr	r2, [r3, #12]
 800e5f2:	68fb      	ldr	r3, [r7, #12]
 800e5f4:	60da      	str	r2, [r3, #12]
 800e5f6:	e005      	b.n	800e604 <tcp_pcb_remove+0x48>
 800e5f8:	68fb      	ldr	r3, [r7, #12]
 800e5fa:	68db      	ldr	r3, [r3, #12]
 800e5fc:	60fb      	str	r3, [r7, #12]
 800e5fe:	68fb      	ldr	r3, [r7, #12]
 800e600:	2b00      	cmp	r3, #0
 800e602:	d1ef      	bne.n	800e5e4 <tcp_pcb_remove+0x28>
 800e604:	683b      	ldr	r3, [r7, #0]
 800e606:	2200      	movs	r2, #0
 800e608:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 800e60a:	6838      	ldr	r0, [r7, #0]
 800e60c:	f7ff ff94 	bl	800e538 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if (pcb->state != TIME_WAIT &&
 800e610:	683b      	ldr	r3, [r7, #0]
 800e612:	7d1b      	ldrb	r3, [r3, #20]
 800e614:	2b0a      	cmp	r3, #10
 800e616:	d013      	beq.n	800e640 <tcp_pcb_remove+0x84>
     pcb->state != LISTEN &&
 800e618:	683b      	ldr	r3, [r7, #0]
 800e61a:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != TIME_WAIT &&
 800e61c:	2b01      	cmp	r3, #1
 800e61e:	d00f      	beq.n	800e640 <tcp_pcb_remove+0x84>
     pcb->flags & TF_ACK_DELAY) {
 800e620:	683b      	ldr	r3, [r7, #0]
 800e622:	7e9b      	ldrb	r3, [r3, #26]
 800e624:	f003 0301 	and.w	r3, r3, #1
     pcb->state != LISTEN &&
 800e628:	2b00      	cmp	r3, #0
 800e62a:	d009      	beq.n	800e640 <tcp_pcb_remove+0x84>
    pcb->flags |= TF_ACK_NOW;
 800e62c:	683b      	ldr	r3, [r7, #0]
 800e62e:	7e9b      	ldrb	r3, [r3, #26]
 800e630:	f043 0302 	orr.w	r3, r3, #2
 800e634:	b2da      	uxtb	r2, r3
 800e636:	683b      	ldr	r3, [r7, #0]
 800e638:	769a      	strb	r2, [r3, #26]
    tcp_output(pcb);
 800e63a:	6838      	ldr	r0, [r7, #0]
 800e63c:	f003 f9b8 	bl	80119b0 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 800e640:	683b      	ldr	r3, [r7, #0]
 800e642:	7d1b      	ldrb	r3, [r3, #20]
 800e644:	2b01      	cmp	r3, #1
 800e646:	d020      	beq.n	800e68a <tcp_pcb_remove+0xce>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 800e648:	683b      	ldr	r3, [r7, #0]
 800e64a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800e64c:	2b00      	cmp	r3, #0
 800e64e:	d006      	beq.n	800e65e <tcp_pcb_remove+0xa2>
 800e650:	4b13      	ldr	r3, [pc, #76]	; (800e6a0 <tcp_pcb_remove+0xe4>)
 800e652:	f240 7253 	movw	r2, #1875	; 0x753
 800e656:	4913      	ldr	r1, [pc, #76]	; (800e6a4 <tcp_pcb_remove+0xe8>)
 800e658:	4813      	ldr	r0, [pc, #76]	; (800e6a8 <tcp_pcb_remove+0xec>)
 800e65a:	f005 fde3 	bl	8014224 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 800e65e:	683b      	ldr	r3, [r7, #0]
 800e660:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e662:	2b00      	cmp	r3, #0
 800e664:	d006      	beq.n	800e674 <tcp_pcb_remove+0xb8>
 800e666:	4b0e      	ldr	r3, [pc, #56]	; (800e6a0 <tcp_pcb_remove+0xe4>)
 800e668:	f240 7254 	movw	r2, #1876	; 0x754
 800e66c:	490f      	ldr	r1, [pc, #60]	; (800e6ac <tcp_pcb_remove+0xf0>)
 800e66e:	480e      	ldr	r0, [pc, #56]	; (800e6a8 <tcp_pcb_remove+0xec>)
 800e670:	f005 fdd8 	bl	8014224 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 800e674:	683b      	ldr	r3, [r7, #0]
 800e676:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e678:	2b00      	cmp	r3, #0
 800e67a:	d006      	beq.n	800e68a <tcp_pcb_remove+0xce>
 800e67c:	4b08      	ldr	r3, [pc, #32]	; (800e6a0 <tcp_pcb_remove+0xe4>)
 800e67e:	f240 7256 	movw	r2, #1878	; 0x756
 800e682:	490b      	ldr	r1, [pc, #44]	; (800e6b0 <tcp_pcb_remove+0xf4>)
 800e684:	4808      	ldr	r0, [pc, #32]	; (800e6a8 <tcp_pcb_remove+0xec>)
 800e686:	f005 fdcd 	bl	8014224 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 800e68a:	683b      	ldr	r3, [r7, #0]
 800e68c:	2200      	movs	r2, #0
 800e68e:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 800e690:	683b      	ldr	r3, [r7, #0]
 800e692:	2200      	movs	r2, #0
 800e694:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 800e696:	bf00      	nop
 800e698:	3710      	adds	r7, #16
 800e69a:	46bd      	mov	sp, r7
 800e69c:	bd80      	pop	{r7, pc}
 800e69e:	bf00      	nop
 800e6a0:	08016488 	.word	0x08016488
 800e6a4:	0801687c 	.word	0x0801687c
 800e6a8:	08016500 	.word	0x08016500
 800e6ac:	08016894 	.word	0x08016894
 800e6b0:	080168b0 	.word	0x080168b0

0800e6b4 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 800e6b4:	b480      	push	{r7}
 800e6b6:	b083      	sub	sp, #12
 800e6b8:	af00      	add	r7, sp, #0
 800e6ba:	6078      	str	r0, [r7, #4]
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 800e6bc:	4b06      	ldr	r3, [pc, #24]	; (800e6d8 <tcp_next_iss+0x24>)
 800e6be:	681a      	ldr	r2, [r3, #0]
 800e6c0:	4b06      	ldr	r3, [pc, #24]	; (800e6dc <tcp_next_iss+0x28>)
 800e6c2:	681b      	ldr	r3, [r3, #0]
 800e6c4:	4413      	add	r3, r2
 800e6c6:	4a04      	ldr	r2, [pc, #16]	; (800e6d8 <tcp_next_iss+0x24>)
 800e6c8:	6013      	str	r3, [r2, #0]
  return iss;
 800e6ca:	4b03      	ldr	r3, [pc, #12]	; (800e6d8 <tcp_next_iss+0x24>)
 800e6cc:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 800e6ce:	4618      	mov	r0, r3
 800e6d0:	370c      	adds	r7, #12
 800e6d2:	46bd      	mov	sp, r7
 800e6d4:	bc80      	pop	{r7}
 800e6d6:	4770      	bx	lr
 800e6d8:	20000014 	.word	0x20000014
 800e6dc:	2000bc60 	.word	0x2000bc60

0800e6e0 <tcp_eff_send_mss_impl>:
tcp_eff_send_mss_impl(u16_t sendmss, const ip_addr_t *dest
#if LWIP_IPV6 || LWIP_IPV4_SRC_ROUTING
                     , const ip_addr_t *src
#endif /* LWIP_IPV6 || LWIP_IPV4_SRC_ROUTING */
                     )
{
 800e6e0:	b580      	push	{r7, lr}
 800e6e2:	b084      	sub	sp, #16
 800e6e4:	af00      	add	r7, sp, #0
 800e6e6:	4603      	mov	r3, r0
 800e6e8:	6039      	str	r1, [r7, #0]
 800e6ea:	80fb      	strh	r3, [r7, #6]
  u16_t mss_s;
  struct netif *outif;
  s16_t mtu;

  outif = ip_route(src, dest);
 800e6ec:	6838      	ldr	r0, [r7, #0]
 800e6ee:	f7fb ff09 	bl	800a504 <ip4_route>
 800e6f2:	60f8      	str	r0, [r7, #12]
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 800e6f4:	68fb      	ldr	r3, [r7, #12]
 800e6f6:	2b00      	cmp	r3, #0
 800e6f8:	d101      	bne.n	800e6fe <tcp_eff_send_mss_impl+0x1e>
      return sendmss;
 800e6fa:	88fb      	ldrh	r3, [r7, #6]
 800e6fc:	e010      	b.n	800e720 <tcp_eff_send_mss_impl+0x40>
    }
    mtu = outif->mtu;
 800e6fe:	68fb      	ldr	r3, [r7, #12]
 800e700:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800e702:	817b      	strh	r3, [r7, #10]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 800e704:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800e708:	2b00      	cmp	r3, #0
 800e70a:	d008      	beq.n	800e71e <tcp_eff_send_mss_impl+0x3e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      mss_s = mtu - IP_HLEN - TCP_HLEN;
 800e70c:	897b      	ldrh	r3, [r7, #10]
 800e70e:	3b28      	subs	r3, #40	; 0x28
 800e710:	813b      	strh	r3, [r7, #8]
#endif /* LWIP_IPV4 */
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 800e712:	893a      	ldrh	r2, [r7, #8]
 800e714:	88fb      	ldrh	r3, [r7, #6]
 800e716:	4293      	cmp	r3, r2
 800e718:	bf28      	it	cs
 800e71a:	4613      	movcs	r3, r2
 800e71c:	80fb      	strh	r3, [r7, #6]
  }
  return sendmss;
 800e71e:	88fb      	ldrh	r3, [r7, #6]
}
 800e720:	4618      	mov	r0, r3
 800e722:	3710      	adds	r7, #16
 800e724:	46bd      	mov	sp, r7
 800e726:	bd80      	pop	{r7, pc}

0800e728 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t* old_addr, struct tcp_pcb* pcb_list)
{
 800e728:	b580      	push	{r7, lr}
 800e72a:	b084      	sub	sp, #16
 800e72c:	af00      	add	r7, sp, #0
 800e72e:	6078      	str	r0, [r7, #4]
 800e730:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 800e732:	683b      	ldr	r3, [r7, #0]
 800e734:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 800e736:	e011      	b.n	800e75c <tcp_netif_ip_addr_changed_pcblist+0x34>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 800e738:	68fb      	ldr	r3, [r7, #12]
 800e73a:	681a      	ldr	r2, [r3, #0]
 800e73c:	687b      	ldr	r3, [r7, #4]
 800e73e:	681b      	ldr	r3, [r3, #0]
 800e740:	429a      	cmp	r2, r3
 800e742:	d108      	bne.n	800e756 <tcp_netif_ip_addr_changed_pcblist+0x2e>
      /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
      && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
      ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 800e744:	68fb      	ldr	r3, [r7, #12]
 800e746:	68db      	ldr	r3, [r3, #12]
 800e748:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 800e74a:	68f8      	ldr	r0, [r7, #12]
 800e74c:	f7fe ff06 	bl	800d55c <tcp_abort>
      pcb = next;
 800e750:	68bb      	ldr	r3, [r7, #8]
 800e752:	60fb      	str	r3, [r7, #12]
 800e754:	e002      	b.n	800e75c <tcp_netif_ip_addr_changed_pcblist+0x34>
    } else {
      pcb = pcb->next;
 800e756:	68fb      	ldr	r3, [r7, #12]
 800e758:	68db      	ldr	r3, [r3, #12]
 800e75a:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 800e75c:	68fb      	ldr	r3, [r7, #12]
 800e75e:	2b00      	cmp	r3, #0
 800e760:	d1ea      	bne.n	800e738 <tcp_netif_ip_addr_changed_pcblist+0x10>
    }
  }
}
 800e762:	bf00      	nop
 800e764:	bf00      	nop
 800e766:	3710      	adds	r7, #16
 800e768:	46bd      	mov	sp, r7
 800e76a:	bd80      	pop	{r7, pc}

0800e76c <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t* old_addr, const ip_addr_t* new_addr)
{
 800e76c:	b580      	push	{r7, lr}
 800e76e:	b084      	sub	sp, #16
 800e770:	af00      	add	r7, sp, #0
 800e772:	6078      	str	r0, [r7, #4]
 800e774:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb, *next;

  if (!ip_addr_isany(old_addr)) {
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	2b00      	cmp	r3, #0
 800e77a:	d02c      	beq.n	800e7d6 <tcp_netif_ip_addr_changed+0x6a>
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	681b      	ldr	r3, [r3, #0]
 800e780:	2b00      	cmp	r3, #0
 800e782:	d028      	beq.n	800e7d6 <tcp_netif_ip_addr_changed+0x6a>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 800e784:	4b16      	ldr	r3, [pc, #88]	; (800e7e0 <tcp_netif_ip_addr_changed+0x74>)
 800e786:	681b      	ldr	r3, [r3, #0]
 800e788:	4619      	mov	r1, r3
 800e78a:	6878      	ldr	r0, [r7, #4]
 800e78c:	f7ff ffcc 	bl	800e728 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 800e790:	4b14      	ldr	r3, [pc, #80]	; (800e7e4 <tcp_netif_ip_addr_changed+0x78>)
 800e792:	681b      	ldr	r3, [r3, #0]
 800e794:	4619      	mov	r1, r3
 800e796:	6878      	ldr	r0, [r7, #4]
 800e798:	f7ff ffc6 	bl	800e728 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 800e79c:	683b      	ldr	r3, [r7, #0]
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	d019      	beq.n	800e7d6 <tcp_netif_ip_addr_changed+0x6a>
 800e7a2:	683b      	ldr	r3, [r7, #0]
 800e7a4:	681b      	ldr	r3, [r3, #0]
 800e7a6:	2b00      	cmp	r3, #0
 800e7a8:	d015      	beq.n	800e7d6 <tcp_netif_ip_addr_changed+0x6a>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = next) {
 800e7aa:	4b0f      	ldr	r3, [pc, #60]	; (800e7e8 <tcp_netif_ip_addr_changed+0x7c>)
 800e7ac:	681b      	ldr	r3, [r3, #0]
 800e7ae:	60fb      	str	r3, [r7, #12]
 800e7b0:	e00e      	b.n	800e7d0 <tcp_netif_ip_addr_changed+0x64>
        next = lpcb->next;
 800e7b2:	68fb      	ldr	r3, [r7, #12]
 800e7b4:	68db      	ldr	r3, [r3, #12]
 800e7b6:	60bb      	str	r3, [r7, #8]
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 800e7b8:	68fb      	ldr	r3, [r7, #12]
 800e7ba:	681a      	ldr	r2, [r3, #0]
 800e7bc:	687b      	ldr	r3, [r7, #4]
 800e7be:	681b      	ldr	r3, [r3, #0]
 800e7c0:	429a      	cmp	r2, r3
 800e7c2:	d103      	bne.n	800e7cc <tcp_netif_ip_addr_changed+0x60>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 800e7c4:	683b      	ldr	r3, [r7, #0]
 800e7c6:	681a      	ldr	r2, [r3, #0]
 800e7c8:	68fb      	ldr	r3, [r7, #12]
 800e7ca:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = next) {
 800e7cc:	68bb      	ldr	r3, [r7, #8]
 800e7ce:	60fb      	str	r3, [r7, #12]
 800e7d0:	68fb      	ldr	r3, [r7, #12]
 800e7d2:	2b00      	cmp	r3, #0
 800e7d4:	d1ed      	bne.n	800e7b2 <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 800e7d6:	bf00      	nop
 800e7d8:	3710      	adds	r7, #16
 800e7da:	46bd      	mov	sp, r7
 800e7dc:	bd80      	pop	{r7, pc}
 800e7de:	bf00      	nop
 800e7e0:	2000bc6c 	.word	0x2000bc6c
 800e7e4:	2000bc64 	.word	0x2000bc64
 800e7e8:	2000bc68 	.word	0x2000bc68

0800e7ec <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 800e7ec:	b590      	push	{r4, r7, lr}
 800e7ee:	b08b      	sub	sp, #44	; 0x2c
 800e7f0:	af02      	add	r7, sp, #8
 800e7f2:	6078      	str	r0, [r7, #4]
 800e7f4:	6039      	str	r1, [r7, #0]
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 800e7f6:	687b      	ldr	r3, [r7, #4]
 800e7f8:	685b      	ldr	r3, [r3, #4]
 800e7fa:	4a82      	ldr	r2, [pc, #520]	; (800ea04 <tcp_input+0x218>)
 800e7fc:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 800e7fe:	687b      	ldr	r3, [r7, #4]
 800e800:	895b      	ldrh	r3, [r3, #10]
 800e802:	2b13      	cmp	r3, #19
 800e804:	f240 8398 	bls.w	800ef38 <tcp_input+0x74c>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800e808:	4b7f      	ldr	r3, [pc, #508]	; (800ea08 <tcp_input+0x21c>)
 800e80a:	695b      	ldr	r3, [r3, #20]
 800e80c:	4a7e      	ldr	r2, [pc, #504]	; (800ea08 <tcp_input+0x21c>)
 800e80e:	6812      	ldr	r2, [r2, #0]
 800e810:	4611      	mov	r1, r2
 800e812:	4618      	mov	r0, r3
 800e814:	f7fc f8f2 	bl	800a9fc <ip4_addr_isbroadcast_u32>
 800e818:	4603      	mov	r3, r0
 800e81a:	2b00      	cmp	r3, #0
 800e81c:	f040 838e 	bne.w	800ef3c <tcp_input+0x750>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 800e820:	4b79      	ldr	r3, [pc, #484]	; (800ea08 <tcp_input+0x21c>)
 800e822:	695b      	ldr	r3, [r3, #20]
 800e824:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800e828:	2be0      	cmp	r3, #224	; 0xe0
 800e82a:	f000 8387 	beq.w	800ef3c <tcp_input+0x750>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN(tcphdr) * 4;
 800e82e:	4b75      	ldr	r3, [pc, #468]	; (800ea04 <tcp_input+0x218>)
 800e830:	681b      	ldr	r3, [r3, #0]
 800e832:	899b      	ldrh	r3, [r3, #12]
 800e834:	b29b      	uxth	r3, r3
 800e836:	4618      	mov	r0, r3
 800e838:	f7fa fcd6 	bl	80091e8 <lwip_htons>
 800e83c:	4603      	mov	r3, r0
 800e83e:	0b1b      	lsrs	r3, r3, #12
 800e840:	b29b      	uxth	r3, r3
 800e842:	b2db      	uxtb	r3, r3
 800e844:	009b      	lsls	r3, r3, #2
 800e846:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 800e848:	7cbb      	ldrb	r3, [r7, #18]
 800e84a:	2b13      	cmp	r3, #19
 800e84c:	f240 8378 	bls.w	800ef40 <tcp_input+0x754>
 800e850:	7cbb      	ldrb	r3, [r7, #18]
 800e852:	b29a      	uxth	r2, r3
 800e854:	687b      	ldr	r3, [r7, #4]
 800e856:	891b      	ldrh	r3, [r3, #8]
 800e858:	429a      	cmp	r2, r3
 800e85a:	f200 8371 	bhi.w	800ef40 <tcp_input+0x754>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = hdrlen_bytes - TCP_HLEN;
 800e85e:	7cbb      	ldrb	r3, [r7, #18]
 800e860:	b29b      	uxth	r3, r3
 800e862:	3b14      	subs	r3, #20
 800e864:	b29a      	uxth	r2, r3
 800e866:	4b69      	ldr	r3, [pc, #420]	; (800ea0c <tcp_input+0x220>)
 800e868:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 800e86a:	4b69      	ldr	r3, [pc, #420]	; (800ea10 <tcp_input+0x224>)
 800e86c:	2200      	movs	r2, #0
 800e86e:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 800e870:	687b      	ldr	r3, [r7, #4]
 800e872:	895a      	ldrh	r2, [r3, #10]
 800e874:	7cbb      	ldrb	r3, [r7, #18]
 800e876:	b29b      	uxth	r3, r3
 800e878:	429a      	cmp	r2, r3
 800e87a:	d30d      	bcc.n	800e898 <tcp_input+0xac>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 800e87c:	4b63      	ldr	r3, [pc, #396]	; (800ea0c <tcp_input+0x220>)
 800e87e:	881a      	ldrh	r2, [r3, #0]
 800e880:	4b64      	ldr	r3, [pc, #400]	; (800ea14 <tcp_input+0x228>)
 800e882:	801a      	strh	r2, [r3, #0]
    pbuf_header(p, -(s16_t)hdrlen_bytes); /* cannot fail */
 800e884:	7cbb      	ldrb	r3, [r7, #18]
 800e886:	b29b      	uxth	r3, r3
 800e888:	425b      	negs	r3, r3
 800e88a:	b29b      	uxth	r3, r3
 800e88c:	b21b      	sxth	r3, r3
 800e88e:	4619      	mov	r1, r3
 800e890:	6878      	ldr	r0, [r7, #4]
 800e892:	f7fe f835 	bl	800c900 <pbuf_header>
 800e896:	e055      	b.n	800e944 <tcp_input+0x158>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	681b      	ldr	r3, [r3, #0]
 800e89c:	2b00      	cmp	r3, #0
 800e89e:	d105      	bne.n	800e8ac <tcp_input+0xc0>
 800e8a0:	4b5d      	ldr	r3, [pc, #372]	; (800ea18 <tcp_input+0x22c>)
 800e8a2:	22b2      	movs	r2, #178	; 0xb2
 800e8a4:	495d      	ldr	r1, [pc, #372]	; (800ea1c <tcp_input+0x230>)
 800e8a6:	485e      	ldr	r0, [pc, #376]	; (800ea20 <tcp_input+0x234>)
 800e8a8:	f005 fcbc 	bl	8014224 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_header(p, -TCP_HLEN);
 800e8ac:	f06f 0113 	mvn.w	r1, #19
 800e8b0:	6878      	ldr	r0, [r7, #4]
 800e8b2:	f7fe f825 	bl	800c900 <pbuf_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 800e8b6:	687b      	ldr	r3, [r7, #4]
 800e8b8:	895a      	ldrh	r2, [r3, #10]
 800e8ba:	4b56      	ldr	r3, [pc, #344]	; (800ea14 <tcp_input+0x228>)
 800e8bc:	801a      	strh	r2, [r3, #0]
    opt2len = tcphdr_optlen - tcphdr_opt1len;
 800e8be:	4b53      	ldr	r3, [pc, #332]	; (800ea0c <tcp_input+0x220>)
 800e8c0:	881a      	ldrh	r2, [r3, #0]
 800e8c2:	4b54      	ldr	r3, [pc, #336]	; (800ea14 <tcp_input+0x228>)
 800e8c4:	881b      	ldrh	r3, [r3, #0]
 800e8c6:	1ad3      	subs	r3, r2, r3
 800e8c8:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_header(p, -(s16_t)tcphdr_opt1len);
 800e8ca:	4b52      	ldr	r3, [pc, #328]	; (800ea14 <tcp_input+0x228>)
 800e8cc:	881b      	ldrh	r3, [r3, #0]
 800e8ce:	425b      	negs	r3, r3
 800e8d0:	b29b      	uxth	r3, r3
 800e8d2:	b21b      	sxth	r3, r3
 800e8d4:	4619      	mov	r1, r3
 800e8d6:	6878      	ldr	r0, [r7, #4]
 800e8d8:	f7fe f812 	bl	800c900 <pbuf_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 800e8dc:	687b      	ldr	r3, [r7, #4]
 800e8de:	681b      	ldr	r3, [r3, #0]
 800e8e0:	895b      	ldrh	r3, [r3, #10]
 800e8e2:	8a3a      	ldrh	r2, [r7, #16]
 800e8e4:	429a      	cmp	r2, r3
 800e8e6:	f200 832d 	bhi.w	800ef44 <tcp_input+0x758>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t*)p->next->payload;
 800e8ea:	687b      	ldr	r3, [r7, #4]
 800e8ec:	681b      	ldr	r3, [r3, #0]
 800e8ee:	685b      	ldr	r3, [r3, #4]
 800e8f0:	4a47      	ldr	r2, [pc, #284]	; (800ea10 <tcp_input+0x224>)
 800e8f2:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_header(p->next, -(s16_t)opt2len);
 800e8f4:	687b      	ldr	r3, [r7, #4]
 800e8f6:	681a      	ldr	r2, [r3, #0]
 800e8f8:	8a3b      	ldrh	r3, [r7, #16]
 800e8fa:	425b      	negs	r3, r3
 800e8fc:	b29b      	uxth	r3, r3
 800e8fe:	b21b      	sxth	r3, r3
 800e900:	4619      	mov	r1, r3
 800e902:	4610      	mov	r0, r2
 800e904:	f7fd fffc 	bl	800c900 <pbuf_header>
    p->tot_len -= opt2len;
 800e908:	687b      	ldr	r3, [r7, #4]
 800e90a:	891a      	ldrh	r2, [r3, #8]
 800e90c:	8a3b      	ldrh	r3, [r7, #16]
 800e90e:	1ad3      	subs	r3, r2, r3
 800e910:	b29a      	uxth	r2, r3
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 800e916:	687b      	ldr	r3, [r7, #4]
 800e918:	895b      	ldrh	r3, [r3, #10]
 800e91a:	2b00      	cmp	r3, #0
 800e91c:	d005      	beq.n	800e92a <tcp_input+0x13e>
 800e91e:	4b3e      	ldr	r3, [pc, #248]	; (800ea18 <tcp_input+0x22c>)
 800e920:	22cf      	movs	r2, #207	; 0xcf
 800e922:	4940      	ldr	r1, [pc, #256]	; (800ea24 <tcp_input+0x238>)
 800e924:	483e      	ldr	r0, [pc, #248]	; (800ea20 <tcp_input+0x234>)
 800e926:	f005 fc7d 	bl	8014224 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	891a      	ldrh	r2, [r3, #8]
 800e92e:	687b      	ldr	r3, [r7, #4]
 800e930:	681b      	ldr	r3, [r3, #0]
 800e932:	891b      	ldrh	r3, [r3, #8]
 800e934:	429a      	cmp	r2, r3
 800e936:	d005      	beq.n	800e944 <tcp_input+0x158>
 800e938:	4b37      	ldr	r3, [pc, #220]	; (800ea18 <tcp_input+0x22c>)
 800e93a:	22d0      	movs	r2, #208	; 0xd0
 800e93c:	493a      	ldr	r1, [pc, #232]	; (800ea28 <tcp_input+0x23c>)
 800e93e:	4838      	ldr	r0, [pc, #224]	; (800ea20 <tcp_input+0x234>)
 800e940:	f005 fc70 	bl	8014224 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 800e944:	4b2f      	ldr	r3, [pc, #188]	; (800ea04 <tcp_input+0x218>)
 800e946:	681b      	ldr	r3, [r3, #0]
 800e948:	881b      	ldrh	r3, [r3, #0]
 800e94a:	b29b      	uxth	r3, r3
 800e94c:	4a2d      	ldr	r2, [pc, #180]	; (800ea04 <tcp_input+0x218>)
 800e94e:	6814      	ldr	r4, [r2, #0]
 800e950:	4618      	mov	r0, r3
 800e952:	f7fa fc49 	bl	80091e8 <lwip_htons>
 800e956:	4603      	mov	r3, r0
 800e958:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 800e95a:	4b2a      	ldr	r3, [pc, #168]	; (800ea04 <tcp_input+0x218>)
 800e95c:	681b      	ldr	r3, [r3, #0]
 800e95e:	885b      	ldrh	r3, [r3, #2]
 800e960:	b29b      	uxth	r3, r3
 800e962:	4a28      	ldr	r2, [pc, #160]	; (800ea04 <tcp_input+0x218>)
 800e964:	6814      	ldr	r4, [r2, #0]
 800e966:	4618      	mov	r0, r3
 800e968:	f7fa fc3e 	bl	80091e8 <lwip_htons>
 800e96c:	4603      	mov	r3, r0
 800e96e:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 800e970:	4b24      	ldr	r3, [pc, #144]	; (800ea04 <tcp_input+0x218>)
 800e972:	681b      	ldr	r3, [r3, #0]
 800e974:	685b      	ldr	r3, [r3, #4]
 800e976:	4a23      	ldr	r2, [pc, #140]	; (800ea04 <tcp_input+0x218>)
 800e978:	6814      	ldr	r4, [r2, #0]
 800e97a:	4618      	mov	r0, r3
 800e97c:	f7fa fc41 	bl	8009202 <lwip_htonl>
 800e980:	4603      	mov	r3, r0
 800e982:	6063      	str	r3, [r4, #4]
 800e984:	6863      	ldr	r3, [r4, #4]
 800e986:	4a29      	ldr	r2, [pc, #164]	; (800ea2c <tcp_input+0x240>)
 800e988:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800e98a:	4b1e      	ldr	r3, [pc, #120]	; (800ea04 <tcp_input+0x218>)
 800e98c:	681b      	ldr	r3, [r3, #0]
 800e98e:	689b      	ldr	r3, [r3, #8]
 800e990:	4a1c      	ldr	r2, [pc, #112]	; (800ea04 <tcp_input+0x218>)
 800e992:	6814      	ldr	r4, [r2, #0]
 800e994:	4618      	mov	r0, r3
 800e996:	f7fa fc34 	bl	8009202 <lwip_htonl>
 800e99a:	4603      	mov	r3, r0
 800e99c:	60a3      	str	r3, [r4, #8]
 800e99e:	68a3      	ldr	r3, [r4, #8]
 800e9a0:	4a23      	ldr	r2, [pc, #140]	; (800ea30 <tcp_input+0x244>)
 800e9a2:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 800e9a4:	4b17      	ldr	r3, [pc, #92]	; (800ea04 <tcp_input+0x218>)
 800e9a6:	681b      	ldr	r3, [r3, #0]
 800e9a8:	89db      	ldrh	r3, [r3, #14]
 800e9aa:	b29b      	uxth	r3, r3
 800e9ac:	4a15      	ldr	r2, [pc, #84]	; (800ea04 <tcp_input+0x218>)
 800e9ae:	6814      	ldr	r4, [r2, #0]
 800e9b0:	4618      	mov	r0, r3
 800e9b2:	f7fa fc19 	bl	80091e8 <lwip_htons>
 800e9b6:	4603      	mov	r3, r0
 800e9b8:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 800e9ba:	4b12      	ldr	r3, [pc, #72]	; (800ea04 <tcp_input+0x218>)
 800e9bc:	681b      	ldr	r3, [r3, #0]
 800e9be:	899b      	ldrh	r3, [r3, #12]
 800e9c0:	b29b      	uxth	r3, r3
 800e9c2:	4618      	mov	r0, r3
 800e9c4:	f7fa fc10 	bl	80091e8 <lwip_htons>
 800e9c8:	4603      	mov	r3, r0
 800e9ca:	b2db      	uxtb	r3, r3
 800e9cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e9d0:	b2da      	uxtb	r2, r3
 800e9d2:	4b18      	ldr	r3, [pc, #96]	; (800ea34 <tcp_input+0x248>)
 800e9d4:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len + ((flags & (TCP_FIN | TCP_SYN)) ? 1 : 0);
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	891a      	ldrh	r2, [r3, #8]
 800e9da:	4b16      	ldr	r3, [pc, #88]	; (800ea34 <tcp_input+0x248>)
 800e9dc:	781b      	ldrb	r3, [r3, #0]
 800e9de:	f003 0303 	and.w	r3, r3, #3
 800e9e2:	2b00      	cmp	r3, #0
 800e9e4:	bf14      	ite	ne
 800e9e6:	2301      	movne	r3, #1
 800e9e8:	2300      	moveq	r3, #0
 800e9ea:	b2db      	uxtb	r3, r3
 800e9ec:	b29b      	uxth	r3, r3
 800e9ee:	4413      	add	r3, r2
 800e9f0:	b29a      	uxth	r2, r3
 800e9f2:	4b11      	ldr	r3, [pc, #68]	; (800ea38 <tcp_input+0x24c>)
 800e9f4:	801a      	strh	r2, [r3, #0]

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 800e9f6:	2300      	movs	r3, #0
 800e9f8:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800e9fa:	4b10      	ldr	r3, [pc, #64]	; (800ea3c <tcp_input+0x250>)
 800e9fc:	681b      	ldr	r3, [r3, #0]
 800e9fe:	61fb      	str	r3, [r7, #28]
 800ea00:	e082      	b.n	800eb08 <tcp_input+0x31c>
 800ea02:	bf00      	nop
 800ea04:	2000bc88 	.word	0x2000bc88
 800ea08:	20008500 	.word	0x20008500
 800ea0c:	2000bc8c 	.word	0x2000bc8c
 800ea10:	2000bc90 	.word	0x2000bc90
 800ea14:	2000bc8e 	.word	0x2000bc8e
 800ea18:	080168c8 	.word	0x080168c8
 800ea1c:	08016938 	.word	0x08016938
 800ea20:	08016948 	.word	0x08016948
 800ea24:	08016970 	.word	0x08016970
 800ea28:	0801697c 	.word	0x0801697c
 800ea2c:	2000bc98 	.word	0x2000bc98
 800ea30:	2000bc9c 	.word	0x2000bc9c
 800ea34:	2000bca4 	.word	0x2000bca4
 800ea38:	2000bca2 	.word	0x2000bca2
 800ea3c:	2000bc6c 	.word	0x2000bc6c
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 800ea40:	69fb      	ldr	r3, [r7, #28]
 800ea42:	7d1b      	ldrb	r3, [r3, #20]
 800ea44:	2b00      	cmp	r3, #0
 800ea46:	d105      	bne.n	800ea54 <tcp_input+0x268>
 800ea48:	4b6e      	ldr	r3, [pc, #440]	; (800ec04 <tcp_input+0x418>)
 800ea4a:	22e2      	movs	r2, #226	; 0xe2
 800ea4c:	496e      	ldr	r1, [pc, #440]	; (800ec08 <tcp_input+0x41c>)
 800ea4e:	486f      	ldr	r0, [pc, #444]	; (800ec0c <tcp_input+0x420>)
 800ea50:	f005 fbe8 	bl	8014224 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 800ea54:	69fb      	ldr	r3, [r7, #28]
 800ea56:	7d1b      	ldrb	r3, [r3, #20]
 800ea58:	2b0a      	cmp	r3, #10
 800ea5a:	d105      	bne.n	800ea68 <tcp_input+0x27c>
 800ea5c:	4b69      	ldr	r3, [pc, #420]	; (800ec04 <tcp_input+0x418>)
 800ea5e:	22e3      	movs	r2, #227	; 0xe3
 800ea60:	496b      	ldr	r1, [pc, #428]	; (800ec10 <tcp_input+0x424>)
 800ea62:	486a      	ldr	r0, [pc, #424]	; (800ec0c <tcp_input+0x420>)
 800ea64:	f005 fbde 	bl	8014224 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 800ea68:	69fb      	ldr	r3, [r7, #28]
 800ea6a:	7d1b      	ldrb	r3, [r3, #20]
 800ea6c:	2b01      	cmp	r3, #1
 800ea6e:	d105      	bne.n	800ea7c <tcp_input+0x290>
 800ea70:	4b64      	ldr	r3, [pc, #400]	; (800ec04 <tcp_input+0x418>)
 800ea72:	22e4      	movs	r2, #228	; 0xe4
 800ea74:	4967      	ldr	r1, [pc, #412]	; (800ec14 <tcp_input+0x428>)
 800ea76:	4865      	ldr	r0, [pc, #404]	; (800ec0c <tcp_input+0x420>)
 800ea78:	f005 fbd4 	bl	8014224 <iprintf>
    if (pcb->remote_port == tcphdr->src &&
 800ea7c:	69fb      	ldr	r3, [r7, #28]
 800ea7e:	8b1a      	ldrh	r2, [r3, #24]
 800ea80:	4b65      	ldr	r3, [pc, #404]	; (800ec18 <tcp_input+0x42c>)
 800ea82:	681b      	ldr	r3, [r3, #0]
 800ea84:	881b      	ldrh	r3, [r3, #0]
 800ea86:	b29b      	uxth	r3, r3
 800ea88:	429a      	cmp	r2, r3
 800ea8a:	d138      	bne.n	800eafe <tcp_input+0x312>
        pcb->local_port == tcphdr->dest &&
 800ea8c:	69fb      	ldr	r3, [r7, #28]
 800ea8e:	8ada      	ldrh	r2, [r3, #22]
 800ea90:	4b61      	ldr	r3, [pc, #388]	; (800ec18 <tcp_input+0x42c>)
 800ea92:	681b      	ldr	r3, [r3, #0]
 800ea94:	885b      	ldrh	r3, [r3, #2]
 800ea96:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 800ea98:	429a      	cmp	r2, r3
 800ea9a:	d130      	bne.n	800eafe <tcp_input+0x312>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800ea9c:	69fb      	ldr	r3, [r7, #28]
 800ea9e:	685a      	ldr	r2, [r3, #4]
 800eaa0:	4b5e      	ldr	r3, [pc, #376]	; (800ec1c <tcp_input+0x430>)
 800eaa2:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 800eaa4:	429a      	cmp	r2, r3
 800eaa6:	d12a      	bne.n	800eafe <tcp_input+0x312>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800eaa8:	69fb      	ldr	r3, [r7, #28]
 800eaaa:	681a      	ldr	r2, [r3, #0]
 800eaac:	4b5b      	ldr	r3, [pc, #364]	; (800ec1c <tcp_input+0x430>)
 800eaae:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800eab0:	429a      	cmp	r2, r3
 800eab2:	d124      	bne.n	800eafe <tcp_input+0x312>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 800eab4:	69fb      	ldr	r3, [r7, #28]
 800eab6:	68db      	ldr	r3, [r3, #12]
 800eab8:	69fa      	ldr	r2, [r7, #28]
 800eaba:	429a      	cmp	r2, r3
 800eabc:	d105      	bne.n	800eaca <tcp_input+0x2de>
 800eabe:	4b51      	ldr	r3, [pc, #324]	; (800ec04 <tcp_input+0x418>)
 800eac0:	22ec      	movs	r2, #236	; 0xec
 800eac2:	4957      	ldr	r1, [pc, #348]	; (800ec20 <tcp_input+0x434>)
 800eac4:	4851      	ldr	r0, [pc, #324]	; (800ec0c <tcp_input+0x420>)
 800eac6:	f005 fbad 	bl	8014224 <iprintf>
      if (prev != NULL) {
 800eaca:	69bb      	ldr	r3, [r7, #24]
 800eacc:	2b00      	cmp	r3, #0
 800eace:	d00a      	beq.n	800eae6 <tcp_input+0x2fa>
        prev->next = pcb->next;
 800ead0:	69fb      	ldr	r3, [r7, #28]
 800ead2:	68da      	ldr	r2, [r3, #12]
 800ead4:	69bb      	ldr	r3, [r7, #24]
 800ead6:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 800ead8:	4b52      	ldr	r3, [pc, #328]	; (800ec24 <tcp_input+0x438>)
 800eada:	681a      	ldr	r2, [r3, #0]
 800eadc:	69fb      	ldr	r3, [r7, #28]
 800eade:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 800eae0:	4a50      	ldr	r2, [pc, #320]	; (800ec24 <tcp_input+0x438>)
 800eae2:	69fb      	ldr	r3, [r7, #28]
 800eae4:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 800eae6:	69fb      	ldr	r3, [r7, #28]
 800eae8:	68db      	ldr	r3, [r3, #12]
 800eaea:	69fa      	ldr	r2, [r7, #28]
 800eaec:	429a      	cmp	r2, r3
 800eaee:	d10f      	bne.n	800eb10 <tcp_input+0x324>
 800eaf0:	4b44      	ldr	r3, [pc, #272]	; (800ec04 <tcp_input+0x418>)
 800eaf2:	22f4      	movs	r2, #244	; 0xf4
 800eaf4:	494c      	ldr	r1, [pc, #304]	; (800ec28 <tcp_input+0x43c>)
 800eaf6:	4845      	ldr	r0, [pc, #276]	; (800ec0c <tcp_input+0x420>)
 800eaf8:	f005 fb94 	bl	8014224 <iprintf>
      break;
 800eafc:	e008      	b.n	800eb10 <tcp_input+0x324>
    }
    prev = pcb;
 800eafe:	69fb      	ldr	r3, [r7, #28]
 800eb00:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800eb02:	69fb      	ldr	r3, [r7, #28]
 800eb04:	68db      	ldr	r3, [r3, #12]
 800eb06:	61fb      	str	r3, [r7, #28]
 800eb08:	69fb      	ldr	r3, [r7, #28]
 800eb0a:	2b00      	cmp	r3, #0
 800eb0c:	d198      	bne.n	800ea40 <tcp_input+0x254>
 800eb0e:	e000      	b.n	800eb12 <tcp_input+0x326>
      break;
 800eb10:	bf00      	nop
  }

  if (pcb == NULL) {
 800eb12:	69fb      	ldr	r3, [r7, #28]
 800eb14:	2b00      	cmp	r3, #0
 800eb16:	f040 808f 	bne.w	800ec38 <tcp_input+0x44c>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800eb1a:	4b44      	ldr	r3, [pc, #272]	; (800ec2c <tcp_input+0x440>)
 800eb1c:	681b      	ldr	r3, [r3, #0]
 800eb1e:	61fb      	str	r3, [r7, #28]
 800eb20:	e02f      	b.n	800eb82 <tcp_input+0x396>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800eb22:	69fb      	ldr	r3, [r7, #28]
 800eb24:	7d1b      	ldrb	r3, [r3, #20]
 800eb26:	2b0a      	cmp	r3, #10
 800eb28:	d005      	beq.n	800eb36 <tcp_input+0x34a>
 800eb2a:	4b36      	ldr	r3, [pc, #216]	; (800ec04 <tcp_input+0x418>)
 800eb2c:	22fe      	movs	r2, #254	; 0xfe
 800eb2e:	4940      	ldr	r1, [pc, #256]	; (800ec30 <tcp_input+0x444>)
 800eb30:	4836      	ldr	r0, [pc, #216]	; (800ec0c <tcp_input+0x420>)
 800eb32:	f005 fb77 	bl	8014224 <iprintf>
      if (pcb->remote_port == tcphdr->src &&
 800eb36:	69fb      	ldr	r3, [r7, #28]
 800eb38:	8b1a      	ldrh	r2, [r3, #24]
 800eb3a:	4b37      	ldr	r3, [pc, #220]	; (800ec18 <tcp_input+0x42c>)
 800eb3c:	681b      	ldr	r3, [r3, #0]
 800eb3e:	881b      	ldrh	r3, [r3, #0]
 800eb40:	b29b      	uxth	r3, r3
 800eb42:	429a      	cmp	r2, r3
 800eb44:	d11a      	bne.n	800eb7c <tcp_input+0x390>
          pcb->local_port == tcphdr->dest &&
 800eb46:	69fb      	ldr	r3, [r7, #28]
 800eb48:	8ada      	ldrh	r2, [r3, #22]
 800eb4a:	4b33      	ldr	r3, [pc, #204]	; (800ec18 <tcp_input+0x42c>)
 800eb4c:	681b      	ldr	r3, [r3, #0]
 800eb4e:	885b      	ldrh	r3, [r3, #2]
 800eb50:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 800eb52:	429a      	cmp	r2, r3
 800eb54:	d112      	bne.n	800eb7c <tcp_input+0x390>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800eb56:	69fb      	ldr	r3, [r7, #28]
 800eb58:	685a      	ldr	r2, [r3, #4]
 800eb5a:	4b30      	ldr	r3, [pc, #192]	; (800ec1c <tcp_input+0x430>)
 800eb5c:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 800eb5e:	429a      	cmp	r2, r3
 800eb60:	d10c      	bne.n	800eb7c <tcp_input+0x390>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800eb62:	69fb      	ldr	r3, [r7, #28]
 800eb64:	681a      	ldr	r2, [r3, #0]
 800eb66:	4b2d      	ldr	r3, [pc, #180]	; (800ec1c <tcp_input+0x430>)
 800eb68:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800eb6a:	429a      	cmp	r2, r3
 800eb6c:	d106      	bne.n	800eb7c <tcp_input+0x390>
        /* We don't really care enough to move this PCB to the front
           of the list since we are not very likely to receive that
           many segments for connections in TIME-WAIT. */
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: packed for TIME_WAITing connection.\n"));
        tcp_timewait_input(pcb);
 800eb6e:	69f8      	ldr	r0, [r7, #28]
 800eb70:	f000 fb16 	bl	800f1a0 <tcp_timewait_input>
        pbuf_free(p);
 800eb74:	6878      	ldr	r0, [r7, #4]
 800eb76:	f7fd fee7 	bl	800c948 <pbuf_free>
        return;
 800eb7a:	e1e9      	b.n	800ef50 <tcp_input+0x764>
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800eb7c:	69fb      	ldr	r3, [r7, #28]
 800eb7e:	68db      	ldr	r3, [r3, #12]
 800eb80:	61fb      	str	r3, [r7, #28]
 800eb82:	69fb      	ldr	r3, [r7, #28]
 800eb84:	2b00      	cmp	r3, #0
 800eb86:	d1cc      	bne.n	800eb22 <tcp_input+0x336>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 800eb88:	2300      	movs	r3, #0
 800eb8a:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800eb8c:	4b29      	ldr	r3, [pc, #164]	; (800ec34 <tcp_input+0x448>)
 800eb8e:	681b      	ldr	r3, [r3, #0]
 800eb90:	617b      	str	r3, [r7, #20]
 800eb92:	e019      	b.n	800ebc8 <tcp_input+0x3dc>
      if (lpcb->local_port == tcphdr->dest) {
 800eb94:	697b      	ldr	r3, [r7, #20]
 800eb96:	8ada      	ldrh	r2, [r3, #22]
 800eb98:	4b1f      	ldr	r3, [pc, #124]	; (800ec18 <tcp_input+0x42c>)
 800eb9a:	681b      	ldr	r3, [r3, #0]
 800eb9c:	885b      	ldrh	r3, [r3, #2]
 800eb9e:	b29b      	uxth	r3, r3
 800eba0:	429a      	cmp	r2, r3
 800eba2:	d10c      	bne.n	800ebbe <tcp_input+0x3d2>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 800eba4:	697b      	ldr	r3, [r7, #20]
 800eba6:	681a      	ldr	r2, [r3, #0]
 800eba8:	4b1c      	ldr	r3, [pc, #112]	; (800ec1c <tcp_input+0x430>)
 800ebaa:	695b      	ldr	r3, [r3, #20]
 800ebac:	429a      	cmp	r2, r3
 800ebae:	d00f      	beq.n	800ebd0 <tcp_input+0x3e4>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 800ebb0:	697b      	ldr	r3, [r7, #20]
 800ebb2:	2b00      	cmp	r3, #0
 800ebb4:	d00d      	beq.n	800ebd2 <tcp_input+0x3e6>
 800ebb6:	697b      	ldr	r3, [r7, #20]
 800ebb8:	681b      	ldr	r3, [r3, #0]
 800ebba:	2b00      	cmp	r3, #0
 800ebbc:	d009      	beq.n	800ebd2 <tcp_input+0x3e6>
            break;
 #endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 800ebbe:	697b      	ldr	r3, [r7, #20]
 800ebc0:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800ebc2:	697b      	ldr	r3, [r7, #20]
 800ebc4:	68db      	ldr	r3, [r3, #12]
 800ebc6:	617b      	str	r3, [r7, #20]
 800ebc8:	697b      	ldr	r3, [r7, #20]
 800ebca:	2b00      	cmp	r3, #0
 800ebcc:	d1e2      	bne.n	800eb94 <tcp_input+0x3a8>
 800ebce:	e000      	b.n	800ebd2 <tcp_input+0x3e6>
            break;
 800ebd0:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 800ebd2:	697b      	ldr	r3, [r7, #20]
 800ebd4:	2b00      	cmp	r3, #0
 800ebd6:	d02f      	beq.n	800ec38 <tcp_input+0x44c>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 800ebd8:	69bb      	ldr	r3, [r7, #24]
 800ebda:	2b00      	cmp	r3, #0
 800ebdc:	d00a      	beq.n	800ebf4 <tcp_input+0x408>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 800ebde:	697b      	ldr	r3, [r7, #20]
 800ebe0:	68da      	ldr	r2, [r3, #12]
 800ebe2:	69bb      	ldr	r3, [r7, #24]
 800ebe4:	60da      	str	r2, [r3, #12]
              /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 800ebe6:	4b13      	ldr	r3, [pc, #76]	; (800ec34 <tcp_input+0x448>)
 800ebe8:	681a      	ldr	r2, [r3, #0]
 800ebea:	697b      	ldr	r3, [r7, #20]
 800ebec:	60da      	str	r2, [r3, #12]
              /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 800ebee:	4a11      	ldr	r2, [pc, #68]	; (800ec34 <tcp_input+0x448>)
 800ebf0:	697b      	ldr	r3, [r7, #20]
 800ebf2:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }

      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: packed for LISTENing connection.\n"));
      tcp_listen_input(lpcb);
 800ebf4:	6978      	ldr	r0, [r7, #20]
 800ebf6:	f000 f9f3 	bl	800efe0 <tcp_listen_input>
      pbuf_free(p);
 800ebfa:	6878      	ldr	r0, [r7, #4]
 800ebfc:	f7fd fea4 	bl	800c948 <pbuf_free>
      return;
 800ec00:	e1a6      	b.n	800ef50 <tcp_input+0x764>
 800ec02:	bf00      	nop
 800ec04:	080168c8 	.word	0x080168c8
 800ec08:	0801699c 	.word	0x0801699c
 800ec0c:	08016948 	.word	0x08016948
 800ec10:	080169c4 	.word	0x080169c4
 800ec14:	080169f0 	.word	0x080169f0
 800ec18:	2000bc88 	.word	0x2000bc88
 800ec1c:	20008500 	.word	0x20008500
 800ec20:	08016a18 	.word	0x08016a18
 800ec24:	2000bc6c 	.word	0x2000bc6c
 800ec28:	08016a44 	.word	0x08016a44
 800ec2c:	2000bc70 	.word	0x2000bc70
 800ec30:	08016a70 	.word	0x08016a70
 800ec34:	2000bc68 	.word	0x2000bc68
  tcp_debug_print_flags(TCPH_FLAGS(tcphdr));
  LWIP_DEBUGF(TCP_INPUT_DEBUG, ("-+-+-+-+-+-+-+-+-+-+-+-+-+-+\n"));
#endif /* TCP_INPUT_DEBUG */


  if (pcb != NULL) {
 800ec38:	69fb      	ldr	r3, [r7, #28]
 800ec3a:	2b00      	cmp	r3, #0
 800ec3c:	f000 8156 	beq.w	800eeec <tcp_input+0x700>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 800ec40:	4b94      	ldr	r3, [pc, #592]	; (800ee94 <tcp_input+0x6a8>)
 800ec42:	2200      	movs	r2, #0
 800ec44:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 800ec46:	687b      	ldr	r3, [r7, #4]
 800ec48:	891a      	ldrh	r2, [r3, #8]
 800ec4a:	4b92      	ldr	r3, [pc, #584]	; (800ee94 <tcp_input+0x6a8>)
 800ec4c:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 800ec4e:	4a91      	ldr	r2, [pc, #580]	; (800ee94 <tcp_input+0x6a8>)
 800ec50:	687b      	ldr	r3, [r7, #4]
 800ec52:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 800ec54:	4b90      	ldr	r3, [pc, #576]	; (800ee98 <tcp_input+0x6ac>)
 800ec56:	681b      	ldr	r3, [r3, #0]
 800ec58:	4a8e      	ldr	r2, [pc, #568]	; (800ee94 <tcp_input+0x6a8>)
 800ec5a:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 800ec5c:	4b8f      	ldr	r3, [pc, #572]	; (800ee9c <tcp_input+0x6b0>)
 800ec5e:	2200      	movs	r2, #0
 800ec60:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 800ec62:	4b8f      	ldr	r3, [pc, #572]	; (800eea0 <tcp_input+0x6b4>)
 800ec64:	2200      	movs	r2, #0
 800ec66:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 800ec68:	4b8e      	ldr	r3, [pc, #568]	; (800eea4 <tcp_input+0x6b8>)
 800ec6a:	2200      	movs	r2, #0
 800ec6c:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 800ec6e:	4b8e      	ldr	r3, [pc, #568]	; (800eea8 <tcp_input+0x6bc>)
 800ec70:	781b      	ldrb	r3, [r3, #0]
 800ec72:	f003 0308 	and.w	r3, r3, #8
 800ec76:	2b00      	cmp	r3, #0
 800ec78:	d006      	beq.n	800ec88 <tcp_input+0x49c>
      p->flags |= PBUF_FLAG_PUSH;
 800ec7a:	687b      	ldr	r3, [r7, #4]
 800ec7c:	7b5b      	ldrb	r3, [r3, #13]
 800ec7e:	f043 0301 	orr.w	r3, r3, #1
 800ec82:	b2da      	uxtb	r2, r3
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 800ec88:	69fb      	ldr	r3, [r7, #28]
 800ec8a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ec8c:	2b00      	cmp	r3, #0
 800ec8e:	d017      	beq.n	800ecc0 <tcp_input+0x4d4>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800ec90:	69f8      	ldr	r0, [r7, #28]
 800ec92:	f7ff f9cd 	bl	800e030 <tcp_process_refused_data>
 800ec96:	4603      	mov	r3, r0
 800ec98:	f113 0f0d 	cmn.w	r3, #13
 800ec9c:	d007      	beq.n	800ecae <tcp_input+0x4c2>
        ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800ec9e:	69fb      	ldr	r3, [r7, #28]
 800eca0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800eca2:	2b00      	cmp	r3, #0
 800eca4:	d00c      	beq.n	800ecc0 <tcp_input+0x4d4>
        ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800eca6:	4b81      	ldr	r3, [pc, #516]	; (800eeac <tcp_input+0x6c0>)
 800eca8:	881b      	ldrh	r3, [r3, #0]
 800ecaa:	2b00      	cmp	r3, #0
 800ecac:	d008      	beq.n	800ecc0 <tcp_input+0x4d4>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 800ecae:	69fb      	ldr	r3, [r7, #28]
 800ecb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ecb2:	2b00      	cmp	r3, #0
 800ecb4:	f040 80e2 	bne.w	800ee7c <tcp_input+0x690>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 800ecb8:	69f8      	ldr	r0, [r7, #28]
 800ecba:	f002 fe1d 	bl	80118f8 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 800ecbe:	e0dd      	b.n	800ee7c <tcp_input+0x690>
      }
    }
    tcp_input_pcb = pcb;
 800ecc0:	4a7b      	ldr	r2, [pc, #492]	; (800eeb0 <tcp_input+0x6c4>)
 800ecc2:	69fb      	ldr	r3, [r7, #28]
 800ecc4:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 800ecc6:	69f8      	ldr	r0, [r7, #28]
 800ecc8:	f000 fad2 	bl	800f270 <tcp_process>
 800eccc:	4603      	mov	r3, r0
 800ecce:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 800ecd0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800ecd4:	f113 0f0d 	cmn.w	r3, #13
 800ecd8:	f000 80d2 	beq.w	800ee80 <tcp_input+0x694>
      if (recv_flags & TF_RESET) {
 800ecdc:	4b70      	ldr	r3, [pc, #448]	; (800eea0 <tcp_input+0x6b4>)
 800ecde:	781b      	ldrb	r3, [r3, #0]
 800ece0:	f003 0308 	and.w	r3, r3, #8
 800ece4:	2b00      	cmp	r3, #0
 800ece6:	d016      	beq.n	800ed16 <tcp_input+0x52a>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 800ece8:	69fb      	ldr	r3, [r7, #28]
 800ecea:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ecee:	2b00      	cmp	r3, #0
 800ecf0:	d008      	beq.n	800ed04 <tcp_input+0x518>
 800ecf2:	69fb      	ldr	r3, [r7, #28]
 800ecf4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ecf8:	69fa      	ldr	r2, [r7, #28]
 800ecfa:	6912      	ldr	r2, [r2, #16]
 800ecfc:	f06f 010d 	mvn.w	r1, #13
 800ed00:	4610      	mov	r0, r2
 800ed02:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800ed04:	69f9      	ldr	r1, [r7, #28]
 800ed06:	486b      	ldr	r0, [pc, #428]	; (800eeb4 <tcp_input+0x6c8>)
 800ed08:	f7ff fc58 	bl	800e5bc <tcp_pcb_remove>
        memp_free(MEMP_TCP_PCB, pcb);
 800ed0c:	69f9      	ldr	r1, [r7, #28]
 800ed0e:	2001      	movs	r0, #1
 800ed10:	f7fd f882 	bl	800be18 <memp_free>
 800ed14:	e0d7      	b.n	800eec6 <tcp_input+0x6da>
      } else {
        err = ERR_OK;
 800ed16:	2300      	movs	r3, #0
 800ed18:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 800ed1a:	4b62      	ldr	r3, [pc, #392]	; (800eea4 <tcp_input+0x6b8>)
 800ed1c:	881b      	ldrh	r3, [r3, #0]
 800ed1e:	2b00      	cmp	r3, #0
 800ed20:	d01b      	beq.n	800ed5a <tcp_input+0x56e>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 800ed22:	4b60      	ldr	r3, [pc, #384]	; (800eea4 <tcp_input+0x6b8>)
 800ed24:	881b      	ldrh	r3, [r3, #0]
 800ed26:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 800ed28:	69fb      	ldr	r3, [r7, #28]
 800ed2a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ed2c:	2b00      	cmp	r3, #0
 800ed2e:	d009      	beq.n	800ed44 <tcp_input+0x558>
 800ed30:	69fb      	ldr	r3, [r7, #28]
 800ed32:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ed34:	69fa      	ldr	r2, [r7, #28]
 800ed36:	6910      	ldr	r0, [r2, #16]
 800ed38:	89fa      	ldrh	r2, [r7, #14]
 800ed3a:	69f9      	ldr	r1, [r7, #28]
 800ed3c:	4798      	blx	r3
 800ed3e:	4603      	mov	r3, r0
 800ed40:	74fb      	strb	r3, [r7, #19]
 800ed42:	e001      	b.n	800ed48 <tcp_input+0x55c>
 800ed44:	2300      	movs	r3, #0
 800ed46:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800ed48:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800ed4c:	f113 0f0d 	cmn.w	r3, #13
 800ed50:	f000 8098 	beq.w	800ee84 <tcp_input+0x698>
              goto aborted;
            }
          }
          recv_acked = 0;
 800ed54:	4b53      	ldr	r3, [pc, #332]	; (800eea4 <tcp_input+0x6b8>)
 800ed56:	2200      	movs	r2, #0
 800ed58:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 800ed5a:	69f8      	ldr	r0, [r7, #28]
 800ed5c:	f000 f90e 	bl	800ef7c <tcp_input_delayed_close>
 800ed60:	4603      	mov	r3, r0
 800ed62:	2b00      	cmp	r3, #0
 800ed64:	f040 8090 	bne.w	800ee88 <tcp_input+0x69c>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 800ed68:	4b4c      	ldr	r3, [pc, #304]	; (800ee9c <tcp_input+0x6b0>)
 800ed6a:	681b      	ldr	r3, [r3, #0]
 800ed6c:	2b00      	cmp	r3, #0
 800ed6e:	d041      	beq.n	800edf4 <tcp_input+0x608>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 800ed70:	69fb      	ldr	r3, [r7, #28]
 800ed72:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ed74:	2b00      	cmp	r3, #0
 800ed76:	d006      	beq.n	800ed86 <tcp_input+0x59a>
 800ed78:	4b4f      	ldr	r3, [pc, #316]	; (800eeb8 <tcp_input+0x6cc>)
 800ed7a:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 800ed7e:	494f      	ldr	r1, [pc, #316]	; (800eebc <tcp_input+0x6d0>)
 800ed80:	484f      	ldr	r0, [pc, #316]	; (800eec0 <tcp_input+0x6d4>)
 800ed82:	f005 fa4f 	bl	8014224 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 800ed86:	69fb      	ldr	r3, [r7, #28]
 800ed88:	7e9b      	ldrb	r3, [r3, #26]
 800ed8a:	f003 0310 	and.w	r3, r3, #16
 800ed8e:	2b00      	cmp	r3, #0
 800ed90:	d008      	beq.n	800eda4 <tcp_input+0x5b8>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 800ed92:	4b42      	ldr	r3, [pc, #264]	; (800ee9c <tcp_input+0x6b0>)
 800ed94:	681b      	ldr	r3, [r3, #0]
 800ed96:	4618      	mov	r0, r3
 800ed98:	f7fd fdd6 	bl	800c948 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 800ed9c:	69f8      	ldr	r0, [r7, #28]
 800ed9e:	f7fe fbdd 	bl	800d55c <tcp_abort>
            goto aborted;
 800eda2:	e090      	b.n	800eec6 <tcp_input+0x6da>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 800eda4:	69fb      	ldr	r3, [r7, #28]
 800eda6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800edaa:	2b00      	cmp	r3, #0
 800edac:	d00c      	beq.n	800edc8 <tcp_input+0x5dc>
 800edae:	69fb      	ldr	r3, [r7, #28]
 800edb0:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 800edb4:	69fb      	ldr	r3, [r7, #28]
 800edb6:	6918      	ldr	r0, [r3, #16]
 800edb8:	4b38      	ldr	r3, [pc, #224]	; (800ee9c <tcp_input+0x6b0>)
 800edba:	681a      	ldr	r2, [r3, #0]
 800edbc:	2300      	movs	r3, #0
 800edbe:	69f9      	ldr	r1, [r7, #28]
 800edc0:	47a0      	blx	r4
 800edc2:	4603      	mov	r3, r0
 800edc4:	74fb      	strb	r3, [r7, #19]
 800edc6:	e008      	b.n	800edda <tcp_input+0x5ee>
 800edc8:	4b34      	ldr	r3, [pc, #208]	; (800ee9c <tcp_input+0x6b0>)
 800edca:	681a      	ldr	r2, [r3, #0]
 800edcc:	2300      	movs	r3, #0
 800edce:	69f9      	ldr	r1, [r7, #28]
 800edd0:	2000      	movs	r0, #0
 800edd2:	f7ff f9df 	bl	800e194 <tcp_recv_null>
 800edd6:	4603      	mov	r3, r0
 800edd8:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 800edda:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800edde:	f113 0f0d 	cmn.w	r3, #13
 800ede2:	d053      	beq.n	800ee8c <tcp_input+0x6a0>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 800ede4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800ede8:	2b00      	cmp	r3, #0
 800edea:	d003      	beq.n	800edf4 <tcp_input+0x608>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 800edec:	4b2b      	ldr	r3, [pc, #172]	; (800ee9c <tcp_input+0x6b0>)
 800edee:	681a      	ldr	r2, [r3, #0]
 800edf0:	69fb      	ldr	r3, [r7, #28]
 800edf2:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 800edf4:	4b2a      	ldr	r3, [pc, #168]	; (800eea0 <tcp_input+0x6b4>)
 800edf6:	781b      	ldrb	r3, [r3, #0]
 800edf8:	f003 0320 	and.w	r3, r3, #32
 800edfc:	2b00      	cmp	r3, #0
 800edfe:	d030      	beq.n	800ee62 <tcp_input+0x676>
          if (pcb->refused_data != NULL) {
 800ee00:	69fb      	ldr	r3, [r7, #28]
 800ee02:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ee04:	2b00      	cmp	r3, #0
 800ee06:	d009      	beq.n	800ee1c <tcp_input+0x630>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 800ee08:	69fb      	ldr	r3, [r7, #28]
 800ee0a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ee0c:	7b5a      	ldrb	r2, [r3, #13]
 800ee0e:	69fb      	ldr	r3, [r7, #28]
 800ee10:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ee12:	f042 0220 	orr.w	r2, r2, #32
 800ee16:	b2d2      	uxtb	r2, r2
 800ee18:	735a      	strb	r2, [r3, #13]
 800ee1a:	e022      	b.n	800ee62 <tcp_input+0x676>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800ee1c:	69fb      	ldr	r3, [r7, #28]
 800ee1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ee20:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 800ee24:	d005      	beq.n	800ee32 <tcp_input+0x646>
              pcb->rcv_wnd++;
 800ee26:	69fb      	ldr	r3, [r7, #28]
 800ee28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ee2a:	3301      	adds	r3, #1
 800ee2c:	b29a      	uxth	r2, r3
 800ee2e:	69fb      	ldr	r3, [r7, #28]
 800ee30:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 800ee32:	69fb      	ldr	r3, [r7, #28]
 800ee34:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ee38:	2b00      	cmp	r3, #0
 800ee3a:	d00b      	beq.n	800ee54 <tcp_input+0x668>
 800ee3c:	69fb      	ldr	r3, [r7, #28]
 800ee3e:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 800ee42:	69fb      	ldr	r3, [r7, #28]
 800ee44:	6918      	ldr	r0, [r3, #16]
 800ee46:	2300      	movs	r3, #0
 800ee48:	2200      	movs	r2, #0
 800ee4a:	69f9      	ldr	r1, [r7, #28]
 800ee4c:	47a0      	blx	r4
 800ee4e:	4603      	mov	r3, r0
 800ee50:	74fb      	strb	r3, [r7, #19]
 800ee52:	e001      	b.n	800ee58 <tcp_input+0x66c>
 800ee54:	2300      	movs	r3, #0
 800ee56:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800ee58:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800ee5c:	f113 0f0d 	cmn.w	r3, #13
 800ee60:	d016      	beq.n	800ee90 <tcp_input+0x6a4>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 800ee62:	4b13      	ldr	r3, [pc, #76]	; (800eeb0 <tcp_input+0x6c4>)
 800ee64:	2200      	movs	r2, #0
 800ee66:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 800ee68:	69f8      	ldr	r0, [r7, #28]
 800ee6a:	f000 f887 	bl	800ef7c <tcp_input_delayed_close>
 800ee6e:	4603      	mov	r3, r0
 800ee70:	2b00      	cmp	r3, #0
 800ee72:	d127      	bne.n	800eec4 <tcp_input+0x6d8>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 800ee74:	69f8      	ldr	r0, [r7, #28]
 800ee76:	f002 fd9b 	bl	80119b0 <tcp_output>
 800ee7a:	e024      	b.n	800eec6 <tcp_input+0x6da>
        goto aborted;
 800ee7c:	bf00      	nop
 800ee7e:	e022      	b.n	800eec6 <tcp_input+0x6da>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 800ee80:	bf00      	nop
 800ee82:	e020      	b.n	800eec6 <tcp_input+0x6da>
              goto aborted;
 800ee84:	bf00      	nop
 800ee86:	e01e      	b.n	800eec6 <tcp_input+0x6da>
          goto aborted;
 800ee88:	bf00      	nop
 800ee8a:	e01c      	b.n	800eec6 <tcp_input+0x6da>
            goto aborted;
 800ee8c:	bf00      	nop
 800ee8e:	e01a      	b.n	800eec6 <tcp_input+0x6da>
              goto aborted;
 800ee90:	bf00      	nop
 800ee92:	e018      	b.n	800eec6 <tcp_input+0x6da>
 800ee94:	2000bc78 	.word	0x2000bc78
 800ee98:	2000bc88 	.word	0x2000bc88
 800ee9c:	2000bca8 	.word	0x2000bca8
 800eea0:	2000bca5 	.word	0x2000bca5
 800eea4:	2000bca0 	.word	0x2000bca0
 800eea8:	2000bca4 	.word	0x2000bca4
 800eeac:	2000bca2 	.word	0x2000bca2
 800eeb0:	2000bcac 	.word	0x2000bcac
 800eeb4:	2000bc6c 	.word	0x2000bc6c
 800eeb8:	080168c8 	.word	0x080168c8
 800eebc:	08016aa0 	.word	0x08016aa0
 800eec0:	08016948 	.word	0x08016948
          goto aborted;
 800eec4:	bf00      	nop
    tcp_input_pcb = NULL;
 800eec6:	4b24      	ldr	r3, [pc, #144]	; (800ef58 <tcp_input+0x76c>)
 800eec8:	2200      	movs	r2, #0
 800eeca:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 800eecc:	4b23      	ldr	r3, [pc, #140]	; (800ef5c <tcp_input+0x770>)
 800eece:	2200      	movs	r2, #0
 800eed0:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL)
 800eed2:	4b23      	ldr	r3, [pc, #140]	; (800ef60 <tcp_input+0x774>)
 800eed4:	685b      	ldr	r3, [r3, #4]
 800eed6:	2b00      	cmp	r3, #0
 800eed8:	d039      	beq.n	800ef4e <tcp_input+0x762>
    {
      pbuf_free(inseg.p);
 800eeda:	4b21      	ldr	r3, [pc, #132]	; (800ef60 <tcp_input+0x774>)
 800eedc:	685b      	ldr	r3, [r3, #4]
 800eede:	4618      	mov	r0, r3
 800eee0:	f7fd fd32 	bl	800c948 <pbuf_free>
      inseg.p = NULL;
 800eee4:	4b1e      	ldr	r3, [pc, #120]	; (800ef60 <tcp_input+0x774>)
 800eee6:	2200      	movs	r2, #0
 800eee8:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 800eeea:	e030      	b.n	800ef4e <tcp_input+0x762>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 800eeec:	4b1d      	ldr	r3, [pc, #116]	; (800ef64 <tcp_input+0x778>)
 800eeee:	681b      	ldr	r3, [r3, #0]
 800eef0:	899b      	ldrh	r3, [r3, #12]
 800eef2:	b29b      	uxth	r3, r3
 800eef4:	4618      	mov	r0, r3
 800eef6:	f7fa f977 	bl	80091e8 <lwip_htons>
 800eefa:	4603      	mov	r3, r0
 800eefc:	f003 0304 	and.w	r3, r3, #4
 800ef00:	2b00      	cmp	r3, #0
 800ef02:	d115      	bne.n	800ef30 <tcp_input+0x744>
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800ef04:	4b18      	ldr	r3, [pc, #96]	; (800ef68 <tcp_input+0x77c>)
 800ef06:	6818      	ldr	r0, [r3, #0]
 800ef08:	4b18      	ldr	r3, [pc, #96]	; (800ef6c <tcp_input+0x780>)
 800ef0a:	881b      	ldrh	r3, [r3, #0]
 800ef0c:	461a      	mov	r2, r3
 800ef0e:	4b18      	ldr	r3, [pc, #96]	; (800ef70 <tcp_input+0x784>)
 800ef10:	681b      	ldr	r3, [r3, #0]
 800ef12:	18d1      	adds	r1, r2, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800ef14:	4b13      	ldr	r3, [pc, #76]	; (800ef64 <tcp_input+0x778>)
 800ef16:	681b      	ldr	r3, [r3, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800ef18:	885b      	ldrh	r3, [r3, #2]
 800ef1a:	b29b      	uxth	r3, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800ef1c:	4a11      	ldr	r2, [pc, #68]	; (800ef64 <tcp_input+0x778>)
 800ef1e:	6812      	ldr	r2, [r2, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800ef20:	8812      	ldrh	r2, [r2, #0]
 800ef22:	b292      	uxth	r2, r2
 800ef24:	9201      	str	r2, [sp, #4]
 800ef26:	9300      	str	r3, [sp, #0]
 800ef28:	4b12      	ldr	r3, [pc, #72]	; (800ef74 <tcp_input+0x788>)
 800ef2a:	4a13      	ldr	r2, [pc, #76]	; (800ef78 <tcp_input+0x78c>)
 800ef2c:	f002 ffc4 	bl	8011eb8 <tcp_rst>
    pbuf_free(p);
 800ef30:	6878      	ldr	r0, [r7, #4]
 800ef32:	f7fd fd09 	bl	800c948 <pbuf_free>
  return;
 800ef36:	e00a      	b.n	800ef4e <tcp_input+0x762>
    goto dropped;
 800ef38:	bf00      	nop
 800ef3a:	e004      	b.n	800ef46 <tcp_input+0x75a>
    goto dropped;
 800ef3c:	bf00      	nop
 800ef3e:	e002      	b.n	800ef46 <tcp_input+0x75a>
    goto dropped;
 800ef40:	bf00      	nop
 800ef42:	e000      	b.n	800ef46 <tcp_input+0x75a>
      goto dropped;
 800ef44:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 800ef46:	6878      	ldr	r0, [r7, #4]
 800ef48:	f7fd fcfe 	bl	800c948 <pbuf_free>
 800ef4c:	e000      	b.n	800ef50 <tcp_input+0x764>
  return;
 800ef4e:	bf00      	nop
}
 800ef50:	3724      	adds	r7, #36	; 0x24
 800ef52:	46bd      	mov	sp, r7
 800ef54:	bd90      	pop	{r4, r7, pc}
 800ef56:	bf00      	nop
 800ef58:	2000bcac 	.word	0x2000bcac
 800ef5c:	2000bca8 	.word	0x2000bca8
 800ef60:	2000bc78 	.word	0x2000bc78
 800ef64:	2000bc88 	.word	0x2000bc88
 800ef68:	2000bc9c 	.word	0x2000bc9c
 800ef6c:	2000bca2 	.word	0x2000bca2
 800ef70:	2000bc98 	.word	0x2000bc98
 800ef74:	20008510 	.word	0x20008510
 800ef78:	20008514 	.word	0x20008514

0800ef7c <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 800ef7c:	b580      	push	{r7, lr}
 800ef7e:	b082      	sub	sp, #8
 800ef80:	af00      	add	r7, sp, #0
 800ef82:	6078      	str	r0, [r7, #4]
  if (recv_flags & TF_CLOSED) {
 800ef84:	4b14      	ldr	r3, [pc, #80]	; (800efd8 <tcp_input_delayed_close+0x5c>)
 800ef86:	781b      	ldrb	r3, [r3, #0]
 800ef88:	f003 0310 	and.w	r3, r3, #16
 800ef8c:	2b00      	cmp	r3, #0
 800ef8e:	d01d      	beq.n	800efcc <tcp_input_delayed_close+0x50>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 800ef90:	687b      	ldr	r3, [r7, #4]
 800ef92:	7e9b      	ldrb	r3, [r3, #26]
 800ef94:	f003 0310 	and.w	r3, r3, #16
 800ef98:	2b00      	cmp	r3, #0
 800ef9a:	d10d      	bne.n	800efb8 <tcp_input_delayed_close+0x3c>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 800ef9c:	687b      	ldr	r3, [r7, #4]
 800ef9e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800efa2:	2b00      	cmp	r3, #0
 800efa4:	d008      	beq.n	800efb8 <tcp_input_delayed_close+0x3c>
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800efac:	687a      	ldr	r2, [r7, #4]
 800efae:	6912      	ldr	r2, [r2, #16]
 800efb0:	f06f 010e 	mvn.w	r1, #14
 800efb4:	4610      	mov	r0, r2
 800efb6:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800efb8:	6879      	ldr	r1, [r7, #4]
 800efba:	4808      	ldr	r0, [pc, #32]	; (800efdc <tcp_input_delayed_close+0x60>)
 800efbc:	f7ff fafe 	bl	800e5bc <tcp_pcb_remove>
    memp_free(MEMP_TCP_PCB, pcb);
 800efc0:	6879      	ldr	r1, [r7, #4]
 800efc2:	2001      	movs	r0, #1
 800efc4:	f7fc ff28 	bl	800be18 <memp_free>
    return 1;
 800efc8:	2301      	movs	r3, #1
 800efca:	e000      	b.n	800efce <tcp_input_delayed_close+0x52>
  }
  return 0;
 800efcc:	2300      	movs	r3, #0
}
 800efce:	4618      	mov	r0, r3
 800efd0:	3708      	adds	r7, #8
 800efd2:	46bd      	mov	sp, r7
 800efd4:	bd80      	pop	{r7, pc}
 800efd6:	bf00      	nop
 800efd8:	2000bca5 	.word	0x2000bca5
 800efdc:	2000bc6c 	.word	0x2000bc6c

0800efe0 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 800efe0:	b580      	push	{r7, lr}
 800efe2:	b088      	sub	sp, #32
 800efe4:	af02      	add	r7, sp, #8
 800efe6:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 800efe8:	4b63      	ldr	r3, [pc, #396]	; (800f178 <tcp_listen_input+0x198>)
 800efea:	781b      	ldrb	r3, [r3, #0]
 800efec:	f003 0304 	and.w	r3, r3, #4
 800eff0:	2b00      	cmp	r3, #0
 800eff2:	f040 80bb 	bne.w	800f16c <tcp_listen_input+0x18c>
    return;
  }

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 800eff6:	4b60      	ldr	r3, [pc, #384]	; (800f178 <tcp_listen_input+0x198>)
 800eff8:	781b      	ldrb	r3, [r3, #0]
 800effa:	f003 0310 	and.w	r3, r3, #16
 800effe:	2b00      	cmp	r3, #0
 800f000:	d016      	beq.n	800f030 <tcp_listen_input+0x50>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800f002:	4b5e      	ldr	r3, [pc, #376]	; (800f17c <tcp_listen_input+0x19c>)
 800f004:	6818      	ldr	r0, [r3, #0]
 800f006:	4b5e      	ldr	r3, [pc, #376]	; (800f180 <tcp_listen_input+0x1a0>)
 800f008:	881b      	ldrh	r3, [r3, #0]
 800f00a:	461a      	mov	r2, r3
 800f00c:	4b5d      	ldr	r3, [pc, #372]	; (800f184 <tcp_listen_input+0x1a4>)
 800f00e:	681b      	ldr	r3, [r3, #0]
 800f010:	18d1      	adds	r1, r2, r3
      ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f012:	4b5d      	ldr	r3, [pc, #372]	; (800f188 <tcp_listen_input+0x1a8>)
 800f014:	681b      	ldr	r3, [r3, #0]
    tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800f016:	885b      	ldrh	r3, [r3, #2]
 800f018:	b29b      	uxth	r3, r3
      ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f01a:	4a5b      	ldr	r2, [pc, #364]	; (800f188 <tcp_listen_input+0x1a8>)
 800f01c:	6812      	ldr	r2, [r2, #0]
    tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800f01e:	8812      	ldrh	r2, [r2, #0]
 800f020:	b292      	uxth	r2, r2
 800f022:	9201      	str	r2, [sp, #4]
 800f024:	9300      	str	r3, [sp, #0]
 800f026:	4b59      	ldr	r3, [pc, #356]	; (800f18c <tcp_listen_input+0x1ac>)
 800f028:	4a59      	ldr	r2, [pc, #356]	; (800f190 <tcp_listen_input+0x1b0>)
 800f02a:	f002 ff45 	bl	8011eb8 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 800f02e:	e09f      	b.n	800f170 <tcp_listen_input+0x190>
  } else if (flags & TCP_SYN) {
 800f030:	4b51      	ldr	r3, [pc, #324]	; (800f178 <tcp_listen_input+0x198>)
 800f032:	781b      	ldrb	r3, [r3, #0]
 800f034:	f003 0302 	and.w	r3, r3, #2
 800f038:	2b00      	cmp	r3, #0
 800f03a:	f000 8099 	beq.w	800f170 <tcp_listen_input+0x190>
    npcb = tcp_alloc(pcb->prio);
 800f03e:	687b      	ldr	r3, [r7, #4]
 800f040:	7d5b      	ldrb	r3, [r3, #21]
 800f042:	4618      	mov	r0, r3
 800f044:	f7ff f984 	bl	800e350 <tcp_alloc>
 800f048:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 800f04a:	697b      	ldr	r3, [r7, #20]
 800f04c:	2b00      	cmp	r3, #0
 800f04e:	d111      	bne.n	800f074 <tcp_listen_input+0x94>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800f050:	687b      	ldr	r3, [r7, #4]
 800f052:	699b      	ldr	r3, [r3, #24]
 800f054:	2b00      	cmp	r3, #0
 800f056:	d00a      	beq.n	800f06e <tcp_listen_input+0x8e>
 800f058:	687b      	ldr	r3, [r7, #4]
 800f05a:	699b      	ldr	r3, [r3, #24]
 800f05c:	687a      	ldr	r2, [r7, #4]
 800f05e:	6910      	ldr	r0, [r2, #16]
 800f060:	f04f 32ff 	mov.w	r2, #4294967295
 800f064:	2100      	movs	r1, #0
 800f066:	4798      	blx	r3
 800f068:	4603      	mov	r3, r0
 800f06a:	73bb      	strb	r3, [r7, #14]
      return;
 800f06c:	e081      	b.n	800f172 <tcp_listen_input+0x192>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800f06e:	23f0      	movs	r3, #240	; 0xf0
 800f070:	73bb      	strb	r3, [r7, #14]
      return;
 800f072:	e07e      	b.n	800f172 <tcp_listen_input+0x192>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 800f074:	4b47      	ldr	r3, [pc, #284]	; (800f194 <tcp_listen_input+0x1b4>)
 800f076:	695a      	ldr	r2, [r3, #20]
 800f078:	697b      	ldr	r3, [r7, #20]
 800f07a:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 800f07c:	4b45      	ldr	r3, [pc, #276]	; (800f194 <tcp_listen_input+0x1b4>)
 800f07e:	691a      	ldr	r2, [r3, #16]
 800f080:	697b      	ldr	r3, [r7, #20]
 800f082:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 800f084:	687b      	ldr	r3, [r7, #4]
 800f086:	8ada      	ldrh	r2, [r3, #22]
 800f088:	697b      	ldr	r3, [r7, #20]
 800f08a:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 800f08c:	4b3e      	ldr	r3, [pc, #248]	; (800f188 <tcp_listen_input+0x1a8>)
 800f08e:	681b      	ldr	r3, [r3, #0]
 800f090:	881b      	ldrh	r3, [r3, #0]
 800f092:	b29a      	uxth	r2, r3
 800f094:	697b      	ldr	r3, [r7, #20]
 800f096:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 800f098:	697b      	ldr	r3, [r7, #20]
 800f09a:	2203      	movs	r2, #3
 800f09c:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 800f09e:	4b39      	ldr	r3, [pc, #228]	; (800f184 <tcp_listen_input+0x1a4>)
 800f0a0:	681b      	ldr	r3, [r3, #0]
 800f0a2:	1c5a      	adds	r2, r3, #1
 800f0a4:	697b      	ldr	r3, [r7, #20]
 800f0a6:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 800f0a8:	697b      	ldr	r3, [r7, #20]
 800f0aa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f0ac:	697b      	ldr	r3, [r7, #20]
 800f0ae:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 800f0b0:	6978      	ldr	r0, [r7, #20]
 800f0b2:	f7ff faff 	bl	800e6b4 <tcp_next_iss>
 800f0b6:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 800f0b8:	697b      	ldr	r3, [r7, #20]
 800f0ba:	693a      	ldr	r2, [r7, #16]
 800f0bc:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->snd_nxt = iss;
 800f0be:	697b      	ldr	r3, [r7, #20]
 800f0c0:	693a      	ldr	r2, [r7, #16]
 800f0c2:	64da      	str	r2, [r3, #76]	; 0x4c
    npcb->lastack = iss;
 800f0c4:	697b      	ldr	r3, [r7, #20]
 800f0c6:	693a      	ldr	r2, [r7, #16]
 800f0c8:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 800f0ca:	697b      	ldr	r3, [r7, #20]
 800f0cc:	693a      	ldr	r2, [r7, #16]
 800f0ce:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 800f0d0:	4b2c      	ldr	r3, [pc, #176]	; (800f184 <tcp_listen_input+0x1a4>)
 800f0d2:	681b      	ldr	r3, [r3, #0]
 800f0d4:	1e5a      	subs	r2, r3, #1
 800f0d6:	697b      	ldr	r3, [r7, #20]
 800f0d8:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->callback_arg = pcb->callback_arg;
 800f0da:	687b      	ldr	r3, [r7, #4]
 800f0dc:	691a      	ldr	r2, [r3, #16]
 800f0de:	697b      	ldr	r3, [r7, #20]
 800f0e0:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 800f0e2:	697b      	ldr	r3, [r7, #20]
 800f0e4:	687a      	ldr	r2, [r7, #4]
 800f0e6:	679a      	str	r2, [r3, #120]	; 0x78
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 800f0e8:	687b      	ldr	r3, [r7, #4]
 800f0ea:	7a1b      	ldrb	r3, [r3, #8]
 800f0ec:	f003 030c 	and.w	r3, r3, #12
 800f0f0:	b2da      	uxtb	r2, r3
 800f0f2:	697b      	ldr	r3, [r7, #20]
 800f0f4:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 800f0f6:	4b28      	ldr	r3, [pc, #160]	; (800f198 <tcp_listen_input+0x1b8>)
 800f0f8:	681a      	ldr	r2, [r3, #0]
 800f0fa:	697b      	ldr	r3, [r7, #20]
 800f0fc:	60da      	str	r2, [r3, #12]
 800f0fe:	4a26      	ldr	r2, [pc, #152]	; (800f198 <tcp_listen_input+0x1b8>)
 800f100:	697b      	ldr	r3, [r7, #20]
 800f102:	6013      	str	r3, [r2, #0]
 800f104:	f003 fa84 	bl	8012610 <tcp_timer_needed>
 800f108:	4b24      	ldr	r3, [pc, #144]	; (800f19c <tcp_listen_input+0x1bc>)
 800f10a:	2201      	movs	r2, #1
 800f10c:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 800f10e:	6978      	ldr	r0, [r7, #20]
 800f110:	f001 fd0c 	bl	8010b2c <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 800f114:	4b1c      	ldr	r3, [pc, #112]	; (800f188 <tcp_listen_input+0x1a8>)
 800f116:	681b      	ldr	r3, [r3, #0]
 800f118:	89db      	ldrh	r3, [r3, #14]
 800f11a:	b29a      	uxth	r2, r3
 800f11c:	697b      	ldr	r3, [r7, #20]
 800f11e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    npcb->snd_wnd_max = npcb->snd_wnd;
 800f122:	697b      	ldr	r3, [r7, #20]
 800f124:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800f128:	697b      	ldr	r3, [r7, #20]
 800f12a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800f12e:	697b      	ldr	r3, [r7, #20]
 800f130:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 800f132:	697b      	ldr	r3, [r7, #20]
 800f134:	3304      	adds	r3, #4
 800f136:	4619      	mov	r1, r3
 800f138:	4610      	mov	r0, r2
 800f13a:	f7ff fad1 	bl	800e6e0 <tcp_eff_send_mss_impl>
 800f13e:	4603      	mov	r3, r0
 800f140:	461a      	mov	r2, r3
 800f142:	697b      	ldr	r3, [r7, #20]
 800f144:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 800f146:	2112      	movs	r1, #18
 800f148:	6978      	ldr	r0, [r7, #20]
 800f14a:	f002 fad9 	bl	8011700 <tcp_enqueue_flags>
 800f14e:	4603      	mov	r3, r0
 800f150:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 800f152:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f156:	2b00      	cmp	r3, #0
 800f158:	d004      	beq.n	800f164 <tcp_listen_input+0x184>
      tcp_abandon(npcb, 0);
 800f15a:	2100      	movs	r1, #0
 800f15c:	6978      	ldr	r0, [r7, #20]
 800f15e:	f7fe f94b 	bl	800d3f8 <tcp_abandon>
      return;
 800f162:	e006      	b.n	800f172 <tcp_listen_input+0x192>
    tcp_output(npcb);
 800f164:	6978      	ldr	r0, [r7, #20]
 800f166:	f002 fc23 	bl	80119b0 <tcp_output>
  return;
 800f16a:	e001      	b.n	800f170 <tcp_listen_input+0x190>
    return;
 800f16c:	bf00      	nop
 800f16e:	e000      	b.n	800f172 <tcp_listen_input+0x192>
  return;
 800f170:	bf00      	nop
}
 800f172:	3718      	adds	r7, #24
 800f174:	46bd      	mov	sp, r7
 800f176:	bd80      	pop	{r7, pc}
 800f178:	2000bca4 	.word	0x2000bca4
 800f17c:	2000bc9c 	.word	0x2000bc9c
 800f180:	2000bca2 	.word	0x2000bca2
 800f184:	2000bc98 	.word	0x2000bc98
 800f188:	2000bc88 	.word	0x2000bc88
 800f18c:	20008510 	.word	0x20008510
 800f190:	20008514 	.word	0x20008514
 800f194:	20008500 	.word	0x20008500
 800f198:	2000bc6c 	.word	0x2000bc6c
 800f19c:	2000bc74 	.word	0x2000bc74

0800f1a0 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 800f1a0:	b580      	push	{r7, lr}
 800f1a2:	b084      	sub	sp, #16
 800f1a4:	af02      	add	r7, sp, #8
 800f1a6:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 800f1a8:	4b29      	ldr	r3, [pc, #164]	; (800f250 <tcp_timewait_input+0xb0>)
 800f1aa:	781b      	ldrb	r3, [r3, #0]
 800f1ac:	f003 0304 	and.w	r3, r3, #4
 800f1b0:	2b00      	cmp	r3, #0
 800f1b2:	d146      	bne.n	800f242 <tcp_timewait_input+0xa2>
    return;
  }
  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 800f1b4:	4b26      	ldr	r3, [pc, #152]	; (800f250 <tcp_timewait_input+0xb0>)
 800f1b6:	781b      	ldrb	r3, [r3, #0]
 800f1b8:	f003 0302 	and.w	r3, r3, #2
 800f1bc:	2b00      	cmp	r3, #0
 800f1be:	d027      	beq.n	800f210 <tcp_timewait_input+0x70>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 800f1c0:	4b24      	ldr	r3, [pc, #144]	; (800f254 <tcp_timewait_input+0xb4>)
 800f1c2:	681a      	ldr	r2, [r3, #0]
 800f1c4:	687b      	ldr	r3, [r7, #4]
 800f1c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f1c8:	1ad3      	subs	r3, r2, r3
 800f1ca:	2b00      	cmp	r3, #0
 800f1cc:	db2a      	blt.n	800f224 <tcp_timewait_input+0x84>
 800f1ce:	4b21      	ldr	r3, [pc, #132]	; (800f254 <tcp_timewait_input+0xb4>)
 800f1d0:	681a      	ldr	r2, [r3, #0]
 800f1d2:	687b      	ldr	r3, [r7, #4]
 800f1d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f1d6:	6879      	ldr	r1, [r7, #4]
 800f1d8:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800f1da:	440b      	add	r3, r1
 800f1dc:	1ad3      	subs	r3, r2, r3
 800f1de:	2b00      	cmp	r3, #0
 800f1e0:	dc20      	bgt.n	800f224 <tcp_timewait_input+0x84>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800f1e2:	4b1d      	ldr	r3, [pc, #116]	; (800f258 <tcp_timewait_input+0xb8>)
 800f1e4:	6818      	ldr	r0, [r3, #0]
 800f1e6:	4b1d      	ldr	r3, [pc, #116]	; (800f25c <tcp_timewait_input+0xbc>)
 800f1e8:	881b      	ldrh	r3, [r3, #0]
 800f1ea:	461a      	mov	r2, r3
 800f1ec:	4b19      	ldr	r3, [pc, #100]	; (800f254 <tcp_timewait_input+0xb4>)
 800f1ee:	681b      	ldr	r3, [r3, #0]
 800f1f0:	18d1      	adds	r1, r2, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f1f2:	4b1b      	ldr	r3, [pc, #108]	; (800f260 <tcp_timewait_input+0xc0>)
 800f1f4:	681b      	ldr	r3, [r3, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800f1f6:	885b      	ldrh	r3, [r3, #2]
 800f1f8:	b29b      	uxth	r3, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f1fa:	4a19      	ldr	r2, [pc, #100]	; (800f260 <tcp_timewait_input+0xc0>)
 800f1fc:	6812      	ldr	r2, [r2, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800f1fe:	8812      	ldrh	r2, [r2, #0]
 800f200:	b292      	uxth	r2, r2
 800f202:	9201      	str	r2, [sp, #4]
 800f204:	9300      	str	r3, [sp, #0]
 800f206:	4b17      	ldr	r3, [pc, #92]	; (800f264 <tcp_timewait_input+0xc4>)
 800f208:	4a17      	ldr	r2, [pc, #92]	; (800f268 <tcp_timewait_input+0xc8>)
 800f20a:	f002 fe55 	bl	8011eb8 <tcp_rst>
      return;
 800f20e:	e01b      	b.n	800f248 <tcp_timewait_input+0xa8>
    }
  } else if (flags & TCP_FIN) {
 800f210:	4b0f      	ldr	r3, [pc, #60]	; (800f250 <tcp_timewait_input+0xb0>)
 800f212:	781b      	ldrb	r3, [r3, #0]
 800f214:	f003 0301 	and.w	r3, r3, #1
 800f218:	2b00      	cmp	r3, #0
 800f21a:	d003      	beq.n	800f224 <tcp_timewait_input+0x84>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 800f21c:	4b13      	ldr	r3, [pc, #76]	; (800f26c <tcp_timewait_input+0xcc>)
 800f21e:	681a      	ldr	r2, [r3, #0]
 800f220:	687b      	ldr	r3, [r7, #4]
 800f222:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 800f224:	4b0d      	ldr	r3, [pc, #52]	; (800f25c <tcp_timewait_input+0xbc>)
 800f226:	881b      	ldrh	r3, [r3, #0]
 800f228:	2b00      	cmp	r3, #0
 800f22a:	d00c      	beq.n	800f246 <tcp_timewait_input+0xa6>
    /* Acknowledge data, FIN or out-of-window SYN */
    pcb->flags |= TF_ACK_NOW;
 800f22c:	687b      	ldr	r3, [r7, #4]
 800f22e:	7e9b      	ldrb	r3, [r3, #26]
 800f230:	f043 0302 	orr.w	r3, r3, #2
 800f234:	b2da      	uxtb	r2, r3
 800f236:	687b      	ldr	r3, [r7, #4]
 800f238:	769a      	strb	r2, [r3, #26]
    tcp_output(pcb);
 800f23a:	6878      	ldr	r0, [r7, #4]
 800f23c:	f002 fbb8 	bl	80119b0 <tcp_output>
  }
  return;
 800f240:	e001      	b.n	800f246 <tcp_timewait_input+0xa6>
    return;
 800f242:	bf00      	nop
 800f244:	e000      	b.n	800f248 <tcp_timewait_input+0xa8>
  return;
 800f246:	bf00      	nop
}
 800f248:	3708      	adds	r7, #8
 800f24a:	46bd      	mov	sp, r7
 800f24c:	bd80      	pop	{r7, pc}
 800f24e:	bf00      	nop
 800f250:	2000bca4 	.word	0x2000bca4
 800f254:	2000bc98 	.word	0x2000bc98
 800f258:	2000bc9c 	.word	0x2000bc9c
 800f25c:	2000bca2 	.word	0x2000bca2
 800f260:	2000bc88 	.word	0x2000bc88
 800f264:	20008510 	.word	0x20008510
 800f268:	20008514 	.word	0x20008514
 800f26c:	2000bc60 	.word	0x2000bc60

0800f270 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 800f270:	b580      	push	{r7, lr}
 800f272:	b08a      	sub	sp, #40	; 0x28
 800f274:	af02      	add	r7, sp, #8
 800f276:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 800f278:	2300      	movs	r3, #0
 800f27a:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 800f27c:	2300      	movs	r3, #0
 800f27e:	76bb      	strb	r3, [r7, #26]

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 800f280:	4b93      	ldr	r3, [pc, #588]	; (800f4d0 <tcp_process+0x260>)
 800f282:	781b      	ldrb	r3, [r3, #0]
 800f284:	f003 0304 	and.w	r3, r3, #4
 800f288:	2b00      	cmp	r3, #0
 800f28a:	d04e      	beq.n	800f32a <tcp_process+0xba>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 800f28c:	687b      	ldr	r3, [r7, #4]
 800f28e:	7d1b      	ldrb	r3, [r3, #20]
 800f290:	2b02      	cmp	r3, #2
 800f292:	d108      	bne.n	800f2a6 <tcp_process+0x36>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 800f294:	687b      	ldr	r3, [r7, #4]
 800f296:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800f298:	4b8e      	ldr	r3, [pc, #568]	; (800f4d4 <tcp_process+0x264>)
 800f29a:	681b      	ldr	r3, [r3, #0]
 800f29c:	429a      	cmp	r2, r3
 800f29e:	d123      	bne.n	800f2e8 <tcp_process+0x78>
        acceptable = 1;
 800f2a0:	2301      	movs	r3, #1
 800f2a2:	76fb      	strb	r3, [r7, #27]
 800f2a4:	e020      	b.n	800f2e8 <tcp_process+0x78>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 800f2a6:	687b      	ldr	r3, [r7, #4]
 800f2a8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f2aa:	4b8b      	ldr	r3, [pc, #556]	; (800f4d8 <tcp_process+0x268>)
 800f2ac:	681b      	ldr	r3, [r3, #0]
 800f2ae:	429a      	cmp	r2, r3
 800f2b0:	d102      	bne.n	800f2b8 <tcp_process+0x48>
        acceptable = 1;
 800f2b2:	2301      	movs	r3, #1
 800f2b4:	76fb      	strb	r3, [r7, #27]
 800f2b6:	e017      	b.n	800f2e8 <tcp_process+0x78>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800f2b8:	4b87      	ldr	r3, [pc, #540]	; (800f4d8 <tcp_process+0x268>)
 800f2ba:	681a      	ldr	r2, [r3, #0]
 800f2bc:	687b      	ldr	r3, [r7, #4]
 800f2be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f2c0:	1ad3      	subs	r3, r2, r3
 800f2c2:	2b00      	cmp	r3, #0
 800f2c4:	db10      	blt.n	800f2e8 <tcp_process+0x78>
 800f2c6:	4b84      	ldr	r3, [pc, #528]	; (800f4d8 <tcp_process+0x268>)
 800f2c8:	681a      	ldr	r2, [r3, #0]
 800f2ca:	687b      	ldr	r3, [r7, #4]
 800f2cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f2ce:	6879      	ldr	r1, [r7, #4]
 800f2d0:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800f2d2:	440b      	add	r3, r1
 800f2d4:	1ad3      	subs	r3, r2, r3
 800f2d6:	2b00      	cmp	r3, #0
 800f2d8:	dc06      	bgt.n	800f2e8 <tcp_process+0x78>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we only send an ACK
           and wait for a re-send with matching sequence number.
           This violates RFC 793, but is required to protection against
           CVE-2004-0230 (RST spoofing attack). */
        tcp_ack_now(pcb);
 800f2da:	687b      	ldr	r3, [r7, #4]
 800f2dc:	7e9b      	ldrb	r3, [r3, #26]
 800f2de:	f043 0302 	orr.w	r3, r3, #2
 800f2e2:	b2da      	uxtb	r2, r3
 800f2e4:	687b      	ldr	r3, [r7, #4]
 800f2e6:	769a      	strb	r2, [r3, #26]
      }
    }

    if (acceptable) {
 800f2e8:	7efb      	ldrb	r3, [r7, #27]
 800f2ea:	2b00      	cmp	r3, #0
 800f2ec:	d01b      	beq.n	800f326 <tcp_process+0xb6>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 800f2ee:	687b      	ldr	r3, [r7, #4]
 800f2f0:	7d1b      	ldrb	r3, [r3, #20]
 800f2f2:	2b00      	cmp	r3, #0
 800f2f4:	d106      	bne.n	800f304 <tcp_process+0x94>
 800f2f6:	4b79      	ldr	r3, [pc, #484]	; (800f4dc <tcp_process+0x26c>)
 800f2f8:	f240 22e7 	movw	r2, #743	; 0x2e7
 800f2fc:	4978      	ldr	r1, [pc, #480]	; (800f4e0 <tcp_process+0x270>)
 800f2fe:	4879      	ldr	r0, [pc, #484]	; (800f4e4 <tcp_process+0x274>)
 800f300:	f004 ff90 	bl	8014224 <iprintf>
      recv_flags |= TF_RESET;
 800f304:	4b78      	ldr	r3, [pc, #480]	; (800f4e8 <tcp_process+0x278>)
 800f306:	781b      	ldrb	r3, [r3, #0]
 800f308:	f043 0308 	orr.w	r3, r3, #8
 800f30c:	b2da      	uxtb	r2, r3
 800f30e:	4b76      	ldr	r3, [pc, #472]	; (800f4e8 <tcp_process+0x278>)
 800f310:	701a      	strb	r2, [r3, #0]
      pcb->flags &= ~TF_ACK_DELAY;
 800f312:	687b      	ldr	r3, [r7, #4]
 800f314:	7e9b      	ldrb	r3, [r3, #26]
 800f316:	f023 0301 	bic.w	r3, r3, #1
 800f31a:	b2da      	uxtb	r2, r3
 800f31c:	687b      	ldr	r3, [r7, #4]
 800f31e:	769a      	strb	r2, [r3, #26]
      return ERR_RST;
 800f320:	f06f 030d 	mvn.w	r3, #13
 800f324:	e348      	b.n	800f9b8 <tcp_process+0x748>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
       seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
       seqno, pcb->rcv_nxt));
      return ERR_OK;
 800f326:	2300      	movs	r3, #0
 800f328:	e346      	b.n	800f9b8 <tcp_process+0x748>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 800f32a:	4b69      	ldr	r3, [pc, #420]	; (800f4d0 <tcp_process+0x260>)
 800f32c:	781b      	ldrb	r3, [r3, #0]
 800f32e:	f003 0302 	and.w	r3, r3, #2
 800f332:	2b00      	cmp	r3, #0
 800f334:	d010      	beq.n	800f358 <tcp_process+0xe8>
 800f336:	687b      	ldr	r3, [r7, #4]
 800f338:	7d1b      	ldrb	r3, [r3, #20]
 800f33a:	2b02      	cmp	r3, #2
 800f33c:	d00c      	beq.n	800f358 <tcp_process+0xe8>
 800f33e:	687b      	ldr	r3, [r7, #4]
 800f340:	7d1b      	ldrb	r3, [r3, #20]
 800f342:	2b03      	cmp	r3, #3
 800f344:	d008      	beq.n	800f358 <tcp_process+0xe8>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 800f346:	687b      	ldr	r3, [r7, #4]
 800f348:	7e9b      	ldrb	r3, [r3, #26]
 800f34a:	f043 0302 	orr.w	r3, r3, #2
 800f34e:	b2da      	uxtb	r2, r3
 800f350:	687b      	ldr	r3, [r7, #4]
 800f352:	769a      	strb	r2, [r3, #26]
    return ERR_OK;
 800f354:	2300      	movs	r3, #0
 800f356:	e32f      	b.n	800f9b8 <tcp_process+0x748>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 800f358:	687b      	ldr	r3, [r7, #4]
 800f35a:	7e9b      	ldrb	r3, [r3, #26]
 800f35c:	f003 0310 	and.w	r3, r3, #16
 800f360:	2b00      	cmp	r3, #0
 800f362:	d103      	bne.n	800f36c <tcp_process+0xfc>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 800f364:	4b61      	ldr	r3, [pc, #388]	; (800f4ec <tcp_process+0x27c>)
 800f366:	681a      	ldr	r2, [r3, #0]
 800f368:	687b      	ldr	r3, [r7, #4]
 800f36a:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 800f36c:	687b      	ldr	r3, [r7, #4]
 800f36e:	2200      	movs	r2, #0
 800f370:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96

  tcp_parseopt(pcb);
 800f374:	6878      	ldr	r0, [r7, #4]
 800f376:	f001 fbd9 	bl	8010b2c <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 800f37a:	687b      	ldr	r3, [r7, #4]
 800f37c:	7d1b      	ldrb	r3, [r3, #20]
 800f37e:	3b02      	subs	r3, #2
 800f380:	2b07      	cmp	r3, #7
 800f382:	f200 8309 	bhi.w	800f998 <tcp_process+0x728>
 800f386:	a201      	add	r2, pc, #4	; (adr r2, 800f38c <tcp_process+0x11c>)
 800f388:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f38c:	0800f3ad 	.word	0x0800f3ad
 800f390:	0800f5a3 	.word	0x0800f5a3
 800f394:	0800f6fb 	.word	0x0800f6fb
 800f398:	0800f725 	.word	0x0800f725
 800f39c:	0800f847 	.word	0x0800f847
 800f3a0:	0800f6fb 	.word	0x0800f6fb
 800f3a4:	0800f8d3 	.word	0x0800f8d3
 800f3a8:	0800f963 	.word	0x0800f963
  case SYN_SENT:
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
     pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    /* received SYN ACK with expected sequence number? */
    if ((flags & TCP_ACK) && (flags & TCP_SYN)
 800f3ac:	4b48      	ldr	r3, [pc, #288]	; (800f4d0 <tcp_process+0x260>)
 800f3ae:	781b      	ldrb	r3, [r3, #0]
 800f3b0:	f003 0310 	and.w	r3, r3, #16
 800f3b4:	2b00      	cmp	r3, #0
 800f3b6:	f000 80ca 	beq.w	800f54e <tcp_process+0x2de>
 800f3ba:	4b45      	ldr	r3, [pc, #276]	; (800f4d0 <tcp_process+0x260>)
 800f3bc:	781b      	ldrb	r3, [r3, #0]
 800f3be:	f003 0302 	and.w	r3, r3, #2
 800f3c2:	2b00      	cmp	r3, #0
 800f3c4:	f000 80c3 	beq.w	800f54e <tcp_process+0x2de>
        && (ackno == pcb->lastack + 1)) {
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f3cc:	1c5a      	adds	r2, r3, #1
 800f3ce:	4b41      	ldr	r3, [pc, #260]	; (800f4d4 <tcp_process+0x264>)
 800f3d0:	681b      	ldr	r3, [r3, #0]
 800f3d2:	429a      	cmp	r2, r3
 800f3d4:	f040 80bb 	bne.w	800f54e <tcp_process+0x2de>
      pcb->rcv_nxt = seqno + 1;
 800f3d8:	4b3f      	ldr	r3, [pc, #252]	; (800f4d8 <tcp_process+0x268>)
 800f3da:	681b      	ldr	r3, [r3, #0]
 800f3dc:	1c5a      	adds	r2, r3, #1
 800f3de:	687b      	ldr	r3, [r7, #4]
 800f3e0:	625a      	str	r2, [r3, #36]	; 0x24
      pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f3e6:	687b      	ldr	r3, [r7, #4]
 800f3e8:	62da      	str	r2, [r3, #44]	; 0x2c
      pcb->lastack = ackno;
 800f3ea:	4b3a      	ldr	r3, [pc, #232]	; (800f4d4 <tcp_process+0x264>)
 800f3ec:	681a      	ldr	r2, [r3, #0]
 800f3ee:	687b      	ldr	r3, [r7, #4]
 800f3f0:	645a      	str	r2, [r3, #68]	; 0x44
      pcb->snd_wnd = tcphdr->wnd;
 800f3f2:	4b3f      	ldr	r3, [pc, #252]	; (800f4f0 <tcp_process+0x280>)
 800f3f4:	681b      	ldr	r3, [r3, #0]
 800f3f6:	89db      	ldrh	r3, [r3, #14]
 800f3f8:	b29a      	uxth	r2, r3
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
      pcb->snd_wnd_max = pcb->snd_wnd;
 800f400:	687b      	ldr	r3, [r7, #4]
 800f402:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800f406:	687b      	ldr	r3, [r7, #4]
 800f408:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 800f40c:	4b32      	ldr	r3, [pc, #200]	; (800f4d8 <tcp_process+0x268>)
 800f40e:	681b      	ldr	r3, [r3, #0]
 800f410:	1e5a      	subs	r2, r3, #1
 800f412:	687b      	ldr	r3, [r7, #4]
 800f414:	651a      	str	r2, [r3, #80]	; 0x50
      pcb->state = ESTABLISHED;
 800f416:	687b      	ldr	r3, [r7, #4]
 800f418:	2204      	movs	r2, #4
 800f41a:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
      pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800f41c:	687b      	ldr	r3, [r7, #4]
 800f41e:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 800f420:	687b      	ldr	r3, [r7, #4]
 800f422:	3304      	adds	r3, #4
 800f424:	4619      	mov	r1, r3
 800f426:	4610      	mov	r0, r2
 800f428:	f7ff f95a 	bl	800e6e0 <tcp_eff_send_mss_impl>
 800f42c:	4603      	mov	r3, r0
 800f42e:	461a      	mov	r2, r3
 800f430:	687b      	ldr	r3, [r7, #4]
 800f432:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

      pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800f438:	005b      	lsls	r3, r3, #1
 800f43a:	f241 121c 	movw	r2, #4380	; 0x111c
 800f43e:	429a      	cmp	r2, r3
 800f440:	bf38      	it	cc
 800f442:	461a      	movcc	r2, r3
 800f444:	687b      	ldr	r3, [r7, #4]
 800f446:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800f448:	009b      	lsls	r3, r3, #2
 800f44a:	4293      	cmp	r3, r2
 800f44c:	bf28      	it	cs
 800f44e:	4613      	movcs	r3, r2
 800f450:	b29a      	uxth	r2, r3
 800f452:	687b      	ldr	r3, [r7, #4]
 800f454:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                   " ssthresh %"TCPWNDSIZE_F"\n",
                                   pcb->cwnd, pcb->ssthresh));
      LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 800f458:	687b      	ldr	r3, [r7, #4]
 800f45a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800f45e:	2b00      	cmp	r3, #0
 800f460:	d106      	bne.n	800f470 <tcp_process+0x200>
 800f462:	4b1e      	ldr	r3, [pc, #120]	; (800f4dc <tcp_process+0x26c>)
 800f464:	f240 321a 	movw	r2, #794	; 0x31a
 800f468:	4922      	ldr	r1, [pc, #136]	; (800f4f4 <tcp_process+0x284>)
 800f46a:	481e      	ldr	r0, [pc, #120]	; (800f4e4 <tcp_process+0x274>)
 800f46c:	f004 feda 	bl	8014224 <iprintf>
      --pcb->snd_queuelen;
 800f470:	687b      	ldr	r3, [r7, #4]
 800f472:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800f476:	3b01      	subs	r3, #1
 800f478:	b29a      	uxth	r2, r3
 800f47a:	687b      	ldr	r3, [r7, #4]
 800f47c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
      rseg = pcb->unacked;
 800f480:	687b      	ldr	r3, [r7, #4]
 800f482:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f484:	61fb      	str	r3, [r7, #28]
      if (rseg == NULL) {
 800f486:	69fb      	ldr	r3, [r7, #28]
 800f488:	2b00      	cmp	r3, #0
 800f48a:	d111      	bne.n	800f4b0 <tcp_process+0x240>
        /* might happen if tcp_output fails in tcp_rexmit_rto()
           in which case the segment is on the unsent list */
        rseg = pcb->unsent;
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800f490:	61fb      	str	r3, [r7, #28]
        LWIP_ASSERT("no segment to free", rseg != NULL);
 800f492:	69fb      	ldr	r3, [r7, #28]
 800f494:	2b00      	cmp	r3, #0
 800f496:	d106      	bne.n	800f4a6 <tcp_process+0x236>
 800f498:	4b10      	ldr	r3, [pc, #64]	; (800f4dc <tcp_process+0x26c>)
 800f49a:	f240 3222 	movw	r2, #802	; 0x322
 800f49e:	4916      	ldr	r1, [pc, #88]	; (800f4f8 <tcp_process+0x288>)
 800f4a0:	4810      	ldr	r0, [pc, #64]	; (800f4e4 <tcp_process+0x274>)
 800f4a2:	f004 febf 	bl	8014224 <iprintf>
        pcb->unsent = rseg->next;
 800f4a6:	69fb      	ldr	r3, [r7, #28]
 800f4a8:	681a      	ldr	r2, [r3, #0]
 800f4aa:	687b      	ldr	r3, [r7, #4]
 800f4ac:	669a      	str	r2, [r3, #104]	; 0x68
 800f4ae:	e003      	b.n	800f4b8 <tcp_process+0x248>
      } else {
        pcb->unacked = rseg->next;
 800f4b0:	69fb      	ldr	r3, [r7, #28]
 800f4b2:	681a      	ldr	r2, [r3, #0]
 800f4b4:	687b      	ldr	r3, [r7, #4]
 800f4b6:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      tcp_seg_free(rseg);
 800f4b8:	69f8      	ldr	r0, [r7, #28]
 800f4ba:	f7fe fe37 	bl	800e12c <tcp_seg_free>

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f4c2:	2b00      	cmp	r3, #0
 800f4c4:	d11a      	bne.n	800f4fc <tcp_process+0x28c>
        pcb->rtime = -1;
 800f4c6:	687b      	ldr	r3, [r7, #4]
 800f4c8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800f4cc:	861a      	strh	r2, [r3, #48]	; 0x30
 800f4ce:	e01c      	b.n	800f50a <tcp_process+0x29a>
 800f4d0:	2000bca4 	.word	0x2000bca4
 800f4d4:	2000bc9c 	.word	0x2000bc9c
 800f4d8:	2000bc98 	.word	0x2000bc98
 800f4dc:	080168c8 	.word	0x080168c8
 800f4e0:	08016abc 	.word	0x08016abc
 800f4e4:	08016948 	.word	0x08016948
 800f4e8:	2000bca5 	.word	0x2000bca5
 800f4ec:	2000bc60 	.word	0x2000bc60
 800f4f0:	2000bc88 	.word	0x2000bc88
 800f4f4:	08016adc 	.word	0x08016adc
 800f4f8:	08016af4 	.word	0x08016af4
      } else {
        pcb->rtime = 0;
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	2200      	movs	r2, #0
 800f500:	861a      	strh	r2, [r3, #48]	; 0x30
        pcb->nrtx = 0;
 800f502:	687b      	ldr	r3, [r7, #4]
 800f504:	2200      	movs	r2, #0
 800f506:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      }

      /* Call the user specified function to call when successfully
       * connected. */
      TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 800f50a:	687b      	ldr	r3, [r7, #4]
 800f50c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f510:	2b00      	cmp	r3, #0
 800f512:	d00a      	beq.n	800f52a <tcp_process+0x2ba>
 800f514:	687b      	ldr	r3, [r7, #4]
 800f516:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f51a:	687a      	ldr	r2, [r7, #4]
 800f51c:	6910      	ldr	r0, [r2, #16]
 800f51e:	2200      	movs	r2, #0
 800f520:	6879      	ldr	r1, [r7, #4]
 800f522:	4798      	blx	r3
 800f524:	4603      	mov	r3, r0
 800f526:	76bb      	strb	r3, [r7, #26]
 800f528:	e001      	b.n	800f52e <tcp_process+0x2be>
 800f52a:	2300      	movs	r3, #0
 800f52c:	76bb      	strb	r3, [r7, #26]
      if (err == ERR_ABRT) {
 800f52e:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800f532:	f113 0f0d 	cmn.w	r3, #13
 800f536:	d102      	bne.n	800f53e <tcp_process+0x2ce>
        return ERR_ABRT;
 800f538:	f06f 030c 	mvn.w	r3, #12
 800f53c:	e23c      	b.n	800f9b8 <tcp_process+0x748>
      }
      tcp_ack_now(pcb);
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	7e9b      	ldrb	r3, [r3, #26]
 800f542:	f043 0302 	orr.w	r3, r3, #2
 800f546:	b2da      	uxtb	r2, r3
 800f548:	687b      	ldr	r3, [r7, #4]
 800f54a:	769a      	strb	r2, [r3, #26]
      if (pcb->nrtx < TCP_SYNMAXRTX) {
        pcb->rtime = 0;
        tcp_rexmit_rto(pcb);
      }
    }
    break;
 800f54c:	e226      	b.n	800f99c <tcp_process+0x72c>
    else if (flags & TCP_ACK) {
 800f54e:	4b93      	ldr	r3, [pc, #588]	; (800f79c <tcp_process+0x52c>)
 800f550:	781b      	ldrb	r3, [r3, #0]
 800f552:	f003 0310 	and.w	r3, r3, #16
 800f556:	2b00      	cmp	r3, #0
 800f558:	f000 8220 	beq.w	800f99c <tcp_process+0x72c>
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800f55c:	4b90      	ldr	r3, [pc, #576]	; (800f7a0 <tcp_process+0x530>)
 800f55e:	6818      	ldr	r0, [r3, #0]
 800f560:	4b90      	ldr	r3, [pc, #576]	; (800f7a4 <tcp_process+0x534>)
 800f562:	881b      	ldrh	r3, [r3, #0]
 800f564:	461a      	mov	r2, r3
 800f566:	4b90      	ldr	r3, [pc, #576]	; (800f7a8 <tcp_process+0x538>)
 800f568:	681b      	ldr	r3, [r3, #0]
 800f56a:	18d1      	adds	r1, r2, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f56c:	4b8f      	ldr	r3, [pc, #572]	; (800f7ac <tcp_process+0x53c>)
 800f56e:	681b      	ldr	r3, [r3, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800f570:	885b      	ldrh	r3, [r3, #2]
 800f572:	b29b      	uxth	r3, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f574:	4a8d      	ldr	r2, [pc, #564]	; (800f7ac <tcp_process+0x53c>)
 800f576:	6812      	ldr	r2, [r2, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800f578:	8812      	ldrh	r2, [r2, #0]
 800f57a:	b292      	uxth	r2, r2
 800f57c:	9201      	str	r2, [sp, #4]
 800f57e:	9300      	str	r3, [sp, #0]
 800f580:	4b8b      	ldr	r3, [pc, #556]	; (800f7b0 <tcp_process+0x540>)
 800f582:	4a8c      	ldr	r2, [pc, #560]	; (800f7b4 <tcp_process+0x544>)
 800f584:	f002 fc98 	bl	8011eb8 <tcp_rst>
      if (pcb->nrtx < TCP_SYNMAXRTX) {
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800f58e:	2b05      	cmp	r3, #5
 800f590:	f200 8204 	bhi.w	800f99c <tcp_process+0x72c>
        pcb->rtime = 0;
 800f594:	687b      	ldr	r3, [r7, #4]
 800f596:	2200      	movs	r2, #0
 800f598:	861a      	strh	r2, [r3, #48]	; 0x30
        tcp_rexmit_rto(pcb);
 800f59a:	6878      	ldr	r0, [r7, #4]
 800f59c:	f002 fd02 	bl	8011fa4 <tcp_rexmit_rto>
    break;
 800f5a0:	e1fc      	b.n	800f99c <tcp_process+0x72c>
  case SYN_RCVD:
    if (flags & TCP_ACK) {
 800f5a2:	4b7e      	ldr	r3, [pc, #504]	; (800f79c <tcp_process+0x52c>)
 800f5a4:	781b      	ldrb	r3, [r3, #0]
 800f5a6:	f003 0310 	and.w	r3, r3, #16
 800f5aa:	2b00      	cmp	r3, #0
 800f5ac:	f000 8091 	beq.w	800f6d2 <tcp_process+0x462>
      /* expected ACK number? */
      if (TCP_SEQ_BETWEEN(ackno, pcb->lastack+1, pcb->snd_nxt)) {
 800f5b0:	4b7b      	ldr	r3, [pc, #492]	; (800f7a0 <tcp_process+0x530>)
 800f5b2:	681a      	ldr	r2, [r3, #0]
 800f5b4:	687b      	ldr	r3, [r7, #4]
 800f5b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f5b8:	1ad3      	subs	r3, r2, r3
 800f5ba:	3b01      	subs	r3, #1
 800f5bc:	2b00      	cmp	r3, #0
 800f5be:	db71      	blt.n	800f6a4 <tcp_process+0x434>
 800f5c0:	4b77      	ldr	r3, [pc, #476]	; (800f7a0 <tcp_process+0x530>)
 800f5c2:	681a      	ldr	r2, [r3, #0]
 800f5c4:	687b      	ldr	r3, [r7, #4]
 800f5c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f5c8:	1ad3      	subs	r3, r2, r3
 800f5ca:	2b00      	cmp	r3, #0
 800f5cc:	dc6a      	bgt.n	800f6a4 <tcp_process+0x434>
        pcb->state = ESTABLISHED;
 800f5ce:	687b      	ldr	r3, [r7, #4]
 800f5d0:	2204      	movs	r2, #4
 800f5d2:	751a      	strb	r2, [r3, #20]
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
#if LWIP_CALLBACK_API
        LWIP_ASSERT("pcb->listener->accept != NULL",
 800f5d4:	687b      	ldr	r3, [r7, #4]
 800f5d6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f5d8:	2b00      	cmp	r3, #0
 800f5da:	d00b      	beq.n	800f5f4 <tcp_process+0x384>
 800f5dc:	687b      	ldr	r3, [r7, #4]
 800f5de:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f5e0:	699b      	ldr	r3, [r3, #24]
 800f5e2:	2b00      	cmp	r3, #0
 800f5e4:	d106      	bne.n	800f5f4 <tcp_process+0x384>
 800f5e6:	4b74      	ldr	r3, [pc, #464]	; (800f7b8 <tcp_process+0x548>)
 800f5e8:	f44f 7254 	mov.w	r2, #848	; 0x350
 800f5ec:	4973      	ldr	r1, [pc, #460]	; (800f7bc <tcp_process+0x54c>)
 800f5ee:	4874      	ldr	r0, [pc, #464]	; (800f7c0 <tcp_process+0x550>)
 800f5f0:	f004 fe18 	bl	8014224 <iprintf>
          (pcb->listener == NULL) || (pcb->listener->accept != NULL));
#endif
        if (pcb->listener == NULL) {
 800f5f4:	687b      	ldr	r3, [r7, #4]
 800f5f6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f5f8:	2b00      	cmp	r3, #0
 800f5fa:	d102      	bne.n	800f602 <tcp_process+0x392>
          /* listen pcb might be closed by now */
          err = ERR_VAL;
 800f5fc:	23fa      	movs	r3, #250	; 0xfa
 800f5fe:	76bb      	strb	r3, [r7, #26]
 800f600:	e011      	b.n	800f626 <tcp_process+0x3b6>
        } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
        {
          tcp_backlog_accepted(pcb);
          /* Call the accept function. */
          TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 800f602:	687b      	ldr	r3, [r7, #4]
 800f604:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f606:	699b      	ldr	r3, [r3, #24]
 800f608:	2b00      	cmp	r3, #0
 800f60a:	d00a      	beq.n	800f622 <tcp_process+0x3b2>
 800f60c:	687b      	ldr	r3, [r7, #4]
 800f60e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f610:	699b      	ldr	r3, [r3, #24]
 800f612:	687a      	ldr	r2, [r7, #4]
 800f614:	6910      	ldr	r0, [r2, #16]
 800f616:	2200      	movs	r2, #0
 800f618:	6879      	ldr	r1, [r7, #4]
 800f61a:	4798      	blx	r3
 800f61c:	4603      	mov	r3, r0
 800f61e:	76bb      	strb	r3, [r7, #26]
 800f620:	e001      	b.n	800f626 <tcp_process+0x3b6>
 800f622:	23f0      	movs	r3, #240	; 0xf0
 800f624:	76bb      	strb	r3, [r7, #26]
        }
        if (err != ERR_OK) {
 800f626:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800f62a:	2b00      	cmp	r3, #0
 800f62c:	d00a      	beq.n	800f644 <tcp_process+0x3d4>
          /* If the accept function returns with an error, we abort
           * the connection. */
          /* Already aborted? */
          if (err != ERR_ABRT) {
 800f62e:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800f632:	f113 0f0d 	cmn.w	r3, #13
 800f636:	d002      	beq.n	800f63e <tcp_process+0x3ce>
            tcp_abort(pcb);
 800f638:	6878      	ldr	r0, [r7, #4]
 800f63a:	f7fd ff8f 	bl	800d55c <tcp_abort>
          }
          return ERR_ABRT;
 800f63e:	f06f 030c 	mvn.w	r3, #12
 800f642:	e1b9      	b.n	800f9b8 <tcp_process+0x748>
        }
        /* If there was any data contained within this ACK,
         * we'd better pass it on to the application as well. */
        tcp_receive(pcb);
 800f644:	6878      	ldr	r0, [r7, #4]
 800f646:	f000 fa3d 	bl	800fac4 <tcp_receive>

        /* Prevent ACK for SYN to generate a sent event */
        if (recv_acked != 0) {
 800f64a:	4b5e      	ldr	r3, [pc, #376]	; (800f7c4 <tcp_process+0x554>)
 800f64c:	881b      	ldrh	r3, [r3, #0]
 800f64e:	2b00      	cmp	r3, #0
 800f650:	d005      	beq.n	800f65e <tcp_process+0x3ee>
          recv_acked--;
 800f652:	4b5c      	ldr	r3, [pc, #368]	; (800f7c4 <tcp_process+0x554>)
 800f654:	881b      	ldrh	r3, [r3, #0]
 800f656:	3b01      	subs	r3, #1
 800f658:	b29a      	uxth	r2, r3
 800f65a:	4b5a      	ldr	r3, [pc, #360]	; (800f7c4 <tcp_process+0x554>)
 800f65c:	801a      	strh	r2, [r3, #0]
        }

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800f65e:	687b      	ldr	r3, [r7, #4]
 800f660:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800f662:	005b      	lsls	r3, r3, #1
 800f664:	f241 121c 	movw	r2, #4380	; 0x111c
 800f668:	429a      	cmp	r2, r3
 800f66a:	bf38      	it	cc
 800f66c:	461a      	movcc	r2, r3
 800f66e:	687b      	ldr	r3, [r7, #4]
 800f670:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800f672:	009b      	lsls	r3, r3, #2
 800f674:	4293      	cmp	r3, r2
 800f676:	bf28      	it	cs
 800f678:	4613      	movcs	r3, r2
 800f67a:	b29a      	uxth	r2, r3
 800f67c:	687b      	ldr	r3, [r7, #4]
 800f67e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));

        if (recv_flags & TF_GOT_FIN) {
 800f682:	4b51      	ldr	r3, [pc, #324]	; (800f7c8 <tcp_process+0x558>)
 800f684:	781b      	ldrb	r3, [r3, #0]
 800f686:	f003 0320 	and.w	r3, r3, #32
 800f68a:	2b00      	cmp	r3, #0
 800f68c:	d034      	beq.n	800f6f8 <tcp_process+0x488>
          tcp_ack_now(pcb);
 800f68e:	687b      	ldr	r3, [r7, #4]
 800f690:	7e9b      	ldrb	r3, [r3, #26]
 800f692:	f043 0302 	orr.w	r3, r3, #2
 800f696:	b2da      	uxtb	r2, r3
 800f698:	687b      	ldr	r3, [r7, #4]
 800f69a:	769a      	strb	r2, [r3, #26]
          pcb->state = CLOSE_WAIT;
 800f69c:	687b      	ldr	r3, [r7, #4]
 800f69e:	2207      	movs	r2, #7
 800f6a0:	751a      	strb	r2, [r3, #20]
        if (recv_flags & TF_GOT_FIN) {
 800f6a2:	e029      	b.n	800f6f8 <tcp_process+0x488>
        }
      } else {
        /* incorrect ACK number, send RST */
        tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800f6a4:	4b3e      	ldr	r3, [pc, #248]	; (800f7a0 <tcp_process+0x530>)
 800f6a6:	6818      	ldr	r0, [r3, #0]
 800f6a8:	4b3e      	ldr	r3, [pc, #248]	; (800f7a4 <tcp_process+0x534>)
 800f6aa:	881b      	ldrh	r3, [r3, #0]
 800f6ac:	461a      	mov	r2, r3
 800f6ae:	4b3e      	ldr	r3, [pc, #248]	; (800f7a8 <tcp_process+0x538>)
 800f6b0:	681b      	ldr	r3, [r3, #0]
 800f6b2:	18d1      	adds	r1, r2, r3
          ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f6b4:	4b3d      	ldr	r3, [pc, #244]	; (800f7ac <tcp_process+0x53c>)
 800f6b6:	681b      	ldr	r3, [r3, #0]
        tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800f6b8:	885b      	ldrh	r3, [r3, #2]
 800f6ba:	b29b      	uxth	r3, r3
          ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f6bc:	4a3b      	ldr	r2, [pc, #236]	; (800f7ac <tcp_process+0x53c>)
 800f6be:	6812      	ldr	r2, [r2, #0]
        tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800f6c0:	8812      	ldrh	r2, [r2, #0]
 800f6c2:	b292      	uxth	r2, r2
 800f6c4:	9201      	str	r2, [sp, #4]
 800f6c6:	9300      	str	r3, [sp, #0]
 800f6c8:	4b39      	ldr	r3, [pc, #228]	; (800f7b0 <tcp_process+0x540>)
 800f6ca:	4a3a      	ldr	r2, [pc, #232]	; (800f7b4 <tcp_process+0x544>)
 800f6cc:	f002 fbf4 	bl	8011eb8 <tcp_rst>
      }
    } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
      /* Looks like another copy of the SYN - retransmit our SYN-ACK */
      tcp_rexmit(pcb);
    }
    break;
 800f6d0:	e166      	b.n	800f9a0 <tcp_process+0x730>
    } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 800f6d2:	4b32      	ldr	r3, [pc, #200]	; (800f79c <tcp_process+0x52c>)
 800f6d4:	781b      	ldrb	r3, [r3, #0]
 800f6d6:	f003 0302 	and.w	r3, r3, #2
 800f6da:	2b00      	cmp	r3, #0
 800f6dc:	f000 8160 	beq.w	800f9a0 <tcp_process+0x730>
 800f6e0:	687b      	ldr	r3, [r7, #4]
 800f6e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f6e4:	1e5a      	subs	r2, r3, #1
 800f6e6:	4b30      	ldr	r3, [pc, #192]	; (800f7a8 <tcp_process+0x538>)
 800f6e8:	681b      	ldr	r3, [r3, #0]
 800f6ea:	429a      	cmp	r2, r3
 800f6ec:	f040 8158 	bne.w	800f9a0 <tcp_process+0x730>
      tcp_rexmit(pcb);
 800f6f0:	6878      	ldr	r0, [r7, #4]
 800f6f2:	f002 fc8d 	bl	8012010 <tcp_rexmit>
    break;
 800f6f6:	e153      	b.n	800f9a0 <tcp_process+0x730>
 800f6f8:	e152      	b.n	800f9a0 <tcp_process+0x730>
  case CLOSE_WAIT:
    /* FALLTHROUGH */
  case ESTABLISHED:
    tcp_receive(pcb);
 800f6fa:	6878      	ldr	r0, [r7, #4]
 800f6fc:	f000 f9e2 	bl	800fac4 <tcp_receive>
    if (recv_flags & TF_GOT_FIN) { /* passive close */
 800f700:	4b31      	ldr	r3, [pc, #196]	; (800f7c8 <tcp_process+0x558>)
 800f702:	781b      	ldrb	r3, [r3, #0]
 800f704:	f003 0320 	and.w	r3, r3, #32
 800f708:	2b00      	cmp	r3, #0
 800f70a:	f000 814b 	beq.w	800f9a4 <tcp_process+0x734>
      tcp_ack_now(pcb);
 800f70e:	687b      	ldr	r3, [r7, #4]
 800f710:	7e9b      	ldrb	r3, [r3, #26]
 800f712:	f043 0302 	orr.w	r3, r3, #2
 800f716:	b2da      	uxtb	r2, r3
 800f718:	687b      	ldr	r3, [r7, #4]
 800f71a:	769a      	strb	r2, [r3, #26]
      pcb->state = CLOSE_WAIT;
 800f71c:	687b      	ldr	r3, [r7, #4]
 800f71e:	2207      	movs	r2, #7
 800f720:	751a      	strb	r2, [r3, #20]
    }
    break;
 800f722:	e13f      	b.n	800f9a4 <tcp_process+0x734>
  case FIN_WAIT_1:
    tcp_receive(pcb);
 800f724:	6878      	ldr	r0, [r7, #4]
 800f726:	f000 f9cd 	bl	800fac4 <tcp_receive>
    if (recv_flags & TF_GOT_FIN) {
 800f72a:	4b27      	ldr	r3, [pc, #156]	; (800f7c8 <tcp_process+0x558>)
 800f72c:	781b      	ldrb	r3, [r3, #0]
 800f72e:	f003 0320 	and.w	r3, r3, #32
 800f732:	2b00      	cmp	r3, #0
 800f734:	d070      	beq.n	800f818 <tcp_process+0x5a8>
      if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800f736:	4b19      	ldr	r3, [pc, #100]	; (800f79c <tcp_process+0x52c>)
 800f738:	781b      	ldrb	r3, [r3, #0]
 800f73a:	f003 0310 	and.w	r3, r3, #16
 800f73e:	2b00      	cmp	r3, #0
 800f740:	d05f      	beq.n	800f802 <tcp_process+0x592>
 800f742:	687b      	ldr	r3, [r7, #4]
 800f744:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800f746:	4b16      	ldr	r3, [pc, #88]	; (800f7a0 <tcp_process+0x530>)
 800f748:	681b      	ldr	r3, [r3, #0]
 800f74a:	429a      	cmp	r2, r3
 800f74c:	d159      	bne.n	800f802 <tcp_process+0x592>
          pcb->unsent == NULL) {
 800f74e:	687b      	ldr	r3, [r7, #4]
 800f750:	6e9b      	ldr	r3, [r3, #104]	; 0x68
      if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800f752:	2b00      	cmp	r3, #0
 800f754:	d155      	bne.n	800f802 <tcp_process+0x592>
        LWIP_DEBUGF(TCP_DEBUG,
          ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 800f756:	687b      	ldr	r3, [r7, #4]
 800f758:	7e9b      	ldrb	r3, [r3, #26]
 800f75a:	f043 0302 	orr.w	r3, r3, #2
 800f75e:	b2da      	uxtb	r2, r3
 800f760:	687b      	ldr	r3, [r7, #4]
 800f762:	769a      	strb	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 800f764:	6878      	ldr	r0, [r7, #4]
 800f766:	f7fe fee7 	bl	800e538 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800f76a:	4b18      	ldr	r3, [pc, #96]	; (800f7cc <tcp_process+0x55c>)
 800f76c:	681b      	ldr	r3, [r3, #0]
 800f76e:	687a      	ldr	r2, [r7, #4]
 800f770:	429a      	cmp	r2, r3
 800f772:	d105      	bne.n	800f780 <tcp_process+0x510>
 800f774:	4b15      	ldr	r3, [pc, #84]	; (800f7cc <tcp_process+0x55c>)
 800f776:	681b      	ldr	r3, [r3, #0]
 800f778:	68db      	ldr	r3, [r3, #12]
 800f77a:	4a14      	ldr	r2, [pc, #80]	; (800f7cc <tcp_process+0x55c>)
 800f77c:	6013      	str	r3, [r2, #0]
 800f77e:	e02d      	b.n	800f7dc <tcp_process+0x56c>
 800f780:	4b12      	ldr	r3, [pc, #72]	; (800f7cc <tcp_process+0x55c>)
 800f782:	681b      	ldr	r3, [r3, #0]
 800f784:	617b      	str	r3, [r7, #20]
 800f786:	e026      	b.n	800f7d6 <tcp_process+0x566>
 800f788:	697b      	ldr	r3, [r7, #20]
 800f78a:	68db      	ldr	r3, [r3, #12]
 800f78c:	687a      	ldr	r2, [r7, #4]
 800f78e:	429a      	cmp	r2, r3
 800f790:	d11e      	bne.n	800f7d0 <tcp_process+0x560>
 800f792:	687b      	ldr	r3, [r7, #4]
 800f794:	68da      	ldr	r2, [r3, #12]
 800f796:	697b      	ldr	r3, [r7, #20]
 800f798:	60da      	str	r2, [r3, #12]
 800f79a:	e01f      	b.n	800f7dc <tcp_process+0x56c>
 800f79c:	2000bca4 	.word	0x2000bca4
 800f7a0:	2000bc9c 	.word	0x2000bc9c
 800f7a4:	2000bca2 	.word	0x2000bca2
 800f7a8:	2000bc98 	.word	0x2000bc98
 800f7ac:	2000bc88 	.word	0x2000bc88
 800f7b0:	20008510 	.word	0x20008510
 800f7b4:	20008514 	.word	0x20008514
 800f7b8:	080168c8 	.word	0x080168c8
 800f7bc:	08016b08 	.word	0x08016b08
 800f7c0:	08016948 	.word	0x08016948
 800f7c4:	2000bca0 	.word	0x2000bca0
 800f7c8:	2000bca5 	.word	0x2000bca5
 800f7cc:	2000bc6c 	.word	0x2000bc6c
 800f7d0:	697b      	ldr	r3, [r7, #20]
 800f7d2:	68db      	ldr	r3, [r3, #12]
 800f7d4:	617b      	str	r3, [r7, #20]
 800f7d6:	697b      	ldr	r3, [r7, #20]
 800f7d8:	2b00      	cmp	r3, #0
 800f7da:	d1d5      	bne.n	800f788 <tcp_process+0x518>
 800f7dc:	687b      	ldr	r3, [r7, #4]
 800f7de:	2200      	movs	r2, #0
 800f7e0:	60da      	str	r2, [r3, #12]
 800f7e2:	4b77      	ldr	r3, [pc, #476]	; (800f9c0 <tcp_process+0x750>)
 800f7e4:	2201      	movs	r2, #1
 800f7e6:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 800f7e8:	687b      	ldr	r3, [r7, #4]
 800f7ea:	220a      	movs	r2, #10
 800f7ec:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800f7ee:	4b75      	ldr	r3, [pc, #468]	; (800f9c4 <tcp_process+0x754>)
 800f7f0:	681a      	ldr	r2, [r3, #0]
 800f7f2:	687b      	ldr	r3, [r7, #4]
 800f7f4:	60da      	str	r2, [r3, #12]
 800f7f6:	4a73      	ldr	r2, [pc, #460]	; (800f9c4 <tcp_process+0x754>)
 800f7f8:	687b      	ldr	r3, [r7, #4]
 800f7fa:	6013      	str	r3, [r2, #0]
 800f7fc:	f002 ff08 	bl	8012610 <tcp_timer_needed>
      }
    } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
               pcb->unsent == NULL) {
      pcb->state = FIN_WAIT_2;
    }
    break;
 800f800:	e0d2      	b.n	800f9a8 <tcp_process+0x738>
        tcp_ack_now(pcb);
 800f802:	687b      	ldr	r3, [r7, #4]
 800f804:	7e9b      	ldrb	r3, [r3, #26]
 800f806:	f043 0302 	orr.w	r3, r3, #2
 800f80a:	b2da      	uxtb	r2, r3
 800f80c:	687b      	ldr	r3, [r7, #4]
 800f80e:	769a      	strb	r2, [r3, #26]
        pcb->state = CLOSING;
 800f810:	687b      	ldr	r3, [r7, #4]
 800f812:	2208      	movs	r2, #8
 800f814:	751a      	strb	r2, [r3, #20]
    break;
 800f816:	e0c7      	b.n	800f9a8 <tcp_process+0x738>
    } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800f818:	4b6b      	ldr	r3, [pc, #428]	; (800f9c8 <tcp_process+0x758>)
 800f81a:	781b      	ldrb	r3, [r3, #0]
 800f81c:	f003 0310 	and.w	r3, r3, #16
 800f820:	2b00      	cmp	r3, #0
 800f822:	f000 80c1 	beq.w	800f9a8 <tcp_process+0x738>
 800f826:	687b      	ldr	r3, [r7, #4]
 800f828:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800f82a:	4b68      	ldr	r3, [pc, #416]	; (800f9cc <tcp_process+0x75c>)
 800f82c:	681b      	ldr	r3, [r3, #0]
 800f82e:	429a      	cmp	r2, r3
 800f830:	f040 80ba 	bne.w	800f9a8 <tcp_process+0x738>
               pcb->unsent == NULL) {
 800f834:	687b      	ldr	r3, [r7, #4]
 800f836:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800f838:	2b00      	cmp	r3, #0
 800f83a:	f040 80b5 	bne.w	800f9a8 <tcp_process+0x738>
      pcb->state = FIN_WAIT_2;
 800f83e:	687b      	ldr	r3, [r7, #4]
 800f840:	2206      	movs	r2, #6
 800f842:	751a      	strb	r2, [r3, #20]
    break;
 800f844:	e0b0      	b.n	800f9a8 <tcp_process+0x738>
  case FIN_WAIT_2:
    tcp_receive(pcb);
 800f846:	6878      	ldr	r0, [r7, #4]
 800f848:	f000 f93c 	bl	800fac4 <tcp_receive>
    if (recv_flags & TF_GOT_FIN) {
 800f84c:	4b60      	ldr	r3, [pc, #384]	; (800f9d0 <tcp_process+0x760>)
 800f84e:	781b      	ldrb	r3, [r3, #0]
 800f850:	f003 0320 	and.w	r3, r3, #32
 800f854:	2b00      	cmp	r3, #0
 800f856:	f000 80a9 	beq.w	800f9ac <tcp_process+0x73c>
      LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
      tcp_ack_now(pcb);
 800f85a:	687b      	ldr	r3, [r7, #4]
 800f85c:	7e9b      	ldrb	r3, [r3, #26]
 800f85e:	f043 0302 	orr.w	r3, r3, #2
 800f862:	b2da      	uxtb	r2, r3
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	769a      	strb	r2, [r3, #26]
      tcp_pcb_purge(pcb);
 800f868:	6878      	ldr	r0, [r7, #4]
 800f86a:	f7fe fe65 	bl	800e538 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800f86e:	4b59      	ldr	r3, [pc, #356]	; (800f9d4 <tcp_process+0x764>)
 800f870:	681b      	ldr	r3, [r3, #0]
 800f872:	687a      	ldr	r2, [r7, #4]
 800f874:	429a      	cmp	r2, r3
 800f876:	d105      	bne.n	800f884 <tcp_process+0x614>
 800f878:	4b56      	ldr	r3, [pc, #344]	; (800f9d4 <tcp_process+0x764>)
 800f87a:	681b      	ldr	r3, [r3, #0]
 800f87c:	68db      	ldr	r3, [r3, #12]
 800f87e:	4a55      	ldr	r2, [pc, #340]	; (800f9d4 <tcp_process+0x764>)
 800f880:	6013      	str	r3, [r2, #0]
 800f882:	e013      	b.n	800f8ac <tcp_process+0x63c>
 800f884:	4b53      	ldr	r3, [pc, #332]	; (800f9d4 <tcp_process+0x764>)
 800f886:	681b      	ldr	r3, [r3, #0]
 800f888:	613b      	str	r3, [r7, #16]
 800f88a:	e00c      	b.n	800f8a6 <tcp_process+0x636>
 800f88c:	693b      	ldr	r3, [r7, #16]
 800f88e:	68db      	ldr	r3, [r3, #12]
 800f890:	687a      	ldr	r2, [r7, #4]
 800f892:	429a      	cmp	r2, r3
 800f894:	d104      	bne.n	800f8a0 <tcp_process+0x630>
 800f896:	687b      	ldr	r3, [r7, #4]
 800f898:	68da      	ldr	r2, [r3, #12]
 800f89a:	693b      	ldr	r3, [r7, #16]
 800f89c:	60da      	str	r2, [r3, #12]
 800f89e:	e005      	b.n	800f8ac <tcp_process+0x63c>
 800f8a0:	693b      	ldr	r3, [r7, #16]
 800f8a2:	68db      	ldr	r3, [r3, #12]
 800f8a4:	613b      	str	r3, [r7, #16]
 800f8a6:	693b      	ldr	r3, [r7, #16]
 800f8a8:	2b00      	cmp	r3, #0
 800f8aa:	d1ef      	bne.n	800f88c <tcp_process+0x61c>
 800f8ac:	687b      	ldr	r3, [r7, #4]
 800f8ae:	2200      	movs	r2, #0
 800f8b0:	60da      	str	r2, [r3, #12]
 800f8b2:	4b43      	ldr	r3, [pc, #268]	; (800f9c0 <tcp_process+0x750>)
 800f8b4:	2201      	movs	r2, #1
 800f8b6:	701a      	strb	r2, [r3, #0]
      pcb->state = TIME_WAIT;
 800f8b8:	687b      	ldr	r3, [r7, #4]
 800f8ba:	220a      	movs	r2, #10
 800f8bc:	751a      	strb	r2, [r3, #20]
      TCP_REG(&tcp_tw_pcbs, pcb);
 800f8be:	4b41      	ldr	r3, [pc, #260]	; (800f9c4 <tcp_process+0x754>)
 800f8c0:	681a      	ldr	r2, [r3, #0]
 800f8c2:	687b      	ldr	r3, [r7, #4]
 800f8c4:	60da      	str	r2, [r3, #12]
 800f8c6:	4a3f      	ldr	r2, [pc, #252]	; (800f9c4 <tcp_process+0x754>)
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	6013      	str	r3, [r2, #0]
 800f8cc:	f002 fea0 	bl	8012610 <tcp_timer_needed>
    }
    break;
 800f8d0:	e06c      	b.n	800f9ac <tcp_process+0x73c>
  case CLOSING:
    tcp_receive(pcb);
 800f8d2:	6878      	ldr	r0, [r7, #4]
 800f8d4:	f000 f8f6 	bl	800fac4 <tcp_receive>
    if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800f8d8:	4b3b      	ldr	r3, [pc, #236]	; (800f9c8 <tcp_process+0x758>)
 800f8da:	781b      	ldrb	r3, [r3, #0]
 800f8dc:	f003 0310 	and.w	r3, r3, #16
 800f8e0:	2b00      	cmp	r3, #0
 800f8e2:	d065      	beq.n	800f9b0 <tcp_process+0x740>
 800f8e4:	687b      	ldr	r3, [r7, #4]
 800f8e6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800f8e8:	4b38      	ldr	r3, [pc, #224]	; (800f9cc <tcp_process+0x75c>)
 800f8ea:	681b      	ldr	r3, [r3, #0]
 800f8ec:	429a      	cmp	r2, r3
 800f8ee:	d15f      	bne.n	800f9b0 <tcp_process+0x740>
 800f8f0:	687b      	ldr	r3, [r7, #4]
 800f8f2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800f8f4:	2b00      	cmp	r3, #0
 800f8f6:	d15b      	bne.n	800f9b0 <tcp_process+0x740>
      LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
      tcp_pcb_purge(pcb);
 800f8f8:	6878      	ldr	r0, [r7, #4]
 800f8fa:	f7fe fe1d 	bl	800e538 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800f8fe:	4b35      	ldr	r3, [pc, #212]	; (800f9d4 <tcp_process+0x764>)
 800f900:	681b      	ldr	r3, [r3, #0]
 800f902:	687a      	ldr	r2, [r7, #4]
 800f904:	429a      	cmp	r2, r3
 800f906:	d105      	bne.n	800f914 <tcp_process+0x6a4>
 800f908:	4b32      	ldr	r3, [pc, #200]	; (800f9d4 <tcp_process+0x764>)
 800f90a:	681b      	ldr	r3, [r3, #0]
 800f90c:	68db      	ldr	r3, [r3, #12]
 800f90e:	4a31      	ldr	r2, [pc, #196]	; (800f9d4 <tcp_process+0x764>)
 800f910:	6013      	str	r3, [r2, #0]
 800f912:	e013      	b.n	800f93c <tcp_process+0x6cc>
 800f914:	4b2f      	ldr	r3, [pc, #188]	; (800f9d4 <tcp_process+0x764>)
 800f916:	681b      	ldr	r3, [r3, #0]
 800f918:	60fb      	str	r3, [r7, #12]
 800f91a:	e00c      	b.n	800f936 <tcp_process+0x6c6>
 800f91c:	68fb      	ldr	r3, [r7, #12]
 800f91e:	68db      	ldr	r3, [r3, #12]
 800f920:	687a      	ldr	r2, [r7, #4]
 800f922:	429a      	cmp	r2, r3
 800f924:	d104      	bne.n	800f930 <tcp_process+0x6c0>
 800f926:	687b      	ldr	r3, [r7, #4]
 800f928:	68da      	ldr	r2, [r3, #12]
 800f92a:	68fb      	ldr	r3, [r7, #12]
 800f92c:	60da      	str	r2, [r3, #12]
 800f92e:	e005      	b.n	800f93c <tcp_process+0x6cc>
 800f930:	68fb      	ldr	r3, [r7, #12]
 800f932:	68db      	ldr	r3, [r3, #12]
 800f934:	60fb      	str	r3, [r7, #12]
 800f936:	68fb      	ldr	r3, [r7, #12]
 800f938:	2b00      	cmp	r3, #0
 800f93a:	d1ef      	bne.n	800f91c <tcp_process+0x6ac>
 800f93c:	687b      	ldr	r3, [r7, #4]
 800f93e:	2200      	movs	r2, #0
 800f940:	60da      	str	r2, [r3, #12]
 800f942:	4b1f      	ldr	r3, [pc, #124]	; (800f9c0 <tcp_process+0x750>)
 800f944:	2201      	movs	r2, #1
 800f946:	701a      	strb	r2, [r3, #0]
      pcb->state = TIME_WAIT;
 800f948:	687b      	ldr	r3, [r7, #4]
 800f94a:	220a      	movs	r2, #10
 800f94c:	751a      	strb	r2, [r3, #20]
      TCP_REG(&tcp_tw_pcbs, pcb);
 800f94e:	4b1d      	ldr	r3, [pc, #116]	; (800f9c4 <tcp_process+0x754>)
 800f950:	681a      	ldr	r2, [r3, #0]
 800f952:	687b      	ldr	r3, [r7, #4]
 800f954:	60da      	str	r2, [r3, #12]
 800f956:	4a1b      	ldr	r2, [pc, #108]	; (800f9c4 <tcp_process+0x754>)
 800f958:	687b      	ldr	r3, [r7, #4]
 800f95a:	6013      	str	r3, [r2, #0]
 800f95c:	f002 fe58 	bl	8012610 <tcp_timer_needed>
    }
    break;
 800f960:	e026      	b.n	800f9b0 <tcp_process+0x740>
  case LAST_ACK:
    tcp_receive(pcb);
 800f962:	6878      	ldr	r0, [r7, #4]
 800f964:	f000 f8ae 	bl	800fac4 <tcp_receive>
    if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800f968:	4b17      	ldr	r3, [pc, #92]	; (800f9c8 <tcp_process+0x758>)
 800f96a:	781b      	ldrb	r3, [r3, #0]
 800f96c:	f003 0310 	and.w	r3, r3, #16
 800f970:	2b00      	cmp	r3, #0
 800f972:	d01f      	beq.n	800f9b4 <tcp_process+0x744>
 800f974:	687b      	ldr	r3, [r7, #4]
 800f976:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800f978:	4b14      	ldr	r3, [pc, #80]	; (800f9cc <tcp_process+0x75c>)
 800f97a:	681b      	ldr	r3, [r3, #0]
 800f97c:	429a      	cmp	r2, r3
 800f97e:	d119      	bne.n	800f9b4 <tcp_process+0x744>
 800f980:	687b      	ldr	r3, [r7, #4]
 800f982:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800f984:	2b00      	cmp	r3, #0
 800f986:	d115      	bne.n	800f9b4 <tcp_process+0x744>
      LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
      /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
      recv_flags |= TF_CLOSED;
 800f988:	4b11      	ldr	r3, [pc, #68]	; (800f9d0 <tcp_process+0x760>)
 800f98a:	781b      	ldrb	r3, [r3, #0]
 800f98c:	f043 0310 	orr.w	r3, r3, #16
 800f990:	b2da      	uxtb	r2, r3
 800f992:	4b0f      	ldr	r3, [pc, #60]	; (800f9d0 <tcp_process+0x760>)
 800f994:	701a      	strb	r2, [r3, #0]
    }
    break;
 800f996:	e00d      	b.n	800f9b4 <tcp_process+0x744>
  default:
    break;
 800f998:	bf00      	nop
 800f99a:	e00c      	b.n	800f9b6 <tcp_process+0x746>
    break;
 800f99c:	bf00      	nop
 800f99e:	e00a      	b.n	800f9b6 <tcp_process+0x746>
    break;
 800f9a0:	bf00      	nop
 800f9a2:	e008      	b.n	800f9b6 <tcp_process+0x746>
    break;
 800f9a4:	bf00      	nop
 800f9a6:	e006      	b.n	800f9b6 <tcp_process+0x746>
    break;
 800f9a8:	bf00      	nop
 800f9aa:	e004      	b.n	800f9b6 <tcp_process+0x746>
    break;
 800f9ac:	bf00      	nop
 800f9ae:	e002      	b.n	800f9b6 <tcp_process+0x746>
    break;
 800f9b0:	bf00      	nop
 800f9b2:	e000      	b.n	800f9b6 <tcp_process+0x746>
    break;
 800f9b4:	bf00      	nop
  }
  return ERR_OK;
 800f9b6:	2300      	movs	r3, #0
}
 800f9b8:	4618      	mov	r0, r3
 800f9ba:	3720      	adds	r7, #32
 800f9bc:	46bd      	mov	sp, r7
 800f9be:	bd80      	pop	{r7, pc}
 800f9c0:	2000bc74 	.word	0x2000bc74
 800f9c4:	2000bc70 	.word	0x2000bc70
 800f9c8:	2000bca4 	.word	0x2000bca4
 800f9cc:	2000bc9c 	.word	0x2000bc9c
 800f9d0:	2000bca5 	.word	0x2000bca5
 800f9d4:	2000bc6c 	.word	0x2000bc6c

0800f9d8 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 800f9d8:	b590      	push	{r4, r7, lr}
 800f9da:	b085      	sub	sp, #20
 800f9dc:	af00      	add	r7, sp, #0
 800f9de:	6078      	str	r0, [r7, #4]
 800f9e0:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800f9e2:	687b      	ldr	r3, [r7, #4]
 800f9e4:	68db      	ldr	r3, [r3, #12]
 800f9e6:	899b      	ldrh	r3, [r3, #12]
 800f9e8:	b29b      	uxth	r3, r3
 800f9ea:	4618      	mov	r0, r3
 800f9ec:	f7f9 fbfc 	bl	80091e8 <lwip_htons>
 800f9f0:	4603      	mov	r3, r0
 800f9f2:	f003 0301 	and.w	r3, r3, #1
 800f9f6:	2b00      	cmp	r3, #0
 800f9f8:	d027      	beq.n	800fa4a <tcp_oos_insert_segment+0x72>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 800f9fa:	6838      	ldr	r0, [r7, #0]
 800f9fc:	f7fe fb81 	bl	800e102 <tcp_segs_free>
    next = NULL;
 800fa00:	2300      	movs	r3, #0
 800fa02:	603b      	str	r3, [r7, #0]
 800fa04:	e055      	b.n	800fab2 <tcp_oos_insert_segment+0xda>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                      (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 800fa06:	683b      	ldr	r3, [r7, #0]
 800fa08:	68db      	ldr	r3, [r3, #12]
 800fa0a:	899b      	ldrh	r3, [r3, #12]
 800fa0c:	b29b      	uxth	r3, r3
 800fa0e:	4618      	mov	r0, r3
 800fa10:	f7f9 fbea 	bl	80091e8 <lwip_htons>
 800fa14:	4603      	mov	r3, r0
 800fa16:	f003 0301 	and.w	r3, r3, #1
 800fa1a:	2b00      	cmp	r3, #0
 800fa1c:	d00d      	beq.n	800fa3a <tcp_oos_insert_segment+0x62>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 800fa1e:	687b      	ldr	r3, [r7, #4]
 800fa20:	68db      	ldr	r3, [r3, #12]
 800fa22:	899b      	ldrh	r3, [r3, #12]
 800fa24:	b29c      	uxth	r4, r3
 800fa26:	2001      	movs	r0, #1
 800fa28:	f7f9 fbde 	bl	80091e8 <lwip_htons>
 800fa2c:	4603      	mov	r3, r0
 800fa2e:	461a      	mov	r2, r3
 800fa30:	687b      	ldr	r3, [r7, #4]
 800fa32:	68db      	ldr	r3, [r3, #12]
 800fa34:	4322      	orrs	r2, r4
 800fa36:	b292      	uxth	r2, r2
 800fa38:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 800fa3a:	683b      	ldr	r3, [r7, #0]
 800fa3c:	60fb      	str	r3, [r7, #12]
      next = next->next;
 800fa3e:	683b      	ldr	r3, [r7, #0]
 800fa40:	681b      	ldr	r3, [r3, #0]
 800fa42:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 800fa44:	68f8      	ldr	r0, [r7, #12]
 800fa46:	f7fe fb71 	bl	800e12c <tcp_seg_free>
    while (next &&
 800fa4a:	683b      	ldr	r3, [r7, #0]
 800fa4c:	2b00      	cmp	r3, #0
 800fa4e:	d00e      	beq.n	800fa6e <tcp_oos_insert_segment+0x96>
           TCP_SEQ_GEQ((seqno + cseg->len),
 800fa50:	687b      	ldr	r3, [r7, #4]
 800fa52:	891b      	ldrh	r3, [r3, #8]
 800fa54:	461a      	mov	r2, r3
 800fa56:	4b1a      	ldr	r3, [pc, #104]	; (800fac0 <tcp_oos_insert_segment+0xe8>)
 800fa58:	681b      	ldr	r3, [r3, #0]
 800fa5a:	441a      	add	r2, r3
 800fa5c:	683b      	ldr	r3, [r7, #0]
 800fa5e:	68db      	ldr	r3, [r3, #12]
 800fa60:	685b      	ldr	r3, [r3, #4]
 800fa62:	6839      	ldr	r1, [r7, #0]
 800fa64:	8909      	ldrh	r1, [r1, #8]
 800fa66:	440b      	add	r3, r1
 800fa68:	1ad3      	subs	r3, r2, r3
    while (next &&
 800fa6a:	2b00      	cmp	r3, #0
 800fa6c:	dacb      	bge.n	800fa06 <tcp_oos_insert_segment+0x2e>
    }
    if (next &&
 800fa6e:	683b      	ldr	r3, [r7, #0]
 800fa70:	2b00      	cmp	r3, #0
 800fa72:	d01e      	beq.n	800fab2 <tcp_oos_insert_segment+0xda>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 800fa74:	687b      	ldr	r3, [r7, #4]
 800fa76:	891b      	ldrh	r3, [r3, #8]
 800fa78:	461a      	mov	r2, r3
 800fa7a:	4b11      	ldr	r3, [pc, #68]	; (800fac0 <tcp_oos_insert_segment+0xe8>)
 800fa7c:	681b      	ldr	r3, [r3, #0]
 800fa7e:	441a      	add	r2, r3
 800fa80:	683b      	ldr	r3, [r7, #0]
 800fa82:	68db      	ldr	r3, [r3, #12]
 800fa84:	685b      	ldr	r3, [r3, #4]
 800fa86:	1ad3      	subs	r3, r2, r3
    if (next &&
 800fa88:	2b00      	cmp	r3, #0
 800fa8a:	dd12      	ble.n	800fab2 <tcp_oos_insert_segment+0xda>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 800fa8c:	683b      	ldr	r3, [r7, #0]
 800fa8e:	68db      	ldr	r3, [r3, #12]
 800fa90:	685b      	ldr	r3, [r3, #4]
 800fa92:	b29a      	uxth	r2, r3
 800fa94:	4b0a      	ldr	r3, [pc, #40]	; (800fac0 <tcp_oos_insert_segment+0xe8>)
 800fa96:	681b      	ldr	r3, [r3, #0]
 800fa98:	b29b      	uxth	r3, r3
 800fa9a:	1ad3      	subs	r3, r2, r3
 800fa9c:	b29a      	uxth	r2, r3
 800fa9e:	687b      	ldr	r3, [r7, #4]
 800faa0:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 800faa2:	687b      	ldr	r3, [r7, #4]
 800faa4:	685a      	ldr	r2, [r3, #4]
 800faa6:	687b      	ldr	r3, [r7, #4]
 800faa8:	891b      	ldrh	r3, [r3, #8]
 800faaa:	4619      	mov	r1, r3
 800faac:	4610      	mov	r0, r2
 800faae:	f7fc fdd7 	bl	800c660 <pbuf_realloc>
    }
  }
  cseg->next = next;
 800fab2:	687b      	ldr	r3, [r7, #4]
 800fab4:	683a      	ldr	r2, [r7, #0]
 800fab6:	601a      	str	r2, [r3, #0]
}
 800fab8:	bf00      	nop
 800faba:	3714      	adds	r7, #20
 800fabc:	46bd      	mov	sp, r7
 800fabe:	bd90      	pop	{r4, r7, pc}
 800fac0:	2000bc98 	.word	0x2000bc98

0800fac4 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 800fac4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fac6:	b08d      	sub	sp, #52	; 0x34
 800fac8:	af00      	add	r7, sp, #0
 800faca:	6078      	str	r0, [r7, #4]
#endif /* TCP_QUEUE_OOSEQ */
  s32_t off;
  s16_t m;
  u32_t right_wnd_edge;
  u16_t new_tot_len;
  int found_dupack = 0;
 800facc:	2300      	movs	r3, #0
 800face:	61fb      	str	r3, [r7, #28]
#if TCP_OOSEQ_MAX_BYTES || TCP_OOSEQ_MAX_PBUFS
  u32_t ooseq_blen;
  u16_t ooseq_qlen;
#endif /* TCP_OOSEQ_MAX_BYTES || TCP_OOSEQ_MAX_PBUFS */

  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	7d1b      	ldrb	r3, [r3, #20]
 800fad4:	2b03      	cmp	r3, #3
 800fad6:	d806      	bhi.n	800fae6 <tcp_receive+0x22>
 800fad8:	4b98      	ldr	r3, [pc, #608]	; (800fd3c <tcp_receive+0x278>)
 800fada:	f44f 6281 	mov.w	r2, #1032	; 0x408
 800fade:	4998      	ldr	r1, [pc, #608]	; (800fd40 <tcp_receive+0x27c>)
 800fae0:	4898      	ldr	r0, [pc, #608]	; (800fd44 <tcp_receive+0x280>)
 800fae2:	f004 fb9f 	bl	8014224 <iprintf>

  if (flags & TCP_ACK) {
 800fae6:	4b98      	ldr	r3, [pc, #608]	; (800fd48 <tcp_receive+0x284>)
 800fae8:	781b      	ldrb	r3, [r3, #0]
 800faea:	f003 0310 	and.w	r3, r3, #16
 800faee:	2b00      	cmp	r3, #0
 800faf0:	f000 82c1 	beq.w	8010076 <tcp_receive+0x5b2>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 800faf4:	687b      	ldr	r3, [r7, #4]
 800faf6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800fafa:	461a      	mov	r2, r3
 800fafc:	687b      	ldr	r3, [r7, #4]
 800fafe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fb00:	4413      	add	r3, r2
 800fb02:	617b      	str	r3, [r7, #20]

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800fb04:	687b      	ldr	r3, [r7, #4]
 800fb06:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800fb08:	4b90      	ldr	r3, [pc, #576]	; (800fd4c <tcp_receive+0x288>)
 800fb0a:	681b      	ldr	r3, [r3, #0]
 800fb0c:	1ad3      	subs	r3, r2, r3
 800fb0e:	2b00      	cmp	r3, #0
 800fb10:	db1b      	blt.n	800fb4a <tcp_receive+0x86>
       (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800fb12:	687b      	ldr	r3, [r7, #4]
 800fb14:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800fb16:	4b8d      	ldr	r3, [pc, #564]	; (800fd4c <tcp_receive+0x288>)
 800fb18:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800fb1a:	429a      	cmp	r2, r3
 800fb1c:	d106      	bne.n	800fb2c <tcp_receive+0x68>
       (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800fb1e:	687b      	ldr	r3, [r7, #4]
 800fb20:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800fb22:	4b8b      	ldr	r3, [pc, #556]	; (800fd50 <tcp_receive+0x28c>)
 800fb24:	681b      	ldr	r3, [r3, #0]
 800fb26:	1ad3      	subs	r3, r2, r3
 800fb28:	2b00      	cmp	r3, #0
 800fb2a:	db0e      	blt.n	800fb4a <tcp_receive+0x86>
       (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800fb2c:	687b      	ldr	r3, [r7, #4]
 800fb2e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800fb30:	4b87      	ldr	r3, [pc, #540]	; (800fd50 <tcp_receive+0x28c>)
 800fb32:	681b      	ldr	r3, [r3, #0]
       (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800fb34:	429a      	cmp	r2, r3
 800fb36:	d141      	bne.n	800fbbc <tcp_receive+0xf8>
       (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800fb38:	4b86      	ldr	r3, [pc, #536]	; (800fd54 <tcp_receive+0x290>)
 800fb3a:	681b      	ldr	r3, [r3, #0]
 800fb3c:	89db      	ldrh	r3, [r3, #14]
 800fb3e:	b29a      	uxth	r2, r3
 800fb40:	687b      	ldr	r3, [r7, #4]
 800fb42:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800fb46:	429a      	cmp	r2, r3
 800fb48:	d938      	bls.n	800fbbc <tcp_receive+0xf8>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 800fb4a:	4b82      	ldr	r3, [pc, #520]	; (800fd54 <tcp_receive+0x290>)
 800fb4c:	681b      	ldr	r3, [r3, #0]
 800fb4e:	89db      	ldrh	r3, [r3, #14]
 800fb50:	b29a      	uxth	r2, r3
 800fb52:	687b      	ldr	r3, [r7, #4]
 800fb54:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 800fb58:	687b      	ldr	r3, [r7, #4]
 800fb5a:	f8b3 205e 	ldrh.w	r2, [r3, #94]	; 0x5e
 800fb5e:	687b      	ldr	r3, [r7, #4]
 800fb60:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800fb64:	429a      	cmp	r2, r3
 800fb66:	d205      	bcs.n	800fb74 <tcp_receive+0xb0>
        pcb->snd_wnd_max = pcb->snd_wnd;
 800fb68:	687b      	ldr	r3, [r7, #4]
 800fb6a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      }
      pcb->snd_wl1 = seqno;
 800fb74:	4b75      	ldr	r3, [pc, #468]	; (800fd4c <tcp_receive+0x288>)
 800fb76:	681a      	ldr	r2, [r3, #0]
 800fb78:	687b      	ldr	r3, [r7, #4]
 800fb7a:	651a      	str	r2, [r3, #80]	; 0x50
      pcb->snd_wl2 = ackno;
 800fb7c:	4b74      	ldr	r3, [pc, #464]	; (800fd50 <tcp_receive+0x28c>)
 800fb7e:	681a      	ldr	r2, [r3, #0]
 800fb80:	687b      	ldr	r3, [r7, #4]
 800fb82:	655a      	str	r2, [r3, #84]	; 0x54
      if (pcb->snd_wnd == 0) {
 800fb84:	687b      	ldr	r3, [r7, #4]
 800fb86:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800fb8a:	2b00      	cmp	r3, #0
 800fb8c:	d10d      	bne.n	800fbaa <tcp_receive+0xe6>
        if (pcb->persist_backoff == 0) {
 800fb8e:	687b      	ldr	r3, [r7, #4]
 800fb90:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 800fb94:	2b00      	cmp	r3, #0
 800fb96:	d111      	bne.n	800fbbc <tcp_receive+0xf8>
          /* start persist timer */
          pcb->persist_cnt = 0;
 800fb98:	687b      	ldr	r3, [r7, #4]
 800fb9a:	2200      	movs	r2, #0
 800fb9c:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
          pcb->persist_backoff = 1;
 800fba0:	687b      	ldr	r3, [r7, #4]
 800fba2:	2201      	movs	r2, #1
 800fba4:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
 800fba8:	e008      	b.n	800fbbc <tcp_receive+0xf8>
        }
      } else if (pcb->persist_backoff > 0) {
 800fbaa:	687b      	ldr	r3, [r7, #4]
 800fbac:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 800fbb0:	2b00      	cmp	r3, #0
 800fbb2:	d003      	beq.n	800fbbc <tcp_receive+0xf8>
        /* stop persist timer */
          pcb->persist_backoff = 0;
 800fbb4:	687b      	ldr	r3, [r7, #4]
 800fbb6:	2200      	movs	r2, #0
 800fbb8:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 800fbbc:	4b64      	ldr	r3, [pc, #400]	; (800fd50 <tcp_receive+0x28c>)
 800fbbe:	681a      	ldr	r2, [r3, #0]
 800fbc0:	687b      	ldr	r3, [r7, #4]
 800fbc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fbc4:	1ad3      	subs	r3, r2, r3
 800fbc6:	2b00      	cmp	r3, #0
 800fbc8:	dc53      	bgt.n	800fc72 <tcp_receive+0x1ae>
      /* Clause 2 */
      if (tcplen == 0) {
 800fbca:	4b63      	ldr	r3, [pc, #396]	; (800fd58 <tcp_receive+0x294>)
 800fbcc:	881b      	ldrh	r3, [r3, #0]
 800fbce:	2b00      	cmp	r3, #0
 800fbd0:	d146      	bne.n	800fc60 <tcp_receive+0x19c>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 800fbd2:	687b      	ldr	r3, [r7, #4]
 800fbd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fbd6:	687a      	ldr	r2, [r7, #4]
 800fbd8:	f8b2 205c 	ldrh.w	r2, [r2, #92]	; 0x5c
 800fbdc:	4413      	add	r3, r2
 800fbde:	697a      	ldr	r2, [r7, #20]
 800fbe0:	429a      	cmp	r2, r3
 800fbe2:	d13d      	bne.n	800fc60 <tcp_receive+0x19c>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 800fbe4:	687b      	ldr	r3, [r7, #4]
 800fbe6:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800fbea:	2b00      	cmp	r3, #0
 800fbec:	db38      	blt.n	800fc60 <tcp_receive+0x19c>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 800fbee:	687b      	ldr	r3, [r7, #4]
 800fbf0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800fbf2:	4b57      	ldr	r3, [pc, #348]	; (800fd50 <tcp_receive+0x28c>)
 800fbf4:	681b      	ldr	r3, [r3, #0]
 800fbf6:	429a      	cmp	r2, r3
 800fbf8:	d132      	bne.n	800fc60 <tcp_receive+0x19c>
              found_dupack = 1;
 800fbfa:	2301      	movs	r3, #1
 800fbfc:	61fb      	str	r3, [r7, #28]
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 800fbfe:	687b      	ldr	r3, [r7, #4]
 800fc00:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800fc04:	2bff      	cmp	r3, #255	; 0xff
 800fc06:	d007      	beq.n	800fc18 <tcp_receive+0x154>
                ++pcb->dupacks;
 800fc08:	687b      	ldr	r3, [r7, #4]
 800fc0a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800fc0e:	3301      	adds	r3, #1
 800fc10:	b2da      	uxtb	r2, r3
 800fc12:	687b      	ldr	r3, [r7, #4]
 800fc14:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 800fc18:	687b      	ldr	r3, [r7, #4]
 800fc1a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800fc1e:	2b03      	cmp	r3, #3
 800fc20:	d916      	bls.n	800fc50 <tcp_receive+0x18c>
                /* Inflate the congestion window, but not if it means that
                   the value overflows. */
                if ((tcpwnd_size_t)(pcb->cwnd + pcb->mss) > pcb->cwnd) {
 800fc22:	687b      	ldr	r3, [r7, #4]
 800fc24:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800fc28:	687b      	ldr	r3, [r7, #4]
 800fc2a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800fc2c:	4413      	add	r3, r2
 800fc2e:	b29a      	uxth	r2, r3
 800fc30:	687b      	ldr	r3, [r7, #4]
 800fc32:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800fc36:	429a      	cmp	r2, r3
 800fc38:	d912      	bls.n	800fc60 <tcp_receive+0x19c>
                  pcb->cwnd += pcb->mss;
 800fc3a:	687b      	ldr	r3, [r7, #4]
 800fc3c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800fc40:	687b      	ldr	r3, [r7, #4]
 800fc42:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800fc44:	4413      	add	r3, r2
 800fc46:	b29a      	uxth	r2, r3
 800fc48:	687b      	ldr	r3, [r7, #4]
 800fc4a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 800fc4e:	e007      	b.n	800fc60 <tcp_receive+0x19c>
                }
              } else if (pcb->dupacks == 3) {
 800fc50:	687b      	ldr	r3, [r7, #4]
 800fc52:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800fc56:	2b03      	cmp	r3, #3
 800fc58:	d102      	bne.n	800fc60 <tcp_receive+0x19c>
                /* Do fast retransmit */
                tcp_rexmit_fast(pcb);
 800fc5a:	6878      	ldr	r0, [r7, #4]
 800fc5c:	f002 fa28 	bl	80120b0 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 800fc60:	69fb      	ldr	r3, [r7, #28]
 800fc62:	2b00      	cmp	r3, #0
 800fc64:	f040 816a 	bne.w	800ff3c <tcp_receive+0x478>
        pcb->dupacks = 0;
 800fc68:	687b      	ldr	r3, [r7, #4]
 800fc6a:	2200      	movs	r2, #0
 800fc6c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800fc70:	e164      	b.n	800ff3c <tcp_receive+0x478>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack+1, pcb->snd_nxt)) {
 800fc72:	4b37      	ldr	r3, [pc, #220]	; (800fd50 <tcp_receive+0x28c>)
 800fc74:	681a      	ldr	r2, [r3, #0]
 800fc76:	687b      	ldr	r3, [r7, #4]
 800fc78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fc7a:	1ad3      	subs	r3, r2, r3
 800fc7c:	3b01      	subs	r3, #1
 800fc7e:	2b00      	cmp	r3, #0
 800fc80:	f2c0 8108 	blt.w	800fe94 <tcp_receive+0x3d0>
 800fc84:	4b32      	ldr	r3, [pc, #200]	; (800fd50 <tcp_receive+0x28c>)
 800fc86:	681a      	ldr	r2, [r3, #0]
 800fc88:	687b      	ldr	r3, [r7, #4]
 800fc8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800fc8c:	1ad3      	subs	r3, r2, r3
 800fc8e:	2b00      	cmp	r3, #0
 800fc90:	f300 8100 	bgt.w	800fe94 <tcp_receive+0x3d0>
      /* We come here when the ACK acknowledges new data. */

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 800fc94:	687b      	ldr	r3, [r7, #4]
 800fc96:	7e9b      	ldrb	r3, [r3, #26]
 800fc98:	f003 0304 	and.w	r3, r3, #4
 800fc9c:	2b00      	cmp	r3, #0
 800fc9e:	d00c      	beq.n	800fcba <tcp_receive+0x1f6>
        pcb->flags &= ~TF_INFR;
 800fca0:	687b      	ldr	r3, [r7, #4]
 800fca2:	7e9b      	ldrb	r3, [r3, #26]
 800fca4:	f023 0304 	bic.w	r3, r3, #4
 800fca8:	b2da      	uxtb	r2, r3
 800fcaa:	687b      	ldr	r3, [r7, #4]
 800fcac:	769a      	strb	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 800fcae:	687b      	ldr	r3, [r7, #4]
 800fcb0:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 800fcb4:	687b      	ldr	r3, [r7, #4]
 800fcb6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 800fcba:	687b      	ldr	r3, [r7, #4]
 800fcbc:	2200      	movs	r2, #0
 800fcbe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (pcb->sa >> 3) + pcb->sv;
 800fcc2:	687b      	ldr	r3, [r7, #4]
 800fcc4:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800fcc8:	10db      	asrs	r3, r3, #3
 800fcca:	b21b      	sxth	r3, r3
 800fccc:	b29a      	uxth	r2, r3
 800fcce:	687b      	ldr	r3, [r7, #4]
 800fcd0:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800fcd4:	b29b      	uxth	r3, r3
 800fcd6:	4413      	add	r3, r2
 800fcd8:	b29b      	uxth	r3, r3
 800fcda:	b21a      	sxth	r2, r3
 800fcdc:	687b      	ldr	r3, [r7, #4]
 800fcde:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 800fce2:	687b      	ldr	r3, [r7, #4]
 800fce4:	2200      	movs	r2, #0
 800fce6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 800fcea:	4b19      	ldr	r3, [pc, #100]	; (800fd50 <tcp_receive+0x28c>)
 800fcec:	681a      	ldr	r2, [r3, #0]
 800fcee:	687b      	ldr	r3, [r7, #4]
 800fcf0:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 800fcf2:	687b      	ldr	r3, [r7, #4]
 800fcf4:	7d1b      	ldrb	r3, [r3, #20]
 800fcf6:	2b03      	cmp	r3, #3
 800fcf8:	f240 8095 	bls.w	800fe26 <tcp_receive+0x362>
        if (pcb->cwnd < pcb->ssthresh) {
 800fcfc:	687b      	ldr	r3, [r7, #4]
 800fcfe:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800fd02:	687b      	ldr	r3, [r7, #4]
 800fd04:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 800fd08:	429a      	cmp	r2, r3
 800fd0a:	d227      	bcs.n	800fd5c <tcp_receive+0x298>
          if ((tcpwnd_size_t)(pcb->cwnd + pcb->mss) > pcb->cwnd) {
 800fd0c:	687b      	ldr	r3, [r7, #4]
 800fd0e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800fd12:	687b      	ldr	r3, [r7, #4]
 800fd14:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800fd16:	4413      	add	r3, r2
 800fd18:	b29a      	uxth	r2, r3
 800fd1a:	687b      	ldr	r3, [r7, #4]
 800fd1c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800fd20:	429a      	cmp	r2, r3
 800fd22:	f240 8080 	bls.w	800fe26 <tcp_receive+0x362>
            pcb->cwnd += pcb->mss;
 800fd26:	687b      	ldr	r3, [r7, #4]
 800fd28:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800fd2c:	687b      	ldr	r3, [r7, #4]
 800fd2e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800fd30:	4413      	add	r3, r2
 800fd32:	b29a      	uxth	r2, r3
 800fd34:	687b      	ldr	r3, [r7, #4]
 800fd36:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 800fd3a:	e074      	b.n	800fe26 <tcp_receive+0x362>
 800fd3c:	080168c8 	.word	0x080168c8
 800fd40:	08016b28 	.word	0x08016b28
 800fd44:	08016948 	.word	0x08016948
 800fd48:	2000bca4 	.word	0x2000bca4
 800fd4c:	2000bc98 	.word	0x2000bc98
 800fd50:	2000bc9c 	.word	0x2000bc9c
 800fd54:	2000bc88 	.word	0x2000bc88
 800fd58:	2000bca2 	.word	0x2000bca2
          }
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          tcpwnd_size_t new_cwnd = (pcb->cwnd + pcb->mss * pcb->mss / pcb->cwnd);
 800fd5c:	687b      	ldr	r3, [r7, #4]
 800fd5e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800fd62:	687b      	ldr	r3, [r7, #4]
 800fd64:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800fd66:	4619      	mov	r1, r3
 800fd68:	687b      	ldr	r3, [r7, #4]
 800fd6a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800fd6c:	fb01 f303 	mul.w	r3, r1, r3
 800fd70:	6879      	ldr	r1, [r7, #4]
 800fd72:	f8b1 1048 	ldrh.w	r1, [r1, #72]	; 0x48
 800fd76:	fb93 f3f1 	sdiv	r3, r3, r1
 800fd7a:	b29b      	uxth	r3, r3
 800fd7c:	4413      	add	r3, r2
 800fd7e:	827b      	strh	r3, [r7, #18]
          if (new_cwnd > pcb->cwnd) {
 800fd80:	687b      	ldr	r3, [r7, #4]
 800fd82:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800fd86:	8a7a      	ldrh	r2, [r7, #18]
 800fd88:	429a      	cmp	r2, r3
 800fd8a:	d94c      	bls.n	800fe26 <tcp_receive+0x362>
            pcb->cwnd = new_cwnd;
 800fd8c:	687b      	ldr	r3, [r7, #4]
 800fd8e:	8a7a      	ldrh	r2, [r7, #18]
 800fd90:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked): 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      while (pcb->unacked != NULL &&
 800fd94:	e047      	b.n	800fe26 <tcp_receive+0x362>
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->unacked\n",
                                      lwip_ntohl(pcb->unacked->tcphdr->seqno),
                                      lwip_ntohl(pcb->unacked->tcphdr->seqno) +
                                      TCP_TCPLEN(pcb->unacked)));

        next = pcb->unacked;
 800fd96:	687b      	ldr	r3, [r7, #4]
 800fd98:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fd9a:	62fb      	str	r3, [r7, #44]	; 0x2c
        pcb->unacked = pcb->unacked->next;
 800fd9c:	687b      	ldr	r3, [r7, #4]
 800fd9e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fda0:	681a      	ldr	r2, [r3, #0]
 800fda2:	687b      	ldr	r3, [r7, #4]
 800fda4:	66da      	str	r2, [r3, #108]	; 0x6c

        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ", (tcpwnd_size_t)pcb->snd_queuelen));
        LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= pbuf_clen(next->p)));
 800fda6:	687b      	ldr	r3, [r7, #4]
 800fda8:	f8b3 4062 	ldrh.w	r4, [r3, #98]	; 0x62
 800fdac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fdae:	685b      	ldr	r3, [r3, #4]
 800fdb0:	4618      	mov	r0, r3
 800fdb2:	f7fc fe63 	bl	800ca7c <pbuf_clen>
 800fdb6:	4603      	mov	r3, r0
 800fdb8:	429c      	cmp	r4, r3
 800fdba:	d206      	bcs.n	800fdca <tcp_receive+0x306>
 800fdbc:	4b70      	ldr	r3, [pc, #448]	; (800ff80 <tcp_receive+0x4bc>)
 800fdbe:	f240 429e 	movw	r2, #1182	; 0x49e
 800fdc2:	4970      	ldr	r1, [pc, #448]	; (800ff84 <tcp_receive+0x4c0>)
 800fdc4:	4870      	ldr	r0, [pc, #448]	; (800ff88 <tcp_receive+0x4c4>)
 800fdc6:	f004 fa2d 	bl	8014224 <iprintf>

        pcb->snd_queuelen -= pbuf_clen(next->p);
 800fdca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fdcc:	685b      	ldr	r3, [r3, #4]
 800fdce:	4618      	mov	r0, r3
 800fdd0:	f7fc fe54 	bl	800ca7c <pbuf_clen>
 800fdd4:	4603      	mov	r3, r0
 800fdd6:	461a      	mov	r2, r3
 800fdd8:	687b      	ldr	r3, [r7, #4]
 800fdda:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800fdde:	1a9b      	subs	r3, r3, r2
 800fde0:	b29a      	uxth	r2, r3
 800fde2:	687b      	ldr	r3, [r7, #4]
 800fde4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        recv_acked += next->len;
 800fde8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fdea:	891a      	ldrh	r2, [r3, #8]
 800fdec:	4b67      	ldr	r3, [pc, #412]	; (800ff8c <tcp_receive+0x4c8>)
 800fdee:	881b      	ldrh	r3, [r3, #0]
 800fdf0:	4413      	add	r3, r2
 800fdf2:	b29a      	uxth	r2, r3
 800fdf4:	4b65      	ldr	r3, [pc, #404]	; (800ff8c <tcp_receive+0x4c8>)
 800fdf6:	801a      	strh	r2, [r3, #0]
        tcp_seg_free(next);
 800fdf8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800fdfa:	f7fe f997 	bl	800e12c <tcp_seg_free>

        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing unacked)\n", (tcpwnd_size_t)pcb->snd_queuelen));
        if (pcb->snd_queuelen != 0) {
 800fdfe:	687b      	ldr	r3, [r7, #4]
 800fe00:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800fe04:	2b00      	cmp	r3, #0
 800fe06:	d00e      	beq.n	800fe26 <tcp_receive+0x362>
          LWIP_ASSERT("tcp_receive: valid queue length", pcb->unacked != NULL ||
 800fe08:	687b      	ldr	r3, [r7, #4]
 800fe0a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fe0c:	2b00      	cmp	r3, #0
 800fe0e:	d10a      	bne.n	800fe26 <tcp_receive+0x362>
 800fe10:	687b      	ldr	r3, [r7, #4]
 800fe12:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800fe14:	2b00      	cmp	r3, #0
 800fe16:	d106      	bne.n	800fe26 <tcp_receive+0x362>
 800fe18:	4b59      	ldr	r3, [pc, #356]	; (800ff80 <tcp_receive+0x4bc>)
 800fe1a:	f240 42a6 	movw	r2, #1190	; 0x4a6
 800fe1e:	495c      	ldr	r1, [pc, #368]	; (800ff90 <tcp_receive+0x4cc>)
 800fe20:	4859      	ldr	r0, [pc, #356]	; (800ff88 <tcp_receive+0x4c4>)
 800fe22:	f004 f9ff 	bl	8014224 <iprintf>
      while (pcb->unacked != NULL &&
 800fe26:	687b      	ldr	r3, [r7, #4]
 800fe28:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fe2a:	2b00      	cmp	r3, #0
 800fe2c:	d022      	beq.n	800fe74 <tcp_receive+0x3b0>
             TCP_SEQ_LEQ(lwip_ntohl(pcb->unacked->tcphdr->seqno) +
 800fe2e:	687b      	ldr	r3, [r7, #4]
 800fe30:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fe32:	68db      	ldr	r3, [r3, #12]
 800fe34:	685b      	ldr	r3, [r3, #4]
 800fe36:	4618      	mov	r0, r3
 800fe38:	f7f9 f9e3 	bl	8009202 <lwip_htonl>
 800fe3c:	4604      	mov	r4, r0
 800fe3e:	687b      	ldr	r3, [r7, #4]
 800fe40:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fe42:	891b      	ldrh	r3, [r3, #8]
 800fe44:	461d      	mov	r5, r3
 800fe46:	687b      	ldr	r3, [r7, #4]
 800fe48:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fe4a:	68db      	ldr	r3, [r3, #12]
 800fe4c:	899b      	ldrh	r3, [r3, #12]
 800fe4e:	b29b      	uxth	r3, r3
 800fe50:	4618      	mov	r0, r3
 800fe52:	f7f9 f9c9 	bl	80091e8 <lwip_htons>
 800fe56:	4603      	mov	r3, r0
 800fe58:	f003 0303 	and.w	r3, r3, #3
 800fe5c:	2b00      	cmp	r3, #0
 800fe5e:	d001      	beq.n	800fe64 <tcp_receive+0x3a0>
 800fe60:	2301      	movs	r3, #1
 800fe62:	e000      	b.n	800fe66 <tcp_receive+0x3a2>
 800fe64:	2300      	movs	r3, #0
 800fe66:	442b      	add	r3, r5
 800fe68:	18e2      	adds	r2, r4, r3
 800fe6a:	4b4a      	ldr	r3, [pc, #296]	; (800ff94 <tcp_receive+0x4d0>)
 800fe6c:	681b      	ldr	r3, [r3, #0]
 800fe6e:	1ad3      	subs	r3, r2, r3
      while (pcb->unacked != NULL &&
 800fe70:	2b00      	cmp	r3, #0
 800fe72:	dd90      	ble.n	800fd96 <tcp_receive+0x2d2>
        }
      }

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 800fe74:	687b      	ldr	r3, [r7, #4]
 800fe76:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fe78:	2b00      	cmp	r3, #0
 800fe7a:	d104      	bne.n	800fe86 <tcp_receive+0x3c2>
        pcb->rtime = -1;
 800fe7c:	687b      	ldr	r3, [r7, #4]
 800fe7e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800fe82:	861a      	strh	r2, [r3, #48]	; 0x30
 800fe84:	e002      	b.n	800fe8c <tcp_receive+0x3c8>
      } else {
        pcb->rtime = 0;
 800fe86:	687b      	ldr	r3, [r7, #4]
 800fe88:	2200      	movs	r2, #0
 800fe8a:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 800fe8c:	687b      	ldr	r3, [r7, #4]
 800fe8e:	2200      	movs	r2, #0
 800fe90:	76da      	strb	r2, [r3, #27]
 800fe92:	e002      	b.n	800fe9a <tcp_receive+0x3d6>
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 800fe94:	6878      	ldr	r0, [r7, #4]
 800fe96:	f001 fd2f 	bl	80118f8 <tcp_send_empty_ack>
       on the list are acknowledged by the ACK. This may seem
       strange since an "unsent" segment shouldn't be acked. The
       rationale is that lwIP puts all outstanding segments on the
       ->unsent list after a retransmission, so these segments may
       in fact have been sent once. */
    while (pcb->unsent != NULL &&
 800fe9a:	e04f      	b.n	800ff3c <tcp_receive+0x478>
                           TCP_TCPLEN(pcb->unsent), pcb->snd_nxt)) {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->unsent\n",
                                    lwip_ntohl(pcb->unsent->tcphdr->seqno), lwip_ntohl(pcb->unsent->tcphdr->seqno) +
                                    TCP_TCPLEN(pcb->unsent)));

      next = pcb->unsent;
 800fe9c:	687b      	ldr	r3, [r7, #4]
 800fe9e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800fea0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pcb->unsent = pcb->unsent->next;
 800fea2:	687b      	ldr	r3, [r7, #4]
 800fea4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800fea6:	681a      	ldr	r2, [r3, #0]
 800fea8:	687b      	ldr	r3, [r7, #4]
 800feaa:	669a      	str	r2, [r3, #104]	; 0x68
#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 800feac:	687b      	ldr	r3, [r7, #4]
 800feae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800feb0:	2b00      	cmp	r3, #0
 800feb2:	d103      	bne.n	800febc <tcp_receive+0x3f8>
        pcb->unsent_oversize = 0;
 800feb4:	687b      	ldr	r3, [r7, #4]
 800feb6:	2200      	movs	r2, #0
 800feb8:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      }
#endif /* TCP_OVERSIZE */
      LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ", (tcpwnd_size_t)pcb->snd_queuelen));
      LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= pbuf_clen(next->p)));
 800febc:	687b      	ldr	r3, [r7, #4]
 800febe:	f8b3 4062 	ldrh.w	r4, [r3, #98]	; 0x62
 800fec2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fec4:	685b      	ldr	r3, [r3, #4]
 800fec6:	4618      	mov	r0, r3
 800fec8:	f7fc fdd8 	bl	800ca7c <pbuf_clen>
 800fecc:	4603      	mov	r3, r0
 800fece:	429c      	cmp	r4, r3
 800fed0:	d206      	bcs.n	800fee0 <tcp_receive+0x41c>
 800fed2:	4b2b      	ldr	r3, [pc, #172]	; (800ff80 <tcp_receive+0x4bc>)
 800fed4:	f240 42d5 	movw	r2, #1237	; 0x4d5
 800fed8:	492a      	ldr	r1, [pc, #168]	; (800ff84 <tcp_receive+0x4c0>)
 800feda:	482b      	ldr	r0, [pc, #172]	; (800ff88 <tcp_receive+0x4c4>)
 800fedc:	f004 f9a2 	bl	8014224 <iprintf>
      /* Prevent ACK for FIN to generate a sent event */
      pcb->snd_queuelen -= pbuf_clen(next->p);
 800fee0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fee2:	685b      	ldr	r3, [r3, #4]
 800fee4:	4618      	mov	r0, r3
 800fee6:	f7fc fdc9 	bl	800ca7c <pbuf_clen>
 800feea:	4603      	mov	r3, r0
 800feec:	461a      	mov	r2, r3
 800feee:	687b      	ldr	r3, [r7, #4]
 800fef0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800fef4:	1a9b      	subs	r3, r3, r2
 800fef6:	b29a      	uxth	r2, r3
 800fef8:	687b      	ldr	r3, [r7, #4]
 800fefa:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      recv_acked += next->len;
 800fefe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ff00:	891a      	ldrh	r2, [r3, #8]
 800ff02:	4b22      	ldr	r3, [pc, #136]	; (800ff8c <tcp_receive+0x4c8>)
 800ff04:	881b      	ldrh	r3, [r3, #0]
 800ff06:	4413      	add	r3, r2
 800ff08:	b29a      	uxth	r2, r3
 800ff0a:	4b20      	ldr	r3, [pc, #128]	; (800ff8c <tcp_receive+0x4c8>)
 800ff0c:	801a      	strh	r2, [r3, #0]
      tcp_seg_free(next);
 800ff0e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ff10:	f7fe f90c 	bl	800e12c <tcp_seg_free>
      LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing unsent)\n", (tcpwnd_size_t)pcb->snd_queuelen));
      if (pcb->snd_queuelen != 0) {
 800ff14:	687b      	ldr	r3, [r7, #4]
 800ff16:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ff1a:	2b00      	cmp	r3, #0
 800ff1c:	d00e      	beq.n	800ff3c <tcp_receive+0x478>
        LWIP_ASSERT("tcp_receive: valid queue length",
 800ff1e:	687b      	ldr	r3, [r7, #4]
 800ff20:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ff22:	2b00      	cmp	r3, #0
 800ff24:	d10a      	bne.n	800ff3c <tcp_receive+0x478>
 800ff26:	687b      	ldr	r3, [r7, #4]
 800ff28:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ff2a:	2b00      	cmp	r3, #0
 800ff2c:	d106      	bne.n	800ff3c <tcp_receive+0x478>
 800ff2e:	4b14      	ldr	r3, [pc, #80]	; (800ff80 <tcp_receive+0x4bc>)
 800ff30:	f240 42dc 	movw	r2, #1244	; 0x4dc
 800ff34:	4916      	ldr	r1, [pc, #88]	; (800ff90 <tcp_receive+0x4cc>)
 800ff36:	4814      	ldr	r0, [pc, #80]	; (800ff88 <tcp_receive+0x4c4>)
 800ff38:	f004 f974 	bl	8014224 <iprintf>
    while (pcb->unsent != NULL &&
 800ff3c:	687b      	ldr	r3, [r7, #4]
 800ff3e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ff40:	2b00      	cmp	r3, #0
 800ff42:	d037      	beq.n	800ffb4 <tcp_receive+0x4f0>
           TCP_SEQ_BETWEEN(ackno, lwip_ntohl(pcb->unsent->tcphdr->seqno) +
 800ff44:	4b13      	ldr	r3, [pc, #76]	; (800ff94 <tcp_receive+0x4d0>)
 800ff46:	681c      	ldr	r4, [r3, #0]
 800ff48:	687b      	ldr	r3, [r7, #4]
 800ff4a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ff4c:	68db      	ldr	r3, [r3, #12]
 800ff4e:	685b      	ldr	r3, [r3, #4]
 800ff50:	4618      	mov	r0, r3
 800ff52:	f7f9 f956 	bl	8009202 <lwip_htonl>
 800ff56:	4605      	mov	r5, r0
 800ff58:	687b      	ldr	r3, [r7, #4]
 800ff5a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ff5c:	891b      	ldrh	r3, [r3, #8]
 800ff5e:	461e      	mov	r6, r3
 800ff60:	687b      	ldr	r3, [r7, #4]
 800ff62:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ff64:	68db      	ldr	r3, [r3, #12]
 800ff66:	899b      	ldrh	r3, [r3, #12]
 800ff68:	b29b      	uxth	r3, r3
 800ff6a:	4618      	mov	r0, r3
 800ff6c:	f7f9 f93c 	bl	80091e8 <lwip_htons>
 800ff70:	4603      	mov	r3, r0
 800ff72:	f003 0303 	and.w	r3, r3, #3
 800ff76:	2b00      	cmp	r3, #0
 800ff78:	d00e      	beq.n	800ff98 <tcp_receive+0x4d4>
 800ff7a:	2301      	movs	r3, #1
 800ff7c:	e00d      	b.n	800ff9a <tcp_receive+0x4d6>
 800ff7e:	bf00      	nop
 800ff80:	080168c8 	.word	0x080168c8
 800ff84:	08016b44 	.word	0x08016b44
 800ff88:	08016948 	.word	0x08016948
 800ff8c:	2000bca0 	.word	0x2000bca0
 800ff90:	08016b6c 	.word	0x08016b6c
 800ff94:	2000bc9c 	.word	0x2000bc9c
 800ff98:	2300      	movs	r3, #0
 800ff9a:	4433      	add	r3, r6
 800ff9c:	442b      	add	r3, r5
 800ff9e:	1ae3      	subs	r3, r4, r3
    while (pcb->unsent != NULL &&
 800ffa0:	2b00      	cmp	r3, #0
 800ffa2:	db07      	blt.n	800ffb4 <tcp_receive+0x4f0>
           TCP_SEQ_BETWEEN(ackno, lwip_ntohl(pcb->unsent->tcphdr->seqno) +
 800ffa4:	4b8d      	ldr	r3, [pc, #564]	; (80101dc <tcp_receive+0x718>)
 800ffa6:	681a      	ldr	r2, [r3, #0]
 800ffa8:	687b      	ldr	r3, [r7, #4]
 800ffaa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ffac:	1ad3      	subs	r3, r2, r3
 800ffae:	2b00      	cmp	r3, #0
 800ffb0:	f77f af74 	ble.w	800fe9c <tcp_receive+0x3d8>
          pcb->unacked != NULL || pcb->unsent != NULL);
      }
    }
    pcb->snd_buf += recv_acked;
 800ffb4:	687b      	ldr	r3, [r7, #4]
 800ffb6:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 800ffba:	4b89      	ldr	r3, [pc, #548]	; (80101e0 <tcp_receive+0x71c>)
 800ffbc:	881b      	ldrh	r3, [r3, #0]
 800ffbe:	4413      	add	r3, r2
 800ffc0:	b29a      	uxth	r2, r3
 800ffc2:	687b      	ldr	r3, [r7, #4]
 800ffc4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 800ffc8:	687b      	ldr	r3, [r7, #4]
 800ffca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ffcc:	2b00      	cmp	r3, #0
 800ffce:	d052      	beq.n	8010076 <tcp_receive+0x5b2>
 800ffd0:	687b      	ldr	r3, [r7, #4]
 800ffd2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ffd4:	4b81      	ldr	r3, [pc, #516]	; (80101dc <tcp_receive+0x718>)
 800ffd6:	681b      	ldr	r3, [r3, #0]
 800ffd8:	1ad3      	subs	r3, r2, r3
 800ffda:	2b00      	cmp	r3, #0
 800ffdc:	da4b      	bge.n	8010076 <tcp_receive+0x5b2>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 800ffde:	4b81      	ldr	r3, [pc, #516]	; (80101e4 <tcp_receive+0x720>)
 800ffe0:	681b      	ldr	r3, [r3, #0]
 800ffe2:	b29a      	uxth	r2, r3
 800ffe4:	687b      	ldr	r3, [r7, #4]
 800ffe6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ffe8:	b29b      	uxth	r3, r3
 800ffea:	1ad3      	subs	r3, r2, r3
 800ffec:	b29b      	uxth	r3, r3
 800ffee:	847b      	strh	r3, [r7, #34]	; 0x22

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = m - (pcb->sa >> 3);
 800fff0:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800fff2:	687b      	ldr	r3, [r7, #4]
 800fff4:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800fff8:	10db      	asrs	r3, r3, #3
 800fffa:	b21b      	sxth	r3, r3
 800fffc:	b29b      	uxth	r3, r3
 800fffe:	1ad3      	subs	r3, r2, r3
 8010000:	b29b      	uxth	r3, r3
 8010002:	847b      	strh	r3, [r7, #34]	; 0x22
      pcb->sa += m;
 8010004:	687b      	ldr	r3, [r7, #4]
 8010006:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 801000a:	b29a      	uxth	r2, r3
 801000c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801000e:	4413      	add	r3, r2
 8010010:	b29b      	uxth	r3, r3
 8010012:	b21a      	sxth	r2, r3
 8010014:	687b      	ldr	r3, [r7, #4]
 8010016:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 8010018:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801001c:	2b00      	cmp	r3, #0
 801001e:	da03      	bge.n	8010028 <tcp_receive+0x564>
        m = -m;
 8010020:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010022:	425b      	negs	r3, r3
 8010024:	b29b      	uxth	r3, r3
 8010026:	847b      	strh	r3, [r7, #34]	; 0x22
      }
      m = m - (pcb->sv >> 2);
 8010028:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801002a:	687b      	ldr	r3, [r7, #4]
 801002c:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8010030:	109b      	asrs	r3, r3, #2
 8010032:	b21b      	sxth	r3, r3
 8010034:	b29b      	uxth	r3, r3
 8010036:	1ad3      	subs	r3, r2, r3
 8010038:	b29b      	uxth	r3, r3
 801003a:	847b      	strh	r3, [r7, #34]	; 0x22
      pcb->sv += m;
 801003c:	687b      	ldr	r3, [r7, #4]
 801003e:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8010042:	b29a      	uxth	r2, r3
 8010044:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010046:	4413      	add	r3, r2
 8010048:	b29b      	uxth	r3, r3
 801004a:	b21a      	sxth	r2, r3
 801004c:	687b      	ldr	r3, [r7, #4]
 801004e:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (pcb->sa >> 3) + pcb->sv;
 8010050:	687b      	ldr	r3, [r7, #4]
 8010052:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8010056:	10db      	asrs	r3, r3, #3
 8010058:	b21b      	sxth	r3, r3
 801005a:	b29a      	uxth	r2, r3
 801005c:	687b      	ldr	r3, [r7, #4]
 801005e:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8010062:	b29b      	uxth	r3, r3
 8010064:	4413      	add	r3, r2
 8010066:	b29b      	uxth	r3, r3
 8010068:	b21a      	sxth	r2, r3
 801006a:	687b      	ldr	r3, [r7, #4]
 801006c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8010070:	687b      	ldr	r3, [r7, #4]
 8010072:	2200      	movs	r2, #0
 8010074:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8010076:	4b5c      	ldr	r3, [pc, #368]	; (80101e8 <tcp_receive+0x724>)
 8010078:	881b      	ldrh	r3, [r3, #0]
 801007a:	2b00      	cmp	r3, #0
 801007c:	f000 84f1 	beq.w	8010a62 <tcp_receive+0xf9e>
 8010080:	687b      	ldr	r3, [r7, #4]
 8010082:	7d1b      	ldrb	r3, [r3, #20]
 8010084:	2b06      	cmp	r3, #6
 8010086:	f200 84ec 	bhi.w	8010a62 <tcp_receive+0xf9e>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801008a:	687b      	ldr	r3, [r7, #4]
 801008c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801008e:	4b57      	ldr	r3, [pc, #348]	; (80101ec <tcp_receive+0x728>)
 8010090:	681b      	ldr	r3, [r3, #0]
 8010092:	1ad3      	subs	r3, r2, r3
 8010094:	3b01      	subs	r3, #1
 8010096:	2b00      	cmp	r3, #0
 8010098:	f2c0 80b8 	blt.w	801020c <tcp_receive+0x748>
 801009c:	687b      	ldr	r3, [r7, #4]
 801009e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80100a0:	4b51      	ldr	r3, [pc, #324]	; (80101e8 <tcp_receive+0x724>)
 80100a2:	881b      	ldrh	r3, [r3, #0]
 80100a4:	4619      	mov	r1, r3
 80100a6:	4b51      	ldr	r3, [pc, #324]	; (80101ec <tcp_receive+0x728>)
 80100a8:	681b      	ldr	r3, [r3, #0]
 80100aa:	440b      	add	r3, r1
 80100ac:	1ad3      	subs	r3, r2, r3
 80100ae:	3301      	adds	r3, #1
 80100b0:	2b00      	cmp	r3, #0
 80100b2:	f300 80ab 	bgt.w	801020c <tcp_receive+0x748>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 80100b6:	4b4e      	ldr	r3, [pc, #312]	; (80101f0 <tcp_receive+0x72c>)
 80100b8:	685b      	ldr	r3, [r3, #4]
 80100ba:	61bb      	str	r3, [r7, #24]
      off = pcb->rcv_nxt - seqno;
 80100bc:	687b      	ldr	r3, [r7, #4]
 80100be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80100c0:	4b4a      	ldr	r3, [pc, #296]	; (80101ec <tcp_receive+0x728>)
 80100c2:	681b      	ldr	r3, [r3, #0]
 80100c4:	1ad3      	subs	r3, r2, r3
 80100c6:	627b      	str	r3, [r7, #36]	; 0x24
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 80100c8:	4b49      	ldr	r3, [pc, #292]	; (80101f0 <tcp_receive+0x72c>)
 80100ca:	685b      	ldr	r3, [r3, #4]
 80100cc:	2b00      	cmp	r3, #0
 80100ce:	d106      	bne.n	80100de <tcp_receive+0x61a>
 80100d0:	4b48      	ldr	r3, [pc, #288]	; (80101f4 <tcp_receive+0x730>)
 80100d2:	f240 523c 	movw	r2, #1340	; 0x53c
 80100d6:	4948      	ldr	r1, [pc, #288]	; (80101f8 <tcp_receive+0x734>)
 80100d8:	4848      	ldr	r0, [pc, #288]	; (80101fc <tcp_receive+0x738>)
 80100da:	f004 f8a3 	bl	8014224 <iprintf>
      LWIP_ASSERT("insane offset!", (off < 0x7fff));
 80100de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80100e0:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 80100e4:	4293      	cmp	r3, r2
 80100e6:	dd06      	ble.n	80100f6 <tcp_receive+0x632>
 80100e8:	4b42      	ldr	r3, [pc, #264]	; (80101f4 <tcp_receive+0x730>)
 80100ea:	f240 523d 	movw	r2, #1341	; 0x53d
 80100ee:	4944      	ldr	r1, [pc, #272]	; (8010200 <tcp_receive+0x73c>)
 80100f0:	4842      	ldr	r0, [pc, #264]	; (80101fc <tcp_receive+0x738>)
 80100f2:	f004 f897 	bl	8014224 <iprintf>
      if (inseg.p->len < off) {
 80100f6:	4b3e      	ldr	r3, [pc, #248]	; (80101f0 <tcp_receive+0x72c>)
 80100f8:	685b      	ldr	r3, [r3, #4]
 80100fa:	895b      	ldrh	r3, [r3, #10]
 80100fc:	461a      	mov	r2, r3
 80100fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010100:	4293      	cmp	r3, r2
 8010102:	dd3e      	ble.n	8010182 <tcp_receive+0x6be>
        LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8010104:	4b3a      	ldr	r3, [pc, #232]	; (80101f0 <tcp_receive+0x72c>)
 8010106:	685b      	ldr	r3, [r3, #4]
 8010108:	891b      	ldrh	r3, [r3, #8]
 801010a:	461a      	mov	r2, r3
 801010c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801010e:	4293      	cmp	r3, r2
 8010110:	dd06      	ble.n	8010120 <tcp_receive+0x65c>
 8010112:	4b38      	ldr	r3, [pc, #224]	; (80101f4 <tcp_receive+0x730>)
 8010114:	f240 523f 	movw	r2, #1343	; 0x53f
 8010118:	493a      	ldr	r1, [pc, #232]	; (8010204 <tcp_receive+0x740>)
 801011a:	4838      	ldr	r0, [pc, #224]	; (80101fc <tcp_receive+0x738>)
 801011c:	f004 f882 	bl	8014224 <iprintf>
        new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8010120:	4b33      	ldr	r3, [pc, #204]	; (80101f0 <tcp_receive+0x72c>)
 8010122:	685b      	ldr	r3, [r3, #4]
 8010124:	891a      	ldrh	r2, [r3, #8]
 8010126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010128:	b29b      	uxth	r3, r3
 801012a:	1ad3      	subs	r3, r2, r3
 801012c:	823b      	strh	r3, [r7, #16]
        while (p->len < off) {
 801012e:	e00e      	b.n	801014e <tcp_receive+0x68a>
          off -= p->len;
 8010130:	69bb      	ldr	r3, [r7, #24]
 8010132:	895b      	ldrh	r3, [r3, #10]
 8010134:	461a      	mov	r2, r3
 8010136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010138:	1a9b      	subs	r3, r3, r2
 801013a:	627b      	str	r3, [r7, #36]	; 0x24
          /* KJM following line changed (with addition of new_tot_len var)
             to fix bug #9076
             inseg.p->tot_len -= p->len; */
          p->tot_len = new_tot_len;
 801013c:	69bb      	ldr	r3, [r7, #24]
 801013e:	8a3a      	ldrh	r2, [r7, #16]
 8010140:	811a      	strh	r2, [r3, #8]
          p->len = 0;
 8010142:	69bb      	ldr	r3, [r7, #24]
 8010144:	2200      	movs	r2, #0
 8010146:	815a      	strh	r2, [r3, #10]
          p = p->next;
 8010148:	69bb      	ldr	r3, [r7, #24]
 801014a:	681b      	ldr	r3, [r3, #0]
 801014c:	61bb      	str	r3, [r7, #24]
        while (p->len < off) {
 801014e:	69bb      	ldr	r3, [r7, #24]
 8010150:	895b      	ldrh	r3, [r3, #10]
 8010152:	461a      	mov	r2, r3
 8010154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010156:	4293      	cmp	r3, r2
 8010158:	dcea      	bgt.n	8010130 <tcp_receive+0x66c>
        }
        if (pbuf_header(p, (s16_t)-off)) {
 801015a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801015c:	b29b      	uxth	r3, r3
 801015e:	425b      	negs	r3, r3
 8010160:	b29b      	uxth	r3, r3
 8010162:	b21b      	sxth	r3, r3
 8010164:	4619      	mov	r1, r3
 8010166:	69b8      	ldr	r0, [r7, #24]
 8010168:	f7fc fbca 	bl	800c900 <pbuf_header>
 801016c:	4603      	mov	r3, r0
 801016e:	2b00      	cmp	r3, #0
 8010170:	d01c      	beq.n	80101ac <tcp_receive+0x6e8>
          /* Do we need to cope with this failing?  Assert for now */
          LWIP_ASSERT("pbuf_header failed", 0);
 8010172:	4b20      	ldr	r3, [pc, #128]	; (80101f4 <tcp_receive+0x730>)
 8010174:	f240 524c 	movw	r2, #1356	; 0x54c
 8010178:	4923      	ldr	r1, [pc, #140]	; (8010208 <tcp_receive+0x744>)
 801017a:	4820      	ldr	r0, [pc, #128]	; (80101fc <tcp_receive+0x738>)
 801017c:	f004 f852 	bl	8014224 <iprintf>
 8010180:	e014      	b.n	80101ac <tcp_receive+0x6e8>
        }
      } else {
        if (pbuf_header(inseg.p, (s16_t)-off)) {
 8010182:	4b1b      	ldr	r3, [pc, #108]	; (80101f0 <tcp_receive+0x72c>)
 8010184:	685b      	ldr	r3, [r3, #4]
 8010186:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010188:	b292      	uxth	r2, r2
 801018a:	4252      	negs	r2, r2
 801018c:	b292      	uxth	r2, r2
 801018e:	b212      	sxth	r2, r2
 8010190:	4611      	mov	r1, r2
 8010192:	4618      	mov	r0, r3
 8010194:	f7fc fbb4 	bl	800c900 <pbuf_header>
 8010198:	4603      	mov	r3, r0
 801019a:	2b00      	cmp	r3, #0
 801019c:	d006      	beq.n	80101ac <tcp_receive+0x6e8>
          /* Do we need to cope with this failing?  Assert for now */
          LWIP_ASSERT("pbuf_header failed", 0);
 801019e:	4b15      	ldr	r3, [pc, #84]	; (80101f4 <tcp_receive+0x730>)
 80101a0:	f240 5251 	movw	r2, #1361	; 0x551
 80101a4:	4918      	ldr	r1, [pc, #96]	; (8010208 <tcp_receive+0x744>)
 80101a6:	4815      	ldr	r0, [pc, #84]	; (80101fc <tcp_receive+0x738>)
 80101a8:	f004 f83c 	bl	8014224 <iprintf>
        }
      }
      inseg.len -= (u16_t)(pcb->rcv_nxt - seqno);
 80101ac:	4b10      	ldr	r3, [pc, #64]	; (80101f0 <tcp_receive+0x72c>)
 80101ae:	891a      	ldrh	r2, [r3, #8]
 80101b0:	4b0e      	ldr	r3, [pc, #56]	; (80101ec <tcp_receive+0x728>)
 80101b2:	681b      	ldr	r3, [r3, #0]
 80101b4:	b299      	uxth	r1, r3
 80101b6:	687b      	ldr	r3, [r7, #4]
 80101b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80101ba:	b29b      	uxth	r3, r3
 80101bc:	1acb      	subs	r3, r1, r3
 80101be:	b29b      	uxth	r3, r3
 80101c0:	4413      	add	r3, r2
 80101c2:	b29a      	uxth	r2, r3
 80101c4:	4b0a      	ldr	r3, [pc, #40]	; (80101f0 <tcp_receive+0x72c>)
 80101c6:	811a      	strh	r2, [r3, #8]
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 80101c8:	687b      	ldr	r3, [r7, #4]
 80101ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80101cc:	4a07      	ldr	r2, [pc, #28]	; (80101ec <tcp_receive+0x728>)
 80101ce:	6013      	str	r3, [r2, #0]
 80101d0:	4b07      	ldr	r3, [pc, #28]	; (80101f0 <tcp_receive+0x72c>)
 80101d2:	68db      	ldr	r3, [r3, #12]
 80101d4:	4a05      	ldr	r2, [pc, #20]	; (80101ec <tcp_receive+0x728>)
 80101d6:	6812      	ldr	r2, [r2, #0]
 80101d8:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 80101da:	e025      	b.n	8010228 <tcp_receive+0x764>
 80101dc:	2000bc9c 	.word	0x2000bc9c
 80101e0:	2000bca0 	.word	0x2000bca0
 80101e4:	2000bc60 	.word	0x2000bc60
 80101e8:	2000bca2 	.word	0x2000bca2
 80101ec:	2000bc98 	.word	0x2000bc98
 80101f0:	2000bc78 	.word	0x2000bc78
 80101f4:	080168c8 	.word	0x080168c8
 80101f8:	08016b8c 	.word	0x08016b8c
 80101fc:	08016948 	.word	0x08016948
 8010200:	08016b9c 	.word	0x08016b9c
 8010204:	08016bac 	.word	0x08016bac
 8010208:	08016bbc 	.word	0x08016bbc
    }
    else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 801020c:	4b87      	ldr	r3, [pc, #540]	; (801042c <tcp_receive+0x968>)
 801020e:	681a      	ldr	r2, [r3, #0]
 8010210:	687b      	ldr	r3, [r7, #4]
 8010212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010214:	1ad3      	subs	r3, r2, r3
 8010216:	2b00      	cmp	r3, #0
 8010218:	da06      	bge.n	8010228 <tcp_receive+0x764>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 801021a:	687b      	ldr	r3, [r7, #4]
 801021c:	7e9b      	ldrb	r3, [r3, #26]
 801021e:	f043 0302 	orr.w	r3, r3, #2
 8010222:	b2da      	uxtb	r2, r3
 8010224:	687b      	ldr	r3, [r7, #4]
 8010226:	769a      	strb	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8010228:	4b80      	ldr	r3, [pc, #512]	; (801042c <tcp_receive+0x968>)
 801022a:	681a      	ldr	r2, [r3, #0]
 801022c:	687b      	ldr	r3, [r7, #4]
 801022e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010230:	1ad3      	subs	r3, r2, r3
 8010232:	2b00      	cmp	r3, #0
 8010234:	f2c0 8410 	blt.w	8010a58 <tcp_receive+0xf94>
 8010238:	4b7c      	ldr	r3, [pc, #496]	; (801042c <tcp_receive+0x968>)
 801023a:	681a      	ldr	r2, [r3, #0]
 801023c:	687b      	ldr	r3, [r7, #4]
 801023e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010240:	6879      	ldr	r1, [r7, #4]
 8010242:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8010244:	440b      	add	r3, r1
 8010246:	1ad3      	subs	r3, r2, r3
 8010248:	3301      	adds	r3, #1
 801024a:	2b00      	cmp	r3, #0
 801024c:	f300 8404 	bgt.w	8010a58 <tcp_receive+0xf94>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8010250:	687b      	ldr	r3, [r7, #4]
 8010252:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010254:	4b75      	ldr	r3, [pc, #468]	; (801042c <tcp_receive+0x968>)
 8010256:	681b      	ldr	r3, [r3, #0]
 8010258:	429a      	cmp	r2, r3
 801025a:	f040 8287 	bne.w	801076c <tcp_receive+0xca8>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 801025e:	4b74      	ldr	r3, [pc, #464]	; (8010430 <tcp_receive+0x96c>)
 8010260:	891c      	ldrh	r4, [r3, #8]
 8010262:	4b73      	ldr	r3, [pc, #460]	; (8010430 <tcp_receive+0x96c>)
 8010264:	68db      	ldr	r3, [r3, #12]
 8010266:	899b      	ldrh	r3, [r3, #12]
 8010268:	b29b      	uxth	r3, r3
 801026a:	4618      	mov	r0, r3
 801026c:	f7f8 ffbc 	bl	80091e8 <lwip_htons>
 8010270:	4603      	mov	r3, r0
 8010272:	f003 0303 	and.w	r3, r3, #3
 8010276:	2b00      	cmp	r3, #0
 8010278:	d001      	beq.n	801027e <tcp_receive+0x7ba>
 801027a:	2301      	movs	r3, #1
 801027c:	e000      	b.n	8010280 <tcp_receive+0x7bc>
 801027e:	2300      	movs	r3, #0
 8010280:	4423      	add	r3, r4
 8010282:	b29a      	uxth	r2, r3
 8010284:	4b6b      	ldr	r3, [pc, #428]	; (8010434 <tcp_receive+0x970>)
 8010286:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 8010288:	687b      	ldr	r3, [r7, #4]
 801028a:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801028c:	4b69      	ldr	r3, [pc, #420]	; (8010434 <tcp_receive+0x970>)
 801028e:	881b      	ldrh	r3, [r3, #0]
 8010290:	429a      	cmp	r2, r3
 8010292:	d26e      	bcs.n	8010372 <tcp_receive+0x8ae>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8010294:	4b66      	ldr	r3, [pc, #408]	; (8010430 <tcp_receive+0x96c>)
 8010296:	68db      	ldr	r3, [r3, #12]
 8010298:	899b      	ldrh	r3, [r3, #12]
 801029a:	b29b      	uxth	r3, r3
 801029c:	4618      	mov	r0, r3
 801029e:	f7f8 ffa3 	bl	80091e8 <lwip_htons>
 80102a2:	4603      	mov	r3, r0
 80102a4:	f003 0301 	and.w	r3, r3, #1
 80102a8:	2b00      	cmp	r3, #0
 80102aa:	d01b      	beq.n	80102e4 <tcp_receive+0x820>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 80102ac:	4b60      	ldr	r3, [pc, #384]	; (8010430 <tcp_receive+0x96c>)
 80102ae:	68db      	ldr	r3, [r3, #12]
 80102b0:	899b      	ldrh	r3, [r3, #12]
 80102b2:	b29b      	uxth	r3, r3
 80102b4:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80102b8:	b29c      	uxth	r4, r3
 80102ba:	4b5d      	ldr	r3, [pc, #372]	; (8010430 <tcp_receive+0x96c>)
 80102bc:	68db      	ldr	r3, [r3, #12]
 80102be:	899b      	ldrh	r3, [r3, #12]
 80102c0:	b29b      	uxth	r3, r3
 80102c2:	4618      	mov	r0, r3
 80102c4:	f7f8 ff90 	bl	80091e8 <lwip_htons>
 80102c8:	4603      	mov	r3, r0
 80102ca:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 80102ce:	b29b      	uxth	r3, r3
 80102d0:	4618      	mov	r0, r3
 80102d2:	f7f8 ff89 	bl	80091e8 <lwip_htons>
 80102d6:	4603      	mov	r3, r0
 80102d8:	461a      	mov	r2, r3
 80102da:	4b55      	ldr	r3, [pc, #340]	; (8010430 <tcp_receive+0x96c>)
 80102dc:	68db      	ldr	r3, [r3, #12]
 80102de:	4322      	orrs	r2, r4
 80102e0:	b292      	uxth	r2, r2
 80102e2:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 80102e4:	687b      	ldr	r3, [r7, #4]
 80102e6:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80102e8:	4b51      	ldr	r3, [pc, #324]	; (8010430 <tcp_receive+0x96c>)
 80102ea:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 80102ec:	4b50      	ldr	r3, [pc, #320]	; (8010430 <tcp_receive+0x96c>)
 80102ee:	68db      	ldr	r3, [r3, #12]
 80102f0:	899b      	ldrh	r3, [r3, #12]
 80102f2:	b29b      	uxth	r3, r3
 80102f4:	4618      	mov	r0, r3
 80102f6:	f7f8 ff77 	bl	80091e8 <lwip_htons>
 80102fa:	4603      	mov	r3, r0
 80102fc:	f003 0302 	and.w	r3, r3, #2
 8010300:	2b00      	cmp	r3, #0
 8010302:	d005      	beq.n	8010310 <tcp_receive+0x84c>
            inseg.len -= 1;
 8010304:	4b4a      	ldr	r3, [pc, #296]	; (8010430 <tcp_receive+0x96c>)
 8010306:	891b      	ldrh	r3, [r3, #8]
 8010308:	3b01      	subs	r3, #1
 801030a:	b29a      	uxth	r2, r3
 801030c:	4b48      	ldr	r3, [pc, #288]	; (8010430 <tcp_receive+0x96c>)
 801030e:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 8010310:	4b47      	ldr	r3, [pc, #284]	; (8010430 <tcp_receive+0x96c>)
 8010312:	685b      	ldr	r3, [r3, #4]
 8010314:	4a46      	ldr	r2, [pc, #280]	; (8010430 <tcp_receive+0x96c>)
 8010316:	8912      	ldrh	r2, [r2, #8]
 8010318:	4611      	mov	r1, r2
 801031a:	4618      	mov	r0, r3
 801031c:	f7fc f9a0 	bl	800c660 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 8010320:	4b43      	ldr	r3, [pc, #268]	; (8010430 <tcp_receive+0x96c>)
 8010322:	891c      	ldrh	r4, [r3, #8]
 8010324:	4b42      	ldr	r3, [pc, #264]	; (8010430 <tcp_receive+0x96c>)
 8010326:	68db      	ldr	r3, [r3, #12]
 8010328:	899b      	ldrh	r3, [r3, #12]
 801032a:	b29b      	uxth	r3, r3
 801032c:	4618      	mov	r0, r3
 801032e:	f7f8 ff5b 	bl	80091e8 <lwip_htons>
 8010332:	4603      	mov	r3, r0
 8010334:	f003 0303 	and.w	r3, r3, #3
 8010338:	2b00      	cmp	r3, #0
 801033a:	d001      	beq.n	8010340 <tcp_receive+0x87c>
 801033c:	2301      	movs	r3, #1
 801033e:	e000      	b.n	8010342 <tcp_receive+0x87e>
 8010340:	2300      	movs	r3, #0
 8010342:	4423      	add	r3, r4
 8010344:	b29a      	uxth	r2, r3
 8010346:	4b3b      	ldr	r3, [pc, #236]	; (8010434 <tcp_receive+0x970>)
 8010348:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801034a:	4b3a      	ldr	r3, [pc, #232]	; (8010434 <tcp_receive+0x970>)
 801034c:	881b      	ldrh	r3, [r3, #0]
 801034e:	461a      	mov	r2, r3
 8010350:	4b36      	ldr	r3, [pc, #216]	; (801042c <tcp_receive+0x968>)
 8010352:	681b      	ldr	r3, [r3, #0]
 8010354:	441a      	add	r2, r3
 8010356:	687b      	ldr	r3, [r7, #4]
 8010358:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801035a:	6879      	ldr	r1, [r7, #4]
 801035c:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801035e:	440b      	add	r3, r1
 8010360:	429a      	cmp	r2, r3
 8010362:	d006      	beq.n	8010372 <tcp_receive+0x8ae>
 8010364:	4b34      	ldr	r3, [pc, #208]	; (8010438 <tcp_receive+0x974>)
 8010366:	f240 527e 	movw	r2, #1406	; 0x57e
 801036a:	4934      	ldr	r1, [pc, #208]	; (801043c <tcp_receive+0x978>)
 801036c:	4834      	ldr	r0, [pc, #208]	; (8010440 <tcp_receive+0x97c>)
 801036e:	f003 ff59 	bl	8014224 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8010372:	687b      	ldr	r3, [r7, #4]
 8010374:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010376:	2b00      	cmp	r3, #0
 8010378:	f000 80e1 	beq.w	801053e <tcp_receive+0xa7a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801037c:	4b2c      	ldr	r3, [pc, #176]	; (8010430 <tcp_receive+0x96c>)
 801037e:	68db      	ldr	r3, [r3, #12]
 8010380:	899b      	ldrh	r3, [r3, #12]
 8010382:	b29b      	uxth	r3, r3
 8010384:	4618      	mov	r0, r3
 8010386:	f7f8 ff2f 	bl	80091e8 <lwip_htons>
 801038a:	4603      	mov	r3, r0
 801038c:	f003 0301 	and.w	r3, r3, #1
 8010390:	2b00      	cmp	r3, #0
 8010392:	d010      	beq.n	80103b6 <tcp_receive+0x8f2>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 8010394:	e00a      	b.n	80103ac <tcp_receive+0x8e8>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 8010396:	687b      	ldr	r3, [r7, #4]
 8010398:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801039a:	60bb      	str	r3, [r7, #8]
              pcb->ooseq = pcb->ooseq->next;
 801039c:	687b      	ldr	r3, [r7, #4]
 801039e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80103a0:	681a      	ldr	r2, [r3, #0]
 80103a2:	687b      	ldr	r3, [r7, #4]
 80103a4:	671a      	str	r2, [r3, #112]	; 0x70
              tcp_seg_free(old_ooseq);
 80103a6:	68b8      	ldr	r0, [r7, #8]
 80103a8:	f7fd fec0 	bl	800e12c <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 80103ac:	687b      	ldr	r3, [r7, #4]
 80103ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80103b0:	2b00      	cmp	r3, #0
 80103b2:	d1f0      	bne.n	8010396 <tcp_receive+0x8d2>
 80103b4:	e0c3      	b.n	801053e <tcp_receive+0xa7a>
            }
          } else {
            next = pcb->ooseq;
 80103b6:	687b      	ldr	r3, [r7, #4]
 80103b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80103ba:	62fb      	str	r3, [r7, #44]	; 0x2c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 80103bc:	e04f      	b.n	801045e <tcp_receive+0x99a>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 80103be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80103c0:	68db      	ldr	r3, [r3, #12]
 80103c2:	899b      	ldrh	r3, [r3, #12]
 80103c4:	b29b      	uxth	r3, r3
 80103c6:	4618      	mov	r0, r3
 80103c8:	f7f8 ff0e 	bl	80091e8 <lwip_htons>
 80103cc:	4603      	mov	r3, r0
 80103ce:	f003 0301 	and.w	r3, r3, #1
 80103d2:	2b00      	cmp	r3, #0
 80103d4:	d03b      	beq.n	801044e <tcp_receive+0x98a>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 80103d6:	4b16      	ldr	r3, [pc, #88]	; (8010430 <tcp_receive+0x96c>)
 80103d8:	68db      	ldr	r3, [r3, #12]
 80103da:	899b      	ldrh	r3, [r3, #12]
 80103dc:	b29b      	uxth	r3, r3
 80103de:	4618      	mov	r0, r3
 80103e0:	f7f8 ff02 	bl	80091e8 <lwip_htons>
 80103e4:	4603      	mov	r3, r0
 80103e6:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 80103ea:	2b00      	cmp	r3, #0
 80103ec:	d12f      	bne.n	801044e <tcp_receive+0x98a>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 80103ee:	4b10      	ldr	r3, [pc, #64]	; (8010430 <tcp_receive+0x96c>)
 80103f0:	68db      	ldr	r3, [r3, #12]
 80103f2:	899b      	ldrh	r3, [r3, #12]
 80103f4:	b29c      	uxth	r4, r3
 80103f6:	2001      	movs	r0, #1
 80103f8:	f7f8 fef6 	bl	80091e8 <lwip_htons>
 80103fc:	4603      	mov	r3, r0
 80103fe:	461a      	mov	r2, r3
 8010400:	4b0b      	ldr	r3, [pc, #44]	; (8010430 <tcp_receive+0x96c>)
 8010402:	68db      	ldr	r3, [r3, #12]
 8010404:	4322      	orrs	r2, r4
 8010406:	b292      	uxth	r2, r2
 8010408:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 801040a:	4b09      	ldr	r3, [pc, #36]	; (8010430 <tcp_receive+0x96c>)
 801040c:	891c      	ldrh	r4, [r3, #8]
 801040e:	4b08      	ldr	r3, [pc, #32]	; (8010430 <tcp_receive+0x96c>)
 8010410:	68db      	ldr	r3, [r3, #12]
 8010412:	899b      	ldrh	r3, [r3, #12]
 8010414:	b29b      	uxth	r3, r3
 8010416:	4618      	mov	r0, r3
 8010418:	f7f8 fee6 	bl	80091e8 <lwip_htons>
 801041c:	4603      	mov	r3, r0
 801041e:	f003 0303 	and.w	r3, r3, #3
 8010422:	2b00      	cmp	r3, #0
 8010424:	d00e      	beq.n	8010444 <tcp_receive+0x980>
 8010426:	2301      	movs	r3, #1
 8010428:	e00d      	b.n	8010446 <tcp_receive+0x982>
 801042a:	bf00      	nop
 801042c:	2000bc98 	.word	0x2000bc98
 8010430:	2000bc78 	.word	0x2000bc78
 8010434:	2000bca2 	.word	0x2000bca2
 8010438:	080168c8 	.word	0x080168c8
 801043c:	08016bd0 	.word	0x08016bd0
 8010440:	08016948 	.word	0x08016948
 8010444:	2300      	movs	r3, #0
 8010446:	4423      	add	r3, r4
 8010448:	b29a      	uxth	r2, r3
 801044a:	4b95      	ldr	r3, [pc, #596]	; (80106a0 <tcp_receive+0xbdc>)
 801044c:	801a      	strh	r2, [r3, #0]
              }
              prev = next;
 801044e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010450:	62bb      	str	r3, [r7, #40]	; 0x28
              next = next->next;
 8010452:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010454:	681b      	ldr	r3, [r3, #0]
 8010456:	62fb      	str	r3, [r7, #44]	; 0x2c
              tcp_seg_free(prev);
 8010458:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801045a:	f7fd fe67 	bl	800e12c <tcp_seg_free>
            while (next &&
 801045e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010460:	2b00      	cmp	r3, #0
 8010462:	d00e      	beq.n	8010482 <tcp_receive+0x9be>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8010464:	4b8e      	ldr	r3, [pc, #568]	; (80106a0 <tcp_receive+0xbdc>)
 8010466:	881b      	ldrh	r3, [r3, #0]
 8010468:	461a      	mov	r2, r3
 801046a:	4b8e      	ldr	r3, [pc, #568]	; (80106a4 <tcp_receive+0xbe0>)
 801046c:	681b      	ldr	r3, [r3, #0]
 801046e:	441a      	add	r2, r3
 8010470:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010472:	68db      	ldr	r3, [r3, #12]
 8010474:	685b      	ldr	r3, [r3, #4]
 8010476:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8010478:	8909      	ldrh	r1, [r1, #8]
 801047a:	440b      	add	r3, r1
 801047c:	1ad3      	subs	r3, r2, r3
            while (next &&
 801047e:	2b00      	cmp	r3, #0
 8010480:	da9d      	bge.n	80103be <tcp_receive+0x8fa>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 8010482:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010484:	2b00      	cmp	r3, #0
 8010486:	d057      	beq.n	8010538 <tcp_receive+0xa74>
                TCP_SEQ_GT(seqno + tcplen,
 8010488:	4b85      	ldr	r3, [pc, #532]	; (80106a0 <tcp_receive+0xbdc>)
 801048a:	881b      	ldrh	r3, [r3, #0]
 801048c:	461a      	mov	r2, r3
 801048e:	4b85      	ldr	r3, [pc, #532]	; (80106a4 <tcp_receive+0xbe0>)
 8010490:	681b      	ldr	r3, [r3, #0]
 8010492:	441a      	add	r2, r3
 8010494:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010496:	68db      	ldr	r3, [r3, #12]
 8010498:	685b      	ldr	r3, [r3, #4]
 801049a:	1ad3      	subs	r3, r2, r3
            if (next &&
 801049c:	2b00      	cmp	r3, #0
 801049e:	dd4b      	ble.n	8010538 <tcp_receive+0xa74>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 80104a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80104a2:	68db      	ldr	r3, [r3, #12]
 80104a4:	685b      	ldr	r3, [r3, #4]
 80104a6:	b29a      	uxth	r2, r3
 80104a8:	4b7e      	ldr	r3, [pc, #504]	; (80106a4 <tcp_receive+0xbe0>)
 80104aa:	681b      	ldr	r3, [r3, #0]
 80104ac:	b29b      	uxth	r3, r3
 80104ae:	1ad3      	subs	r3, r2, r3
 80104b0:	b29a      	uxth	r2, r3
 80104b2:	4b7d      	ldr	r3, [pc, #500]	; (80106a8 <tcp_receive+0xbe4>)
 80104b4:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 80104b6:	4b7c      	ldr	r3, [pc, #496]	; (80106a8 <tcp_receive+0xbe4>)
 80104b8:	68db      	ldr	r3, [r3, #12]
 80104ba:	899b      	ldrh	r3, [r3, #12]
 80104bc:	b29b      	uxth	r3, r3
 80104be:	4618      	mov	r0, r3
 80104c0:	f7f8 fe92 	bl	80091e8 <lwip_htons>
 80104c4:	4603      	mov	r3, r0
 80104c6:	f003 0302 	and.w	r3, r3, #2
 80104ca:	2b00      	cmp	r3, #0
 80104cc:	d005      	beq.n	80104da <tcp_receive+0xa16>
                inseg.len -= 1;
 80104ce:	4b76      	ldr	r3, [pc, #472]	; (80106a8 <tcp_receive+0xbe4>)
 80104d0:	891b      	ldrh	r3, [r3, #8]
 80104d2:	3b01      	subs	r3, #1
 80104d4:	b29a      	uxth	r2, r3
 80104d6:	4b74      	ldr	r3, [pc, #464]	; (80106a8 <tcp_receive+0xbe4>)
 80104d8:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 80104da:	4b73      	ldr	r3, [pc, #460]	; (80106a8 <tcp_receive+0xbe4>)
 80104dc:	685b      	ldr	r3, [r3, #4]
 80104de:	4a72      	ldr	r2, [pc, #456]	; (80106a8 <tcp_receive+0xbe4>)
 80104e0:	8912      	ldrh	r2, [r2, #8]
 80104e2:	4611      	mov	r1, r2
 80104e4:	4618      	mov	r0, r3
 80104e6:	f7fc f8bb 	bl	800c660 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 80104ea:	4b6f      	ldr	r3, [pc, #444]	; (80106a8 <tcp_receive+0xbe4>)
 80104ec:	891c      	ldrh	r4, [r3, #8]
 80104ee:	4b6e      	ldr	r3, [pc, #440]	; (80106a8 <tcp_receive+0xbe4>)
 80104f0:	68db      	ldr	r3, [r3, #12]
 80104f2:	899b      	ldrh	r3, [r3, #12]
 80104f4:	b29b      	uxth	r3, r3
 80104f6:	4618      	mov	r0, r3
 80104f8:	f7f8 fe76 	bl	80091e8 <lwip_htons>
 80104fc:	4603      	mov	r3, r0
 80104fe:	f003 0303 	and.w	r3, r3, #3
 8010502:	2b00      	cmp	r3, #0
 8010504:	d001      	beq.n	801050a <tcp_receive+0xa46>
 8010506:	2301      	movs	r3, #1
 8010508:	e000      	b.n	801050c <tcp_receive+0xa48>
 801050a:	2300      	movs	r3, #0
 801050c:	4423      	add	r3, r4
 801050e:	b29a      	uxth	r2, r3
 8010510:	4b63      	ldr	r3, [pc, #396]	; (80106a0 <tcp_receive+0xbdc>)
 8010512:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8010514:	4b62      	ldr	r3, [pc, #392]	; (80106a0 <tcp_receive+0xbdc>)
 8010516:	881b      	ldrh	r3, [r3, #0]
 8010518:	461a      	mov	r2, r3
 801051a:	4b62      	ldr	r3, [pc, #392]	; (80106a4 <tcp_receive+0xbe0>)
 801051c:	681b      	ldr	r3, [r3, #0]
 801051e:	441a      	add	r2, r3
 8010520:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010522:	68db      	ldr	r3, [r3, #12]
 8010524:	685b      	ldr	r3, [r3, #4]
 8010526:	429a      	cmp	r2, r3
 8010528:	d006      	beq.n	8010538 <tcp_receive+0xa74>
 801052a:	4b60      	ldr	r3, [pc, #384]	; (80106ac <tcp_receive+0xbe8>)
 801052c:	f240 52ae 	movw	r2, #1454	; 0x5ae
 8010530:	495f      	ldr	r1, [pc, #380]	; (80106b0 <tcp_receive+0xbec>)
 8010532:	4860      	ldr	r0, [pc, #384]	; (80106b4 <tcp_receive+0xbf0>)
 8010534:	f003 fe76 	bl	8014224 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8010538:	687b      	ldr	r3, [r7, #4]
 801053a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801053c:	671a      	str	r2, [r3, #112]	; 0x70
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 801053e:	4b58      	ldr	r3, [pc, #352]	; (80106a0 <tcp_receive+0xbdc>)
 8010540:	881b      	ldrh	r3, [r3, #0]
 8010542:	461a      	mov	r2, r3
 8010544:	4b57      	ldr	r3, [pc, #348]	; (80106a4 <tcp_receive+0xbe0>)
 8010546:	681b      	ldr	r3, [r3, #0]
 8010548:	441a      	add	r2, r3
 801054a:	687b      	ldr	r3, [r7, #4]
 801054c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 801054e:	687b      	ldr	r3, [r7, #4]
 8010550:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8010552:	4b53      	ldr	r3, [pc, #332]	; (80106a0 <tcp_receive+0xbdc>)
 8010554:	881b      	ldrh	r3, [r3, #0]
 8010556:	429a      	cmp	r2, r3
 8010558:	d206      	bcs.n	8010568 <tcp_receive+0xaa4>
 801055a:	4b54      	ldr	r3, [pc, #336]	; (80106ac <tcp_receive+0xbe8>)
 801055c:	f240 52b9 	movw	r2, #1465	; 0x5b9
 8010560:	4955      	ldr	r1, [pc, #340]	; (80106b8 <tcp_receive+0xbf4>)
 8010562:	4854      	ldr	r0, [pc, #336]	; (80106b4 <tcp_receive+0xbf0>)
 8010564:	f003 fe5e 	bl	8014224 <iprintf>
        pcb->rcv_wnd -= tcplen;
 8010568:	687b      	ldr	r3, [r7, #4]
 801056a:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801056c:	4b4c      	ldr	r3, [pc, #304]	; (80106a0 <tcp_receive+0xbdc>)
 801056e:	881b      	ldrh	r3, [r3, #0]
 8010570:	1ad3      	subs	r3, r2, r3
 8010572:	b29a      	uxth	r2, r3
 8010574:	687b      	ldr	r3, [r7, #4]
 8010576:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 8010578:	6878      	ldr	r0, [r7, #4]
 801057a:	f7fd f947 	bl	800d80c <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 801057e:	4b4a      	ldr	r3, [pc, #296]	; (80106a8 <tcp_receive+0xbe4>)
 8010580:	685b      	ldr	r3, [r3, #4]
 8010582:	891b      	ldrh	r3, [r3, #8]
 8010584:	2b00      	cmp	r3, #0
 8010586:	d006      	beq.n	8010596 <tcp_receive+0xad2>
          recv_data = inseg.p;
 8010588:	4b47      	ldr	r3, [pc, #284]	; (80106a8 <tcp_receive+0xbe4>)
 801058a:	685b      	ldr	r3, [r3, #4]
 801058c:	4a4b      	ldr	r2, [pc, #300]	; (80106bc <tcp_receive+0xbf8>)
 801058e:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8010590:	4b45      	ldr	r3, [pc, #276]	; (80106a8 <tcp_receive+0xbe4>)
 8010592:	2200      	movs	r2, #0
 8010594:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8010596:	4b44      	ldr	r3, [pc, #272]	; (80106a8 <tcp_receive+0xbe4>)
 8010598:	68db      	ldr	r3, [r3, #12]
 801059a:	899b      	ldrh	r3, [r3, #12]
 801059c:	b29b      	uxth	r3, r3
 801059e:	4618      	mov	r0, r3
 80105a0:	f7f8 fe22 	bl	80091e8 <lwip_htons>
 80105a4:	4603      	mov	r3, r0
 80105a6:	f003 0301 	and.w	r3, r3, #1
 80105aa:	2b00      	cmp	r3, #0
 80105ac:	f000 80b4 	beq.w	8010718 <tcp_receive+0xc54>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 80105b0:	4b43      	ldr	r3, [pc, #268]	; (80106c0 <tcp_receive+0xbfc>)
 80105b2:	781b      	ldrb	r3, [r3, #0]
 80105b4:	f043 0320 	orr.w	r3, r3, #32
 80105b8:	b2da      	uxtb	r2, r3
 80105ba:	4b41      	ldr	r3, [pc, #260]	; (80106c0 <tcp_receive+0xbfc>)
 80105bc:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 80105be:	e0ab      	b.n	8010718 <tcp_receive+0xc54>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          cseg = pcb->ooseq;
 80105c0:	687b      	ldr	r3, [r7, #4]
 80105c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80105c4:	60fb      	str	r3, [r7, #12]
          seqno = pcb->ooseq->tcphdr->seqno;
 80105c6:	687b      	ldr	r3, [r7, #4]
 80105c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80105ca:	68db      	ldr	r3, [r3, #12]
 80105cc:	685b      	ldr	r3, [r3, #4]
 80105ce:	4a35      	ldr	r2, [pc, #212]	; (80106a4 <tcp_receive+0xbe0>)
 80105d0:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 80105d2:	68fb      	ldr	r3, [r7, #12]
 80105d4:	891b      	ldrh	r3, [r3, #8]
 80105d6:	461c      	mov	r4, r3
 80105d8:	68fb      	ldr	r3, [r7, #12]
 80105da:	68db      	ldr	r3, [r3, #12]
 80105dc:	899b      	ldrh	r3, [r3, #12]
 80105de:	b29b      	uxth	r3, r3
 80105e0:	4618      	mov	r0, r3
 80105e2:	f7f8 fe01 	bl	80091e8 <lwip_htons>
 80105e6:	4603      	mov	r3, r0
 80105e8:	f003 0303 	and.w	r3, r3, #3
 80105ec:	2b00      	cmp	r3, #0
 80105ee:	d001      	beq.n	80105f4 <tcp_receive+0xb30>
 80105f0:	2301      	movs	r3, #1
 80105f2:	e000      	b.n	80105f6 <tcp_receive+0xb32>
 80105f4:	2300      	movs	r3, #0
 80105f6:	191a      	adds	r2, r3, r4
 80105f8:	687b      	ldr	r3, [r7, #4]
 80105fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80105fc:	441a      	add	r2, r3
 80105fe:	687b      	ldr	r3, [r7, #4]
 8010600:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8010602:	687b      	ldr	r3, [r7, #4]
 8010604:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8010606:	461c      	mov	r4, r3
 8010608:	68fb      	ldr	r3, [r7, #12]
 801060a:	891b      	ldrh	r3, [r3, #8]
 801060c:	461d      	mov	r5, r3
 801060e:	68fb      	ldr	r3, [r7, #12]
 8010610:	68db      	ldr	r3, [r3, #12]
 8010612:	899b      	ldrh	r3, [r3, #12]
 8010614:	b29b      	uxth	r3, r3
 8010616:	4618      	mov	r0, r3
 8010618:	f7f8 fde6 	bl	80091e8 <lwip_htons>
 801061c:	4603      	mov	r3, r0
 801061e:	f003 0303 	and.w	r3, r3, #3
 8010622:	2b00      	cmp	r3, #0
 8010624:	d001      	beq.n	801062a <tcp_receive+0xb66>
 8010626:	2301      	movs	r3, #1
 8010628:	e000      	b.n	801062c <tcp_receive+0xb68>
 801062a:	2300      	movs	r3, #0
 801062c:	442b      	add	r3, r5
 801062e:	429c      	cmp	r4, r3
 8010630:	d206      	bcs.n	8010640 <tcp_receive+0xb7c>
 8010632:	4b1e      	ldr	r3, [pc, #120]	; (80106ac <tcp_receive+0xbe8>)
 8010634:	f240 52dd 	movw	r2, #1501	; 0x5dd
 8010638:	4922      	ldr	r1, [pc, #136]	; (80106c4 <tcp_receive+0xc00>)
 801063a:	481e      	ldr	r0, [pc, #120]	; (80106b4 <tcp_receive+0xbf0>)
 801063c:	f003 fdf2 	bl	8014224 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 8010640:	68fb      	ldr	r3, [r7, #12]
 8010642:	891b      	ldrh	r3, [r3, #8]
 8010644:	461c      	mov	r4, r3
 8010646:	68fb      	ldr	r3, [r7, #12]
 8010648:	68db      	ldr	r3, [r3, #12]
 801064a:	899b      	ldrh	r3, [r3, #12]
 801064c:	b29b      	uxth	r3, r3
 801064e:	4618      	mov	r0, r3
 8010650:	f7f8 fdca 	bl	80091e8 <lwip_htons>
 8010654:	4603      	mov	r3, r0
 8010656:	f003 0303 	and.w	r3, r3, #3
 801065a:	2b00      	cmp	r3, #0
 801065c:	d001      	beq.n	8010662 <tcp_receive+0xb9e>
 801065e:	2301      	movs	r3, #1
 8010660:	e000      	b.n	8010664 <tcp_receive+0xba0>
 8010662:	2300      	movs	r3, #0
 8010664:	1919      	adds	r1, r3, r4
 8010666:	687b      	ldr	r3, [r7, #4]
 8010668:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801066a:	b28b      	uxth	r3, r1
 801066c:	1ad3      	subs	r3, r2, r3
 801066e:	b29a      	uxth	r2, r3
 8010670:	687b      	ldr	r3, [r7, #4]
 8010672:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 8010674:	6878      	ldr	r0, [r7, #4]
 8010676:	f7fd f8c9 	bl	800d80c <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 801067a:	68fb      	ldr	r3, [r7, #12]
 801067c:	685b      	ldr	r3, [r3, #4]
 801067e:	891b      	ldrh	r3, [r3, #8]
 8010680:	2b00      	cmp	r3, #0
 8010682:	d028      	beq.n	80106d6 <tcp_receive+0xc12>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 8010684:	4b0d      	ldr	r3, [pc, #52]	; (80106bc <tcp_receive+0xbf8>)
 8010686:	681b      	ldr	r3, [r3, #0]
 8010688:	2b00      	cmp	r3, #0
 801068a:	d01d      	beq.n	80106c8 <tcp_receive+0xc04>
              pbuf_cat(recv_data, cseg->p);
 801068c:	4b0b      	ldr	r3, [pc, #44]	; (80106bc <tcp_receive+0xbf8>)
 801068e:	681a      	ldr	r2, [r3, #0]
 8010690:	68fb      	ldr	r3, [r7, #12]
 8010692:	685b      	ldr	r3, [r3, #4]
 8010694:	4619      	mov	r1, r3
 8010696:	4610      	mov	r0, r2
 8010698:	f7fc fa2e 	bl	800caf8 <pbuf_cat>
 801069c:	e018      	b.n	80106d0 <tcp_receive+0xc0c>
 801069e:	bf00      	nop
 80106a0:	2000bca2 	.word	0x2000bca2
 80106a4:	2000bc98 	.word	0x2000bc98
 80106a8:	2000bc78 	.word	0x2000bc78
 80106ac:	080168c8 	.word	0x080168c8
 80106b0:	08016c08 	.word	0x08016c08
 80106b4:	08016948 	.word	0x08016948
 80106b8:	08016c44 	.word	0x08016c44
 80106bc:	2000bca8 	.word	0x2000bca8
 80106c0:	2000bca5 	.word	0x2000bca5
 80106c4:	08016c64 	.word	0x08016c64
            } else {
              recv_data = cseg->p;
 80106c8:	68fb      	ldr	r3, [r7, #12]
 80106ca:	685b      	ldr	r3, [r3, #4]
 80106cc:	4a71      	ldr	r2, [pc, #452]	; (8010894 <tcp_receive+0xdd0>)
 80106ce:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 80106d0:	68fb      	ldr	r3, [r7, #12]
 80106d2:	2200      	movs	r2, #0
 80106d4:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 80106d6:	68fb      	ldr	r3, [r7, #12]
 80106d8:	68db      	ldr	r3, [r3, #12]
 80106da:	899b      	ldrh	r3, [r3, #12]
 80106dc:	b29b      	uxth	r3, r3
 80106de:	4618      	mov	r0, r3
 80106e0:	f7f8 fd82 	bl	80091e8 <lwip_htons>
 80106e4:	4603      	mov	r3, r0
 80106e6:	f003 0301 	and.w	r3, r3, #1
 80106ea:	2b00      	cmp	r3, #0
 80106ec:	d00d      	beq.n	801070a <tcp_receive+0xc46>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 80106ee:	4b6a      	ldr	r3, [pc, #424]	; (8010898 <tcp_receive+0xdd4>)
 80106f0:	781b      	ldrb	r3, [r3, #0]
 80106f2:	f043 0320 	orr.w	r3, r3, #32
 80106f6:	b2da      	uxtb	r2, r3
 80106f8:	4b67      	ldr	r3, [pc, #412]	; (8010898 <tcp_receive+0xdd4>)
 80106fa:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 80106fc:	687b      	ldr	r3, [r7, #4]
 80106fe:	7d1b      	ldrb	r3, [r3, #20]
 8010700:	2b04      	cmp	r3, #4
 8010702:	d102      	bne.n	801070a <tcp_receive+0xc46>
              pcb->state = CLOSE_WAIT;
 8010704:	687b      	ldr	r3, [r7, #4]
 8010706:	2207      	movs	r2, #7
 8010708:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 801070a:	68fb      	ldr	r3, [r7, #12]
 801070c:	681a      	ldr	r2, [r3, #0]
 801070e:	687b      	ldr	r3, [r7, #4]
 8010710:	671a      	str	r2, [r3, #112]	; 0x70
          tcp_seg_free(cseg);
 8010712:	68f8      	ldr	r0, [r7, #12]
 8010714:	f7fd fd0a 	bl	800e12c <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 8010718:	687b      	ldr	r3, [r7, #4]
 801071a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801071c:	2b00      	cmp	r3, #0
 801071e:	d008      	beq.n	8010732 <tcp_receive+0xc6e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8010720:	687b      	ldr	r3, [r7, #4]
 8010722:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010724:	68db      	ldr	r3, [r3, #12]
 8010726:	685a      	ldr	r2, [r3, #4]
 8010728:	687b      	ldr	r3, [r7, #4]
 801072a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 801072c:	429a      	cmp	r2, r3
 801072e:	f43f af47 	beq.w	80105c0 <tcp_receive+0xafc>
        }
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8010732:	687b      	ldr	r3, [r7, #4]
 8010734:	7e9b      	ldrb	r3, [r3, #26]
 8010736:	f003 0301 	and.w	r3, r3, #1
 801073a:	2b00      	cmp	r3, #0
 801073c:	d00e      	beq.n	801075c <tcp_receive+0xc98>
 801073e:	687b      	ldr	r3, [r7, #4]
 8010740:	7e9b      	ldrb	r3, [r3, #26]
 8010742:	f023 0301 	bic.w	r3, r3, #1
 8010746:	b2da      	uxtb	r2, r3
 8010748:	687b      	ldr	r3, [r7, #4]
 801074a:	769a      	strb	r2, [r3, #26]
 801074c:	687b      	ldr	r3, [r7, #4]
 801074e:	7e9b      	ldrb	r3, [r3, #26]
 8010750:	f043 0302 	orr.w	r3, r3, #2
 8010754:	b2da      	uxtb	r2, r3
 8010756:	687b      	ldr	r3, [r7, #4]
 8010758:	769a      	strb	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 801075a:	e181      	b.n	8010a60 <tcp_receive+0xf9c>
        tcp_ack(pcb);
 801075c:	687b      	ldr	r3, [r7, #4]
 801075e:	7e9b      	ldrb	r3, [r3, #26]
 8010760:	f043 0301 	orr.w	r3, r3, #1
 8010764:	b2da      	uxtb	r2, r3
 8010766:	687b      	ldr	r3, [r7, #4]
 8010768:	769a      	strb	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 801076a:	e179      	b.n	8010a60 <tcp_receive+0xf9c>
        }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      } else {
        /* We get here if the incoming segment is out-of-sequence. */
        tcp_send_empty_ack(pcb);
 801076c:	6878      	ldr	r0, [r7, #4]
 801076e:	f001 f8c3 	bl	80118f8 <tcp_send_empty_ack>
#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 8010772:	687b      	ldr	r3, [r7, #4]
 8010774:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010776:	2b00      	cmp	r3, #0
 8010778:	d106      	bne.n	8010788 <tcp_receive+0xcc4>
          pcb->ooseq = tcp_seg_copy(&inseg);
 801077a:	4848      	ldr	r0, [pc, #288]	; (801089c <tcp_receive+0xdd8>)
 801077c:	f7fd fcee 	bl	800e15c <tcp_seg_copy>
 8010780:	4602      	mov	r2, r0
 8010782:	687b      	ldr	r3, [r7, #4]
 8010784:	671a      	str	r2, [r3, #112]	; 0x70
      if (pcb->rcv_nxt == seqno) {
 8010786:	e16b      	b.n	8010a60 <tcp_receive+0xf9c>

             If the incoming segment has the same sequence number as a
             segment on the ->ooseq queue, we discard the segment that
             contains less data. */

          prev = NULL;
 8010788:	2300      	movs	r3, #0
 801078a:	62bb      	str	r3, [r7, #40]	; 0x28
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 801078c:	687b      	ldr	r3, [r7, #4]
 801078e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010790:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010792:	e150      	b.n	8010a36 <tcp_receive+0xf72>
            if (seqno == next->tcphdr->seqno) {
 8010794:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010796:	68db      	ldr	r3, [r3, #12]
 8010798:	685a      	ldr	r2, [r3, #4]
 801079a:	4b41      	ldr	r3, [pc, #260]	; (80108a0 <tcp_receive+0xddc>)
 801079c:	681b      	ldr	r3, [r3, #0]
 801079e:	429a      	cmp	r2, r3
 80107a0:	d11d      	bne.n	80107de <tcp_receive+0xd1a>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 80107a2:	4b3e      	ldr	r3, [pc, #248]	; (801089c <tcp_receive+0xdd8>)
 80107a4:	891a      	ldrh	r2, [r3, #8]
 80107a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80107a8:	891b      	ldrh	r3, [r3, #8]
 80107aa:	429a      	cmp	r2, r3
 80107ac:	f240 8148 	bls.w	8010a40 <tcp_receive+0xf7c>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                cseg = tcp_seg_copy(&inseg);
 80107b0:	483a      	ldr	r0, [pc, #232]	; (801089c <tcp_receive+0xdd8>)
 80107b2:	f7fd fcd3 	bl	800e15c <tcp_seg_copy>
 80107b6:	60f8      	str	r0, [r7, #12]
                if (cseg != NULL) {
 80107b8:	68fb      	ldr	r3, [r7, #12]
 80107ba:	2b00      	cmp	r3, #0
 80107bc:	f000 8142 	beq.w	8010a44 <tcp_receive+0xf80>
                  if (prev != NULL) {
 80107c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80107c2:	2b00      	cmp	r3, #0
 80107c4:	d003      	beq.n	80107ce <tcp_receive+0xd0a>
                    prev->next = cseg;
 80107c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80107c8:	68fa      	ldr	r2, [r7, #12]
 80107ca:	601a      	str	r2, [r3, #0]
 80107cc:	e002      	b.n	80107d4 <tcp_receive+0xd10>
                  } else {
                    pcb->ooseq = cseg;
 80107ce:	687b      	ldr	r3, [r7, #4]
 80107d0:	68fa      	ldr	r2, [r7, #12]
 80107d2:	671a      	str	r2, [r3, #112]	; 0x70
                  }
                  tcp_oos_insert_segment(cseg, next);
 80107d4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80107d6:	68f8      	ldr	r0, [r7, #12]
 80107d8:	f7ff f8fe 	bl	800f9d8 <tcp_oos_insert_segment>
                }
                break;
 80107dc:	e132      	b.n	8010a44 <tcp_receive+0xf80>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 80107de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80107e0:	2b00      	cmp	r3, #0
 80107e2:	d117      	bne.n	8010814 <tcp_receive+0xd50>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 80107e4:	4b2e      	ldr	r3, [pc, #184]	; (80108a0 <tcp_receive+0xddc>)
 80107e6:	681a      	ldr	r2, [r3, #0]
 80107e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80107ea:	68db      	ldr	r3, [r3, #12]
 80107ec:	685b      	ldr	r3, [r3, #4]
 80107ee:	1ad3      	subs	r3, r2, r3
 80107f0:	2b00      	cmp	r3, #0
 80107f2:	da57      	bge.n	80108a4 <tcp_receive+0xde0>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  cseg = tcp_seg_copy(&inseg);
 80107f4:	4829      	ldr	r0, [pc, #164]	; (801089c <tcp_receive+0xdd8>)
 80107f6:	f7fd fcb1 	bl	800e15c <tcp_seg_copy>
 80107fa:	60f8      	str	r0, [r7, #12]
                  if (cseg != NULL) {
 80107fc:	68fb      	ldr	r3, [r7, #12]
 80107fe:	2b00      	cmp	r3, #0
 8010800:	f000 8122 	beq.w	8010a48 <tcp_receive+0xf84>
                    pcb->ooseq = cseg;
 8010804:	687b      	ldr	r3, [r7, #4]
 8010806:	68fa      	ldr	r2, [r7, #12]
 8010808:	671a      	str	r2, [r3, #112]	; 0x70
                    tcp_oos_insert_segment(cseg, next);
 801080a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801080c:	68f8      	ldr	r0, [r7, #12]
 801080e:	f7ff f8e3 	bl	800f9d8 <tcp_oos_insert_segment>
                  }
                  break;
 8010812:	e119      	b.n	8010a48 <tcp_receive+0xf84>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno+1, next->tcphdr->seqno-1)) {
 8010814:	4b22      	ldr	r3, [pc, #136]	; (80108a0 <tcp_receive+0xddc>)
 8010816:	681a      	ldr	r2, [r3, #0]
 8010818:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801081a:	68db      	ldr	r3, [r3, #12]
 801081c:	685b      	ldr	r3, [r3, #4]
 801081e:	1ad3      	subs	r3, r2, r3
 8010820:	3b01      	subs	r3, #1
 8010822:	2b00      	cmp	r3, #0
 8010824:	db3e      	blt.n	80108a4 <tcp_receive+0xde0>
 8010826:	4b1e      	ldr	r3, [pc, #120]	; (80108a0 <tcp_receive+0xddc>)
 8010828:	681a      	ldr	r2, [r3, #0]
 801082a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801082c:	68db      	ldr	r3, [r3, #12]
 801082e:	685b      	ldr	r3, [r3, #4]
 8010830:	1ad3      	subs	r3, r2, r3
 8010832:	3301      	adds	r3, #1
 8010834:	2b00      	cmp	r3, #0
 8010836:	dc35      	bgt.n	80108a4 <tcp_receive+0xde0>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  cseg = tcp_seg_copy(&inseg);
 8010838:	4818      	ldr	r0, [pc, #96]	; (801089c <tcp_receive+0xdd8>)
 801083a:	f7fd fc8f 	bl	800e15c <tcp_seg_copy>
 801083e:	60f8      	str	r0, [r7, #12]
                  if (cseg != NULL) {
 8010840:	68fb      	ldr	r3, [r7, #12]
 8010842:	2b00      	cmp	r3, #0
 8010844:	f000 8102 	beq.w	8010a4c <tcp_receive+0xf88>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8010848:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801084a:	68db      	ldr	r3, [r3, #12]
 801084c:	685b      	ldr	r3, [r3, #4]
 801084e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010850:	8912      	ldrh	r2, [r2, #8]
 8010852:	441a      	add	r2, r3
 8010854:	4b12      	ldr	r3, [pc, #72]	; (80108a0 <tcp_receive+0xddc>)
 8010856:	681b      	ldr	r3, [r3, #0]
 8010858:	1ad3      	subs	r3, r2, r3
 801085a:	2b00      	cmp	r3, #0
 801085c:	dd12      	ble.n	8010884 <tcp_receive+0xdc0>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 801085e:	4b10      	ldr	r3, [pc, #64]	; (80108a0 <tcp_receive+0xddc>)
 8010860:	681b      	ldr	r3, [r3, #0]
 8010862:	b29a      	uxth	r2, r3
 8010864:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010866:	68db      	ldr	r3, [r3, #12]
 8010868:	685b      	ldr	r3, [r3, #4]
 801086a:	b29b      	uxth	r3, r3
 801086c:	1ad3      	subs	r3, r2, r3
 801086e:	b29a      	uxth	r2, r3
 8010870:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010872:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 8010874:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010876:	685a      	ldr	r2, [r3, #4]
 8010878:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801087a:	891b      	ldrh	r3, [r3, #8]
 801087c:	4619      	mov	r1, r3
 801087e:	4610      	mov	r0, r2
 8010880:	f7fb feee 	bl	800c660 <pbuf_realloc>
                    }
                    prev->next = cseg;
 8010884:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010886:	68fa      	ldr	r2, [r7, #12]
 8010888:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 801088a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801088c:	68f8      	ldr	r0, [r7, #12]
 801088e:	f7ff f8a3 	bl	800f9d8 <tcp_oos_insert_segment>
                  }
                  break;
 8010892:	e0db      	b.n	8010a4c <tcp_receive+0xf88>
 8010894:	2000bca8 	.word	0x2000bca8
 8010898:	2000bca5 	.word	0x2000bca5
 801089c:	2000bc78 	.word	0x2000bc78
 80108a0:	2000bc98 	.word	0x2000bc98
                }
              }
              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 80108a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80108a6:	681b      	ldr	r3, [r3, #0]
 80108a8:	2b00      	cmp	r3, #0
 80108aa:	f040 80bf 	bne.w	8010a2c <tcp_receive+0xf68>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 80108ae:	4b7c      	ldr	r3, [pc, #496]	; (8010aa0 <tcp_receive+0xfdc>)
 80108b0:	681a      	ldr	r2, [r3, #0]
 80108b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80108b4:	68db      	ldr	r3, [r3, #12]
 80108b6:	685b      	ldr	r3, [r3, #4]
 80108b8:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 80108ba:	2b00      	cmp	r3, #0
 80108bc:	f340 80b6 	ble.w	8010a2c <tcp_receive+0xf68>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 80108c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80108c2:	68db      	ldr	r3, [r3, #12]
 80108c4:	899b      	ldrh	r3, [r3, #12]
 80108c6:	b29b      	uxth	r3, r3
 80108c8:	4618      	mov	r0, r3
 80108ca:	f7f8 fc8d 	bl	80091e8 <lwip_htons>
 80108ce:	4603      	mov	r3, r0
 80108d0:	f003 0301 	and.w	r3, r3, #1
 80108d4:	2b00      	cmp	r3, #0
 80108d6:	f040 80bb 	bne.w	8010a50 <tcp_receive+0xf8c>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 80108da:	4872      	ldr	r0, [pc, #456]	; (8010aa4 <tcp_receive+0xfe0>)
 80108dc:	f7fd fc3e 	bl	800e15c <tcp_seg_copy>
 80108e0:	4602      	mov	r2, r0
 80108e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80108e4:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 80108e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80108e8:	681b      	ldr	r3, [r3, #0]
 80108ea:	2b00      	cmp	r3, #0
 80108ec:	f000 80b2 	beq.w	8010a54 <tcp_receive+0xf90>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 80108f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80108f2:	68db      	ldr	r3, [r3, #12]
 80108f4:	685b      	ldr	r3, [r3, #4]
 80108f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80108f8:	8912      	ldrh	r2, [r2, #8]
 80108fa:	441a      	add	r2, r3
 80108fc:	4b68      	ldr	r3, [pc, #416]	; (8010aa0 <tcp_receive+0xfdc>)
 80108fe:	681b      	ldr	r3, [r3, #0]
 8010900:	1ad3      	subs	r3, r2, r3
 8010902:	2b00      	cmp	r3, #0
 8010904:	dd12      	ble.n	801092c <tcp_receive+0xe68>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8010906:	4b66      	ldr	r3, [pc, #408]	; (8010aa0 <tcp_receive+0xfdc>)
 8010908:	681b      	ldr	r3, [r3, #0]
 801090a:	b29a      	uxth	r2, r3
 801090c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801090e:	68db      	ldr	r3, [r3, #12]
 8010910:	685b      	ldr	r3, [r3, #4]
 8010912:	b29b      	uxth	r3, r3
 8010914:	1ad3      	subs	r3, r2, r3
 8010916:	b29a      	uxth	r2, r3
 8010918:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801091a:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 801091c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801091e:	685a      	ldr	r2, [r3, #4]
 8010920:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010922:	891b      	ldrh	r3, [r3, #8]
 8010924:	4619      	mov	r1, r3
 8010926:	4610      	mov	r0, r2
 8010928:	f7fb fe9a 	bl	800c660 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 801092c:	4b5e      	ldr	r3, [pc, #376]	; (8010aa8 <tcp_receive+0xfe4>)
 801092e:	881b      	ldrh	r3, [r3, #0]
 8010930:	461a      	mov	r2, r3
 8010932:	4b5b      	ldr	r3, [pc, #364]	; (8010aa0 <tcp_receive+0xfdc>)
 8010934:	681b      	ldr	r3, [r3, #0]
 8010936:	441a      	add	r2, r3
 8010938:	687b      	ldr	r3, [r7, #4]
 801093a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801093c:	6879      	ldr	r1, [r7, #4]
 801093e:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8010940:	440b      	add	r3, r1
 8010942:	1ad3      	subs	r3, r2, r3
 8010944:	2b00      	cmp	r3, #0
 8010946:	f340 8085 	ble.w	8010a54 <tcp_receive+0xf90>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 801094a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801094c:	681b      	ldr	r3, [r3, #0]
 801094e:	68db      	ldr	r3, [r3, #12]
 8010950:	899b      	ldrh	r3, [r3, #12]
 8010952:	b29b      	uxth	r3, r3
 8010954:	4618      	mov	r0, r3
 8010956:	f7f8 fc47 	bl	80091e8 <lwip_htons>
 801095a:	4603      	mov	r3, r0
 801095c:	f003 0301 	and.w	r3, r3, #1
 8010960:	2b00      	cmp	r3, #0
 8010962:	d01e      	beq.n	80109a2 <tcp_receive+0xede>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8010964:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010966:	681b      	ldr	r3, [r3, #0]
 8010968:	68db      	ldr	r3, [r3, #12]
 801096a:	899b      	ldrh	r3, [r3, #12]
 801096c:	b29b      	uxth	r3, r3
 801096e:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8010972:	b29c      	uxth	r4, r3
 8010974:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010976:	681b      	ldr	r3, [r3, #0]
 8010978:	68db      	ldr	r3, [r3, #12]
 801097a:	899b      	ldrh	r3, [r3, #12]
 801097c:	b29b      	uxth	r3, r3
 801097e:	4618      	mov	r0, r3
 8010980:	f7f8 fc32 	bl	80091e8 <lwip_htons>
 8010984:	4603      	mov	r3, r0
 8010986:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 801098a:	b29b      	uxth	r3, r3
 801098c:	4618      	mov	r0, r3
 801098e:	f7f8 fc2b 	bl	80091e8 <lwip_htons>
 8010992:	4603      	mov	r3, r0
 8010994:	461a      	mov	r2, r3
 8010996:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010998:	681b      	ldr	r3, [r3, #0]
 801099a:	68db      	ldr	r3, [r3, #12]
 801099c:	4322      	orrs	r2, r4
 801099e:	b292      	uxth	r2, r2
 80109a0:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 80109a2:	687b      	ldr	r3, [r7, #4]
 80109a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80109a6:	b29a      	uxth	r2, r3
 80109a8:	687b      	ldr	r3, [r7, #4]
 80109aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80109ac:	4413      	add	r3, r2
 80109ae:	b299      	uxth	r1, r3
 80109b0:	4b3b      	ldr	r3, [pc, #236]	; (8010aa0 <tcp_receive+0xfdc>)
 80109b2:	681b      	ldr	r3, [r3, #0]
 80109b4:	b29a      	uxth	r2, r3
 80109b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80109b8:	681b      	ldr	r3, [r3, #0]
 80109ba:	1a8a      	subs	r2, r1, r2
 80109bc:	b292      	uxth	r2, r2
 80109be:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 80109c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80109c2:	681b      	ldr	r3, [r3, #0]
 80109c4:	685a      	ldr	r2, [r3, #4]
 80109c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80109c8:	681b      	ldr	r3, [r3, #0]
 80109ca:	891b      	ldrh	r3, [r3, #8]
 80109cc:	4619      	mov	r1, r3
 80109ce:	4610      	mov	r0, r2
 80109d0:	f7fb fe46 	bl	800c660 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 80109d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80109d6:	681b      	ldr	r3, [r3, #0]
 80109d8:	891c      	ldrh	r4, [r3, #8]
 80109da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80109dc:	681b      	ldr	r3, [r3, #0]
 80109de:	68db      	ldr	r3, [r3, #12]
 80109e0:	899b      	ldrh	r3, [r3, #12]
 80109e2:	b29b      	uxth	r3, r3
 80109e4:	4618      	mov	r0, r3
 80109e6:	f7f8 fbff 	bl	80091e8 <lwip_htons>
 80109ea:	4603      	mov	r3, r0
 80109ec:	f003 0303 	and.w	r3, r3, #3
 80109f0:	2b00      	cmp	r3, #0
 80109f2:	d001      	beq.n	80109f8 <tcp_receive+0xf34>
 80109f4:	2301      	movs	r3, #1
 80109f6:	e000      	b.n	80109fa <tcp_receive+0xf36>
 80109f8:	2300      	movs	r3, #0
 80109fa:	4423      	add	r3, r4
 80109fc:	b29a      	uxth	r2, r3
 80109fe:	4b2a      	ldr	r3, [pc, #168]	; (8010aa8 <tcp_receive+0xfe4>)
 8010a00:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8010a02:	4b29      	ldr	r3, [pc, #164]	; (8010aa8 <tcp_receive+0xfe4>)
 8010a04:	881b      	ldrh	r3, [r3, #0]
 8010a06:	461a      	mov	r2, r3
 8010a08:	4b25      	ldr	r3, [pc, #148]	; (8010aa0 <tcp_receive+0xfdc>)
 8010a0a:	681b      	ldr	r3, [r3, #0]
 8010a0c:	441a      	add	r2, r3
 8010a0e:	687b      	ldr	r3, [r7, #4]
 8010a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010a12:	6879      	ldr	r1, [r7, #4]
 8010a14:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8010a16:	440b      	add	r3, r1
 8010a18:	429a      	cmp	r2, r3
 8010a1a:	d01b      	beq.n	8010a54 <tcp_receive+0xf90>
 8010a1c:	4b23      	ldr	r3, [pc, #140]	; (8010aac <tcp_receive+0xfe8>)
 8010a1e:	f240 627a 	movw	r2, #1658	; 0x67a
 8010a22:	4923      	ldr	r1, [pc, #140]	; (8010ab0 <tcp_receive+0xfec>)
 8010a24:	4823      	ldr	r0, [pc, #140]	; (8010ab4 <tcp_receive+0xff0>)
 8010a26:	f003 fbfd 	bl	8014224 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 8010a2a:	e013      	b.n	8010a54 <tcp_receive+0xf90>
              }
            }
            prev = next;
 8010a2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010a2e:	62bb      	str	r3, [r7, #40]	; 0x28
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8010a30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010a32:	681b      	ldr	r3, [r3, #0]
 8010a34:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010a36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010a38:	2b00      	cmp	r3, #0
 8010a3a:	f47f aeab 	bne.w	8010794 <tcp_receive+0xcd0>
      if (pcb->rcv_nxt == seqno) {
 8010a3e:	e00f      	b.n	8010a60 <tcp_receive+0xf9c>
                break;
 8010a40:	bf00      	nop
 8010a42:	e00d      	b.n	8010a60 <tcp_receive+0xf9c>
                break;
 8010a44:	bf00      	nop
 8010a46:	e00b      	b.n	8010a60 <tcp_receive+0xf9c>
                  break;
 8010a48:	bf00      	nop
 8010a4a:	e009      	b.n	8010a60 <tcp_receive+0xf9c>
                  break;
 8010a4c:	bf00      	nop
 8010a4e:	e007      	b.n	8010a60 <tcp_receive+0xf9c>
                  break;
 8010a50:	bf00      	nop
 8010a52:	e005      	b.n	8010a60 <tcp_receive+0xf9c>
                break;
 8010a54:	bf00      	nop
      if (pcb->rcv_nxt == seqno) {
 8010a56:	e003      	b.n	8010a60 <tcp_receive+0xf9c>
#endif /* TCP_OOSEQ_MAX_BYTES || TCP_OOSEQ_MAX_PBUFS */
#endif /* TCP_QUEUE_OOSEQ */
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 8010a58:	6878      	ldr	r0, [r7, #4]
 8010a5a:	f000 ff4d 	bl	80118f8 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8010a5e:	e01a      	b.n	8010a96 <tcp_receive+0xfd2>
 8010a60:	e019      	b.n	8010a96 <tcp_receive+0xfd2>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 8010a62:	4b0f      	ldr	r3, [pc, #60]	; (8010aa0 <tcp_receive+0xfdc>)
 8010a64:	681a      	ldr	r2, [r3, #0]
 8010a66:	687b      	ldr	r3, [r7, #4]
 8010a68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010a6a:	1ad3      	subs	r3, r2, r3
 8010a6c:	2b00      	cmp	r3, #0
 8010a6e:	db0a      	blt.n	8010a86 <tcp_receive+0xfc2>
 8010a70:	4b0b      	ldr	r3, [pc, #44]	; (8010aa0 <tcp_receive+0xfdc>)
 8010a72:	681a      	ldr	r2, [r3, #0]
 8010a74:	687b      	ldr	r3, [r7, #4]
 8010a76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010a78:	6879      	ldr	r1, [r7, #4]
 8010a7a:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8010a7c:	440b      	add	r3, r1
 8010a7e:	1ad3      	subs	r3, r2, r3
 8010a80:	3301      	adds	r3, #1
 8010a82:	2b00      	cmp	r3, #0
 8010a84:	dd07      	ble.n	8010a96 <tcp_receive+0xfd2>
      tcp_ack_now(pcb);
 8010a86:	687b      	ldr	r3, [r7, #4]
 8010a88:	7e9b      	ldrb	r3, [r3, #26]
 8010a8a:	f043 0302 	orr.w	r3, r3, #2
 8010a8e:	b2da      	uxtb	r2, r3
 8010a90:	687b      	ldr	r3, [r7, #4]
 8010a92:	769a      	strb	r2, [r3, #26]
    }
  }
}
 8010a94:	e7ff      	b.n	8010a96 <tcp_receive+0xfd2>
 8010a96:	bf00      	nop
 8010a98:	3734      	adds	r7, #52	; 0x34
 8010a9a:	46bd      	mov	sp, r7
 8010a9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010a9e:	bf00      	nop
 8010aa0:	2000bc98 	.word	0x2000bc98
 8010aa4:	2000bc78 	.word	0x2000bc78
 8010aa8:	2000bca2 	.word	0x2000bca2
 8010aac:	080168c8 	.word	0x080168c8
 8010ab0:	08016bd0 	.word	0x08016bd0
 8010ab4:	08016948 	.word	0x08016948

08010ab8 <tcp_getoptbyte>:

static u8_t
tcp_getoptbyte(void)
{
 8010ab8:	b480      	push	{r7}
 8010aba:	b083      	sub	sp, #12
 8010abc:	af00      	add	r7, sp, #0
  if ((tcphdr_opt2 == NULL) || (tcp_optidx < tcphdr_opt1len)) {
 8010abe:	4b17      	ldr	r3, [pc, #92]	; (8010b1c <tcp_getoptbyte+0x64>)
 8010ac0:	681b      	ldr	r3, [r3, #0]
 8010ac2:	2b00      	cmp	r3, #0
 8010ac4:	d005      	beq.n	8010ad2 <tcp_getoptbyte+0x1a>
 8010ac6:	4b16      	ldr	r3, [pc, #88]	; (8010b20 <tcp_getoptbyte+0x68>)
 8010ac8:	881a      	ldrh	r2, [r3, #0]
 8010aca:	4b16      	ldr	r3, [pc, #88]	; (8010b24 <tcp_getoptbyte+0x6c>)
 8010acc:	881b      	ldrh	r3, [r3, #0]
 8010ace:	429a      	cmp	r2, r3
 8010ad0:	d20e      	bcs.n	8010af0 <tcp_getoptbyte+0x38>
    u8_t* opts = (u8_t *)tcphdr + TCP_HLEN;
 8010ad2:	4b15      	ldr	r3, [pc, #84]	; (8010b28 <tcp_getoptbyte+0x70>)
 8010ad4:	681b      	ldr	r3, [r3, #0]
 8010ad6:	3314      	adds	r3, #20
 8010ad8:	603b      	str	r3, [r7, #0]
    return opts[tcp_optidx++];
 8010ada:	4b11      	ldr	r3, [pc, #68]	; (8010b20 <tcp_getoptbyte+0x68>)
 8010adc:	881b      	ldrh	r3, [r3, #0]
 8010ade:	1c5a      	adds	r2, r3, #1
 8010ae0:	b291      	uxth	r1, r2
 8010ae2:	4a0f      	ldr	r2, [pc, #60]	; (8010b20 <tcp_getoptbyte+0x68>)
 8010ae4:	8011      	strh	r1, [r2, #0]
 8010ae6:	461a      	mov	r2, r3
 8010ae8:	683b      	ldr	r3, [r7, #0]
 8010aea:	4413      	add	r3, r2
 8010aec:	781b      	ldrb	r3, [r3, #0]
 8010aee:	e010      	b.n	8010b12 <tcp_getoptbyte+0x5a>
  } else {
    u8_t idx = (u8_t)(tcp_optidx++ - tcphdr_opt1len);
 8010af0:	4b0b      	ldr	r3, [pc, #44]	; (8010b20 <tcp_getoptbyte+0x68>)
 8010af2:	881b      	ldrh	r3, [r3, #0]
 8010af4:	1c5a      	adds	r2, r3, #1
 8010af6:	b291      	uxth	r1, r2
 8010af8:	4a09      	ldr	r2, [pc, #36]	; (8010b20 <tcp_getoptbyte+0x68>)
 8010afa:	8011      	strh	r1, [r2, #0]
 8010afc:	b2da      	uxtb	r2, r3
 8010afe:	4b09      	ldr	r3, [pc, #36]	; (8010b24 <tcp_getoptbyte+0x6c>)
 8010b00:	881b      	ldrh	r3, [r3, #0]
 8010b02:	b2db      	uxtb	r3, r3
 8010b04:	1ad3      	subs	r3, r2, r3
 8010b06:	71fb      	strb	r3, [r7, #7]
    return tcphdr_opt2[idx];
 8010b08:	4b04      	ldr	r3, [pc, #16]	; (8010b1c <tcp_getoptbyte+0x64>)
 8010b0a:	681a      	ldr	r2, [r3, #0]
 8010b0c:	79fb      	ldrb	r3, [r7, #7]
 8010b0e:	4413      	add	r3, r2
 8010b10:	781b      	ldrb	r3, [r3, #0]
  }
}
 8010b12:	4618      	mov	r0, r3
 8010b14:	370c      	adds	r7, #12
 8010b16:	46bd      	mov	sp, r7
 8010b18:	bc80      	pop	{r7}
 8010b1a:	4770      	bx	lr
 8010b1c:	2000bc90 	.word	0x2000bc90
 8010b20:	2000bc94 	.word	0x2000bc94
 8010b24:	2000bc8e 	.word	0x2000bc8e
 8010b28:	2000bc88 	.word	0x2000bc88

08010b2c <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8010b2c:	b580      	push	{r7, lr}
 8010b2e:	b084      	sub	sp, #16
 8010b30:	af00      	add	r7, sp, #0
 8010b32:	6078      	str	r0, [r7, #4]
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 8010b34:	4b2e      	ldr	r3, [pc, #184]	; (8010bf0 <tcp_parseopt+0xc4>)
 8010b36:	881b      	ldrh	r3, [r3, #0]
 8010b38:	2b00      	cmp	r3, #0
 8010b3a:	d055      	beq.n	8010be8 <tcp_parseopt+0xbc>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8010b3c:	4b2d      	ldr	r3, [pc, #180]	; (8010bf4 <tcp_parseopt+0xc8>)
 8010b3e:	2200      	movs	r2, #0
 8010b40:	801a      	strh	r2, [r3, #0]
 8010b42:	e045      	b.n	8010bd0 <tcp_parseopt+0xa4>
      u8_t opt = tcp_getoptbyte();
 8010b44:	f7ff ffb8 	bl	8010ab8 <tcp_getoptbyte>
 8010b48:	4603      	mov	r3, r0
 8010b4a:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8010b4c:	7bfb      	ldrb	r3, [r7, #15]
 8010b4e:	2b02      	cmp	r3, #2
 8010b50:	d006      	beq.n	8010b60 <tcp_parseopt+0x34>
 8010b52:	2b02      	cmp	r3, #2
 8010b54:	dc2b      	bgt.n	8010bae <tcp_parseopt+0x82>
 8010b56:	2b00      	cmp	r3, #0
 8010b58:	d041      	beq.n	8010bde <tcp_parseopt+0xb2>
 8010b5a:	2b01      	cmp	r3, #1
 8010b5c:	d127      	bne.n	8010bae <tcp_parseopt+0x82>
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: EOL\n"));
        return;
      case LWIP_TCP_OPT_NOP:
        /* NOP option. */
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
        break;
 8010b5e:	e037      	b.n	8010bd0 <tcp_parseopt+0xa4>
      case LWIP_TCP_OPT_MSS:
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
        if (tcp_getoptbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8010b60:	f7ff ffaa 	bl	8010ab8 <tcp_getoptbyte>
 8010b64:	4603      	mov	r3, r0
 8010b66:	2b04      	cmp	r3, #4
 8010b68:	d13b      	bne.n	8010be2 <tcp_parseopt+0xb6>
 8010b6a:	4b22      	ldr	r3, [pc, #136]	; (8010bf4 <tcp_parseopt+0xc8>)
 8010b6c:	881b      	ldrh	r3, [r3, #0]
 8010b6e:	3301      	adds	r3, #1
 8010b70:	4a1f      	ldr	r2, [pc, #124]	; (8010bf0 <tcp_parseopt+0xc4>)
 8010b72:	8812      	ldrh	r2, [r2, #0]
 8010b74:	4293      	cmp	r3, r2
 8010b76:	da34      	bge.n	8010be2 <tcp_parseopt+0xb6>
          /* Bad length */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
          return;
        }
        /* An MSS option with the right option length. */
        mss = (tcp_getoptbyte() << 8);
 8010b78:	f7ff ff9e 	bl	8010ab8 <tcp_getoptbyte>
 8010b7c:	4603      	mov	r3, r0
 8010b7e:	b29b      	uxth	r3, r3
 8010b80:	021b      	lsls	r3, r3, #8
 8010b82:	81bb      	strh	r3, [r7, #12]
        mss |= tcp_getoptbyte();
 8010b84:	f7ff ff98 	bl	8010ab8 <tcp_getoptbyte>
 8010b88:	4603      	mov	r3, r0
 8010b8a:	b29a      	uxth	r2, r3
 8010b8c:	89bb      	ldrh	r3, [r7, #12]
 8010b8e:	4313      	orrs	r3, r2
 8010b90:	81bb      	strh	r3, [r7, #12]
        /* Limit the mss to the configured TCP_MSS and prevent division by zero */
        pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8010b92:	89bb      	ldrh	r3, [r7, #12]
 8010b94:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 8010b98:	d804      	bhi.n	8010ba4 <tcp_parseopt+0x78>
 8010b9a:	89bb      	ldrh	r3, [r7, #12]
 8010b9c:	2b00      	cmp	r3, #0
 8010b9e:	d001      	beq.n	8010ba4 <tcp_parseopt+0x78>
 8010ba0:	89ba      	ldrh	r2, [r7, #12]
 8010ba2:	e001      	b.n	8010ba8 <tcp_parseopt+0x7c>
 8010ba4:	f44f 7206 	mov.w	r2, #536	; 0x218
 8010ba8:	687b      	ldr	r3, [r7, #4]
 8010baa:	865a      	strh	r2, [r3, #50]	; 0x32
        break;
 8010bac:	e010      	b.n	8010bd0 <tcp_parseopt+0xa4>
        tcp_optidx += LWIP_TCP_OPT_LEN_TS - 6;
        break;
#endif
      default:
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
        data = tcp_getoptbyte();
 8010bae:	f7ff ff83 	bl	8010ab8 <tcp_getoptbyte>
 8010bb2:	4603      	mov	r3, r0
 8010bb4:	72fb      	strb	r3, [r7, #11]
        if (data < 2) {
 8010bb6:	7afb      	ldrb	r3, [r7, #11]
 8010bb8:	2b01      	cmp	r3, #1
 8010bba:	d914      	bls.n	8010be6 <tcp_parseopt+0xba>
             and we don't process them further. */
          return;
        }
        /* All other options have a length field, so that we easily
           can skip past them. */
        tcp_optidx += data - 2;
 8010bbc:	7afb      	ldrb	r3, [r7, #11]
 8010bbe:	b29a      	uxth	r2, r3
 8010bc0:	4b0c      	ldr	r3, [pc, #48]	; (8010bf4 <tcp_parseopt+0xc8>)
 8010bc2:	881b      	ldrh	r3, [r3, #0]
 8010bc4:	4413      	add	r3, r2
 8010bc6:	b29b      	uxth	r3, r3
 8010bc8:	3b02      	subs	r3, #2
 8010bca:	b29a      	uxth	r2, r3
 8010bcc:	4b09      	ldr	r3, [pc, #36]	; (8010bf4 <tcp_parseopt+0xc8>)
 8010bce:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8010bd0:	4b08      	ldr	r3, [pc, #32]	; (8010bf4 <tcp_parseopt+0xc8>)
 8010bd2:	881a      	ldrh	r2, [r3, #0]
 8010bd4:	4b06      	ldr	r3, [pc, #24]	; (8010bf0 <tcp_parseopt+0xc4>)
 8010bd6:	881b      	ldrh	r3, [r3, #0]
 8010bd8:	429a      	cmp	r2, r3
 8010bda:	d3b3      	bcc.n	8010b44 <tcp_parseopt+0x18>
 8010bdc:	e004      	b.n	8010be8 <tcp_parseopt+0xbc>
        return;
 8010bde:	bf00      	nop
 8010be0:	e002      	b.n	8010be8 <tcp_parseopt+0xbc>
          return;
 8010be2:	bf00      	nop
 8010be4:	e000      	b.n	8010be8 <tcp_parseopt+0xbc>
          return;
 8010be6:	bf00      	nop
      }
    }
  }
}
 8010be8:	3710      	adds	r7, #16
 8010bea:	46bd      	mov	sp, r7
 8010bec:	bd80      	pop	{r7, pc}
 8010bee:	bf00      	nop
 8010bf0:	2000bc8c 	.word	0x2000bc8c
 8010bf4:	2000bc94 	.word	0x2000bc94

08010bf8 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8010bf8:	b480      	push	{r7}
 8010bfa:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8010bfc:	4b05      	ldr	r3, [pc, #20]	; (8010c14 <tcp_trigger_input_pcb_close+0x1c>)
 8010bfe:	781b      	ldrb	r3, [r3, #0]
 8010c00:	f043 0310 	orr.w	r3, r3, #16
 8010c04:	b2da      	uxtb	r2, r3
 8010c06:	4b03      	ldr	r3, [pc, #12]	; (8010c14 <tcp_trigger_input_pcb_close+0x1c>)
 8010c08:	701a      	strb	r2, [r3, #0]
}
 8010c0a:	bf00      	nop
 8010c0c:	46bd      	mov	sp, r7
 8010c0e:	bc80      	pop	{r7}
 8010c10:	4770      	bx	lr
 8010c12:	bf00      	nop
 8010c14:	2000bca5 	.word	0x2000bca5

08010c18 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                      u32_t seqno_be /* already in network byte order */)
{
 8010c18:	b580      	push	{r7, lr}
 8010c1a:	b086      	sub	sp, #24
 8010c1c:	af00      	add	r7, sp, #0
 8010c1e:	60f8      	str	r0, [r7, #12]
 8010c20:	607b      	str	r3, [r7, #4]
 8010c22:	460b      	mov	r3, r1
 8010c24:	817b      	strh	r3, [r7, #10]
 8010c26:	4613      	mov	r3, r2
 8010c28:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8010c2a:	897a      	ldrh	r2, [r7, #10]
 8010c2c:	893b      	ldrh	r3, [r7, #8]
 8010c2e:	4413      	add	r3, r2
 8010c30:	b29b      	uxth	r3, r3
 8010c32:	3314      	adds	r3, #20
 8010c34:	b29b      	uxth	r3, r3
 8010c36:	2200      	movs	r2, #0
 8010c38:	4619      	mov	r1, r3
 8010c3a:	2001      	movs	r0, #1
 8010c3c:	f7fb fb0c 	bl	800c258 <pbuf_alloc>
 8010c40:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8010c42:	697b      	ldr	r3, [r7, #20]
 8010c44:	2b00      	cmp	r3, #0
 8010c46:	d056      	beq.n	8010cf6 <tcp_output_alloc_header+0xde>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8010c48:	897b      	ldrh	r3, [r7, #10]
 8010c4a:	3313      	adds	r3, #19
 8010c4c:	697a      	ldr	r2, [r7, #20]
 8010c4e:	8952      	ldrh	r2, [r2, #10]
 8010c50:	4293      	cmp	r3, r2
 8010c52:	db05      	blt.n	8010c60 <tcp_output_alloc_header+0x48>
 8010c54:	4b2a      	ldr	r3, [pc, #168]	; (8010d00 <tcp_output_alloc_header+0xe8>)
 8010c56:	2272      	movs	r2, #114	; 0x72
 8010c58:	492a      	ldr	r1, [pc, #168]	; (8010d04 <tcp_output_alloc_header+0xec>)
 8010c5a:	482b      	ldr	r0, [pc, #172]	; (8010d08 <tcp_output_alloc_header+0xf0>)
 8010c5c:	f003 fae2 	bl	8014224 <iprintf>
                 (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8010c60:	697b      	ldr	r3, [r7, #20]
 8010c62:	685b      	ldr	r3, [r3, #4]
 8010c64:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(pcb->local_port);
 8010c66:	68fb      	ldr	r3, [r7, #12]
 8010c68:	8adb      	ldrh	r3, [r3, #22]
 8010c6a:	4618      	mov	r0, r3
 8010c6c:	f7f8 fabc 	bl	80091e8 <lwip_htons>
 8010c70:	4603      	mov	r3, r0
 8010c72:	461a      	mov	r2, r3
 8010c74:	693b      	ldr	r3, [r7, #16]
 8010c76:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(pcb->remote_port);
 8010c78:	68fb      	ldr	r3, [r7, #12]
 8010c7a:	8b1b      	ldrh	r3, [r3, #24]
 8010c7c:	4618      	mov	r0, r3
 8010c7e:	f7f8 fab3 	bl	80091e8 <lwip_htons>
 8010c82:	4603      	mov	r3, r0
 8010c84:	461a      	mov	r2, r3
 8010c86:	693b      	ldr	r3, [r7, #16]
 8010c88:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8010c8a:	693b      	ldr	r3, [r7, #16]
 8010c8c:	687a      	ldr	r2, [r7, #4]
 8010c8e:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 8010c90:	68fb      	ldr	r3, [r7, #12]
 8010c92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010c94:	4618      	mov	r0, r3
 8010c96:	f7f8 fab4 	bl	8009202 <lwip_htonl>
 8010c9a:	4602      	mov	r2, r0
 8010c9c:	693b      	ldr	r3, [r7, #16]
 8010c9e:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), TCP_ACK);
 8010ca0:	897b      	ldrh	r3, [r7, #10]
 8010ca2:	089b      	lsrs	r3, r3, #2
 8010ca4:	b29b      	uxth	r3, r3
 8010ca6:	3305      	adds	r3, #5
 8010ca8:	b29b      	uxth	r3, r3
 8010caa:	031b      	lsls	r3, r3, #12
 8010cac:	b29b      	uxth	r3, r3
 8010cae:	f043 0310 	orr.w	r3, r3, #16
 8010cb2:	b29b      	uxth	r3, r3
 8010cb4:	4618      	mov	r0, r3
 8010cb6:	f7f8 fa97 	bl	80091e8 <lwip_htons>
 8010cba:	4603      	mov	r3, r0
 8010cbc:	461a      	mov	r2, r3
 8010cbe:	693b      	ldr	r3, [r7, #16]
 8010cc0:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 8010cc2:	68fb      	ldr	r3, [r7, #12]
 8010cc4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8010cc6:	4618      	mov	r0, r3
 8010cc8:	f7f8 fa8e 	bl	80091e8 <lwip_htons>
 8010ccc:	4603      	mov	r3, r0
 8010cce:	461a      	mov	r2, r3
 8010cd0:	693b      	ldr	r3, [r7, #16]
 8010cd2:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 8010cd4:	693b      	ldr	r3, [r7, #16]
 8010cd6:	2200      	movs	r2, #0
 8010cd8:	741a      	strb	r2, [r3, #16]
 8010cda:	2200      	movs	r2, #0
 8010cdc:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8010cde:	693b      	ldr	r3, [r7, #16]
 8010ce0:	2200      	movs	r2, #0
 8010ce2:	749a      	strb	r2, [r3, #18]
 8010ce4:	2200      	movs	r2, #0
 8010ce6:	74da      	strb	r2, [r3, #19]

    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8010ce8:	68fb      	ldr	r3, [r7, #12]
 8010cea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010cec:	68fa      	ldr	r2, [r7, #12]
 8010cee:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8010cf0:	441a      	add	r2, r3
 8010cf2:	68fb      	ldr	r3, [r7, #12]
 8010cf4:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 8010cf6:	697b      	ldr	r3, [r7, #20]
}
 8010cf8:	4618      	mov	r0, r3
 8010cfa:	3718      	adds	r7, #24
 8010cfc:	46bd      	mov	sp, r7
 8010cfe:	bd80      	pop	{r7, pc}
 8010d00:	08016c8c 	.word	0x08016c8c
 8010d04:	08016cfc 	.word	0x08016cfc
 8010d08:	08016d2c 	.word	0x08016d2c

08010d0c <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8010d0c:	b590      	push	{r4, r7, lr}
 8010d0e:	b085      	sub	sp, #20
 8010d10:	af00      	add	r7, sp, #0
 8010d12:	6078      	str	r0, [r7, #4]
  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8010d14:	687b      	ldr	r3, [r7, #4]
 8010d16:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8010d18:	2b00      	cmp	r3, #0
 8010d1a:	d02d      	beq.n	8010d78 <tcp_send_fin+0x6c>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8010d1c:	687b      	ldr	r3, [r7, #4]
 8010d1e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8010d20:	60fb      	str	r3, [r7, #12]
 8010d22:	e002      	b.n	8010d2a <tcp_send_fin+0x1e>
         last_unsent = last_unsent->next);
 8010d24:	68fb      	ldr	r3, [r7, #12]
 8010d26:	681b      	ldr	r3, [r3, #0]
 8010d28:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8010d2a:	68fb      	ldr	r3, [r7, #12]
 8010d2c:	681b      	ldr	r3, [r3, #0]
 8010d2e:	2b00      	cmp	r3, #0
 8010d30:	d1f8      	bne.n	8010d24 <tcp_send_fin+0x18>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8010d32:	68fb      	ldr	r3, [r7, #12]
 8010d34:	68db      	ldr	r3, [r3, #12]
 8010d36:	899b      	ldrh	r3, [r3, #12]
 8010d38:	b29b      	uxth	r3, r3
 8010d3a:	4618      	mov	r0, r3
 8010d3c:	f7f8 fa54 	bl	80091e8 <lwip_htons>
 8010d40:	4603      	mov	r3, r0
 8010d42:	f003 0307 	and.w	r3, r3, #7
 8010d46:	2b00      	cmp	r3, #0
 8010d48:	d116      	bne.n	8010d78 <tcp_send_fin+0x6c>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8010d4a:	68fb      	ldr	r3, [r7, #12]
 8010d4c:	68db      	ldr	r3, [r3, #12]
 8010d4e:	899b      	ldrh	r3, [r3, #12]
 8010d50:	b29c      	uxth	r4, r3
 8010d52:	2001      	movs	r0, #1
 8010d54:	f7f8 fa48 	bl	80091e8 <lwip_htons>
 8010d58:	4603      	mov	r3, r0
 8010d5a:	461a      	mov	r2, r3
 8010d5c:	68fb      	ldr	r3, [r7, #12]
 8010d5e:	68db      	ldr	r3, [r3, #12]
 8010d60:	4322      	orrs	r2, r4
 8010d62:	b292      	uxth	r2, r2
 8010d64:	819a      	strh	r2, [r3, #12]
      pcb->flags |= TF_FIN;
 8010d66:	687b      	ldr	r3, [r7, #4]
 8010d68:	7e9b      	ldrb	r3, [r3, #26]
 8010d6a:	f043 0320 	orr.w	r3, r3, #32
 8010d6e:	b2da      	uxtb	r2, r3
 8010d70:	687b      	ldr	r3, [r7, #4]
 8010d72:	769a      	strb	r2, [r3, #26]
      return ERR_OK;
 8010d74:	2300      	movs	r3, #0
 8010d76:	e004      	b.n	8010d82 <tcp_send_fin+0x76>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8010d78:	2101      	movs	r1, #1
 8010d7a:	6878      	ldr	r0, [r7, #4]
 8010d7c:	f000 fcc0 	bl	8011700 <tcp_enqueue_flags>
 8010d80:	4603      	mov	r3, r0
}
 8010d82:	4618      	mov	r0, r3
 8010d84:	3714      	adds	r7, #20
 8010d86:	46bd      	mov	sp, r7
 8010d88:	bd90      	pop	{r4, r7, pc}
	...

08010d8c <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(struct tcp_pcb *pcb, struct pbuf *p, u8_t flags, u32_t seqno, u8_t optflags)
{
 8010d8c:	b590      	push	{r4, r7, lr}
 8010d8e:	b087      	sub	sp, #28
 8010d90:	af00      	add	r7, sp, #0
 8010d92:	60f8      	str	r0, [r7, #12]
 8010d94:	60b9      	str	r1, [r7, #8]
 8010d96:	603b      	str	r3, [r7, #0]
 8010d98:	4613      	mov	r3, r2
 8010d9a:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8010d9c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8010da0:	009b      	lsls	r3, r3, #2
 8010da2:	b2db      	uxtb	r3, r3
 8010da4:	f003 0304 	and.w	r3, r3, #4
 8010da8:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8010daa:	2003      	movs	r0, #3
 8010dac:	f7fa ffe2 	bl	800bd74 <memp_malloc>
 8010db0:	6138      	str	r0, [r7, #16]
 8010db2:	693b      	ldr	r3, [r7, #16]
 8010db4:	2b00      	cmp	r3, #0
 8010db6:	d104      	bne.n	8010dc2 <tcp_create_segment+0x36>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8010db8:	68b8      	ldr	r0, [r7, #8]
 8010dba:	f7fb fdc5 	bl	800c948 <pbuf_free>
    return NULL;
 8010dbe:	2300      	movs	r3, #0
 8010dc0:	e061      	b.n	8010e86 <tcp_create_segment+0xfa>
  }
  seg->flags = optflags;
 8010dc2:	693b      	ldr	r3, [r7, #16]
 8010dc4:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8010dc8:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 8010dca:	693b      	ldr	r3, [r7, #16]
 8010dcc:	2200      	movs	r2, #0
 8010dce:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8010dd0:	693b      	ldr	r3, [r7, #16]
 8010dd2:	68ba      	ldr	r2, [r7, #8]
 8010dd4:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8010dd6:	68bb      	ldr	r3, [r7, #8]
 8010dd8:	891a      	ldrh	r2, [r3, #8]
 8010dda:	7dfb      	ldrb	r3, [r7, #23]
 8010ddc:	b29b      	uxth	r3, r3
 8010dde:	429a      	cmp	r2, r3
 8010de0:	d205      	bcs.n	8010dee <tcp_create_segment+0x62>
 8010de2:	4b2b      	ldr	r3, [pc, #172]	; (8010e90 <tcp_create_segment+0x104>)
 8010de4:	22ba      	movs	r2, #186	; 0xba
 8010de6:	492b      	ldr	r1, [pc, #172]	; (8010e94 <tcp_create_segment+0x108>)
 8010de8:	482b      	ldr	r0, [pc, #172]	; (8010e98 <tcp_create_segment+0x10c>)
 8010dea:	f003 fa1b 	bl	8014224 <iprintf>
  seg->len = p->tot_len - optlen;
 8010dee:	68bb      	ldr	r3, [r7, #8]
 8010df0:	891a      	ldrh	r2, [r3, #8]
 8010df2:	7dfb      	ldrb	r3, [r7, #23]
 8010df4:	b29b      	uxth	r3, r3
 8010df6:	1ad3      	subs	r3, r2, r3
 8010df8:	b29a      	uxth	r2, r3
 8010dfa:	693b      	ldr	r3, [r7, #16]
 8010dfc:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_header(p, TCP_HLEN)) {
 8010dfe:	2114      	movs	r1, #20
 8010e00:	68b8      	ldr	r0, [r7, #8]
 8010e02:	f7fb fd7d 	bl	800c900 <pbuf_header>
 8010e06:	4603      	mov	r3, r0
 8010e08:	2b00      	cmp	r3, #0
 8010e0a:	d004      	beq.n	8010e16 <tcp_create_segment+0x8a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8010e0c:	6938      	ldr	r0, [r7, #16]
 8010e0e:	f7fd f98d 	bl	800e12c <tcp_seg_free>
    return NULL;
 8010e12:	2300      	movs	r3, #0
 8010e14:	e037      	b.n	8010e86 <tcp_create_segment+0xfa>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8010e16:	693b      	ldr	r3, [r7, #16]
 8010e18:	685b      	ldr	r3, [r3, #4]
 8010e1a:	685a      	ldr	r2, [r3, #4]
 8010e1c:	693b      	ldr	r3, [r7, #16]
 8010e1e:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8010e20:	68fb      	ldr	r3, [r7, #12]
 8010e22:	8ada      	ldrh	r2, [r3, #22]
 8010e24:	693b      	ldr	r3, [r7, #16]
 8010e26:	68dc      	ldr	r4, [r3, #12]
 8010e28:	4610      	mov	r0, r2
 8010e2a:	f7f8 f9dd 	bl	80091e8 <lwip_htons>
 8010e2e:	4603      	mov	r3, r0
 8010e30:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8010e32:	68fb      	ldr	r3, [r7, #12]
 8010e34:	8b1a      	ldrh	r2, [r3, #24]
 8010e36:	693b      	ldr	r3, [r7, #16]
 8010e38:	68dc      	ldr	r4, [r3, #12]
 8010e3a:	4610      	mov	r0, r2
 8010e3c:	f7f8 f9d4 	bl	80091e8 <lwip_htons>
 8010e40:	4603      	mov	r3, r0
 8010e42:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8010e44:	693b      	ldr	r3, [r7, #16]
 8010e46:	68dc      	ldr	r4, [r3, #12]
 8010e48:	6838      	ldr	r0, [r7, #0]
 8010e4a:	f7f8 f9da 	bl	8009202 <lwip_htonl>
 8010e4e:	4603      	mov	r3, r0
 8010e50:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), flags);
 8010e52:	7dfb      	ldrb	r3, [r7, #23]
 8010e54:	089b      	lsrs	r3, r3, #2
 8010e56:	b2db      	uxtb	r3, r3
 8010e58:	b29b      	uxth	r3, r3
 8010e5a:	3305      	adds	r3, #5
 8010e5c:	b29b      	uxth	r3, r3
 8010e5e:	031b      	lsls	r3, r3, #12
 8010e60:	b29a      	uxth	r2, r3
 8010e62:	79fb      	ldrb	r3, [r7, #7]
 8010e64:	b29b      	uxth	r3, r3
 8010e66:	4313      	orrs	r3, r2
 8010e68:	b29a      	uxth	r2, r3
 8010e6a:	693b      	ldr	r3, [r7, #16]
 8010e6c:	68dc      	ldr	r4, [r3, #12]
 8010e6e:	4610      	mov	r0, r2
 8010e70:	f7f8 f9ba 	bl	80091e8 <lwip_htons>
 8010e74:	4603      	mov	r3, r0
 8010e76:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8010e78:	693b      	ldr	r3, [r7, #16]
 8010e7a:	68db      	ldr	r3, [r3, #12]
 8010e7c:	2200      	movs	r2, #0
 8010e7e:	749a      	strb	r2, [r3, #18]
 8010e80:	2200      	movs	r2, #0
 8010e82:	74da      	strb	r2, [r3, #19]
  return seg;
 8010e84:	693b      	ldr	r3, [r7, #16]
}
 8010e86:	4618      	mov	r0, r3
 8010e88:	371c      	adds	r7, #28
 8010e8a:	46bd      	mov	sp, r7
 8010e8c:	bd90      	pop	{r4, r7, pc}
 8010e8e:	bf00      	nop
 8010e90:	08016c8c 	.word	0x08016c8c
 8010e94:	08016d54 	.word	0x08016d54
 8010e98:	08016d2c 	.word	0x08016d2c

08010e9c <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 8010e9c:	b580      	push	{r7, lr}
 8010e9e:	b086      	sub	sp, #24
 8010ea0:	af00      	add	r7, sp, #0
 8010ea2:	607b      	str	r3, [r7, #4]
 8010ea4:	4603      	mov	r3, r0
 8010ea6:	73fb      	strb	r3, [r7, #15]
 8010ea8:	460b      	mov	r3, r1
 8010eaa:	81bb      	strh	r3, [r7, #12]
 8010eac:	4613      	mov	r3, r2
 8010eae:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 8010eb0:	89bb      	ldrh	r3, [r7, #12]
 8010eb2:	82fb      	strh	r3, [r7, #22]
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 8010eb4:	89ba      	ldrh	r2, [r7, #12]
 8010eb6:	897b      	ldrh	r3, [r7, #10]
 8010eb8:	429a      	cmp	r2, r3
 8010eba:	d221      	bcs.n	8010f00 <tcp_pbuf_prealloc+0x64>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8010ebc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8010ec0:	f003 0302 	and.w	r3, r3, #2
 8010ec4:	2b00      	cmp	r3, #0
 8010ec6:	d111      	bne.n	8010eec <tcp_pbuf_prealloc+0x50>
        (!(pcb->flags & TF_NODELAY) &&
 8010ec8:	6a3b      	ldr	r3, [r7, #32]
 8010eca:	7e9b      	ldrb	r3, [r3, #26]
 8010ecc:	f003 0340 	and.w	r3, r3, #64	; 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8010ed0:	2b00      	cmp	r3, #0
 8010ed2:	d115      	bne.n	8010f00 <tcp_pbuf_prealloc+0x64>
        (!(pcb->flags & TF_NODELAY) &&
 8010ed4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8010ed8:	2b00      	cmp	r3, #0
 8010eda:	d007      	beq.n	8010eec <tcp_pbuf_prealloc+0x50>
         (!first_seg ||
          pcb->unsent != NULL ||
 8010edc:	6a3b      	ldr	r3, [r7, #32]
 8010ede:	6e9b      	ldr	r3, [r3, #104]	; 0x68
         (!first_seg ||
 8010ee0:	2b00      	cmp	r3, #0
 8010ee2:	d103      	bne.n	8010eec <tcp_pbuf_prealloc+0x50>
          pcb->unacked != NULL))) {
 8010ee4:	6a3b      	ldr	r3, [r7, #32]
 8010ee6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
          pcb->unsent != NULL ||
 8010ee8:	2b00      	cmp	r3, #0
 8010eea:	d009      	beq.n	8010f00 <tcp_pbuf_prealloc+0x64>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 8010eec:	89bb      	ldrh	r3, [r7, #12]
 8010eee:	f203 231b 	addw	r3, r3, #539	; 0x21b
 8010ef2:	f023 0203 	bic.w	r2, r3, #3
 8010ef6:	897b      	ldrh	r3, [r7, #10]
 8010ef8:	4293      	cmp	r3, r2
 8010efa:	bf28      	it	cs
 8010efc:	4613      	movcs	r3, r2
 8010efe:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 8010f00:	8af9      	ldrh	r1, [r7, #22]
 8010f02:	7bfb      	ldrb	r3, [r7, #15]
 8010f04:	2200      	movs	r2, #0
 8010f06:	4618      	mov	r0, r3
 8010f08:	f7fb f9a6 	bl	800c258 <pbuf_alloc>
 8010f0c:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8010f0e:	693b      	ldr	r3, [r7, #16]
 8010f10:	2b00      	cmp	r3, #0
 8010f12:	d101      	bne.n	8010f18 <tcp_pbuf_prealloc+0x7c>
    return NULL;
 8010f14:	2300      	movs	r3, #0
 8010f16:	e019      	b.n	8010f4c <tcp_pbuf_prealloc+0xb0>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 8010f18:	693b      	ldr	r3, [r7, #16]
 8010f1a:	681b      	ldr	r3, [r3, #0]
 8010f1c:	2b00      	cmp	r3, #0
 8010f1e:	d006      	beq.n	8010f2e <tcp_pbuf_prealloc+0x92>
 8010f20:	4b0c      	ldr	r3, [pc, #48]	; (8010f54 <tcp_pbuf_prealloc+0xb8>)
 8010f22:	f44f 7288 	mov.w	r2, #272	; 0x110
 8010f26:	490c      	ldr	r1, [pc, #48]	; (8010f58 <tcp_pbuf_prealloc+0xbc>)
 8010f28:	480c      	ldr	r0, [pc, #48]	; (8010f5c <tcp_pbuf_prealloc+0xc0>)
 8010f2a:	f003 f97b 	bl	8014224 <iprintf>
  *oversize = p->len - length;
 8010f2e:	693b      	ldr	r3, [r7, #16]
 8010f30:	895a      	ldrh	r2, [r3, #10]
 8010f32:	89bb      	ldrh	r3, [r7, #12]
 8010f34:	1ad3      	subs	r3, r2, r3
 8010f36:	b29a      	uxth	r2, r3
 8010f38:	687b      	ldr	r3, [r7, #4]
 8010f3a:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 8010f3c:	693b      	ldr	r3, [r7, #16]
 8010f3e:	89ba      	ldrh	r2, [r7, #12]
 8010f40:	811a      	strh	r2, [r3, #8]
 8010f42:	693b      	ldr	r3, [r7, #16]
 8010f44:	891a      	ldrh	r2, [r3, #8]
 8010f46:	693b      	ldr	r3, [r7, #16]
 8010f48:	815a      	strh	r2, [r3, #10]
  return p;
 8010f4a:	693b      	ldr	r3, [r7, #16]
}
 8010f4c:	4618      	mov	r0, r3
 8010f4e:	3718      	adds	r7, #24
 8010f50:	46bd      	mov	sp, r7
 8010f52:	bd80      	pop	{r7, pc}
 8010f54:	08016c8c 	.word	0x08016c8c
 8010f58:	08016d6c 	.word	0x08016d6c
 8010f5c:	08016d2c 	.word	0x08016d2c

08010f60 <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 8010f60:	b580      	push	{r7, lr}
 8010f62:	b082      	sub	sp, #8
 8010f64:	af00      	add	r7, sp, #0
 8010f66:	6078      	str	r0, [r7, #4]
 8010f68:	460b      	mov	r3, r1
 8010f6a:	807b      	strh	r3, [r7, #2]
  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 8010f6c:	687b      	ldr	r3, [r7, #4]
 8010f6e:	7d1b      	ldrb	r3, [r3, #20]
 8010f70:	2b04      	cmp	r3, #4
 8010f72:	d00e      	beq.n	8010f92 <tcp_write_checks+0x32>
      (pcb->state != CLOSE_WAIT) &&
 8010f74:	687b      	ldr	r3, [r7, #4]
 8010f76:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 8010f78:	2b07      	cmp	r3, #7
 8010f7a:	d00a      	beq.n	8010f92 <tcp_write_checks+0x32>
      (pcb->state != SYN_SENT) &&
 8010f7c:	687b      	ldr	r3, [r7, #4]
 8010f7e:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 8010f80:	2b02      	cmp	r3, #2
 8010f82:	d006      	beq.n	8010f92 <tcp_write_checks+0x32>
      (pcb->state != SYN_RCVD)) {
 8010f84:	687b      	ldr	r3, [r7, #4]
 8010f86:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 8010f88:	2b03      	cmp	r3, #3
 8010f8a:	d002      	beq.n	8010f92 <tcp_write_checks+0x32>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 8010f8c:	f06f 030a 	mvn.w	r3, #10
 8010f90:	e04f      	b.n	8011032 <tcp_write_checks+0xd2>
  } else if (len == 0) {
 8010f92:	887b      	ldrh	r3, [r7, #2]
 8010f94:	2b00      	cmp	r3, #0
 8010f96:	d101      	bne.n	8010f9c <tcp_write_checks+0x3c>
    return ERR_OK;
 8010f98:	2300      	movs	r3, #0
 8010f9a:	e04a      	b.n	8011032 <tcp_write_checks+0xd2>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 8010f9c:	687b      	ldr	r3, [r7, #4]
 8010f9e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8010fa2:	887a      	ldrh	r2, [r7, #2]
 8010fa4:	429a      	cmp	r2, r3
 8010fa6:	d909      	bls.n	8010fbc <tcp_write_checks+0x5c>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
      len, pcb->snd_buf));
    pcb->flags |= TF_NAGLEMEMERR;
 8010fa8:	687b      	ldr	r3, [r7, #4]
 8010faa:	7e9b      	ldrb	r3, [r3, #26]
 8010fac:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8010fb0:	b2da      	uxtb	r2, r3
 8010fb2:	687b      	ldr	r3, [r7, #4]
 8010fb4:	769a      	strb	r2, [r3, #26]
    return ERR_MEM;
 8010fb6:	f04f 33ff 	mov.w	r3, #4294967295
 8010fba:	e03a      	b.n	8011032 <tcp_write_checks+0xd2>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if ((pcb->snd_queuelen >= TCP_SND_QUEUELEN) || (pcb->snd_queuelen > TCP_SNDQUEUELEN_OVERFLOW)) {
 8010fbc:	687b      	ldr	r3, [r7, #4]
 8010fbe:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8010fc2:	2b08      	cmp	r3, #8
 8010fc4:	d806      	bhi.n	8010fd4 <tcp_write_checks+0x74>
 8010fc6:	687b      	ldr	r3, [r7, #4]
 8010fc8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8010fcc:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 8010fd0:	4293      	cmp	r3, r2
 8010fd2:	d909      	bls.n	8010fe8 <tcp_write_checks+0x88>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
      pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    pcb->flags |= TF_NAGLEMEMERR;
 8010fd4:	687b      	ldr	r3, [r7, #4]
 8010fd6:	7e9b      	ldrb	r3, [r3, #26]
 8010fd8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8010fdc:	b2da      	uxtb	r2, r3
 8010fde:	687b      	ldr	r3, [r7, #4]
 8010fe0:	769a      	strb	r2, [r3, #26]
    return ERR_MEM;
 8010fe2:	f04f 33ff 	mov.w	r3, #4294967295
 8010fe6:	e024      	b.n	8011032 <tcp_write_checks+0xd2>
  }
  if (pcb->snd_queuelen != 0) {
 8010fe8:	687b      	ldr	r3, [r7, #4]
 8010fea:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8010fee:	2b00      	cmp	r3, #0
 8010ff0:	d00f      	beq.n	8011012 <tcp_write_checks+0xb2>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 8010ff2:	687b      	ldr	r3, [r7, #4]
 8010ff4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010ff6:	2b00      	cmp	r3, #0
 8010ff8:	d11a      	bne.n	8011030 <tcp_write_checks+0xd0>
 8010ffa:	687b      	ldr	r3, [r7, #4]
 8010ffc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8010ffe:	2b00      	cmp	r3, #0
 8011000:	d116      	bne.n	8011030 <tcp_write_checks+0xd0>
 8011002:	4b0e      	ldr	r3, [pc, #56]	; (801103c <tcp_write_checks+0xdc>)
 8011004:	f240 1255 	movw	r2, #341	; 0x155
 8011008:	490d      	ldr	r1, [pc, #52]	; (8011040 <tcp_write_checks+0xe0>)
 801100a:	480e      	ldr	r0, [pc, #56]	; (8011044 <tcp_write_checks+0xe4>)
 801100c:	f003 f90a 	bl	8014224 <iprintf>
 8011010:	e00e      	b.n	8011030 <tcp_write_checks+0xd0>
      pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 8011012:	687b      	ldr	r3, [r7, #4]
 8011014:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011016:	2b00      	cmp	r3, #0
 8011018:	d103      	bne.n	8011022 <tcp_write_checks+0xc2>
 801101a:	687b      	ldr	r3, [r7, #4]
 801101c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801101e:	2b00      	cmp	r3, #0
 8011020:	d006      	beq.n	8011030 <tcp_write_checks+0xd0>
 8011022:	4b06      	ldr	r3, [pc, #24]	; (801103c <tcp_write_checks+0xdc>)
 8011024:	f44f 72ac 	mov.w	r2, #344	; 0x158
 8011028:	4907      	ldr	r1, [pc, #28]	; (8011048 <tcp_write_checks+0xe8>)
 801102a:	4806      	ldr	r0, [pc, #24]	; (8011044 <tcp_write_checks+0xe4>)
 801102c:	f003 f8fa 	bl	8014224 <iprintf>
      pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 8011030:	2300      	movs	r3, #0
}
 8011032:	4618      	mov	r0, r3
 8011034:	3708      	adds	r7, #8
 8011036:	46bd      	mov	sp, r7
 8011038:	bd80      	pop	{r7, pc}
 801103a:	bf00      	nop
 801103c:	08016c8c 	.word	0x08016c8c
 8011040:	08016d80 	.word	0x08016d80
 8011044:	08016d2c 	.word	0x08016d2c
 8011048:	08016dbc 	.word	0x08016dbc

0801104c <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 801104c:	b590      	push	{r4, r7, lr}
 801104e:	b09b      	sub	sp, #108	; 0x6c
 8011050:	af04      	add	r7, sp, #16
 8011052:	60f8      	str	r0, [r7, #12]
 8011054:	60b9      	str	r1, [r7, #8]
 8011056:	4611      	mov	r1, r2
 8011058:	461a      	mov	r2, r3
 801105a:	460b      	mov	r3, r1
 801105c:	80fb      	strh	r3, [r7, #6]
 801105e:	4613      	mov	r3, r2
 8011060:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 8011062:	2300      	movs	r3, #0
 8011064:	657b      	str	r3, [r7, #84]	; 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 8011066:	2300      	movs	r3, #0
 8011068:	653b      	str	r3, [r7, #80]	; 0x50
 801106a:	2300      	movs	r3, #0
 801106c:	64fb      	str	r3, [r7, #76]	; 0x4c
 801106e:	2300      	movs	r3, #0
 8011070:	64bb      	str	r3, [r7, #72]	; 0x48
 8011072:	2300      	movs	r3, #0
 8011074:	647b      	str	r3, [r7, #68]	; 0x44
  u16_t pos = 0; /* position in 'arg' data */
 8011076:	2300      	movs	r3, #0
 8011078:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  u16_t queuelen;
  u8_t optlen = 0;
 801107c:	2300      	movs	r3, #0
 801107e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  u8_t optflags = 0;
 8011082:	2300      	movs	r3, #0
 8011084:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
#if TCP_OVERSIZE
  u16_t oversize = 0;
 8011088:	2300      	movs	r3, #0
 801108a:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 801108c:	2300      	movs	r3, #0
 801108e:	87fb      	strh	r3, [r7, #62]	; 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 8011090:	2300      	movs	r3, #0
 8011092:	87bb      	strh	r3, [r7, #60]	; 0x3c
  u8_t concat_chksum_swapped = 0;
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  /* don't allocate segments bigger than half the maximum window we ever received */
  u16_t mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max/2));
 8011094:	68fb      	ldr	r3, [r7, #12]
 8011096:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 801109a:	085b      	lsrs	r3, r3, #1
 801109c:	b29a      	uxth	r2, r3
 801109e:	68fb      	ldr	r3, [r7, #12]
 80110a0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80110a2:	4293      	cmp	r3, r2
 80110a4:	bf28      	it	cs
 80110a6:	4613      	movcs	r3, r2
 80110a8:	84bb      	strh	r3, [r7, #36]	; 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 80110aa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80110ac:	2b00      	cmp	r3, #0
 80110ae:	d102      	bne.n	80110b6 <tcp_write+0x6a>
 80110b0:	68fb      	ldr	r3, [r7, #12]
 80110b2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80110b4:	e000      	b.n	80110b8 <tcp_write+0x6c>
 80110b6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80110b8:	84bb      	strh	r3, [r7, #36]	; 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
    (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 80110ba:	68bb      	ldr	r3, [r7, #8]
 80110bc:	2b00      	cmp	r3, #0
 80110be:	d109      	bne.n	80110d4 <tcp_write+0x88>
 80110c0:	4b92      	ldr	r3, [pc, #584]	; (801130c <tcp_write+0x2c0>)
 80110c2:	f240 1291 	movw	r2, #401	; 0x191
 80110c6:	4992      	ldr	r1, [pc, #584]	; (8011310 <tcp_write+0x2c4>)
 80110c8:	4892      	ldr	r0, [pc, #584]	; (8011314 <tcp_write+0x2c8>)
 80110ca:	f003 f8ab 	bl	8014224 <iprintf>
 80110ce:	f06f 030f 	mvn.w	r3, #15
 80110d2:	e30a      	b.n	80116ea <tcp_write+0x69e>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 80110d4:	88fb      	ldrh	r3, [r7, #6]
 80110d6:	4619      	mov	r1, r3
 80110d8:	68f8      	ldr	r0, [r7, #12]
 80110da:	f7ff ff41 	bl	8010f60 <tcp_write_checks>
 80110de:	4603      	mov	r3, r0
 80110e0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (err != ERR_OK) {
 80110e4:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 80110e8:	2b00      	cmp	r3, #0
 80110ea:	d002      	beq.n	80110f2 <tcp_write+0xa6>
    return err;
 80110ec:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 80110f0:	e2fb      	b.n	80116ea <tcp_write+0x69e>
  }
  queuelen = pcb->snd_queuelen;
 80110f2:	68fb      	ldr	r3, [r7, #12]
 80110f4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80110f8:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 80110fc:	68fb      	ldr	r3, [r7, #12]
 80110fe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8011100:	2b00      	cmp	r3, #0
 8011102:	f000 80f4 	beq.w	80112ee <tcp_write+0x2a2>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8011106:	68fb      	ldr	r3, [r7, #12]
 8011108:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801110a:	653b      	str	r3, [r7, #80]	; 0x50
 801110c:	e002      	b.n	8011114 <tcp_write+0xc8>
         last_unsent = last_unsent->next);
 801110e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011110:	681b      	ldr	r3, [r3, #0]
 8011112:	653b      	str	r3, [r7, #80]	; 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8011114:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011116:	681b      	ldr	r3, [r3, #0]
 8011118:	2b00      	cmp	r3, #0
 801111a:	d1f8      	bne.n	801110e <tcp_write+0xc2>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH(last_unsent->flags);
 801111c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801111e:	7a9b      	ldrb	r3, [r3, #10]
 8011120:	009b      	lsls	r3, r3, #2
 8011122:	b29b      	uxth	r3, r3
 8011124:	f003 0304 	and.w	r3, r3, #4
 8011128:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 801112a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801112c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801112e:	891b      	ldrh	r3, [r3, #8]
 8011130:	4619      	mov	r1, r3
 8011132:	8c3b      	ldrh	r3, [r7, #32]
 8011134:	440b      	add	r3, r1
 8011136:	429a      	cmp	r2, r3
 8011138:	da06      	bge.n	8011148 <tcp_write+0xfc>
 801113a:	4b74      	ldr	r3, [pc, #464]	; (801130c <tcp_write+0x2c0>)
 801113c:	f240 12c7 	movw	r2, #455	; 0x1c7
 8011140:	4975      	ldr	r1, [pc, #468]	; (8011318 <tcp_write+0x2cc>)
 8011142:	4874      	ldr	r0, [pc, #464]	; (8011314 <tcp_write+0x2c8>)
 8011144:	f003 f86e 	bl	8014224 <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 8011148:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801114a:	891a      	ldrh	r2, [r3, #8]
 801114c:	8c3b      	ldrh	r3, [r7, #32]
 801114e:	4413      	add	r3, r2
 8011150:	b29b      	uxth	r3, r3
 8011152:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8011154:	1ad3      	subs	r3, r2, r3
 8011156:	877b      	strh	r3, [r7, #58]	; 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 8011158:	68fb      	ldr	r3, [r7, #12]
 801115a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 801115e:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 8011160:	8a7b      	ldrh	r3, [r7, #18]
 8011162:	2b00      	cmp	r3, #0
 8011164:	d026      	beq.n	80111b4 <tcp_write+0x168>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 8011166:	8a7b      	ldrh	r3, [r7, #18]
 8011168:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801116a:	429a      	cmp	r2, r3
 801116c:	d206      	bcs.n	801117c <tcp_write+0x130>
 801116e:	4b67      	ldr	r3, [pc, #412]	; (801130c <tcp_write+0x2c0>)
 8011170:	f240 12d9 	movw	r2, #473	; 0x1d9
 8011174:	4969      	ldr	r1, [pc, #420]	; (801131c <tcp_write+0x2d0>)
 8011176:	4867      	ldr	r0, [pc, #412]	; (8011314 <tcp_write+0x2c8>)
 8011178:	f003 f854 	bl	8014224 <iprintf>
      seg = last_unsent;
 801117c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801117e:	64fb      	str	r3, [r7, #76]	; 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 8011180:	8a7b      	ldrh	r3, [r7, #18]
 8011182:	88fa      	ldrh	r2, [r7, #6]
 8011184:	4293      	cmp	r3, r2
 8011186:	bf28      	it	cs
 8011188:	4613      	movcs	r3, r2
 801118a:	b29b      	uxth	r3, r3
 801118c:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801118e:	4293      	cmp	r3, r2
 8011190:	bf28      	it	cs
 8011192:	4613      	movcs	r3, r2
 8011194:	87fb      	strh	r3, [r7, #62]	; 0x3e
      pos += oversize_used;
 8011196:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801119a:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801119c:	4413      	add	r3, r2
 801119e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      oversize -= oversize_used;
 80111a2:	8a7a      	ldrh	r2, [r7, #18]
 80111a4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80111a6:	1ad3      	subs	r3, r2, r3
 80111a8:	b29b      	uxth	r3, r3
 80111aa:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 80111ac:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80111ae:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80111b0:	1ad3      	subs	r3, r2, r3
 80111b2:	877b      	strh	r3, [r7, #58]	; 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 80111b4:	8a7b      	ldrh	r3, [r7, #18]
 80111b6:	2b00      	cmp	r3, #0
 80111b8:	d00b      	beq.n	80111d2 <tcp_write+0x186>
 80111ba:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80111be:	88fb      	ldrh	r3, [r7, #6]
 80111c0:	429a      	cmp	r2, r3
 80111c2:	d006      	beq.n	80111d2 <tcp_write+0x186>
 80111c4:	4b51      	ldr	r3, [pc, #324]	; (801130c <tcp_write+0x2c0>)
 80111c6:	f240 12e1 	movw	r2, #481	; 0x1e1
 80111ca:	4955      	ldr	r1, [pc, #340]	; (8011320 <tcp_write+0x2d4>)
 80111cc:	4851      	ldr	r0, [pc, #324]	; (8011314 <tcp_write+0x2c8>)
 80111ce:	f003 f829 	bl	8014224 <iprintf>
     *
     * We don't extend segments containing SYN/FIN flags or options
     * (len==0). The new pbuf is kept in concat_p and pbuf_cat'ed at
     * the end.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 80111d2:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80111d6:	88fb      	ldrh	r3, [r7, #6]
 80111d8:	429a      	cmp	r2, r3
 80111da:	f080 8169 	bcs.w	80114b0 <tcp_write+0x464>
 80111de:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80111e0:	2b00      	cmp	r3, #0
 80111e2:	f000 8165 	beq.w	80114b0 <tcp_write+0x464>
 80111e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80111e8:	891b      	ldrh	r3, [r3, #8]
 80111ea:	2b00      	cmp	r3, #0
 80111ec:	f000 8160 	beq.w	80114b0 <tcp_write+0x464>
      u16_t seglen = LWIP_MIN(space, len - pos);
 80111f0:	88fa      	ldrh	r2, [r7, #6]
 80111f2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80111f6:	1ad2      	subs	r2, r2, r3
 80111f8:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80111fa:	4293      	cmp	r3, r2
 80111fc:	bfa8      	it	ge
 80111fe:	4613      	movge	r3, r2
 8011200:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 8011202:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011204:	64fb      	str	r3, [r7, #76]	; 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 8011206:	797b      	ldrb	r3, [r7, #5]
 8011208:	f003 0301 	and.w	r3, r3, #1
 801120c:	2b00      	cmp	r3, #0
 801120e:	d027      	beq.n	8011260 <tcp_write+0x214>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 8011210:	f107 0012 	add.w	r0, r7, #18
 8011214:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8011216:	8bf9      	ldrh	r1, [r7, #30]
 8011218:	2301      	movs	r3, #1
 801121a:	9302      	str	r3, [sp, #8]
 801121c:	797b      	ldrb	r3, [r7, #5]
 801121e:	9301      	str	r3, [sp, #4]
 8011220:	68fb      	ldr	r3, [r7, #12]
 8011222:	9300      	str	r3, [sp, #0]
 8011224:	4603      	mov	r3, r0
 8011226:	2004      	movs	r0, #4
 8011228:	f7ff fe38 	bl	8010e9c <tcp_pbuf_prealloc>
 801122c:	6578      	str	r0, [r7, #84]	; 0x54
 801122e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011230:	2b00      	cmp	r3, #0
 8011232:	f000 8228 	beq.w	8011686 <tcp_write+0x63a>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t*)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 8011236:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011238:	6858      	ldr	r0, [r3, #4]
 801123a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801123e:	68ba      	ldr	r2, [r7, #8]
 8011240:	4413      	add	r3, r2
 8011242:	8bfa      	ldrh	r2, [r7, #30]
 8011244:	4619      	mov	r1, r3
 8011246:	f003 f90c 	bl	8014462 <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 801124a:	6d78      	ldr	r0, [r7, #84]	; 0x54
 801124c:	f7fb fc16 	bl	800ca7c <pbuf_clen>
 8011250:	4603      	mov	r3, r0
 8011252:	461a      	mov	r2, r3
 8011254:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8011258:	4413      	add	r3, r2
 801125a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 801125e:	e03f      	b.n	80112e0 <tcp_write+0x294>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 8011260:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011262:	685b      	ldr	r3, [r3, #4]
 8011264:	637b      	str	r3, [r7, #52]	; 0x34
 8011266:	e002      	b.n	801126e <tcp_write+0x222>
 8011268:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801126a:	681b      	ldr	r3, [r3, #0]
 801126c:	637b      	str	r3, [r7, #52]	; 0x34
 801126e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011270:	681b      	ldr	r3, [r3, #0]
 8011272:	2b00      	cmp	r3, #0
 8011274:	d1f8      	bne.n	8011268 <tcp_write+0x21c>
        if (p->type == PBUF_ROM && (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 8011276:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011278:	7b1b      	ldrb	r3, [r3, #12]
 801127a:	2b01      	cmp	r3, #1
 801127c:	d115      	bne.n	80112aa <tcp_write+0x25e>
 801127e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011280:	685b      	ldr	r3, [r3, #4]
 8011282:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011284:	8952      	ldrh	r2, [r2, #10]
 8011286:	4413      	add	r3, r2
 8011288:	68ba      	ldr	r2, [r7, #8]
 801128a:	429a      	cmp	r2, r3
 801128c:	d10d      	bne.n	80112aa <tcp_write+0x25e>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 801128e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8011292:	2b00      	cmp	r3, #0
 8011294:	d006      	beq.n	80112a4 <tcp_write+0x258>
 8011296:	4b1d      	ldr	r3, [pc, #116]	; (801130c <tcp_write+0x2c0>)
 8011298:	f44f 7203 	mov.w	r2, #524	; 0x20c
 801129c:	4921      	ldr	r1, [pc, #132]	; (8011324 <tcp_write+0x2d8>)
 801129e:	481d      	ldr	r0, [pc, #116]	; (8011314 <tcp_write+0x2c8>)
 80112a0:	f002 ffc0 	bl	8014224 <iprintf>
          extendlen = seglen;
 80112a4:	8bfb      	ldrh	r3, [r7, #30]
 80112a6:	87bb      	strh	r3, [r7, #60]	; 0x3c
 80112a8:	e01a      	b.n	80112e0 <tcp_write+0x294>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 80112aa:	8bfb      	ldrh	r3, [r7, #30]
 80112ac:	2201      	movs	r2, #1
 80112ae:	4619      	mov	r1, r3
 80112b0:	2004      	movs	r0, #4
 80112b2:	f7fa ffd1 	bl	800c258 <pbuf_alloc>
 80112b6:	6578      	str	r0, [r7, #84]	; 0x54
 80112b8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80112ba:	2b00      	cmp	r3, #0
 80112bc:	f000 81e5 	beq.w	801168a <tcp_write+0x63e>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom*)concat_p)->payload = (const u8_t*)arg + pos;
 80112c0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80112c4:	68ba      	ldr	r2, [r7, #8]
 80112c6:	441a      	add	r2, r3
 80112c8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80112ca:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 80112cc:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80112ce:	f7fb fbd5 	bl	800ca7c <pbuf_clen>
 80112d2:	4603      	mov	r3, r0
 80112d4:	461a      	mov	r2, r3
 80112d6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80112da:	4413      	add	r3, r2
 80112dc:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
          &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 80112e0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80112e4:	8bfb      	ldrh	r3, [r7, #30]
 80112e6:	4413      	add	r3, r2
 80112e8:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 80112ec:	e0e0      	b.n	80114b0 <tcp_write+0x464>
    }
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 80112ee:	68fb      	ldr	r3, [r7, #12]
 80112f0:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 80112f4:	2b00      	cmp	r3, #0
 80112f6:	f000 80db 	beq.w	80114b0 <tcp_write+0x464>
 80112fa:	4b04      	ldr	r3, [pc, #16]	; (801130c <tcp_write+0x2c0>)
 80112fc:	f44f 7209 	mov.w	r2, #548	; 0x224
 8011300:	4909      	ldr	r1, [pc, #36]	; (8011328 <tcp_write+0x2dc>)
 8011302:	4804      	ldr	r0, [pc, #16]	; (8011314 <tcp_write+0x2c8>)
 8011304:	f002 ff8e 	bl	8014224 <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 8011308:	e0d2      	b.n	80114b0 <tcp_write+0x464>
 801130a:	bf00      	nop
 801130c:	08016c8c 	.word	0x08016c8c
 8011310:	08016df0 	.word	0x08016df0
 8011314:	08016d2c 	.word	0x08016d2c
 8011318:	08016e24 	.word	0x08016e24
 801131c:	08016e3c 	.word	0x08016e3c
 8011320:	08016e5c 	.word	0x08016e5c
 8011324:	08016e7c 	.word	0x08016e7c
 8011328:	08016ea8 	.word	0x08016ea8
    struct pbuf *p;
    u16_t left = len - pos;
 801132c:	88fa      	ldrh	r2, [r7, #6]
 801132e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8011332:	1ad3      	subs	r3, r2, r3
 8011334:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 8011336:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801133a:	b29b      	uxth	r3, r3
 801133c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801133e:	1ad3      	subs	r3, r2, r3
 8011340:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 8011342:	8b7a      	ldrh	r2, [r7, #26]
 8011344:	8bbb      	ldrh	r3, [r7, #28]
 8011346:	4293      	cmp	r3, r2
 8011348:	bf28      	it	cs
 801134a:	4613      	movcs	r3, r2
 801134c:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 801134e:	797b      	ldrb	r3, [r7, #5]
 8011350:	f003 0301 	and.w	r3, r3, #1
 8011354:	2b00      	cmp	r3, #0
 8011356:	d036      	beq.n	80113c6 <tcp_write+0x37a>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 8011358:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801135c:	b29a      	uxth	r2, r3
 801135e:	8b3b      	ldrh	r3, [r7, #24]
 8011360:	4413      	add	r3, r2
 8011362:	b299      	uxth	r1, r3
 8011364:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011366:	2b00      	cmp	r3, #0
 8011368:	bf0c      	ite	eq
 801136a:	2301      	moveq	r3, #1
 801136c:	2300      	movne	r3, #0
 801136e:	b2db      	uxtb	r3, r3
 8011370:	f107 0012 	add.w	r0, r7, #18
 8011374:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8011376:	9302      	str	r3, [sp, #8]
 8011378:	797b      	ldrb	r3, [r7, #5]
 801137a:	9301      	str	r3, [sp, #4]
 801137c:	68fb      	ldr	r3, [r7, #12]
 801137e:	9300      	str	r3, [sp, #0]
 8011380:	4603      	mov	r3, r0
 8011382:	2000      	movs	r0, #0
 8011384:	f7ff fd8a 	bl	8010e9c <tcp_pbuf_prealloc>
 8011388:	6338      	str	r0, [r7, #48]	; 0x30
 801138a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801138c:	2b00      	cmp	r3, #0
 801138e:	f000 817e 	beq.w	801168e <tcp_write+0x642>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 8011392:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011394:	895b      	ldrh	r3, [r3, #10]
 8011396:	8b3a      	ldrh	r2, [r7, #24]
 8011398:	429a      	cmp	r2, r3
 801139a:	d906      	bls.n	80113aa <tcp_write+0x35e>
 801139c:	4b8f      	ldr	r3, [pc, #572]	; (80115dc <tcp_write+0x590>)
 801139e:	f44f 7210 	mov.w	r2, #576	; 0x240
 80113a2:	498f      	ldr	r1, [pc, #572]	; (80115e0 <tcp_write+0x594>)
 80113a4:	488f      	ldr	r0, [pc, #572]	; (80115e4 <tcp_write+0x598>)
 80113a6:	f002 ff3d 	bl	8014224 <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t*)arg + pos, seglen, &chksum, &chksum_swapped);
 80113aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80113ac:	685a      	ldr	r2, [r3, #4]
 80113ae:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80113b2:	18d0      	adds	r0, r2, r3
 80113b4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80113b8:	68ba      	ldr	r2, [r7, #8]
 80113ba:	4413      	add	r3, r2
 80113bc:	8b3a      	ldrh	r2, [r7, #24]
 80113be:	4619      	mov	r1, r3
 80113c0:	f003 f84f 	bl	8014462 <memcpy>
 80113c4:	e02e      	b.n	8011424 <tcp_write+0x3d8>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 80113c6:	8a7b      	ldrh	r3, [r7, #18]
 80113c8:	2b00      	cmp	r3, #0
 80113ca:	d006      	beq.n	80113da <tcp_write+0x38e>
 80113cc:	4b83      	ldr	r3, [pc, #524]	; (80115dc <tcp_write+0x590>)
 80113ce:	f240 224b 	movw	r2, #587	; 0x24b
 80113d2:	4985      	ldr	r1, [pc, #532]	; (80115e8 <tcp_write+0x59c>)
 80113d4:	4883      	ldr	r0, [pc, #524]	; (80115e4 <tcp_write+0x598>)
 80113d6:	f002 ff25 	bl	8014224 <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 80113da:	8b3b      	ldrh	r3, [r7, #24]
 80113dc:	2201      	movs	r2, #1
 80113de:	4619      	mov	r1, r3
 80113e0:	2000      	movs	r0, #0
 80113e2:	f7fa ff39 	bl	800c258 <pbuf_alloc>
 80113e6:	6178      	str	r0, [r7, #20]
 80113e8:	697b      	ldr	r3, [r7, #20]
 80113ea:	2b00      	cmp	r3, #0
 80113ec:	f000 8151 	beq.w	8011692 <tcp_write+0x646>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom*)p2)->payload = (const u8_t*)arg + pos;
 80113f0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80113f4:	68ba      	ldr	r2, [r7, #8]
 80113f6:	441a      	add	r2, r3
 80113f8:	697b      	ldr	r3, [r7, #20]
 80113fa:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 80113fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011400:	b29b      	uxth	r3, r3
 8011402:	2200      	movs	r2, #0
 8011404:	4619      	mov	r1, r3
 8011406:	2000      	movs	r0, #0
 8011408:	f7fa ff26 	bl	800c258 <pbuf_alloc>
 801140c:	6338      	str	r0, [r7, #48]	; 0x30
 801140e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011410:	2b00      	cmp	r3, #0
 8011412:	d103      	bne.n	801141c <tcp_write+0x3d0>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 8011414:	6978      	ldr	r0, [r7, #20]
 8011416:	f7fb fa97 	bl	800c948 <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 801141a:	e13d      	b.n	8011698 <tcp_write+0x64c>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 801141c:	6979      	ldr	r1, [r7, #20]
 801141e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011420:	f7fb fb6a 	bl	800caf8 <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 8011424:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011426:	f7fb fb29 	bl	800ca7c <pbuf_clen>
 801142a:	4603      	mov	r3, r0
 801142c:	461a      	mov	r2, r3
 801142e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8011432:	4413      	add	r3, r2
 8011434:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if ((queuelen > TCP_SND_QUEUELEN) || (queuelen > TCP_SNDQUEUELEN_OVERFLOW)) {
 8011438:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801143c:	2b09      	cmp	r3, #9
 801143e:	d805      	bhi.n	801144c <tcp_write+0x400>
 8011440:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8011444:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 8011448:	4293      	cmp	r3, r2
 801144a:	d903      	bls.n	8011454 <tcp_write+0x408>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
        queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 801144c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801144e:	f7fb fa7b 	bl	800c948 <pbuf_free>
      goto memerr;
 8011452:	e121      	b.n	8011698 <tcp_write+0x64c>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 8011454:	68fb      	ldr	r3, [r7, #12]
 8011456:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8011458:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801145c:	441a      	add	r2, r3
 801145e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011462:	9300      	str	r3, [sp, #0]
 8011464:	4613      	mov	r3, r2
 8011466:	2200      	movs	r2, #0
 8011468:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801146a:	68f8      	ldr	r0, [r7, #12]
 801146c:	f7ff fc8e 	bl	8010d8c <tcp_create_segment>
 8011470:	64f8      	str	r0, [r7, #76]	; 0x4c
 8011472:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011474:	2b00      	cmp	r3, #0
 8011476:	f000 810e 	beq.w	8011696 <tcp_write+0x64a>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 801147a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801147c:	2b00      	cmp	r3, #0
 801147e:	d102      	bne.n	8011486 <tcp_write+0x43a>
      queue = seg;
 8011480:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011482:	647b      	str	r3, [r7, #68]	; 0x44
 8011484:	e00c      	b.n	80114a0 <tcp_write+0x454>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 8011486:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011488:	2b00      	cmp	r3, #0
 801148a:	d106      	bne.n	801149a <tcp_write+0x44e>
 801148c:	4b53      	ldr	r3, [pc, #332]	; (80115dc <tcp_write+0x590>)
 801148e:	f240 2285 	movw	r2, #645	; 0x285
 8011492:	4956      	ldr	r1, [pc, #344]	; (80115ec <tcp_write+0x5a0>)
 8011494:	4853      	ldr	r0, [pc, #332]	; (80115e4 <tcp_write+0x598>)
 8011496:	f002 fec5 	bl	8014224 <iprintf>
      prev_seg->next = seg;
 801149a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801149c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801149e:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 80114a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80114a2:	64bb      	str	r3, [r7, #72]	; 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
      lwip_ntohl(seg->tcphdr->seqno),
      lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 80114a4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80114a8:	8b3b      	ldrh	r3, [r7, #24]
 80114aa:	4413      	add	r3, r2
 80114ac:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  while (pos < len) {
 80114b0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80114b4:	88fb      	ldrh	r3, [r7, #6]
 80114b6:	429a      	cmp	r2, r3
 80114b8:	f4ff af38 	bcc.w	801132c <tcp_write+0x2e0>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 80114bc:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80114be:	2b00      	cmp	r3, #0
 80114c0:	d02c      	beq.n	801151c <tcp_write+0x4d0>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 80114c2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80114c4:	685b      	ldr	r3, [r3, #4]
 80114c6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80114c8:	e01e      	b.n	8011508 <tcp_write+0x4bc>
      p->tot_len += oversize_used;
 80114ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114cc:	891a      	ldrh	r2, [r3, #8]
 80114ce:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80114d0:	4413      	add	r3, r2
 80114d2:	b29a      	uxth	r2, r3
 80114d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114d6:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 80114d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114da:	681b      	ldr	r3, [r3, #0]
 80114dc:	2b00      	cmp	r3, #0
 80114de:	d110      	bne.n	8011502 <tcp_write+0x4b6>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 80114e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114e2:	685b      	ldr	r3, [r3, #4]
 80114e4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80114e6:	8952      	ldrh	r2, [r2, #10]
 80114e8:	4413      	add	r3, r2
 80114ea:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 80114ec:	68b9      	ldr	r1, [r7, #8]
 80114ee:	4618      	mov	r0, r3
 80114f0:	f002 ffb7 	bl	8014462 <memcpy>
        p->len += oversize_used;
 80114f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114f6:	895a      	ldrh	r2, [r3, #10]
 80114f8:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80114fa:	4413      	add	r3, r2
 80114fc:	b29a      	uxth	r2, r3
 80114fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011500:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 8011502:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011504:	681b      	ldr	r3, [r3, #0]
 8011506:	62fb      	str	r3, [r7, #44]	; 0x2c
 8011508:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801150a:	2b00      	cmp	r3, #0
 801150c:	d1dd      	bne.n	80114ca <tcp_write+0x47e>
      }
    }
    last_unsent->len += oversize_used;
 801150e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011510:	891a      	ldrh	r2, [r3, #8]
 8011512:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8011514:	4413      	add	r3, r2
 8011516:	b29a      	uxth	r2, r3
 8011518:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801151a:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 801151c:	8a7a      	ldrh	r2, [r7, #18]
 801151e:	68fb      	ldr	r3, [r7, #12]
 8011520:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 8011524:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011526:	2b00      	cmp	r3, #0
 8011528:	d018      	beq.n	801155c <tcp_write+0x510>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 801152a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801152c:	2b00      	cmp	r3, #0
 801152e:	d106      	bne.n	801153e <tcp_write+0x4f2>
 8011530:	4b2a      	ldr	r3, [pc, #168]	; (80115dc <tcp_write+0x590>)
 8011532:	f240 22ba 	movw	r2, #698	; 0x2ba
 8011536:	492e      	ldr	r1, [pc, #184]	; (80115f0 <tcp_write+0x5a4>)
 8011538:	482a      	ldr	r0, [pc, #168]	; (80115e4 <tcp_write+0x598>)
 801153a:	f002 fe73 	bl	8014224 <iprintf>
      (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 801153e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011540:	685b      	ldr	r3, [r3, #4]
 8011542:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8011544:	4618      	mov	r0, r3
 8011546:	f7fb fad7 	bl	800caf8 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 801154a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801154c:	891a      	ldrh	r2, [r3, #8]
 801154e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011550:	891b      	ldrh	r3, [r3, #8]
 8011552:	4413      	add	r3, r2
 8011554:	b29a      	uxth	r2, r3
 8011556:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011558:	811a      	strh	r2, [r3, #8]
 801155a:	e037      	b.n	80115cc <tcp_write+0x580>
  } else if (extendlen > 0) {
 801155c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801155e:	2b00      	cmp	r3, #0
 8011560:	d034      	beq.n	80115cc <tcp_write+0x580>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 8011562:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011564:	2b00      	cmp	r3, #0
 8011566:	d003      	beq.n	8011570 <tcp_write+0x524>
 8011568:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801156a:	685b      	ldr	r3, [r3, #4]
 801156c:	2b00      	cmp	r3, #0
 801156e:	d106      	bne.n	801157e <tcp_write+0x532>
 8011570:	4b1a      	ldr	r3, [pc, #104]	; (80115dc <tcp_write+0x590>)
 8011572:	f44f 7230 	mov.w	r2, #704	; 0x2c0
 8011576:	491f      	ldr	r1, [pc, #124]	; (80115f4 <tcp_write+0x5a8>)
 8011578:	481a      	ldr	r0, [pc, #104]	; (80115e4 <tcp_write+0x598>)
 801157a:	f002 fe53 	bl	8014224 <iprintf>
      last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 801157e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011580:	685b      	ldr	r3, [r3, #4]
 8011582:	62bb      	str	r3, [r7, #40]	; 0x28
 8011584:	e009      	b.n	801159a <tcp_write+0x54e>
      p->tot_len += extendlen;
 8011586:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011588:	891a      	ldrh	r2, [r3, #8]
 801158a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801158c:	4413      	add	r3, r2
 801158e:	b29a      	uxth	r2, r3
 8011590:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011592:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8011594:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011596:	681b      	ldr	r3, [r3, #0]
 8011598:	62bb      	str	r3, [r7, #40]	; 0x28
 801159a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801159c:	681b      	ldr	r3, [r3, #0]
 801159e:	2b00      	cmp	r3, #0
 80115a0:	d1f1      	bne.n	8011586 <tcp_write+0x53a>
    }
    p->tot_len += extendlen;
 80115a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80115a4:	891a      	ldrh	r2, [r3, #8]
 80115a6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80115a8:	4413      	add	r3, r2
 80115aa:	b29a      	uxth	r2, r3
 80115ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80115ae:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 80115b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80115b2:	895a      	ldrh	r2, [r3, #10]
 80115b4:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80115b6:	4413      	add	r3, r2
 80115b8:	b29a      	uxth	r2, r3
 80115ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80115bc:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 80115be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80115c0:	891a      	ldrh	r2, [r3, #8]
 80115c2:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80115c4:	4413      	add	r3, r2
 80115c6:	b29a      	uxth	r2, r3
 80115c8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80115ca:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 80115cc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80115ce:	2b00      	cmp	r3, #0
 80115d0:	d112      	bne.n	80115f8 <tcp_write+0x5ac>
    pcb->unsent = queue;
 80115d2:	68fb      	ldr	r3, [r7, #12]
 80115d4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80115d6:	669a      	str	r2, [r3, #104]	; 0x68
 80115d8:	e011      	b.n	80115fe <tcp_write+0x5b2>
 80115da:	bf00      	nop
 80115dc:	08016c8c 	.word	0x08016c8c
 80115e0:	08016ed8 	.word	0x08016ed8
 80115e4:	08016d2c 	.word	0x08016d2c
 80115e8:	08016f18 	.word	0x08016f18
 80115ec:	08016f28 	.word	0x08016f28
 80115f0:	08016f3c 	.word	0x08016f3c
 80115f4:	08016f74 	.word	0x08016f74
  } else {
    last_unsent->next = queue;
 80115f8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80115fa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80115fc:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 80115fe:	68fb      	ldr	r3, [r7, #12]
 8011600:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8011602:	88fb      	ldrh	r3, [r7, #6]
 8011604:	441a      	add	r2, r3
 8011606:	68fb      	ldr	r3, [r7, #12]
 8011608:	659a      	str	r2, [r3, #88]	; 0x58
  pcb->snd_buf -= len;
 801160a:	68fb      	ldr	r3, [r7, #12]
 801160c:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8011610:	88fb      	ldrh	r3, [r7, #6]
 8011612:	1ad3      	subs	r3, r2, r3
 8011614:	b29a      	uxth	r2, r3
 8011616:	68fb      	ldr	r3, [r7, #12]
 8011618:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  pcb->snd_queuelen = queuelen;
 801161c:	68fb      	ldr	r3, [r7, #12]
 801161e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8011622:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
    pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8011626:	68fb      	ldr	r3, [r7, #12]
 8011628:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 801162c:	2b00      	cmp	r3, #0
 801162e:	d00e      	beq.n	801164e <tcp_write+0x602>
    LWIP_ASSERT("tcp_write: valid queue length",
 8011630:	68fb      	ldr	r3, [r7, #12]
 8011632:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011634:	2b00      	cmp	r3, #0
 8011636:	d10a      	bne.n	801164e <tcp_write+0x602>
 8011638:	68fb      	ldr	r3, [r7, #12]
 801163a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801163c:	2b00      	cmp	r3, #0
 801163e:	d106      	bne.n	801164e <tcp_write+0x602>
 8011640:	4b2c      	ldr	r3, [pc, #176]	; (80116f4 <tcp_write+0x6a8>)
 8011642:	f44f 723b 	mov.w	r2, #748	; 0x2ec
 8011646:	492c      	ldr	r1, [pc, #176]	; (80116f8 <tcp_write+0x6ac>)
 8011648:	482c      	ldr	r0, [pc, #176]	; (80116fc <tcp_write+0x6b0>)
 801164a:	f002 fdeb 	bl	8014224 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE)==0)) {
 801164e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011650:	2b00      	cmp	r3, #0
 8011652:	d016      	beq.n	8011682 <tcp_write+0x636>
 8011654:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011656:	68db      	ldr	r3, [r3, #12]
 8011658:	2b00      	cmp	r3, #0
 801165a:	d012      	beq.n	8011682 <tcp_write+0x636>
 801165c:	797b      	ldrb	r3, [r7, #5]
 801165e:	f003 0302 	and.w	r3, r3, #2
 8011662:	2b00      	cmp	r3, #0
 8011664:	d10d      	bne.n	8011682 <tcp_write+0x636>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 8011666:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011668:	68db      	ldr	r3, [r3, #12]
 801166a:	899b      	ldrh	r3, [r3, #12]
 801166c:	b29c      	uxth	r4, r3
 801166e:	2008      	movs	r0, #8
 8011670:	f7f7 fdba 	bl	80091e8 <lwip_htons>
 8011674:	4603      	mov	r3, r0
 8011676:	461a      	mov	r2, r3
 8011678:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801167a:	68db      	ldr	r3, [r3, #12]
 801167c:	4322      	orrs	r2, r4
 801167e:	b292      	uxth	r2, r2
 8011680:	819a      	strh	r2, [r3, #12]
  }

  return ERR_OK;
 8011682:	2300      	movs	r3, #0
 8011684:	e031      	b.n	80116ea <tcp_write+0x69e>
          goto memerr;
 8011686:	bf00      	nop
 8011688:	e006      	b.n	8011698 <tcp_write+0x64c>
            goto memerr;
 801168a:	bf00      	nop
 801168c:	e004      	b.n	8011698 <tcp_write+0x64c>
        goto memerr;
 801168e:	bf00      	nop
 8011690:	e002      	b.n	8011698 <tcp_write+0x64c>
        goto memerr;
 8011692:	bf00      	nop
 8011694:	e000      	b.n	8011698 <tcp_write+0x64c>
      goto memerr;
 8011696:	bf00      	nop
memerr:
  pcb->flags |= TF_NAGLEMEMERR;
 8011698:	68fb      	ldr	r3, [r7, #12]
 801169a:	7e9b      	ldrb	r3, [r3, #26]
 801169c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80116a0:	b2da      	uxtb	r2, r3
 80116a2:	68fb      	ldr	r3, [r7, #12]
 80116a4:	769a      	strb	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 80116a6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80116a8:	2b00      	cmp	r3, #0
 80116aa:	d002      	beq.n	80116b2 <tcp_write+0x666>
    pbuf_free(concat_p);
 80116ac:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80116ae:	f7fb f94b 	bl	800c948 <pbuf_free>
  }
  if (queue != NULL) {
 80116b2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80116b4:	2b00      	cmp	r3, #0
 80116b6:	d002      	beq.n	80116be <tcp_write+0x672>
    tcp_segs_free(queue);
 80116b8:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80116ba:	f7fc fd22 	bl	800e102 <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 80116be:	68fb      	ldr	r3, [r7, #12]
 80116c0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80116c4:	2b00      	cmp	r3, #0
 80116c6:	d00e      	beq.n	80116e6 <tcp_write+0x69a>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 80116c8:	68fb      	ldr	r3, [r7, #12]
 80116ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80116cc:	2b00      	cmp	r3, #0
 80116ce:	d10a      	bne.n	80116e6 <tcp_write+0x69a>
 80116d0:	68fb      	ldr	r3, [r7, #12]
 80116d2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80116d4:	2b00      	cmp	r3, #0
 80116d6:	d106      	bne.n	80116e6 <tcp_write+0x69a>
 80116d8:	4b06      	ldr	r3, [pc, #24]	; (80116f4 <tcp_write+0x6a8>)
 80116da:	f240 3201 	movw	r2, #769	; 0x301
 80116de:	4906      	ldr	r1, [pc, #24]	; (80116f8 <tcp_write+0x6ac>)
 80116e0:	4806      	ldr	r0, [pc, #24]	; (80116fc <tcp_write+0x6b0>)
 80116e2:	f002 fd9f 	bl	8014224 <iprintf>
      pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 80116e6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80116ea:	4618      	mov	r0, r3
 80116ec:	375c      	adds	r7, #92	; 0x5c
 80116ee:	46bd      	mov	sp, r7
 80116f0:	bd90      	pop	{r4, r7, pc}
 80116f2:	bf00      	nop
 80116f4:	08016c8c 	.word	0x08016c8c
 80116f8:	08016fac 	.word	0x08016fac
 80116fc:	08016d2c 	.word	0x08016d2c

08011700 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8011700:	b580      	push	{r7, lr}
 8011702:	b08a      	sub	sp, #40	; 0x28
 8011704:	af02      	add	r7, sp, #8
 8011706:	6078      	str	r0, [r7, #4]
 8011708:	460b      	mov	r3, r1
 801170a:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 801170c:	2300      	movs	r3, #0
 801170e:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8011710:	2300      	movs	r3, #0
 8011712:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8011714:	78fb      	ldrb	r3, [r7, #3]
 8011716:	f003 0303 	and.w	r3, r3, #3
 801171a:	2b00      	cmp	r3, #0
 801171c:	d106      	bne.n	801172c <tcp_enqueue_flags+0x2c>
 801171e:	4b6f      	ldr	r3, [pc, #444]	; (80118dc <tcp_enqueue_flags+0x1dc>)
 8011720:	f240 321a 	movw	r2, #794	; 0x31a
 8011724:	496e      	ldr	r1, [pc, #440]	; (80118e0 <tcp_enqueue_flags+0x1e0>)
 8011726:	486f      	ldr	r0, [pc, #444]	; (80118e4 <tcp_enqueue_flags+0x1e4>)
 8011728:	f002 fd7c 	bl	8014224 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);

  /* check for configured max queuelen and possible overflow (FIN flag should always come through!) */
  if (((pcb->snd_queuelen >= TCP_SND_QUEUELEN) || (pcb->snd_queuelen > TCP_SNDQUEUELEN_OVERFLOW)) &&
 801172c:	687b      	ldr	r3, [r7, #4]
 801172e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8011732:	2b08      	cmp	r3, #8
 8011734:	d806      	bhi.n	8011744 <tcp_enqueue_flags+0x44>
 8011736:	687b      	ldr	r3, [r7, #4]
 8011738:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 801173c:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 8011740:	4293      	cmp	r3, r2
 8011742:	d90e      	bls.n	8011762 <tcp_enqueue_flags+0x62>
      ((flags & TCP_FIN) == 0)) {
 8011744:	78fb      	ldrb	r3, [r7, #3]
 8011746:	f003 0301 	and.w	r3, r3, #1
  if (((pcb->snd_queuelen >= TCP_SND_QUEUELEN) || (pcb->snd_queuelen > TCP_SNDQUEUELEN_OVERFLOW)) &&
 801174a:	2b00      	cmp	r3, #0
 801174c:	d109      	bne.n	8011762 <tcp_enqueue_flags+0x62>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_enqueue_flags: too long queue %"U16_F" (max %"U16_F")\n",
                                       pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    pcb->flags |= TF_NAGLEMEMERR;
 801174e:	687b      	ldr	r3, [r7, #4]
 8011750:	7e9b      	ldrb	r3, [r3, #26]
 8011752:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8011756:	b2da      	uxtb	r2, r3
 8011758:	687b      	ldr	r3, [r7, #4]
 801175a:	769a      	strb	r2, [r3, #26]
    return ERR_MEM;
 801175c:	f04f 33ff 	mov.w	r3, #4294967295
 8011760:	e0b7      	b.n	80118d2 <tcp_enqueue_flags+0x1d2>
  }

  if (flags & TCP_SYN) {
 8011762:	78fb      	ldrb	r3, [r7, #3]
 8011764:	f003 0302 	and.w	r3, r3, #2
 8011768:	2b00      	cmp	r3, #0
 801176a:	d001      	beq.n	8011770 <tcp_enqueue_flags+0x70>
    optflags = TF_SEG_OPTS_MSS;
 801176c:	2301      	movs	r3, #1
 801176e:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host. */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8011770:	7ffb      	ldrb	r3, [r7, #31]
 8011772:	009b      	lsls	r3, r3, #2
 8011774:	b2db      	uxtb	r3, r3
 8011776:	f003 0304 	and.w	r3, r3, #4
 801177a:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801177c:	7dfb      	ldrb	r3, [r7, #23]
 801177e:	b29b      	uxth	r3, r3
 8011780:	2200      	movs	r2, #0
 8011782:	4619      	mov	r1, r3
 8011784:	2000      	movs	r0, #0
 8011786:	f7fa fd67 	bl	800c258 <pbuf_alloc>
 801178a:	6138      	str	r0, [r7, #16]
 801178c:	693b      	ldr	r3, [r7, #16]
 801178e:	2b00      	cmp	r3, #0
 8011790:	d109      	bne.n	80117a6 <tcp_enqueue_flags+0xa6>
    pcb->flags |= TF_NAGLEMEMERR;
 8011792:	687b      	ldr	r3, [r7, #4]
 8011794:	7e9b      	ldrb	r3, [r3, #26]
 8011796:	f063 037f 	orn	r3, r3, #127	; 0x7f
 801179a:	b2da      	uxtb	r2, r3
 801179c:	687b      	ldr	r3, [r7, #4]
 801179e:	769a      	strb	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 80117a0:	f04f 33ff 	mov.w	r3, #4294967295
 80117a4:	e095      	b.n	80118d2 <tcp_enqueue_flags+0x1d2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 80117a6:	693b      	ldr	r3, [r7, #16]
 80117a8:	895a      	ldrh	r2, [r3, #10]
 80117aa:	7dfb      	ldrb	r3, [r7, #23]
 80117ac:	b29b      	uxth	r3, r3
 80117ae:	429a      	cmp	r2, r3
 80117b0:	d206      	bcs.n	80117c0 <tcp_enqueue_flags+0xc0>
 80117b2:	4b4a      	ldr	r3, [pc, #296]	; (80118dc <tcp_enqueue_flags+0x1dc>)
 80117b4:	f44f 7250 	mov.w	r2, #832	; 0x340
 80117b8:	494b      	ldr	r1, [pc, #300]	; (80118e8 <tcp_enqueue_flags+0x1e8>)
 80117ba:	484a      	ldr	r0, [pc, #296]	; (80118e4 <tcp_enqueue_flags+0x1e4>)
 80117bc:	f002 fd32 	bl	8014224 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 80117c0:	687b      	ldr	r3, [r7, #4]
 80117c2:	6d99      	ldr	r1, [r3, #88]	; 0x58
 80117c4:	78fa      	ldrb	r2, [r7, #3]
 80117c6:	7ffb      	ldrb	r3, [r7, #31]
 80117c8:	9300      	str	r3, [sp, #0]
 80117ca:	460b      	mov	r3, r1
 80117cc:	6939      	ldr	r1, [r7, #16]
 80117ce:	6878      	ldr	r0, [r7, #4]
 80117d0:	f7ff fadc 	bl	8010d8c <tcp_create_segment>
 80117d4:	60f8      	str	r0, [r7, #12]
 80117d6:	68fb      	ldr	r3, [r7, #12]
 80117d8:	2b00      	cmp	r3, #0
 80117da:	d109      	bne.n	80117f0 <tcp_enqueue_flags+0xf0>
    pcb->flags |= TF_NAGLEMEMERR;
 80117dc:	687b      	ldr	r3, [r7, #4]
 80117de:	7e9b      	ldrb	r3, [r3, #26]
 80117e0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80117e4:	b2da      	uxtb	r2, r3
 80117e6:	687b      	ldr	r3, [r7, #4]
 80117e8:	769a      	strb	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 80117ea:	f04f 33ff 	mov.w	r3, #4294967295
 80117ee:	e070      	b.n	80118d2 <tcp_enqueue_flags+0x1d2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 80117f0:	68fb      	ldr	r3, [r7, #12]
 80117f2:	68db      	ldr	r3, [r3, #12]
 80117f4:	f003 0303 	and.w	r3, r3, #3
 80117f8:	2b00      	cmp	r3, #0
 80117fa:	d006      	beq.n	801180a <tcp_enqueue_flags+0x10a>
 80117fc:	4b37      	ldr	r3, [pc, #220]	; (80118dc <tcp_enqueue_flags+0x1dc>)
 80117fe:	f240 3249 	movw	r2, #841	; 0x349
 8011802:	493a      	ldr	r1, [pc, #232]	; (80118ec <tcp_enqueue_flags+0x1ec>)
 8011804:	4837      	ldr	r0, [pc, #220]	; (80118e4 <tcp_enqueue_flags+0x1e4>)
 8011806:	f002 fd0d 	bl	8014224 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 801180a:	68fb      	ldr	r3, [r7, #12]
 801180c:	891b      	ldrh	r3, [r3, #8]
 801180e:	2b00      	cmp	r3, #0
 8011810:	d006      	beq.n	8011820 <tcp_enqueue_flags+0x120>
 8011812:	4b32      	ldr	r3, [pc, #200]	; (80118dc <tcp_enqueue_flags+0x1dc>)
 8011814:	f240 324a 	movw	r2, #842	; 0x34a
 8011818:	4935      	ldr	r1, [pc, #212]	; (80118f0 <tcp_enqueue_flags+0x1f0>)
 801181a:	4832      	ldr	r0, [pc, #200]	; (80118e4 <tcp_enqueue_flags+0x1e4>)
 801181c:	f002 fd02 	bl	8014224 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8011820:	687b      	ldr	r3, [r7, #4]
 8011822:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8011824:	2b00      	cmp	r3, #0
 8011826:	d103      	bne.n	8011830 <tcp_enqueue_flags+0x130>
    pcb->unsent = seg;
 8011828:	687b      	ldr	r3, [r7, #4]
 801182a:	68fa      	ldr	r2, [r7, #12]
 801182c:	669a      	str	r2, [r3, #104]	; 0x68
 801182e:	e00d      	b.n	801184c <tcp_enqueue_flags+0x14c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8011830:	687b      	ldr	r3, [r7, #4]
 8011832:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8011834:	61bb      	str	r3, [r7, #24]
 8011836:	e002      	b.n	801183e <tcp_enqueue_flags+0x13e>
 8011838:	69bb      	ldr	r3, [r7, #24]
 801183a:	681b      	ldr	r3, [r3, #0]
 801183c:	61bb      	str	r3, [r7, #24]
 801183e:	69bb      	ldr	r3, [r7, #24]
 8011840:	681b      	ldr	r3, [r3, #0]
 8011842:	2b00      	cmp	r3, #0
 8011844:	d1f8      	bne.n	8011838 <tcp_enqueue_flags+0x138>
    useg->next = seg;
 8011846:	69bb      	ldr	r3, [r7, #24]
 8011848:	68fa      	ldr	r2, [r7, #12]
 801184a:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 801184c:	687b      	ldr	r3, [r7, #4]
 801184e:	2200      	movs	r2, #0
 8011850:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8011854:	78fb      	ldrb	r3, [r7, #3]
 8011856:	f003 0302 	and.w	r3, r3, #2
 801185a:	2b00      	cmp	r3, #0
 801185c:	d104      	bne.n	8011868 <tcp_enqueue_flags+0x168>
 801185e:	78fb      	ldrb	r3, [r7, #3]
 8011860:	f003 0301 	and.w	r3, r3, #1
 8011864:	2b00      	cmp	r3, #0
 8011866:	d004      	beq.n	8011872 <tcp_enqueue_flags+0x172>
    pcb->snd_lbb++;
 8011868:	687b      	ldr	r3, [r7, #4]
 801186a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801186c:	1c5a      	adds	r2, r3, #1
 801186e:	687b      	ldr	r3, [r7, #4]
 8011870:	659a      	str	r2, [r3, #88]	; 0x58
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 8011872:	78fb      	ldrb	r3, [r7, #3]
 8011874:	f003 0301 	and.w	r3, r3, #1
 8011878:	2b00      	cmp	r3, #0
 801187a:	d006      	beq.n	801188a <tcp_enqueue_flags+0x18a>
    pcb->flags |= TF_FIN;
 801187c:	687b      	ldr	r3, [r7, #4]
 801187e:	7e9b      	ldrb	r3, [r3, #26]
 8011880:	f043 0320 	orr.w	r3, r3, #32
 8011884:	b2da      	uxtb	r2, r3
 8011886:	687b      	ldr	r3, [r7, #4]
 8011888:	769a      	strb	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801188a:	68fb      	ldr	r3, [r7, #12]
 801188c:	685b      	ldr	r3, [r3, #4]
 801188e:	4618      	mov	r0, r3
 8011890:	f7fb f8f4 	bl	800ca7c <pbuf_clen>
 8011894:	4603      	mov	r3, r0
 8011896:	461a      	mov	r2, r3
 8011898:	687b      	ldr	r3, [r7, #4]
 801189a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 801189e:	4413      	add	r3, r2
 80118a0:	b29a      	uxth	r2, r3
 80118a2:	687b      	ldr	r3, [r7, #4]
 80118a4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 80118a8:	687b      	ldr	r3, [r7, #4]
 80118aa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80118ae:	2b00      	cmp	r3, #0
 80118b0:	d00e      	beq.n	80118d0 <tcp_enqueue_flags+0x1d0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 80118b2:	687b      	ldr	r3, [r7, #4]
 80118b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80118b6:	2b00      	cmp	r3, #0
 80118b8:	d10a      	bne.n	80118d0 <tcp_enqueue_flags+0x1d0>
 80118ba:	687b      	ldr	r3, [r7, #4]
 80118bc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80118be:	2b00      	cmp	r3, #0
 80118c0:	d106      	bne.n	80118d0 <tcp_enqueue_flags+0x1d0>
 80118c2:	4b06      	ldr	r3, [pc, #24]	; (80118dc <tcp_enqueue_flags+0x1dc>)
 80118c4:	f44f 725b 	mov.w	r2, #876	; 0x36c
 80118c8:	490a      	ldr	r1, [pc, #40]	; (80118f4 <tcp_enqueue_flags+0x1f4>)
 80118ca:	4806      	ldr	r0, [pc, #24]	; (80118e4 <tcp_enqueue_flags+0x1e4>)
 80118cc:	f002 fcaa 	bl	8014224 <iprintf>
      pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 80118d0:	2300      	movs	r3, #0
}
 80118d2:	4618      	mov	r0, r3
 80118d4:	3720      	adds	r7, #32
 80118d6:	46bd      	mov	sp, r7
 80118d8:	bd80      	pop	{r7, pc}
 80118da:	bf00      	nop
 80118dc:	08016c8c 	.word	0x08016c8c
 80118e0:	08016fcc 	.word	0x08016fcc
 80118e4:	08016d2c 	.word	0x08016d2c
 80118e8:	08017024 	.word	0x08017024
 80118ec:	08017060 	.word	0x08017060
 80118f0:	08017078 	.word	0x08017078
 80118f4:	080170a4 	.word	0x080170a4

080118f8 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 80118f8:	b590      	push	{r4, r7, lr}
 80118fa:	b08b      	sub	sp, #44	; 0x2c
 80118fc:	af04      	add	r7, sp, #16
 80118fe:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = 0;
 8011900:	2300      	movs	r3, #0
 8011902:	75bb      	strb	r3, [r7, #22]
  if (pcb->flags & TF_TIMESTAMP) {
    optlen = LWIP_TCP_OPT_LENGTH(TF_SEG_OPTS_TS);
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8011904:	7dbb      	ldrb	r3, [r7, #22]
 8011906:	b29c      	uxth	r4, r3
 8011908:	687b      	ldr	r3, [r7, #4]
 801190a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801190c:	4618      	mov	r0, r3
 801190e:	f7f7 fc78 	bl	8009202 <lwip_htonl>
 8011912:	4603      	mov	r3, r0
 8011914:	2200      	movs	r2, #0
 8011916:	4621      	mov	r1, r4
 8011918:	6878      	ldr	r0, [r7, #4]
 801191a:	f7ff f97d 	bl	8010c18 <tcp_output_alloc_header>
 801191e:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8011920:	693b      	ldr	r3, [r7, #16]
 8011922:	2b00      	cmp	r3, #0
 8011924:	d109      	bne.n	801193a <tcp_send_empty_ack+0x42>
    /* let tcp_fasttmr retry sending this ACK */
    pcb->flags |= (TF_ACK_DELAY | TF_ACK_NOW);
 8011926:	687b      	ldr	r3, [r7, #4]
 8011928:	7e9b      	ldrb	r3, [r3, #26]
 801192a:	f043 0303 	orr.w	r3, r3, #3
 801192e:	b2da      	uxtb	r2, r3
 8011930:	687b      	ldr	r3, [r7, #4]
 8011932:	769a      	strb	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8011934:	f06f 0301 	mvn.w	r3, #1
 8011938:	e036      	b.n	80119a8 <tcp_send_empty_ack+0xb0>
  if (pcb->flags & TF_TIMESTAMP) {
    tcp_build_timestamp_option(pcb, (u32_t *)(tcphdr + 1));
  }
#endif

  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 801193a:	687b      	ldr	r3, [r7, #4]
 801193c:	3304      	adds	r3, #4
 801193e:	4618      	mov	r0, r3
 8011940:	f7f8 fde0 	bl	800a504 <ip4_route>
 8011944:	60f8      	str	r0, [r7, #12]
  if (netif == NULL) {
 8011946:	68fb      	ldr	r3, [r7, #12]
 8011948:	2b00      	cmp	r3, #0
 801194a:	d102      	bne.n	8011952 <tcp_send_empty_ack+0x5a>
    err = ERR_RTE;
 801194c:	23fc      	movs	r3, #252	; 0xfc
 801194e:	75fb      	strb	r3, [r7, #23]
 8011950:	e012      	b.n	8011978 <tcp_send_empty_ack+0x80>
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
        &pcb->local_ip, &pcb->remote_ip);
    }
#endif
    NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
    err = ip_output_if(p, &pcb->local_ip, &pcb->remote_ip,
 8011952:	6879      	ldr	r1, [r7, #4]
 8011954:	687b      	ldr	r3, [r7, #4]
 8011956:	1d18      	adds	r0, r3, #4
 8011958:	687b      	ldr	r3, [r7, #4]
 801195a:	7a9c      	ldrb	r4, [r3, #10]
 801195c:	687b      	ldr	r3, [r7, #4]
 801195e:	7a5b      	ldrb	r3, [r3, #9]
 8011960:	68fa      	ldr	r2, [r7, #12]
 8011962:	9202      	str	r2, [sp, #8]
 8011964:	2206      	movs	r2, #6
 8011966:	9201      	str	r2, [sp, #4]
 8011968:	9300      	str	r3, [sp, #0]
 801196a:	4623      	mov	r3, r4
 801196c:	4602      	mov	r2, r0
 801196e:	6938      	ldr	r0, [r7, #16]
 8011970:	f7f8 ff72 	bl	800a858 <ip4_output_if>
 8011974:	4603      	mov	r3, r0
 8011976:	75fb      	strb	r3, [r7, #23]
      pcb->ttl, pcb->tos, IP_PROTO_TCP, netif);
    NETIF_SET_HWADDRHINT(netif, NULL);
  }
  pbuf_free(p);
 8011978:	6938      	ldr	r0, [r7, #16]
 801197a:	f7fa ffe5 	bl	800c948 <pbuf_free>

  if (err != ERR_OK) {
 801197e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8011982:	2b00      	cmp	r3, #0
 8011984:	d007      	beq.n	8011996 <tcp_send_empty_ack+0x9e>
    /* let tcp_fasttmr retry sending this ACK */
    pcb->flags |= (TF_ACK_DELAY | TF_ACK_NOW);
 8011986:	687b      	ldr	r3, [r7, #4]
 8011988:	7e9b      	ldrb	r3, [r3, #26]
 801198a:	f043 0303 	orr.w	r3, r3, #3
 801198e:	b2da      	uxtb	r2, r3
 8011990:	687b      	ldr	r3, [r7, #4]
 8011992:	769a      	strb	r2, [r3, #26]
 8011994:	e006      	b.n	80119a4 <tcp_send_empty_ack+0xac>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    pcb->flags &= ~(TF_ACK_DELAY | TF_ACK_NOW);
 8011996:	687b      	ldr	r3, [r7, #4]
 8011998:	7e9b      	ldrb	r3, [r3, #26]
 801199a:	f023 0303 	bic.w	r3, r3, #3
 801199e:	b2da      	uxtb	r2, r3
 80119a0:	687b      	ldr	r3, [r7, #4]
 80119a2:	769a      	strb	r2, [r3, #26]
  }

  return err;
 80119a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80119a8:	4618      	mov	r0, r3
 80119aa:	371c      	adds	r7, #28
 80119ac:	46bd      	mov	sp, r7
 80119ae:	bd90      	pop	{r4, r7, pc}

080119b0 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 80119b0:	b5b0      	push	{r4, r5, r7, lr}
 80119b2:	b08a      	sub	sp, #40	; 0x28
 80119b4:	af00      	add	r7, sp, #0
 80119b6:	6078      	str	r0, [r7, #4]
#if TCP_CWND_DEBUG
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 80119b8:	687b      	ldr	r3, [r7, #4]
 80119ba:	7d1b      	ldrb	r3, [r3, #20]
 80119bc:	2b01      	cmp	r3, #1
 80119be:	d106      	bne.n	80119ce <tcp_output+0x1e>
 80119c0:	4b99      	ldr	r3, [pc, #612]	; (8011c28 <tcp_output+0x278>)
 80119c2:	f44f 727b 	mov.w	r2, #1004	; 0x3ec
 80119c6:	4999      	ldr	r1, [pc, #612]	; (8011c2c <tcp_output+0x27c>)
 80119c8:	4899      	ldr	r0, [pc, #612]	; (8011c30 <tcp_output+0x280>)
 80119ca:	f002 fc2b 	bl	8014224 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 80119ce:	4b99      	ldr	r3, [pc, #612]	; (8011c34 <tcp_output+0x284>)
 80119d0:	681b      	ldr	r3, [r3, #0]
 80119d2:	687a      	ldr	r2, [r7, #4]
 80119d4:	429a      	cmp	r2, r3
 80119d6:	d101      	bne.n	80119dc <tcp_output+0x2c>
    return ERR_OK;
 80119d8:	2300      	movs	r3, #0
 80119da:	e1cb      	b.n	8011d74 <tcp_output+0x3c4>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 80119dc:	687b      	ldr	r3, [r7, #4]
 80119de:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80119e2:	687b      	ldr	r3, [r7, #4]
 80119e4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80119e8:	4293      	cmp	r3, r2
 80119ea:	bf28      	it	cs
 80119ec:	4613      	movcs	r3, r2
 80119ee:	b29b      	uxth	r3, r3
 80119f0:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 80119f2:	687b      	ldr	r3, [r7, #4]
 80119f4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80119f6:	627b      	str	r3, [r7, #36]	; 0x24
   * because the ->unsent queue is empty or because the window does
   * not allow it), construct an empty ACK segment and send it.
   *
   * If data is to be sent, we will just piggyback the ACK (see below).
   */
  if (pcb->flags & TF_ACK_NOW &&
 80119f8:	687b      	ldr	r3, [r7, #4]
 80119fa:	7e9b      	ldrb	r3, [r3, #26]
 80119fc:	f003 0302 	and.w	r3, r3, #2
 8011a00:	2b00      	cmp	r3, #0
 8011a02:	d017      	beq.n	8011a34 <tcp_output+0x84>
 8011a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a06:	2b00      	cmp	r3, #0
 8011a08:	d00f      	beq.n	8011a2a <tcp_output+0x7a>
     (seg == NULL ||
      lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd)) {
 8011a0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a0c:	68db      	ldr	r3, [r3, #12]
 8011a0e:	685b      	ldr	r3, [r3, #4]
 8011a10:	4618      	mov	r0, r3
 8011a12:	f7f7 fbf6 	bl	8009202 <lwip_htonl>
 8011a16:	4602      	mov	r2, r0
 8011a18:	687b      	ldr	r3, [r7, #4]
 8011a1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011a1c:	1ad3      	subs	r3, r2, r3
 8011a1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011a20:	8912      	ldrh	r2, [r2, #8]
 8011a22:	4413      	add	r3, r2
     (seg == NULL ||
 8011a24:	69ba      	ldr	r2, [r7, #24]
 8011a26:	429a      	cmp	r2, r3
 8011a28:	d204      	bcs.n	8011a34 <tcp_output+0x84>
     return tcp_send_empty_ack(pcb);
 8011a2a:	6878      	ldr	r0, [r7, #4]
 8011a2c:	f7ff ff64 	bl	80118f8 <tcp_send_empty_ack>
 8011a30:	4603      	mov	r3, r0
 8011a32:	e19f      	b.n	8011d74 <tcp_output+0x3c4>
  }

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8011a34:	687b      	ldr	r3, [r7, #4]
 8011a36:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011a38:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 8011a3a:	6a3b      	ldr	r3, [r7, #32]
 8011a3c:	2b00      	cmp	r3, #0
 8011a3e:	d007      	beq.n	8011a50 <tcp_output+0xa0>
    for (; useg->next != NULL; useg = useg->next);
 8011a40:	e002      	b.n	8011a48 <tcp_output+0x98>
 8011a42:	6a3b      	ldr	r3, [r7, #32]
 8011a44:	681b      	ldr	r3, [r3, #0]
 8011a46:	623b      	str	r3, [r7, #32]
 8011a48:	6a3b      	ldr	r3, [r7, #32]
 8011a4a:	681b      	ldr	r3, [r3, #0]
 8011a4c:	2b00      	cmp	r3, #0
 8011a4e:	d1f8      	bne.n	8011a42 <tcp_output+0x92>
  }

  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 8011a50:	687b      	ldr	r3, [r7, #4]
 8011a52:	3304      	adds	r3, #4
 8011a54:	4618      	mov	r0, r3
 8011a56:	f7f8 fd55 	bl	800a504 <ip4_route>
 8011a5a:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 8011a5c:	697b      	ldr	r3, [r7, #20]
 8011a5e:	2b00      	cmp	r3, #0
 8011a60:	d102      	bne.n	8011a68 <tcp_output+0xb8>
    return ERR_RTE;
 8011a62:	f06f 0303 	mvn.w	r3, #3
 8011a66:	e185      	b.n	8011d74 <tcp_output+0x3c4>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 8011a68:	687b      	ldr	r3, [r7, #4]
 8011a6a:	2b00      	cmp	r3, #0
 8011a6c:	d003      	beq.n	8011a76 <tcp_output+0xc6>
 8011a6e:	687b      	ldr	r3, [r7, #4]
 8011a70:	681b      	ldr	r3, [r3, #0]
 8011a72:	2b00      	cmp	r3, #0
 8011a74:	d111      	bne.n	8011a9a <tcp_output+0xea>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 8011a76:	697b      	ldr	r3, [r7, #20]
 8011a78:	2b00      	cmp	r3, #0
 8011a7a:	d002      	beq.n	8011a82 <tcp_output+0xd2>
 8011a7c:	697b      	ldr	r3, [r7, #20]
 8011a7e:	3304      	adds	r3, #4
 8011a80:	e000      	b.n	8011a84 <tcp_output+0xd4>
 8011a82:	2300      	movs	r3, #0
 8011a84:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 8011a86:	693b      	ldr	r3, [r7, #16]
 8011a88:	2b00      	cmp	r3, #0
 8011a8a:	d102      	bne.n	8011a92 <tcp_output+0xe2>
      return ERR_RTE;
 8011a8c:	f06f 0303 	mvn.w	r3, #3
 8011a90:	e170      	b.n	8011d74 <tcp_output+0x3c4>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8011a92:	693b      	ldr	r3, [r7, #16]
 8011a94:	681a      	ldr	r2, [r3, #0]
 8011a96:	687b      	ldr	r3, [r7, #4]
 8011a98:	601a      	str	r2, [r3, #0]
   * with part of the unsent segment (which will engage zero-window probing upon
   * reception of the zero window update from the receiver). This ensures the
   * subsequent window update is reliably received. With the goal of being lightweight,
   * we avoid splitting the unsent segment and treat the window as already zero.
   */
  if (seg != NULL &&
 8011a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a9c:	2b00      	cmp	r3, #0
 8011a9e:	f000 813f 	beq.w	8011d20 <tcp_output+0x370>
      lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd &&
 8011aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011aa4:	68db      	ldr	r3, [r3, #12]
 8011aa6:	685b      	ldr	r3, [r3, #4]
 8011aa8:	4618      	mov	r0, r3
 8011aaa:	f7f7 fbaa 	bl	8009202 <lwip_htonl>
 8011aae:	4602      	mov	r2, r0
 8011ab0:	687b      	ldr	r3, [r7, #4]
 8011ab2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011ab4:	1ad3      	subs	r3, r2, r3
 8011ab6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011ab8:	8912      	ldrh	r2, [r2, #8]
 8011aba:	4413      	add	r3, r2
  if (seg != NULL &&
 8011abc:	69ba      	ldr	r2, [r7, #24]
 8011abe:	429a      	cmp	r2, r3
 8011ac0:	f080 812e 	bcs.w	8011d20 <tcp_output+0x370>
      lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd &&
 8011ac4:	69bb      	ldr	r3, [r7, #24]
 8011ac6:	2b00      	cmp	r3, #0
 8011ac8:	f000 812a 	beq.w	8011d20 <tcp_output+0x370>
      wnd > 0 && wnd == pcb->snd_wnd && pcb->unacked == NULL) {
 8011acc:	687b      	ldr	r3, [r7, #4]
 8011ace:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8011ad2:	461a      	mov	r2, r3
 8011ad4:	69bb      	ldr	r3, [r7, #24]
 8011ad6:	4293      	cmp	r3, r2
 8011ad8:	f040 8122 	bne.w	8011d20 <tcp_output+0x370>
 8011adc:	687b      	ldr	r3, [r7, #4]
 8011ade:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011ae0:	2b00      	cmp	r3, #0
 8011ae2:	f040 811d 	bne.w	8011d20 <tcp_output+0x370>
    /* Start the persist timer */
    if (pcb->persist_backoff == 0) {
 8011ae6:	687b      	ldr	r3, [r7, #4]
 8011ae8:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 8011aec:	2b00      	cmp	r3, #0
 8011aee:	f040 812c 	bne.w	8011d4a <tcp_output+0x39a>
      pcb->persist_cnt = 0;
 8011af2:	687b      	ldr	r3, [r7, #4]
 8011af4:	2200      	movs	r2, #0
 8011af6:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
      pcb->persist_backoff = 1;
 8011afa:	687b      	ldr	r3, [r7, #4]
 8011afc:	2201      	movs	r2, #1
 8011afe:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
    }
    goto output_done;
 8011b02:	e122      	b.n	8011d4a <tcp_output+0x39a>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 8011b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b06:	68db      	ldr	r3, [r3, #12]
 8011b08:	899b      	ldrh	r3, [r3, #12]
 8011b0a:	b29b      	uxth	r3, r3
 8011b0c:	4618      	mov	r0, r3
 8011b0e:	f7f7 fb6b 	bl	80091e8 <lwip_htons>
 8011b12:	4603      	mov	r3, r0
 8011b14:	f003 0304 	and.w	r3, r3, #4
 8011b18:	2b00      	cmp	r3, #0
 8011b1a:	d006      	beq.n	8011b2a <tcp_output+0x17a>
 8011b1c:	4b42      	ldr	r3, [pc, #264]	; (8011c28 <tcp_output+0x278>)
 8011b1e:	f240 4245 	movw	r2, #1093	; 0x445
 8011b22:	4945      	ldr	r1, [pc, #276]	; (8011c38 <tcp_output+0x288>)
 8011b24:	4842      	ldr	r0, [pc, #264]	; (8011c30 <tcp_output+0x280>)
 8011b26:	f002 fb7d 	bl	8014224 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8011b2a:	687b      	ldr	r3, [r7, #4]
 8011b2c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011b2e:	2b00      	cmp	r3, #0
 8011b30:	d01f      	beq.n	8011b72 <tcp_output+0x1c2>
 8011b32:	687b      	ldr	r3, [r7, #4]
 8011b34:	7e9b      	ldrb	r3, [r3, #26]
 8011b36:	f003 0344 	and.w	r3, r3, #68	; 0x44
 8011b3a:	2b00      	cmp	r3, #0
 8011b3c:	d119      	bne.n	8011b72 <tcp_output+0x1c2>
 8011b3e:	687b      	ldr	r3, [r7, #4]
 8011b40:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8011b42:	2b00      	cmp	r3, #0
 8011b44:	d00b      	beq.n	8011b5e <tcp_output+0x1ae>
 8011b46:	687b      	ldr	r3, [r7, #4]
 8011b48:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8011b4a:	681b      	ldr	r3, [r3, #0]
 8011b4c:	2b00      	cmp	r3, #0
 8011b4e:	d110      	bne.n	8011b72 <tcp_output+0x1c2>
 8011b50:	687b      	ldr	r3, [r7, #4]
 8011b52:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8011b54:	891a      	ldrh	r2, [r3, #8]
 8011b56:	687b      	ldr	r3, [r7, #4]
 8011b58:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8011b5a:	429a      	cmp	r2, r3
 8011b5c:	d209      	bcs.n	8011b72 <tcp_output+0x1c2>
 8011b5e:	687b      	ldr	r3, [r7, #4]
 8011b60:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8011b64:	2b00      	cmp	r3, #0
 8011b66:	d004      	beq.n	8011b72 <tcp_output+0x1c2>
 8011b68:	687b      	ldr	r3, [r7, #4]
 8011b6a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8011b6e:	2b08      	cmp	r3, #8
 8011b70:	d901      	bls.n	8011b76 <tcp_output+0x1c6>
 8011b72:	2301      	movs	r3, #1
 8011b74:	e000      	b.n	8011b78 <tcp_output+0x1c8>
 8011b76:	2300      	movs	r3, #0
 8011b78:	2b00      	cmp	r3, #0
 8011b7a:	d106      	bne.n	8011b8a <tcp_output+0x1da>
      ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 8011b7c:	687b      	ldr	r3, [r7, #4]
 8011b7e:	7e9b      	ldrb	r3, [r3, #26]
 8011b80:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8011b84:	2b00      	cmp	r3, #0
 8011b86:	f000 80e2 	beq.w	8011d4e <tcp_output+0x39e>
                            pcb->lastack,
                            lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8011b8a:	687b      	ldr	r3, [r7, #4]
 8011b8c:	7d1b      	ldrb	r3, [r3, #20]
 8011b8e:	2b02      	cmp	r3, #2
 8011b90:	d00d      	beq.n	8011bae <tcp_output+0x1fe>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8011b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b94:	68db      	ldr	r3, [r3, #12]
 8011b96:	899b      	ldrh	r3, [r3, #12]
 8011b98:	b29c      	uxth	r4, r3
 8011b9a:	2010      	movs	r0, #16
 8011b9c:	f7f7 fb24 	bl	80091e8 <lwip_htons>
 8011ba0:	4603      	mov	r3, r0
 8011ba2:	461a      	mov	r2, r3
 8011ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011ba6:	68db      	ldr	r3, [r3, #12]
 8011ba8:	4322      	orrs	r2, r4
 8011baa:	b292      	uxth	r2, r2
 8011bac:	819a      	strh	r2, [r3, #12]
    }

#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    err = tcp_output_segment(seg, pcb, netif);
 8011bae:	697a      	ldr	r2, [r7, #20]
 8011bb0:	6879      	ldr	r1, [r7, #4]
 8011bb2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8011bb4:	f000 f8e2 	bl	8011d7c <tcp_output_segment>
 8011bb8:	4603      	mov	r3, r0
 8011bba:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 8011bbc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011bc0:	2b00      	cmp	r3, #0
 8011bc2:	d009      	beq.n	8011bd8 <tcp_output+0x228>
      /* segment could not be sent, for whatever reason */
      pcb->flags |= TF_NAGLEMEMERR;
 8011bc4:	687b      	ldr	r3, [r7, #4]
 8011bc6:	7e9b      	ldrb	r3, [r3, #26]
 8011bc8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8011bcc:	b2da      	uxtb	r2, r3
 8011bce:	687b      	ldr	r3, [r7, #4]
 8011bd0:	769a      	strb	r2, [r3, #26]
      return err;
 8011bd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011bd6:	e0cd      	b.n	8011d74 <tcp_output+0x3c4>
    }
    pcb->unsent = seg->next;
 8011bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011bda:	681a      	ldr	r2, [r3, #0]
 8011bdc:	687b      	ldr	r3, [r7, #4]
 8011bde:	669a      	str	r2, [r3, #104]	; 0x68
    if (pcb->state != SYN_SENT) {
 8011be0:	687b      	ldr	r3, [r7, #4]
 8011be2:	7d1b      	ldrb	r3, [r3, #20]
 8011be4:	2b02      	cmp	r3, #2
 8011be6:	d006      	beq.n	8011bf6 <tcp_output+0x246>
      pcb->flags &= ~(TF_ACK_DELAY | TF_ACK_NOW);
 8011be8:	687b      	ldr	r3, [r7, #4]
 8011bea:	7e9b      	ldrb	r3, [r3, #26]
 8011bec:	f023 0303 	bic.w	r3, r3, #3
 8011bf0:	b2da      	uxtb	r2, r3
 8011bf2:	687b      	ldr	r3, [r7, #4]
 8011bf4:	769a      	strb	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8011bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011bf8:	68db      	ldr	r3, [r3, #12]
 8011bfa:	685b      	ldr	r3, [r3, #4]
 8011bfc:	4618      	mov	r0, r3
 8011bfe:	f7f7 fb00 	bl	8009202 <lwip_htonl>
 8011c02:	4604      	mov	r4, r0
 8011c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011c06:	891b      	ldrh	r3, [r3, #8]
 8011c08:	461d      	mov	r5, r3
 8011c0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011c0c:	68db      	ldr	r3, [r3, #12]
 8011c0e:	899b      	ldrh	r3, [r3, #12]
 8011c10:	b29b      	uxth	r3, r3
 8011c12:	4618      	mov	r0, r3
 8011c14:	f7f7 fae8 	bl	80091e8 <lwip_htons>
 8011c18:	4603      	mov	r3, r0
 8011c1a:	f003 0303 	and.w	r3, r3, #3
 8011c1e:	2b00      	cmp	r3, #0
 8011c20:	d00c      	beq.n	8011c3c <tcp_output+0x28c>
 8011c22:	2301      	movs	r3, #1
 8011c24:	e00b      	b.n	8011c3e <tcp_output+0x28e>
 8011c26:	bf00      	nop
 8011c28:	08016c8c 	.word	0x08016c8c
 8011c2c:	080170cc 	.word	0x080170cc
 8011c30:	08016d2c 	.word	0x08016d2c
 8011c34:	2000bcac 	.word	0x2000bcac
 8011c38:	080170f4 	.word	0x080170f4
 8011c3c:	2300      	movs	r3, #0
 8011c3e:	442b      	add	r3, r5
 8011c40:	4423      	add	r3, r4
 8011c42:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8011c44:	687b      	ldr	r3, [r7, #4]
 8011c46:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8011c48:	68bb      	ldr	r3, [r7, #8]
 8011c4a:	1ad3      	subs	r3, r2, r3
 8011c4c:	2b00      	cmp	r3, #0
 8011c4e:	da02      	bge.n	8011c56 <tcp_output+0x2a6>
      pcb->snd_nxt = snd_nxt;
 8011c50:	687b      	ldr	r3, [r7, #4]
 8011c52:	68ba      	ldr	r2, [r7, #8]
 8011c54:	64da      	str	r2, [r3, #76]	; 0x4c
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 8011c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011c58:	891b      	ldrh	r3, [r3, #8]
 8011c5a:	461c      	mov	r4, r3
 8011c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011c5e:	68db      	ldr	r3, [r3, #12]
 8011c60:	899b      	ldrh	r3, [r3, #12]
 8011c62:	b29b      	uxth	r3, r3
 8011c64:	4618      	mov	r0, r3
 8011c66:	f7f7 fabf 	bl	80091e8 <lwip_htons>
 8011c6a:	4603      	mov	r3, r0
 8011c6c:	f003 0303 	and.w	r3, r3, #3
 8011c70:	2b00      	cmp	r3, #0
 8011c72:	d001      	beq.n	8011c78 <tcp_output+0x2c8>
 8011c74:	2301      	movs	r3, #1
 8011c76:	e000      	b.n	8011c7a <tcp_output+0x2ca>
 8011c78:	2300      	movs	r3, #0
 8011c7a:	4423      	add	r3, r4
 8011c7c:	2b00      	cmp	r3, #0
 8011c7e:	d049      	beq.n	8011d14 <tcp_output+0x364>
      seg->next = NULL;
 8011c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011c82:	2200      	movs	r2, #0
 8011c84:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8011c86:	687b      	ldr	r3, [r7, #4]
 8011c88:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011c8a:	2b00      	cmp	r3, #0
 8011c8c:	d105      	bne.n	8011c9a <tcp_output+0x2ea>
        pcb->unacked = seg;
 8011c8e:	687b      	ldr	r3, [r7, #4]
 8011c90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011c92:	66da      	str	r2, [r3, #108]	; 0x6c
        useg = seg;
 8011c94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011c96:	623b      	str	r3, [r7, #32]
 8011c98:	e03f      	b.n	8011d1a <tcp_output+0x36a>
      /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8011c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011c9c:	68db      	ldr	r3, [r3, #12]
 8011c9e:	685b      	ldr	r3, [r3, #4]
 8011ca0:	4618      	mov	r0, r3
 8011ca2:	f7f7 faae 	bl	8009202 <lwip_htonl>
 8011ca6:	4604      	mov	r4, r0
 8011ca8:	6a3b      	ldr	r3, [r7, #32]
 8011caa:	68db      	ldr	r3, [r3, #12]
 8011cac:	685b      	ldr	r3, [r3, #4]
 8011cae:	4618      	mov	r0, r3
 8011cb0:	f7f7 faa7 	bl	8009202 <lwip_htonl>
 8011cb4:	4603      	mov	r3, r0
 8011cb6:	1ae3      	subs	r3, r4, r3
 8011cb8:	2b00      	cmp	r3, #0
 8011cba:	da24      	bge.n	8011d06 <tcp_output+0x356>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 8011cbc:	687b      	ldr	r3, [r7, #4]
 8011cbe:	336c      	adds	r3, #108	; 0x6c
 8011cc0:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8011cc2:	e002      	b.n	8011cca <tcp_output+0x31a>
            TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
              cur_seg = &((*cur_seg)->next );
 8011cc4:	69fb      	ldr	r3, [r7, #28]
 8011cc6:	681b      	ldr	r3, [r3, #0]
 8011cc8:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8011cca:	69fb      	ldr	r3, [r7, #28]
 8011ccc:	681b      	ldr	r3, [r3, #0]
 8011cce:	2b00      	cmp	r3, #0
 8011cd0:	d011      	beq.n	8011cf6 <tcp_output+0x346>
            TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8011cd2:	69fb      	ldr	r3, [r7, #28]
 8011cd4:	681b      	ldr	r3, [r3, #0]
 8011cd6:	68db      	ldr	r3, [r3, #12]
 8011cd8:	685b      	ldr	r3, [r3, #4]
 8011cda:	4618      	mov	r0, r3
 8011cdc:	f7f7 fa91 	bl	8009202 <lwip_htonl>
 8011ce0:	4604      	mov	r4, r0
 8011ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011ce4:	68db      	ldr	r3, [r3, #12]
 8011ce6:	685b      	ldr	r3, [r3, #4]
 8011ce8:	4618      	mov	r0, r3
 8011cea:	f7f7 fa8a 	bl	8009202 <lwip_htonl>
 8011cee:	4603      	mov	r3, r0
 8011cf0:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8011cf2:	2b00      	cmp	r3, #0
 8011cf4:	dbe6      	blt.n	8011cc4 <tcp_output+0x314>
          }
          seg->next = (*cur_seg);
 8011cf6:	69fb      	ldr	r3, [r7, #28]
 8011cf8:	681a      	ldr	r2, [r3, #0]
 8011cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011cfc:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8011cfe:	69fb      	ldr	r3, [r7, #28]
 8011d00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011d02:	601a      	str	r2, [r3, #0]
 8011d04:	e009      	b.n	8011d1a <tcp_output+0x36a>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8011d06:	6a3b      	ldr	r3, [r7, #32]
 8011d08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011d0a:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 8011d0c:	6a3b      	ldr	r3, [r7, #32]
 8011d0e:	681b      	ldr	r3, [r3, #0]
 8011d10:	623b      	str	r3, [r7, #32]
 8011d12:	e002      	b.n	8011d1a <tcp_output+0x36a>
        }
      }
    /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 8011d14:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8011d16:	f7fc fa09 	bl	800e12c <tcp_seg_free>
    }
    seg = pcb->unsent;
 8011d1a:	687b      	ldr	r3, [r7, #4]
 8011d1c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8011d1e:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 8011d20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d22:	2b00      	cmp	r3, #0
 8011d24:	d015      	beq.n	8011d52 <tcp_output+0x3a2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8011d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d28:	68db      	ldr	r3, [r3, #12]
 8011d2a:	685b      	ldr	r3, [r3, #4]
 8011d2c:	4618      	mov	r0, r3
 8011d2e:	f7f7 fa68 	bl	8009202 <lwip_htonl>
 8011d32:	4602      	mov	r2, r0
 8011d34:	687b      	ldr	r3, [r7, #4]
 8011d36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011d38:	1ad3      	subs	r3, r2, r3
 8011d3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011d3c:	8912      	ldrh	r2, [r2, #8]
 8011d3e:	4413      	add	r3, r2
  while (seg != NULL &&
 8011d40:	69ba      	ldr	r2, [r7, #24]
 8011d42:	429a      	cmp	r2, r3
 8011d44:	f4bf aede 	bcs.w	8011b04 <tcp_output+0x154>
  }
output_done:
 8011d48:	e003      	b.n	8011d52 <tcp_output+0x3a2>
    goto output_done;
 8011d4a:	bf00      	nop
 8011d4c:	e002      	b.n	8011d54 <tcp_output+0x3a4>
      break;
 8011d4e:	bf00      	nop
 8011d50:	e000      	b.n	8011d54 <tcp_output+0x3a4>
output_done:
 8011d52:	bf00      	nop
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 8011d54:	687b      	ldr	r3, [r7, #4]
 8011d56:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8011d58:	2b00      	cmp	r3, #0
 8011d5a:	d103      	bne.n	8011d64 <tcp_output+0x3b4>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8011d5c:	687b      	ldr	r3, [r7, #4]
 8011d5e:	2200      	movs	r2, #0
 8011d60:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  }
#endif /* TCP_OVERSIZE */

  pcb->flags &= ~TF_NAGLEMEMERR;
 8011d64:	687b      	ldr	r3, [r7, #4]
 8011d66:	7e9b      	ldrb	r3, [r3, #26]
 8011d68:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011d6c:	b2da      	uxtb	r2, r3
 8011d6e:	687b      	ldr	r3, [r7, #4]
 8011d70:	769a      	strb	r2, [r3, #26]
  return ERR_OK;
 8011d72:	2300      	movs	r3, #0
}
 8011d74:	4618      	mov	r0, r3
 8011d76:	3728      	adds	r7, #40	; 0x28
 8011d78:	46bd      	mov	sp, r7
 8011d7a:	bdb0      	pop	{r4, r5, r7, pc}

08011d7c <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8011d7c:	b5b0      	push	{r4, r5, r7, lr}
 8011d7e:	b08c      	sub	sp, #48	; 0x30
 8011d80:	af04      	add	r7, sp, #16
 8011d82:	60f8      	str	r0, [r7, #12]
 8011d84:	60b9      	str	r1, [r7, #8]
 8011d86:	607a      	str	r2, [r7, #4]
  err_t err;
  u16_t len;
  u32_t *opts;

  if (seg->p->ref != 1) {
 8011d88:	68fb      	ldr	r3, [r7, #12]
 8011d8a:	685b      	ldr	r3, [r3, #4]
 8011d8c:	89db      	ldrh	r3, [r3, #14]
 8011d8e:	2b01      	cmp	r3, #1
 8011d90:	d001      	beq.n	8011d96 <tcp_output_segment+0x1a>
    /* This can happen if the pbuf of this segment is still referenced by the
       netif driver due to deferred transmission. Since this function modifies
       p->len, we must not continue in this case. */
    return ERR_OK;
 8011d92:	2300      	movs	r3, #0
 8011d94:	e08a      	b.n	8011eac <tcp_output_segment+0x130>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 8011d96:	68bb      	ldr	r3, [r7, #8]
 8011d98:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011d9a:	68fb      	ldr	r3, [r7, #12]
 8011d9c:	68dc      	ldr	r4, [r3, #12]
 8011d9e:	4610      	mov	r0, r2
 8011da0:	f7f7 fa2f 	bl	8009202 <lwip_htonl>
 8011da4:	4603      	mov	r3, r0
 8011da6:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 8011da8:	68bb      	ldr	r3, [r7, #8]
 8011daa:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8011dac:	68fb      	ldr	r3, [r7, #12]
 8011dae:	68dc      	ldr	r4, [r3, #12]
 8011db0:	4610      	mov	r0, r2
 8011db2:	f7f7 fa19 	bl	80091e8 <lwip_htons>
 8011db6:	4603      	mov	r3, r0
 8011db8:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8011dba:	68bb      	ldr	r3, [r7, #8]
 8011dbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011dbe:	68ba      	ldr	r2, [r7, #8]
 8011dc0:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8011dc2:	441a      	add	r2, r3
 8011dc4:	68bb      	ldr	r3, [r7, #8]
 8011dc6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 8011dc8:	68fb      	ldr	r3, [r7, #12]
 8011dca:	68db      	ldr	r3, [r3, #12]
 8011dcc:	3314      	adds	r3, #20
 8011dce:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 8011dd0:	68fb      	ldr	r3, [r7, #12]
 8011dd2:	7a9b      	ldrb	r3, [r3, #10]
 8011dd4:	f003 0301 	and.w	r3, r3, #1
 8011dd8:	2b00      	cmp	r3, #0
 8011dda:	d014      	beq.n	8011e06 <tcp_output_segment+0x8a>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss(TCP_MSS, &pcb->local_ip, &pcb->remote_ip);
 8011ddc:	68bb      	ldr	r3, [r7, #8]
 8011dde:	3304      	adds	r3, #4
 8011de0:	4619      	mov	r1, r3
 8011de2:	f44f 7006 	mov.w	r0, #536	; 0x218
 8011de6:	f7fc fc7b 	bl	800e6e0 <tcp_eff_send_mss_impl>
 8011dea:	4603      	mov	r3, r0
 8011dec:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 8011dee:	8b7b      	ldrh	r3, [r7, #26]
 8011df0:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 8011df4:	4618      	mov	r0, r3
 8011df6:	f7f7 fa04 	bl	8009202 <lwip_htonl>
 8011dfa:	4602      	mov	r2, r0
 8011dfc:	69fb      	ldr	r3, [r7, #28]
 8011dfe:	601a      	str	r2, [r3, #0]
    opts += 1;
 8011e00:	69fb      	ldr	r3, [r7, #28]
 8011e02:	3304      	adds	r3, #4
 8011e04:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 8011e06:	68bb      	ldr	r3, [r7, #8]
 8011e08:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8011e0c:	2b00      	cmp	r3, #0
 8011e0e:	da02      	bge.n	8011e16 <tcp_output_segment+0x9a>
    pcb->rtime = 0;
 8011e10:	68bb      	ldr	r3, [r7, #8]
 8011e12:	2200      	movs	r2, #0
 8011e14:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 8011e16:	68bb      	ldr	r3, [r7, #8]
 8011e18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011e1a:	2b00      	cmp	r3, #0
 8011e1c:	d10c      	bne.n	8011e38 <tcp_output_segment+0xbc>
    pcb->rttest = tcp_ticks;
 8011e1e:	4b25      	ldr	r3, [pc, #148]	; (8011eb4 <tcp_output_segment+0x138>)
 8011e20:	681a      	ldr	r2, [r3, #0]
 8011e22:	68bb      	ldr	r3, [r7, #8]
 8011e24:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8011e26:	68fb      	ldr	r3, [r7, #12]
 8011e28:	68db      	ldr	r3, [r3, #12]
 8011e2a:	685b      	ldr	r3, [r3, #4]
 8011e2c:	4618      	mov	r0, r3
 8011e2e:	f7f7 f9e8 	bl	8009202 <lwip_htonl>
 8011e32:	4602      	mov	r2, r0
 8011e34:	68bb      	ldr	r3, [r7, #8]
 8011e36:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
          lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
          seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8011e38:	68fb      	ldr	r3, [r7, #12]
 8011e3a:	68da      	ldr	r2, [r3, #12]
 8011e3c:	68fb      	ldr	r3, [r7, #12]
 8011e3e:	685b      	ldr	r3, [r3, #4]
 8011e40:	685b      	ldr	r3, [r3, #4]
 8011e42:	1ad3      	subs	r3, r2, r3
 8011e44:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 8011e46:	68fb      	ldr	r3, [r7, #12]
 8011e48:	685b      	ldr	r3, [r3, #4]
 8011e4a:	8959      	ldrh	r1, [r3, #10]
 8011e4c:	68fb      	ldr	r3, [r7, #12]
 8011e4e:	685b      	ldr	r3, [r3, #4]
 8011e50:	8b3a      	ldrh	r2, [r7, #24]
 8011e52:	1a8a      	subs	r2, r1, r2
 8011e54:	b292      	uxth	r2, r2
 8011e56:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8011e58:	68fb      	ldr	r3, [r7, #12]
 8011e5a:	685b      	ldr	r3, [r3, #4]
 8011e5c:	8919      	ldrh	r1, [r3, #8]
 8011e5e:	68fb      	ldr	r3, [r7, #12]
 8011e60:	685b      	ldr	r3, [r3, #4]
 8011e62:	8b3a      	ldrh	r2, [r7, #24]
 8011e64:	1a8a      	subs	r2, r1, r2
 8011e66:	b292      	uxth	r2, r2
 8011e68:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 8011e6a:	68fb      	ldr	r3, [r7, #12]
 8011e6c:	685b      	ldr	r3, [r3, #4]
 8011e6e:	68fa      	ldr	r2, [r7, #12]
 8011e70:	68d2      	ldr	r2, [r2, #12]
 8011e72:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 8011e74:	68fb      	ldr	r3, [r7, #12]
 8011e76:	68db      	ldr	r3, [r3, #12]
 8011e78:	2200      	movs	r2, #0
 8011e7a:	741a      	strb	r2, [r3, #16]
 8011e7c:	2200      	movs	r2, #0
 8011e7e:	745a      	strb	r2, [r3, #17]
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8011e80:	68fb      	ldr	r3, [r7, #12]
 8011e82:	6858      	ldr	r0, [r3, #4]
 8011e84:	68b9      	ldr	r1, [r7, #8]
 8011e86:	68bb      	ldr	r3, [r7, #8]
 8011e88:	1d1c      	adds	r4, r3, #4
 8011e8a:	68bb      	ldr	r3, [r7, #8]
 8011e8c:	7a9d      	ldrb	r5, [r3, #10]
 8011e8e:	68bb      	ldr	r3, [r7, #8]
 8011e90:	7a5b      	ldrb	r3, [r3, #9]
 8011e92:	687a      	ldr	r2, [r7, #4]
 8011e94:	9202      	str	r2, [sp, #8]
 8011e96:	2206      	movs	r2, #6
 8011e98:	9201      	str	r2, [sp, #4]
 8011e9a:	9300      	str	r3, [sp, #0]
 8011e9c:	462b      	mov	r3, r5
 8011e9e:	4622      	mov	r2, r4
 8011ea0:	f7f8 fcda 	bl	800a858 <ip4_output_if>
 8011ea4:	4603      	mov	r3, r0
 8011ea6:	75fb      	strb	r3, [r7, #23]
    pcb->tos, IP_PROTO_TCP, netif);
  NETIF_SET_HWADDRHINT(netif, NULL);
  return err;
 8011ea8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011eac:	4618      	mov	r0, r3
 8011eae:	3720      	adds	r7, #32
 8011eb0:	46bd      	mov	sp, r7
 8011eb2:	bdb0      	pop	{r4, r5, r7, pc}
 8011eb4:	2000bc60 	.word	0x2000bc60

08011eb8 <tcp_rst>:
 */
void
tcp_rst(u32_t seqno, u32_t ackno,
  const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
  u16_t local_port, u16_t remote_port)
{
 8011eb8:	b580      	push	{r7, lr}
 8011eba:	b08c      	sub	sp, #48	; 0x30
 8011ebc:	af04      	add	r7, sp, #16
 8011ebe:	60f8      	str	r0, [r7, #12]
 8011ec0:	60b9      	str	r1, [r7, #8]
 8011ec2:	607a      	str	r2, [r7, #4]
 8011ec4:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  struct tcp_hdr *tcphdr;
  struct netif *netif;
  p = pbuf_alloc(PBUF_IP, TCP_HLEN, PBUF_RAM);
 8011ec6:	2200      	movs	r2, #0
 8011ec8:	2114      	movs	r1, #20
 8011eca:	2001      	movs	r0, #1
 8011ecc:	f7fa f9c4 	bl	800c258 <pbuf_alloc>
 8011ed0:	61f8      	str	r0, [r7, #28]
  if (p == NULL) {
 8011ed2:	69fb      	ldr	r3, [r7, #28]
 8011ed4:	2b00      	cmp	r3, #0
 8011ed6:	d05b      	beq.n	8011f90 <tcp_rst+0xd8>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8011ed8:	69fb      	ldr	r3, [r7, #28]
 8011eda:	895b      	ldrh	r3, [r3, #10]
 8011edc:	2b13      	cmp	r3, #19
 8011ede:	d806      	bhi.n	8011eee <tcp_rst+0x36>
 8011ee0:	4b2d      	ldr	r3, [pc, #180]	; (8011f98 <tcp_rst+0xe0>)
 8011ee2:	f240 524c 	movw	r2, #1356	; 0x54c
 8011ee6:	492d      	ldr	r1, [pc, #180]	; (8011f9c <tcp_rst+0xe4>)
 8011ee8:	482d      	ldr	r0, [pc, #180]	; (8011fa0 <tcp_rst+0xe8>)
 8011eea:	f002 f99b 	bl	8014224 <iprintf>
              (p->len >= sizeof(struct tcp_hdr)));

  tcphdr = (struct tcp_hdr *)p->payload;
 8011eee:	69fb      	ldr	r3, [r7, #28]
 8011ef0:	685b      	ldr	r3, [r3, #4]
 8011ef2:	61bb      	str	r3, [r7, #24]
  tcphdr->src = lwip_htons(local_port);
 8011ef4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8011ef6:	4618      	mov	r0, r3
 8011ef8:	f7f7 f976 	bl	80091e8 <lwip_htons>
 8011efc:	4603      	mov	r3, r0
 8011efe:	461a      	mov	r2, r3
 8011f00:	69bb      	ldr	r3, [r7, #24]
 8011f02:	801a      	strh	r2, [r3, #0]
  tcphdr->dest = lwip_htons(remote_port);
 8011f04:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8011f06:	4618      	mov	r0, r3
 8011f08:	f7f7 f96e 	bl	80091e8 <lwip_htons>
 8011f0c:	4603      	mov	r3, r0
 8011f0e:	461a      	mov	r2, r3
 8011f10:	69bb      	ldr	r3, [r7, #24]
 8011f12:	805a      	strh	r2, [r3, #2]
  tcphdr->seqno = lwip_htonl(seqno);
 8011f14:	68f8      	ldr	r0, [r7, #12]
 8011f16:	f7f7 f974 	bl	8009202 <lwip_htonl>
 8011f1a:	4602      	mov	r2, r0
 8011f1c:	69bb      	ldr	r3, [r7, #24]
 8011f1e:	605a      	str	r2, [r3, #4]
  tcphdr->ackno = lwip_htonl(ackno);
 8011f20:	68b8      	ldr	r0, [r7, #8]
 8011f22:	f7f7 f96e 	bl	8009202 <lwip_htonl>
 8011f26:	4602      	mov	r2, r0
 8011f28:	69bb      	ldr	r3, [r7, #24]
 8011f2a:	609a      	str	r2, [r3, #8]
  TCPH_HDRLEN_FLAGS_SET(tcphdr, TCP_HLEN/4, TCP_RST | TCP_ACK);
 8011f2c:	f245 0014 	movw	r0, #20500	; 0x5014
 8011f30:	f7f7 f95a 	bl	80091e8 <lwip_htons>
 8011f34:	4603      	mov	r3, r0
 8011f36:	461a      	mov	r2, r3
 8011f38:	69bb      	ldr	r3, [r7, #24]
 8011f3a:	819a      	strh	r2, [r3, #12]
#if LWIP_WND_SCALE
  tcphdr->wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  tcphdr->wnd = PP_HTONS(TCP_WND);
 8011f3c:	69bb      	ldr	r3, [r7, #24]
 8011f3e:	2200      	movs	r2, #0
 8011f40:	f042 0208 	orr.w	r2, r2, #8
 8011f44:	739a      	strb	r2, [r3, #14]
 8011f46:	2200      	movs	r2, #0
 8011f48:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8011f4c:	73da      	strb	r2, [r3, #15]
#endif
  tcphdr->chksum = 0;
 8011f4e:	69bb      	ldr	r3, [r7, #24]
 8011f50:	2200      	movs	r2, #0
 8011f52:	741a      	strb	r2, [r3, #16]
 8011f54:	2200      	movs	r2, #0
 8011f56:	745a      	strb	r2, [r3, #17]
  tcphdr->urgp = 0;
 8011f58:	69bb      	ldr	r3, [r7, #24]
 8011f5a:	2200      	movs	r2, #0
 8011f5c:	749a      	strb	r2, [r3, #18]
 8011f5e:	2200      	movs	r2, #0
 8011f60:	74da      	strb	r2, [r3, #19]

  TCP_STATS_INC(tcp.xmit);
  MIB2_STATS_INC(mib2.tcpoutrsts);

  netif = ip_route(local_ip, remote_ip);
 8011f62:	6838      	ldr	r0, [r7, #0]
 8011f64:	f7f8 face 	bl	800a504 <ip4_route>
 8011f68:	6178      	str	r0, [r7, #20]
  if (netif != NULL) {
 8011f6a:	697b      	ldr	r3, [r7, #20]
 8011f6c:	2b00      	cmp	r3, #0
 8011f6e:	d00b      	beq.n	8011f88 <tcp_rst+0xd0>
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        local_ip, remote_ip);
    }
#endif
    /* Send output with hardcoded TTL/HL since we have no access to the pcb */
    ip_output_if(p, local_ip, remote_ip, TCP_TTL, 0, IP_PROTO_TCP, netif);
 8011f70:	697b      	ldr	r3, [r7, #20]
 8011f72:	9302      	str	r3, [sp, #8]
 8011f74:	2306      	movs	r3, #6
 8011f76:	9301      	str	r3, [sp, #4]
 8011f78:	2300      	movs	r3, #0
 8011f7a:	9300      	str	r3, [sp, #0]
 8011f7c:	23ff      	movs	r3, #255	; 0xff
 8011f7e:	683a      	ldr	r2, [r7, #0]
 8011f80:	6879      	ldr	r1, [r7, #4]
 8011f82:	69f8      	ldr	r0, [r7, #28]
 8011f84:	f7f8 fc68 	bl	800a858 <ip4_output_if>
  }
  pbuf_free(p);
 8011f88:	69f8      	ldr	r0, [r7, #28]
 8011f8a:	f7fa fcdd 	bl	800c948 <pbuf_free>
 8011f8e:	e000      	b.n	8011f92 <tcp_rst+0xda>
    return;
 8011f90:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8011f92:	3720      	adds	r7, #32
 8011f94:	46bd      	mov	sp, r7
 8011f96:	bd80      	pop	{r7, pc}
 8011f98:	08016c8c 	.word	0x08016c8c
 8011f9c:	08016cfc 	.word	0x08016cfc
 8011fa0:	08016d2c 	.word	0x08016d2c

08011fa4 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 8011fa4:	b580      	push	{r7, lr}
 8011fa6:	b084      	sub	sp, #16
 8011fa8:	af00      	add	r7, sp, #0
 8011faa:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  if (pcb->unacked == NULL) {
 8011fac:	687b      	ldr	r3, [r7, #4]
 8011fae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011fb0:	2b00      	cmp	r3, #0
 8011fb2:	d029      	beq.n	8012008 <tcp_rexmit_rto+0x64>
    return;
  }

  /* Move all unacked segments to the head of the unsent queue */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next);
 8011fb4:	687b      	ldr	r3, [r7, #4]
 8011fb6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011fb8:	60fb      	str	r3, [r7, #12]
 8011fba:	e002      	b.n	8011fc2 <tcp_rexmit_rto+0x1e>
 8011fbc:	68fb      	ldr	r3, [r7, #12]
 8011fbe:	681b      	ldr	r3, [r3, #0]
 8011fc0:	60fb      	str	r3, [r7, #12]
 8011fc2:	68fb      	ldr	r3, [r7, #12]
 8011fc4:	681b      	ldr	r3, [r3, #0]
 8011fc6:	2b00      	cmp	r3, #0
 8011fc8:	d1f8      	bne.n	8011fbc <tcp_rexmit_rto+0x18>
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8011fca:	687b      	ldr	r3, [r7, #4]
 8011fcc:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8011fce:	68fb      	ldr	r3, [r7, #12]
 8011fd0:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8011fd2:	687b      	ldr	r3, [r7, #4]
 8011fd4:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8011fd6:	687b      	ldr	r3, [r7, #4]
 8011fd8:	669a      	str	r2, [r3, #104]	; 0x68
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8011fda:	687b      	ldr	r3, [r7, #4]
 8011fdc:	2200      	movs	r2, #0
 8011fde:	66da      	str	r2, [r3, #108]	; 0x6c

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8011fe0:	687b      	ldr	r3, [r7, #4]
 8011fe2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8011fe6:	2bff      	cmp	r3, #255	; 0xff
 8011fe8:	d007      	beq.n	8011ffa <tcp_rexmit_rto+0x56>
    ++pcb->nrtx;
 8011fea:	687b      	ldr	r3, [r7, #4]
 8011fec:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8011ff0:	3301      	adds	r3, #1
 8011ff2:	b2da      	uxtb	r2, r3
 8011ff4:	687b      	ldr	r3, [r7, #4]
 8011ff6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 8011ffa:	687b      	ldr	r3, [r7, #4]
 8011ffc:	2200      	movs	r2, #0
 8011ffe:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission */
  tcp_output(pcb);
 8012000:	6878      	ldr	r0, [r7, #4]
 8012002:	f7ff fcd5 	bl	80119b0 <tcp_output>
 8012006:	e000      	b.n	801200a <tcp_rexmit_rto+0x66>
    return;
 8012008:	bf00      	nop
}
 801200a:	3710      	adds	r7, #16
 801200c:	46bd      	mov	sp, r7
 801200e:	bd80      	pop	{r7, pc}

08012010 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit(struct tcp_pcb *pcb)
{
 8012010:	b590      	push	{r4, r7, lr}
 8012012:	b085      	sub	sp, #20
 8012014:	af00      	add	r7, sp, #0
 8012016:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  if (pcb->unacked == NULL) {
 8012018:	687b      	ldr	r3, [r7, #4]
 801201a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801201c:	2b00      	cmp	r3, #0
 801201e:	d043      	beq.n	80120a8 <tcp_rexmit+0x98>
    return;
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  seg = pcb->unacked;
 8012020:	687b      	ldr	r3, [r7, #4]
 8012022:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012024:	60bb      	str	r3, [r7, #8]
  pcb->unacked = seg->next;
 8012026:	68bb      	ldr	r3, [r7, #8]
 8012028:	681a      	ldr	r2, [r3, #0]
 801202a:	687b      	ldr	r3, [r7, #4]
 801202c:	66da      	str	r2, [r3, #108]	; 0x6c

  cur_seg = &(pcb->unsent);
 801202e:	687b      	ldr	r3, [r7, #4]
 8012030:	3368      	adds	r3, #104	; 0x68
 8012032:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8012034:	e002      	b.n	801203c <tcp_rexmit+0x2c>
    TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
      cur_seg = &((*cur_seg)->next );
 8012036:	68fb      	ldr	r3, [r7, #12]
 8012038:	681b      	ldr	r3, [r3, #0]
 801203a:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 801203c:	68fb      	ldr	r3, [r7, #12]
 801203e:	681b      	ldr	r3, [r3, #0]
 8012040:	2b00      	cmp	r3, #0
 8012042:	d011      	beq.n	8012068 <tcp_rexmit+0x58>
    TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8012044:	68fb      	ldr	r3, [r7, #12]
 8012046:	681b      	ldr	r3, [r3, #0]
 8012048:	68db      	ldr	r3, [r3, #12]
 801204a:	685b      	ldr	r3, [r3, #4]
 801204c:	4618      	mov	r0, r3
 801204e:	f7f7 f8d8 	bl	8009202 <lwip_htonl>
 8012052:	4604      	mov	r4, r0
 8012054:	68bb      	ldr	r3, [r7, #8]
 8012056:	68db      	ldr	r3, [r3, #12]
 8012058:	685b      	ldr	r3, [r3, #4]
 801205a:	4618      	mov	r0, r3
 801205c:	f7f7 f8d1 	bl	8009202 <lwip_htonl>
 8012060:	4603      	mov	r3, r0
 8012062:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8012064:	2b00      	cmp	r3, #0
 8012066:	dbe6      	blt.n	8012036 <tcp_rexmit+0x26>
  }
  seg->next = *cur_seg;
 8012068:	68fb      	ldr	r3, [r7, #12]
 801206a:	681a      	ldr	r2, [r3, #0]
 801206c:	68bb      	ldr	r3, [r7, #8]
 801206e:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8012070:	68fb      	ldr	r3, [r7, #12]
 8012072:	68ba      	ldr	r2, [r7, #8]
 8012074:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 8012076:	68bb      	ldr	r3, [r7, #8]
 8012078:	681b      	ldr	r3, [r3, #0]
 801207a:	2b00      	cmp	r3, #0
 801207c:	d103      	bne.n	8012086 <tcp_rexmit+0x76>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801207e:	687b      	ldr	r3, [r7, #4]
 8012080:	2200      	movs	r2, #0
 8012082:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 8012086:	687b      	ldr	r3, [r7, #4]
 8012088:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801208c:	2bff      	cmp	r3, #255	; 0xff
 801208e:	d007      	beq.n	80120a0 <tcp_rexmit+0x90>
    ++pcb->nrtx;
 8012090:	687b      	ldr	r3, [r7, #4]
 8012092:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8012096:	3301      	adds	r3, #1
 8012098:	b2da      	uxtb	r2, r3
 801209a:	687b      	ldr	r3, [r7, #4]
 801209c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 80120a0:	687b      	ldr	r3, [r7, #4]
 80120a2:	2200      	movs	r2, #0
 80120a4:	635a      	str	r2, [r3, #52]	; 0x34
 80120a6:	e000      	b.n	80120aa <tcp_rexmit+0x9a>
    return;
 80120a8:	bf00      	nop

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
}
 80120aa:	3714      	adds	r7, #20
 80120ac:	46bd      	mov	sp, r7
 80120ae:	bd90      	pop	{r4, r7, pc}

080120b0 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 80120b0:	b580      	push	{r7, lr}
 80120b2:	b082      	sub	sp, #8
 80120b4:	af00      	add	r7, sp, #0
 80120b6:	6078      	str	r0, [r7, #4]
  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 80120b8:	687b      	ldr	r3, [r7, #4]
 80120ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80120bc:	2b00      	cmp	r3, #0
 80120be:	d041      	beq.n	8012144 <tcp_rexmit_fast+0x94>
 80120c0:	687b      	ldr	r3, [r7, #4]
 80120c2:	7e9b      	ldrb	r3, [r3, #26]
 80120c4:	f003 0304 	and.w	r3, r3, #4
 80120c8:	2b00      	cmp	r3, #0
 80120ca:	d13b      	bne.n	8012144 <tcp_rexmit_fast+0x94>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    tcp_rexmit(pcb);
 80120cc:	6878      	ldr	r0, [r7, #4]
 80120ce:	f7ff ff9f 	bl	8012010 <tcp_rexmit>

    /* Set ssthresh to half of the minimum of the current
     * cwnd and the advertised window */
    pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 80120d2:	687b      	ldr	r3, [r7, #4]
 80120d4:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80120d8:	687b      	ldr	r3, [r7, #4]
 80120da:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80120de:	4293      	cmp	r3, r2
 80120e0:	bf28      	it	cs
 80120e2:	4613      	movcs	r3, r2
 80120e4:	b29b      	uxth	r3, r3
 80120e6:	0fda      	lsrs	r2, r3, #31
 80120e8:	4413      	add	r3, r2
 80120ea:	105b      	asrs	r3, r3, #1
 80120ec:	b29a      	uxth	r2, r3
 80120ee:	687b      	ldr	r3, [r7, #4]
 80120f0:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

    /* The minimum value for ssthresh should be 2 MSS */
    if (pcb->ssthresh < (2U * pcb->mss)) {
 80120f4:	687b      	ldr	r3, [r7, #4]
 80120f6:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 80120fa:	461a      	mov	r2, r3
 80120fc:	687b      	ldr	r3, [r7, #4]
 80120fe:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012100:	005b      	lsls	r3, r3, #1
 8012102:	429a      	cmp	r2, r3
 8012104:	d206      	bcs.n	8012114 <tcp_rexmit_fast+0x64>
      LWIP_DEBUGF(TCP_FR_DEBUG,
                  ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                   " should be min 2 mss %"U16_F"...\n",
                   pcb->ssthresh, (u16_t)(2*pcb->mss)));
      pcb->ssthresh = 2*pcb->mss;
 8012106:	687b      	ldr	r3, [r7, #4]
 8012108:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801210a:	005b      	lsls	r3, r3, #1
 801210c:	b29a      	uxth	r2, r3
 801210e:	687b      	ldr	r3, [r7, #4]
 8012110:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
    }

    pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8012114:	687b      	ldr	r3, [r7, #4]
 8012116:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 801211a:	687b      	ldr	r3, [r7, #4]
 801211c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801211e:	4619      	mov	r1, r3
 8012120:	0049      	lsls	r1, r1, #1
 8012122:	440b      	add	r3, r1
 8012124:	b29b      	uxth	r3, r3
 8012126:	4413      	add	r3, r2
 8012128:	b29a      	uxth	r2, r3
 801212a:	687b      	ldr	r3, [r7, #4]
 801212c:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->flags |= TF_INFR;
 8012130:	687b      	ldr	r3, [r7, #4]
 8012132:	7e9b      	ldrb	r3, [r3, #26]
 8012134:	f043 0304 	orr.w	r3, r3, #4
 8012138:	b2da      	uxtb	r2, r3
 801213a:	687b      	ldr	r3, [r7, #4]
 801213c:	769a      	strb	r2, [r3, #26]

    /* Reset the retransmission timer to prevent immediate rto retransmissions */
    pcb->rtime = 0;
 801213e:	687b      	ldr	r3, [r7, #4]
 8012140:	2200      	movs	r2, #0
 8012142:	861a      	strh	r2, [r3, #48]	; 0x30
  }
}
 8012144:	bf00      	nop
 8012146:	3708      	adds	r7, #8
 8012148:	46bd      	mov	sp, r7
 801214a:	bd80      	pop	{r7, pc}

0801214c <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 801214c:	b580      	push	{r7, lr}
 801214e:	b08a      	sub	sp, #40	; 0x28
 8012150:	af04      	add	r7, sp, #16
 8012152:	6078      	str	r0, [r7, #4]
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, 0, 0, lwip_htonl(pcb->snd_nxt - 1));
 8012154:	687b      	ldr	r3, [r7, #4]
 8012156:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012158:	3b01      	subs	r3, #1
 801215a:	4618      	mov	r0, r3
 801215c:	f7f7 f851 	bl	8009202 <lwip_htonl>
 8012160:	4603      	mov	r3, r0
 8012162:	2200      	movs	r2, #0
 8012164:	2100      	movs	r1, #0
 8012166:	6878      	ldr	r0, [r7, #4]
 8012168:	f7fe fd56 	bl	8010c18 <tcp_output_alloc_header>
 801216c:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801216e:	693b      	ldr	r3, [r7, #16]
 8012170:	2b00      	cmp	r3, #0
 8012172:	d102      	bne.n	801217a <tcp_keepalive+0x2e>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8012174:	f04f 33ff 	mov.w	r3, #4294967295
 8012178:	e021      	b.n	80121be <tcp_keepalive+0x72>
  }
  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 801217a:	687b      	ldr	r3, [r7, #4]
 801217c:	3304      	adds	r3, #4
 801217e:	4618      	mov	r0, r3
 8012180:	f7f8 f9c0 	bl	800a504 <ip4_route>
 8012184:	60f8      	str	r0, [r7, #12]
  if (netif == NULL) {
 8012186:	68fb      	ldr	r3, [r7, #12]
 8012188:	2b00      	cmp	r3, #0
 801218a:	d102      	bne.n	8012192 <tcp_keepalive+0x46>
    err = ERR_RTE;
 801218c:	23fc      	movs	r3, #252	; 0xfc
 801218e:	75fb      	strb	r3, [r7, #23]
 8012190:	e010      	b.n	80121b4 <tcp_keepalive+0x68>
#endif /* CHECKSUM_GEN_TCP */
    TCP_STATS_INC(tcp.xmit);

    /* Send output to IP */
    NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
    err = ip_output_if(p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl, 0, IP_PROTO_TCP, netif);
 8012192:	6879      	ldr	r1, [r7, #4]
 8012194:	687b      	ldr	r3, [r7, #4]
 8012196:	1d1a      	adds	r2, r3, #4
 8012198:	687b      	ldr	r3, [r7, #4]
 801219a:	7a98      	ldrb	r0, [r3, #10]
 801219c:	68fb      	ldr	r3, [r7, #12]
 801219e:	9302      	str	r3, [sp, #8]
 80121a0:	2306      	movs	r3, #6
 80121a2:	9301      	str	r3, [sp, #4]
 80121a4:	2300      	movs	r3, #0
 80121a6:	9300      	str	r3, [sp, #0]
 80121a8:	4603      	mov	r3, r0
 80121aa:	6938      	ldr	r0, [r7, #16]
 80121ac:	f7f8 fb54 	bl	800a858 <ip4_output_if>
 80121b0:	4603      	mov	r3, r0
 80121b2:	75fb      	strb	r3, [r7, #23]
    NETIF_SET_HWADDRHINT(netif, NULL);
  }
  pbuf_free(p);
 80121b4:	6938      	ldr	r0, [r7, #16]
 80121b6:	f7fa fbc7 	bl	800c948 <pbuf_free>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 80121ba:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80121be:	4618      	mov	r0, r3
 80121c0:	3718      	adds	r7, #24
 80121c2:	46bd      	mov	sp, r7
 80121c4:	bd80      	pop	{r7, pc}

080121c6 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 80121c6:	b590      	push	{r4, r7, lr}
 80121c8:	b08f      	sub	sp, #60	; 0x3c
 80121ca:	af04      	add	r7, sp, #16
 80121cc:	6078      	str	r0, [r7, #4]
  LWIP_DEBUGF(TCP_DEBUG,
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  seg = pcb->unacked;
 80121ce:	687b      	ldr	r3, [r7, #4]
 80121d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80121d2:	623b      	str	r3, [r7, #32]

  if (seg == NULL) {
 80121d4:	6a3b      	ldr	r3, [r7, #32]
 80121d6:	2b00      	cmp	r3, #0
 80121d8:	d102      	bne.n	80121e0 <tcp_zero_window_probe+0x1a>
    seg = pcb->unsent;
 80121da:	687b      	ldr	r3, [r7, #4]
 80121dc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80121de:	623b      	str	r3, [r7, #32]
  }
  if (seg == NULL) {
 80121e0:	6a3b      	ldr	r3, [r7, #32]
 80121e2:	2b00      	cmp	r3, #0
 80121e4:	d101      	bne.n	80121ea <tcp_zero_window_probe+0x24>
    /* nothing to send, zero window probe not needed */
    return ERR_OK;
 80121e6:	2300      	movs	r3, #0
 80121e8:	e085      	b.n	80122f6 <tcp_zero_window_probe+0x130>
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 80121ea:	6a3b      	ldr	r3, [r7, #32]
 80121ec:	68db      	ldr	r3, [r3, #12]
 80121ee:	899b      	ldrh	r3, [r3, #12]
 80121f0:	b29b      	uxth	r3, r3
 80121f2:	4618      	mov	r0, r3
 80121f4:	f7f6 fff8 	bl	80091e8 <lwip_htons>
 80121f8:	4603      	mov	r3, r0
 80121fa:	f003 0301 	and.w	r3, r3, #1
 80121fe:	2b00      	cmp	r3, #0
 8012200:	d005      	beq.n	801220e <tcp_zero_window_probe+0x48>
 8012202:	6a3b      	ldr	r3, [r7, #32]
 8012204:	891b      	ldrh	r3, [r3, #8]
 8012206:	2b00      	cmp	r3, #0
 8012208:	d101      	bne.n	801220e <tcp_zero_window_probe+0x48>
 801220a:	2301      	movs	r3, #1
 801220c:	e000      	b.n	8012210 <tcp_zero_window_probe+0x4a>
 801220e:	2300      	movs	r3, #0
 8012210:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8012212:	7ffb      	ldrb	r3, [r7, #31]
 8012214:	2b00      	cmp	r3, #0
 8012216:	bf0c      	ite	eq
 8012218:	2301      	moveq	r3, #1
 801221a:	2300      	movne	r3, #0
 801221c:	b2db      	uxtb	r3, r3
 801221e:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, 0, len, seg->tcphdr->seqno);
 8012220:	6a3b      	ldr	r3, [r7, #32]
 8012222:	68db      	ldr	r3, [r3, #12]
 8012224:	685b      	ldr	r3, [r3, #4]
 8012226:	8bba      	ldrh	r2, [r7, #28]
 8012228:	2100      	movs	r1, #0
 801222a:	6878      	ldr	r0, [r7, #4]
 801222c:	f7fe fcf4 	bl	8010c18 <tcp_output_alloc_header>
 8012230:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8012232:	69bb      	ldr	r3, [r7, #24]
 8012234:	2b00      	cmp	r3, #0
 8012236:	d102      	bne.n	801223e <tcp_zero_window_probe+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8012238:	f04f 33ff 	mov.w	r3, #4294967295
 801223c:	e05b      	b.n	80122f6 <tcp_zero_window_probe+0x130>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 801223e:	69bb      	ldr	r3, [r7, #24]
 8012240:	685b      	ldr	r3, [r3, #4]
 8012242:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8012244:	7ffb      	ldrb	r3, [r7, #31]
 8012246:	2b00      	cmp	r3, #0
 8012248:	d00e      	beq.n	8012268 <tcp_zero_window_probe+0xa2>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 801224a:	697b      	ldr	r3, [r7, #20]
 801224c:	899b      	ldrh	r3, [r3, #12]
 801224e:	b29b      	uxth	r3, r3
 8012250:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8012254:	b29c      	uxth	r4, r3
 8012256:	2011      	movs	r0, #17
 8012258:	f7f6 ffc6 	bl	80091e8 <lwip_htons>
 801225c:	4603      	mov	r3, r0
 801225e:	4323      	orrs	r3, r4
 8012260:	b29a      	uxth	r2, r3
 8012262:	697b      	ldr	r3, [r7, #20]
 8012264:	819a      	strh	r2, [r3, #12]
 8012266:	e010      	b.n	801228a <tcp_zero_window_probe+0xc4>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8012268:	69bb      	ldr	r3, [r7, #24]
 801226a:	685b      	ldr	r3, [r3, #4]
 801226c:	3314      	adds	r3, #20
 801226e:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8012270:	6a3b      	ldr	r3, [r7, #32]
 8012272:	6858      	ldr	r0, [r3, #4]
 8012274:	6a3b      	ldr	r3, [r7, #32]
 8012276:	685b      	ldr	r3, [r3, #4]
 8012278:	891a      	ldrh	r2, [r3, #8]
 801227a:	6a3b      	ldr	r3, [r7, #32]
 801227c:	891b      	ldrh	r3, [r3, #8]
 801227e:	1ad3      	subs	r3, r2, r3
 8012280:	b29b      	uxth	r3, r3
 8012282:	2201      	movs	r2, #1
 8012284:	6939      	ldr	r1, [r7, #16]
 8012286:	f7fa fd59 	bl	800cd3c <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 801228a:	6a3b      	ldr	r3, [r7, #32]
 801228c:	68db      	ldr	r3, [r3, #12]
 801228e:	685b      	ldr	r3, [r3, #4]
 8012290:	4618      	mov	r0, r3
 8012292:	f7f6 ffb6 	bl	8009202 <lwip_htonl>
 8012296:	4603      	mov	r3, r0
 8012298:	3301      	adds	r3, #1
 801229a:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801229c:	687b      	ldr	r3, [r7, #4]
 801229e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80122a0:	68fb      	ldr	r3, [r7, #12]
 80122a2:	1ad3      	subs	r3, r2, r3
 80122a4:	2b00      	cmp	r3, #0
 80122a6:	da02      	bge.n	80122ae <tcp_zero_window_probe+0xe8>
    pcb->snd_nxt = snd_nxt;
 80122a8:	687b      	ldr	r3, [r7, #4]
 80122aa:	68fa      	ldr	r2, [r7, #12]
 80122ac:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 80122ae:	687b      	ldr	r3, [r7, #4]
 80122b0:	3304      	adds	r3, #4
 80122b2:	4618      	mov	r0, r3
 80122b4:	f7f8 f926 	bl	800a504 <ip4_route>
 80122b8:	60b8      	str	r0, [r7, #8]
  if (netif == NULL) {
 80122ba:	68bb      	ldr	r3, [r7, #8]
 80122bc:	2b00      	cmp	r3, #0
 80122be:	d103      	bne.n	80122c8 <tcp_zero_window_probe+0x102>
    err = ERR_RTE;
 80122c0:	23fc      	movs	r3, #252	; 0xfc
 80122c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80122c6:	e011      	b.n	80122ec <tcp_zero_window_probe+0x126>
#endif
    TCP_STATS_INC(tcp.xmit);

    /* Send output to IP */
    NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
    err = ip_output_if(p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 80122c8:	6879      	ldr	r1, [r7, #4]
 80122ca:	687b      	ldr	r3, [r7, #4]
 80122cc:	1d1a      	adds	r2, r3, #4
 80122ce:	687b      	ldr	r3, [r7, #4]
 80122d0:	7a98      	ldrb	r0, [r3, #10]
 80122d2:	68bb      	ldr	r3, [r7, #8]
 80122d4:	9302      	str	r3, [sp, #8]
 80122d6:	2306      	movs	r3, #6
 80122d8:	9301      	str	r3, [sp, #4]
 80122da:	2300      	movs	r3, #0
 80122dc:	9300      	str	r3, [sp, #0]
 80122de:	4603      	mov	r3, r0
 80122e0:	69b8      	ldr	r0, [r7, #24]
 80122e2:	f7f8 fab9 	bl	800a858 <ip4_output_if>
 80122e6:	4603      	mov	r3, r0
 80122e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      0, IP_PROTO_TCP, netif);
    NETIF_SET_HWADDRHINT(netif, NULL);
  }

  pbuf_free(p);
 80122ec:	69b8      	ldr	r0, [r7, #24]
 80122ee:	f7fa fb2b 	bl	800c948 <pbuf_free>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 80122f2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80122f6:	4618      	mov	r0, r3
 80122f8:	372c      	adds	r7, #44	; 0x2c
 80122fa:	46bd      	mov	sp, r7
 80122fc:	bd90      	pop	{r4, r7, pc}
	...

08012300 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 8012300:	b580      	push	{r7, lr}
 8012302:	b084      	sub	sp, #16
 8012304:	af00      	add	r7, sp, #0
 8012306:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  if (tcpip_init_done != NULL) {
 8012308:	4b2b      	ldr	r3, [pc, #172]	; (80123b8 <tcpip_thread+0xb8>)
 801230a:	681b      	ldr	r3, [r3, #0]
 801230c:	2b00      	cmp	r3, #0
 801230e:	d005      	beq.n	801231c <tcpip_thread+0x1c>
    tcpip_init_done(tcpip_init_done_arg);
 8012310:	4b29      	ldr	r3, [pc, #164]	; (80123b8 <tcpip_thread+0xb8>)
 8012312:	681b      	ldr	r3, [r3, #0]
 8012314:	4a29      	ldr	r2, [pc, #164]	; (80123bc <tcpip_thread+0xbc>)
 8012316:	6812      	ldr	r2, [r2, #0]
 8012318:	4610      	mov	r0, r2
 801231a:	4798      	blx	r3
  }

  LOCK_TCPIP_CORE();
 801231c:	4828      	ldr	r0, [pc, #160]	; (80123c0 <tcpip_thread+0xc0>)
 801231e:	f7fa fe35 	bl	800cf8c <sys_mutex_lock>
  while (1) {                          /* MAIN Loop */
    UNLOCK_TCPIP_CORE();
 8012322:	4827      	ldr	r0, [pc, #156]	; (80123c0 <tcpip_thread+0xc0>)
 8012324:	f7fa fe41 	bl	800cfaa <sys_mutex_unlock>
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&mbox, (void **)&msg);
 8012328:	f107 030c 	add.w	r3, r7, #12
 801232c:	4619      	mov	r1, r3
 801232e:	4825      	ldr	r0, [pc, #148]	; (80123c4 <tcpip_thread+0xc4>)
 8012330:	f000 fae8 	bl	8012904 <sys_timeouts_mbox_fetch>
    LOCK_TCPIP_CORE();
 8012334:	4822      	ldr	r0, [pc, #136]	; (80123c0 <tcpip_thread+0xc0>)
 8012336:	f7fa fe29 	bl	800cf8c <sys_mutex_lock>
    if (msg == NULL) {
 801233a:	68fb      	ldr	r3, [r7, #12]
 801233c:	2b00      	cmp	r3, #0
 801233e:	d106      	bne.n	801234e <tcpip_thread+0x4e>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8012340:	4b21      	ldr	r3, [pc, #132]	; (80123c8 <tcpip_thread+0xc8>)
 8012342:	2269      	movs	r2, #105	; 0x69
 8012344:	4921      	ldr	r1, [pc, #132]	; (80123cc <tcpip_thread+0xcc>)
 8012346:	4822      	ldr	r0, [pc, #136]	; (80123d0 <tcpip_thread+0xd0>)
 8012348:	f001 ff6c 	bl	8014224 <iprintf>
      continue;
 801234c:	e032      	b.n	80123b4 <tcpip_thread+0xb4>
    }
    switch (msg->type) {
 801234e:	68fb      	ldr	r3, [r7, #12]
 8012350:	781b      	ldrb	r3, [r3, #0]
 8012352:	2b04      	cmp	r3, #4
 8012354:	d020      	beq.n	8012398 <tcpip_thread+0x98>
 8012356:	2b04      	cmp	r3, #4
 8012358:	dc25      	bgt.n	80123a6 <tcpip_thread+0xa6>
 801235a:	2b02      	cmp	r3, #2
 801235c:	d002      	beq.n	8012364 <tcpip_thread+0x64>
 801235e:	2b03      	cmp	r3, #3
 8012360:	d00e      	beq.n	8012380 <tcpip_thread+0x80>
 8012362:	e020      	b.n	80123a6 <tcpip_thread+0xa6>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif);
 8012364:	68fb      	ldr	r3, [r7, #12]
 8012366:	68db      	ldr	r3, [r3, #12]
 8012368:	68fa      	ldr	r2, [r7, #12]
 801236a:	6850      	ldr	r0, [r2, #4]
 801236c:	68fa      	ldr	r2, [r7, #12]
 801236e:	6892      	ldr	r2, [r2, #8]
 8012370:	4611      	mov	r1, r2
 8012372:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8012374:	68fb      	ldr	r3, [r7, #12]
 8012376:	4619      	mov	r1, r3
 8012378:	2009      	movs	r0, #9
 801237a:	f7f9 fd4d 	bl	800be18 <memp_free>
      break;
 801237e:	e019      	b.n	80123b4 <tcpip_thread+0xb4>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8012380:	68fb      	ldr	r3, [r7, #12]
 8012382:	685b      	ldr	r3, [r3, #4]
 8012384:	68fa      	ldr	r2, [r7, #12]
 8012386:	6892      	ldr	r2, [r2, #8]
 8012388:	4610      	mov	r0, r2
 801238a:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 801238c:	68fb      	ldr	r3, [r7, #12]
 801238e:	4619      	mov	r1, r3
 8012390:	2008      	movs	r0, #8
 8012392:	f7f9 fd41 	bl	800be18 <memp_free>
      break;
 8012396:	e00d      	b.n	80123b4 <tcpip_thread+0xb4>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8012398:	68fb      	ldr	r3, [r7, #12]
 801239a:	685b      	ldr	r3, [r3, #4]
 801239c:	68fa      	ldr	r2, [r7, #12]
 801239e:	6892      	ldr	r2, [r2, #8]
 80123a0:	4610      	mov	r0, r2
 80123a2:	4798      	blx	r3
      break;
 80123a4:	e006      	b.n	80123b4 <tcpip_thread+0xb4>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 80123a6:	4b08      	ldr	r3, [pc, #32]	; (80123c8 <tcpip_thread+0xc8>)
 80123a8:	229b      	movs	r2, #155	; 0x9b
 80123aa:	4908      	ldr	r1, [pc, #32]	; (80123cc <tcpip_thread+0xcc>)
 80123ac:	4808      	ldr	r0, [pc, #32]	; (80123d0 <tcpip_thread+0xd0>)
 80123ae:	f001 ff39 	bl	8014224 <iprintf>
      break;
 80123b2:	bf00      	nop
    UNLOCK_TCPIP_CORE();
 80123b4:	e7b5      	b.n	8012322 <tcpip_thread+0x22>
 80123b6:	bf00      	nop
 80123b8:	2000bcb0 	.word	0x2000bcb0
 80123bc:	2000bcb4 	.word	0x2000bcb4
 80123c0:	2000bcbc 	.word	0x2000bcbc
 80123c4:	2000bcb8 	.word	0x2000bcb8
 80123c8:	0801710c 	.word	0x0801710c
 80123cc:	0801717c 	.word	0x0801717c
 80123d0:	0801719c 	.word	0x0801719c

080123d4 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 80123d4:	b580      	push	{r7, lr}
 80123d6:	b086      	sub	sp, #24
 80123d8:	af00      	add	r7, sp, #0
 80123da:	60f8      	str	r0, [r7, #12]
 80123dc:	60b9      	str	r1, [r7, #8]
 80123de:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(mbox));
 80123e0:	481a      	ldr	r0, [pc, #104]	; (801244c <tcpip_inpkt+0x78>)
 80123e2:	f7fa fda0 	bl	800cf26 <sys_mbox_valid>
 80123e6:	4603      	mov	r3, r0
 80123e8:	2b00      	cmp	r3, #0
 80123ea:	d105      	bne.n	80123f8 <tcpip_inpkt+0x24>
 80123ec:	4b18      	ldr	r3, [pc, #96]	; (8012450 <tcpip_inpkt+0x7c>)
 80123ee:	22b5      	movs	r2, #181	; 0xb5
 80123f0:	4918      	ldr	r1, [pc, #96]	; (8012454 <tcpip_inpkt+0x80>)
 80123f2:	4819      	ldr	r0, [pc, #100]	; (8012458 <tcpip_inpkt+0x84>)
 80123f4:	f001 ff16 	bl	8014224 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 80123f8:	2009      	movs	r0, #9
 80123fa:	f7f9 fcbb 	bl	800bd74 <memp_malloc>
 80123fe:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 8012400:	697b      	ldr	r3, [r7, #20]
 8012402:	2b00      	cmp	r3, #0
 8012404:	d102      	bne.n	801240c <tcpip_inpkt+0x38>
    return ERR_MEM;
 8012406:	f04f 33ff 	mov.w	r3, #4294967295
 801240a:	e01a      	b.n	8012442 <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 801240c:	697b      	ldr	r3, [r7, #20]
 801240e:	2202      	movs	r2, #2
 8012410:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 8012412:	697b      	ldr	r3, [r7, #20]
 8012414:	68fa      	ldr	r2, [r7, #12]
 8012416:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 8012418:	697b      	ldr	r3, [r7, #20]
 801241a:	68ba      	ldr	r2, [r7, #8]
 801241c:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 801241e:	697b      	ldr	r3, [r7, #20]
 8012420:	687a      	ldr	r2, [r7, #4]
 8012422:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&mbox, msg) != ERR_OK) {
 8012424:	6979      	ldr	r1, [r7, #20]
 8012426:	4809      	ldr	r0, [pc, #36]	; (801244c <tcpip_inpkt+0x78>)
 8012428:	f7fa fd32 	bl	800ce90 <sys_mbox_trypost>
 801242c:	4603      	mov	r3, r0
 801242e:	2b00      	cmp	r3, #0
 8012430:	d006      	beq.n	8012440 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8012432:	6979      	ldr	r1, [r7, #20]
 8012434:	2009      	movs	r0, #9
 8012436:	f7f9 fcef 	bl	800be18 <memp_free>
    return ERR_MEM;
 801243a:	f04f 33ff 	mov.w	r3, #4294967295
 801243e:	e000      	b.n	8012442 <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 8012440:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 8012442:	4618      	mov	r0, r3
 8012444:	3718      	adds	r7, #24
 8012446:	46bd      	mov	sp, r7
 8012448:	bd80      	pop	{r7, pc}
 801244a:	bf00      	nop
 801244c:	2000bcb8 	.word	0x2000bcb8
 8012450:	0801710c 	.word	0x0801710c
 8012454:	080171c4 	.word	0x080171c4
 8012458:	0801719c 	.word	0x0801719c

0801245c <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 801245c:	b580      	push	{r7, lr}
 801245e:	b082      	sub	sp, #8
 8012460:	af00      	add	r7, sp, #0
 8012462:	6078      	str	r0, [r7, #4]
 8012464:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 8012466:	683b      	ldr	r3, [r7, #0]
 8012468:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 801246c:	f003 0318 	and.w	r3, r3, #24
 8012470:	2b00      	cmp	r3, #0
 8012472:	d006      	beq.n	8012482 <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 8012474:	4a08      	ldr	r2, [pc, #32]	; (8012498 <tcpip_input+0x3c>)
 8012476:	6839      	ldr	r1, [r7, #0]
 8012478:	6878      	ldr	r0, [r7, #4]
 801247a:	f7ff ffab 	bl	80123d4 <tcpip_inpkt>
 801247e:	4603      	mov	r3, r0
 8012480:	e005      	b.n	801248e <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
  return tcpip_inpkt(p, inp, ip_input);
 8012482:	4a06      	ldr	r2, [pc, #24]	; (801249c <tcpip_input+0x40>)
 8012484:	6839      	ldr	r1, [r7, #0]
 8012486:	6878      	ldr	r0, [r7, #4]
 8012488:	f7ff ffa4 	bl	80123d4 <tcpip_inpkt>
 801248c:	4603      	mov	r3, r0
}
 801248e:	4618      	mov	r0, r3
 8012490:	3708      	adds	r7, #8
 8012492:	46bd      	mov	sp, r7
 8012494:	bd80      	pop	{r7, pc}
 8012496:	bf00      	nop
 8012498:	08009ffd 	.word	0x08009ffd
 801249c:	0800a5d9 	.word	0x0800a5d9

080124a0 <tcpip_callback_with_block>:
 * @param block 1 to block until the request is posted, 0 to non-blocking mode
 * @return ERR_OK if the function was called, another err_t if not
 */
err_t
tcpip_callback_with_block(tcpip_callback_fn function, void *ctx, u8_t block)
{
 80124a0:	b580      	push	{r7, lr}
 80124a2:	b086      	sub	sp, #24
 80124a4:	af00      	add	r7, sp, #0
 80124a6:	60f8      	str	r0, [r7, #12]
 80124a8:	60b9      	str	r1, [r7, #8]
 80124aa:	4613      	mov	r3, r2
 80124ac:	71fb      	strb	r3, [r7, #7]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(mbox));
 80124ae:	481d      	ldr	r0, [pc, #116]	; (8012524 <tcpip_callback_with_block+0x84>)
 80124b0:	f7fa fd39 	bl	800cf26 <sys_mbox_valid>
 80124b4:	4603      	mov	r3, r0
 80124b6:	2b00      	cmp	r3, #0
 80124b8:	d105      	bne.n	80124c6 <tcpip_callback_with_block+0x26>
 80124ba:	4b1b      	ldr	r3, [pc, #108]	; (8012528 <tcpip_callback_with_block+0x88>)
 80124bc:	22ee      	movs	r2, #238	; 0xee
 80124be:	491b      	ldr	r1, [pc, #108]	; (801252c <tcpip_callback_with_block+0x8c>)
 80124c0:	481b      	ldr	r0, [pc, #108]	; (8012530 <tcpip_callback_with_block+0x90>)
 80124c2:	f001 feaf 	bl	8014224 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 80124c6:	2008      	movs	r0, #8
 80124c8:	f7f9 fc54 	bl	800bd74 <memp_malloc>
 80124cc:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 80124ce:	697b      	ldr	r3, [r7, #20]
 80124d0:	2b00      	cmp	r3, #0
 80124d2:	d102      	bne.n	80124da <tcpip_callback_with_block+0x3a>
    return ERR_MEM;
 80124d4:	f04f 33ff 	mov.w	r3, #4294967295
 80124d8:	e01f      	b.n	801251a <tcpip_callback_with_block+0x7a>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 80124da:	697b      	ldr	r3, [r7, #20]
 80124dc:	2203      	movs	r2, #3
 80124de:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 80124e0:	697b      	ldr	r3, [r7, #20]
 80124e2:	68fa      	ldr	r2, [r7, #12]
 80124e4:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 80124e6:	697b      	ldr	r3, [r7, #20]
 80124e8:	68ba      	ldr	r2, [r7, #8]
 80124ea:	609a      	str	r2, [r3, #8]
  if (block) {
 80124ec:	79fb      	ldrb	r3, [r7, #7]
 80124ee:	2b00      	cmp	r3, #0
 80124f0:	d004      	beq.n	80124fc <tcpip_callback_with_block+0x5c>
    sys_mbox_post(&mbox, msg);
 80124f2:	6979      	ldr	r1, [r7, #20]
 80124f4:	480b      	ldr	r0, [pc, #44]	; (8012524 <tcpip_callback_with_block+0x84>)
 80124f6:	f7fa fcb5 	bl	800ce64 <sys_mbox_post>
 80124fa:	e00d      	b.n	8012518 <tcpip_callback_with_block+0x78>
  } else {
    if (sys_mbox_trypost(&mbox, msg) != ERR_OK) {
 80124fc:	6979      	ldr	r1, [r7, #20]
 80124fe:	4809      	ldr	r0, [pc, #36]	; (8012524 <tcpip_callback_with_block+0x84>)
 8012500:	f7fa fcc6 	bl	800ce90 <sys_mbox_trypost>
 8012504:	4603      	mov	r3, r0
 8012506:	2b00      	cmp	r3, #0
 8012508:	d006      	beq.n	8012518 <tcpip_callback_with_block+0x78>
      memp_free(MEMP_TCPIP_MSG_API, msg);
 801250a:	6979      	ldr	r1, [r7, #20]
 801250c:	2008      	movs	r0, #8
 801250e:	f7f9 fc83 	bl	800be18 <memp_free>
      return ERR_MEM;
 8012512:	f04f 33ff 	mov.w	r3, #4294967295
 8012516:	e000      	b.n	801251a <tcpip_callback_with_block+0x7a>
    }
  }
  return ERR_OK;
 8012518:	2300      	movs	r3, #0
}
 801251a:	4618      	mov	r0, r3
 801251c:	3718      	adds	r7, #24
 801251e:	46bd      	mov	sp, r7
 8012520:	bd80      	pop	{r7, pc}
 8012522:	bf00      	nop
 8012524:	2000bcb8 	.word	0x2000bcb8
 8012528:	0801710c 	.word	0x0801710c
 801252c:	080171c4 	.word	0x080171c4
 8012530:	0801719c 	.word	0x0801719c

08012534 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 8012534:	b580      	push	{r7, lr}
 8012536:	b084      	sub	sp, #16
 8012538:	af02      	add	r7, sp, #8
 801253a:	6078      	str	r0, [r7, #4]
 801253c:	6039      	str	r1, [r7, #0]
  lwip_init();
 801253e:	f7f7 ffc9 	bl	800a4d4 <lwip_init>

  tcpip_init_done = initfunc;
 8012542:	4a17      	ldr	r2, [pc, #92]	; (80125a0 <tcpip_init+0x6c>)
 8012544:	687b      	ldr	r3, [r7, #4]
 8012546:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 8012548:	4a16      	ldr	r2, [pc, #88]	; (80125a4 <tcpip_init+0x70>)
 801254a:	683b      	ldr	r3, [r7, #0]
 801254c:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 801254e:	2106      	movs	r1, #6
 8012550:	4815      	ldr	r0, [pc, #84]	; (80125a8 <tcpip_init+0x74>)
 8012552:	f7fa fc6d 	bl	800ce30 <sys_mbox_new>
 8012556:	4603      	mov	r3, r0
 8012558:	2b00      	cmp	r3, #0
 801255a:	d006      	beq.n	801256a <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 801255c:	4b13      	ldr	r3, [pc, #76]	; (80125ac <tcpip_init+0x78>)
 801255e:	f240 12d5 	movw	r2, #469	; 0x1d5
 8012562:	4913      	ldr	r1, [pc, #76]	; (80125b0 <tcpip_init+0x7c>)
 8012564:	4813      	ldr	r0, [pc, #76]	; (80125b4 <tcpip_init+0x80>)
 8012566:	f001 fe5d 	bl	8014224 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 801256a:	4813      	ldr	r0, [pc, #76]	; (80125b8 <tcpip_init+0x84>)
 801256c:	f7fa fcf8 	bl	800cf60 <sys_mutex_new>
 8012570:	4603      	mov	r3, r0
 8012572:	2b00      	cmp	r3, #0
 8012574:	d006      	beq.n	8012584 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 8012576:	4b0d      	ldr	r3, [pc, #52]	; (80125ac <tcpip_init+0x78>)
 8012578:	f240 12d9 	movw	r2, #473	; 0x1d9
 801257c:	490f      	ldr	r1, [pc, #60]	; (80125bc <tcpip_init+0x88>)
 801257e:	480d      	ldr	r0, [pc, #52]	; (80125b4 <tcpip_init+0x80>)
 8012580:	f001 fe50 	bl	8014224 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 8012584:	2318      	movs	r3, #24
 8012586:	9300      	str	r3, [sp, #0]
 8012588:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801258c:	2200      	movs	r2, #0
 801258e:	490c      	ldr	r1, [pc, #48]	; (80125c0 <tcpip_init+0x8c>)
 8012590:	480c      	ldr	r0, [pc, #48]	; (80125c4 <tcpip_init+0x90>)
 8012592:	f7fa fd17 	bl	800cfc4 <sys_thread_new>
}
 8012596:	bf00      	nop
 8012598:	3708      	adds	r7, #8
 801259a:	46bd      	mov	sp, r7
 801259c:	bd80      	pop	{r7, pc}
 801259e:	bf00      	nop
 80125a0:	2000bcb0 	.word	0x2000bcb0
 80125a4:	2000bcb4 	.word	0x2000bcb4
 80125a8:	2000bcb8 	.word	0x2000bcb8
 80125ac:	0801710c 	.word	0x0801710c
 80125b0:	080171d4 	.word	0x080171d4
 80125b4:	0801719c 	.word	0x0801719c
 80125b8:	2000bcbc 	.word	0x2000bcbc
 80125bc:	080171f8 	.word	0x080171f8
 80125c0:	08012301 	.word	0x08012301
 80125c4:	0801721c 	.word	0x0801721c

080125c8 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 80125c8:	b580      	push	{r7, lr}
 80125ca:	b082      	sub	sp, #8
 80125cc:	af00      	add	r7, sp, #0
 80125ce:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 80125d0:	f7fa fd3c 	bl	800d04c <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 80125d4:	4b0a      	ldr	r3, [pc, #40]	; (8012600 <tcpip_tcp_timer+0x38>)
 80125d6:	681b      	ldr	r3, [r3, #0]
 80125d8:	2b00      	cmp	r3, #0
 80125da:	d103      	bne.n	80125e4 <tcpip_tcp_timer+0x1c>
 80125dc:	4b09      	ldr	r3, [pc, #36]	; (8012604 <tcpip_tcp_timer+0x3c>)
 80125de:	681b      	ldr	r3, [r3, #0]
 80125e0:	2b00      	cmp	r3, #0
 80125e2:	d005      	beq.n	80125f0 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 80125e4:	2200      	movs	r2, #0
 80125e6:	4908      	ldr	r1, [pc, #32]	; (8012608 <tcpip_tcp_timer+0x40>)
 80125e8:	20fa      	movs	r0, #250	; 0xfa
 80125ea:	f000 f86f 	bl	80126cc <sys_timeout>
 80125ee:	e003      	b.n	80125f8 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 80125f0:	4b06      	ldr	r3, [pc, #24]	; (801260c <tcpip_tcp_timer+0x44>)
 80125f2:	2200      	movs	r2, #0
 80125f4:	601a      	str	r2, [r3, #0]
  }
}
 80125f6:	bf00      	nop
 80125f8:	bf00      	nop
 80125fa:	3708      	adds	r7, #8
 80125fc:	46bd      	mov	sp, r7
 80125fe:	bd80      	pop	{r7, pc}
 8012600:	2000bc6c 	.word	0x2000bc6c
 8012604:	2000bc70 	.word	0x2000bc70
 8012608:	080125c9 	.word	0x080125c9
 801260c:	2000bcc8 	.word	0x2000bcc8

08012610 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8012610:	b580      	push	{r7, lr}
 8012612:	af00      	add	r7, sp, #0
  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8012614:	4b0a      	ldr	r3, [pc, #40]	; (8012640 <tcp_timer_needed+0x30>)
 8012616:	681b      	ldr	r3, [r3, #0]
 8012618:	2b00      	cmp	r3, #0
 801261a:	d10f      	bne.n	801263c <tcp_timer_needed+0x2c>
 801261c:	4b09      	ldr	r3, [pc, #36]	; (8012644 <tcp_timer_needed+0x34>)
 801261e:	681b      	ldr	r3, [r3, #0]
 8012620:	2b00      	cmp	r3, #0
 8012622:	d103      	bne.n	801262c <tcp_timer_needed+0x1c>
 8012624:	4b08      	ldr	r3, [pc, #32]	; (8012648 <tcp_timer_needed+0x38>)
 8012626:	681b      	ldr	r3, [r3, #0]
 8012628:	2b00      	cmp	r3, #0
 801262a:	d007      	beq.n	801263c <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 801262c:	4b04      	ldr	r3, [pc, #16]	; (8012640 <tcp_timer_needed+0x30>)
 801262e:	2201      	movs	r2, #1
 8012630:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8012632:	2200      	movs	r2, #0
 8012634:	4905      	ldr	r1, [pc, #20]	; (801264c <tcp_timer_needed+0x3c>)
 8012636:	20fa      	movs	r0, #250	; 0xfa
 8012638:	f000 f848 	bl	80126cc <sys_timeout>
  }
}
 801263c:	bf00      	nop
 801263e:	bd80      	pop	{r7, pc}
 8012640:	2000bcc8 	.word	0x2000bcc8
 8012644:	2000bc6c 	.word	0x2000bc6c
 8012648:	2000bc70 	.word	0x2000bc70
 801264c:	080125c9 	.word	0x080125c9

08012650 <cyclic_timer>:
 *
 * @param arg unused argument
 */
static void
cyclic_timer(void *arg)
{
 8012650:	b580      	push	{r7, lr}
 8012652:	b084      	sub	sp, #16
 8012654:	af00      	add	r7, sp, #0
 8012656:	6078      	str	r0, [r7, #4]
  const struct lwip_cyclic_timer* cyclic = (const struct lwip_cyclic_timer*)arg;
 8012658:	687b      	ldr	r3, [r7, #4]
 801265a:	60fb      	str	r3, [r7, #12]
#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 801265c:	68fb      	ldr	r3, [r7, #12]
 801265e:	685b      	ldr	r3, [r3, #4]
 8012660:	4798      	blx	r3
  sys_timeout(cyclic->interval_ms, cyclic_timer, arg);
 8012662:	68fb      	ldr	r3, [r7, #12]
 8012664:	681b      	ldr	r3, [r3, #0]
 8012666:	687a      	ldr	r2, [r7, #4]
 8012668:	4903      	ldr	r1, [pc, #12]	; (8012678 <cyclic_timer+0x28>)
 801266a:	4618      	mov	r0, r3
 801266c:	f000 f82e 	bl	80126cc <sys_timeout>
}
 8012670:	bf00      	nop
 8012672:	3710      	adds	r7, #16
 8012674:	46bd      	mov	sp, r7
 8012676:	bd80      	pop	{r7, pc}
 8012678:	08012651 	.word	0x08012651

0801267c <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 801267c:	b580      	push	{r7, lr}
 801267e:	b082      	sub	sp, #8
 8012680:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8012682:	2301      	movs	r3, #1
 8012684:	607b      	str	r3, [r7, #4]
 8012686:	e00e      	b.n	80126a6 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, cyclic_timer, LWIP_CONST_CAST(void*, &lwip_cyclic_timers[i]));
 8012688:	4a0d      	ldr	r2, [pc, #52]	; (80126c0 <sys_timeouts_init+0x44>)
 801268a:	687b      	ldr	r3, [r7, #4]
 801268c:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8012690:	687b      	ldr	r3, [r7, #4]
 8012692:	00db      	lsls	r3, r3, #3
 8012694:	4a0a      	ldr	r2, [pc, #40]	; (80126c0 <sys_timeouts_init+0x44>)
 8012696:	4413      	add	r3, r2
 8012698:	461a      	mov	r2, r3
 801269a:	490a      	ldr	r1, [pc, #40]	; (80126c4 <sys_timeouts_init+0x48>)
 801269c:	f000 f816 	bl	80126cc <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80126a0:	687b      	ldr	r3, [r7, #4]
 80126a2:	3301      	adds	r3, #1
 80126a4:	607b      	str	r3, [r7, #4]
 80126a6:	687b      	ldr	r3, [r7, #4]
 80126a8:	2b02      	cmp	r3, #2
 80126aa:	d9ed      	bls.n	8012688 <sys_timeouts_init+0xc>
  }

  /* Initialise timestamp for sys_check_timeouts */
  timeouts_last_time = sys_now();
 80126ac:	f7f2 fa1c 	bl	8004ae8 <sys_now>
 80126b0:	4603      	mov	r3, r0
 80126b2:	4a05      	ldr	r2, [pc, #20]	; (80126c8 <sys_timeouts_init+0x4c>)
 80126b4:	6013      	str	r3, [r2, #0]
}
 80126b6:	bf00      	nop
 80126b8:	3708      	adds	r7, #8
 80126ba:	46bd      	mov	sp, r7
 80126bc:	bd80      	pop	{r7, pc}
 80126be:	bf00      	nop
 80126c0:	080175c4 	.word	0x080175c4
 80126c4:	08012651 	.word	0x08012651
 80126c8:	2000bcc4 	.word	0x2000bcc4

080126cc <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char* handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 80126cc:	b580      	push	{r7, lr}
 80126ce:	b088      	sub	sp, #32
 80126d0:	af00      	add	r7, sp, #0
 80126d2:	60f8      	str	r0, [r7, #12]
 80126d4:	60b9      	str	r1, [r7, #8]
 80126d6:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;
  u32_t now, diff;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 80126d8:	200a      	movs	r0, #10
 80126da:	f7f9 fb4b 	bl	800bd74 <memp_malloc>
 80126de:	6178      	str	r0, [r7, #20]
  if (timeout == NULL) {
 80126e0:	697b      	ldr	r3, [r7, #20]
 80126e2:	2b00      	cmp	r3, #0
 80126e4:	d10a      	bne.n	80126fc <sys_timeout+0x30>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 80126e6:	697b      	ldr	r3, [r7, #20]
 80126e8:	2b00      	cmp	r3, #0
 80126ea:	f040 8084 	bne.w	80127f6 <sys_timeout+0x12a>
 80126ee:	4b44      	ldr	r3, [pc, #272]	; (8012800 <sys_timeout+0x134>)
 80126f0:	22d4      	movs	r2, #212	; 0xd4
 80126f2:	4944      	ldr	r1, [pc, #272]	; (8012804 <sys_timeout+0x138>)
 80126f4:	4844      	ldr	r0, [pc, #272]	; (8012808 <sys_timeout+0x13c>)
 80126f6:	f001 fd95 	bl	8014224 <iprintf>
    return;
 80126fa:	e07c      	b.n	80127f6 <sys_timeout+0x12a>
  }

  now = sys_now();
 80126fc:	f7f2 f9f4 	bl	8004ae8 <sys_now>
 8012700:	6138      	str	r0, [r7, #16]
  if (next_timeout == NULL) {
 8012702:	4b42      	ldr	r3, [pc, #264]	; (801280c <sys_timeout+0x140>)
 8012704:	681b      	ldr	r3, [r3, #0]
 8012706:	2b00      	cmp	r3, #0
 8012708:	d105      	bne.n	8012716 <sys_timeout+0x4a>
    diff = 0;
 801270a:	2300      	movs	r3, #0
 801270c:	61bb      	str	r3, [r7, #24]
    timeouts_last_time = now;
 801270e:	4a40      	ldr	r2, [pc, #256]	; (8012810 <sys_timeout+0x144>)
 8012710:	693b      	ldr	r3, [r7, #16]
 8012712:	6013      	str	r3, [r2, #0]
 8012714:	e004      	b.n	8012720 <sys_timeout+0x54>
  } else {
    diff = now - timeouts_last_time;
 8012716:	4b3e      	ldr	r3, [pc, #248]	; (8012810 <sys_timeout+0x144>)
 8012718:	681b      	ldr	r3, [r3, #0]
 801271a:	693a      	ldr	r2, [r7, #16]
 801271c:	1ad3      	subs	r3, r2, r3
 801271e:	61bb      	str	r3, [r7, #24]
  }

  timeout->next = NULL;
 8012720:	697b      	ldr	r3, [r7, #20]
 8012722:	2200      	movs	r2, #0
 8012724:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 8012726:	697b      	ldr	r3, [r7, #20]
 8012728:	68ba      	ldr	r2, [r7, #8]
 801272a:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 801272c:	697b      	ldr	r3, [r7, #20]
 801272e:	687a      	ldr	r2, [r7, #4]
 8012730:	60da      	str	r2, [r3, #12]
  timeout->time = msecs + diff;
 8012732:	68fa      	ldr	r2, [r7, #12]
 8012734:	69bb      	ldr	r3, [r7, #24]
 8012736:	441a      	add	r2, r3
 8012738:	697b      	ldr	r3, [r7, #20]
 801273a:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p msecs=%"U32_F" handler=%s arg=%p\n",
    (void *)timeout, msecs, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801273c:	4b33      	ldr	r3, [pc, #204]	; (801280c <sys_timeout+0x140>)
 801273e:	681b      	ldr	r3, [r3, #0]
 8012740:	2b00      	cmp	r3, #0
 8012742:	d103      	bne.n	801274c <sys_timeout+0x80>
    next_timeout = timeout;
 8012744:	4a31      	ldr	r2, [pc, #196]	; (801280c <sys_timeout+0x140>)
 8012746:	697b      	ldr	r3, [r7, #20]
 8012748:	6013      	str	r3, [r2, #0]
    return;
 801274a:	e055      	b.n	80127f8 <sys_timeout+0x12c>
  }

  if (next_timeout->time > msecs) {
 801274c:	4b2f      	ldr	r3, [pc, #188]	; (801280c <sys_timeout+0x140>)
 801274e:	681b      	ldr	r3, [r3, #0]
 8012750:	685b      	ldr	r3, [r3, #4]
 8012752:	68fa      	ldr	r2, [r7, #12]
 8012754:	429a      	cmp	r2, r3
 8012756:	d20f      	bcs.n	8012778 <sys_timeout+0xac>
    next_timeout->time -= msecs;
 8012758:	4b2c      	ldr	r3, [pc, #176]	; (801280c <sys_timeout+0x140>)
 801275a:	681b      	ldr	r3, [r3, #0]
 801275c:	6859      	ldr	r1, [r3, #4]
 801275e:	4b2b      	ldr	r3, [pc, #172]	; (801280c <sys_timeout+0x140>)
 8012760:	681b      	ldr	r3, [r3, #0]
 8012762:	68fa      	ldr	r2, [r7, #12]
 8012764:	1a8a      	subs	r2, r1, r2
 8012766:	605a      	str	r2, [r3, #4]
    timeout->next = next_timeout;
 8012768:	4b28      	ldr	r3, [pc, #160]	; (801280c <sys_timeout+0x140>)
 801276a:	681a      	ldr	r2, [r3, #0]
 801276c:	697b      	ldr	r3, [r7, #20]
 801276e:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 8012770:	4a26      	ldr	r2, [pc, #152]	; (801280c <sys_timeout+0x140>)
 8012772:	697b      	ldr	r3, [r7, #20]
 8012774:	6013      	str	r3, [r2, #0]
 8012776:	e03f      	b.n	80127f8 <sys_timeout+0x12c>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 8012778:	4b24      	ldr	r3, [pc, #144]	; (801280c <sys_timeout+0x140>)
 801277a:	681b      	ldr	r3, [r3, #0]
 801277c:	61fb      	str	r3, [r7, #28]
 801277e:	e036      	b.n	80127ee <sys_timeout+0x122>
      timeout->time -= t->time;
 8012780:	697b      	ldr	r3, [r7, #20]
 8012782:	685a      	ldr	r2, [r3, #4]
 8012784:	69fb      	ldr	r3, [r7, #28]
 8012786:	685b      	ldr	r3, [r3, #4]
 8012788:	1ad2      	subs	r2, r2, r3
 801278a:	697b      	ldr	r3, [r7, #20]
 801278c:	605a      	str	r2, [r3, #4]
      if (t->next == NULL || t->next->time > timeout->time) {
 801278e:	69fb      	ldr	r3, [r7, #28]
 8012790:	681b      	ldr	r3, [r3, #0]
 8012792:	2b00      	cmp	r3, #0
 8012794:	d006      	beq.n	80127a4 <sys_timeout+0xd8>
 8012796:	69fb      	ldr	r3, [r7, #28]
 8012798:	681b      	ldr	r3, [r3, #0]
 801279a:	685a      	ldr	r2, [r3, #4]
 801279c:	697b      	ldr	r3, [r7, #20]
 801279e:	685b      	ldr	r3, [r3, #4]
 80127a0:	429a      	cmp	r2, r3
 80127a2:	d921      	bls.n	80127e8 <sys_timeout+0x11c>
        if (t->next != NULL) {
 80127a4:	69fb      	ldr	r3, [r7, #28]
 80127a6:	681b      	ldr	r3, [r3, #0]
 80127a8:	2b00      	cmp	r3, #0
 80127aa:	d009      	beq.n	80127c0 <sys_timeout+0xf4>
          t->next->time -= timeout->time;
 80127ac:	69fb      	ldr	r3, [r7, #28]
 80127ae:	681b      	ldr	r3, [r3, #0]
 80127b0:	6859      	ldr	r1, [r3, #4]
 80127b2:	697b      	ldr	r3, [r7, #20]
 80127b4:	685a      	ldr	r2, [r3, #4]
 80127b6:	69fb      	ldr	r3, [r7, #28]
 80127b8:	681b      	ldr	r3, [r3, #0]
 80127ba:	1a8a      	subs	r2, r1, r2
 80127bc:	605a      	str	r2, [r3, #4]
 80127be:	e00b      	b.n	80127d8 <sys_timeout+0x10c>
        } else if (timeout->time > msecs) {
 80127c0:	697b      	ldr	r3, [r7, #20]
 80127c2:	685b      	ldr	r3, [r3, #4]
 80127c4:	68fa      	ldr	r2, [r7, #12]
 80127c6:	429a      	cmp	r2, r3
 80127c8:	d206      	bcs.n	80127d8 <sys_timeout+0x10c>
          /* If this is the case, 'timeouts_last_time' and 'now' differs too much.
             This can be due to sys_check_timeouts() not being called at the right
             times, but also when stopping in a breakpoint. Anyway, let's assume
             this is not wanted, so add the first timer's time instead of 'diff' */
          timeout->time = msecs + next_timeout->time;
 80127ca:	4b10      	ldr	r3, [pc, #64]	; (801280c <sys_timeout+0x140>)
 80127cc:	681b      	ldr	r3, [r3, #0]
 80127ce:	685a      	ldr	r2, [r3, #4]
 80127d0:	68fb      	ldr	r3, [r7, #12]
 80127d2:	441a      	add	r2, r3
 80127d4:	697b      	ldr	r3, [r7, #20]
 80127d6:	605a      	str	r2, [r3, #4]
        }
        timeout->next = t->next;
 80127d8:	69fb      	ldr	r3, [r7, #28]
 80127da:	681a      	ldr	r2, [r3, #0]
 80127dc:	697b      	ldr	r3, [r7, #20]
 80127de:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 80127e0:	69fb      	ldr	r3, [r7, #28]
 80127e2:	697a      	ldr	r2, [r7, #20]
 80127e4:	601a      	str	r2, [r3, #0]
        break;
 80127e6:	e007      	b.n	80127f8 <sys_timeout+0x12c>
    for (t = next_timeout; t != NULL; t = t->next) {
 80127e8:	69fb      	ldr	r3, [r7, #28]
 80127ea:	681b      	ldr	r3, [r3, #0]
 80127ec:	61fb      	str	r3, [r7, #28]
 80127ee:	69fb      	ldr	r3, [r7, #28]
 80127f0:	2b00      	cmp	r3, #0
 80127f2:	d1c5      	bne.n	8012780 <sys_timeout+0xb4>
 80127f4:	e000      	b.n	80127f8 <sys_timeout+0x12c>
    return;
 80127f6:	bf00      	nop
      }
    }
  }
}
 80127f8:	3720      	adds	r7, #32
 80127fa:	46bd      	mov	sp, r7
 80127fc:	bd80      	pop	{r7, pc}
 80127fe:	bf00      	nop
 8012800:	0801722c 	.word	0x0801722c
 8012804:	080172a0 	.word	0x080172a0
 8012808:	080172e0 	.word	0x080172e0
 801280c:	2000bcc0 	.word	0x2000bcc0
 8012810:	2000bcc4 	.word	0x2000bcc4

08012814 <sys_check_timeouts>:
#if !NO_SYS && !defined __DOXYGEN__
static
#endif /* !NO_SYS */
void
sys_check_timeouts(void)
{
 8012814:	b580      	push	{r7, lr}
 8012816:	b086      	sub	sp, #24
 8012818:	af00      	add	r7, sp, #0
  if (next_timeout) {
 801281a:	4b24      	ldr	r3, [pc, #144]	; (80128ac <sys_check_timeouts+0x98>)
 801281c:	681b      	ldr	r3, [r3, #0]
 801281e:	2b00      	cmp	r3, #0
 8012820:	d03f      	beq.n	80128a2 <sys_check_timeouts+0x8e>
    sys_timeout_handler handler;
    void *arg;
    u8_t had_one;
    u32_t now;

    now = sys_now();
 8012822:	f7f2 f961 	bl	8004ae8 <sys_now>
 8012826:	60f8      	str	r0, [r7, #12]
    /* this cares for wraparounds */
    diff = now - timeouts_last_time;
 8012828:	4b21      	ldr	r3, [pc, #132]	; (80128b0 <sys_check_timeouts+0x9c>)
 801282a:	681b      	ldr	r3, [r3, #0]
 801282c:	68fa      	ldr	r2, [r7, #12]
 801282e:	1ad3      	subs	r3, r2, r3
 8012830:	617b      	str	r3, [r7, #20]
    do {
      PBUF_CHECK_FREE_OOSEQ();
      had_one = 0;
 8012832:	2300      	movs	r3, #0
 8012834:	74fb      	strb	r3, [r7, #19]
      tmptimeout = next_timeout;
 8012836:	4b1d      	ldr	r3, [pc, #116]	; (80128ac <sys_check_timeouts+0x98>)
 8012838:	681b      	ldr	r3, [r3, #0]
 801283a:	60bb      	str	r3, [r7, #8]
      if (tmptimeout && (tmptimeout->time <= diff)) {
 801283c:	68bb      	ldr	r3, [r7, #8]
 801283e:	2b00      	cmp	r3, #0
 8012840:	d02c      	beq.n	801289c <sys_check_timeouts+0x88>
 8012842:	68bb      	ldr	r3, [r7, #8]
 8012844:	685b      	ldr	r3, [r3, #4]
 8012846:	697a      	ldr	r2, [r7, #20]
 8012848:	429a      	cmp	r2, r3
 801284a:	d327      	bcc.n	801289c <sys_check_timeouts+0x88>
        /* timeout has expired */
        had_one = 1;
 801284c:	2301      	movs	r3, #1
 801284e:	74fb      	strb	r3, [r7, #19]
        timeouts_last_time += tmptimeout->time;
 8012850:	68bb      	ldr	r3, [r7, #8]
 8012852:	685a      	ldr	r2, [r3, #4]
 8012854:	4b16      	ldr	r3, [pc, #88]	; (80128b0 <sys_check_timeouts+0x9c>)
 8012856:	681b      	ldr	r3, [r3, #0]
 8012858:	4413      	add	r3, r2
 801285a:	4a15      	ldr	r2, [pc, #84]	; (80128b0 <sys_check_timeouts+0x9c>)
 801285c:	6013      	str	r3, [r2, #0]
        diff -= tmptimeout->time;
 801285e:	68bb      	ldr	r3, [r7, #8]
 8012860:	685b      	ldr	r3, [r3, #4]
 8012862:	697a      	ldr	r2, [r7, #20]
 8012864:	1ad3      	subs	r3, r2, r3
 8012866:	617b      	str	r3, [r7, #20]
        next_timeout = tmptimeout->next;
 8012868:	68bb      	ldr	r3, [r7, #8]
 801286a:	681b      	ldr	r3, [r3, #0]
 801286c:	4a0f      	ldr	r2, [pc, #60]	; (80128ac <sys_check_timeouts+0x98>)
 801286e:	6013      	str	r3, [r2, #0]
        handler = tmptimeout->h;
 8012870:	68bb      	ldr	r3, [r7, #8]
 8012872:	689b      	ldr	r3, [r3, #8]
 8012874:	607b      	str	r3, [r7, #4]
        arg = tmptimeout->arg;
 8012876:	68bb      	ldr	r3, [r7, #8]
 8012878:	68db      	ldr	r3, [r3, #12]
 801287a:	603b      	str	r3, [r7, #0]
        if (handler != NULL) {
          LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s arg=%p\n",
            tmptimeout->handler_name, arg));
        }
#endif /* LWIP_DEBUG_TIMERNAMES */
        memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801287c:	68b9      	ldr	r1, [r7, #8]
 801287e:	200a      	movs	r0, #10
 8012880:	f7f9 faca 	bl	800be18 <memp_free>
        if (handler != NULL) {
 8012884:	687b      	ldr	r3, [r7, #4]
 8012886:	2b00      	cmp	r3, #0
 8012888:	d008      	beq.n	801289c <sys_check_timeouts+0x88>
#if !NO_SYS
          /* For LWIP_TCPIP_CORE_LOCKING, lock the core before calling the
             timeout handler function. */
          LOCK_TCPIP_CORE();
 801288a:	480a      	ldr	r0, [pc, #40]	; (80128b4 <sys_check_timeouts+0xa0>)
 801288c:	f7fa fb7e 	bl	800cf8c <sys_mutex_lock>
#endif /* !NO_SYS */
          handler(arg);
 8012890:	687b      	ldr	r3, [r7, #4]
 8012892:	6838      	ldr	r0, [r7, #0]
 8012894:	4798      	blx	r3
#if !NO_SYS
          UNLOCK_TCPIP_CORE();
 8012896:	4807      	ldr	r0, [pc, #28]	; (80128b4 <sys_check_timeouts+0xa0>)
 8012898:	f7fa fb87 	bl	800cfaa <sys_mutex_unlock>
#endif /* !NO_SYS */
        }
        LWIP_TCPIP_THREAD_ALIVE();
      }
    /* repeat until all expired timers have been called */
    } while (had_one);
 801289c:	7cfb      	ldrb	r3, [r7, #19]
 801289e:	2b00      	cmp	r3, #0
 80128a0:	d1c7      	bne.n	8012832 <sys_check_timeouts+0x1e>
  }
}
 80128a2:	bf00      	nop
 80128a4:	3718      	adds	r7, #24
 80128a6:	46bd      	mov	sp, r7
 80128a8:	bd80      	pop	{r7, pc}
 80128aa:	bf00      	nop
 80128ac:	2000bcc0 	.word	0x2000bcc0
 80128b0:	2000bcc4 	.word	0x2000bcc4
 80128b4:	2000bcbc 	.word	0x2000bcbc

080128b8 <sys_timeouts_sleeptime>:
#if !NO_SYS
static
#endif /* !NO_SYS */
u32_t
sys_timeouts_sleeptime(void)
{
 80128b8:	b580      	push	{r7, lr}
 80128ba:	b082      	sub	sp, #8
 80128bc:	af00      	add	r7, sp, #0
  u32_t diff;
  if (next_timeout == NULL) {
 80128be:	4b0f      	ldr	r3, [pc, #60]	; (80128fc <sys_timeouts_sleeptime+0x44>)
 80128c0:	681b      	ldr	r3, [r3, #0]
 80128c2:	2b00      	cmp	r3, #0
 80128c4:	d102      	bne.n	80128cc <sys_timeouts_sleeptime+0x14>
    return 0xffffffff;
 80128c6:	f04f 33ff 	mov.w	r3, #4294967295
 80128ca:	e013      	b.n	80128f4 <sys_timeouts_sleeptime+0x3c>
  }
  diff = sys_now() - timeouts_last_time;
 80128cc:	f7f2 f90c 	bl	8004ae8 <sys_now>
 80128d0:	4602      	mov	r2, r0
 80128d2:	4b0b      	ldr	r3, [pc, #44]	; (8012900 <sys_timeouts_sleeptime+0x48>)
 80128d4:	681b      	ldr	r3, [r3, #0]
 80128d6:	1ad3      	subs	r3, r2, r3
 80128d8:	607b      	str	r3, [r7, #4]
  if (diff > next_timeout->time) {
 80128da:	4b08      	ldr	r3, [pc, #32]	; (80128fc <sys_timeouts_sleeptime+0x44>)
 80128dc:	681b      	ldr	r3, [r3, #0]
 80128de:	685b      	ldr	r3, [r3, #4]
 80128e0:	687a      	ldr	r2, [r7, #4]
 80128e2:	429a      	cmp	r2, r3
 80128e4:	d901      	bls.n	80128ea <sys_timeouts_sleeptime+0x32>
    return 0;
 80128e6:	2300      	movs	r3, #0
 80128e8:	e004      	b.n	80128f4 <sys_timeouts_sleeptime+0x3c>
  } else {
    return next_timeout->time - diff;
 80128ea:	4b04      	ldr	r3, [pc, #16]	; (80128fc <sys_timeouts_sleeptime+0x44>)
 80128ec:	681b      	ldr	r3, [r3, #0]
 80128ee:	685a      	ldr	r2, [r3, #4]
 80128f0:	687b      	ldr	r3, [r7, #4]
 80128f2:	1ad3      	subs	r3, r2, r3
  }
}
 80128f4:	4618      	mov	r0, r3
 80128f6:	3708      	adds	r7, #8
 80128f8:	46bd      	mov	sp, r7
 80128fa:	bd80      	pop	{r7, pc}
 80128fc:	2000bcc0 	.word	0x2000bcc0
 8012900:	2000bcc4 	.word	0x2000bcc4

08012904 <sys_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
void
sys_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 8012904:	b580      	push	{r7, lr}
 8012906:	b084      	sub	sp, #16
 8012908:	af00      	add	r7, sp, #0
 801290a:	6078      	str	r0, [r7, #4]
 801290c:	6039      	str	r1, [r7, #0]
  u32_t sleeptime;

again:
  if (!next_timeout) {
 801290e:	4b0f      	ldr	r3, [pc, #60]	; (801294c <sys_timeouts_mbox_fetch+0x48>)
 8012910:	681b      	ldr	r3, [r3, #0]
 8012912:	2b00      	cmp	r3, #0
 8012914:	d105      	bne.n	8012922 <sys_timeouts_mbox_fetch+0x1e>
    sys_arch_mbox_fetch(mbox, msg, 0);
 8012916:	2200      	movs	r2, #0
 8012918:	6839      	ldr	r1, [r7, #0]
 801291a:	6878      	ldr	r0, [r7, #4]
 801291c:	f7fa fad2 	bl	800cec4 <sys_arch_mbox_fetch>
    return;
 8012920:	e011      	b.n	8012946 <sys_timeouts_mbox_fetch+0x42>
  }

  sleeptime = sys_timeouts_sleeptime();
 8012922:	f7ff ffc9 	bl	80128b8 <sys_timeouts_sleeptime>
 8012926:	60f8      	str	r0, [r7, #12]
  if (sleeptime == 0 || sys_arch_mbox_fetch(mbox, msg, sleeptime) == SYS_ARCH_TIMEOUT) {
 8012928:	68fb      	ldr	r3, [r7, #12]
 801292a:	2b00      	cmp	r3, #0
 801292c:	d008      	beq.n	8012940 <sys_timeouts_mbox_fetch+0x3c>
 801292e:	68fa      	ldr	r2, [r7, #12]
 8012930:	6839      	ldr	r1, [r7, #0]
 8012932:	6878      	ldr	r0, [r7, #4]
 8012934:	f7fa fac6 	bl	800cec4 <sys_arch_mbox_fetch>
 8012938:	4603      	mov	r3, r0
 801293a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801293e:	d102      	bne.n	8012946 <sys_timeouts_mbox_fetch+0x42>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 8012940:	f7ff ff68 	bl	8012814 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8012944:	e7e3      	b.n	801290e <sys_timeouts_mbox_fetch+0xa>
  }
}
 8012946:	3710      	adds	r7, #16
 8012948:	46bd      	mov	sp, r7
 801294a:	bd80      	pop	{r7, pc}
 801294c:	2000bcc0 	.word	0x2000bcc0

08012950 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8012950:	b480      	push	{r7}
 8012952:	af00      	add	r7, sp, #0
#if LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND)
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
#endif /* LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND) */
}
 8012954:	bf00      	nop
 8012956:	46bd      	mov	sp, r7
 8012958:	bc80      	pop	{r7}
 801295a:	4770      	bx	lr

0801295c <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 801295c:	b480      	push	{r7}
 801295e:	b085      	sub	sp, #20
 8012960:	af00      	add	r7, sp, #0
 8012962:	60f8      	str	r0, [r7, #12]
 8012964:	60b9      	str	r1, [r7, #8]
 8012966:	4613      	mov	r3, r2
 8012968:	71fb      	strb	r3, [r7, #7]
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 801296a:	79fb      	ldrb	r3, [r7, #7]
 801296c:	2b00      	cmp	r3, #0
 801296e:	d018      	beq.n	80129a2 <udp_input_local_match+0x46>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8012970:	68fb      	ldr	r3, [r7, #12]
 8012972:	2b00      	cmp	r3, #0
 8012974:	d013      	beq.n	801299e <udp_input_local_match+0x42>
 8012976:	68fb      	ldr	r3, [r7, #12]
 8012978:	681b      	ldr	r3, [r3, #0]
 801297a:	2b00      	cmp	r3, #0
 801297c:	d00f      	beq.n	801299e <udp_input_local_match+0x42>
          ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801297e:	4b13      	ldr	r3, [pc, #76]	; (80129cc <udp_input_local_match+0x70>)
 8012980:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8012982:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012986:	d00a      	beq.n	801299e <udp_input_local_match+0x42>
           ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8012988:	68fb      	ldr	r3, [r7, #12]
 801298a:	681a      	ldr	r2, [r3, #0]
 801298c:	4b0f      	ldr	r3, [pc, #60]	; (80129cc <udp_input_local_match+0x70>)
 801298e:	695b      	ldr	r3, [r3, #20]
 8012990:	405a      	eors	r2, r3
 8012992:	68bb      	ldr	r3, [r7, #8]
 8012994:	3308      	adds	r3, #8
 8012996:	681b      	ldr	r3, [r3, #0]
 8012998:	4013      	ands	r3, r2
          ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801299a:	2b00      	cmp	r3, #0
 801299c:	d110      	bne.n	80129c0 <udp_input_local_match+0x64>
          return 1;
 801299e:	2301      	movs	r3, #1
 80129a0:	e00f      	b.n	80129c2 <udp_input_local_match+0x66>
        }
      }
    } else
#endif /* LWIP_IPV4 */
    /* Handle IPv4 and IPv6: all or exact match */
    if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80129a2:	68fb      	ldr	r3, [r7, #12]
 80129a4:	2b00      	cmp	r3, #0
 80129a6:	d009      	beq.n	80129bc <udp_input_local_match+0x60>
 80129a8:	68fb      	ldr	r3, [r7, #12]
 80129aa:	681b      	ldr	r3, [r3, #0]
 80129ac:	2b00      	cmp	r3, #0
 80129ae:	d005      	beq.n	80129bc <udp_input_local_match+0x60>
 80129b0:	68fb      	ldr	r3, [r7, #12]
 80129b2:	681a      	ldr	r2, [r3, #0]
 80129b4:	4b05      	ldr	r3, [pc, #20]	; (80129cc <udp_input_local_match+0x70>)
 80129b6:	695b      	ldr	r3, [r3, #20]
 80129b8:	429a      	cmp	r2, r3
 80129ba:	d101      	bne.n	80129c0 <udp_input_local_match+0x64>
      return 1;
 80129bc:	2301      	movs	r3, #1
 80129be:	e000      	b.n	80129c2 <udp_input_local_match+0x66>
    }
  }

  return 0;
 80129c0:	2300      	movs	r3, #0
}
 80129c2:	4618      	mov	r0, r3
 80129c4:	3714      	adds	r7, #20
 80129c6:	46bd      	mov	sp, r7
 80129c8:	bc80      	pop	{r7}
 80129ca:	4770      	bx	lr
 80129cc:	20008500 	.word	0x20008500

080129d0 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 80129d0:	b590      	push	{r4, r7, lr}
 80129d2:	b08d      	sub	sp, #52	; 0x34
 80129d4:	af02      	add	r7, sp, #8
 80129d6:	6078      	str	r0, [r7, #4]
 80129d8:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 80129da:	2300      	movs	r3, #0
 80129dc:	76fb      	strb	r3, [r7, #27]
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 80129de:	687b      	ldr	r3, [r7, #4]
 80129e0:	895b      	ldrh	r3, [r3, #10]
 80129e2:	2b07      	cmp	r3, #7
 80129e4:	d803      	bhi.n	80129ee <udp_input+0x1e>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 80129e6:	6878      	ldr	r0, [r7, #4]
 80129e8:	f7f9 ffae 	bl	800c948 <pbuf_free>
    goto end;
 80129ec:	e0c6      	b.n	8012b7c <udp_input+0x1ac>
  }

  udphdr = (struct udp_hdr *)p->payload;
 80129ee:	687b      	ldr	r3, [r7, #4]
 80129f0:	685b      	ldr	r3, [r3, #4]
 80129f2:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 80129f4:	4b63      	ldr	r3, [pc, #396]	; (8012b84 <udp_input+0x1b4>)
 80129f6:	695b      	ldr	r3, [r3, #20]
 80129f8:	4a62      	ldr	r2, [pc, #392]	; (8012b84 <udp_input+0x1b4>)
 80129fa:	6812      	ldr	r2, [r2, #0]
 80129fc:	4611      	mov	r1, r2
 80129fe:	4618      	mov	r0, r3
 8012a00:	f7f7 fffc 	bl	800a9fc <ip4_addr_isbroadcast_u32>
 8012a04:	4603      	mov	r3, r0
 8012a06:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 8012a08:	697b      	ldr	r3, [r7, #20]
 8012a0a:	881b      	ldrh	r3, [r3, #0]
 8012a0c:	b29b      	uxth	r3, r3
 8012a0e:	4618      	mov	r0, r3
 8012a10:	f7f6 fbea 	bl	80091e8 <lwip_htons>
 8012a14:	4603      	mov	r3, r0
 8012a16:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8012a18:	697b      	ldr	r3, [r7, #20]
 8012a1a:	885b      	ldrh	r3, [r3, #2]
 8012a1c:	b29b      	uxth	r3, r3
 8012a1e:	4618      	mov	r0, r3
 8012a20:	f7f6 fbe2 	bl	80091e8 <lwip_htons>
 8012a24:	4603      	mov	r3, r0
 8012a26:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print(UDP_DEBUG, ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print(UDP_DEBUG, ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8012a28:	2300      	movs	r3, #0
 8012a2a:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 8012a2c:	2300      	movs	r3, #0
 8012a2e:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 8012a30:	2300      	movs	r3, #0
 8012a32:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8012a34:	4b54      	ldr	r3, [pc, #336]	; (8012b88 <udp_input+0x1b8>)
 8012a36:	681b      	ldr	r3, [r3, #0]
 8012a38:	627b      	str	r3, [r7, #36]	; 0x24
 8012a3a:	e03b      	b.n	8012ab4 <udp_input+0xe4>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print(UDP_DEBUG, &pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8012a3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a3e:	8a5b      	ldrh	r3, [r3, #18]
 8012a40:	89fa      	ldrh	r2, [r7, #14]
 8012a42:	429a      	cmp	r2, r3
 8012a44:	d131      	bne.n	8012aaa <udp_input+0xda>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 8012a46:	7cfb      	ldrb	r3, [r7, #19]
 8012a48:	461a      	mov	r2, r3
 8012a4a:	6839      	ldr	r1, [r7, #0]
 8012a4c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8012a4e:	f7ff ff85 	bl	801295c <udp_input_local_match>
 8012a52:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8012a54:	2b00      	cmp	r3, #0
 8012a56:	d028      	beq.n	8012aaa <udp_input+0xda>
      if (((pcb->flags & UDP_FLAGS_CONNECTED) == 0) &&
 8012a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a5a:	7c1b      	ldrb	r3, [r3, #16]
 8012a5c:	f003 0304 	and.w	r3, r3, #4
 8012a60:	2b00      	cmp	r3, #0
 8012a62:	d104      	bne.n	8012a6e <udp_input+0x9e>
 8012a64:	69fb      	ldr	r3, [r7, #28]
 8012a66:	2b00      	cmp	r3, #0
 8012a68:	d101      	bne.n	8012a6e <udp_input+0x9e>
          /* prefer specific IPs over cath-all */
          || !ip_addr_isany(&pcb->local_ip)
#endif /* SO_REUSE */
          )) {
        /* the first unconnected matching PCB */
        uncon_pcb = pcb;
 8012a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a6c:	61fb      	str	r3, [r7, #28]
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8012a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a70:	8a9b      	ldrh	r3, [r3, #20]
 8012a72:	8a3a      	ldrh	r2, [r7, #16]
 8012a74:	429a      	cmp	r2, r3
 8012a76:	d118      	bne.n	8012aaa <udp_input+0xda>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8012a78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a7a:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 8012a7c:	2b00      	cmp	r3, #0
 8012a7e:	d005      	beq.n	8012a8c <udp_input+0xbc>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8012a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a82:	685a      	ldr	r2, [r3, #4]
 8012a84:	4b3f      	ldr	r3, [pc, #252]	; (8012b84 <udp_input+0x1b4>)
 8012a86:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 8012a88:	429a      	cmp	r2, r3
 8012a8a:	d10e      	bne.n	8012aaa <udp_input+0xda>
        /* the first fully matching PCB */
        if (prev != NULL) {
 8012a8c:	6a3b      	ldr	r3, [r7, #32]
 8012a8e:	2b00      	cmp	r3, #0
 8012a90:	d014      	beq.n	8012abc <udp_input+0xec>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8012a92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a94:	68da      	ldr	r2, [r3, #12]
 8012a96:	6a3b      	ldr	r3, [r7, #32]
 8012a98:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 8012a9a:	4b3b      	ldr	r3, [pc, #236]	; (8012b88 <udp_input+0x1b8>)
 8012a9c:	681a      	ldr	r2, [r3, #0]
 8012a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012aa0:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 8012aa2:	4a39      	ldr	r2, [pc, #228]	; (8012b88 <udp_input+0x1b8>)
 8012aa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012aa6:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 8012aa8:	e008      	b.n	8012abc <udp_input+0xec>
      }
    }

    prev = pcb;
 8012aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012aac:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8012aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012ab0:	68db      	ldr	r3, [r3, #12]
 8012ab2:	627b      	str	r3, [r7, #36]	; 0x24
 8012ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012ab6:	2b00      	cmp	r3, #0
 8012ab8:	d1c0      	bne.n	8012a3c <udp_input+0x6c>
 8012aba:	e000      	b.n	8012abe <udp_input+0xee>
        break;
 8012abc:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 8012abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012ac0:	2b00      	cmp	r3, #0
 8012ac2:	d101      	bne.n	8012ac8 <udp_input+0xf8>
    pcb = uncon_pcb;
 8012ac4:	69fb      	ldr	r3, [r7, #28]
 8012ac6:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 8012ac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012aca:	2b00      	cmp	r3, #0
 8012acc:	d002      	beq.n	8012ad4 <udp_input+0x104>
    for_us = 1;
 8012ace:	2301      	movs	r3, #1
 8012ad0:	76fb      	strb	r3, [r7, #27]
 8012ad2:	e00a      	b.n	8012aea <udp_input+0x11a>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 8012ad4:	683b      	ldr	r3, [r7, #0]
 8012ad6:	3304      	adds	r3, #4
 8012ad8:	681a      	ldr	r2, [r3, #0]
 8012ada:	4b2a      	ldr	r3, [pc, #168]	; (8012b84 <udp_input+0x1b4>)
 8012adc:	695b      	ldr	r3, [r3, #20]
 8012ade:	429a      	cmp	r2, r3
 8012ae0:	bf0c      	ite	eq
 8012ae2:	2301      	moveq	r3, #1
 8012ae4:	2300      	movne	r3, #0
 8012ae6:	b2db      	uxtb	r3, r3
 8012ae8:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8012aea:	7efb      	ldrb	r3, [r7, #27]
 8012aec:	2b00      	cmp	r3, #0
 8012aee:	d042      	beq.n	8012b76 <udp_input+0x1a6>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_header(p, -UDP_HLEN)) {
 8012af0:	f06f 0107 	mvn.w	r1, #7
 8012af4:	6878      	ldr	r0, [r7, #4]
 8012af6:	f7f9 ff03 	bl	800c900 <pbuf_header>
 8012afa:	4603      	mov	r3, r0
 8012afc:	2b00      	cmp	r3, #0
 8012afe:	d00a      	beq.n	8012b16 <udp_input+0x146>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_header failed\n", 0);
 8012b00:	4b22      	ldr	r3, [pc, #136]	; (8012b8c <udp_input+0x1bc>)
 8012b02:	f240 1255 	movw	r2, #341	; 0x155
 8012b06:	4922      	ldr	r1, [pc, #136]	; (8012b90 <udp_input+0x1c0>)
 8012b08:	4822      	ldr	r0, [pc, #136]	; (8012b94 <udp_input+0x1c4>)
 8012b0a:	f001 fb8b 	bl	8014224 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 8012b0e:	6878      	ldr	r0, [r7, #4]
 8012b10:	f7f9 ff1a 	bl	800c948 <pbuf_free>
      goto end;
 8012b14:	e032      	b.n	8012b7c <udp_input+0x1ac>
    }

    if (pcb != NULL) {
 8012b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012b18:	2b00      	cmp	r3, #0
 8012b1a:	d012      	beq.n	8012b42 <udp_input+0x172>
          pbuf_header(p, -hdrs_len);
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8012b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012b1e:	699b      	ldr	r3, [r3, #24]
 8012b20:	2b00      	cmp	r3, #0
 8012b22:	d00a      	beq.n	8012b3a <udp_input+0x16a>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8012b24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012b26:	699c      	ldr	r4, [r3, #24]
 8012b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012b2a:	69d8      	ldr	r0, [r3, #28]
 8012b2c:	8a3b      	ldrh	r3, [r7, #16]
 8012b2e:	9300      	str	r3, [sp, #0]
 8012b30:	4b19      	ldr	r3, [pc, #100]	; (8012b98 <udp_input+0x1c8>)
 8012b32:	687a      	ldr	r2, [r7, #4]
 8012b34:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8012b36:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8012b38:	e021      	b.n	8012b7e <udp_input+0x1ae>
        pbuf_free(p);
 8012b3a:	6878      	ldr	r0, [r7, #4]
 8012b3c:	f7f9 ff04 	bl	800c948 <pbuf_free>
        goto end;
 8012b40:	e01c      	b.n	8012b7c <udp_input+0x1ac>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 8012b42:	7cfb      	ldrb	r3, [r7, #19]
 8012b44:	2b00      	cmp	r3, #0
 8012b46:	d112      	bne.n	8012b6e <udp_input+0x19e>
 8012b48:	4b0e      	ldr	r3, [pc, #56]	; (8012b84 <udp_input+0x1b4>)
 8012b4a:	695b      	ldr	r3, [r3, #20]
 8012b4c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8012b50:	2be0      	cmp	r3, #224	; 0xe0
 8012b52:	d00c      	beq.n	8012b6e <udp_input+0x19e>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8012b54:	4b0b      	ldr	r3, [pc, #44]	; (8012b84 <udp_input+0x1b4>)
 8012b56:	899b      	ldrh	r3, [r3, #12]
 8012b58:	3308      	adds	r3, #8
 8012b5a:	b29b      	uxth	r3, r3
 8012b5c:	b21b      	sxth	r3, r3
 8012b5e:	4619      	mov	r1, r3
 8012b60:	6878      	ldr	r0, [r7, #4]
 8012b62:	f7f9 fedf 	bl	800c924 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8012b66:	2103      	movs	r1, #3
 8012b68:	6878      	ldr	r0, [r7, #4]
 8012b6a:	f7f7 fc2b 	bl	800a3c4 <icmp_dest_unreach>
      pbuf_free(p);
 8012b6e:	6878      	ldr	r0, [r7, #4]
 8012b70:	f7f9 feea 	bl	800c948 <pbuf_free>
  return;
 8012b74:	e003      	b.n	8012b7e <udp_input+0x1ae>
    pbuf_free(p);
 8012b76:	6878      	ldr	r0, [r7, #4]
 8012b78:	f7f9 fee6 	bl	800c948 <pbuf_free>
  return;
 8012b7c:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 8012b7e:	372c      	adds	r7, #44	; 0x2c
 8012b80:	46bd      	mov	sp, r7
 8012b82:	bd90      	pop	{r4, r7, pc}
 8012b84:	20008500 	.word	0x20008500
 8012b88:	2000bccc 	.word	0x2000bccc
 8012b8c:	08017308 	.word	0x08017308
 8012b90:	08017374 	.word	0x08017374
 8012b94:	08017388 	.word	0x08017388
 8012b98:	20008510 	.word	0x20008510

08012b9c <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t* old_addr, const ip_addr_t* new_addr)
{
 8012b9c:	b480      	push	{r7}
 8012b9e:	b085      	sub	sp, #20
 8012ba0:	af00      	add	r7, sp, #0
 8012ba2:	6078      	str	r0, [r7, #4]
 8012ba4:	6039      	str	r1, [r7, #0]
  struct udp_pcb* upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8012ba6:	687b      	ldr	r3, [r7, #4]
 8012ba8:	2b00      	cmp	r3, #0
 8012baa:	d01e      	beq.n	8012bea <udp_netif_ip_addr_changed+0x4e>
 8012bac:	687b      	ldr	r3, [r7, #4]
 8012bae:	681b      	ldr	r3, [r3, #0]
 8012bb0:	2b00      	cmp	r3, #0
 8012bb2:	d01a      	beq.n	8012bea <udp_netif_ip_addr_changed+0x4e>
 8012bb4:	683b      	ldr	r3, [r7, #0]
 8012bb6:	2b00      	cmp	r3, #0
 8012bb8:	d017      	beq.n	8012bea <udp_netif_ip_addr_changed+0x4e>
 8012bba:	683b      	ldr	r3, [r7, #0]
 8012bbc:	681b      	ldr	r3, [r3, #0]
 8012bbe:	2b00      	cmp	r3, #0
 8012bc0:	d013      	beq.n	8012bea <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8012bc2:	4b0c      	ldr	r3, [pc, #48]	; (8012bf4 <udp_netif_ip_addr_changed+0x58>)
 8012bc4:	681b      	ldr	r3, [r3, #0]
 8012bc6:	60fb      	str	r3, [r7, #12]
 8012bc8:	e00c      	b.n	8012be4 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8012bca:	68fb      	ldr	r3, [r7, #12]
 8012bcc:	681a      	ldr	r2, [r3, #0]
 8012bce:	687b      	ldr	r3, [r7, #4]
 8012bd0:	681b      	ldr	r3, [r3, #0]
 8012bd2:	429a      	cmp	r2, r3
 8012bd4:	d103      	bne.n	8012bde <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 8012bd6:	683b      	ldr	r3, [r7, #0]
 8012bd8:	681a      	ldr	r2, [r3, #0]
 8012bda:	68fb      	ldr	r3, [r7, #12]
 8012bdc:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8012bde:	68fb      	ldr	r3, [r7, #12]
 8012be0:	68db      	ldr	r3, [r3, #12]
 8012be2:	60fb      	str	r3, [r7, #12]
 8012be4:	68fb      	ldr	r3, [r7, #12]
 8012be6:	2b00      	cmp	r3, #0
 8012be8:	d1ef      	bne.n	8012bca <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8012bea:	bf00      	nop
 8012bec:	3714      	adds	r7, #20
 8012bee:	46bd      	mov	sp, r7
 8012bf0:	bc80      	pop	{r7}
 8012bf2:	4770      	bx	lr
 8012bf4:	2000bccc 	.word	0x2000bccc

08012bf8 <eMBFuncReadCoils>:

#if MB_FUNC_READ_COILS_ENABLED > 0

eMBException
eMBFuncReadCoils( UCHAR * pucFrame, USHORT * usLen )
{
 8012bf8:	b580      	push	{r7, lr}
 8012bfa:	b086      	sub	sp, #24
 8012bfc:	af00      	add	r7, sp, #0
 8012bfe:	6078      	str	r0, [r7, #4]
 8012c00:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usCoilCount;
    UCHAR           ucNBytes;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
 8012c02:	2300      	movs	r3, #0
 8012c04:	75bb      	strb	r3, [r7, #22]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 8012c06:	683b      	ldr	r3, [r7, #0]
 8012c08:	881b      	ldrh	r3, [r3, #0]
 8012c0a:	2b05      	cmp	r3, #5
 8012c0c:	d16c      	bne.n	8012ce8 <eMBFuncReadCoils+0xf0>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 8012c0e:	687b      	ldr	r3, [r7, #4]
 8012c10:	3301      	adds	r3, #1
 8012c12:	781b      	ldrb	r3, [r3, #0]
 8012c14:	b29b      	uxth	r3, r3
 8012c16:	021b      	lsls	r3, r3, #8
 8012c18:	82bb      	strh	r3, [r7, #20]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 8012c1a:	687b      	ldr	r3, [r7, #4]
 8012c1c:	3302      	adds	r3, #2
 8012c1e:	781b      	ldrb	r3, [r3, #0]
 8012c20:	b29a      	uxth	r2, r3
 8012c22:	8abb      	ldrh	r3, [r7, #20]
 8012c24:	4313      	orrs	r3, r2
 8012c26:	82bb      	strh	r3, [r7, #20]
        usRegAddress++;
 8012c28:	8abb      	ldrh	r3, [r7, #20]
 8012c2a:	3301      	adds	r3, #1
 8012c2c:	82bb      	strh	r3, [r7, #20]

        usCoilCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_COILCNT_OFF] << 8 );
 8012c2e:	687b      	ldr	r3, [r7, #4]
 8012c30:	3303      	adds	r3, #3
 8012c32:	781b      	ldrb	r3, [r3, #0]
 8012c34:	b29b      	uxth	r3, r3
 8012c36:	021b      	lsls	r3, r3, #8
 8012c38:	827b      	strh	r3, [r7, #18]
        usCoilCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_COILCNT_OFF + 1] );
 8012c3a:	687b      	ldr	r3, [r7, #4]
 8012c3c:	3304      	adds	r3, #4
 8012c3e:	781b      	ldrb	r3, [r3, #0]
 8012c40:	b29a      	uxth	r2, r3
 8012c42:	8a7b      	ldrh	r3, [r7, #18]
 8012c44:	4313      	orrs	r3, r2
 8012c46:	827b      	strh	r3, [r7, #18]

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception.
         */
        if( ( usCoilCount >= 1 ) &&
 8012c48:	8a7b      	ldrh	r3, [r7, #18]
 8012c4a:	2b00      	cmp	r3, #0
 8012c4c:	d049      	beq.n	8012ce2 <eMBFuncReadCoils+0xea>
 8012c4e:	8a7b      	ldrh	r3, [r7, #18]
 8012c50:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8012c54:	d245      	bcs.n	8012ce2 <eMBFuncReadCoils+0xea>
            ( usCoilCount < MB_PDU_FUNC_READ_COILCNT_MAX ) )
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
 8012c56:	687b      	ldr	r3, [r7, #4]
 8012c58:	60fb      	str	r3, [r7, #12]
            *usLen = MB_PDU_FUNC_OFF;
 8012c5a:	683b      	ldr	r3, [r7, #0]
 8012c5c:	2200      	movs	r2, #0
 8012c5e:	801a      	strh	r2, [r3, #0]

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_COILS;
 8012c60:	68fb      	ldr	r3, [r7, #12]
 8012c62:	1c5a      	adds	r2, r3, #1
 8012c64:	60fa      	str	r2, [r7, #12]
 8012c66:	2201      	movs	r2, #1
 8012c68:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 8012c6a:	683b      	ldr	r3, [r7, #0]
 8012c6c:	881b      	ldrh	r3, [r3, #0]
 8012c6e:	3301      	adds	r3, #1
 8012c70:	b29a      	uxth	r2, r3
 8012c72:	683b      	ldr	r3, [r7, #0]
 8012c74:	801a      	strh	r2, [r3, #0]

            /* Test if the quantity of coils is a multiple of 8. If not last
             * byte is only partially field with unused coils set to zero. */
            if( ( usCoilCount & 0x0007 ) != 0 )
 8012c76:	8a7b      	ldrh	r3, [r7, #18]
 8012c78:	f003 0307 	and.w	r3, r3, #7
 8012c7c:	2b00      	cmp	r3, #0
 8012c7e:	d006      	beq.n	8012c8e <eMBFuncReadCoils+0x96>
            {
                ucNBytes = ( UCHAR )( usCoilCount / 8 + 1 );
 8012c80:	8a7b      	ldrh	r3, [r7, #18]
 8012c82:	08db      	lsrs	r3, r3, #3
 8012c84:	b29b      	uxth	r3, r3
 8012c86:	b2db      	uxtb	r3, r3
 8012c88:	3301      	adds	r3, #1
 8012c8a:	75fb      	strb	r3, [r7, #23]
 8012c8c:	e003      	b.n	8012c96 <eMBFuncReadCoils+0x9e>
            }
            else
            {
                ucNBytes = ( UCHAR )( usCoilCount / 8 );
 8012c8e:	8a7b      	ldrh	r3, [r7, #18]
 8012c90:	08db      	lsrs	r3, r3, #3
 8012c92:	b29b      	uxth	r3, r3
 8012c94:	75fb      	strb	r3, [r7, #23]
            }
            *pucFrameCur++ = ucNBytes;
 8012c96:	68fb      	ldr	r3, [r7, #12]
 8012c98:	1c5a      	adds	r2, r3, #1
 8012c9a:	60fa      	str	r2, [r7, #12]
 8012c9c:	7dfa      	ldrb	r2, [r7, #23]
 8012c9e:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 8012ca0:	683b      	ldr	r3, [r7, #0]
 8012ca2:	881b      	ldrh	r3, [r3, #0]
 8012ca4:	3301      	adds	r3, #1
 8012ca6:	b29a      	uxth	r2, r3
 8012ca8:	683b      	ldr	r3, [r7, #0]
 8012caa:	801a      	strh	r2, [r3, #0]

            eRegStatus =
                eMBRegCoilsCB( pucFrameCur, usRegAddress, usCoilCount,
 8012cac:	8a7a      	ldrh	r2, [r7, #18]
 8012cae:	8ab9      	ldrh	r1, [r7, #20]
 8012cb0:	2300      	movs	r3, #0
 8012cb2:	68f8      	ldr	r0, [r7, #12]
 8012cb4:	f001 f8d2 	bl	8013e5c <eMBRegCoilsCB>
 8012cb8:	4603      	mov	r3, r0
 8012cba:	72fb      	strb	r3, [r7, #11]
                               MB_REG_READ );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 8012cbc:	7afb      	ldrb	r3, [r7, #11]
 8012cbe:	2b00      	cmp	r3, #0
 8012cc0:	d006      	beq.n	8012cd0 <eMBFuncReadCoils+0xd8>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 8012cc2:	7afb      	ldrb	r3, [r7, #11]
 8012cc4:	4618      	mov	r0, r3
 8012cc6:	f000 fc26 	bl	8013516 <prveMBError2Exception>
 8012cca:	4603      	mov	r3, r0
 8012ccc:	75bb      	strb	r3, [r7, #22]
            if( eRegStatus != MB_ENOERR )
 8012cce:	e00d      	b.n	8012cec <eMBFuncReadCoils+0xf4>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the
                 * buffer because they are still valid. */
                *usLen += ucNBytes;;
 8012cd0:	683b      	ldr	r3, [r7, #0]
 8012cd2:	881a      	ldrh	r2, [r3, #0]
 8012cd4:	7dfb      	ldrb	r3, [r7, #23]
 8012cd6:	b29b      	uxth	r3, r3
 8012cd8:	4413      	add	r3, r2
 8012cda:	b29a      	uxth	r2, r3
 8012cdc:	683b      	ldr	r3, [r7, #0]
 8012cde:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 8012ce0:	e004      	b.n	8012cec <eMBFuncReadCoils+0xf4>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8012ce2:	2303      	movs	r3, #3
 8012ce4:	75bb      	strb	r3, [r7, #22]
 8012ce6:	e001      	b.n	8012cec <eMBFuncReadCoils+0xf4>
    }
    else
    {
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8012ce8:	2303      	movs	r3, #3
 8012cea:	75bb      	strb	r3, [r7, #22]
    }
    return eStatus;
 8012cec:	7dbb      	ldrb	r3, [r7, #22]
}
 8012cee:	4618      	mov	r0, r3
 8012cf0:	3718      	adds	r7, #24
 8012cf2:	46bd      	mov	sp, r7
 8012cf4:	bd80      	pop	{r7, pc}

08012cf6 <eMBFuncWriteCoil>:
#endif

#if MB_FUNC_WRITE_COIL_ENABLED > 0
eMBException
eMBFuncWriteCoil( UCHAR * pucFrame, USHORT * usLen )
{
 8012cf6:	b580      	push	{r7, lr}
 8012cf8:	b084      	sub	sp, #16
 8012cfa:	af00      	add	r7, sp, #0
 8012cfc:	6078      	str	r0, [r7, #4]
 8012cfe:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    UCHAR           ucBuf[2];

    eMBException    eStatus = MB_EX_NONE;
 8012d00:	2300      	movs	r3, #0
 8012d02:	73fb      	strb	r3, [r7, #15]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 8012d04:	683b      	ldr	r3, [r7, #0]
 8012d06:	881b      	ldrh	r3, [r3, #0]
 8012d08:	2b05      	cmp	r3, #5
 8012d0a:	d140      	bne.n	8012d8e <eMBFuncWriteCoil+0x98>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
 8012d0c:	687b      	ldr	r3, [r7, #4]
 8012d0e:	3301      	adds	r3, #1
 8012d10:	781b      	ldrb	r3, [r3, #0]
 8012d12:	b29b      	uxth	r3, r3
 8012d14:	021b      	lsls	r3, r3, #8
 8012d16:	81bb      	strh	r3, [r7, #12]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
 8012d18:	687b      	ldr	r3, [r7, #4]
 8012d1a:	3302      	adds	r3, #2
 8012d1c:	781b      	ldrb	r3, [r3, #0]
 8012d1e:	b29a      	uxth	r2, r3
 8012d20:	89bb      	ldrh	r3, [r7, #12]
 8012d22:	4313      	orrs	r3, r2
 8012d24:	81bb      	strh	r3, [r7, #12]
        usRegAddress++;
 8012d26:	89bb      	ldrh	r3, [r7, #12]
 8012d28:	3301      	adds	r3, #1
 8012d2a:	81bb      	strh	r3, [r7, #12]

        if( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF + 1] == 0x00 ) &&
 8012d2c:	687b      	ldr	r3, [r7, #4]
 8012d2e:	3304      	adds	r3, #4
 8012d30:	781b      	ldrb	r3, [r3, #0]
 8012d32:	2b00      	cmp	r3, #0
 8012d34:	d128      	bne.n	8012d88 <eMBFuncWriteCoil+0x92>
            ( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF ) ||
 8012d36:	687b      	ldr	r3, [r7, #4]
 8012d38:	3303      	adds	r3, #3
 8012d3a:	781b      	ldrb	r3, [r3, #0]
        if( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF + 1] == 0x00 ) &&
 8012d3c:	2bff      	cmp	r3, #255	; 0xff
 8012d3e:	d004      	beq.n	8012d4a <eMBFuncWriteCoil+0x54>
              ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0x00 ) ) )
 8012d40:	687b      	ldr	r3, [r7, #4]
 8012d42:	3303      	adds	r3, #3
 8012d44:	781b      	ldrb	r3, [r3, #0]
            ( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF ) ||
 8012d46:	2b00      	cmp	r3, #0
 8012d48:	d11e      	bne.n	8012d88 <eMBFuncWriteCoil+0x92>
        {
            ucBuf[1] = 0;
 8012d4a:	2300      	movs	r3, #0
 8012d4c:	727b      	strb	r3, [r7, #9]
            if( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF )
 8012d4e:	687b      	ldr	r3, [r7, #4]
 8012d50:	3303      	adds	r3, #3
 8012d52:	781b      	ldrb	r3, [r3, #0]
 8012d54:	2bff      	cmp	r3, #255	; 0xff
 8012d56:	d102      	bne.n	8012d5e <eMBFuncWriteCoil+0x68>
            {
                ucBuf[0] = 1;
 8012d58:	2301      	movs	r3, #1
 8012d5a:	723b      	strb	r3, [r7, #8]
 8012d5c:	e001      	b.n	8012d62 <eMBFuncWriteCoil+0x6c>
            }
            else
            {
                ucBuf[0] = 0;
 8012d5e:	2300      	movs	r3, #0
 8012d60:	723b      	strb	r3, [r7, #8]
            }
            eRegStatus =
                eMBRegCoilsCB( &ucBuf[0], usRegAddress, 1, MB_REG_WRITE );
 8012d62:	89b9      	ldrh	r1, [r7, #12]
 8012d64:	f107 0008 	add.w	r0, r7, #8
 8012d68:	2301      	movs	r3, #1
 8012d6a:	2201      	movs	r2, #1
 8012d6c:	f001 f876 	bl	8013e5c <eMBRegCoilsCB>
 8012d70:	4603      	mov	r3, r0
 8012d72:	72fb      	strb	r3, [r7, #11]

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 8012d74:	7afb      	ldrb	r3, [r7, #11]
 8012d76:	2b00      	cmp	r3, #0
 8012d78:	d00b      	beq.n	8012d92 <eMBFuncWriteCoil+0x9c>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 8012d7a:	7afb      	ldrb	r3, [r7, #11]
 8012d7c:	4618      	mov	r0, r3
 8012d7e:	f000 fbca 	bl	8013516 <prveMBError2Exception>
 8012d82:	4603      	mov	r3, r0
 8012d84:	73fb      	strb	r3, [r7, #15]
            if( eRegStatus != MB_ENOERR )
 8012d86:	e004      	b.n	8012d92 <eMBFuncWriteCoil+0x9c>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8012d88:	2303      	movs	r3, #3
 8012d8a:	73fb      	strb	r3, [r7, #15]
 8012d8c:	e001      	b.n	8012d92 <eMBFuncWriteCoil+0x9c>
    }
    else
    {
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8012d8e:	2303      	movs	r3, #3
 8012d90:	73fb      	strb	r3, [r7, #15]
    }
    return eStatus;
 8012d92:	7bfb      	ldrb	r3, [r7, #15]
}
 8012d94:	4618      	mov	r0, r3
 8012d96:	3710      	adds	r7, #16
 8012d98:	46bd      	mov	sp, r7
 8012d9a:	bd80      	pop	{r7, pc}

08012d9c <eMBFuncWriteMultipleCoils>:
#endif

#if MB_FUNC_WRITE_MULTIPLE_COILS_ENABLED > 0
eMBException
eMBFuncWriteMultipleCoils( UCHAR * pucFrame, USHORT * usLen )
{
 8012d9c:	b580      	push	{r7, lr}
 8012d9e:	b084      	sub	sp, #16
 8012da0:	af00      	add	r7, sp, #0
 8012da2:	6078      	str	r0, [r7, #4]
 8012da4:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usCoilCnt;
    UCHAR           ucByteCount;
    UCHAR           ucByteCountVerify;

    eMBException    eStatus = MB_EX_NONE;
 8012da6:	2300      	movs	r3, #0
 8012da8:	73bb      	strb	r3, [r7, #14]
    eMBErrorCode    eRegStatus;

    if( *usLen > ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 8012daa:	683b      	ldr	r3, [r7, #0]
 8012dac:	881b      	ldrh	r3, [r3, #0]
 8012dae:	2b05      	cmp	r3, #5
 8012db0:	d954      	bls.n	8012e5c <eMBFuncWriteMultipleCoils+0xc0>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
 8012db2:	687b      	ldr	r3, [r7, #4]
 8012db4:	3301      	adds	r3, #1
 8012db6:	781b      	ldrb	r3, [r3, #0]
 8012db8:	b29b      	uxth	r3, r3
 8012dba:	021b      	lsls	r3, r3, #8
 8012dbc:	81bb      	strh	r3, [r7, #12]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
 8012dbe:	687b      	ldr	r3, [r7, #4]
 8012dc0:	3302      	adds	r3, #2
 8012dc2:	781b      	ldrb	r3, [r3, #0]
 8012dc4:	b29a      	uxth	r2, r3
 8012dc6:	89bb      	ldrh	r3, [r7, #12]
 8012dc8:	4313      	orrs	r3, r2
 8012dca:	81bb      	strh	r3, [r7, #12]
        usRegAddress++;
 8012dcc:	89bb      	ldrh	r3, [r7, #12]
 8012dce:	3301      	adds	r3, #1
 8012dd0:	81bb      	strh	r3, [r7, #12]

        usCoilCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF] << 8 );
 8012dd2:	687b      	ldr	r3, [r7, #4]
 8012dd4:	3303      	adds	r3, #3
 8012dd6:	781b      	ldrb	r3, [r3, #0]
 8012dd8:	b29b      	uxth	r3, r3
 8012dda:	021b      	lsls	r3, r3, #8
 8012ddc:	817b      	strh	r3, [r7, #10]
        usCoilCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF + 1] );
 8012dde:	687b      	ldr	r3, [r7, #4]
 8012de0:	3304      	adds	r3, #4
 8012de2:	781b      	ldrb	r3, [r3, #0]
 8012de4:	b29a      	uxth	r2, r3
 8012de6:	897b      	ldrh	r3, [r7, #10]
 8012de8:	4313      	orrs	r3, r2
 8012dea:	817b      	strh	r3, [r7, #10]

        ucByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];
 8012dec:	687b      	ldr	r3, [r7, #4]
 8012dee:	795b      	ldrb	r3, [r3, #5]
 8012df0:	727b      	strb	r3, [r7, #9]

        /* Compute the number of expected bytes in the request. */
        if( ( usCoilCnt & 0x0007 ) != 0 )
 8012df2:	897b      	ldrh	r3, [r7, #10]
 8012df4:	f003 0307 	and.w	r3, r3, #7
 8012df8:	2b00      	cmp	r3, #0
 8012dfa:	d006      	beq.n	8012e0a <eMBFuncWriteMultipleCoils+0x6e>
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 + 1 );
 8012dfc:	897b      	ldrh	r3, [r7, #10]
 8012dfe:	08db      	lsrs	r3, r3, #3
 8012e00:	b29b      	uxth	r3, r3
 8012e02:	b2db      	uxtb	r3, r3
 8012e04:	3301      	adds	r3, #1
 8012e06:	73fb      	strb	r3, [r7, #15]
 8012e08:	e003      	b.n	8012e12 <eMBFuncWriteMultipleCoils+0x76>
        }
        else
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 );
 8012e0a:	897b      	ldrh	r3, [r7, #10]
 8012e0c:	08db      	lsrs	r3, r3, #3
 8012e0e:	b29b      	uxth	r3, r3
 8012e10:	73fb      	strb	r3, [r7, #15]
        }

        if( ( usCoilCnt >= 1 ) &&
 8012e12:	897b      	ldrh	r3, [r7, #10]
 8012e14:	2b00      	cmp	r3, #0
 8012e16:	d01e      	beq.n	8012e56 <eMBFuncWriteMultipleCoils+0xba>
 8012e18:	897b      	ldrh	r3, [r7, #10]
 8012e1a:	f5b3 6ff6 	cmp.w	r3, #1968	; 0x7b0
 8012e1e:	d81a      	bhi.n	8012e56 <eMBFuncWriteMultipleCoils+0xba>
            ( usCoilCnt <= MB_PDU_FUNC_WRITE_MUL_COILCNT_MAX ) &&
 8012e20:	7bfa      	ldrb	r2, [r7, #15]
 8012e22:	7a7b      	ldrb	r3, [r7, #9]
 8012e24:	429a      	cmp	r2, r3
 8012e26:	d116      	bne.n	8012e56 <eMBFuncWriteMultipleCoils+0xba>
            ( ucByteCountVerify == ucByteCount ) )
        {
            eRegStatus =
                eMBRegCoilsCB( &pucFrame[MB_PDU_FUNC_WRITE_MUL_VALUES_OFF],
 8012e28:	687b      	ldr	r3, [r7, #4]
 8012e2a:	1d98      	adds	r0, r3, #6
 8012e2c:	897a      	ldrh	r2, [r7, #10]
 8012e2e:	89b9      	ldrh	r1, [r7, #12]
 8012e30:	2301      	movs	r3, #1
 8012e32:	f001 f813 	bl	8013e5c <eMBRegCoilsCB>
 8012e36:	4603      	mov	r3, r0
 8012e38:	723b      	strb	r3, [r7, #8]
                               usRegAddress, usCoilCnt, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 8012e3a:	7a3b      	ldrb	r3, [r7, #8]
 8012e3c:	2b00      	cmp	r3, #0
 8012e3e:	d006      	beq.n	8012e4e <eMBFuncWriteMultipleCoils+0xb2>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 8012e40:	7a3b      	ldrb	r3, [r7, #8]
 8012e42:	4618      	mov	r0, r3
 8012e44:	f000 fb67 	bl	8013516 <prveMBError2Exception>
 8012e48:	4603      	mov	r3, r0
 8012e4a:	73bb      	strb	r3, [r7, #14]
            if( eRegStatus != MB_ENOERR )
 8012e4c:	e008      	b.n	8012e60 <eMBFuncWriteMultipleCoils+0xc4>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the
                 * buffer because they are still valid. */
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
 8012e4e:	683b      	ldr	r3, [r7, #0]
 8012e50:	2205      	movs	r2, #5
 8012e52:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 8012e54:	e004      	b.n	8012e60 <eMBFuncWriteMultipleCoils+0xc4>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8012e56:	2303      	movs	r3, #3
 8012e58:	73bb      	strb	r3, [r7, #14]
 8012e5a:	e001      	b.n	8012e60 <eMBFuncWriteMultipleCoils+0xc4>
    }
    else
    {
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8012e5c:	2303      	movs	r3, #3
 8012e5e:	73bb      	strb	r3, [r7, #14]
    }
    return eStatus;
 8012e60:	7bbb      	ldrb	r3, [r7, #14]
}
 8012e62:	4618      	mov	r0, r3
 8012e64:	3710      	adds	r7, #16
 8012e66:	46bd      	mov	sp, r7
 8012e68:	bd80      	pop	{r7, pc}

08012e6a <eMBFuncReadDiscreteInputs>:

#if MB_FUNC_READ_DISCRETE_INPUTS_ENABLED > 0

eMBException
eMBFuncReadDiscreteInputs( UCHAR * pucFrame, USHORT * usLen )
{
 8012e6a:	b580      	push	{r7, lr}
 8012e6c:	b086      	sub	sp, #24
 8012e6e:	af00      	add	r7, sp, #0
 8012e70:	6078      	str	r0, [r7, #4]
 8012e72:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usDiscreteCnt;
    UCHAR           ucNBytes;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
 8012e74:	2300      	movs	r3, #0
 8012e76:	75bb      	strb	r3, [r7, #22]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 8012e78:	683b      	ldr	r3, [r7, #0]
 8012e7a:	881b      	ldrh	r3, [r3, #0]
 8012e7c:	2b05      	cmp	r3, #5
 8012e7e:	d16c      	bne.n	8012f5a <eMBFuncReadDiscreteInputs+0xf0>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 8012e80:	687b      	ldr	r3, [r7, #4]
 8012e82:	3301      	adds	r3, #1
 8012e84:	781b      	ldrb	r3, [r3, #0]
 8012e86:	b29b      	uxth	r3, r3
 8012e88:	021b      	lsls	r3, r3, #8
 8012e8a:	82bb      	strh	r3, [r7, #20]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 8012e8c:	687b      	ldr	r3, [r7, #4]
 8012e8e:	3302      	adds	r3, #2
 8012e90:	781b      	ldrb	r3, [r3, #0]
 8012e92:	b29a      	uxth	r2, r3
 8012e94:	8abb      	ldrh	r3, [r7, #20]
 8012e96:	4313      	orrs	r3, r2
 8012e98:	82bb      	strh	r3, [r7, #20]
        usRegAddress++;
 8012e9a:	8abb      	ldrh	r3, [r7, #20]
 8012e9c:	3301      	adds	r3, #1
 8012e9e:	82bb      	strh	r3, [r7, #20]

        usDiscreteCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF] << 8 );
 8012ea0:	687b      	ldr	r3, [r7, #4]
 8012ea2:	3303      	adds	r3, #3
 8012ea4:	781b      	ldrb	r3, [r3, #0]
 8012ea6:	b29b      	uxth	r3, r3
 8012ea8:	021b      	lsls	r3, r3, #8
 8012eaa:	827b      	strh	r3, [r7, #18]
        usDiscreteCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF + 1] );
 8012eac:	687b      	ldr	r3, [r7, #4]
 8012eae:	3304      	adds	r3, #4
 8012eb0:	781b      	ldrb	r3, [r3, #0]
 8012eb2:	b29a      	uxth	r2, r3
 8012eb4:	8a7b      	ldrh	r3, [r7, #18]
 8012eb6:	4313      	orrs	r3, r2
 8012eb8:	827b      	strh	r3, [r7, #18]

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception.
         */
        if( ( usDiscreteCnt >= 1 ) &&
 8012eba:	8a7b      	ldrh	r3, [r7, #18]
 8012ebc:	2b00      	cmp	r3, #0
 8012ebe:	d049      	beq.n	8012f54 <eMBFuncReadDiscreteInputs+0xea>
 8012ec0:	8a7b      	ldrh	r3, [r7, #18]
 8012ec2:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8012ec6:	d245      	bcs.n	8012f54 <eMBFuncReadDiscreteInputs+0xea>
            ( usDiscreteCnt < MB_PDU_FUNC_READ_DISCCNT_MAX ) )
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
 8012ec8:	687b      	ldr	r3, [r7, #4]
 8012eca:	60fb      	str	r3, [r7, #12]
            *usLen = MB_PDU_FUNC_OFF;
 8012ecc:	683b      	ldr	r3, [r7, #0]
 8012ece:	2200      	movs	r2, #0
 8012ed0:	801a      	strh	r2, [r3, #0]

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_DISCRETE_INPUTS;
 8012ed2:	68fb      	ldr	r3, [r7, #12]
 8012ed4:	1c5a      	adds	r2, r3, #1
 8012ed6:	60fa      	str	r2, [r7, #12]
 8012ed8:	2202      	movs	r2, #2
 8012eda:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 8012edc:	683b      	ldr	r3, [r7, #0]
 8012ede:	881b      	ldrh	r3, [r3, #0]
 8012ee0:	3301      	adds	r3, #1
 8012ee2:	b29a      	uxth	r2, r3
 8012ee4:	683b      	ldr	r3, [r7, #0]
 8012ee6:	801a      	strh	r2, [r3, #0]

            /* Test if the quantity of coils is a multiple of 8. If not last
             * byte is only partially field with unused coils set to zero. */
            if( ( usDiscreteCnt & 0x0007 ) != 0 )
 8012ee8:	8a7b      	ldrh	r3, [r7, #18]
 8012eea:	f003 0307 	and.w	r3, r3, #7
 8012eee:	2b00      	cmp	r3, #0
 8012ef0:	d006      	beq.n	8012f00 <eMBFuncReadDiscreteInputs+0x96>
            {
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 + 1 );
 8012ef2:	8a7b      	ldrh	r3, [r7, #18]
 8012ef4:	08db      	lsrs	r3, r3, #3
 8012ef6:	b29b      	uxth	r3, r3
 8012ef8:	b2db      	uxtb	r3, r3
 8012efa:	3301      	adds	r3, #1
 8012efc:	75fb      	strb	r3, [r7, #23]
 8012efe:	e003      	b.n	8012f08 <eMBFuncReadDiscreteInputs+0x9e>
            }
            else
            {
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 );
 8012f00:	8a7b      	ldrh	r3, [r7, #18]
 8012f02:	08db      	lsrs	r3, r3, #3
 8012f04:	b29b      	uxth	r3, r3
 8012f06:	75fb      	strb	r3, [r7, #23]
            }
            *pucFrameCur++ = ucNBytes;
 8012f08:	68fb      	ldr	r3, [r7, #12]
 8012f0a:	1c5a      	adds	r2, r3, #1
 8012f0c:	60fa      	str	r2, [r7, #12]
 8012f0e:	7dfa      	ldrb	r2, [r7, #23]
 8012f10:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 8012f12:	683b      	ldr	r3, [r7, #0]
 8012f14:	881b      	ldrh	r3, [r3, #0]
 8012f16:	3301      	adds	r3, #1
 8012f18:	b29a      	uxth	r2, r3
 8012f1a:	683b      	ldr	r3, [r7, #0]
 8012f1c:	801a      	strh	r2, [r3, #0]

            eRegStatus =
                eMBRegDiscreteCB( pucFrameCur, usRegAddress, usDiscreteCnt );
 8012f1e:	8a7a      	ldrh	r2, [r7, #18]
 8012f20:	8abb      	ldrh	r3, [r7, #20]
 8012f22:	4619      	mov	r1, r3
 8012f24:	68f8      	ldr	r0, [r7, #12]
 8012f26:	f001 f847 	bl	8013fb8 <eMBRegDiscreteCB>
 8012f2a:	4603      	mov	r3, r0
 8012f2c:	72fb      	strb	r3, [r7, #11]

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 8012f2e:	7afb      	ldrb	r3, [r7, #11]
 8012f30:	2b00      	cmp	r3, #0
 8012f32:	d006      	beq.n	8012f42 <eMBFuncReadDiscreteInputs+0xd8>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 8012f34:	7afb      	ldrb	r3, [r7, #11]
 8012f36:	4618      	mov	r0, r3
 8012f38:	f000 faed 	bl	8013516 <prveMBError2Exception>
 8012f3c:	4603      	mov	r3, r0
 8012f3e:	75bb      	strb	r3, [r7, #22]
            if( eRegStatus != MB_ENOERR )
 8012f40:	e00d      	b.n	8012f5e <eMBFuncReadDiscreteInputs+0xf4>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the
                 * buffer because they are still valid. */
                *usLen += ucNBytes;;
 8012f42:	683b      	ldr	r3, [r7, #0]
 8012f44:	881a      	ldrh	r2, [r3, #0]
 8012f46:	7dfb      	ldrb	r3, [r7, #23]
 8012f48:	b29b      	uxth	r3, r3
 8012f4a:	4413      	add	r3, r2
 8012f4c:	b29a      	uxth	r2, r3
 8012f4e:	683b      	ldr	r3, [r7, #0]
 8012f50:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 8012f52:	e004      	b.n	8012f5e <eMBFuncReadDiscreteInputs+0xf4>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8012f54:	2303      	movs	r3, #3
 8012f56:	75bb      	strb	r3, [r7, #22]
 8012f58:	e001      	b.n	8012f5e <eMBFuncReadDiscreteInputs+0xf4>
    }
    else
    {
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8012f5a:	2303      	movs	r3, #3
 8012f5c:	75bb      	strb	r3, [r7, #22]
    }
    return eStatus;
 8012f5e:	7dbb      	ldrb	r3, [r7, #22]
}
 8012f60:	4618      	mov	r0, r3
 8012f62:	3718      	adds	r7, #24
 8012f64:	46bd      	mov	sp, r7
 8012f66:	bd80      	pop	{r7, pc}

08012f68 <eMBFuncWriteHoldingRegister>:

#if MB_FUNC_WRITE_HOLDING_ENABLED > 0

eMBException
eMBFuncWriteHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8012f68:	b580      	push	{r7, lr}
 8012f6a:	b084      	sub	sp, #16
 8012f6c:	af00      	add	r7, sp, #0
 8012f6e:	6078      	str	r0, [r7, #4]
 8012f70:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    eMBException    eStatus = MB_EX_NONE;
 8012f72:	2300      	movs	r3, #0
 8012f74:	73fb      	strb	r3, [r7, #15]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 8012f76:	683b      	ldr	r3, [r7, #0]
 8012f78:	881b      	ldrh	r3, [r3, #0]
 8012f7a:	2b05      	cmp	r3, #5
 8012f7c:	d122      	bne.n	8012fc4 <eMBFuncWriteHoldingRegister+0x5c>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
 8012f7e:	687b      	ldr	r3, [r7, #4]
 8012f80:	3301      	adds	r3, #1
 8012f82:	781b      	ldrb	r3, [r3, #0]
 8012f84:	b29b      	uxth	r3, r3
 8012f86:	021b      	lsls	r3, r3, #8
 8012f88:	81bb      	strh	r3, [r7, #12]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
 8012f8a:	687b      	ldr	r3, [r7, #4]
 8012f8c:	3302      	adds	r3, #2
 8012f8e:	781b      	ldrb	r3, [r3, #0]
 8012f90:	b29a      	uxth	r2, r3
 8012f92:	89bb      	ldrh	r3, [r7, #12]
 8012f94:	4313      	orrs	r3, r2
 8012f96:	81bb      	strh	r3, [r7, #12]
        usRegAddress++;
 8012f98:	89bb      	ldrh	r3, [r7, #12]
 8012f9a:	3301      	adds	r3, #1
 8012f9c:	81bb      	strh	r3, [r7, #12]

        /* Make callback to update the value. */
        eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF],
 8012f9e:	687b      	ldr	r3, [r7, #4]
 8012fa0:	1cd8      	adds	r0, r3, #3
 8012fa2:	89b9      	ldrh	r1, [r7, #12]
 8012fa4:	2301      	movs	r3, #1
 8012fa6:	2201      	movs	r2, #1
 8012fa8:	f000 fed2 	bl	8013d50 <eMBRegHoldingCB>
 8012fac:	4603      	mov	r3, r0
 8012fae:	72fb      	strb	r3, [r7, #11]
                                      usRegAddress, 1, MB_REG_WRITE );

        /* If an error occured convert it into a Modbus exception. */
        if( eRegStatus != MB_ENOERR )
 8012fb0:	7afb      	ldrb	r3, [r7, #11]
 8012fb2:	2b00      	cmp	r3, #0
 8012fb4:	d008      	beq.n	8012fc8 <eMBFuncWriteHoldingRegister+0x60>
        {
            eStatus = prveMBError2Exception( eRegStatus );
 8012fb6:	7afb      	ldrb	r3, [r7, #11]
 8012fb8:	4618      	mov	r0, r3
 8012fba:	f000 faac 	bl	8013516 <prveMBError2Exception>
 8012fbe:	4603      	mov	r3, r0
 8012fc0:	73fb      	strb	r3, [r7, #15]
 8012fc2:	e001      	b.n	8012fc8 <eMBFuncWriteHoldingRegister+0x60>
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8012fc4:	2303      	movs	r3, #3
 8012fc6:	73fb      	strb	r3, [r7, #15]
    }
    return eStatus;
 8012fc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8012fca:	4618      	mov	r0, r3
 8012fcc:	3710      	adds	r7, #16
 8012fce:	46bd      	mov	sp, r7
 8012fd0:	bd80      	pop	{r7, pc}

08012fd2 <eMBFuncWriteMultipleHoldingRegister>:
#endif

#if MB_FUNC_WRITE_MULTIPLE_HOLDING_ENABLED > 0
eMBException
eMBFuncWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8012fd2:	b580      	push	{r7, lr}
 8012fd4:	b084      	sub	sp, #16
 8012fd6:	af00      	add	r7, sp, #0
 8012fd8:	6078      	str	r0, [r7, #4]
 8012fda:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usRegCount;
    UCHAR           ucRegByteCount;

    eMBException    eStatus = MB_EX_NONE;
 8012fdc:	2300      	movs	r3, #0
 8012fde:	73fb      	strb	r3, [r7, #15]
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_WRITE_MUL_SIZE_MIN + MB_PDU_SIZE_MIN ) )
 8012fe0:	683b      	ldr	r3, [r7, #0]
 8012fe2:	881b      	ldrh	r3, [r3, #0]
 8012fe4:	2b05      	cmp	r3, #5
 8012fe6:	d946      	bls.n	8013076 <eMBFuncWriteMultipleHoldingRegister+0xa4>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
 8012fe8:	687b      	ldr	r3, [r7, #4]
 8012fea:	3301      	adds	r3, #1
 8012fec:	781b      	ldrb	r3, [r3, #0]
 8012fee:	b29b      	uxth	r3, r3
 8012ff0:	021b      	lsls	r3, r3, #8
 8012ff2:	81bb      	strh	r3, [r7, #12]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
 8012ff4:	687b      	ldr	r3, [r7, #4]
 8012ff6:	3302      	adds	r3, #2
 8012ff8:	781b      	ldrb	r3, [r3, #0]
 8012ffa:	b29a      	uxth	r2, r3
 8012ffc:	89bb      	ldrh	r3, [r7, #12]
 8012ffe:	4313      	orrs	r3, r2
 8013000:	81bb      	strh	r3, [r7, #12]
        usRegAddress++;
 8013002:	89bb      	ldrh	r3, [r7, #12]
 8013004:	3301      	adds	r3, #1
 8013006:	81bb      	strh	r3, [r7, #12]

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF] << 8 );
 8013008:	687b      	ldr	r3, [r7, #4]
 801300a:	3303      	adds	r3, #3
 801300c:	781b      	ldrb	r3, [r3, #0]
 801300e:	b29b      	uxth	r3, r3
 8013010:	021b      	lsls	r3, r3, #8
 8013012:	817b      	strh	r3, [r7, #10]
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF + 1] );
 8013014:	687b      	ldr	r3, [r7, #4]
 8013016:	3304      	adds	r3, #4
 8013018:	781b      	ldrb	r3, [r3, #0]
 801301a:	b29a      	uxth	r2, r3
 801301c:	897b      	ldrh	r3, [r7, #10]
 801301e:	4313      	orrs	r3, r2
 8013020:	817b      	strh	r3, [r7, #10]

        ucRegByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];
 8013022:	687b      	ldr	r3, [r7, #4]
 8013024:	795b      	ldrb	r3, [r3, #5]
 8013026:	727b      	strb	r3, [r7, #9]

        if( ( usRegCount >= 1 ) &&
 8013028:	897b      	ldrh	r3, [r7, #10]
 801302a:	2b00      	cmp	r3, #0
 801302c:	d020      	beq.n	8013070 <eMBFuncWriteMultipleHoldingRegister+0x9e>
 801302e:	897b      	ldrh	r3, [r7, #10]
 8013030:	2b78      	cmp	r3, #120	; 0x78
 8013032:	d81d      	bhi.n	8013070 <eMBFuncWriteMultipleHoldingRegister+0x9e>
            ( usRegCount <= MB_PDU_FUNC_WRITE_MUL_REGCNT_MAX ) &&
            ( ucRegByteCount == ( UCHAR ) ( 2 * usRegCount ) ) )
 8013034:	897b      	ldrh	r3, [r7, #10]
 8013036:	b2db      	uxtb	r3, r3
 8013038:	005b      	lsls	r3, r3, #1
 801303a:	b2db      	uxtb	r3, r3
            ( usRegCount <= MB_PDU_FUNC_WRITE_MUL_REGCNT_MAX ) &&
 801303c:	7a7a      	ldrb	r2, [r7, #9]
 801303e:	429a      	cmp	r2, r3
 8013040:	d116      	bne.n	8013070 <eMBFuncWriteMultipleHoldingRegister+0x9e>
        {
            /* Make callback to update the register values. */
            eRegStatus =
                eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_MUL_VALUES_OFF],
 8013042:	687b      	ldr	r3, [r7, #4]
 8013044:	1d98      	adds	r0, r3, #6
 8013046:	897a      	ldrh	r2, [r7, #10]
 8013048:	89b9      	ldrh	r1, [r7, #12]
 801304a:	2301      	movs	r3, #1
 801304c:	f000 fe80 	bl	8013d50 <eMBRegHoldingCB>
 8013050:	4603      	mov	r3, r0
 8013052:	723b      	strb	r3, [r7, #8]
                                 usRegAddress, usRegCount, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 8013054:	7a3b      	ldrb	r3, [r7, #8]
 8013056:	2b00      	cmp	r3, #0
 8013058:	d006      	beq.n	8013068 <eMBFuncWriteMultipleHoldingRegister+0x96>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 801305a:	7a3b      	ldrb	r3, [r7, #8]
 801305c:	4618      	mov	r0, r3
 801305e:	f000 fa5a 	bl	8013516 <prveMBError2Exception>
 8013062:	4603      	mov	r3, r0
 8013064:	73fb      	strb	r3, [r7, #15]
            if( eRegStatus != MB_ENOERR )
 8013066:	e008      	b.n	801307a <eMBFuncWriteMultipleHoldingRegister+0xa8>
            {
                /* The response contains the function code, the starting
                 * address and the quantity of registers. We reuse the
                 * old values in the buffer because they are still valid.
                 */
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
 8013068:	683b      	ldr	r3, [r7, #0]
 801306a:	2205      	movs	r2, #5
 801306c:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 801306e:	e004      	b.n	801307a <eMBFuncWriteMultipleHoldingRegister+0xa8>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8013070:	2303      	movs	r3, #3
 8013072:	73fb      	strb	r3, [r7, #15]
 8013074:	e001      	b.n	801307a <eMBFuncWriteMultipleHoldingRegister+0xa8>
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8013076:	2303      	movs	r3, #3
 8013078:	73fb      	strb	r3, [r7, #15]
    }
    return eStatus;
 801307a:	7bfb      	ldrb	r3, [r7, #15]
}
 801307c:	4618      	mov	r0, r3
 801307e:	3710      	adds	r7, #16
 8013080:	46bd      	mov	sp, r7
 8013082:	bd80      	pop	{r7, pc}

08013084 <eMBFuncReadHoldingRegister>:

#if MB_FUNC_READ_HOLDING_ENABLED > 0

eMBException
eMBFuncReadHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8013084:	b580      	push	{r7, lr}
 8013086:	b086      	sub	sp, #24
 8013088:	af00      	add	r7, sp, #0
 801308a:	6078      	str	r0, [r7, #4]
 801308c:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usRegCount;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
 801308e:	2300      	movs	r3, #0
 8013090:	75fb      	strb	r3, [r7, #23]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 8013092:	683b      	ldr	r3, [r7, #0]
 8013094:	881b      	ldrh	r3, [r3, #0]
 8013096:	2b05      	cmp	r3, #5
 8013098:	d15f      	bne.n	801315a <eMBFuncReadHoldingRegister+0xd6>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 801309a:	687b      	ldr	r3, [r7, #4]
 801309c:	3301      	adds	r3, #1
 801309e:	781b      	ldrb	r3, [r3, #0]
 80130a0:	b29b      	uxth	r3, r3
 80130a2:	021b      	lsls	r3, r3, #8
 80130a4:	82bb      	strh	r3, [r7, #20]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 80130a6:	687b      	ldr	r3, [r7, #4]
 80130a8:	3302      	adds	r3, #2
 80130aa:	781b      	ldrb	r3, [r3, #0]
 80130ac:	b29a      	uxth	r2, r3
 80130ae:	8abb      	ldrh	r3, [r7, #20]
 80130b0:	4313      	orrs	r3, r2
 80130b2:	82bb      	strh	r3, [r7, #20]
        usRegAddress++;
 80130b4:	8abb      	ldrh	r3, [r7, #20]
 80130b6:	3301      	adds	r3, #1
 80130b8:	82bb      	strh	r3, [r7, #20]

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF] << 8 );
 80130ba:	687b      	ldr	r3, [r7, #4]
 80130bc:	3303      	adds	r3, #3
 80130be:	781b      	ldrb	r3, [r3, #0]
 80130c0:	b29b      	uxth	r3, r3
 80130c2:	021b      	lsls	r3, r3, #8
 80130c4:	827b      	strh	r3, [r7, #18]
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );
 80130c6:	687b      	ldr	r3, [r7, #4]
 80130c8:	3304      	adds	r3, #4
 80130ca:	781b      	ldrb	r3, [r3, #0]
 80130cc:	b29a      	uxth	r2, r3
 80130ce:	8a7b      	ldrh	r3, [r7, #18]
 80130d0:	4313      	orrs	r3, r2
 80130d2:	827b      	strh	r3, [r7, #18]

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception.
         */
        if( ( usRegCount >= 1 ) && ( usRegCount <= MB_PDU_FUNC_READ_REGCNT_MAX ) )
 80130d4:	8a7b      	ldrh	r3, [r7, #18]
 80130d6:	2b00      	cmp	r3, #0
 80130d8:	d03c      	beq.n	8013154 <eMBFuncReadHoldingRegister+0xd0>
 80130da:	8a7b      	ldrh	r3, [r7, #18]
 80130dc:	2b7d      	cmp	r3, #125	; 0x7d
 80130de:	d839      	bhi.n	8013154 <eMBFuncReadHoldingRegister+0xd0>
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
 80130e0:	687b      	ldr	r3, [r7, #4]
 80130e2:	60fb      	str	r3, [r7, #12]
            *usLen = MB_PDU_FUNC_OFF;
 80130e4:	683b      	ldr	r3, [r7, #0]
 80130e6:	2200      	movs	r2, #0
 80130e8:	801a      	strh	r2, [r3, #0]

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_HOLDING_REGISTER;
 80130ea:	68fb      	ldr	r3, [r7, #12]
 80130ec:	1c5a      	adds	r2, r3, #1
 80130ee:	60fa      	str	r2, [r7, #12]
 80130f0:	2203      	movs	r2, #3
 80130f2:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 80130f4:	683b      	ldr	r3, [r7, #0]
 80130f6:	881b      	ldrh	r3, [r3, #0]
 80130f8:	3301      	adds	r3, #1
 80130fa:	b29a      	uxth	r2, r3
 80130fc:	683b      	ldr	r3, [r7, #0]
 80130fe:	801a      	strh	r2, [r3, #0]

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR ) ( usRegCount * 2 );
 8013100:	8a7b      	ldrh	r3, [r7, #18]
 8013102:	b2da      	uxtb	r2, r3
 8013104:	68fb      	ldr	r3, [r7, #12]
 8013106:	1c59      	adds	r1, r3, #1
 8013108:	60f9      	str	r1, [r7, #12]
 801310a:	0052      	lsls	r2, r2, #1
 801310c:	b2d2      	uxtb	r2, r2
 801310e:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 8013110:	683b      	ldr	r3, [r7, #0]
 8013112:	881b      	ldrh	r3, [r3, #0]
 8013114:	3301      	adds	r3, #1
 8013116:	b29a      	uxth	r2, r3
 8013118:	683b      	ldr	r3, [r7, #0]
 801311a:	801a      	strh	r2, [r3, #0]

            /* Make callback to fill the buffer. */
            eRegStatus = eMBRegHoldingCB( pucFrameCur, usRegAddress, usRegCount, MB_REG_READ );
 801311c:	8a7a      	ldrh	r2, [r7, #18]
 801311e:	8ab9      	ldrh	r1, [r7, #20]
 8013120:	2300      	movs	r3, #0
 8013122:	68f8      	ldr	r0, [r7, #12]
 8013124:	f000 fe14 	bl	8013d50 <eMBRegHoldingCB>
 8013128:	4603      	mov	r3, r0
 801312a:	72fb      	strb	r3, [r7, #11]
            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 801312c:	7afb      	ldrb	r3, [r7, #11]
 801312e:	2b00      	cmp	r3, #0
 8013130:	d006      	beq.n	8013140 <eMBFuncReadHoldingRegister+0xbc>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 8013132:	7afb      	ldrb	r3, [r7, #11]
 8013134:	4618      	mov	r0, r3
 8013136:	f000 f9ee 	bl	8013516 <prveMBError2Exception>
 801313a:	4603      	mov	r3, r0
 801313c:	75fb      	strb	r3, [r7, #23]
            if( eRegStatus != MB_ENOERR )
 801313e:	e00e      	b.n	801315e <eMBFuncReadHoldingRegister+0xda>
            }
            else
            {
                *usLen += usRegCount * 2;
 8013140:	683b      	ldr	r3, [r7, #0]
 8013142:	881a      	ldrh	r2, [r3, #0]
 8013144:	8a7b      	ldrh	r3, [r7, #18]
 8013146:	005b      	lsls	r3, r3, #1
 8013148:	b29b      	uxth	r3, r3
 801314a:	4413      	add	r3, r2
 801314c:	b29a      	uxth	r2, r3
 801314e:	683b      	ldr	r3, [r7, #0]
 8013150:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 8013152:	e004      	b.n	801315e <eMBFuncReadHoldingRegister+0xda>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8013154:	2303      	movs	r3, #3
 8013156:	75fb      	strb	r3, [r7, #23]
 8013158:	e001      	b.n	801315e <eMBFuncReadHoldingRegister+0xda>
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 801315a:	2303      	movs	r3, #3
 801315c:	75fb      	strb	r3, [r7, #23]
    }
    return eStatus;
 801315e:	7dfb      	ldrb	r3, [r7, #23]
}
 8013160:	4618      	mov	r0, r3
 8013162:	3718      	adds	r7, #24
 8013164:	46bd      	mov	sp, r7
 8013166:	bd80      	pop	{r7, pc}

08013168 <eMBFuncReadWriteMultipleHoldingRegister>:

#if MB_FUNC_READWRITE_HOLDING_ENABLED > 0

eMBException
eMBFuncReadWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8013168:	b580      	push	{r7, lr}
 801316a:	b086      	sub	sp, #24
 801316c:	af00      	add	r7, sp, #0
 801316e:	6078      	str	r0, [r7, #4]
 8013170:	6039      	str	r1, [r7, #0]
    USHORT          usRegWriteAddress;
    USHORT          usRegWriteCount;
    UCHAR           ucRegWriteByteCount;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
 8013172:	2300      	movs	r3, #0
 8013174:	75fb      	strb	r3, [r7, #23]
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_READWRITE_SIZE_MIN + MB_PDU_SIZE_MIN ) )
 8013176:	683b      	ldr	r3, [r7, #0]
 8013178:	881b      	ldrh	r3, [r3, #0]
 801317a:	2b09      	cmp	r3, #9
 801317c:	f240 8099 	bls.w	80132b2 <eMBFuncReadWriteMultipleHoldingRegister+0x14a>
    {
        usRegReadAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF] << 8U );
 8013180:	687b      	ldr	r3, [r7, #4]
 8013182:	3301      	adds	r3, #1
 8013184:	781b      	ldrb	r3, [r3, #0]
 8013186:	b29b      	uxth	r3, r3
 8013188:	021b      	lsls	r3, r3, #8
 801318a:	82bb      	strh	r3, [r7, #20]
        usRegReadAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF + 1] );
 801318c:	687b      	ldr	r3, [r7, #4]
 801318e:	3302      	adds	r3, #2
 8013190:	781b      	ldrb	r3, [r3, #0]
 8013192:	b29a      	uxth	r2, r3
 8013194:	8abb      	ldrh	r3, [r7, #20]
 8013196:	4313      	orrs	r3, r2
 8013198:	82bb      	strh	r3, [r7, #20]
        usRegReadAddress++;
 801319a:	8abb      	ldrh	r3, [r7, #20]
 801319c:	3301      	adds	r3, #1
 801319e:	82bb      	strh	r3, [r7, #20]

        usRegReadCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF] << 8U );
 80131a0:	687b      	ldr	r3, [r7, #4]
 80131a2:	3303      	adds	r3, #3
 80131a4:	781b      	ldrb	r3, [r3, #0]
 80131a6:	b29b      	uxth	r3, r3
 80131a8:	021b      	lsls	r3, r3, #8
 80131aa:	827b      	strh	r3, [r7, #18]
        usRegReadCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF + 1] );
 80131ac:	687b      	ldr	r3, [r7, #4]
 80131ae:	3304      	adds	r3, #4
 80131b0:	781b      	ldrb	r3, [r3, #0]
 80131b2:	b29a      	uxth	r2, r3
 80131b4:	8a7b      	ldrh	r3, [r7, #18]
 80131b6:	4313      	orrs	r3, r2
 80131b8:	827b      	strh	r3, [r7, #18]

        usRegWriteAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF] << 8U );
 80131ba:	687b      	ldr	r3, [r7, #4]
 80131bc:	3305      	adds	r3, #5
 80131be:	781b      	ldrb	r3, [r3, #0]
 80131c0:	b29b      	uxth	r3, r3
 80131c2:	021b      	lsls	r3, r3, #8
 80131c4:	823b      	strh	r3, [r7, #16]
        usRegWriteAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF + 1] );
 80131c6:	687b      	ldr	r3, [r7, #4]
 80131c8:	3306      	adds	r3, #6
 80131ca:	781b      	ldrb	r3, [r3, #0]
 80131cc:	b29a      	uxth	r2, r3
 80131ce:	8a3b      	ldrh	r3, [r7, #16]
 80131d0:	4313      	orrs	r3, r2
 80131d2:	823b      	strh	r3, [r7, #16]
        usRegWriteAddress++;
 80131d4:	8a3b      	ldrh	r3, [r7, #16]
 80131d6:	3301      	adds	r3, #1
 80131d8:	823b      	strh	r3, [r7, #16]

        usRegWriteCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF] << 8U );
 80131da:	687b      	ldr	r3, [r7, #4]
 80131dc:	3307      	adds	r3, #7
 80131de:	781b      	ldrb	r3, [r3, #0]
 80131e0:	b29b      	uxth	r3, r3
 80131e2:	021b      	lsls	r3, r3, #8
 80131e4:	81fb      	strh	r3, [r7, #14]
        usRegWriteCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF + 1] );
 80131e6:	687b      	ldr	r3, [r7, #4]
 80131e8:	3308      	adds	r3, #8
 80131ea:	781b      	ldrb	r3, [r3, #0]
 80131ec:	b29a      	uxth	r2, r3
 80131ee:	89fb      	ldrh	r3, [r7, #14]
 80131f0:	4313      	orrs	r3, r2
 80131f2:	81fb      	strh	r3, [r7, #14]

        ucRegWriteByteCount = pucFrame[MB_PDU_FUNC_READWRITE_BYTECNT_OFF];
 80131f4:	687b      	ldr	r3, [r7, #4]
 80131f6:	7a5b      	ldrb	r3, [r3, #9]
 80131f8:	737b      	strb	r3, [r7, #13]

        if( ( usRegReadCount >= 1 ) && ( usRegReadCount <= 0x7D ) &&
 80131fa:	8a7b      	ldrh	r3, [r7, #18]
 80131fc:	2b00      	cmp	r3, #0
 80131fe:	d056      	beq.n	80132ae <eMBFuncReadWriteMultipleHoldingRegister+0x146>
 8013200:	8a7b      	ldrh	r3, [r7, #18]
 8013202:	2b7d      	cmp	r3, #125	; 0x7d
 8013204:	d853      	bhi.n	80132ae <eMBFuncReadWriteMultipleHoldingRegister+0x146>
 8013206:	89fb      	ldrh	r3, [r7, #14]
 8013208:	2b00      	cmp	r3, #0
 801320a:	d050      	beq.n	80132ae <eMBFuncReadWriteMultipleHoldingRegister+0x146>
            ( usRegWriteCount >= 1 ) && ( usRegWriteCount <= 0x79 ) &&
 801320c:	89fb      	ldrh	r3, [r7, #14]
 801320e:	2b79      	cmp	r3, #121	; 0x79
 8013210:	d84d      	bhi.n	80132ae <eMBFuncReadWriteMultipleHoldingRegister+0x146>
            ( ( 2 * usRegWriteCount ) == ucRegWriteByteCount ) )
 8013212:	89fb      	ldrh	r3, [r7, #14]
 8013214:	005a      	lsls	r2, r3, #1
 8013216:	7b7b      	ldrb	r3, [r7, #13]
            ( usRegWriteCount >= 1 ) && ( usRegWriteCount <= 0x79 ) &&
 8013218:	429a      	cmp	r2, r3
 801321a:	d148      	bne.n	80132ae <eMBFuncReadWriteMultipleHoldingRegister+0x146>
        {
            /* Make callback to update the register values. */
            eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_READWRITE_WRITE_VALUES_OFF],
 801321c:	687b      	ldr	r3, [r7, #4]
 801321e:	f103 000a 	add.w	r0, r3, #10
 8013222:	89fa      	ldrh	r2, [r7, #14]
 8013224:	8a39      	ldrh	r1, [r7, #16]
 8013226:	2301      	movs	r3, #1
 8013228:	f000 fd92 	bl	8013d50 <eMBRegHoldingCB>
 801322c:	4603      	mov	r3, r0
 801322e:	75bb      	strb	r3, [r7, #22]
                                          usRegWriteAddress, usRegWriteCount, MB_REG_WRITE );

            if( eRegStatus == MB_ENOERR )
 8013230:	7dbb      	ldrb	r3, [r7, #22]
 8013232:	2b00      	cmp	r3, #0
 8013234:	d131      	bne.n	801329a <eMBFuncReadWriteMultipleHoldingRegister+0x132>
            {
                /* Set the current PDU data pointer to the beginning. */
                pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
 8013236:	687b      	ldr	r3, [r7, #4]
 8013238:	60bb      	str	r3, [r7, #8]
                *usLen = MB_PDU_FUNC_OFF;
 801323a:	683b      	ldr	r3, [r7, #0]
 801323c:	2200      	movs	r2, #0
 801323e:	801a      	strh	r2, [r3, #0]

                /* First byte contains the function code. */
                *pucFrameCur++ = MB_FUNC_READWRITE_MULTIPLE_REGISTERS;
 8013240:	68bb      	ldr	r3, [r7, #8]
 8013242:	1c5a      	adds	r2, r3, #1
 8013244:	60ba      	str	r2, [r7, #8]
 8013246:	2217      	movs	r2, #23
 8013248:	701a      	strb	r2, [r3, #0]
                *usLen += 1;
 801324a:	683b      	ldr	r3, [r7, #0]
 801324c:	881b      	ldrh	r3, [r3, #0]
 801324e:	3301      	adds	r3, #1
 8013250:	b29a      	uxth	r2, r3
 8013252:	683b      	ldr	r3, [r7, #0]
 8013254:	801a      	strh	r2, [r3, #0]

                /* Second byte in the response contain the number of bytes. */
                *pucFrameCur++ = ( UCHAR ) ( usRegReadCount * 2 );
 8013256:	8a7b      	ldrh	r3, [r7, #18]
 8013258:	b2da      	uxtb	r2, r3
 801325a:	68bb      	ldr	r3, [r7, #8]
 801325c:	1c59      	adds	r1, r3, #1
 801325e:	60b9      	str	r1, [r7, #8]
 8013260:	0052      	lsls	r2, r2, #1
 8013262:	b2d2      	uxtb	r2, r2
 8013264:	701a      	strb	r2, [r3, #0]
                *usLen += 1;
 8013266:	683b      	ldr	r3, [r7, #0]
 8013268:	881b      	ldrh	r3, [r3, #0]
 801326a:	3301      	adds	r3, #1
 801326c:	b29a      	uxth	r2, r3
 801326e:	683b      	ldr	r3, [r7, #0]
 8013270:	801a      	strh	r2, [r3, #0]

                /* Make the read callback. */
                eRegStatus =
                    eMBRegHoldingCB( pucFrameCur, usRegReadAddress, usRegReadCount, MB_REG_READ );
 8013272:	8a7a      	ldrh	r2, [r7, #18]
 8013274:	8ab9      	ldrh	r1, [r7, #20]
 8013276:	2300      	movs	r3, #0
 8013278:	68b8      	ldr	r0, [r7, #8]
 801327a:	f000 fd69 	bl	8013d50 <eMBRegHoldingCB>
 801327e:	4603      	mov	r3, r0
 8013280:	75bb      	strb	r3, [r7, #22]
                if( eRegStatus == MB_ENOERR )
 8013282:	7dbb      	ldrb	r3, [r7, #22]
 8013284:	2b00      	cmp	r3, #0
 8013286:	d108      	bne.n	801329a <eMBFuncReadWriteMultipleHoldingRegister+0x132>
                {
                    *usLen += 2 * usRegReadCount;
 8013288:	683b      	ldr	r3, [r7, #0]
 801328a:	881a      	ldrh	r2, [r3, #0]
 801328c:	8a7b      	ldrh	r3, [r7, #18]
 801328e:	005b      	lsls	r3, r3, #1
 8013290:	b29b      	uxth	r3, r3
 8013292:	4413      	add	r3, r2
 8013294:	b29a      	uxth	r2, r3
 8013296:	683b      	ldr	r3, [r7, #0]
 8013298:	801a      	strh	r2, [r3, #0]
                }
            }
            if( eRegStatus != MB_ENOERR )
 801329a:	7dbb      	ldrb	r3, [r7, #22]
 801329c:	2b00      	cmp	r3, #0
 801329e:	d008      	beq.n	80132b2 <eMBFuncReadWriteMultipleHoldingRegister+0x14a>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 80132a0:	7dbb      	ldrb	r3, [r7, #22]
 80132a2:	4618      	mov	r0, r3
 80132a4:	f000 f937 	bl	8013516 <prveMBError2Exception>
 80132a8:	4603      	mov	r3, r0
 80132aa:	75fb      	strb	r3, [r7, #23]
            if( eRegStatus != MB_ENOERR )
 80132ac:	e001      	b.n	80132b2 <eMBFuncReadWriteMultipleHoldingRegister+0x14a>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80132ae:	2303      	movs	r3, #3
 80132b0:	75fb      	strb	r3, [r7, #23]
        }
    }
    return eStatus;
 80132b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80132b4:	4618      	mov	r0, r3
 80132b6:	3718      	adds	r7, #24
 80132b8:	46bd      	mov	sp, r7
 80132ba:	bd80      	pop	{r7, pc}

080132bc <eMBFuncReadInputRegister>:
/* ----------------------- Start implementation -----------------------------*/
#if MB_FUNC_READ_INPUT_ENABLED > 0

eMBException
eMBFuncReadInputRegister( UCHAR * pucFrame, USHORT * usLen )
{
 80132bc:	b580      	push	{r7, lr}
 80132be:	b086      	sub	sp, #24
 80132c0:	af00      	add	r7, sp, #0
 80132c2:	6078      	str	r0, [r7, #4]
 80132c4:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usRegCount;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
 80132c6:	2300      	movs	r3, #0
 80132c8:	75fb      	strb	r3, [r7, #23]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 80132ca:	683b      	ldr	r3, [r7, #0]
 80132cc:	881b      	ldrh	r3, [r3, #0]
 80132ce:	2b05      	cmp	r3, #5
 80132d0:	d15f      	bne.n	8013392 <eMBFuncReadInputRegister+0xd6>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 80132d2:	687b      	ldr	r3, [r7, #4]
 80132d4:	3301      	adds	r3, #1
 80132d6:	781b      	ldrb	r3, [r3, #0]
 80132d8:	b29b      	uxth	r3, r3
 80132da:	021b      	lsls	r3, r3, #8
 80132dc:	82bb      	strh	r3, [r7, #20]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 80132de:	687b      	ldr	r3, [r7, #4]
 80132e0:	3302      	adds	r3, #2
 80132e2:	781b      	ldrb	r3, [r3, #0]
 80132e4:	b29a      	uxth	r2, r3
 80132e6:	8abb      	ldrh	r3, [r7, #20]
 80132e8:	4313      	orrs	r3, r2
 80132ea:	82bb      	strh	r3, [r7, #20]
        usRegAddress++;
 80132ec:	8abb      	ldrh	r3, [r7, #20]
 80132ee:	3301      	adds	r3, #1
 80132f0:	82bb      	strh	r3, [r7, #20]

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF] << 8 );
 80132f2:	687b      	ldr	r3, [r7, #4]
 80132f4:	3303      	adds	r3, #3
 80132f6:	781b      	ldrb	r3, [r3, #0]
 80132f8:	b29b      	uxth	r3, r3
 80132fa:	021b      	lsls	r3, r3, #8
 80132fc:	827b      	strh	r3, [r7, #18]
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );
 80132fe:	687b      	ldr	r3, [r7, #4]
 8013300:	3304      	adds	r3, #4
 8013302:	781b      	ldrb	r3, [r3, #0]
 8013304:	b29a      	uxth	r2, r3
 8013306:	8a7b      	ldrh	r3, [r7, #18]
 8013308:	4313      	orrs	r3, r2
 801330a:	827b      	strh	r3, [r7, #18]

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception.
         */
        if( ( usRegCount >= 1 )
 801330c:	8a7b      	ldrh	r3, [r7, #18]
 801330e:	2b00      	cmp	r3, #0
 8013310:	d03c      	beq.n	801338c <eMBFuncReadInputRegister+0xd0>
            && ( usRegCount < MB_PDU_FUNC_READ_REGCNT_MAX ) )
 8013312:	8a7b      	ldrh	r3, [r7, #18]
 8013314:	2b7c      	cmp	r3, #124	; 0x7c
 8013316:	d839      	bhi.n	801338c <eMBFuncReadInputRegister+0xd0>
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
 8013318:	687b      	ldr	r3, [r7, #4]
 801331a:	60fb      	str	r3, [r7, #12]
            *usLen = MB_PDU_FUNC_OFF;
 801331c:	683b      	ldr	r3, [r7, #0]
 801331e:	2200      	movs	r2, #0
 8013320:	801a      	strh	r2, [r3, #0]

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_INPUT_REGISTER;
 8013322:	68fb      	ldr	r3, [r7, #12]
 8013324:	1c5a      	adds	r2, r3, #1
 8013326:	60fa      	str	r2, [r7, #12]
 8013328:	2204      	movs	r2, #4
 801332a:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 801332c:	683b      	ldr	r3, [r7, #0]
 801332e:	881b      	ldrh	r3, [r3, #0]
 8013330:	3301      	adds	r3, #1
 8013332:	b29a      	uxth	r2, r3
 8013334:	683b      	ldr	r3, [r7, #0]
 8013336:	801a      	strh	r2, [r3, #0]

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR )( usRegCount * 2 );
 8013338:	8a7b      	ldrh	r3, [r7, #18]
 801333a:	b2da      	uxtb	r2, r3
 801333c:	68fb      	ldr	r3, [r7, #12]
 801333e:	1c59      	adds	r1, r3, #1
 8013340:	60f9      	str	r1, [r7, #12]
 8013342:	0052      	lsls	r2, r2, #1
 8013344:	b2d2      	uxtb	r2, r2
 8013346:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 8013348:	683b      	ldr	r3, [r7, #0]
 801334a:	881b      	ldrh	r3, [r3, #0]
 801334c:	3301      	adds	r3, #1
 801334e:	b29a      	uxth	r2, r3
 8013350:	683b      	ldr	r3, [r7, #0]
 8013352:	801a      	strh	r2, [r3, #0]

            eRegStatus =
                eMBRegInputCB( pucFrameCur, usRegAddress, usRegCount );
 8013354:	8a7a      	ldrh	r2, [r7, #18]
 8013356:	8abb      	ldrh	r3, [r7, #20]
 8013358:	4619      	mov	r1, r3
 801335a:	68f8      	ldr	r0, [r7, #12]
 801335c:	f000 fca4 	bl	8013ca8 <eMBRegInputCB>
 8013360:	4603      	mov	r3, r0
 8013362:	72fb      	strb	r3, [r7, #11]

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 8013364:	7afb      	ldrb	r3, [r7, #11]
 8013366:	2b00      	cmp	r3, #0
 8013368:	d006      	beq.n	8013378 <eMBFuncReadInputRegister+0xbc>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 801336a:	7afb      	ldrb	r3, [r7, #11]
 801336c:	4618      	mov	r0, r3
 801336e:	f000 f8d2 	bl	8013516 <prveMBError2Exception>
 8013372:	4603      	mov	r3, r0
 8013374:	75fb      	strb	r3, [r7, #23]
            if( eRegStatus != MB_ENOERR )
 8013376:	e00e      	b.n	8013396 <eMBFuncReadInputRegister+0xda>
            }
            else
            {
                *usLen += usRegCount * 2;
 8013378:	683b      	ldr	r3, [r7, #0]
 801337a:	881a      	ldrh	r2, [r3, #0]
 801337c:	8a7b      	ldrh	r3, [r7, #18]
 801337e:	005b      	lsls	r3, r3, #1
 8013380:	b29b      	uxth	r3, r3
 8013382:	4413      	add	r3, r2
 8013384:	b29a      	uxth	r2, r3
 8013386:	683b      	ldr	r3, [r7, #0]
 8013388:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 801338a:	e004      	b.n	8013396 <eMBFuncReadInputRegister+0xda>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 801338c:	2303      	movs	r3, #3
 801338e:	75fb      	strb	r3, [r7, #23]
 8013390:	e001      	b.n	8013396 <eMBFuncReadInputRegister+0xda>
    }
    else
    {
        /* Can't be a valid read input register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8013392:	2303      	movs	r3, #3
 8013394:	75fb      	strb	r3, [r7, #23]
    }
    return eStatus;
 8013396:	7dfb      	ldrb	r3, [r7, #23]
}
 8013398:	4618      	mov	r0, r3
 801339a:	3718      	adds	r7, #24
 801339c:	46bd      	mov	sp, r7
 801339e:	bd80      	pop	{r7, pc}

080133a0 <eMBFuncReportSlaveID>:
    return eStatus;
}

eMBException
eMBFuncReportSlaveID( UCHAR * pucFrame, USHORT * usLen )
{
 80133a0:	b580      	push	{r7, lr}
 80133a2:	b082      	sub	sp, #8
 80133a4:	af00      	add	r7, sp, #0
 80133a6:	6078      	str	r0, [r7, #4]
 80133a8:	6039      	str	r1, [r7, #0]
    memcpy( &pucFrame[MB_PDU_DATA_OFF], &ucMBSlaveID[0], ( size_t )usMBSlaveIDLen );
 80133aa:	687b      	ldr	r3, [r7, #4]
 80133ac:	3301      	adds	r3, #1
 80133ae:	4a08      	ldr	r2, [pc, #32]	; (80133d0 <eMBFuncReportSlaveID+0x30>)
 80133b0:	8812      	ldrh	r2, [r2, #0]
 80133b2:	4908      	ldr	r1, [pc, #32]	; (80133d4 <eMBFuncReportSlaveID+0x34>)
 80133b4:	4618      	mov	r0, r3
 80133b6:	f001 f854 	bl	8014462 <memcpy>
    *usLen = ( USHORT )( MB_PDU_DATA_OFF + usMBSlaveIDLen );
 80133ba:	4b05      	ldr	r3, [pc, #20]	; (80133d0 <eMBFuncReportSlaveID+0x30>)
 80133bc:	881b      	ldrh	r3, [r3, #0]
 80133be:	3301      	adds	r3, #1
 80133c0:	b29a      	uxth	r2, r3
 80133c2:	683b      	ldr	r3, [r7, #0]
 80133c4:	801a      	strh	r2, [r3, #0]
    return MB_EX_NONE;
 80133c6:	2300      	movs	r3, #0
}
 80133c8:	4618      	mov	r0, r3
 80133ca:	3708      	adds	r7, #8
 80133cc:	46bd      	mov	sp, r7
 80133ce:	bd80      	pop	{r7, pc}
 80133d0:	2000bcf0 	.word	0x2000bcf0
 80133d4:	2000bcd0 	.word	0x2000bcd0

080133d8 <xMBUtilSetBits>:

/* ----------------------- Start implementation -----------------------------*/
void
xMBUtilSetBits( UCHAR * ucByteBuf, USHORT usBitOffset, UCHAR ucNBits,
                UCHAR ucValue )
{
 80133d8:	b580      	push	{r7, lr}
 80133da:	b086      	sub	sp, #24
 80133dc:	af00      	add	r7, sp, #0
 80133de:	6078      	str	r0, [r7, #4]
 80133e0:	4608      	mov	r0, r1
 80133e2:	4611      	mov	r1, r2
 80133e4:	461a      	mov	r2, r3
 80133e6:	4603      	mov	r3, r0
 80133e8:	807b      	strh	r3, [r7, #2]
 80133ea:	460b      	mov	r3, r1
 80133ec:	707b      	strb	r3, [r7, #1]
 80133ee:	4613      	mov	r3, r2
 80133f0:	703b      	strb	r3, [r7, #0]
    USHORT          usWordBuf;
    USHORT          usMask;
    USHORT          usByteOffset;
    USHORT          usNPreBits;
    USHORT          usValue = ucValue;
 80133f2:	783b      	ldrb	r3, [r7, #0]
 80133f4:	82fb      	strh	r3, [r7, #22]

    assert_param( ucNBits <= 8 );
 80133f6:	787b      	ldrb	r3, [r7, #1]
 80133f8:	2b08      	cmp	r3, #8
 80133fa:	d903      	bls.n	8013404 <xMBUtilSetBits+0x2c>
 80133fc:	2139      	movs	r1, #57	; 0x39
 80133fe:	4828      	ldr	r0, [pc, #160]	; (80134a0 <xMBUtilSetBits+0xc8>)
 8013400:	f7ed f98d 	bl	800071e <assert_failed>
    assert_param( ( size_t )BITS_UCHAR == sizeof( UCHAR ) * 8 );

    /* Calculate byte offset for first byte containing the bit values starting
     * at usBitOffset. */
    usByteOffset = ( USHORT )( ( usBitOffset ) / BITS_UCHAR );
 8013404:	887b      	ldrh	r3, [r7, #2]
 8013406:	08db      	lsrs	r3, r3, #3
 8013408:	82bb      	strh	r3, [r7, #20]

    /* How many bits precede our bits to set. */
    usNPreBits = ( USHORT )( usBitOffset - usByteOffset * BITS_UCHAR );
 801340a:	8abb      	ldrh	r3, [r7, #20]
 801340c:	00db      	lsls	r3, r3, #3
 801340e:	b29b      	uxth	r3, r3
 8013410:	887a      	ldrh	r2, [r7, #2]
 8013412:	1ad3      	subs	r3, r2, r3
 8013414:	827b      	strh	r3, [r7, #18]

    /* Move bit field into position over bits to set */
    usValue <<= usNPreBits;
 8013416:	8afa      	ldrh	r2, [r7, #22]
 8013418:	8a7b      	ldrh	r3, [r7, #18]
 801341a:	fa02 f303 	lsl.w	r3, r2, r3
 801341e:	82fb      	strh	r3, [r7, #22]

    /* Prepare a mask for setting the new bits. */
    usMask = ( USHORT )( ( 1 << ( USHORT ) ucNBits ) - 1 );
 8013420:	787b      	ldrb	r3, [r7, #1]
 8013422:	2201      	movs	r2, #1
 8013424:	fa02 f303 	lsl.w	r3, r2, r3
 8013428:	b29b      	uxth	r3, r3
 801342a:	3b01      	subs	r3, #1
 801342c:	823b      	strh	r3, [r7, #16]
    usMask <<= usBitOffset - usByteOffset * BITS_UCHAR;
 801342e:	8a3a      	ldrh	r2, [r7, #16]
 8013430:	8879      	ldrh	r1, [r7, #2]
 8013432:	8abb      	ldrh	r3, [r7, #20]
 8013434:	00db      	lsls	r3, r3, #3
 8013436:	1acb      	subs	r3, r1, r3
 8013438:	fa02 f303 	lsl.w	r3, r2, r3
 801343c:	823b      	strh	r3, [r7, #16]

    /* copy bits into temporary storage. */
    usWordBuf = ucByteBuf[usByteOffset];
 801343e:	8abb      	ldrh	r3, [r7, #20]
 8013440:	687a      	ldr	r2, [r7, #4]
 8013442:	4413      	add	r3, r2
 8013444:	781b      	ldrb	r3, [r3, #0]
 8013446:	81fb      	strh	r3, [r7, #14]
    usWordBuf |= ucByteBuf[usByteOffset + 1] << BITS_UCHAR;
 8013448:	8abb      	ldrh	r3, [r7, #20]
 801344a:	3301      	adds	r3, #1
 801344c:	687a      	ldr	r2, [r7, #4]
 801344e:	4413      	add	r3, r2
 8013450:	781b      	ldrb	r3, [r3, #0]
 8013452:	021b      	lsls	r3, r3, #8
 8013454:	b21a      	sxth	r2, r3
 8013456:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801345a:	4313      	orrs	r3, r2
 801345c:	b21b      	sxth	r3, r3
 801345e:	81fb      	strh	r3, [r7, #14]

    /* Zero out bit field bits and then or value bits into them. */
    usWordBuf = ( USHORT )( ( usWordBuf & ( ~usMask ) ) | usValue );
 8013460:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8013464:	43db      	mvns	r3, r3
 8013466:	b21a      	sxth	r2, r3
 8013468:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801346c:	4013      	ands	r3, r2
 801346e:	b21a      	sxth	r2, r3
 8013470:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8013474:	4313      	orrs	r3, r2
 8013476:	b21b      	sxth	r3, r3
 8013478:	81fb      	strh	r3, [r7, #14]

    /* move bits back into storage */
    ucByteBuf[usByteOffset] = ( UCHAR )( usWordBuf & 0xFF );
 801347a:	8abb      	ldrh	r3, [r7, #20]
 801347c:	687a      	ldr	r2, [r7, #4]
 801347e:	4413      	add	r3, r2
 8013480:	89fa      	ldrh	r2, [r7, #14]
 8013482:	b2d2      	uxtb	r2, r2
 8013484:	701a      	strb	r2, [r3, #0]
    ucByteBuf[usByteOffset + 1] = ( UCHAR )( usWordBuf >> BITS_UCHAR );
 8013486:	89fb      	ldrh	r3, [r7, #14]
 8013488:	0a1b      	lsrs	r3, r3, #8
 801348a:	b299      	uxth	r1, r3
 801348c:	8abb      	ldrh	r3, [r7, #20]
 801348e:	3301      	adds	r3, #1
 8013490:	687a      	ldr	r2, [r7, #4]
 8013492:	4413      	add	r3, r2
 8013494:	b2ca      	uxtb	r2, r1
 8013496:	701a      	strb	r2, [r3, #0]
}
 8013498:	bf00      	nop
 801349a:	3718      	adds	r7, #24
 801349c:	46bd      	mov	sp, r7
 801349e:	bd80      	pop	{r7, pc}
 80134a0:	080173e0 	.word	0x080173e0

080134a4 <xMBUtilGetBits>:

UCHAR
xMBUtilGetBits( UCHAR * ucByteBuf, USHORT usBitOffset, UCHAR ucNBits )
{
 80134a4:	b480      	push	{r7}
 80134a6:	b085      	sub	sp, #20
 80134a8:	af00      	add	r7, sp, #0
 80134aa:	6078      	str	r0, [r7, #4]
 80134ac:	460b      	mov	r3, r1
 80134ae:	807b      	strh	r3, [r7, #2]
 80134b0:	4613      	mov	r3, r2
 80134b2:	707b      	strb	r3, [r7, #1]
    USHORT          usByteOffset;
    USHORT          usNPreBits;

    /* Calculate byte offset for first byte containing the bit values starting
     * at usBitOffset. */
    usByteOffset = ( USHORT )( ( usBitOffset ) / BITS_UCHAR );
 80134b4:	887b      	ldrh	r3, [r7, #2]
 80134b6:	08db      	lsrs	r3, r3, #3
 80134b8:	81fb      	strh	r3, [r7, #14]

    /* How many bits precede our bits to set. */
    usNPreBits = ( USHORT )( usBitOffset - usByteOffset * BITS_UCHAR );
 80134ba:	89fb      	ldrh	r3, [r7, #14]
 80134bc:	00db      	lsls	r3, r3, #3
 80134be:	b29b      	uxth	r3, r3
 80134c0:	887a      	ldrh	r2, [r7, #2]
 80134c2:	1ad3      	subs	r3, r2, r3
 80134c4:	81bb      	strh	r3, [r7, #12]

    /* Prepare a mask for setting the new bits. */
    usMask = ( USHORT )( ( 1 << ( USHORT ) ucNBits ) - 1 );
 80134c6:	787b      	ldrb	r3, [r7, #1]
 80134c8:	2201      	movs	r2, #1
 80134ca:	fa02 f303 	lsl.w	r3, r2, r3
 80134ce:	b29b      	uxth	r3, r3
 80134d0:	3b01      	subs	r3, #1
 80134d2:	817b      	strh	r3, [r7, #10]

    /* copy bits into temporary storage. */
    usWordBuf = ucByteBuf[usByteOffset];
 80134d4:	89fb      	ldrh	r3, [r7, #14]
 80134d6:	687a      	ldr	r2, [r7, #4]
 80134d8:	4413      	add	r3, r2
 80134da:	781b      	ldrb	r3, [r3, #0]
 80134dc:	813b      	strh	r3, [r7, #8]
    usWordBuf |= ucByteBuf[usByteOffset + 1] << BITS_UCHAR;
 80134de:	89fb      	ldrh	r3, [r7, #14]
 80134e0:	3301      	adds	r3, #1
 80134e2:	687a      	ldr	r2, [r7, #4]
 80134e4:	4413      	add	r3, r2
 80134e6:	781b      	ldrb	r3, [r3, #0]
 80134e8:	021b      	lsls	r3, r3, #8
 80134ea:	b21a      	sxth	r2, r3
 80134ec:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80134f0:	4313      	orrs	r3, r2
 80134f2:	b21b      	sxth	r3, r3
 80134f4:	813b      	strh	r3, [r7, #8]

    /* throw away unneeded bits. */
    usWordBuf >>= usNPreBits;
 80134f6:	893a      	ldrh	r2, [r7, #8]
 80134f8:	89bb      	ldrh	r3, [r7, #12]
 80134fa:	fa42 f303 	asr.w	r3, r2, r3
 80134fe:	813b      	strh	r3, [r7, #8]

    /* mask away bits above the requested bitfield. */
    usWordBuf &= usMask;
 8013500:	893a      	ldrh	r2, [r7, #8]
 8013502:	897b      	ldrh	r3, [r7, #10]
 8013504:	4013      	ands	r3, r2
 8013506:	813b      	strh	r3, [r7, #8]

    return ( UCHAR ) usWordBuf;
 8013508:	893b      	ldrh	r3, [r7, #8]
 801350a:	b2db      	uxtb	r3, r3
}
 801350c:	4618      	mov	r0, r3
 801350e:	3714      	adds	r7, #20
 8013510:	46bd      	mov	sp, r7
 8013512:	bc80      	pop	{r7}
 8013514:	4770      	bx	lr

08013516 <prveMBError2Exception>:

eMBException
prveMBError2Exception( eMBErrorCode eErrorCode )
{
 8013516:	b480      	push	{r7}
 8013518:	b085      	sub	sp, #20
 801351a:	af00      	add	r7, sp, #0
 801351c:	4603      	mov	r3, r0
 801351e:	71fb      	strb	r3, [r7, #7]
    eMBException    eStatus;

    switch ( eErrorCode )
 8013520:	79fb      	ldrb	r3, [r7, #7]
 8013522:	2b07      	cmp	r3, #7
 8013524:	d00c      	beq.n	8013540 <prveMBError2Exception+0x2a>
 8013526:	2b07      	cmp	r3, #7
 8013528:	dc0d      	bgt.n	8013546 <prveMBError2Exception+0x30>
 801352a:	2b00      	cmp	r3, #0
 801352c:	d002      	beq.n	8013534 <prveMBError2Exception+0x1e>
 801352e:	2b01      	cmp	r3, #1
 8013530:	d003      	beq.n	801353a <prveMBError2Exception+0x24>
 8013532:	e008      	b.n	8013546 <prveMBError2Exception+0x30>
    {
        case MB_ENOERR:
            eStatus = MB_EX_NONE;
 8013534:	2300      	movs	r3, #0
 8013536:	73fb      	strb	r3, [r7, #15]
            break;
 8013538:	e008      	b.n	801354c <prveMBError2Exception+0x36>

        case MB_ENOREG:
            eStatus = MB_EX_ILLEGAL_DATA_ADDRESS;
 801353a:	2302      	movs	r3, #2
 801353c:	73fb      	strb	r3, [r7, #15]
            break;
 801353e:	e005      	b.n	801354c <prveMBError2Exception+0x36>

        case MB_ETIMEDOUT:
            eStatus = MB_EX_SLAVE_BUSY;
 8013540:	2306      	movs	r3, #6
 8013542:	73fb      	strb	r3, [r7, #15]
            break;
 8013544:	e002      	b.n	801354c <prveMBError2Exception+0x36>

        default:
            eStatus = MB_EX_SLAVE_DEVICE_FAILURE;
 8013546:	2304      	movs	r3, #4
 8013548:	73fb      	strb	r3, [r7, #15]
            break;
 801354a:	bf00      	nop
    }

    return eStatus;
 801354c:	7bfb      	ldrb	r3, [r7, #15]
}
 801354e:	4618      	mov	r0, r3
 8013550:	3714      	adds	r7, #20
 8013552:	46bd      	mov	sp, r7
 8013554:	bc80      	pop	{r7}
 8013556:	4770      	bx	lr

08013558 <eMBTCPInit>:
}

#if MB_SLAVE_TCP_ENABLED > 0
eMBErrorCode
eMBTCPInit( USHORT ucTCPPort )
{
 8013558:	b580      	push	{r7, lr}
 801355a:	b084      	sub	sp, #16
 801355c:	af00      	add	r7, sp, #0
 801355e:	4603      	mov	r3, r0
 8013560:	80fb      	strh	r3, [r7, #6]
    eMBErrorCode    eStatus = MB_ENOERR;
 8013562:	2300      	movs	r3, #0
 8013564:	73fb      	strb	r3, [r7, #15]

    if( ( eStatus = eMBTCPDoInit( ucTCPPort ) ) != MB_ENOERR )
 8013566:	88fb      	ldrh	r3, [r7, #6]
 8013568:	4618      	mov	r0, r3
 801356a:	f000 f927 	bl	80137bc <eMBTCPDoInit>
 801356e:	4603      	mov	r3, r0
 8013570:	73fb      	strb	r3, [r7, #15]
 8013572:	7bfb      	ldrb	r3, [r7, #15]
 8013574:	2b00      	cmp	r3, #0
 8013576:	d003      	beq.n	8013580 <eMBTCPInit+0x28>
    {
        eMBState = STATE_DISABLED;
 8013578:	4b14      	ldr	r3, [pc, #80]	; (80135cc <eMBTCPInit+0x74>)
 801357a:	2201      	movs	r2, #1
 801357c:	701a      	strb	r2, [r3, #0]
 801357e:	e01f      	b.n	80135c0 <eMBTCPInit+0x68>
    }
    else if( !xMBPortEventInit(  ) )
 8013580:	f000 fb22 	bl	8013bc8 <xMBPortEventInit>
 8013584:	4603      	mov	r3, r0
 8013586:	2b00      	cmp	r3, #0
 8013588:	d102      	bne.n	8013590 <eMBTCPInit+0x38>
    {
        /* Port dependent event module initalization failed. */
        eStatus = MB_EPORTERR;
 801358a:	2303      	movs	r3, #3
 801358c:	73fb      	strb	r3, [r7, #15]
 801358e:	e017      	b.n	80135c0 <eMBTCPInit+0x68>
    }
    else
    {
        pvMBFrameStartCur = eMBTCPStart;
 8013590:	4b0f      	ldr	r3, [pc, #60]	; (80135d0 <eMBTCPInit+0x78>)
 8013592:	4a10      	ldr	r2, [pc, #64]	; (80135d4 <eMBTCPInit+0x7c>)
 8013594:	601a      	str	r2, [r3, #0]
        pvMBFrameStopCur = eMBTCPStop;
 8013596:	4b10      	ldr	r3, [pc, #64]	; (80135d8 <eMBTCPInit+0x80>)
 8013598:	4a10      	ldr	r2, [pc, #64]	; (80135dc <eMBTCPInit+0x84>)
 801359a:	601a      	str	r2, [r3, #0]
        peMBFrameReceiveCur = eMBTCPReceive;
 801359c:	4b10      	ldr	r3, [pc, #64]	; (80135e0 <eMBTCPInit+0x88>)
 801359e:	4a11      	ldr	r2, [pc, #68]	; (80135e4 <eMBTCPInit+0x8c>)
 80135a0:	601a      	str	r2, [r3, #0]
        peMBFrameSendCur = eMBTCPSend;
 80135a2:	4b11      	ldr	r3, [pc, #68]	; (80135e8 <eMBTCPInit+0x90>)
 80135a4:	4a11      	ldr	r2, [pc, #68]	; (80135ec <eMBTCPInit+0x94>)
 80135a6:	601a      	str	r2, [r3, #0]
        pvMBFrameCloseCur = MB_PORT_HAS_CLOSE ? vMBTCPPortClose : NULL;
 80135a8:	4b11      	ldr	r3, [pc, #68]	; (80135f0 <eMBTCPInit+0x98>)
 80135aa:	2200      	movs	r2, #0
 80135ac:	601a      	str	r2, [r3, #0]
        ucMBAddress = MB_TCP_PSEUDO_ADDRESS;
 80135ae:	4b11      	ldr	r3, [pc, #68]	; (80135f4 <eMBTCPInit+0x9c>)
 80135b0:	22ff      	movs	r2, #255	; 0xff
 80135b2:	701a      	strb	r2, [r3, #0]
        eMBCurrentMode = MB_TCP;
 80135b4:	4b10      	ldr	r3, [pc, #64]	; (80135f8 <eMBTCPInit+0xa0>)
 80135b6:	2202      	movs	r2, #2
 80135b8:	701a      	strb	r2, [r3, #0]
        eMBState = STATE_DISABLED;
 80135ba:	4b04      	ldr	r3, [pc, #16]	; (80135cc <eMBTCPInit+0x74>)
 80135bc:	2201      	movs	r2, #1
 80135be:	701a      	strb	r2, [r3, #0]
    }
    return eStatus;
 80135c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80135c2:	4618      	mov	r0, r3
 80135c4:	3710      	adds	r7, #16
 80135c6:	46bd      	mov	sp, r7
 80135c8:	bd80      	pop	{r7, pc}
 80135ca:	bf00      	nop
 80135cc:	20000018 	.word	0x20000018
 80135d0:	2000bcf8 	.word	0x2000bcf8
 80135d4:	080137e7 	.word	0x080137e7
 80135d8:	2000bcfc 	.word	0x2000bcfc
 80135dc:	080137f3 	.word	0x080137f3
 80135e0:	2000bd00 	.word	0x2000bd00
 80135e4:	080137ff 	.word	0x080137ff
 80135e8:	2000bcf4 	.word	0x2000bcf4
 80135ec:	08013871 	.word	0x08013871
 80135f0:	2000bd04 	.word	0x2000bd04
 80135f4:	2000bcf2 	.word	0x2000bcf2
 80135f8:	2000bcf3 	.word	0x2000bcf3

080135fc <eMBEnable>:
}


eMBErrorCode
eMBEnable( void )
{
 80135fc:	b580      	push	{r7, lr}
 80135fe:	b082      	sub	sp, #8
 8013600:	af00      	add	r7, sp, #0
    eMBErrorCode    eStatus = MB_ENOERR;
 8013602:	2300      	movs	r3, #0
 8013604:	71fb      	strb	r3, [r7, #7]

    if( eMBState == STATE_DISABLED )
 8013606:	4b09      	ldr	r3, [pc, #36]	; (801362c <eMBEnable+0x30>)
 8013608:	781b      	ldrb	r3, [r3, #0]
 801360a:	2b01      	cmp	r3, #1
 801360c:	d106      	bne.n	801361c <eMBEnable+0x20>
    {
        /* Activate the protocol stack. */
        pvMBFrameStartCur(  );
 801360e:	4b08      	ldr	r3, [pc, #32]	; (8013630 <eMBEnable+0x34>)
 8013610:	681b      	ldr	r3, [r3, #0]
 8013612:	4798      	blx	r3
        eMBState = STATE_ENABLED;
 8013614:	4b05      	ldr	r3, [pc, #20]	; (801362c <eMBEnable+0x30>)
 8013616:	2200      	movs	r2, #0
 8013618:	701a      	strb	r2, [r3, #0]
 801361a:	e001      	b.n	8013620 <eMBEnable+0x24>
    }
    else
    {
        eStatus = MB_EILLSTATE;
 801361c:	2306      	movs	r3, #6
 801361e:	71fb      	strb	r3, [r7, #7]
    }
    return eStatus;
 8013620:	79fb      	ldrb	r3, [r7, #7]
}
 8013622:	4618      	mov	r0, r3
 8013624:	3708      	adds	r7, #8
 8013626:	46bd      	mov	sp, r7
 8013628:	bd80      	pop	{r7, pc}
 801362a:	bf00      	nop
 801362c:	20000018 	.word	0x20000018
 8013630:	2000bcf8 	.word	0x2000bcf8

08013634 <eMBPoll>:
    }
    return eStatus;
}

eMBErrorCode eMBPoll( void )
{
 8013634:	b590      	push	{r4, r7, lr}
 8013636:	b083      	sub	sp, #12
 8013638:	af00      	add	r7, sp, #0
    static UCHAR    ucFunctionCode;
    static USHORT   usLength;
    static eMBException eException;

    int             i;
    eMBErrorCode    eStatus = MB_ENOERR;
 801363a:	2300      	movs	r3, #0
 801363c:	70fb      	strb	r3, [r7, #3]
    eMBEventType    eEvent;

    /* Check if the protocol stack is ready. */
    if( eMBState != STATE_ENABLED )
 801363e:	4b55      	ldr	r3, [pc, #340]	; (8013794 <eMBPoll+0x160>)
 8013640:	781b      	ldrb	r3, [r3, #0]
 8013642:	2b00      	cmp	r3, #0
 8013644:	d001      	beq.n	801364a <eMBPoll+0x16>
    {
        return MB_EILLSTATE;
 8013646:	2306      	movs	r3, #6
 8013648:	e09f      	b.n	801378a <eMBPoll+0x156>
    }

    /* Check if there is a event available. If not return control to caller.
     * Otherwise we will handle the event. */
    if( xMBPortEventGet( &eEvent ) == TRUE )
 801364a:	1cbb      	adds	r3, r7, #2
 801364c:	4618      	mov	r0, r3
 801364e:	f000 faeb 	bl	8013c28 <xMBPortEventGet>
 8013652:	4603      	mov	r3, r0
 8013654:	2b01      	cmp	r3, #1
 8013656:	f040 8097 	bne.w	8013788 <eMBPoll+0x154>
    {
        switch ( eEvent )
 801365a:	78bb      	ldrb	r3, [r7, #2]
 801365c:	3b01      	subs	r3, #1
 801365e:	2b07      	cmp	r3, #7
 8013660:	f200 8092 	bhi.w	8013788 <eMBPoll+0x154>
 8013664:	a201      	add	r2, pc, #4	; (adr r2, 801366c <eMBPoll+0x38>)
 8013666:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801366a:	bf00      	nop
 801366c:	08013789 	.word	0x08013789
 8013670:	0801368d 	.word	0x0801368d
 8013674:	08013789 	.word	0x08013789
 8013678:	080136bf 	.word	0x080136bf
 801367c:	08013789 	.word	0x08013789
 8013680:	08013789 	.word	0x08013789
 8013684:	08013789 	.word	0x08013789
 8013688:	08013789 	.word	0x08013789
        {
        case EV_READY:
            break;

        case EV_FRAME_RECEIVED:
            eStatus = peMBFrameReceiveCur( &ucRcvAddress, &ucMBFrame, &usLength );
 801368c:	4b42      	ldr	r3, [pc, #264]	; (8013798 <eMBPoll+0x164>)
 801368e:	681b      	ldr	r3, [r3, #0]
 8013690:	4a42      	ldr	r2, [pc, #264]	; (801379c <eMBPoll+0x168>)
 8013692:	4943      	ldr	r1, [pc, #268]	; (80137a0 <eMBPoll+0x16c>)
 8013694:	4843      	ldr	r0, [pc, #268]	; (80137a4 <eMBPoll+0x170>)
 8013696:	4798      	blx	r3
 8013698:	4603      	mov	r3, r0
 801369a:	70fb      	strb	r3, [r7, #3]
            if( eStatus == MB_ENOERR )
 801369c:	78fb      	ldrb	r3, [r7, #3]
 801369e:	2b00      	cmp	r3, #0
 80136a0:	d16f      	bne.n	8013782 <eMBPoll+0x14e>
            {
                /* Check if the frame is for us. If not ignore the frame. */
                if( ( ucRcvAddress == ucMBAddress ) || ( ucRcvAddress == MB_ADDRESS_BROADCAST ) )
 80136a2:	4b40      	ldr	r3, [pc, #256]	; (80137a4 <eMBPoll+0x170>)
 80136a4:	781a      	ldrb	r2, [r3, #0]
 80136a6:	4b40      	ldr	r3, [pc, #256]	; (80137a8 <eMBPoll+0x174>)
 80136a8:	781b      	ldrb	r3, [r3, #0]
 80136aa:	429a      	cmp	r2, r3
 80136ac:	d003      	beq.n	80136b6 <eMBPoll+0x82>
 80136ae:	4b3d      	ldr	r3, [pc, #244]	; (80137a4 <eMBPoll+0x170>)
 80136b0:	781b      	ldrb	r3, [r3, #0]
 80136b2:	2b00      	cmp	r3, #0
 80136b4:	d165      	bne.n	8013782 <eMBPoll+0x14e>
                {
                    ( void )xMBPortEventPost( EV_EXECUTE );
 80136b6:	2004      	movs	r0, #4
 80136b8:	f000 fa9a 	bl	8013bf0 <xMBPortEventPost>
                }
            }
            break;
 80136bc:	e061      	b.n	8013782 <eMBPoll+0x14e>

        case EV_EXECUTE:
            ucFunctionCode = ucMBFrame[MB_PDU_FUNC_OFF];
 80136be:	4b38      	ldr	r3, [pc, #224]	; (80137a0 <eMBPoll+0x16c>)
 80136c0:	681b      	ldr	r3, [r3, #0]
 80136c2:	781a      	ldrb	r2, [r3, #0]
 80136c4:	4b39      	ldr	r3, [pc, #228]	; (80137ac <eMBPoll+0x178>)
 80136c6:	701a      	strb	r2, [r3, #0]
            eException = MB_EX_ILLEGAL_FUNCTION;
 80136c8:	4b39      	ldr	r3, [pc, #228]	; (80137b0 <eMBPoll+0x17c>)
 80136ca:	2201      	movs	r2, #1
 80136cc:	701a      	strb	r2, [r3, #0]
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
 80136ce:	2300      	movs	r3, #0
 80136d0:	607b      	str	r3, [r7, #4]
 80136d2:	e01f      	b.n	8013714 <eMBPoll+0xe0>
            {
                /* No more function handlers registered. Abort. */
                if( xFuncHandlers[i].ucFunctionCode == 0 )
 80136d4:	4a37      	ldr	r2, [pc, #220]	; (80137b4 <eMBPoll+0x180>)
 80136d6:	687b      	ldr	r3, [r7, #4]
 80136d8:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 80136dc:	2b00      	cmp	r3, #0
 80136de:	d01d      	beq.n	801371c <eMBPoll+0xe8>
                {
                    break;
                }
                else if( xFuncHandlers[i].ucFunctionCode == ucFunctionCode )
 80136e0:	4a34      	ldr	r2, [pc, #208]	; (80137b4 <eMBPoll+0x180>)
 80136e2:	687b      	ldr	r3, [r7, #4]
 80136e4:	f812 2033 	ldrb.w	r2, [r2, r3, lsl #3]
 80136e8:	4b30      	ldr	r3, [pc, #192]	; (80137ac <eMBPoll+0x178>)
 80136ea:	781b      	ldrb	r3, [r3, #0]
 80136ec:	429a      	cmp	r2, r3
 80136ee:	d10e      	bne.n	801370e <eMBPoll+0xda>
                {
                    eException = xFuncHandlers[i].pxHandler( ucMBFrame, &usLength );
 80136f0:	4a30      	ldr	r2, [pc, #192]	; (80137b4 <eMBPoll+0x180>)
 80136f2:	687b      	ldr	r3, [r7, #4]
 80136f4:	00db      	lsls	r3, r3, #3
 80136f6:	4413      	add	r3, r2
 80136f8:	685b      	ldr	r3, [r3, #4]
 80136fa:	4a29      	ldr	r2, [pc, #164]	; (80137a0 <eMBPoll+0x16c>)
 80136fc:	6812      	ldr	r2, [r2, #0]
 80136fe:	4927      	ldr	r1, [pc, #156]	; (801379c <eMBPoll+0x168>)
 8013700:	4610      	mov	r0, r2
 8013702:	4798      	blx	r3
 8013704:	4603      	mov	r3, r0
 8013706:	461a      	mov	r2, r3
 8013708:	4b29      	ldr	r3, [pc, #164]	; (80137b0 <eMBPoll+0x17c>)
 801370a:	701a      	strb	r2, [r3, #0]
                    break;
 801370c:	e007      	b.n	801371e <eMBPoll+0xea>
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
 801370e:	687b      	ldr	r3, [r7, #4]
 8013710:	3301      	adds	r3, #1
 8013712:	607b      	str	r3, [r7, #4]
 8013714:	687b      	ldr	r3, [r7, #4]
 8013716:	2b0f      	cmp	r3, #15
 8013718:	dddc      	ble.n	80136d4 <eMBPoll+0xa0>
 801371a:	e000      	b.n	801371e <eMBPoll+0xea>
                    break;
 801371c:	bf00      	nop
                }
            }

            /* If the request was not sent to the broadcast address we
             * return a reply. */
            if( ucRcvAddress != MB_ADDRESS_BROADCAST )
 801371e:	4b21      	ldr	r3, [pc, #132]	; (80137a4 <eMBPoll+0x170>)
 8013720:	781b      	ldrb	r3, [r3, #0]
 8013722:	2b00      	cmp	r3, #0
 8013724:	d02f      	beq.n	8013786 <eMBPoll+0x152>
            {
                if( eException != MB_EX_NONE )
 8013726:	4b22      	ldr	r3, [pc, #136]	; (80137b0 <eMBPoll+0x17c>)
 8013728:	781b      	ldrb	r3, [r3, #0]
 801372a:	2b00      	cmp	r3, #0
 801372c:	d01d      	beq.n	801376a <eMBPoll+0x136>
                {
                    /* An exception occured. Build an error frame. */
                    usLength = 0;
 801372e:	4b1b      	ldr	r3, [pc, #108]	; (801379c <eMBPoll+0x168>)
 8013730:	2200      	movs	r2, #0
 8013732:	801a      	strh	r2, [r3, #0]
                    ucMBFrame[usLength++] = ( UCHAR )( ucFunctionCode | MB_FUNC_ERROR );
 8013734:	4b1d      	ldr	r3, [pc, #116]	; (80137ac <eMBPoll+0x178>)
 8013736:	781a      	ldrb	r2, [r3, #0]
 8013738:	4b19      	ldr	r3, [pc, #100]	; (80137a0 <eMBPoll+0x16c>)
 801373a:	6819      	ldr	r1, [r3, #0]
 801373c:	4b17      	ldr	r3, [pc, #92]	; (801379c <eMBPoll+0x168>)
 801373e:	881b      	ldrh	r3, [r3, #0]
 8013740:	1c58      	adds	r0, r3, #1
 8013742:	b284      	uxth	r4, r0
 8013744:	4815      	ldr	r0, [pc, #84]	; (801379c <eMBPoll+0x168>)
 8013746:	8004      	strh	r4, [r0, #0]
 8013748:	440b      	add	r3, r1
 801374a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801374e:	b2d2      	uxtb	r2, r2
 8013750:	701a      	strb	r2, [r3, #0]
                    ucMBFrame[usLength++] = eException;
 8013752:	4b13      	ldr	r3, [pc, #76]	; (80137a0 <eMBPoll+0x16c>)
 8013754:	681a      	ldr	r2, [r3, #0]
 8013756:	4b11      	ldr	r3, [pc, #68]	; (801379c <eMBPoll+0x168>)
 8013758:	881b      	ldrh	r3, [r3, #0]
 801375a:	1c59      	adds	r1, r3, #1
 801375c:	b288      	uxth	r0, r1
 801375e:	490f      	ldr	r1, [pc, #60]	; (801379c <eMBPoll+0x168>)
 8013760:	8008      	strh	r0, [r1, #0]
 8013762:	4413      	add	r3, r2
 8013764:	4a12      	ldr	r2, [pc, #72]	; (80137b0 <eMBPoll+0x17c>)
 8013766:	7812      	ldrb	r2, [r2, #0]
 8013768:	701a      	strb	r2, [r3, #0]
                }
                eStatus = peMBFrameSendCur( ucMBAddress, ucMBFrame, usLength );
 801376a:	4b13      	ldr	r3, [pc, #76]	; (80137b8 <eMBPoll+0x184>)
 801376c:	681b      	ldr	r3, [r3, #0]
 801376e:	4a0e      	ldr	r2, [pc, #56]	; (80137a8 <eMBPoll+0x174>)
 8013770:	7810      	ldrb	r0, [r2, #0]
 8013772:	4a0b      	ldr	r2, [pc, #44]	; (80137a0 <eMBPoll+0x16c>)
 8013774:	6811      	ldr	r1, [r2, #0]
 8013776:	4a09      	ldr	r2, [pc, #36]	; (801379c <eMBPoll+0x168>)
 8013778:	8812      	ldrh	r2, [r2, #0]
 801377a:	4798      	blx	r3
 801377c:	4603      	mov	r3, r0
 801377e:	70fb      	strb	r3, [r7, #3]
            }
            break;
 8013780:	e001      	b.n	8013786 <eMBPoll+0x152>
            break;
 8013782:	bf00      	nop
 8013784:	e000      	b.n	8013788 <eMBPoll+0x154>
            break;
 8013786:	bf00      	nop

        case EV_FRAME_SENT:
            break;
        }
    }
    return MB_ENOERR;
 8013788:	2300      	movs	r3, #0
}
 801378a:	4618      	mov	r0, r3
 801378c:	370c      	adds	r7, #12
 801378e:	46bd      	mov	sp, r7
 8013790:	bd90      	pop	{r4, r7, pc}
 8013792:	bf00      	nop
 8013794:	20000018 	.word	0x20000018
 8013798:	2000bd00 	.word	0x2000bd00
 801379c:	2000bd10 	.word	0x2000bd10
 80137a0:	2000bd0c 	.word	0x2000bd0c
 80137a4:	2000bd08 	.word	0x2000bd08
 80137a8:	2000bcf2 	.word	0x2000bcf2
 80137ac:	2000bd12 	.word	0x2000bd12
 80137b0:	2000bd13 	.word	0x2000bd13
 80137b4:	2000001c 	.word	0x2000001c
 80137b8:	2000bcf4 	.word	0x2000bcf4

080137bc <eMBTCPDoInit>:


/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBTCPDoInit( USHORT ucTCPPort )
{
 80137bc:	b580      	push	{r7, lr}
 80137be:	b084      	sub	sp, #16
 80137c0:	af00      	add	r7, sp, #0
 80137c2:	4603      	mov	r3, r0
 80137c4:	80fb      	strh	r3, [r7, #6]
    eMBErrorCode    eStatus = MB_ENOERR;
 80137c6:	2300      	movs	r3, #0
 80137c8:	73fb      	strb	r3, [r7, #15]

    if( xMBTCPPortInit( ucTCPPort ) == FALSE )
 80137ca:	88fb      	ldrh	r3, [r7, #6]
 80137cc:	4618      	mov	r0, r3
 80137ce:	f000 f909 	bl	80139e4 <xMBTCPPortInit>
 80137d2:	4603      	mov	r3, r0
 80137d4:	2b00      	cmp	r3, #0
 80137d6:	d101      	bne.n	80137dc <eMBTCPDoInit+0x20>
    {
        eStatus = MB_EPORTERR;
 80137d8:	2303      	movs	r3, #3
 80137da:	73fb      	strb	r3, [r7, #15]
    }
    return eStatus;
 80137dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80137de:	4618      	mov	r0, r3
 80137e0:	3710      	adds	r7, #16
 80137e2:	46bd      	mov	sp, r7
 80137e4:	bd80      	pop	{r7, pc}

080137e6 <eMBTCPStart>:

void
eMBTCPStart( void )
{
 80137e6:	b480      	push	{r7}
 80137e8:	af00      	add	r7, sp, #0
}
 80137ea:	bf00      	nop
 80137ec:	46bd      	mov	sp, r7
 80137ee:	bc80      	pop	{r7}
 80137f0:	4770      	bx	lr

080137f2 <eMBTCPStop>:

void
eMBTCPStop( void )
{
 80137f2:	b580      	push	{r7, lr}
 80137f4:	af00      	add	r7, sp, #0
    /* Make sure that no more clients are connected. */
    vMBTCPPortDisable( );
 80137f6:	f000 f88d 	bl	8013914 <vMBTCPPortDisable>
}
 80137fa:	bf00      	nop
 80137fc:	bd80      	pop	{r7, pc}

080137fe <eMBTCPReceive>:

eMBErrorCode
eMBTCPReceive( UCHAR * pucRcvAddress, UCHAR ** ppucFrame, USHORT * pusLength )
{
 80137fe:	b580      	push	{r7, lr}
 8013800:	b088      	sub	sp, #32
 8013802:	af00      	add	r7, sp, #0
 8013804:	60f8      	str	r0, [r7, #12]
 8013806:	60b9      	str	r1, [r7, #8]
 8013808:	607a      	str	r2, [r7, #4]
    eMBErrorCode    eStatus = MB_EIO;
 801380a:	2305      	movs	r3, #5
 801380c:	77fb      	strb	r3, [r7, #31]
    UCHAR          *pucMBTCPFrame;
    USHORT          usLength;
    USHORT          usPID;

    if( xMBTCPPortGetRequest( &pucMBTCPFrame, &usLength ) != FALSE )
 801380e:	f107 0216 	add.w	r2, r7, #22
 8013812:	f107 0318 	add.w	r3, r7, #24
 8013816:	4611      	mov	r1, r2
 8013818:	4618      	mov	r0, r3
 801381a:	f000 f9ab 	bl	8013b74 <xMBTCPPortGetRequest>
 801381e:	4603      	mov	r3, r0
 8013820:	2b00      	cmp	r3, #0
 8013822:	d01e      	beq.n	8013862 <eMBTCPReceive+0x64>
    {
        usPID = pucMBTCPFrame[MB_TCP_PID] << 8U;
 8013824:	69bb      	ldr	r3, [r7, #24]
 8013826:	3302      	adds	r3, #2
 8013828:	781b      	ldrb	r3, [r3, #0]
 801382a:	b29b      	uxth	r3, r3
 801382c:	021b      	lsls	r3, r3, #8
 801382e:	83bb      	strh	r3, [r7, #28]
        usPID |= pucMBTCPFrame[MB_TCP_PID + 1];
 8013830:	69bb      	ldr	r3, [r7, #24]
 8013832:	3303      	adds	r3, #3
 8013834:	781b      	ldrb	r3, [r3, #0]
 8013836:	b29a      	uxth	r2, r3
 8013838:	8bbb      	ldrh	r3, [r7, #28]
 801383a:	4313      	orrs	r3, r2
 801383c:	83bb      	strh	r3, [r7, #28]

        if( usPID == MB_TCP_PROTOCOL_ID )
 801383e:	8bbb      	ldrh	r3, [r7, #28]
 8013840:	2b00      	cmp	r3, #0
 8013842:	d110      	bne.n	8013866 <eMBTCPReceive+0x68>
        {
            *ppucFrame = &pucMBTCPFrame[MB_TCP_FUNC];
 8013844:	69bb      	ldr	r3, [r7, #24]
 8013846:	1dda      	adds	r2, r3, #7
 8013848:	68bb      	ldr	r3, [r7, #8]
 801384a:	601a      	str	r2, [r3, #0]
            *pusLength = usLength - MB_TCP_FUNC;
 801384c:	8afb      	ldrh	r3, [r7, #22]
 801384e:	3b07      	subs	r3, #7
 8013850:	b29a      	uxth	r2, r3
 8013852:	687b      	ldr	r3, [r7, #4]
 8013854:	801a      	strh	r2, [r3, #0]
            eStatus = MB_ENOERR;
 8013856:	2300      	movs	r3, #0
 8013858:	77fb      	strb	r3, [r7, #31]

            /* Modbus TCP does not use any addresses. Fake the source address such
             * that the processing part deals with this frame.
             */
            *pucRcvAddress = MB_TCP_PSEUDO_ADDRESS;
 801385a:	68fb      	ldr	r3, [r7, #12]
 801385c:	22ff      	movs	r2, #255	; 0xff
 801385e:	701a      	strb	r2, [r3, #0]
 8013860:	e001      	b.n	8013866 <eMBTCPReceive+0x68>
        }
    }
    else
    {
        eStatus = MB_EIO;
 8013862:	2305      	movs	r3, #5
 8013864:	77fb      	strb	r3, [r7, #31]
    }
    return eStatus;
 8013866:	7ffb      	ldrb	r3, [r7, #31]
}
 8013868:	4618      	mov	r0, r3
 801386a:	3720      	adds	r7, #32
 801386c:	46bd      	mov	sp, r7
 801386e:	bd80      	pop	{r7, pc}

08013870 <eMBTCPSend>:

eMBErrorCode
eMBTCPSend( UCHAR _unused, const UCHAR * pucFrame, USHORT usLength )
{
 8013870:	b580      	push	{r7, lr}
 8013872:	b086      	sub	sp, #24
 8013874:	af00      	add	r7, sp, #0
 8013876:	4603      	mov	r3, r0
 8013878:	6039      	str	r1, [r7, #0]
 801387a:	71fb      	strb	r3, [r7, #7]
 801387c:	4613      	mov	r3, r2
 801387e:	80bb      	strh	r3, [r7, #4]
    eMBErrorCode    eStatus = MB_ENOERR;
 8013880:	2300      	movs	r3, #0
 8013882:	75fb      	strb	r3, [r7, #23]
    UCHAR          *pucMBTCPFrame = ( UCHAR * ) pucFrame - MB_TCP_FUNC;
 8013884:	683b      	ldr	r3, [r7, #0]
 8013886:	3b07      	subs	r3, #7
 8013888:	613b      	str	r3, [r7, #16]
    USHORT          usTCPLength = usLength + MB_TCP_FUNC;
 801388a:	88bb      	ldrh	r3, [r7, #4]
 801388c:	3307      	adds	r3, #7
 801388e:	81fb      	strh	r3, [r7, #14]
     * function with the buffer returned by the previous call. Therefore we
     * only have to update the length in the header. Note that the length
     * header includes the size of the Modbus PDU and the UID Byte. Therefore
     * the length is usLength plus one.
     */
    pucMBTCPFrame[MB_TCP_LEN] = ( usLength + 1 ) >> 8U;
 8013890:	88bb      	ldrh	r3, [r7, #4]
 8013892:	3301      	adds	r3, #1
 8013894:	121a      	asrs	r2, r3, #8
 8013896:	693b      	ldr	r3, [r7, #16]
 8013898:	3304      	adds	r3, #4
 801389a:	b2d2      	uxtb	r2, r2
 801389c:	701a      	strb	r2, [r3, #0]
    pucMBTCPFrame[MB_TCP_LEN + 1] = ( usLength + 1 ) & 0xFF;
 801389e:	88bb      	ldrh	r3, [r7, #4]
 80138a0:	b2da      	uxtb	r2, r3
 80138a2:	693b      	ldr	r3, [r7, #16]
 80138a4:	3305      	adds	r3, #5
 80138a6:	3201      	adds	r2, #1
 80138a8:	b2d2      	uxtb	r2, r2
 80138aa:	701a      	strb	r2, [r3, #0]
    if( xMBTCPPortSendResponse( pucMBTCPFrame, usTCPLength ) == FALSE )
 80138ac:	89fb      	ldrh	r3, [r7, #14]
 80138ae:	4619      	mov	r1, r3
 80138b0:	6938      	ldr	r0, [r7, #16]
 80138b2:	f000 f835 	bl	8013920 <xMBTCPPortSendResponse>
 80138b6:	4603      	mov	r3, r0
 80138b8:	2b00      	cmp	r3, #0
 80138ba:	d101      	bne.n	80138c0 <eMBTCPSend+0x50>
    {
        eStatus = MB_EIO;
 80138bc:	2305      	movs	r3, #5
 80138be:	75fb      	strb	r3, [r7, #23]
    }
    return eStatus;
 80138c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80138c2:	4618      	mov	r0, r3
 80138c4:	3718      	adds	r7, #24
 80138c6:	46bd      	mov	sp, r7
 80138c8:	bd80      	pop	{r7, pc}
	...

080138cc <vMBTCPPortClose>:
static err_t tcp_server_accept(void *arg, struct tcp_pcb *newpcb, err_t err);
static err_t tcp_server_recv(void *arg, struct tcp_pcb *tpcb, struct pbuf *p, err_t err);
static void tcp_server_connection_close(struct tcp_pcb *tpcb);
static void tcp_server_error(void *arg, err_t err);

void vMBTCPPortClose(void) {
 80138cc:	b580      	push	{r7, lr}
 80138ce:	af00      	add	r7, sp, #0
    if (tcp_client != NULL) {
 80138d0:	4b0f      	ldr	r3, [pc, #60]	; (8013910 <vMBTCPPortClose+0x44>)
 80138d2:	681b      	ldr	r3, [r3, #0]
 80138d4:	2b00      	cmp	r3, #0
 80138d6:	d019      	beq.n	801390c <vMBTCPPortClose+0x40>
        tcp_arg(tcp_client, NULL);
 80138d8:	4b0d      	ldr	r3, [pc, #52]	; (8013910 <vMBTCPPortClose+0x44>)
 80138da:	681b      	ldr	r3, [r3, #0]
 80138dc:	2100      	movs	r1, #0
 80138de:	4618      	mov	r0, r3
 80138e0:	f7fa fdc0 	bl	800e464 <tcp_arg>
        tcp_recv(tcp_client, NULL);
 80138e4:	4b0a      	ldr	r3, [pc, #40]	; (8013910 <vMBTCPPortClose+0x44>)
 80138e6:	681b      	ldr	r3, [r3, #0]
 80138e8:	2100      	movs	r1, #0
 80138ea:	4618      	mov	r0, r3
 80138ec:	f7fa fdca 	bl	800e484 <tcp_recv>
        tcp_err(tcp_client, NULL);
 80138f0:	4b07      	ldr	r3, [pc, #28]	; (8013910 <vMBTCPPortClose+0x44>)
 80138f2:	681b      	ldr	r3, [r3, #0]
 80138f4:	2100      	movs	r1, #0
 80138f6:	4618      	mov	r0, r3
 80138f8:	f7fa fde6 	bl	800e4c8 <tcp_err>
        tcp_close(tcp_client);
 80138fc:	4b04      	ldr	r3, [pc, #16]	; (8013910 <vMBTCPPortClose+0x44>)
 80138fe:	681b      	ldr	r3, [r3, #0]
 8013900:	4618      	mov	r0, r3
 8013902:	f7f9 fd61 	bl	800d3c8 <tcp_close>
        tcp_client = NULL;
 8013906:	4b02      	ldr	r3, [pc, #8]	; (8013910 <vMBTCPPortClose+0x44>)
 8013908:	2200      	movs	r2, #0
 801390a:	601a      	str	r2, [r3, #0]
    }
}
 801390c:	bf00      	nop
 801390e:	bd80      	pop	{r7, pc}
 8013910:	2000bd18 	.word	0x2000bd18

08013914 <vMBTCPPortDisable>:

void vMBTCPPortDisable(void) {
 8013914:	b580      	push	{r7, lr}
 8013916:	af00      	add	r7, sp, #0
    vMBTCPPortClose();
 8013918:	f7ff ffd8 	bl	80138cc <vMBTCPPortClose>
}
 801391c:	bf00      	nop
 801391e:	bd80      	pop	{r7, pc}

08013920 <xMBTCPPortSendResponse>:

BOOL xMBTCPPortSendResponse(const UCHAR *pucMBTCPFrame, USHORT usTCPLength) {
 8013920:	b580      	push	{r7, lr}
 8013922:	b086      	sub	sp, #24
 8013924:	af00      	add	r7, sp, #0
 8013926:	6078      	str	r0, [r7, #4]
 8013928:	460b      	mov	r3, r1
 801392a:	807b      	strh	r3, [r7, #2]
    if (tcp_client == NULL || pucMBTCPFrame == NULL || usTCPLength == 0) {
 801392c:	4b2c      	ldr	r3, [pc, #176]	; (80139e0 <xMBTCPPortSendResponse+0xc0>)
 801392e:	681b      	ldr	r3, [r3, #0]
 8013930:	2b00      	cmp	r3, #0
 8013932:	d005      	beq.n	8013940 <xMBTCPPortSendResponse+0x20>
 8013934:	687b      	ldr	r3, [r7, #4]
 8013936:	2b00      	cmp	r3, #0
 8013938:	d002      	beq.n	8013940 <xMBTCPPortSendResponse+0x20>
 801393a:	887b      	ldrh	r3, [r7, #2]
 801393c:	2b00      	cmp	r3, #0
 801393e:	d101      	bne.n	8013944 <xMBTCPPortSendResponse+0x24>
        return FALSE;
 8013940:	2300      	movs	r3, #0
 8013942:	e049      	b.n	80139d8 <xMBTCPPortSendResponse+0xb8>
    }

    const u8_t *buf = (const u8_t *)pucMBTCPFrame;
 8013944:	687b      	ldr	r3, [r7, #4]
 8013946:	617b      	str	r3, [r7, #20]
    u16_t remaining = usTCPLength;
 8013948:	887b      	ldrh	r3, [r7, #2]
 801394a:	827b      	strh	r3, [r7, #18]
    err_t err;

    while (remaining > 0) {
 801394c:	e030      	b.n	80139b0 <xMBTCPPortSendResponse+0x90>
        u16_t snd = tcp_sndbuf(tcp_client);
 801394e:	4b24      	ldr	r3, [pc, #144]	; (80139e0 <xMBTCPPortSendResponse+0xc0>)
 8013950:	681b      	ldr	r3, [r3, #0]
 8013952:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8013956:	81bb      	strh	r3, [r7, #12]
        if (snd == 0) {
 8013958:	89bb      	ldrh	r3, [r7, #12]
 801395a:	2b00      	cmp	r3, #0
 801395c:	d101      	bne.n	8013962 <xMBTCPPortSendResponse+0x42>
            return FALSE;
 801395e:	2300      	movs	r3, #0
 8013960:	e03a      	b.n	80139d8 <xMBTCPPortSendResponse+0xb8>
        }

        u16_t chunk = remaining;
 8013962:	8a7b      	ldrh	r3, [r7, #18]
 8013964:	823b      	strh	r3, [r7, #16]
        if (chunk > snd) {
 8013966:	8a3a      	ldrh	r2, [r7, #16]
 8013968:	89bb      	ldrh	r3, [r7, #12]
 801396a:	429a      	cmp	r2, r3
 801396c:	d901      	bls.n	8013972 <xMBTCPPortSendResponse+0x52>
            chunk = snd;
 801396e:	89bb      	ldrh	r3, [r7, #12]
 8013970:	823b      	strh	r3, [r7, #16]
        }

        u8_t flags = (remaining > chunk) ? (TCP_WRITE_FLAG_COPY | TCP_WRITE_FLAG_MORE)
 8013972:	8a7a      	ldrh	r2, [r7, #18]
 8013974:	8a3b      	ldrh	r3, [r7, #16]
 8013976:	429a      	cmp	r2, r3
 8013978:	d901      	bls.n	801397e <xMBTCPPortSendResponse+0x5e>
 801397a:	2303      	movs	r3, #3
 801397c:	e000      	b.n	8013980 <xMBTCPPortSendResponse+0x60>
 801397e:	2301      	movs	r3, #1
 8013980:	72fb      	strb	r3, [r7, #11]
                                         : TCP_WRITE_FLAG_COPY;

        err = tcp_write(tcp_client, buf, chunk, flags);
 8013982:	4b17      	ldr	r3, [pc, #92]	; (80139e0 <xMBTCPPortSendResponse+0xc0>)
 8013984:	6818      	ldr	r0, [r3, #0]
 8013986:	7afb      	ldrb	r3, [r7, #11]
 8013988:	8a3a      	ldrh	r2, [r7, #16]
 801398a:	6979      	ldr	r1, [r7, #20]
 801398c:	f7fd fb5e 	bl	801104c <tcp_write>
 8013990:	4603      	mov	r3, r0
 8013992:	73fb      	strb	r3, [r7, #15]
        if (err != ERR_OK) {
 8013994:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013998:	2b00      	cmp	r3, #0
 801399a:	d001      	beq.n	80139a0 <xMBTCPPortSendResponse+0x80>
            return FALSE;
 801399c:	2300      	movs	r3, #0
 801399e:	e01b      	b.n	80139d8 <xMBTCPPortSendResponse+0xb8>
        }

        buf += chunk;
 80139a0:	8a3b      	ldrh	r3, [r7, #16]
 80139a2:	697a      	ldr	r2, [r7, #20]
 80139a4:	4413      	add	r3, r2
 80139a6:	617b      	str	r3, [r7, #20]
        remaining -= chunk;
 80139a8:	8a7a      	ldrh	r2, [r7, #18]
 80139aa:	8a3b      	ldrh	r3, [r7, #16]
 80139ac:	1ad3      	subs	r3, r2, r3
 80139ae:	827b      	strh	r3, [r7, #18]
    while (remaining > 0) {
 80139b0:	8a7b      	ldrh	r3, [r7, #18]
 80139b2:	2b00      	cmp	r3, #0
 80139b4:	d1cb      	bne.n	801394e <xMBTCPPortSendResponse+0x2e>
    }

    err = tcp_output(tcp_client);
 80139b6:	4b0a      	ldr	r3, [pc, #40]	; (80139e0 <xMBTCPPortSendResponse+0xc0>)
 80139b8:	681b      	ldr	r3, [r3, #0]
 80139ba:	4618      	mov	r0, r3
 80139bc:	f7fd fff8 	bl	80119b0 <tcp_output>
 80139c0:	4603      	mov	r3, r0
 80139c2:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 80139c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80139c8:	2b00      	cmp	r3, #0
 80139ca:	d001      	beq.n	80139d0 <xMBTCPPortSendResponse+0xb0>
        return FALSE;
 80139cc:	2300      	movs	r3, #0
 80139ce:	e003      	b.n	80139d8 <xMBTCPPortSendResponse+0xb8>
    }
    xMBPortEventPost(EV_FRAME_SENT);
 80139d0:	2008      	movs	r0, #8
 80139d2:	f000 f90d 	bl	8013bf0 <xMBPortEventPost>
    return TRUE;
 80139d6:	2301      	movs	r3, #1
}
 80139d8:	4618      	mov	r0, r3
 80139da:	3718      	adds	r7, #24
 80139dc:	46bd      	mov	sp, r7
 80139de:	bd80      	pop	{r7, pc}
 80139e0:	2000bd18 	.word	0x2000bd18

080139e4 <xMBTCPPortInit>:

BOOL xMBTCPPortInit(USHORT usTCPPort) {
 80139e4:	b580      	push	{r7, lr}
 80139e6:	b084      	sub	sp, #16
 80139e8:	af00      	add	r7, sp, #0
 80139ea:	4603      	mov	r3, r0
 80139ec:	80fb      	strh	r3, [r7, #6]
    tcp_echoserver_pcb = tcp_new();
 80139ee:	f7fa fd31 	bl	800e454 <tcp_new>
 80139f2:	4603      	mov	r3, r0
 80139f4:	4a18      	ldr	r2, [pc, #96]	; (8013a58 <xMBTCPPortInit+0x74>)
 80139f6:	6013      	str	r3, [r2, #0]
    if (tcp_echoserver_pcb == NULL) return FALSE;
 80139f8:	4b17      	ldr	r3, [pc, #92]	; (8013a58 <xMBTCPPortInit+0x74>)
 80139fa:	681b      	ldr	r3, [r3, #0]
 80139fc:	2b00      	cmp	r3, #0
 80139fe:	d101      	bne.n	8013a04 <xMBTCPPortInit+0x20>
 8013a00:	2300      	movs	r3, #0
 8013a02:	e024      	b.n	8013a4e <xMBTCPPortInit+0x6a>

    err_t err = tcp_bind(tcp_echoserver_pcb, IP_ADDR_ANY, usTCPPort);
 8013a04:	4b14      	ldr	r3, [pc, #80]	; (8013a58 <xMBTCPPortInit+0x74>)
 8013a06:	681b      	ldr	r3, [r3, #0]
 8013a08:	88fa      	ldrh	r2, [r7, #6]
 8013a0a:	4914      	ldr	r1, [pc, #80]	; (8013a5c <xMBTCPPortInit+0x78>)
 8013a0c:	4618      	mov	r0, r3
 8013a0e:	f7f9 fdb1 	bl	800d574 <tcp_bind>
 8013a12:	4603      	mov	r3, r0
 8013a14:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 8013a16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013a1a:	2b00      	cmp	r3, #0
 8013a1c:	d007      	beq.n	8013a2e <xMBTCPPortInit+0x4a>
        memp_free(MEMP_TCP_PCB, tcp_echoserver_pcb);
 8013a1e:	4b0e      	ldr	r3, [pc, #56]	; (8013a58 <xMBTCPPortInit+0x74>)
 8013a20:	681b      	ldr	r3, [r3, #0]
 8013a22:	4619      	mov	r1, r3
 8013a24:	2001      	movs	r0, #1
 8013a26:	f7f8 f9f7 	bl	800be18 <memp_free>
        return FALSE;
 8013a2a:	2300      	movs	r3, #0
 8013a2c:	e00f      	b.n	8013a4e <xMBTCPPortInit+0x6a>
    }

    tcp_echoserver_pcb = tcp_listen(tcp_echoserver_pcb);
 8013a2e:	4b0a      	ldr	r3, [pc, #40]	; (8013a58 <xMBTCPPortInit+0x74>)
 8013a30:	681b      	ldr	r3, [r3, #0]
 8013a32:	21ff      	movs	r1, #255	; 0xff
 8013a34:	4618      	mov	r0, r3
 8013a36:	f7f9 fe3f 	bl	800d6b8 <tcp_listen_with_backlog>
 8013a3a:	4603      	mov	r3, r0
 8013a3c:	4a06      	ldr	r2, [pc, #24]	; (8013a58 <xMBTCPPortInit+0x74>)
 8013a3e:	6013      	str	r3, [r2, #0]
    tcp_accept(tcp_echoserver_pcb, tcp_server_accept);
 8013a40:	4b05      	ldr	r3, [pc, #20]	; (8013a58 <xMBTCPPortInit+0x74>)
 8013a42:	681b      	ldr	r3, [r3, #0]
 8013a44:	4906      	ldr	r1, [pc, #24]	; (8013a60 <xMBTCPPortInit+0x7c>)
 8013a46:	4618      	mov	r0, r3
 8013a48:	f7fa fd60 	bl	800e50c <tcp_accept>
    return TRUE;
 8013a4c:	2301      	movs	r3, #1
}
 8013a4e:	4618      	mov	r0, r3
 8013a50:	3710      	adds	r7, #16
 8013a52:	46bd      	mov	sp, r7
 8013a54:	bd80      	pop	{r7, pc}
 8013a56:	bf00      	nop
 8013a58:	2000bd14 	.word	0x2000bd14
 8013a5c:	080174c8 	.word	0x080174c8
 8013a60:	08013a65 	.word	0x08013a65

08013a64 <tcp_server_accept>:

static err_t tcp_server_accept(void *arg, struct tcp_pcb *newpcb, err_t err) {
 8013a64:	b580      	push	{r7, lr}
 8013a66:	b084      	sub	sp, #16
 8013a68:	af00      	add	r7, sp, #0
 8013a6a:	60f8      	str	r0, [r7, #12]
 8013a6c:	60b9      	str	r1, [r7, #8]
 8013a6e:	4613      	mov	r3, r2
 8013a70:	71fb      	strb	r3, [r7, #7]
    LWIP_UNUSED_ARG(arg);
    LWIP_UNUSED_ARG(err);

    if (tcp_client == NULL) {
 8013a72:	4b0d      	ldr	r3, [pc, #52]	; (8013aa8 <tcp_server_accept+0x44>)
 8013a74:	681b      	ldr	r3, [r3, #0]
 8013a76:	2b00      	cmp	r3, #0
 8013a78:	d10c      	bne.n	8013a94 <tcp_server_accept+0x30>
        tcp_client = newpcb;
 8013a7a:	4a0b      	ldr	r2, [pc, #44]	; (8013aa8 <tcp_server_accept+0x44>)
 8013a7c:	68bb      	ldr	r3, [r7, #8]
 8013a7e:	6013      	str	r3, [r2, #0]
        tcp_recv(newpcb, tcp_server_recv);
 8013a80:	490a      	ldr	r1, [pc, #40]	; (8013aac <tcp_server_accept+0x48>)
 8013a82:	68b8      	ldr	r0, [r7, #8]
 8013a84:	f7fa fcfe 	bl	800e484 <tcp_recv>
        tcp_err(newpcb, tcp_server_error);
 8013a88:	4909      	ldr	r1, [pc, #36]	; (8013ab0 <tcp_server_accept+0x4c>)
 8013a8a:	68b8      	ldr	r0, [r7, #8]
 8013a8c:	f7fa fd1c 	bl	800e4c8 <tcp_err>
        return ERR_OK;
 8013a90:	2300      	movs	r3, #0
 8013a92:	e004      	b.n	8013a9e <tcp_server_accept+0x3a>
    } else {
        tcp_server_connection_close(newpcb);
 8013a94:	68b8      	ldr	r0, [r7, #8]
 8013a96:	f000 f80d 	bl	8013ab4 <tcp_server_connection_close>
        return ERR_MEM;
 8013a9a:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 8013a9e:	4618      	mov	r0, r3
 8013aa0:	3710      	adds	r7, #16
 8013aa2:	46bd      	mov	sp, r7
 8013aa4:	bd80      	pop	{r7, pc}
 8013aa6:	bf00      	nop
 8013aa8:	2000bd18 	.word	0x2000bd18
 8013aac:	08013b19 	.word	0x08013b19
 8013ab0:	08013af9 	.word	0x08013af9

08013ab4 <tcp_server_connection_close>:

static void tcp_server_connection_close(struct tcp_pcb *tpcb) {
 8013ab4:	b580      	push	{r7, lr}
 8013ab6:	b082      	sub	sp, #8
 8013ab8:	af00      	add	r7, sp, #0
 8013aba:	6078      	str	r0, [r7, #4]
    tcp_arg(tpcb, NULL);
 8013abc:	2100      	movs	r1, #0
 8013abe:	6878      	ldr	r0, [r7, #4]
 8013ac0:	f7fa fcd0 	bl	800e464 <tcp_arg>
    tcp_recv(tpcb, NULL);
 8013ac4:	2100      	movs	r1, #0
 8013ac6:	6878      	ldr	r0, [r7, #4]
 8013ac8:	f7fa fcdc 	bl	800e484 <tcp_recv>
    tcp_err(tpcb, NULL);
 8013acc:	2100      	movs	r1, #0
 8013ace:	6878      	ldr	r0, [r7, #4]
 8013ad0:	f7fa fcfa 	bl	800e4c8 <tcp_err>
    tcp_close(tpcb);
 8013ad4:	6878      	ldr	r0, [r7, #4]
 8013ad6:	f7f9 fc77 	bl	800d3c8 <tcp_close>

    if (tpcb == tcp_client) {
 8013ada:	4b06      	ldr	r3, [pc, #24]	; (8013af4 <tcp_server_connection_close+0x40>)
 8013adc:	681b      	ldr	r3, [r3, #0]
 8013ade:	687a      	ldr	r2, [r7, #4]
 8013ae0:	429a      	cmp	r2, r3
 8013ae2:	d102      	bne.n	8013aea <tcp_server_connection_close+0x36>
        tcp_client = NULL;   // garante que não fica lixo
 8013ae4:	4b03      	ldr	r3, [pc, #12]	; (8013af4 <tcp_server_connection_close+0x40>)
 8013ae6:	2200      	movs	r2, #0
 8013ae8:	601a      	str	r2, [r3, #0]
    }
}
 8013aea:	bf00      	nop
 8013aec:	3708      	adds	r7, #8
 8013aee:	46bd      	mov	sp, r7
 8013af0:	bd80      	pop	{r7, pc}
 8013af2:	bf00      	nop
 8013af4:	2000bd18 	.word	0x2000bd18

08013af8 <tcp_server_error>:

static void tcp_server_error(void *arg, err_t err) {
 8013af8:	b480      	push	{r7}
 8013afa:	b083      	sub	sp, #12
 8013afc:	af00      	add	r7, sp, #0
 8013afe:	6078      	str	r0, [r7, #4]
 8013b00:	460b      	mov	r3, r1
 8013b02:	70fb      	strb	r3, [r7, #3]
    LWIP_UNUSED_ARG(arg);
    LWIP_UNUSED_ARG(err);
    tcp_client = NULL;
 8013b04:	4b03      	ldr	r3, [pc, #12]	; (8013b14 <tcp_server_error+0x1c>)
 8013b06:	2200      	movs	r2, #0
 8013b08:	601a      	str	r2, [r3, #0]
}
 8013b0a:	bf00      	nop
 8013b0c:	370c      	adds	r7, #12
 8013b0e:	46bd      	mov	sp, r7
 8013b10:	bc80      	pop	{r7}
 8013b12:	4770      	bx	lr
 8013b14:	2000bd18 	.word	0x2000bd18

08013b18 <tcp_server_recv>:

static err_t tcp_server_recv(void *arg, struct tcp_pcb *tpcb, struct pbuf *p, err_t err) {
 8013b18:	b580      	push	{r7, lr}
 8013b1a:	b084      	sub	sp, #16
 8013b1c:	af00      	add	r7, sp, #0
 8013b1e:	60f8      	str	r0, [r7, #12]
 8013b20:	60b9      	str	r1, [r7, #8]
 8013b22:	607a      	str	r2, [r7, #4]
 8013b24:	70fb      	strb	r3, [r7, #3]
    if (err != ERR_OK || p == NULL) {
 8013b26:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8013b2a:	2b00      	cmp	r3, #0
 8013b2c:	d102      	bne.n	8013b34 <tcp_server_recv+0x1c>
 8013b2e:	687b      	ldr	r3, [r7, #4]
 8013b30:	2b00      	cmp	r3, #0
 8013b32:	d107      	bne.n	8013b44 <tcp_server_recv+0x2c>
        // Cliente fechou a conexão ou ocorreu erro
        tcp_server_connection_close(tpcb);
 8013b34:	68b8      	ldr	r0, [r7, #8]
 8013b36:	f7ff ffbd 	bl	8013ab4 <tcp_server_connection_close>
        tcp_client = NULL;   // limpa a variável global
 8013b3a:	4b0c      	ldr	r3, [pc, #48]	; (8013b6c <tcp_server_recv+0x54>)
 8013b3c:	2200      	movs	r2, #0
 8013b3e:	601a      	str	r2, [r3, #0]
        return ERR_OK;
 8013b40:	2300      	movs	r3, #0
 8013b42:	e00f      	b.n	8013b64 <tcp_server_recv+0x4c>
    }

    // Armazena o pbuf recebido para ser processado depois
    if (rx_pbuf != NULL) {
 8013b44:	4b0a      	ldr	r3, [pc, #40]	; (8013b70 <tcp_server_recv+0x58>)
 8013b46:	681b      	ldr	r3, [r3, #0]
 8013b48:	2b00      	cmp	r3, #0
 8013b4a:	d004      	beq.n	8013b56 <tcp_server_recv+0x3e>
        pbuf_free(rx_pbuf);  // libera anterior se ainda não processado
 8013b4c:	4b08      	ldr	r3, [pc, #32]	; (8013b70 <tcp_server_recv+0x58>)
 8013b4e:	681b      	ldr	r3, [r3, #0]
 8013b50:	4618      	mov	r0, r3
 8013b52:	f7f8 fef9 	bl	800c948 <pbuf_free>
    }
    rx_pbuf = p;
 8013b56:	4a06      	ldr	r2, [pc, #24]	; (8013b70 <tcp_server_recv+0x58>)
 8013b58:	687b      	ldr	r3, [r7, #4]
 8013b5a:	6013      	str	r3, [r2, #0]

    // Notifica que chegou um frame
    xMBPortEventPost(EV_FRAME_RECEIVED);
 8013b5c:	2002      	movs	r0, #2
 8013b5e:	f000 f847 	bl	8013bf0 <xMBPortEventPost>

    return ERR_OK;
 8013b62:	2300      	movs	r3, #0
}
 8013b64:	4618      	mov	r0, r3
 8013b66:	3710      	adds	r7, #16
 8013b68:	46bd      	mov	sp, r7
 8013b6a:	bd80      	pop	{r7, pc}
 8013b6c:	2000bd18 	.word	0x2000bd18
 8013b70:	2000bd1c 	.word	0x2000bd1c

08013b74 <xMBTCPPortGetRequest>:

BOOL xMBTCPPortGetRequest(UCHAR **ppucMBTCPFrame, USHORT *usTCPLength) {
 8013b74:	b580      	push	{r7, lr}
 8013b76:	b082      	sub	sp, #8
 8013b78:	af00      	add	r7, sp, #0
 8013b7a:	6078      	str	r0, [r7, #4]
 8013b7c:	6039      	str	r1, [r7, #0]
    if (tcp_client == NULL || rx_pbuf == NULL) {
 8013b7e:	4b10      	ldr	r3, [pc, #64]	; (8013bc0 <xMBTCPPortGetRequest+0x4c>)
 8013b80:	681b      	ldr	r3, [r3, #0]
 8013b82:	2b00      	cmp	r3, #0
 8013b84:	d003      	beq.n	8013b8e <xMBTCPPortGetRequest+0x1a>
 8013b86:	4b0f      	ldr	r3, [pc, #60]	; (8013bc4 <xMBTCPPortGetRequest+0x50>)
 8013b88:	681b      	ldr	r3, [r3, #0]
 8013b8a:	2b00      	cmp	r3, #0
 8013b8c:	d101      	bne.n	8013b92 <xMBTCPPortGetRequest+0x1e>
        return FALSE;
 8013b8e:	2300      	movs	r3, #0
 8013b90:	e012      	b.n	8013bb8 <xMBTCPPortGetRequest+0x44>
    }

    *ppucMBTCPFrame = (UCHAR *)rx_pbuf->payload;
 8013b92:	4b0c      	ldr	r3, [pc, #48]	; (8013bc4 <xMBTCPPortGetRequest+0x50>)
 8013b94:	681b      	ldr	r3, [r3, #0]
 8013b96:	685a      	ldr	r2, [r3, #4]
 8013b98:	687b      	ldr	r3, [r7, #4]
 8013b9a:	601a      	str	r2, [r3, #0]
    *usTCPLength    = rx_pbuf->len;
 8013b9c:	4b09      	ldr	r3, [pc, #36]	; (8013bc4 <xMBTCPPortGetRequest+0x50>)
 8013b9e:	681b      	ldr	r3, [r3, #0]
 8013ba0:	895a      	ldrh	r2, [r3, #10]
 8013ba2:	683b      	ldr	r3, [r7, #0]
 8013ba4:	801a      	strh	r2, [r3, #0]

    // Libera o pbuf após entregar os dados
    pbuf_free(rx_pbuf);
 8013ba6:	4b07      	ldr	r3, [pc, #28]	; (8013bc4 <xMBTCPPortGetRequest+0x50>)
 8013ba8:	681b      	ldr	r3, [r3, #0]
 8013baa:	4618      	mov	r0, r3
 8013bac:	f7f8 fecc 	bl	800c948 <pbuf_free>
    rx_pbuf = NULL;
 8013bb0:	4b04      	ldr	r3, [pc, #16]	; (8013bc4 <xMBTCPPortGetRequest+0x50>)
 8013bb2:	2200      	movs	r2, #0
 8013bb4:	601a      	str	r2, [r3, #0]

    return TRUE;
 8013bb6:	2301      	movs	r3, #1
}
 8013bb8:	4618      	mov	r0, r3
 8013bba:	3708      	adds	r7, #8
 8013bbc:	46bd      	mov	sp, r7
 8013bbe:	bd80      	pop	{r7, pc}
 8013bc0:	2000bd18 	.word	0x2000bd18
 8013bc4:	2000bd1c 	.word	0x2000bd1c

08013bc8 <xMBPortEventInit>:
static osEventFlagsId_t     xEventId;

/* ----------------------- Start implementation -----------------------------*/
BOOL
xMBPortEventInit( void )
{
 8013bc8:	b580      	push	{r7, lr}
 8013bca:	af00      	add	r7, sp, #0
    xEventId = osEventFlagsNew(NULL);
 8013bcc:	2000      	movs	r0, #0
 8013bce:	f7f1 f9d9 	bl	8004f84 <osEventFlagsNew>
 8013bd2:	4603      	mov	r3, r0
 8013bd4:	4a05      	ldr	r2, [pc, #20]	; (8013bec <xMBPortEventInit+0x24>)
 8013bd6:	6013      	str	r3, [r2, #0]
    return xEventId != NULL;
 8013bd8:	4b04      	ldr	r3, [pc, #16]	; (8013bec <xMBPortEventInit+0x24>)
 8013bda:	681b      	ldr	r3, [r3, #0]
 8013bdc:	2b00      	cmp	r3, #0
 8013bde:	bf14      	ite	ne
 8013be0:	2301      	movne	r3, #1
 8013be2:	2300      	moveq	r3, #0
 8013be4:	b2db      	uxtb	r3, r3
}
 8013be6:	4618      	mov	r0, r3
 8013be8:	bd80      	pop	{r7, pc}
 8013bea:	bf00      	nop
 8013bec:	2000bd20 	.word	0x2000bd20

08013bf0 <xMBPortEventPost>:

BOOL
xMBPortEventPost( eMBEventType eEvent )
{
 8013bf0:	b580      	push	{r7, lr}
 8013bf2:	b082      	sub	sp, #8
 8013bf4:	af00      	add	r7, sp, #0
 8013bf6:	4603      	mov	r3, r0
 8013bf8:	71fb      	strb	r3, [r7, #7]
    if (xEventId != NULL)
 8013bfa:	4b0a      	ldr	r3, [pc, #40]	; (8013c24 <xMBPortEventPost+0x34>)
 8013bfc:	681b      	ldr	r3, [r3, #0]
 8013bfe:	2b00      	cmp	r3, #0
 8013c00:	d00b      	beq.n	8013c1a <xMBPortEventPost+0x2a>
    {
        return (osEventFlagsSet(xEventId, eEvent) & 0x80000000) == 0;
 8013c02:	4b08      	ldr	r3, [pc, #32]	; (8013c24 <xMBPortEventPost+0x34>)
 8013c04:	681b      	ldr	r3, [r3, #0]
 8013c06:	79fa      	ldrb	r2, [r7, #7]
 8013c08:	4611      	mov	r1, r2
 8013c0a:	4618      	mov	r0, r3
 8013c0c:	f7f1 fa0c 	bl	8005028 <osEventFlagsSet>
 8013c10:	4603      	mov	r3, r0
 8013c12:	43db      	mvns	r3, r3
 8013c14:	0fdb      	lsrs	r3, r3, #31
 8013c16:	b2db      	uxtb	r3, r3
 8013c18:	e000      	b.n	8013c1c <xMBPortEventPost+0x2c>
    }
    else
    {
        return FALSE;
 8013c1a:	2300      	movs	r3, #0
    }
}
 8013c1c:	4618      	mov	r0, r3
 8013c1e:	3708      	adds	r7, #8
 8013c20:	46bd      	mov	sp, r7
 8013c22:	bd80      	pop	{r7, pc}
 8013c24:	2000bd20 	.word	0x2000bd20

08013c28 <xMBPortEventGet>:

BOOL
xMBPortEventGet( eMBEventType * eEvent )
{
 8013c28:	b580      	push	{r7, lr}
 8013c2a:	b084      	sub	sp, #16
 8013c2c:	af00      	add	r7, sp, #0
 8013c2e:	6078      	str	r0, [r7, #4]
    uint32_t receivedEvent;
    const uint32_t EVENTS = EV_READY | EV_FRAME_RECEIVED | EV_EXECUTE | EV_FRAME_SENT;
 8013c30:	230f      	movs	r3, #15
 8013c32:	60fb      	str	r3, [r7, #12]

    /* waiting forever OS event */
    receivedEvent = osEventFlagsWait(xEventId, EVENTS, osFlagsWaitAny, osWaitForever);
 8013c34:	4b1b      	ldr	r3, [pc, #108]	; (8013ca4 <xMBPortEventGet+0x7c>)
 8013c36:	6818      	ldr	r0, [r3, #0]
 8013c38:	f04f 33ff 	mov.w	r3, #4294967295
 8013c3c:	2200      	movs	r2, #0
 8013c3e:	68f9      	ldr	r1, [r7, #12]
 8013c40:	f7f1 fa4a 	bl	80050d8 <osEventFlagsWait>
 8013c44:	60b8      	str	r0, [r7, #8]
    switch (receivedEvent)
 8013c46:	68bb      	ldr	r3, [r7, #8]
 8013c48:	3b01      	subs	r3, #1
 8013c4a:	2b07      	cmp	r3, #7
 8013c4c:	d822      	bhi.n	8013c94 <xMBPortEventGet+0x6c>
 8013c4e:	a201      	add	r2, pc, #4	; (adr r2, 8013c54 <xMBPortEventGet+0x2c>)
 8013c50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013c54:	08013c75 	.word	0x08013c75
 8013c58:	08013c7d 	.word	0x08013c7d
 8013c5c:	08013c95 	.word	0x08013c95
 8013c60:	08013c85 	.word	0x08013c85
 8013c64:	08013c95 	.word	0x08013c95
 8013c68:	08013c95 	.word	0x08013c95
 8013c6c:	08013c95 	.word	0x08013c95
 8013c70:	08013c8d 	.word	0x08013c8d
    {
        case EV_READY:
            *eEvent = EV_READY;
 8013c74:	687b      	ldr	r3, [r7, #4]
 8013c76:	2201      	movs	r2, #1
 8013c78:	701a      	strb	r2, [r3, #0]
            break;
 8013c7a:	e00d      	b.n	8013c98 <xMBPortEventGet+0x70>

        case EV_FRAME_RECEIVED:
            *eEvent = EV_FRAME_RECEIVED;
 8013c7c:	687b      	ldr	r3, [r7, #4]
 8013c7e:	2202      	movs	r2, #2
 8013c80:	701a      	strb	r2, [r3, #0]
            break;
 8013c82:	e009      	b.n	8013c98 <xMBPortEventGet+0x70>

        case EV_EXECUTE:
            *eEvent = EV_EXECUTE;
 8013c84:	687b      	ldr	r3, [r7, #4]
 8013c86:	2204      	movs	r2, #4
 8013c88:	701a      	strb	r2, [r3, #0]
            break;
 8013c8a:	e005      	b.n	8013c98 <xMBPortEventGet+0x70>

        case EV_FRAME_SENT:
            *eEvent = EV_FRAME_SENT;
 8013c8c:	687b      	ldr	r3, [r7, #4]
 8013c8e:	2208      	movs	r2, #8
 8013c90:	701a      	strb	r2, [r3, #0]
            break;
 8013c92:	e001      	b.n	8013c98 <xMBPortEventGet+0x70>

        default:
            return FALSE;
 8013c94:	2300      	movs	r3, #0
 8013c96:	e000      	b.n	8013c9a <xMBPortEventGet+0x72>
    }
    return TRUE;
 8013c98:	2301      	movs	r3, #1
}
 8013c9a:	4618      	mov	r0, r3
 8013c9c:	3710      	adds	r7, #16
 8013c9e:	46bd      	mov	sp, r7
 8013ca0:	bd80      	pop	{r7, pc}
 8013ca2:	bf00      	nop
 8013ca4:	2000bd20 	.word	0x2000bd20

08013ca8 <eMBRegInputCB>:
 * @param usNRegs input register number
 *
 * @return result
 */
eMBErrorCode eMBRegInputCB(UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNRegs )
{
 8013ca8:	b480      	push	{r7}
 8013caa:	b087      	sub	sp, #28
 8013cac:	af00      	add	r7, sp, #0
 8013cae:	6078      	str	r0, [r7, #4]
 8013cb0:	460b      	mov	r3, r1
 8013cb2:	807b      	strh	r3, [r7, #2]
 8013cb4:	4613      	mov	r3, r2
 8013cb6:	803b      	strh	r3, [r7, #0]
    eMBErrorCode    eStatus = MB_ENOERR;
 8013cb8:	2300      	movs	r3, #0
 8013cba:	75fb      	strb	r3, [r7, #23]
    USHORT *        pusRegInputBuf;
    USHORT          REG_INPUT_START;
    USHORT          REG_INPUT_NREGS;
    USHORT          usRegInStart;

    pusRegInputBuf = usSRegInBuf;
 8013cbc:	4b22      	ldr	r3, [pc, #136]	; (8013d48 <eMBRegInputCB+0xa0>)
 8013cbe:	613b      	str	r3, [r7, #16]
    REG_INPUT_START = S_REG_INPUT_START;
 8013cc0:	2300      	movs	r3, #0
 8013cc2:	81fb      	strh	r3, [r7, #14]
    REG_INPUT_NREGS = S_REG_INPUT_NREGS;
 8013cc4:	2364      	movs	r3, #100	; 0x64
 8013cc6:	81bb      	strh	r3, [r7, #12]
    usRegInStart = usSRegInStart;
 8013cc8:	4b20      	ldr	r3, [pc, #128]	; (8013d4c <eMBRegInputCB+0xa4>)
 8013cca:	881b      	ldrh	r3, [r3, #0]
 8013ccc:	817b      	strh	r3, [r7, #10]

    /* it already plus one in modbus function method. */
    usAddress--;
 8013cce:	887b      	ldrh	r3, [r7, #2]
 8013cd0:	3b01      	subs	r3, #1
 8013cd2:	807b      	strh	r3, [r7, #2]

    if ((usAddress >= REG_INPUT_START)
 8013cd4:	887a      	ldrh	r2, [r7, #2]
 8013cd6:	89fb      	ldrh	r3, [r7, #14]
 8013cd8:	429a      	cmp	r2, r3
 8013cda:	d32c      	bcc.n	8013d36 <eMBRegInputCB+0x8e>
            && (usAddress + usNRegs <= REG_INPUT_START + REG_INPUT_NREGS))
 8013cdc:	887a      	ldrh	r2, [r7, #2]
 8013cde:	883b      	ldrh	r3, [r7, #0]
 8013ce0:	441a      	add	r2, r3
 8013ce2:	89f9      	ldrh	r1, [r7, #14]
 8013ce4:	89bb      	ldrh	r3, [r7, #12]
 8013ce6:	440b      	add	r3, r1
 8013ce8:	429a      	cmp	r2, r3
 8013cea:	dc24      	bgt.n	8013d36 <eMBRegInputCB+0x8e>
    {
        iRegIndex = usAddress - usRegInStart;
 8013cec:	887a      	ldrh	r2, [r7, #2]
 8013cee:	897b      	ldrh	r3, [r7, #10]
 8013cf0:	1ad3      	subs	r3, r2, r3
 8013cf2:	82bb      	strh	r3, [r7, #20]
        while (usNRegs > 0)
 8013cf4:	e01b      	b.n	8013d2e <eMBRegInputCB+0x86>
        {
            *pucRegBuffer++ = (UCHAR) (pusRegInputBuf[iRegIndex] >> 8);
 8013cf6:	8abb      	ldrh	r3, [r7, #20]
 8013cf8:	005b      	lsls	r3, r3, #1
 8013cfa:	693a      	ldr	r2, [r7, #16]
 8013cfc:	4413      	add	r3, r2
 8013cfe:	881b      	ldrh	r3, [r3, #0]
 8013d00:	0a1b      	lsrs	r3, r3, #8
 8013d02:	b299      	uxth	r1, r3
 8013d04:	687b      	ldr	r3, [r7, #4]
 8013d06:	1c5a      	adds	r2, r3, #1
 8013d08:	607a      	str	r2, [r7, #4]
 8013d0a:	b2ca      	uxtb	r2, r1
 8013d0c:	701a      	strb	r2, [r3, #0]
            *pucRegBuffer++ = (UCHAR) (pusRegInputBuf[iRegIndex] & 0xFF);
 8013d0e:	8abb      	ldrh	r3, [r7, #20]
 8013d10:	005b      	lsls	r3, r3, #1
 8013d12:	693a      	ldr	r2, [r7, #16]
 8013d14:	4413      	add	r3, r2
 8013d16:	8819      	ldrh	r1, [r3, #0]
 8013d18:	687b      	ldr	r3, [r7, #4]
 8013d1a:	1c5a      	adds	r2, r3, #1
 8013d1c:	607a      	str	r2, [r7, #4]
 8013d1e:	b2ca      	uxtb	r2, r1
 8013d20:	701a      	strb	r2, [r3, #0]
            iRegIndex++;
 8013d22:	8abb      	ldrh	r3, [r7, #20]
 8013d24:	3301      	adds	r3, #1
 8013d26:	82bb      	strh	r3, [r7, #20]
            usNRegs--;
 8013d28:	883b      	ldrh	r3, [r7, #0]
 8013d2a:	3b01      	subs	r3, #1
 8013d2c:	803b      	strh	r3, [r7, #0]
        while (usNRegs > 0)
 8013d2e:	883b      	ldrh	r3, [r7, #0]
 8013d30:	2b00      	cmp	r3, #0
 8013d32:	d1e0      	bne.n	8013cf6 <eMBRegInputCB+0x4e>
    if ((usAddress >= REG_INPUT_START)
 8013d34:	e001      	b.n	8013d3a <eMBRegInputCB+0x92>
        }
    }
    else
    {
        eStatus = MB_ENOREG;
 8013d36:	2301      	movs	r3, #1
 8013d38:	75fb      	strb	r3, [r7, #23]
    }

    return eStatus;
 8013d3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8013d3c:	4618      	mov	r0, r3
 8013d3e:	371c      	adds	r7, #28
 8013d40:	46bd      	mov	sp, r7
 8013d42:	bc80      	pop	{r7}
 8013d44:	4770      	bx	lr
 8013d46:	bf00      	nop
 8013d48:	2000bd38 	.word	0x2000bd38
 8013d4c:	2000bd34 	.word	0x2000bd34

08013d50 <eMBRegHoldingCB>:
 *
 * @return result
 */
eMBErrorCode eMBRegHoldingCB(UCHAR * pucRegBuffer, USHORT usAddress,
        USHORT usNRegs, eMBRegisterMode eMode)
{
 8013d50:	b480      	push	{r7}
 8013d52:	b089      	sub	sp, #36	; 0x24
 8013d54:	af00      	add	r7, sp, #0
 8013d56:	60f8      	str	r0, [r7, #12]
 8013d58:	4608      	mov	r0, r1
 8013d5a:	4611      	mov	r1, r2
 8013d5c:	461a      	mov	r2, r3
 8013d5e:	4603      	mov	r3, r0
 8013d60:	817b      	strh	r3, [r7, #10]
 8013d62:	460b      	mov	r3, r1
 8013d64:	813b      	strh	r3, [r7, #8]
 8013d66:	4613      	mov	r3, r2
 8013d68:	71fb      	strb	r3, [r7, #7]
    eMBErrorCode    eStatus = MB_ENOERR;
 8013d6a:	2300      	movs	r3, #0
 8013d6c:	77fb      	strb	r3, [r7, #31]
    USHORT *        pusRegHoldingBuf;
    USHORT          REG_HOLDING_START;
    USHORT          REG_HOLDING_NREGS;
    USHORT          usRegHoldStart;

    pusRegHoldingBuf = usSRegHoldBuf;
 8013d6e:	4b39      	ldr	r3, [pc, #228]	; (8013e54 <eMBRegHoldingCB+0x104>)
 8013d70:	61bb      	str	r3, [r7, #24]
    REG_HOLDING_START = S_REG_HOLDING_START;
 8013d72:	2300      	movs	r3, #0
 8013d74:	82fb      	strh	r3, [r7, #22]
    REG_HOLDING_NREGS = S_REG_HOLDING_NREGS;
 8013d76:	2364      	movs	r3, #100	; 0x64
 8013d78:	82bb      	strh	r3, [r7, #20]
    usRegHoldStart = usSRegHoldStart;
 8013d7a:	4b37      	ldr	r3, [pc, #220]	; (8013e58 <eMBRegHoldingCB+0x108>)
 8013d7c:	881b      	ldrh	r3, [r3, #0]
 8013d7e:	827b      	strh	r3, [r7, #18]

    /* it already plus one in modbus function method. */
    usAddress--;
 8013d80:	897b      	ldrh	r3, [r7, #10]
 8013d82:	3b01      	subs	r3, #1
 8013d84:	817b      	strh	r3, [r7, #10]

    if ((usAddress >= REG_HOLDING_START)
 8013d86:	897a      	ldrh	r2, [r7, #10]
 8013d88:	8afb      	ldrh	r3, [r7, #22]
 8013d8a:	429a      	cmp	r2, r3
 8013d8c:	d359      	bcc.n	8013e42 <eMBRegHoldingCB+0xf2>
            && (usAddress + usNRegs <= REG_HOLDING_START + REG_HOLDING_NREGS))
 8013d8e:	897a      	ldrh	r2, [r7, #10]
 8013d90:	893b      	ldrh	r3, [r7, #8]
 8013d92:	441a      	add	r2, r3
 8013d94:	8af9      	ldrh	r1, [r7, #22]
 8013d96:	8abb      	ldrh	r3, [r7, #20]
 8013d98:	440b      	add	r3, r1
 8013d9a:	429a      	cmp	r2, r3
 8013d9c:	dc51      	bgt.n	8013e42 <eMBRegHoldingCB+0xf2>
    {
        iRegIndex = usAddress - usRegHoldStart;
 8013d9e:	897a      	ldrh	r2, [r7, #10]
 8013da0:	8a7b      	ldrh	r3, [r7, #18]
 8013da2:	1ad3      	subs	r3, r2, r3
 8013da4:	83bb      	strh	r3, [r7, #28]
        switch (eMode)
 8013da6:	79fb      	ldrb	r3, [r7, #7]
 8013da8:	2b00      	cmp	r3, #0
 8013daa:	d01e      	beq.n	8013dea <eMBRegHoldingCB+0x9a>
 8013dac:	2b01      	cmp	r3, #1
 8013dae:	d043      	beq.n	8013e38 <eMBRegHoldingCB+0xe8>
 8013db0:	e049      	b.n	8013e46 <eMBRegHoldingCB+0xf6>
        {
        /* read current register values from the protocol stack. */
        case MB_REG_READ:
            while (usNRegs > 0)
            {
                *pucRegBuffer++ = (UCHAR) (pusRegHoldingBuf[iRegIndex] >> 8);
 8013db2:	8bbb      	ldrh	r3, [r7, #28]
 8013db4:	005b      	lsls	r3, r3, #1
 8013db6:	69ba      	ldr	r2, [r7, #24]
 8013db8:	4413      	add	r3, r2
 8013dba:	881b      	ldrh	r3, [r3, #0]
 8013dbc:	0a1b      	lsrs	r3, r3, #8
 8013dbe:	b299      	uxth	r1, r3
 8013dc0:	68fb      	ldr	r3, [r7, #12]
 8013dc2:	1c5a      	adds	r2, r3, #1
 8013dc4:	60fa      	str	r2, [r7, #12]
 8013dc6:	b2ca      	uxtb	r2, r1
 8013dc8:	701a      	strb	r2, [r3, #0]
                *pucRegBuffer++ = (UCHAR) (pusRegHoldingBuf[iRegIndex] & 0xFF);
 8013dca:	8bbb      	ldrh	r3, [r7, #28]
 8013dcc:	005b      	lsls	r3, r3, #1
 8013dce:	69ba      	ldr	r2, [r7, #24]
 8013dd0:	4413      	add	r3, r2
 8013dd2:	8819      	ldrh	r1, [r3, #0]
 8013dd4:	68fb      	ldr	r3, [r7, #12]
 8013dd6:	1c5a      	adds	r2, r3, #1
 8013dd8:	60fa      	str	r2, [r7, #12]
 8013dda:	b2ca      	uxtb	r2, r1
 8013ddc:	701a      	strb	r2, [r3, #0]
                iRegIndex++;
 8013dde:	8bbb      	ldrh	r3, [r7, #28]
 8013de0:	3301      	adds	r3, #1
 8013de2:	83bb      	strh	r3, [r7, #28]
                usNRegs--;
 8013de4:	893b      	ldrh	r3, [r7, #8]
 8013de6:	3b01      	subs	r3, #1
 8013de8:	813b      	strh	r3, [r7, #8]
            while (usNRegs > 0)
 8013dea:	893b      	ldrh	r3, [r7, #8]
 8013dec:	2b00      	cmp	r3, #0
 8013dee:	d1e0      	bne.n	8013db2 <eMBRegHoldingCB+0x62>
            }
            break;
 8013df0:	e026      	b.n	8013e40 <eMBRegHoldingCB+0xf0>

        /* write current register values with new values from the protocol stack. */
        case MB_REG_WRITE:
            while (usNRegs > 0)
            {
                pusRegHoldingBuf[iRegIndex] = *pucRegBuffer++ << 8;
 8013df2:	68fb      	ldr	r3, [r7, #12]
 8013df4:	1c5a      	adds	r2, r3, #1
 8013df6:	60fa      	str	r2, [r7, #12]
 8013df8:	781b      	ldrb	r3, [r3, #0]
 8013dfa:	b29a      	uxth	r2, r3
 8013dfc:	8bbb      	ldrh	r3, [r7, #28]
 8013dfe:	005b      	lsls	r3, r3, #1
 8013e00:	69b9      	ldr	r1, [r7, #24]
 8013e02:	440b      	add	r3, r1
 8013e04:	0212      	lsls	r2, r2, #8
 8013e06:	b292      	uxth	r2, r2
 8013e08:	801a      	strh	r2, [r3, #0]
                pusRegHoldingBuf[iRegIndex] |= *pucRegBuffer++;
 8013e0a:	68fb      	ldr	r3, [r7, #12]
 8013e0c:	1c5a      	adds	r2, r3, #1
 8013e0e:	60fa      	str	r2, [r7, #12]
 8013e10:	7818      	ldrb	r0, [r3, #0]
 8013e12:	8bbb      	ldrh	r3, [r7, #28]
 8013e14:	005b      	lsls	r3, r3, #1
 8013e16:	69ba      	ldr	r2, [r7, #24]
 8013e18:	4413      	add	r3, r2
 8013e1a:	8819      	ldrh	r1, [r3, #0]
 8013e1c:	b282      	uxth	r2, r0
 8013e1e:	8bbb      	ldrh	r3, [r7, #28]
 8013e20:	005b      	lsls	r3, r3, #1
 8013e22:	69b8      	ldr	r0, [r7, #24]
 8013e24:	4403      	add	r3, r0
 8013e26:	430a      	orrs	r2, r1
 8013e28:	b292      	uxth	r2, r2
 8013e2a:	801a      	strh	r2, [r3, #0]
                iRegIndex++;
 8013e2c:	8bbb      	ldrh	r3, [r7, #28]
 8013e2e:	3301      	adds	r3, #1
 8013e30:	83bb      	strh	r3, [r7, #28]
                usNRegs--;
 8013e32:	893b      	ldrh	r3, [r7, #8]
 8013e34:	3b01      	subs	r3, #1
 8013e36:	813b      	strh	r3, [r7, #8]
            while (usNRegs > 0)
 8013e38:	893b      	ldrh	r3, [r7, #8]
 8013e3a:	2b00      	cmp	r3, #0
 8013e3c:	d1d9      	bne.n	8013df2 <eMBRegHoldingCB+0xa2>
            }
            break;
 8013e3e:	bf00      	nop
        switch (eMode)
 8013e40:	e001      	b.n	8013e46 <eMBRegHoldingCB+0xf6>
        }
    }
    else
    {
        eStatus = MB_ENOREG;
 8013e42:	2301      	movs	r3, #1
 8013e44:	77fb      	strb	r3, [r7, #31]
    }
    return eStatus;
 8013e46:	7ffb      	ldrb	r3, [r7, #31]
}
 8013e48:	4618      	mov	r0, r3
 8013e4a:	3724      	adds	r7, #36	; 0x24
 8013e4c:	46bd      	mov	sp, r7
 8013e4e:	bc80      	pop	{r7}
 8013e50:	4770      	bx	lr
 8013e52:	bf00      	nop
 8013e54:	2000be04 	.word	0x2000be04
 8013e58:	2000be00 	.word	0x2000be00

08013e5c <eMBRegCoilsCB>:
 *
 * @return result
 */
eMBErrorCode eMBRegCoilsCB(UCHAR * pucRegBuffer, USHORT usAddress,
        USHORT usNCoils, eMBRegisterMode eMode)
{
 8013e5c:	b590      	push	{r4, r7, lr}
 8013e5e:	b08b      	sub	sp, #44	; 0x2c
 8013e60:	af00      	add	r7, sp, #0
 8013e62:	60f8      	str	r0, [r7, #12]
 8013e64:	4608      	mov	r0, r1
 8013e66:	4611      	mov	r1, r2
 8013e68:	461a      	mov	r2, r3
 8013e6a:	4603      	mov	r3, r0
 8013e6c:	817b      	strh	r3, [r7, #10]
 8013e6e:	460b      	mov	r3, r1
 8013e70:	813b      	strh	r3, [r7, #8]
 8013e72:	4613      	mov	r3, r2
 8013e74:	71fb      	strb	r3, [r7, #7]
    eMBErrorCode    eStatus = MB_ENOERR;
 8013e76:	2300      	movs	r3, #0
 8013e78:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    USHORT          iRegIndex , iRegBitIndex , iNReg;
    UCHAR *         pucCoilBuf;
    USHORT          COIL_START;
    USHORT          COIL_NCOILS;
    USHORT          usCoilStart;
    iNReg =  usNCoils / 8 + 1;
 8013e7c:	893b      	ldrh	r3, [r7, #8]
 8013e7e:	08db      	lsrs	r3, r3, #3
 8013e80:	b29b      	uxth	r3, r3
 8013e82:	3301      	adds	r3, #1
 8013e84:	847b      	strh	r3, [r7, #34]	; 0x22

    pucCoilBuf = ucSCoilBuf;
 8013e86:	4b4a      	ldr	r3, [pc, #296]	; (8013fb0 <eMBRegCoilsCB+0x154>)
 8013e88:	61fb      	str	r3, [r7, #28]
    COIL_START = S_COIL_START;
 8013e8a:	2300      	movs	r3, #0
 8013e8c:	837b      	strh	r3, [r7, #26]
    COIL_NCOILS = S_COIL_NCOILS;
 8013e8e:	2340      	movs	r3, #64	; 0x40
 8013e90:	833b      	strh	r3, [r7, #24]
    usCoilStart = usSCoilStart;
 8013e92:	4b48      	ldr	r3, [pc, #288]	; (8013fb4 <eMBRegCoilsCB+0x158>)
 8013e94:	881b      	ldrh	r3, [r3, #0]
 8013e96:	82fb      	strh	r3, [r7, #22]

    /* it already plus one in modbus function method. */
    usAddress--;
 8013e98:	897b      	ldrh	r3, [r7, #10]
 8013e9a:	3b01      	subs	r3, #1
 8013e9c:	817b      	strh	r3, [r7, #10]

    if( ( usAddress >= COIL_START ) &&
 8013e9e:	897a      	ldrh	r2, [r7, #10]
 8013ea0:	8b7b      	ldrh	r3, [r7, #26]
 8013ea2:	429a      	cmp	r2, r3
 8013ea4:	d37b      	bcc.n	8013f9e <eMBRegCoilsCB+0x142>
        ( usAddress + usNCoils <= COIL_START + COIL_NCOILS ) )
 8013ea6:	897a      	ldrh	r2, [r7, #10]
 8013ea8:	893b      	ldrh	r3, [r7, #8]
 8013eaa:	441a      	add	r2, r3
 8013eac:	8b79      	ldrh	r1, [r7, #26]
 8013eae:	8b3b      	ldrh	r3, [r7, #24]
 8013eb0:	440b      	add	r3, r1
    if( ( usAddress >= COIL_START ) &&
 8013eb2:	429a      	cmp	r2, r3
 8013eb4:	dc73      	bgt.n	8013f9e <eMBRegCoilsCB+0x142>
    {
        iRegIndex = (USHORT) (usAddress - usCoilStart) / 8;
 8013eb6:	897a      	ldrh	r2, [r7, #10]
 8013eb8:	8afb      	ldrh	r3, [r7, #22]
 8013eba:	1ad3      	subs	r3, r2, r3
 8013ebc:	b29b      	uxth	r3, r3
 8013ebe:	08db      	lsrs	r3, r3, #3
 8013ec0:	84bb      	strh	r3, [r7, #36]	; 0x24
        iRegBitIndex = (USHORT) (usAddress - usCoilStart) % 8;
 8013ec2:	897a      	ldrh	r2, [r7, #10]
 8013ec4:	8afb      	ldrh	r3, [r7, #22]
 8013ec6:	1ad3      	subs	r3, r2, r3
 8013ec8:	b29b      	uxth	r3, r3
 8013eca:	f003 0307 	and.w	r3, r3, #7
 8013ece:	82bb      	strh	r3, [r7, #20]
        switch ( eMode )
 8013ed0:	79fb      	ldrb	r3, [r7, #7]
 8013ed2:	2b00      	cmp	r3, #0
 8013ed4:	d015      	beq.n	8013f02 <eMBRegCoilsCB+0xa6>
 8013ed6:	2b01      	cmp	r3, #1
 8013ed8:	d045      	beq.n	8013f66 <eMBRegCoilsCB+0x10a>
 8013eda:	e063      	b.n	8013fa4 <eMBRegCoilsCB+0x148>
        {
        /* read current coil values from the protocol stack. */
        case MB_REG_READ:
            while (iNReg > 0)
            {
                *pucRegBuffer++ = xMBUtilGetBits(&pucCoilBuf[iRegIndex++],
 8013edc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8013ede:	1c5a      	adds	r2, r3, #1
 8013ee0:	84ba      	strh	r2, [r7, #36]	; 0x24
 8013ee2:	461a      	mov	r2, r3
 8013ee4:	69fb      	ldr	r3, [r7, #28]
 8013ee6:	1898      	adds	r0, r3, r2
 8013ee8:	68fc      	ldr	r4, [r7, #12]
 8013eea:	1c63      	adds	r3, r4, #1
 8013eec:	60fb      	str	r3, [r7, #12]
 8013eee:	8abb      	ldrh	r3, [r7, #20]
 8013ef0:	2208      	movs	r2, #8
 8013ef2:	4619      	mov	r1, r3
 8013ef4:	f7ff fad6 	bl	80134a4 <xMBUtilGetBits>
 8013ef8:	4603      	mov	r3, r0
 8013efa:	7023      	strb	r3, [r4, #0]
                        iRegBitIndex, 8);
                iNReg--;
 8013efc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8013efe:	3b01      	subs	r3, #1
 8013f00:	847b      	strh	r3, [r7, #34]	; 0x22
            while (iNReg > 0)
 8013f02:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8013f04:	2b00      	cmp	r3, #0
 8013f06:	d1e9      	bne.n	8013edc <eMBRegCoilsCB+0x80>
            }
            pucRegBuffer--;
 8013f08:	68fb      	ldr	r3, [r7, #12]
 8013f0a:	3b01      	subs	r3, #1
 8013f0c:	60fb      	str	r3, [r7, #12]
            /* last coils */
            usNCoils = usNCoils % 8;
 8013f0e:	893b      	ldrh	r3, [r7, #8]
 8013f10:	f003 0307 	and.w	r3, r3, #7
 8013f14:	813b      	strh	r3, [r7, #8]
            /* filling zero to high bit */
            *pucRegBuffer = *pucRegBuffer << (8 - usNCoils);
 8013f16:	68fb      	ldr	r3, [r7, #12]
 8013f18:	781b      	ldrb	r3, [r3, #0]
 8013f1a:	461a      	mov	r2, r3
 8013f1c:	893b      	ldrh	r3, [r7, #8]
 8013f1e:	f1c3 0308 	rsb	r3, r3, #8
 8013f22:	fa02 f303 	lsl.w	r3, r2, r3
 8013f26:	b2da      	uxtb	r2, r3
 8013f28:	68fb      	ldr	r3, [r7, #12]
 8013f2a:	701a      	strb	r2, [r3, #0]
            *pucRegBuffer = *pucRegBuffer >> (8 - usNCoils);
 8013f2c:	68fb      	ldr	r3, [r7, #12]
 8013f2e:	781b      	ldrb	r3, [r3, #0]
 8013f30:	461a      	mov	r2, r3
 8013f32:	893b      	ldrh	r3, [r7, #8]
 8013f34:	f1c3 0308 	rsb	r3, r3, #8
 8013f38:	fa42 f303 	asr.w	r3, r2, r3
 8013f3c:	b2da      	uxtb	r2, r3
 8013f3e:	68fb      	ldr	r3, [r7, #12]
 8013f40:	701a      	strb	r2, [r3, #0]
            break;
 8013f42:	e02b      	b.n	8013f9c <eMBRegCoilsCB+0x140>

            /* write current coil values with new values from the protocol stack. */
        case MB_REG_WRITE:
            while (iNReg > 1)
            {
                xMBUtilSetBits(&pucCoilBuf[iRegIndex++], iRegBitIndex, 8,
 8013f44:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8013f46:	1c5a      	adds	r2, r3, #1
 8013f48:	84ba      	strh	r2, [r7, #36]	; 0x24
 8013f4a:	461a      	mov	r2, r3
 8013f4c:	69fb      	ldr	r3, [r7, #28]
 8013f4e:	1898      	adds	r0, r3, r2
                        *pucRegBuffer++);
 8013f50:	68fb      	ldr	r3, [r7, #12]
 8013f52:	1c5a      	adds	r2, r3, #1
 8013f54:	60fa      	str	r2, [r7, #12]
                xMBUtilSetBits(&pucCoilBuf[iRegIndex++], iRegBitIndex, 8,
 8013f56:	781b      	ldrb	r3, [r3, #0]
 8013f58:	8ab9      	ldrh	r1, [r7, #20]
 8013f5a:	2208      	movs	r2, #8
 8013f5c:	f7ff fa3c 	bl	80133d8 <xMBUtilSetBits>
                iNReg--;
 8013f60:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8013f62:	3b01      	subs	r3, #1
 8013f64:	847b      	strh	r3, [r7, #34]	; 0x22
            while (iNReg > 1)
 8013f66:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8013f68:	2b01      	cmp	r3, #1
 8013f6a:	d8eb      	bhi.n	8013f44 <eMBRegCoilsCB+0xe8>
            }
            /* last coils */
            usNCoils = usNCoils % 8;
 8013f6c:	893b      	ldrh	r3, [r7, #8]
 8013f6e:	f003 0307 	and.w	r3, r3, #7
 8013f72:	813b      	strh	r3, [r7, #8]
            /* xMBUtilSetBits has bug when ucNBits is zero */
            if (usNCoils != 0)
 8013f74:	893b      	ldrh	r3, [r7, #8]
 8013f76:	2b00      	cmp	r3, #0
 8013f78:	d00f      	beq.n	8013f9a <eMBRegCoilsCB+0x13e>
            {
                xMBUtilSetBits(&pucCoilBuf[iRegIndex++], iRegBitIndex, usNCoils,
 8013f7a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8013f7c:	1c5a      	adds	r2, r3, #1
 8013f7e:	84ba      	strh	r2, [r7, #36]	; 0x24
 8013f80:	461a      	mov	r2, r3
 8013f82:	69fb      	ldr	r3, [r7, #28]
 8013f84:	1898      	adds	r0, r3, r2
 8013f86:	893b      	ldrh	r3, [r7, #8]
 8013f88:	b2dc      	uxtb	r4, r3
                        *pucRegBuffer++);
 8013f8a:	68fb      	ldr	r3, [r7, #12]
 8013f8c:	1c5a      	adds	r2, r3, #1
 8013f8e:	60fa      	str	r2, [r7, #12]
                xMBUtilSetBits(&pucCoilBuf[iRegIndex++], iRegBitIndex, usNCoils,
 8013f90:	781b      	ldrb	r3, [r3, #0]
 8013f92:	8ab9      	ldrh	r1, [r7, #20]
 8013f94:	4622      	mov	r2, r4
 8013f96:	f7ff fa1f 	bl	80133d8 <xMBUtilSetBits>
            }
            break;
 8013f9a:	bf00      	nop
        switch ( eMode )
 8013f9c:	e002      	b.n	8013fa4 <eMBRegCoilsCB+0x148>
        }
    }
    else
    {
        eStatus = MB_ENOREG;
 8013f9e:	2301      	movs	r3, #1
 8013fa0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
    return eStatus;
 8013fa4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8013fa8:	4618      	mov	r0, r3
 8013faa:	372c      	adds	r7, #44	; 0x2c
 8013fac:	46bd      	mov	sp, r7
 8013fae:	bd90      	pop	{r4, r7, pc}
 8013fb0:	2000bd2c 	.word	0x2000bd2c
 8013fb4:	2000bd2a 	.word	0x2000bd2a

08013fb8 <eMBRegDiscreteCB>:
 * @param usNDiscrete discrete number
 *
 * @return result
 */
eMBErrorCode eMBRegDiscreteCB( UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNDiscrete )
{
 8013fb8:	b590      	push	{r4, r7, lr}
 8013fba:	b089      	sub	sp, #36	; 0x24
 8013fbc:	af00      	add	r7, sp, #0
 8013fbe:	6078      	str	r0, [r7, #4]
 8013fc0:	460b      	mov	r3, r1
 8013fc2:	807b      	strh	r3, [r7, #2]
 8013fc4:	4613      	mov	r3, r2
 8013fc6:	803b      	strh	r3, [r7, #0]
    eMBErrorCode    eStatus = MB_ENOERR;
 8013fc8:	2300      	movs	r3, #0
 8013fca:	77fb      	strb	r3, [r7, #31]
    USHORT          iRegIndex , iRegBitIndex , iNReg;
    UCHAR *         pucDiscreteInputBuf;
    USHORT          DISCRETE_INPUT_START;
    USHORT          DISCRETE_INPUT_NDISCRETES;
    USHORT          usDiscreteInputStart;
    iNReg =  usNDiscrete / 8 + 1;
 8013fcc:	883b      	ldrh	r3, [r7, #0]
 8013fce:	08db      	lsrs	r3, r3, #3
 8013fd0:	b29b      	uxth	r3, r3
 8013fd2:	3301      	adds	r3, #1
 8013fd4:	837b      	strh	r3, [r7, #26]

    pucDiscreteInputBuf = ucSDiscInBuf;
 8013fd6:	4b30      	ldr	r3, [pc, #192]	; (8014098 <eMBRegDiscreteCB+0xe0>)
 8013fd8:	617b      	str	r3, [r7, #20]
    DISCRETE_INPUT_START = S_DISCRETE_INPUT_START;
 8013fda:	2300      	movs	r3, #0
 8013fdc:	827b      	strh	r3, [r7, #18]
    DISCRETE_INPUT_NDISCRETES = S_DISCRETE_INPUT_NDISCRETES;
 8013fde:	2310      	movs	r3, #16
 8013fe0:	823b      	strh	r3, [r7, #16]
    usDiscreteInputStart = usSDiscInStart;
 8013fe2:	4b2e      	ldr	r3, [pc, #184]	; (801409c <eMBRegDiscreteCB+0xe4>)
 8013fe4:	881b      	ldrh	r3, [r3, #0]
 8013fe6:	81fb      	strh	r3, [r7, #14]

    /* it already plus one in modbus function method. */
    usAddress--;
 8013fe8:	887b      	ldrh	r3, [r7, #2]
 8013fea:	3b01      	subs	r3, #1
 8013fec:	807b      	strh	r3, [r7, #2]

    if ((usAddress >= DISCRETE_INPUT_START)
 8013fee:	887a      	ldrh	r2, [r7, #2]
 8013ff0:	8a7b      	ldrh	r3, [r7, #18]
 8013ff2:	429a      	cmp	r2, r3
 8013ff4:	d349      	bcc.n	801408a <eMBRegDiscreteCB+0xd2>
            && (usAddress + usNDiscrete    <= DISCRETE_INPUT_START + DISCRETE_INPUT_NDISCRETES))
 8013ff6:	887a      	ldrh	r2, [r7, #2]
 8013ff8:	883b      	ldrh	r3, [r7, #0]
 8013ffa:	441a      	add	r2, r3
 8013ffc:	8a79      	ldrh	r1, [r7, #18]
 8013ffe:	8a3b      	ldrh	r3, [r7, #16]
 8014000:	440b      	add	r3, r1
 8014002:	429a      	cmp	r2, r3
 8014004:	dc41      	bgt.n	801408a <eMBRegDiscreteCB+0xd2>
    {
        iRegIndex = (USHORT) (usAddress - usDiscreteInputStart) / 8;
 8014006:	887a      	ldrh	r2, [r7, #2]
 8014008:	89fb      	ldrh	r3, [r7, #14]
 801400a:	1ad3      	subs	r3, r2, r3
 801400c:	b29b      	uxth	r3, r3
 801400e:	08db      	lsrs	r3, r3, #3
 8014010:	83bb      	strh	r3, [r7, #28]
        iRegBitIndex = (USHORT) (usAddress - usDiscreteInputStart) % 8;
 8014012:	887a      	ldrh	r2, [r7, #2]
 8014014:	89fb      	ldrh	r3, [r7, #14]
 8014016:	1ad3      	subs	r3, r2, r3
 8014018:	b29b      	uxth	r3, r3
 801401a:	f003 0307 	and.w	r3, r3, #7
 801401e:	81bb      	strh	r3, [r7, #12]

        while (iNReg > 0)
 8014020:	e012      	b.n	8014048 <eMBRegDiscreteCB+0x90>
        {
            *pucRegBuffer++ = xMBUtilGetBits(&pucDiscreteInputBuf[iRegIndex++],
 8014022:	8bbb      	ldrh	r3, [r7, #28]
 8014024:	1c5a      	adds	r2, r3, #1
 8014026:	83ba      	strh	r2, [r7, #28]
 8014028:	461a      	mov	r2, r3
 801402a:	697b      	ldr	r3, [r7, #20]
 801402c:	1898      	adds	r0, r3, r2
 801402e:	687c      	ldr	r4, [r7, #4]
 8014030:	1c63      	adds	r3, r4, #1
 8014032:	607b      	str	r3, [r7, #4]
 8014034:	89bb      	ldrh	r3, [r7, #12]
 8014036:	2208      	movs	r2, #8
 8014038:	4619      	mov	r1, r3
 801403a:	f7ff fa33 	bl	80134a4 <xMBUtilGetBits>
 801403e:	4603      	mov	r3, r0
 8014040:	7023      	strb	r3, [r4, #0]
                    iRegBitIndex, 8);
            iNReg--;
 8014042:	8b7b      	ldrh	r3, [r7, #26]
 8014044:	3b01      	subs	r3, #1
 8014046:	837b      	strh	r3, [r7, #26]
        while (iNReg > 0)
 8014048:	8b7b      	ldrh	r3, [r7, #26]
 801404a:	2b00      	cmp	r3, #0
 801404c:	d1e9      	bne.n	8014022 <eMBRegDiscreteCB+0x6a>
        }
        pucRegBuffer--;
 801404e:	687b      	ldr	r3, [r7, #4]
 8014050:	3b01      	subs	r3, #1
 8014052:	607b      	str	r3, [r7, #4]
        /* last discrete */
        usNDiscrete = usNDiscrete % 8;
 8014054:	883b      	ldrh	r3, [r7, #0]
 8014056:	f003 0307 	and.w	r3, r3, #7
 801405a:	803b      	strh	r3, [r7, #0]
        /* filling zero to high bit */
        *pucRegBuffer = *pucRegBuffer << (8 - usNDiscrete);
 801405c:	687b      	ldr	r3, [r7, #4]
 801405e:	781b      	ldrb	r3, [r3, #0]
 8014060:	461a      	mov	r2, r3
 8014062:	883b      	ldrh	r3, [r7, #0]
 8014064:	f1c3 0308 	rsb	r3, r3, #8
 8014068:	fa02 f303 	lsl.w	r3, r2, r3
 801406c:	b2da      	uxtb	r2, r3
 801406e:	687b      	ldr	r3, [r7, #4]
 8014070:	701a      	strb	r2, [r3, #0]
        *pucRegBuffer = *pucRegBuffer >> (8 - usNDiscrete);
 8014072:	687b      	ldr	r3, [r7, #4]
 8014074:	781b      	ldrb	r3, [r3, #0]
 8014076:	461a      	mov	r2, r3
 8014078:	883b      	ldrh	r3, [r7, #0]
 801407a:	f1c3 0308 	rsb	r3, r3, #8
 801407e:	fa42 f303 	asr.w	r3, r2, r3
 8014082:	b2da      	uxtb	r2, r3
 8014084:	687b      	ldr	r3, [r7, #4]
 8014086:	701a      	strb	r2, [r3, #0]
 8014088:	e001      	b.n	801408e <eMBRegDiscreteCB+0xd6>
    }
    else
    {
        eStatus = MB_ENOREG;
 801408a:	2301      	movs	r3, #1
 801408c:	77fb      	strb	r3, [r7, #31]
    }

    return eStatus;
 801408e:	7ffb      	ldrb	r3, [r7, #31]
}
 8014090:	4618      	mov	r0, r3
 8014092:	3724      	adds	r7, #36	; 0x24
 8014094:	46bd      	mov	sp, r7
 8014096:	bd90      	pop	{r4, r7, pc}
 8014098:	2000bd28 	.word	0x2000bd28
 801409c:	2000bd24 	.word	0x2000bd24

080140a0 <std>:
 80140a0:	2300      	movs	r3, #0
 80140a2:	b510      	push	{r4, lr}
 80140a4:	4604      	mov	r4, r0
 80140a6:	e9c0 3300 	strd	r3, r3, [r0]
 80140aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80140ae:	6083      	str	r3, [r0, #8]
 80140b0:	8181      	strh	r1, [r0, #12]
 80140b2:	6643      	str	r3, [r0, #100]	; 0x64
 80140b4:	81c2      	strh	r2, [r0, #14]
 80140b6:	6183      	str	r3, [r0, #24]
 80140b8:	4619      	mov	r1, r3
 80140ba:	2208      	movs	r2, #8
 80140bc:	305c      	adds	r0, #92	; 0x5c
 80140be:	f000 f916 	bl	80142ee <memset>
 80140c2:	4b0d      	ldr	r3, [pc, #52]	; (80140f8 <std+0x58>)
 80140c4:	6224      	str	r4, [r4, #32]
 80140c6:	6263      	str	r3, [r4, #36]	; 0x24
 80140c8:	4b0c      	ldr	r3, [pc, #48]	; (80140fc <std+0x5c>)
 80140ca:	62a3      	str	r3, [r4, #40]	; 0x28
 80140cc:	4b0c      	ldr	r3, [pc, #48]	; (8014100 <std+0x60>)
 80140ce:	62e3      	str	r3, [r4, #44]	; 0x2c
 80140d0:	4b0c      	ldr	r3, [pc, #48]	; (8014104 <std+0x64>)
 80140d2:	6323      	str	r3, [r4, #48]	; 0x30
 80140d4:	4b0c      	ldr	r3, [pc, #48]	; (8014108 <std+0x68>)
 80140d6:	429c      	cmp	r4, r3
 80140d8:	d006      	beq.n	80140e8 <std+0x48>
 80140da:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80140de:	4294      	cmp	r4, r2
 80140e0:	d002      	beq.n	80140e8 <std+0x48>
 80140e2:	33d0      	adds	r3, #208	; 0xd0
 80140e4:	429c      	cmp	r4, r3
 80140e6:	d105      	bne.n	80140f4 <std+0x54>
 80140e8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80140ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80140f0:	f000 b9b4 	b.w	801445c <__retarget_lock_init_recursive>
 80140f4:	bd10      	pop	{r4, pc}
 80140f6:	bf00      	nop
 80140f8:	08014249 	.word	0x08014249
 80140fc:	0801426b 	.word	0x0801426b
 8014100:	080142a3 	.word	0x080142a3
 8014104:	080142c7 	.word	0x080142c7
 8014108:	2000becc 	.word	0x2000becc

0801410c <stdio_exit_handler>:
 801410c:	4a02      	ldr	r2, [pc, #8]	; (8014118 <stdio_exit_handler+0xc>)
 801410e:	4903      	ldr	r1, [pc, #12]	; (801411c <stdio_exit_handler+0x10>)
 8014110:	4803      	ldr	r0, [pc, #12]	; (8014120 <stdio_exit_handler+0x14>)
 8014112:	f000 b869 	b.w	80141e8 <_fwalk_sglue>
 8014116:	bf00      	nop
 8014118:	2000009c 	.word	0x2000009c
 801411c:	08014d19 	.word	0x08014d19
 8014120:	200000a8 	.word	0x200000a8

08014124 <cleanup_stdio>:
 8014124:	6841      	ldr	r1, [r0, #4]
 8014126:	4b0c      	ldr	r3, [pc, #48]	; (8014158 <cleanup_stdio+0x34>)
 8014128:	b510      	push	{r4, lr}
 801412a:	4299      	cmp	r1, r3
 801412c:	4604      	mov	r4, r0
 801412e:	d001      	beq.n	8014134 <cleanup_stdio+0x10>
 8014130:	f000 fdf2 	bl	8014d18 <_fflush_r>
 8014134:	68a1      	ldr	r1, [r4, #8]
 8014136:	4b09      	ldr	r3, [pc, #36]	; (801415c <cleanup_stdio+0x38>)
 8014138:	4299      	cmp	r1, r3
 801413a:	d002      	beq.n	8014142 <cleanup_stdio+0x1e>
 801413c:	4620      	mov	r0, r4
 801413e:	f000 fdeb 	bl	8014d18 <_fflush_r>
 8014142:	68e1      	ldr	r1, [r4, #12]
 8014144:	4b06      	ldr	r3, [pc, #24]	; (8014160 <cleanup_stdio+0x3c>)
 8014146:	4299      	cmp	r1, r3
 8014148:	d004      	beq.n	8014154 <cleanup_stdio+0x30>
 801414a:	4620      	mov	r0, r4
 801414c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014150:	f000 bde2 	b.w	8014d18 <_fflush_r>
 8014154:	bd10      	pop	{r4, pc}
 8014156:	bf00      	nop
 8014158:	2000becc 	.word	0x2000becc
 801415c:	2000bf34 	.word	0x2000bf34
 8014160:	2000bf9c 	.word	0x2000bf9c

08014164 <global_stdio_init.part.0>:
 8014164:	b510      	push	{r4, lr}
 8014166:	4b0b      	ldr	r3, [pc, #44]	; (8014194 <global_stdio_init.part.0+0x30>)
 8014168:	4c0b      	ldr	r4, [pc, #44]	; (8014198 <global_stdio_init.part.0+0x34>)
 801416a:	4a0c      	ldr	r2, [pc, #48]	; (801419c <global_stdio_init.part.0+0x38>)
 801416c:	4620      	mov	r0, r4
 801416e:	601a      	str	r2, [r3, #0]
 8014170:	2104      	movs	r1, #4
 8014172:	2200      	movs	r2, #0
 8014174:	f7ff ff94 	bl	80140a0 <std>
 8014178:	f104 0068 	add.w	r0, r4, #104	; 0x68
 801417c:	2201      	movs	r2, #1
 801417e:	2109      	movs	r1, #9
 8014180:	f7ff ff8e 	bl	80140a0 <std>
 8014184:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8014188:	2202      	movs	r2, #2
 801418a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801418e:	2112      	movs	r1, #18
 8014190:	f7ff bf86 	b.w	80140a0 <std>
 8014194:	2000c004 	.word	0x2000c004
 8014198:	2000becc 	.word	0x2000becc
 801419c:	0801410d 	.word	0x0801410d

080141a0 <__sfp_lock_acquire>:
 80141a0:	4801      	ldr	r0, [pc, #4]	; (80141a8 <__sfp_lock_acquire+0x8>)
 80141a2:	f000 b95c 	b.w	801445e <__retarget_lock_acquire_recursive>
 80141a6:	bf00      	nop
 80141a8:	2000c00d 	.word	0x2000c00d

080141ac <__sfp_lock_release>:
 80141ac:	4801      	ldr	r0, [pc, #4]	; (80141b4 <__sfp_lock_release+0x8>)
 80141ae:	f000 b957 	b.w	8014460 <__retarget_lock_release_recursive>
 80141b2:	bf00      	nop
 80141b4:	2000c00d 	.word	0x2000c00d

080141b8 <__sinit>:
 80141b8:	b510      	push	{r4, lr}
 80141ba:	4604      	mov	r4, r0
 80141bc:	f7ff fff0 	bl	80141a0 <__sfp_lock_acquire>
 80141c0:	6a23      	ldr	r3, [r4, #32]
 80141c2:	b11b      	cbz	r3, 80141cc <__sinit+0x14>
 80141c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80141c8:	f7ff bff0 	b.w	80141ac <__sfp_lock_release>
 80141cc:	4b04      	ldr	r3, [pc, #16]	; (80141e0 <__sinit+0x28>)
 80141ce:	6223      	str	r3, [r4, #32]
 80141d0:	4b04      	ldr	r3, [pc, #16]	; (80141e4 <__sinit+0x2c>)
 80141d2:	681b      	ldr	r3, [r3, #0]
 80141d4:	2b00      	cmp	r3, #0
 80141d6:	d1f5      	bne.n	80141c4 <__sinit+0xc>
 80141d8:	f7ff ffc4 	bl	8014164 <global_stdio_init.part.0>
 80141dc:	e7f2      	b.n	80141c4 <__sinit+0xc>
 80141de:	bf00      	nop
 80141e0:	08014125 	.word	0x08014125
 80141e4:	2000c004 	.word	0x2000c004

080141e8 <_fwalk_sglue>:
 80141e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80141ec:	4607      	mov	r7, r0
 80141ee:	4688      	mov	r8, r1
 80141f0:	4614      	mov	r4, r2
 80141f2:	2600      	movs	r6, #0
 80141f4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80141f8:	f1b9 0901 	subs.w	r9, r9, #1
 80141fc:	d505      	bpl.n	801420a <_fwalk_sglue+0x22>
 80141fe:	6824      	ldr	r4, [r4, #0]
 8014200:	2c00      	cmp	r4, #0
 8014202:	d1f7      	bne.n	80141f4 <_fwalk_sglue+0xc>
 8014204:	4630      	mov	r0, r6
 8014206:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801420a:	89ab      	ldrh	r3, [r5, #12]
 801420c:	2b01      	cmp	r3, #1
 801420e:	d907      	bls.n	8014220 <_fwalk_sglue+0x38>
 8014210:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8014214:	3301      	adds	r3, #1
 8014216:	d003      	beq.n	8014220 <_fwalk_sglue+0x38>
 8014218:	4629      	mov	r1, r5
 801421a:	4638      	mov	r0, r7
 801421c:	47c0      	blx	r8
 801421e:	4306      	orrs	r6, r0
 8014220:	3568      	adds	r5, #104	; 0x68
 8014222:	e7e9      	b.n	80141f8 <_fwalk_sglue+0x10>

08014224 <iprintf>:
 8014224:	b40f      	push	{r0, r1, r2, r3}
 8014226:	b507      	push	{r0, r1, r2, lr}
 8014228:	4906      	ldr	r1, [pc, #24]	; (8014244 <iprintf+0x20>)
 801422a:	ab04      	add	r3, sp, #16
 801422c:	6808      	ldr	r0, [r1, #0]
 801422e:	f853 2b04 	ldr.w	r2, [r3], #4
 8014232:	6881      	ldr	r1, [r0, #8]
 8014234:	9301      	str	r3, [sp, #4]
 8014236:	f000 fa3f 	bl	80146b8 <_vfiprintf_r>
 801423a:	b003      	add	sp, #12
 801423c:	f85d eb04 	ldr.w	lr, [sp], #4
 8014240:	b004      	add	sp, #16
 8014242:	4770      	bx	lr
 8014244:	200000f4 	.word	0x200000f4

08014248 <__sread>:
 8014248:	b510      	push	{r4, lr}
 801424a:	460c      	mov	r4, r1
 801424c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014250:	f000 f8ce 	bl	80143f0 <_read_r>
 8014254:	2800      	cmp	r0, #0
 8014256:	bfab      	itete	ge
 8014258:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801425a:	89a3      	ldrhlt	r3, [r4, #12]
 801425c:	181b      	addge	r3, r3, r0
 801425e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8014262:	bfac      	ite	ge
 8014264:	6563      	strge	r3, [r4, #84]	; 0x54
 8014266:	81a3      	strhlt	r3, [r4, #12]
 8014268:	bd10      	pop	{r4, pc}

0801426a <__swrite>:
 801426a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801426e:	461f      	mov	r7, r3
 8014270:	898b      	ldrh	r3, [r1, #12]
 8014272:	4605      	mov	r5, r0
 8014274:	05db      	lsls	r3, r3, #23
 8014276:	460c      	mov	r4, r1
 8014278:	4616      	mov	r6, r2
 801427a:	d505      	bpl.n	8014288 <__swrite+0x1e>
 801427c:	2302      	movs	r3, #2
 801427e:	2200      	movs	r2, #0
 8014280:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014284:	f000 f8a2 	bl	80143cc <_lseek_r>
 8014288:	89a3      	ldrh	r3, [r4, #12]
 801428a:	4632      	mov	r2, r6
 801428c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8014290:	81a3      	strh	r3, [r4, #12]
 8014292:	4628      	mov	r0, r5
 8014294:	463b      	mov	r3, r7
 8014296:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801429a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801429e:	f7ec bd6b 	b.w	8000d78 <_write_r>

080142a2 <__sseek>:
 80142a2:	b510      	push	{r4, lr}
 80142a4:	460c      	mov	r4, r1
 80142a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80142aa:	f000 f88f 	bl	80143cc <_lseek_r>
 80142ae:	1c43      	adds	r3, r0, #1
 80142b0:	89a3      	ldrh	r3, [r4, #12]
 80142b2:	bf15      	itete	ne
 80142b4:	6560      	strne	r0, [r4, #84]	; 0x54
 80142b6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80142ba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80142be:	81a3      	strheq	r3, [r4, #12]
 80142c0:	bf18      	it	ne
 80142c2:	81a3      	strhne	r3, [r4, #12]
 80142c4:	bd10      	pop	{r4, pc}

080142c6 <__sclose>:
 80142c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80142ca:	f000 b819 	b.w	8014300 <_close_r>

080142ce <memcmp>:
 80142ce:	b510      	push	{r4, lr}
 80142d0:	3901      	subs	r1, #1
 80142d2:	4402      	add	r2, r0
 80142d4:	4290      	cmp	r0, r2
 80142d6:	d101      	bne.n	80142dc <memcmp+0xe>
 80142d8:	2000      	movs	r0, #0
 80142da:	e005      	b.n	80142e8 <memcmp+0x1a>
 80142dc:	7803      	ldrb	r3, [r0, #0]
 80142de:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80142e2:	42a3      	cmp	r3, r4
 80142e4:	d001      	beq.n	80142ea <memcmp+0x1c>
 80142e6:	1b18      	subs	r0, r3, r4
 80142e8:	bd10      	pop	{r4, pc}
 80142ea:	3001      	adds	r0, #1
 80142ec:	e7f2      	b.n	80142d4 <memcmp+0x6>

080142ee <memset>:
 80142ee:	4603      	mov	r3, r0
 80142f0:	4402      	add	r2, r0
 80142f2:	4293      	cmp	r3, r2
 80142f4:	d100      	bne.n	80142f8 <memset+0xa>
 80142f6:	4770      	bx	lr
 80142f8:	f803 1b01 	strb.w	r1, [r3], #1
 80142fc:	e7f9      	b.n	80142f2 <memset+0x4>
	...

08014300 <_close_r>:
 8014300:	b538      	push	{r3, r4, r5, lr}
 8014302:	2300      	movs	r3, #0
 8014304:	4d05      	ldr	r5, [pc, #20]	; (801431c <_close_r+0x1c>)
 8014306:	4604      	mov	r4, r0
 8014308:	4608      	mov	r0, r1
 801430a:	602b      	str	r3, [r5, #0]
 801430c:	f7ec fb0f 	bl	800092e <_close>
 8014310:	1c43      	adds	r3, r0, #1
 8014312:	d102      	bne.n	801431a <_close_r+0x1a>
 8014314:	682b      	ldr	r3, [r5, #0]
 8014316:	b103      	cbz	r3, 801431a <_close_r+0x1a>
 8014318:	6023      	str	r3, [r4, #0]
 801431a:	bd38      	pop	{r3, r4, r5, pc}
 801431c:	2000c008 	.word	0x2000c008

08014320 <_reclaim_reent>:
 8014320:	4b29      	ldr	r3, [pc, #164]	; (80143c8 <_reclaim_reent+0xa8>)
 8014322:	b570      	push	{r4, r5, r6, lr}
 8014324:	681b      	ldr	r3, [r3, #0]
 8014326:	4604      	mov	r4, r0
 8014328:	4283      	cmp	r3, r0
 801432a:	d04b      	beq.n	80143c4 <_reclaim_reent+0xa4>
 801432c:	69c3      	ldr	r3, [r0, #28]
 801432e:	b143      	cbz	r3, 8014342 <_reclaim_reent+0x22>
 8014330:	68db      	ldr	r3, [r3, #12]
 8014332:	2b00      	cmp	r3, #0
 8014334:	d144      	bne.n	80143c0 <_reclaim_reent+0xa0>
 8014336:	69e3      	ldr	r3, [r4, #28]
 8014338:	6819      	ldr	r1, [r3, #0]
 801433a:	b111      	cbz	r1, 8014342 <_reclaim_reent+0x22>
 801433c:	4620      	mov	r0, r4
 801433e:	f000 f89f 	bl	8014480 <_free_r>
 8014342:	6961      	ldr	r1, [r4, #20]
 8014344:	b111      	cbz	r1, 801434c <_reclaim_reent+0x2c>
 8014346:	4620      	mov	r0, r4
 8014348:	f000 f89a 	bl	8014480 <_free_r>
 801434c:	69e1      	ldr	r1, [r4, #28]
 801434e:	b111      	cbz	r1, 8014356 <_reclaim_reent+0x36>
 8014350:	4620      	mov	r0, r4
 8014352:	f000 f895 	bl	8014480 <_free_r>
 8014356:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8014358:	b111      	cbz	r1, 8014360 <_reclaim_reent+0x40>
 801435a:	4620      	mov	r0, r4
 801435c:	f000 f890 	bl	8014480 <_free_r>
 8014360:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8014362:	b111      	cbz	r1, 801436a <_reclaim_reent+0x4a>
 8014364:	4620      	mov	r0, r4
 8014366:	f000 f88b 	bl	8014480 <_free_r>
 801436a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 801436c:	b111      	cbz	r1, 8014374 <_reclaim_reent+0x54>
 801436e:	4620      	mov	r0, r4
 8014370:	f000 f886 	bl	8014480 <_free_r>
 8014374:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8014376:	b111      	cbz	r1, 801437e <_reclaim_reent+0x5e>
 8014378:	4620      	mov	r0, r4
 801437a:	f000 f881 	bl	8014480 <_free_r>
 801437e:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8014380:	b111      	cbz	r1, 8014388 <_reclaim_reent+0x68>
 8014382:	4620      	mov	r0, r4
 8014384:	f000 f87c 	bl	8014480 <_free_r>
 8014388:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 801438a:	b111      	cbz	r1, 8014392 <_reclaim_reent+0x72>
 801438c:	4620      	mov	r0, r4
 801438e:	f000 f877 	bl	8014480 <_free_r>
 8014392:	6a23      	ldr	r3, [r4, #32]
 8014394:	b1b3      	cbz	r3, 80143c4 <_reclaim_reent+0xa4>
 8014396:	4620      	mov	r0, r4
 8014398:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801439c:	4718      	bx	r3
 801439e:	5949      	ldr	r1, [r1, r5]
 80143a0:	b941      	cbnz	r1, 80143b4 <_reclaim_reent+0x94>
 80143a2:	3504      	adds	r5, #4
 80143a4:	69e3      	ldr	r3, [r4, #28]
 80143a6:	2d80      	cmp	r5, #128	; 0x80
 80143a8:	68d9      	ldr	r1, [r3, #12]
 80143aa:	d1f8      	bne.n	801439e <_reclaim_reent+0x7e>
 80143ac:	4620      	mov	r0, r4
 80143ae:	f000 f867 	bl	8014480 <_free_r>
 80143b2:	e7c0      	b.n	8014336 <_reclaim_reent+0x16>
 80143b4:	680e      	ldr	r6, [r1, #0]
 80143b6:	4620      	mov	r0, r4
 80143b8:	f000 f862 	bl	8014480 <_free_r>
 80143bc:	4631      	mov	r1, r6
 80143be:	e7ef      	b.n	80143a0 <_reclaim_reent+0x80>
 80143c0:	2500      	movs	r5, #0
 80143c2:	e7ef      	b.n	80143a4 <_reclaim_reent+0x84>
 80143c4:	bd70      	pop	{r4, r5, r6, pc}
 80143c6:	bf00      	nop
 80143c8:	200000f4 	.word	0x200000f4

080143cc <_lseek_r>:
 80143cc:	b538      	push	{r3, r4, r5, lr}
 80143ce:	4604      	mov	r4, r0
 80143d0:	4608      	mov	r0, r1
 80143d2:	4611      	mov	r1, r2
 80143d4:	2200      	movs	r2, #0
 80143d6:	4d05      	ldr	r5, [pc, #20]	; (80143ec <_lseek_r+0x20>)
 80143d8:	602a      	str	r2, [r5, #0]
 80143da:	461a      	mov	r2, r3
 80143dc:	f7ec facb 	bl	8000976 <_lseek>
 80143e0:	1c43      	adds	r3, r0, #1
 80143e2:	d102      	bne.n	80143ea <_lseek_r+0x1e>
 80143e4:	682b      	ldr	r3, [r5, #0]
 80143e6:	b103      	cbz	r3, 80143ea <_lseek_r+0x1e>
 80143e8:	6023      	str	r3, [r4, #0]
 80143ea:	bd38      	pop	{r3, r4, r5, pc}
 80143ec:	2000c008 	.word	0x2000c008

080143f0 <_read_r>:
 80143f0:	b538      	push	{r3, r4, r5, lr}
 80143f2:	4604      	mov	r4, r0
 80143f4:	4608      	mov	r0, r1
 80143f6:	4611      	mov	r1, r2
 80143f8:	2200      	movs	r2, #0
 80143fa:	4d05      	ldr	r5, [pc, #20]	; (8014410 <_read_r+0x20>)
 80143fc:	602a      	str	r2, [r5, #0]
 80143fe:	461a      	mov	r2, r3
 8014400:	f7ec fa78 	bl	80008f4 <_read>
 8014404:	1c43      	adds	r3, r0, #1
 8014406:	d102      	bne.n	801440e <_read_r+0x1e>
 8014408:	682b      	ldr	r3, [r5, #0]
 801440a:	b103      	cbz	r3, 801440e <_read_r+0x1e>
 801440c:	6023      	str	r3, [r4, #0]
 801440e:	bd38      	pop	{r3, r4, r5, pc}
 8014410:	2000c008 	.word	0x2000c008

08014414 <__libc_init_array>:
 8014414:	b570      	push	{r4, r5, r6, lr}
 8014416:	2600      	movs	r6, #0
 8014418:	4d0c      	ldr	r5, [pc, #48]	; (801444c <__libc_init_array+0x38>)
 801441a:	4c0d      	ldr	r4, [pc, #52]	; (8014450 <__libc_init_array+0x3c>)
 801441c:	1b64      	subs	r4, r4, r5
 801441e:	10a4      	asrs	r4, r4, #2
 8014420:	42a6      	cmp	r6, r4
 8014422:	d109      	bne.n	8014438 <__libc_init_array+0x24>
 8014424:	f000 fdd8 	bl	8014fd8 <_init>
 8014428:	2600      	movs	r6, #0
 801442a:	4d0a      	ldr	r5, [pc, #40]	; (8014454 <__libc_init_array+0x40>)
 801442c:	4c0a      	ldr	r4, [pc, #40]	; (8014458 <__libc_init_array+0x44>)
 801442e:	1b64      	subs	r4, r4, r5
 8014430:	10a4      	asrs	r4, r4, #2
 8014432:	42a6      	cmp	r6, r4
 8014434:	d105      	bne.n	8014442 <__libc_init_array+0x2e>
 8014436:	bd70      	pop	{r4, r5, r6, pc}
 8014438:	f855 3b04 	ldr.w	r3, [r5], #4
 801443c:	4798      	blx	r3
 801443e:	3601      	adds	r6, #1
 8014440:	e7ee      	b.n	8014420 <__libc_init_array+0xc>
 8014442:	f855 3b04 	ldr.w	r3, [r5], #4
 8014446:	4798      	blx	r3
 8014448:	3601      	adds	r6, #1
 801444a:	e7f2      	b.n	8014432 <__libc_init_array+0x1e>
 801444c:	08017618 	.word	0x08017618
 8014450:	08017618 	.word	0x08017618
 8014454:	08017618 	.word	0x08017618
 8014458:	0801761c 	.word	0x0801761c

0801445c <__retarget_lock_init_recursive>:
 801445c:	4770      	bx	lr

0801445e <__retarget_lock_acquire_recursive>:
 801445e:	4770      	bx	lr

08014460 <__retarget_lock_release_recursive>:
 8014460:	4770      	bx	lr

08014462 <memcpy>:
 8014462:	440a      	add	r2, r1
 8014464:	4291      	cmp	r1, r2
 8014466:	f100 33ff 	add.w	r3, r0, #4294967295
 801446a:	d100      	bne.n	801446e <memcpy+0xc>
 801446c:	4770      	bx	lr
 801446e:	b510      	push	{r4, lr}
 8014470:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014474:	4291      	cmp	r1, r2
 8014476:	f803 4f01 	strb.w	r4, [r3, #1]!
 801447a:	d1f9      	bne.n	8014470 <memcpy+0xe>
 801447c:	bd10      	pop	{r4, pc}
	...

08014480 <_free_r>:
 8014480:	b538      	push	{r3, r4, r5, lr}
 8014482:	4605      	mov	r5, r0
 8014484:	2900      	cmp	r1, #0
 8014486:	d040      	beq.n	801450a <_free_r+0x8a>
 8014488:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801448c:	1f0c      	subs	r4, r1, #4
 801448e:	2b00      	cmp	r3, #0
 8014490:	bfb8      	it	lt
 8014492:	18e4      	addlt	r4, r4, r3
 8014494:	f000 f8dc 	bl	8014650 <__malloc_lock>
 8014498:	4a1c      	ldr	r2, [pc, #112]	; (801450c <_free_r+0x8c>)
 801449a:	6813      	ldr	r3, [r2, #0]
 801449c:	b933      	cbnz	r3, 80144ac <_free_r+0x2c>
 801449e:	6063      	str	r3, [r4, #4]
 80144a0:	6014      	str	r4, [r2, #0]
 80144a2:	4628      	mov	r0, r5
 80144a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80144a8:	f000 b8d8 	b.w	801465c <__malloc_unlock>
 80144ac:	42a3      	cmp	r3, r4
 80144ae:	d908      	bls.n	80144c2 <_free_r+0x42>
 80144b0:	6820      	ldr	r0, [r4, #0]
 80144b2:	1821      	adds	r1, r4, r0
 80144b4:	428b      	cmp	r3, r1
 80144b6:	bf01      	itttt	eq
 80144b8:	6819      	ldreq	r1, [r3, #0]
 80144ba:	685b      	ldreq	r3, [r3, #4]
 80144bc:	1809      	addeq	r1, r1, r0
 80144be:	6021      	streq	r1, [r4, #0]
 80144c0:	e7ed      	b.n	801449e <_free_r+0x1e>
 80144c2:	461a      	mov	r2, r3
 80144c4:	685b      	ldr	r3, [r3, #4]
 80144c6:	b10b      	cbz	r3, 80144cc <_free_r+0x4c>
 80144c8:	42a3      	cmp	r3, r4
 80144ca:	d9fa      	bls.n	80144c2 <_free_r+0x42>
 80144cc:	6811      	ldr	r1, [r2, #0]
 80144ce:	1850      	adds	r0, r2, r1
 80144d0:	42a0      	cmp	r0, r4
 80144d2:	d10b      	bne.n	80144ec <_free_r+0x6c>
 80144d4:	6820      	ldr	r0, [r4, #0]
 80144d6:	4401      	add	r1, r0
 80144d8:	1850      	adds	r0, r2, r1
 80144da:	4283      	cmp	r3, r0
 80144dc:	6011      	str	r1, [r2, #0]
 80144de:	d1e0      	bne.n	80144a2 <_free_r+0x22>
 80144e0:	6818      	ldr	r0, [r3, #0]
 80144e2:	685b      	ldr	r3, [r3, #4]
 80144e4:	4408      	add	r0, r1
 80144e6:	6010      	str	r0, [r2, #0]
 80144e8:	6053      	str	r3, [r2, #4]
 80144ea:	e7da      	b.n	80144a2 <_free_r+0x22>
 80144ec:	d902      	bls.n	80144f4 <_free_r+0x74>
 80144ee:	230c      	movs	r3, #12
 80144f0:	602b      	str	r3, [r5, #0]
 80144f2:	e7d6      	b.n	80144a2 <_free_r+0x22>
 80144f4:	6820      	ldr	r0, [r4, #0]
 80144f6:	1821      	adds	r1, r4, r0
 80144f8:	428b      	cmp	r3, r1
 80144fa:	bf01      	itttt	eq
 80144fc:	6819      	ldreq	r1, [r3, #0]
 80144fe:	685b      	ldreq	r3, [r3, #4]
 8014500:	1809      	addeq	r1, r1, r0
 8014502:	6021      	streq	r1, [r4, #0]
 8014504:	6063      	str	r3, [r4, #4]
 8014506:	6054      	str	r4, [r2, #4]
 8014508:	e7cb      	b.n	80144a2 <_free_r+0x22>
 801450a:	bd38      	pop	{r3, r4, r5, pc}
 801450c:	2000c010 	.word	0x2000c010

08014510 <sbrk_aligned>:
 8014510:	b570      	push	{r4, r5, r6, lr}
 8014512:	4e0e      	ldr	r6, [pc, #56]	; (801454c <sbrk_aligned+0x3c>)
 8014514:	460c      	mov	r4, r1
 8014516:	6831      	ldr	r1, [r6, #0]
 8014518:	4605      	mov	r5, r0
 801451a:	b911      	cbnz	r1, 8014522 <sbrk_aligned+0x12>
 801451c:	f000 fcba 	bl	8014e94 <_sbrk_r>
 8014520:	6030      	str	r0, [r6, #0]
 8014522:	4621      	mov	r1, r4
 8014524:	4628      	mov	r0, r5
 8014526:	f000 fcb5 	bl	8014e94 <_sbrk_r>
 801452a:	1c43      	adds	r3, r0, #1
 801452c:	d00a      	beq.n	8014544 <sbrk_aligned+0x34>
 801452e:	1cc4      	adds	r4, r0, #3
 8014530:	f024 0403 	bic.w	r4, r4, #3
 8014534:	42a0      	cmp	r0, r4
 8014536:	d007      	beq.n	8014548 <sbrk_aligned+0x38>
 8014538:	1a21      	subs	r1, r4, r0
 801453a:	4628      	mov	r0, r5
 801453c:	f000 fcaa 	bl	8014e94 <_sbrk_r>
 8014540:	3001      	adds	r0, #1
 8014542:	d101      	bne.n	8014548 <sbrk_aligned+0x38>
 8014544:	f04f 34ff 	mov.w	r4, #4294967295
 8014548:	4620      	mov	r0, r4
 801454a:	bd70      	pop	{r4, r5, r6, pc}
 801454c:	2000c014 	.word	0x2000c014

08014550 <_malloc_r>:
 8014550:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014554:	1ccd      	adds	r5, r1, #3
 8014556:	f025 0503 	bic.w	r5, r5, #3
 801455a:	3508      	adds	r5, #8
 801455c:	2d0c      	cmp	r5, #12
 801455e:	bf38      	it	cc
 8014560:	250c      	movcc	r5, #12
 8014562:	2d00      	cmp	r5, #0
 8014564:	4607      	mov	r7, r0
 8014566:	db01      	blt.n	801456c <_malloc_r+0x1c>
 8014568:	42a9      	cmp	r1, r5
 801456a:	d905      	bls.n	8014578 <_malloc_r+0x28>
 801456c:	230c      	movs	r3, #12
 801456e:	2600      	movs	r6, #0
 8014570:	603b      	str	r3, [r7, #0]
 8014572:	4630      	mov	r0, r6
 8014574:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014578:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 801464c <_malloc_r+0xfc>
 801457c:	f000 f868 	bl	8014650 <__malloc_lock>
 8014580:	f8d8 3000 	ldr.w	r3, [r8]
 8014584:	461c      	mov	r4, r3
 8014586:	bb5c      	cbnz	r4, 80145e0 <_malloc_r+0x90>
 8014588:	4629      	mov	r1, r5
 801458a:	4638      	mov	r0, r7
 801458c:	f7ff ffc0 	bl	8014510 <sbrk_aligned>
 8014590:	1c43      	adds	r3, r0, #1
 8014592:	4604      	mov	r4, r0
 8014594:	d155      	bne.n	8014642 <_malloc_r+0xf2>
 8014596:	f8d8 4000 	ldr.w	r4, [r8]
 801459a:	4626      	mov	r6, r4
 801459c:	2e00      	cmp	r6, #0
 801459e:	d145      	bne.n	801462c <_malloc_r+0xdc>
 80145a0:	2c00      	cmp	r4, #0
 80145a2:	d048      	beq.n	8014636 <_malloc_r+0xe6>
 80145a4:	6823      	ldr	r3, [r4, #0]
 80145a6:	4631      	mov	r1, r6
 80145a8:	4638      	mov	r0, r7
 80145aa:	eb04 0903 	add.w	r9, r4, r3
 80145ae:	f000 fc71 	bl	8014e94 <_sbrk_r>
 80145b2:	4581      	cmp	r9, r0
 80145b4:	d13f      	bne.n	8014636 <_malloc_r+0xe6>
 80145b6:	6821      	ldr	r1, [r4, #0]
 80145b8:	4638      	mov	r0, r7
 80145ba:	1a6d      	subs	r5, r5, r1
 80145bc:	4629      	mov	r1, r5
 80145be:	f7ff ffa7 	bl	8014510 <sbrk_aligned>
 80145c2:	3001      	adds	r0, #1
 80145c4:	d037      	beq.n	8014636 <_malloc_r+0xe6>
 80145c6:	6823      	ldr	r3, [r4, #0]
 80145c8:	442b      	add	r3, r5
 80145ca:	6023      	str	r3, [r4, #0]
 80145cc:	f8d8 3000 	ldr.w	r3, [r8]
 80145d0:	2b00      	cmp	r3, #0
 80145d2:	d038      	beq.n	8014646 <_malloc_r+0xf6>
 80145d4:	685a      	ldr	r2, [r3, #4]
 80145d6:	42a2      	cmp	r2, r4
 80145d8:	d12b      	bne.n	8014632 <_malloc_r+0xe2>
 80145da:	2200      	movs	r2, #0
 80145dc:	605a      	str	r2, [r3, #4]
 80145de:	e00f      	b.n	8014600 <_malloc_r+0xb0>
 80145e0:	6822      	ldr	r2, [r4, #0]
 80145e2:	1b52      	subs	r2, r2, r5
 80145e4:	d41f      	bmi.n	8014626 <_malloc_r+0xd6>
 80145e6:	2a0b      	cmp	r2, #11
 80145e8:	d917      	bls.n	801461a <_malloc_r+0xca>
 80145ea:	1961      	adds	r1, r4, r5
 80145ec:	42a3      	cmp	r3, r4
 80145ee:	6025      	str	r5, [r4, #0]
 80145f0:	bf18      	it	ne
 80145f2:	6059      	strne	r1, [r3, #4]
 80145f4:	6863      	ldr	r3, [r4, #4]
 80145f6:	bf08      	it	eq
 80145f8:	f8c8 1000 	streq.w	r1, [r8]
 80145fc:	5162      	str	r2, [r4, r5]
 80145fe:	604b      	str	r3, [r1, #4]
 8014600:	4638      	mov	r0, r7
 8014602:	f104 060b 	add.w	r6, r4, #11
 8014606:	f000 f829 	bl	801465c <__malloc_unlock>
 801460a:	f026 0607 	bic.w	r6, r6, #7
 801460e:	1d23      	adds	r3, r4, #4
 8014610:	1af2      	subs	r2, r6, r3
 8014612:	d0ae      	beq.n	8014572 <_malloc_r+0x22>
 8014614:	1b9b      	subs	r3, r3, r6
 8014616:	50a3      	str	r3, [r4, r2]
 8014618:	e7ab      	b.n	8014572 <_malloc_r+0x22>
 801461a:	42a3      	cmp	r3, r4
 801461c:	6862      	ldr	r2, [r4, #4]
 801461e:	d1dd      	bne.n	80145dc <_malloc_r+0x8c>
 8014620:	f8c8 2000 	str.w	r2, [r8]
 8014624:	e7ec      	b.n	8014600 <_malloc_r+0xb0>
 8014626:	4623      	mov	r3, r4
 8014628:	6864      	ldr	r4, [r4, #4]
 801462a:	e7ac      	b.n	8014586 <_malloc_r+0x36>
 801462c:	4634      	mov	r4, r6
 801462e:	6876      	ldr	r6, [r6, #4]
 8014630:	e7b4      	b.n	801459c <_malloc_r+0x4c>
 8014632:	4613      	mov	r3, r2
 8014634:	e7cc      	b.n	80145d0 <_malloc_r+0x80>
 8014636:	230c      	movs	r3, #12
 8014638:	4638      	mov	r0, r7
 801463a:	603b      	str	r3, [r7, #0]
 801463c:	f000 f80e 	bl	801465c <__malloc_unlock>
 8014640:	e797      	b.n	8014572 <_malloc_r+0x22>
 8014642:	6025      	str	r5, [r4, #0]
 8014644:	e7dc      	b.n	8014600 <_malloc_r+0xb0>
 8014646:	605b      	str	r3, [r3, #4]
 8014648:	deff      	udf	#255	; 0xff
 801464a:	bf00      	nop
 801464c:	2000c010 	.word	0x2000c010

08014650 <__malloc_lock>:
 8014650:	4801      	ldr	r0, [pc, #4]	; (8014658 <__malloc_lock+0x8>)
 8014652:	f7ff bf04 	b.w	801445e <__retarget_lock_acquire_recursive>
 8014656:	bf00      	nop
 8014658:	2000c00c 	.word	0x2000c00c

0801465c <__malloc_unlock>:
 801465c:	4801      	ldr	r0, [pc, #4]	; (8014664 <__malloc_unlock+0x8>)
 801465e:	f7ff beff 	b.w	8014460 <__retarget_lock_release_recursive>
 8014662:	bf00      	nop
 8014664:	2000c00c 	.word	0x2000c00c

08014668 <__sfputc_r>:
 8014668:	6893      	ldr	r3, [r2, #8]
 801466a:	b410      	push	{r4}
 801466c:	3b01      	subs	r3, #1
 801466e:	2b00      	cmp	r3, #0
 8014670:	6093      	str	r3, [r2, #8]
 8014672:	da07      	bge.n	8014684 <__sfputc_r+0x1c>
 8014674:	6994      	ldr	r4, [r2, #24]
 8014676:	42a3      	cmp	r3, r4
 8014678:	db01      	blt.n	801467e <__sfputc_r+0x16>
 801467a:	290a      	cmp	r1, #10
 801467c:	d102      	bne.n	8014684 <__sfputc_r+0x1c>
 801467e:	bc10      	pop	{r4}
 8014680:	f000 bb72 	b.w	8014d68 <__swbuf_r>
 8014684:	6813      	ldr	r3, [r2, #0]
 8014686:	1c58      	adds	r0, r3, #1
 8014688:	6010      	str	r0, [r2, #0]
 801468a:	7019      	strb	r1, [r3, #0]
 801468c:	4608      	mov	r0, r1
 801468e:	bc10      	pop	{r4}
 8014690:	4770      	bx	lr

08014692 <__sfputs_r>:
 8014692:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014694:	4606      	mov	r6, r0
 8014696:	460f      	mov	r7, r1
 8014698:	4614      	mov	r4, r2
 801469a:	18d5      	adds	r5, r2, r3
 801469c:	42ac      	cmp	r4, r5
 801469e:	d101      	bne.n	80146a4 <__sfputs_r+0x12>
 80146a0:	2000      	movs	r0, #0
 80146a2:	e007      	b.n	80146b4 <__sfputs_r+0x22>
 80146a4:	463a      	mov	r2, r7
 80146a6:	4630      	mov	r0, r6
 80146a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80146ac:	f7ff ffdc 	bl	8014668 <__sfputc_r>
 80146b0:	1c43      	adds	r3, r0, #1
 80146b2:	d1f3      	bne.n	801469c <__sfputs_r+0xa>
 80146b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080146b8 <_vfiprintf_r>:
 80146b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80146bc:	460d      	mov	r5, r1
 80146be:	4614      	mov	r4, r2
 80146c0:	4698      	mov	r8, r3
 80146c2:	4606      	mov	r6, r0
 80146c4:	b09d      	sub	sp, #116	; 0x74
 80146c6:	b118      	cbz	r0, 80146d0 <_vfiprintf_r+0x18>
 80146c8:	6a03      	ldr	r3, [r0, #32]
 80146ca:	b90b      	cbnz	r3, 80146d0 <_vfiprintf_r+0x18>
 80146cc:	f7ff fd74 	bl	80141b8 <__sinit>
 80146d0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80146d2:	07d9      	lsls	r1, r3, #31
 80146d4:	d405      	bmi.n	80146e2 <_vfiprintf_r+0x2a>
 80146d6:	89ab      	ldrh	r3, [r5, #12]
 80146d8:	059a      	lsls	r2, r3, #22
 80146da:	d402      	bmi.n	80146e2 <_vfiprintf_r+0x2a>
 80146dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80146de:	f7ff febe 	bl	801445e <__retarget_lock_acquire_recursive>
 80146e2:	89ab      	ldrh	r3, [r5, #12]
 80146e4:	071b      	lsls	r3, r3, #28
 80146e6:	d501      	bpl.n	80146ec <_vfiprintf_r+0x34>
 80146e8:	692b      	ldr	r3, [r5, #16]
 80146ea:	b99b      	cbnz	r3, 8014714 <_vfiprintf_r+0x5c>
 80146ec:	4629      	mov	r1, r5
 80146ee:	4630      	mov	r0, r6
 80146f0:	f000 fb78 	bl	8014de4 <__swsetup_r>
 80146f4:	b170      	cbz	r0, 8014714 <_vfiprintf_r+0x5c>
 80146f6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80146f8:	07dc      	lsls	r4, r3, #31
 80146fa:	d504      	bpl.n	8014706 <_vfiprintf_r+0x4e>
 80146fc:	f04f 30ff 	mov.w	r0, #4294967295
 8014700:	b01d      	add	sp, #116	; 0x74
 8014702:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014706:	89ab      	ldrh	r3, [r5, #12]
 8014708:	0598      	lsls	r0, r3, #22
 801470a:	d4f7      	bmi.n	80146fc <_vfiprintf_r+0x44>
 801470c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801470e:	f7ff fea7 	bl	8014460 <__retarget_lock_release_recursive>
 8014712:	e7f3      	b.n	80146fc <_vfiprintf_r+0x44>
 8014714:	2300      	movs	r3, #0
 8014716:	9309      	str	r3, [sp, #36]	; 0x24
 8014718:	2320      	movs	r3, #32
 801471a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801471e:	2330      	movs	r3, #48	; 0x30
 8014720:	f04f 0901 	mov.w	r9, #1
 8014724:	f8cd 800c 	str.w	r8, [sp, #12]
 8014728:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 80148d8 <_vfiprintf_r+0x220>
 801472c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8014730:	4623      	mov	r3, r4
 8014732:	469a      	mov	sl, r3
 8014734:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014738:	b10a      	cbz	r2, 801473e <_vfiprintf_r+0x86>
 801473a:	2a25      	cmp	r2, #37	; 0x25
 801473c:	d1f9      	bne.n	8014732 <_vfiprintf_r+0x7a>
 801473e:	ebba 0b04 	subs.w	fp, sl, r4
 8014742:	d00b      	beq.n	801475c <_vfiprintf_r+0xa4>
 8014744:	465b      	mov	r3, fp
 8014746:	4622      	mov	r2, r4
 8014748:	4629      	mov	r1, r5
 801474a:	4630      	mov	r0, r6
 801474c:	f7ff ffa1 	bl	8014692 <__sfputs_r>
 8014750:	3001      	adds	r0, #1
 8014752:	f000 80a9 	beq.w	80148a8 <_vfiprintf_r+0x1f0>
 8014756:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014758:	445a      	add	r2, fp
 801475a:	9209      	str	r2, [sp, #36]	; 0x24
 801475c:	f89a 3000 	ldrb.w	r3, [sl]
 8014760:	2b00      	cmp	r3, #0
 8014762:	f000 80a1 	beq.w	80148a8 <_vfiprintf_r+0x1f0>
 8014766:	2300      	movs	r3, #0
 8014768:	f04f 32ff 	mov.w	r2, #4294967295
 801476c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014770:	f10a 0a01 	add.w	sl, sl, #1
 8014774:	9304      	str	r3, [sp, #16]
 8014776:	9307      	str	r3, [sp, #28]
 8014778:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801477c:	931a      	str	r3, [sp, #104]	; 0x68
 801477e:	4654      	mov	r4, sl
 8014780:	2205      	movs	r2, #5
 8014782:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014786:	4854      	ldr	r0, [pc, #336]	; (80148d8 <_vfiprintf_r+0x220>)
 8014788:	f000 fb94 	bl	8014eb4 <memchr>
 801478c:	9a04      	ldr	r2, [sp, #16]
 801478e:	b9d8      	cbnz	r0, 80147c8 <_vfiprintf_r+0x110>
 8014790:	06d1      	lsls	r1, r2, #27
 8014792:	bf44      	itt	mi
 8014794:	2320      	movmi	r3, #32
 8014796:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801479a:	0713      	lsls	r3, r2, #28
 801479c:	bf44      	itt	mi
 801479e:	232b      	movmi	r3, #43	; 0x2b
 80147a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80147a4:	f89a 3000 	ldrb.w	r3, [sl]
 80147a8:	2b2a      	cmp	r3, #42	; 0x2a
 80147aa:	d015      	beq.n	80147d8 <_vfiprintf_r+0x120>
 80147ac:	4654      	mov	r4, sl
 80147ae:	2000      	movs	r0, #0
 80147b0:	f04f 0c0a 	mov.w	ip, #10
 80147b4:	9a07      	ldr	r2, [sp, #28]
 80147b6:	4621      	mov	r1, r4
 80147b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80147bc:	3b30      	subs	r3, #48	; 0x30
 80147be:	2b09      	cmp	r3, #9
 80147c0:	d94d      	bls.n	801485e <_vfiprintf_r+0x1a6>
 80147c2:	b1b0      	cbz	r0, 80147f2 <_vfiprintf_r+0x13a>
 80147c4:	9207      	str	r2, [sp, #28]
 80147c6:	e014      	b.n	80147f2 <_vfiprintf_r+0x13a>
 80147c8:	eba0 0308 	sub.w	r3, r0, r8
 80147cc:	fa09 f303 	lsl.w	r3, r9, r3
 80147d0:	4313      	orrs	r3, r2
 80147d2:	46a2      	mov	sl, r4
 80147d4:	9304      	str	r3, [sp, #16]
 80147d6:	e7d2      	b.n	801477e <_vfiprintf_r+0xc6>
 80147d8:	9b03      	ldr	r3, [sp, #12]
 80147da:	1d19      	adds	r1, r3, #4
 80147dc:	681b      	ldr	r3, [r3, #0]
 80147de:	9103      	str	r1, [sp, #12]
 80147e0:	2b00      	cmp	r3, #0
 80147e2:	bfbb      	ittet	lt
 80147e4:	425b      	neglt	r3, r3
 80147e6:	f042 0202 	orrlt.w	r2, r2, #2
 80147ea:	9307      	strge	r3, [sp, #28]
 80147ec:	9307      	strlt	r3, [sp, #28]
 80147ee:	bfb8      	it	lt
 80147f0:	9204      	strlt	r2, [sp, #16]
 80147f2:	7823      	ldrb	r3, [r4, #0]
 80147f4:	2b2e      	cmp	r3, #46	; 0x2e
 80147f6:	d10c      	bne.n	8014812 <_vfiprintf_r+0x15a>
 80147f8:	7863      	ldrb	r3, [r4, #1]
 80147fa:	2b2a      	cmp	r3, #42	; 0x2a
 80147fc:	d134      	bne.n	8014868 <_vfiprintf_r+0x1b0>
 80147fe:	9b03      	ldr	r3, [sp, #12]
 8014800:	3402      	adds	r4, #2
 8014802:	1d1a      	adds	r2, r3, #4
 8014804:	681b      	ldr	r3, [r3, #0]
 8014806:	9203      	str	r2, [sp, #12]
 8014808:	2b00      	cmp	r3, #0
 801480a:	bfb8      	it	lt
 801480c:	f04f 33ff 	movlt.w	r3, #4294967295
 8014810:	9305      	str	r3, [sp, #20]
 8014812:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80148dc <_vfiprintf_r+0x224>
 8014816:	2203      	movs	r2, #3
 8014818:	4650      	mov	r0, sl
 801481a:	7821      	ldrb	r1, [r4, #0]
 801481c:	f000 fb4a 	bl	8014eb4 <memchr>
 8014820:	b138      	cbz	r0, 8014832 <_vfiprintf_r+0x17a>
 8014822:	2240      	movs	r2, #64	; 0x40
 8014824:	9b04      	ldr	r3, [sp, #16]
 8014826:	eba0 000a 	sub.w	r0, r0, sl
 801482a:	4082      	lsls	r2, r0
 801482c:	4313      	orrs	r3, r2
 801482e:	3401      	adds	r4, #1
 8014830:	9304      	str	r3, [sp, #16]
 8014832:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014836:	2206      	movs	r2, #6
 8014838:	4829      	ldr	r0, [pc, #164]	; (80148e0 <_vfiprintf_r+0x228>)
 801483a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801483e:	f000 fb39 	bl	8014eb4 <memchr>
 8014842:	2800      	cmp	r0, #0
 8014844:	d03f      	beq.n	80148c6 <_vfiprintf_r+0x20e>
 8014846:	4b27      	ldr	r3, [pc, #156]	; (80148e4 <_vfiprintf_r+0x22c>)
 8014848:	bb1b      	cbnz	r3, 8014892 <_vfiprintf_r+0x1da>
 801484a:	9b03      	ldr	r3, [sp, #12]
 801484c:	3307      	adds	r3, #7
 801484e:	f023 0307 	bic.w	r3, r3, #7
 8014852:	3308      	adds	r3, #8
 8014854:	9303      	str	r3, [sp, #12]
 8014856:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014858:	443b      	add	r3, r7
 801485a:	9309      	str	r3, [sp, #36]	; 0x24
 801485c:	e768      	b.n	8014730 <_vfiprintf_r+0x78>
 801485e:	460c      	mov	r4, r1
 8014860:	2001      	movs	r0, #1
 8014862:	fb0c 3202 	mla	r2, ip, r2, r3
 8014866:	e7a6      	b.n	80147b6 <_vfiprintf_r+0xfe>
 8014868:	2300      	movs	r3, #0
 801486a:	f04f 0c0a 	mov.w	ip, #10
 801486e:	4619      	mov	r1, r3
 8014870:	3401      	adds	r4, #1
 8014872:	9305      	str	r3, [sp, #20]
 8014874:	4620      	mov	r0, r4
 8014876:	f810 2b01 	ldrb.w	r2, [r0], #1
 801487a:	3a30      	subs	r2, #48	; 0x30
 801487c:	2a09      	cmp	r2, #9
 801487e:	d903      	bls.n	8014888 <_vfiprintf_r+0x1d0>
 8014880:	2b00      	cmp	r3, #0
 8014882:	d0c6      	beq.n	8014812 <_vfiprintf_r+0x15a>
 8014884:	9105      	str	r1, [sp, #20]
 8014886:	e7c4      	b.n	8014812 <_vfiprintf_r+0x15a>
 8014888:	4604      	mov	r4, r0
 801488a:	2301      	movs	r3, #1
 801488c:	fb0c 2101 	mla	r1, ip, r1, r2
 8014890:	e7f0      	b.n	8014874 <_vfiprintf_r+0x1bc>
 8014892:	ab03      	add	r3, sp, #12
 8014894:	9300      	str	r3, [sp, #0]
 8014896:	462a      	mov	r2, r5
 8014898:	4630      	mov	r0, r6
 801489a:	4b13      	ldr	r3, [pc, #76]	; (80148e8 <_vfiprintf_r+0x230>)
 801489c:	a904      	add	r1, sp, #16
 801489e:	f3af 8000 	nop.w
 80148a2:	4607      	mov	r7, r0
 80148a4:	1c78      	adds	r0, r7, #1
 80148a6:	d1d6      	bne.n	8014856 <_vfiprintf_r+0x19e>
 80148a8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80148aa:	07d9      	lsls	r1, r3, #31
 80148ac:	d405      	bmi.n	80148ba <_vfiprintf_r+0x202>
 80148ae:	89ab      	ldrh	r3, [r5, #12]
 80148b0:	059a      	lsls	r2, r3, #22
 80148b2:	d402      	bmi.n	80148ba <_vfiprintf_r+0x202>
 80148b4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80148b6:	f7ff fdd3 	bl	8014460 <__retarget_lock_release_recursive>
 80148ba:	89ab      	ldrh	r3, [r5, #12]
 80148bc:	065b      	lsls	r3, r3, #25
 80148be:	f53f af1d 	bmi.w	80146fc <_vfiprintf_r+0x44>
 80148c2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80148c4:	e71c      	b.n	8014700 <_vfiprintf_r+0x48>
 80148c6:	ab03      	add	r3, sp, #12
 80148c8:	9300      	str	r3, [sp, #0]
 80148ca:	462a      	mov	r2, r5
 80148cc:	4630      	mov	r0, r6
 80148ce:	4b06      	ldr	r3, [pc, #24]	; (80148e8 <_vfiprintf_r+0x230>)
 80148d0:	a904      	add	r1, sp, #16
 80148d2:	f000 f87d 	bl	80149d0 <_printf_i>
 80148d6:	e7e4      	b.n	80148a2 <_vfiprintf_r+0x1ea>
 80148d8:	080175dc 	.word	0x080175dc
 80148dc:	080175e2 	.word	0x080175e2
 80148e0:	080175e6 	.word	0x080175e6
 80148e4:	00000000 	.word	0x00000000
 80148e8:	08014693 	.word	0x08014693

080148ec <_printf_common>:
 80148ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80148f0:	4616      	mov	r6, r2
 80148f2:	4699      	mov	r9, r3
 80148f4:	688a      	ldr	r2, [r1, #8]
 80148f6:	690b      	ldr	r3, [r1, #16]
 80148f8:	4607      	mov	r7, r0
 80148fa:	4293      	cmp	r3, r2
 80148fc:	bfb8      	it	lt
 80148fe:	4613      	movlt	r3, r2
 8014900:	6033      	str	r3, [r6, #0]
 8014902:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8014906:	460c      	mov	r4, r1
 8014908:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801490c:	b10a      	cbz	r2, 8014912 <_printf_common+0x26>
 801490e:	3301      	adds	r3, #1
 8014910:	6033      	str	r3, [r6, #0]
 8014912:	6823      	ldr	r3, [r4, #0]
 8014914:	0699      	lsls	r1, r3, #26
 8014916:	bf42      	ittt	mi
 8014918:	6833      	ldrmi	r3, [r6, #0]
 801491a:	3302      	addmi	r3, #2
 801491c:	6033      	strmi	r3, [r6, #0]
 801491e:	6825      	ldr	r5, [r4, #0]
 8014920:	f015 0506 	ands.w	r5, r5, #6
 8014924:	d106      	bne.n	8014934 <_printf_common+0x48>
 8014926:	f104 0a19 	add.w	sl, r4, #25
 801492a:	68e3      	ldr	r3, [r4, #12]
 801492c:	6832      	ldr	r2, [r6, #0]
 801492e:	1a9b      	subs	r3, r3, r2
 8014930:	42ab      	cmp	r3, r5
 8014932:	dc2b      	bgt.n	801498c <_printf_common+0xa0>
 8014934:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8014938:	1e13      	subs	r3, r2, #0
 801493a:	6822      	ldr	r2, [r4, #0]
 801493c:	bf18      	it	ne
 801493e:	2301      	movne	r3, #1
 8014940:	0692      	lsls	r2, r2, #26
 8014942:	d430      	bmi.n	80149a6 <_printf_common+0xba>
 8014944:	4649      	mov	r1, r9
 8014946:	4638      	mov	r0, r7
 8014948:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801494c:	47c0      	blx	r8
 801494e:	3001      	adds	r0, #1
 8014950:	d023      	beq.n	801499a <_printf_common+0xae>
 8014952:	6823      	ldr	r3, [r4, #0]
 8014954:	6922      	ldr	r2, [r4, #16]
 8014956:	f003 0306 	and.w	r3, r3, #6
 801495a:	2b04      	cmp	r3, #4
 801495c:	bf14      	ite	ne
 801495e:	2500      	movne	r5, #0
 8014960:	6833      	ldreq	r3, [r6, #0]
 8014962:	f04f 0600 	mov.w	r6, #0
 8014966:	bf08      	it	eq
 8014968:	68e5      	ldreq	r5, [r4, #12]
 801496a:	f104 041a 	add.w	r4, r4, #26
 801496e:	bf08      	it	eq
 8014970:	1aed      	subeq	r5, r5, r3
 8014972:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8014976:	bf08      	it	eq
 8014978:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801497c:	4293      	cmp	r3, r2
 801497e:	bfc4      	itt	gt
 8014980:	1a9b      	subgt	r3, r3, r2
 8014982:	18ed      	addgt	r5, r5, r3
 8014984:	42b5      	cmp	r5, r6
 8014986:	d11a      	bne.n	80149be <_printf_common+0xd2>
 8014988:	2000      	movs	r0, #0
 801498a:	e008      	b.n	801499e <_printf_common+0xb2>
 801498c:	2301      	movs	r3, #1
 801498e:	4652      	mov	r2, sl
 8014990:	4649      	mov	r1, r9
 8014992:	4638      	mov	r0, r7
 8014994:	47c0      	blx	r8
 8014996:	3001      	adds	r0, #1
 8014998:	d103      	bne.n	80149a2 <_printf_common+0xb6>
 801499a:	f04f 30ff 	mov.w	r0, #4294967295
 801499e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80149a2:	3501      	adds	r5, #1
 80149a4:	e7c1      	b.n	801492a <_printf_common+0x3e>
 80149a6:	2030      	movs	r0, #48	; 0x30
 80149a8:	18e1      	adds	r1, r4, r3
 80149aa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80149ae:	1c5a      	adds	r2, r3, #1
 80149b0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80149b4:	4422      	add	r2, r4
 80149b6:	3302      	adds	r3, #2
 80149b8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80149bc:	e7c2      	b.n	8014944 <_printf_common+0x58>
 80149be:	2301      	movs	r3, #1
 80149c0:	4622      	mov	r2, r4
 80149c2:	4649      	mov	r1, r9
 80149c4:	4638      	mov	r0, r7
 80149c6:	47c0      	blx	r8
 80149c8:	3001      	adds	r0, #1
 80149ca:	d0e6      	beq.n	801499a <_printf_common+0xae>
 80149cc:	3601      	adds	r6, #1
 80149ce:	e7d9      	b.n	8014984 <_printf_common+0x98>

080149d0 <_printf_i>:
 80149d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80149d4:	7e0f      	ldrb	r7, [r1, #24]
 80149d6:	4691      	mov	r9, r2
 80149d8:	2f78      	cmp	r7, #120	; 0x78
 80149da:	4680      	mov	r8, r0
 80149dc:	460c      	mov	r4, r1
 80149de:	469a      	mov	sl, r3
 80149e0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80149e2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80149e6:	d807      	bhi.n	80149f8 <_printf_i+0x28>
 80149e8:	2f62      	cmp	r7, #98	; 0x62
 80149ea:	d80a      	bhi.n	8014a02 <_printf_i+0x32>
 80149ec:	2f00      	cmp	r7, #0
 80149ee:	f000 80d5 	beq.w	8014b9c <_printf_i+0x1cc>
 80149f2:	2f58      	cmp	r7, #88	; 0x58
 80149f4:	f000 80c1 	beq.w	8014b7a <_printf_i+0x1aa>
 80149f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80149fc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8014a00:	e03a      	b.n	8014a78 <_printf_i+0xa8>
 8014a02:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8014a06:	2b15      	cmp	r3, #21
 8014a08:	d8f6      	bhi.n	80149f8 <_printf_i+0x28>
 8014a0a:	a101      	add	r1, pc, #4	; (adr r1, 8014a10 <_printf_i+0x40>)
 8014a0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8014a10:	08014a69 	.word	0x08014a69
 8014a14:	08014a7d 	.word	0x08014a7d
 8014a18:	080149f9 	.word	0x080149f9
 8014a1c:	080149f9 	.word	0x080149f9
 8014a20:	080149f9 	.word	0x080149f9
 8014a24:	080149f9 	.word	0x080149f9
 8014a28:	08014a7d 	.word	0x08014a7d
 8014a2c:	080149f9 	.word	0x080149f9
 8014a30:	080149f9 	.word	0x080149f9
 8014a34:	080149f9 	.word	0x080149f9
 8014a38:	080149f9 	.word	0x080149f9
 8014a3c:	08014b83 	.word	0x08014b83
 8014a40:	08014aa9 	.word	0x08014aa9
 8014a44:	08014b3d 	.word	0x08014b3d
 8014a48:	080149f9 	.word	0x080149f9
 8014a4c:	080149f9 	.word	0x080149f9
 8014a50:	08014ba5 	.word	0x08014ba5
 8014a54:	080149f9 	.word	0x080149f9
 8014a58:	08014aa9 	.word	0x08014aa9
 8014a5c:	080149f9 	.word	0x080149f9
 8014a60:	080149f9 	.word	0x080149f9
 8014a64:	08014b45 	.word	0x08014b45
 8014a68:	682b      	ldr	r3, [r5, #0]
 8014a6a:	1d1a      	adds	r2, r3, #4
 8014a6c:	681b      	ldr	r3, [r3, #0]
 8014a6e:	602a      	str	r2, [r5, #0]
 8014a70:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014a74:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8014a78:	2301      	movs	r3, #1
 8014a7a:	e0a0      	b.n	8014bbe <_printf_i+0x1ee>
 8014a7c:	6820      	ldr	r0, [r4, #0]
 8014a7e:	682b      	ldr	r3, [r5, #0]
 8014a80:	0607      	lsls	r7, r0, #24
 8014a82:	f103 0104 	add.w	r1, r3, #4
 8014a86:	6029      	str	r1, [r5, #0]
 8014a88:	d501      	bpl.n	8014a8e <_printf_i+0xbe>
 8014a8a:	681e      	ldr	r6, [r3, #0]
 8014a8c:	e003      	b.n	8014a96 <_printf_i+0xc6>
 8014a8e:	0646      	lsls	r6, r0, #25
 8014a90:	d5fb      	bpl.n	8014a8a <_printf_i+0xba>
 8014a92:	f9b3 6000 	ldrsh.w	r6, [r3]
 8014a96:	2e00      	cmp	r6, #0
 8014a98:	da03      	bge.n	8014aa2 <_printf_i+0xd2>
 8014a9a:	232d      	movs	r3, #45	; 0x2d
 8014a9c:	4276      	negs	r6, r6
 8014a9e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014aa2:	230a      	movs	r3, #10
 8014aa4:	4859      	ldr	r0, [pc, #356]	; (8014c0c <_printf_i+0x23c>)
 8014aa6:	e012      	b.n	8014ace <_printf_i+0xfe>
 8014aa8:	682b      	ldr	r3, [r5, #0]
 8014aaa:	6820      	ldr	r0, [r4, #0]
 8014aac:	1d19      	adds	r1, r3, #4
 8014aae:	6029      	str	r1, [r5, #0]
 8014ab0:	0605      	lsls	r5, r0, #24
 8014ab2:	d501      	bpl.n	8014ab8 <_printf_i+0xe8>
 8014ab4:	681e      	ldr	r6, [r3, #0]
 8014ab6:	e002      	b.n	8014abe <_printf_i+0xee>
 8014ab8:	0641      	lsls	r1, r0, #25
 8014aba:	d5fb      	bpl.n	8014ab4 <_printf_i+0xe4>
 8014abc:	881e      	ldrh	r6, [r3, #0]
 8014abe:	2f6f      	cmp	r7, #111	; 0x6f
 8014ac0:	bf0c      	ite	eq
 8014ac2:	2308      	moveq	r3, #8
 8014ac4:	230a      	movne	r3, #10
 8014ac6:	4851      	ldr	r0, [pc, #324]	; (8014c0c <_printf_i+0x23c>)
 8014ac8:	2100      	movs	r1, #0
 8014aca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8014ace:	6865      	ldr	r5, [r4, #4]
 8014ad0:	2d00      	cmp	r5, #0
 8014ad2:	bfa8      	it	ge
 8014ad4:	6821      	ldrge	r1, [r4, #0]
 8014ad6:	60a5      	str	r5, [r4, #8]
 8014ad8:	bfa4      	itt	ge
 8014ada:	f021 0104 	bicge.w	r1, r1, #4
 8014ade:	6021      	strge	r1, [r4, #0]
 8014ae0:	b90e      	cbnz	r6, 8014ae6 <_printf_i+0x116>
 8014ae2:	2d00      	cmp	r5, #0
 8014ae4:	d04b      	beq.n	8014b7e <_printf_i+0x1ae>
 8014ae6:	4615      	mov	r5, r2
 8014ae8:	fbb6 f1f3 	udiv	r1, r6, r3
 8014aec:	fb03 6711 	mls	r7, r3, r1, r6
 8014af0:	5dc7      	ldrb	r7, [r0, r7]
 8014af2:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8014af6:	4637      	mov	r7, r6
 8014af8:	42bb      	cmp	r3, r7
 8014afa:	460e      	mov	r6, r1
 8014afc:	d9f4      	bls.n	8014ae8 <_printf_i+0x118>
 8014afe:	2b08      	cmp	r3, #8
 8014b00:	d10b      	bne.n	8014b1a <_printf_i+0x14a>
 8014b02:	6823      	ldr	r3, [r4, #0]
 8014b04:	07de      	lsls	r6, r3, #31
 8014b06:	d508      	bpl.n	8014b1a <_printf_i+0x14a>
 8014b08:	6923      	ldr	r3, [r4, #16]
 8014b0a:	6861      	ldr	r1, [r4, #4]
 8014b0c:	4299      	cmp	r1, r3
 8014b0e:	bfde      	ittt	le
 8014b10:	2330      	movle	r3, #48	; 0x30
 8014b12:	f805 3c01 	strble.w	r3, [r5, #-1]
 8014b16:	f105 35ff 	addle.w	r5, r5, #4294967295
 8014b1a:	1b52      	subs	r2, r2, r5
 8014b1c:	6122      	str	r2, [r4, #16]
 8014b1e:	464b      	mov	r3, r9
 8014b20:	4621      	mov	r1, r4
 8014b22:	4640      	mov	r0, r8
 8014b24:	f8cd a000 	str.w	sl, [sp]
 8014b28:	aa03      	add	r2, sp, #12
 8014b2a:	f7ff fedf 	bl	80148ec <_printf_common>
 8014b2e:	3001      	adds	r0, #1
 8014b30:	d14a      	bne.n	8014bc8 <_printf_i+0x1f8>
 8014b32:	f04f 30ff 	mov.w	r0, #4294967295
 8014b36:	b004      	add	sp, #16
 8014b38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014b3c:	6823      	ldr	r3, [r4, #0]
 8014b3e:	f043 0320 	orr.w	r3, r3, #32
 8014b42:	6023      	str	r3, [r4, #0]
 8014b44:	2778      	movs	r7, #120	; 0x78
 8014b46:	4832      	ldr	r0, [pc, #200]	; (8014c10 <_printf_i+0x240>)
 8014b48:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8014b4c:	6823      	ldr	r3, [r4, #0]
 8014b4e:	6829      	ldr	r1, [r5, #0]
 8014b50:	061f      	lsls	r7, r3, #24
 8014b52:	f851 6b04 	ldr.w	r6, [r1], #4
 8014b56:	d402      	bmi.n	8014b5e <_printf_i+0x18e>
 8014b58:	065f      	lsls	r7, r3, #25
 8014b5a:	bf48      	it	mi
 8014b5c:	b2b6      	uxthmi	r6, r6
 8014b5e:	07df      	lsls	r7, r3, #31
 8014b60:	bf48      	it	mi
 8014b62:	f043 0320 	orrmi.w	r3, r3, #32
 8014b66:	6029      	str	r1, [r5, #0]
 8014b68:	bf48      	it	mi
 8014b6a:	6023      	strmi	r3, [r4, #0]
 8014b6c:	b91e      	cbnz	r6, 8014b76 <_printf_i+0x1a6>
 8014b6e:	6823      	ldr	r3, [r4, #0]
 8014b70:	f023 0320 	bic.w	r3, r3, #32
 8014b74:	6023      	str	r3, [r4, #0]
 8014b76:	2310      	movs	r3, #16
 8014b78:	e7a6      	b.n	8014ac8 <_printf_i+0xf8>
 8014b7a:	4824      	ldr	r0, [pc, #144]	; (8014c0c <_printf_i+0x23c>)
 8014b7c:	e7e4      	b.n	8014b48 <_printf_i+0x178>
 8014b7e:	4615      	mov	r5, r2
 8014b80:	e7bd      	b.n	8014afe <_printf_i+0x12e>
 8014b82:	682b      	ldr	r3, [r5, #0]
 8014b84:	6826      	ldr	r6, [r4, #0]
 8014b86:	1d18      	adds	r0, r3, #4
 8014b88:	6961      	ldr	r1, [r4, #20]
 8014b8a:	6028      	str	r0, [r5, #0]
 8014b8c:	0635      	lsls	r5, r6, #24
 8014b8e:	681b      	ldr	r3, [r3, #0]
 8014b90:	d501      	bpl.n	8014b96 <_printf_i+0x1c6>
 8014b92:	6019      	str	r1, [r3, #0]
 8014b94:	e002      	b.n	8014b9c <_printf_i+0x1cc>
 8014b96:	0670      	lsls	r0, r6, #25
 8014b98:	d5fb      	bpl.n	8014b92 <_printf_i+0x1c2>
 8014b9a:	8019      	strh	r1, [r3, #0]
 8014b9c:	2300      	movs	r3, #0
 8014b9e:	4615      	mov	r5, r2
 8014ba0:	6123      	str	r3, [r4, #16]
 8014ba2:	e7bc      	b.n	8014b1e <_printf_i+0x14e>
 8014ba4:	682b      	ldr	r3, [r5, #0]
 8014ba6:	2100      	movs	r1, #0
 8014ba8:	1d1a      	adds	r2, r3, #4
 8014baa:	602a      	str	r2, [r5, #0]
 8014bac:	681d      	ldr	r5, [r3, #0]
 8014bae:	6862      	ldr	r2, [r4, #4]
 8014bb0:	4628      	mov	r0, r5
 8014bb2:	f000 f97f 	bl	8014eb4 <memchr>
 8014bb6:	b108      	cbz	r0, 8014bbc <_printf_i+0x1ec>
 8014bb8:	1b40      	subs	r0, r0, r5
 8014bba:	6060      	str	r0, [r4, #4]
 8014bbc:	6863      	ldr	r3, [r4, #4]
 8014bbe:	6123      	str	r3, [r4, #16]
 8014bc0:	2300      	movs	r3, #0
 8014bc2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014bc6:	e7aa      	b.n	8014b1e <_printf_i+0x14e>
 8014bc8:	462a      	mov	r2, r5
 8014bca:	4649      	mov	r1, r9
 8014bcc:	4640      	mov	r0, r8
 8014bce:	6923      	ldr	r3, [r4, #16]
 8014bd0:	47d0      	blx	sl
 8014bd2:	3001      	adds	r0, #1
 8014bd4:	d0ad      	beq.n	8014b32 <_printf_i+0x162>
 8014bd6:	6823      	ldr	r3, [r4, #0]
 8014bd8:	079b      	lsls	r3, r3, #30
 8014bda:	d413      	bmi.n	8014c04 <_printf_i+0x234>
 8014bdc:	68e0      	ldr	r0, [r4, #12]
 8014bde:	9b03      	ldr	r3, [sp, #12]
 8014be0:	4298      	cmp	r0, r3
 8014be2:	bfb8      	it	lt
 8014be4:	4618      	movlt	r0, r3
 8014be6:	e7a6      	b.n	8014b36 <_printf_i+0x166>
 8014be8:	2301      	movs	r3, #1
 8014bea:	4632      	mov	r2, r6
 8014bec:	4649      	mov	r1, r9
 8014bee:	4640      	mov	r0, r8
 8014bf0:	47d0      	blx	sl
 8014bf2:	3001      	adds	r0, #1
 8014bf4:	d09d      	beq.n	8014b32 <_printf_i+0x162>
 8014bf6:	3501      	adds	r5, #1
 8014bf8:	68e3      	ldr	r3, [r4, #12]
 8014bfa:	9903      	ldr	r1, [sp, #12]
 8014bfc:	1a5b      	subs	r3, r3, r1
 8014bfe:	42ab      	cmp	r3, r5
 8014c00:	dcf2      	bgt.n	8014be8 <_printf_i+0x218>
 8014c02:	e7eb      	b.n	8014bdc <_printf_i+0x20c>
 8014c04:	2500      	movs	r5, #0
 8014c06:	f104 0619 	add.w	r6, r4, #25
 8014c0a:	e7f5      	b.n	8014bf8 <_printf_i+0x228>
 8014c0c:	080175ed 	.word	0x080175ed
 8014c10:	080175fe 	.word	0x080175fe

08014c14 <__sflush_r>:
 8014c14:	898a      	ldrh	r2, [r1, #12]
 8014c16:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014c18:	4605      	mov	r5, r0
 8014c1a:	0710      	lsls	r0, r2, #28
 8014c1c:	460c      	mov	r4, r1
 8014c1e:	d457      	bmi.n	8014cd0 <__sflush_r+0xbc>
 8014c20:	684b      	ldr	r3, [r1, #4]
 8014c22:	2b00      	cmp	r3, #0
 8014c24:	dc04      	bgt.n	8014c30 <__sflush_r+0x1c>
 8014c26:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8014c28:	2b00      	cmp	r3, #0
 8014c2a:	dc01      	bgt.n	8014c30 <__sflush_r+0x1c>
 8014c2c:	2000      	movs	r0, #0
 8014c2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014c30:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8014c32:	2e00      	cmp	r6, #0
 8014c34:	d0fa      	beq.n	8014c2c <__sflush_r+0x18>
 8014c36:	2300      	movs	r3, #0
 8014c38:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8014c3c:	682f      	ldr	r7, [r5, #0]
 8014c3e:	6a21      	ldr	r1, [r4, #32]
 8014c40:	602b      	str	r3, [r5, #0]
 8014c42:	d032      	beq.n	8014caa <__sflush_r+0x96>
 8014c44:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8014c46:	89a3      	ldrh	r3, [r4, #12]
 8014c48:	075a      	lsls	r2, r3, #29
 8014c4a:	d505      	bpl.n	8014c58 <__sflush_r+0x44>
 8014c4c:	6863      	ldr	r3, [r4, #4]
 8014c4e:	1ac0      	subs	r0, r0, r3
 8014c50:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8014c52:	b10b      	cbz	r3, 8014c58 <__sflush_r+0x44>
 8014c54:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8014c56:	1ac0      	subs	r0, r0, r3
 8014c58:	2300      	movs	r3, #0
 8014c5a:	4602      	mov	r2, r0
 8014c5c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8014c5e:	4628      	mov	r0, r5
 8014c60:	6a21      	ldr	r1, [r4, #32]
 8014c62:	47b0      	blx	r6
 8014c64:	1c43      	adds	r3, r0, #1
 8014c66:	89a3      	ldrh	r3, [r4, #12]
 8014c68:	d106      	bne.n	8014c78 <__sflush_r+0x64>
 8014c6a:	6829      	ldr	r1, [r5, #0]
 8014c6c:	291d      	cmp	r1, #29
 8014c6e:	d82b      	bhi.n	8014cc8 <__sflush_r+0xb4>
 8014c70:	4a28      	ldr	r2, [pc, #160]	; (8014d14 <__sflush_r+0x100>)
 8014c72:	410a      	asrs	r2, r1
 8014c74:	07d6      	lsls	r6, r2, #31
 8014c76:	d427      	bmi.n	8014cc8 <__sflush_r+0xb4>
 8014c78:	2200      	movs	r2, #0
 8014c7a:	6062      	str	r2, [r4, #4]
 8014c7c:	6922      	ldr	r2, [r4, #16]
 8014c7e:	04d9      	lsls	r1, r3, #19
 8014c80:	6022      	str	r2, [r4, #0]
 8014c82:	d504      	bpl.n	8014c8e <__sflush_r+0x7a>
 8014c84:	1c42      	adds	r2, r0, #1
 8014c86:	d101      	bne.n	8014c8c <__sflush_r+0x78>
 8014c88:	682b      	ldr	r3, [r5, #0]
 8014c8a:	b903      	cbnz	r3, 8014c8e <__sflush_r+0x7a>
 8014c8c:	6560      	str	r0, [r4, #84]	; 0x54
 8014c8e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8014c90:	602f      	str	r7, [r5, #0]
 8014c92:	2900      	cmp	r1, #0
 8014c94:	d0ca      	beq.n	8014c2c <__sflush_r+0x18>
 8014c96:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8014c9a:	4299      	cmp	r1, r3
 8014c9c:	d002      	beq.n	8014ca4 <__sflush_r+0x90>
 8014c9e:	4628      	mov	r0, r5
 8014ca0:	f7ff fbee 	bl	8014480 <_free_r>
 8014ca4:	2000      	movs	r0, #0
 8014ca6:	6360      	str	r0, [r4, #52]	; 0x34
 8014ca8:	e7c1      	b.n	8014c2e <__sflush_r+0x1a>
 8014caa:	2301      	movs	r3, #1
 8014cac:	4628      	mov	r0, r5
 8014cae:	47b0      	blx	r6
 8014cb0:	1c41      	adds	r1, r0, #1
 8014cb2:	d1c8      	bne.n	8014c46 <__sflush_r+0x32>
 8014cb4:	682b      	ldr	r3, [r5, #0]
 8014cb6:	2b00      	cmp	r3, #0
 8014cb8:	d0c5      	beq.n	8014c46 <__sflush_r+0x32>
 8014cba:	2b1d      	cmp	r3, #29
 8014cbc:	d001      	beq.n	8014cc2 <__sflush_r+0xae>
 8014cbe:	2b16      	cmp	r3, #22
 8014cc0:	d101      	bne.n	8014cc6 <__sflush_r+0xb2>
 8014cc2:	602f      	str	r7, [r5, #0]
 8014cc4:	e7b2      	b.n	8014c2c <__sflush_r+0x18>
 8014cc6:	89a3      	ldrh	r3, [r4, #12]
 8014cc8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014ccc:	81a3      	strh	r3, [r4, #12]
 8014cce:	e7ae      	b.n	8014c2e <__sflush_r+0x1a>
 8014cd0:	690f      	ldr	r7, [r1, #16]
 8014cd2:	2f00      	cmp	r7, #0
 8014cd4:	d0aa      	beq.n	8014c2c <__sflush_r+0x18>
 8014cd6:	0793      	lsls	r3, r2, #30
 8014cd8:	bf18      	it	ne
 8014cda:	2300      	movne	r3, #0
 8014cdc:	680e      	ldr	r6, [r1, #0]
 8014cde:	bf08      	it	eq
 8014ce0:	694b      	ldreq	r3, [r1, #20]
 8014ce2:	1bf6      	subs	r6, r6, r7
 8014ce4:	600f      	str	r7, [r1, #0]
 8014ce6:	608b      	str	r3, [r1, #8]
 8014ce8:	2e00      	cmp	r6, #0
 8014cea:	dd9f      	ble.n	8014c2c <__sflush_r+0x18>
 8014cec:	4633      	mov	r3, r6
 8014cee:	463a      	mov	r2, r7
 8014cf0:	4628      	mov	r0, r5
 8014cf2:	6a21      	ldr	r1, [r4, #32]
 8014cf4:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8014cf8:	47e0      	blx	ip
 8014cfa:	2800      	cmp	r0, #0
 8014cfc:	dc06      	bgt.n	8014d0c <__sflush_r+0xf8>
 8014cfe:	89a3      	ldrh	r3, [r4, #12]
 8014d00:	f04f 30ff 	mov.w	r0, #4294967295
 8014d04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014d08:	81a3      	strh	r3, [r4, #12]
 8014d0a:	e790      	b.n	8014c2e <__sflush_r+0x1a>
 8014d0c:	4407      	add	r7, r0
 8014d0e:	1a36      	subs	r6, r6, r0
 8014d10:	e7ea      	b.n	8014ce8 <__sflush_r+0xd4>
 8014d12:	bf00      	nop
 8014d14:	dfbffffe 	.word	0xdfbffffe

08014d18 <_fflush_r>:
 8014d18:	b538      	push	{r3, r4, r5, lr}
 8014d1a:	690b      	ldr	r3, [r1, #16]
 8014d1c:	4605      	mov	r5, r0
 8014d1e:	460c      	mov	r4, r1
 8014d20:	b913      	cbnz	r3, 8014d28 <_fflush_r+0x10>
 8014d22:	2500      	movs	r5, #0
 8014d24:	4628      	mov	r0, r5
 8014d26:	bd38      	pop	{r3, r4, r5, pc}
 8014d28:	b118      	cbz	r0, 8014d32 <_fflush_r+0x1a>
 8014d2a:	6a03      	ldr	r3, [r0, #32]
 8014d2c:	b90b      	cbnz	r3, 8014d32 <_fflush_r+0x1a>
 8014d2e:	f7ff fa43 	bl	80141b8 <__sinit>
 8014d32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014d36:	2b00      	cmp	r3, #0
 8014d38:	d0f3      	beq.n	8014d22 <_fflush_r+0xa>
 8014d3a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8014d3c:	07d0      	lsls	r0, r2, #31
 8014d3e:	d404      	bmi.n	8014d4a <_fflush_r+0x32>
 8014d40:	0599      	lsls	r1, r3, #22
 8014d42:	d402      	bmi.n	8014d4a <_fflush_r+0x32>
 8014d44:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8014d46:	f7ff fb8a 	bl	801445e <__retarget_lock_acquire_recursive>
 8014d4a:	4628      	mov	r0, r5
 8014d4c:	4621      	mov	r1, r4
 8014d4e:	f7ff ff61 	bl	8014c14 <__sflush_r>
 8014d52:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8014d54:	4605      	mov	r5, r0
 8014d56:	07da      	lsls	r2, r3, #31
 8014d58:	d4e4      	bmi.n	8014d24 <_fflush_r+0xc>
 8014d5a:	89a3      	ldrh	r3, [r4, #12]
 8014d5c:	059b      	lsls	r3, r3, #22
 8014d5e:	d4e1      	bmi.n	8014d24 <_fflush_r+0xc>
 8014d60:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8014d62:	f7ff fb7d 	bl	8014460 <__retarget_lock_release_recursive>
 8014d66:	e7dd      	b.n	8014d24 <_fflush_r+0xc>

08014d68 <__swbuf_r>:
 8014d68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014d6a:	460e      	mov	r6, r1
 8014d6c:	4614      	mov	r4, r2
 8014d6e:	4605      	mov	r5, r0
 8014d70:	b118      	cbz	r0, 8014d7a <__swbuf_r+0x12>
 8014d72:	6a03      	ldr	r3, [r0, #32]
 8014d74:	b90b      	cbnz	r3, 8014d7a <__swbuf_r+0x12>
 8014d76:	f7ff fa1f 	bl	80141b8 <__sinit>
 8014d7a:	69a3      	ldr	r3, [r4, #24]
 8014d7c:	60a3      	str	r3, [r4, #8]
 8014d7e:	89a3      	ldrh	r3, [r4, #12]
 8014d80:	071a      	lsls	r2, r3, #28
 8014d82:	d525      	bpl.n	8014dd0 <__swbuf_r+0x68>
 8014d84:	6923      	ldr	r3, [r4, #16]
 8014d86:	b31b      	cbz	r3, 8014dd0 <__swbuf_r+0x68>
 8014d88:	6823      	ldr	r3, [r4, #0]
 8014d8a:	6922      	ldr	r2, [r4, #16]
 8014d8c:	b2f6      	uxtb	r6, r6
 8014d8e:	1a98      	subs	r0, r3, r2
 8014d90:	6963      	ldr	r3, [r4, #20]
 8014d92:	4637      	mov	r7, r6
 8014d94:	4283      	cmp	r3, r0
 8014d96:	dc04      	bgt.n	8014da2 <__swbuf_r+0x3a>
 8014d98:	4621      	mov	r1, r4
 8014d9a:	4628      	mov	r0, r5
 8014d9c:	f7ff ffbc 	bl	8014d18 <_fflush_r>
 8014da0:	b9e0      	cbnz	r0, 8014ddc <__swbuf_r+0x74>
 8014da2:	68a3      	ldr	r3, [r4, #8]
 8014da4:	3b01      	subs	r3, #1
 8014da6:	60a3      	str	r3, [r4, #8]
 8014da8:	6823      	ldr	r3, [r4, #0]
 8014daa:	1c5a      	adds	r2, r3, #1
 8014dac:	6022      	str	r2, [r4, #0]
 8014dae:	701e      	strb	r6, [r3, #0]
 8014db0:	6962      	ldr	r2, [r4, #20]
 8014db2:	1c43      	adds	r3, r0, #1
 8014db4:	429a      	cmp	r2, r3
 8014db6:	d004      	beq.n	8014dc2 <__swbuf_r+0x5a>
 8014db8:	89a3      	ldrh	r3, [r4, #12]
 8014dba:	07db      	lsls	r3, r3, #31
 8014dbc:	d506      	bpl.n	8014dcc <__swbuf_r+0x64>
 8014dbe:	2e0a      	cmp	r6, #10
 8014dc0:	d104      	bne.n	8014dcc <__swbuf_r+0x64>
 8014dc2:	4621      	mov	r1, r4
 8014dc4:	4628      	mov	r0, r5
 8014dc6:	f7ff ffa7 	bl	8014d18 <_fflush_r>
 8014dca:	b938      	cbnz	r0, 8014ddc <__swbuf_r+0x74>
 8014dcc:	4638      	mov	r0, r7
 8014dce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014dd0:	4621      	mov	r1, r4
 8014dd2:	4628      	mov	r0, r5
 8014dd4:	f000 f806 	bl	8014de4 <__swsetup_r>
 8014dd8:	2800      	cmp	r0, #0
 8014dda:	d0d5      	beq.n	8014d88 <__swbuf_r+0x20>
 8014ddc:	f04f 37ff 	mov.w	r7, #4294967295
 8014de0:	e7f4      	b.n	8014dcc <__swbuf_r+0x64>
	...

08014de4 <__swsetup_r>:
 8014de4:	b538      	push	{r3, r4, r5, lr}
 8014de6:	4b2a      	ldr	r3, [pc, #168]	; (8014e90 <__swsetup_r+0xac>)
 8014de8:	4605      	mov	r5, r0
 8014dea:	6818      	ldr	r0, [r3, #0]
 8014dec:	460c      	mov	r4, r1
 8014dee:	b118      	cbz	r0, 8014df8 <__swsetup_r+0x14>
 8014df0:	6a03      	ldr	r3, [r0, #32]
 8014df2:	b90b      	cbnz	r3, 8014df8 <__swsetup_r+0x14>
 8014df4:	f7ff f9e0 	bl	80141b8 <__sinit>
 8014df8:	89a3      	ldrh	r3, [r4, #12]
 8014dfa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8014dfe:	0718      	lsls	r0, r3, #28
 8014e00:	d422      	bmi.n	8014e48 <__swsetup_r+0x64>
 8014e02:	06d9      	lsls	r1, r3, #27
 8014e04:	d407      	bmi.n	8014e16 <__swsetup_r+0x32>
 8014e06:	2309      	movs	r3, #9
 8014e08:	602b      	str	r3, [r5, #0]
 8014e0a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8014e0e:	f04f 30ff 	mov.w	r0, #4294967295
 8014e12:	81a3      	strh	r3, [r4, #12]
 8014e14:	e034      	b.n	8014e80 <__swsetup_r+0x9c>
 8014e16:	0758      	lsls	r0, r3, #29
 8014e18:	d512      	bpl.n	8014e40 <__swsetup_r+0x5c>
 8014e1a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8014e1c:	b141      	cbz	r1, 8014e30 <__swsetup_r+0x4c>
 8014e1e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8014e22:	4299      	cmp	r1, r3
 8014e24:	d002      	beq.n	8014e2c <__swsetup_r+0x48>
 8014e26:	4628      	mov	r0, r5
 8014e28:	f7ff fb2a 	bl	8014480 <_free_r>
 8014e2c:	2300      	movs	r3, #0
 8014e2e:	6363      	str	r3, [r4, #52]	; 0x34
 8014e30:	89a3      	ldrh	r3, [r4, #12]
 8014e32:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8014e36:	81a3      	strh	r3, [r4, #12]
 8014e38:	2300      	movs	r3, #0
 8014e3a:	6063      	str	r3, [r4, #4]
 8014e3c:	6923      	ldr	r3, [r4, #16]
 8014e3e:	6023      	str	r3, [r4, #0]
 8014e40:	89a3      	ldrh	r3, [r4, #12]
 8014e42:	f043 0308 	orr.w	r3, r3, #8
 8014e46:	81a3      	strh	r3, [r4, #12]
 8014e48:	6923      	ldr	r3, [r4, #16]
 8014e4a:	b94b      	cbnz	r3, 8014e60 <__swsetup_r+0x7c>
 8014e4c:	89a3      	ldrh	r3, [r4, #12]
 8014e4e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8014e52:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8014e56:	d003      	beq.n	8014e60 <__swsetup_r+0x7c>
 8014e58:	4621      	mov	r1, r4
 8014e5a:	4628      	mov	r0, r5
 8014e5c:	f000 f85d 	bl	8014f1a <__smakebuf_r>
 8014e60:	89a0      	ldrh	r0, [r4, #12]
 8014e62:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8014e66:	f010 0301 	ands.w	r3, r0, #1
 8014e6a:	d00a      	beq.n	8014e82 <__swsetup_r+0x9e>
 8014e6c:	2300      	movs	r3, #0
 8014e6e:	60a3      	str	r3, [r4, #8]
 8014e70:	6963      	ldr	r3, [r4, #20]
 8014e72:	425b      	negs	r3, r3
 8014e74:	61a3      	str	r3, [r4, #24]
 8014e76:	6923      	ldr	r3, [r4, #16]
 8014e78:	b943      	cbnz	r3, 8014e8c <__swsetup_r+0xa8>
 8014e7a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8014e7e:	d1c4      	bne.n	8014e0a <__swsetup_r+0x26>
 8014e80:	bd38      	pop	{r3, r4, r5, pc}
 8014e82:	0781      	lsls	r1, r0, #30
 8014e84:	bf58      	it	pl
 8014e86:	6963      	ldrpl	r3, [r4, #20]
 8014e88:	60a3      	str	r3, [r4, #8]
 8014e8a:	e7f4      	b.n	8014e76 <__swsetup_r+0x92>
 8014e8c:	2000      	movs	r0, #0
 8014e8e:	e7f7      	b.n	8014e80 <__swsetup_r+0x9c>
 8014e90:	200000f4 	.word	0x200000f4

08014e94 <_sbrk_r>:
 8014e94:	b538      	push	{r3, r4, r5, lr}
 8014e96:	2300      	movs	r3, #0
 8014e98:	4d05      	ldr	r5, [pc, #20]	; (8014eb0 <_sbrk_r+0x1c>)
 8014e9a:	4604      	mov	r4, r0
 8014e9c:	4608      	mov	r0, r1
 8014e9e:	602b      	str	r3, [r5, #0]
 8014ea0:	f7eb fd76 	bl	8000990 <_sbrk>
 8014ea4:	1c43      	adds	r3, r0, #1
 8014ea6:	d102      	bne.n	8014eae <_sbrk_r+0x1a>
 8014ea8:	682b      	ldr	r3, [r5, #0]
 8014eaa:	b103      	cbz	r3, 8014eae <_sbrk_r+0x1a>
 8014eac:	6023      	str	r3, [r4, #0]
 8014eae:	bd38      	pop	{r3, r4, r5, pc}
 8014eb0:	2000c008 	.word	0x2000c008

08014eb4 <memchr>:
 8014eb4:	4603      	mov	r3, r0
 8014eb6:	b510      	push	{r4, lr}
 8014eb8:	b2c9      	uxtb	r1, r1
 8014eba:	4402      	add	r2, r0
 8014ebc:	4293      	cmp	r3, r2
 8014ebe:	4618      	mov	r0, r3
 8014ec0:	d101      	bne.n	8014ec6 <memchr+0x12>
 8014ec2:	2000      	movs	r0, #0
 8014ec4:	e003      	b.n	8014ece <memchr+0x1a>
 8014ec6:	7804      	ldrb	r4, [r0, #0]
 8014ec8:	3301      	adds	r3, #1
 8014eca:	428c      	cmp	r4, r1
 8014ecc:	d1f6      	bne.n	8014ebc <memchr+0x8>
 8014ece:	bd10      	pop	{r4, pc}

08014ed0 <__swhatbuf_r>:
 8014ed0:	b570      	push	{r4, r5, r6, lr}
 8014ed2:	460c      	mov	r4, r1
 8014ed4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014ed8:	4615      	mov	r5, r2
 8014eda:	2900      	cmp	r1, #0
 8014edc:	461e      	mov	r6, r3
 8014ede:	b096      	sub	sp, #88	; 0x58
 8014ee0:	da0c      	bge.n	8014efc <__swhatbuf_r+0x2c>
 8014ee2:	89a3      	ldrh	r3, [r4, #12]
 8014ee4:	2100      	movs	r1, #0
 8014ee6:	f013 0f80 	tst.w	r3, #128	; 0x80
 8014eea:	bf0c      	ite	eq
 8014eec:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8014ef0:	2340      	movne	r3, #64	; 0x40
 8014ef2:	2000      	movs	r0, #0
 8014ef4:	6031      	str	r1, [r6, #0]
 8014ef6:	602b      	str	r3, [r5, #0]
 8014ef8:	b016      	add	sp, #88	; 0x58
 8014efa:	bd70      	pop	{r4, r5, r6, pc}
 8014efc:	466a      	mov	r2, sp
 8014efe:	f000 f849 	bl	8014f94 <_fstat_r>
 8014f02:	2800      	cmp	r0, #0
 8014f04:	dbed      	blt.n	8014ee2 <__swhatbuf_r+0x12>
 8014f06:	9901      	ldr	r1, [sp, #4]
 8014f08:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8014f0c:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8014f10:	4259      	negs	r1, r3
 8014f12:	4159      	adcs	r1, r3
 8014f14:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8014f18:	e7eb      	b.n	8014ef2 <__swhatbuf_r+0x22>

08014f1a <__smakebuf_r>:
 8014f1a:	898b      	ldrh	r3, [r1, #12]
 8014f1c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8014f1e:	079d      	lsls	r5, r3, #30
 8014f20:	4606      	mov	r6, r0
 8014f22:	460c      	mov	r4, r1
 8014f24:	d507      	bpl.n	8014f36 <__smakebuf_r+0x1c>
 8014f26:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8014f2a:	6023      	str	r3, [r4, #0]
 8014f2c:	6123      	str	r3, [r4, #16]
 8014f2e:	2301      	movs	r3, #1
 8014f30:	6163      	str	r3, [r4, #20]
 8014f32:	b002      	add	sp, #8
 8014f34:	bd70      	pop	{r4, r5, r6, pc}
 8014f36:	466a      	mov	r2, sp
 8014f38:	ab01      	add	r3, sp, #4
 8014f3a:	f7ff ffc9 	bl	8014ed0 <__swhatbuf_r>
 8014f3e:	9900      	ldr	r1, [sp, #0]
 8014f40:	4605      	mov	r5, r0
 8014f42:	4630      	mov	r0, r6
 8014f44:	f7ff fb04 	bl	8014550 <_malloc_r>
 8014f48:	b948      	cbnz	r0, 8014f5e <__smakebuf_r+0x44>
 8014f4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014f4e:	059a      	lsls	r2, r3, #22
 8014f50:	d4ef      	bmi.n	8014f32 <__smakebuf_r+0x18>
 8014f52:	f023 0303 	bic.w	r3, r3, #3
 8014f56:	f043 0302 	orr.w	r3, r3, #2
 8014f5a:	81a3      	strh	r3, [r4, #12]
 8014f5c:	e7e3      	b.n	8014f26 <__smakebuf_r+0xc>
 8014f5e:	89a3      	ldrh	r3, [r4, #12]
 8014f60:	6020      	str	r0, [r4, #0]
 8014f62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014f66:	81a3      	strh	r3, [r4, #12]
 8014f68:	9b00      	ldr	r3, [sp, #0]
 8014f6a:	6120      	str	r0, [r4, #16]
 8014f6c:	6163      	str	r3, [r4, #20]
 8014f6e:	9b01      	ldr	r3, [sp, #4]
 8014f70:	b15b      	cbz	r3, 8014f8a <__smakebuf_r+0x70>
 8014f72:	4630      	mov	r0, r6
 8014f74:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014f78:	f000 f81e 	bl	8014fb8 <_isatty_r>
 8014f7c:	b128      	cbz	r0, 8014f8a <__smakebuf_r+0x70>
 8014f7e:	89a3      	ldrh	r3, [r4, #12]
 8014f80:	f023 0303 	bic.w	r3, r3, #3
 8014f84:	f043 0301 	orr.w	r3, r3, #1
 8014f88:	81a3      	strh	r3, [r4, #12]
 8014f8a:	89a3      	ldrh	r3, [r4, #12]
 8014f8c:	431d      	orrs	r5, r3
 8014f8e:	81a5      	strh	r5, [r4, #12]
 8014f90:	e7cf      	b.n	8014f32 <__smakebuf_r+0x18>
	...

08014f94 <_fstat_r>:
 8014f94:	b538      	push	{r3, r4, r5, lr}
 8014f96:	2300      	movs	r3, #0
 8014f98:	4d06      	ldr	r5, [pc, #24]	; (8014fb4 <_fstat_r+0x20>)
 8014f9a:	4604      	mov	r4, r0
 8014f9c:	4608      	mov	r0, r1
 8014f9e:	4611      	mov	r1, r2
 8014fa0:	602b      	str	r3, [r5, #0]
 8014fa2:	f7eb fccf 	bl	8000944 <_fstat>
 8014fa6:	1c43      	adds	r3, r0, #1
 8014fa8:	d102      	bne.n	8014fb0 <_fstat_r+0x1c>
 8014faa:	682b      	ldr	r3, [r5, #0]
 8014fac:	b103      	cbz	r3, 8014fb0 <_fstat_r+0x1c>
 8014fae:	6023      	str	r3, [r4, #0]
 8014fb0:	bd38      	pop	{r3, r4, r5, pc}
 8014fb2:	bf00      	nop
 8014fb4:	2000c008 	.word	0x2000c008

08014fb8 <_isatty_r>:
 8014fb8:	b538      	push	{r3, r4, r5, lr}
 8014fba:	2300      	movs	r3, #0
 8014fbc:	4d05      	ldr	r5, [pc, #20]	; (8014fd4 <_isatty_r+0x1c>)
 8014fbe:	4604      	mov	r4, r0
 8014fc0:	4608      	mov	r0, r1
 8014fc2:	602b      	str	r3, [r5, #0]
 8014fc4:	f7eb fccd 	bl	8000962 <_isatty>
 8014fc8:	1c43      	adds	r3, r0, #1
 8014fca:	d102      	bne.n	8014fd2 <_isatty_r+0x1a>
 8014fcc:	682b      	ldr	r3, [r5, #0]
 8014fce:	b103      	cbz	r3, 8014fd2 <_isatty_r+0x1a>
 8014fd0:	6023      	str	r3, [r4, #0]
 8014fd2:	bd38      	pop	{r3, r4, r5, pc}
 8014fd4:	2000c008 	.word	0x2000c008

08014fd8 <_init>:
 8014fd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014fda:	bf00      	nop
 8014fdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014fde:	bc08      	pop	{r3}
 8014fe0:	469e      	mov	lr, r3
 8014fe2:	4770      	bx	lr

08014fe4 <_fini>:
 8014fe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014fe6:	bf00      	nop
 8014fe8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014fea:	bc08      	pop	{r3}
 8014fec:	469e      	mov	lr, r3
 8014fee:	4770      	bx	lr
