$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module tb_alu $end
   $var wire 32 # a [31:0] $end
   $var wire 32 $ b [31:0] $end
   $var wire 3 % op [2:0] $end
   $var wire 1 & sub_arith $end
   $var wire 32 ' res [31:0] $end
   $scope module dut $end
    $var wire 32 # a [31:0] $end
    $var wire 32 $ b [31:0] $end
    $var wire 1 & sub_arith $end
    $var wire 3 % op [2:0] $end
    $var wire 32 ' res [31:0] $end
    $scope module unnamedblk1 $end
     $var wire 32 ( signed_a [31:0] $end
     $var wire 32 ) signed_b [31:0] $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000000000000000000000000011 #
b00000000000000000000000000000101 $
b000 %
0&
b00000000000000000000000000001000 '
b00000000000000000000000000000011 (
b00000000000000000000000000000101 )
#10
b010 %
b00000000000000000000000000000001 '
#20
b11111111111111111111111111111101 #
b11111111111111111111111111111101 (
#30
b011 %
b00000000000000000000000000000000 '
#40
b11111111111111111111111111111011 $
b010 %
b11111111111111111111111111111011 )
#50
b011 %
#60
b00000000000000000000000000000011 #
b00000000000000000000000000000001 '
b00000000000000000000000000000011 (
#70
b010 %
b00000000000000000000000000000000 '
#80
b00000000000000000000000000000010 $
b001 %
b00000000000000000000000000001100 '
b00000000000000000000000000000010 )
#90
b00000000000000000000000000001100 #
b101 %
b00000000000000000000000000000011 '
b00000000000000000000000000001100 (
#100
b11111111111111111111111111110100 #
b00111111111111111111111111111101 '
b11111111111111111111111111110100 (
#110
b00000000000000000000000000001100 #
1&
b00000000000000000000000000000011 '
b00000000000000000000000000001100 (
#120
b11111111111111111111111111110100 #
b11111111111111111111111111111101 '
b11111111111111111111111111110100 (
#130
#140
