# ðŸ‘‹ Hello! I'm Anupam

ðŸ”Œ ASIC/IP Verification Engineer with 2+ years of experience in System Verilog and UVM.

## ðŸ’¼ What I Offer:
- **Verification Wiz:** Expertise in ASIC/IP verification using System Verilog/UVM, uncovering hidden bugs, and enhancing quality.
- **Result-Driven:** Boosted pass rates by crushing complex errors and upping the verification game.
- **Client Whisperer:** Excellent at spotting and reporting real failures directly to clients.
- **Coverage Geek:** Crafting VDB and exclusion lists for flawless coverage analysis.
- **Toolsmith:** Adept with Synopsys DVE, Vim, and Python scripting.
- **Team Player:** Strong analytical skills, effective communication, and dedicated to sucess of the team.

## ðŸš€ Ready to Collaborate!
I thrive on challenges and am open to exciting opportunities. Whether it's elevating your ASIC/IP verification or joining forces on a project, let's connect and make amazing things happen! 

[![LinkedIn](https://img.shields.io/badge/LinkedIn-Connect%20with%20Me-blue)](https://www.linkedin.com/in/anupam-hassa-purty-009868159)
[![Website](https://img.shields.io/badge/Personal%20Website-Explore%20My%20Work-green)](https://testbenchforfun.co.in/)
