{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 02 17:39:14 2015 " "Info: Processing started: Mon Mar 02 17:39:14 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_site_quartus11 -c test_site " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test_site_quartus11 -c test_site" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquette_er.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file maquette_er.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Maquette_ER-synth " "Info (12022): Found design unit 1: Maquette_ER-synth" {  } { { "Maquette_ER.vhd" "" { Text "G:/IUT/3_VHDL_2EN/5_dictaphone/Dictaphone/Test_site/Maquette_ER.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Maquette_ER " "Info (12023): Found entity 1: Maquette_ER" {  } { { "Maquette_ER.vhd" "" { Text "G:/IUT/3_VHDL_2EN/5_dictaphone/Dictaphone/Test_site/Maquette_ER.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Info (12022): Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "G:/IUT/3_VHDL_2EN/5_dictaphone/Dictaphone/Test_site/pll.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Info (12023): Found entity 1: pll" {  } { { "pll.vhd" "" { Text "G:/IUT/3_VHDL_2EN/5_dictaphone/Dictaphone/Test_site/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquette_er_test_irda.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file maquette_er_test_irda.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Maquette_ER_test_IRDA-synth " "Info (12022): Found design unit 1: Maquette_ER_test_IRDA-synth" {  } { { "Maquette_ER_test_IRDA.vhd" "" { Text "G:/IUT/3_VHDL_2EN/5_dictaphone/Dictaphone/Test_site/Maquette_ER_test_IRDA.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Maquette_ER_test_IRDA " "Info (12023): Found entity 1: Maquette_ER_test_IRDA" {  } { { "Maquette_ER_test_IRDA.vhd" "" { Text "G:/IUT/3_VHDL_2EN/5_dictaphone/Dictaphone/Test_site/Maquette_ER_test_IRDA.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "pll Maquette_ER_test_IRDA.vhd(151) " "Error (10482): VHDL error at Maquette_ER_test_IRDA.vhd(151): object \"pll\" is used but not declared" {  } { { "Maquette_ER_test_IRDA.vhd" "" { Text "G:/IUT/3_VHDL_2EN/5_dictaphone/Dictaphone/Test_site/Maquette_ER_test_IRDA.vhd" 151 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 32-bit " "Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "299 " "Error: Peak virtual memory: 299 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 02 17:39:16 2015 " "Error: Processing ended: Mon Mar 02 17:39:16 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Error (293001): Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
