// Seed: 3125405032
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0
    , id_2, id_3,
    input id_1
);
  logic
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19;
  logic id_20, id_21, id_22, id_23 = id_16;
  assign id_3 = id_14 | 1;
endmodule
