## Introduction
Teacher: Prof. Gianluca Palermo

Students:

Christian Romeo (matricola: 908821)

Gabriele Perego (matricola: 853068)

[Specifications](https://github.com/ChristianRomeo/Progetto-Reti-Logiche-2021/PFRL_Specifica.pdf)
#
The aim of the project was the VHDL definition of a computer architecture able to equalize a B/W image histogram.

We designed the component using ğ‘‰ğ‘–ğ‘£ğ‘ğ‘‘ğ‘œ 2020.2 ğ‘Šğ‘’ğ‘ğ‘ƒğ´ğ¶ğ¾ ğ¸ğ‘‘ğ‘–ğ‘¡ğ‘–ğ‘œn and the ğ‘¥ğ‘7ğ‘200ğ‘¡ğ‘“ğ‘ğ‘”484_1 FPGA.

Then we tested the architecture in the Vivado Testbench to assess its formal correctness.

[Project Report](https://github.com/ChristianRomeo/Progetto-Reti-Logiche-2021/Report.pdf)
