pll_gen_cntl	,	V_65
aty_dsp_gt	,	F_5
VCLK0_FB_DIV	,	V_77
EXT_VPLL_EN	,	V_128
powermac	,	V_120
VFC_CNTL	,	V_88
xclkpagefaultdelay	,	V_37
EXT_VPLL_VGA_EN	,	V_129
xres	,	V_33
dummy	,	F_24
PLL_EXT_CNTL	,	V_76
aty_pll_to_var_ct	,	F_12
fix	,	V_107
ONE_MB	,	V_109
tmp	,	V_23
DRAM	,	V_106
machine_is	,	F_22
SPLL_CNTL2	,	V_132
CRTC_GEN_CNTL	,	V_72
val	,	V_8
aty_set_pll_ct	,	F_13
dsp_config	,	V_39
s8	,	T_3
aty_st_lcd	,	F_15
ecp_max	,	V_53
vshift	,	V_24
dsp_on	,	V_17
LCD_ON	,	V_69
"atyfb: Unsupported xclk source:  %d.\n"	,	L_8
"atyfb(%s): use sclk, pllsclk=%d MHz, sclk=mclk=%d MHz\n"	,	L_13
fb_info	,	V_11
__func__	,	V_41
mclk_per	,	V_116
FIFO_32	,	V_105
ras_divider	,	V_22
vga_dsp_on_off	,	V_99
"atxfb: xclk out of range\n"	,	L_10
xshift	,	V_25
pll_ext_cntl	,	V_64
"atyfb(%s): calculated 0x%08X(%i)\n"	,	L_4
ram_type	,	V_85
CLOCK_CNTL	,	V_70
dsp_on_off	,	V_38
CONFIG_PPC	,	F_21
CRTC_EXT_DISP_EN	,	V_73
LCD_GEN_CNTL	,	V_68
"atyfb(%s): pllvclk=%d MHz, vclk=%d MHz\n"	,	L_3
lcd_table	,	V_67
CLOCK_STROBE	,	V_71
vclk_post_div_real	,	V_28
dll_cntl	,	V_83
DLL_PWDN	,	V_122
ext_vpll_cntl	,	V_126
"atyfb(%s): setting clock %lu for FeedBackDivider %i, ReferenceDivider %i, PostDivider %i(%i)\n"	,	L_7
SDRAM_MAGIC_PLL	,	V_121
PSEUDO_EDO	,	V_111
aty_st_8	,	F_2
lcd_gen_cntrl	,	V_62
u8	,	T_1
pll_ct	,	V_14
sclk_post_div_real	,	V_95
err	,	V_57
vclk_per	,	V_42
lcd_width	,	V_34
M64_HAS	,	F_11
pll_per	,	V_118
aty_ld_pll_ct	,	F_1
aty_ld_le32	,	F_16
VCLK_POST_DIV	,	V_75
smem_len	,	V_108
EINVAL	,	V_48
q	,	V_43
ct	,	V_58
dsp_off	,	V_16
crtc_gen_cntl	,	V_61
PLL_MFB_TIMES_4_2B	,	V_103
ecp_div	,	V_55
PLL_DATA	,	V_10
aty_resume_pll_ct	,	F_23
XL_DLL	,	V_84
postdividers	,	V_50
PLL_OVERRIDE	,	V_79
mdelay	,	F_18
xclkmaxrasdelay	,	V_31
SCLK_FB_DIV	,	V_131
dsp_xclks	,	V_18
OSC_EN	,	V_81
DLL_CNTL	,	V_87
DSP_ON_OFF	,	V_90
PLL_MCLK_RST	,	V_80
vga_dsp_config	,	V_98
"atyfb: vclk out of range\n"	,	L_2
PLL_VCLK_RST	,	V_82
EDO	,	V_110
aty_st_pll_ct	,	F_4
KERN_CRIT	,	V_47
aty_ld_lcd	,	F_14
pllsclk	,	V_101
ecp	,	V_54
u32	,	T_2
EXT_VPLL_INSYNC	,	V_130
PLL_VCLK_CNTL	,	V_74
mpost_div	,	V_93
SGRAM	,	V_112
vclk_fb_div	,	V_29
PLL_REF_DIV	,	V_91
spll_cntl2	,	V_125
info	,	V_12
par	,	V_3
ret	,	V_60
res	,	V_4
fifo_size	,	V_35
offset	,	V_1
MCLK_FB_DIV	,	V_92
VGA_DSP_ON_OFF	,	V_114
aty_ld_8	,	F_3
multiplier	,	V_19
EXT_VPLL_CNTL	,	V_127
GTB_DSP	,	V_59
mclk_fb_div	,	V_27
vclk_post_div	,	V_49
clk_wr_offset	,	V_66
VGA_DSP_CONFIG	,	V_113
atyfb_par	,	V_2
pllmclk	,	V_100
aty_init_pll_ct	,	F_20
Maximum_DSP_PRECISION	,	V_36
xclk_post_div	,	V_32
trp	,	V_97
pll_ref_div	,	V_46
mclk_fb_mult	,	V_102
CONFIG_FB_ATY_GENERIC_LCD	,	F_6
CLOCK_CNTL_DATA	,	V_7
SDRAM	,	V_86
aty_st_le32	,	F_17
ras_multiplier	,	V_21
PLL_ADDR	,	V_6
dsp_precision	,	V_26
pll_vclk_cntl	,	V_51
printk	,	F_8
MAGIC_POSTDIV	,	V_123
tmp2	,	V_63
"atyfb(%s): mclk_fb_mult=%d, xclk_post_div=%d\n"	,	L_9
sclk_fb_div	,	V_124
xpost_div	,	V_94
aty_pll	,	V_56
divider	,	V_20
xclk_ref_div	,	V_30
aty_valid_pll_ct	,	F_9
ref_clk_per	,	V_45
bpp	,	V_13
DSP_LOOP_LATENCY	,	V_115
"pll_ext_cntl=0x%02x pll_gen_cntl=0x%02x pll_vclk_cntl=0x%02x\n"	,	L_6
aty_get_pll_ct	,	F_19
xclk_post_div_real	,	V_117
"atyfb: mclk out of range\n"	,	L_12
MEM_CNTL	,	V_104
DEBUG	,	F_7
aty_var_to_pll_ct	,	F_10
PLL_GEN_CNTL	,	V_78
CLOCK_CNTL_ADDR	,	V_5
pll	,	V_15
pllvclk	,	V_44
pll_limits	,	V_52
DSP_CONFIG	,	V_89
"atyfb(%s): about to program:\n"	,	L_5
memcntl	,	V_96
"atyfb(%s): dsp_config 0x%08x, dsp_on_off 0x%08x\n"	,	L_1
xclk_per	,	V_119
PLL_WR_EN	,	V_9
"atyfb(%s): pllmclk=%d MHz, xclk=%d MHz\n"	,	L_11
dsp_loop_latency	,	V_40
