#include "pipeline.h"

#include <xtensa/sim.h>
#include <xtensa/hal.h>
#include <xtensa/config/core.h>
#include <xtensa/config/system.h>
#include <xtensa/xt_reftb.h>

void ct8_3(const Image<vector32>& in, Image<vector32>& out
)
{
  // Set up the tap values
  
  // Set up the constant values
  const register vector32 c_1_0 = mv16_sv(1);
  const register vector32 c_3_0 = mv16_sv(3);
  const register vector32 c_0_0 = mv16_sv(0);
  const register vector32 c_1023_0 = mv16_sv(1023);
  const register vector32 c_8_0 = mv16_sv(8);
  const register vector32 c_512_0 = mv16_sv(512);
  const register vector32 c_10_0 = mv16_sv(10);
  const register vector32 c_255_0 = mv16_sv(255);
  
  const vector32 *in_ptr = in.mData; // use direct access to speed up inner loop
  vector32 *out_ptr = out.mData; // use direct access to speed up inner loop
  const int IN_WIDTH = in.width();
  const int IN_HEIGHT = in.height();
  const int IN_CHANNELS = 3; // use static value to allow more compiler optimization
  const int OUT_CHANNELS = 3; /// use static value to allow more compiler optimization
  
  // Turn on SAIF power toggle data capture
  set_power_toggle(POWER_TOGGLE_ON);
  for(int y = 0; y < in.height(); y++){
    // DEBUG: y_min=0, y_max=0, y_padding_ofst=0
    // declare the registers storing the stencil window
    register vector32 srp_427_pp_0_0_2;
    register vector32 srp_427_pp_0_0_1;
    register vector32 srp_427_pp_0_0_0;
    
    // load the stencil window for each scan of row
    
    for(int x = 0; x < IN_WIDTH - 0; x++){
      // not on X boundry, common case
      // shift the stencil window, and load the new input pixel
      
      // load the update stencil
      srp_427_pp_0_0_2 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (x+0)*IN_CHANNELS + 2];
      srp_427_pp_0_0_1 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (x+0)*IN_CHANNELS + 1];
      srp_427_pp_0_0_0 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (x+0)*IN_CHANNELS + 0];
      
      // Start operation
      vector32 srp_428_0 = c_3_0;
      vector32 ct8_181_0 = c_0_0;
      vector32 ct8_184_0 = c_8_0;
      vector32 den_143_0 = c_512_0;
      vector32 lambda_onfcam4dpct_line120_356_0 = c_1_0;
      vector32 ccb_58_0 = srp_427_pp_0_0_2;
      vector32 ccb_59_0 = ccb_58_0;
      vector32 ccb_60_0 = mult16_vv(srp_428_0, ccb_59_0);
      vector32 ct8_180_0 = c_1_0;
      vector32 ccb_51_0 = srp_427_pp_0_0_0;
      vector32 ccb_52_0 = ccb_51_0;
      vector32 ccb_53_0 = lshift16_vv(ccb_52_0, lambda_onfcam4dpct_line120_356_0);
      vector32 ccb_70_0 = sub16_vv(ccb_53_0, ccb_59_0);
      vector32 cnr_527_0 = c_1023_0;
      vector32 ccb_64_pack_1 = cnr_527_0;
      vector32 ccb_63_pack_1 = ct8_181_0;
      vector32 ccb_69_pack_1 = cnr_527_0;
      vector32 ccb_68_pack_1 = ct8_181_0;
      vector32 ccb_73_pack_1 = ct8_181_0;
      vector32 ct8_188_0 = c_255_0;
      vector32 ct8_229_pack_1 = ct8_188_0;
      vector32 ct8_235_pack_1 = ct8_188_0;
      vector32 ct8_241_pack_1 = ct8_188_0;
      vector32 ccb_74_pack_1 = cnr_527_0;
      vector32 ccb_54_0 = srp_427_pp_0_0_1;
      vector32 ccb_55_0 = ccb_54_0;
      vector32 ccb_57_0 = mult16_vv(srp_428_0, ccb_55_0);
      vector32 ccb_71_0 = add16_vv(ccb_70_0, ccb_57_0);
      vector32 ccb_56_0 = sub16_vv(ccb_53_0, ccb_55_0);
      vector32 ccb_65_0 = sub16_vv(ccb_56_0, ccb_59_0);
      vector32 ccb_66_0 = add16_vv(ccb_65_0, ct8_180_0);
      vector32 ccb_67_0 = rshift16_vv(ccb_66_0, lambda_onfcam4dpct_line120_356_0);
      vector32 ccb_61_0 = add16_vv(ccb_56_0, ccb_60_0);
      vector32 ccb_62_0 = rshift16_vv(ccb_61_0, lambda_onfcam4dpct_line120_356_0);
      vector32 ccb_63_pack_0 = ccb_62_0;
      // max ccb_63_0 <= (ccb_63_pack_1 , ccb_63_pack_0)
      vector32 ccb_63_0_cotmp_1 = max16_vv(ccb_63_pack_1, ccb_63_pack_0);
      vector32 ccb_63_0 = ccb_63_0_cotmp_1;

      vector32 ccb_64_pack_0 = ccb_63_0;
      vector32 ccb_68_pack_0 = ccb_67_0;
      // max ccb_68_0 <= (ccb_68_pack_1 , ccb_68_pack_0)
      vector32 ccb_68_0_cotmp_1 = max16_vv(ccb_68_pack_1, ccb_68_pack_0);
      vector32 ccb_68_0 = ccb_68_0_cotmp_1;

      vector32 ccb_69_pack_0 = ccb_68_0;
      // min ccb_69_0 <= (ccb_69_pack_1 , ccb_69_pack_0)
      vector32 ccb_69_0_cotmp_1 = min16_vv(ccb_69_pack_1, ccb_69_pack_0);
      vector32 ccb_69_0 = ccb_69_0_cotmp_1;

      vector32 srp_431_1 = ccb_69_0;
      // min ccb_64_0 <= (ccb_64_pack_1 , ccb_64_pack_0)
      vector32 ccb_64_0_cotmp_1 = min16_vv(ccb_64_pack_1, ccb_64_pack_0);
      vector32 ccb_64_0 = ccb_64_0_cotmp_1;

      vector32 srp_431_0 = ccb_64_0;
      vector32 ccb_75_0 = srp_431_0;
      vector32 ct8_224_0 = ccb_75_0;
      vector32 ccb_75_1 = srp_431_1;
      vector32 ct8_230_0 = ccb_75_1;
      vector32 ct8_231_0 = ct8_230_0;
      vector32 ct8_232_0 = lshift16_vv(ct8_231_0, ct8_184_0);
      vector32 ct8_233_0 = add16_vv(ct8_232_0, den_143_0);
      vector32 ct8_225_0 = ct8_224_0;
      vector32 ct8_226_0 = lshift16_vv(ct8_225_0, ct8_184_0);
      vector32 ct8_227_0 = add16_vv(ct8_226_0, den_143_0);
      vector32 ccb_72_0 = rshift16_vv(ccb_71_0, lambda_onfcam4dpct_line120_356_0);
      vector32 ccb_73_pack_0 = ccb_72_0;
      // max ccb_73_0 <= (ccb_73_pack_1 , ccb_73_pack_0)
      vector32 ccb_73_0_cotmp_1 = max16_vv(ccb_73_pack_1, ccb_73_pack_0);
      vector32 ccb_73_0 = ccb_73_0_cotmp_1;

      vector32 ccb_74_pack_0 = ccb_73_0;
      // min ccb_74_0 <= (ccb_74_pack_1 , ccb_74_pack_0)
      vector32 ccb_74_0_cotmp_1 = min16_vv(ccb_74_pack_1, ccb_74_pack_0);
      vector32 ccb_74_0 = ccb_74_0_cotmp_1;

      vector32 srp_431_2 = ccb_74_0;
      vector32 ccb_75_2 = srp_431_2;
      vector32 ct8_236_0 = ccb_75_2;
      vector32 ct8_237_0 = ct8_236_0;
      vector32 ct8_238_0 = lshift16_vv(ct8_237_0, ct8_184_0);
      vector32 ct8_239_0 = add16_vv(ct8_238_0, den_143_0);
      vector32 calcBlc_164_0 = c_10_0;
      vector32 ct8_228_0 = rshift16_vv(ct8_227_0, calcBlc_164_0);
      vector32 ct8_234_0 = rshift16_vv(ct8_233_0, calcBlc_164_0);
      vector32 ct8_235_pack_0 = ct8_234_0;
      // min ct8_235_0 <= (ct8_235_pack_1 , ct8_235_pack_0)
      vector32 ct8_235_0_cotmp_1 = min16_vv(ct8_235_pack_1, ct8_235_pack_0);
      vector32 ct8_235_0 = ct8_235_0_cotmp_1;

      vector32 ct8_242_1 = ct8_235_0;
      vector32 ct8_243_1 = ct8_242_1;
      vector32 ct8_240_0 = rshift16_vv(ct8_239_0, calcBlc_164_0);
      vector32 ct8_241_pack_0 = ct8_240_0;
      // min ct8_241_0 <= (ct8_241_pack_1 , ct8_241_pack_0)
      vector32 ct8_241_0_cotmp_1 = min16_vv(ct8_241_pack_1, ct8_241_pack_0);
      vector32 ct8_241_0 = ct8_241_0_cotmp_1;

      vector32 ct8_242_2 = ct8_241_0;
      vector32 ct8_243_2 = ct8_242_2;
      vector32 ct8_229_pack_0 = ct8_228_0;
      // min ct8_229_0 <= (ct8_229_pack_1 , ct8_229_pack_0)
      vector32 ct8_229_0_cotmp_1 = min16_vv(ct8_229_pack_1, ct8_229_pack_0);
      vector32 ct8_229_0 = ct8_229_0_cotmp_1;

      vector32 ct8_242_0 = ct8_229_0;
      vector32 ct8_243_0 = ct8_242_0;
      out_ptr[y*IN_WIDTH*OUT_CHANNELS + x*OUT_CHANNELS + 2] = ct8_243_2;
      out_ptr[y*IN_WIDTH*OUT_CHANNELS + x*OUT_CHANNELS + 1] = ct8_243_1;
      out_ptr[y*IN_WIDTH*OUT_CHANNELS + x*OUT_CHANNELS + 0] = ct8_243_0;
    }
  }
  
  // End SAIF power toggle data capture
  set_power_toggle(POWER_TOGGLE_OFF);
} // END ct8_3


void calcDem_3(const Image<vector32>& in, Image<vector32>& out
	, unsigned int tap_dem_wg_0_s
	, unsigned int tap_dem_wc_0_s
	, unsigned int tap_dem_dirThr_0_s
)
{
  // Set up the tap values
  const register vector32 tap_dem_wg_0 = mv16_sv(tap_dem_wg_0_s);
  const register vector32 tap_dem_wc_0 = mv16_sv(tap_dem_wc_0_s);
  const register vector32 tap_dem_dirThr_0 = mv16_sv(tap_dem_dirThr_0_s);
  
  // Set up the constant values
  const register vector32 c_2_0 = mv16_sv(2);
  const register vector32 c_1_0 = mv16_sv(1);
  const register vector32 c_0_0 = mv16_sv(0);
  const register vector32 c_0x1_0 = mv16_sv(0x1);
  const register vector32 c_255_0 = mv16_sv(255);
  const register vector32 c_9_0 = mv16_sv(9);
  const register vector32 c_n9_0 = mv16_sv(-9);
  const register vector32 c_0x0_0 = mv16_sv(0x0);
  const register vector32 c_344_0 = mv16_sv(344);
  const register vector32 c_34_0 = mv16_sv(34);
  const register vector32 c_3_0 = mv16_sv(3);
  const register vector32 c_1023_0 = mv16_sv(1023);
  const register vector32 c_n10_0 = mv16_sv(-10);
  const register vector32 c_n8_0 = mv16_sv(-8);
  const register vector32 c_5_0 = mv16_sv(5);
  const register vector32 c_8_0 = mv16_sv(8);
  
  const vector32 *in_ptr = in.mData; // use direct access to speed up inner loop
  vector32 *out_ptr = out.mData; // use direct access to speed up inner loop
  const int IN_WIDTH = in.width();
  const int IN_HEIGHT = in.height();
  const int IN_CHANNELS = 1; // use static value to allow more compiler optimization
  const int OUT_CHANNELS = 3; /// use static value to allow more compiler optimization
  
  // Turn on SAIF power toggle data capture
  set_power_toggle(POWER_TOGGLE_ON);
  for(int y = 0; y < in.height(); y++){
    // DEBUG: y_min=-3, y_max=3, y_padding_ofst=3
    // declare the registers storing the stencil window
    register vector32 calcWbg_46_pp_6_6;
    register vector32 calcWbg_46_pp_6_5;
    register vector32 calcWbg_46_pp_6_4;
    register vector32 calcWbg_46_pp_6_3;
    register vector32 calcWbg_46_pp_6_2;
    register vector32 calcWbg_46_pp_6_1;
    register vector32 calcWbg_46_pp_6_0;
    register vector32 calcWbg_46_pp_5_6;
    register vector32 calcWbg_46_pp_5_5;
    register vector32 calcWbg_46_pp_5_4;
    register vector32 calcWbg_46_pp_5_3;
    register vector32 calcWbg_46_pp_5_2;
    register vector32 calcWbg_46_pp_5_1;
    register vector32 calcWbg_46_pp_5_0;
    register vector32 calcWbg_46_pp_4_6;
    register vector32 calcWbg_46_pp_4_5;
    register vector32 calcWbg_46_pp_4_4;
    register vector32 calcWbg_46_pp_4_3;
    register vector32 calcWbg_46_pp_4_2;
    register vector32 calcWbg_46_pp_4_1;
    register vector32 calcWbg_46_pp_4_0;
    register vector32 calcWbg_46_pp_3_6;
    register vector32 calcWbg_46_pp_3_5;
    register vector32 calcWbg_46_pp_3_4;
    register vector32 calcWbg_46_pp_3_3;
    register vector32 calcWbg_46_pp_3_2;
    register vector32 calcWbg_46_pp_3_1;
    register vector32 calcWbg_46_pp_3_0;
    register vector32 calcWbg_46_pp_2_6;
    register vector32 calcWbg_46_pp_2_5;
    register vector32 calcWbg_46_pp_2_4;
    register vector32 calcWbg_46_pp_2_3;
    register vector32 calcWbg_46_pp_2_2;
    register vector32 calcWbg_46_pp_2_1;
    register vector32 calcWbg_46_pp_2_0;
    register vector32 calcWbg_46_pp_1_6;
    register vector32 calcWbg_46_pp_1_5;
    register vector32 calcWbg_46_pp_1_4;
    register vector32 calcWbg_46_pp_1_3;
    register vector32 calcWbg_46_pp_1_2;
    register vector32 calcWbg_46_pp_1_1;
    register vector32 calcWbg_46_pp_1_0;
    register vector32 calcWbg_46_pp_0_6;
    register vector32 calcWbg_46_pp_0_5;
    register vector32 calcWbg_46_pp_0_4;
    register vector32 calcWbg_46_pp_0_3;
    register vector32 calcWbg_46_pp_0_2;
    register vector32 calcWbg_46_pp_0_1;
    register vector32 calcWbg_46_pp_0_0;
    
    // load the stencil window for each scan of row
    calcWbg_46_pp_1_6 = in_ptr[(y+6)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -3)*IN_CHANNELS + 0];
    calcWbg_46_pp_1_6 = getl16_vv(calcWbg_46_pp_1_6);
    calcWbg_46_pp_1_5 = in_ptr[(y+5)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -3)*IN_CHANNELS + 0];
    calcWbg_46_pp_1_5 = getl16_vv(calcWbg_46_pp_1_5);
    calcWbg_46_pp_1_4 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -3)*IN_CHANNELS + 0];
    calcWbg_46_pp_1_4 = getl16_vv(calcWbg_46_pp_1_4);
    calcWbg_46_pp_1_3 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -3)*IN_CHANNELS + 0];
    calcWbg_46_pp_1_3 = getl16_vv(calcWbg_46_pp_1_3);
    calcWbg_46_pp_1_2 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -3)*IN_CHANNELS + 0];
    calcWbg_46_pp_1_2 = getl16_vv(calcWbg_46_pp_1_2);
    calcWbg_46_pp_1_1 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -3)*IN_CHANNELS + 0];
    calcWbg_46_pp_1_1 = getl16_vv(calcWbg_46_pp_1_1);
    calcWbg_46_pp_1_0 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -3)*IN_CHANNELS + 0];
    calcWbg_46_pp_1_0 = getl16_vv(calcWbg_46_pp_1_0);
    calcWbg_46_pp_2_6 = in_ptr[(y+6)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 0];
    calcWbg_46_pp_2_6 = getl16_vv(calcWbg_46_pp_2_6);
    calcWbg_46_pp_2_5 = in_ptr[(y+5)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 0];
    calcWbg_46_pp_2_5 = getl16_vv(calcWbg_46_pp_2_5);
    calcWbg_46_pp_2_4 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 0];
    calcWbg_46_pp_2_4 = getl16_vv(calcWbg_46_pp_2_4);
    calcWbg_46_pp_2_3 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 0];
    calcWbg_46_pp_2_3 = getl16_vv(calcWbg_46_pp_2_3);
    calcWbg_46_pp_2_2 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 0];
    calcWbg_46_pp_2_2 = getl16_vv(calcWbg_46_pp_2_2);
    calcWbg_46_pp_2_1 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 0];
    calcWbg_46_pp_2_1 = getl16_vv(calcWbg_46_pp_2_1);
    calcWbg_46_pp_2_0 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 0];
    calcWbg_46_pp_2_0 = getl16_vv(calcWbg_46_pp_2_0);
    calcWbg_46_pp_3_6 = in_ptr[(y+6)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 0];
    calcWbg_46_pp_3_6 = getl16_vv(calcWbg_46_pp_3_6);
    calcWbg_46_pp_3_5 = in_ptr[(y+5)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 0];
    calcWbg_46_pp_3_5 = getl16_vv(calcWbg_46_pp_3_5);
    calcWbg_46_pp_3_4 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 0];
    calcWbg_46_pp_3_4 = getl16_vv(calcWbg_46_pp_3_4);
    calcWbg_46_pp_3_3 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 0];
    calcWbg_46_pp_3_3 = getl16_vv(calcWbg_46_pp_3_3);
    calcWbg_46_pp_3_2 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 0];
    calcWbg_46_pp_3_2 = getl16_vv(calcWbg_46_pp_3_2);
    calcWbg_46_pp_3_1 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 0];
    calcWbg_46_pp_3_1 = getl16_vv(calcWbg_46_pp_3_1);
    calcWbg_46_pp_3_0 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 0];
    calcWbg_46_pp_3_0 = getl16_vv(calcWbg_46_pp_3_0);
    calcWbg_46_pp_4_6 = in_ptr[(y+6)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 0];
    calcWbg_46_pp_4_5 = in_ptr[(y+5)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 0];
    calcWbg_46_pp_4_4 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 0];
    calcWbg_46_pp_4_3 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 0];
    calcWbg_46_pp_4_2 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 0];
    calcWbg_46_pp_4_1 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 0];
    calcWbg_46_pp_4_0 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 0];
    calcWbg_46_pp_5_6 = in_ptr[(y+6)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 0];
    calcWbg_46_pp_5_5 = in_ptr[(y+5)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 0];
    calcWbg_46_pp_5_4 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 0];
    calcWbg_46_pp_5_3 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 0];
    calcWbg_46_pp_5_2 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 0];
    calcWbg_46_pp_5_1 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 0];
    calcWbg_46_pp_5_0 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 0];
    calcWbg_46_pp_6_6 = in_ptr[(y+6)*IN_WIDTH*IN_CHANNELS + (2)*IN_CHANNELS + 0];
    calcWbg_46_pp_6_5 = in_ptr[(y+5)*IN_WIDTH*IN_CHANNELS + (2)*IN_CHANNELS + 0];
    calcWbg_46_pp_6_4 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (2)*IN_CHANNELS + 0];
    calcWbg_46_pp_6_3 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (2)*IN_CHANNELS + 0];
    calcWbg_46_pp_6_2 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (2)*IN_CHANNELS + 0];
    calcWbg_46_pp_6_1 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (2)*IN_CHANNELS + 0];
    calcWbg_46_pp_6_0 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (2)*IN_CHANNELS + 0];
    
    for(int x = 0; x < IN_WIDTH - 3; x++){
      // not on X boundry, common case
      // shift the stencil window, and load the new input pixel
      calcWbg_46_pp_0_6 = calcWbg_46_pp_1_6;
      calcWbg_46_pp_0_5 = calcWbg_46_pp_1_5;
      calcWbg_46_pp_0_4 = calcWbg_46_pp_1_4;
      calcWbg_46_pp_0_3 = calcWbg_46_pp_1_3;
      calcWbg_46_pp_0_2 = calcWbg_46_pp_1_2;
      calcWbg_46_pp_0_1 = calcWbg_46_pp_1_1;
      calcWbg_46_pp_0_0 = calcWbg_46_pp_1_0;
      calcWbg_46_pp_1_6 = calcWbg_46_pp_2_6;
      calcWbg_46_pp_1_5 = calcWbg_46_pp_2_5;
      calcWbg_46_pp_1_4 = calcWbg_46_pp_2_4;
      calcWbg_46_pp_1_3 = calcWbg_46_pp_2_3;
      calcWbg_46_pp_1_2 = calcWbg_46_pp_2_2;
      calcWbg_46_pp_1_1 = calcWbg_46_pp_2_1;
      calcWbg_46_pp_1_0 = calcWbg_46_pp_2_0;
      calcWbg_46_pp_2_6 = calcWbg_46_pp_3_6;
      calcWbg_46_pp_2_5 = calcWbg_46_pp_3_5;
      calcWbg_46_pp_2_4 = calcWbg_46_pp_3_4;
      calcWbg_46_pp_2_3 = calcWbg_46_pp_3_3;
      calcWbg_46_pp_2_2 = calcWbg_46_pp_3_2;
      calcWbg_46_pp_2_1 = calcWbg_46_pp_3_1;
      calcWbg_46_pp_2_0 = calcWbg_46_pp_3_0;
      calcWbg_46_pp_3_6 = calcWbg_46_pp_4_6;
      calcWbg_46_pp_3_5 = calcWbg_46_pp_4_5;
      calcWbg_46_pp_3_4 = calcWbg_46_pp_4_4;
      calcWbg_46_pp_3_3 = calcWbg_46_pp_4_3;
      calcWbg_46_pp_3_2 = calcWbg_46_pp_4_2;
      calcWbg_46_pp_3_1 = calcWbg_46_pp_4_1;
      calcWbg_46_pp_3_0 = calcWbg_46_pp_4_0;
      calcWbg_46_pp_4_6 = calcWbg_46_pp_5_6;
      calcWbg_46_pp_4_5 = calcWbg_46_pp_5_5;
      calcWbg_46_pp_4_4 = calcWbg_46_pp_5_4;
      calcWbg_46_pp_4_3 = calcWbg_46_pp_5_3;
      calcWbg_46_pp_4_2 = calcWbg_46_pp_5_2;
      calcWbg_46_pp_4_1 = calcWbg_46_pp_5_1;
      calcWbg_46_pp_4_0 = calcWbg_46_pp_5_0;
      calcWbg_46_pp_5_6 = calcWbg_46_pp_6_6;
      calcWbg_46_pp_5_5 = calcWbg_46_pp_6_5;
      calcWbg_46_pp_5_4 = calcWbg_46_pp_6_4;
      calcWbg_46_pp_5_3 = calcWbg_46_pp_6_3;
      calcWbg_46_pp_5_2 = calcWbg_46_pp_6_2;
      calcWbg_46_pp_5_1 = calcWbg_46_pp_6_1;
      calcWbg_46_pp_5_0 = calcWbg_46_pp_6_0;
      
      // load the update stencil
      calcWbg_46_pp_6_6 = in_ptr[(y+6)*IN_WIDTH*IN_CHANNELS + (x+3)*IN_CHANNELS + 0];
      calcWbg_46_pp_6_5 = in_ptr[(y+5)*IN_WIDTH*IN_CHANNELS + (x+3)*IN_CHANNELS + 0];
      calcWbg_46_pp_6_4 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (x+3)*IN_CHANNELS + 0];
      calcWbg_46_pp_6_3 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (x+3)*IN_CHANNELS + 0];
      calcWbg_46_pp_6_2 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (x+3)*IN_CHANNELS + 0];
      calcWbg_46_pp_6_1 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (x+3)*IN_CHANNELS + 0];
      calcWbg_46_pp_6_0 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (x+3)*IN_CHANNELS + 0];
      
      // Start operation
      vector32 centroid_pos_0 = mv16_sv(x);
      vector32 centroid_pos_1 = mv16_sv(y);
      vector32 lambda_onfcam4dpct_line120_316_0 = c_1_0;
      vector32 lambda_onfcam4dpct_line120_324_0 = c_1_0;
      vector32 cnr_8_0 = c_1023_0;
      vector32 ct8_63_0 = c_1_0;
      vector32 ct8_90_0 = c_n9_0;
      vector32 ct8_71_0 = c_1_0;
      vector32 lambda_nfcam4defst_line56_68_0 = c_0x1_0;
      vector32 ct8_79_0 = c_0_0;
      vector32 Rh_486_0 = calcWbg_46_pp_3_1;
      vector32 Rh_581_pack_1 = ct8_79_0;
      vector32 ct8_127_0 = c_255_0;
      vector32 ct8_129_0 = c_9_0;
      vector32 Gh_60_pack_1 = cnr_8_0;
      vector32 ct8_65_0 = c_n10_0;
      vector32 ct8_105_0 = c_9_0;
      vector32 ct8_100_0 = c_9_0;
      vector32 Rh_425_0 = add16_vv(calcWbg_46_pp_3_4, calcWbg_46_pp_3_2);
      vector32 lambda_onfcam4dpct_line120_321_0 = c_1_0;
      vector32 lambda_nfcam4defst_line56_34_0 = c_344_0;
      vector32 srp_20_0 = c_3_0;
      vector32 Rh_472_0 = add16_vv(calcWbg_46_pp_1_3, calcWbg_46_pp_3_3);
      vector32 Rh_534_0 = calcWbg_46_pp_0_3;
      vector32 lambda_nfcam4defst_line56_37_0 = c_0x0_0;
      vector32 srp_10_0 = c_3_0;
      vector32 Rh_543_0 = add16_vv(calcWbg_46_pp_3_4, calcWbg_46_pp_5_4);
      vector32 Gh_59_pack_1 = ct8_79_0;
      vector32 Rh_505_0 = calcWbg_46_pp_3_6;
      vector32 cnr_5_0 = c_1023_0;
      vector32 Bh_94_pack_1 = cnr_5_0;
      vector32 Gh_56_pack_1 = cnr_5_0;
      vector32 Rh_577_pack_1 = cnr_5_0;
      vector32 Bh_97_pack_1 = cnr_5_0;
      vector32 calcDem_320_pack_1 = cnr_5_0;
      vector32 calcDem_323_pack_1 = cnr_5_0;
      vector32 Rv_113_0 = sub16_vv(Rh_425_0, calcWbg_46_pp_2_3);
      vector32 Rh_582_pack_1 = cnr_8_0;
      vector32 lambda_onfcam4dpct_line120_312_0 = c_1_0;
      vector32 lambda_onfcam4dpct_line120_314_0 = c_1_0;
      vector32 lambda_onfcam4dpct_line120_319_0 = c_1_0;
      vector32 Rv_175_pack_1 = cnr_5_0;
      vector32 ct8_54_0 = c_1_0;
      vector32 ct8_119_0 = c_255_0;
      vector32 srp_12_0 = c_2_0;
      vector32 ct8_87_0 = c_0_0;
      vector32 lambda_nfcam4defst_line49_33_0 = c_34_0;
      vector32 ct8_101_0 = add16_vv(centroid_pos_0, ct8_100_0);
      vector32 Gv_53_pack_1 = cnr_5_0;
      vector32 ct8_113_0 = c_9_0;
      vector32 ct8_85_0 = c_n10_0;
      vector32 lambda_nfcam4defst_line56_52_0 = c_344_0;
      vector32 Rh_586_pack_1 = ct8_87_0;
      vector32 lambda_nfcam4defst_line49_47_0 = c_34_0;
      vector32 ct8_116_0 = c_9_0;
      vector32 ct8_117_0 = add16_vv(centroid_pos_0, ct8_116_0);
      vector32 lambda_onfcam4dpct_line120_315_0 = c_1_0;
      vector32 lambda_onfcam4ccmt_line101_5_0 = c_2_0;
      vector32 srp_16_0 = c_3_0;
      vector32 calcDem_61_0 = tap_dem_dirThr_0;
      vector32 Rh_545_0 = calcWbg_46_pp_5_4;
      vector32 Rh_493_0 = add16_vv(calcWbg_46_pp_2_5, calcWbg_46_pp_4_5);
      vector32 Rh_494_0 = add16_vv(Rh_493_0, calcWbg_46_pp_2_3);
      vector32 ct8_78_0 = c_8_0;
      vector32 lambda_nfcam4defst_line56_43_0 = c_344_0;
      vector32 ct8_108_0 = c_9_0;
      vector32 ct8_109_0 = add16_vv(centroid_pos_0, ct8_108_0);
      vector32 Rh_495_0 = add16_vv(Rh_494_0, calcWbg_46_pp_4_3);
      vector32 lambda_onfcam4ccmt_line101_7_0 = c_2_0;
      vector32 srp_13_0 = c_2_0;
      vector32 lambda_nfcam4defst_line56_70_0 = c_344_0;
      vector32 lambda_onfcam4dpct_line120_320_0 = c_1_0;
      vector32 Rh_386_0 = calcWbg_46_pp_2_2;
      vector32 Rh_384_0 = calcWbg_46_pp_4_4;
      vector32 lambda_nfcam4defst_line56_59_0 = c_0x1_0;
      vector32 Rh_544_0 = add16_vv(Rh_543_0, calcWbg_46_pp_3_2);
      vector32 Rh_548_0 = add16_vv(Rh_544_0, calcWbg_46_pp_5_2);
      vector32 lambda_onfcam4dpct_line120_318_0 = c_1_0;
      vector32 Bh_102_pack_1 = cnr_8_0;
      vector32 Rh_379_0 = calcWbg_46_pp_2_4;
      vector32 Bv_105_pack_1 = cnr_5_0;
      vector32 srp_14_0 = c_2_0;
      vector32 ct8_57_0 = c_n9_0;
      vector32 lambda_nfcam4defst_line56_29_0 = c_0x0_0;
      vector32 Rh_553_0 = calcWbg_46_pp_5_2;
      vector32 ct8_95_0 = c_255_0;
      vector32 ct8_82_0 = c_n9_0;
      vector32 Rv_178_pack_1 = cnr_5_0;
      vector32 lambda_onfcam4ccmt_line101_6_0 = c_2_0;
      vector32 lambda_nfcam4defst_line56_38_0 = mux16_vv(lambda_nfcam4defst_line56_37_0, ct8_63_0, lambda_onfcam4ccmt_line101_6_0);
      vector32 Rh_517_0 = calcWbg_46_pp_3_0;
      vector32 Rh_507_0 = calcWbg_46_pp_2_1;
      vector32 ct8_96_0 = sub16_vv(ct8_95_0, centroid_pos_1);
      vector32 Rh_513_0 = calcWbg_46_pp_4_1;
      vector32 Rh_380_0 = add16_vv(calcWbg_46_pp_2_4, calcWbg_46_pp_4_4);
      vector32 Rh_381_0 = Rh_380_0;
      vector32 Rv_114_0 = sub16_vv(Rv_113_0, calcWbg_46_pp_4_3);
      vector32 Gv_56_pack_1 = cnr_5_0;
      vector32 Rh_473_0 = sub16_vv(Rh_472_0, calcWbg_46_pp_2_4);
      vector32 Rh_474_0 = sub16_vv(Rh_473_0, calcWbg_46_pp_2_2);
      vector32 Rh_475_0 = Rh_474_0;
      vector32 srp_19_0 = c_2_0;
      vector32 lambda_nfcam4defst_line56_64_0 = c_0x0_0;
      vector32 calcDem_317_pack_1 = cnr_5_0;
      vector32 ct8_97_0 = c_9_0;
      vector32 Bv_111_pack_1 = cnr_5_0;
      vector32 ct8_120_0 = sub16_vv(ct8_119_0, centroid_pos_1);
      vector32 Rh_528_0 = calcWbg_46_pp_1_2;
      vector32 Rv_115_0 = Rv_114_0;
      vector32 Rv_116_0 = add16_vv(Rv_115_0, lambda_onfcam4ccmt_line101_5_0);
      vector32 Rv_117_0 = rshift16_vv(Rv_116_0, lambda_onfcam4dpct_line120_316_0);
      vector32 calcDem_23_0 = tap_dem_wc_0;
      vector32 Rh_574_pack_1 = cnr_5_0;
      vector32 Rh_518_0 = add16_vv(calcWbg_46_pp_1_4, calcWbg_46_pp_3_4);
      vector32 Gh_53_pack_1 = cnr_5_0;
      vector32 Rh_478_0 = Rh_472_0;
      vector32 Rh_387_0 = add16_vv(calcWbg_46_pp_2_4, calcWbg_46_pp_2_2);
      vector32 lambda_onfcam4ccmt_line101_8_0 = c_2_0;
      vector32 Rh_476_0 = add16_vv(Rh_475_0, lambda_onfcam4ccmt_line101_8_0);
      vector32 Rh_477_0 = rshift16_vv(Rh_476_0, lambda_onfcam4dpct_line120_314_0);
      vector32 ct8_111_0 = c_255_0;
      vector32 ct8_80_0 = c_1_0;
      vector32 Rh_444_0 = calcWbg_46_pp_5_3;
      vector32 Rh_549_0 = Rh_548_0;
      vector32 ct8_76_0 = c_n9_0;
      vector32 ct8_118_0 = add16_vv(ct8_117_0, ct8_76_0);
      vector32 calcDem_21_0 = c_5_0;
      vector32 Rh_434_0 = calcWbg_46_pp_3_3;
      vector32 Rh_436_0 = lshift16_vv(Rh_434_0, srp_13_0);
      vector32 Rh_437_0 = sub16_vv(Rh_436_0, Rh_379_0);
      vector32 ct8_103_0 = c_255_0;
      vector32 lambda_nfcam4defst_line49_26_0 = c_34_0;
      vector32 srp_15_0 = c_2_0;
      vector32 ct8_62_0 = c_0_0;
      vector32 Rv_182_pack_1 = ct8_62_0;
      vector32 lambda_nfcam4defst_line49_29_0 = mux16_vv(lambda_nfcam4defst_line56_37_0, ct8_62_0, lambda_onfcam4ccmt_line101_6_0);
      vector32 lambda_nfcam4defst_line49_30_0 = mux16_vv(lambda_nfcam4defst_line56_37_0, ct8_63_0, lambda_nfcam4defst_line49_29_0);
      vector32 lambda_nfcam4defst_line56_39_0 = mux16_vv(lambda_nfcam4defst_line56_37_0, ct8_62_0, lambda_nfcam4defst_line56_38_0);
      vector32 lambda_nfcam4defst_line56_40_0 = mux16_vv(lambda_nfcam4defst_line56_37_0, ct8_63_0, lambda_nfcam4defst_line56_39_0);
      vector32 ct8_73_0 = c_n8_0;
      vector32 ct8_121_0 = c_9_0;
      vector32 ct8_122_0 = add16_vv(ct8_120_0, ct8_121_0);
      vector32 ct8_123_0 = add16_vv(ct8_122_0, ct8_82_0);
      vector32 ct8_70_0 = c_0_0;
      vector32 Rv_187_pack_1 = ct8_70_0;
      vector32 Rh_395_0 = calcWbg_46_pp_4_2;
      vector32 Rh_481_0 = calcWbg_46_pp_3_5;
      vector32 Rh_416_0 = calcWbg_46_pp_3_4;
      vector32 Gv_59_pack_1 = ct8_62_0;
      vector32 Rh_438_0 = sub16_vv(Rh_437_0, Rh_384_0);
      vector32 Rh_439_0 = sub16_vv(Rh_438_0, Rh_386_0);
      vector32 Rh_440_0 = sub16_vv(Rh_439_0, Rh_395_0);
      vector32 Rh_441_0 = add16_vv(Rh_440_0, lambda_onfcam4ccmt_line101_5_0);
      vector32 Rh_442_0 = rshift16_vv(Rh_441_0, srp_12_0);
      vector32 ct8_60_0 = c_n9_0;
      vector32 Rh_519_0 = calcWbg_46_pp_1_4;
      vector32 cnr_9_0 = c_1023_0;
      vector32 Rh_587_pack_1 = cnr_9_0;
      vector32 Bh_107_pack_1 = cnr_9_0;
      vector32 srp_22_0 = c_2_0;
      vector32 lambda_nfcam4defst_line56_55_0 = c_0x0_0;
      vector32 Rh_396_0 = add16_vv(calcWbg_46_pp_2_2, calcWbg_46_pp_4_2);
      vector32 Rh_397_0 = Rh_396_0;
      vector32 ct8_112_0 = sub16_vv(ct8_111_0, centroid_pos_1);
      vector32 ct8_114_0 = add16_vv(ct8_112_0, ct8_113_0);
      vector32 ct8_115_0 = add16_vv(ct8_114_0, ct8_73_0);
      vector32 Rh_411_0 = calcWbg_46_pp_4_3;
      vector32 Rh_414_0 = lshift16_vv(Rh_411_0, srp_14_0);
      vector32 Rh_419_0 = sub16_vv(Rh_414_0, Rh_416_0);
      vector32 lambda_nfcam4defst_line56_28_0 = c_0x1_0;
      vector32 Rh_487_0 = add16_vv(calcWbg_46_pp_3_3, calcWbg_46_pp_3_1);
      vector32 Rh_488_0 = Rh_487_0;
      vector32 Rh_489_0 = add16_vv(Rh_488_0, ct8_71_0);
      vector32 Rh_490_0 = rshift16_vv(Rh_489_0, lambda_onfcam4dpct_line120_320_0);
      vector32 Rh_385_0 = add16_vv(Rh_380_0, calcWbg_46_pp_2_2);
      vector32 Rh_398_0 = add16_vv(Rh_397_0, ct8_71_0);
      vector32 Rh_399_0 = rshift16_vv(Rh_398_0, lambda_onfcam4dpct_line120_316_0);
      vector32 Bh_106_pack_1 = ct8_87_0;
      vector32 Rh_546_0 = sub16_vv(Rh_419_0, Rh_545_0);
      vector32 ct8_98_0 = add16_vv(ct8_96_0, ct8_97_0);
      vector32 ct8_99_0 = add16_vv(ct8_98_0, ct8_57_0);
      vector32 Gh_63_pack_1 = ct8_87_0;
      vector32 Rh_522_0 = add16_vv(Rh_518_0, calcWbg_46_pp_1_2);
      vector32 Rh_523_0 = add16_vv(Rh_522_0, calcWbg_46_pp_3_2);
      vector32 Rh_524_0 = Rh_523_0;
      vector32 Rh_525_0 = add16_vv(Rh_524_0, lambda_onfcam4ccmt_line101_8_0);
      vector32 Rh_526_0 = rshift16_vv(Rh_525_0, srp_15_0);
      vector32 Rh_527_0 = add16_vv(Rh_526_0, Rh_477_0);
      vector32 Rh_455_0 = calcWbg_46_pp_1_3;
      vector32 Rh_446_0 = add16_vv(calcWbg_46_pp_3_3, calcWbg_46_pp_5_3);
      vector32 Rh_452_0 = Rh_446_0;
      vector32 Rh_447_0 = sub16_vv(Rh_446_0, calcWbg_46_pp_4_4);
      vector32 Rh_448_0 = sub16_vv(Rh_447_0, calcWbg_46_pp_4_2);
      vector32 Rh_449_0 = Rh_448_0;
      vector32 cnr_7_0 = c_1023_0;
      vector32 Gv_64_pack_1 = cnr_7_0;
      vector32 Rv_188_pack_1 = cnr_7_0;
      vector32 Bv_122_pack_1 = ct8_70_0;
      vector32 ct8_55_0 = c_0_0;
      vector32 calcDem_322_pack_1 = ct8_55_0;
      vector32 Rh_576_pack_1 = ct8_55_0;
      vector32 Bv_104_pack_1 = ct8_55_0;
      vector32 Gv_55_pack_1 = ct8_55_0;
      vector32 lambda_nfcam4defst_line49_22_0 = mux16_vv(lambda_nfcam4defst_line56_29_0, ct8_55_0, lambda_onfcam4ccmt_line101_5_0);
      vector32 Bh_93_pack_1 = ct8_55_0;
      vector32 Rv_174_pack_1 = ct8_55_0;
      vector32 Bv_110_pack_1 = ct8_55_0;
      vector32 calcDem_316_pack_1 = ct8_55_0;
      vector32 Rh_573_pack_1 = ct8_55_0;
      vector32 calcDem_319_pack_1 = ct8_55_0;
      vector32 Gv_52_pack_1 = ct8_55_0;
      vector32 Rv_177_pack_1 = ct8_55_0;
      vector32 Gh_52_pack_1 = ct8_55_0;
      vector32 Rh_407_0 = add16_vv(calcWbg_46_pp_2_3, calcWbg_46_pp_4_3);
      vector32 Rh_415_0 = sub16_vv(Rh_407_0, calcWbg_46_pp_3_4);
      vector32 Rh_420_0 = sub16_vv(Rh_415_0, calcWbg_46_pp_3_2);
      vector32 Rh_421_0 = Rh_420_0;
      vector32 Rh_422_0 = add16_vv(Rh_421_0, lambda_onfcam4ccmt_line101_5_0);
      vector32 Rh_506_0 = add16_vv(Rh_407_0, calcWbg_46_pp_2_1);
      vector32 Rh_423_0 = rshift16_vv(Rh_422_0, lambda_onfcam4dpct_line120_316_0);
      vector32 Rh_509_0 = add16_vv(Rh_506_0, calcWbg_46_pp_4_1);
      vector32 Rh_408_0 = Rh_407_0;
      vector32 lambda_nfcam4defst_line56_30_0 = mux16_vv(lambda_nfcam4defst_line56_29_0, ct8_54_0, lambda_onfcam4ccmt_line101_5_0);
      vector32 lambda_nfcam4defst_line49_31_0 = mux16_vv(lambda_nfcam4defst_line56_37_0, ct8_63_0, lambda_nfcam4defst_line49_30_0);
      vector32 Rh_400_0 = add16_vv(calcWbg_46_pp_4_4, calcWbg_46_pp_4_2);
      vector32 cnr_6_0 = c_1023_0;
      vector32 Gv_60_pack_1 = cnr_6_0;
      vector32 Rv_183_pack_1 = cnr_6_0;
      vector32 Bv_117_pack_1 = cnr_6_0;
      vector32 Rh_479_0 = add16_vv(Rh_478_0, ct8_80_0);
      vector32 Bv_123_pack_1 = cnr_7_0;
      vector32 lambda_nfcam4defst_line49_43_0 = mux16_vv(lambda_nfcam4defst_line56_55_0, ct8_79_0, lambda_onfcam4ccmt_line101_8_0);
      vector32 calcDem_4_0 = tap_dem_wg_0;
      vector32 Rh_391_0 = add16_vv(Rh_385_0, calcWbg_46_pp_4_2);
      vector32 Rh_392_0 = Rh_391_0;
      vector32 Rh_393_0 = add16_vv(Rh_392_0, lambda_onfcam4ccmt_line101_5_0);
      vector32 Rh_394_0 = rshift16_vv(Rh_393_0, srp_12_0);
      vector32 Rv_118_0 = add16_vv(Rh_394_0, Rv_117_0);
      vector32 lambda_nfcam4defst_line56_56_0 = mux16_vv(lambda_nfcam4defst_line56_55_0, ct8_80_0, lambda_onfcam4ccmt_line101_8_0);
      vector32 lambda_nfcam4defst_line56_57_0 = mux16_vv(lambda_nfcam4defst_line56_55_0, ct8_79_0, lambda_nfcam4defst_line56_56_0);
      vector32 lambda_nfcam4defst_line56_58_0 = mux16_vv(lambda_nfcam4defst_line56_55_0, ct8_80_0, lambda_nfcam4defst_line56_57_0);
      vector32 lambda_nfcam4defst_line56_60_0 = mux16_vv(lambda_nfcam4defst_line56_59_0, ct8_79_0, lambda_nfcam4defst_line56_58_0);
      vector32 lambda_nfcam4defst_line56_62_0 = ne16_vv(lambda_nfcam4defst_line56_60_0, lambda_onfcam4ccmt_line101_8_0);
      vector32 lambda_nfcam4defst_line64_141_0 = add16_vv(ct8_123_0, lambda_nfcam4defst_line56_60_0);
      vector32 lambda_onfcam4ccmt_line101_9_0 = c_2_0;
      vector32 lambda_nfcam4defst_line49_50_0 = mux16_vv(lambda_nfcam4defst_line56_64_0, ct8_87_0, lambda_onfcam4ccmt_line101_9_0);
      vector32 Rh_550_0 = add16_vv(Rh_549_0, lambda_onfcam4ccmt_line101_9_0);
      vector32 Rh_450_0 = add16_vv(Rh_449_0, lambda_onfcam4ccmt_line101_9_0);
      vector32 Rh_499_0 = calcWbg_46_pp_4_5;
      vector32 srp_21_0 = c_3_0;
      vector32 lambda_onfcam4dpct_line120_317_0 = c_1_0;
      vector32 Rh_417_0 = lshift16_vv(Rh_416_0, lambda_onfcam4dpct_line120_317_0);
      vector32 Rv_150_0 = sub16_vv(Rh_417_0, Rh_505_0);
      vector32 lambda_nfcam4defst_line56_46_0 = c_0x0_0;
      vector32 lambda_nfcam4defst_line49_36_0 = mux16_vv(lambda_nfcam4defst_line56_46_0, ct8_70_0, lambda_onfcam4ccmt_line101_7_0);
      vector32 lambda_nfcam4defst_line49_37_0 = mux16_vv(lambda_nfcam4defst_line56_46_0, ct8_71_0, lambda_nfcam4defst_line49_36_0);
      vector32 lambda_nfcam4defst_line49_38_0 = mux16_vv(lambda_nfcam4defst_line56_46_0, ct8_71_0, lambda_nfcam4defst_line49_37_0);
      vector32 lambda_onfcam4dpct_line120_323_0 = c_1_0;
      vector32 Rh_451_0 = rshift16_vv(Rh_450_0, lambda_onfcam4dpct_line120_323_0);
      vector32 Rh_496_0 = Rh_495_0;
      vector32 Rh_497_0 = add16_vv(Rh_496_0, lambda_onfcam4ccmt_line101_6_0);
      vector32 Rh_498_0 = rshift16_vv(Rh_497_0, srp_14_0);
      vector32 Rh_382_0 = add16_vv(Rh_381_0, ct8_63_0);
      vector32 Rh_383_0 = rshift16_vv(Rh_382_0, lambda_onfcam4dpct_line120_318_0);
      vector32 Rh_429_0 = calcWbg_46_pp_3_2;
      vector32 Rh_430_0 = lshift16_vv(Rh_429_0, lambda_onfcam4dpct_line120_314_0);
      vector32 Rh_431_0 = lshift16_vv(Rh_429_0, srp_15_0);
      vector32 Rh_547_0 = sub16_vv(Rh_546_0, Rh_429_0);
      vector32 Rh_554_0 = sub16_vv(Rh_547_0, Rh_553_0);
      vector32 Rv_119_0 = sub16_vv(Rh_430_0, Rh_416_0);
      vector32 Bv_116_pack_1 = ct8_62_0;
      vector32 ct8_88_0 = c_1_0;
      vector32 lambda_nfcam4defst_line56_65_0 = mux16_vv(lambda_nfcam4defst_line56_64_0, ct8_88_0, lambda_onfcam4ccmt_line101_9_0);
      vector32 lambda_nfcam4defst_line49_51_0 = mux16_vv(lambda_nfcam4defst_line56_64_0, ct8_88_0, lambda_nfcam4defst_line49_50_0);
      vector32 lambda_nfcam4defst_line49_52_0 = mux16_vv(lambda_nfcam4defst_line56_64_0, ct8_88_0, lambda_nfcam4defst_line49_51_0);
      vector32 lambda_nfcam4defst_line49_53_0 = mux16_vv(lambda_nfcam4defst_line56_68_0, ct8_87_0, lambda_nfcam4defst_line49_52_0);
      vector32 lambda_nfcam4defst_line49_55_0 = ne16_vv(lambda_nfcam4defst_line49_53_0, lambda_onfcam4ccmt_line101_9_0);
      vector32 lambda_nfcam4defst_line56_66_0 = mux16_vv(lambda_nfcam4defst_line56_64_0, ct8_87_0, lambda_nfcam4defst_line56_65_0);
      vector32 lambda_nfcam4defst_line56_67_0 = mux16_vv(lambda_nfcam4defst_line56_64_0, ct8_88_0, lambda_nfcam4defst_line56_66_0);
      vector32 srp_24_0 = c_2_0;
      vector32 ct8_132_0 = c_9_0;
      vector32 ct8_133_0 = add16_vv(centroid_pos_0, ct8_132_0);
      vector32 Rv_161_0 = sub16_vv(Rv_119_0, Rh_517_0);
      vector32 Rv_162_0 = add16_vv(Rv_161_0, lambda_onfcam4ccmt_line101_7_0);
      vector32 Rv_163_0 = rshift16_vv(Rv_162_0, srp_19_0);
      vector32 Bv_91_0 = mux16_vv(lambda_nfcam4defst_line56_46_0, Rv_163_0, ct8_70_0);
      vector32 lambda_nfcam4defst_line56_50_0 = c_0x1_0;
      vector32 lambda_nfcam4defst_line49_39_0 = mux16_vv(lambda_nfcam4defst_line56_50_0, ct8_70_0, lambda_nfcam4defst_line49_38_0);
      vector32 lambda_nfcam4defst_line64_135_0 = add16_vv(ct8_118_0, lambda_nfcam4defst_line49_39_0);
      vector32 lambda_nfcam4defst_line64_136_0 = and16_vv(lambda_nfcam4defst_line64_135_0, ct8_71_0);
      vector32 lambda_nfcam4defst_line64_137_0 = ne16_vv(lambda_nfcam4defst_line64_136_0, ct8_70_0);
      vector32 lambda_nfcam4defst_line64_138_0 = not16_vv(lambda_nfcam4defst_line64_137_0);
      vector32 Rh_453_0 = add16_vv(Rh_452_0, ct8_88_0);
      vector32 Rh_482_0 = add16_vv(calcWbg_46_pp_3_5, calcWbg_46_pp_3_3);
      vector32 Rv_122_0 = sub16_vv(Rh_482_0, calcWbg_46_pp_2_4);
      vector32 Rv_123_0 = sub16_vv(Rv_122_0, calcWbg_46_pp_4_4);
      vector32 Rh_483_0 = Rh_482_0;
      vector32 Rv_124_0 = Rv_123_0;
      vector32 Rv_125_0 = add16_vv(Rv_124_0, lambda_onfcam4ccmt_line101_6_0);
      vector32 Rv_126_0 = rshift16_vv(Rv_125_0, lambda_onfcam4dpct_line120_312_0);
      vector32 ct8_68_0 = c_n9_0;
      vector32 ct8_110_0 = add16_vv(ct8_109_0, ct8_68_0);
      vector32 Rv_151_0 = sub16_vv(Rv_150_0, Rh_429_0);
      vector32 Rv_152_0 = add16_vv(Rv_151_0, lambda_onfcam4ccmt_line101_6_0);
      vector32 Rv_153_0 = rshift16_vv(Rv_152_0, srp_15_0);
      vector32 Bv_82_0 = mux16_vv(lambda_nfcam4defst_line56_37_0, Rv_153_0, ct8_62_0);
      vector32 Gv_63_pack_1 = ct8_70_0;
      vector32 ct8_102_0 = add16_vv(ct8_101_0, ct8_60_0);
      vector32 lambda_nfcam4defst_line56_61_0 = c_344_0;
      vector32 lambda_nfcam4defst_line64_142_0 = and16_vv(lambda_nfcam4defst_line64_141_0, ct8_80_0);
      vector32 lambda_nfcam4defst_line64_143_0 = ne16_vv(lambda_nfcam4defst_line64_142_0, ct8_79_0);
      vector32 lambda_nfcam4defst_line64_144_0 = not16_vv(lambda_nfcam4defst_line64_143_0);
      vector32 Rv_143_0 = sub16_vv(Rh_487_0, calcWbg_46_pp_2_2);
      vector32 Rv_144_0 = sub16_vv(Rv_143_0, calcWbg_46_pp_4_2);
      vector32 Rv_145_0 = Rv_144_0;
      vector32 srp_17_0 = c_2_0;
      vector32 Rh_418_0 = lshift16_vv(Rh_416_0, srp_17_0);
      vector32 Rv_148_0 = add16_vv(Rh_498_0, Rv_126_0);
      vector32 Bv_83_0 = add16_vv(Rv_148_0, Bv_82_0);
      vector32 Rh_555_0 = add16_vv(Rh_554_0, lambda_onfcam4ccmt_line101_9_0);
      vector32 Rh_388_0 = Rh_387_0;
      vector32 Rh_389_0 = add16_vv(Rh_388_0, ct8_80_0);
      vector32 ct8_104_0 = sub16_vv(ct8_103_0, centroid_pos_1);
      vector32 ct8_106_0 = add16_vv(ct8_104_0, ct8_105_0);
      vector32 ct8_107_0 = add16_vv(ct8_106_0, ct8_65_0);
      vector32 Rh_484_0 = add16_vv(Rh_483_0, ct8_63_0);
      vector32 Rh_404_0 = calcWbg_46_pp_2_3;
      vector32 Rh_406_0 = lshift16_vv(Rh_404_0, srp_22_0);
      vector32 Rh_432_0 = sub16_vv(Rh_431_0, Rh_404_0);
      vector32 Rh_520_0 = sub16_vv(Rh_406_0, Rh_519_0);
      vector32 Rh_433_0 = sub16_vv(Rh_432_0, Rh_411_0);
      vector32 Rh_508_0 = sub16_vv(Rh_433_0, Rh_507_0);
      vector32 Rh_514_0 = sub16_vv(Rh_508_0, Rh_513_0);
      vector32 Rh_521_0 = sub16_vv(Rh_520_0, Rh_416_0);
      vector32 Rh_529_0 = sub16_vv(Rh_521_0, Rh_528_0);
      vector32 Rh_515_0 = add16_vv(Rh_514_0, lambda_onfcam4ccmt_line101_7_0);
      vector32 Rh_405_0 = lshift16_vv(Rh_404_0, lambda_onfcam4dpct_line120_321_0);
      vector32 Rh_412_0 = sub16_vv(Rh_405_0, Rh_411_0);
      vector32 Rh_535_0 = sub16_vv(Rh_412_0, Rh_534_0);
      vector32 Rh_536_0 = add16_vv(Rh_535_0, lambda_onfcam4ccmt_line101_8_0);
      vector32 Rh_537_0 = rshift16_vv(Rh_536_0, srp_14_0);
      vector32 Bh_72_0 = mux16_vv(lambda_nfcam4defst_line56_55_0, Rh_537_0, ct8_79_0);
      vector32 Bh_73_0 = add16_vv(Rh_527_0, Bh_72_0);
      vector32 Rh_530_0 = sub16_vv(Rh_529_0, Rh_429_0);
      vector32 Rh_531_0 = add16_vv(Rh_530_0, lambda_onfcam4ccmt_line101_8_0);
      vector32 Rh_532_0 = rshift16_vv(Rh_531_0, srp_15_0);
      vector32 Rh_413_0 = lshift16_vv(Rh_411_0, lambda_onfcam4dpct_line120_312_0);
      vector32 Rh_426_0 = Rh_425_0;
      vector32 Rh_427_0 = add16_vv(Rh_426_0, ct8_54_0);
      vector32 Rh_428_0 = rshift16_vv(Rh_427_0, lambda_onfcam4dpct_line120_314_0);
      vector32 ct8_124_0 = c_9_0;
      vector32 ct8_125_0 = add16_vv(centroid_pos_0, ct8_124_0);
      vector32 ct8_126_0 = add16_vv(ct8_125_0, ct8_85_0);
      vector32 Bh_96_pack_1 = ct8_55_0;
      vector32 Rh_510_0 = Rh_509_0;
      vector32 Rh_511_0 = add16_vv(Rh_510_0, lambda_onfcam4ccmt_line101_7_0);
      vector32 lambda_nfcam4defst_line49_23_0 = mux16_vv(lambda_nfcam4defst_line56_29_0, ct8_54_0, lambda_nfcam4defst_line49_22_0);
      vector32 lambda_nfcam4defst_line49_24_0 = mux16_vv(lambda_nfcam4defst_line56_29_0, ct8_54_0, lambda_nfcam4defst_line49_23_0);
      vector32 lambda_nfcam4defst_line49_25_0 = mux16_vv(lambda_nfcam4defst_line56_28_0, ct8_55_0, lambda_nfcam4defst_line49_24_0);
      vector32 lambda_nfcam4defst_line64_115_0 = add16_vv(ct8_102_0, lambda_nfcam4defst_line49_25_0);
      vector32 lambda_nfcam4defst_line49_27_0 = ne16_vv(lambda_nfcam4defst_line49_25_0, lambda_onfcam4ccmt_line101_5_0);
      vector32 lambda_nfcam4defst_line64_116_0 = and16_vv(lambda_nfcam4defst_line64_115_0, ct8_54_0);
      vector32 lambda_nfcam4defst_line64_117_0 = ne16_vv(lambda_nfcam4defst_line64_116_0, ct8_55_0);
      vector32 lambda_nfcam4defst_line64_118_0 = not16_vv(lambda_nfcam4defst_line64_117_0);
      vector32 srp_18_0 = c_2_0;
      vector32 Rh_516_0 = rshift16_vv(Rh_515_0, srp_18_0);
      vector32 Rv_160_0 = add16_vv(Rh_399_0, Rh_516_0);
      vector32 Rh_512_0 = rshift16_vv(Rh_511_0, srp_18_0);
      vector32 Rh_443_0 = add16_vv(Rh_428_0, Rh_442_0);
      vector32 lambda_nfcam4defst_line56_69_0 = mux16_vv(lambda_nfcam4defst_line56_68_0, ct8_87_0, lambda_nfcam4defst_line56_67_0);
      vector32 lambda_nfcam4defst_line56_71_0 = ne16_vv(lambda_nfcam4defst_line56_69_0, lambda_onfcam4ccmt_line101_9_0);
      vector32 lambda_onfcam4dpct_line120_313_0 = c_1_0;
      vector32 Rh_485_0 = rshift16_vv(Rh_484_0, lambda_onfcam4dpct_line120_313_0);
      vector32 Bv_87_0 = add16_vv(Rh_485_0, Bv_82_0);
      vector32 Rh_435_0 = lshift16_vv(Rh_434_0, lambda_onfcam4dpct_line120_313_0);
      vector32 Rv_121_0 = sub16_vv(Rh_435_0, Rh_481_0);
      vector32 Rh_480_0 = rshift16_vv(Rh_479_0, lambda_onfcam4dpct_line120_313_0);
      vector32 Bh_75_0 = add16_vv(Rh_480_0, Bh_72_0);
      vector32 Rh_445_0 = sub16_vv(Rh_435_0, Rh_444_0);
      vector32 Rh_456_0 = sub16_vv(Rh_445_0, Rh_455_0);
      vector32 Rh_457_0 = add16_vv(Rh_456_0, lambda_onfcam4ccmt_line101_5_0);
      vector32 srp_11_0 = c_2_0;
      vector32 lambda_nfcam4defst_line49_44_0 = mux16_vv(lambda_nfcam4defst_line56_55_0, ct8_80_0, lambda_nfcam4defst_line49_43_0);
      vector32 lambda_nfcam4defst_line49_45_0 = mux16_vv(lambda_nfcam4defst_line56_55_0, ct8_80_0, lambda_nfcam4defst_line49_44_0);
      vector32 Bv_96_0 = add16_vv(Rh_490_0, Bv_91_0);
      vector32 lambda_onfcam4dpct_line120_322_0 = c_1_0;
      vector32 lambda_nfcam4defst_line49_46_0 = mux16_vv(lambda_nfcam4defst_line56_59_0, ct8_79_0, lambda_nfcam4defst_line49_45_0);
      vector32 lambda_nfcam4defst_line64_145_0 = add16_vv(ct8_126_0, lambda_nfcam4defst_line49_46_0);
      vector32 lambda_nfcam4defst_line49_48_0 = ne16_vv(lambda_nfcam4defst_line49_46_0, lambda_onfcam4ccmt_line101_8_0);
      vector32 lambda_nfcam4defst_line64_146_0 = and16_vv(lambda_nfcam4defst_line64_145_0, ct8_80_0);
      vector32 lambda_nfcam4defst_line64_147_0 = ne16_vv(lambda_nfcam4defst_line64_146_0, ct8_79_0);
      vector32 lambda_nfcam4defst_line80_25_0 = and16_vv(lambda_nfcam4defst_line64_144_0, lambda_nfcam4defst_line64_147_0);
      vector32 lambda_nfcam4defst_line80_26_0 = mux16_vv(lambda_nfcam4defst_line80_25_0, ct8_80_0, ct8_79_0);
      vector32 lambda_nfcam4defst_line64_148_0 = not16_vv(lambda_nfcam4defst_line64_147_0);
      vector32 lambda_nfcam4defst_line64_149_0 = and16_vv(lambda_nfcam4defst_line64_144_0, lambda_nfcam4defst_line64_148_0);
      vector32 lambda_nfcam4defst_line64_150_0 = mux16_vv(lambda_nfcam4defst_line64_149_0, ct8_80_0, ct8_79_0);
      vector32 pix_65_0 = eq16_vv(lambda_nfcam4defst_line64_150_0, ct8_80_0);
      vector32 lambda_nfcam4defst_line88_29_0 = and16_vv(lambda_nfcam4defst_line64_143_0, lambda_nfcam4defst_line64_147_0);
      vector32 lambda_nfcam4defst_line88_30_0 = mux16_vv(lambda_nfcam4defst_line88_29_0, ct8_80_0, ct8_79_0);
      vector32 pix_61_0 = eq16_vv(lambda_nfcam4defst_line80_26_0, ct8_80_0);
      vector32 pix_62_0 = mux16_vv(pix_61_0, srp_21_0, lambda_onfcam4ccmt_line101_8_0);
      vector32 pix_63_0 = eq16_vv(lambda_nfcam4defst_line88_30_0, ct8_80_0);
      vector32 pix_64_0 = mux16_vv(pix_63_0, ct8_80_0, pix_62_0);
      vector32 pix_66_0 = mux16_vv(pix_65_0, ct8_79_0, pix_64_0);
      vector32 mB_151_0 = eq16_vv(pix_66_0, ct8_79_0);
      vector32 mB_150_0 = eq16_vv(pix_66_0, ct8_80_0);
      vector32 Gh_57_0 = mux16_vv(mB_150_0, Rh_404_0, Bh_75_0);
      vector32 Gh_58_0 = mux16_vv(mB_151_0, Rh_404_0, Gh_57_0);
      vector32 Gh_59_pack_0 = Gh_58_0;
      // max Gh_59_0 <= (Gh_59_pack_1 , Gh_59_pack_0)
      vector32 Gh_59_0_cotmp_1 = max16_vv(Gh_59_pack_1, Gh_59_pack_0);
      vector32 Gh_59_0 = Gh_59_0_cotmp_1;

      vector32 Gh_60_pack_0 = Gh_59_0;
      // min Gh_60_0 <= (Gh_60_pack_1 , Gh_60_pack_0)
      vector32 Gh_60_0_cotmp_1 = min16_vv(Gh_60_pack_1, Gh_60_pack_0);
      vector32 Gh_60_0 = Gh_60_0_cotmp_1;

      vector32 Rh_409_0 = add16_vv(Rh_408_0, ct8_54_0);
      vector32 Rh_410_0 = rshift16_vv(Rh_409_0, lambda_onfcam4dpct_line120_312_0);
      vector32 Rv_120_0 = add16_vv(Rh_410_0, Rh_442_0);
      vector32 Rh_558_0 = calcWbg_46_pp_6_3;
      vector32 Rh_559_0 = sub16_vv(Rh_413_0, Rh_558_0);
      vector32 Rh_560_0 = sub16_vv(Rh_559_0, Rh_404_0);
      vector32 Rh_561_0 = add16_vv(Rh_560_0, lambda_onfcam4ccmt_line101_9_0);
      vector32 Rh_562_0 = rshift16_vv(Rh_561_0, srp_24_0);
      vector32 Bh_80_0 = mux16_vv(lambda_nfcam4defst_line56_64_0, Rh_562_0, ct8_87_0);
      vector32 ct8_93_0 = c_n8_0;
      vector32 ct8_134_0 = add16_vv(ct8_133_0, ct8_93_0);
      vector32 lambda_nfcam4defst_line64_155_0 = add16_vv(ct8_134_0, lambda_nfcam4defst_line49_53_0);
      vector32 lambda_nfcam4defst_line64_156_0 = and16_vv(lambda_nfcam4defst_line64_155_0, ct8_88_0);
      vector32 lambda_nfcam4defst_line64_157_0 = ne16_vv(lambda_nfcam4defst_line64_156_0, ct8_87_0);
      vector32 lambda_nfcam4defst_line64_158_0 = not16_vv(lambda_nfcam4defst_line64_157_0);
      vector32 Rv_127_0 = sub16_vv(Rv_121_0, Rh_486_0);
      vector32 Rv_128_0 = add16_vv(Rv_127_0, lambda_onfcam4ccmt_line101_5_0);
      vector32 Rv_129_0 = rshift16_vv(Rv_128_0, srp_11_0);
      vector32 Rv_130_0 = mux16_vv(lambda_nfcam4defst_line56_28_0, Rv_129_0, ct8_55_0);
      vector32 Rv_133_0 = add16_vv(Rh_428_0, Rv_130_0);
      vector32 Bv_73_0 = mux16_vv(lambda_nfcam4defst_line56_29_0, Rv_129_0, ct8_55_0);
      vector32 Bv_78_0 = add16_vv(Rh_428_0, Bv_73_0);
      vector32 Rv_131_0 = add16_vv(Rv_118_0, Rv_130_0);
      vector32 Bv_74_0 = add16_vv(Rv_118_0, Bv_73_0);
      vector32 mB_149_0 = eq16_vv(pix_66_0, lambda_onfcam4ccmt_line101_8_0);
      vector32 Bh_98_0 = mux16_vv(mB_149_0, Rh_404_0, Bh_73_0);
      vector32 Bh_99_0 = mux16_vv(mB_150_0, Bh_75_0, Bh_98_0);
      vector32 Rh_578_0 = mux16_vv(mB_149_0, Bh_73_0, Rh_404_0);
      vector32 Rh_390_0 = rshift16_vv(Rh_389_0, lambda_onfcam4dpct_line120_322_0);
      vector32 Rh_533_0 = add16_vv(Rh_390_0, Rh_532_0);
      vector32 Rh_579_0 = mux16_vv(mB_150_0, Rh_533_0, Rh_578_0);
      vector32 Rh_580_0 = mux16_vv(mB_151_0, Bh_75_0, Rh_579_0);
      vector32 Rh_581_pack_0 = Rh_580_0;
      vector32 Rh_491_0 = calcWbg_46_pp_2_5;
      vector32 Rh_492_0 = sub16_vv(Rh_418_0, Rh_491_0);
      vector32 Rh_500_0 = sub16_vv(Rh_492_0, Rh_499_0);
      vector32 Rh_501_0 = sub16_vv(Rh_500_0, Rh_404_0);
      vector32 Rh_502_0 = sub16_vv(Rh_501_0, Rh_411_0);
      vector32 Rh_503_0 = add16_vv(Rh_502_0, lambda_onfcam4ccmt_line101_6_0);
      vector32 Rh_504_0 = rshift16_vv(Rh_503_0, srp_14_0);
      vector32 Rv_149_0 = add16_vv(Rh_383_0, Rh_504_0);
      vector32 srp_25_0 = c_3_0;
      vector32 lambda_nfcam4defst_line49_54_0 = c_34_0;
      vector32 ct8_128_0 = sub16_vv(ct8_127_0, centroid_pos_1);
      vector32 ct8_130_0 = add16_vv(ct8_128_0, ct8_129_0);
      vector32 ct8_131_0 = add16_vv(ct8_130_0, ct8_90_0);
      vector32 lambda_nfcam4defst_line64_151_0 = add16_vv(ct8_131_0, lambda_nfcam4defst_line56_69_0);
      vector32 lambda_nfcam4defst_line64_152_0 = and16_vv(lambda_nfcam4defst_line64_151_0, ct8_88_0);
      vector32 lambda_nfcam4defst_line64_153_0 = ne16_vv(lambda_nfcam4defst_line64_152_0, ct8_87_0);
      vector32 lambda_nfcam4defst_line64_154_0 = not16_vv(lambda_nfcam4defst_line64_153_0);
      vector32 lambda_nfcam4defst_line64_159_0 = and16_vv(lambda_nfcam4defst_line64_154_0, lambda_nfcam4defst_line64_158_0);
      vector32 lambda_nfcam4defst_line64_160_0 = mux16_vv(lambda_nfcam4defst_line64_159_0, ct8_88_0, ct8_87_0);
      vector32 pix_71_0 = eq16_vv(lambda_nfcam4defst_line64_160_0, ct8_88_0);
      vector32 lambda_nfcam4defst_line88_31_0 = and16_vv(lambda_nfcam4defst_line64_153_0, lambda_nfcam4defst_line64_157_0);
      vector32 lambda_nfcam4defst_line88_32_0 = mux16_vv(lambda_nfcam4defst_line88_31_0, ct8_88_0, ct8_87_0);
      vector32 pix_69_0 = eq16_vv(lambda_nfcam4defst_line88_32_0, ct8_88_0);
      vector32 srp_9_0 = c_2_0;
      vector32 Rh_458_0 = rshift16_vv(Rh_457_0, srp_9_0);
      vector32 Bh_64_0 = mux16_vv(lambda_nfcam4defst_line56_29_0, Rh_458_0, ct8_55_0);
      vector32 Bh_67_0 = add16_vv(Rh_410_0, Bh_64_0);
      vector32 Rh_459_0 = mux16_vv(lambda_nfcam4defst_line56_28_0, Rh_458_0, ct8_55_0);
      vector32 Rh_463_0 = add16_vv(Rh_410_0, Rh_459_0);
      vector32 Rh_454_0 = rshift16_vv(Rh_453_0, lambda_onfcam4dpct_line120_324_0);
      vector32 Bh_83_0 = add16_vv(Rh_454_0, Bh_80_0);
      vector32 srp_23_0 = c_2_0;
      vector32 Rh_551_0 = rshift16_vv(Rh_550_0, srp_23_0);
      vector32 Rh_556_0 = rshift16_vv(Rh_555_0, srp_23_0);
      vector32 lambda_nfcam4defst_line56_41_0 = c_0x1_0;
      vector32 lambda_nfcam4defst_line49_32_0 = mux16_vv(lambda_nfcam4defst_line56_41_0, ct8_62_0, lambda_nfcam4defst_line49_31_0);
      vector32 lambda_nfcam4defst_line64_125_0 = add16_vv(ct8_110_0, lambda_nfcam4defst_line49_32_0);
      vector32 lambda_nfcam4defst_line64_126_0 = and16_vv(lambda_nfcam4defst_line64_125_0, ct8_63_0);
      vector32 lambda_nfcam4defst_line64_127_0 = ne16_vv(lambda_nfcam4defst_line64_126_0, ct8_62_0);
      vector32 lambda_nfcam4defst_line64_128_0 = not16_vv(lambda_nfcam4defst_line64_127_0);
      vector32 lambda_nfcam4defst_line56_42_0 = mux16_vv(lambda_nfcam4defst_line56_41_0, ct8_62_0, lambda_nfcam4defst_line56_40_0);
      vector32 lambda_nfcam4defst_line64_121_0 = add16_vv(ct8_107_0, lambda_nfcam4defst_line56_42_0);
      vector32 lambda_nfcam4defst_line56_44_0 = ne16_vv(lambda_nfcam4defst_line56_42_0, lambda_onfcam4ccmt_line101_6_0);
      vector32 lambda_nfcam4defst_line49_34_0 = ne16_vv(lambda_nfcam4defst_line49_32_0, lambda_onfcam4ccmt_line101_6_0);
      vector32 lambda_nfcam4defst_line64_122_0 = and16_vv(lambda_nfcam4defst_line64_121_0, ct8_63_0);
      vector32 lambda_nfcam4defst_line64_123_0 = ne16_vv(lambda_nfcam4defst_line64_122_0, ct8_62_0);
      vector32 lambda_nfcam4defst_line88_25_0 = and16_vv(lambda_nfcam4defst_line64_123_0, lambda_nfcam4defst_line64_127_0);
      vector32 lambda_nfcam4defst_line88_26_0 = mux16_vv(lambda_nfcam4defst_line88_25_0, ct8_63_0, ct8_62_0);
      vector32 lambda_nfcam4defst_line64_124_0 = not16_vv(lambda_nfcam4defst_line64_123_0);
      vector32 lambda_nfcam4defst_line80_21_0 = and16_vv(lambda_nfcam4defst_line64_124_0, lambda_nfcam4defst_line64_127_0);
      vector32 lambda_nfcam4defst_line64_129_0 = and16_vv(lambda_nfcam4defst_line64_124_0, lambda_nfcam4defst_line64_128_0);
      vector32 lambda_nfcam4defst_line80_22_0 = mux16_vv(lambda_nfcam4defst_line80_21_0, ct8_63_0, ct8_62_0);
      vector32 pix_49_0 = eq16_vv(lambda_nfcam4defst_line80_22_0, ct8_63_0);
      vector32 pix_50_0 = mux16_vv(pix_49_0, srp_16_0, lambda_onfcam4ccmt_line101_6_0);
      vector32 lambda_nfcam4defst_line64_130_0 = mux16_vv(lambda_nfcam4defst_line64_129_0, ct8_63_0, ct8_62_0);
      vector32 pix_53_0 = eq16_vv(lambda_nfcam4defst_line64_130_0, ct8_63_0);
      vector32 pix_51_0 = eq16_vv(lambda_nfcam4defst_line88_26_0, ct8_63_0);
      vector32 pix_52_0 = mux16_vv(pix_51_0, ct8_63_0, pix_50_0);
      vector32 pix_54_0 = mux16_vv(pix_53_0, ct8_62_0, pix_52_0);
      vector32 mB_145_0 = eq16_vv(pix_54_0, ct8_62_0);
      vector32 mB_143_0 = eq16_vv(pix_54_0, lambda_onfcam4ccmt_line101_6_0);
      vector32 offsetC_19_0 = eq16_vv(pix_54_0, srp_16_0);
      vector32 Bv_112_0 = mux16_vv(offsetC_19_0, Bv_83_0, ct8_62_0);
      vector32 Bv_113_0 = mux16_vv(mB_143_0, Rh_416_0, Bv_112_0);
      vector32 mB_144_0 = eq16_vv(pix_54_0, ct8_63_0);
      vector32 Bv_114_0 = mux16_vv(mB_144_0, Rv_149_0, Bv_113_0);
      vector32 Bv_115_0 = mux16_vv(mB_145_0, Bv_87_0, Bv_114_0);
      vector32 Bv_116_pack_0 = Bv_115_0;
      vector32 Gv_57_0 = mux16_vv(mB_144_0, Rh_416_0, Bv_87_0);
      vector32 Gv_58_0 = mux16_vv(mB_145_0, Rh_416_0, Gv_57_0);
      vector32 Gv_59_pack_0 = Gv_58_0;
      // max Gv_59_0 <= (Gv_59_pack_1 , Gv_59_pack_0)
      vector32 Gv_59_0_cotmp_1 = max16_vv(Gv_59_pack_1, Gv_59_pack_0);
      vector32 Gv_59_0 = Gv_59_0_cotmp_1;

      vector32 Rv_179_0 = mux16_vv(mB_143_0, Bv_83_0, Rh_416_0);
      vector32 Rv_180_0 = mux16_vv(mB_144_0, Bv_87_0, Rv_179_0);
      vector32 Rv_181_0 = mux16_vv(mB_145_0, Rv_149_0, Rv_180_0);
      vector32 Rv_182_pack_0 = Rv_181_0;
      // max Rv_182_0 <= (Rv_182_pack_1 , Rv_182_pack_0)
      vector32 Rv_182_0_cotmp_1 = max16_vv(Rv_182_pack_1, Rv_182_pack_0);
      vector32 Rv_182_0 = Rv_182_0_cotmp_1;

      vector32 Rv_183_pack_0 = Rv_182_0;
      // min Rv_183_0 <= (Rv_183_pack_1 , Rv_183_pack_0)
      vector32 Rv_183_0_cotmp_1 = min16_vv(Rv_183_pack_1, Rv_183_pack_0);
      vector32 Rv_183_0 = Rv_183_0_cotmp_1;

      // max Bv_116_0 <= (Bv_116_pack_1 , Bv_116_pack_0)
      vector32 Bv_116_0_cotmp_1 = max16_vv(Bv_116_pack_1, Bv_116_pack_0);
      vector32 Bv_116_0 = Bv_116_0_cotmp_1;

      vector32 Bv_117_pack_0 = Bv_116_0;
      // min Bv_117_0 <= (Bv_117_pack_1 , Bv_117_pack_0)
      vector32 Bv_117_0_cotmp_1 = min16_vv(Bv_117_pack_1, Bv_117_pack_0);
      vector32 Bv_117_0 = Bv_117_0_cotmp_1;

      vector32 calcDem_262_0 = sub16_vv(Rv_183_0, Bv_117_0);
      vector32 calcDem_263_0 = abs16_vv(calcDem_262_0);
      vector32 calcDem_273_pack_1 = calcDem_263_0;
      vector32 Bh_100_0 = mux16_vv(mB_151_0, Rh_533_0, Bh_99_0);
      vector32 Bh_101_pack_0 = Bh_100_0;
      vector32 lambda_nfcam4defst_line56_47_0 = mux16_vv(lambda_nfcam4defst_line56_46_0, ct8_71_0, lambda_onfcam4ccmt_line101_7_0);
      vector32 lambda_nfcam4defst_line56_48_0 = mux16_vv(lambda_nfcam4defst_line56_46_0, ct8_70_0, lambda_nfcam4defst_line56_47_0);
      vector32 lambda_nfcam4defst_line56_49_0 = mux16_vv(lambda_nfcam4defst_line56_46_0, ct8_71_0, lambda_nfcam4defst_line56_48_0);
      vector32 lambda_nfcam4defst_line56_51_0 = mux16_vv(lambda_nfcam4defst_line56_50_0, ct8_70_0, lambda_nfcam4defst_line56_49_0);
      vector32 lambda_nfcam4defst_line56_53_0 = ne16_vv(lambda_nfcam4defst_line56_51_0, lambda_onfcam4ccmt_line101_7_0);
      vector32 lambda_nfcam4defst_line64_131_0 = add16_vv(ct8_115_0, lambda_nfcam4defst_line56_51_0);
      vector32 lambda_nfcam4defst_line64_132_0 = and16_vv(lambda_nfcam4defst_line64_131_0, ct8_71_0);
      vector32 lambda_nfcam4defst_line64_133_0 = ne16_vv(lambda_nfcam4defst_line64_132_0, ct8_70_0);
      vector32 lambda_nfcam4defst_line88_27_0 = and16_vv(lambda_nfcam4defst_line64_133_0, lambda_nfcam4defst_line64_137_0);
      vector32 lambda_nfcam4defst_line64_134_0 = not16_vv(lambda_nfcam4defst_line64_133_0);
      vector32 lambda_nfcam4defst_line64_139_0 = and16_vv(lambda_nfcam4defst_line64_134_0, lambda_nfcam4defst_line64_138_0);
      vector32 lambda_nfcam4defst_line64_140_0 = mux16_vv(lambda_nfcam4defst_line64_139_0, ct8_71_0, ct8_70_0);
      vector32 lambda_nfcam4defst_line88_28_0 = mux16_vv(lambda_nfcam4defst_line88_27_0, ct8_71_0, ct8_70_0);
      vector32 pix_57_0 = eq16_vv(lambda_nfcam4defst_line88_28_0, ct8_71_0);
      vector32 lambda_nfcam4defst_line80_23_0 = and16_vv(lambda_nfcam4defst_line64_134_0, lambda_nfcam4defst_line64_137_0);
      vector32 lambda_nfcam4defst_line80_24_0 = mux16_vv(lambda_nfcam4defst_line80_23_0, ct8_71_0, ct8_70_0);
      vector32 pix_55_0 = eq16_vv(lambda_nfcam4defst_line80_24_0, ct8_71_0);
      vector32 pix_56_0 = mux16_vv(pix_55_0, srp_20_0, lambda_onfcam4ccmt_line101_7_0);
      vector32 pix_58_0 = mux16_vv(pix_57_0, ct8_71_0, pix_56_0);
      vector32 pix_59_0 = eq16_vv(lambda_nfcam4defst_line64_140_0, ct8_71_0);
      vector32 pix_60_0 = mux16_vv(pix_59_0, ct8_70_0, pix_58_0);
      vector32 mB_147_0 = eq16_vv(pix_60_0, ct8_71_0);
      vector32 Gv_61_0 = mux16_vv(mB_147_0, Rh_429_0, Bv_96_0);
      vector32 mB_146_0 = eq16_vv(pix_60_0, lambda_onfcam4ccmt_line101_7_0);
      vector32 mB_148_0 = eq16_vv(pix_60_0, ct8_70_0);
      vector32 Gv_62_0 = mux16_vv(mB_148_0, Rh_429_0, Gv_61_0);
      vector32 Gv_63_pack_0 = Gv_62_0;
      // max Gv_63_0 <= (Gv_63_pack_1 , Gv_63_pack_0)
      vector32 Gv_63_0_cotmp_1 = max16_vv(Gv_63_pack_1, Gv_63_pack_0);
      vector32 Gv_63_0 = Gv_63_0_cotmp_1;

      vector32 Gv_64_pack_0 = Gv_63_0;
      // min Gv_64_0 <= (Gv_64_pack_1 , Gv_64_pack_0)
      vector32 Gv_64_0_cotmp_1 = min16_vv(Gv_64_pack_1, Gv_64_pack_0);
      vector32 Gv_64_0 = Gv_64_0_cotmp_1;

      vector32 offsetC_20_0 = eq16_vv(pix_60_0, srp_20_0);
      vector32 Rh_552_0 = add16_vv(Rh_551_0, Rh_451_0);
      vector32 Bh_81_0 = add16_vv(Rh_552_0, Bh_80_0);
      vector32 lambda_nfcam4defst_line49_40_0 = c_34_0;
      vector32 Bh_101_pack_1 = ct8_79_0;
      // max Bh_101_0 <= (Bh_101_pack_1 , Bh_101_pack_0)
      vector32 Bh_101_0_cotmp_1 = max16_vv(Bh_101_pack_1, Bh_101_pack_0);
      vector32 Bh_101_0 = Bh_101_0_cotmp_1;

      vector32 Bh_102_pack_0 = Bh_101_0;
      // min Bh_102_0 <= (Bh_102_pack_1 , Bh_102_pack_0)
      vector32 Bh_102_0_cotmp_1 = min16_vv(Bh_102_pack_1, Bh_102_pack_0);
      vector32 Bh_102_0 = Bh_102_0_cotmp_1;

      vector32 lambda_nfcam4defst_line56_31_0 = mux16_vv(lambda_nfcam4defst_line56_29_0, ct8_55_0, lambda_nfcam4defst_line56_30_0);
      vector32 lambda_nfcam4defst_line56_32_0 = mux16_vv(lambda_nfcam4defst_line56_29_0, ct8_54_0, lambda_nfcam4defst_line56_31_0);
      vector32 lambda_nfcam4defst_line56_33_0 = mux16_vv(lambda_nfcam4defst_line56_28_0, ct8_55_0, lambda_nfcam4defst_line56_32_0);
      vector32 lambda_nfcam4defst_line56_35_0 = ne16_vv(lambda_nfcam4defst_line56_33_0, lambda_onfcam4ccmt_line101_5_0);
      vector32 lambda_nfcam4defst_line64_111_0 = add16_vv(ct8_99_0, lambda_nfcam4defst_line56_33_0);
      vector32 lambda_nfcam4defst_line64_112_0 = and16_vv(lambda_nfcam4defst_line64_111_0, ct8_54_0);
      vector32 lambda_nfcam4defst_line64_113_0 = ne16_vv(lambda_nfcam4defst_line64_112_0, ct8_55_0);
      vector32 lambda_nfcam4defst_line64_114_0 = not16_vv(lambda_nfcam4defst_line64_113_0);
      vector32 lambda_nfcam4defst_line88_23_0 = and16_vv(lambda_nfcam4defst_line64_113_0, lambda_nfcam4defst_line64_117_0);
      vector32 lambda_nfcam4defst_line80_19_0 = and16_vv(lambda_nfcam4defst_line64_114_0, lambda_nfcam4defst_line64_117_0);
      vector32 lambda_nfcam4defst_line88_24_0 = mux16_vv(lambda_nfcam4defst_line88_23_0, ct8_54_0, ct8_55_0);
      vector32 lambda_nfcam4defst_line80_20_0 = mux16_vv(lambda_nfcam4defst_line80_19_0, ct8_54_0, ct8_55_0);
      vector32 pix_45_0 = eq16_vv(lambda_nfcam4defst_line88_24_0, ct8_54_0);
      vector32 lambda_nfcam4defst_line64_119_0 = and16_vv(lambda_nfcam4defst_line64_114_0, lambda_nfcam4defst_line64_118_0);
      vector32 lambda_nfcam4defst_line64_120_0 = mux16_vv(lambda_nfcam4defst_line64_119_0, ct8_54_0, ct8_55_0);
      vector32 pix_47_0 = eq16_vv(lambda_nfcam4defst_line64_120_0, ct8_54_0);
      vector32 pix_43_0 = eq16_vv(lambda_nfcam4defst_line80_20_0, ct8_54_0);
      vector32 pix_44_0 = mux16_vv(pix_43_0, srp_10_0, lambda_onfcam4ccmt_line101_5_0);
      vector32 pix_46_0 = mux16_vv(pix_45_0, ct8_54_0, pix_44_0);
      vector32 lambda_nfcam4defst_line80_27_0 = and16_vv(lambda_nfcam4defst_line64_154_0, lambda_nfcam4defst_line64_157_0);
      vector32 lambda_nfcam4defst_line80_28_0 = mux16_vv(lambda_nfcam4defst_line80_27_0, ct8_88_0, ct8_87_0);
      vector32 pix_67_0 = eq16_vv(lambda_nfcam4defst_line80_28_0, ct8_88_0);
      vector32 pix_68_0 = mux16_vv(pix_67_0, srp_25_0, lambda_onfcam4ccmt_line101_9_0);
      vector32 lambda_nfcam4defst_line49_41_0 = ne16_vv(lambda_nfcam4defst_line49_39_0, lambda_onfcam4ccmt_line101_7_0);
      // max Rh_581_0 <= (Rh_581_pack_1 , Rh_581_pack_0)
      vector32 Rh_581_0_cotmp_1 = max16_vv(Rh_581_pack_1, Rh_581_pack_0);
      vector32 Rh_581_0 = Rh_581_0_cotmp_1;

      vector32 Rh_582_pack_0 = Rh_581_0;
      // min Rh_582_0 <= (Rh_582_pack_1 , Rh_582_pack_0)
      vector32 Rh_582_0_cotmp_1 = min16_vv(Rh_582_pack_1, Rh_582_pack_0);
      vector32 Rh_582_0 = Rh_582_0_cotmp_1;

      vector32 calcDem_288_0 = sub16_vv(Rh_582_0, Bh_102_0);
      vector32 calcDem_289_0 = abs16_vv(calcDem_288_0);
      vector32 calcDem_299_pack_1 = calcDem_289_0;
      vector32 Rh_401_0 = Rh_400_0;
      vector32 Rh_402_0 = add16_vv(Rh_401_0, ct8_88_0);
      vector32 Rh_403_0 = rshift16_vv(Rh_402_0, lambda_onfcam4dpct_line120_316_0);
      vector32 Rh_557_0 = add16_vv(Rh_403_0, Rh_556_0);
      vector32 pix_48_0 = mux16_vv(pix_47_0, ct8_55_0, pix_46_0);
      vector32 mB_142_0 = eq16_vv(pix_48_0, ct8_55_0);
      vector32 offsetC_18_0 = eq16_vv(pix_48_0, srp_10_0);
      vector32 mB_140_0 = eq16_vv(pix_48_0, lambda_onfcam4ccmt_line101_5_0);
      vector32 mB_141_0 = eq16_vv(pix_48_0, ct8_54_0);
      vector32 Bv_100_0 = mux16_vv(offsetC_18_0, Rv_131_0, ct8_55_0);
      vector32 Bv_101_0 = mux16_vv(mB_140_0, Rh_434_0, Bv_100_0);
      vector32 Bv_106_0 = mux16_vv(offsetC_18_0, Bv_74_0, ct8_55_0);
      vector32 Gv_49_0 = mux16_vv(mB_141_0, Rh_434_0, Bv_78_0);
      vector32 Gv_50_0 = mux16_vv(mB_141_0, Rh_434_0, Rv_133_0);
      vector32 Gv_54_0 = mux16_vv(mB_142_0, Rh_434_0, Gv_50_0);
      vector32 Gv_55_pack_0 = Gv_54_0;
      vector32 Bv_107_0 = mux16_vv(mB_140_0, Rh_434_0, Bv_106_0);
      vector32 Bv_108_0 = mux16_vv(mB_141_0, Rv_120_0, Bv_107_0);
      vector32 Gv_51_0 = mux16_vv(mB_142_0, Rh_434_0, Gv_49_0);
      vector32 Gv_52_pack_0 = Gv_51_0;
      // max Gv_52_0 <= (Gv_52_pack_1 , Gv_52_pack_0)
      vector32 Gv_52_0_cotmp_1 = max16_vv(Gv_52_pack_1, Gv_52_pack_0);
      vector32 Gv_52_0 = Gv_52_0_cotmp_1;

      vector32 Gv_53_pack_0 = Gv_52_0;
      // min Gv_53_0 <= (Gv_53_pack_1 , Gv_53_pack_0)
      vector32 Gv_53_0_cotmp_1 = min16_vv(Gv_53_pack_1, Gv_53_pack_0);
      vector32 Gv_53_0 = Gv_53_0_cotmp_1;

      vector32 calcDem_276_0 = sub16_vv(Gv_53_0, Gv_64_0);
      vector32 calcDem_277_0 = abs16_vv(calcDem_276_0);
      vector32 calcDem_278_pack_0 = calcDem_277_0;
      vector32 Gh_49_0 = mux16_vv(mB_141_0, Rh_434_0, Bh_67_0);
      vector32 Gh_51_0 = mux16_vv(mB_142_0, Rh_434_0, Gh_49_0);
      vector32 Gh_52_pack_0 = Gh_51_0;
      // max Gh_52_0 <= (Gh_52_pack_1 , Gh_52_pack_0)
      vector32 Gh_52_0_cotmp_1 = max16_vv(Gh_52_pack_1, Gh_52_pack_0);
      vector32 Gh_52_0 = Gh_52_0_cotmp_1;

      vector32 Gh_53_pack_0 = Gh_52_0;
      // min Gh_53_0 <= (Gh_53_pack_1 , Gh_53_pack_0)
      vector32 Gh_53_0_cotmp_1 = min16_vv(Gh_53_pack_1, Gh_53_pack_0);
      vector32 Gh_53_0 = Gh_53_0_cotmp_1;

      vector32 Bv_102_0 = mux16_vv(mB_141_0, Rv_120_0, Bv_101_0);
      vector32 Bv_103_0 = mux16_vv(mB_142_0, Rv_133_0, Bv_102_0);
      vector32 Bv_104_pack_0 = Bv_103_0;
      // max Bv_104_0 <= (Bv_104_pack_1 , Bv_104_pack_0)
      vector32 Bv_104_0_cotmp_1 = max16_vv(Bv_104_pack_1, Bv_104_pack_0);
      vector32 Bv_104_0 = Bv_104_0_cotmp_1;

      vector32 Bv_105_pack_0 = Bv_104_0;
      // min Bv_105_0 <= (Bv_105_pack_1 , Bv_105_pack_0)
      vector32 Bv_105_0_cotmp_1 = min16_vv(Bv_105_pack_1, Bv_105_pack_0);
      vector32 Bv_105_0 = Bv_105_0_cotmp_1;

      vector32 Rv_170_0 = mux16_vv(mB_140_0, Rv_131_0, Rh_434_0);
      vector32 Rv_172_0 = mux16_vv(mB_141_0, Rv_133_0, Rv_170_0);
      vector32 Rv_176_0 = mux16_vv(mB_142_0, Rv_120_0, Rv_172_0);
      vector32 Rv_177_pack_0 = Rv_176_0;
      // max Rv_177_0 <= (Rv_177_pack_1 , Rv_177_pack_0)
      vector32 Rv_177_0_cotmp_1 = max16_vv(Rv_177_pack_1, Rv_177_pack_0);
      vector32 Rv_177_0 = Rv_177_0_cotmp_1;

      // max Gv_55_0 <= (Gv_55_pack_1 , Gv_55_pack_0)
      vector32 Gv_55_0_cotmp_1 = max16_vv(Gv_55_pack_1, Gv_55_pack_0);
      vector32 Gv_55_0 = Gv_55_0_cotmp_1;

      vector32 Gv_56_pack_0 = Gv_55_0;
      // min Gv_56_0 <= (Gv_56_pack_1 , Gv_56_pack_0)
      vector32 Gv_56_0_cotmp_1 = min16_vv(Gv_56_pack_1, Gv_56_pack_0);
      vector32 Gv_56_0 = Gv_56_0_cotmp_1;

      vector32 calcDem_290_0 = sub16_vv(Gh_53_0, Gh_60_0);
      vector32 calcDem_291_0 = abs16_vv(calcDem_290_0);
      vector32 calcDem_292_pack_0 = calcDem_291_0;
      vector32 Rv_169_0 = mux16_vv(mB_140_0, Bv_74_0, Rh_434_0);
      vector32 Rv_171_0 = mux16_vv(mB_141_0, Bv_78_0, Rv_169_0);
      vector32 Rv_173_0 = mux16_vv(mB_142_0, Rv_120_0, Rv_171_0);
      vector32 Rv_174_pack_0 = Rv_173_0;
      // max Rv_174_0 <= (Rv_174_pack_1 , Rv_174_pack_0)
      vector32 Rv_174_0_cotmp_1 = max16_vv(Rv_174_pack_1, Rv_174_pack_0);
      vector32 Rv_174_0 = Rv_174_0_cotmp_1;

      vector32 Rv_175_pack_0 = Rv_174_0;
      // min Rv_175_0 <= (Rv_175_pack_1 , Rv_175_pack_0)
      vector32 Rv_175_0_cotmp_1 = min16_vv(Rv_175_pack_1, Rv_175_pack_0);
      vector32 Rv_175_0 = Rv_175_0_cotmp_1;

      vector32 calcDem_260_0 = sub16_vv(Rv_175_0, Rv_183_0);
      vector32 calcDem_261_0 = abs16_vv(calcDem_260_0);
      vector32 calcDem_266_pack_2 = calcDem_261_0;
      vector32 Gh_50_0 = mux16_vv(mB_141_0, Rh_434_0, Rh_463_0);
      vector32 Gh_54_0 = mux16_vv(mB_142_0, Rh_434_0, Gh_50_0);
      vector32 Gh_55_pack_0 = Gh_54_0;
      vector32 Rv_178_pack_0 = Rv_177_0;
      // min Rv_178_0 <= (Rv_178_pack_1 , Rv_178_pack_0)
      vector32 Rv_178_0_cotmp_1 = min16_vv(Rv_178_pack_1, Rv_178_pack_0);
      vector32 Rv_178_0 = Rv_178_0_cotmp_1;

      vector32 Gh_55_pack_1 = ct8_55_0;
      // max Gh_55_0 <= (Gh_55_pack_1 , Gh_55_pack_0)
      vector32 Gh_55_0_cotmp_1 = max16_vv(Gh_55_pack_1, Gh_55_pack_0);
      vector32 Gh_55_0 = Gh_55_0_cotmp_1;

      vector32 Gh_56_pack_0 = Gh_55_0;
      // min Gh_56_0 <= (Gh_56_pack_1 , Gh_56_pack_0)
      vector32 Gh_56_0_cotmp_1 = min16_vv(Gh_56_pack_1, Gh_56_pack_0);
      vector32 Gh_56_0 = Gh_56_0_cotmp_1;

      vector32 calcDem_247_0 = add16_vv(Gh_56_0, Gv_56_0);
      vector32 calcDem_248_0 = add16_vv(calcDem_247_0, ct8_54_0);
      vector32 calcDem_249_0 = rshift16_vv(calcDem_248_0, lambda_onfcam4dpct_line120_315_0);
      vector32 Gv_60_pack_0 = Gv_59_0;
      // min Gv_60_0 <= (Gv_60_pack_1 , Gv_60_pack_0)
      vector32 Gv_60_0_cotmp_1 = min16_vv(Gv_60_pack_1, Gv_60_pack_0);
      vector32 Gv_60_0 = Gv_60_0_cotmp_1;

      vector32 calcDem_264_0 = sub16_vv(Gv_53_0, Gv_60_0);
      vector32 calcDem_265_0 = abs16_vv(calcDem_264_0);
      vector32 calcDem_266_pack_0 = calcDem_265_0;
      vector32 Bv_109_0 = mux16_vv(mB_142_0, Bv_78_0, Bv_108_0);
      vector32 Bv_110_pack_0 = Bv_109_0;
      // max Bv_110_0 <= (Bv_110_pack_1 , Bv_110_pack_0)
      vector32 Bv_110_0_cotmp_1 = max16_vv(Bv_110_pack_1, Bv_110_pack_0);
      vector32 Bv_110_0 = Bv_110_0_cotmp_1;

      vector32 Bv_111_pack_0 = Bv_110_0;
      // min Bv_111_0 <= (Bv_111_pack_1 , Bv_111_pack_0)
      vector32 Bv_111_0_cotmp_1 = min16_vv(Bv_111_pack_1, Bv_111_pack_0);
      vector32 Bv_111_0 = Bv_111_0_cotmp_1;

      vector32 calcDem_256_0 = sub16_vv(Rv_175_0, Bv_111_0);
      vector32 calcDem_257_0 = abs16_vv(calcDem_256_0);
      vector32 calcDem_258_0 = sub16_vv(Bv_111_0, Bv_117_0);
      vector32 calcDem_259_0 = abs16_vv(calcDem_258_0);
      vector32 calcDem_266_pack_1 = calcDem_259_0;
      // max calcDem_266_0 <= (calcDem_266_pack_2 , calcDem_266_pack_1 , calcDem_266_pack_0)
      vector32 calcDem_266_0_cotmp_1 = max16_vv(calcDem_266_pack_2, calcDem_266_pack_1);
      vector32 calcDem_266_0_cotmp_2 = max16_vv(calcDem_266_0_cotmp_1, calcDem_266_pack_0);
      vector32 calcDem_266_0 = calcDem_266_0_cotmp_2;

      vector32 calcDem_279_pack_0 = calcDem_266_0;
      vector32 calcDem_273_pack_0 = calcDem_257_0;
      vector32 pix_70_0 = mux16_vv(pix_69_0, ct8_88_0, pix_68_0);
      vector32 pix_72_0 = mux16_vv(pix_71_0, ct8_87_0, pix_70_0);
      vector32 mB_154_0 = eq16_vv(pix_72_0, ct8_87_0);
      vector32 mB_153_0 = eq16_vv(pix_72_0, ct8_88_0);
      vector32 Gh_61_0 = mux16_vv(mB_153_0, Rh_411_0, Bh_83_0);
      vector32 Gh_62_0 = mux16_vv(mB_154_0, Rh_411_0, Gh_61_0);
      vector32 mB_152_0 = eq16_vv(pix_72_0, lambda_onfcam4ccmt_line101_9_0);
      vector32 Rh_583_0 = mux16_vv(mB_152_0, Bh_81_0, Rh_411_0);
      vector32 Rh_584_0 = mux16_vv(mB_153_0, Rh_557_0, Rh_583_0);
      vector32 Rh_585_0 = mux16_vv(mB_154_0, Bh_83_0, Rh_584_0);
      vector32 Rh_586_pack_0 = Rh_585_0;
      vector32 Bh_103_0 = mux16_vv(mB_152_0, Rh_411_0, Bh_81_0);
      vector32 Bh_104_0 = mux16_vv(mB_153_0, Bh_83_0, Bh_103_0);
      // max Rh_586_0 <= (Rh_586_pack_1 , Rh_586_pack_0)
      vector32 Rh_586_0_cotmp_1 = max16_vv(Rh_586_pack_1, Rh_586_pack_0);
      vector32 Rh_586_0 = Rh_586_0_cotmp_1;

      vector32 Rh_587_pack_0 = Rh_586_0;
      vector32 Bh_105_0 = mux16_vv(mB_154_0, Rh_557_0, Bh_104_0);
      vector32 Bh_106_pack_0 = Bh_105_0;
      // max Bh_106_0 <= (Bh_106_pack_1 , Bh_106_pack_0)
      vector32 Bh_106_0_cotmp_1 = max16_vv(Bh_106_pack_1, Bh_106_pack_0);
      vector32 Bh_106_0 = Bh_106_0_cotmp_1;

      vector32 Bh_107_pack_0 = Bh_106_0;
      // min Bh_107_0 <= (Bh_107_pack_1 , Bh_107_pack_0)
      vector32 Bh_107_0_cotmp_1 = min16_vv(Bh_107_pack_1, Bh_107_pack_0);
      vector32 Bh_107_0 = Bh_107_0_cotmp_1;

      vector32 Gh_63_pack_0 = Gh_62_0;
      // max Gh_63_0 <= (Gh_63_pack_1 , Gh_63_pack_0)
      vector32 Gh_63_0_cotmp_1 = max16_vv(Gh_63_pack_1, Gh_63_pack_0);
      vector32 Gh_63_0 = Gh_63_0_cotmp_1;

      vector32 Gh_64_pack_0 = Gh_63_0;
      // min Rh_587_0 <= (Rh_587_pack_1 , Rh_587_pack_0)
      vector32 Rh_587_0_cotmp_1 = min16_vv(Rh_587_pack_1, Rh_587_pack_0);
      vector32 Rh_587_0 = Rh_587_0_cotmp_1;

      vector32 calcDem_297_0 = sub16_vv(Rh_587_0, Bh_107_0);
      vector32 calcDem_298_0 = abs16_vv(calcDem_297_0);
      vector32 calcDem_299_pack_2 = calcDem_298_0;
      vector32 Rh_424_0 = add16_vv(Rh_394_0, Rh_423_0);
      vector32 Bh_65_0 = add16_vv(Rh_424_0, Bh_64_0);
      vector32 Bh_89_0 = mux16_vv(mB_140_0, Rh_434_0, Bh_65_0);
      vector32 Bh_91_0 = mux16_vv(mB_141_0, Bh_67_0, Bh_89_0);
      vector32 Rh_460_0 = add16_vv(Rh_424_0, Rh_459_0);
      vector32 Rh_568_0 = mux16_vv(mB_140_0, Bh_65_0, Rh_434_0);
      vector32 Rh_569_0 = mux16_vv(mB_140_0, Rh_460_0, Rh_434_0);
      vector32 Rh_570_0 = mux16_vv(mB_141_0, Rh_443_0, Rh_568_0);
      vector32 Rh_572_0 = mux16_vv(mB_142_0, Bh_67_0, Rh_570_0);
      vector32 Rh_571_0 = mux16_vv(mB_141_0, Rh_443_0, Rh_569_0);
      vector32 Rh_575_0 = mux16_vv(mB_142_0, Rh_463_0, Rh_571_0);
      vector32 Rh_576_pack_0 = Rh_575_0;
      // max Rh_576_0 <= (Rh_576_pack_1 , Rh_576_pack_0)
      vector32 Rh_576_0_cotmp_1 = max16_vv(Rh_576_pack_1, Rh_576_pack_0);
      vector32 Rh_576_0 = Rh_576_0_cotmp_1;

      vector32 Rh_577_pack_0 = Rh_576_0;
      // min Rh_577_0 <= (Rh_577_pack_1 , Rh_577_pack_0)
      vector32 Rh_577_0_cotmp_1 = min16_vv(Rh_577_pack_1, Rh_577_pack_0);
      vector32 Rh_577_0 = Rh_577_0_cotmp_1;

      vector32 Rh_573_pack_0 = Rh_572_0;
      // max Rh_573_0 <= (Rh_573_pack_1 , Rh_573_pack_0)
      vector32 Rh_573_0_cotmp_1 = max16_vv(Rh_573_pack_1, Rh_573_pack_0);
      vector32 Rh_573_0 = Rh_573_0_cotmp_1;

      vector32 Rh_574_pack_0 = Rh_573_0;
      // min Rh_574_0 <= (Rh_574_pack_1 , Rh_574_pack_0)
      vector32 Rh_574_0_cotmp_1 = min16_vv(Rh_574_pack_1, Rh_574_pack_0);
      vector32 Rh_574_0 = Rh_574_0_cotmp_1;

      vector32 calcDem_286_0 = sub16_vv(Rh_574_0, Rh_582_0);
      vector32 calcDem_250_0 = add16_vv(Rh_577_0, Rv_178_0);
      vector32 calcDem_251_0 = add16_vv(calcDem_250_0, ct8_54_0);
      vector32 calcDem_252_0 = rshift16_vv(calcDem_251_0, lambda_onfcam4dpct_line120_315_0);
      vector32 calcDem_295_0 = sub16_vv(Rh_574_0, Rh_587_0);
      vector32 calcDem_296_0 = abs16_vv(calcDem_295_0);
      vector32 calcDem_304_pack_2 = calcDem_296_0;
      vector32 Bh_88_0 = mux16_vv(mB_140_0, Rh_434_0, Rh_460_0);
      vector32 Bh_90_0 = mux16_vv(mB_141_0, Rh_463_0, Bh_88_0);
      vector32 Bh_92_0 = mux16_vv(mB_142_0, Rh_443_0, Bh_90_0);
      vector32 Bh_93_pack_0 = Bh_92_0;
      // max Bh_93_0 <= (Bh_93_pack_1 , Bh_93_pack_0)
      vector32 Bh_93_0_cotmp_1 = max16_vv(Bh_93_pack_1, Bh_93_pack_0);
      vector32 Bh_93_0 = Bh_93_0_cotmp_1;

      vector32 Bh_94_pack_0 = Bh_93_0;
      // min Bh_94_0 <= (Bh_94_pack_1 , Bh_94_pack_0)
      vector32 Bh_94_0_cotmp_1 = min16_vv(Bh_94_pack_1, Bh_94_pack_0);
      vector32 Bh_94_0 = Bh_94_0_cotmp_1;

      vector32 calcDem_253_0 = add16_vv(Bh_94_0, Bv_105_0);
      vector32 calcDem_254_0 = add16_vv(calcDem_253_0, ct8_54_0);
      vector32 calcDem_255_0 = rshift16_vv(calcDem_254_0, lambda_onfcam4dpct_line120_315_0);
      vector32 calcDem_287_0 = abs16_vv(calcDem_286_0);
      vector32 calcDem_292_pack_2 = calcDem_287_0;
      vector32 Bh_95_0 = mux16_vv(mB_142_0, Rh_443_0, Bh_91_0);
      vector32 Bh_96_pack_0 = Bh_95_0;
      // max Bh_96_0 <= (Bh_96_pack_1 , Bh_96_pack_0)
      vector32 Bh_96_0_cotmp_1 = max16_vv(Bh_96_pack_1, Bh_96_pack_0);
      vector32 Bh_96_0 = Bh_96_0_cotmp_1;

      vector32 Bh_97_pack_0 = Bh_96_0;
      // min Bh_97_0 <= (Bh_97_pack_1 , Bh_97_pack_0)
      vector32 Bh_97_0_cotmp_1 = min16_vv(Bh_97_pack_1, Bh_97_pack_0);
      vector32 Bh_97_0 = Bh_97_0_cotmp_1;

      vector32 calcDem_293_0 = sub16_vv(Bh_97_0, Bh_107_0);
      vector32 calcDem_245_0 = sub16_vv(Rh_574_0, Bh_97_0);
      vector32 calcDem_284_0 = sub16_vv(Bh_97_0, Bh_102_0);
      vector32 calcDem_246_0 = abs16_vv(calcDem_245_0);
      vector32 calcDem_299_pack_0 = calcDem_246_0;
      // max calcDem_299_0 <= (calcDem_299_pack_2 , calcDem_299_pack_1 , calcDem_299_pack_0)
      vector32 calcDem_299_0_cotmp_1 = max16_vv(calcDem_299_pack_2, calcDem_299_pack_1);
      vector32 calcDem_299_0_cotmp_2 = max16_vv(calcDem_299_0_cotmp_1, calcDem_299_pack_0);
      vector32 calcDem_299_0 = calcDem_299_0_cotmp_2;

      vector32 calcDem_300_0 = mult16_vv(calcDem_23_0, calcDem_299_0);
      vector32 calcDem_301_0 = rshift16_vv(calcDem_300_0, ct8_78_0);
      vector32 calcDem_285_0 = abs16_vv(calcDem_284_0);
      vector32 calcDem_292_pack_1 = calcDem_285_0;
      vector32 calcDem_294_0 = abs16_vv(calcDem_293_0);
      vector32 calcDem_304_pack_1 = calcDem_294_0;
      // max calcDem_292_0 <= (calcDem_292_pack_2 , calcDem_292_pack_1 , calcDem_292_pack_0)
      vector32 calcDem_292_0_cotmp_1 = max16_vv(calcDem_292_pack_2, calcDem_292_pack_1);
      vector32 calcDem_292_0_cotmp_2 = max16_vv(calcDem_292_0_cotmp_1, calcDem_292_pack_0);
      vector32 calcDem_292_0 = calcDem_292_0_cotmp_2;

      vector32 calcDem_305_pack_0 = calcDem_292_0;
      vector32 Gh_64_pack_1 = cnr_9_0;
      // min Gh_64_0 <= (Gh_64_pack_1 , Gh_64_pack_0)
      vector32 Gh_64_0_cotmp_1 = min16_vv(Gh_64_pack_1, Gh_64_pack_0);
      vector32 Gh_64_0 = Gh_64_0_cotmp_1;

      vector32 calcDem_302_0 = sub16_vv(Gh_53_0, Gh_64_0);
      vector32 calcDem_303_0 = abs16_vv(calcDem_302_0);
      vector32 calcDem_304_pack_0 = calcDem_303_0;
      // max calcDem_304_0 <= (calcDem_304_pack_2 , calcDem_304_pack_1 , calcDem_304_pack_0)
      vector32 calcDem_304_0_cotmp_1 = max16_vv(calcDem_304_pack_2, calcDem_304_pack_1);
      vector32 calcDem_304_0_cotmp_2 = max16_vv(calcDem_304_0_cotmp_1, calcDem_304_pack_0);
      vector32 calcDem_304_0 = calcDem_304_0_cotmp_2;

      vector32 calcDem_305_pack_1 = calcDem_304_0;
      // max calcDem_305_0 <= (calcDem_305_pack_1 , calcDem_305_pack_0)
      vector32 calcDem_305_0_cotmp_1 = max16_vv(calcDem_305_pack_1, calcDem_305_pack_0);
      vector32 calcDem_305_0 = calcDem_305_0_cotmp_1;

      vector32 calcDem_306_0 = mult16_vv(calcDem_4_0, calcDem_305_0);
      vector32 calcDem_307_0 = rshift16_vv(calcDem_306_0, calcDem_21_0);
      vector32 calcDem_308_0 = add16_vv(calcDem_307_0, calcDem_301_0);
      vector32 calcDem_309_0 = add16_vv(calcDem_308_0, calcDem_61_0);
      vector32 Rv_146_0 = add16_vv(Rv_145_0, lambda_onfcam4ccmt_line101_7_0);
      vector32 Rv_147_0 = rshift16_vv(Rv_146_0, lambda_onfcam4dpct_line120_319_0);
      vector32 Rv_159_0 = add16_vv(Rh_512_0, Rv_147_0);
      vector32 Bv_92_0 = add16_vv(Rv_159_0, Bv_91_0);
      vector32 Bv_118_0 = mux16_vv(offsetC_20_0, Bv_92_0, ct8_70_0);
      vector32 Bv_119_0 = mux16_vv(mB_146_0, Rh_429_0, Bv_118_0);
      vector32 Bv_120_0 = mux16_vv(mB_147_0, Rv_160_0, Bv_119_0);
      vector32 Rv_184_0 = mux16_vv(mB_146_0, Bv_92_0, Rh_429_0);
      vector32 Bv_121_0 = mux16_vv(mB_148_0, Bv_96_0, Bv_120_0);
      vector32 Bv_122_pack_0 = Bv_121_0;
      // max Bv_122_0 <= (Bv_122_pack_1 , Bv_122_pack_0)
      vector32 Bv_122_0_cotmp_1 = max16_vv(Bv_122_pack_1, Bv_122_pack_0);
      vector32 Bv_122_0 = Bv_122_0_cotmp_1;

      vector32 Rv_185_0 = mux16_vv(mB_147_0, Bv_96_0, Rv_184_0);
      vector32 Rv_186_0 = mux16_vv(mB_148_0, Rv_160_0, Rv_185_0);
      vector32 Rv_187_pack_0 = Rv_186_0;
      // max Rv_187_0 <= (Rv_187_pack_1 , Rv_187_pack_0)
      vector32 Rv_187_0_cotmp_1 = max16_vv(Rv_187_pack_1, Rv_187_pack_0);
      vector32 Rv_187_0 = Rv_187_0_cotmp_1;

      vector32 Rv_188_pack_0 = Rv_187_0;
      // min Rv_188_0 <= (Rv_188_pack_1 , Rv_188_pack_0)
      vector32 Rv_188_0_cotmp_1 = min16_vv(Rv_188_pack_1, Rv_188_pack_0);
      vector32 Rv_188_0 = Rv_188_0_cotmp_1;

      vector32 calcDem_269_0 = sub16_vv(Rv_175_0, Rv_188_0);
      vector32 calcDem_270_0 = abs16_vv(calcDem_269_0);
      vector32 calcDem_278_pack_2 = calcDem_270_0;
      vector32 Bv_123_pack_0 = Bv_122_0;
      // min Bv_123_0 <= (Bv_123_pack_1 , Bv_123_pack_0)
      vector32 Bv_123_0_cotmp_1 = min16_vv(Bv_123_pack_1, Bv_123_pack_0);
      vector32 Bv_123_0 = Bv_123_0_cotmp_1;

      vector32 calcDem_267_0 = sub16_vv(Bv_111_0, Bv_123_0);
      vector32 calcDem_268_0 = abs16_vv(calcDem_267_0);
      vector32 calcDem_278_pack_1 = calcDem_268_0;
      // max calcDem_278_0 <= (calcDem_278_pack_2 , calcDem_278_pack_1 , calcDem_278_pack_0)
      vector32 calcDem_278_0_cotmp_1 = max16_vv(calcDem_278_pack_2, calcDem_278_pack_1);
      vector32 calcDem_278_0_cotmp_2 = max16_vv(calcDem_278_0_cotmp_1, calcDem_278_pack_0);
      vector32 calcDem_278_0 = calcDem_278_0_cotmp_2;

      vector32 calcDem_279_pack_1 = calcDem_278_0;
      // max calcDem_279_0 <= (calcDem_279_pack_1 , calcDem_279_pack_0)
      vector32 calcDem_279_0_cotmp_1 = max16_vv(calcDem_279_pack_1, calcDem_279_pack_0);
      vector32 calcDem_279_0 = calcDem_279_0_cotmp_1;

      vector32 calcDem_280_0 = mult16_vv(calcDem_4_0, calcDem_279_0);
      vector32 calcDem_281_0 = rshift16_vv(calcDem_280_0, calcDem_21_0);
      vector32 calcDem_271_0 = sub16_vv(Rv_188_0, Bv_123_0);
      vector32 calcDem_272_0 = abs16_vv(calcDem_271_0);
      vector32 calcDem_273_pack_2 = calcDem_272_0;
      // max calcDem_273_0 <= (calcDem_273_pack_2 , calcDem_273_pack_1 , calcDem_273_pack_0)
      vector32 calcDem_273_0_cotmp_1 = max16_vv(calcDem_273_pack_2, calcDem_273_pack_1);
      vector32 calcDem_273_0_cotmp_2 = max16_vv(calcDem_273_0_cotmp_1, calcDem_273_pack_0);
      vector32 calcDem_273_0 = calcDem_273_0_cotmp_2;

      vector32 calcDem_274_0 = mult16_vv(calcDem_23_0, calcDem_273_0);
      vector32 calcDem_275_0 = rshift16_vv(calcDem_274_0, ct8_78_0);
      vector32 calcDem_282_0 = add16_vv(calcDem_281_0, calcDem_275_0);
      vector32 calcDem_283_0 = add16_vv(calcDem_282_0, calcDem_61_0);
      vector32 calcDem_310_0 = gt16_vv(calcDem_282_0, calcDem_309_0);
      vector32 calcDem_311_0 = mux16_vv(calcDem_310_0, Bh_94_0, calcDem_255_0);
      vector32 calcDem_312_0 = mux16_vv(calcDem_310_0, Gh_56_0, calcDem_249_0);
      vector32 calcDem_313_0 = mux16_vv(calcDem_310_0, Rh_577_0, calcDem_252_0);
      vector32 calcDem_314_0 = gt16_vv(calcDem_308_0, calcDem_283_0);
      vector32 calcDem_315_0 = mux16_vv(calcDem_314_0, Bv_105_0, calcDem_311_0);
      vector32 calcDem_316_pack_0 = calcDem_315_0;
      vector32 calcDem_318_0 = mux16_vv(calcDem_314_0, Gv_56_0, calcDem_312_0);
      vector32 calcDem_319_pack_0 = calcDem_318_0;
      vector32 calcDem_321_0 = mux16_vv(calcDem_314_0, Rv_178_0, calcDem_313_0);
      vector32 calcDem_322_pack_0 = calcDem_321_0;
      // max calcDem_316_0 <= (calcDem_316_pack_1 , calcDem_316_pack_0)
      vector32 calcDem_316_0_cotmp_1 = max16_vv(calcDem_316_pack_1, calcDem_316_pack_0);
      vector32 calcDem_316_0 = calcDem_316_0_cotmp_1;

      // max calcDem_319_0 <= (calcDem_319_pack_1 , calcDem_319_pack_0)
      vector32 calcDem_319_0_cotmp_1 = max16_vv(calcDem_319_pack_1, calcDem_319_pack_0);
      vector32 calcDem_319_0 = calcDem_319_0_cotmp_1;

      vector32 calcDem_320_pack_0 = calcDem_319_0;
      // min calcDem_320_0 <= (calcDem_320_pack_1 , calcDem_320_pack_0)
      vector32 calcDem_320_0_cotmp_1 = min16_vv(calcDem_320_pack_1, calcDem_320_pack_0);
      vector32 calcDem_320_0 = calcDem_320_0_cotmp_1;

      vector32 calcDem_324_1 = calcDem_320_0;
      vector32 calcDem_317_pack_0 = calcDem_316_0;
      // min calcDem_317_0 <= (calcDem_317_pack_1 , calcDem_317_pack_0)
      vector32 calcDem_317_0_cotmp_1 = min16_vv(calcDem_317_pack_1, calcDem_317_pack_0);
      vector32 calcDem_317_0 = calcDem_317_0_cotmp_1;

      vector32 calcDem_324_0 = calcDem_317_0;
      // max calcDem_322_0 <= (calcDem_322_pack_1 , calcDem_322_pack_0)
      vector32 calcDem_322_0_cotmp_1 = max16_vv(calcDem_322_pack_1, calcDem_322_pack_0);
      vector32 calcDem_322_0 = calcDem_322_0_cotmp_1;

      vector32 calcDem_323_pack_0 = calcDem_322_0;
      // min calcDem_323_0 <= (calcDem_323_pack_1 , calcDem_323_pack_0)
      vector32 calcDem_323_0_cotmp_1 = min16_vv(calcDem_323_pack_1, calcDem_323_pack_0);
      vector32 calcDem_323_0 = calcDem_323_0_cotmp_1;

      vector32 calcDem_324_2 = calcDem_323_0;
      out_ptr[y*IN_WIDTH*OUT_CHANNELS + x*OUT_CHANNELS + 2] = calcDem_324_2;
      out_ptr[y*IN_WIDTH*OUT_CHANNELS + x*OUT_CHANNELS + 1] = calcDem_324_1;
      out_ptr[y*IN_WIDTH*OUT_CHANNELS + x*OUT_CHANNELS + 0] = calcDem_324_0;
    }
    for(int x = IN_WIDTH - 3; x < IN_WIDTH; x++){
      // on X boundry
      // shift the stencil window, and load the new input pixel
      calcWbg_46_pp_0_6 = calcWbg_46_pp_1_6;
      calcWbg_46_pp_0_5 = calcWbg_46_pp_1_5;
      calcWbg_46_pp_0_4 = calcWbg_46_pp_1_4;
      calcWbg_46_pp_0_3 = calcWbg_46_pp_1_3;
      calcWbg_46_pp_0_2 = calcWbg_46_pp_1_2;
      calcWbg_46_pp_0_1 = calcWbg_46_pp_1_1;
      calcWbg_46_pp_0_0 = calcWbg_46_pp_1_0;
      calcWbg_46_pp_1_6 = calcWbg_46_pp_2_6;
      calcWbg_46_pp_1_5 = calcWbg_46_pp_2_5;
      calcWbg_46_pp_1_4 = calcWbg_46_pp_2_4;
      calcWbg_46_pp_1_3 = calcWbg_46_pp_2_3;
      calcWbg_46_pp_1_2 = calcWbg_46_pp_2_2;
      calcWbg_46_pp_1_1 = calcWbg_46_pp_2_1;
      calcWbg_46_pp_1_0 = calcWbg_46_pp_2_0;
      calcWbg_46_pp_2_6 = calcWbg_46_pp_3_6;
      calcWbg_46_pp_2_5 = calcWbg_46_pp_3_5;
      calcWbg_46_pp_2_4 = calcWbg_46_pp_3_4;
      calcWbg_46_pp_2_3 = calcWbg_46_pp_3_3;
      calcWbg_46_pp_2_2 = calcWbg_46_pp_3_2;
      calcWbg_46_pp_2_1 = calcWbg_46_pp_3_1;
      calcWbg_46_pp_2_0 = calcWbg_46_pp_3_0;
      calcWbg_46_pp_3_6 = calcWbg_46_pp_4_6;
      calcWbg_46_pp_3_5 = calcWbg_46_pp_4_5;
      calcWbg_46_pp_3_4 = calcWbg_46_pp_4_4;
      calcWbg_46_pp_3_3 = calcWbg_46_pp_4_3;
      calcWbg_46_pp_3_2 = calcWbg_46_pp_4_2;
      calcWbg_46_pp_3_1 = calcWbg_46_pp_4_1;
      calcWbg_46_pp_3_0 = calcWbg_46_pp_4_0;
      calcWbg_46_pp_4_6 = calcWbg_46_pp_5_6;
      calcWbg_46_pp_4_5 = calcWbg_46_pp_5_5;
      calcWbg_46_pp_4_4 = calcWbg_46_pp_5_4;
      calcWbg_46_pp_4_3 = calcWbg_46_pp_5_3;
      calcWbg_46_pp_4_2 = calcWbg_46_pp_5_2;
      calcWbg_46_pp_4_1 = calcWbg_46_pp_5_1;
      calcWbg_46_pp_4_0 = calcWbg_46_pp_5_0;
      calcWbg_46_pp_5_6 = calcWbg_46_pp_6_6;
      calcWbg_46_pp_5_5 = calcWbg_46_pp_6_5;
      calcWbg_46_pp_5_4 = calcWbg_46_pp_6_4;
      calcWbg_46_pp_5_3 = calcWbg_46_pp_6_3;
      calcWbg_46_pp_5_2 = calcWbg_46_pp_6_2;
      calcWbg_46_pp_5_1 = calcWbg_46_pp_6_1;
      calcWbg_46_pp_5_0 = calcWbg_46_pp_6_0;
      
      // load the update stencil
      calcWbg_46_pp_6_6 = in_ptr[(y+6)*IN_WIDTH*IN_CHANNELS + (x + 3 - IN_WIDTH)*IN_CHANNELS + 0];
      calcWbg_46_pp_6_6 = getr16_vv(calcWbg_46_pp_6_6);
      calcWbg_46_pp_6_5 = in_ptr[(y+5)*IN_WIDTH*IN_CHANNELS + (x + 3 - IN_WIDTH)*IN_CHANNELS + 0];
      calcWbg_46_pp_6_5 = getr16_vv(calcWbg_46_pp_6_5);
      calcWbg_46_pp_6_4 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (x + 3 - IN_WIDTH)*IN_CHANNELS + 0];
      calcWbg_46_pp_6_4 = getr16_vv(calcWbg_46_pp_6_4);
      calcWbg_46_pp_6_3 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (x + 3 - IN_WIDTH)*IN_CHANNELS + 0];
      calcWbg_46_pp_6_3 = getr16_vv(calcWbg_46_pp_6_3);
      calcWbg_46_pp_6_2 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (x + 3 - IN_WIDTH)*IN_CHANNELS + 0];
      calcWbg_46_pp_6_2 = getr16_vv(calcWbg_46_pp_6_2);
      calcWbg_46_pp_6_1 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (x + 3 - IN_WIDTH)*IN_CHANNELS + 0];
      calcWbg_46_pp_6_1 = getr16_vv(calcWbg_46_pp_6_1);
      calcWbg_46_pp_6_0 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (x + 3 - IN_WIDTH)*IN_CHANNELS + 0];
      calcWbg_46_pp_6_0 = getr16_vv(calcWbg_46_pp_6_0);
      
      // Start operation
      vector32 centroid_pos_0 = mv16_sv(x);
      vector32 centroid_pos_1 = mv16_sv(y);
      vector32 lambda_onfcam4dpct_line120_316_0 = c_1_0;
      vector32 lambda_onfcam4dpct_line120_324_0 = c_1_0;
      vector32 cnr_8_0 = c_1023_0;
      vector32 ct8_63_0 = c_1_0;
      vector32 ct8_90_0 = c_n9_0;
      vector32 ct8_71_0 = c_1_0;
      vector32 lambda_nfcam4defst_line56_68_0 = c_0x1_0;
      vector32 ct8_79_0 = c_0_0;
      vector32 Rh_486_0 = calcWbg_46_pp_3_1;
      vector32 Rh_581_pack_1 = ct8_79_0;
      vector32 ct8_127_0 = c_255_0;
      vector32 ct8_129_0 = c_9_0;
      vector32 Gh_60_pack_1 = cnr_8_0;
      vector32 ct8_65_0 = c_n10_0;
      vector32 ct8_105_0 = c_9_0;
      vector32 ct8_100_0 = c_9_0;
      vector32 Rh_425_0 = add16_vv(calcWbg_46_pp_3_4, calcWbg_46_pp_3_2);
      vector32 lambda_onfcam4dpct_line120_321_0 = c_1_0;
      vector32 lambda_nfcam4defst_line56_34_0 = c_344_0;
      vector32 srp_20_0 = c_3_0;
      vector32 Rh_472_0 = add16_vv(calcWbg_46_pp_1_3, calcWbg_46_pp_3_3);
      vector32 Rh_534_0 = calcWbg_46_pp_0_3;
      vector32 lambda_nfcam4defst_line56_37_0 = c_0x0_0;
      vector32 srp_10_0 = c_3_0;
      vector32 Rh_543_0 = add16_vv(calcWbg_46_pp_3_4, calcWbg_46_pp_5_4);
      vector32 Gh_59_pack_1 = ct8_79_0;
      vector32 Rh_505_0 = calcWbg_46_pp_3_6;
      vector32 cnr_5_0 = c_1023_0;
      vector32 Bh_94_pack_1 = cnr_5_0;
      vector32 Gh_56_pack_1 = cnr_5_0;
      vector32 Rh_577_pack_1 = cnr_5_0;
      vector32 Bh_97_pack_1 = cnr_5_0;
      vector32 calcDem_320_pack_1 = cnr_5_0;
      vector32 calcDem_323_pack_1 = cnr_5_0;
      vector32 Rv_113_0 = sub16_vv(Rh_425_0, calcWbg_46_pp_2_3);
      vector32 Rh_582_pack_1 = cnr_8_0;
      vector32 lambda_onfcam4dpct_line120_312_0 = c_1_0;
      vector32 lambda_onfcam4dpct_line120_314_0 = c_1_0;
      vector32 lambda_onfcam4dpct_line120_319_0 = c_1_0;
      vector32 Rv_175_pack_1 = cnr_5_0;
      vector32 ct8_54_0 = c_1_0;
      vector32 ct8_119_0 = c_255_0;
      vector32 srp_12_0 = c_2_0;
      vector32 ct8_87_0 = c_0_0;
      vector32 lambda_nfcam4defst_line49_33_0 = c_34_0;
      vector32 ct8_101_0 = add16_vv(centroid_pos_0, ct8_100_0);
      vector32 Gv_53_pack_1 = cnr_5_0;
      vector32 ct8_113_0 = c_9_0;
      vector32 ct8_85_0 = c_n10_0;
      vector32 lambda_nfcam4defst_line56_52_0 = c_344_0;
      vector32 Rh_586_pack_1 = ct8_87_0;
      vector32 lambda_nfcam4defst_line49_47_0 = c_34_0;
      vector32 ct8_116_0 = c_9_0;
      vector32 ct8_117_0 = add16_vv(centroid_pos_0, ct8_116_0);
      vector32 lambda_onfcam4dpct_line120_315_0 = c_1_0;
      vector32 lambda_onfcam4ccmt_line101_5_0 = c_2_0;
      vector32 srp_16_0 = c_3_0;
      vector32 calcDem_61_0 = tap_dem_dirThr_0;
      vector32 Rh_545_0 = calcWbg_46_pp_5_4;
      vector32 Rh_493_0 = add16_vv(calcWbg_46_pp_2_5, calcWbg_46_pp_4_5);
      vector32 Rh_494_0 = add16_vv(Rh_493_0, calcWbg_46_pp_2_3);
      vector32 ct8_78_0 = c_8_0;
      vector32 lambda_nfcam4defst_line56_43_0 = c_344_0;
      vector32 ct8_108_0 = c_9_0;
      vector32 ct8_109_0 = add16_vv(centroid_pos_0, ct8_108_0);
      vector32 Rh_495_0 = add16_vv(Rh_494_0, calcWbg_46_pp_4_3);
      vector32 lambda_onfcam4ccmt_line101_7_0 = c_2_0;
      vector32 srp_13_0 = c_2_0;
      vector32 lambda_nfcam4defst_line56_70_0 = c_344_0;
      vector32 lambda_onfcam4dpct_line120_320_0 = c_1_0;
      vector32 Rh_386_0 = calcWbg_46_pp_2_2;
      vector32 Rh_384_0 = calcWbg_46_pp_4_4;
      vector32 lambda_nfcam4defst_line56_59_0 = c_0x1_0;
      vector32 Rh_544_0 = add16_vv(Rh_543_0, calcWbg_46_pp_3_2);
      vector32 Rh_548_0 = add16_vv(Rh_544_0, calcWbg_46_pp_5_2);
      vector32 lambda_onfcam4dpct_line120_318_0 = c_1_0;
      vector32 Bh_102_pack_1 = cnr_8_0;
      vector32 Rh_379_0 = calcWbg_46_pp_2_4;
      vector32 Bv_105_pack_1 = cnr_5_0;
      vector32 srp_14_0 = c_2_0;
      vector32 ct8_57_0 = c_n9_0;
      vector32 lambda_nfcam4defst_line56_29_0 = c_0x0_0;
      vector32 Rh_553_0 = calcWbg_46_pp_5_2;
      vector32 ct8_95_0 = c_255_0;
      vector32 ct8_82_0 = c_n9_0;
      vector32 Rv_178_pack_1 = cnr_5_0;
      vector32 lambda_onfcam4ccmt_line101_6_0 = c_2_0;
      vector32 lambda_nfcam4defst_line56_38_0 = mux16_vv(lambda_nfcam4defst_line56_37_0, ct8_63_0, lambda_onfcam4ccmt_line101_6_0);
      vector32 Rh_517_0 = calcWbg_46_pp_3_0;
      vector32 Rh_507_0 = calcWbg_46_pp_2_1;
      vector32 ct8_96_0 = sub16_vv(ct8_95_0, centroid_pos_1);
      vector32 Rh_513_0 = calcWbg_46_pp_4_1;
      vector32 Rh_380_0 = add16_vv(calcWbg_46_pp_2_4, calcWbg_46_pp_4_4);
      vector32 Rh_381_0 = Rh_380_0;
      vector32 Rv_114_0 = sub16_vv(Rv_113_0, calcWbg_46_pp_4_3);
      vector32 Gv_56_pack_1 = cnr_5_0;
      vector32 Rh_473_0 = sub16_vv(Rh_472_0, calcWbg_46_pp_2_4);
      vector32 Rh_474_0 = sub16_vv(Rh_473_0, calcWbg_46_pp_2_2);
      vector32 Rh_475_0 = Rh_474_0;
      vector32 srp_19_0 = c_2_0;
      vector32 lambda_nfcam4defst_line56_64_0 = c_0x0_0;
      vector32 calcDem_317_pack_1 = cnr_5_0;
      vector32 ct8_97_0 = c_9_0;
      vector32 Bv_111_pack_1 = cnr_5_0;
      vector32 ct8_120_0 = sub16_vv(ct8_119_0, centroid_pos_1);
      vector32 Rh_528_0 = calcWbg_46_pp_1_2;
      vector32 Rv_115_0 = Rv_114_0;
      vector32 Rv_116_0 = add16_vv(Rv_115_0, lambda_onfcam4ccmt_line101_5_0);
      vector32 Rv_117_0 = rshift16_vv(Rv_116_0, lambda_onfcam4dpct_line120_316_0);
      vector32 calcDem_23_0 = tap_dem_wc_0;
      vector32 Rh_574_pack_1 = cnr_5_0;
      vector32 Rh_518_0 = add16_vv(calcWbg_46_pp_1_4, calcWbg_46_pp_3_4);
      vector32 Gh_53_pack_1 = cnr_5_0;
      vector32 Rh_478_0 = Rh_472_0;
      vector32 Rh_387_0 = add16_vv(calcWbg_46_pp_2_4, calcWbg_46_pp_2_2);
      vector32 lambda_onfcam4ccmt_line101_8_0 = c_2_0;
      vector32 Rh_476_0 = add16_vv(Rh_475_0, lambda_onfcam4ccmt_line101_8_0);
      vector32 Rh_477_0 = rshift16_vv(Rh_476_0, lambda_onfcam4dpct_line120_314_0);
      vector32 ct8_111_0 = c_255_0;
      vector32 ct8_80_0 = c_1_0;
      vector32 Rh_444_0 = calcWbg_46_pp_5_3;
      vector32 Rh_549_0 = Rh_548_0;
      vector32 ct8_76_0 = c_n9_0;
      vector32 ct8_118_0 = add16_vv(ct8_117_0, ct8_76_0);
      vector32 calcDem_21_0 = c_5_0;
      vector32 Rh_434_0 = calcWbg_46_pp_3_3;
      vector32 Rh_436_0 = lshift16_vv(Rh_434_0, srp_13_0);
      vector32 Rh_437_0 = sub16_vv(Rh_436_0, Rh_379_0);
      vector32 ct8_103_0 = c_255_0;
      vector32 lambda_nfcam4defst_line49_26_0 = c_34_0;
      vector32 srp_15_0 = c_2_0;
      vector32 ct8_62_0 = c_0_0;
      vector32 Rv_182_pack_1 = ct8_62_0;
      vector32 lambda_nfcam4defst_line49_29_0 = mux16_vv(lambda_nfcam4defst_line56_37_0, ct8_62_0, lambda_onfcam4ccmt_line101_6_0);
      vector32 lambda_nfcam4defst_line49_30_0 = mux16_vv(lambda_nfcam4defst_line56_37_0, ct8_63_0, lambda_nfcam4defst_line49_29_0);
      vector32 lambda_nfcam4defst_line56_39_0 = mux16_vv(lambda_nfcam4defst_line56_37_0, ct8_62_0, lambda_nfcam4defst_line56_38_0);
      vector32 lambda_nfcam4defst_line56_40_0 = mux16_vv(lambda_nfcam4defst_line56_37_0, ct8_63_0, lambda_nfcam4defst_line56_39_0);
      vector32 ct8_73_0 = c_n8_0;
      vector32 ct8_121_0 = c_9_0;
      vector32 ct8_122_0 = add16_vv(ct8_120_0, ct8_121_0);
      vector32 ct8_123_0 = add16_vv(ct8_122_0, ct8_82_0);
      vector32 ct8_70_0 = c_0_0;
      vector32 Rv_187_pack_1 = ct8_70_0;
      vector32 Rh_395_0 = calcWbg_46_pp_4_2;
      vector32 Rh_481_0 = calcWbg_46_pp_3_5;
      vector32 Rh_416_0 = calcWbg_46_pp_3_4;
      vector32 Gv_59_pack_1 = ct8_62_0;
      vector32 Rh_438_0 = sub16_vv(Rh_437_0, Rh_384_0);
      vector32 Rh_439_0 = sub16_vv(Rh_438_0, Rh_386_0);
      vector32 Rh_440_0 = sub16_vv(Rh_439_0, Rh_395_0);
      vector32 Rh_441_0 = add16_vv(Rh_440_0, lambda_onfcam4ccmt_line101_5_0);
      vector32 Rh_442_0 = rshift16_vv(Rh_441_0, srp_12_0);
      vector32 ct8_60_0 = c_n9_0;
      vector32 Rh_519_0 = calcWbg_46_pp_1_4;
      vector32 cnr_9_0 = c_1023_0;
      vector32 Rh_587_pack_1 = cnr_9_0;
      vector32 Bh_107_pack_1 = cnr_9_0;
      vector32 srp_22_0 = c_2_0;
      vector32 lambda_nfcam4defst_line56_55_0 = c_0x0_0;
      vector32 Rh_396_0 = add16_vv(calcWbg_46_pp_2_2, calcWbg_46_pp_4_2);
      vector32 Rh_397_0 = Rh_396_0;
      vector32 ct8_112_0 = sub16_vv(ct8_111_0, centroid_pos_1);
      vector32 ct8_114_0 = add16_vv(ct8_112_0, ct8_113_0);
      vector32 ct8_115_0 = add16_vv(ct8_114_0, ct8_73_0);
      vector32 Rh_411_0 = calcWbg_46_pp_4_3;
      vector32 Rh_414_0 = lshift16_vv(Rh_411_0, srp_14_0);
      vector32 Rh_419_0 = sub16_vv(Rh_414_0, Rh_416_0);
      vector32 lambda_nfcam4defst_line56_28_0 = c_0x1_0;
      vector32 Rh_487_0 = add16_vv(calcWbg_46_pp_3_3, calcWbg_46_pp_3_1);
      vector32 Rh_488_0 = Rh_487_0;
      vector32 Rh_489_0 = add16_vv(Rh_488_0, ct8_71_0);
      vector32 Rh_490_0 = rshift16_vv(Rh_489_0, lambda_onfcam4dpct_line120_320_0);
      vector32 Rh_385_0 = add16_vv(Rh_380_0, calcWbg_46_pp_2_2);
      vector32 Rh_398_0 = add16_vv(Rh_397_0, ct8_71_0);
      vector32 Rh_399_0 = rshift16_vv(Rh_398_0, lambda_onfcam4dpct_line120_316_0);
      vector32 Bh_106_pack_1 = ct8_87_0;
      vector32 Rh_546_0 = sub16_vv(Rh_419_0, Rh_545_0);
      vector32 ct8_98_0 = add16_vv(ct8_96_0, ct8_97_0);
      vector32 ct8_99_0 = add16_vv(ct8_98_0, ct8_57_0);
      vector32 Gh_63_pack_1 = ct8_87_0;
      vector32 Rh_522_0 = add16_vv(Rh_518_0, calcWbg_46_pp_1_2);
      vector32 Rh_523_0 = add16_vv(Rh_522_0, calcWbg_46_pp_3_2);
      vector32 Rh_524_0 = Rh_523_0;
      vector32 Rh_525_0 = add16_vv(Rh_524_0, lambda_onfcam4ccmt_line101_8_0);
      vector32 Rh_526_0 = rshift16_vv(Rh_525_0, srp_15_0);
      vector32 Rh_527_0 = add16_vv(Rh_526_0, Rh_477_0);
      vector32 Rh_455_0 = calcWbg_46_pp_1_3;
      vector32 Rh_446_0 = add16_vv(calcWbg_46_pp_3_3, calcWbg_46_pp_5_3);
      vector32 Rh_452_0 = Rh_446_0;
      vector32 Rh_447_0 = sub16_vv(Rh_446_0, calcWbg_46_pp_4_4);
      vector32 Rh_448_0 = sub16_vv(Rh_447_0, calcWbg_46_pp_4_2);
      vector32 Rh_449_0 = Rh_448_0;
      vector32 cnr_7_0 = c_1023_0;
      vector32 Gv_64_pack_1 = cnr_7_0;
      vector32 Rv_188_pack_1 = cnr_7_0;
      vector32 Bv_122_pack_1 = ct8_70_0;
      vector32 ct8_55_0 = c_0_0;
      vector32 calcDem_322_pack_1 = ct8_55_0;
      vector32 Rh_576_pack_1 = ct8_55_0;
      vector32 Bv_104_pack_1 = ct8_55_0;
      vector32 Gv_55_pack_1 = ct8_55_0;
      vector32 lambda_nfcam4defst_line49_22_0 = mux16_vv(lambda_nfcam4defst_line56_29_0, ct8_55_0, lambda_onfcam4ccmt_line101_5_0);
      vector32 Bh_93_pack_1 = ct8_55_0;
      vector32 Rv_174_pack_1 = ct8_55_0;
      vector32 Bv_110_pack_1 = ct8_55_0;
      vector32 calcDem_316_pack_1 = ct8_55_0;
      vector32 Rh_573_pack_1 = ct8_55_0;
      vector32 calcDem_319_pack_1 = ct8_55_0;
      vector32 Gv_52_pack_1 = ct8_55_0;
      vector32 Rv_177_pack_1 = ct8_55_0;
      vector32 Gh_52_pack_1 = ct8_55_0;
      vector32 Rh_407_0 = add16_vv(calcWbg_46_pp_2_3, calcWbg_46_pp_4_3);
      vector32 Rh_415_0 = sub16_vv(Rh_407_0, calcWbg_46_pp_3_4);
      vector32 Rh_420_0 = sub16_vv(Rh_415_0, calcWbg_46_pp_3_2);
      vector32 Rh_421_0 = Rh_420_0;
      vector32 Rh_422_0 = add16_vv(Rh_421_0, lambda_onfcam4ccmt_line101_5_0);
      vector32 Rh_506_0 = add16_vv(Rh_407_0, calcWbg_46_pp_2_1);
      vector32 Rh_423_0 = rshift16_vv(Rh_422_0, lambda_onfcam4dpct_line120_316_0);
      vector32 Rh_509_0 = add16_vv(Rh_506_0, calcWbg_46_pp_4_1);
      vector32 Rh_408_0 = Rh_407_0;
      vector32 lambda_nfcam4defst_line56_30_0 = mux16_vv(lambda_nfcam4defst_line56_29_0, ct8_54_0, lambda_onfcam4ccmt_line101_5_0);
      vector32 lambda_nfcam4defst_line49_31_0 = mux16_vv(lambda_nfcam4defst_line56_37_0, ct8_63_0, lambda_nfcam4defst_line49_30_0);
      vector32 Rh_400_0 = add16_vv(calcWbg_46_pp_4_4, calcWbg_46_pp_4_2);
      vector32 cnr_6_0 = c_1023_0;
      vector32 Gv_60_pack_1 = cnr_6_0;
      vector32 Rv_183_pack_1 = cnr_6_0;
      vector32 Bv_117_pack_1 = cnr_6_0;
      vector32 Rh_479_0 = add16_vv(Rh_478_0, ct8_80_0);
      vector32 Bv_123_pack_1 = cnr_7_0;
      vector32 lambda_nfcam4defst_line49_43_0 = mux16_vv(lambda_nfcam4defst_line56_55_0, ct8_79_0, lambda_onfcam4ccmt_line101_8_0);
      vector32 calcDem_4_0 = tap_dem_wg_0;
      vector32 Rh_391_0 = add16_vv(Rh_385_0, calcWbg_46_pp_4_2);
      vector32 Rh_392_0 = Rh_391_0;
      vector32 Rh_393_0 = add16_vv(Rh_392_0, lambda_onfcam4ccmt_line101_5_0);
      vector32 Rh_394_0 = rshift16_vv(Rh_393_0, srp_12_0);
      vector32 Rv_118_0 = add16_vv(Rh_394_0, Rv_117_0);
      vector32 lambda_nfcam4defst_line56_56_0 = mux16_vv(lambda_nfcam4defst_line56_55_0, ct8_80_0, lambda_onfcam4ccmt_line101_8_0);
      vector32 lambda_nfcam4defst_line56_57_0 = mux16_vv(lambda_nfcam4defst_line56_55_0, ct8_79_0, lambda_nfcam4defst_line56_56_0);
      vector32 lambda_nfcam4defst_line56_58_0 = mux16_vv(lambda_nfcam4defst_line56_55_0, ct8_80_0, lambda_nfcam4defst_line56_57_0);
      vector32 lambda_nfcam4defst_line56_60_0 = mux16_vv(lambda_nfcam4defst_line56_59_0, ct8_79_0, lambda_nfcam4defst_line56_58_0);
      vector32 lambda_nfcam4defst_line56_62_0 = ne16_vv(lambda_nfcam4defst_line56_60_0, lambda_onfcam4ccmt_line101_8_0);
      vector32 lambda_nfcam4defst_line64_141_0 = add16_vv(ct8_123_0, lambda_nfcam4defst_line56_60_0);
      vector32 lambda_onfcam4ccmt_line101_9_0 = c_2_0;
      vector32 lambda_nfcam4defst_line49_50_0 = mux16_vv(lambda_nfcam4defst_line56_64_0, ct8_87_0, lambda_onfcam4ccmt_line101_9_0);
      vector32 Rh_550_0 = add16_vv(Rh_549_0, lambda_onfcam4ccmt_line101_9_0);
      vector32 Rh_450_0 = add16_vv(Rh_449_0, lambda_onfcam4ccmt_line101_9_0);
      vector32 Rh_499_0 = calcWbg_46_pp_4_5;
      vector32 srp_21_0 = c_3_0;
      vector32 lambda_onfcam4dpct_line120_317_0 = c_1_0;
      vector32 Rh_417_0 = lshift16_vv(Rh_416_0, lambda_onfcam4dpct_line120_317_0);
      vector32 Rv_150_0 = sub16_vv(Rh_417_0, Rh_505_0);
      vector32 lambda_nfcam4defst_line56_46_0 = c_0x0_0;
      vector32 lambda_nfcam4defst_line49_36_0 = mux16_vv(lambda_nfcam4defst_line56_46_0, ct8_70_0, lambda_onfcam4ccmt_line101_7_0);
      vector32 lambda_nfcam4defst_line49_37_0 = mux16_vv(lambda_nfcam4defst_line56_46_0, ct8_71_0, lambda_nfcam4defst_line49_36_0);
      vector32 lambda_nfcam4defst_line49_38_0 = mux16_vv(lambda_nfcam4defst_line56_46_0, ct8_71_0, lambda_nfcam4defst_line49_37_0);
      vector32 lambda_onfcam4dpct_line120_323_0 = c_1_0;
      vector32 Rh_451_0 = rshift16_vv(Rh_450_0, lambda_onfcam4dpct_line120_323_0);
      vector32 Rh_496_0 = Rh_495_0;
      vector32 Rh_497_0 = add16_vv(Rh_496_0, lambda_onfcam4ccmt_line101_6_0);
      vector32 Rh_498_0 = rshift16_vv(Rh_497_0, srp_14_0);
      vector32 Rh_382_0 = add16_vv(Rh_381_0, ct8_63_0);
      vector32 Rh_383_0 = rshift16_vv(Rh_382_0, lambda_onfcam4dpct_line120_318_0);
      vector32 Rh_429_0 = calcWbg_46_pp_3_2;
      vector32 Rh_430_0 = lshift16_vv(Rh_429_0, lambda_onfcam4dpct_line120_314_0);
      vector32 Rh_431_0 = lshift16_vv(Rh_429_0, srp_15_0);
      vector32 Rh_547_0 = sub16_vv(Rh_546_0, Rh_429_0);
      vector32 Rh_554_0 = sub16_vv(Rh_547_0, Rh_553_0);
      vector32 Rv_119_0 = sub16_vv(Rh_430_0, Rh_416_0);
      vector32 Bv_116_pack_1 = ct8_62_0;
      vector32 ct8_88_0 = c_1_0;
      vector32 lambda_nfcam4defst_line56_65_0 = mux16_vv(lambda_nfcam4defst_line56_64_0, ct8_88_0, lambda_onfcam4ccmt_line101_9_0);
      vector32 lambda_nfcam4defst_line49_51_0 = mux16_vv(lambda_nfcam4defst_line56_64_0, ct8_88_0, lambda_nfcam4defst_line49_50_0);
      vector32 lambda_nfcam4defst_line49_52_0 = mux16_vv(lambda_nfcam4defst_line56_64_0, ct8_88_0, lambda_nfcam4defst_line49_51_0);
      vector32 lambda_nfcam4defst_line49_53_0 = mux16_vv(lambda_nfcam4defst_line56_68_0, ct8_87_0, lambda_nfcam4defst_line49_52_0);
      vector32 lambda_nfcam4defst_line49_55_0 = ne16_vv(lambda_nfcam4defst_line49_53_0, lambda_onfcam4ccmt_line101_9_0);
      vector32 lambda_nfcam4defst_line56_66_0 = mux16_vv(lambda_nfcam4defst_line56_64_0, ct8_87_0, lambda_nfcam4defst_line56_65_0);
      vector32 lambda_nfcam4defst_line56_67_0 = mux16_vv(lambda_nfcam4defst_line56_64_0, ct8_88_0, lambda_nfcam4defst_line56_66_0);
      vector32 srp_24_0 = c_2_0;
      vector32 ct8_132_0 = c_9_0;
      vector32 ct8_133_0 = add16_vv(centroid_pos_0, ct8_132_0);
      vector32 Rv_161_0 = sub16_vv(Rv_119_0, Rh_517_0);
      vector32 Rv_162_0 = add16_vv(Rv_161_0, lambda_onfcam4ccmt_line101_7_0);
      vector32 Rv_163_0 = rshift16_vv(Rv_162_0, srp_19_0);
      vector32 Bv_91_0 = mux16_vv(lambda_nfcam4defst_line56_46_0, Rv_163_0, ct8_70_0);
      vector32 lambda_nfcam4defst_line56_50_0 = c_0x1_0;
      vector32 lambda_nfcam4defst_line49_39_0 = mux16_vv(lambda_nfcam4defst_line56_50_0, ct8_70_0, lambda_nfcam4defst_line49_38_0);
      vector32 lambda_nfcam4defst_line64_135_0 = add16_vv(ct8_118_0, lambda_nfcam4defst_line49_39_0);
      vector32 lambda_nfcam4defst_line64_136_0 = and16_vv(lambda_nfcam4defst_line64_135_0, ct8_71_0);
      vector32 lambda_nfcam4defst_line64_137_0 = ne16_vv(lambda_nfcam4defst_line64_136_0, ct8_70_0);
      vector32 lambda_nfcam4defst_line64_138_0 = not16_vv(lambda_nfcam4defst_line64_137_0);
      vector32 Rh_453_0 = add16_vv(Rh_452_0, ct8_88_0);
      vector32 Rh_482_0 = add16_vv(calcWbg_46_pp_3_5, calcWbg_46_pp_3_3);
      vector32 Rv_122_0 = sub16_vv(Rh_482_0, calcWbg_46_pp_2_4);
      vector32 Rv_123_0 = sub16_vv(Rv_122_0, calcWbg_46_pp_4_4);
      vector32 Rh_483_0 = Rh_482_0;
      vector32 Rv_124_0 = Rv_123_0;
      vector32 Rv_125_0 = add16_vv(Rv_124_0, lambda_onfcam4ccmt_line101_6_0);
      vector32 Rv_126_0 = rshift16_vv(Rv_125_0, lambda_onfcam4dpct_line120_312_0);
      vector32 ct8_68_0 = c_n9_0;
      vector32 ct8_110_0 = add16_vv(ct8_109_0, ct8_68_0);
      vector32 Rv_151_0 = sub16_vv(Rv_150_0, Rh_429_0);
      vector32 Rv_152_0 = add16_vv(Rv_151_0, lambda_onfcam4ccmt_line101_6_0);
      vector32 Rv_153_0 = rshift16_vv(Rv_152_0, srp_15_0);
      vector32 Bv_82_0 = mux16_vv(lambda_nfcam4defst_line56_37_0, Rv_153_0, ct8_62_0);
      vector32 Gv_63_pack_1 = ct8_70_0;
      vector32 ct8_102_0 = add16_vv(ct8_101_0, ct8_60_0);
      vector32 lambda_nfcam4defst_line56_61_0 = c_344_0;
      vector32 lambda_nfcam4defst_line64_142_0 = and16_vv(lambda_nfcam4defst_line64_141_0, ct8_80_0);
      vector32 lambda_nfcam4defst_line64_143_0 = ne16_vv(lambda_nfcam4defst_line64_142_0, ct8_79_0);
      vector32 lambda_nfcam4defst_line64_144_0 = not16_vv(lambda_nfcam4defst_line64_143_0);
      vector32 Rv_143_0 = sub16_vv(Rh_487_0, calcWbg_46_pp_2_2);
      vector32 Rv_144_0 = sub16_vv(Rv_143_0, calcWbg_46_pp_4_2);
      vector32 Rv_145_0 = Rv_144_0;
      vector32 srp_17_0 = c_2_0;
      vector32 Rh_418_0 = lshift16_vv(Rh_416_0, srp_17_0);
      vector32 Rv_148_0 = add16_vv(Rh_498_0, Rv_126_0);
      vector32 Bv_83_0 = add16_vv(Rv_148_0, Bv_82_0);
      vector32 Rh_555_0 = add16_vv(Rh_554_0, lambda_onfcam4ccmt_line101_9_0);
      vector32 Rh_388_0 = Rh_387_0;
      vector32 Rh_389_0 = add16_vv(Rh_388_0, ct8_80_0);
      vector32 ct8_104_0 = sub16_vv(ct8_103_0, centroid_pos_1);
      vector32 ct8_106_0 = add16_vv(ct8_104_0, ct8_105_0);
      vector32 ct8_107_0 = add16_vv(ct8_106_0, ct8_65_0);
      vector32 Rh_484_0 = add16_vv(Rh_483_0, ct8_63_0);
      vector32 Rh_404_0 = calcWbg_46_pp_2_3;
      vector32 Rh_406_0 = lshift16_vv(Rh_404_0, srp_22_0);
      vector32 Rh_432_0 = sub16_vv(Rh_431_0, Rh_404_0);
      vector32 Rh_520_0 = sub16_vv(Rh_406_0, Rh_519_0);
      vector32 Rh_433_0 = sub16_vv(Rh_432_0, Rh_411_0);
      vector32 Rh_508_0 = sub16_vv(Rh_433_0, Rh_507_0);
      vector32 Rh_514_0 = sub16_vv(Rh_508_0, Rh_513_0);
      vector32 Rh_521_0 = sub16_vv(Rh_520_0, Rh_416_0);
      vector32 Rh_529_0 = sub16_vv(Rh_521_0, Rh_528_0);
      vector32 Rh_515_0 = add16_vv(Rh_514_0, lambda_onfcam4ccmt_line101_7_0);
      vector32 Rh_405_0 = lshift16_vv(Rh_404_0, lambda_onfcam4dpct_line120_321_0);
      vector32 Rh_412_0 = sub16_vv(Rh_405_0, Rh_411_0);
      vector32 Rh_535_0 = sub16_vv(Rh_412_0, Rh_534_0);
      vector32 Rh_536_0 = add16_vv(Rh_535_0, lambda_onfcam4ccmt_line101_8_0);
      vector32 Rh_537_0 = rshift16_vv(Rh_536_0, srp_14_0);
      vector32 Bh_72_0 = mux16_vv(lambda_nfcam4defst_line56_55_0, Rh_537_0, ct8_79_0);
      vector32 Bh_73_0 = add16_vv(Rh_527_0, Bh_72_0);
      vector32 Rh_530_0 = sub16_vv(Rh_529_0, Rh_429_0);
      vector32 Rh_531_0 = add16_vv(Rh_530_0, lambda_onfcam4ccmt_line101_8_0);
      vector32 Rh_532_0 = rshift16_vv(Rh_531_0, srp_15_0);
      vector32 Rh_413_0 = lshift16_vv(Rh_411_0, lambda_onfcam4dpct_line120_312_0);
      vector32 Rh_426_0 = Rh_425_0;
      vector32 Rh_427_0 = add16_vv(Rh_426_0, ct8_54_0);
      vector32 Rh_428_0 = rshift16_vv(Rh_427_0, lambda_onfcam4dpct_line120_314_0);
      vector32 ct8_124_0 = c_9_0;
      vector32 ct8_125_0 = add16_vv(centroid_pos_0, ct8_124_0);
      vector32 ct8_126_0 = add16_vv(ct8_125_0, ct8_85_0);
      vector32 Bh_96_pack_1 = ct8_55_0;
      vector32 Rh_510_0 = Rh_509_0;
      vector32 Rh_511_0 = add16_vv(Rh_510_0, lambda_onfcam4ccmt_line101_7_0);
      vector32 lambda_nfcam4defst_line49_23_0 = mux16_vv(lambda_nfcam4defst_line56_29_0, ct8_54_0, lambda_nfcam4defst_line49_22_0);
      vector32 lambda_nfcam4defst_line49_24_0 = mux16_vv(lambda_nfcam4defst_line56_29_0, ct8_54_0, lambda_nfcam4defst_line49_23_0);
      vector32 lambda_nfcam4defst_line49_25_0 = mux16_vv(lambda_nfcam4defst_line56_28_0, ct8_55_0, lambda_nfcam4defst_line49_24_0);
      vector32 lambda_nfcam4defst_line64_115_0 = add16_vv(ct8_102_0, lambda_nfcam4defst_line49_25_0);
      vector32 lambda_nfcam4defst_line49_27_0 = ne16_vv(lambda_nfcam4defst_line49_25_0, lambda_onfcam4ccmt_line101_5_0);
      vector32 lambda_nfcam4defst_line64_116_0 = and16_vv(lambda_nfcam4defst_line64_115_0, ct8_54_0);
      vector32 lambda_nfcam4defst_line64_117_0 = ne16_vv(lambda_nfcam4defst_line64_116_0, ct8_55_0);
      vector32 lambda_nfcam4defst_line64_118_0 = not16_vv(lambda_nfcam4defst_line64_117_0);
      vector32 srp_18_0 = c_2_0;
      vector32 Rh_516_0 = rshift16_vv(Rh_515_0, srp_18_0);
      vector32 Rv_160_0 = add16_vv(Rh_399_0, Rh_516_0);
      vector32 Rh_512_0 = rshift16_vv(Rh_511_0, srp_18_0);
      vector32 Rh_443_0 = add16_vv(Rh_428_0, Rh_442_0);
      vector32 lambda_nfcam4defst_line56_69_0 = mux16_vv(lambda_nfcam4defst_line56_68_0, ct8_87_0, lambda_nfcam4defst_line56_67_0);
      vector32 lambda_nfcam4defst_line56_71_0 = ne16_vv(lambda_nfcam4defst_line56_69_0, lambda_onfcam4ccmt_line101_9_0);
      vector32 lambda_onfcam4dpct_line120_313_0 = c_1_0;
      vector32 Rh_485_0 = rshift16_vv(Rh_484_0, lambda_onfcam4dpct_line120_313_0);
      vector32 Bv_87_0 = add16_vv(Rh_485_0, Bv_82_0);
      vector32 Rh_435_0 = lshift16_vv(Rh_434_0, lambda_onfcam4dpct_line120_313_0);
      vector32 Rv_121_0 = sub16_vv(Rh_435_0, Rh_481_0);
      vector32 Rh_480_0 = rshift16_vv(Rh_479_0, lambda_onfcam4dpct_line120_313_0);
      vector32 Bh_75_0 = add16_vv(Rh_480_0, Bh_72_0);
      vector32 Rh_445_0 = sub16_vv(Rh_435_0, Rh_444_0);
      vector32 Rh_456_0 = sub16_vv(Rh_445_0, Rh_455_0);
      vector32 Rh_457_0 = add16_vv(Rh_456_0, lambda_onfcam4ccmt_line101_5_0);
      vector32 srp_11_0 = c_2_0;
      vector32 lambda_nfcam4defst_line49_44_0 = mux16_vv(lambda_nfcam4defst_line56_55_0, ct8_80_0, lambda_nfcam4defst_line49_43_0);
      vector32 lambda_nfcam4defst_line49_45_0 = mux16_vv(lambda_nfcam4defst_line56_55_0, ct8_80_0, lambda_nfcam4defst_line49_44_0);
      vector32 Bv_96_0 = add16_vv(Rh_490_0, Bv_91_0);
      vector32 lambda_onfcam4dpct_line120_322_0 = c_1_0;
      vector32 lambda_nfcam4defst_line49_46_0 = mux16_vv(lambda_nfcam4defst_line56_59_0, ct8_79_0, lambda_nfcam4defst_line49_45_0);
      vector32 lambda_nfcam4defst_line64_145_0 = add16_vv(ct8_126_0, lambda_nfcam4defst_line49_46_0);
      vector32 lambda_nfcam4defst_line49_48_0 = ne16_vv(lambda_nfcam4defst_line49_46_0, lambda_onfcam4ccmt_line101_8_0);
      vector32 lambda_nfcam4defst_line64_146_0 = and16_vv(lambda_nfcam4defst_line64_145_0, ct8_80_0);
      vector32 lambda_nfcam4defst_line64_147_0 = ne16_vv(lambda_nfcam4defst_line64_146_0, ct8_79_0);
      vector32 lambda_nfcam4defst_line80_25_0 = and16_vv(lambda_nfcam4defst_line64_144_0, lambda_nfcam4defst_line64_147_0);
      vector32 lambda_nfcam4defst_line80_26_0 = mux16_vv(lambda_nfcam4defst_line80_25_0, ct8_80_0, ct8_79_0);
      vector32 lambda_nfcam4defst_line64_148_0 = not16_vv(lambda_nfcam4defst_line64_147_0);
      vector32 lambda_nfcam4defst_line64_149_0 = and16_vv(lambda_nfcam4defst_line64_144_0, lambda_nfcam4defst_line64_148_0);
      vector32 lambda_nfcam4defst_line64_150_0 = mux16_vv(lambda_nfcam4defst_line64_149_0, ct8_80_0, ct8_79_0);
      vector32 pix_65_0 = eq16_vv(lambda_nfcam4defst_line64_150_0, ct8_80_0);
      vector32 lambda_nfcam4defst_line88_29_0 = and16_vv(lambda_nfcam4defst_line64_143_0, lambda_nfcam4defst_line64_147_0);
      vector32 lambda_nfcam4defst_line88_30_0 = mux16_vv(lambda_nfcam4defst_line88_29_0, ct8_80_0, ct8_79_0);
      vector32 pix_61_0 = eq16_vv(lambda_nfcam4defst_line80_26_0, ct8_80_0);
      vector32 pix_62_0 = mux16_vv(pix_61_0, srp_21_0, lambda_onfcam4ccmt_line101_8_0);
      vector32 pix_63_0 = eq16_vv(lambda_nfcam4defst_line88_30_0, ct8_80_0);
      vector32 pix_64_0 = mux16_vv(pix_63_0, ct8_80_0, pix_62_0);
      vector32 pix_66_0 = mux16_vv(pix_65_0, ct8_79_0, pix_64_0);
      vector32 mB_151_0 = eq16_vv(pix_66_0, ct8_79_0);
      vector32 mB_150_0 = eq16_vv(pix_66_0, ct8_80_0);
      vector32 Gh_57_0 = mux16_vv(mB_150_0, Rh_404_0, Bh_75_0);
      vector32 Gh_58_0 = mux16_vv(mB_151_0, Rh_404_0, Gh_57_0);
      vector32 Gh_59_pack_0 = Gh_58_0;
      // max Gh_59_0 <= (Gh_59_pack_1 , Gh_59_pack_0)
      vector32 Gh_59_0_cotmp_1 = max16_vv(Gh_59_pack_1, Gh_59_pack_0);
      vector32 Gh_59_0 = Gh_59_0_cotmp_1;

      vector32 Gh_60_pack_0 = Gh_59_0;
      // min Gh_60_0 <= (Gh_60_pack_1 , Gh_60_pack_0)
      vector32 Gh_60_0_cotmp_1 = min16_vv(Gh_60_pack_1, Gh_60_pack_0);
      vector32 Gh_60_0 = Gh_60_0_cotmp_1;

      vector32 Rh_409_0 = add16_vv(Rh_408_0, ct8_54_0);
      vector32 Rh_410_0 = rshift16_vv(Rh_409_0, lambda_onfcam4dpct_line120_312_0);
      vector32 Rv_120_0 = add16_vv(Rh_410_0, Rh_442_0);
      vector32 Rh_558_0 = calcWbg_46_pp_6_3;
      vector32 Rh_559_0 = sub16_vv(Rh_413_0, Rh_558_0);
      vector32 Rh_560_0 = sub16_vv(Rh_559_0, Rh_404_0);
      vector32 Rh_561_0 = add16_vv(Rh_560_0, lambda_onfcam4ccmt_line101_9_0);
      vector32 Rh_562_0 = rshift16_vv(Rh_561_0, srp_24_0);
      vector32 Bh_80_0 = mux16_vv(lambda_nfcam4defst_line56_64_0, Rh_562_0, ct8_87_0);
      vector32 ct8_93_0 = c_n8_0;
      vector32 ct8_134_0 = add16_vv(ct8_133_0, ct8_93_0);
      vector32 lambda_nfcam4defst_line64_155_0 = add16_vv(ct8_134_0, lambda_nfcam4defst_line49_53_0);
      vector32 lambda_nfcam4defst_line64_156_0 = and16_vv(lambda_nfcam4defst_line64_155_0, ct8_88_0);
      vector32 lambda_nfcam4defst_line64_157_0 = ne16_vv(lambda_nfcam4defst_line64_156_0, ct8_87_0);
      vector32 lambda_nfcam4defst_line64_158_0 = not16_vv(lambda_nfcam4defst_line64_157_0);
      vector32 Rv_127_0 = sub16_vv(Rv_121_0, Rh_486_0);
      vector32 Rv_128_0 = add16_vv(Rv_127_0, lambda_onfcam4ccmt_line101_5_0);
      vector32 Rv_129_0 = rshift16_vv(Rv_128_0, srp_11_0);
      vector32 Rv_130_0 = mux16_vv(lambda_nfcam4defst_line56_28_0, Rv_129_0, ct8_55_0);
      vector32 Rv_133_0 = add16_vv(Rh_428_0, Rv_130_0);
      vector32 Bv_73_0 = mux16_vv(lambda_nfcam4defst_line56_29_0, Rv_129_0, ct8_55_0);
      vector32 Bv_78_0 = add16_vv(Rh_428_0, Bv_73_0);
      vector32 Rv_131_0 = add16_vv(Rv_118_0, Rv_130_0);
      vector32 Bv_74_0 = add16_vv(Rv_118_0, Bv_73_0);
      vector32 mB_149_0 = eq16_vv(pix_66_0, lambda_onfcam4ccmt_line101_8_0);
      vector32 Bh_98_0 = mux16_vv(mB_149_0, Rh_404_0, Bh_73_0);
      vector32 Bh_99_0 = mux16_vv(mB_150_0, Bh_75_0, Bh_98_0);
      vector32 Rh_578_0 = mux16_vv(mB_149_0, Bh_73_0, Rh_404_0);
      vector32 Rh_390_0 = rshift16_vv(Rh_389_0, lambda_onfcam4dpct_line120_322_0);
      vector32 Rh_533_0 = add16_vv(Rh_390_0, Rh_532_0);
      vector32 Rh_579_0 = mux16_vv(mB_150_0, Rh_533_0, Rh_578_0);
      vector32 Rh_580_0 = mux16_vv(mB_151_0, Bh_75_0, Rh_579_0);
      vector32 Rh_581_pack_0 = Rh_580_0;
      vector32 Rh_491_0 = calcWbg_46_pp_2_5;
      vector32 Rh_492_0 = sub16_vv(Rh_418_0, Rh_491_0);
      vector32 Rh_500_0 = sub16_vv(Rh_492_0, Rh_499_0);
      vector32 Rh_501_0 = sub16_vv(Rh_500_0, Rh_404_0);
      vector32 Rh_502_0 = sub16_vv(Rh_501_0, Rh_411_0);
      vector32 Rh_503_0 = add16_vv(Rh_502_0, lambda_onfcam4ccmt_line101_6_0);
      vector32 Rh_504_0 = rshift16_vv(Rh_503_0, srp_14_0);
      vector32 Rv_149_0 = add16_vv(Rh_383_0, Rh_504_0);
      vector32 srp_25_0 = c_3_0;
      vector32 lambda_nfcam4defst_line49_54_0 = c_34_0;
      vector32 ct8_128_0 = sub16_vv(ct8_127_0, centroid_pos_1);
      vector32 ct8_130_0 = add16_vv(ct8_128_0, ct8_129_0);
      vector32 ct8_131_0 = add16_vv(ct8_130_0, ct8_90_0);
      vector32 lambda_nfcam4defst_line64_151_0 = add16_vv(ct8_131_0, lambda_nfcam4defst_line56_69_0);
      vector32 lambda_nfcam4defst_line64_152_0 = and16_vv(lambda_nfcam4defst_line64_151_0, ct8_88_0);
      vector32 lambda_nfcam4defst_line64_153_0 = ne16_vv(lambda_nfcam4defst_line64_152_0, ct8_87_0);
      vector32 lambda_nfcam4defst_line64_154_0 = not16_vv(lambda_nfcam4defst_line64_153_0);
      vector32 lambda_nfcam4defst_line64_159_0 = and16_vv(lambda_nfcam4defst_line64_154_0, lambda_nfcam4defst_line64_158_0);
      vector32 lambda_nfcam4defst_line64_160_0 = mux16_vv(lambda_nfcam4defst_line64_159_0, ct8_88_0, ct8_87_0);
      vector32 pix_71_0 = eq16_vv(lambda_nfcam4defst_line64_160_0, ct8_88_0);
      vector32 lambda_nfcam4defst_line88_31_0 = and16_vv(lambda_nfcam4defst_line64_153_0, lambda_nfcam4defst_line64_157_0);
      vector32 lambda_nfcam4defst_line88_32_0 = mux16_vv(lambda_nfcam4defst_line88_31_0, ct8_88_0, ct8_87_0);
      vector32 pix_69_0 = eq16_vv(lambda_nfcam4defst_line88_32_0, ct8_88_0);
      vector32 srp_9_0 = c_2_0;
      vector32 Rh_458_0 = rshift16_vv(Rh_457_0, srp_9_0);
      vector32 Bh_64_0 = mux16_vv(lambda_nfcam4defst_line56_29_0, Rh_458_0, ct8_55_0);
      vector32 Bh_67_0 = add16_vv(Rh_410_0, Bh_64_0);
      vector32 Rh_459_0 = mux16_vv(lambda_nfcam4defst_line56_28_0, Rh_458_0, ct8_55_0);
      vector32 Rh_463_0 = add16_vv(Rh_410_0, Rh_459_0);
      vector32 Rh_454_0 = rshift16_vv(Rh_453_0, lambda_onfcam4dpct_line120_324_0);
      vector32 Bh_83_0 = add16_vv(Rh_454_0, Bh_80_0);
      vector32 srp_23_0 = c_2_0;
      vector32 Rh_551_0 = rshift16_vv(Rh_550_0, srp_23_0);
      vector32 Rh_556_0 = rshift16_vv(Rh_555_0, srp_23_0);
      vector32 lambda_nfcam4defst_line56_41_0 = c_0x1_0;
      vector32 lambda_nfcam4defst_line49_32_0 = mux16_vv(lambda_nfcam4defst_line56_41_0, ct8_62_0, lambda_nfcam4defst_line49_31_0);
      vector32 lambda_nfcam4defst_line64_125_0 = add16_vv(ct8_110_0, lambda_nfcam4defst_line49_32_0);
      vector32 lambda_nfcam4defst_line64_126_0 = and16_vv(lambda_nfcam4defst_line64_125_0, ct8_63_0);
      vector32 lambda_nfcam4defst_line64_127_0 = ne16_vv(lambda_nfcam4defst_line64_126_0, ct8_62_0);
      vector32 lambda_nfcam4defst_line64_128_0 = not16_vv(lambda_nfcam4defst_line64_127_0);
      vector32 lambda_nfcam4defst_line56_42_0 = mux16_vv(lambda_nfcam4defst_line56_41_0, ct8_62_0, lambda_nfcam4defst_line56_40_0);
      vector32 lambda_nfcam4defst_line64_121_0 = add16_vv(ct8_107_0, lambda_nfcam4defst_line56_42_0);
      vector32 lambda_nfcam4defst_line56_44_0 = ne16_vv(lambda_nfcam4defst_line56_42_0, lambda_onfcam4ccmt_line101_6_0);
      vector32 lambda_nfcam4defst_line49_34_0 = ne16_vv(lambda_nfcam4defst_line49_32_0, lambda_onfcam4ccmt_line101_6_0);
      vector32 lambda_nfcam4defst_line64_122_0 = and16_vv(lambda_nfcam4defst_line64_121_0, ct8_63_0);
      vector32 lambda_nfcam4defst_line64_123_0 = ne16_vv(lambda_nfcam4defst_line64_122_0, ct8_62_0);
      vector32 lambda_nfcam4defst_line88_25_0 = and16_vv(lambda_nfcam4defst_line64_123_0, lambda_nfcam4defst_line64_127_0);
      vector32 lambda_nfcam4defst_line88_26_0 = mux16_vv(lambda_nfcam4defst_line88_25_0, ct8_63_0, ct8_62_0);
      vector32 lambda_nfcam4defst_line64_124_0 = not16_vv(lambda_nfcam4defst_line64_123_0);
      vector32 lambda_nfcam4defst_line80_21_0 = and16_vv(lambda_nfcam4defst_line64_124_0, lambda_nfcam4defst_line64_127_0);
      vector32 lambda_nfcam4defst_line64_129_0 = and16_vv(lambda_nfcam4defst_line64_124_0, lambda_nfcam4defst_line64_128_0);
      vector32 lambda_nfcam4defst_line80_22_0 = mux16_vv(lambda_nfcam4defst_line80_21_0, ct8_63_0, ct8_62_0);
      vector32 pix_49_0 = eq16_vv(lambda_nfcam4defst_line80_22_0, ct8_63_0);
      vector32 pix_50_0 = mux16_vv(pix_49_0, srp_16_0, lambda_onfcam4ccmt_line101_6_0);
      vector32 lambda_nfcam4defst_line64_130_0 = mux16_vv(lambda_nfcam4defst_line64_129_0, ct8_63_0, ct8_62_0);
      vector32 pix_53_0 = eq16_vv(lambda_nfcam4defst_line64_130_0, ct8_63_0);
      vector32 pix_51_0 = eq16_vv(lambda_nfcam4defst_line88_26_0, ct8_63_0);
      vector32 pix_52_0 = mux16_vv(pix_51_0, ct8_63_0, pix_50_0);
      vector32 pix_54_0 = mux16_vv(pix_53_0, ct8_62_0, pix_52_0);
      vector32 mB_145_0 = eq16_vv(pix_54_0, ct8_62_0);
      vector32 mB_143_0 = eq16_vv(pix_54_0, lambda_onfcam4ccmt_line101_6_0);
      vector32 offsetC_19_0 = eq16_vv(pix_54_0, srp_16_0);
      vector32 Bv_112_0 = mux16_vv(offsetC_19_0, Bv_83_0, ct8_62_0);
      vector32 Bv_113_0 = mux16_vv(mB_143_0, Rh_416_0, Bv_112_0);
      vector32 mB_144_0 = eq16_vv(pix_54_0, ct8_63_0);
      vector32 Bv_114_0 = mux16_vv(mB_144_0, Rv_149_0, Bv_113_0);
      vector32 Bv_115_0 = mux16_vv(mB_145_0, Bv_87_0, Bv_114_0);
      vector32 Bv_116_pack_0 = Bv_115_0;
      vector32 Gv_57_0 = mux16_vv(mB_144_0, Rh_416_0, Bv_87_0);
      vector32 Gv_58_0 = mux16_vv(mB_145_0, Rh_416_0, Gv_57_0);
      vector32 Gv_59_pack_0 = Gv_58_0;
      // max Gv_59_0 <= (Gv_59_pack_1 , Gv_59_pack_0)
      vector32 Gv_59_0_cotmp_1 = max16_vv(Gv_59_pack_1, Gv_59_pack_0);
      vector32 Gv_59_0 = Gv_59_0_cotmp_1;

      vector32 Rv_179_0 = mux16_vv(mB_143_0, Bv_83_0, Rh_416_0);
      vector32 Rv_180_0 = mux16_vv(mB_144_0, Bv_87_0, Rv_179_0);
      vector32 Rv_181_0 = mux16_vv(mB_145_0, Rv_149_0, Rv_180_0);
      vector32 Rv_182_pack_0 = Rv_181_0;
      // max Rv_182_0 <= (Rv_182_pack_1 , Rv_182_pack_0)
      vector32 Rv_182_0_cotmp_1 = max16_vv(Rv_182_pack_1, Rv_182_pack_0);
      vector32 Rv_182_0 = Rv_182_0_cotmp_1;

      vector32 Rv_183_pack_0 = Rv_182_0;
      // min Rv_183_0 <= (Rv_183_pack_1 , Rv_183_pack_0)
      vector32 Rv_183_0_cotmp_1 = min16_vv(Rv_183_pack_1, Rv_183_pack_0);
      vector32 Rv_183_0 = Rv_183_0_cotmp_1;

      // max Bv_116_0 <= (Bv_116_pack_1 , Bv_116_pack_0)
      vector32 Bv_116_0_cotmp_1 = max16_vv(Bv_116_pack_1, Bv_116_pack_0);
      vector32 Bv_116_0 = Bv_116_0_cotmp_1;

      vector32 Bv_117_pack_0 = Bv_116_0;
      // min Bv_117_0 <= (Bv_117_pack_1 , Bv_117_pack_0)
      vector32 Bv_117_0_cotmp_1 = min16_vv(Bv_117_pack_1, Bv_117_pack_0);
      vector32 Bv_117_0 = Bv_117_0_cotmp_1;

      vector32 calcDem_262_0 = sub16_vv(Rv_183_0, Bv_117_0);
      vector32 calcDem_263_0 = abs16_vv(calcDem_262_0);
      vector32 calcDem_273_pack_1 = calcDem_263_0;
      vector32 Bh_100_0 = mux16_vv(mB_151_0, Rh_533_0, Bh_99_0);
      vector32 Bh_101_pack_0 = Bh_100_0;
      vector32 lambda_nfcam4defst_line56_47_0 = mux16_vv(lambda_nfcam4defst_line56_46_0, ct8_71_0, lambda_onfcam4ccmt_line101_7_0);
      vector32 lambda_nfcam4defst_line56_48_0 = mux16_vv(lambda_nfcam4defst_line56_46_0, ct8_70_0, lambda_nfcam4defst_line56_47_0);
      vector32 lambda_nfcam4defst_line56_49_0 = mux16_vv(lambda_nfcam4defst_line56_46_0, ct8_71_0, lambda_nfcam4defst_line56_48_0);
      vector32 lambda_nfcam4defst_line56_51_0 = mux16_vv(lambda_nfcam4defst_line56_50_0, ct8_70_0, lambda_nfcam4defst_line56_49_0);
      vector32 lambda_nfcam4defst_line56_53_0 = ne16_vv(lambda_nfcam4defst_line56_51_0, lambda_onfcam4ccmt_line101_7_0);
      vector32 lambda_nfcam4defst_line64_131_0 = add16_vv(ct8_115_0, lambda_nfcam4defst_line56_51_0);
      vector32 lambda_nfcam4defst_line64_132_0 = and16_vv(lambda_nfcam4defst_line64_131_0, ct8_71_0);
      vector32 lambda_nfcam4defst_line64_133_0 = ne16_vv(lambda_nfcam4defst_line64_132_0, ct8_70_0);
      vector32 lambda_nfcam4defst_line88_27_0 = and16_vv(lambda_nfcam4defst_line64_133_0, lambda_nfcam4defst_line64_137_0);
      vector32 lambda_nfcam4defst_line64_134_0 = not16_vv(lambda_nfcam4defst_line64_133_0);
      vector32 lambda_nfcam4defst_line64_139_0 = and16_vv(lambda_nfcam4defst_line64_134_0, lambda_nfcam4defst_line64_138_0);
      vector32 lambda_nfcam4defst_line64_140_0 = mux16_vv(lambda_nfcam4defst_line64_139_0, ct8_71_0, ct8_70_0);
      vector32 lambda_nfcam4defst_line88_28_0 = mux16_vv(lambda_nfcam4defst_line88_27_0, ct8_71_0, ct8_70_0);
      vector32 pix_57_0 = eq16_vv(lambda_nfcam4defst_line88_28_0, ct8_71_0);
      vector32 lambda_nfcam4defst_line80_23_0 = and16_vv(lambda_nfcam4defst_line64_134_0, lambda_nfcam4defst_line64_137_0);
      vector32 lambda_nfcam4defst_line80_24_0 = mux16_vv(lambda_nfcam4defst_line80_23_0, ct8_71_0, ct8_70_0);
      vector32 pix_55_0 = eq16_vv(lambda_nfcam4defst_line80_24_0, ct8_71_0);
      vector32 pix_56_0 = mux16_vv(pix_55_0, srp_20_0, lambda_onfcam4ccmt_line101_7_0);
      vector32 pix_58_0 = mux16_vv(pix_57_0, ct8_71_0, pix_56_0);
      vector32 pix_59_0 = eq16_vv(lambda_nfcam4defst_line64_140_0, ct8_71_0);
      vector32 pix_60_0 = mux16_vv(pix_59_0, ct8_70_0, pix_58_0);
      vector32 mB_147_0 = eq16_vv(pix_60_0, ct8_71_0);
      vector32 Gv_61_0 = mux16_vv(mB_147_0, Rh_429_0, Bv_96_0);
      vector32 mB_146_0 = eq16_vv(pix_60_0, lambda_onfcam4ccmt_line101_7_0);
      vector32 mB_148_0 = eq16_vv(pix_60_0, ct8_70_0);
      vector32 Gv_62_0 = mux16_vv(mB_148_0, Rh_429_0, Gv_61_0);
      vector32 Gv_63_pack_0 = Gv_62_0;
      // max Gv_63_0 <= (Gv_63_pack_1 , Gv_63_pack_0)
      vector32 Gv_63_0_cotmp_1 = max16_vv(Gv_63_pack_1, Gv_63_pack_0);
      vector32 Gv_63_0 = Gv_63_0_cotmp_1;

      vector32 Gv_64_pack_0 = Gv_63_0;
      // min Gv_64_0 <= (Gv_64_pack_1 , Gv_64_pack_0)
      vector32 Gv_64_0_cotmp_1 = min16_vv(Gv_64_pack_1, Gv_64_pack_0);
      vector32 Gv_64_0 = Gv_64_0_cotmp_1;

      vector32 offsetC_20_0 = eq16_vv(pix_60_0, srp_20_0);
      vector32 Rh_552_0 = add16_vv(Rh_551_0, Rh_451_0);
      vector32 Bh_81_0 = add16_vv(Rh_552_0, Bh_80_0);
      vector32 lambda_nfcam4defst_line49_40_0 = c_34_0;
      vector32 Bh_101_pack_1 = ct8_79_0;
      // max Bh_101_0 <= (Bh_101_pack_1 , Bh_101_pack_0)
      vector32 Bh_101_0_cotmp_1 = max16_vv(Bh_101_pack_1, Bh_101_pack_0);
      vector32 Bh_101_0 = Bh_101_0_cotmp_1;

      vector32 Bh_102_pack_0 = Bh_101_0;
      // min Bh_102_0 <= (Bh_102_pack_1 , Bh_102_pack_0)
      vector32 Bh_102_0_cotmp_1 = min16_vv(Bh_102_pack_1, Bh_102_pack_0);
      vector32 Bh_102_0 = Bh_102_0_cotmp_1;

      vector32 lambda_nfcam4defst_line56_31_0 = mux16_vv(lambda_nfcam4defst_line56_29_0, ct8_55_0, lambda_nfcam4defst_line56_30_0);
      vector32 lambda_nfcam4defst_line56_32_0 = mux16_vv(lambda_nfcam4defst_line56_29_0, ct8_54_0, lambda_nfcam4defst_line56_31_0);
      vector32 lambda_nfcam4defst_line56_33_0 = mux16_vv(lambda_nfcam4defst_line56_28_0, ct8_55_0, lambda_nfcam4defst_line56_32_0);
      vector32 lambda_nfcam4defst_line56_35_0 = ne16_vv(lambda_nfcam4defst_line56_33_0, lambda_onfcam4ccmt_line101_5_0);
      vector32 lambda_nfcam4defst_line64_111_0 = add16_vv(ct8_99_0, lambda_nfcam4defst_line56_33_0);
      vector32 lambda_nfcam4defst_line64_112_0 = and16_vv(lambda_nfcam4defst_line64_111_0, ct8_54_0);
      vector32 lambda_nfcam4defst_line64_113_0 = ne16_vv(lambda_nfcam4defst_line64_112_0, ct8_55_0);
      vector32 lambda_nfcam4defst_line64_114_0 = not16_vv(lambda_nfcam4defst_line64_113_0);
      vector32 lambda_nfcam4defst_line88_23_0 = and16_vv(lambda_nfcam4defst_line64_113_0, lambda_nfcam4defst_line64_117_0);
      vector32 lambda_nfcam4defst_line80_19_0 = and16_vv(lambda_nfcam4defst_line64_114_0, lambda_nfcam4defst_line64_117_0);
      vector32 lambda_nfcam4defst_line88_24_0 = mux16_vv(lambda_nfcam4defst_line88_23_0, ct8_54_0, ct8_55_0);
      vector32 lambda_nfcam4defst_line80_20_0 = mux16_vv(lambda_nfcam4defst_line80_19_0, ct8_54_0, ct8_55_0);
      vector32 pix_45_0 = eq16_vv(lambda_nfcam4defst_line88_24_0, ct8_54_0);
      vector32 lambda_nfcam4defst_line64_119_0 = and16_vv(lambda_nfcam4defst_line64_114_0, lambda_nfcam4defst_line64_118_0);
      vector32 lambda_nfcam4defst_line64_120_0 = mux16_vv(lambda_nfcam4defst_line64_119_0, ct8_54_0, ct8_55_0);
      vector32 pix_47_0 = eq16_vv(lambda_nfcam4defst_line64_120_0, ct8_54_0);
      vector32 pix_43_0 = eq16_vv(lambda_nfcam4defst_line80_20_0, ct8_54_0);
      vector32 pix_44_0 = mux16_vv(pix_43_0, srp_10_0, lambda_onfcam4ccmt_line101_5_0);
      vector32 pix_46_0 = mux16_vv(pix_45_0, ct8_54_0, pix_44_0);
      vector32 lambda_nfcam4defst_line80_27_0 = and16_vv(lambda_nfcam4defst_line64_154_0, lambda_nfcam4defst_line64_157_0);
      vector32 lambda_nfcam4defst_line80_28_0 = mux16_vv(lambda_nfcam4defst_line80_27_0, ct8_88_0, ct8_87_0);
      vector32 pix_67_0 = eq16_vv(lambda_nfcam4defst_line80_28_0, ct8_88_0);
      vector32 pix_68_0 = mux16_vv(pix_67_0, srp_25_0, lambda_onfcam4ccmt_line101_9_0);
      vector32 lambda_nfcam4defst_line49_41_0 = ne16_vv(lambda_nfcam4defst_line49_39_0, lambda_onfcam4ccmt_line101_7_0);
      // max Rh_581_0 <= (Rh_581_pack_1 , Rh_581_pack_0)
      vector32 Rh_581_0_cotmp_1 = max16_vv(Rh_581_pack_1, Rh_581_pack_0);
      vector32 Rh_581_0 = Rh_581_0_cotmp_1;

      vector32 Rh_582_pack_0 = Rh_581_0;
      // min Rh_582_0 <= (Rh_582_pack_1 , Rh_582_pack_0)
      vector32 Rh_582_0_cotmp_1 = min16_vv(Rh_582_pack_1, Rh_582_pack_0);
      vector32 Rh_582_0 = Rh_582_0_cotmp_1;

      vector32 calcDem_288_0 = sub16_vv(Rh_582_0, Bh_102_0);
      vector32 calcDem_289_0 = abs16_vv(calcDem_288_0);
      vector32 calcDem_299_pack_1 = calcDem_289_0;
      vector32 Rh_401_0 = Rh_400_0;
      vector32 Rh_402_0 = add16_vv(Rh_401_0, ct8_88_0);
      vector32 Rh_403_0 = rshift16_vv(Rh_402_0, lambda_onfcam4dpct_line120_316_0);
      vector32 Rh_557_0 = add16_vv(Rh_403_0, Rh_556_0);
      vector32 pix_48_0 = mux16_vv(pix_47_0, ct8_55_0, pix_46_0);
      vector32 mB_142_0 = eq16_vv(pix_48_0, ct8_55_0);
      vector32 offsetC_18_0 = eq16_vv(pix_48_0, srp_10_0);
      vector32 mB_140_0 = eq16_vv(pix_48_0, lambda_onfcam4ccmt_line101_5_0);
      vector32 mB_141_0 = eq16_vv(pix_48_0, ct8_54_0);
      vector32 Bv_100_0 = mux16_vv(offsetC_18_0, Rv_131_0, ct8_55_0);
      vector32 Bv_101_0 = mux16_vv(mB_140_0, Rh_434_0, Bv_100_0);
      vector32 Bv_106_0 = mux16_vv(offsetC_18_0, Bv_74_0, ct8_55_0);
      vector32 Gv_49_0 = mux16_vv(mB_141_0, Rh_434_0, Bv_78_0);
      vector32 Gv_50_0 = mux16_vv(mB_141_0, Rh_434_0, Rv_133_0);
      vector32 Gv_54_0 = mux16_vv(mB_142_0, Rh_434_0, Gv_50_0);
      vector32 Gv_55_pack_0 = Gv_54_0;
      vector32 Bv_107_0 = mux16_vv(mB_140_0, Rh_434_0, Bv_106_0);
      vector32 Bv_108_0 = mux16_vv(mB_141_0, Rv_120_0, Bv_107_0);
      vector32 Gv_51_0 = mux16_vv(mB_142_0, Rh_434_0, Gv_49_0);
      vector32 Gv_52_pack_0 = Gv_51_0;
      // max Gv_52_0 <= (Gv_52_pack_1 , Gv_52_pack_0)
      vector32 Gv_52_0_cotmp_1 = max16_vv(Gv_52_pack_1, Gv_52_pack_0);
      vector32 Gv_52_0 = Gv_52_0_cotmp_1;

      vector32 Gv_53_pack_0 = Gv_52_0;
      // min Gv_53_0 <= (Gv_53_pack_1 , Gv_53_pack_0)
      vector32 Gv_53_0_cotmp_1 = min16_vv(Gv_53_pack_1, Gv_53_pack_0);
      vector32 Gv_53_0 = Gv_53_0_cotmp_1;

      vector32 calcDem_276_0 = sub16_vv(Gv_53_0, Gv_64_0);
      vector32 calcDem_277_0 = abs16_vv(calcDem_276_0);
      vector32 calcDem_278_pack_0 = calcDem_277_0;
      vector32 Gh_49_0 = mux16_vv(mB_141_0, Rh_434_0, Bh_67_0);
      vector32 Gh_51_0 = mux16_vv(mB_142_0, Rh_434_0, Gh_49_0);
      vector32 Gh_52_pack_0 = Gh_51_0;
      // max Gh_52_0 <= (Gh_52_pack_1 , Gh_52_pack_0)
      vector32 Gh_52_0_cotmp_1 = max16_vv(Gh_52_pack_1, Gh_52_pack_0);
      vector32 Gh_52_0 = Gh_52_0_cotmp_1;

      vector32 Gh_53_pack_0 = Gh_52_0;
      // min Gh_53_0 <= (Gh_53_pack_1 , Gh_53_pack_0)
      vector32 Gh_53_0_cotmp_1 = min16_vv(Gh_53_pack_1, Gh_53_pack_0);
      vector32 Gh_53_0 = Gh_53_0_cotmp_1;

      vector32 Bv_102_0 = mux16_vv(mB_141_0, Rv_120_0, Bv_101_0);
      vector32 Bv_103_0 = mux16_vv(mB_142_0, Rv_133_0, Bv_102_0);
      vector32 Bv_104_pack_0 = Bv_103_0;
      // max Bv_104_0 <= (Bv_104_pack_1 , Bv_104_pack_0)
      vector32 Bv_104_0_cotmp_1 = max16_vv(Bv_104_pack_1, Bv_104_pack_0);
      vector32 Bv_104_0 = Bv_104_0_cotmp_1;

      vector32 Bv_105_pack_0 = Bv_104_0;
      // min Bv_105_0 <= (Bv_105_pack_1 , Bv_105_pack_0)
      vector32 Bv_105_0_cotmp_1 = min16_vv(Bv_105_pack_1, Bv_105_pack_0);
      vector32 Bv_105_0 = Bv_105_0_cotmp_1;

      vector32 Rv_170_0 = mux16_vv(mB_140_0, Rv_131_0, Rh_434_0);
      vector32 Rv_172_0 = mux16_vv(mB_141_0, Rv_133_0, Rv_170_0);
      vector32 Rv_176_0 = mux16_vv(mB_142_0, Rv_120_0, Rv_172_0);
      vector32 Rv_177_pack_0 = Rv_176_0;
      // max Rv_177_0 <= (Rv_177_pack_1 , Rv_177_pack_0)
      vector32 Rv_177_0_cotmp_1 = max16_vv(Rv_177_pack_1, Rv_177_pack_0);
      vector32 Rv_177_0 = Rv_177_0_cotmp_1;

      // max Gv_55_0 <= (Gv_55_pack_1 , Gv_55_pack_0)
      vector32 Gv_55_0_cotmp_1 = max16_vv(Gv_55_pack_1, Gv_55_pack_0);
      vector32 Gv_55_0 = Gv_55_0_cotmp_1;

      vector32 Gv_56_pack_0 = Gv_55_0;
      // min Gv_56_0 <= (Gv_56_pack_1 , Gv_56_pack_0)
      vector32 Gv_56_0_cotmp_1 = min16_vv(Gv_56_pack_1, Gv_56_pack_0);
      vector32 Gv_56_0 = Gv_56_0_cotmp_1;

      vector32 calcDem_290_0 = sub16_vv(Gh_53_0, Gh_60_0);
      vector32 calcDem_291_0 = abs16_vv(calcDem_290_0);
      vector32 calcDem_292_pack_0 = calcDem_291_0;
      vector32 Rv_169_0 = mux16_vv(mB_140_0, Bv_74_0, Rh_434_0);
      vector32 Rv_171_0 = mux16_vv(mB_141_0, Bv_78_0, Rv_169_0);
      vector32 Rv_173_0 = mux16_vv(mB_142_0, Rv_120_0, Rv_171_0);
      vector32 Rv_174_pack_0 = Rv_173_0;
      // max Rv_174_0 <= (Rv_174_pack_1 , Rv_174_pack_0)
      vector32 Rv_174_0_cotmp_1 = max16_vv(Rv_174_pack_1, Rv_174_pack_0);
      vector32 Rv_174_0 = Rv_174_0_cotmp_1;

      vector32 Rv_175_pack_0 = Rv_174_0;
      // min Rv_175_0 <= (Rv_175_pack_1 , Rv_175_pack_0)
      vector32 Rv_175_0_cotmp_1 = min16_vv(Rv_175_pack_1, Rv_175_pack_0);
      vector32 Rv_175_0 = Rv_175_0_cotmp_1;

      vector32 calcDem_260_0 = sub16_vv(Rv_175_0, Rv_183_0);
      vector32 calcDem_261_0 = abs16_vv(calcDem_260_0);
      vector32 calcDem_266_pack_2 = calcDem_261_0;
      vector32 Gh_50_0 = mux16_vv(mB_141_0, Rh_434_0, Rh_463_0);
      vector32 Gh_54_0 = mux16_vv(mB_142_0, Rh_434_0, Gh_50_0);
      vector32 Gh_55_pack_0 = Gh_54_0;
      vector32 Rv_178_pack_0 = Rv_177_0;
      // min Rv_178_0 <= (Rv_178_pack_1 , Rv_178_pack_0)
      vector32 Rv_178_0_cotmp_1 = min16_vv(Rv_178_pack_1, Rv_178_pack_0);
      vector32 Rv_178_0 = Rv_178_0_cotmp_1;

      vector32 Gh_55_pack_1 = ct8_55_0;
      // max Gh_55_0 <= (Gh_55_pack_1 , Gh_55_pack_0)
      vector32 Gh_55_0_cotmp_1 = max16_vv(Gh_55_pack_1, Gh_55_pack_0);
      vector32 Gh_55_0 = Gh_55_0_cotmp_1;

      vector32 Gh_56_pack_0 = Gh_55_0;
      // min Gh_56_0 <= (Gh_56_pack_1 , Gh_56_pack_0)
      vector32 Gh_56_0_cotmp_1 = min16_vv(Gh_56_pack_1, Gh_56_pack_0);
      vector32 Gh_56_0 = Gh_56_0_cotmp_1;

      vector32 calcDem_247_0 = add16_vv(Gh_56_0, Gv_56_0);
      vector32 calcDem_248_0 = add16_vv(calcDem_247_0, ct8_54_0);
      vector32 calcDem_249_0 = rshift16_vv(calcDem_248_0, lambda_onfcam4dpct_line120_315_0);
      vector32 Gv_60_pack_0 = Gv_59_0;
      // min Gv_60_0 <= (Gv_60_pack_1 , Gv_60_pack_0)
      vector32 Gv_60_0_cotmp_1 = min16_vv(Gv_60_pack_1, Gv_60_pack_0);
      vector32 Gv_60_0 = Gv_60_0_cotmp_1;

      vector32 calcDem_264_0 = sub16_vv(Gv_53_0, Gv_60_0);
      vector32 calcDem_265_0 = abs16_vv(calcDem_264_0);
      vector32 calcDem_266_pack_0 = calcDem_265_0;
      vector32 Bv_109_0 = mux16_vv(mB_142_0, Bv_78_0, Bv_108_0);
      vector32 Bv_110_pack_0 = Bv_109_0;
      // max Bv_110_0 <= (Bv_110_pack_1 , Bv_110_pack_0)
      vector32 Bv_110_0_cotmp_1 = max16_vv(Bv_110_pack_1, Bv_110_pack_0);
      vector32 Bv_110_0 = Bv_110_0_cotmp_1;

      vector32 Bv_111_pack_0 = Bv_110_0;
      // min Bv_111_0 <= (Bv_111_pack_1 , Bv_111_pack_0)
      vector32 Bv_111_0_cotmp_1 = min16_vv(Bv_111_pack_1, Bv_111_pack_0);
      vector32 Bv_111_0 = Bv_111_0_cotmp_1;

      vector32 calcDem_256_0 = sub16_vv(Rv_175_0, Bv_111_0);
      vector32 calcDem_257_0 = abs16_vv(calcDem_256_0);
      vector32 calcDem_258_0 = sub16_vv(Bv_111_0, Bv_117_0);
      vector32 calcDem_259_0 = abs16_vv(calcDem_258_0);
      vector32 calcDem_266_pack_1 = calcDem_259_0;
      // max calcDem_266_0 <= (calcDem_266_pack_2 , calcDem_266_pack_1 , calcDem_266_pack_0)
      vector32 calcDem_266_0_cotmp_1 = max16_vv(calcDem_266_pack_2, calcDem_266_pack_1);
      vector32 calcDem_266_0_cotmp_2 = max16_vv(calcDem_266_0_cotmp_1, calcDem_266_pack_0);
      vector32 calcDem_266_0 = calcDem_266_0_cotmp_2;

      vector32 calcDem_279_pack_0 = calcDem_266_0;
      vector32 calcDem_273_pack_0 = calcDem_257_0;
      vector32 pix_70_0 = mux16_vv(pix_69_0, ct8_88_0, pix_68_0);
      vector32 pix_72_0 = mux16_vv(pix_71_0, ct8_87_0, pix_70_0);
      vector32 mB_154_0 = eq16_vv(pix_72_0, ct8_87_0);
      vector32 mB_153_0 = eq16_vv(pix_72_0, ct8_88_0);
      vector32 Gh_61_0 = mux16_vv(mB_153_0, Rh_411_0, Bh_83_0);
      vector32 Gh_62_0 = mux16_vv(mB_154_0, Rh_411_0, Gh_61_0);
      vector32 mB_152_0 = eq16_vv(pix_72_0, lambda_onfcam4ccmt_line101_9_0);
      vector32 Rh_583_0 = mux16_vv(mB_152_0, Bh_81_0, Rh_411_0);
      vector32 Rh_584_0 = mux16_vv(mB_153_0, Rh_557_0, Rh_583_0);
      vector32 Rh_585_0 = mux16_vv(mB_154_0, Bh_83_0, Rh_584_0);
      vector32 Rh_586_pack_0 = Rh_585_0;
      vector32 Bh_103_0 = mux16_vv(mB_152_0, Rh_411_0, Bh_81_0);
      vector32 Bh_104_0 = mux16_vv(mB_153_0, Bh_83_0, Bh_103_0);
      // max Rh_586_0 <= (Rh_586_pack_1 , Rh_586_pack_0)
      vector32 Rh_586_0_cotmp_1 = max16_vv(Rh_586_pack_1, Rh_586_pack_0);
      vector32 Rh_586_0 = Rh_586_0_cotmp_1;

      vector32 Rh_587_pack_0 = Rh_586_0;
      vector32 Bh_105_0 = mux16_vv(mB_154_0, Rh_557_0, Bh_104_0);
      vector32 Bh_106_pack_0 = Bh_105_0;
      // max Bh_106_0 <= (Bh_106_pack_1 , Bh_106_pack_0)
      vector32 Bh_106_0_cotmp_1 = max16_vv(Bh_106_pack_1, Bh_106_pack_0);
      vector32 Bh_106_0 = Bh_106_0_cotmp_1;

      vector32 Bh_107_pack_0 = Bh_106_0;
      // min Bh_107_0 <= (Bh_107_pack_1 , Bh_107_pack_0)
      vector32 Bh_107_0_cotmp_1 = min16_vv(Bh_107_pack_1, Bh_107_pack_0);
      vector32 Bh_107_0 = Bh_107_0_cotmp_1;

      vector32 Gh_63_pack_0 = Gh_62_0;
      // max Gh_63_0 <= (Gh_63_pack_1 , Gh_63_pack_0)
      vector32 Gh_63_0_cotmp_1 = max16_vv(Gh_63_pack_1, Gh_63_pack_0);
      vector32 Gh_63_0 = Gh_63_0_cotmp_1;

      vector32 Gh_64_pack_0 = Gh_63_0;
      // min Rh_587_0 <= (Rh_587_pack_1 , Rh_587_pack_0)
      vector32 Rh_587_0_cotmp_1 = min16_vv(Rh_587_pack_1, Rh_587_pack_0);
      vector32 Rh_587_0 = Rh_587_0_cotmp_1;

      vector32 calcDem_297_0 = sub16_vv(Rh_587_0, Bh_107_0);
      vector32 calcDem_298_0 = abs16_vv(calcDem_297_0);
      vector32 calcDem_299_pack_2 = calcDem_298_0;
      vector32 Rh_424_0 = add16_vv(Rh_394_0, Rh_423_0);
      vector32 Bh_65_0 = add16_vv(Rh_424_0, Bh_64_0);
      vector32 Bh_89_0 = mux16_vv(mB_140_0, Rh_434_0, Bh_65_0);
      vector32 Bh_91_0 = mux16_vv(mB_141_0, Bh_67_0, Bh_89_0);
      vector32 Rh_460_0 = add16_vv(Rh_424_0, Rh_459_0);
      vector32 Rh_568_0 = mux16_vv(mB_140_0, Bh_65_0, Rh_434_0);
      vector32 Rh_569_0 = mux16_vv(mB_140_0, Rh_460_0, Rh_434_0);
      vector32 Rh_570_0 = mux16_vv(mB_141_0, Rh_443_0, Rh_568_0);
      vector32 Rh_572_0 = mux16_vv(mB_142_0, Bh_67_0, Rh_570_0);
      vector32 Rh_571_0 = mux16_vv(mB_141_0, Rh_443_0, Rh_569_0);
      vector32 Rh_575_0 = mux16_vv(mB_142_0, Rh_463_0, Rh_571_0);
      vector32 Rh_576_pack_0 = Rh_575_0;
      // max Rh_576_0 <= (Rh_576_pack_1 , Rh_576_pack_0)
      vector32 Rh_576_0_cotmp_1 = max16_vv(Rh_576_pack_1, Rh_576_pack_0);
      vector32 Rh_576_0 = Rh_576_0_cotmp_1;

      vector32 Rh_577_pack_0 = Rh_576_0;
      // min Rh_577_0 <= (Rh_577_pack_1 , Rh_577_pack_0)
      vector32 Rh_577_0_cotmp_1 = min16_vv(Rh_577_pack_1, Rh_577_pack_0);
      vector32 Rh_577_0 = Rh_577_0_cotmp_1;

      vector32 Rh_573_pack_0 = Rh_572_0;
      // max Rh_573_0 <= (Rh_573_pack_1 , Rh_573_pack_0)
      vector32 Rh_573_0_cotmp_1 = max16_vv(Rh_573_pack_1, Rh_573_pack_0);
      vector32 Rh_573_0 = Rh_573_0_cotmp_1;

      vector32 Rh_574_pack_0 = Rh_573_0;
      // min Rh_574_0 <= (Rh_574_pack_1 , Rh_574_pack_0)
      vector32 Rh_574_0_cotmp_1 = min16_vv(Rh_574_pack_1, Rh_574_pack_0);
      vector32 Rh_574_0 = Rh_574_0_cotmp_1;

      vector32 calcDem_286_0 = sub16_vv(Rh_574_0, Rh_582_0);
      vector32 calcDem_250_0 = add16_vv(Rh_577_0, Rv_178_0);
      vector32 calcDem_251_0 = add16_vv(calcDem_250_0, ct8_54_0);
      vector32 calcDem_252_0 = rshift16_vv(calcDem_251_0, lambda_onfcam4dpct_line120_315_0);
      vector32 calcDem_295_0 = sub16_vv(Rh_574_0, Rh_587_0);
      vector32 calcDem_296_0 = abs16_vv(calcDem_295_0);
      vector32 calcDem_304_pack_2 = calcDem_296_0;
      vector32 Bh_88_0 = mux16_vv(mB_140_0, Rh_434_0, Rh_460_0);
      vector32 Bh_90_0 = mux16_vv(mB_141_0, Rh_463_0, Bh_88_0);
      vector32 Bh_92_0 = mux16_vv(mB_142_0, Rh_443_0, Bh_90_0);
      vector32 Bh_93_pack_0 = Bh_92_0;
      // max Bh_93_0 <= (Bh_93_pack_1 , Bh_93_pack_0)
      vector32 Bh_93_0_cotmp_1 = max16_vv(Bh_93_pack_1, Bh_93_pack_0);
      vector32 Bh_93_0 = Bh_93_0_cotmp_1;

      vector32 Bh_94_pack_0 = Bh_93_0;
      // min Bh_94_0 <= (Bh_94_pack_1 , Bh_94_pack_0)
      vector32 Bh_94_0_cotmp_1 = min16_vv(Bh_94_pack_1, Bh_94_pack_0);
      vector32 Bh_94_0 = Bh_94_0_cotmp_1;

      vector32 calcDem_253_0 = add16_vv(Bh_94_0, Bv_105_0);
      vector32 calcDem_254_0 = add16_vv(calcDem_253_0, ct8_54_0);
      vector32 calcDem_255_0 = rshift16_vv(calcDem_254_0, lambda_onfcam4dpct_line120_315_0);
      vector32 calcDem_287_0 = abs16_vv(calcDem_286_0);
      vector32 calcDem_292_pack_2 = calcDem_287_0;
      vector32 Bh_95_0 = mux16_vv(mB_142_0, Rh_443_0, Bh_91_0);
      vector32 Bh_96_pack_0 = Bh_95_0;
      // max Bh_96_0 <= (Bh_96_pack_1 , Bh_96_pack_0)
      vector32 Bh_96_0_cotmp_1 = max16_vv(Bh_96_pack_1, Bh_96_pack_0);
      vector32 Bh_96_0 = Bh_96_0_cotmp_1;

      vector32 Bh_97_pack_0 = Bh_96_0;
      // min Bh_97_0 <= (Bh_97_pack_1 , Bh_97_pack_0)
      vector32 Bh_97_0_cotmp_1 = min16_vv(Bh_97_pack_1, Bh_97_pack_0);
      vector32 Bh_97_0 = Bh_97_0_cotmp_1;

      vector32 calcDem_293_0 = sub16_vv(Bh_97_0, Bh_107_0);
      vector32 calcDem_245_0 = sub16_vv(Rh_574_0, Bh_97_0);
      vector32 calcDem_284_0 = sub16_vv(Bh_97_0, Bh_102_0);
      vector32 calcDem_246_0 = abs16_vv(calcDem_245_0);
      vector32 calcDem_299_pack_0 = calcDem_246_0;
      // max calcDem_299_0 <= (calcDem_299_pack_2 , calcDem_299_pack_1 , calcDem_299_pack_0)
      vector32 calcDem_299_0_cotmp_1 = max16_vv(calcDem_299_pack_2, calcDem_299_pack_1);
      vector32 calcDem_299_0_cotmp_2 = max16_vv(calcDem_299_0_cotmp_1, calcDem_299_pack_0);
      vector32 calcDem_299_0 = calcDem_299_0_cotmp_2;

      vector32 calcDem_300_0 = mult16_vv(calcDem_23_0, calcDem_299_0);
      vector32 calcDem_301_0 = rshift16_vv(calcDem_300_0, ct8_78_0);
      vector32 calcDem_285_0 = abs16_vv(calcDem_284_0);
      vector32 calcDem_292_pack_1 = calcDem_285_0;
      vector32 calcDem_294_0 = abs16_vv(calcDem_293_0);
      vector32 calcDem_304_pack_1 = calcDem_294_0;
      // max calcDem_292_0 <= (calcDem_292_pack_2 , calcDem_292_pack_1 , calcDem_292_pack_0)
      vector32 calcDem_292_0_cotmp_1 = max16_vv(calcDem_292_pack_2, calcDem_292_pack_1);
      vector32 calcDem_292_0_cotmp_2 = max16_vv(calcDem_292_0_cotmp_1, calcDem_292_pack_0);
      vector32 calcDem_292_0 = calcDem_292_0_cotmp_2;

      vector32 calcDem_305_pack_0 = calcDem_292_0;
      vector32 Gh_64_pack_1 = cnr_9_0;
      // min Gh_64_0 <= (Gh_64_pack_1 , Gh_64_pack_0)
      vector32 Gh_64_0_cotmp_1 = min16_vv(Gh_64_pack_1, Gh_64_pack_0);
      vector32 Gh_64_0 = Gh_64_0_cotmp_1;

      vector32 calcDem_302_0 = sub16_vv(Gh_53_0, Gh_64_0);
      vector32 calcDem_303_0 = abs16_vv(calcDem_302_0);
      vector32 calcDem_304_pack_0 = calcDem_303_0;
      // max calcDem_304_0 <= (calcDem_304_pack_2 , calcDem_304_pack_1 , calcDem_304_pack_0)
      vector32 calcDem_304_0_cotmp_1 = max16_vv(calcDem_304_pack_2, calcDem_304_pack_1);
      vector32 calcDem_304_0_cotmp_2 = max16_vv(calcDem_304_0_cotmp_1, calcDem_304_pack_0);
      vector32 calcDem_304_0 = calcDem_304_0_cotmp_2;

      vector32 calcDem_305_pack_1 = calcDem_304_0;
      // max calcDem_305_0 <= (calcDem_305_pack_1 , calcDem_305_pack_0)
      vector32 calcDem_305_0_cotmp_1 = max16_vv(calcDem_305_pack_1, calcDem_305_pack_0);
      vector32 calcDem_305_0 = calcDem_305_0_cotmp_1;

      vector32 calcDem_306_0 = mult16_vv(calcDem_4_0, calcDem_305_0);
      vector32 calcDem_307_0 = rshift16_vv(calcDem_306_0, calcDem_21_0);
      vector32 calcDem_308_0 = add16_vv(calcDem_307_0, calcDem_301_0);
      vector32 calcDem_309_0 = add16_vv(calcDem_308_0, calcDem_61_0);
      vector32 Rv_146_0 = add16_vv(Rv_145_0, lambda_onfcam4ccmt_line101_7_0);
      vector32 Rv_147_0 = rshift16_vv(Rv_146_0, lambda_onfcam4dpct_line120_319_0);
      vector32 Rv_159_0 = add16_vv(Rh_512_0, Rv_147_0);
      vector32 Bv_92_0 = add16_vv(Rv_159_0, Bv_91_0);
      vector32 Bv_118_0 = mux16_vv(offsetC_20_0, Bv_92_0, ct8_70_0);
      vector32 Bv_119_0 = mux16_vv(mB_146_0, Rh_429_0, Bv_118_0);
      vector32 Bv_120_0 = mux16_vv(mB_147_0, Rv_160_0, Bv_119_0);
      vector32 Rv_184_0 = mux16_vv(mB_146_0, Bv_92_0, Rh_429_0);
      vector32 Bv_121_0 = mux16_vv(mB_148_0, Bv_96_0, Bv_120_0);
      vector32 Bv_122_pack_0 = Bv_121_0;
      // max Bv_122_0 <= (Bv_122_pack_1 , Bv_122_pack_0)
      vector32 Bv_122_0_cotmp_1 = max16_vv(Bv_122_pack_1, Bv_122_pack_0);
      vector32 Bv_122_0 = Bv_122_0_cotmp_1;

      vector32 Rv_185_0 = mux16_vv(mB_147_0, Bv_96_0, Rv_184_0);
      vector32 Rv_186_0 = mux16_vv(mB_148_0, Rv_160_0, Rv_185_0);
      vector32 Rv_187_pack_0 = Rv_186_0;
      // max Rv_187_0 <= (Rv_187_pack_1 , Rv_187_pack_0)
      vector32 Rv_187_0_cotmp_1 = max16_vv(Rv_187_pack_1, Rv_187_pack_0);
      vector32 Rv_187_0 = Rv_187_0_cotmp_1;

      vector32 Rv_188_pack_0 = Rv_187_0;
      // min Rv_188_0 <= (Rv_188_pack_1 , Rv_188_pack_0)
      vector32 Rv_188_0_cotmp_1 = min16_vv(Rv_188_pack_1, Rv_188_pack_0);
      vector32 Rv_188_0 = Rv_188_0_cotmp_1;

      vector32 calcDem_269_0 = sub16_vv(Rv_175_0, Rv_188_0);
      vector32 calcDem_270_0 = abs16_vv(calcDem_269_0);
      vector32 calcDem_278_pack_2 = calcDem_270_0;
      vector32 Bv_123_pack_0 = Bv_122_0;
      // min Bv_123_0 <= (Bv_123_pack_1 , Bv_123_pack_0)
      vector32 Bv_123_0_cotmp_1 = min16_vv(Bv_123_pack_1, Bv_123_pack_0);
      vector32 Bv_123_0 = Bv_123_0_cotmp_1;

      vector32 calcDem_267_0 = sub16_vv(Bv_111_0, Bv_123_0);
      vector32 calcDem_268_0 = abs16_vv(calcDem_267_0);
      vector32 calcDem_278_pack_1 = calcDem_268_0;
      // max calcDem_278_0 <= (calcDem_278_pack_2 , calcDem_278_pack_1 , calcDem_278_pack_0)
      vector32 calcDem_278_0_cotmp_1 = max16_vv(calcDem_278_pack_2, calcDem_278_pack_1);
      vector32 calcDem_278_0_cotmp_2 = max16_vv(calcDem_278_0_cotmp_1, calcDem_278_pack_0);
      vector32 calcDem_278_0 = calcDem_278_0_cotmp_2;

      vector32 calcDem_279_pack_1 = calcDem_278_0;
      // max calcDem_279_0 <= (calcDem_279_pack_1 , calcDem_279_pack_0)
      vector32 calcDem_279_0_cotmp_1 = max16_vv(calcDem_279_pack_1, calcDem_279_pack_0);
      vector32 calcDem_279_0 = calcDem_279_0_cotmp_1;

      vector32 calcDem_280_0 = mult16_vv(calcDem_4_0, calcDem_279_0);
      vector32 calcDem_281_0 = rshift16_vv(calcDem_280_0, calcDem_21_0);
      vector32 calcDem_271_0 = sub16_vv(Rv_188_0, Bv_123_0);
      vector32 calcDem_272_0 = abs16_vv(calcDem_271_0);
      vector32 calcDem_273_pack_2 = calcDem_272_0;
      // max calcDem_273_0 <= (calcDem_273_pack_2 , calcDem_273_pack_1 , calcDem_273_pack_0)
      vector32 calcDem_273_0_cotmp_1 = max16_vv(calcDem_273_pack_2, calcDem_273_pack_1);
      vector32 calcDem_273_0_cotmp_2 = max16_vv(calcDem_273_0_cotmp_1, calcDem_273_pack_0);
      vector32 calcDem_273_0 = calcDem_273_0_cotmp_2;

      vector32 calcDem_274_0 = mult16_vv(calcDem_23_0, calcDem_273_0);
      vector32 calcDem_275_0 = rshift16_vv(calcDem_274_0, ct8_78_0);
      vector32 calcDem_282_0 = add16_vv(calcDem_281_0, calcDem_275_0);
      vector32 calcDem_283_0 = add16_vv(calcDem_282_0, calcDem_61_0);
      vector32 calcDem_310_0 = gt16_vv(calcDem_282_0, calcDem_309_0);
      vector32 calcDem_311_0 = mux16_vv(calcDem_310_0, Bh_94_0, calcDem_255_0);
      vector32 calcDem_312_0 = mux16_vv(calcDem_310_0, Gh_56_0, calcDem_249_0);
      vector32 calcDem_313_0 = mux16_vv(calcDem_310_0, Rh_577_0, calcDem_252_0);
      vector32 calcDem_314_0 = gt16_vv(calcDem_308_0, calcDem_283_0);
      vector32 calcDem_315_0 = mux16_vv(calcDem_314_0, Bv_105_0, calcDem_311_0);
      vector32 calcDem_316_pack_0 = calcDem_315_0;
      vector32 calcDem_318_0 = mux16_vv(calcDem_314_0, Gv_56_0, calcDem_312_0);
      vector32 calcDem_319_pack_0 = calcDem_318_0;
      vector32 calcDem_321_0 = mux16_vv(calcDem_314_0, Rv_178_0, calcDem_313_0);
      vector32 calcDem_322_pack_0 = calcDem_321_0;
      // max calcDem_316_0 <= (calcDem_316_pack_1 , calcDem_316_pack_0)
      vector32 calcDem_316_0_cotmp_1 = max16_vv(calcDem_316_pack_1, calcDem_316_pack_0);
      vector32 calcDem_316_0 = calcDem_316_0_cotmp_1;

      // max calcDem_319_0 <= (calcDem_319_pack_1 , calcDem_319_pack_0)
      vector32 calcDem_319_0_cotmp_1 = max16_vv(calcDem_319_pack_1, calcDem_319_pack_0);
      vector32 calcDem_319_0 = calcDem_319_0_cotmp_1;

      vector32 calcDem_320_pack_0 = calcDem_319_0;
      // min calcDem_320_0 <= (calcDem_320_pack_1 , calcDem_320_pack_0)
      vector32 calcDem_320_0_cotmp_1 = min16_vv(calcDem_320_pack_1, calcDem_320_pack_0);
      vector32 calcDem_320_0 = calcDem_320_0_cotmp_1;

      vector32 calcDem_324_1 = calcDem_320_0;
      vector32 calcDem_317_pack_0 = calcDem_316_0;
      // min calcDem_317_0 <= (calcDem_317_pack_1 , calcDem_317_pack_0)
      vector32 calcDem_317_0_cotmp_1 = min16_vv(calcDem_317_pack_1, calcDem_317_pack_0);
      vector32 calcDem_317_0 = calcDem_317_0_cotmp_1;

      vector32 calcDem_324_0 = calcDem_317_0;
      // max calcDem_322_0 <= (calcDem_322_pack_1 , calcDem_322_pack_0)
      vector32 calcDem_322_0_cotmp_1 = max16_vv(calcDem_322_pack_1, calcDem_322_pack_0);
      vector32 calcDem_322_0 = calcDem_322_0_cotmp_1;

      vector32 calcDem_323_pack_0 = calcDem_322_0;
      // min calcDem_323_0 <= (calcDem_323_pack_1 , calcDem_323_pack_0)
      vector32 calcDem_323_0_cotmp_1 = min16_vv(calcDem_323_pack_1, calcDem_323_pack_0);
      vector32 calcDem_323_0 = calcDem_323_0_cotmp_1;

      vector32 calcDem_324_2 = calcDem_323_0;
      out_ptr[y*IN_WIDTH*OUT_CHANNELS + x*OUT_CHANNELS + 2] = calcDem_324_2;
      out_ptr[y*IN_WIDTH*OUT_CHANNELS + x*OUT_CHANNELS + 1] = calcDem_324_1;
      out_ptr[y*IN_WIDTH*OUT_CHANNELS + x*OUT_CHANNELS + 0] = calcDem_324_0;
    }
  }
  
  // End SAIF power toggle data capture
  set_power_toggle(POWER_TOGGLE_OFF);
} // END calcDem_3


void cnr_3(const Image<vector32>& in, Image<vector32>& out
	, unsigned int tap_cnr_denYChFlag_0_s
	, unsigned int tap_cnr_denYLowThr_0_s
	, unsigned int tap_cnr_denYHighThr_0_s
	, signed int tap_cnr_offsetY_0_s
	, unsigned int tap_cnr_crdShift_0_s
	, signed int tap_cnr_offsetX_0_s
	, signed int tap_cnr_radFctr_0_s
	, unsigned int tap_cnr_radShift_0_s
	, unsigned int tap_cnr_radOffset_0_s
	, unsigned int tap_cnr_radMin_0_s
	, unsigned int tap_cnr_radMax_0_s
	, unsigned int tap_cnr_useSigmaFilter0_0_s
	, unsigned int tap_cnr_denUVChsFlag_0_s
	, unsigned int tap_cnr_denUVLowThr_0_s
	, unsigned int tap_cnr_denUVHighThr_0_s
	, unsigned int tap_cnr_useSigmaFilter1_0_s
	, unsigned int tap_cnr_useSigmaFilter2_0_s
)
{
  // Set up the tap values
  const register vector32 tap_cnr_denYChFlag_0 = mv16_sv(tap_cnr_denYChFlag_0_s);
  const register vector32 tap_cnr_denYLowThr_0 = mv16_sv(tap_cnr_denYLowThr_0_s);
  const register vector32 tap_cnr_denYHighThr_0 = mv16_sv(tap_cnr_denYHighThr_0_s);
  const register vector32 tap_cnr_offsetY_0 = mv16_sv(tap_cnr_offsetY_0_s);
  const register vector32 tap_cnr_crdShift_0 = mv16_sv(tap_cnr_crdShift_0_s);
  const register vector32 tap_cnr_offsetX_0 = mv16_sv(tap_cnr_offsetX_0_s);
  const register vector32 tap_cnr_radFctr_0 = mv16_sv(tap_cnr_radFctr_0_s);
  const register vector32 tap_cnr_radShift_0 = mv16_sv(tap_cnr_radShift_0_s);
  const register vector32 tap_cnr_radOffset_0 = mv16_sv(tap_cnr_radOffset_0_s);
  const register vector32 tap_cnr_radMin_0 = mv16_sv(tap_cnr_radMin_0_s);
  const register vector32 tap_cnr_radMax_0 = mv16_sv(tap_cnr_radMax_0_s);
  const register vector32 tap_cnr_useSigmaFilter0_0 = mv16_sv(tap_cnr_useSigmaFilter0_0_s);
  const register vector32 tap_cnr_denUVChsFlag_0 = mv16_sv(tap_cnr_denUVChsFlag_0_s);
  const register vector32 tap_cnr_denUVLowThr_0 = mv16_sv(tap_cnr_denUVLowThr_0_s);
  const register vector32 tap_cnr_denUVHighThr_0 = mv16_sv(tap_cnr_denUVHighThr_0_s);
  const register vector32 tap_cnr_useSigmaFilter1_0 = mv16_sv(tap_cnr_useSigmaFilter1_0_s);
  const register vector32 tap_cnr_useSigmaFilter2_0 = mv16_sv(tap_cnr_useSigmaFilter2_0_s);
  
  // Set up the constant values
  const register vector32 c_0_0 = mv16_sv(0);
  const register vector32 c_1023_0 = mv16_sv(1023);
  const register vector32 c_1_0 = mv16_sv(1);
  const register vector32 c_36_0 = mv16_sv(36);
  const register vector32 c_4_0 = mv16_sv(4);
  const register vector32 c_2_0 = mv16_sv(2);
  const register vector32 c_6_0 = mv16_sv(6);
  const register vector32 c_24_0 = mv16_sv(24);
  const register vector32 c_128_0 = mv16_sv(128);
  const register vector32 c_8_0 = mv16_sv(8);
  const register vector32 c_10_0 = mv16_sv(10);
  const register vector32 c_255_0 = mv16_sv(255);
  const register vector32 c_15_0 = mv16_sv(15);
  const register vector32 c_n15_0 = mv16_sv(-15);
  const register vector32 c_300_0 = mv16_sv(300);
  const register vector32 c_400_0 = mv16_sv(400);
  const register vector32 c_20_0 = mv16_sv(20);
  const register vector32 c_90_0 = mv16_sv(90);
  const register vector32 c_120_0 = mv16_sv(120);
  const register vector32 c_225_0 = mv16_sv(225);
  const register vector32 c_2048_0 = mv16_sv(2048);
  const register vector32 c_12_0 = mv16_sv(12);
  const register vector32 c_512_0 = mv16_sv(512);
  const register vector32 c_511_0 = mv16_sv(511);
  
  const vector32 *in_ptr = in.mData; // use direct access to speed up inner loop
  vector32 *out_ptr = out.mData; // use direct access to speed up inner loop
  const int IN_WIDTH = in.width();
  const int IN_HEIGHT = in.height();
  const int IN_CHANNELS = 3; // use static value to allow more compiler optimization
  const int OUT_CHANNELS = 3; /// use static value to allow more compiler optimization
  
  // Turn on SAIF power toggle data capture
  set_power_toggle(POWER_TOGGLE_ON);
  for(int y = 0; y < in.height(); y++){
    // DEBUG: y_min=-3, y_max=3, y_padding_ofst=3
    // declare the registers storing the stencil window
    register vector32 ccf_57_pp_6_6_2;
    register vector32 ccf_57_pp_6_6_1;
    register vector32 ccf_57_pp_6_6_0;
    register vector32 ccf_57_pp_6_5_2;
    register vector32 ccf_57_pp_6_5_1;
    register vector32 ccf_57_pp_6_5_0;
    register vector32 ccf_57_pp_6_4_2;
    register vector32 ccf_57_pp_6_4_1;
    register vector32 ccf_57_pp_6_4_0;
    register vector32 ccf_57_pp_6_3_2;
    register vector32 ccf_57_pp_6_3_1;
    register vector32 ccf_57_pp_6_3_0;
    register vector32 ccf_57_pp_6_2_2;
    register vector32 ccf_57_pp_6_2_1;
    register vector32 ccf_57_pp_6_2_0;
    register vector32 ccf_57_pp_6_1_2;
    register vector32 ccf_57_pp_6_1_1;
    register vector32 ccf_57_pp_6_1_0;
    register vector32 ccf_57_pp_6_0_2;
    register vector32 ccf_57_pp_6_0_1;
    register vector32 ccf_57_pp_6_0_0;
    register vector32 ccf_57_pp_5_6_2;
    register vector32 ccf_57_pp_5_6_1;
    register vector32 ccf_57_pp_5_6_0;
    register vector32 ccf_57_pp_5_5_2;
    register vector32 ccf_57_pp_5_5_1;
    register vector32 ccf_57_pp_5_5_0;
    register vector32 ccf_57_pp_5_4_2;
    register vector32 ccf_57_pp_5_4_1;
    register vector32 ccf_57_pp_5_4_0;
    register vector32 ccf_57_pp_5_3_2;
    register vector32 ccf_57_pp_5_3_1;
    register vector32 ccf_57_pp_5_3_0;
    register vector32 ccf_57_pp_5_2_2;
    register vector32 ccf_57_pp_5_2_1;
    register vector32 ccf_57_pp_5_2_0;
    register vector32 ccf_57_pp_5_1_2;
    register vector32 ccf_57_pp_5_1_1;
    register vector32 ccf_57_pp_5_1_0;
    register vector32 ccf_57_pp_5_0_2;
    register vector32 ccf_57_pp_5_0_1;
    register vector32 ccf_57_pp_5_0_0;
    register vector32 ccf_57_pp_4_6_2;
    register vector32 ccf_57_pp_4_6_1;
    register vector32 ccf_57_pp_4_6_0;
    register vector32 ccf_57_pp_4_5_2;
    register vector32 ccf_57_pp_4_5_1;
    register vector32 ccf_57_pp_4_5_0;
    register vector32 ccf_57_pp_4_4_2;
    register vector32 ccf_57_pp_4_4_1;
    register vector32 ccf_57_pp_4_4_0;
    register vector32 ccf_57_pp_4_3_2;
    register vector32 ccf_57_pp_4_3_1;
    register vector32 ccf_57_pp_4_3_0;
    register vector32 ccf_57_pp_4_2_2;
    register vector32 ccf_57_pp_4_2_1;
    register vector32 ccf_57_pp_4_2_0;
    register vector32 ccf_57_pp_4_1_2;
    register vector32 ccf_57_pp_4_1_1;
    register vector32 ccf_57_pp_4_1_0;
    register vector32 ccf_57_pp_4_0_2;
    register vector32 ccf_57_pp_4_0_1;
    register vector32 ccf_57_pp_4_0_0;
    register vector32 ccf_57_pp_3_6_2;
    register vector32 ccf_57_pp_3_6_1;
    register vector32 ccf_57_pp_3_6_0;
    register vector32 ccf_57_pp_3_5_2;
    register vector32 ccf_57_pp_3_5_1;
    register vector32 ccf_57_pp_3_5_0;
    register vector32 ccf_57_pp_3_4_2;
    register vector32 ccf_57_pp_3_4_1;
    register vector32 ccf_57_pp_3_4_0;
    register vector32 ccf_57_pp_3_3_2;
    register vector32 ccf_57_pp_3_3_1;
    register vector32 ccf_57_pp_3_3_0;
    register vector32 ccf_57_pp_3_2_2;
    register vector32 ccf_57_pp_3_2_1;
    register vector32 ccf_57_pp_3_2_0;
    register vector32 ccf_57_pp_3_1_2;
    register vector32 ccf_57_pp_3_1_1;
    register vector32 ccf_57_pp_3_1_0;
    register vector32 ccf_57_pp_3_0_2;
    register vector32 ccf_57_pp_3_0_1;
    register vector32 ccf_57_pp_3_0_0;
    register vector32 ccf_57_pp_2_6_2;
    register vector32 ccf_57_pp_2_6_1;
    register vector32 ccf_57_pp_2_6_0;
    register vector32 ccf_57_pp_2_5_2;
    register vector32 ccf_57_pp_2_5_1;
    register vector32 ccf_57_pp_2_5_0;
    register vector32 ccf_57_pp_2_4_2;
    register vector32 ccf_57_pp_2_4_1;
    register vector32 ccf_57_pp_2_4_0;
    register vector32 ccf_57_pp_2_3_2;
    register vector32 ccf_57_pp_2_3_1;
    register vector32 ccf_57_pp_2_3_0;
    register vector32 ccf_57_pp_2_2_2;
    register vector32 ccf_57_pp_2_2_1;
    register vector32 ccf_57_pp_2_2_0;
    register vector32 ccf_57_pp_2_1_2;
    register vector32 ccf_57_pp_2_1_1;
    register vector32 ccf_57_pp_2_1_0;
    register vector32 ccf_57_pp_2_0_2;
    register vector32 ccf_57_pp_2_0_1;
    register vector32 ccf_57_pp_2_0_0;
    register vector32 ccf_57_pp_1_6_2;
    register vector32 ccf_57_pp_1_6_1;
    register vector32 ccf_57_pp_1_6_0;
    register vector32 ccf_57_pp_1_5_2;
    register vector32 ccf_57_pp_1_5_1;
    register vector32 ccf_57_pp_1_5_0;
    register vector32 ccf_57_pp_1_4_2;
    register vector32 ccf_57_pp_1_4_1;
    register vector32 ccf_57_pp_1_4_0;
    register vector32 ccf_57_pp_1_3_2;
    register vector32 ccf_57_pp_1_3_1;
    register vector32 ccf_57_pp_1_3_0;
    register vector32 ccf_57_pp_1_2_2;
    register vector32 ccf_57_pp_1_2_1;
    register vector32 ccf_57_pp_1_2_0;
    register vector32 ccf_57_pp_1_1_2;
    register vector32 ccf_57_pp_1_1_1;
    register vector32 ccf_57_pp_1_1_0;
    register vector32 ccf_57_pp_1_0_2;
    register vector32 ccf_57_pp_1_0_1;
    register vector32 ccf_57_pp_1_0_0;
    register vector32 ccf_57_pp_0_6_2;
    register vector32 ccf_57_pp_0_6_1;
    register vector32 ccf_57_pp_0_6_0;
    register vector32 ccf_57_pp_0_5_2;
    register vector32 ccf_57_pp_0_5_1;
    register vector32 ccf_57_pp_0_5_0;
    register vector32 ccf_57_pp_0_4_2;
    register vector32 ccf_57_pp_0_4_1;
    register vector32 ccf_57_pp_0_4_0;
    register vector32 ccf_57_pp_0_3_2;
    register vector32 ccf_57_pp_0_3_1;
    register vector32 ccf_57_pp_0_3_0;
    register vector32 ccf_57_pp_0_2_2;
    register vector32 ccf_57_pp_0_2_1;
    register vector32 ccf_57_pp_0_2_0;
    register vector32 ccf_57_pp_0_1_2;
    register vector32 ccf_57_pp_0_1_1;
    register vector32 ccf_57_pp_0_1_0;
    register vector32 ccf_57_pp_0_0_2;
    register vector32 ccf_57_pp_0_0_1;
    register vector32 ccf_57_pp_0_0_0;
    
    // load the stencil window for each scan of row
    ccf_57_pp_1_6_2 = in_ptr[(y+6)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -3)*IN_CHANNELS + 2];
    ccf_57_pp_1_6_2 = getl16_vv(ccf_57_pp_1_6_2);
    ccf_57_pp_1_6_1 = in_ptr[(y+6)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -3)*IN_CHANNELS + 1];
    ccf_57_pp_1_6_1 = getl16_vv(ccf_57_pp_1_6_1);
    ccf_57_pp_1_6_0 = in_ptr[(y+6)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -3)*IN_CHANNELS + 0];
    ccf_57_pp_1_6_0 = getl16_vv(ccf_57_pp_1_6_0);
    ccf_57_pp_1_5_2 = in_ptr[(y+5)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -3)*IN_CHANNELS + 2];
    ccf_57_pp_1_5_2 = getl16_vv(ccf_57_pp_1_5_2);
    ccf_57_pp_1_5_1 = in_ptr[(y+5)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -3)*IN_CHANNELS + 1];
    ccf_57_pp_1_5_1 = getl16_vv(ccf_57_pp_1_5_1);
    ccf_57_pp_1_5_0 = in_ptr[(y+5)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -3)*IN_CHANNELS + 0];
    ccf_57_pp_1_5_0 = getl16_vv(ccf_57_pp_1_5_0);
    ccf_57_pp_1_4_2 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -3)*IN_CHANNELS + 2];
    ccf_57_pp_1_4_2 = getl16_vv(ccf_57_pp_1_4_2);
    ccf_57_pp_1_4_1 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -3)*IN_CHANNELS + 1];
    ccf_57_pp_1_4_1 = getl16_vv(ccf_57_pp_1_4_1);
    ccf_57_pp_1_4_0 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -3)*IN_CHANNELS + 0];
    ccf_57_pp_1_4_0 = getl16_vv(ccf_57_pp_1_4_0);
    ccf_57_pp_1_3_2 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -3)*IN_CHANNELS + 2];
    ccf_57_pp_1_3_2 = getl16_vv(ccf_57_pp_1_3_2);
    ccf_57_pp_1_3_1 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -3)*IN_CHANNELS + 1];
    ccf_57_pp_1_3_1 = getl16_vv(ccf_57_pp_1_3_1);
    ccf_57_pp_1_3_0 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -3)*IN_CHANNELS + 0];
    ccf_57_pp_1_3_0 = getl16_vv(ccf_57_pp_1_3_0);
    ccf_57_pp_1_2_2 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -3)*IN_CHANNELS + 2];
    ccf_57_pp_1_2_2 = getl16_vv(ccf_57_pp_1_2_2);
    ccf_57_pp_1_2_1 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -3)*IN_CHANNELS + 1];
    ccf_57_pp_1_2_1 = getl16_vv(ccf_57_pp_1_2_1);
    ccf_57_pp_1_2_0 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -3)*IN_CHANNELS + 0];
    ccf_57_pp_1_2_0 = getl16_vv(ccf_57_pp_1_2_0);
    ccf_57_pp_1_1_2 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -3)*IN_CHANNELS + 2];
    ccf_57_pp_1_1_2 = getl16_vv(ccf_57_pp_1_1_2);
    ccf_57_pp_1_1_1 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -3)*IN_CHANNELS + 1];
    ccf_57_pp_1_1_1 = getl16_vv(ccf_57_pp_1_1_1);
    ccf_57_pp_1_1_0 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -3)*IN_CHANNELS + 0];
    ccf_57_pp_1_1_0 = getl16_vv(ccf_57_pp_1_1_0);
    ccf_57_pp_1_0_2 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -3)*IN_CHANNELS + 2];
    ccf_57_pp_1_0_2 = getl16_vv(ccf_57_pp_1_0_2);
    ccf_57_pp_1_0_1 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -3)*IN_CHANNELS + 1];
    ccf_57_pp_1_0_1 = getl16_vv(ccf_57_pp_1_0_1);
    ccf_57_pp_1_0_0 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -3)*IN_CHANNELS + 0];
    ccf_57_pp_1_0_0 = getl16_vv(ccf_57_pp_1_0_0);
    ccf_57_pp_2_6_2 = in_ptr[(y+6)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 2];
    ccf_57_pp_2_6_2 = getl16_vv(ccf_57_pp_2_6_2);
    ccf_57_pp_2_6_1 = in_ptr[(y+6)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 1];
    ccf_57_pp_2_6_1 = getl16_vv(ccf_57_pp_2_6_1);
    ccf_57_pp_2_6_0 = in_ptr[(y+6)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 0];
    ccf_57_pp_2_6_0 = getl16_vv(ccf_57_pp_2_6_0);
    ccf_57_pp_2_5_2 = in_ptr[(y+5)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 2];
    ccf_57_pp_2_5_2 = getl16_vv(ccf_57_pp_2_5_2);
    ccf_57_pp_2_5_1 = in_ptr[(y+5)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 1];
    ccf_57_pp_2_5_1 = getl16_vv(ccf_57_pp_2_5_1);
    ccf_57_pp_2_5_0 = in_ptr[(y+5)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 0];
    ccf_57_pp_2_5_0 = getl16_vv(ccf_57_pp_2_5_0);
    ccf_57_pp_2_4_2 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 2];
    ccf_57_pp_2_4_2 = getl16_vv(ccf_57_pp_2_4_2);
    ccf_57_pp_2_4_1 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 1];
    ccf_57_pp_2_4_1 = getl16_vv(ccf_57_pp_2_4_1);
    ccf_57_pp_2_4_0 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 0];
    ccf_57_pp_2_4_0 = getl16_vv(ccf_57_pp_2_4_0);
    ccf_57_pp_2_3_2 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 2];
    ccf_57_pp_2_3_2 = getl16_vv(ccf_57_pp_2_3_2);
    ccf_57_pp_2_3_1 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 1];
    ccf_57_pp_2_3_1 = getl16_vv(ccf_57_pp_2_3_1);
    ccf_57_pp_2_3_0 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 0];
    ccf_57_pp_2_3_0 = getl16_vv(ccf_57_pp_2_3_0);
    ccf_57_pp_2_2_2 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 2];
    ccf_57_pp_2_2_2 = getl16_vv(ccf_57_pp_2_2_2);
    ccf_57_pp_2_2_1 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 1];
    ccf_57_pp_2_2_1 = getl16_vv(ccf_57_pp_2_2_1);
    ccf_57_pp_2_2_0 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 0];
    ccf_57_pp_2_2_0 = getl16_vv(ccf_57_pp_2_2_0);
    ccf_57_pp_2_1_2 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 2];
    ccf_57_pp_2_1_2 = getl16_vv(ccf_57_pp_2_1_2);
    ccf_57_pp_2_1_1 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 1];
    ccf_57_pp_2_1_1 = getl16_vv(ccf_57_pp_2_1_1);
    ccf_57_pp_2_1_0 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 0];
    ccf_57_pp_2_1_0 = getl16_vv(ccf_57_pp_2_1_0);
    ccf_57_pp_2_0_2 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 2];
    ccf_57_pp_2_0_2 = getl16_vv(ccf_57_pp_2_0_2);
    ccf_57_pp_2_0_1 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 1];
    ccf_57_pp_2_0_1 = getl16_vv(ccf_57_pp_2_0_1);
    ccf_57_pp_2_0_0 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 0];
    ccf_57_pp_2_0_0 = getl16_vv(ccf_57_pp_2_0_0);
    ccf_57_pp_3_6_2 = in_ptr[(y+6)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 2];
    ccf_57_pp_3_6_2 = getl16_vv(ccf_57_pp_3_6_2);
    ccf_57_pp_3_6_1 = in_ptr[(y+6)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 1];
    ccf_57_pp_3_6_1 = getl16_vv(ccf_57_pp_3_6_1);
    ccf_57_pp_3_6_0 = in_ptr[(y+6)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 0];
    ccf_57_pp_3_6_0 = getl16_vv(ccf_57_pp_3_6_0);
    ccf_57_pp_3_5_2 = in_ptr[(y+5)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 2];
    ccf_57_pp_3_5_2 = getl16_vv(ccf_57_pp_3_5_2);
    ccf_57_pp_3_5_1 = in_ptr[(y+5)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 1];
    ccf_57_pp_3_5_1 = getl16_vv(ccf_57_pp_3_5_1);
    ccf_57_pp_3_5_0 = in_ptr[(y+5)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 0];
    ccf_57_pp_3_5_0 = getl16_vv(ccf_57_pp_3_5_0);
    ccf_57_pp_3_4_2 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 2];
    ccf_57_pp_3_4_2 = getl16_vv(ccf_57_pp_3_4_2);
    ccf_57_pp_3_4_1 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 1];
    ccf_57_pp_3_4_1 = getl16_vv(ccf_57_pp_3_4_1);
    ccf_57_pp_3_4_0 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 0];
    ccf_57_pp_3_4_0 = getl16_vv(ccf_57_pp_3_4_0);
    ccf_57_pp_3_3_2 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 2];
    ccf_57_pp_3_3_2 = getl16_vv(ccf_57_pp_3_3_2);
    ccf_57_pp_3_3_1 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 1];
    ccf_57_pp_3_3_1 = getl16_vv(ccf_57_pp_3_3_1);
    ccf_57_pp_3_3_0 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 0];
    ccf_57_pp_3_3_0 = getl16_vv(ccf_57_pp_3_3_0);
    ccf_57_pp_3_2_2 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 2];
    ccf_57_pp_3_2_2 = getl16_vv(ccf_57_pp_3_2_2);
    ccf_57_pp_3_2_1 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 1];
    ccf_57_pp_3_2_1 = getl16_vv(ccf_57_pp_3_2_1);
    ccf_57_pp_3_2_0 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 0];
    ccf_57_pp_3_2_0 = getl16_vv(ccf_57_pp_3_2_0);
    ccf_57_pp_3_1_2 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 2];
    ccf_57_pp_3_1_2 = getl16_vv(ccf_57_pp_3_1_2);
    ccf_57_pp_3_1_1 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 1];
    ccf_57_pp_3_1_1 = getl16_vv(ccf_57_pp_3_1_1);
    ccf_57_pp_3_1_0 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 0];
    ccf_57_pp_3_1_0 = getl16_vv(ccf_57_pp_3_1_0);
    ccf_57_pp_3_0_2 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 2];
    ccf_57_pp_3_0_2 = getl16_vv(ccf_57_pp_3_0_2);
    ccf_57_pp_3_0_1 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 1];
    ccf_57_pp_3_0_1 = getl16_vv(ccf_57_pp_3_0_1);
    ccf_57_pp_3_0_0 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 0];
    ccf_57_pp_3_0_0 = getl16_vv(ccf_57_pp_3_0_0);
    ccf_57_pp_4_6_2 = in_ptr[(y+6)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 2];
    ccf_57_pp_4_6_1 = in_ptr[(y+6)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 1];
    ccf_57_pp_4_6_0 = in_ptr[(y+6)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 0];
    ccf_57_pp_4_5_2 = in_ptr[(y+5)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 2];
    ccf_57_pp_4_5_1 = in_ptr[(y+5)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 1];
    ccf_57_pp_4_5_0 = in_ptr[(y+5)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 0];
    ccf_57_pp_4_4_2 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 2];
    ccf_57_pp_4_4_1 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 1];
    ccf_57_pp_4_4_0 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 0];
    ccf_57_pp_4_3_2 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 2];
    ccf_57_pp_4_3_1 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 1];
    ccf_57_pp_4_3_0 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 0];
    ccf_57_pp_4_2_2 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 2];
    ccf_57_pp_4_2_1 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 1];
    ccf_57_pp_4_2_0 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 0];
    ccf_57_pp_4_1_2 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 2];
    ccf_57_pp_4_1_1 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 1];
    ccf_57_pp_4_1_0 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 0];
    ccf_57_pp_4_0_2 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 2];
    ccf_57_pp_4_0_1 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 1];
    ccf_57_pp_4_0_0 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 0];
    ccf_57_pp_5_6_2 = in_ptr[(y+6)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 2];
    ccf_57_pp_5_6_1 = in_ptr[(y+6)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 1];
    ccf_57_pp_5_6_0 = in_ptr[(y+6)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 0];
    ccf_57_pp_5_5_2 = in_ptr[(y+5)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 2];
    ccf_57_pp_5_5_1 = in_ptr[(y+5)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 1];
    ccf_57_pp_5_5_0 = in_ptr[(y+5)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 0];
    ccf_57_pp_5_4_2 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 2];
    ccf_57_pp_5_4_1 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 1];
    ccf_57_pp_5_4_0 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 0];
    ccf_57_pp_5_3_2 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 2];
    ccf_57_pp_5_3_1 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 1];
    ccf_57_pp_5_3_0 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 0];
    ccf_57_pp_5_2_2 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 2];
    ccf_57_pp_5_2_1 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 1];
    ccf_57_pp_5_2_0 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 0];
    ccf_57_pp_5_1_2 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 2];
    ccf_57_pp_5_1_1 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 1];
    ccf_57_pp_5_1_0 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 0];
    ccf_57_pp_5_0_2 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 2];
    ccf_57_pp_5_0_1 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 1];
    ccf_57_pp_5_0_0 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 0];
    ccf_57_pp_6_6_2 = in_ptr[(y+6)*IN_WIDTH*IN_CHANNELS + (2)*IN_CHANNELS + 2];
    ccf_57_pp_6_6_1 = in_ptr[(y+6)*IN_WIDTH*IN_CHANNELS + (2)*IN_CHANNELS + 1];
    ccf_57_pp_6_6_0 = in_ptr[(y+6)*IN_WIDTH*IN_CHANNELS + (2)*IN_CHANNELS + 0];
    ccf_57_pp_6_5_2 = in_ptr[(y+5)*IN_WIDTH*IN_CHANNELS + (2)*IN_CHANNELS + 2];
    ccf_57_pp_6_5_1 = in_ptr[(y+5)*IN_WIDTH*IN_CHANNELS + (2)*IN_CHANNELS + 1];
    ccf_57_pp_6_5_0 = in_ptr[(y+5)*IN_WIDTH*IN_CHANNELS + (2)*IN_CHANNELS + 0];
    ccf_57_pp_6_4_2 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (2)*IN_CHANNELS + 2];
    ccf_57_pp_6_4_1 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (2)*IN_CHANNELS + 1];
    ccf_57_pp_6_4_0 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (2)*IN_CHANNELS + 0];
    ccf_57_pp_6_3_2 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (2)*IN_CHANNELS + 2];
    ccf_57_pp_6_3_1 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (2)*IN_CHANNELS + 1];
    ccf_57_pp_6_3_0 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (2)*IN_CHANNELS + 0];
    ccf_57_pp_6_2_2 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (2)*IN_CHANNELS + 2];
    ccf_57_pp_6_2_1 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (2)*IN_CHANNELS + 1];
    ccf_57_pp_6_2_0 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (2)*IN_CHANNELS + 0];
    ccf_57_pp_6_1_2 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (2)*IN_CHANNELS + 2];
    ccf_57_pp_6_1_1 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (2)*IN_CHANNELS + 1];
    ccf_57_pp_6_1_0 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (2)*IN_CHANNELS + 0];
    ccf_57_pp_6_0_2 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (2)*IN_CHANNELS + 2];
    ccf_57_pp_6_0_1 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (2)*IN_CHANNELS + 1];
    ccf_57_pp_6_0_0 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (2)*IN_CHANNELS + 0];
    
    for(int x = 0; x < IN_WIDTH - 3; x++){
      // not on X boundry, common case
      // shift the stencil window, and load the new input pixel
      ccf_57_pp_0_6_2 = ccf_57_pp_1_6_2;
      ccf_57_pp_0_6_1 = ccf_57_pp_1_6_1;
      ccf_57_pp_0_6_0 = ccf_57_pp_1_6_0;
      ccf_57_pp_0_5_2 = ccf_57_pp_1_5_2;
      ccf_57_pp_0_5_1 = ccf_57_pp_1_5_1;
      ccf_57_pp_0_5_0 = ccf_57_pp_1_5_0;
      ccf_57_pp_0_4_2 = ccf_57_pp_1_4_2;
      ccf_57_pp_0_4_1 = ccf_57_pp_1_4_1;
      ccf_57_pp_0_4_0 = ccf_57_pp_1_4_0;
      ccf_57_pp_0_3_2 = ccf_57_pp_1_3_2;
      ccf_57_pp_0_3_1 = ccf_57_pp_1_3_1;
      ccf_57_pp_0_3_0 = ccf_57_pp_1_3_0;
      ccf_57_pp_0_2_2 = ccf_57_pp_1_2_2;
      ccf_57_pp_0_2_1 = ccf_57_pp_1_2_1;
      ccf_57_pp_0_2_0 = ccf_57_pp_1_2_0;
      ccf_57_pp_0_1_2 = ccf_57_pp_1_1_2;
      ccf_57_pp_0_1_1 = ccf_57_pp_1_1_1;
      ccf_57_pp_0_1_0 = ccf_57_pp_1_1_0;
      ccf_57_pp_0_0_2 = ccf_57_pp_1_0_2;
      ccf_57_pp_0_0_1 = ccf_57_pp_1_0_1;
      ccf_57_pp_0_0_0 = ccf_57_pp_1_0_0;
      ccf_57_pp_1_6_2 = ccf_57_pp_2_6_2;
      ccf_57_pp_1_6_1 = ccf_57_pp_2_6_1;
      ccf_57_pp_1_6_0 = ccf_57_pp_2_6_0;
      ccf_57_pp_1_5_2 = ccf_57_pp_2_5_2;
      ccf_57_pp_1_5_1 = ccf_57_pp_2_5_1;
      ccf_57_pp_1_5_0 = ccf_57_pp_2_5_0;
      ccf_57_pp_1_4_2 = ccf_57_pp_2_4_2;
      ccf_57_pp_1_4_1 = ccf_57_pp_2_4_1;
      ccf_57_pp_1_4_0 = ccf_57_pp_2_4_0;
      ccf_57_pp_1_3_2 = ccf_57_pp_2_3_2;
      ccf_57_pp_1_3_1 = ccf_57_pp_2_3_1;
      ccf_57_pp_1_3_0 = ccf_57_pp_2_3_0;
      ccf_57_pp_1_2_2 = ccf_57_pp_2_2_2;
      ccf_57_pp_1_2_1 = ccf_57_pp_2_2_1;
      ccf_57_pp_1_2_0 = ccf_57_pp_2_2_0;
      ccf_57_pp_1_1_2 = ccf_57_pp_2_1_2;
      ccf_57_pp_1_1_1 = ccf_57_pp_2_1_1;
      ccf_57_pp_1_1_0 = ccf_57_pp_2_1_0;
      ccf_57_pp_1_0_2 = ccf_57_pp_2_0_2;
      ccf_57_pp_1_0_1 = ccf_57_pp_2_0_1;
      ccf_57_pp_1_0_0 = ccf_57_pp_2_0_0;
      ccf_57_pp_2_6_2 = ccf_57_pp_3_6_2;
      ccf_57_pp_2_6_1 = ccf_57_pp_3_6_1;
      ccf_57_pp_2_6_0 = ccf_57_pp_3_6_0;
      ccf_57_pp_2_5_2 = ccf_57_pp_3_5_2;
      ccf_57_pp_2_5_1 = ccf_57_pp_3_5_1;
      ccf_57_pp_2_5_0 = ccf_57_pp_3_5_0;
      ccf_57_pp_2_4_2 = ccf_57_pp_3_4_2;
      ccf_57_pp_2_4_1 = ccf_57_pp_3_4_1;
      ccf_57_pp_2_4_0 = ccf_57_pp_3_4_0;
      ccf_57_pp_2_3_2 = ccf_57_pp_3_3_2;
      ccf_57_pp_2_3_1 = ccf_57_pp_3_3_1;
      ccf_57_pp_2_3_0 = ccf_57_pp_3_3_0;
      ccf_57_pp_2_2_2 = ccf_57_pp_3_2_2;
      ccf_57_pp_2_2_1 = ccf_57_pp_3_2_1;
      ccf_57_pp_2_2_0 = ccf_57_pp_3_2_0;
      ccf_57_pp_2_1_2 = ccf_57_pp_3_1_2;
      ccf_57_pp_2_1_1 = ccf_57_pp_3_1_1;
      ccf_57_pp_2_1_0 = ccf_57_pp_3_1_0;
      ccf_57_pp_2_0_2 = ccf_57_pp_3_0_2;
      ccf_57_pp_2_0_1 = ccf_57_pp_3_0_1;
      ccf_57_pp_2_0_0 = ccf_57_pp_3_0_0;
      ccf_57_pp_3_6_2 = ccf_57_pp_4_6_2;
      ccf_57_pp_3_6_1 = ccf_57_pp_4_6_1;
      ccf_57_pp_3_6_0 = ccf_57_pp_4_6_0;
      ccf_57_pp_3_5_2 = ccf_57_pp_4_5_2;
      ccf_57_pp_3_5_1 = ccf_57_pp_4_5_1;
      ccf_57_pp_3_5_0 = ccf_57_pp_4_5_0;
      ccf_57_pp_3_4_2 = ccf_57_pp_4_4_2;
      ccf_57_pp_3_4_1 = ccf_57_pp_4_4_1;
      ccf_57_pp_3_4_0 = ccf_57_pp_4_4_0;
      ccf_57_pp_3_3_2 = ccf_57_pp_4_3_2;
      ccf_57_pp_3_3_1 = ccf_57_pp_4_3_1;
      ccf_57_pp_3_3_0 = ccf_57_pp_4_3_0;
      ccf_57_pp_3_2_2 = ccf_57_pp_4_2_2;
      ccf_57_pp_3_2_1 = ccf_57_pp_4_2_1;
      ccf_57_pp_3_2_0 = ccf_57_pp_4_2_0;
      ccf_57_pp_3_1_2 = ccf_57_pp_4_1_2;
      ccf_57_pp_3_1_1 = ccf_57_pp_4_1_1;
      ccf_57_pp_3_1_0 = ccf_57_pp_4_1_0;
      ccf_57_pp_3_0_2 = ccf_57_pp_4_0_2;
      ccf_57_pp_3_0_1 = ccf_57_pp_4_0_1;
      ccf_57_pp_3_0_0 = ccf_57_pp_4_0_0;
      ccf_57_pp_4_6_2 = ccf_57_pp_5_6_2;
      ccf_57_pp_4_6_1 = ccf_57_pp_5_6_1;
      ccf_57_pp_4_6_0 = ccf_57_pp_5_6_0;
      ccf_57_pp_4_5_2 = ccf_57_pp_5_5_2;
      ccf_57_pp_4_5_1 = ccf_57_pp_5_5_1;
      ccf_57_pp_4_5_0 = ccf_57_pp_5_5_0;
      ccf_57_pp_4_4_2 = ccf_57_pp_5_4_2;
      ccf_57_pp_4_4_1 = ccf_57_pp_5_4_1;
      ccf_57_pp_4_4_0 = ccf_57_pp_5_4_0;
      ccf_57_pp_4_3_2 = ccf_57_pp_5_3_2;
      ccf_57_pp_4_3_1 = ccf_57_pp_5_3_1;
      ccf_57_pp_4_3_0 = ccf_57_pp_5_3_0;
      ccf_57_pp_4_2_2 = ccf_57_pp_5_2_2;
      ccf_57_pp_4_2_1 = ccf_57_pp_5_2_1;
      ccf_57_pp_4_2_0 = ccf_57_pp_5_2_0;
      ccf_57_pp_4_1_2 = ccf_57_pp_5_1_2;
      ccf_57_pp_4_1_1 = ccf_57_pp_5_1_1;
      ccf_57_pp_4_1_0 = ccf_57_pp_5_1_0;
      ccf_57_pp_4_0_2 = ccf_57_pp_5_0_2;
      ccf_57_pp_4_0_1 = ccf_57_pp_5_0_1;
      ccf_57_pp_4_0_0 = ccf_57_pp_5_0_0;
      ccf_57_pp_5_6_2 = ccf_57_pp_6_6_2;
      ccf_57_pp_5_6_1 = ccf_57_pp_6_6_1;
      ccf_57_pp_5_6_0 = ccf_57_pp_6_6_0;
      ccf_57_pp_5_5_2 = ccf_57_pp_6_5_2;
      ccf_57_pp_5_5_1 = ccf_57_pp_6_5_1;
      ccf_57_pp_5_5_0 = ccf_57_pp_6_5_0;
      ccf_57_pp_5_4_2 = ccf_57_pp_6_4_2;
      ccf_57_pp_5_4_1 = ccf_57_pp_6_4_1;
      ccf_57_pp_5_4_0 = ccf_57_pp_6_4_0;
      ccf_57_pp_5_3_2 = ccf_57_pp_6_3_2;
      ccf_57_pp_5_3_1 = ccf_57_pp_6_3_1;
      ccf_57_pp_5_3_0 = ccf_57_pp_6_3_0;
      ccf_57_pp_5_2_2 = ccf_57_pp_6_2_2;
      ccf_57_pp_5_2_1 = ccf_57_pp_6_2_1;
      ccf_57_pp_5_2_0 = ccf_57_pp_6_2_0;
      ccf_57_pp_5_1_2 = ccf_57_pp_6_1_2;
      ccf_57_pp_5_1_1 = ccf_57_pp_6_1_1;
      ccf_57_pp_5_1_0 = ccf_57_pp_6_1_0;
      ccf_57_pp_5_0_2 = ccf_57_pp_6_0_2;
      ccf_57_pp_5_0_1 = ccf_57_pp_6_0_1;
      ccf_57_pp_5_0_0 = ccf_57_pp_6_0_0;
      
      // load the update stencil
      ccf_57_pp_6_6_2 = in_ptr[(y+6)*IN_WIDTH*IN_CHANNELS + (x+3)*IN_CHANNELS + 2];
      ccf_57_pp_6_6_1 = in_ptr[(y+6)*IN_WIDTH*IN_CHANNELS + (x+3)*IN_CHANNELS + 1];
      ccf_57_pp_6_6_0 = in_ptr[(y+6)*IN_WIDTH*IN_CHANNELS + (x+3)*IN_CHANNELS + 0];
      ccf_57_pp_6_5_2 = in_ptr[(y+5)*IN_WIDTH*IN_CHANNELS + (x+3)*IN_CHANNELS + 2];
      ccf_57_pp_6_5_1 = in_ptr[(y+5)*IN_WIDTH*IN_CHANNELS + (x+3)*IN_CHANNELS + 1];
      ccf_57_pp_6_5_0 = in_ptr[(y+5)*IN_WIDTH*IN_CHANNELS + (x+3)*IN_CHANNELS + 0];
      ccf_57_pp_6_4_2 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (x+3)*IN_CHANNELS + 2];
      ccf_57_pp_6_4_1 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (x+3)*IN_CHANNELS + 1];
      ccf_57_pp_6_4_0 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (x+3)*IN_CHANNELS + 0];
      ccf_57_pp_6_3_2 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (x+3)*IN_CHANNELS + 2];
      ccf_57_pp_6_3_1 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (x+3)*IN_CHANNELS + 1];
      ccf_57_pp_6_3_0 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (x+3)*IN_CHANNELS + 0];
      ccf_57_pp_6_2_2 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (x+3)*IN_CHANNELS + 2];
      ccf_57_pp_6_2_1 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (x+3)*IN_CHANNELS + 1];
      ccf_57_pp_6_2_0 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (x+3)*IN_CHANNELS + 0];
      ccf_57_pp_6_1_2 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (x+3)*IN_CHANNELS + 2];
      ccf_57_pp_6_1_1 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (x+3)*IN_CHANNELS + 1];
      ccf_57_pp_6_1_0 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (x+3)*IN_CHANNELS + 0];
      ccf_57_pp_6_0_2 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (x+3)*IN_CHANNELS + 2];
      ccf_57_pp_6_0_1 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (x+3)*IN_CHANNELS + 1];
      ccf_57_pp_6_0_0 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (x+3)*IN_CHANNELS + 0];
      
      // Start operation
      vector32 centroid_pos_0 = mv16_sv(x);
      vector32 centroid_pos_1 = mv16_sv(y);
      vector32 cnr_352_0 = ccf_57_pp_3_3_1;
      vector32 cnr_432_0 = ccf_57_pp_4_0_2;
      vector32 cnr_439_0 = ccf_57_pp_6_2_0;
      vector32 cnr_460_0 = ccf_57_pp_1_6_0;
      vector32 cnr_375_0 = ccf_57_pp_1_1_2;
      vector32 lambda_onfcam4cnrt_line122_31_0 = c_225_0;
      vector32 radPwr1_8_0 = tap_cnr_radOffset_0;
      vector32 cnr_447_0 = ccf_57_pp_6_5_2;
      vector32 cnr_433_0 = ccf_57_pp_0_4_0;
      vector32 radPwr1_4_0 = tap_cnr_radFctr_0;
      vector32 cnr_455_0 = ccf_57_pp_3_6_1;
      vector32 cnr_484_0 = ccf_57_pp_0_6_0;
      vector32 cnr_424_0 = ccf_57_pp_3_4_0;
      vector32 cnr_373_0 = ccf_57_pp_1_1_0;
      vector32 cnr_376_0 = ccf_57_pp_1_4_0;
      vector32 denDiff_62_0 = c_6_0;
      vector32 cnr_427_0 = ccf_57_pp_3_1_0;
      vector32 lambda_onfcam4ccmt_line101_174_0 = c_2_0;
      vector32 calcXtk_195_0 = inv16_vv(lambda_onfcam4ccmt_line101_174_0);
      vector32 cnr_509_0 = ccf_57_pp_0_5_2;
      vector32 cnr_365_0 = ccf_57_pp_2_5_1;
      vector32 lambda_onfcam4cnrt_line62_2_0 = sub16_vv(tap_cnr_denYHighThr_0, tap_cnr_denYLowThr_0);
      vector32 lambda_onfcam4cnrt_line47_42_0 = c_4_0;
      vector32 cnr_498_0 = ccf_57_pp_6_6_2;
      vector32 lambda_onfcam4cnrt_line122_10_0 = c_15_0;
      vector32 cnr_451_0 = ccf_57_pp_2_6_0;
      vector32 cnr_425_0 = ccf_57_pp_3_4_1;
      vector32 lambda_onfcam4cnrt_line121_1845_0 = sub16_vv(cnr_425_0, cnr_352_0);
      vector32 cnr_465_0 = ccf_57_pp_3_0_2;
      vector32 cnr_381_0 = ccf_57_pp_2_4_2;
      vector32 cnr_442_0 = ccf_57_pp_6_0_0;
      vector32 lambda_nfcam4defst_line125_4865_0 = lambda_onfcam4cnrt_line121_1845_0;
      vector32 cnr_362_0 = ccf_57_pp_4_4_1;
      vector32 cnr_494_0 = ccf_57_pp_0_2_1;
      vector32 ct8_163_0 = c_0_0;
      vector32 cnr_515_pack_1 = ct8_163_0;
      vector32 cnr_422_0 = ccf_57_pp_5_2_1;
      vector32 cnr_370_0 = ccf_57_pp_5_3_0;
      vector32 cnr_443_0 = ccf_57_pp_6_0_1;
      vector32 cnr_97_0 = c_1023_0;
      vector32 cnr_401_0 = ccf_57_pp_2_2_1;
      vector32 cnr_399_0 = ccf_57_pp_2_1_2;
      vector32 cnr_475_0 = ccf_57_pp_0_0_0;
      vector32 cnr_369_0 = ccf_57_pp_4_1_2;
      vector32 cnr_469_0 = ccf_57_pp_6_4_0;
      vector32 lambda_onfcam4cnrt_line121_2909_pack_0 = ct8_163_0;
      vector32 cnr_452_0 = ccf_57_pp_2_6_1;
      vector32 cnr_504_0 = ccf_57_pp_0_5_1;
      vector32 cnr_430_0 = ccf_57_pp_4_0_0;
      vector32 cnr_429_0 = ccf_57_pp_3_1_2;
      vector32 cnr_470_0 = ccf_57_pp_6_4_1;
      vector32 lambda_onfcam4cnrt_line62_3_0 = lambda_onfcam4cnrt_line62_2_0;
      vector32 lambda_onfcam4cnrt_line62_0 = tap_cnr_denYLowThr_0;
      vector32 cnr_478_0 = ccf_57_pp_0_1_0;
      vector32 cnr_441_0 = ccf_57_pp_6_2_2;
      vector32 cnr_397_0 = ccf_57_pp_2_1_0;
      vector32 lambda_onfcam4cnrt_line121_2611_0 = sub16_vv(cnr_494_0, cnr_352_0);
      vector32 cnr_472_0 = ccf_57_pp_6_1_0;
      vector32 lambda_onfcam4dpct_line120_355_0 = c_1_0;
      vector32 ct8_174_0 = c_15_0;
      vector32 ct8_171_0 = c_1_0;
      vector32 radPwr1_9_0 = lshift16_vv(ct8_171_0, radPwr1_8_0);
      vector32 lambda_onfcam4cnrt_line139_31_0 = tap_cnr_useSigmaFilter0_0;
      vector32 lambda_onfcam4cnrt_line139_32_0 = eq16_vv(lambda_onfcam4cnrt_line139_31_0, ct8_171_0);
      vector32 yCenter_5_0 = tap_cnr_crdShift_0;
      vector32 lambda_onfcam4cnrt_line64_2_0 = tap_cnr_denUVHighThr_0;
      vector32 cnr_434_0 = ccf_57_pp_0_4_1;
      vector32 cnr_415_0 = ccf_57_pp_3_2_0;
      vector32 cnr_377_0 = ccf_57_pp_1_4_1;
      vector32 lambda_onfcam4cnrt_line121_1797_0 = sub16_vv(cnr_377_0, cnr_352_0);
      vector32 cnr_411_0 = ccf_57_pp_4_5_2;
      vector32 lambda_nfcam4defst_line125_4817_0 = lambda_onfcam4cnrt_line121_1797_0;
      vector32 cnr_379_0 = ccf_57_pp_2_4_0;
      vector32 cnr_412_0 = ccf_57_pp_5_5_0;
      vector32 cnr_395_0 = ccf_57_pp_4_3_1;
      vector32 cnr_448_0 = ccf_57_pp_0_3_0;
      vector32 lambda_onfcam4cnrt_line122_85_0 = c_400_0;
      vector32 lambda_onfcam4cnrt_line47_113_0 = cnr_379_0;
      vector32 lambda_onfcam4cnrt_line121_1842_0 = sub16_vv(cnr_422_0, cnr_352_0);
      vector32 cnr_468_0 = ccf_57_pp_6_3_2;
      vector32 lambda_onfcam4cnrt_line139_47_0 = tap_cnr_useSigmaFilter2_0;
      vector32 cnr_481_0 = ccf_57_pp_1_0_0;
      vector32 cnr_413_0 = ccf_57_pp_5_5_1;
      vector32 cnr_446_0 = ccf_57_pp_6_5_1;
      vector32 lambda_onfcam4cnrt_line121_1785_0 = sub16_vv(cnr_365_0, cnr_352_0);
      vector32 lambda_onfcam4cnrt_line121_2467_0 = sub16_vv(cnr_470_0, cnr_352_0);
      vector32 lambda_onfcam4cnrt_line121_1833_0 = sub16_vv(cnr_413_0, cnr_352_0);
      vector32 cnr_483_0 = ccf_57_pp_1_0_2;
      vector32 lambda_onfcam4cnrt_line122_7_0 = c_300_0;
      vector32 cnr_476_0 = ccf_57_pp_0_0_1;
      vector32 cnr_400_0 = ccf_57_pp_2_2_0;
      vector32 cnr_473_0 = ccf_57_pp_6_1_1;
      vector32 lambda_onfcam4cnrt_line121_2485_0 = sub16_vv(cnr_473_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_6099_0 = lambda_onfcam4cnrt_line121_2485_0;
      vector32 lambda_onfcam4cnrt_line47_111_0 = cnr_376_0;
      vector32 srp_419_0 = c_2_0;
      vector32 cnr_403_0 = ccf_57_pp_3_5_0;
      vector32 lambda_onfcam4cnrt_line47_128_0 = cnr_403_0;
      vector32 lambda_onfcam4cnrt_line47_129_0 = mult16_vv(denDiff_62_0, lambda_onfcam4cnrt_line47_128_0);
      vector32 lambda_onfcam4cnrt_line47_145_pack_2 = lambda_onfcam4cnrt_line47_129_0;
      vector32 lambda_onfcam4cnrt_line122_0 = c_20_0;
      vector32 cnr_495_0 = ccf_57_pp_0_2_2;
      vector32 lambda_onfcam4cnrt_line122_19_0 = c_90_0;
      vector32 lambda_onfcam4cnrt_line47_135_0 = cnr_415_0;
      vector32 cnr_499_0 = ccf_57_pp_0_5_0;
      vector32 cnr_474_0 = ccf_57_pp_6_1_2;
      vector32 cnr_489_0 = ccf_57_pp_2_0_2;
      vector32 lambda_onfcam4cnrt_line139_2_0 = c_2048_0;
      vector32 ct8_172_0 = c_255_0;
      vector32 ct8_173_0 = sub16_vv(ct8_172_0, centroid_pos_1);
      vector32 ct8_175_0 = add16_vv(ct8_173_0, ct8_174_0);
      vector32 cnr_419_0 = ccf_57_pp_1_2_1;
      vector32 lambda_onfcam4cnrt_line121_1839_0 = sub16_vv(cnr_419_0, cnr_352_0);
      vector32 cnr_15_0 = c_511_0;
      vector32 cnr_524_pack_1 = cnr_15_0;
      vector32 cnr_359_0 = ccf_57_pp_1_5_1;
      vector32 lambda_onfcam4cnrt_line121_1779_0 = sub16_vv(cnr_359_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_4799_0 = lambda_onfcam4cnrt_line121_1779_0;
      vector32 cnr_497_0 = ccf_57_pp_6_6_1;
      vector32 lambda_onfcam4cnrt_line121_2629_0 = sub16_vv(cnr_497_0, cnr_352_0);
      vector32 cnr_382_0 = ccf_57_pp_1_3_0;
      vector32 srp_420_0 = c_2_0;
      vector32 lambda_nfcam4defst_line125_6363_0 = lambda_onfcam4cnrt_line121_2629_0;
      vector32 cnr_418_0 = ccf_57_pp_1_2_0;
      vector32 cnr_388_0 = ccf_57_pp_5_4_0;
      vector32 cnr_384_0 = ccf_57_pp_1_3_2;
      vector32 cnr_482_0 = ccf_57_pp_1_0_1;
      vector32 lambda_onfcam4cnrt_line121_2539_0 = sub16_vv(cnr_482_0, cnr_352_0);
      vector32 cnr_402_0 = ccf_57_pp_2_2_2;
      vector32 lambda_onfcam4cnrt_line121_2503_0 = sub16_vv(cnr_476_0, cnr_352_0);
      vector32 cnr_355_0 = ccf_57_pp_3_3_2;
      vector32 lambda_onfcam4cnrt_line121_2221_0 = sub16_vv(cnr_429_0, cnr_355_0);
      vector32 lambda_onfcam4cnrt_line121_2617_0 = sub16_vv(cnr_495_0, cnr_355_0);
      vector32 lambda_onfcam4cnrt_line121_2293_0 = sub16_vv(cnr_441_0, cnr_355_0);
      vector32 lambda_onfcam4cnrt_line121_2581_0 = sub16_vv(cnr_489_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_5747_0 = lambda_onfcam4cnrt_line121_2293_0;
      vector32 lambda_onfcam4cnrt_line121_2455_0 = sub16_vv(cnr_468_0, cnr_355_0);
      vector32 lambda_onfcam4cnrt_line121_2239_0 = sub16_vv(cnr_432_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_5648_0 = lambda_onfcam4cnrt_line121_2239_0;
      vector32 lambda_onfcam4cnrt_line121_1819_0 = sub16_vv(cnr_399_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_4839_0 = lambda_onfcam4cnrt_line121_1819_0;
      vector32 lambda_onfcam4cnrt_line121_1831_0 = sub16_vv(cnr_411_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_6275_0 = lambda_onfcam4cnrt_line121_2581_0;
      vector32 cnr_516_pack_1 = cnr_97_0;
      vector32 cnr_383_0 = ccf_57_pp_1_3_1;
      vector32 lambda_onfcam4cnrt_line121_1803_0 = sub16_vv(cnr_383_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_4823_0 = lambda_onfcam4cnrt_line121_1803_0;
      vector32 calcXtk_194_0 = c_36_0;
      vector32 lambda_onfcam4cnrt_line121_2437_0 = sub16_vv(cnr_465_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_6011_0 = lambda_onfcam4cnrt_line121_2437_0;
      vector32 lambda_onfcam4cnrt_line121_2377_0 = sub16_vv(cnr_455_0, cnr_352_0);
      vector32 lambda_onfcam4cnrt_line121_1782_0 = sub16_vv(cnr_362_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_4802_0 = lambda_onfcam4cnrt_line121_1782_0;
      vector32 srp_421_0 = c_2_0;
      vector32 srp_418_0 = c_2_0;
      vector32 cnr_357_pack_1 = cnr_15_0;
      vector32 lambda_nfcam4defst_line125_4859_0 = lambda_onfcam4cnrt_line121_1839_0;
      vector32 cnr_356_pack_0 = cnr_355_0;
      vector32 lambda_onfcam4cnrt_line139_15_0 = tap_cnr_useSigmaFilter1_0;
      vector32 lambda_onfcam4cnrt_line139_16_0 = eq16_vv(lambda_onfcam4cnrt_line139_15_0, ct8_171_0);
      vector32 cnr_410_0 = ccf_57_pp_4_5_1;
      vector32 lambda_onfcam4cnrt_line121_1830_0 = sub16_vv(cnr_410_0, cnr_352_0);
      vector32 cnr_360_0 = ccf_57_pp_1_5_2;
      vector32 cnr_486_0 = ccf_57_pp_0_6_2;
      vector32 radPwr1_6_0 = tap_cnr_radShift_0;
      vector32 cnr_417_0 = ccf_57_pp_3_2_2;
      vector32 lambda_onfcam4cnrt_line121_1837_0 = sub16_vv(cnr_417_0, cnr_355_0);
      vector32 cnr_385_0 = ccf_57_pp_5_1_0;
      vector32 cnr_368_0 = ccf_57_pp_4_1_1;
      vector32 radPwr2_3_pack_1 = tap_cnr_radMin_0;
      vector32 cnr_445_0 = ccf_57_pp_6_5_0;
      vector32 cnr_380_0 = ccf_57_pp_2_4_1;
      vector32 cnr_449_0 = ccf_57_pp_0_3_1;
      vector32 lambda_onfcam4cnrt_line121_2341_0 = sub16_vv(cnr_449_0, cnr_352_0);
      vector32 cnr_480_0 = ccf_57_pp_0_1_2;
      vector32 lambda_onfcam4cnrt_line121_2527_0 = sub16_vv(cnr_480_0, cnr_355_0);
      vector32 cnr_438_0 = ccf_57_pp_5_6_2;
      vector32 cnr_358_0 = ccf_57_pp_1_5_0;
      vector32 cnr_457_0 = ccf_57_pp_4_6_0;
      vector32 lambda_nfcam4defst_line125_4805_0 = lambda_onfcam4cnrt_line121_1785_0;
      vector32 cnr_485_0 = ccf_57_pp_0_6_1;
      vector32 lambda_onfcam4cnrt_line121_2557_0 = sub16_vv(cnr_485_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_6231_0 = lambda_onfcam4cnrt_line121_2557_0;
      vector32 calcBlc_162_0 = c_128_0;
      vector32 cnr_428_0 = ccf_57_pp_3_1_1;
      vector32 cnr_459_0 = ccf_57_pp_4_6_2;
      vector32 cnr_431_0 = ccf_57_pp_4_0_1;
      vector32 lambda_onfcam4dent_line229_215_0 = c_24_0;
      vector32 lambda_onfcam4cnrt_line47_141_0 = cnr_424_0;
      vector32 lambda_onfcam4cnrt_line47_142_0 = mult16_vv(lambda_onfcam4dent_line229_215_0, lambda_onfcam4cnrt_line47_141_0);
      vector32 cnr_421_0 = ccf_57_pp_5_2_0;
      vector32 lambda_onfcam4cnrt_line47_139_0 = cnr_421_0;
      vector32 lambda_onfcam4cnrt_line47_143_0 = cnr_427_0;
      vector32 lambda_onfcam4cnrt_line47_144_0 = mult16_vv(denDiff_62_0, lambda_onfcam4cnrt_line47_143_0);
      vector32 lambda_onfcam4cnrt_line47_145_pack_22 = lambda_onfcam4cnrt_line47_144_0;
      vector32 cnr_416_0 = ccf_57_pp_3_2_1;
      vector32 lambda_onfcam4cnrt_line121_2323_0 = sub16_vv(cnr_446_0, cnr_352_0);
      vector32 cnr_366_0 = ccf_57_pp_2_5_2;
      vector32 lambda_onfcam4cnrt_line121_2648_0 = sub16_vv(cnr_504_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_6396_0 = lambda_onfcam4cnrt_line121_2648_0;
      vector32 cnr_414_0 = ccf_57_pp_5_5_2;
      vector32 lambda_onfcam4cnrt_line121_1834_0 = sub16_vv(cnr_414_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_4854_0 = lambda_onfcam4cnrt_line121_1834_0;
      vector32 lambda_onfcam4cnrt_line121_2563_0 = sub16_vv(cnr_486_0, cnr_355_0);
      vector32 lambda_onfcam4cnrt_line139_48_0 = eq16_vv(lambda_onfcam4cnrt_line139_47_0, ct8_171_0);
      vector32 calcBlc_163_0 = c_10_0;
      vector32 cnr_374_0 = ccf_57_pp_1_1_1;
      vector32 lambda_onfcam4cnrt_line121_2215_0 = sub16_vv(cnr_428_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_5604_0 = lambda_onfcam4cnrt_line121_2215_0;
      vector32 radPwr2_4_pack_1 = tap_cnr_radMax_0;
      vector32 cnr_349_0 = ccf_57_pp_3_3_0;
      vector32 lambda_onfcam4cnrt_line121_1775_0 = sub16_vv(cnr_349_0, cnr_349_0);
      vector32 lambda_onfcam4cnrt_line121_1796_0 = sub16_vv(cnr_376_0, cnr_349_0);
      vector32 lambda_onfcam4cnrt_line121_1838_0 = sub16_vv(cnr_418_0, cnr_349_0);
      vector32 lambda_onfcam4cnrt_line121_2461_0 = sub16_vv(cnr_469_0, cnr_349_0);
      vector32 lambda_onfcam4cnrt_line121_2551_0 = sub16_vv(cnr_484_0, cnr_349_0);
      vector32 lambda_onfcam4cnrt_line121_1778_0 = sub16_vv(cnr_358_0, cnr_349_0);
      vector32 lambda_onfcam4cnrt_line121_1790_0 = sub16_vv(cnr_370_0, cnr_349_0);
      vector32 cnr_350_pack_0 = cnr_349_0;
      vector32 lambda_onfcam4cnrt_line121_1823_0 = sub16_vv(cnr_403_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_6055_0 = lambda_onfcam4cnrt_line121_2461_0;
      vector32 lambda_onfcam4cnrt_line121_2335_0 = sub16_vv(cnr_448_0, cnr_349_0);
      vector32 lambda_onfcam4cnrt_line121_2515_0 = sub16_vv(cnr_478_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_6154_0 = lambda_onfcam4cnrt_line121_2515_0;
      vector32 lambda_onfcam4cnrt_line121_2641_0 = sub16_vv(cnr_499_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_6385_0 = lambda_onfcam4cnrt_line121_2641_0;
      vector32 lambda_nfcam4defst_line125_4810_0 = lambda_onfcam4cnrt_line121_1790_0;
      vector32 lambda_nfcam4defst_line125_4795_0 = lambda_onfcam4cnrt_line121_1775_0;
      vector32 lambda_onfcam4cnrt_line121_2227_0 = sub16_vv(cnr_430_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_5626_0 = lambda_onfcam4cnrt_line121_2227_0;
      vector32 lambda_onfcam4cnrt_line121_2497_0 = sub16_vv(cnr_475_0, cnr_349_0);
      vector32 lambda_onfcam4cnrt_line121_2245_0 = sub16_vv(cnr_433_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_5659_0 = lambda_onfcam4cnrt_line121_2245_0;
      vector32 lambda_onfcam4cnrt_line121_2209_0 = sub16_vv(cnr_427_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_5593_0 = lambda_onfcam4cnrt_line121_2209_0;
      vector32 lambda_onfcam4cnrt_line121_1820_0 = sub16_vv(cnr_400_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_4840_0 = lambda_onfcam4cnrt_line121_1820_0;
      vector32 lambda_onfcam4cnrt_line47_99_0 = cnr_349_0;
      vector32 lambda_onfcam4cnrt_line121_1805_0 = sub16_vv(cnr_385_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_4825_0 = lambda_onfcam4cnrt_line121_1805_0;
      vector32 lambda_onfcam4cnrt_line121_1808_0 = sub16_vv(cnr_388_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_4828_0 = lambda_onfcam4cnrt_line121_1808_0;
      vector32 lambda_onfcam4cnrt_line121_2479_0 = sub16_vv(cnr_472_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_6121_0 = lambda_onfcam4cnrt_line121_2497_0;
      vector32 lambda_onfcam4cnrt_line121_2533_0 = sub16_vv(cnr_481_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_6187_0 = lambda_onfcam4cnrt_line121_2533_0;
      vector32 lambda_onfcam4cnrt_line121_2317_0 = sub16_vv(cnr_445_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_5791_0 = lambda_onfcam4cnrt_line121_2317_0;
      vector32 lambda_onfcam4cnrt_line121_1802_0 = sub16_vv(cnr_382_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_4822_0 = lambda_onfcam4cnrt_line121_1802_0;
      vector32 lambda_onfcam4cnrt_line121_1841_0 = sub16_vv(cnr_421_0, cnr_349_0);
      vector32 lambda_onfcam4cnrt_line47_108_0 = cnr_370_0;
      vector32 lambda_onfcam4cnrt_line47_109_0 = mult16_vv(denDiff_62_0, lambda_onfcam4cnrt_line47_108_0);
      vector32 cnr_378_0 = ccf_57_pp_1_4_2;
      vector32 cnr_408_0 = ccf_57_pp_2_3_2;
      vector32 lambda_onfcam4cnrt_line121_1828_0 = sub16_vv(cnr_408_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_4848_0 = lambda_onfcam4cnrt_line121_1828_0;
      vector32 srp_417_0 = c_2_0;
      vector32 lambda_onfcam4cnrt_line47_112_0 = lshift16_vv(lambda_onfcam4cnrt_line47_111_0, srp_417_0);
      vector32 lambda_onfcam4cnrt_line121_1800_0 = sub16_vv(cnr_380_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_4820_0 = lambda_onfcam4cnrt_line121_1800_0;
      vector32 cnr_363_0 = ccf_57_pp_4_4_2;
      vector32 den_142_0 = c_512_0;
      vector32 cnr_126_0 = tap_cnr_denYChFlag_0;
      vector32 cnr_477_0 = ccf_57_pp_0_0_2;
      vector32 lambda_onfcam4cnrt_line121_2509_0 = sub16_vv(cnr_477_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_6143_0 = lambda_onfcam4cnrt_line121_2509_0;
      vector32 lambda_onfcam4cnrt_line121_2389_0 = sub16_vv(cnr_457_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_5923_0 = lambda_onfcam4cnrt_line121_2389_0;
      vector32 lambda_nfcam4defst_line125_6176_0 = lambda_onfcam4cnrt_line121_2527_0;
      vector32 lambda_nfcam4defst_line125_5901_0 = lambda_onfcam4cnrt_line121_2377_0;
      vector32 cnr_350_pack_1 = ct8_163_0;
      // max cnr_350_0 <= (cnr_350_pack_1 , cnr_350_pack_0)
      vector32 cnr_350_0_cotmp_1 = max16_vv(cnr_350_pack_1, cnr_350_pack_0);
      vector32 cnr_350_0 = cnr_350_0_cotmp_1;

      vector32 lambda_onfcam4cnrt_line47_100_0 = mult16_vv(calcXtk_194_0, lambda_onfcam4cnrt_line47_99_0);
      vector32 cnr_361_0 = ccf_57_pp_4_4_0;
      vector32 lambda_onfcam4cnrt_line121_1781_0 = sub16_vv(cnr_361_0, cnr_349_0);
      vector32 lambda_onfcam4cnrt_line121_2251_0 = sub16_vv(cnr_434_0, cnr_352_0);
      vector32 cnr_444_0 = ccf_57_pp_6_0_2;
      vector32 lambda_onfcam4cnrt_line121_2311_0 = sub16_vv(cnr_444_0, cnr_355_0);
      vector32 lambda_onfcam4cnrt_line47_110_0 = cnr_373_0;
      vector32 lambda_onfcam4cnrt_line47_145_pack_20 = lambda_onfcam4cnrt_line47_110_0;
      vector32 lambda_nfcam4defst_line125_4816_0 = lambda_onfcam4cnrt_line121_1796_0;
      vector32 ct8_169_0 = c_n15_0;
      vector32 lambda_onfcam4cnrt_line47_145_pack_14 = lambda_onfcam4cnrt_line47_109_0;
      vector32 lambda_onfcam4cnrt_line121_1822_0 = sub16_vv(cnr_402_0, cnr_355_0);
      vector32 lambda_onfcam4cnrt_line121_2359_0 = sub16_vv(cnr_452_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_5868_0 = lambda_onfcam4cnrt_line121_2359_0;
      vector32 xCenter_0 = tap_cnr_offsetX_0;
      vector32 lambda_onfcam4cnrt_line47_145_pack_12 = lambda_onfcam4cnrt_line47_100_0;
      vector32 cnr_496_0 = ccf_57_pp_6_6_0;
      vector32 lambda_onfcam4cnrt_line121_2623_0 = sub16_vv(cnr_496_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_6352_0 = lambda_onfcam4cnrt_line121_2623_0;
      vector32 lambda_nfcam4defst_line125_5670_0 = lambda_onfcam4cnrt_line121_2251_0;
      vector32 lambda_onfcam4cnrt_line121_1804_0 = sub16_vv(cnr_384_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_4824_0 = lambda_onfcam4cnrt_line121_1804_0;
      vector32 lambda_onfcam4cnrt_line121_2299_0 = sub16_vv(cnr_442_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_5758_0 = lambda_onfcam4cnrt_line121_2299_0;
      vector32 lambda_onfcam4cnrt_line121_2281_0 = sub16_vv(cnr_439_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_5725_0 = lambda_onfcam4cnrt_line121_2281_0;
      vector32 lambda_onfcam4cnrt_line121_1786_0 = sub16_vv(cnr_366_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_4806_0 = lambda_onfcam4cnrt_line121_1786_0;
      vector32 cnr_394_0 = ccf_57_pp_4_3_0;
      vector32 lambda_onfcam4cnrt_line47_122_0 = cnr_394_0;
      vector32 lambda_onfcam4cnrt_line121_1814_0 = sub16_vv(cnr_394_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_4834_0 = lambda_onfcam4cnrt_line121_1814_0;
      vector32 lambda_onfcam4cnrt_line63_0 = sub16_vv(radPwr1_8_0, ct8_171_0);
      vector32 lambda_onfcam4cnrt_line47_14_0 = c_4_0;
      vector32 lambda_onfcam4cnrt_line121_2233_0 = sub16_vv(cnr_431_0, cnr_352_0);
      vector32 cnr_391_0 = ccf_57_pp_4_2_0;
      vector32 lambda_onfcam4cnrt_line121_1811_0 = sub16_vv(cnr_391_0, cnr_349_0);
      vector32 lambda_onfcam4cnrt_line47_120_0 = cnr_391_0;
      vector32 lambda_nfcam4defst_line125_4831_0 = lambda_onfcam4cnrt_line121_1811_0;
      vector32 cnr_463_0 = ccf_57_pp_3_0_0;
      vector32 lambda_onfcam4cnrt_line121_2425_0 = sub16_vv(cnr_463_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_5989_0 = lambda_onfcam4cnrt_line121_2425_0;
      vector32 lambda_onfcam4cnrt_line121_1789_0 = sub16_vv(cnr_369_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_4809_0 = lambda_onfcam4cnrt_line121_1789_0;
      vector32 srp_423_0 = c_2_0;
      vector32 cnr_396_0 = ccf_57_pp_4_3_2;
      vector32 lambda_onfcam4cnrt_line121_1817_0 = sub16_vv(cnr_397_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_4837_0 = lambda_onfcam4cnrt_line121_1817_0;
      vector32 cnr_127_0 = eq16_vv(cnr_126_0, ct8_171_0);
      vector32 lambda_onfcam4cnrt_line121_1776_0 = sub16_vv(cnr_352_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_4796_0 = lambda_onfcam4cnrt_line121_1776_0;
      vector32 cnr_471_0 = ccf_57_pp_6_4_2;
      vector32 lambda_onfcam4cnrt_line121_2473_0 = sub16_vv(cnr_471_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_6077_0 = lambda_onfcam4cnrt_line121_2473_0;
      vector32 lambda_nfcam4defst_line125_4862_0 = lambda_onfcam4cnrt_line121_1842_0;
      vector32 cnr_493_0 = ccf_57_pp_0_2_0;
      vector32 lambda_onfcam4cnrt_line121_2605_0 = sub16_vv(cnr_493_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_6319_0 = lambda_onfcam4cnrt_line121_2605_0;
      vector32 lambda_onfcam4cnrt_line121_1801_0 = sub16_vv(cnr_381_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_4821_0 = lambda_onfcam4cnrt_line121_1801_0;
      vector32 lambda_nfcam4defst_line125_4853_0 = lambda_onfcam4cnrt_line121_1833_0;
      vector32 cnr_387_0 = ccf_57_pp_5_1_2;
      vector32 lambda_onfcam4cnrt_line121_1807_0 = sub16_vv(cnr_387_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_4827_0 = lambda_onfcam4cnrt_line121_1807_0;
      vector32 cnr_492_0 = ccf_57_pp_5_0_2;
      vector32 lambda_onfcam4cnrt_line64_0 = tap_cnr_denUVLowThr_0;
      vector32 lambda_nfcam4defst_line125_6220_0 = lambda_onfcam4cnrt_line121_2551_0;
      vector32 cnr_405_0 = ccf_57_pp_3_5_2;
      vector32 lambda_onfcam4cnrt_line121_1825_0 = sub16_vv(cnr_405_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_4845_0 = lambda_onfcam4cnrt_line121_1825_0;
      vector32 cnr_426_0 = ccf_57_pp_3_4_2;
      vector32 lambda_onfcam4cnrt_line121_1846_0 = sub16_vv(cnr_426_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_4866_0 = lambda_onfcam4cnrt_line121_1846_0;
      vector32 cnr_467_0 = ccf_57_pp_6_3_1;
      vector32 lambda_onfcam4cnrt_line121_2401_0 = sub16_vv(cnr_459_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_5945_0 = lambda_onfcam4cnrt_line121_2401_0;
      vector32 lambda_onfcam4cnrt_line121_2491_0 = sub16_vv(cnr_474_0, cnr_355_0);
      vector32 lambda_onfcam4cnrt_line121_1821_0 = sub16_vv(cnr_401_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_4841_0 = lambda_onfcam4cnrt_line121_1821_0;
      vector32 lambda_onfcam4cnrt_line47_118_0 = cnr_388_0;
      vector32 lambda_onfcam4cnrt_line47_101_0 = cnr_358_0;
      vector32 lambda_onfcam4cnrt_line47_117_0 = cnr_385_0;
      vector32 lambda_onfcam4cnrt_line47_145_pack_24 = lambda_onfcam4cnrt_line47_117_0;
      vector32 lambda_onfcam4cnrt_line47_134_0 = cnr_412_0;
      vector32 lambda_onfcam4cnrt_line121_2635_0 = sub16_vv(cnr_498_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_5615_0 = lambda_onfcam4cnrt_line121_2221_0;
      vector32 lambda_onfcam4cnrt_line121_1788_0 = sub16_vv(cnr_368_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_4808_0 = lambda_onfcam4cnrt_line121_1788_0;
      vector32 cnr_398_0 = ccf_57_pp_2_1_1;
      vector32 lambda_onfcam4cnrt_line121_1818_0 = sub16_vv(cnr_398_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_4838_0 = lambda_onfcam4cnrt_line121_1818_0;
      vector32 lambda_onfcam4cnrt_line121_1783_0 = sub16_vv(cnr_363_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_4803_0 = lambda_onfcam4cnrt_line121_1783_0;
      vector32 lambda_nfcam4defst_line125_4798_0 = lambda_onfcam4cnrt_line121_1778_0;
      vector32 cnr_456_0 = ccf_57_pp_3_6_2;
      vector32 lambda_onfcam4cnrt_line121_2383_0 = sub16_vv(cnr_456_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_5912_0 = lambda_onfcam4cnrt_line121_2383_0;
      vector32 lambda_onfcam4cnrt_line47_47_0 = c_4_0;
      vector32 lambda_onfcam4cnrt_line47_145_pack_7 = lambda_onfcam4cnrt_line47_142_0;
      vector32 lambda_nfcam4defst_line125_6066_0 = lambda_onfcam4cnrt_line121_2467_0;
      vector32 lambda_nfcam4defst_line125_4861_0 = lambda_onfcam4cnrt_line121_1841_0;
      vector32 lambda_nfcam4defst_line125_6374_0 = lambda_onfcam4cnrt_line121_2635_0;
      vector32 lambda_onfcam4cnrt_line64_3_0 = sub16_vv(lambda_onfcam4cnrt_line64_2_0, lambda_onfcam4cnrt_line64_0);
      vector32 cnr_450_0 = ccf_57_pp_0_3_2;
      vector32 cnr_520_pack_1 = cnr_15_0;
      vector32 lambda_onfcam4cnrt_line47_145_pack_4 = lambda_onfcam4cnrt_line47_134_0;
      vector32 srp_422_0 = c_2_0;
      vector32 lambda_onfcam4cnrt_line121_1835_0 = sub16_vv(cnr_415_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_4855_0 = lambda_onfcam4cnrt_line121_1835_0;
      vector32 lambda_onfcam4cnrt_line47_145_pack_0 = lambda_onfcam4cnrt_line47_101_0;
      vector32 cnr_436_0 = ccf_57_pp_5_6_0;
      vector32 lambda_onfcam4cnrt_line121_2263_0 = sub16_vv(cnr_436_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_5692_0 = lambda_onfcam4cnrt_line121_2263_0;
      vector32 cnr_437_0 = ccf_57_pp_5_6_1;
      vector32 lambda_onfcam4cnrt_line121_2269_0 = sub16_vv(cnr_437_0, cnr_352_0);
      vector32 lambda_onfcam4cnrt_line121_1780_0 = sub16_vv(cnr_360_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_4800_0 = lambda_onfcam4cnrt_line121_1780_0;
      vector32 lambda_nfcam4defst_line125_4851_0 = lambda_onfcam4cnrt_line121_1831_0;
      vector32 cnr_454_0 = ccf_57_pp_3_6_0;
      vector32 lambda_onfcam4cnrt_line121_2371_0 = sub16_vv(cnr_454_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_5890_0 = lambda_onfcam4cnrt_line121_2371_0;
      vector32 lambda_onfcam4cnrt_line121_2662_pack_0 = ct8_163_0;
      vector32 ct8_166_0 = c_n15_0;
      vector32 ct8_176_0 = add16_vv(ct8_175_0, ct8_166_0);
      vector32 lambda_onfcam4cnrt_line121_2329_0 = sub16_vv(cnr_447_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_5813_0 = lambda_onfcam4cnrt_line121_2329_0;
      vector32 lambda_nfcam4defst_line125_5824_0 = lambda_onfcam4cnrt_line121_2335_0;
      vector32 lambda_nfcam4defst_line125_5703_0 = lambda_onfcam4cnrt_line121_2269_0;
      vector32 lambda_onfcam4cnrt_line121_1815_0 = sub16_vv(cnr_395_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_4835_0 = lambda_onfcam4cnrt_line121_1815_0;
      vector32 lambda_onfcam4cnrt_line47_124_0 = cnr_397_0;
      vector32 cnr_461_0 = ccf_57_pp_1_6_1;
      vector32 lambda_onfcam4cnrt_line121_2413_0 = sub16_vv(cnr_461_0, cnr_352_0);
      vector32 ct8_177_0 = c_15_0;
      vector32 ct8_178_0 = add16_vv(centroid_pos_0, ct8_177_0);
      vector32 ct8_179_0 = add16_vv(ct8_178_0, ct8_169_0);
      vector32 lambda_nfcam4defst_line125_5967_0 = lambda_onfcam4cnrt_line121_2413_0;
      vector32 lambda_onfcam4cnrt_line121_2545_0 = sub16_vv(cnr_483_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_6209_0 = lambda_onfcam4cnrt_line121_2545_0;
      vector32 lambda_onfcam4cnrt_line47_123_0 = mult16_vv(lambda_onfcam4dent_line229_215_0, lambda_onfcam4cnrt_line47_122_0);
      vector32 lambda_onfcam4cnrt_line47_145_pack_13 = lambda_onfcam4cnrt_line47_123_0;
      vector32 cnr_490_0 = ccf_57_pp_5_0_0;
      vector32 lambda_onfcam4cnrt_line47_126_0 = cnr_400_0;
      vector32 cnr_464_0 = ccf_57_pp_3_0_1;
      vector32 lambda_onfcam4cnrt_line121_2431_0 = sub16_vv(cnr_464_0, cnr_352_0);
      vector32 lambda_onfcam4cnrt_line47_127_0 = lshift16_vv(lambda_onfcam4cnrt_line47_126_0, lambda_onfcam4cnrt_line47_42_0);
      vector32 lambda_onfcam4cnrt_line47_145_pack_16 = lambda_onfcam4cnrt_line47_127_0;
      vector32 cnr_462_0 = ccf_57_pp_1_6_2;
      vector32 lambda_onfcam4cnrt_line139_4_0 = c_12_0;
      vector32 lambda_onfcam4cnrt_line47_125_0 = lshift16_vv(lambda_onfcam4cnrt_line47_124_0, srp_419_0);
      vector32 lambda_onfcam4cnrt_line47_145_pack_21 = lambda_onfcam4cnrt_line47_125_0;
      vector32 lambda_nfcam4defst_line125_5802_0 = lambda_onfcam4cnrt_line121_2323_0;
      vector32 xCenter_6_0 = add16_vv(ct8_179_0, xCenter_0);
      vector32 cnr_393_0 = ccf_57_pp_4_2_2;
      vector32 lambda_onfcam4cnrt_line121_1813_0 = sub16_vv(cnr_393_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_4833_0 = lambda_onfcam4cnrt_line121_1813_0;
      vector32 lambda_onfcam4cnrt_line121_2305_0 = sub16_vv(cnr_443_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_5769_0 = lambda_onfcam4cnrt_line121_2305_0;
      vector32 lambda_onfcam4cnrt_line121_2353_0 = sub16_vv(cnr_451_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_5857_0 = lambda_onfcam4cnrt_line121_2353_0;
      vector32 lambda_onfcam4cnrt_line63_2_0 = lshift16_vv(ct8_171_0, lambda_onfcam4cnrt_line63_0);
      vector32 cnr_423_0 = ccf_57_pp_5_2_2;
      vector32 lambda_onfcam4cnrt_line121_1843_0 = sub16_vv(cnr_423_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_4863_0 = lambda_onfcam4cnrt_line121_1843_0;
      vector32 lambda_onfcam4cnrt_line121_2599_0 = sub16_vv(cnr_492_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_6308_0 = lambda_onfcam4cnrt_line121_2599_0;
      vector32 lambda_nfcam4defst_line125_4850_0 = lambda_onfcam4cnrt_line121_1830_0;
      vector32 lambda_onfcam4cnrt_line121_1836_0 = sub16_vv(cnr_416_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_4856_0 = lambda_onfcam4cnrt_line121_1836_0;
      vector32 lambda_nfcam4defst_line125_4857_0 = lambda_onfcam4cnrt_line121_1837_0;
      vector32 lambda_nfcam4defst_line125_6044_0 = lambda_onfcam4cnrt_line121_2455_0;
      vector32 cnr_353_pack_0 = cnr_352_0;
      vector32 lambda_nfcam4defst_line125_6000_0 = lambda_onfcam4cnrt_line121_2431_0;
      vector32 cnr_466_0 = ccf_57_pp_6_3_0;
      vector32 cnr_440_0 = ccf_57_pp_6_2_1;
      vector32 lambda_nfcam4defst_line125_6330_0 = lambda_onfcam4cnrt_line121_2611_0;
      vector32 lambda_onfcam4cnrt_line122_4_0 = c_120_0;
      vector32 cnr_390_0 = ccf_57_pp_5_4_2;
      vector32 lambda_onfcam4cnrt_line121_1810_0 = sub16_vv(cnr_390_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_4830_0 = lambda_onfcam4cnrt_line121_1810_0;
      vector32 cnr_488_0 = ccf_57_pp_2_0_1;
      vector32 lambda_onfcam4cnrt_line121_2575_0 = sub16_vv(cnr_488_0, cnr_352_0);
      vector32 cnr_386_0 = ccf_57_pp_5_1_1;
      vector32 lambda_onfcam4cnrt_line47_137_0 = cnr_418_0;
      vector32 lambda_onfcam4cnrt_line47_138_0 = lshift16_vv(lambda_onfcam4cnrt_line47_137_0, srp_420_0);
      vector32 lambda_onfcam4cnrt_line47_145_pack_15 = lambda_onfcam4cnrt_line47_138_0;
      vector32 lambda_onfcam4cnrt_line121_2275_0 = sub16_vv(cnr_438_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_5714_0 = lambda_onfcam4cnrt_line121_2275_0;
      vector32 cnr_479_0 = ccf_57_pp_0_1_1;
      vector32 lambda_onfcam4cnrt_line121_2521_0 = sub16_vv(cnr_479_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_6165_0 = lambda_onfcam4cnrt_line121_2521_0;
      vector32 lambda_onfcam4cnrt_line121_1795_0 = sub16_vv(cnr_375_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_4815_0 = lambda_onfcam4cnrt_line121_1795_0;
      vector32 xCenter_7_0 = sub16_vv(xCenter_6_0, calcBlc_162_0);
      vector32 xCenter_8_0 = abs16_vv(xCenter_7_0);
      vector32 xCenter_9_0 = rshift16_vv(xCenter_8_0, yCenter_5_0);
      vector32 radPwr1_12_0 = mult16_vv(xCenter_9_0, xCenter_9_0);
      vector32 lambda_onfcam4cnrt_line47_115_0 = cnr_382_0;
      vector32 lambda_onfcam4cnrt_line47_116_0 = mult16_vv(denDiff_62_0, lambda_onfcam4cnrt_line47_115_0);
      vector32 lambda_onfcam4cnrt_line47_145_pack_10 = lambda_onfcam4cnrt_line47_116_0;
      vector32 cnr_404_0 = ccf_57_pp_3_5_1;
      vector32 lambda_onfcam4cnrt_line47_145_pack_5 = lambda_onfcam4cnrt_line47_112_0;
      vector32 cnr_453_0 = ccf_57_pp_2_6_2;
      vector32 lambda_onfcam4cnrt_line121_2365_0 = sub16_vv(cnr_453_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_5879_0 = lambda_onfcam4cnrt_line121_2365_0;
      vector32 lambda_onfcam4cnrt_line121_1832_0 = sub16_vv(cnr_412_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_4852_0 = lambda_onfcam4cnrt_line121_1832_0;
      vector32 lambda_nfcam4defst_line125_6132_0 = lambda_onfcam4cnrt_line121_2503_0;
      vector32 cnr_487_0 = ccf_57_pp_2_0_0;
      vector32 lambda_onfcam4cnrt_line121_2569_0 = sub16_vv(cnr_487_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_6253_0 = lambda_onfcam4cnrt_line121_2569_0;
      vector32 cnr_351_pack_1 = cnr_97_0;
      vector32 lambda_nfcam4defst_line125_6110_0 = lambda_onfcam4cnrt_line121_2491_0;
      vector32 lambda_onfcam4cnrt_line121_1824_0 = sub16_vv(cnr_404_0, cnr_352_0);
      vector32 ct8_164_0 = c_8_0;
      vector32 cnr_372_0 = ccf_57_pp_5_3_2;
      vector32 lambda_onfcam4cnrt_line121_1792_0 = sub16_vv(cnr_372_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_4812_0 = lambda_onfcam4cnrt_line121_1792_0;
      vector32 cnr_407_0 = ccf_57_pp_2_3_1;
      vector32 lambda_onfcam4cnrt_line121_2419_0 = sub16_vv(cnr_462_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_5978_0 = lambda_onfcam4cnrt_line121_2419_0;
      vector32 cnr_354_pack_1 = cnr_15_0;
      vector32 cnr_93_0 = tap_cnr_denUVChsFlag_0;
      vector32 cnr_94_0 = eq16_vv(cnr_93_0, ct8_171_0);
      vector32 lambda_onfcam4cnrt_line121_2443_0 = sub16_vv(cnr_466_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_6022_0 = lambda_onfcam4cnrt_line121_2443_0;
      vector32 lambda_onfcam4cnrt_line121_1827_0 = sub16_vv(cnr_407_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_4847_0 = lambda_onfcam4cnrt_line121_1827_0;
      vector32 cnr_389_0 = ccf_57_pp_5_4_1;
      vector32 lambda_onfcam4cnrt_line121_1809_0 = sub16_vv(cnr_389_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_4829_0 = lambda_onfcam4cnrt_line121_1809_0;
      vector32 cnr_392_0 = ccf_57_pp_4_2_1;
      vector32 lambda_onfcam4cnrt_line121_1812_0 = sub16_vv(cnr_392_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_4832_0 = lambda_onfcam4cnrt_line121_1812_0;
      vector32 lambda_onfcam4cnrt_line121_1777_0 = sub16_vv(cnr_355_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_4797_0 = lambda_onfcam4cnrt_line121_1777_0;
      vector32 lambda_onfcam4cnrt_line121_2587_0 = sub16_vv(cnr_490_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_6286_0 = lambda_onfcam4cnrt_line121_2587_0;
      vector32 cnr_458_0 = ccf_57_pp_4_6_1;
      vector32 lambda_onfcam4cnrt_line121_2395_0 = sub16_vv(cnr_458_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_5934_0 = lambda_onfcam4cnrt_line121_2395_0;
      vector32 lambda_nfcam4defst_line125_6088_0 = lambda_onfcam4cnrt_line121_2479_0;
      vector32 cnr_406_0 = ccf_57_pp_2_3_0;
      vector32 lambda_onfcam4cnrt_line121_1826_0 = sub16_vv(cnr_406_0, cnr_349_0);
      vector32 lambda_onfcam4cnrt_line47_130_0 = cnr_406_0;
      vector32 lambda_onfcam4cnrt_line47_131_0 = mult16_vv(lambda_onfcam4dent_line229_215_0, lambda_onfcam4cnrt_line47_130_0);
      vector32 lambda_onfcam4cnrt_line47_145_pack_11 = lambda_onfcam4cnrt_line47_131_0;
      vector32 lambda_nfcam4defst_line125_4846_0 = lambda_onfcam4cnrt_line121_1826_0;
      vector32 lambda_onfcam4cnrt_line121_1794_0 = sub16_vv(cnr_374_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_4814_0 = lambda_onfcam4cnrt_line121_1794_0;
      vector32 cnr_13_0 = inv16_vv(den_142_0);
      vector32 cnr_353_pack_1 = cnr_13_0;
      // max cnr_353_0 <= (cnr_353_pack_1 , cnr_353_pack_0)
      vector32 cnr_353_0_cotmp_1 = max16_vv(cnr_353_pack_1, cnr_353_pack_0);
      vector32 cnr_353_0 = cnr_353_0_cotmp_1;

      vector32 cnr_354_pack_0 = cnr_353_0;
      // min cnr_354_0 <= (cnr_354_pack_1 , cnr_354_pack_0)
      vector32 cnr_354_0_cotmp_1 = min16_vv(cnr_354_pack_1, cnr_354_pack_0);
      vector32 cnr_354_0 = cnr_354_0_cotmp_1;

      vector32 cnr_519_pack_1 = cnr_13_0;
      vector32 cnr_523_pack_1 = cnr_13_0;
      vector32 cnr_356_pack_1 = cnr_13_0;
      // max cnr_356_0 <= (cnr_356_pack_1 , cnr_356_pack_0)
      vector32 cnr_356_0_cotmp_1 = max16_vv(cnr_356_pack_1, cnr_356_pack_0);
      vector32 cnr_356_0 = cnr_356_0_cotmp_1;

      vector32 cnr_357_pack_0 = cnr_356_0;
      // min cnr_357_0 <= (cnr_357_pack_1 , cnr_357_pack_0)
      vector32 cnr_357_0_cotmp_1 = min16_vv(cnr_357_pack_1, cnr_357_pack_0);
      vector32 cnr_357_0 = cnr_357_0_cotmp_1;

      vector32 lambda_onfcam4cnrt_line47_140_0 = lshift16_vv(lambda_onfcam4cnrt_line47_139_0, srp_423_0);
      vector32 lambda_onfcam4cnrt_line47_145_pack_19 = lambda_onfcam4cnrt_line47_140_0;
      vector32 lambda_onfcam4cnrt_line121_2287_0 = sub16_vv(cnr_440_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_5736_0 = lambda_onfcam4cnrt_line121_2287_0;
      vector32 lambda_onfcam4cnrt_line47_121_0 = lshift16_vv(lambda_onfcam4cnrt_line47_120_0, lambda_onfcam4cnrt_line47_14_0);
      vector32 lambda_onfcam4cnrt_line47_145_pack_18 = lambda_onfcam4cnrt_line47_121_0;
      vector32 lambda_onfcam4cnrt_line47_114_0 = lshift16_vv(lambda_onfcam4cnrt_line47_113_0, lambda_onfcam4cnrt_line47_47_0);
      vector32 lambda_onfcam4cnrt_line47_145_pack_6 = lambda_onfcam4cnrt_line47_114_0;
      vector32 srp_416_0 = c_2_0;
      vector32 yCenter_0 = tap_cnr_offsetY_0;
      vector32 yCenter_7_0 = add16_vv(ct8_176_0, yCenter_0);
      vector32 yCenter_8_0 = sub16_vv(yCenter_7_0, calcBlc_162_0);
      vector32 yCenter_9_0 = abs16_vv(yCenter_8_0);
      vector32 yCenter_10_0 = rshift16_vv(yCenter_9_0, yCenter_5_0);
      vector32 radPwr1_11_0 = mult16_vv(yCenter_10_0, yCenter_10_0);
      vector32 radPwr1_13_0 = add16_vv(radPwr1_11_0, radPwr1_12_0);
      vector32 lambda_onfcam4cnrt_line121_1799_0 = sub16_vv(cnr_379_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_4819_0 = lambda_onfcam4cnrt_line121_1799_0;
      vector32 lambda_onfcam4cnrt_line121_2449_0 = sub16_vv(cnr_467_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_6033_0 = lambda_onfcam4cnrt_line121_2449_0;
      vector32 lambda_onfcam4cnrt_line47_102_0 = cnr_361_0;
      vector32 lambda_onfcam4cnrt_line47_136_0 = mult16_vv(lambda_onfcam4dent_line229_215_0, lambda_onfcam4cnrt_line47_135_0);
      vector32 lambda_onfcam4cnrt_line47_145_pack_17 = lambda_onfcam4cnrt_line47_136_0;
      vector32 cnr_364_0 = ccf_57_pp_2_5_0;
      vector32 lambda_onfcam4cnrt_line47_104_0 = cnr_364_0;
      vector32 lambda_onfcam4cnrt_line121_1784_0 = sub16_vv(cnr_364_0, cnr_349_0);
      vector32 lambda_onfcam4cnrt_line47_105_0 = lshift16_vv(lambda_onfcam4cnrt_line47_104_0, srp_421_0);
      vector32 lambda_onfcam4cnrt_line47_145_pack_1 = lambda_onfcam4cnrt_line47_105_0;
      vector32 lambda_nfcam4defst_line125_4804_0 = lambda_onfcam4cnrt_line121_1784_0;
      vector32 lambda_onfcam4cnrt_line47_36_0 = c_4_0;
      vector32 lambda_onfcam4cnrt_line47_103_0 = lshift16_vv(lambda_onfcam4cnrt_line47_102_0, lambda_onfcam4cnrt_line47_36_0);
      vector32 lambda_onfcam4cnrt_line47_145_pack_8 = lambda_onfcam4cnrt_line47_103_0;
      vector32 lambda_onfcam4cnrt_line121_1793_0 = sub16_vv(cnr_373_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_4813_0 = lambda_onfcam4cnrt_line121_1793_0;
      vector32 cnr_367_0 = ccf_57_pp_4_1_0;
      vector32 lambda_onfcam4cnrt_line47_106_0 = cnr_367_0;
      vector32 lambda_onfcam4cnrt_line47_107_0 = lshift16_vv(lambda_onfcam4cnrt_line47_106_0, srp_418_0);
      vector32 lambda_onfcam4cnrt_line47_145_pack_23 = lambda_onfcam4cnrt_line47_107_0;
      vector32 lambda_onfcam4cnrt_line121_1787_0 = sub16_vv(cnr_367_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_4807_0 = lambda_onfcam4cnrt_line121_1787_0;
      vector32 lambda_nfcam4defst_line125_4801_0 = lambda_onfcam4cnrt_line121_1781_0;
      vector32 lambda_nfcam4defst_line125_4842_0 = lambda_onfcam4cnrt_line121_1822_0;
      vector32 lambda_onfcam4cnrt_line47_119_0 = lshift16_vv(lambda_onfcam4cnrt_line47_118_0, srp_422_0);
      vector32 lambda_onfcam4cnrt_line47_145_pack_9 = lambda_onfcam4cnrt_line47_119_0;
      vector32 lambda_nfcam4defst_line125_6264_0 = lambda_onfcam4cnrt_line121_2575_0;
      vector32 lambda_onfcam4cnrt_line121_2347_0 = sub16_vv(cnr_450_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_5846_0 = lambda_onfcam4cnrt_line121_2347_0;
      vector32 radPwr1_14_0 = mult16_vv(radPwr1_13_0, radPwr1_4_0);
      vector32 lambda_onfcam4cnrt_line121_2407_0 = sub16_vv(cnr_460_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_5956_0 = lambda_onfcam4cnrt_line121_2407_0;
      vector32 lambda_onfcam4cnrt_line121_1844_0 = sub16_vv(cnr_424_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_4864_0 = lambda_onfcam4cnrt_line121_1844_0;
      vector32 lambda_nfcam4defst_line125_4844_0 = lambda_onfcam4cnrt_line121_1824_0;
      vector32 cnr_351_pack_0 = cnr_350_0;
      // min cnr_351_0 <= (cnr_351_pack_1 , cnr_351_pack_0)
      vector32 cnr_351_0_cotmp_1 = min16_vv(cnr_351_pack_1, cnr_351_pack_0);
      vector32 cnr_351_0 = cnr_351_0_cotmp_1;

      vector32 lambda_nfcam4defst_line125_6341_0 = lambda_onfcam4cnrt_line121_2617_0;
      vector32 cnr_435_0 = ccf_57_pp_0_4_2;
      vector32 lambda_onfcam4cnrt_line121_2257_0 = sub16_vv(cnr_435_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_5681_0 = lambda_onfcam4cnrt_line121_2257_0;
      vector32 cnr_420_0 = ccf_57_pp_1_2_2;
      vector32 lambda_onfcam4cnrt_line121_1840_0 = sub16_vv(cnr_420_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_4860_0 = lambda_onfcam4cnrt_line121_1840_0;
      vector32 lambda_onfcam4cnrt_line121_1816_0 = sub16_vv(cnr_396_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_4836_0 = lambda_onfcam4cnrt_line121_1816_0;
      vector32 lambda_nfcam4defst_line125_5780_0 = lambda_onfcam4cnrt_line121_2311_0;
      vector32 radPwr1_15_0 = rshift16_vv(radPwr1_14_0, radPwr1_6_0);
      vector32 radPwr1_16_0 = add16_vv(radPwr1_15_0, radPwr1_9_0);
      vector32 radPwr2_3_pack_0 = radPwr1_16_0;
      // max radPwr2_3_0 <= (radPwr2_3_pack_1 , radPwr2_3_pack_0)
      vector32 radPwr2_3_0_cotmp_1 = max16_vv(radPwr2_3_pack_1, radPwr2_3_pack_0);
      vector32 radPwr2_3_0 = radPwr2_3_0_cotmp_1;

      vector32 radPwr2_4_pack_0 = radPwr2_3_0;
      // min radPwr2_4_0 <= (radPwr2_4_pack_1 , radPwr2_4_pack_0)
      vector32 radPwr2_4_0_cotmp_1 = min16_vv(radPwr2_4_pack_1, radPwr2_4_pack_0);
      vector32 radPwr2_4_0 = radPwr2_4_0_cotmp_1;

      vector32 cnr_371_0 = ccf_57_pp_5_3_1;
      vector32 cnr_491_0 = ccf_57_pp_5_0_1;
      vector32 lambda_onfcam4cnrt_line121_2593_0 = sub16_vv(cnr_491_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_6297_0 = lambda_onfcam4cnrt_line121_2593_0;
      vector32 cnr_409_0 = ccf_57_pp_4_5_0;
      vector32 lambda_onfcam4cnrt_line121_1829_0 = sub16_vv(cnr_409_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_4849_0 = lambda_onfcam4cnrt_line121_1829_0;
      vector32 lambda_onfcam4cnrt_line47_132_0 = cnr_409_0;
      vector32 lambda_onfcam4cnrt_line47_133_0 = lshift16_vv(lambda_onfcam4cnrt_line47_132_0, srp_416_0);
      vector32 lambda_onfcam4cnrt_line47_145_pack_3 = lambda_onfcam4cnrt_line47_133_0;
      // add lambda_onfcam4cnrt_line47_145_0 <= (lambda_onfcam4cnrt_line47_145_pack_24 , lambda_onfcam4cnrt_line47_145_pack_23 , lambda_onfcam4cnrt_line47_145_pack_22 , lambda_onfcam4cnrt_line47_145_pack_21 , lambda_onfcam4cnrt_line47_145_pack_20 , lambda_onfcam4cnrt_line47_145_pack_19 , lambda_onfcam4cnrt_line47_145_pack_18 , lambda_onfcam4cnrt_line47_145_pack_17 , lambda_onfcam4cnrt_line47_145_pack_16 , lambda_onfcam4cnrt_line47_145_pack_15 , lambda_onfcam4cnrt_line47_145_pack_14 , lambda_onfcam4cnrt_line47_145_pack_13 , lambda_onfcam4cnrt_line47_145_pack_12 , lambda_onfcam4cnrt_line47_145_pack_11 , lambda_onfcam4cnrt_line47_145_pack_10 , lambda_onfcam4cnrt_line47_145_pack_9 , lambda_onfcam4cnrt_line47_145_pack_8 , lambda_onfcam4cnrt_line47_145_pack_7 , lambda_onfcam4cnrt_line47_145_pack_6 , lambda_onfcam4cnrt_line47_145_pack_5 , lambda_onfcam4cnrt_line47_145_pack_4 , lambda_onfcam4cnrt_line47_145_pack_3 , lambda_onfcam4cnrt_line47_145_pack_2 , lambda_onfcam4cnrt_line47_145_pack_1 , lambda_onfcam4cnrt_line47_145_pack_0)
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_1 = add16_vv(lambda_onfcam4cnrt_line47_145_pack_24, lambda_onfcam4cnrt_line47_145_pack_23);
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_2 = add16_vv(lambda_onfcam4cnrt_line47_145_0_cotmp_1, lambda_onfcam4cnrt_line47_145_pack_22);
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_3 = add16_vv(lambda_onfcam4cnrt_line47_145_0_cotmp_2, lambda_onfcam4cnrt_line47_145_pack_21);
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_4 = add16_vv(lambda_onfcam4cnrt_line47_145_0_cotmp_3, lambda_onfcam4cnrt_line47_145_pack_20);
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_5 = add16_vv(lambda_onfcam4cnrt_line47_145_0_cotmp_4, lambda_onfcam4cnrt_line47_145_pack_19);
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_6 = add16_vv(lambda_onfcam4cnrt_line47_145_0_cotmp_5, lambda_onfcam4cnrt_line47_145_pack_18);
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_7 = add16_vv(lambda_onfcam4cnrt_line47_145_0_cotmp_6, lambda_onfcam4cnrt_line47_145_pack_17);
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_8 = add16_vv(lambda_onfcam4cnrt_line47_145_0_cotmp_7, lambda_onfcam4cnrt_line47_145_pack_16);
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_9 = add16_vv(lambda_onfcam4cnrt_line47_145_0_cotmp_8, lambda_onfcam4cnrt_line47_145_pack_15);
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_10 = add16_vv(lambda_onfcam4cnrt_line47_145_0_cotmp_9, lambda_onfcam4cnrt_line47_145_pack_14);
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_11 = add16_vv(lambda_onfcam4cnrt_line47_145_0_cotmp_10, lambda_onfcam4cnrt_line47_145_pack_13);
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_12 = add16_vv(lambda_onfcam4cnrt_line47_145_0_cotmp_11, lambda_onfcam4cnrt_line47_145_pack_12);
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_13 = add16_vv(lambda_onfcam4cnrt_line47_145_0_cotmp_12, lambda_onfcam4cnrt_line47_145_pack_11);
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_14 = add16_vv(lambda_onfcam4cnrt_line47_145_0_cotmp_13, lambda_onfcam4cnrt_line47_145_pack_10);
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_15 = add16_vv(lambda_onfcam4cnrt_line47_145_0_cotmp_14, lambda_onfcam4cnrt_line47_145_pack_9);
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_16 = add16_vv(lambda_onfcam4cnrt_line47_145_0_cotmp_15, lambda_onfcam4cnrt_line47_145_pack_8);
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_17 = add16_vv(lambda_onfcam4cnrt_line47_145_0_cotmp_16, lambda_onfcam4cnrt_line47_145_pack_7);
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_18 = add16_vv(lambda_onfcam4cnrt_line47_145_0_cotmp_17, lambda_onfcam4cnrt_line47_145_pack_6);
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_19 = add16_vv(lambda_onfcam4cnrt_line47_145_0_cotmp_18, lambda_onfcam4cnrt_line47_145_pack_5);
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_20 = add16_vv(lambda_onfcam4cnrt_line47_145_0_cotmp_19, lambda_onfcam4cnrt_line47_145_pack_4);
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_21 = add16_vv(lambda_onfcam4cnrt_line47_145_0_cotmp_20, lambda_onfcam4cnrt_line47_145_pack_3);
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_22 = add16_vv(lambda_onfcam4cnrt_line47_145_0_cotmp_21, lambda_onfcam4cnrt_line47_145_pack_2);
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_23 = add16_vv(lambda_onfcam4cnrt_line47_145_0_cotmp_22, lambda_onfcam4cnrt_line47_145_pack_1);
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_24 = add16_vv(lambda_onfcam4cnrt_line47_145_0_cotmp_23, lambda_onfcam4cnrt_line47_145_pack_0);
      vector32 lambda_onfcam4cnrt_line47_145_0 = lambda_onfcam4cnrt_line47_145_0_cotmp_24;

      vector32 lambda_onfcam4cnrt_line51_5_0 = add16_vv(lambda_onfcam4cnrt_line47_145_0, calcBlc_162_0);
      vector32 lambda_onfcam4cnrt_line51_6_0 = rshift16_vv(lambda_onfcam4cnrt_line51_5_0, ct8_164_0);
      vector32 lambda_onfcam4cnrt_line64_10_0 = mult16_vv(lambda_onfcam4cnrt_line64_3_0, lambda_onfcam4cnrt_line51_6_0);
      vector32 lambda_onfcam4cnrt_line62_10_0 = mult16_vv(lambda_onfcam4cnrt_line62_3_0, lambda_onfcam4cnrt_line51_6_0);
      vector32 lambda_onfcam4cnrt_line62_11_0 = rshift16_vv(lambda_onfcam4cnrt_line62_10_0, calcBlc_163_0);
      vector32 lambda_onfcam4cnrt_line62_12_0 = add16_vv(lambda_onfcam4cnrt_line62_0, lambda_onfcam4cnrt_line62_11_0);
      vector32 lambda_onfcam4cnrt_line63_12_0 = mult16_vv(lambda_onfcam4cnrt_line62_12_0, radPwr2_4_0);
      vector32 lambda_onfcam4cnrt_line63_13_0 = add16_vv(lambda_onfcam4cnrt_line63_12_0, lambda_onfcam4cnrt_line63_2_0);
      vector32 lambda_onfcam4cnrt_line63_14_0 = rshift16_vv(lambda_onfcam4cnrt_line63_13_0, radPwr1_8_0);
      vector32 lambda_onfcam4cnrt_line64_11_0 = rshift16_vv(lambda_onfcam4cnrt_line64_10_0, calcBlc_163_0);
      vector32 lambda_onfcam4cnrt_line64_12_0 = add16_vv(lambda_onfcam4cnrt_line64_0, lambda_onfcam4cnrt_line64_11_0);
      vector32 lambda_onfcam4cnrt_line65_10_0 = mult16_vv(lambda_onfcam4cnrt_line64_12_0, radPwr2_4_0);
      vector32 lambda_onfcam4cnrt_line65_11_0 = add16_vv(lambda_onfcam4cnrt_line65_10_0, lambda_onfcam4cnrt_line63_2_0);
      vector32 lambda_onfcam4cnrt_line65_12_0 = rshift16_vv(lambda_onfcam4cnrt_line65_11_0, radPwr1_8_0);
      vector32 lambda_onfcam4cnrt_line121_2909_pack_1 = lambda_onfcam4cnrt_line65_12_0;
      // max lambda_onfcam4cnrt_line121_2909_0 <= (lambda_onfcam4cnrt_line121_2909_pack_1 , lambda_onfcam4cnrt_line121_2909_pack_0)
      vector32 lambda_onfcam4cnrt_line121_2909_0_cotmp_1 = max16_vv(lambda_onfcam4cnrt_line121_2909_pack_1, lambda_onfcam4cnrt_line121_2909_pack_0);
      vector32 lambda_onfcam4cnrt_line121_2909_0 = lambda_onfcam4cnrt_line121_2909_0_cotmp_1;

      vector32 lambda_nfcam4defst_line125_7278_0 = gt16_vv(lambda_nfcam4defst_line125_5868_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7285_0 = gt16_vv(lambda_nfcam4defst_line125_4850_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7775_0 = gt16_vv(lambda_nfcam4defst_line125_6308_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7236_0 = gt16_vv(lambda_nfcam4defst_line125_5703_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3265_0 = lt16_vv(lambda_nfcam4defst_line125_4830_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3217_0 = lt16_vv(lambda_nfcam4defst_line125_5681_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3024_0 = lt16_vv(lambda_nfcam4defst_line125_5703_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3213_0 = lt16_vv(lambda_nfcam4defst_line125_4857_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7796_0 = gt16_vv(lambda_nfcam4defst_line125_6275_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3373_0 = lt16_vv(lambda_nfcam4defst_line125_4866_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3084_0 = lt16_vv(lambda_nfcam4defst_line125_5967_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3052_0 = lt16_vv(lambda_nfcam4defst_line125_4850_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3104_0 = lt16_vv(lambda_nfcam4defst_line125_4814_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3040_0 = lt16_vv(lambda_nfcam4defst_line125_5802_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3140_0 = lt16_vv(lambda_nfcam4defst_line125_4802_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3124_0 = lt16_vv(lambda_nfcam4defst_line125_6165_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_6911_0 = gt16_vv(lambda_nfcam4defst_line125_4799_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7656_0 = gt16_vv(lambda_nfcam4defst_line125_4830_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7747_0 = gt16_vv(lambda_nfcam4defst_line125_6143_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7642_0 = gt16_vv(lambda_nfcam4defst_line125_5945_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7523_0 = gt16_vv(lambda_nfcam4defst_line125_4862_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7467_0 = gt16_vv(lambda_nfcam4defst_line125_4859_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7453_0 = gt16_vv(lambda_nfcam4defst_line125_6264_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7376_0 = gt16_vv(lambda_nfcam4defst_line125_4814_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7600_0 = gt16_vv(lambda_nfcam4defst_line125_4797_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7852_0 = gt16_vv(lambda_nfcam4defst_line125_5615_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7481_0 = gt16_vv(lambda_nfcam4defst_line125_4853_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7327_0 = gt16_vv(lambda_nfcam4defst_line125_4844_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3257_0 = lt16_vv(lambda_nfcam4defst_line125_5945_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3176_0 = lt16_vv(lambda_nfcam4defst_line125_4865_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3156_0 = lt16_vv(lambda_nfcam4defst_line125_4859_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3036_0 = lt16_vv(lambda_nfcam4defst_line125_4796_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7397_0 = gt16_vv(lambda_nfcam4defst_line125_4808_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3253_0 = lt16_vv(lambda_nfcam4defst_line125_5912_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7859_0 = gt16_vv(lambda_nfcam4defst_line125_4824_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3188_0 = lt16_vv(lambda_nfcam4defst_line125_4862_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3060_0 = lt16_vv(lambda_nfcam4defst_line125_5934_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3325_0 = lt16_vv(lambda_nfcam4defst_line125_6209_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7558_0 = gt16_vv(lambda_nfcam4defst_line125_5648_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3237_0 = lt16_vv(lambda_nfcam4defst_line125_5813_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7845_0 = gt16_vv(lambda_nfcam4defst_line125_4866_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3032_0 = lt16_vv(lambda_nfcam4defst_line125_5769_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3056_0 = lt16_vv(lambda_nfcam4defst_line125_5901_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7432_0 = gt16_vv(lambda_nfcam4defst_line125_6297_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3144_0 = lt16_vv(lambda_nfcam4defst_line125_6231_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7572_0 = gt16_vv(lambda_nfcam4defst_line125_5681_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7306_0 = gt16_vv(lambda_nfcam4defst_line125_6396_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7299_0 = gt16_vv(lambda_nfcam4defst_line125_5934_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7341_0 = gt16_vv(lambda_nfcam4defst_line125_5967_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7768_0 = gt16_vv(lambda_nfcam4defst_line125_4836_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3273_0 = lt16_vv(lambda_nfcam4defst_line125_4845_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_6912_0 = lshift16_vv(lambda_onfcam4cnrt_line121_2909_0, lambda_onfcam4dpct_line120_355_0);
      vector32 lambda_nfcam4defst_line125_6950_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5901_0);
      vector32 lambda_nfcam4defst_line125_7175_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6011_0);
      vector32 lambda_nfcam4defst_line125_6948_0 = gt16_vv(lambda_nfcam4defst_line125_4850_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7067_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4857_0);
      vector32 lambda_nfcam4defst_line125_7158_0 = gt16_vv(lambda_nfcam4defst_line125_6308_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7049_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4862_0);
      vector32 lambda_nfcam4defst_line125_7172_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4860_0);
      vector32 lambda_nfcam4defst_line125_6993_0 = gt16_vv(lambda_nfcam4defst_line125_4805_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_6984_0 = gt16_vv(lambda_nfcam4defst_line125_4841_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7127_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4839_0);
      vector32 lambda_nfcam4defst_line125_6924_0 = gt16_vv(lambda_nfcam4defst_line125_5670_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7095_0 = gt16_vv(lambda_nfcam4defst_line125_4851_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7148_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6176_0);
      vector32 lambda_nfcam4defst_line125_6923_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5670_0);
      vector32 lambda_nfcam4defst_line125_7191_0 = gt16_vv(lambda_nfcam4defst_line125_5615_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7166_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6275_0);
      vector32 lambda_nfcam4defst_line125_6980_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4838_0);
      vector32 lambda_nfcam4defst_line125_7139_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4806_0);
      vector32 lambda_nfcam4defst_line125_7106_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4830_0);
      vector32 lambda_nfcam4defst_line125_7142_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4809_0);
      vector32 lambda_nfcam4defst_line125_6925_0 = mux16_vv(lambda_nfcam4defst_line125_6924_0, ct8_163_0, lambda_nfcam4defst_line125_6923_0);
      vector32 lambda_nfcam4defst_line125_6939_0 = gt16_vv(lambda_nfcam4defst_line125_5802_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7121_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4833_0);
      vector32 lambda_nfcam4defst_line125_6945_0 = gt16_vv(lambda_nfcam4defst_line125_5868_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7182_0 = gt16_vv(lambda_nfcam4defst_line125_6341_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_6989_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6066_0);
      vector32 lambda_nfcam4defst_line125_7052_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4817_0);
      vector32 lambda_nfcam4defst_line125_7032_0 = gt16_vv(lambda_nfcam4defst_line125_4853_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7083_0 = gt16_vv(lambda_nfcam4defst_line125_4797_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7035_0 = gt16_vv(lambda_nfcam4defst_line125_6330_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7130_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4842_0);
      vector32 lambda_nfcam4defst_line125_7145_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6143_0);
      vector32 lambda_nfcam4defst_line125_6966_0 = gt16_vv(lambda_nfcam4defst_line125_4844_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7193_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4824_0);
      vector32 lambda_nfcam4defst_line125_6975_0 = gt16_vv(lambda_nfcam4defst_line125_4832_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7034_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6330_0);
      vector32 lambda_nfcam4defst_line125_7197_0 = gt16_vv(lambda_nfcam4defst_line125_4863_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_6996_0 = gt16_vv(lambda_nfcam4defst_line125_4808_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7205_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6110_0);
      vector32 lambda_nfcam4defst_line125_7124_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4812_0);
      vector32 lambda_nfcam4defst_line125_7196_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4863_0);
      vector32 lambda_nfcam4defst_line125_7080_0 = gt16_vv(lambda_nfcam4defst_line125_5780_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_6921_0 = gt16_vv(lambda_nfcam4defst_line125_4856_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7079_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5780_0);
      vector32 lambda_nfcam4defst_line125_7081_0 = mux16_vv(lambda_nfcam4defst_line125_7080_0, ct8_163_0, lambda_nfcam4defst_line125_7079_0);
      vector32 lambda_nfcam4defst_line125_7113_0 = gt16_vv(lambda_nfcam4defst_line125_4845_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7125_0 = gt16_vv(lambda_nfcam4defst_line125_4812_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7038_0 = gt16_vv(lambda_nfcam4defst_line125_4847_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7100_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5945_0);
      vector32 lambda_nfcam4defst_line125_7157_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6308_0);
      vector32 lambda_nfcam4defst_line125_6920_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4856_0);
      vector32 lambda_nfcam4defst_line125_7143_0 = gt16_vv(lambda_nfcam4defst_line125_4809_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7128_0 = gt16_vv(lambda_nfcam4defst_line125_4839_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7129_0 = mux16_vv(lambda_nfcam4defst_line125_7128_0, ct8_163_0, lambda_nfcam4defst_line125_7127_0);
      vector32 lambda_nfcam4defst_line125_7071_0 = gt16_vv(lambda_nfcam4defst_line125_5681_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7134_0 = gt16_vv(lambda_nfcam4defst_line125_4815_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7058_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6099_0);
      vector32 lambda_nfcam4defst_line125_6972_0 = gt16_vv(lambda_nfcam4defst_line125_5967_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_6995_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4808_0);
      vector32 lambda_nfcam4defst_line125_6954_0 = gt16_vv(lambda_nfcam4defst_line125_5934_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7094_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4851_0);
      vector32 lambda_nfcam4defst_line125_7007_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4835_0);
      vector32 lambda_nfcam4defst_line125_6965_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4844_0);
      vector32 lambda_nfcam4defst_line125_6998_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6132_0);
      vector32 lambda_nfcam4defst_line125_6932_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5769_0);
      vector32 lambda_onfcam4cnrt_line121_3225_0 = lt16_vv(lambda_nfcam4defst_line125_5747_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7719_0 = gt16_vv(lambda_nfcam4defst_line125_4815_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3112_0 = lt16_vv(lambda_nfcam4defst_line125_4805_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7866_0 = gt16_vv(lambda_nfcam4defst_line125_4863_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3313_0 = lt16_vv(lambda_nfcam4defst_line125_4809_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3164_0 = lt16_vv(lambda_nfcam4defst_line125_4853_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7126_0 = mux16_vv(lambda_nfcam4defst_line125_7125_0, ct8_163_0, lambda_nfcam4defst_line125_7124_0);
      vector32 lambda_nfcam4defst_line125_7206_0 = gt16_vv(lambda_nfcam4defst_line125_6110_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7207_0 = mux16_vv(lambda_nfcam4defst_line125_7206_0, ct8_163_0, lambda_nfcam4defst_line125_7205_0);
      vector32 lambda_onfcam4cnrt_line121_3148_0 = lt16_vv(lambda_nfcam4defst_line125_6264_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3297_0 = lt16_vv(lambda_nfcam4defst_line125_4842_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7082_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4797_0);
      vector32 lambda_onfcam4cnrt_line121_3116_0 = lt16_vv(lambda_nfcam4defst_line125_4808_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3361_0 = lt16_vv(lambda_nfcam4defst_line125_4854_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3076_0 = lt16_vv(lambda_nfcam4defst_line125_4844_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7011_0 = gt16_vv(lambda_nfcam4defst_line125_6297_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7149_0 = gt16_vv(lambda_nfcam4defst_line125_6176_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7150_0 = mux16_vv(lambda_nfcam4defst_line125_7149_0, ct8_163_0, lambda_nfcam4defst_line125_7148_0);
      vector32 lambda_nfcam4defst_line125_7096_0 = mux16_vv(lambda_nfcam4defst_line125_7095_0, ct8_163_0, lambda_nfcam4defst_line125_7094_0);
      vector32 lambda_nfcam4defst_line125_7817_0 = gt16_vv(lambda_nfcam4defst_line125_6011_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3108_0 = lt16_vv(lambda_nfcam4defst_line125_6066_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3048_0 = lt16_vv(lambda_nfcam4defst_line125_5868_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3329_0 = lt16_vv(lambda_nfcam4defst_line125_4836_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3080_0 = lt16_vv(lambda_nfcam4defst_line125_6033_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7133_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4815_0);
      vector32 lambda_nfcam4defst_line125_7097_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5912_0);
      vector32 lambda_nfcam4defst_line125_7190_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5615_0);
      vector32 lambda_nfcam4defst_line125_7192_0 = mux16_vv(lambda_nfcam4defst_line125_7191_0, ct8_163_0, lambda_nfcam4defst_line125_7190_0);
      vector32 lambda_nfcam4defst_line125_7663_0 = gt16_vv(lambda_nfcam4defst_line125_6374_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7076_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5747_0);
      vector32 lambda_nfcam4defst_line125_7029_0 = gt16_vv(lambda_nfcam4defst_line125_6000_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_6960_0 = gt16_vv(lambda_nfcam4defst_line125_4829_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7313_0 = gt16_vv(lambda_nfcam4defst_line125_4829_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7046_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4823_0);
      vector32 lambda_nfcam4defst_line125_7705_0 = gt16_vv(lambda_nfcam4defst_line125_4839_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_6913_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4799_0);
      vector32 lambda_nfcam4defst_line125_6959_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4829_0);
      vector32 lambda_onfcam4cnrt_line121_3205_0 = lt16_vv(lambda_nfcam4defst_line125_4800_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7551_0 = gt16_vv(lambda_nfcam4defst_line125_4800_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3209_0 = lt16_vv(lambda_nfcam4defst_line125_5648_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3365_0 = lt16_vv(lambda_nfcam4defst_line125_6341_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7369_0 = gt16_vv(lambda_nfcam4defst_line125_4841_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7025_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4859_0);
      vector32 lambda_nfcam4defst_line125_6986_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4814_0);
      vector32 lambda_nfcam4defst_line125_7185_0 = gt16_vv(lambda_nfcam4defst_line125_4848_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7181_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6341_0);
      vector32 lambda_nfcam4defst_line125_7037_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4847_0);
      vector32 lambda_nfcam4defst_line125_7803_0 = gt16_vv(lambda_nfcam4defst_line125_4821_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7488_0 = gt16_vv(lambda_nfcam4defst_line125_6330_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7112_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4845_0);
      vector32 lambda_nfcam4defst_line125_7114_0 = mux16_vv(lambda_nfcam4defst_line125_7113_0, ct8_163_0, lambda_nfcam4defst_line125_7112_0);
      vector32 lambda_nfcam4defst_line125_7446_0 = gt16_vv(lambda_nfcam4defst_line125_6231_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7544_0 = gt16_vv(lambda_nfcam4defst_line125_6099_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7607_0 = gt16_vv(lambda_nfcam4defst_line125_5813_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7210_0 = mult16_vv(calcXtk_195_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7098_0 = gt16_vv(lambda_nfcam4defst_line125_5912_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_onfcam4cnrt_line121_3152_0 = lt16_vv(lambda_nfcam4defst_line125_4820_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7530_0 = gt16_vv(lambda_nfcam4defst_line125_4817_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7050_0 = gt16_vv(lambda_nfcam4defst_line125_4862_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7051_0 = mux16_vv(lambda_nfcam4defst_line125_7050_0, ct8_163_0, lambda_nfcam4defst_line125_7049_0);
      vector32 lambda_nfcam4defst_line125_7621_0 = gt16_vv(lambda_nfcam4defst_line125_5879_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7028_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6000_0);
      vector32 lambda_nfcam4defst_line125_6963_0 = gt16_vv(lambda_nfcam4defst_line125_6363_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_onfcam4cnrt_line121_3305_0 = lt16_vv(lambda_nfcam4defst_line125_6077_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3072_0 = lt16_vv(lambda_nfcam4defst_line125_6363_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3337_0 = lt16_vv(lambda_nfcam4defst_line125_4803_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7144_0 = mux16_vv(lambda_nfcam4defst_line125_7143_0, ct8_163_0, lambda_nfcam4defst_line125_7142_0);
      vector32 lambda_nfcam4defst_line125_7677_0 = gt16_vv(lambda_nfcam4defst_line125_6044_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7077_0 = gt16_vv(lambda_nfcam4defst_line125_5747_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7078_0 = mux16_vv(lambda_nfcam4defst_line125_7077_0, ct8_163_0, lambda_nfcam4defst_line125_7076_0);
      vector32 lambda_nfcam4defst_line125_7887_0 = gt16_vv(lambda_nfcam4defst_line125_6110_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7023_0 = gt16_vv(lambda_nfcam4defst_line125_4820_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7460_0 = gt16_vv(lambda_nfcam4defst_line125_4820_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3369_0 = lt16_vv(lambda_nfcam4defst_line125_4848_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7614_0 = gt16_vv(lambda_nfcam4defst_line125_5846_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7334_0 = gt16_vv(lambda_nfcam4defst_line125_6033_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3160_0 = lt16_vv(lambda_nfcam4defst_line125_6000_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7136_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6077_0);
      vector32 lambda_nfcam4defst_line125_6969_0 = gt16_vv(lambda_nfcam4defst_line125_6033_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7088_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5846_0);
      vector32 lambda_nfcam4defst_line125_7257_0 = gt16_vv(lambda_nfcam4defst_line125_4796_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_6935_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4796_0);
      vector32 lambda_onfcam4cnrt_line121_3120_0 = lt16_vv(lambda_nfcam4defst_line125_6132_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7229_0 = gt16_vv(lambda_nfcam4defst_line125_5670_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7116_0 = gt16_vv(lambda_nfcam4defst_line125_6044_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_6951_0 = gt16_vv(lambda_nfcam4defst_line125_5901_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_6952_0 = mux16_vv(lambda_nfcam4defst_line125_6951_0, ct8_163_0, lambda_nfcam4defst_line125_6950_0);
      vector32 lambda_onfcam4cnrt_line121_3321_0 = lt16_vv(lambda_nfcam4defst_line125_6176_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7110_0 = gt16_vv(lambda_nfcam4defst_line125_6374_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7292_0 = gt16_vv(lambda_nfcam4defst_line125_5901_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7293_0 = mux16_vv(lambda_nfcam4defst_line125_7292_0, lambda_nfcam4defst_line125_6952_0, lambda_nfcam4defst_line125_5901_0);
      vector32 lambda_onfcam4cnrt_line121_3301_0 = lt16_vv(lambda_nfcam4defst_line125_4815_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7008_0 = gt16_vv(lambda_nfcam4defst_line125_4835_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7009_0 = mux16_vv(lambda_nfcam4defst_line125_7008_0, ct8_163_0, lambda_nfcam4defst_line125_7007_0);
      vector32 lambda_nfcam4defst_line125_7390_0 = gt16_vv(lambda_nfcam4defst_line125_4805_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7579_0 = gt16_vv(lambda_nfcam4defst_line125_5714_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7296_0 = lt16_vv(lambda_nfcam4defst_line125_7293_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7888_0 = mux16_vv(lambda_nfcam4defst_line125_7887_0, lambda_nfcam4defst_line125_7207_0, lambda_nfcam4defst_line125_6110_0);
      vector32 lambda_nfcam4defst_line125_7891_0 = lt16_vv(lambda_nfcam4defst_line125_7888_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7348_0 = gt16_vv(lambda_nfcam4defst_line125_4832_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3008_0 = lt16_vv(lambda_nfcam4defst_line125_4799_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7074_0 = gt16_vv(lambda_nfcam4defst_line125_5714_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_6967_0 = mux16_vv(lambda_nfcam4defst_line125_6966_0, ct8_163_0, lambda_nfcam4defst_line125_6965_0);
      vector32 lambda_nfcam4defst_line125_7101_0 = gt16_vv(lambda_nfcam4defst_line125_5945_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7122_0 = gt16_vv(lambda_nfcam4defst_line125_4833_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7123_0 = mux16_vv(lambda_nfcam4defst_line125_7122_0, ct8_163_0, lambda_nfcam4defst_line125_7121_0);
      vector32 lambda_onfcam4cnrt_line121_3345_0 = lt16_vv(lambda_nfcam4defst_line125_6275_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7295_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7293_0);
      vector32 lambda_nfcam4defst_line125_7691_0 = gt16_vv(lambda_nfcam4defst_line125_4833_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_6956_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6396_0);
      vector32 lambda_nfcam4defst_line125_7020_0 = gt16_vv(lambda_nfcam4defst_line125_6264_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_6927_0 = gt16_vv(lambda_nfcam4defst_line125_5703_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_onfcam4cnrt_line121_3285_0 = lt16_vv(lambda_nfcam4defst_line125_4833_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7167_0 = gt16_vv(lambda_nfcam4defst_line125_6275_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7168_0 = mux16_vv(lambda_nfcam4defst_line125_7167_0, ct8_163_0, lambda_nfcam4defst_line125_7166_0);
      vector32 lambda_nfcam4defst_line125_7797_0 = mux16_vv(lambda_nfcam4defst_line125_7796_0, lambda_nfcam4defst_line125_7168_0, lambda_nfcam4defst_line125_6275_0);
      vector32 lambda_nfcam4defst_line125_7800_0 = lt16_vv(lambda_nfcam4defst_line125_7797_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7799_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7797_0);
      vector32 lambda_nfcam4defst_line125_7801_0 = mux16_vv(lambda_nfcam4defst_line125_7800_0, ct8_163_0, lambda_nfcam4defst_line125_7799_0);
      vector32 lambda_nfcam4defst_line125_7824_0 = gt16_vv(lambda_nfcam4defst_line125_4854_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7198_0 = mux16_vv(lambda_nfcam4defst_line125_7197_0, ct8_163_0, lambda_nfcam4defst_line125_7196_0);
      vector32 lambda_nfcam4defst_line125_7010_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6297_0);
      vector32 lambda_nfcam4defst_line125_7084_0 = mux16_vv(lambda_nfcam4defst_line125_7083_0, ct8_163_0, lambda_nfcam4defst_line125_7082_0);
      vector32 lambda_nfcam4defst_line125_7601_0 = mux16_vv(lambda_nfcam4defst_line125_7600_0, lambda_nfcam4defst_line125_7084_0, lambda_nfcam4defst_line125_4797_0);
      vector32 lambda_nfcam4defst_line125_7604_0 = lt16_vv(lambda_nfcam4defst_line125_7601_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_onfcam4cnrt_line121_3233_0 = lt16_vv(lambda_nfcam4defst_line125_4797_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_6990_0 = gt16_vv(lambda_nfcam4defst_line125_6066_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7712_0 = gt16_vv(lambda_nfcam4defst_line125_4842_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7187_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4866_0);
      vector32 lambda_onfcam4cnrt_line121_3289_0 = lt16_vv(lambda_nfcam4defst_line125_4812_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7320_0 = gt16_vv(lambda_nfcam4defst_line125_6363_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7131_0 = gt16_vv(lambda_nfcam4defst_line125_4842_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7040_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4865_0);
      vector32 lambda_nfcam4defst_line125_7411_0 = gt16_vv(lambda_nfcam4defst_line125_6165_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7002_0 = gt16_vv(lambda_nfcam4defst_line125_6165_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7328_0 = mux16_vv(lambda_nfcam4defst_line125_7327_0, lambda_nfcam4defst_line125_6967_0, lambda_nfcam4defst_line125_4844_0);
      vector32 lambda_nfcam4defst_line125_7039_0 = mux16_vv(lambda_nfcam4defst_line125_7038_0, ct8_163_0, lambda_nfcam4defst_line125_7037_0);
      vector32 lambda_nfcam4defst_line125_6962_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6363_0);
      vector32 lambda_nfcam4defst_line125_6964_0 = mux16_vv(lambda_nfcam4defst_line125_6963_0, ct8_163_0, lambda_nfcam4defst_line125_6962_0);
      vector32 lambda_nfcam4defst_line125_7321_0 = mux16_vv(lambda_nfcam4defst_line125_7320_0, lambda_nfcam4defst_line125_6964_0, lambda_nfcam4defst_line125_6363_0);
      vector32 lambda_nfcam4defst_line125_7323_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7321_0);
      vector32 lambda_nfcam4defst_line125_7867_0 = mux16_vv(lambda_nfcam4defst_line125_7866_0, lambda_nfcam4defst_line125_7198_0, lambda_nfcam4defst_line125_4863_0);
      vector32 lambda_nfcam4defst_line125_7869_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7867_0);
      vector32 lambda_nfcam4defst_line125_7146_0 = gt16_vv(lambda_nfcam4defst_line125_6143_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7173_0 = gt16_vv(lambda_nfcam4defst_line125_4860_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7107_0 = gt16_vv(lambda_nfcam4defst_line125_4830_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7099_0 = mux16_vv(lambda_nfcam4defst_line125_7098_0, ct8_163_0, lambda_nfcam4defst_line125_7097_0);
      vector32 lambda_onfcam4cnrt_line121_3229_0 = lt16_vv(lambda_nfcam4defst_line125_5780_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7022_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4820_0);
      vector32 lambda_nfcam4defst_line125_7024_0 = mux16_vv(lambda_nfcam4defst_line125_7023_0, ct8_163_0, lambda_nfcam4defst_line125_7022_0);
      vector32 lambda_nfcam4defst_line125_7461_0 = mux16_vv(lambda_nfcam4defst_line125_7460_0, lambda_nfcam4defst_line125_7024_0, lambda_nfcam4defst_line125_4820_0);
      vector32 lambda_nfcam4defst_line125_7464_0 = lt16_vv(lambda_nfcam4defst_line125_7461_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7463_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7461_0);
      vector32 lambda_nfcam4defst_line125_7465_0 = mux16_vv(lambda_nfcam4defst_line125_7464_0, ct8_163_0, lambda_nfcam4defst_line125_7463_0);
      vector32 lambda_nfcam4defst_line125_7706_0 = mux16_vv(lambda_nfcam4defst_line125_7705_0, lambda_nfcam4defst_line125_7129_0, lambda_nfcam4defst_line125_4839_0);
      vector32 lambda_nfcam4defst_line125_7708_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7706_0);
      vector32 lambda_onfcam4cnrt_line121_3200_0 = lt16_vv(lambda_nfcam4defst_line125_6099_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3088_0 = lt16_vv(lambda_nfcam4defst_line125_4832_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7178_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4854_0);
      vector32 lambda_nfcam4defst_line125_7383_0 = gt16_vv(lambda_nfcam4defst_line125_6066_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7014_0 = gt16_vv(lambda_nfcam4defst_line125_4802_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_onfcam4cnrt_line121_3353_0 = lt16_vv(lambda_nfcam4defst_line125_4860_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7870_0 = lt16_vv(lambda_nfcam4defst_line125_7867_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7089_0 = gt16_vv(lambda_nfcam4defst_line125_5846_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_6914_0 = gt16_vv(lambda_nfcam4defst_line125_4799_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7159_0 = mux16_vv(lambda_nfcam4defst_line125_7158_0, ct8_163_0, lambda_nfcam4defst_line125_7157_0);
      vector32 lambda_nfcam4defst_line125_7776_0 = mux16_vv(lambda_nfcam4defst_line125_7775_0, lambda_nfcam4defst_line125_7159_0, lambda_nfcam4defst_line125_6308_0);
      vector32 lambda_nfcam4defst_line125_7779_0 = lt16_vv(lambda_nfcam4defst_line125_7776_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7778_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7776_0);
      vector32 lambda_nfcam4defst_line125_7780_0 = mux16_vv(lambda_nfcam4defst_line125_7779_0, ct8_163_0, lambda_nfcam4defst_line125_7778_0);
      vector32 lambda_onfcam4cnrt_line121_3132_0 = lt16_vv(lambda_nfcam4defst_line125_4835_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_6997_0 = mux16_vv(lambda_nfcam4defst_line125_6996_0, ct8_163_0, lambda_nfcam4defst_line125_6995_0);
      vector32 lambda_nfcam4defst_line125_7398_0 = mux16_vv(lambda_nfcam4defst_line125_7397_0, lambda_nfcam4defst_line125_6997_0, lambda_nfcam4defst_line125_4808_0);
      vector32 lambda_nfcam4defst_line125_7400_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7398_0);
      vector32 lambda_nfcam4defst_line125_7019_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6264_0);
      vector32 lambda_onfcam4cnrt_line121_3249_0 = lt16_vv(lambda_nfcam4defst_line125_4851_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_6974_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4832_0);
      vector32 lambda_nfcam4defst_line125_6976_0 = mux16_vv(lambda_nfcam4defst_line125_6975_0, ct8_163_0, lambda_nfcam4defst_line125_6974_0);
      vector32 lambda_nfcam4defst_line125_7349_0 = mux16_vv(lambda_nfcam4defst_line125_7348_0, lambda_nfcam4defst_line125_6976_0, lambda_nfcam4defst_line125_4832_0);
      vector32 lambda_nfcam4defst_line125_7351_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7349_0);
      vector32 lambda_nfcam4defst_line125_7593_0 = gt16_vv(lambda_nfcam4defst_line125_5780_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3393_0 = lt16_vv(lambda_nfcam4defst_line125_4827_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7061_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4800_0);
      vector32 lambda_onfcam4cnrt_line121_3168_0 = lt16_vv(lambda_nfcam4defst_line125_6330_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3377_0 = lt16_vv(lambda_nfcam4defst_line125_5615_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7194_0 = gt16_vv(lambda_nfcam4defst_line125_4824_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7070_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5681_0);
      vector32 lambda_onfcam4cnrt_line121_3269_0 = lt16_vv(lambda_nfcam4defst_line125_6374_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7065_0 = gt16_vv(lambda_nfcam4defst_line125_5648_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_onfcam4cnrt_line121_3016_0 = lt16_vv(lambda_nfcam4defst_line125_4856_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_6961_0 = mux16_vv(lambda_nfcam4defst_line125_6960_0, ct8_163_0, lambda_nfcam4defst_line125_6959_0);
      vector32 lambda_onfcam4cnrt_line121_3028_0 = lt16_vv(lambda_nfcam4defst_line125_5736_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7092_0 = gt16_vv(lambda_nfcam4defst_line125_5879_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7524_0 = mux16_vv(lambda_nfcam4defst_line125_7523_0, lambda_nfcam4defst_line125_7051_0, lambda_nfcam4defst_line125_4862_0);
      vector32 lambda_nfcam4defst_line125_7527_0 = lt16_vv(lambda_nfcam4defst_line125_7524_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7526_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7524_0);
      vector32 lambda_nfcam4defst_line125_7528_0 = mux16_vv(lambda_nfcam4defst_line125_7527_0, ct8_163_0, lambda_nfcam4defst_line125_7526_0);
      vector32 lambda_nfcam4defst_line125_7754_0 = gt16_vv(lambda_nfcam4defst_line125_6176_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7755_0 = mux16_vv(lambda_nfcam4defst_line125_7754_0, lambda_nfcam4defst_line125_7150_0, lambda_nfcam4defst_line125_6176_0);
      vector32 lambda_nfcam4defst_line125_7758_0 = lt16_vv(lambda_nfcam4defst_line125_7755_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7757_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7755_0);
      vector32 lambda_nfcam4defst_line125_7759_0 = mux16_vv(lambda_nfcam4defst_line125_7758_0, ct8_163_0, lambda_nfcam4defst_line125_7757_0);
      vector32 lambda_nfcam4defst_line125_6992_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4805_0);
      vector32 lambda_nfcam4defst_line125_6994_0 = mux16_vv(lambda_nfcam4defst_line125_6993_0, ct8_163_0, lambda_nfcam4defst_line125_6992_0);
      vector32 lambda_nfcam4defst_line125_7391_0 = mux16_vv(lambda_nfcam4defst_line125_7390_0, lambda_nfcam4defst_line125_6994_0, lambda_nfcam4defst_line125_4805_0);
      vector32 lambda_nfcam4defst_line125_7222_0 = gt16_vv(lambda_nfcam4defst_line125_4856_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_6981_0 = gt16_vv(lambda_nfcam4defst_line125_4838_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_6982_0 = mux16_vv(lambda_nfcam4defst_line125_6981_0, ct8_163_0, lambda_nfcam4defst_line125_6980_0);
      vector32 lambda_nfcam4defst_line125_7362_0 = gt16_vv(lambda_nfcam4defst_line125_4838_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7363_0 = mux16_vv(lambda_nfcam4defst_line125_7362_0, lambda_nfcam4defst_line125_6982_0, lambda_nfcam4defst_line125_4838_0);
      vector32 lambda_nfcam4defst_line125_7366_0 = lt16_vv(lambda_nfcam4defst_line125_7363_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7365_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7363_0);
      vector32 lambda_nfcam4defst_line125_7367_0 = mux16_vv(lambda_nfcam4defst_line125_7366_0, ct8_163_0, lambda_nfcam4defst_line125_7365_0);
      vector32 lambda_nfcam4defst_line125_7179_0 = gt16_vv(lambda_nfcam4defst_line125_4854_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7180_0 = mux16_vv(lambda_nfcam4defst_line125_7179_0, ct8_163_0, lambda_nfcam4defst_line125_7178_0);
      vector32 lambda_nfcam4defst_line125_7825_0 = mux16_vv(lambda_nfcam4defst_line125_7824_0, lambda_nfcam4defst_line125_7180_0, lambda_nfcam4defst_line125_4854_0);
      vector32 lambda_nfcam4defst_line125_7828_0 = lt16_vv(lambda_nfcam4defst_line125_7825_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_6926_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5703_0);
      vector32 lambda_nfcam4defst_line125_6928_0 = mux16_vv(lambda_nfcam4defst_line125_6927_0, ct8_163_0, lambda_nfcam4defst_line125_6926_0);
      vector32 lambda_nfcam4defst_line125_7012_0 = mux16_vv(lambda_nfcam4defst_line125_7011_0, ct8_163_0, lambda_nfcam4defst_line125_7010_0);
      vector32 lambda_nfcam4defst_line125_7433_0 = mux16_vv(lambda_nfcam4defst_line125_7432_0, lambda_nfcam4defst_line125_7012_0, lambda_nfcam4defst_line125_6297_0);
      vector32 lambda_nfcam4defst_line125_7435_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7433_0);
      vector32 lambda_nfcam4defst_line125_7161_0 = gt16_vv(lambda_nfcam4defst_line125_4803_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7726_0 = gt16_vv(lambda_nfcam4defst_line125_6077_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7137_0 = gt16_vv(lambda_nfcam4defst_line125_6077_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7138_0 = mux16_vv(lambda_nfcam4defst_line125_7137_0, ct8_163_0, lambda_nfcam4defst_line125_7136_0);
      vector32 lambda_nfcam4defst_line125_7727_0 = mux16_vv(lambda_nfcam4defst_line125_7726_0, lambda_nfcam4defst_line125_7138_0, lambda_nfcam4defst_line125_6077_0);
      vector32 lambda_nfcam4defst_line125_6936_0 = gt16_vv(lambda_nfcam4defst_line125_4796_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_6937_0 = mux16_vv(lambda_nfcam4defst_line125_6936_0, ct8_163_0, lambda_nfcam4defst_line125_6935_0);
      vector32 lambda_nfcam4defst_line125_7258_0 = mux16_vv(lambda_nfcam4defst_line125_7257_0, lambda_nfcam4defst_line125_6937_0, lambda_nfcam4defst_line125_4796_0);
      vector32 lambda_nfcam4defst_line125_7260_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7258_0);
      vector32 lambda_nfcam4defst_line125_7261_0 = lt16_vv(lambda_nfcam4defst_line125_7258_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7262_0 = mux16_vv(lambda_nfcam4defst_line125_7261_0, ct8_163_0, lambda_nfcam4defst_line125_7260_0);
      vector32 lambda_nfcam4defst_line125_7733_0 = gt16_vv(lambda_nfcam4defst_line125_4806_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7827_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7825_0);
      vector32 lambda_nfcam4defst_line125_7829_0 = mux16_vv(lambda_nfcam4defst_line125_7828_0, ct8_163_0, lambda_nfcam4defst_line125_7827_0);
      vector32 lambda_nfcam4defst_line125_7059_0 = gt16_vv(lambda_nfcam4defst_line125_6099_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7060_0 = mux16_vv(lambda_nfcam4defst_line125_7059_0, ct8_163_0, lambda_nfcam4defst_line125_7058_0);
      vector32 lambda_nfcam4defst_line125_7545_0 = mux16_vv(lambda_nfcam4defst_line125_7544_0, lambda_nfcam4defst_line125_7060_0, lambda_nfcam4defst_line125_6099_0);
      vector32 lambda_nfcam4defst_line125_7548_0 = lt16_vv(lambda_nfcam4defst_line125_7545_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_6971_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5967_0);
      vector32 lambda_nfcam4defst_line125_6973_0 = mux16_vv(lambda_nfcam4defst_line125_6972_0, ct8_163_0, lambda_nfcam4defst_line125_6971_0);
      vector32 lambda_nfcam4defst_line125_7439_0 = gt16_vv(lambda_nfcam4defst_line125_4802_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7016_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6231_0);
      vector32 lambda_nfcam4defst_line125_6999_0 = gt16_vv(lambda_nfcam4defst_line125_6132_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7871_0 = mux16_vv(lambda_nfcam4defst_line125_7870_0, ct8_163_0, lambda_nfcam4defst_line125_7869_0);
      vector32 lambda_nfcam4defst_line125_7880_0 = gt16_vv(lambda_nfcam4defst_line125_4827_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7091_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5879_0);
      vector32 lambda_nfcam4defst_line125_7698_0 = gt16_vv(lambda_nfcam4defst_line125_4812_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7404_0 = gt16_vv(lambda_nfcam4defst_line125_6132_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7203_0 = gt16_vv(lambda_nfcam4defst_line125_4827_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7740_0 = gt16_vv(lambda_nfcam4defst_line125_4809_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3281_0 = lt16_vv(lambda_nfcam4defst_line125_5978_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3317_0 = lt16_vv(lambda_nfcam4defst_line125_6143_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7044_0 = gt16_vv(lambda_nfcam4defst_line125_5604_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_onfcam4cnrt_line121_3100_0 = lt16_vv(lambda_nfcam4defst_line125_4841_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3277_0 = lt16_vv(lambda_nfcam4defst_line125_6044_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7115_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6044_0);
      vector32 lambda_nfcam4defst_line125_7117_0 = mux16_vv(lambda_nfcam4defst_line125_7116_0, ct8_163_0, lambda_nfcam4defst_line125_7115_0);
      vector32 lambda_nfcam4defst_line125_7699_0 = mux16_vv(lambda_nfcam4defst_line125_7698_0, lambda_nfcam4defst_line125_7126_0, lambda_nfcam4defst_line125_4812_0);
      vector32 lambda_nfcam4defst_line125_7702_0 = lt16_vv(lambda_nfcam4defst_line125_7699_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7890_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7888_0);
      vector32 lambda_nfcam4defst_line125_7892_0 = mux16_vv(lambda_nfcam4defst_line125_7891_0, ct8_163_0, lambda_nfcam4defst_line125_7890_0);
      vector32 lambda_nfcam4defst_line125_7509_0 = gt16_vv(lambda_nfcam4defst_line125_5604_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3180_0 = lt16_vv(lambda_nfcam4defst_line125_5604_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7330_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7328_0);
      vector32 lambda_nfcam4defst_line125_6947_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4850_0);
      vector32 lambda_nfcam4defst_line125_7085_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5813_0);
      vector32 lambda_nfcam4defst_line125_7436_0 = lt16_vv(lambda_nfcam4defst_line125_7433_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7437_0 = mux16_vv(lambda_nfcam4defst_line125_7436_0, ct8_163_0, lambda_nfcam4defst_line125_7435_0);
      vector32 lambda_nfcam4defst_line125_6983_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4841_0);
      vector32 lambda_nfcam4defst_line125_7140_0 = gt16_vv(lambda_nfcam4defst_line125_4806_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7141_0 = mux16_vv(lambda_nfcam4defst_line125_7140_0, ct8_163_0, lambda_nfcam4defst_line125_7139_0);
      vector32 lambda_nfcam4defst_line125_7734_0 = mux16_vv(lambda_nfcam4defst_line125_7733_0, lambda_nfcam4defst_line125_7141_0, lambda_nfcam4defst_line125_4806_0);
      vector32 lambda_nfcam4defst_line125_7737_0 = lt16_vv(lambda_nfcam4defst_line125_7734_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7135_0 = mux16_vv(lambda_nfcam4defst_line125_7134_0, ct8_163_0, lambda_nfcam4defst_line125_7133_0);
      vector32 lambda_nfcam4defst_line125_7174_0 = mux16_vv(lambda_nfcam4defst_line125_7173_0, ct8_163_0, lambda_nfcam4defst_line125_7172_0);
      vector32 lambda_nfcam4defst_line125_7237_0 = mux16_vv(lambda_nfcam4defst_line125_7236_0, lambda_nfcam4defst_line125_6928_0, lambda_nfcam4defst_line125_5703_0);
      vector32 lambda_nfcam4defst_line125_7240_0 = lt16_vv(lambda_nfcam4defst_line125_7237_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7239_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7237_0);
      vector32 lambda_nfcam4defst_line125_7241_0 = mux16_vv(lambda_nfcam4defst_line125_7240_0, ct8_163_0, lambda_nfcam4defst_line125_7239_0);
      vector32 lambda_onfcam4cnrt_line121_3221_0 = lt16_vv(lambda_nfcam4defst_line125_5714_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7151_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6209_0);
      vector32 lambda_nfcam4defst_line125_7000_0 = mux16_vv(lambda_nfcam4defst_line125_6999_0, ct8_163_0, lambda_nfcam4defst_line125_6998_0);
      vector32 lambda_nfcam4defst_line125_7405_0 = mux16_vv(lambda_nfcam4defst_line125_7404_0, lambda_nfcam4defst_line125_7000_0, lambda_nfcam4defst_line125_6132_0);
      vector32 lambda_nfcam4defst_line125_7407_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7405_0);
      vector32 lambda_nfcam4defst_line125_7408_0 = lt16_vv(lambda_nfcam4defst_line125_7405_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7409_0 = mux16_vv(lambda_nfcam4defst_line125_7408_0, ct8_163_0, lambda_nfcam4defst_line125_7407_0);
      vector32 lambda_nfcam4defst_line125_7495_0 = gt16_vv(lambda_nfcam4defst_line125_4847_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7496_0 = mux16_vv(lambda_nfcam4defst_line125_7495_0, lambda_nfcam4defst_line125_7039_0, lambda_nfcam4defst_line125_4847_0);
      vector32 lambda_nfcam4defst_line125_7499_0 = lt16_vv(lambda_nfcam4defst_line125_7496_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7498_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7496_0);
      vector32 lambda_nfcam4defst_line125_7500_0 = mux16_vv(lambda_nfcam4defst_line125_7499_0, ct8_163_0, lambda_nfcam4defst_line125_7498_0);
      vector32 lambda_nfcam4defst_line125_7736_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7734_0);
      vector32 lambda_nfcam4defst_line125_7738_0 = mux16_vv(lambda_nfcam4defst_line125_7737_0, ct8_163_0, lambda_nfcam4defst_line125_7736_0);
      vector32 lambda_nfcam4defst_line125_7838_0 = gt16_vv(lambda_nfcam4defst_line125_4848_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7183_0 = mux16_vv(lambda_nfcam4defst_line125_7182_0, ct8_163_0, lambda_nfcam4defst_line125_7181_0);
      vector32 lambda_nfcam4defst_line125_7331_0 = lt16_vv(lambda_nfcam4defst_line125_7328_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7603_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7601_0);
      vector32 lambda_nfcam4defst_line125_7605_0 = mux16_vv(lambda_nfcam4defst_line125_7604_0, ct8_163_0, lambda_nfcam4defst_line125_7603_0);
      vector32 lambda_nfcam4defst_line125_7297_0 = mux16_vv(lambda_nfcam4defst_line125_7296_0, ct8_163_0, lambda_nfcam4defst_line125_7295_0);
      vector32 lambda_nfcam4defst_line125_7132_0 = mux16_vv(lambda_nfcam4defst_line125_7131_0, ct8_163_0, lambda_nfcam4defst_line125_7130_0);
      vector32 lambda_nfcam4defst_line125_7713_0 = mux16_vv(lambda_nfcam4defst_line125_7712_0, lambda_nfcam4defst_line125_7132_0, lambda_nfcam4defst_line125_4842_0);
      vector32 lambda_nfcam4defst_line125_7716_0 = lt16_vv(lambda_nfcam4defst_line125_7713_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7715_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7713_0);
      vector32 lambda_nfcam4defst_line125_7195_0 = mux16_vv(lambda_nfcam4defst_line125_7194_0, ct8_163_0, lambda_nfcam4defst_line125_7193_0);
      vector32 lambda_onfcam4cnrt_line121_3064_0 = lt16_vv(lambda_nfcam4defst_line125_6396_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7053_0 = gt16_vv(lambda_nfcam4defst_line125_4817_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7054_0 = mux16_vv(lambda_nfcam4defst_line125_7053_0, ct8_163_0, lambda_nfcam4defst_line125_7052_0);
      vector32 lambda_nfcam4defst_line125_7531_0 = mux16_vv(lambda_nfcam4defst_line125_7530_0, lambda_nfcam4defst_line125_7054_0, lambda_nfcam4defst_line125_4817_0);
      vector32 lambda_nfcam4defst_line125_7533_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7531_0);
      vector32 lambda_nfcam4defst_line125_7534_0 = lt16_vv(lambda_nfcam4defst_line125_7531_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7535_0 = mux16_vv(lambda_nfcam4defst_line125_7534_0, ct8_163_0, lambda_nfcam4defst_line125_7533_0);
      vector32 lambda_nfcam4defst_line125_7147_0 = mux16_vv(lambda_nfcam4defst_line125_7146_0, ct8_163_0, lambda_nfcam4defst_line125_7145_0);
      vector32 lambda_onfcam4cnrt_line121_3192_0 = lt16_vv(lambda_nfcam4defst_line125_4817_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7860_0 = mux16_vv(lambda_nfcam4defst_line125_7859_0, lambda_nfcam4defst_line125_7195_0, lambda_nfcam4defst_line125_4824_0);
      vector32 lambda_nfcam4defst_line125_7862_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7860_0);
      vector32 lambda_onfcam4cnrt_line121_3136_0 = lt16_vv(lambda_nfcam4defst_line125_6297_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7352_0 = lt16_vv(lambda_nfcam4defst_line125_7349_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7353_0 = mux16_vv(lambda_nfcam4defst_line125_7352_0, ct8_163_0, lambda_nfcam4defst_line125_7351_0);
      vector32 lambda_nfcam4defst_line125_7393_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7391_0);
      vector32 lambda_nfcam4defst_line125_7043_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5604_0);
      vector32 lambda_nfcam4defst_line125_7045_0 = mux16_vv(lambda_nfcam4defst_line125_7044_0, ct8_163_0, lambda_nfcam4defst_line125_7043_0);
      vector32 lambda_nfcam4defst_line125_7748_0 = mux16_vv(lambda_nfcam4defst_line125_7747_0, lambda_nfcam4defst_line125_7147_0, lambda_nfcam4defst_line125_6143_0);
      vector32 lambda_nfcam4defst_line125_7750_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7748_0);
      vector32 lambda_nfcam4defst_line125_7751_0 = lt16_vv(lambda_nfcam4defst_line125_7748_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7752_0 = mux16_vv(lambda_nfcam4defst_line125_7751_0, ct8_163_0, lambda_nfcam4defst_line125_7750_0);
      vector32 lambda_nfcam4defst_line125_6957_0 = gt16_vv(lambda_nfcam4defst_line125_6396_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_6958_0 = mux16_vv(lambda_nfcam4defst_line125_6957_0, ct8_163_0, lambda_nfcam4defst_line125_6956_0);
      vector32 lambda_nfcam4defst_line125_7307_0 = mux16_vv(lambda_nfcam4defst_line125_7306_0, lambda_nfcam4defst_line125_6958_0, lambda_nfcam4defst_line125_6396_0);
      vector32 lambda_nfcam4defst_line125_7309_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7307_0);
      vector32 lambda_nfcam4defst_line125_7188_0 = gt16_vv(lambda_nfcam4defst_line125_4866_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7189_0 = mux16_vv(lambda_nfcam4defst_line125_7188_0, ct8_163_0, lambda_nfcam4defst_line125_7187_0);
      vector32 lambda_nfcam4defst_line125_7846_0 = mux16_vv(lambda_nfcam4defst_line125_7845_0, lambda_nfcam4defst_line125_7189_0, lambda_nfcam4defst_line125_4866_0);
      vector32 lambda_nfcam4defst_line125_7849_0 = lt16_vv(lambda_nfcam4defst_line125_7846_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7848_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7846_0);
      vector32 lambda_nfcam4defst_line125_7017_0 = gt16_vv(lambda_nfcam4defst_line125_6231_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7018_0 = mux16_vv(lambda_nfcam4defst_line125_7017_0, ct8_163_0, lambda_nfcam4defst_line125_7016_0);
      vector32 lambda_nfcam4defst_line125_7447_0 = mux16_vv(lambda_nfcam4defst_line125_7446_0, lambda_nfcam4defst_line125_7018_0, lambda_nfcam4defst_line125_6231_0);
      vector32 lambda_nfcam4defst_line125_7449_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7447_0);
      vector32 lambda_nfcam4defst_line125_7450_0 = lt16_vv(lambda_nfcam4defst_line125_7447_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7001_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6165_0);
      vector32 lambda_nfcam4defst_line125_7003_0 = mux16_vv(lambda_nfcam4defst_line125_7002_0, ct8_163_0, lambda_nfcam4defst_line125_7001_0);
      vector32 lambda_nfcam4defst_line125_7510_0 = mux16_vv(lambda_nfcam4defst_line125_7509_0, lambda_nfcam4defst_line125_7045_0, lambda_nfcam4defst_line125_5604_0);
      vector32 lambda_nfcam4defst_line125_7513_0 = lt16_vv(lambda_nfcam4defst_line125_7510_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7512_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7510_0);
      vector32 lambda_nfcam4defst_line125_7514_0 = mux16_vv(lambda_nfcam4defst_line125_7513_0, ct8_163_0, lambda_nfcam4defst_line125_7512_0);
      vector32 lambda_onfcam4cnrt_line121_3309_0 = lt16_vv(lambda_nfcam4defst_line125_4806_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3357_0 = lt16_vv(lambda_nfcam4defst_line125_6011_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7474_0 = gt16_vv(lambda_nfcam4defst_line125_6000_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7160_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4803_0);
      vector32 lambda_nfcam4defst_line125_7162_0 = mux16_vv(lambda_nfcam4defst_line125_7161_0, ct8_163_0, lambda_nfcam4defst_line125_7160_0);
      vector32 lambda_onfcam4cnrt_line121_3068_0 = lt16_vv(lambda_nfcam4defst_line125_4829_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7810_0 = gt16_vv(lambda_nfcam4defst_line125_4860_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7811_0 = mux16_vv(lambda_nfcam4defst_line125_7810_0, lambda_nfcam4defst_line125_7174_0, lambda_nfcam4defst_line125_4860_0);
      vector32 lambda_nfcam4defst_line125_7814_0 = lt16_vv(lambda_nfcam4defst_line125_7811_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_6922_0 = mux16_vv(lambda_nfcam4defst_line125_6921_0, ct8_163_0, lambda_nfcam4defst_line125_6920_0);
      vector32 lambda_nfcam4defst_line125_7223_0 = mux16_vv(lambda_nfcam4defst_line125_7222_0, lambda_nfcam4defst_line125_6922_0, lambda_nfcam4defst_line125_4856_0);
      vector32 lambda_nfcam4defst_line125_7226_0 = lt16_vv(lambda_nfcam4defst_line125_7223_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7184_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4848_0);
      vector32 lambda_nfcam4defst_line125_7186_0 = mux16_vv(lambda_nfcam4defst_line125_7185_0, ct8_163_0, lambda_nfcam4defst_line125_7184_0);
      vector32 lambda_nfcam4defst_line125_7839_0 = mux16_vv(lambda_nfcam4defst_line125_7838_0, lambda_nfcam4defst_line125_7186_0, lambda_nfcam4defst_line125_4848_0);
      vector32 lambda_nfcam4defst_line125_7842_0 = lt16_vv(lambda_nfcam4defst_line125_7839_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7841_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7839_0);
      vector32 lambda_nfcam4defst_line125_7843_0 = mux16_vv(lambda_nfcam4defst_line125_7842_0, ct8_163_0, lambda_nfcam4defst_line125_7841_0);
      vector32 lambda_nfcam4defst_line125_7086_0 = gt16_vv(lambda_nfcam4defst_line125_5813_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7087_0 = mux16_vv(lambda_nfcam4defst_line125_7086_0, ct8_163_0, lambda_nfcam4defst_line125_7085_0);
      vector32 lambda_nfcam4defst_line125_7608_0 = mux16_vv(lambda_nfcam4defst_line125_7607_0, lambda_nfcam4defst_line125_7087_0, lambda_nfcam4defst_line125_5813_0);
      vector32 lambda_nfcam4defst_line125_7611_0 = lt16_vv(lambda_nfcam4defst_line125_7608_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7610_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7608_0);
      vector32 lambda_nfcam4defst_line125_7612_0 = mux16_vv(lambda_nfcam4defst_line125_7611_0, ct8_163_0, lambda_nfcam4defst_line125_7610_0);
      vector32 lambda_nfcam4defst_line125_7155_0 = gt16_vv(lambda_nfcam4defst_line125_4836_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7230_0 = mux16_vv(lambda_nfcam4defst_line125_7229_0, lambda_nfcam4defst_line125_6925_0, lambda_nfcam4defst_line125_5670_0);
      vector32 lambda_nfcam4defst_line125_7233_0 = lt16_vv(lambda_nfcam4defst_line125_7230_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7232_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7230_0);
      vector32 lambda_onfcam4cnrt_line121_3096_0 = lt16_vv(lambda_nfcam4defst_line125_4838_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7064_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5648_0);
      vector32 lambda_nfcam4defst_line125_7066_0 = mux16_vv(lambda_nfcam4defst_line125_7065_0, ct8_163_0, lambda_nfcam4defst_line125_7064_0);
      vector32 lambda_nfcam4defst_line125_7559_0 = mux16_vv(lambda_nfcam4defst_line125_7558_0, lambda_nfcam4defst_line125_7066_0, lambda_nfcam4defst_line125_5648_0);
      vector32 lambda_nfcam4defst_line125_7562_0 = lt16_vv(lambda_nfcam4defst_line125_7559_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7561_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7559_0);
      vector32 lambda_nfcam4defst_line125_7563_0 = mux16_vv(lambda_nfcam4defst_line125_7562_0, ct8_163_0, lambda_nfcam4defst_line125_7561_0);
      vector32 lambda_onfcam4cnrt_line121_3397_0 = lt16_vv(lambda_nfcam4defst_line125_6110_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7202_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4827_0);
      vector32 lambda_nfcam4defst_line125_7204_0 = mux16_vv(lambda_nfcam4defst_line125_7203_0, ct8_163_0, lambda_nfcam4defst_line125_7202_0);
      vector32 lambda_nfcam4defst_line125_7881_0 = mux16_vv(lambda_nfcam4defst_line125_7880_0, lambda_nfcam4defst_line125_7204_0, lambda_nfcam4defst_line125_4827_0);
      vector32 lambda_nfcam4defst_line125_7883_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7881_0);
      vector32 lambda_nfcam4defst_line125_7884_0 = lt16_vv(lambda_nfcam4defst_line125_7881_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7885_0 = mux16_vv(lambda_nfcam4defst_line125_7884_0, ct8_163_0, lambda_nfcam4defst_line125_7883_0);
      vector32 lambda_nfcam4defst_line125_7031_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4853_0);
      vector32 lambda_nfcam4defst_line125_7033_0 = mux16_vv(lambda_nfcam4defst_line125_7032_0, ct8_163_0, lambda_nfcam4defst_line125_7031_0);
      vector32 lambda_nfcam4defst_line125_7482_0 = mux16_vv(lambda_nfcam4defst_line125_7481_0, lambda_nfcam4defst_line125_7033_0, lambda_nfcam4defst_line125_4853_0);
      vector32 lambda_nfcam4defst_line125_7484_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7482_0);
      vector32 lambda_nfcam4defst_line125_7243_0 = gt16_vv(lambda_nfcam4defst_line125_5736_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7692_0 = mux16_vv(lambda_nfcam4defst_line125_7691_0, lambda_nfcam4defst_line125_7123_0, lambda_nfcam4defst_line125_4833_0);
      vector32 lambda_nfcam4defst_line125_7695_0 = lt16_vv(lambda_nfcam4defst_line125_7692_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7694_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7692_0);
      vector32 lambda_nfcam4defst_line125_7696_0 = mux16_vv(lambda_nfcam4defst_line125_7695_0, ct8_163_0, lambda_nfcam4defst_line125_7694_0);
      vector32 lambda_nfcam4defst_line125_6987_0 = gt16_vv(lambda_nfcam4defst_line125_4814_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_6988_0 = mux16_vv(lambda_nfcam4defst_line125_6987_0, ct8_163_0, lambda_nfcam4defst_line125_6986_0);
      vector32 lambda_nfcam4defst_line125_7377_0 = mux16_vv(lambda_nfcam4defst_line125_7376_0, lambda_nfcam4defst_line125_6988_0, lambda_nfcam4defst_line125_4814_0);
      vector32 lambda_nfcam4defst_line125_7380_0 = lt16_vv(lambda_nfcam4defst_line125_7377_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7451_0 = mux16_vv(lambda_nfcam4defst_line125_7450_0, ct8_163_0, lambda_nfcam4defst_line125_7449_0);
      vector32 lambda_nfcam4defst_line125_6930_0 = gt16_vv(lambda_nfcam4defst_line125_5736_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7118_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5978_0);
      vector32 lambda_nfcam4defst_line125_7782_0 = gt16_vv(lambda_nfcam4defst_line125_4803_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7783_0 = mux16_vv(lambda_nfcam4defst_line125_7782_0, lambda_nfcam4defst_line125_7162_0, lambda_nfcam4defst_line125_4803_0);
      vector32 lambda_nfcam4defst_line125_7785_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7783_0);
      vector32 lambda_nfcam4defst_line125_7786_0 = lt16_vv(lambda_nfcam4defst_line125_7783_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7787_0 = mux16_vv(lambda_nfcam4defst_line125_7786_0, ct8_163_0, lambda_nfcam4defst_line125_7785_0);
      vector32 lambda_nfcam4defst_line125_7394_0 = lt16_vv(lambda_nfcam4defst_line125_7391_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7395_0 = mux16_vv(lambda_nfcam4defst_line125_7394_0, ct8_163_0, lambda_nfcam4defst_line125_7393_0);
      vector32 lambda_onfcam4cnrt_line121_3333_0 = lt16_vv(lambda_nfcam4defst_line125_6308_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7310_0 = lt16_vv(lambda_nfcam4defst_line125_7307_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7311_0 = mux16_vv(lambda_nfcam4defst_line125_7310_0, ct8_163_0, lambda_nfcam4defst_line125_7309_0);
      vector32 lambda_nfcam4defst_line125_6944_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5868_0);
      vector32 lambda_nfcam4defst_line125_6946_0 = mux16_vv(lambda_nfcam4defst_line125_6945_0, ct8_163_0, lambda_nfcam4defst_line125_6944_0);
      vector32 lambda_nfcam4defst_line125_7279_0 = mux16_vv(lambda_nfcam4defst_line125_7278_0, lambda_nfcam4defst_line125_6946_0, lambda_nfcam4defst_line125_5868_0);
      vector32 lambda_nfcam4defst_line125_7282_0 = lt16_vv(lambda_nfcam4defst_line125_7279_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7281_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7279_0);
      vector32 lambda_nfcam4defst_line125_7283_0 = mux16_vv(lambda_nfcam4defst_line125_7282_0, ct8_163_0, lambda_nfcam4defst_line125_7281_0);
      vector32 lambda_nfcam4defst_line125_7062_0 = gt16_vv(lambda_nfcam4defst_line125_4800_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_onfcam4cnrt_line121_2662_pack_1 = lambda_onfcam4cnrt_line63_14_0;
      // max lambda_onfcam4cnrt_line121_2662_0 <= (lambda_onfcam4cnrt_line121_2662_pack_1 , lambda_onfcam4cnrt_line121_2662_pack_0)
      vector32 lambda_onfcam4cnrt_line121_2662_0_cotmp_1 = max16_vv(lambda_onfcam4cnrt_line121_2662_pack_1, lambda_onfcam4cnrt_line121_2662_pack_0);
      vector32 lambda_onfcam4cnrt_line121_2662_0 = lambda_onfcam4cnrt_line121_2662_0_cotmp_1;

      vector32 lambda_onfcam4cnrt_line121_2832_0 = lt16_vv(lambda_nfcam4defst_line125_6187_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6673_0 = gt16_vv(lambda_nfcam4defst_line125_4828_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6582_0 = gt16_vv(lambda_nfcam4defst_line125_4855_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6799_0 = gt16_vv(lambda_nfcam4defst_line125_4801_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2776_0 = lt16_vv(lambda_nfcam4defst_line125_6352_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2764_0 = lt16_vv(lambda_nfcam4defst_line125_5923_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2880_0 = lt16_vv(lambda_nfcam4defst_line125_4864_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6708_0 = gt16_vv(lambda_nfcam4defst_line125_4831_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2904_0 = lt16_vv(lambda_nfcam4defst_line125_6088_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6764_0 = gt16_vv(lambda_nfcam4defst_line125_6121_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6603_0 = gt16_vv(lambda_nfcam4defst_line125_5725_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2872_0 = lt16_vv(lambda_nfcam4defst_line125_6319_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6645_0 = gt16_vv(lambda_nfcam4defst_line125_4849_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6701_0 = gt16_vv(lambda_nfcam4defst_line125_5956_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2824_0 = lt16_vv(lambda_nfcam4defst_line125_6121_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6568_0 = inv16_vv(lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2692_0 = gt16_vv(lambda_nfcam4defst_line125_6154_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2683_0 = gt16_vv(lambda_nfcam4defst_line125_4831_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2709_0 = gt16_vv(lambda_nfcam4defst_line125_4816_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2669_0 = gt16_vv(lambda_nfcam4defst_line125_5758_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2677_0 = gt16_vv(lambda_nfcam4defst_line125_6385_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2681_0 = gt16_vv(lambda_nfcam4defst_line125_6022_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2668_0 = gt16_vv(lambda_nfcam4defst_line125_5725_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2707_0 = gt16_vv(lambda_nfcam4defst_line125_4822_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2705_0 = gt16_vv(lambda_nfcam4defst_line125_4864_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6848_0 = gt16_vv(lambda_nfcam4defst_line125_6319_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6715_0 = gt16_vv(lambda_nfcam4defst_line125_4810_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2724_0 = lt16_vv(lambda_nfcam4defst_line125_5659_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6813_0 = gt16_vv(lambda_nfcam4defst_line125_6253_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2728_0 = lt16_vv(lambda_nfcam4defst_line125_5692_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2711_0 = gt16_vv(lambda_nfcam4defst_line125_6088_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2905_0 = and16_vv(lambda_onfcam4cnrt_line121_2711_0, lambda_onfcam4cnrt_line121_2904_0);
      vector32 lambda_nfcam4defst_line125_6820_0 = gt16_vv(lambda_nfcam4defst_line125_4819_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6589_0 = gt16_vv(lambda_nfcam4defst_line125_5659_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2892_0 = lt16_vv(lambda_nfcam4defst_line125_4861_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6722_0 = gt16_vv(lambda_nfcam4defst_line125_4837_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2800_0 = lt16_vv(lambda_nfcam4defst_line125_4837_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2664_0 = gt16_vv(lambda_nfcam4defst_line125_5626_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2804_0 = lt16_vv(lambda_nfcam4defst_line125_4840_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2693_0 = gt16_vv(lambda_nfcam4defst_line125_6187_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2896_0 = lt16_vv(lambda_nfcam4defst_line125_4816_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6792_0 = gt16_vv(lambda_nfcam4defst_line125_6286_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2704_0 = gt16_vv(lambda_nfcam4defst_line125_4846_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2689_0 = gt16_vv(lambda_nfcam4defst_line125_4804_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6876_0 = gt16_vv(lambda_nfcam4defst_line125_4822_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6834_0 = gt16_vv(lambda_nfcam4defst_line125_5989_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2732_0 = lt16_vv(lambda_nfcam4defst_line125_5725_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2675_0 = gt16_vv(lambda_nfcam4defst_line125_5890_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2848_0 = lt16_vv(lambda_nfcam4defst_line125_6220_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2695_0 = gt16_vv(lambda_nfcam4defst_line125_6286_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2812_0 = lt16_vv(lambda_nfcam4defst_line125_6055_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2784_0 = lt16_vv(lambda_nfcam4defst_line125_6022_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2785_0 = and16_vv(lambda_onfcam4cnrt_line121_2681_0, lambda_onfcam4cnrt_line121_2784_0);
      vector32 lambda_onfcam4cnrt_line121_2786_0 = mux16_vv(lambda_onfcam4cnrt_line121_2785_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2787_0 = lambda_onfcam4cnrt_line121_2786_0;
      vector32 lambda_nfcam4defst_line125_6743_0 = gt16_vv(lambda_nfcam4defst_line125_6055_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6570_0 = mult16_vv(calcXtk_195_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6736_0 = gt16_vv(lambda_nfcam4defst_line125_4813_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2906_0 = mux16_vv(lambda_onfcam4cnrt_line121_2905_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2907_0 = lambda_onfcam4cnrt_line121_2906_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_41 = lambda_onfcam4cnrt_line121_2907_0;
      vector32 lambda_nfcam4defst_line125_6638_0 = gt16_vv(lambda_nfcam4defst_line125_5857_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2697_0 = gt16_vv(lambda_nfcam4defst_line125_6220_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2849_0 = and16_vv(lambda_onfcam4cnrt_line121_2697_0, lambda_onfcam4cnrt_line121_2848_0);
      vector32 lambda_onfcam4cnrt_line121_2850_0 = mux16_vv(lambda_onfcam4cnrt_line121_2849_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2792_0 = lt16_vv(lambda_nfcam4defst_line125_4831_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2685_0 = gt16_vv(lambda_nfcam4defst_line125_4837_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2801_0 = and16_vv(lambda_onfcam4cnrt_line121_2685_0, lambda_onfcam4cnrt_line121_2800_0);
      vector32 lambda_onfcam4cnrt_line121_2897_0 = and16_vv(lambda_onfcam4cnrt_line121_2709_0, lambda_onfcam4cnrt_line121_2896_0);
      vector32 lambda_onfcam4cnrt_line121_2898_0 = mux16_vv(lambda_onfcam4cnrt_line121_2897_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2899_0 = lambda_onfcam4cnrt_line121_2898_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_15 = lambda_onfcam4cnrt_line121_2899_0;
      vector32 lambda_nfcam4defst_line125_6575_0 = gt16_vv(lambda_nfcam4defst_line125_5626_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2856_0 = lt16_vv(lambda_nfcam4defst_line125_4819_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6883_0 = gt16_vv(lambda_nfcam4defst_line125_4861_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2752_0 = lt16_vv(lambda_nfcam4defst_line125_5857_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2672_0 = gt16_vv(lambda_nfcam4defst_line125_5824_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2703_0 = gt16_vv(lambda_nfcam4defst_line125_6319_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2873_0 = and16_vv(lambda_onfcam4cnrt_line121_2703_0, lambda_onfcam4cnrt_line121_2872_0);
      vector32 lambda_onfcam4cnrt_line121_2690_0 = gt16_vv(lambda_nfcam4defst_line125_4807_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6652_0 = gt16_vv(lambda_nfcam4defst_line125_5890_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2673_0 = gt16_vv(lambda_nfcam4defst_line125_5857_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2864_0 = lt16_vv(lambda_nfcam4defst_line125_5989_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2884_0 = lt16_vv(lambda_nfcam4defst_line125_5593_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2793_0 = and16_vv(lambda_onfcam4cnrt_line121_2683_0, lambda_onfcam4cnrt_line121_2792_0);
      vector32 lambda_onfcam4cnrt_line113_932_0 = mux16_vv(lambda_onfcam4cnrt_line121_2793_0, lambda_nfcam4defst_line125_4831_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2794_0 = mux16_vv(lambda_onfcam4cnrt_line121_2793_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2795_0 = lambda_onfcam4cnrt_line121_2794_0;
      vector32 lambda_onfcam4cnrt_line121_2686_0 = gt16_vv(lambda_nfcam4defst_line125_4840_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2671_0 = gt16_vv(lambda_nfcam4defst_line125_5791_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2740_0 = lt16_vv(lambda_nfcam4defst_line125_4795_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2874_0 = mux16_vv(lambda_onfcam4cnrt_line121_2873_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2908_pack_27 = lambda_onfcam4cnrt_line121_2787_0;
      vector32 lambda_onfcam4cnrt_line113_972_0 = mux16_vv(lambda_onfcam4cnrt_line121_2873_0, lambda_nfcam4defst_line125_6319_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_973_0 = lambda_onfcam4cnrt_line113_972_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_28 = lambda_onfcam4cnrt_line113_973_0;
      vector32 lambda_onfcam4cnrt_line121_2851_0 = lambda_onfcam4cnrt_line121_2850_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_0 = lambda_onfcam4cnrt_line121_2851_0;
      vector32 lambda_onfcam4cnrt_line121_2684_0 = gt16_vv(lambda_nfcam4defst_line125_4810_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2691_0 = gt16_vv(lambda_nfcam4defst_line125_6121_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2696_0 = gt16_vv(lambda_nfcam4defst_line125_4801_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6897_0 = gt16_vv(lambda_nfcam4defst_line125_4825_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2670_0 = gt16_vv(lambda_nfcam4defst_line125_4795_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2741_0 = and16_vv(lambda_onfcam4cnrt_line121_2670_0, lambda_onfcam4cnrt_line121_2740_0);
      vector32 lambda_onfcam4cnrt_line113_906_0 = mux16_vv(lambda_onfcam4cnrt_line121_2741_0, lambda_nfcam4defst_line125_4795_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_988_0 = mux16_vv(lambda_onfcam4cnrt_line121_2905_0, lambda_nfcam4defst_line125_6088_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2816_0 = lt16_vv(lambda_nfcam4defst_line125_4804_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2817_0 = and16_vv(lambda_onfcam4cnrt_line121_2689_0, lambda_onfcam4cnrt_line121_2816_0);
      vector32 lambda_onfcam4cnrt_line121_2818_0 = mux16_vv(lambda_onfcam4cnrt_line121_2817_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_944_0 = mux16_vv(lambda_onfcam4cnrt_line121_2817_0, lambda_nfcam4defst_line125_4804_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_945_0 = lambda_onfcam4cnrt_line113_944_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_9 = lambda_onfcam4cnrt_line113_945_0;
      vector32 lambda_nfcam4defst_line125_6841_0 = gt16_vv(lambda_nfcam4defst_line125_4852_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2881_0 = and16_vv(lambda_onfcam4cnrt_line121_2705_0, lambda_onfcam4cnrt_line121_2880_0);
      vector32 lambda_onfcam4cnrt_line121_2882_0 = mux16_vv(lambda_onfcam4cnrt_line121_2881_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2888_0 = lt16_vv(lambda_nfcam4defst_line125_4822_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2760_0 = lt16_vv(lambda_nfcam4defst_line125_5890_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2761_0 = and16_vv(lambda_onfcam4cnrt_line121_2675_0, lambda_onfcam4cnrt_line121_2760_0);
      vector32 lambda_onfcam4cnrt_line113_916_0 = mux16_vv(lambda_onfcam4cnrt_line121_2761_0, lambda_nfcam4defst_line125_5890_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2710_0 = gt16_vv(lambda_nfcam4defst_line125_4825_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2836_0 = lt16_vv(lambda_nfcam4defst_line125_4834_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6757_0 = gt16_vv(lambda_nfcam4defst_line125_4807_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2819_0 = lambda_onfcam4cnrt_line121_2818_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_9 = lambda_onfcam4cnrt_line121_2819_0;
      vector32 lambda_onfcam4cnrt_line121_2868_0 = lt16_vv(lambda_nfcam4defst_line125_4852_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2802_0 = mux16_vv(lambda_onfcam4cnrt_line121_2801_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2803_0 = lambda_onfcam4cnrt_line121_2802_0;
      vector32 lambda_onfcam4cnrt_line121_2716_0 = lt16_vv(lambda_nfcam4defst_line125_5626_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2688_0 = gt16_vv(lambda_nfcam4defst_line125_6055_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2813_0 = and16_vv(lambda_onfcam4cnrt_line121_2688_0, lambda_onfcam4cnrt_line121_2812_0);
      vector32 lambda_onfcam4cnrt_line113_942_0 = mux16_vv(lambda_onfcam4cnrt_line121_2813_0, lambda_nfcam4defst_line125_6055_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2814_0 = mux16_vv(lambda_onfcam4cnrt_line121_2813_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_943_0 = lambda_onfcam4cnrt_line113_942_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_20 = lambda_onfcam4cnrt_line113_943_0;
      vector32 lambda_onfcam4cnrt_line121_2805_0 = and16_vv(lambda_onfcam4cnrt_line121_2686_0, lambda_onfcam4cnrt_line121_2804_0);
      vector32 lambda_onfcam4cnrt_line121_2852_0 = lt16_vv(lambda_nfcam4defst_line125_6253_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2733_0 = and16_vv(lambda_onfcam4cnrt_line121_2668_0, lambda_onfcam4cnrt_line121_2732_0);
      vector32 lambda_onfcam4cnrt_line121_2734_0 = mux16_vv(lambda_onfcam4cnrt_line121_2733_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_960_0 = mux16_vv(lambda_onfcam4cnrt_line121_2849_0, lambda_nfcam4defst_line125_6220_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_961_0 = lambda_onfcam4cnrt_line113_960_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_0 = lambda_onfcam4cnrt_line113_961_0;
      vector32 lambda_onfcam4cnrt_line121_2682_0 = gt16_vv(lambda_nfcam4defst_line125_5956_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2735_0 = lambda_onfcam4cnrt_line121_2734_0;
      vector32 lambda_onfcam4cnrt_line121_2762_0 = mux16_vv(lambda_onfcam4cnrt_line121_2761_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2763_0 = lambda_onfcam4cnrt_line121_2762_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_3 = lambda_onfcam4cnrt_line121_2763_0;
      vector32 lambda_onfcam4cnrt_line121_2698_0 = gt16_vv(lambda_nfcam4defst_line125_6253_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2853_0 = and16_vv(lambda_onfcam4cnrt_line121_2698_0, lambda_onfcam4cnrt_line121_2852_0);
      vector32 lambda_onfcam4cnrt_line113_962_0 = mux16_vv(lambda_onfcam4cnrt_line121_2853_0, lambda_nfcam4defst_line125_6253_0, ct8_163_0);
      vector32 lambda_nfcam4defst_line125_6890_0 = gt16_vv(lambda_nfcam4defst_line125_4816_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6904_0 = gt16_vv(lambda_nfcam4defst_line125_6088_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6869_0 = gt16_vv(lambda_nfcam4defst_line125_5593_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2666_0 = gt16_vv(lambda_nfcam4defst_line125_5659_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2725_0 = and16_vv(lambda_onfcam4cnrt_line121_2666_0, lambda_onfcam4cnrt_line121_2724_0);
      vector32 lambda_onfcam4cnrt_line113_898_0 = mux16_vv(lambda_onfcam4cnrt_line121_2725_0, lambda_nfcam4defst_line125_5659_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_899_0 = lambda_onfcam4cnrt_line113_898_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_14 = lambda_onfcam4cnrt_line113_899_0;
      vector32 lambda_nfcam4defst_line125_6617_0 = gt16_vv(lambda_nfcam4defst_line125_4795_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6666_0 = gt16_vv(lambda_nfcam4defst_line125_6385_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2772_0 = lt16_vv(lambda_nfcam4defst_line125_4828_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2788_0 = lt16_vv(lambda_nfcam4defst_line125_5956_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2789_0 = and16_vv(lambda_onfcam4cnrt_line121_2682_0, lambda_onfcam4cnrt_line121_2788_0);
      vector32 lambda_onfcam4cnrt_line121_2790_0 = mux16_vv(lambda_onfcam4cnrt_line121_2789_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2676_0 = gt16_vv(lambda_nfcam4defst_line125_5923_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2765_0 = and16_vv(lambda_onfcam4cnrt_line121_2676_0, lambda_onfcam4cnrt_line121_2764_0);
      vector32 lambda_onfcam4cnrt_line121_2806_0 = mux16_vv(lambda_onfcam4cnrt_line121_2805_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2807_0 = lambda_onfcam4cnrt_line121_2806_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_30 = lambda_onfcam4cnrt_line121_2807_0;
      vector32 lambda_onfcam4cnrt_line121_2708_0 = gt16_vv(lambda_nfcam4defst_line125_4861_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2893_0 = and16_vv(lambda_onfcam4cnrt_line121_2708_0, lambda_onfcam4cnrt_line121_2892_0);
      vector32 lambda_onfcam4cnrt_line113_982_0 = mux16_vv(lambda_onfcam4cnrt_line121_2893_0, lambda_nfcam4defst_line125_4861_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_983_0 = lambda_onfcam4cnrt_line113_982_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_33 = lambda_onfcam4cnrt_line113_983_0;
      vector32 lambda_onfcam4cnrt_line121_2894_0 = mux16_vv(lambda_onfcam4cnrt_line121_2893_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2889_0 = and16_vv(lambda_onfcam4cnrt_line121_2707_0, lambda_onfcam4cnrt_line121_2888_0);
      vector32 lambda_onfcam4cnrt_line113_980_0 = mux16_vv(lambda_onfcam4cnrt_line121_2889_0, lambda_nfcam4defst_line125_4822_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_981_0 = lambda_onfcam4cnrt_line113_980_0;
      vector32 lambda_onfcam4cnrt_line121_2667_0 = gt16_vv(lambda_nfcam4defst_line125_5692_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2908_pack_34 = lambda_onfcam4cnrt_line121_2735_0;
      vector32 lambda_onfcam4cnrt_line121_2701_0 = gt16_vv(lambda_nfcam4defst_line125_5989_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2791_0 = lambda_onfcam4cnrt_line121_2790_0;
      vector32 lambda_onfcam4cnrt_line113_930_0 = mux16_vv(lambda_onfcam4cnrt_line121_2789_0, lambda_nfcam4defst_line125_5956_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2828_0 = lt16_vv(lambda_nfcam4defst_line125_6154_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2829_0 = and16_vv(lambda_onfcam4cnrt_line121_2692_0, lambda_onfcam4cnrt_line121_2828_0);
      vector32 lambda_onfcam4cnrt_line121_2830_0 = mux16_vv(lambda_onfcam4cnrt_line121_2829_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2831_0 = lambda_onfcam4cnrt_line121_2830_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_35 = lambda_onfcam4cnrt_line121_2831_0;
      vector32 lambda_onfcam4cnrt_line113_928_0 = mux16_vv(lambda_onfcam4cnrt_line121_2785_0, lambda_nfcam4defst_line125_6022_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_929_0 = lambda_onfcam4cnrt_line113_928_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_27 = lambda_onfcam4cnrt_line113_929_0;
      vector32 lambda_onfcam4cnrt_line113_976_0 = mux16_vv(lambda_onfcam4cnrt_line121_2881_0, lambda_nfcam4defst_line125_4864_0, ct8_163_0);
      vector32 lambda_nfcam4defst_line125_6419_0 = lshift16_vv(lambda_onfcam4cnrt_line121_2662_0, lambda_onfcam4dpct_line120_355_0);
      vector32 lambda_nfcam4defst_line125_6490_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4840_0);
      vector32 lambda_nfcam4defst_line125_6434_0 = gt16_vv(lambda_nfcam4defst_line125_5692_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6547_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4864_0);
      vector32 lambda_nfcam4defst_line125_6559_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4816_0);
      vector32 lambda_nfcam4defst_line125_6481_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4831_0);
      vector32 lambda_nfcam4defst_line125_6445_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_5791_0);
      vector32 lambda_nfcam4defst_line125_6565_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_6088_0);
      vector32 lambda_nfcam4defst_line125_6475_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_6022_0);
      vector32 lambda_nfcam4defst_line125_6454_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4849_0);
      vector32 lambda_nfcam4defst_line125_6560_0 = gt16_vv(lambda_nfcam4defst_line125_4816_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6561_0 = mux16_vv(lambda_nfcam4defst_line125_6560_0, ct8_163_0, lambda_nfcam4defst_line125_6559_0);
      vector32 lambda_nfcam4defst_line125_6506_0 = gt16_vv(lambda_nfcam4defst_line125_6121_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6437_0 = gt16_vv(lambda_nfcam4defst_line125_5725_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6512_0 = gt16_vv(lambda_nfcam4defst_line125_6187_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6452_0 = gt16_vv(lambda_nfcam4defst_line125_5857_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6491_0 = gt16_vv(lambda_nfcam4defst_line125_4840_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6542_0 = gt16_vv(lambda_nfcam4defst_line125_6319_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6482_0 = gt16_vv(lambda_nfcam4defst_line125_4831_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6562_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4825_0);
      vector32 lambda_nfcam4defst_line125_6544_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4846_0);
      vector32 lambda_nfcam4defst_line125_6493_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4813_0);
      vector32 lambda_nfcam4defst_line125_6425_0 = gt16_vv(lambda_nfcam4defst_line125_5626_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6530_0 = gt16_vv(lambda_nfcam4defst_line125_4819_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6520_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4801_0);
      vector32 lambda_nfcam4defst_line125_6460_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_5923_0);
      vector32 lambda_nfcam4defst_line125_6430_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_5659_0);
      vector32 lambda_nfcam4defst_line125_6536_0 = gt16_vv(lambda_nfcam4defst_line125_5989_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6455_0 = gt16_vv(lambda_nfcam4defst_line125_4849_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6427_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4855_0);
      vector32 lambda_nfcam4defst_line125_6500_0 = gt16_vv(lambda_nfcam4defst_line125_4804_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6554_0 = gt16_vv(lambda_nfcam4defst_line125_4822_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6508_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_6154_0);
      vector32 lambda_nfcam4defst_line125_6497_0 = gt16_vv(lambda_nfcam4defst_line125_6055_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6509_0 = gt16_vv(lambda_nfcam4defst_line125_6154_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6448_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_5824_0);
      vector32 lambda_nfcam4defst_line125_6467_0 = gt16_vv(lambda_nfcam4defst_line125_4828_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6566_0 = gt16_vv(lambda_nfcam4defst_line125_6088_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6567_0 = mux16_vv(lambda_nfcam4defst_line125_6566_0, ct8_163_0, lambda_nfcam4defst_line125_6565_0);
      vector32 lambda_nfcam4defst_line125_6541_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_6319_0);
      vector32 lambda_nfcam4defst_line125_6485_0 = gt16_vv(lambda_nfcam4defst_line125_4810_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6557_0 = gt16_vv(lambda_nfcam4defst_line125_4861_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6510_0 = mux16_vv(lambda_nfcam4defst_line125_6509_0, ct8_163_0, lambda_nfcam4defst_line125_6508_0);
      vector32 lambda_nfcam4defst_line125_6456_0 = mux16_vv(lambda_nfcam4defst_line125_6455_0, ct8_163_0, lambda_nfcam4defst_line125_6454_0);
      vector32 lambda_nfcam4defst_line125_6502_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4807_0);
      vector32 lambda_nfcam4defst_line125_6543_0 = mux16_vv(lambda_nfcam4defst_line125_6542_0, ct8_163_0, lambda_nfcam4defst_line125_6541_0);
      vector32 lambda_nfcam4defst_line125_6538_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4852_0);
      vector32 lambda_nfcam4defst_line125_6420_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4798_0);
      vector32 lambda_nfcam4defst_line125_6483_0 = mux16_vv(lambda_nfcam4defst_line125_6482_0, ct8_163_0, lambda_nfcam4defst_line125_6481_0);
      vector32 lambda_nfcam4defst_line125_6709_0 = mux16_vv(lambda_nfcam4defst_line125_6708_0, lambda_nfcam4defst_line125_6483_0, lambda_nfcam4defst_line125_4831_0);
      vector32 lambda_nfcam4defst_line125_6712_0 = lt16_vv(lambda_nfcam4defst_line125_6709_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6905_0 = mux16_vv(lambda_nfcam4defst_line125_6904_0, lambda_nfcam4defst_line125_6567_0, lambda_nfcam4defst_line125_6088_0);
      vector32 lambda_nfcam4defst_line125_6907_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6905_0);
      vector32 lambda_nfcam4defst_line125_6711_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6709_0);
      vector32 lambda_nfcam4defst_line125_6713_0 = mux16_vv(lambda_nfcam4defst_line125_6712_0, ct8_163_0, lambda_nfcam4defst_line125_6711_0);
      vector32 lambda_nfcam4defst_line125_6517_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_6286_0);
      vector32 lambda_nfcam4defst_line125_6449_0 = gt16_vv(lambda_nfcam4defst_line125_5824_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6539_0 = gt16_vv(lambda_nfcam4defst_line125_4852_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6540_0 = mux16_vv(lambda_nfcam4defst_line125_6539_0, ct8_163_0, lambda_nfcam4defst_line125_6538_0);
      vector32 lambda_nfcam4defst_line125_6842_0 = mux16_vv(lambda_nfcam4defst_line125_6841_0, lambda_nfcam4defst_line125_6540_0, lambda_nfcam4defst_line125_4852_0);
      vector32 lambda_nfcam4defst_line125_6843_0 = lt16_vv(lambda_nfcam4defst_line125_6842_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6845_0 = lt16_vv(lambda_nfcam4defst_line125_6842_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6844_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6842_0);
      vector32 lambda_nfcam4defst_line125_6846_0 = mux16_vv(lambda_nfcam4defst_line125_6845_0, ct8_163_0, lambda_nfcam4defst_line125_6844_0);
      vector32 lambda_nfcam4defst_line125_6466_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4828_0);
      vector32 lambda_nfcam4defst_line125_6468_0 = mux16_vv(lambda_nfcam4defst_line125_6467_0, ct8_163_0, lambda_nfcam4defst_line125_6466_0);
      vector32 lambda_nfcam4defst_line125_6674_0 = mux16_vv(lambda_nfcam4defst_line125_6673_0, lambda_nfcam4defst_line125_6468_0, lambda_nfcam4defst_line125_4828_0);
      vector32 lambda_nfcam4defst_line125_6676_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6674_0);
      vector32 lambda_nfcam4defst_line125_6677_0 = lt16_vv(lambda_nfcam4defst_line125_6674_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6678_0 = mux16_vv(lambda_nfcam4defst_line125_6677_0, ct8_163_0, lambda_nfcam4defst_line125_6676_0);
      vector32 lambda_nfcam4defst_line125_6515_0 = gt16_vv(lambda_nfcam4defst_line125_4834_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6442_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4795_0);
      vector32 lambda_nfcam4defst_line125_6548_0 = gt16_vv(lambda_nfcam4defst_line125_4864_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6496_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_6055_0);
      vector32 lambda_nfcam4defst_line125_6498_0 = mux16_vv(lambda_nfcam4defst_line125_6497_0, ct8_163_0, lambda_nfcam4defst_line125_6496_0);
      vector32 lambda_nfcam4defst_line125_6744_0 = mux16_vv(lambda_nfcam4defst_line125_6743_0, lambda_nfcam4defst_line125_6498_0, lambda_nfcam4defst_line125_6055_0);
      vector32 lambda_nfcam4defst_line125_6746_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6744_0);
      vector32 lambda_nfcam4defst_line125_6747_0 = lt16_vv(lambda_nfcam4defst_line125_6744_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6745_0 = lt16_vv(lambda_nfcam4defst_line125_6744_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6748_0 = mux16_vv(lambda_nfcam4defst_line125_6747_0, ct8_163_0, lambda_nfcam4defst_line125_6746_0);
      vector32 lambda_nfcam4defst_line125_6503_0 = gt16_vv(lambda_nfcam4defst_line125_4807_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6504_0 = mux16_vv(lambda_nfcam4defst_line125_6503_0, ct8_163_0, lambda_nfcam4defst_line125_6502_0);
      vector32 lambda_nfcam4defst_line125_6758_0 = mux16_vv(lambda_nfcam4defst_line125_6757_0, lambda_nfcam4defst_line125_6504_0, lambda_nfcam4defst_line125_4807_0);
      vector32 lambda_nfcam4defst_line125_6760_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6758_0);
      vector32 lambda_nfcam4defst_line125_6761_0 = lt16_vv(lambda_nfcam4defst_line125_6758_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6443_0 = gt16_vv(lambda_nfcam4defst_line125_4795_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6511_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_6187_0);
      vector32 lambda_nfcam4defst_line125_6513_0 = mux16_vv(lambda_nfcam4defst_line125_6512_0, ct8_163_0, lambda_nfcam4defst_line125_6511_0);
      vector32 lambda_nfcam4defst_line125_6440_0 = gt16_vv(lambda_nfcam4defst_line125_5758_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6484_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4810_0);
      vector32 lambda_nfcam4defst_line125_6521_0 = gt16_vv(lambda_nfcam4defst_line125_4801_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6522_0 = mux16_vv(lambda_nfcam4defst_line125_6521_0, ct8_163_0, lambda_nfcam4defst_line125_6520_0);
      vector32 lambda_nfcam4defst_line125_6800_0 = mux16_vv(lambda_nfcam4defst_line125_6799_0, lambda_nfcam4defst_line125_6522_0, lambda_nfcam4defst_line125_4801_0);
      vector32 lambda_nfcam4defst_line125_6801_0 = lt16_vv(lambda_nfcam4defst_line125_6800_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6802_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6800_0);
      vector32 lambda_nfcam4defst_line125_6762_0 = mux16_vv(lambda_nfcam4defst_line125_6761_0, ct8_163_0, lambda_nfcam4defst_line125_6760_0);
      vector32 lambda_nfcam4defst_line125_6464_0 = gt16_vv(lambda_nfcam4defst_line125_6385_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6479_0 = gt16_vv(lambda_nfcam4defst_line125_5956_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6803_0 = lt16_vv(lambda_nfcam4defst_line125_6800_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6478_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_5956_0);
      vector32 lambda_nfcam4defst_line125_6469_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_6352_0);
      vector32 lambda_nfcam4defst_line125_6486_0 = mux16_vv(lambda_nfcam4defst_line125_6485_0, ct8_163_0, lambda_nfcam4defst_line125_6484_0);
      vector32 lambda_nfcam4defst_line125_6716_0 = mux16_vv(lambda_nfcam4defst_line125_6715_0, lambda_nfcam4defst_line125_6486_0, lambda_nfcam4defst_line125_4810_0);
      vector32 lambda_nfcam4defst_line125_6718_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6716_0);
      vector32 lambda_nfcam4defst_line125_6428_0 = gt16_vv(lambda_nfcam4defst_line125_4855_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6429_0 = mux16_vv(lambda_nfcam4defst_line125_6428_0, ct8_163_0, lambda_nfcam4defst_line125_6427_0);
      vector32 lambda_nfcam4defst_line125_6583_0 = mux16_vv(lambda_nfcam4defst_line125_6582_0, lambda_nfcam4defst_line125_6429_0, lambda_nfcam4defst_line125_4855_0);
      vector32 lambda_nfcam4defst_line125_6585_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6583_0);
      vector32 lambda_nfcam4defst_line125_6584_0 = lt16_vv(lambda_nfcam4defst_line125_6583_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6586_0 = lt16_vv(lambda_nfcam4defst_line125_6583_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6518_0 = gt16_vv(lambda_nfcam4defst_line125_6286_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6519_0 = mux16_vv(lambda_nfcam4defst_line125_6518_0, ct8_163_0, lambda_nfcam4defst_line125_6517_0);
      vector32 lambda_nfcam4defst_line125_6793_0 = mux16_vv(lambda_nfcam4defst_line125_6792_0, lambda_nfcam4defst_line125_6519_0, lambda_nfcam4defst_line125_6286_0);
      vector32 lambda_nfcam4defst_line125_6795_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6793_0);
      vector32 lambda_nfcam4defst_line125_6804_0 = mux16_vv(lambda_nfcam4defst_line125_6803_0, ct8_163_0, lambda_nfcam4defst_line125_6802_0);
      vector32 lambda_nfcam4defst_line125_6805_0 = mux16_vv(lambda_nfcam4defst_line125_6801_0, lambda_nfcam4defst_line125_6804_0, lambda_nfcam4defst_line125_6800_0);
      vector32 lambda_onfcam4cnrt_line122_926_0 = mult16_vv(lambda_onfcam4cnrt_line122_31_0, lambda_nfcam4defst_line125_6805_0);
      vector32 lambda_onfcam4cnrt_line122_927_0 = lambda_onfcam4cnrt_line122_926_0;
      vector32 lambda_nfcam4defst_line125_6457_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_5890_0);
      vector32 lambda_nfcam4defst_line125_6514_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4834_0);
      vector32 lambda_nfcam4defst_line125_6516_0 = mux16_vv(lambda_nfcam4defst_line125_6515_0, ct8_163_0, lambda_nfcam4defst_line125_6514_0);
      vector32 lambda_nfcam4defst_line125_6847_0 = mux16_vv(lambda_nfcam4defst_line125_6843_0, lambda_nfcam4defst_line125_6846_0, lambda_nfcam4defst_line125_6842_0);
      vector32 lambda_onfcam4cnrt_line122_937_0 = mult16_vv(calcXtk_194_0, lambda_nfcam4defst_line125_6847_0);
      vector32 lambda_nfcam4defst_line125_6535_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_5989_0);
      vector32 lambda_nfcam4defst_line125_6537_0 = mux16_vv(lambda_nfcam4defst_line125_6536_0, ct8_163_0, lambda_nfcam4defst_line125_6535_0);
      vector32 lambda_nfcam4defst_line125_6835_0 = mux16_vv(lambda_nfcam4defst_line125_6834_0, lambda_nfcam4defst_line125_6537_0, lambda_nfcam4defst_line125_5989_0);
      vector32 lambda_nfcam4defst_line125_6838_0 = lt16_vv(lambda_nfcam4defst_line125_6835_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6836_0 = lt16_vv(lambda_nfcam4defst_line125_6835_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6837_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6835_0);
      vector32 lambda_nfcam4defst_line125_6839_0 = mux16_vv(lambda_nfcam4defst_line125_6838_0, ct8_163_0, lambda_nfcam4defst_line125_6837_0);
      vector32 lambda_nfcam4defst_line125_6891_0 = mux16_vv(lambda_nfcam4defst_line125_6890_0, lambda_nfcam4defst_line125_6561_0, lambda_nfcam4defst_line125_4816_0);
      vector32 lambda_nfcam4defst_line125_6893_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6891_0);
      vector32 lambda_nfcam4defst_line125_6894_0 = lt16_vv(lambda_nfcam4defst_line125_6891_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6895_0 = mux16_vv(lambda_nfcam4defst_line125_6894_0, ct8_163_0, lambda_nfcam4defst_line125_6893_0);
      vector32 lambda_nfcam4defst_line125_6892_0 = lt16_vv(lambda_nfcam4defst_line125_6891_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6896_0 = mux16_vv(lambda_nfcam4defst_line125_6892_0, lambda_nfcam4defst_line125_6895_0, lambda_nfcam4defst_line125_6891_0);
      vector32 lambda_onfcam4cnrt_line122_951_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_6896_0);
      vector32 lambda_onfcam4cnrt_line122_952_0 = lambda_onfcam4cnrt_line122_951_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_15 = lambda_onfcam4cnrt_line122_952_0;
      vector32 lambda_onfcam4cnrt_line121_2702_0 = gt16_vv(lambda_nfcam4defst_line125_4852_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2869_0 = and16_vv(lambda_onfcam4cnrt_line121_2702_0, lambda_onfcam4cnrt_line121_2868_0);
      vector32 lambda_onfcam4cnrt_line121_2870_0 = mux16_vv(lambda_onfcam4cnrt_line121_2869_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2871_0 = lambda_onfcam4cnrt_line121_2870_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_12 = lambda_onfcam4cnrt_line121_2871_0;
      vector32 lambda_nfcam4defst_line125_6849_0 = mux16_vv(lambda_nfcam4defst_line125_6848_0, lambda_nfcam4defst_line125_6543_0, lambda_nfcam4defst_line125_6319_0);
      vector32 lambda_nfcam4defst_line125_6850_0 = lt16_vv(lambda_nfcam4defst_line125_6849_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6444_0 = mux16_vv(lambda_nfcam4defst_line125_6443_0, ct8_163_0, lambda_nfcam4defst_line125_6442_0);
      vector32 lambda_nfcam4defst_line125_6618_0 = mux16_vv(lambda_nfcam4defst_line125_6617_0, lambda_nfcam4defst_line125_6444_0, lambda_nfcam4defst_line125_4795_0);
      vector32 lambda_nfcam4defst_line125_6620_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6618_0);
      vector32 lambda_nfcam4defst_line125_6619_0 = lt16_vv(lambda_nfcam4defst_line125_6618_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6621_0 = lt16_vv(lambda_nfcam4defst_line125_6618_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_onfcam4cnrt_line121_2674_0 = gt16_vv(lambda_nfcam4defst_line125_4849_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2876_0 = lt16_vv(lambda_nfcam4defst_line125_4846_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2877_0 = and16_vv(lambda_onfcam4cnrt_line121_2704_0, lambda_onfcam4cnrt_line121_2876_0);
      vector32 lambda_onfcam4cnrt_line113_974_0 = mux16_vv(lambda_onfcam4cnrt_line121_2877_0, lambda_nfcam4defst_line125_4846_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2878_0 = mux16_vv(lambda_onfcam4cnrt_line121_2877_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2879_0 = lambda_onfcam4cnrt_line121_2878_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_23 = lambda_onfcam4cnrt_line121_2879_0;
      vector32 lambda_onfcam4cnrt_line121_2742_0 = mux16_vv(lambda_onfcam4cnrt_line121_2741_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2743_0 = lambda_onfcam4cnrt_line121_2742_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_24 = lambda_onfcam4cnrt_line121_2743_0;
      vector32 lambda_nfcam4defst_line125_6488_0 = gt16_vv(lambda_nfcam4defst_line125_4837_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6624_0 = gt16_vv(lambda_nfcam4defst_line125_5791_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6499_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4804_0);
      vector32 lambda_onfcam4cnrt_line122_938_0 = lambda_onfcam4cnrt_line122_937_0;
      vector32 lambda_onfcam4cnrt_line121_2854_0 = mux16_vv(lambda_onfcam4cnrt_line121_2853_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2855_0 = lambda_onfcam4cnrt_line121_2854_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_44 = lambda_onfcam4cnrt_line121_2855_0;
      vector32 lambda_onfcam4cnrt_line121_2815_0 = lambda_onfcam4cnrt_line121_2814_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_20 = lambda_onfcam4cnrt_line121_2815_0;
      vector32 lambda_nfcam4defst_line125_6461_0 = gt16_vv(lambda_nfcam4defst_line125_5923_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6462_0 = mux16_vv(lambda_nfcam4defst_line125_6461_0, ct8_163_0, lambda_nfcam4defst_line125_6460_0);
      vector32 lambda_nfcam4defst_line125_6855_0 = gt16_vv(lambda_nfcam4defst_line125_4846_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6659_0 = gt16_vv(lambda_nfcam4defst_line125_5923_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6660_0 = mux16_vv(lambda_nfcam4defst_line125_6659_0, lambda_nfcam4defst_line125_6462_0, lambda_nfcam4defst_line125_5923_0);
      vector32 lambda_nfcam4defst_line125_6663_0 = lt16_vv(lambda_nfcam4defst_line125_6660_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6662_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6660_0);
      vector32 lambda_nfcam4defst_line125_6664_0 = mux16_vv(lambda_nfcam4defst_line125_6663_0, ct8_163_0, lambda_nfcam4defst_line125_6662_0);
      vector32 lambda_onfcam4cnrt_line113_950_0 = mux16_vv(lambda_onfcam4cnrt_line121_2829_0, lambda_nfcam4defst_line125_6154_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_951_0 = lambda_onfcam4cnrt_line113_950_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_35 = lambda_onfcam4cnrt_line113_951_0;
      vector32 lambda_nfcam4defst_line125_6545_0 = gt16_vv(lambda_nfcam4defst_line125_4846_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_onfcam4cnrt_line113_977_0 = lambda_onfcam4cnrt_line113_976_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_17 = lambda_onfcam4cnrt_line113_977_0;
      vector32 lambda_onfcam4cnrt_line121_2865_0 = and16_vv(lambda_onfcam4cnrt_line121_2701_0, lambda_onfcam4cnrt_line121_2864_0);
      vector32 lambda_onfcam4cnrt_line113_968_0 = mux16_vv(lambda_onfcam4cnrt_line121_2865_0, lambda_nfcam4defst_line125_5989_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_969_0 = lambda_onfcam4cnrt_line113_968_0;
      vector32 lambda_onfcam4cnrt_line121_2866_0 = mux16_vv(lambda_onfcam4cnrt_line121_2865_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2867_0 = lambda_onfcam4cnrt_line121_2866_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_45 = lambda_onfcam4cnrt_line121_2867_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_45 = lambda_onfcam4cnrt_line113_969_0;
      vector32 lambda_onfcam4cnrt_line121_2744_0 = lt16_vv(lambda_nfcam4defst_line125_5791_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2745_0 = and16_vv(lambda_onfcam4cnrt_line121_2671_0, lambda_onfcam4cnrt_line121_2744_0);
      vector32 lambda_onfcam4cnrt_line113_908_0 = mux16_vv(lambda_onfcam4cnrt_line121_2745_0, lambda_nfcam4defst_line125_5791_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_909_0 = lambda_onfcam4cnrt_line113_908_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_13 = lambda_onfcam4cnrt_line113_909_0;
      vector32 lambda_onfcam4cnrt_line113_970_0 = mux16_vv(lambda_onfcam4cnrt_line121_2869_0, lambda_nfcam4defst_line125_4852_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_971_0 = lambda_onfcam4cnrt_line113_970_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_12 = lambda_onfcam4cnrt_line113_971_0;
      vector32 lambda_nfcam4defst_line125_6431_0 = gt16_vv(lambda_nfcam4defst_line125_5659_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6432_0 = mux16_vv(lambda_nfcam4defst_line125_6431_0, ct8_163_0, lambda_nfcam4defst_line125_6430_0);
      vector32 lambda_nfcam4defst_line125_6556_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4861_0);
      vector32 lambda_nfcam4defst_line125_6558_0 = mux16_vv(lambda_nfcam4defst_line125_6557_0, ct8_163_0, lambda_nfcam4defst_line125_6556_0);
      vector32 lambda_nfcam4defst_line125_6884_0 = mux16_vv(lambda_nfcam4defst_line125_6883_0, lambda_nfcam4defst_line125_6558_0, lambda_nfcam4defst_line125_4861_0);
      vector32 lambda_nfcam4defst_line125_6886_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6884_0);
      vector32 lambda_nfcam4defst_line125_6887_0 = lt16_vv(lambda_nfcam4defst_line125_6884_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6888_0 = mux16_vv(lambda_nfcam4defst_line125_6887_0, ct8_163_0, lambda_nfcam4defst_line125_6886_0);
      vector32 lambda_onfcam4cnrt_line121_2694_0 = gt16_vv(lambda_nfcam4defst_line125_4834_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2837_0 = and16_vv(lambda_onfcam4cnrt_line121_2694_0, lambda_onfcam4cnrt_line121_2836_0);
      vector32 lambda_onfcam4cnrt_line121_2838_0 = mux16_vv(lambda_onfcam4cnrt_line121_2837_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_954_0 = mux16_vv(lambda_onfcam4cnrt_line121_2837_0, lambda_nfcam4defst_line125_4834_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2839_0 = lambda_onfcam4cnrt_line121_2838_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_25 = lambda_onfcam4cnrt_line121_2839_0;
      vector32 lambda_onfcam4cnrt_line121_2729_0 = and16_vv(lambda_onfcam4cnrt_line121_2667_0, lambda_onfcam4cnrt_line121_2728_0);
      vector32 lambda_onfcam4cnrt_line121_2730_0 = mux16_vv(lambda_onfcam4cnrt_line121_2729_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2731_0 = lambda_onfcam4cnrt_line121_2730_0;
      vector32 lambda_nfcam4defst_line125_6450_0 = mux16_vv(lambda_nfcam4defst_line125_6449_0, ct8_163_0, lambda_nfcam4defst_line125_6448_0);
      vector32 lambda_onfcam4cnrt_line121_2908_pack_5 = lambda_onfcam4cnrt_line121_2731_0;
      vector32 lambda_onfcam4cnrt_line113_984_0 = mux16_vv(lambda_onfcam4cnrt_line121_2897_0, lambda_nfcam4defst_line125_4816_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_985_0 = lambda_onfcam4cnrt_line113_984_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_15 = lambda_onfcam4cnrt_line113_985_0;
      vector32 lambda_nfcam4defst_line125_6680_0 = gt16_vv(lambda_nfcam4defst_line125_6352_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6852_0 = lt16_vv(lambda_nfcam4defst_line125_6849_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6470_0 = gt16_vv(lambda_nfcam4defst_line125_6352_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6471_0 = mux16_vv(lambda_nfcam4defst_line125_6470_0, ct8_163_0, lambda_nfcam4defst_line125_6469_0);
      vector32 lambda_nfcam4defst_line125_6681_0 = mux16_vv(lambda_nfcam4defst_line125_6680_0, lambda_nfcam4defst_line125_6471_0, lambda_nfcam4defst_line125_6352_0);
      vector32 lambda_nfcam4defst_line125_6684_0 = lt16_vv(lambda_nfcam4defst_line125_6681_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6683_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6681_0);
      vector32 lambda_nfcam4defst_line125_6682_0 = lt16_vv(lambda_nfcam4defst_line125_6681_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6685_0 = mux16_vv(lambda_nfcam4defst_line125_6684_0, ct8_163_0, lambda_nfcam4defst_line125_6683_0);
      vector32 lambda_nfcam4defst_line125_6686_0 = mux16_vv(lambda_nfcam4defst_line125_6682_0, lambda_nfcam4defst_line125_6685_0, lambda_nfcam4defst_line125_6681_0);
      vector32 lambda_onfcam4cnrt_line113_933_0 = lambda_onfcam4cnrt_line113_932_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_32 = lambda_onfcam4cnrt_line113_933_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_32 = lambda_onfcam4cnrt_line121_2795_0;
      vector32 lambda_onfcam4cnrt_line121_2825_0 = and16_vv(lambda_onfcam4cnrt_line121_2691_0, lambda_onfcam4cnrt_line121_2824_0);
      vector32 lambda_onfcam4cnrt_line121_2826_0 = mux16_vv(lambda_onfcam4cnrt_line121_2825_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_948_0 = mux16_vv(lambda_onfcam4cnrt_line121_2825_0, lambda_nfcam4defst_line125_6121_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_949_0 = lambda_onfcam4cnrt_line113_948_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_42 = lambda_onfcam4cnrt_line113_949_0;
      vector32 lambda_nfcam4defst_line125_6494_0 = gt16_vv(lambda_nfcam4defst_line125_4813_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6495_0 = mux16_vv(lambda_nfcam4defst_line125_6494_0, ct8_163_0, lambda_nfcam4defst_line125_6493_0);
      vector32 lambda_nfcam4defst_line125_6737_0 = mux16_vv(lambda_nfcam4defst_line125_6736_0, lambda_nfcam4defst_line125_6495_0, lambda_nfcam4defst_line125_4813_0);
      vector32 lambda_nfcam4defst_line125_6738_0 = lt16_vv(lambda_nfcam4defst_line125_6737_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6740_0 = lt16_vv(lambda_nfcam4defst_line125_6737_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6739_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6737_0);
      vector32 lambda_onfcam4cnrt_line113_931_0 = lambda_onfcam4cnrt_line113_930_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_1 = lambda_onfcam4cnrt_line113_931_0;
      vector32 lambda_onfcam4cnrt_line121_2833_0 = and16_vv(lambda_onfcam4cnrt_line121_2693_0, lambda_onfcam4cnrt_line121_2832_0);
      vector32 lambda_onfcam4cnrt_line121_2834_0 = mux16_vv(lambda_onfcam4cnrt_line121_2833_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_952_0 = mux16_vv(lambda_onfcam4cnrt_line121_2833_0, lambda_nfcam4defst_line125_6187_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_953_0 = lambda_onfcam4cnrt_line113_952_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_43 = lambda_onfcam4cnrt_line113_953_0;
      vector32 lambda_onfcam4cnrt_line121_2835_0 = lambda_onfcam4cnrt_line121_2834_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_43 = lambda_onfcam4cnrt_line121_2835_0;
      vector32 lambda_nfcam4defst_line125_6480_0 = mux16_vv(lambda_nfcam4defst_line125_6479_0, ct8_163_0, lambda_nfcam4defst_line125_6478_0);
      vector32 lambda_nfcam4defst_line125_6702_0 = mux16_vv(lambda_nfcam4defst_line125_6701_0, lambda_nfcam4defst_line125_6480_0, lambda_nfcam4defst_line125_5956_0);
      vector32 lambda_nfcam4defst_line125_6703_0 = lt16_vv(lambda_nfcam4defst_line125_6702_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6550_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_5593_0);
      vector32 lambda_nfcam4defst_line125_6458_0 = gt16_vv(lambda_nfcam4defst_line125_5890_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6459_0 = mux16_vv(lambda_nfcam4defst_line125_6458_0, ct8_163_0, lambda_nfcam4defst_line125_6457_0);
      vector32 lambda_nfcam4defst_line125_6653_0 = mux16_vv(lambda_nfcam4defst_line125_6652_0, lambda_nfcam4defst_line125_6459_0, lambda_nfcam4defst_line125_5890_0);
      vector32 lambda_nfcam4defst_line125_6656_0 = lt16_vv(lambda_nfcam4defst_line125_6653_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6654_0 = lt16_vv(lambda_nfcam4defst_line125_6653_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6655_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6653_0);
      vector32 lambda_nfcam4defst_line125_6657_0 = mux16_vv(lambda_nfcam4defst_line125_6656_0, ct8_163_0, lambda_nfcam4defst_line125_6655_0);
      vector32 lambda_nfcam4defst_line125_6658_0 = mux16_vv(lambda_nfcam4defst_line125_6654_0, lambda_nfcam4defst_line125_6657_0, lambda_nfcam4defst_line125_6653_0);
      vector32 lambda_onfcam4cnrt_line122_886_0 = mult16_vv(lambda_onfcam4cnrt_line122_0, lambda_nfcam4defst_line125_6658_0);
      vector32 lambda_onfcam4cnrt_line122_887_0 = lambda_onfcam4cnrt_line122_886_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_3 = lambda_onfcam4cnrt_line122_887_0;
      vector32 lambda_onfcam4cnrt_line121_2746_0 = mux16_vv(lambda_onfcam4cnrt_line121_2745_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2747_0 = lambda_onfcam4cnrt_line121_2746_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_13 = lambda_onfcam4cnrt_line121_2747_0;
      vector32 lambda_nfcam4defst_line125_6463_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_6385_0);
      vector32 lambda_nfcam4defst_line125_6465_0 = mux16_vv(lambda_nfcam4defst_line125_6464_0, ct8_163_0, lambda_nfcam4defst_line125_6463_0);
      vector32 lambda_nfcam4defst_line125_6749_0 = mux16_vv(lambda_nfcam4defst_line125_6745_0, lambda_nfcam4defst_line125_6748_0, lambda_nfcam4defst_line125_6744_0);
      vector32 lambda_onfcam4cnrt_line122_911_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_6749_0);
      vector32 lambda_onfcam4cnrt_line122_912_0 = lambda_onfcam4cnrt_line122_911_0;
      vector32 lambda_onfcam4cnrt_line121_2720_0 = lt16_vv(lambda_nfcam4defst_line125_4855_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2665_0 = gt16_vv(lambda_nfcam4defst_line125_4855_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6523_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_6220_0);
      vector32 lambda_nfcam4defst_line125_6631_0 = gt16_vv(lambda_nfcam4defst_line125_5824_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6632_0 = mux16_vv(lambda_nfcam4defst_line125_6631_0, lambda_nfcam4defst_line125_6450_0, lambda_nfcam4defst_line125_5824_0);
      vector32 lambda_nfcam4defst_line125_6634_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6632_0);
      vector32 lambda_nfcam4defst_line125_6635_0 = lt16_vv(lambda_nfcam4defst_line125_6632_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6636_0 = mux16_vv(lambda_nfcam4defst_line125_6635_0, ct8_163_0, lambda_nfcam4defst_line125_6634_0);
      vector32 lambda_nfcam4defst_line125_6563_0 = gt16_vv(lambda_nfcam4defst_line125_4825_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6564_0 = mux16_vv(lambda_nfcam4defst_line125_6563_0, ct8_163_0, lambda_nfcam4defst_line125_6562_0);
      vector32 lambda_nfcam4defst_line125_6898_0 = mux16_vv(lambda_nfcam4defst_line125_6897_0, lambda_nfcam4defst_line125_6564_0, lambda_nfcam4defst_line125_4825_0);
      vector32 lambda_nfcam4defst_line125_6900_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6898_0);
      vector32 lambda_onfcam4cnrt_line113_917_0 = lambda_onfcam4cnrt_line113_916_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_3 = lambda_onfcam4cnrt_line113_917_0;
      vector32 lambda_onfcam4cnrt_line121_2900_0 = lt16_vv(lambda_nfcam4defst_line125_4825_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2901_0 = and16_vv(lambda_onfcam4cnrt_line121_2710_0, lambda_onfcam4cnrt_line121_2900_0);
      vector32 lambda_onfcam4cnrt_line121_2902_0 = mux16_vv(lambda_onfcam4cnrt_line121_2901_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2903_0 = lambda_onfcam4cnrt_line121_2902_0;
      vector32 lambda_onfcam4cnrt_line113_986_0 = mux16_vv(lambda_onfcam4cnrt_line121_2901_0, lambda_nfcam4defst_line125_4825_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_987_0 = lambda_onfcam4cnrt_line113_986_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_40 = lambda_onfcam4cnrt_line113_987_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_40 = lambda_onfcam4cnrt_line121_2903_0;
      vector32 lambda_onfcam4cnrt_line121_2753_0 = and16_vv(lambda_onfcam4cnrt_line121_2673_0, lambda_onfcam4cnrt_line121_2752_0);
      vector32 lambda_onfcam4cnrt_line113_912_0 = mux16_vv(lambda_onfcam4cnrt_line121_2753_0, lambda_nfcam4defst_line125_5857_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2908_pack_1 = lambda_onfcam4cnrt_line121_2791_0;
      vector32 lambda_onfcam4cnrt_line121_2890_0 = mux16_vv(lambda_onfcam4cnrt_line121_2889_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2891_0 = lambda_onfcam4cnrt_line121_2890_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_22 = lambda_onfcam4cnrt_line121_2891_0;
      vector32 lambda_nfcam4defst_line125_6446_0 = gt16_vv(lambda_nfcam4defst_line125_5791_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6447_0 = mux16_vv(lambda_nfcam4defst_line125_6446_0, ct8_163_0, lambda_nfcam4defst_line125_6445_0);
      vector32 lambda_nfcam4defst_line125_6625_0 = mux16_vv(lambda_nfcam4defst_line125_6624_0, lambda_nfcam4defst_line125_6447_0, lambda_nfcam4defst_line125_5791_0);
      vector32 lambda_nfcam4defst_line125_6627_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6625_0);
      vector32 lambda_nfcam4defst_line125_6628_0 = lt16_vv(lambda_nfcam4defst_line125_6625_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6626_0 = lt16_vv(lambda_nfcam4defst_line125_6625_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6899_0 = lt16_vv(lambda_nfcam4defst_line125_6898_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6750_0 = gt16_vv(lambda_nfcam4defst_line125_4804_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6806_0 = gt16_vv(lambda_nfcam4defst_line125_6220_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6840_0 = mux16_vv(lambda_nfcam4defst_line125_6836_0, lambda_nfcam4defst_line125_6839_0, lambda_nfcam4defst_line125_6835_0);
      vector32 lambda_onfcam4cnrt_line122_935_0 = mult16_vv(lambda_onfcam4cnrt_line122_0, lambda_nfcam4defst_line125_6840_0);
      vector32 lambda_onfcam4cnrt_line122_957_pack_18 = lambda_onfcam4cnrt_line122_927_0;
      vector32 lambda_nfcam4defst_line125_6719_0 = lt16_vv(lambda_nfcam4defst_line125_6716_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6720_0 = mux16_vv(lambda_nfcam4defst_line125_6719_0, ct8_163_0, lambda_nfcam4defst_line125_6718_0);
      vector32 lambda_nfcam4defst_line125_6759_0 = lt16_vv(lambda_nfcam4defst_line125_6758_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6763_0 = mux16_vv(lambda_nfcam4defst_line125_6759_0, lambda_nfcam4defst_line125_6762_0, lambda_nfcam4defst_line125_6758_0);
      vector32 lambda_onfcam4cnrt_line122_915_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_6763_0);
      vector32 lambda_onfcam4cnrt_line122_916_0 = lambda_onfcam4cnrt_line122_915_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_39 = lambda_onfcam4cnrt_line122_916_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_20 = lambda_onfcam4cnrt_line122_912_0;
      vector32 lambda_onfcam4cnrt_line113_918_0 = mux16_vv(lambda_onfcam4cnrt_line121_2765_0, lambda_nfcam4defst_line125_5923_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_919_0 = lambda_onfcam4cnrt_line113_918_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_4 = lambda_onfcam4cnrt_line113_919_0;
      vector32 lambda_nfcam4defst_line125_6590_0 = mux16_vv(lambda_nfcam4defst_line125_6589_0, lambda_nfcam4defst_line125_6432_0, lambda_nfcam4defst_line125_5659_0);
      vector32 lambda_nfcam4defst_line125_6591_0 = lt16_vv(lambda_nfcam4defst_line125_6590_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6421_0 = gt16_vv(lambda_nfcam4defst_line125_4798_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6610_0 = gt16_vv(lambda_nfcam4defst_line125_5758_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2726_0 = mux16_vv(lambda_onfcam4cnrt_line121_2725_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2727_0 = lambda_onfcam4cnrt_line121_2726_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_14 = lambda_onfcam4cnrt_line121_2727_0;
      vector32 lambda_nfcam4defst_line125_6492_0 = mux16_vv(lambda_nfcam4defst_line125_6491_0, ct8_163_0, lambda_nfcam4defst_line125_6490_0);
      vector32 lambda_onfcam4cnrt_line113_913_0 = lambda_onfcam4cnrt_line113_912_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_2 = lambda_onfcam4cnrt_line113_913_0;
      vector32 lambda_nfcam4defst_line125_6633_0 = lt16_vv(lambda_nfcam4defst_line125_6632_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6637_0 = mux16_vv(lambda_nfcam4defst_line125_6633_0, lambda_nfcam4defst_line125_6636_0, lambda_nfcam4defst_line125_6632_0);
      vector32 lambda_onfcam4cnrt_line122_880_0 = mult16_vv(lambda_onfcam4cnrt_line122_0, lambda_nfcam4defst_line125_6637_0);
      vector32 lambda_onfcam4cnrt_line122_881_0 = lambda_onfcam4cnrt_line122_880_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_21 = lambda_onfcam4cnrt_line122_881_0;
      vector32 lambda_nfcam4defst_line125_6526_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_6253_0);
      vector32 lambda_onfcam4cnrt_line121_2768_0 = lt16_vv(lambda_nfcam4defst_line125_6385_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2769_0 = and16_vv(lambda_onfcam4cnrt_line121_2677_0, lambda_onfcam4cnrt_line121_2768_0);
      vector32 lambda_onfcam4cnrt_line121_2770_0 = mux16_vv(lambda_onfcam4cnrt_line121_2769_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2771_0 = lambda_onfcam4cnrt_line121_2770_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_7 = lambda_onfcam4cnrt_line121_2771_0;
      vector32 lambda_nfcam4defst_line125_6418_0 = gt16_vv(lambda_nfcam4defst_line125_4798_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line113_990_pack_22 = lambda_onfcam4cnrt_line113_981_0;
      vector32 lambda_nfcam4defst_line125_6527_0 = gt16_vv(lambda_nfcam4defst_line125_6253_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6528_0 = mux16_vv(lambda_nfcam4defst_line125_6527_0, ct8_163_0, lambda_nfcam4defst_line125_6526_0);
      vector32 lambda_nfcam4defst_line125_6814_0 = mux16_vv(lambda_nfcam4defst_line125_6813_0, lambda_nfcam4defst_line125_6528_0, lambda_nfcam4defst_line125_6253_0);
      vector32 lambda_nfcam4defst_line125_6816_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6814_0);
      vector32 lambda_nfcam4defst_line125_6815_0 = lt16_vv(lambda_nfcam4defst_line125_6814_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6817_0 = lt16_vv(lambda_nfcam4defst_line125_6814_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6818_0 = mux16_vv(lambda_nfcam4defst_line125_6817_0, ct8_163_0, lambda_nfcam4defst_line125_6816_0);
      vector32 lambda_nfcam4defst_line125_6819_0 = mux16_vv(lambda_nfcam4defst_line125_6815_0, lambda_nfcam4defst_line125_6818_0, lambda_nfcam4defst_line125_6814_0);
      vector32 lambda_onfcam4cnrt_line121_2748_0 = lt16_vv(lambda_nfcam4defst_line125_5824_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2749_0 = and16_vv(lambda_onfcam4cnrt_line121_2672_0, lambda_onfcam4cnrt_line121_2748_0);
      vector32 lambda_onfcam4cnrt_line121_2750_0 = mux16_vv(lambda_onfcam4cnrt_line121_2749_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2751_0 = lambda_onfcam4cnrt_line121_2750_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_21 = lambda_onfcam4cnrt_line121_2751_0;
      vector32 lambda_onfcam4cnrt_line121_2736_0 = lt16_vv(lambda_nfcam4defst_line125_5758_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2737_0 = and16_vv(lambda_onfcam4cnrt_line121_2669_0, lambda_onfcam4cnrt_line121_2736_0);
      vector32 lambda_onfcam4cnrt_line121_2738_0 = mux16_vv(lambda_onfcam4cnrt_line121_2737_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_904_0 = mux16_vv(lambda_onfcam4cnrt_line121_2737_0, lambda_nfcam4defst_line125_5758_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2739_0 = lambda_onfcam4cnrt_line121_2738_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_48 = lambda_onfcam4cnrt_line121_2739_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_37 = lambda_onfcam4cnrt_line121_2803_0;
      vector32 lambda_onfcam4cnrt_line113_902_0 = mux16_vv(lambda_onfcam4cnrt_line121_2733_0, lambda_nfcam4defst_line125_5725_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_903_0 = lambda_onfcam4cnrt_line113_902_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_34 = lambda_onfcam4cnrt_line113_903_0;
      vector32 lambda_onfcam4cnrt_line121_2756_0 = lt16_vv(lambda_nfcam4defst_line125_4849_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2757_0 = and16_vv(lambda_onfcam4cnrt_line121_2674_0, lambda_onfcam4cnrt_line121_2756_0);
      vector32 lambda_onfcam4cnrt_line121_2758_0 = mux16_vv(lambda_onfcam4cnrt_line121_2757_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2759_0 = lambda_onfcam4cnrt_line121_2758_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_11 = lambda_onfcam4cnrt_line121_2759_0;
      vector32 lambda_onfcam4cnrt_line113_900_0 = mux16_vv(lambda_onfcam4cnrt_line121_2729_0, lambda_nfcam4defst_line125_5692_0, ct8_163_0);
      vector32 lambda_nfcam4defst_line125_6778_0 = gt16_vv(lambda_nfcam4defst_line125_6187_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6779_0 = mux16_vv(lambda_nfcam4defst_line125_6778_0, lambda_nfcam4defst_line125_6513_0, lambda_nfcam4defst_line125_6187_0);
      vector32 lambda_nfcam4defst_line125_6782_0 = lt16_vv(lambda_nfcam4defst_line125_6779_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6780_0 = lt16_vv(lambda_nfcam4defst_line125_6779_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6781_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6779_0);
      vector32 lambda_nfcam4defst_line125_6439_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_5758_0);
      vector32 lambda_nfcam4defst_line125_6441_0 = mux16_vv(lambda_nfcam4defst_line125_6440_0, ct8_163_0, lambda_nfcam4defst_line125_6439_0);
      vector32 lambda_nfcam4defst_line125_6611_0 = mux16_vv(lambda_nfcam4defst_line125_6610_0, lambda_nfcam4defst_line125_6441_0, lambda_nfcam4defst_line125_5758_0);
      vector32 lambda_nfcam4defst_line125_6613_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6611_0);
      vector32 lambda_nfcam4defst_line125_6612_0 = lt16_vv(lambda_nfcam4defst_line125_6611_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6614_0 = lt16_vv(lambda_nfcam4defst_line125_6611_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6615_0 = mux16_vv(lambda_nfcam4defst_line125_6614_0, ct8_163_0, lambda_nfcam4defst_line125_6613_0);
      vector32 lambda_nfcam4defst_line125_6616_0 = mux16_vv(lambda_nfcam4defst_line125_6612_0, lambda_nfcam4defst_line125_6615_0, lambda_nfcam4defst_line125_6611_0);
      vector32 lambda_onfcam4cnrt_line122_875_0 = lambda_nfcam4defst_line125_6616_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_48 = lambda_onfcam4cnrt_line122_875_0;
      vector32 lambda_nfcam4defst_line125_6524_0 = gt16_vv(lambda_nfcam4defst_line125_6220_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6525_0 = mux16_vv(lambda_nfcam4defst_line125_6524_0, ct8_163_0, lambda_nfcam4defst_line125_6523_0);
      vector32 lambda_nfcam4defst_line125_6807_0 = mux16_vv(lambda_nfcam4defst_line125_6806_0, lambda_nfcam4defst_line125_6525_0, lambda_nfcam4defst_line125_6220_0);
      vector32 lambda_nfcam4defst_line125_6808_0 = lt16_vv(lambda_nfcam4defst_line125_6807_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6810_0 = lt16_vv(lambda_nfcam4defst_line125_6807_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6741_0 = mux16_vv(lambda_nfcam4defst_line125_6740_0, ct8_163_0, lambda_nfcam4defst_line125_6739_0);
      vector32 lambda_nfcam4defst_line125_6742_0 = mux16_vv(lambda_nfcam4defst_line125_6738_0, lambda_nfcam4defst_line125_6741_0, lambda_nfcam4defst_line125_6737_0);
      vector32 lambda_onfcam4cnrt_line122_909_0 = mult16_vv(calcXtk_194_0, lambda_nfcam4defst_line125_6742_0);
      vector32 lambda_onfcam4cnrt_line122_910_0 = lambda_onfcam4cnrt_line122_909_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_36 = lambda_onfcam4cnrt_line122_910_0;
      vector32 lambda_nfcam4defst_line125_6487_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4837_0);
      vector32 lambda_onfcam4cnrt_line121_2844_0 = lt16_vv(lambda_nfcam4defst_line125_4801_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2845_0 = and16_vv(lambda_onfcam4cnrt_line121_2696_0, lambda_onfcam4cnrt_line121_2844_0);
      vector32 lambda_onfcam4cnrt_line113_958_0 = mux16_vv(lambda_onfcam4cnrt_line121_2845_0, lambda_nfcam4defst_line125_4801_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_959_0 = lambda_onfcam4cnrt_line113_958_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_18 = lambda_onfcam4cnrt_line113_959_0;
      vector32 lambda_nfcam4defst_line125_6675_0 = lt16_vv(lambda_nfcam4defst_line125_6674_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6679_0 = mux16_vv(lambda_nfcam4defst_line125_6675_0, lambda_nfcam4defst_line125_6678_0, lambda_nfcam4defst_line125_6674_0);
      vector32 lambda_onfcam4cnrt_line113_989_0 = lambda_onfcam4cnrt_line113_988_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_41 = lambda_onfcam4cnrt_line113_989_0;
      vector32 lambda_nfcam4defst_line125_6667_0 = mux16_vv(lambda_nfcam4defst_line125_6666_0, lambda_nfcam4defst_line125_6465_0, lambda_nfcam4defst_line125_6385_0);
      vector32 lambda_nfcam4defst_line125_6670_0 = lt16_vv(lambda_nfcam4defst_line125_6667_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6669_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6667_0);
      vector32 lambda_nfcam4defst_line125_6671_0 = mux16_vv(lambda_nfcam4defst_line125_6670_0, ct8_163_0, lambda_nfcam4defst_line125_6669_0);
      vector32 lambda_nfcam4defst_line125_6668_0 = lt16_vv(lambda_nfcam4defst_line125_6667_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6908_0 = lt16_vv(lambda_nfcam4defst_line125_6905_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6909_0 = mux16_vv(lambda_nfcam4defst_line125_6908_0, ct8_163_0, lambda_nfcam4defst_line125_6907_0);
      vector32 lambda_nfcam4defst_line125_6729_0 = gt16_vv(lambda_nfcam4defst_line125_4840_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6730_0 = mux16_vv(lambda_nfcam4defst_line125_6729_0, lambda_nfcam4defst_line125_6492_0, lambda_nfcam4defst_line125_4840_0);
      vector32 lambda_nfcam4defst_line125_6732_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6730_0);
      vector32 lambda_nfcam4defst_line125_6731_0 = lt16_vv(lambda_nfcam4defst_line125_6730_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6783_0 = mux16_vv(lambda_nfcam4defst_line125_6782_0, ct8_163_0, lambda_nfcam4defst_line125_6781_0);
      vector32 lambda_nfcam4defst_line125_6784_0 = mux16_vv(lambda_nfcam4defst_line125_6780_0, lambda_nfcam4defst_line125_6783_0, lambda_nfcam4defst_line125_6779_0);
      vector32 lambda_onfcam4cnrt_line122_920_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_6784_0);
      vector32 lambda_onfcam4cnrt_line122_921_0 = lambda_onfcam4cnrt_line122_920_0;
      vector32 lambda_onfcam4cnrt_line121_2827_0 = lambda_onfcam4cnrt_line121_2826_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_42 = lambda_onfcam4cnrt_line121_2827_0;
      vector32 lambda_onfcam4cnrt_line121_2721_0 = and16_vv(lambda_onfcam4cnrt_line121_2665_0, lambda_onfcam4cnrt_line121_2720_0);
      vector32 lambda_onfcam4cnrt_line113_896_0 = mux16_vv(lambda_onfcam4cnrt_line121_2721_0, lambda_nfcam4defst_line125_4855_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_897_0 = lambda_onfcam4cnrt_line113_896_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_31 = lambda_onfcam4cnrt_line113_897_0;
      vector32 lambda_onfcam4cnrt_line121_2722_0 = mux16_vv(lambda_onfcam4cnrt_line121_2721_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2723_0 = lambda_onfcam4cnrt_line121_2722_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_31 = lambda_onfcam4cnrt_line121_2723_0;
      vector32 lambda_nfcam4defst_line125_6596_0 = gt16_vv(lambda_nfcam4defst_line125_5692_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2699_0 = gt16_vv(lambda_nfcam4defst_line125_4819_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2857_0 = and16_vv(lambda_onfcam4cnrt_line121_2699_0, lambda_onfcam4cnrt_line121_2856_0);
      vector32 lambda_onfcam4cnrt_line121_2858_0 = mux16_vv(lambda_onfcam4cnrt_line121_2857_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_964_0 = mux16_vv(lambda_onfcam4cnrt_line121_2857_0, lambda_nfcam4defst_line125_4819_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2859_0 = lambda_onfcam4cnrt_line121_2858_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_16 = lambda_onfcam4cnrt_line121_2859_0;
      vector32 lambda_onfcam4cnrt_line113_965_0 = lambda_onfcam4cnrt_line113_964_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_16 = lambda_onfcam4cnrt_line113_965_0;
      vector32 lambda_onfcam4cnrt_line121_2754_0 = mux16_vv(lambda_onfcam4cnrt_line121_2753_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2755_0 = lambda_onfcam4cnrt_line121_2754_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_2 = lambda_onfcam4cnrt_line121_2755_0;
      vector32 lambda_nfcam4defst_line125_6906_0 = lt16_vv(lambda_nfcam4defst_line125_6905_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6910_0 = mux16_vv(lambda_nfcam4defst_line125_6906_0, lambda_nfcam4defst_line125_6909_0, lambda_nfcam4defst_line125_6905_0);
      vector32 lambda_onfcam4cnrt_line113_975_0 = lambda_onfcam4cnrt_line113_974_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_23 = lambda_onfcam4cnrt_line113_975_0;
      vector32 lambda_nfcam4defst_line125_6705_0 = lt16_vv(lambda_nfcam4defst_line125_6702_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_onfcam4cnrt_line113_914_0 = mux16_vv(lambda_onfcam4cnrt_line121_2757_0, lambda_nfcam4defst_line125_4849_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_915_0 = lambda_onfcam4cnrt_line113_914_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_11 = lambda_onfcam4cnrt_line113_915_0;
      vector32 lambda_onfcam4cnrt_line121_2875_0 = lambda_onfcam4cnrt_line121_2874_0;
      vector32 lambda_nfcam4defst_line125_6794_0 = lt16_vv(lambda_nfcam4defst_line125_6793_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6796_0 = lt16_vv(lambda_nfcam4defst_line125_6793_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6797_0 = mux16_vv(lambda_nfcam4defst_line125_6796_0, ct8_163_0, lambda_nfcam4defst_line125_6795_0);
      vector32 lambda_nfcam4defst_line125_6798_0 = mux16_vv(lambda_nfcam4defst_line125_6794_0, lambda_nfcam4defst_line125_6797_0, lambda_nfcam4defst_line125_6793_0);
      vector32 lambda_onfcam4cnrt_line122_924_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_6798_0);
      vector32 lambda_onfcam4cnrt_line113_936_0 = mux16_vv(lambda_onfcam4cnrt_line121_2801_0, lambda_nfcam4defst_line125_4837_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_937_0 = lambda_onfcam4cnrt_line113_936_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_37 = lambda_onfcam4cnrt_line113_937_0;
      vector32 lambda_nfcam4defst_line125_6587_0 = mux16_vv(lambda_nfcam4defst_line125_6586_0, ct8_163_0, lambda_nfcam4defst_line125_6585_0);
      vector32 lambda_nfcam4defst_line125_6588_0 = mux16_vv(lambda_nfcam4defst_line125_6584_0, lambda_nfcam4defst_line125_6587_0, lambda_nfcam4defst_line125_6583_0);
      vector32 lambda_onfcam4cnrt_line122_867_0 = mult16_vv(lambda_onfcam4cnrt_line122_7_0, lambda_nfcam4defst_line125_6588_0);
      vector32 lambda_onfcam4cnrt_line122_868_0 = lambda_onfcam4cnrt_line122_867_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_31 = lambda_onfcam4cnrt_line122_868_0;
      vector32 lambda_nfcam4defst_line125_6710_0 = lt16_vv(lambda_nfcam4defst_line125_6709_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6714_0 = mux16_vv(lambda_nfcam4defst_line125_6710_0, lambda_nfcam4defst_line125_6713_0, lambda_nfcam4defst_line125_6709_0);
      vector32 lambda_onfcam4cnrt_line122_901_0 = mult16_vv(lambda_onfcam4cnrt_line122_31_0, lambda_nfcam4defst_line125_6714_0);
      vector32 lambda_onfcam4cnrt_line122_902_0 = lambda_onfcam4cnrt_line122_901_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_32 = lambda_onfcam4cnrt_line122_902_0;
      vector32 lambda_onfcam4cnrt_line113_938_0 = mux16_vv(lambda_onfcam4cnrt_line121_2805_0, lambda_nfcam4defst_line125_4840_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_939_0 = lambda_onfcam4cnrt_line113_938_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_30 = lambda_onfcam4cnrt_line113_939_0;
      vector32 lambda_onfcam4cnrt_line121_2846_0 = mux16_vv(lambda_onfcam4cnrt_line121_2845_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2847_0 = lambda_onfcam4cnrt_line121_2846_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_18 = lambda_onfcam4cnrt_line121_2847_0;
      vector32 lambda_onfcam4cnrt_line121_2883_0 = lambda_onfcam4cnrt_line121_2882_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_17 = lambda_onfcam4cnrt_line121_2883_0;
      vector32 lambda_nfcam4defst_line125_7717_0 = mux16_vv(lambda_nfcam4defst_line125_7716_0, ct8_163_0, lambda_nfcam4defst_line125_7715_0);
      vector32 lambda_nfcam4defst_line125_7701_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7699_0);
      vector32 lambda_nfcam4defst_line125_7703_0 = mux16_vv(lambda_nfcam4defst_line125_7702_0, ct8_163_0, lambda_nfcam4defst_line125_7701_0);
      vector32 lambda_nfcam4defst_line125_6424_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_5626_0);
      vector32 lambda_nfcam4defst_line125_6426_0 = mux16_vv(lambda_nfcam4defst_line125_6425_0, ct8_163_0, lambda_nfcam4defst_line125_6424_0);
      vector32 lambda_nfcam4defst_line125_6576_0 = mux16_vv(lambda_nfcam4defst_line125_6575_0, lambda_nfcam4defst_line125_6426_0, lambda_nfcam4defst_line125_5626_0);
      vector32 lambda_nfcam4defst_line125_6577_0 = lt16_vv(lambda_nfcam4defst_line125_6576_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6579_0 = lt16_vv(lambda_nfcam4defst_line125_6576_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6578_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6576_0);
      vector32 lambda_nfcam4defst_line125_6580_0 = mux16_vv(lambda_nfcam4defst_line125_6579_0, ct8_163_0, lambda_nfcam4defst_line125_6578_0);
      vector32 lambda_nfcam4defst_line125_6581_0 = mux16_vv(lambda_nfcam4defst_line125_6577_0, lambda_nfcam4defst_line125_6580_0, lambda_nfcam4defst_line125_6576_0);
      vector32 lambda_onfcam4cnrt_line122_865_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_6581_0);
      vector32 lambda_onfcam4cnrt_line122_866_0 = lambda_onfcam4cnrt_line122_865_0;
      vector32 lambda_nfcam4defst_line125_6551_0 = gt16_vv(lambda_nfcam4defst_line125_5593_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6552_0 = mux16_vv(lambda_nfcam4defst_line125_6551_0, ct8_163_0, lambda_nfcam4defst_line125_6550_0);
      vector32 lambda_nfcam4defst_line125_6870_0 = mux16_vv(lambda_nfcam4defst_line125_6869_0, lambda_nfcam4defst_line125_6552_0, lambda_nfcam4defst_line125_5593_0);
      vector32 lambda_nfcam4defst_line125_6873_0 = lt16_vv(lambda_nfcam4defst_line125_6870_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6871_0 = lt16_vv(lambda_nfcam4defst_line125_6870_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6872_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6870_0);
      vector32 lambda_nfcam4defst_line125_6874_0 = mux16_vv(lambda_nfcam4defst_line125_6873_0, ct8_163_0, lambda_nfcam4defst_line125_6872_0);
      vector32 lambda_nfcam4defst_line125_6875_0 = mux16_vv(lambda_nfcam4defst_line125_6871_0, lambda_nfcam4defst_line125_6874_0, lambda_nfcam4defst_line125_6870_0);
      vector32 lambda_onfcam4cnrt_line122_945_0 = mult16_vv(lambda_onfcam4cnrt_line122_4_0, lambda_nfcam4defst_line125_6875_0);
      vector32 lambda_onfcam4cnrt_line122_946_0 = lambda_onfcam4cnrt_line122_945_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_38 = lambda_onfcam4cnrt_line122_946_0;
      vector32 lambda_nfcam4defst_line125_7485_0 = lt16_vv(lambda_nfcam4defst_line125_7482_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7486_0 = mux16_vv(lambda_nfcam4defst_line125_7485_0, ct8_163_0, lambda_nfcam4defst_line125_7484_0);
      vector32 lambda_nfcam4defst_line125_6549_0 = mux16_vv(lambda_nfcam4defst_line125_6548_0, ct8_163_0, lambda_nfcam4defst_line125_6547_0);
      vector32 lambda_onfcam4cnrt_line122_955_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_6910_0);
      vector32 lambda_onfcam4cnrt_line122_956_0 = lambda_onfcam4cnrt_line122_955_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_41 = lambda_onfcam4cnrt_line122_956_0;
      vector32 lambda_nfcam4defst_line125_7670_0 = gt16_vv(lambda_nfcam4defst_line125_4845_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7671_0 = mux16_vv(lambda_nfcam4defst_line125_7670_0, lambda_nfcam4defst_line125_7114_0, lambda_nfcam4defst_line125_4845_0);
      vector32 lambda_nfcam4defst_line125_7673_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7671_0);
      vector32 lambda_nfcam4defst_line125_7674_0 = lt16_vv(lambda_nfcam4defst_line125_7671_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7090_0 = mux16_vv(lambda_nfcam4defst_line125_7089_0, ct8_163_0, lambda_nfcam4defst_line125_7088_0);
      vector32 lambda_nfcam4defst_line125_7615_0 = mux16_vv(lambda_nfcam4defst_line125_7614_0, lambda_nfcam4defst_line125_7090_0, lambda_nfcam4defst_line125_5846_0);
      vector32 lambda_nfcam4defst_line125_7618_0 = lt16_vv(lambda_nfcam4defst_line125_7615_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7617_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7615_0);
      vector32 lambda_nfcam4defst_line125_7619_0 = mux16_vv(lambda_nfcam4defst_line125_7618_0, ct8_163_0, lambda_nfcam4defst_line125_7617_0);
      vector32 lambda_nfcam4defst_line125_7208_0 = inv16_vv(lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7497_0 = lt16_vv(lambda_nfcam4defst_line125_7496_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2976_0 = gt16_vv(lambda_nfcam4defst_line125_4845_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7798_0 = lt16_vv(lambda_nfcam4defst_line125_7797_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7434_0 = lt16_vv(lambda_nfcam4defst_line125_7433_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7868_0 = lt16_vv(lambda_nfcam4defst_line125_7867_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2997_0 = gt16_vv(lambda_nfcam4defst_line125_6011_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7802_0 = mux16_vv(lambda_nfcam4defst_line125_7798_0, lambda_nfcam4defst_line125_7801_0, lambda_nfcam4defst_line125_7797_0);
      vector32 lambda_nfcam4defst_line125_7322_0 = lt16_vv(lambda_nfcam4defst_line125_7321_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2958_0 = gt16_vv(lambda_nfcam4defst_line125_6099_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7525_0 = lt16_vv(lambda_nfcam4defst_line125_7524_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7714_0 = lt16_vv(lambda_nfcam4defst_line125_7713_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2923_0 = gt16_vv(lambda_nfcam4defst_line125_5934_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2950_0 = gt16_vv(lambda_nfcam4defst_line125_6330_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2994_0 = gt16_vv(lambda_nfcam4defst_line125_6275_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2927_0 = gt16_vv(lambda_nfcam4defst_line125_4844_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3077_0 = and16_vv(lambda_onfcam4cnrt_line121_2927_0, lambda_onfcam4cnrt_line121_3076_0);
      vector32 lambda_onfcam4cnrt_line121_2943_0 = gt16_vv(lambda_nfcam4defst_line125_4802_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3061_0 = and16_vv(lambda_onfcam4cnrt_line121_2923_0, lambda_onfcam4cnrt_line121_3060_0);
      vector32 lambda_onfcam4cnrt_line121_2933_0 = gt16_vv(lambda_nfcam4defst_line125_4841_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3346_0 = and16_vv(lambda_onfcam4cnrt_line121_2994_0, lambda_onfcam4cnrt_line121_3345_0);
      vector32 lambda_nfcam4defst_line125_7560_0 = lt16_vv(lambda_nfcam4defst_line125_7559_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7259_0 = lt16_vv(lambda_nfcam4defst_line125_7258_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7308_0 = lt16_vv(lambda_nfcam4defst_line125_7307_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7826_0 = lt16_vv(lambda_nfcam4defst_line125_7825_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7830_0 = mux16_vv(lambda_nfcam4defst_line125_7826_0, lambda_nfcam4defst_line125_7829_0, lambda_nfcam4defst_line125_7825_0);
      vector32 lambda_nfcam4defst_line125_7735_0 = lt16_vv(lambda_nfcam4defst_line125_7734_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7700_0 = lt16_vv(lambda_nfcam4defst_line125_7699_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7704_0 = mux16_vv(lambda_nfcam4defst_line125_7700_0, lambda_nfcam4defst_line125_7703_0, lambda_nfcam4defst_line125_7699_0);
      vector32 lambda_nfcam4defst_line125_7263_0 = mux16_vv(lambda_nfcam4defst_line125_7259_0, lambda_nfcam4defst_line125_7262_0, lambda_nfcam4defst_line125_7258_0);
      vector32 lambda_onfcam4cnrt_line122_971_0 = mult16_vv(lambda_onfcam4cnrt_line122_85_0, lambda_nfcam4defst_line125_7263_0);
      vector32 lambda_onfcam4cnrt_line121_2925_0 = gt16_vv(lambda_nfcam4defst_line125_4829_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7238_0 = lt16_vv(lambda_nfcam4defst_line125_7237_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3347_0 = mux16_vv(lambda_onfcam4cnrt_line121_3346_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3348_0 = lambda_onfcam4cnrt_line121_3347_0;
      vector32 lambda_onfcam4cnrt_line121_2975_0 = gt16_vv(lambda_nfcam4defst_line125_6374_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2918_0 = gt16_vv(lambda_nfcam4defst_line125_5802_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7749_0 = lt16_vv(lambda_nfcam4defst_line125_7748_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7224_0 = lt16_vv(lambda_nfcam4defst_line125_7223_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2980_0 = gt16_vv(lambda_nfcam4defst_line125_4812_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3290_0 = and16_vv(lambda_onfcam4cnrt_line121_2980_0, lambda_onfcam4cnrt_line121_3289_0);
      vector32 lambda_nfcam4defst_line125_7280_0 = lt16_vv(lambda_nfcam4defst_line125_7279_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7840_0 = lt16_vv(lambda_nfcam4defst_line125_7839_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7844_0 = mux16_vv(lambda_nfcam4defst_line125_7840_0, lambda_nfcam4defst_line125_7843_0, lambda_nfcam4defst_line125_7839_0);
      vector32 lambda_onfcam4cnrt_line121_2949_0 = gt16_vv(lambda_nfcam4defst_line125_4853_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7784_0 = lt16_vv(lambda_nfcam4defst_line125_7783_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2979_0 = gt16_vv(lambda_nfcam4defst_line125_4833_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3001_0 = gt16_vv(lambda_nfcam4defst_line125_4866_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7672_0 = lt16_vv(lambda_nfcam4defst_line125_7671_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7861_0 = lt16_vv(lambda_nfcam4defst_line125_7860_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7777_0 = lt16_vv(lambda_nfcam4defst_line125_7776_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3069_0 = and16_vv(lambda_onfcam4cnrt_line121_2925_0, lambda_onfcam4cnrt_line121_3068_0);
      vector32 lambda_onfcam4cnrt_line121_3070_0 = mux16_vv(lambda_onfcam4cnrt_line121_3069_0, ct8_171_0, ct8_163_0);
      vector32 lambda_nfcam4defst_line125_7889_0 = lt16_vv(lambda_nfcam4defst_line125_7888_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2962_0 = gt16_vv(lambda_nfcam4defst_line125_5681_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7350_0 = lt16_vv(lambda_nfcam4defst_line125_7349_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7354_0 = mux16_vv(lambda_nfcam4defst_line125_7350_0, lambda_nfcam4defst_line125_7353_0, lambda_nfcam4defst_line125_7349_0);
      vector32 lambda_onfcam4cnrt_line121_2912_0 = gt16_vv(lambda_nfcam4defst_line125_4856_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7242_0 = mux16_vv(lambda_nfcam4defst_line125_7238_0, lambda_nfcam4defst_line125_7241_0, lambda_nfcam4defst_line125_7237_0);
      vector32 lambda_onfcam4cnrt_line121_2920_0 = gt16_vv(lambda_nfcam4defst_line125_5868_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2938_0 = gt16_vv(lambda_nfcam4defst_line125_6132_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7718_0 = mux16_vv(lambda_nfcam4defst_line125_7714_0, lambda_nfcam4defst_line125_7717_0, lambda_nfcam4defst_line125_7713_0);
      vector32 lambda_nfcam4defst_line125_7448_0 = lt16_vv(lambda_nfcam4defst_line125_7447_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7452_0 = mux16_vv(lambda_nfcam4defst_line125_7448_0, lambda_nfcam4defst_line125_7451_0, lambda_nfcam4defst_line125_7447_0);
      vector32 lambda_onfcam4cnrt_line121_2984_0 = gt16_vv(lambda_nfcam4defst_line125_6077_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3306_0 = and16_vv(lambda_onfcam4cnrt_line121_2984_0, lambda_onfcam4cnrt_line121_3305_0);
      vector32 lambda_onfcam4cnrt_line121_3000_0 = gt16_vv(lambda_nfcam4defst_line125_4848_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2941_0 = gt16_vv(lambda_nfcam4defst_line125_4835_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7872_0 = mux16_vv(lambda_nfcam4defst_line125_7868_0, lambda_nfcam4defst_line125_7871_0, lambda_nfcam4defst_line125_7867_0);
      vector32 lambda_onfcam4cnrt_line122_1139_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_7872_0);
      vector32 lambda_onfcam4cnrt_line122_1140_0 = lambda_onfcam4cnrt_line122_1139_0;
      vector32 lambda_nfcam4defst_line125_7847_0 = lt16_vv(lambda_nfcam4defst_line125_7846_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7546_0 = lt16_vv(lambda_nfcam4defst_line125_7545_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2999_0 = gt16_vv(lambda_nfcam4defst_line125_6341_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3078_0 = mux16_vv(lambda_onfcam4cnrt_line121_3077_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3079_0 = lambda_onfcam4cnrt_line121_3078_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_10 = lambda_onfcam4cnrt_line121_3079_0;
      vector32 lambda_onfcam4cnrt_line121_3004_0 = gt16_vv(lambda_nfcam4defst_line125_4863_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2928_0 = gt16_vv(lambda_nfcam4defst_line125_6033_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3081_0 = and16_vv(lambda_onfcam4cnrt_line121_2928_0, lambda_onfcam4cnrt_line121_3080_0);
      vector32 lambda_onfcam4cnrt_line113_1027_0 = mux16_vv(lambda_onfcam4cnrt_line121_3081_0, lambda_nfcam4defst_line125_6033_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1028_0 = lambda_onfcam4cnrt_line113_1027_0;
      vector32 lambda_onfcam4cnrt_line121_3370_0 = and16_vv(lambda_onfcam4cnrt_line121_3000_0, lambda_onfcam4cnrt_line121_3369_0);
      vector32 lambda_onfcam4cnrt_line122_1147_pack_33 = lambda_onfcam4cnrt_line122_1140_0;
      vector32 lambda_onfcam4cnrt_line121_3121_0 = and16_vv(lambda_onfcam4cnrt_line121_2938_0, lambda_onfcam4cnrt_line121_3120_0);
      vector32 lambda_onfcam4cnrt_line121_2977_0 = gt16_vv(lambda_nfcam4defst_line125_6044_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7532_0 = lt16_vv(lambda_nfcam4defst_line125_7531_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7536_0 = mux16_vv(lambda_nfcam4defst_line125_7532_0, lambda_nfcam4defst_line125_7535_0, lambda_nfcam4defst_line125_7531_0);
      vector32 lambda_onfcam4cnrt_line122_1046_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_7536_0);
      vector32 lambda_onfcam4cnrt_line121_2960_0 = gt16_vv(lambda_nfcam4defst_line125_5648_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3122_0 = mux16_vv(lambda_onfcam4cnrt_line121_3121_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2914_0 = gt16_vv(lambda_nfcam4defst_line125_5703_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7882_0 = lt16_vv(lambda_nfcam4defst_line125_7881_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7886_0 = mux16_vv(lambda_nfcam4defst_line125_7882_0, lambda_nfcam4defst_line125_7885_0, lambda_nfcam4defst_line125_7881_0);
      vector32 lambda_onfcam4cnrt_line121_3133_0 = and16_vv(lambda_onfcam4cnrt_line121_2941_0, lambda_onfcam4cnrt_line121_3132_0);
      vector32 lambda_onfcam4cnrt_line113_1053_0 = mux16_vv(lambda_onfcam4cnrt_line121_3133_0, lambda_nfcam4defst_line125_4835_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1089_pack_27 = lambda_onfcam4cnrt_line113_1028_0;
      vector32 lambda_nfcam4defst_line125_7378_0 = lt16_vv(lambda_nfcam4defst_line125_7377_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2982_0 = gt16_vv(lambda_nfcam4defst_line125_4842_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3298_0 = and16_vv(lambda_onfcam4cnrt_line121_2982_0, lambda_onfcam4cnrt_line121_3297_0);
      vector32 lambda_nfcam4defst_line125_7756_0 = lt16_vv(lambda_nfcam4defst_line125_7755_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2987_0 = gt16_vv(lambda_nfcam4defst_line125_6143_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3134_0 = mux16_vv(lambda_onfcam4cnrt_line121_3133_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line122_966_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_7242_0);
      vector32 lambda_onfcam4cnrt_line122_967_0 = lambda_onfcam4cnrt_line122_966_0;
      vector32 lambda_onfcam4cnrt_line121_2945_0 = gt16_vv(lambda_nfcam4defst_line125_6264_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3149_0 = and16_vv(lambda_onfcam4cnrt_line121_2945_0, lambda_onfcam4cnrt_line121_3148_0);
      vector32 lambda_onfcam4cnrt_line121_3150_0 = mux16_vv(lambda_onfcam4cnrt_line121_3149_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2947_0 = gt16_vv(lambda_nfcam4defst_line125_4859_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3157_0 = and16_vv(lambda_onfcam4cnrt_line121_2947_0, lambda_onfcam4cnrt_line121_3156_0);
      vector32 lambda_onfcam4cnrt_line121_3158_0 = mux16_vv(lambda_onfcam4cnrt_line121_3157_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2981_0 = gt16_vv(lambda_nfcam4defst_line125_4839_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line122_1143_0 = mult16_vv(calcXtk_194_0, lambda_nfcam4defst_line125_7886_0);
      vector32 lambda_onfcam4cnrt_line121_2986_0 = gt16_vv(lambda_nfcam4defst_line125_4809_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7760_0 = mux16_vv(lambda_nfcam4defst_line125_7756_0, lambda_nfcam4defst_line125_7759_0, lambda_nfcam4defst_line125_7755_0);
      vector32 lambda_onfcam4cnrt_line122_1108_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_7760_0);
      vector32 lambda_onfcam4cnrt_line122_1109_0 = lambda_onfcam4cnrt_line122_1108_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_35 = lambda_onfcam4cnrt_line122_1109_0;
      vector32 lambda_onfcam4cnrt_line121_3082_0 = mux16_vv(lambda_onfcam4cnrt_line121_3081_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3049_0 = and16_vv(lambda_onfcam4cnrt_line121_2920_0, lambda_onfcam4cnrt_line121_3048_0);
      vector32 lambda_onfcam4cnrt_line121_3050_0 = mux16_vv(lambda_onfcam4cnrt_line121_3049_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3051_0 = lambda_onfcam4cnrt_line121_3050_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_2 = lambda_onfcam4cnrt_line121_3051_0;
      vector32 lambda_onfcam4cnrt_line121_3141_0 = and16_vv(lambda_onfcam4cnrt_line121_2943_0, lambda_onfcam4cnrt_line121_3140_0);
      vector32 lambda_onfcam4cnrt_line121_3142_0 = mux16_vv(lambda_onfcam4cnrt_line121_3141_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3143_0 = lambda_onfcam4cnrt_line121_3142_0;
      vector32 lambda_onfcam4cnrt_line113_1057_0 = mux16_vv(lambda_onfcam4cnrt_line121_3141_0, lambda_nfcam4defst_line125_4802_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3204_pack_18 = lambda_onfcam4cnrt_line121_3143_0;
      vector32 lambda_onfcam4cnrt_line113_1058_0 = lambda_onfcam4cnrt_line113_1057_0;
      vector32 lambda_onfcam4cnrt_line121_3083_0 = lambda_onfcam4cnrt_line121_3082_0;
      vector32 lambda_onfcam4cnrt_line121_3003_0 = gt16_vv(lambda_nfcam4defst_line125_4824_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line122_996_0 = mult16_vv(lambda_onfcam4cnrt_line122_31_0, lambda_nfcam4defst_line125_7354_0);
      vector32 lambda_onfcam4cnrt_line122_997_0 = lambda_onfcam4cnrt_line122_996_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_32 = lambda_onfcam4cnrt_line122_997_0;
      vector32 lambda_onfcam4cnrt_line121_2942_0 = gt16_vv(lambda_nfcam4defst_line125_6297_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3314_0 = and16_vv(lambda_onfcam4cnrt_line121_2986_0, lambda_onfcam4cnrt_line121_3313_0);
      vector32 lambda_onfcam4cnrt_line121_3315_0 = mux16_vv(lambda_onfcam4cnrt_line121_3314_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3316_0 = lambda_onfcam4cnrt_line121_3315_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_39 = lambda_onfcam4cnrt_line121_3316_0;
      vector32 lambda_onfcam4cnrt_line113_1144_0 = mux16_vv(lambda_onfcam4cnrt_line121_3314_0, lambda_nfcam4defst_line125_4809_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3307_0 = mux16_vv(lambda_onfcam4cnrt_line121_3306_0, ct8_171_0, ct8_163_0);
      vector32 lambda_nfcam4defst_line125_7294_0 = lt16_vv(lambda_nfcam4defst_line125_7293_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7298_0 = mux16_vv(lambda_nfcam4defst_line125_7294_0, lambda_nfcam4defst_line125_7297_0, lambda_nfcam4defst_line125_7293_0);
      vector32 lambda_onfcam4cnrt_line122_981_0 = mult16_vv(lambda_onfcam4cnrt_line122_0, lambda_nfcam4defst_line125_7298_0);
      vector32 lambda_onfcam4cnrt_line121_2951_0 = gt16_vv(lambda_nfcam4defst_line125_4847_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7406_0 = lt16_vv(lambda_nfcam4defst_line125_7405_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7410_0 = mux16_vv(lambda_nfcam4defst_line125_7406_0, lambda_nfcam4defst_line125_7409_0, lambda_nfcam4defst_line125_7405_0);
      vector32 lambda_nfcam4defst_line125_7483_0 = lt16_vv(lambda_nfcam4defst_line125_7482_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7487_0 = mux16_vv(lambda_nfcam4defst_line125_7483_0, lambda_nfcam4defst_line125_7486_0, lambda_nfcam4defst_line125_7482_0);
      vector32 lambda_onfcam4cnrt_line122_1093_0 = mult16_vv(lambda_onfcam4cnrt_line122_4_0, lambda_nfcam4defst_line125_7704_0);
      vector32 lambda_onfcam4cnrt_line122_1094_0 = lambda_onfcam4cnrt_line122_1093_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_26 = lambda_onfcam4cnrt_line122_1094_0;
      vector32 lambda_nfcam4defst_line125_7511_0 = lt16_vv(lambda_nfcam4defst_line125_7510_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2963_0 = gt16_vv(lambda_nfcam4defst_line125_5714_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3278_0 = and16_vv(lambda_onfcam4cnrt_line121_2977_0, lambda_onfcam4cnrt_line121_3277_0);
      vector32 lambda_onfcam4cnrt_line121_3279_0 = mux16_vv(lambda_onfcam4cnrt_line121_3278_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line122_1131_0 = mult16_vv(lambda_onfcam4cnrt_line122_7_0, lambda_nfcam4defst_line125_7844_0);
      vector32 lambda_onfcam4cnrt_line122_1132_0 = lambda_onfcam4cnrt_line122_1131_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_23 = lambda_onfcam4cnrt_line122_1132_0;
      vector32 lambda_onfcam4cnrt_line121_2937_0 = gt16_vv(lambda_nfcam4defst_line125_4808_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2944_0 = gt16_vv(lambda_nfcam4defst_line125_6231_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3145_0 = and16_vv(lambda_onfcam4cnrt_line121_2944_0, lambda_onfcam4cnrt_line121_3144_0);
      vector32 lambda_onfcam4cnrt_line121_2916_0 = gt16_vv(lambda_nfcam4defst_line125_5769_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3033_0 = and16_vv(lambda_onfcam4cnrt_line121_2916_0, lambda_onfcam4cnrt_line121_3032_0);
      vector32 lambda_onfcam4cnrt_line121_3034_0 = mux16_vv(lambda_onfcam4cnrt_line121_3033_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1047_0 = mux16_vv(lambda_onfcam4cnrt_line121_3121_0, lambda_nfcam4defst_line125_6132_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2915_0 = gt16_vv(lambda_nfcam4defst_line125_5736_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3123_0 = lambda_onfcam4cnrt_line121_3122_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_42 = lambda_onfcam4cnrt_line121_3123_0;
      vector32 lambda_nfcam4defst_line125_7893_0 = mux16_vv(lambda_nfcam4defst_line125_7889_0, lambda_nfcam4defst_line125_7892_0, lambda_nfcam4defst_line125_7888_0);
      vector32 lambda_onfcam4cnrt_line122_1145_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_7893_0);
      vector32 lambda_onfcam4cnrt_line122_1146_0 = lambda_onfcam4cnrt_line122_1145_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_41 = lambda_onfcam4cnrt_line122_1146_0;
      vector32 lambda_onfcam4cnrt_line121_3101_0 = and16_vv(lambda_onfcam4cnrt_line121_2933_0, lambda_onfcam4cnrt_line121_3100_0);
      vector32 lambda_onfcam4cnrt_line113_1037_0 = mux16_vv(lambda_onfcam4cnrt_line121_3101_0, lambda_nfcam4defst_line125_4841_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1038_0 = lambda_onfcam4cnrt_line113_1037_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_30 = lambda_onfcam4cnrt_line113_1038_0;
      vector32 lambda_onfcam4cnrt_line121_3102_0 = mux16_vv(lambda_onfcam4cnrt_line121_3101_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3103_0 = lambda_onfcam4cnrt_line121_3102_0;
      vector32 lambda_onfcam4cnrt_line121_2936_0 = gt16_vv(lambda_nfcam4defst_line125_4805_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line122_1097_0 = mult16_vv(lambda_onfcam4cnrt_line122_31_0, lambda_nfcam4defst_line125_7718_0);
      vector32 lambda_onfcam4cnrt_line122_1098_0 = lambda_onfcam4cnrt_line122_1097_0;
      vector32 lambda_onfcam4cnrt_line113_1017_0 = mux16_vv(lambda_onfcam4cnrt_line121_3061_0, lambda_nfcam4defst_line125_5934_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1018_0 = lambda_onfcam4cnrt_line113_1017_0;
      vector32 lambda_onfcam4cnrt_line121_2988_0 = gt16_vv(lambda_nfcam4defst_line125_6176_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3322_0 = and16_vv(lambda_onfcam4cnrt_line121_2988_0, lambda_onfcam4cnrt_line121_3321_0);
      vector32 lambda_onfcam4cnrt_line121_3323_0 = mux16_vv(lambda_onfcam4cnrt_line121_3322_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1148_0 = mux16_vv(lambda_onfcam4cnrt_line121_3322_0, lambda_nfcam4defst_line125_6176_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1149_0 = lambda_onfcam4cnrt_line113_1148_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_35 = lambda_onfcam4cnrt_line113_1149_0;
      vector32 lambda_onfcam4cnrt_line121_3371_0 = mux16_vv(lambda_onfcam4cnrt_line121_3370_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3372_0 = lambda_onfcam4cnrt_line121_3371_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_23 = lambda_onfcam4cnrt_line121_3372_0;
      vector32 lambda_onfcam4cnrt_line121_3041_0 = and16_vv(lambda_onfcam4cnrt_line121_2918_0, lambda_onfcam4cnrt_line121_3040_0);
      vector32 lambda_onfcam4cnrt_line113_1007_0 = mux16_vv(lambda_onfcam4cnrt_line121_3041_0, lambda_nfcam4defst_line125_5802_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1008_0 = lambda_onfcam4cnrt_line113_1007_0;
      vector32 lambda_onfcam4cnrt_line121_3308_0 = lambda_onfcam4cnrt_line121_3307_0;
      vector32 lambda_onfcam4cnrt_line121_2952_0 = gt16_vv(lambda_nfcam4defst_line125_4865_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3177_0 = and16_vv(lambda_onfcam4cnrt_line121_2952_0, lambda_onfcam4cnrt_line121_3176_0);
      vector32 lambda_onfcam4cnrt_line121_3178_0 = mux16_vv(lambda_onfcam4cnrt_line121_3177_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2910_0 = gt16_vv(lambda_nfcam4defst_line125_4799_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7529_0 = mux16_vv(lambda_nfcam4defst_line125_7525_0, lambda_nfcam4defst_line125_7528_0, lambda_nfcam4defst_line125_7524_0);
      vector32 lambda_onfcam4cnrt_line113_1048_0 = lambda_onfcam4cnrt_line113_1047_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_42 = lambda_onfcam4cnrt_line113_1048_0;
      vector32 lambda_nfcam4defst_line125_7284_0 = mux16_vv(lambda_nfcam4defst_line125_7280_0, lambda_nfcam4defst_line125_7283_0, lambda_nfcam4defst_line125_7279_0);
      vector32 lambda_onfcam4cnrt_line122_977_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_7284_0);
      vector32 lambda_onfcam4cnrt_line122_978_0 = lambda_onfcam4cnrt_line122_977_0;
      vector32 lambda_onfcam4cnrt_line113_1160_0 = mux16_vv(lambda_onfcam4cnrt_line121_3346_0, lambda_nfcam4defst_line125_6275_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1161_0 = lambda_onfcam4cnrt_line113_1160_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_44 = lambda_onfcam4cnrt_line113_1161_0;
      vector32 lambda_onfcam4cnrt_line113_1061_0 = mux16_vv(lambda_onfcam4cnrt_line121_3149_0, lambda_nfcam4defst_line125_6264_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2917_0 = gt16_vv(lambda_nfcam4defst_line125_4796_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3037_0 = and16_vv(lambda_onfcam4cnrt_line121_2917_0, lambda_onfcam4cnrt_line121_3036_0);
      vector32 lambda_onfcam4cnrt_line113_1005_0 = mux16_vv(lambda_onfcam4cnrt_line121_3037_0, lambda_nfcam4defst_line125_4796_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1006_0 = lambda_onfcam4cnrt_line113_1005_0;
      vector32 lambda_onfcam4cnrt_line121_3038_0 = mux16_vv(lambda_onfcam4cnrt_line121_3037_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line122_1047_0 = lambda_onfcam4cnrt_line122_1046_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_15 = lambda_onfcam4cnrt_line122_1047_0;
      vector32 lambda_nfcam4defst_line125_7753_0 = mux16_vv(lambda_nfcam4defst_line125_7749_0, lambda_nfcam4defst_line125_7752_0, lambda_nfcam4defst_line125_7748_0);
      vector32 lambda_onfcam4cnrt_line122_1107_0 = lambda_nfcam4defst_line125_7753_0;
      vector32 lambda_onfcam4cnrt_line121_2956_0 = gt16_vv(lambda_nfcam4defst_line125_4817_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3193_0 = and16_vv(lambda_onfcam4cnrt_line121_2956_0, lambda_onfcam4cnrt_line121_3192_0);
      vector32 lambda_onfcam4cnrt_line113_1083_0 = mux16_vv(lambda_onfcam4cnrt_line121_3193_0, lambda_nfcam4defst_line125_4817_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1084_0 = lambda_onfcam4cnrt_line113_1083_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_15 = lambda_onfcam4cnrt_line113_1084_0;
      vector32 lambda_onfcam4cnrt_line121_3374_0 = and16_vv(lambda_onfcam4cnrt_line121_3001_0, lambda_onfcam4cnrt_line121_3373_0);
      vector32 lambda_onfcam4cnrt_line121_3002_0 = gt16_vv(lambda_nfcam4defst_line125_5615_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3378_0 = and16_vv(lambda_onfcam4cnrt_line121_3002_0, lambda_onfcam4cnrt_line121_3377_0);
      vector32 lambda_onfcam4cnrt_line113_1176_0 = mux16_vv(lambda_onfcam4cnrt_line121_3378_0, lambda_nfcam4defst_line125_5615_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3379_0 = mux16_vv(lambda_onfcam4cnrt_line121_3378_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3009_0 = and16_vv(lambda_onfcam4cnrt_line121_2910_0, lambda_onfcam4cnrt_line121_3008_0);
      vector32 lambda_onfcam4cnrt_line121_3010_0 = mux16_vv(lambda_onfcam4cnrt_line121_3009_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3011_0 = lambda_onfcam4cnrt_line121_3010_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_8 = lambda_onfcam4cnrt_line121_3011_0;
      vector32 lambda_nfcam4defst_line125_7364_0 = lt16_vv(lambda_nfcam4defst_line125_7363_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2934_0 = gt16_vv(lambda_nfcam4defst_line125_4814_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3105_0 = and16_vv(lambda_onfcam4cnrt_line121_2934_0, lambda_onfcam4cnrt_line121_3104_0);
      vector32 lambda_onfcam4cnrt_line113_1039_0 = mux16_vv(lambda_onfcam4cnrt_line121_3105_0, lambda_nfcam4defst_line125_4814_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3106_0 = mux16_vv(lambda_onfcam4cnrt_line121_3105_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1040_0 = lambda_onfcam4cnrt_line113_1039_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_36 = lambda_onfcam4cnrt_line113_1040_0;
      vector32 lambda_onfcam4cnrt_line121_2932_0 = gt16_vv(lambda_nfcam4defst_line125_4838_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3194_0 = mux16_vv(lambda_onfcam4cnrt_line121_3193_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3222_0 = and16_vv(lambda_onfcam4cnrt_line121_2963_0, lambda_onfcam4cnrt_line121_3221_0);
      vector32 lambda_onfcam4cnrt_line113_1098_0 = mux16_vv(lambda_onfcam4cnrt_line121_3222_0, lambda_nfcam4defst_line125_5714_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3223_0 = mux16_vv(lambda_onfcam4cnrt_line121_3222_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3224_0 = lambda_onfcam4cnrt_line121_3223_0;
      vector32 lambda_onfcam4cnrt_line121_3286_0 = and16_vv(lambda_onfcam4cnrt_line121_2979_0, lambda_onfcam4cnrt_line121_3285_0);
      vector32 lambda_onfcam4cnrt_line121_3287_0 = mux16_vv(lambda_onfcam4cnrt_line121_3286_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3288_0 = lambda_onfcam4cnrt_line121_3287_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_32 = lambda_onfcam4cnrt_line121_3288_0;
      vector32 lambda_onfcam4cnrt_line113_1145_0 = lambda_onfcam4cnrt_line113_1144_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_39 = lambda_onfcam4cnrt_line113_1145_0;
      vector32 lambda_onfcam4cnrt_line121_2965_0 = gt16_vv(lambda_nfcam4defst_line125_5780_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3230_0 = and16_vv(lambda_onfcam4cnrt_line121_2965_0, lambda_onfcam4cnrt_line121_3229_0);
      vector32 lambda_onfcam4cnrt_line113_1102_0 = mux16_vv(lambda_onfcam4cnrt_line121_3230_0, lambda_nfcam4defst_line125_5780_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2964_0 = gt16_vv(lambda_nfcam4defst_line125_5747_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3226_0 = and16_vv(lambda_onfcam4cnrt_line121_2964_0, lambda_onfcam4cnrt_line121_3225_0);
      vector32 lambda_onfcam4cnrt_line113_1100_0 = mux16_vv(lambda_onfcam4cnrt_line121_3226_0, lambda_nfcam4defst_line125_5747_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3210_0 = and16_vv(lambda_onfcam4cnrt_line121_2960_0, lambda_onfcam4cnrt_line121_3209_0);
      vector32 lambda_onfcam4cnrt_line121_3211_0 = mux16_vv(lambda_onfcam4cnrt_line121_3210_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3212_0 = lambda_onfcam4cnrt_line121_3211_0;
      vector32 lambda_onfcam4cnrt_line113_1092_0 = mux16_vv(lambda_onfcam4cnrt_line121_3210_0, lambda_nfcam4defst_line125_5648_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1093_0 = lambda_onfcam4cnrt_line113_1092_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_46 = lambda_onfcam4cnrt_line113_1093_0;
      vector32 lambda_nfcam4defst_line125_7602_0 = lt16_vv(lambda_nfcam4defst_line125_7601_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7606_0 = mux16_vv(lambda_nfcam4defst_line125_7602_0, lambda_nfcam4defst_line125_7605_0, lambda_nfcam4defst_line125_7601_0);
      vector32 lambda_onfcam4cnrt_line122_1066_0 = mult16_vv(lambda_onfcam4cnrt_line122_85_0, lambda_nfcam4defst_line125_7606_0);
      vector32 lambda_onfcam4cnrt_line122_1067_0 = lambda_onfcam4cnrt_line122_1066_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_24 = lambda_onfcam4cnrt_line122_1067_0;
      vector32 lambda_onfcam4cnrt_line121_2970_0 = gt16_vv(lambda_nfcam4defst_line125_4851_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7501_0 = mux16_vv(lambda_nfcam4defst_line125_7497_0, lambda_nfcam4defst_line125_7500_0, lambda_nfcam4defst_line125_7496_0);
      vector32 lambda_onfcam4cnrt_line122_1036_0 = mult16_vv(lambda_onfcam4cnrt_line122_7_0, lambda_nfcam4defst_line125_7501_0);
      vector32 lambda_onfcam4cnrt_line122_1147_pack_30 = lambda_onfcam4cnrt_line122_1098_0;
      vector32 lambda_onfcam4cnrt_line113_1059_0 = mux16_vv(lambda_onfcam4cnrt_line121_3145_0, lambda_nfcam4defst_line125_6231_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1060_0 = lambda_onfcam4cnrt_line113_1059_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_0 = lambda_onfcam4cnrt_line113_1060_0;
      vector32 lambda_onfcam4cnrt_line121_2966_0 = gt16_vv(lambda_nfcam4defst_line125_4797_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3234_0 = and16_vv(lambda_onfcam4cnrt_line121_2966_0, lambda_onfcam4cnrt_line121_3233_0);
      vector32 lambda_onfcam4cnrt_line113_1104_0 = mux16_vv(lambda_onfcam4cnrt_line121_3234_0, lambda_nfcam4defst_line125_4797_0, ct8_163_0);
      vector32 lambda_nfcam4defst_line125_7564_0 = mux16_vv(lambda_nfcam4defst_line125_7560_0, lambda_nfcam4defst_line125_7563_0, lambda_nfcam4defst_line125_7559_0);
      vector32 lambda_onfcam4cnrt_line122_1055_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_7564_0);
      vector32 lambda_onfcam4cnrt_line122_1056_0 = lambda_onfcam4cnrt_line122_1055_0;
      vector32 lambda_onfcam4cnrt_line121_3201_0 = and16_vv(lambda_onfcam4cnrt_line121_2958_0, lambda_onfcam4cnrt_line121_3200_0);
      vector32 lambda_onfcam4cnrt_line121_3202_0 = mux16_vv(lambda_onfcam4cnrt_line121_3201_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3203_0 = lambda_onfcam4cnrt_line121_3202_0;
      vector32 lambda_nfcam4defst_line125_7812_0 = lt16_vv(lambda_nfcam4defst_line125_7811_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line113_1062_0 = lambda_onfcam4cnrt_line113_1061_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_44 = lambda_onfcam4cnrt_line113_1062_0;
      vector32 lambda_onfcam4cnrt_line121_3042_0 = mux16_vv(lambda_onfcam4cnrt_line121_3041_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3043_0 = lambda_onfcam4cnrt_line121_3042_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_13 = lambda_onfcam4cnrt_line121_3043_0;
      vector32 lambda_onfcam4cnrt_line122_1037_0 = lambda_onfcam4cnrt_line122_1036_0;
      vector32 lambda_nfcam4defst_line125_7438_0 = mux16_vv(lambda_nfcam4defst_line125_7434_0, lambda_nfcam4defst_line125_7437_0, lambda_nfcam4defst_line125_7433_0);
      vector32 lambda_onfcam4cnrt_line122_1019_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_7438_0);
      vector32 lambda_onfcam4cnrt_line122_1020_0 = lambda_onfcam4cnrt_line122_1019_0;
      vector32 lambda_onfcam4cnrt_line121_3113_0 = and16_vv(lambda_onfcam4cnrt_line121_2936_0, lambda_onfcam4cnrt_line121_3112_0);
      vector32 lambda_onfcam4cnrt_line121_2978_0 = gt16_vv(lambda_nfcam4defst_line125_5978_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3282_0 = and16_vv(lambda_onfcam4cnrt_line121_2978_0, lambda_onfcam4cnrt_line121_3281_0);
      vector32 lambda_onfcam4cnrt_line121_3283_0 = mux16_vv(lambda_onfcam4cnrt_line121_3282_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3284_0 = lambda_onfcam4cnrt_line121_3283_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_1 = lambda_onfcam4cnrt_line121_3284_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_27 = lambda_onfcam4cnrt_line121_3083_0;
      vector32 lambda_onfcam4cnrt_line121_2995_0 = gt16_vv(lambda_nfcam4defst_line125_4821_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3062_0 = mux16_vv(lambda_onfcam4cnrt_line121_3061_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1089_pack_4 = lambda_onfcam4cnrt_line113_1018_0;
      vector32 lambda_onfcam4cnrt_line113_991_0 = mux16_vv(lambda_onfcam4cnrt_line121_3009_0, lambda_nfcam4defst_line125_4799_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_992_0 = lambda_onfcam4cnrt_line113_991_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_8 = lambda_onfcam4cnrt_line113_992_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_5 = lambda_onfcam4cnrt_line122_967_0;
      vector32 lambda_onfcam4cnrt_line122_1012_0 = lambda_nfcam4defst_line125_7410_0;
      vector32 lambda_onfcam4cnrt_line122_1144_0 = lambda_onfcam4cnrt_line122_1143_0;
      vector32 lambda_onfcam4cnrt_line121_3017_0 = and16_vv(lambda_onfcam4cnrt_line121_2912_0, lambda_onfcam4cnrt_line121_3016_0);
      vector32 lambda_onfcam4cnrt_line113_995_0 = mux16_vv(lambda_onfcam4cnrt_line121_3017_0, lambda_nfcam4defst_line125_4856_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_996_0 = lambda_onfcam4cnrt_line113_995_0;
      vector32 lambda_onfcam4cnrt_line121_3063_0 = lambda_onfcam4cnrt_line121_3062_0;
      vector32 lambda_onfcam4cnrt_line121_2996_0 = gt16_vv(lambda_nfcam4defst_line125_4860_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3354_0 = and16_vv(lambda_onfcam4cnrt_line121_2996_0, lambda_onfcam4cnrt_line121_3353_0);
      vector32 lambda_onfcam4cnrt_line121_3355_0 = mux16_vv(lambda_onfcam4cnrt_line121_3354_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3356_0 = lambda_onfcam4cnrt_line121_3355_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_29 = lambda_onfcam4cnrt_line121_3356_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_42 = lambda_onfcam4cnrt_line122_1012_0;
      vector32 lambda_onfcam4cnrt_line121_2985_0 = gt16_vv(lambda_nfcam4defst_line125_4806_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2971_0 = gt16_vv(lambda_nfcam4defst_line125_5912_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3006_0 = gt16_vv(lambda_nfcam4defst_line125_4827_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3394_0 = and16_vv(lambda_onfcam4cnrt_line121_3006_0, lambda_onfcam4cnrt_line121_3393_0);
      vector32 lambda_onfcam4cnrt_line121_3395_0 = mux16_vv(lambda_onfcam4cnrt_line121_3394_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1184_0 = mux16_vv(lambda_onfcam4cnrt_line121_3394_0, lambda_nfcam4defst_line125_4827_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1185_0 = lambda_onfcam4cnrt_line113_1184_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_40 = lambda_onfcam4cnrt_line113_1185_0;
      vector32 lambda_onfcam4cnrt_line121_3396_0 = lambda_onfcam4cnrt_line121_3395_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_40 = lambda_onfcam4cnrt_line121_3396_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_4 = lambda_onfcam4cnrt_line121_3063_0;
      vector32 lambda_onfcam4cnrt_line121_3137_0 = and16_vv(lambda_onfcam4cnrt_line121_2942_0, lambda_onfcam4cnrt_line121_3136_0);
      vector32 lambda_onfcam4cnrt_line113_1055_0 = mux16_vv(lambda_onfcam4cnrt_line121_3137_0, lambda_nfcam4defst_line125_6297_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3138_0 = mux16_vv(lambda_onfcam4cnrt_line121_3137_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3139_0 = lambda_onfcam4cnrt_line121_3138_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_47 = lambda_onfcam4cnrt_line121_3139_0;
      vector32 lambda_onfcam4cnrt_line121_3159_0 = lambda_onfcam4cnrt_line121_3158_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_29 = lambda_onfcam4cnrt_line121_3159_0;
      vector32 lambda_nfcam4defst_line125_7728_0 = lt16_vv(lambda_nfcam4defst_line125_7727_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3250_0 = and16_vv(lambda_onfcam4cnrt_line121_2970_0, lambda_onfcam4cnrt_line121_3249_0);
      vector32 lambda_onfcam4cnrt_line121_3251_0 = mux16_vv(lambda_onfcam4cnrt_line121_3250_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3252_0 = lambda_onfcam4cnrt_line121_3251_0;
      vector32 lambda_onfcam4cnrt_line113_1103_0 = lambda_onfcam4cnrt_line113_1102_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_48 = lambda_onfcam4cnrt_line113_1103_0;
      vector32 lambda_onfcam4cnrt_line121_3107_0 = lambda_onfcam4cnrt_line121_3106_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_36 = lambda_onfcam4cnrt_line121_3107_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_46 = lambda_onfcam4cnrt_line121_3212_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_18 = lambda_onfcam4cnrt_line113_1058_0;
      vector32 lambda_onfcam4cnrt_line121_3029_0 = and16_vv(lambda_onfcam4cnrt_line121_2915_0, lambda_onfcam4cnrt_line121_3028_0);
      vector32 lambda_onfcam4cnrt_line113_1001_0 = mux16_vv(lambda_onfcam4cnrt_line121_3029_0, lambda_nfcam4defst_line125_5736_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1002_0 = lambda_onfcam4cnrt_line113_1001_0;
      vector32 lambda_onfcam4cnrt_line121_3030_0 = mux16_vv(lambda_onfcam4cnrt_line121_3029_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3031_0 = lambda_onfcam4cnrt_line121_3030_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_34 = lambda_onfcam4cnrt_line121_3031_0;
      vector32 lambda_nfcam4defst_line125_7329_0 = lt16_vv(lambda_nfcam4defst_line125_7328_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line113_1105_0 = lambda_onfcam4cnrt_line113_1104_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_24 = lambda_onfcam4cnrt_line113_1105_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_24 = lambda_onfcam4cnrt_line113_1006_0;
      vector32 lambda_onfcam4cnrt_line113_1101_0 = lambda_onfcam4cnrt_line113_1100_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_34 = lambda_onfcam4cnrt_line113_1101_0;
      vector32 lambda_onfcam4cnrt_line121_3235_0 = mux16_vv(lambda_onfcam4cnrt_line121_3234_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3236_0 = lambda_onfcam4cnrt_line121_3235_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_24 = lambda_onfcam4cnrt_line121_3236_0;
      vector32 lambda_onfcam4cnrt_line121_3195_0 = lambda_onfcam4cnrt_line121_3194_0;
      vector32 lambda_nfcam4defst_line125_7781_0 = mux16_vv(lambda_nfcam4defst_line125_7777_0, lambda_nfcam4defst_line125_7780_0, lambda_nfcam4defst_line125_7776_0);
      vector32 lambda_onfcam4cnrt_line122_1114_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_7781_0);
      vector32 lambda_onfcam4cnrt_line122_1115_0 = lambda_onfcam4cnrt_line122_1114_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_47 = lambda_onfcam4cnrt_line122_1115_0;
      vector32 lambda_onfcam4cnrt_line121_3007_0 = gt16_vv(lambda_nfcam4defst_line125_6110_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3398_0 = and16_vv(lambda_onfcam4cnrt_line121_3007_0, lambda_onfcam4cnrt_line121_3397_0);
      vector32 lambda_onfcam4cnrt_line113_1186_0 = mux16_vv(lambda_onfcam4cnrt_line121_3398_0, lambda_nfcam4defst_line125_6110_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1187_0 = lambda_onfcam4cnrt_line113_1186_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_41 = lambda_onfcam4cnrt_line113_1187_0;
      vector32 lambda_onfcam4cnrt_line121_2989_0 = gt16_vv(lambda_nfcam4defst_line125_6209_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3326_0 = and16_vv(lambda_onfcam4cnrt_line121_2989_0, lambda_onfcam4cnrt_line121_3325_0);
      vector32 lambda_onfcam4cnrt_line113_1150_0 = mux16_vv(lambda_onfcam4cnrt_line121_3326_0, lambda_nfcam4defst_line125_6209_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1151_0 = lambda_onfcam4cnrt_line113_1150_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_43 = lambda_onfcam4cnrt_line113_1151_0;
      vector32 lambda_onfcam4cnrt_line121_3327_0 = mux16_vv(lambda_onfcam4cnrt_line121_3326_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3204_pack_41 = lambda_onfcam4cnrt_line121_3203_0;
      vector32 lambda_onfcam4cnrt_line121_2974_0 = gt16_vv(lambda_nfcam4defst_line125_4830_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line113_1025_0 = mux16_vv(lambda_onfcam4cnrt_line121_3077_0, lambda_nfcam4defst_line125_4844_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1026_0 = lambda_onfcam4cnrt_line113_1025_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_10 = lambda_onfcam4cnrt_line113_1026_0;
      vector32 lambda_onfcam4cnrt_line121_2939_0 = gt16_vv(lambda_nfcam4defst_line125_6165_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3125_0 = and16_vv(lambda_onfcam4cnrt_line121_2939_0, lambda_onfcam4cnrt_line121_3124_0);
      vector32 lambda_onfcam4cnrt_line121_3126_0 = mux16_vv(lambda_onfcam4cnrt_line121_3125_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1049_0 = mux16_vv(lambda_onfcam4cnrt_line121_3125_0, lambda_nfcam4defst_line125_6165_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1050_0 = lambda_onfcam4cnrt_line113_1049_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_35 = lambda_onfcam4cnrt_line113_1050_0;
      vector32 lambda_onfcam4cnrt_line121_3127_0 = lambda_onfcam4cnrt_line121_3126_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_35 = lambda_onfcam4cnrt_line121_3127_0;
      vector32 lambda_onfcam4cnrt_line121_3146_0 = mux16_vv(lambda_onfcam4cnrt_line121_3145_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3147_0 = lambda_onfcam4cnrt_line121_3146_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_0 = lambda_onfcam4cnrt_line121_3147_0;
      vector32 lambda_onfcam4cnrt_line122_1032_0 = mult16_vv(calcXtk_194_0, lambda_nfcam4defst_line125_7487_0);
      vector32 lambda_onfcam4cnrt_line122_1033_0 = lambda_onfcam4cnrt_line122_1032_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_12 = lambda_onfcam4cnrt_line122_1033_0;
      vector32 lambda_onfcam4cnrt_line113_1130_0 = mux16_vv(lambda_onfcam4cnrt_line121_3286_0, lambda_nfcam4defst_line125_4833_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1131_0 = lambda_onfcam4cnrt_line113_1130_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_32 = lambda_onfcam4cnrt_line113_1131_0;
      vector32 lambda_onfcam4cnrt_line113_1065_0 = mux16_vv(lambda_onfcam4cnrt_line121_3157_0, lambda_nfcam4defst_line125_4859_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3270_0 = and16_vv(lambda_onfcam4cnrt_line121_2975_0, lambda_onfcam4cnrt_line121_3269_0);
      vector32 lambda_onfcam4cnrt_line113_1122_0 = mux16_vv(lambda_onfcam4cnrt_line121_3270_0, lambda_nfcam4defst_line125_6374_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1123_0 = lambda_onfcam4cnrt_line113_1122_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_6 = lambda_onfcam4cnrt_line113_1123_0;
      vector32 lambda_onfcam4cnrt_line122_1119_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_7802_0);
      vector32 lambda_onfcam4cnrt_line122_1120_0 = lambda_onfcam4cnrt_line122_1119_0;
      vector32 lambda_onfcam4cnrt_line121_2983_0 = gt16_vv(lambda_nfcam4defst_line125_4815_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line122_1052_pack_2 = lambda_onfcam4cnrt_line122_978_0;
      vector32 lambda_nfcam4defst_line125_7368_0 = mux16_vv(lambda_nfcam4defst_line125_7364_0, lambda_nfcam4defst_line125_7367_0, lambda_nfcam4defst_line125_7363_0);
      vector32 lambda_onfcam4cnrt_line121_2969_0 = gt16_vv(lambda_nfcam4defst_line125_5879_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2929_0 = gt16_vv(lambda_nfcam4defst_line125_5967_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3085_0 = and16_vv(lambda_onfcam4cnrt_line121_2929_0, lambda_onfcam4cnrt_line121_3084_0);
      vector32 lambda_onfcam4cnrt_line113_1029_0 = mux16_vv(lambda_onfcam4cnrt_line121_3085_0, lambda_nfcam4defst_line125_5967_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1030_0 = lambda_onfcam4cnrt_line113_1029_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_1 = lambda_onfcam4cnrt_line113_1030_0;
      vector32 lambda_onfcam4cnrt_line121_2992_0 = gt16_vv(lambda_nfcam4defst_line125_4803_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3338_0 = and16_vv(lambda_onfcam4cnrt_line121_2992_0, lambda_onfcam4cnrt_line121_3337_0);
      vector32 lambda_onfcam4cnrt_line113_1156_0 = mux16_vv(lambda_onfcam4cnrt_line121_3338_0, lambda_nfcam4defst_line125_4803_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1157_0 = lambda_onfcam4cnrt_line113_1156_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_18 = lambda_onfcam4cnrt_line113_1157_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_44 = lambda_onfcam4cnrt_line122_1120_0;
      vector32 lambda_onfcam4cnrt_line113_1174_0 = mux16_vv(lambda_onfcam4cnrt_line121_3374_0, lambda_nfcam4defst_line125_4866_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1175_0 = lambda_onfcam4cnrt_line113_1174_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_17 = lambda_onfcam4cnrt_line113_1175_0;
      vector32 lambda_onfcam4cnrt_line121_2946_0 = gt16_vv(lambda_nfcam4defst_line125_4820_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3153_0 = and16_vv(lambda_onfcam4cnrt_line121_2946_0, lambda_onfcam4cnrt_line121_3152_0);
      vector32 lambda_onfcam4cnrt_line113_1063_0 = mux16_vv(lambda_onfcam4cnrt_line121_3153_0, lambda_nfcam4defst_line125_4820_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3204_pack_15 = lambda_onfcam4cnrt_line121_3195_0;
      vector32 lambda_onfcam4cnrt_line121_2930_0 = gt16_vv(lambda_nfcam4defst_line125_4832_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2961_0 = gt16_vv(lambda_nfcam4defst_line125_4857_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3214_0 = and16_vv(lambda_onfcam4cnrt_line121_2961_0, lambda_onfcam4cnrt_line121_3213_0);
      vector32 lambda_onfcam4cnrt_line113_1094_0 = mux16_vv(lambda_onfcam4cnrt_line121_3214_0, lambda_nfcam4defst_line125_4857_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3215_0 = mux16_vv(lambda_onfcam4cnrt_line121_3214_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3216_0 = lambda_onfcam4cnrt_line121_3215_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_31 = lambda_onfcam4cnrt_line121_3216_0;
      vector32 lambda_onfcam4cnrt_line113_1095_0 = lambda_onfcam4cnrt_line113_1094_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_31 = lambda_onfcam4cnrt_line113_1095_0;
      vector32 lambda_onfcam4cnrt_line122_982_0 = lambda_onfcam4cnrt_line122_981_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_3 = lambda_onfcam4cnrt_line122_982_0;
      vector32 lambda_onfcam4cnrt_line113_1128_0 = mux16_vv(lambda_onfcam4cnrt_line121_3282_0, lambda_nfcam4defst_line125_5978_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1129_0 = lambda_onfcam4cnrt_line113_1128_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_1 = lambda_onfcam4cnrt_line113_1129_0;
      vector32 lambda_onfcam4cnrt_line113_1126_0 = mux16_vv(lambda_onfcam4cnrt_line121_3278_0, lambda_nfcam4defst_line125_6044_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1127_0 = lambda_onfcam4cnrt_line113_1126_0;
      vector32 lambda_onfcam4cnrt_line121_3151_0 = lambda_onfcam4cnrt_line121_3150_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_44 = lambda_onfcam4cnrt_line121_3151_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_46 = lambda_onfcam4cnrt_line122_1056_0;
      vector32 lambda_onfcam4cnrt_line121_3358_0 = and16_vv(lambda_onfcam4cnrt_line121_2997_0, lambda_onfcam4cnrt_line121_3357_0);
      vector32 lambda_onfcam4cnrt_line121_3359_0 = mux16_vv(lambda_onfcam4cnrt_line121_3358_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3360_0 = lambda_onfcam4cnrt_line121_3359_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_45 = lambda_onfcam4cnrt_line121_3360_0;
      vector32 lambda_onfcam4cnrt_line113_1166_0 = mux16_vv(lambda_onfcam4cnrt_line121_3358_0, lambda_nfcam4defst_line125_6011_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1075_0 = mux16_vv(lambda_onfcam4cnrt_line121_3177_0, lambda_nfcam4defst_line125_4865_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1076_0 = lambda_onfcam4cnrt_line113_1075_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_17 = lambda_onfcam4cnrt_line113_1076_0;
      vector32 lambda_onfcam4cnrt_line121_2967_0 = gt16_vv(lambda_nfcam4defst_line125_5813_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3238_0 = and16_vv(lambda_onfcam4cnrt_line121_2967_0, lambda_onfcam4cnrt_line121_3237_0);
      vector32 lambda_onfcam4cnrt_line121_3239_0 = mux16_vv(lambda_onfcam4cnrt_line121_3238_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3240_0 = lambda_onfcam4cnrt_line121_3239_0;
      vector32 lambda_onfcam4cnrt_line122_1023_0 = lambda_nfcam4defst_line125_7452_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_0 = lambda_onfcam4cnrt_line122_1023_0;
      vector32 lambda_onfcam4cnrt_line121_2948_0 = gt16_vv(lambda_nfcam4defst_line125_6000_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3161_0 = and16_vv(lambda_onfcam4cnrt_line121_2948_0, lambda_onfcam4cnrt_line121_3160_0);
      vector32 lambda_onfcam4cnrt_line121_3162_0 = mux16_vv(lambda_onfcam4cnrt_line121_3161_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3163_0 = lambda_onfcam4cnrt_line121_3162_0;
      vector32 lambda_onfcam4cnrt_line113_1067_0 = mux16_vv(lambda_onfcam4cnrt_line121_3161_0, lambda_nfcam4defst_line125_6000_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1068_0 = lambda_onfcam4cnrt_line113_1067_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_45 = lambda_onfcam4cnrt_line113_1068_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_45 = lambda_onfcam4cnrt_line121_3163_0;
      vector32 lambda_onfcam4cnrt_line121_2968_0 = gt16_vv(lambda_nfcam4defst_line125_5846_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3366_0 = and16_vv(lambda_onfcam4cnrt_line121_2999_0, lambda_onfcam4cnrt_line121_3365_0);
      vector32 lambda_onfcam4cnrt_line121_3367_0 = mux16_vv(lambda_onfcam4cnrt_line121_3366_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3368_0 = lambda_onfcam4cnrt_line121_3367_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_28 = lambda_onfcam4cnrt_line121_3368_0;
      vector32 lambda_onfcam4cnrt_line113_1170_0 = mux16_vv(lambda_onfcam4cnrt_line121_3366_0, lambda_nfcam4defst_line125_6341_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1171_0 = lambda_onfcam4cnrt_line113_1170_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_28 = lambda_onfcam4cnrt_line113_1171_0;
      vector32 lambda_nfcam4defst_line125_7462_0 = lt16_vv(lambda_nfcam4defst_line125_7461_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7466_0 = mux16_vv(lambda_nfcam4defst_line125_7462_0, lambda_nfcam4defst_line125_7465_0, lambda_nfcam4defst_line125_7461_0);
      vector32 lambda_onfcam4cnrt_line122_1026_0 = mult16_vv(lambda_onfcam4cnrt_line122_31_0, lambda_nfcam4defst_line125_7466_0);
      vector32 lambda_onfcam4cnrt_line122_1027_0 = lambda_onfcam4cnrt_line122_1026_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_40 = lambda_onfcam4cnrt_line122_1144_0;
      vector32 lambda_nfcam4defst_line125_7392_0 = lt16_vv(lambda_nfcam4defst_line125_7391_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7396_0 = mux16_vv(lambda_nfcam4defst_line125_7392_0, lambda_nfcam4defst_line125_7395_0, lambda_nfcam4defst_line125_7391_0);
      vector32 lambda_onfcam4cnrt_line122_1008_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_7396_0);
      vector32 lambda_onfcam4cnrt_line122_1009_0 = lambda_onfcam4cnrt_line122_1008_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_9 = lambda_onfcam4cnrt_line122_1009_0;
      vector32 lambda_onfcam4cnrt_line121_3291_0 = mux16_vv(lambda_onfcam4cnrt_line121_3290_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3292_0 = lambda_onfcam4cnrt_line121_3291_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_26 = lambda_onfcam4cnrt_line121_3292_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_13 = lambda_onfcam4cnrt_line113_1008_0;
      vector32 lambda_onfcam4cnrt_line122_972_0 = lambda_onfcam4cnrt_line122_971_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_24 = lambda_onfcam4cnrt_line122_972_0;
      vector32 lambda_onfcam4cnrt_line121_3271_0 = mux16_vv(lambda_onfcam4cnrt_line121_3270_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3272_0 = lambda_onfcam4cnrt_line121_3271_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_6 = lambda_onfcam4cnrt_line121_3272_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_5 = lambda_onfcam4cnrt_line121_3224_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_13 = lambda_onfcam4cnrt_line121_3240_0;
      vector32 lambda_onfcam4cnrt_line121_3318_0 = and16_vv(lambda_onfcam4cnrt_line121_2987_0, lambda_onfcam4cnrt_line121_3317_0);
      vector32 lambda_onfcam4cnrt_line113_1146_0 = mux16_vv(lambda_onfcam4cnrt_line121_3318_0, lambda_nfcam4defst_line125_6143_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3319_0 = mux16_vv(lambda_onfcam4cnrt_line121_3318_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1147_0 = lambda_onfcam4cnrt_line113_1146_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_42 = lambda_onfcam4cnrt_line113_1147_0;
      vector32 lambda_onfcam4cnrt_line121_3320_0 = lambda_onfcam4cnrt_line121_3319_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_42 = lambda_onfcam4cnrt_line121_3320_0;
      vector32 lambda_onfcam4cnrt_line121_3302_0 = and16_vv(lambda_onfcam4cnrt_line121_2983_0, lambda_onfcam4cnrt_line121_3301_0);
      vector32 lambda_onfcam4cnrt_line113_1138_0 = mux16_vv(lambda_onfcam4cnrt_line121_3302_0, lambda_nfcam4defst_line125_4815_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3375_0 = mux16_vv(lambda_onfcam4cnrt_line121_3374_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3376_0 = lambda_onfcam4cnrt_line121_3375_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_11 = lambda_onfcam4cnrt_line121_3252_0;
      vector32 lambda_onfcam4cnrt_line121_3266_0 = and16_vv(lambda_onfcam4cnrt_line121_2974_0, lambda_onfcam4cnrt_line121_3265_0);
      vector32 lambda_onfcam4cnrt_line113_1120_0 = mux16_vv(lambda_onfcam4cnrt_line121_3266_0, lambda_nfcam4defst_line125_4830_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1121_0 = lambda_onfcam4cnrt_line113_1120_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_19 = lambda_onfcam4cnrt_line113_1121_0;
      vector32 lambda_onfcam4cnrt_line121_3267_0 = mux16_vv(lambda_onfcam4cnrt_line121_3266_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3268_0 = lambda_onfcam4cnrt_line121_3267_0;
      vector32 lambda_onfcam4cnrt_line121_3018_0 = mux16_vv(lambda_onfcam4cnrt_line121_3017_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3019_0 = lambda_onfcam4cnrt_line121_3018_0;
      vector32 lambda_onfcam4cnrt_line121_3071_0 = lambda_onfcam4cnrt_line121_3070_0;
      vector32 lambda_nfcam4defst_line125_7616_0 = lt16_vv(lambda_nfcam4defst_line125_7615_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7620_0 = mux16_vv(lambda_nfcam4defst_line125_7616_0, lambda_nfcam4defst_line125_7619_0, lambda_nfcam4defst_line125_7615_0);
      vector32 lambda_onfcam4cnrt_line122_1070_0 = mult16_vv(lambda_onfcam4cnrt_line122_0, lambda_nfcam4defst_line125_7620_0);
      vector32 lambda_onfcam4cnrt_line122_1071_0 = lambda_onfcam4cnrt_line122_1070_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_21 = lambda_onfcam4cnrt_line122_1071_0;
      vector32 lambda_onfcam4cnrt_line113_1139_0 = lambda_onfcam4cnrt_line113_1138_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_36 = lambda_onfcam4cnrt_line113_1139_0;
      vector32 lambda_onfcam4cnrt_line121_3231_0 = mux16_vv(lambda_onfcam4cnrt_line121_3230_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1177_0 = lambda_onfcam4cnrt_line113_1176_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_38 = lambda_onfcam4cnrt_line113_1177_0;
      vector32 lambda_onfcam4cnrt_line113_1003_0 = mux16_vv(lambda_onfcam4cnrt_line121_3033_0, lambda_nfcam4defst_line125_5769_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1004_0 = lambda_onfcam4cnrt_line113_1003_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_48 = lambda_onfcam4cnrt_line113_1004_0;
      vector32 lambda_onfcam4cnrt_line121_2953_0 = gt16_vv(lambda_nfcam4defst_line125_5604_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3181_0 = and16_vv(lambda_onfcam4cnrt_line121_2953_0, lambda_onfcam4cnrt_line121_3180_0);
      vector32 lambda_onfcam4cnrt_line113_1077_0 = mux16_vv(lambda_onfcam4cnrt_line121_3181_0, lambda_nfcam4defst_line125_5604_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1078_0 = lambda_onfcam4cnrt_line113_1077_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_38 = lambda_onfcam4cnrt_line113_1078_0;
      vector32 lambda_onfcam4cnrt_line121_3182_0 = mux16_vv(lambda_onfcam4cnrt_line121_3181_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3183_0 = lambda_onfcam4cnrt_line121_3182_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_38 = lambda_onfcam4cnrt_line121_3183_0;
      vector32 lambda_nfcam4defst_line125_7693_0 = lt16_vv(lambda_nfcam4defst_line125_7692_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7697_0 = mux16_vv(lambda_nfcam4defst_line125_7693_0, lambda_nfcam4defst_line125_7696_0, lambda_nfcam4defst_line125_7692_0);
      vector32 lambda_onfcam4cnrt_line122_1091_0 = mult16_vv(lambda_onfcam4cnrt_line122_31_0, lambda_nfcam4defst_line125_7697_0);
      vector32 lambda_onfcam4cnrt_line122_1092_0 = lambda_onfcam4cnrt_line122_1091_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_17 = lambda_onfcam4cnrt_line121_3376_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_19 = lambda_onfcam4cnrt_line121_3071_0;
      vector32 lambda_onfcam4cnrt_line121_3025_0 = and16_vv(lambda_onfcam4cnrt_line121_2914_0, lambda_onfcam4cnrt_line121_3024_0);
      vector32 lambda_onfcam4cnrt_line121_3026_0 = mux16_vv(lambda_onfcam4cnrt_line121_3025_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_999_0 = mux16_vv(lambda_onfcam4cnrt_line121_3025_0, lambda_nfcam4defst_line125_5703_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1000_0 = lambda_onfcam4cnrt_line113_999_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_5 = lambda_onfcam4cnrt_line113_1000_0;
      vector32 lambda_onfcam4cnrt_line121_3324_0 = lambda_onfcam4cnrt_line121_3323_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_35 = lambda_onfcam4cnrt_line121_3324_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_30 = lambda_onfcam4cnrt_line121_3103_0;
      vector32 lambda_onfcam4cnrt_line121_2913_0 = gt16_vv(lambda_nfcam4defst_line125_5670_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7412_0 = mux16_vv(lambda_nfcam4defst_line125_7411_0, lambda_nfcam4defst_line125_7003_0, lambda_nfcam4defst_line125_6165_0);
      vector32 lambda_nfcam4defst_line125_7413_0 = lt16_vv(lambda_nfcam4defst_line125_7412_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7414_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7412_0);
      vector32 lambda_nfcam4defst_line125_7415_0 = lt16_vv(lambda_nfcam4defst_line125_7412_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7416_0 = mux16_vv(lambda_nfcam4defst_line125_7415_0, ct8_163_0, lambda_nfcam4defst_line125_7414_0);
      vector32 lambda_onfcam4cnrt_line121_2796_0 = lt16_vv(lambda_nfcam4defst_line125_4810_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2797_0 = and16_vv(lambda_onfcam4cnrt_line121_2684_0, lambda_onfcam4cnrt_line121_2796_0);
      vector32 lambda_onfcam4cnrt_line113_934_0 = mux16_vv(lambda_onfcam4cnrt_line121_2797_0, lambda_nfcam4defst_line125_4810_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_935_0 = lambda_onfcam4cnrt_line113_934_0;
      vector32 lambda_onfcam4cnrt_line121_2798_0 = mux16_vv(lambda_onfcam4cnrt_line121_2797_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2799_0 = lambda_onfcam4cnrt_line121_2798_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_26 = lambda_onfcam4cnrt_line113_935_0;
      vector32 lambda_onfcam4cnrt_line121_2895_0 = lambda_onfcam4cnrt_line121_2894_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_33 = lambda_onfcam4cnrt_line121_2895_0;
      vector32 lambda_nfcam4defst_line125_7250_0 = gt16_vv(lambda_nfcam4defst_line125_5769_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7169_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4821_0);
      vector32 lambda_onfcam4cnrt_line121_2908_pack_28 = lambda_onfcam4cnrt_line121_2875_0;
      vector32 lambda_onfcam4cnrt_line121_2959_0 = gt16_vv(lambda_nfcam4defst_line125_4800_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3206_0 = and16_vv(lambda_onfcam4cnrt_line121_2959_0, lambda_onfcam4cnrt_line121_3205_0);
      vector32 lambda_onfcam4cnrt_line121_3207_0 = mux16_vv(lambda_onfcam4cnrt_line121_3206_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1090_0 = mux16_vv(lambda_onfcam4cnrt_line121_3206_0, lambda_nfcam4defst_line125_4800_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1091_0 = lambda_onfcam4cnrt_line113_1090_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_8 = lambda_onfcam4cnrt_line113_1091_0;
      vector32 lambda_onfcam4cnrt_line121_3208_0 = lambda_onfcam4cnrt_line121_3207_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_8 = lambda_onfcam4cnrt_line121_3208_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_26 = lambda_onfcam4cnrt_line121_2799_0;
      vector32 lambda_onfcam4cnrt_line121_3381_0 = lt16_vv(lambda_nfcam4defst_line125_4824_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3382_0 = and16_vv(lambda_onfcam4cnrt_line121_3003_0, lambda_onfcam4cnrt_line121_3381_0);
      vector32 lambda_onfcam4cnrt_line121_3383_0 = mux16_vv(lambda_onfcam4cnrt_line121_3382_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1178_0 = mux16_vv(lambda_onfcam4cnrt_line121_3382_0, lambda_nfcam4defst_line125_4824_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1179_0 = lambda_onfcam4cnrt_line113_1178_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_22 = lambda_onfcam4cnrt_line113_1179_0;
      vector32 lambda_onfcam4cnrt_line121_3384_0 = lambda_onfcam4cnrt_line121_3383_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_22 = lambda_onfcam4cnrt_line121_3384_0;
      vector32 lambda_nfcam4defst_line125_7231_0 = lt16_vv(lambda_nfcam4defst_line125_7230_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3401_pack_19 = lambda_onfcam4cnrt_line121_3268_0;
      vector32 lambda_nfcam4defst_line125_6489_0 = mux16_vv(lambda_nfcam4defst_line125_6488_0, ct8_163_0, lambda_nfcam4defst_line125_6487_0);
      vector32 lambda_nfcam4defst_line125_6723_0 = mux16_vv(lambda_nfcam4defst_line125_6722_0, lambda_nfcam4defst_line125_6489_0, lambda_nfcam4defst_line125_4837_0);
      vector32 lambda_nfcam4defst_line125_6725_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6723_0);
      vector32 lambda_nfcam4defst_line125_6726_0 = lt16_vv(lambda_nfcam4defst_line125_6723_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6727_0 = mux16_vv(lambda_nfcam4defst_line125_6726_0, ct8_163_0, lambda_nfcam4defst_line125_6725_0);
      vector32 lambda_nfcam4defst_line125_6724_0 = lt16_vv(lambda_nfcam4defst_line125_6723_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6728_0 = mux16_vv(lambda_nfcam4defst_line125_6724_0, lambda_nfcam4defst_line125_6727_0, lambda_nfcam4defst_line125_6723_0);
      vector32 lambda_onfcam4cnrt_line122_905_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_6728_0);
      vector32 lambda_onfcam4cnrt_line122_906_0 = lambda_onfcam4cnrt_line122_905_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_37 = lambda_onfcam4cnrt_line122_906_0;
      vector32 lambda_nfcam4defst_line125_6953_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5934_0);
      vector32 lambda_nfcam4defst_line125_6955_0 = mux16_vv(lambda_nfcam4defst_line125_6954_0, ct8_163_0, lambda_nfcam4defst_line125_6953_0);
      vector32 lambda_nfcam4defst_line125_7300_0 = mux16_vv(lambda_nfcam4defst_line125_7299_0, lambda_nfcam4defst_line125_6955_0, lambda_nfcam4defst_line125_5934_0);
      vector32 lambda_nfcam4defst_line125_7303_0 = lt16_vv(lambda_nfcam4defst_line125_7300_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7301_0 = lt16_vv(lambda_nfcam4defst_line125_7300_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7302_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7300_0);
      vector32 lambda_nfcam4defst_line125_7304_0 = mux16_vv(lambda_nfcam4defst_line125_7303_0, ct8_163_0, lambda_nfcam4defst_line125_7302_0);
      vector32 lambda_nfcam4defst_line125_6901_0 = lt16_vv(lambda_nfcam4defst_line125_6898_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6902_0 = mux16_vv(lambda_nfcam4defst_line125_6901_0, ct8_163_0, lambda_nfcam4defst_line125_6900_0);
      vector32 lambda_nfcam4defst_line125_6903_0 = mux16_vv(lambda_nfcam4defst_line125_6899_0, lambda_nfcam4defst_line125_6902_0, lambda_nfcam4defst_line125_6898_0);
      vector32 lambda_onfcam4cnrt_line122_953_0 = mult16_vv(calcXtk_194_0, lambda_nfcam4defst_line125_6903_0);
      vector32 lambda_onfcam4cnrt_line122_954_0 = lambda_onfcam4cnrt_line122_953_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_40 = lambda_onfcam4cnrt_line122_954_0;
      vector32 lambda_nfcam4defst_line125_6915_0 = mux16_vv(lambda_nfcam4defst_line125_6914_0, ct8_163_0, lambda_nfcam4defst_line125_6913_0);
      vector32 lambda_nfcam4defst_line125_6916_0 = mux16_vv(lambda_nfcam4defst_line125_6911_0, lambda_nfcam4defst_line125_6915_0, lambda_nfcam4defst_line125_4799_0);
      vector32 lambda_nfcam4defst_line125_7209_0 = lt16_vv(lambda_nfcam4defst_line125_6916_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7211_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_6916_0);
      vector32 lambda_nfcam4defst_line125_7212_0 = lt16_vv(lambda_nfcam4defst_line125_6916_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7213_0 = mux16_vv(lambda_nfcam4defst_line125_7212_0, ct8_163_0, lambda_nfcam4defst_line125_7211_0);
      vector32 lambda_nfcam4defst_line125_7214_0 = mux16_vv(lambda_nfcam4defst_line125_7209_0, lambda_nfcam4defst_line125_7213_0, lambda_nfcam4defst_line125_6916_0);
      vector32 lambda_nfcam4defst_line125_6809_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6807_0);
      vector32 lambda_nfcam4defst_line125_6811_0 = mux16_vv(lambda_nfcam4defst_line125_6810_0, ct8_163_0, lambda_nfcam4defst_line125_6809_0);
      vector32 lambda_nfcam4defst_line125_6812_0 = mux16_vv(lambda_nfcam4defst_line125_6808_0, lambda_nfcam4defst_line125_6811_0, lambda_nfcam4defst_line125_6807_0);
      vector32 lambda_onfcam4cnrt_line122_928_0 = lambda_nfcam4defst_line125_6812_0;
      vector32 lambda_onfcam4cnrt_line121_3293_0 = lt16_vv(lambda_nfcam4defst_line125_4839_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7324_0 = lt16_vv(lambda_nfcam4defst_line125_7321_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7325_0 = mux16_vv(lambda_nfcam4defst_line125_7324_0, ct8_163_0, lambda_nfcam4defst_line125_7323_0);
      vector32 lambda_nfcam4defst_line125_7326_0 = mux16_vv(lambda_nfcam4defst_line125_7322_0, lambda_nfcam4defst_line125_7325_0, lambda_nfcam4defst_line125_7321_0);
      vector32 lambda_onfcam4cnrt_line122_989_0 = lambda_nfcam4defst_line125_7326_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_6 = lambda_onfcam4cnrt_line122_989_0;
      vector32 lambda_onfcam4cnrt_line121_2663_0 = gt16_vv(lambda_nfcam4defst_line125_4798_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_7417_0 = mux16_vv(lambda_nfcam4defst_line125_7413_0, lambda_nfcam4defst_line125_7416_0, lambda_nfcam4defst_line125_7412_0);
      vector32 lambda_onfcam4cnrt_line122_1013_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_7417_0);
      vector32 lambda_onfcam4cnrt_line121_3169_0 = and16_vv(lambda_onfcam4cnrt_line121_2950_0, lambda_onfcam4cnrt_line121_3168_0);
      vector32 lambda_onfcam4cnrt_line121_3170_0 = mux16_vv(lambda_onfcam4cnrt_line121_3169_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3171_0 = lambda_onfcam4cnrt_line121_3170_0;
      vector32 lambda_onfcam4cnrt_line113_1071_0 = mux16_vv(lambda_onfcam4cnrt_line121_3169_0, lambda_nfcam4defst_line125_6330_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1072_0 = lambda_onfcam4cnrt_line113_1071_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_28 = lambda_onfcam4cnrt_line121_3171_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_23 = lambda_onfcam4cnrt_line122_1037_0;
      vector32 lambda_onfcam4cnrt_line121_2766_0 = mux16_vv(lambda_onfcam4cnrt_line121_2765_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2767_0 = lambda_onfcam4cnrt_line121_2766_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_4 = lambda_onfcam4cnrt_line121_2767_0;
      vector32 lambda_nfcam4defst_line125_7502_0 = gt16_vv(lambda_nfcam4defst_line125_4865_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line113_910_0 = mux16_vv(lambda_onfcam4cnrt_line121_2749_0, lambda_nfcam4defst_line125_5824_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_911_0 = lambda_onfcam4cnrt_line113_910_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_21 = lambda_onfcam4cnrt_line113_911_0;
      vector32 lambda_onfcam4cnrt_line121_3280_0 = lambda_onfcam4cnrt_line121_3279_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_27 = lambda_onfcam4cnrt_line121_3280_0;
      vector32 lambda_nfcam4defst_line125_7063_0 = mux16_vv(lambda_nfcam4defst_line125_7062_0, ct8_163_0, lambda_nfcam4defst_line125_7061_0);
      vector32 lambda_nfcam4defst_line125_7552_0 = mux16_vv(lambda_nfcam4defst_line125_7551_0, lambda_nfcam4defst_line125_7063_0, lambda_nfcam4defst_line125_4800_0);
      vector32 lambda_nfcam4defst_line125_7553_0 = lt16_vv(lambda_nfcam4defst_line125_7552_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7554_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7552_0);
      vector32 lambda_nfcam4defst_line125_7555_0 = lt16_vv(lambda_nfcam4defst_line125_7552_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_6733_0 = lt16_vv(lambda_nfcam4defst_line125_6730_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6734_0 = mux16_vv(lambda_nfcam4defst_line125_6733_0, ct8_163_0, lambda_nfcam4defst_line125_6732_0);
      vector32 lambda_nfcam4defst_line125_6735_0 = mux16_vv(lambda_nfcam4defst_line125_6731_0, lambda_nfcam4defst_line125_6734_0, lambda_nfcam4defst_line125_6730_0);
      vector32 lambda_onfcam4cnrt_line122_907_0 = mult16_vv(lambda_onfcam4cnrt_line122_31_0, lambda_nfcam4defst_line125_6735_0);
      vector32 lambda_onfcam4cnrt_line122_908_0 = lambda_onfcam4cnrt_line122_907_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_30 = lambda_onfcam4cnrt_line122_908_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_20 = lambda_onfcam4cnrt_line121_3308_0;
      vector32 lambda_onfcam4cnrt_line121_3328_0 = lambda_onfcam4cnrt_line121_3327_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_43 = lambda_onfcam4cnrt_line121_3328_0;
      vector32 lambda_nfcam4defst_line125_7041_0 = gt16_vv(lambda_nfcam4defst_line125_4865_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7042_0 = mux16_vv(lambda_nfcam4defst_line125_7041_0, ct8_163_0, lambda_nfcam4defst_line125_7040_0);
      vector32 lambda_nfcam4defst_line125_7503_0 = mux16_vv(lambda_nfcam4defst_line125_7502_0, lambda_nfcam4defst_line125_7042_0, lambda_nfcam4defst_line125_4865_0);
      vector32 lambda_nfcam4defst_line125_7505_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7503_0);
      vector32 lambda_nfcam4defst_line125_7506_0 = lt16_vv(lambda_nfcam4defst_line125_7503_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7504_0 = lt16_vv(lambda_nfcam4defst_line125_7503_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7507_0 = mux16_vv(lambda_nfcam4defst_line125_7506_0, ct8_163_0, lambda_nfcam4defst_line125_7505_0);
      vector32 lambda_nfcam4defst_line125_7508_0 = mux16_vv(lambda_nfcam4defst_line125_7504_0, lambda_nfcam4defst_line125_7507_0, lambda_nfcam4defst_line125_7503_0);
      vector32 lambda_onfcam4cnrt_line122_1038_0 = mult16_vv(lambda_onfcam4cnrt_line122_7_0, lambda_nfcam4defst_line125_7508_0);
      vector32 lambda_onfcam4cnrt_line122_1039_0 = lambda_onfcam4cnrt_line122_1038_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_17 = lambda_onfcam4cnrt_line122_1039_0;
      vector32 lambda_onfcam4cnrt_line121_3097_0 = and16_vv(lambda_onfcam4cnrt_line121_2932_0, lambda_onfcam4cnrt_line121_3096_0);
      vector32 lambda_onfcam4cnrt_line121_3098_0 = mux16_vv(lambda_onfcam4cnrt_line121_3097_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1035_0 = mux16_vv(lambda_onfcam4cnrt_line121_3097_0, lambda_nfcam4defst_line125_4838_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1036_0 = lambda_onfcam4cnrt_line113_1035_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_37 = lambda_onfcam4cnrt_line113_1036_0;
      vector32 lambda_onfcam4cnrt_line121_3099_0 = lambda_onfcam4cnrt_line121_3098_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_37 = lambda_onfcam4cnrt_line121_3099_0;
      vector32 lambda_onfcam4cnrt_line121_3089_0 = and16_vv(lambda_onfcam4cnrt_line121_2930_0, lambda_onfcam4cnrt_line121_3088_0);
      vector32 lambda_onfcam4cnrt_line113_1031_0 = mux16_vv(lambda_onfcam4cnrt_line121_3089_0, lambda_nfcam4defst_line125_4832_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1032_0 = lambda_onfcam4cnrt_line113_1031_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_32 = lambda_onfcam4cnrt_line113_1032_0;
      vector32 lambda_onfcam4cnrt_line121_3090_0 = mux16_vv(lambda_onfcam4cnrt_line121_3089_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3091_0 = lambda_onfcam4cnrt_line121_3090_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_32 = lambda_onfcam4cnrt_line121_3091_0;
      vector32 lambda_onfcam4cnrt_line113_907_0 = lambda_onfcam4cnrt_line113_906_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_24 = lambda_onfcam4cnrt_line113_907_0;
      vector32 lambda_onfcam4cnrt_line113_1099_0 = lambda_onfcam4cnrt_line113_1098_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_5 = lambda_onfcam4cnrt_line113_1099_0;
      vector32 lambda_nfcam4defst_line125_6622_0 = mux16_vv(lambda_nfcam4defst_line125_6621_0, ct8_163_0, lambda_nfcam4defst_line125_6620_0);
      vector32 lambda_nfcam4defst_line125_6623_0 = mux16_vv(lambda_nfcam4defst_line125_6619_0, lambda_nfcam4defst_line125_6622_0, lambda_nfcam4defst_line125_6618_0);
      vector32 lambda_onfcam4cnrt_line122_876_0 = mult16_vv(lambda_onfcam4cnrt_line122_85_0, lambda_nfcam4defst_line125_6623_0);
      vector32 lambda_onfcam4cnrt_line122_877_0 = lambda_onfcam4cnrt_line122_876_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_24 = lambda_onfcam4cnrt_line122_877_0;
      vector32 lambda_onfcam4cnrt_line121_3380_0 = lambda_onfcam4cnrt_line121_3379_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_38 = lambda_onfcam4cnrt_line121_3380_0;
      vector32 lambda_nfcam4defst_line125_7399_0 = lt16_vv(lambda_nfcam4defst_line125_7398_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7036_0 = mux16_vv(lambda_nfcam4defst_line125_7035_0, ct8_163_0, lambda_nfcam4defst_line125_7034_0);
      vector32 lambda_nfcam4defst_line125_7489_0 = mux16_vv(lambda_nfcam4defst_line125_7488_0, lambda_nfcam4defst_line125_7036_0, lambda_nfcam4defst_line125_6330_0);
      vector32 lambda_nfcam4defst_line125_7490_0 = lt16_vv(lambda_nfcam4defst_line125_7489_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7491_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7489_0);
      vector32 lambda_nfcam4defst_line125_7492_0 = lt16_vv(lambda_nfcam4defst_line125_7489_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7493_0 = mux16_vv(lambda_nfcam4defst_line125_7492_0, ct8_163_0, lambda_nfcam4defst_line125_7491_0);
      vector32 lambda_nfcam4defst_line125_7494_0 = mux16_vv(lambda_nfcam4defst_line125_7490_0, lambda_nfcam4defst_line125_7493_0, lambda_nfcam4defst_line125_7489_0);
      vector32 lambda_onfcam4cnrt_line122_1034_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_7494_0);
      vector32 lambda_onfcam4cnrt_line122_1035_0 = lambda_onfcam4cnrt_line122_1034_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_28 = lambda_onfcam4cnrt_line122_1035_0;
      vector32 lambda_onfcam4cnrt_line113_905_0 = lambda_onfcam4cnrt_line113_904_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_48 = lambda_onfcam4cnrt_line113_905_0;
      vector32 lambda_nfcam4defst_line125_7401_0 = lt16_vv(lambda_nfcam4defst_line125_7398_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7402_0 = mux16_vv(lambda_nfcam4defst_line125_7401_0, ct8_163_0, lambda_nfcam4defst_line125_7400_0);
      vector32 lambda_nfcam4defst_line125_7403_0 = mux16_vv(lambda_nfcam4defst_line125_7399_0, lambda_nfcam4defst_line125_7402_0, lambda_nfcam4defst_line125_7398_0);
      vector32 lambda_onfcam4cnrt_line122_1010_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_7403_0);
      vector32 lambda_onfcam4cnrt_line122_1011_0 = lambda_onfcam4cnrt_line122_1010_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_39 = lambda_onfcam4cnrt_line122_1011_0;
      vector32 lambda_nfcam4defst_line125_7628_0 = gt16_vv(lambda_nfcam4defst_line125_4851_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_2717_0 = and16_vv(lambda_onfcam4cnrt_line121_2664_0, lambda_onfcam4cnrt_line121_2716_0);
      vector32 lambda_onfcam4cnrt_line121_2718_0 = mux16_vv(lambda_onfcam4cnrt_line121_2717_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2719_0 = lambda_onfcam4cnrt_line121_2718_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_46 = lambda_onfcam4cnrt_line121_2719_0;
      vector32 lambda_onfcam4cnrt_line113_894_0 = mux16_vv(lambda_onfcam4cnrt_line121_2717_0, lambda_nfcam4defst_line125_5626_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_895_0 = lambda_onfcam4cnrt_line113_894_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_46 = lambda_onfcam4cnrt_line113_895_0;
      vector32 lambda_onfcam4cnrt_line122_1044_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_7529_0);
      vector32 lambda_onfcam4cnrt_line122_1045_0 = lambda_onfcam4cnrt_line122_1044_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_33 = lambda_onfcam4cnrt_line122_1045_0;
      vector32 lambda_onfcam4cnrt_line121_2991_0 = gt16_vv(lambda_nfcam4defst_line125_6308_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3334_0 = and16_vv(lambda_onfcam4cnrt_line121_2991_0, lambda_onfcam4cnrt_line121_3333_0);
      vector32 lambda_onfcam4cnrt_line121_3335_0 = mux16_vv(lambda_onfcam4cnrt_line121_3334_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3336_0 = lambda_onfcam4cnrt_line121_3335_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_47 = lambda_onfcam4cnrt_line121_3336_0;
      vector32 lambda_onfcam4cnrt_line113_1154_0 = mux16_vv(lambda_onfcam4cnrt_line121_3334_0, lambda_nfcam4defst_line125_6308_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1155_0 = lambda_onfcam4cnrt_line113_1154_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_47 = lambda_onfcam4cnrt_line113_1155_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_28 = lambda_onfcam4cnrt_line113_1072_0;
      vector32 lambda_onfcam4cnrt_line121_2922_0 = gt16_vv(lambda_nfcam4defst_line125_5901_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3057_0 = and16_vv(lambda_onfcam4cnrt_line121_2922_0, lambda_onfcam4cnrt_line121_3056_0);
      vector32 lambda_onfcam4cnrt_line121_3058_0 = mux16_vv(lambda_onfcam4cnrt_line121_3057_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1015_0 = mux16_vv(lambda_onfcam4cnrt_line121_3057_0, lambda_nfcam4defst_line125_5901_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1016_0 = lambda_onfcam4cnrt_line113_1015_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_3 = lambda_onfcam4cnrt_line113_1016_0;
      vector32 lambda_onfcam4cnrt_line121_3059_0 = lambda_onfcam4cnrt_line121_3058_0;
      vector32 lambda_onfcam4cnrt_line113_920_0 = mux16_vv(lambda_onfcam4cnrt_line121_2769_0, lambda_nfcam4defst_line125_6385_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_921_0 = lambda_onfcam4cnrt_line113_920_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_7 = lambda_onfcam4cnrt_line113_921_0;
      vector32 lambda_nfcam4defst_line125_7729_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7727_0);
      vector32 lambda_nfcam4defst_line125_7635_0 = gt16_vv(lambda_nfcam4defst_line125_5912_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7636_0 = mux16_vv(lambda_nfcam4defst_line125_7635_0, lambda_nfcam4defst_line125_7099_0, lambda_nfcam4defst_line125_5912_0);
      vector32 lambda_nfcam4defst_line125_7638_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7636_0);
      vector32 lambda_onfcam4cnrt_line113_1106_0 = mux16_vv(lambda_onfcam4cnrt_line121_3238_0, lambda_nfcam4defst_line125_5813_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1107_0 = lambda_onfcam4cnrt_line113_1106_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_13 = lambda_onfcam4cnrt_line113_1107_0;
      vector32 lambda_nfcam4defst_line125_6501_0 = mux16_vv(lambda_nfcam4defst_line125_6500_0, ct8_163_0, lambda_nfcam4defst_line125_6499_0);
      vector32 lambda_nfcam4defst_line125_6751_0 = mux16_vv(lambda_nfcam4defst_line125_6750_0, lambda_nfcam4defst_line125_6501_0, lambda_nfcam4defst_line125_4804_0);
      vector32 lambda_nfcam4defst_line125_6753_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6751_0);
      vector32 lambda_nfcam4defst_line125_6754_0 = lt16_vv(lambda_nfcam4defst_line125_6751_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6755_0 = mux16_vv(lambda_nfcam4defst_line125_6754_0, ct8_163_0, lambda_nfcam4defst_line125_6753_0);
      vector32 lambda_nfcam4defst_line125_6752_0 = lt16_vv(lambda_nfcam4defst_line125_6751_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6756_0 = mux16_vv(lambda_nfcam4defst_line125_6752_0, lambda_nfcam4defst_line125_6755_0, lambda_nfcam4defst_line125_6751_0);
      vector32 lambda_onfcam4cnrt_line122_913_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_6756_0);
      vector32 lambda_onfcam4cnrt_line122_914_0 = lambda_onfcam4cnrt_line122_913_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_9 = lambda_onfcam4cnrt_line122_914_0;
      vector32 lambda_onfcam4cnrt_line121_2955_0 = gt16_vv(lambda_nfcam4defst_line125_4862_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3189_0 = and16_vv(lambda_onfcam4cnrt_line121_2955_0, lambda_onfcam4cnrt_line121_3188_0);
      vector32 lambda_onfcam4cnrt_line121_3190_0 = mux16_vv(lambda_onfcam4cnrt_line121_3189_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1081_0 = mux16_vv(lambda_onfcam4cnrt_line121_3189_0, lambda_nfcam4defst_line125_4862_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1082_0 = lambda_onfcam4cnrt_line113_1081_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_33 = lambda_onfcam4cnrt_line113_1082_0;
      vector32 lambda_onfcam4cnrt_line121_3191_0 = lambda_onfcam4cnrt_line121_3190_0;
      vector32 lambda_onfcam4cnrt_line121_3184_0 = lt16_vv(lambda_nfcam4defst_line125_4823_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7108_0 = mux16_vv(lambda_nfcam4defst_line125_7107_0, ct8_163_0, lambda_nfcam4defst_line125_7106_0);
      vector32 lambda_nfcam4defst_line125_7657_0 = mux16_vv(lambda_nfcam4defst_line125_7656_0, lambda_nfcam4defst_line125_7108_0, lambda_nfcam4defst_line125_4830_0);
      vector32 lambda_nfcam4defst_line125_7660_0 = lt16_vv(lambda_nfcam4defst_line125_7657_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7658_0 = lt16_vv(lambda_nfcam4defst_line125_7657_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7659_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7657_0);
      vector32 lambda_nfcam4defst_line125_7661_0 = mux16_vv(lambda_nfcam4defst_line125_7660_0, ct8_163_0, lambda_nfcam4defst_line125_7659_0);
      vector32 lambda_nfcam4defst_line125_7662_0 = mux16_vv(lambda_nfcam4defst_line125_7658_0, lambda_nfcam4defst_line125_7661_0, lambda_nfcam4defst_line125_7657_0);
      vector32 lambda_onfcam4cnrt_line122_1082_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_7662_0);
      vector32 lambda_onfcam4cnrt_line122_1083_0 = lambda_onfcam4cnrt_line122_1082_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_19 = lambda_onfcam4cnrt_line122_1083_0;
      vector32 lambda_onfcam4cnrt_line121_2924_0 = gt16_vv(lambda_nfcam4defst_line125_6396_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3065_0 = and16_vv(lambda_onfcam4cnrt_line121_2924_0, lambda_onfcam4cnrt_line121_3064_0);
      vector32 lambda_onfcam4cnrt_line113_1019_0 = mux16_vv(lambda_onfcam4cnrt_line121_3065_0, lambda_nfcam4defst_line125_6396_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3066_0 = mux16_vv(lambda_onfcam4cnrt_line121_3065_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1020_0 = lambda_onfcam4cnrt_line113_1019_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_7 = lambda_onfcam4cnrt_line113_1020_0;
      vector32 lambda_onfcam4cnrt_line121_3067_0 = lambda_onfcam4cnrt_line121_3066_0;
      vector32 lambda_nfcam4defst_line125_6851_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6849_0);
      vector32 lambda_nfcam4defst_line125_6853_0 = mux16_vv(lambda_nfcam4defst_line125_6852_0, ct8_163_0, lambda_nfcam4defst_line125_6851_0);
      vector32 lambda_nfcam4defst_line125_6854_0 = mux16_vv(lambda_nfcam4defst_line125_6850_0, lambda_nfcam4defst_line125_6853_0, lambda_nfcam4defst_line125_6849_0);
      vector32 lambda_onfcam4cnrt_line113_901_0 = lambda_onfcam4cnrt_line113_900_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_5 = lambda_onfcam4cnrt_line113_901_0;
      vector32 lambda_nfcam4defst_line125_7379_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7377_0);
      vector32 lambda_nfcam4defst_line125_7381_0 = mux16_vv(lambda_nfcam4defst_line125_7380_0, ct8_163_0, lambda_nfcam4defst_line125_7379_0);
      vector32 lambda_nfcam4defst_line125_7382_0 = mux16_vv(lambda_nfcam4defst_line125_7378_0, lambda_nfcam4defst_line125_7381_0, lambda_nfcam4defst_line125_7377_0);
      vector32 lambda_onfcam4cnrt_line122_1004_0 = mult16_vv(calcXtk_194_0, lambda_nfcam4defst_line125_7382_0);
      vector32 lambda_onfcam4cnrt_line122_1005_0 = lambda_onfcam4cnrt_line122_1004_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_36 = lambda_onfcam4cnrt_line122_1005_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_47 = lambda_onfcam4cnrt_line122_1020_0;
      vector32 lambda_onfcam4cnrt_line122_925_0 = lambda_onfcam4cnrt_line122_924_0;
      vector32 lambda_onfcam4cnrt_line121_3039_0 = lambda_onfcam4cnrt_line121_3038_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_24 = lambda_onfcam4cnrt_line121_3039_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_34 = lambda_onfcam4cnrt_line113_1002_0;
      vector32 lambda_onfcam4cnrt_line121_3172_0 = lt16_vv(lambda_nfcam4defst_line125_4847_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3173_0 = and16_vv(lambda_onfcam4cnrt_line121_2951_0, lambda_onfcam4cnrt_line121_3172_0);
      vector32 lambda_onfcam4cnrt_line113_1073_0 = mux16_vv(lambda_onfcam4cnrt_line121_3173_0, lambda_nfcam4defst_line125_4847_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3174_0 = mux16_vv(lambda_onfcam4cnrt_line121_3173_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3175_0 = lambda_onfcam4cnrt_line121_3174_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_23 = lambda_onfcam4cnrt_line121_3175_0;
      vector32 lambda_onfcam4cnrt_line121_3117_0 = and16_vv(lambda_onfcam4cnrt_line121_2937_0, lambda_onfcam4cnrt_line121_3116_0);
      vector32 lambda_onfcam4cnrt_line113_1045_0 = mux16_vv(lambda_onfcam4cnrt_line121_3117_0, lambda_nfcam4defst_line125_4808_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1046_0 = lambda_onfcam4cnrt_line113_1045_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_39 = lambda_onfcam4cnrt_line113_1046_0;
      vector32 lambda_onfcam4cnrt_line121_3118_0 = mux16_vv(lambda_onfcam4cnrt_line121_3117_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3119_0 = lambda_onfcam4cnrt_line121_3118_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_39 = lambda_onfcam4cnrt_line121_3119_0;
      vector32 lambda_onfcam4cnrt_line122_936_0 = lambda_onfcam4cnrt_line122_935_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_45 = lambda_onfcam4cnrt_line122_936_0;
      vector32 lambda_nfcam4defst_line125_7709_0 = lt16_vv(lambda_nfcam4defst_line125_7706_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7710_0 = mux16_vv(lambda_nfcam4defst_line125_7709_0, ct8_163_0, lambda_nfcam4defst_line125_7708_0);
      vector32 lambda_nfcam4defst_line125_6771_0 = gt16_vv(lambda_nfcam4defst_line125_6154_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6772_0 = mux16_vv(lambda_nfcam4defst_line125_6771_0, lambda_nfcam4defst_line125_6510_0, lambda_nfcam4defst_line125_6154_0);
      vector32 lambda_nfcam4defst_line125_6774_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6772_0);
      vector32 lambda_nfcam4defst_line125_6775_0 = lt16_vv(lambda_nfcam4defst_line125_6772_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6776_0 = mux16_vv(lambda_nfcam4defst_line125_6775_0, ct8_163_0, lambda_nfcam4defst_line125_6774_0);
      vector32 lambda_nfcam4defst_line125_6773_0 = lt16_vv(lambda_nfcam4defst_line125_6772_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6777_0 = mux16_vv(lambda_nfcam4defst_line125_6773_0, lambda_nfcam4defst_line125_6776_0, lambda_nfcam4defst_line125_6772_0);
      vector32 lambda_onfcam4cnrt_line122_918_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_6777_0);
      vector32 lambda_onfcam4cnrt_line122_919_0 = lambda_onfcam4cnrt_line122_918_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_35 = lambda_onfcam4cnrt_line122_919_0;
      vector32 lambda_nfcam4defst_line125_7675_0 = mux16_vv(lambda_nfcam4defst_line125_7674_0, ct8_163_0, lambda_nfcam4defst_line125_7673_0);
      vector32 lambda_nfcam4defst_line125_7676_0 = mux16_vv(lambda_nfcam4defst_line125_7672_0, lambda_nfcam4defst_line125_7675_0, lambda_nfcam4defst_line125_7671_0);
      vector32 lambda_onfcam4cnrt_line122_1085_0 = mult16_vv(lambda_onfcam4cnrt_line122_4_0, lambda_nfcam4defst_line125_7676_0);
      vector32 lambda_onfcam4cnrt_line122_1086_0 = lambda_onfcam4cnrt_line122_1085_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_10 = lambda_onfcam4cnrt_line122_1086_0;
      vector32 lambda_onfcam4cnrt_line121_2678_0 = gt16_vv(lambda_nfcam4defst_line125_4828_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2773_0 = and16_vv(lambda_onfcam4cnrt_line121_2678_0, lambda_onfcam4cnrt_line121_2772_0);
      vector32 lambda_onfcam4cnrt_line121_2774_0 = mux16_vv(lambda_onfcam4cnrt_line121_2773_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_922_0 = mux16_vv(lambda_onfcam4cnrt_line121_2773_0, lambda_nfcam4defst_line125_4828_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_923_0 = lambda_onfcam4cnrt_line113_922_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_19 = lambda_onfcam4cnrt_line113_923_0;
      vector32 lambda_onfcam4cnrt_line121_2775_0 = lambda_onfcam4cnrt_line121_2774_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_19 = lambda_onfcam4cnrt_line121_2775_0;
      vector32 lambda_nfcam4defst_line125_6938_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5802_0);
      vector32 lambda_nfcam4defst_line125_6940_0 = mux16_vv(lambda_nfcam4defst_line125_6939_0, ct8_163_0, lambda_nfcam4defst_line125_6938_0);
      vector32 lambda_nfcam4defst_line125_6785_0 = gt16_vv(lambda_nfcam4defst_line125_4834_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6786_0 = mux16_vv(lambda_nfcam4defst_line125_6785_0, lambda_nfcam4defst_line125_6516_0, lambda_nfcam4defst_line125_4834_0);
      vector32 lambda_nfcam4defst_line125_6787_0 = lt16_vv(lambda_nfcam4defst_line125_6786_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6789_0 = lt16_vv(lambda_nfcam4defst_line125_6786_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6788_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6786_0);
      vector32 lambda_nfcam4defst_line125_6790_0 = mux16_vv(lambda_nfcam4defst_line125_6789_0, ct8_163_0, lambda_nfcam4defst_line125_6788_0);
      vector32 lambda_nfcam4defst_line125_6672_0 = mux16_vv(lambda_nfcam4defst_line125_6668_0, lambda_nfcam4defst_line125_6671_0, lambda_nfcam4defst_line125_6667_0);
      vector32 lambda_onfcam4cnrt_line122_890_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_6672_0);
      vector32 lambda_onfcam4cnrt_line122_891_0 = lambda_onfcam4cnrt_line122_890_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_7 = lambda_onfcam4cnrt_line122_891_0;
      vector32 lambda_onfcam4cnrt_line121_3035_0 = lambda_onfcam4cnrt_line121_3034_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_48 = lambda_onfcam4cnrt_line121_3035_0;
      vector32 lambda_onfcam4cnrt_line121_3027_0 = lambda_onfcam4cnrt_line121_3026_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_5 = lambda_onfcam4cnrt_line121_3027_0;
      vector32 lambda_nfcam4defst_line125_6593_0 = lt16_vv(lambda_nfcam4defst_line125_6590_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_onfcam4cnrt_line113_1074_0 = lambda_onfcam4cnrt_line113_1073_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_23 = lambda_onfcam4cnrt_line113_1074_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_47 = lambda_onfcam4cnrt_line122_925_0;
      vector32 lambda_onfcam4cnrt_line113_1056_0 = lambda_onfcam4cnrt_line113_1055_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_47 = lambda_onfcam4cnrt_line113_1056_0;
      vector32 lambda_onfcam4cnrt_line113_1021_0 = mux16_vv(lambda_onfcam4cnrt_line121_3069_0, lambda_nfcam4defst_line125_4829_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1022_0 = lambda_onfcam4cnrt_line113_1021_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_19 = lambda_onfcam4cnrt_line113_1022_0;
      vector32 lambda_nfcam4defst_line125_7594_0 = mux16_vv(lambda_nfcam4defst_line125_7593_0, lambda_nfcam4defst_line125_7081_0, lambda_nfcam4defst_line125_5780_0);
      vector32 lambda_nfcam4defst_line125_7595_0 = lt16_vv(lambda_nfcam4defst_line125_7594_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7597_0 = lt16_vv(lambda_nfcam4defst_line125_7594_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7596_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7594_0);
      vector32 lambda_nfcam4defst_line125_7598_0 = mux16_vv(lambda_nfcam4defst_line125_7597_0, ct8_163_0, lambda_nfcam4defst_line125_7596_0);
      vector32 lambda_nfcam4defst_line125_7599_0 = mux16_vv(lambda_nfcam4defst_line125_7595_0, lambda_nfcam4defst_line125_7598_0, lambda_nfcam4defst_line125_7594_0);
      vector32 lambda_onfcam4cnrt_line122_1065_0 = lambda_nfcam4defst_line125_7599_0;
      vector32 lambda_nfcam4defst_line125_6451_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_5857_0);
      vector32 lambda_nfcam4defst_line125_6453_0 = mux16_vv(lambda_nfcam4defst_line125_6452_0, ct8_163_0, lambda_nfcam4defst_line125_6451_0);
      vector32 lambda_nfcam4defst_line125_6639_0 = mux16_vv(lambda_nfcam4defst_line125_6638_0, lambda_nfcam4defst_line125_6453_0, lambda_nfcam4defst_line125_5857_0);
      vector32 lambda_nfcam4defst_line125_6641_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6639_0);
      vector32 lambda_nfcam4defst_line125_6642_0 = lt16_vv(lambda_nfcam4defst_line125_6639_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6640_0 = lt16_vv(lambda_nfcam4defst_line125_6639_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6643_0 = mux16_vv(lambda_nfcam4defst_line125_6642_0, ct8_163_0, lambda_nfcam4defst_line125_6641_0);
      vector32 lambda_nfcam4defst_line125_6644_0 = mux16_vv(lambda_nfcam4defst_line125_6640_0, lambda_nfcam4defst_line125_6643_0, lambda_nfcam4defst_line125_6639_0);
      vector32 lambda_onfcam4cnrt_line122_882_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_6644_0);
      vector32 lambda_onfcam4cnrt_line122_883_0 = lambda_onfcam4cnrt_line122_882_0;
      vector32 lambda_nfcam4defst_line125_7863_0 = lt16_vv(lambda_nfcam4defst_line125_7860_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_onfcam4cnrt_line122_1052_pack_16 = lambda_onfcam4cnrt_line122_1027_0;
      vector32 lambda_onfcam4cnrt_line121_3274_0 = and16_vv(lambda_onfcam4cnrt_line121_2976_0, lambda_onfcam4cnrt_line121_3273_0);
      vector32 lambda_onfcam4cnrt_line121_3275_0 = mux16_vv(lambda_onfcam4cnrt_line121_3274_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3276_0 = lambda_onfcam4cnrt_line121_3275_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_10 = lambda_onfcam4cnrt_line121_3276_0;
      vector32 lambda_onfcam4cnrt_line113_1124_0 = mux16_vv(lambda_onfcam4cnrt_line121_3274_0, lambda_nfcam4defst_line125_4845_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1125_0 = lambda_onfcam4cnrt_line113_1124_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_10 = lambda_onfcam4cnrt_line113_1125_0;
      vector32 lambda_onfcam4cnrt_line113_1054_0 = lambda_onfcam4cnrt_line113_1053_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_25 = lambda_onfcam4cnrt_line113_1054_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_33 = lambda_onfcam4cnrt_line121_3191_0;
      vector32 lambda_nfcam4defst_line125_7516_0 = gt16_vv(lambda_nfcam4defst_line125_4823_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_6436_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_5725_0);
      vector32 lambda_nfcam4defst_line125_6438_0 = mux16_vv(lambda_nfcam4defst_line125_6437_0, ct8_163_0, lambda_nfcam4defst_line125_6436_0);
      vector32 lambda_nfcam4defst_line125_6604_0 = mux16_vv(lambda_nfcam4defst_line125_6603_0, lambda_nfcam4defst_line125_6438_0, lambda_nfcam4defst_line125_5725_0);
      vector32 lambda_nfcam4defst_line125_6605_0 = lt16_vv(lambda_nfcam4defst_line125_6604_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6606_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6604_0);
      vector32 lambda_nfcam4defst_line125_6885_0 = lt16_vv(lambda_nfcam4defst_line125_6884_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6889_0 = mux16_vv(lambda_nfcam4defst_line125_6885_0, lambda_nfcam4defst_line125_6888_0, lambda_nfcam4defst_line125_6884_0);
      vector32 lambda_onfcam4cnrt_line122_949_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_6889_0);
      vector32 lambda_onfcam4cnrt_line122_950_0 = lambda_onfcam4cnrt_line122_949_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_33 = lambda_onfcam4cnrt_line122_950_0;
      vector32 lambda_nfcam4defst_line125_7678_0 = mux16_vv(lambda_nfcam4defst_line125_7677_0, lambda_nfcam4defst_line125_7117_0, lambda_nfcam4defst_line125_6044_0);
      vector32 lambda_nfcam4defst_line125_7681_0 = lt16_vv(lambda_nfcam4defst_line125_7678_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7679_0 = lt16_vv(lambda_nfcam4defst_line125_7678_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7680_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7678_0);
      vector32 lambda_nfcam4defst_line125_7682_0 = mux16_vv(lambda_nfcam4defst_line125_7681_0, ct8_163_0, lambda_nfcam4defst_line125_7680_0);
      vector32 lambda_nfcam4defst_line125_7683_0 = mux16_vv(lambda_nfcam4defst_line125_7679_0, lambda_nfcam4defst_line125_7682_0, lambda_nfcam4defst_line125_7678_0);
      vector32 lambda_onfcam4cnrt_line122_1087_0 = mult16_vv(lambda_onfcam4cnrt_line122_0, lambda_nfcam4defst_line125_7683_0);
      vector32 lambda_onfcam4cnrt_line122_1088_0 = lambda_onfcam4cnrt_line122_1087_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_27 = lambda_onfcam4cnrt_line122_1088_0;
      vector32 lambda_onfcam4cnrt_line113_1066_0 = lambda_onfcam4cnrt_line113_1065_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_29 = lambda_onfcam4cnrt_line113_1066_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_31 = lambda_onfcam4cnrt_line121_3019_0;
      vector32 lambda_nfcam4defst_line125_7047_0 = gt16_vv(lambda_nfcam4defst_line125_4823_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7048_0 = mux16_vv(lambda_nfcam4defst_line125_7047_0, ct8_163_0, lambda_nfcam4defst_line125_7046_0);
      vector32 lambda_nfcam4defst_line125_7517_0 = mux16_vv(lambda_nfcam4defst_line125_7516_0, lambda_nfcam4defst_line125_7048_0, lambda_nfcam4defst_line125_4823_0);
      vector32 lambda_nfcam4defst_line125_7520_0 = lt16_vv(lambda_nfcam4defst_line125_7517_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7518_0 = lt16_vv(lambda_nfcam4defst_line125_7517_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7519_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7517_0);
      vector32 lambda_nfcam4defst_line125_7521_0 = mux16_vv(lambda_nfcam4defst_line125_7520_0, ct8_163_0, lambda_nfcam4defst_line125_7519_0);
      vector32 lambda_nfcam4defst_line125_7522_0 = mux16_vv(lambda_nfcam4defst_line125_7518_0, lambda_nfcam4defst_line125_7521_0, lambda_nfcam4defst_line125_7517_0);
      vector32 lambda_onfcam4cnrt_line122_1042_0 = mult16_vv(lambda_onfcam4cnrt_line122_4_0, lambda_nfcam4defst_line125_7522_0);
      vector32 lambda_onfcam4cnrt_line122_1043_0 = lambda_onfcam4cnrt_line122_1042_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_22 = lambda_onfcam4cnrt_line122_1043_0;
      vector32 lambda_nfcam4defst_line125_7264_0 = gt16_vv(lambda_nfcam4defst_line125_5802_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7265_0 = mux16_vv(lambda_nfcam4defst_line125_7264_0, lambda_nfcam4defst_line125_6940_0, lambda_nfcam4defst_line125_5802_0);
      vector32 lambda_nfcam4defst_line125_7267_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7265_0);
      vector32 lambda_nfcam4defst_line125_7268_0 = lt16_vv(lambda_nfcam4defst_line125_7265_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_6592_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6590_0);
      vector32 lambda_nfcam4defst_line125_6594_0 = mux16_vv(lambda_nfcam4defst_line125_6593_0, ct8_163_0, lambda_nfcam4defst_line125_6592_0);
      vector32 lambda_nfcam4defst_line125_6595_0 = mux16_vv(lambda_nfcam4defst_line125_6591_0, lambda_nfcam4defst_line125_6594_0, lambda_nfcam4defst_line125_6590_0);
      vector32 lambda_onfcam4cnrt_line122_869_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_6595_0);
      vector32 lambda_onfcam4cnrt_line122_870_0 = lambda_onfcam4cnrt_line122_869_0;
      vector32 lambda_onfcam4cnrt_line121_3020_0 = lt16_vv(lambda_nfcam4defst_line125_5670_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7305_0 = mux16_vv(lambda_nfcam4defst_line125_7301_0, lambda_nfcam4defst_line125_7304_0, lambda_nfcam4defst_line125_7300_0);
      vector32 lambda_onfcam4cnrt_line122_983_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_7305_0);
      vector32 lambda_onfcam4cnrt_line122_984_0 = lambda_onfcam4cnrt_line122_983_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_4 = lambda_onfcam4cnrt_line122_984_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_2 = lambda_onfcam4cnrt_line122_883_0;
      vector32 lambda_onfcam4cnrt_line122_939_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_6854_0);
      vector32 lambda_onfcam4cnrt_line122_940_0 = lambda_onfcam4cnrt_line122_939_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_28 = lambda_onfcam4cnrt_line122_940_0;
      vector32 lambda_nfcam4defst_line125_7864_0 = mux16_vv(lambda_nfcam4defst_line125_7863_0, ct8_163_0, lambda_nfcam4defst_line125_7862_0);
      vector32 lambda_nfcam4defst_line125_7865_0 = mux16_vv(lambda_nfcam4defst_line125_7861_0, lambda_nfcam4defst_line125_7864_0, lambda_nfcam4defst_line125_7860_0);
      vector32 lambda_onfcam4cnrt_line122_1137_0 = mult16_vv(lambda_onfcam4cnrt_line122_4_0, lambda_nfcam4defst_line125_7865_0);
      vector32 lambda_onfcam4cnrt_line122_1138_0 = lambda_onfcam4cnrt_line122_1137_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_22 = lambda_onfcam4cnrt_line122_1138_0;
      vector32 lambda_nfcam4defst_line125_7629_0 = mux16_vv(lambda_nfcam4defst_line125_7628_0, lambda_nfcam4defst_line125_7096_0, lambda_nfcam4defst_line125_4851_0);
      vector32 lambda_nfcam4defst_line125_7631_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7629_0);
      vector32 lambda_nfcam4defst_line125_7632_0 = lt16_vv(lambda_nfcam4defst_line125_7629_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7630_0 = lt16_vv(lambda_nfcam4defst_line125_7629_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3227_0 = mux16_vv(lambda_onfcam4cnrt_line121_3226_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3228_0 = lambda_onfcam4cnrt_line121_3227_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_34 = lambda_onfcam4cnrt_line121_3228_0;
      vector32 lambda_nfcam4defst_line125_6985_0 = mux16_vv(lambda_nfcam4defst_line125_6984_0, ct8_163_0, lambda_nfcam4defst_line125_6983_0);
      vector32 lambda_nfcam4defst_line125_7370_0 = mux16_vv(lambda_nfcam4defst_line125_7369_0, lambda_nfcam4defst_line125_6985_0, lambda_nfcam4defst_line125_4841_0);
      vector32 lambda_nfcam4defst_line125_7373_0 = lt16_vv(lambda_nfcam4defst_line125_7370_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7372_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7370_0);
      vector32 lambda_nfcam4defst_line125_7371_0 = lt16_vv(lambda_nfcam4defst_line125_7370_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7374_0 = mux16_vv(lambda_nfcam4defst_line125_7373_0, ct8_163_0, lambda_nfcam4defst_line125_7372_0);
      vector32 lambda_nfcam4defst_line125_7375_0 = mux16_vv(lambda_nfcam4defst_line125_7371_0, lambda_nfcam4defst_line125_7374_0, lambda_nfcam4defst_line125_7370_0);
      vector32 lambda_onfcam4cnrt_line122_1002_0 = mult16_vv(lambda_onfcam4cnrt_line122_31_0, lambda_nfcam4defst_line125_7375_0);
      vector32 lambda_onfcam4cnrt_line122_1003_0 = lambda_onfcam4cnrt_line122_1002_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_30 = lambda_onfcam4cnrt_line122_1003_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_14 = lambda_onfcam4cnrt_line122_870_0;
      vector32 lambda_onfcam4cnrt_line113_1087_0 = mux16_vv(lambda_onfcam4cnrt_line121_3201_0, lambda_nfcam4defst_line125_6099_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1088_0 = lambda_onfcam4cnrt_line113_1087_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_41 = lambda_onfcam4cnrt_line113_1088_0;
      vector32 lambda_nfcam4defst_line125_6422_0 = mux16_vv(lambda_nfcam4defst_line125_6421_0, ct8_163_0, lambda_nfcam4defst_line125_6420_0);
      vector32 lambda_nfcam4defst_line125_6423_0 = mux16_vv(lambda_nfcam4defst_line125_6418_0, lambda_nfcam4defst_line125_6422_0, lambda_nfcam4defst_line125_4798_0);
      vector32 lambda_nfcam4defst_line125_6571_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6423_0);
      vector32 lambda_nfcam4defst_line125_6569_0 = lt16_vv(lambda_nfcam4defst_line125_6423_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6572_0 = lt16_vv(lambda_nfcam4defst_line125_6423_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6573_0 = mux16_vv(lambda_nfcam4defst_line125_6572_0, ct8_163_0, lambda_nfcam4defst_line125_6571_0);
      vector32 lambda_nfcam4defst_line125_6574_0 = mux16_vv(lambda_nfcam4defst_line125_6569_0, lambda_nfcam4defst_line125_6573_0, lambda_nfcam4defst_line125_6423_0);
      vector32 lambda_onfcam4cnrt_line122_863_0 = mult16_vv(calcXtk_194_0, lambda_nfcam4defst_line125_6574_0);
      vector32 lambda_onfcam4cnrt_line122_864_0 = lambda_onfcam4cnrt_line122_863_0;
      vector32 lambda_nfcam4defst_line125_6607_0 = lt16_vv(lambda_nfcam4defst_line125_6604_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6608_0 = mux16_vv(lambda_nfcam4defst_line125_6607_0, ct8_163_0, lambda_nfcam4defst_line125_6606_0);
      vector32 lambda_nfcam4defst_line125_6609_0 = mux16_vv(lambda_nfcam4defst_line125_6605_0, lambda_nfcam4defst_line125_6608_0, lambda_nfcam4defst_line125_6604_0);
      vector32 lambda_onfcam4cnrt_line122_873_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_6609_0);
      vector32 lambda_onfcam4cnrt_line122_874_0 = lambda_onfcam4cnrt_line122_873_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_34 = lambda_onfcam4cnrt_line122_874_0;
      vector32 lambda_nfcam4defst_line125_7707_0 = lt16_vv(lambda_nfcam4defst_line125_7706_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7711_0 = mux16_vv(lambda_nfcam4defst_line125_7707_0, lambda_nfcam4defst_line125_7710_0, lambda_nfcam4defst_line125_7706_0);
      vector32 lambda_onfcam4cnrt_line122_1095_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_7711_0);
      vector32 lambda_onfcam4cnrt_line122_1096_0 = lambda_onfcam4cnrt_line122_1095_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_37 = lambda_onfcam4cnrt_line122_1096_0;
      vector32 lambda_onfcam4cnrt_line121_3021_0 = and16_vv(lambda_onfcam4cnrt_line121_2913_0, lambda_onfcam4cnrt_line121_3020_0);
      vector32 lambda_onfcam4cnrt_line113_997_0 = mux16_vv(lambda_onfcam4cnrt_line121_3021_0, lambda_nfcam4defst_line125_5670_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_998_0 = lambda_onfcam4cnrt_line113_997_0;
      vector32 lambda_onfcam4cnrt_line121_3022_0 = mux16_vv(lambda_onfcam4cnrt_line121_3021_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3023_0 = lambda_onfcam4cnrt_line121_3022_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_14 = lambda_onfcam4cnrt_line121_3023_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_14 = lambda_onfcam4cnrt_line113_998_0;
      vector32 lambda_onfcam4cnrt_line121_3349_0 = lt16_vv(lambda_nfcam4defst_line125_4821_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3350_0 = and16_vv(lambda_onfcam4cnrt_line121_2995_0, lambda_onfcam4cnrt_line121_3349_0);
      vector32 lambda_onfcam4cnrt_line113_1162_0 = mux16_vv(lambda_onfcam4cnrt_line121_3350_0, lambda_nfcam4defst_line125_4821_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1163_0 = lambda_onfcam4cnrt_line113_1162_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_16 = lambda_onfcam4cnrt_line113_1163_0;
      vector32 lambda_onfcam4cnrt_line121_3351_0 = mux16_vv(lambda_onfcam4cnrt_line121_3350_0, ct8_171_0, ct8_163_0);
      vector32 lambda_nfcam4defst_line125_6529_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4819_0);
      vector32 lambda_nfcam4defst_line125_6531_0 = mux16_vv(lambda_nfcam4defst_line125_6530_0, ct8_163_0, lambda_nfcam4defst_line125_6529_0);
      vector32 lambda_nfcam4defst_line125_6821_0 = mux16_vv(lambda_nfcam4defst_line125_6820_0, lambda_nfcam4defst_line125_6531_0, lambda_nfcam4defst_line125_4819_0);
      vector32 lambda_nfcam4defst_line125_6824_0 = lt16_vv(lambda_nfcam4defst_line125_6821_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6823_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6821_0);
      vector32 lambda_nfcam4defst_line125_6825_0 = mux16_vv(lambda_nfcam4defst_line125_6824_0, ct8_163_0, lambda_nfcam4defst_line125_6823_0);
      vector32 lambda_nfcam4defst_line125_6822_0 = lt16_vv(lambda_nfcam4defst_line125_6821_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6826_0 = mux16_vv(lambda_nfcam4defst_line125_6822_0, lambda_nfcam4defst_line125_6825_0, lambda_nfcam4defst_line125_6821_0);
      vector32 lambda_onfcam4cnrt_line122_931_0 = mult16_vv(lambda_onfcam4cnrt_line122_31_0, lambda_nfcam4defst_line125_6826_0);
      vector32 lambda_onfcam4cnrt_line122_932_0 = lambda_onfcam4cnrt_line122_931_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_16 = lambda_onfcam4cnrt_line122_932_0;
      vector32 lambda_onfcam4cnrt_line113_1064_0 = lambda_onfcam4cnrt_line113_1063_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_16 = lambda_onfcam4cnrt_line113_1064_0;
      vector32 lambda_nfcam4defst_line125_7831_0 = gt16_vv(lambda_nfcam4defst_line125_6341_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7832_0 = mux16_vv(lambda_nfcam4defst_line125_7831_0, lambda_nfcam4defst_line125_7183_0, lambda_nfcam4defst_line125_6341_0);
      vector32 lambda_nfcam4defst_line125_7833_0 = lt16_vv(lambda_nfcam4defst_line125_7832_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7834_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7832_0);
      vector32 lambda_nfcam4defst_line125_7835_0 = lt16_vv(lambda_nfcam4defst_line125_7832_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7836_0 = mux16_vv(lambda_nfcam4defst_line125_7835_0, ct8_163_0, lambda_nfcam4defst_line125_7834_0);
      vector32 lambda_nfcam4defst_line125_7837_0 = mux16_vv(lambda_nfcam4defst_line125_7833_0, lambda_nfcam4defst_line125_7836_0, lambda_nfcam4defst_line125_7832_0);
      vector32 lambda_onfcam4cnrt_line122_1129_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_7837_0);
      vector32 lambda_onfcam4cnrt_line122_1130_0 = lambda_onfcam4cnrt_line122_1129_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_28 = lambda_onfcam4cnrt_line122_1130_0;
      vector32 lambda_onfcam4cnrt_line122_958_0 = mult16_vv(calcXtk_194_0, lambda_nfcam4defst_line125_7214_0);
      vector32 lambda_nfcam4defst_line125_6991_0 = mux16_vv(lambda_nfcam4defst_line125_6990_0, ct8_163_0, lambda_nfcam4defst_line125_6989_0);
      vector32 lambda_nfcam4defst_line125_7384_0 = mux16_vv(lambda_nfcam4defst_line125_7383_0, lambda_nfcam4defst_line125_6991_0, lambda_nfcam4defst_line125_6066_0);
      vector32 lambda_nfcam4defst_line125_7386_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7384_0);
      vector32 lambda_nfcam4defst_line125_7387_0 = lt16_vv(lambda_nfcam4defst_line125_7384_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7385_0 = lt16_vv(lambda_nfcam4defst_line125_7384_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7388_0 = mux16_vv(lambda_nfcam4defst_line125_7387_0, ct8_163_0, lambda_nfcam4defst_line125_7386_0);
      vector32 lambda_nfcam4defst_line125_7389_0 = mux16_vv(lambda_nfcam4defst_line125_7385_0, lambda_nfcam4defst_line125_7388_0, lambda_nfcam4defst_line125_7384_0);
      vector32 lambda_onfcam4cnrt_line122_1006_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_7389_0);
      vector32 lambda_onfcam4cnrt_line122_1007_0 = lambda_onfcam4cnrt_line122_1006_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_20 = lambda_onfcam4cnrt_line122_1007_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_43 = lambda_onfcam4cnrt_line122_921_0;
      vector32 lambda_onfcam4cnrt_line121_2921_0 = gt16_vv(lambda_nfcam4defst_line125_4850_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3053_0 = and16_vv(lambda_onfcam4cnrt_line121_2921_0, lambda_onfcam4cnrt_line121_3052_0);
      vector32 lambda_onfcam4cnrt_line121_3054_0 = mux16_vv(lambda_onfcam4cnrt_line121_3053_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1013_0 = mux16_vv(lambda_onfcam4cnrt_line121_3053_0, lambda_nfcam4defst_line125_4850_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1014_0 = lambda_onfcam4cnrt_line113_1013_0;
      vector32 lambda_onfcam4cnrt_line121_3055_0 = lambda_onfcam4cnrt_line121_3054_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_11 = lambda_onfcam4cnrt_line121_3055_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_11 = lambda_onfcam4cnrt_line113_1014_0;
      vector32 lambda_onfcam4cnrt_line121_3241_0 = lt16_vv(lambda_nfcam4defst_line125_5846_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3242_0 = and16_vv(lambda_onfcam4cnrt_line121_2968_0, lambda_onfcam4cnrt_line121_3241_0);
      vector32 lambda_onfcam4cnrt_line121_3243_0 = mux16_vv(lambda_onfcam4cnrt_line121_3242_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3244_0 = lambda_onfcam4cnrt_line121_3243_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_21 = lambda_onfcam4cnrt_line121_3244_0;
      vector32 lambda_onfcam4cnrt_line113_1108_0 = mux16_vv(lambda_onfcam4cnrt_line121_3242_0, lambda_nfcam4defst_line125_5846_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1109_0 = lambda_onfcam4cnrt_line113_1108_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_21 = lambda_onfcam4cnrt_line113_1109_0;
      vector32 lambda_onfcam4cnrt_line121_2990_0 = gt16_vv(lambda_nfcam4defst_line125_4836_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3330_0 = and16_vv(lambda_onfcam4cnrt_line121_2990_0, lambda_onfcam4cnrt_line121_3329_0);
      vector32 lambda_onfcam4cnrt_line113_1152_0 = mux16_vv(lambda_onfcam4cnrt_line121_3330_0, lambda_nfcam4defst_line125_4836_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1153_0 = lambda_onfcam4cnrt_line113_1152_0;
      vector32 lambda_onfcam4cnrt_line121_3331_0 = mux16_vv(lambda_onfcam4cnrt_line121_3330_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3332_0 = lambda_onfcam4cnrt_line121_3331_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_25 = lambda_onfcam4cnrt_line121_3332_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_25 = lambda_onfcam4cnrt_line113_1153_0;
      vector32 lambda_onfcam4cnrt_line121_2954_0 = gt16_vv(lambda_nfcam4defst_line125_4823_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3185_0 = and16_vv(lambda_onfcam4cnrt_line121_2954_0, lambda_onfcam4cnrt_line121_3184_0);
      vector32 lambda_onfcam4cnrt_line113_1079_0 = mux16_vv(lambda_onfcam4cnrt_line121_3185_0, lambda_nfcam4defst_line125_4823_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1080_0 = lambda_onfcam4cnrt_line113_1079_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_22 = lambda_onfcam4cnrt_line113_1080_0;
      vector32 lambda_onfcam4cnrt_line121_3186_0 = mux16_vv(lambda_onfcam4cnrt_line121_3185_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3187_0 = lambda_onfcam4cnrt_line121_3186_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_22 = lambda_onfcam4cnrt_line121_3187_0;
      vector32 lambda_nfcam4defst_line125_7119_0 = gt16_vv(lambda_nfcam4defst_line125_5978_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7120_0 = mux16_vv(lambda_nfcam4defst_line125_7119_0, ct8_163_0, lambda_nfcam4defst_line125_7118_0);
      vector32 lambda_nfcam4defst_line125_6505_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_6121_0);
      vector32 lambda_nfcam4defst_line125_6507_0 = mux16_vv(lambda_nfcam4defst_line125_6506_0, ct8_163_0, lambda_nfcam4defst_line125_6505_0);
      vector32 lambda_nfcam4defst_line125_6765_0 = mux16_vv(lambda_nfcam4defst_line125_6764_0, lambda_nfcam4defst_line125_6507_0, lambda_nfcam4defst_line125_6121_0);
      vector32 lambda_nfcam4defst_line125_6766_0 = lt16_vv(lambda_nfcam4defst_line125_6765_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6767_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6765_0);
      vector32 lambda_nfcam4defst_line125_6768_0 = lt16_vv(lambda_nfcam4defst_line125_6765_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6769_0 = mux16_vv(lambda_nfcam4defst_line125_6768_0, ct8_163_0, lambda_nfcam4defst_line125_6767_0);
      vector32 lambda_nfcam4defst_line125_6770_0 = mux16_vv(lambda_nfcam4defst_line125_6766_0, lambda_nfcam4defst_line125_6769_0, lambda_nfcam4defst_line125_6765_0);
      vector32 lambda_onfcam4cnrt_line122_917_0 = lambda_nfcam4defst_line125_6770_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_42 = lambda_onfcam4cnrt_line122_917_0;
      vector32 lambda_nfcam4defst_line125_7026_0 = gt16_vv(lambda_nfcam4defst_line125_4859_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7027_0 = mux16_vv(lambda_nfcam4defst_line125_7026_0, ct8_163_0, lambda_nfcam4defst_line125_7025_0);
      vector32 lambda_nfcam4defst_line125_7468_0 = mux16_vv(lambda_nfcam4defst_line125_7467_0, lambda_nfcam4defst_line125_7027_0, lambda_nfcam4defst_line125_4859_0);
      vector32 lambda_nfcam4defst_line125_7469_0 = lt16_vv(lambda_nfcam4defst_line125_7468_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7471_0 = lt16_vv(lambda_nfcam4defst_line125_7468_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7470_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7468_0);
      vector32 lambda_nfcam4defst_line125_7472_0 = mux16_vv(lambda_nfcam4defst_line125_7471_0, ct8_163_0, lambda_nfcam4defst_line125_7470_0);
      vector32 lambda_nfcam4defst_line125_7473_0 = mux16_vv(lambda_nfcam4defst_line125_7469_0, lambda_nfcam4defst_line125_7472_0, lambda_nfcam4defst_line125_7468_0);
      vector32 lambda_onfcam4cnrt_line122_1028_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_7473_0);
      vector32 lambda_onfcam4cnrt_line122_1029_0 = lambda_onfcam4cnrt_line122_1028_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_29 = lambda_onfcam4cnrt_line122_1029_0;
      vector32 lambda_onfcam4cnrt_line113_955_0 = lambda_onfcam4cnrt_line113_954_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_25 = lambda_onfcam4cnrt_line113_955_0;
      vector32 lambda_onfcam4cnrt_line122_1000_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_7368_0);
      vector32 lambda_onfcam4cnrt_line122_1001_0 = lambda_onfcam4cnrt_line122_1000_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_37 = lambda_onfcam4cnrt_line122_1001_0;
      vector32 lambda_onfcam4cnrt_line121_3154_0 = mux16_vv(lambda_onfcam4cnrt_line121_3153_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3155_0 = lambda_onfcam4cnrt_line121_3154_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_16 = lambda_onfcam4cnrt_line121_3155_0;
      vector32 lambda_nfcam4defst_line125_6646_0 = mux16_vv(lambda_nfcam4defst_line125_6645_0, lambda_nfcam4defst_line125_6456_0, lambda_nfcam4defst_line125_4849_0);
      vector32 lambda_nfcam4defst_line125_6649_0 = lt16_vv(lambda_nfcam4defst_line125_6646_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6648_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6646_0);
      vector32 lambda_nfcam4defst_line125_6650_0 = mux16_vv(lambda_nfcam4defst_line125_6649_0, ct8_163_0, lambda_nfcam4defst_line125_6648_0);
      vector32 lambda_nfcam4defst_line125_6647_0 = lt16_vv(lambda_nfcam4defst_line125_6646_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6651_0 = mux16_vv(lambda_nfcam4defst_line125_6647_0, lambda_nfcam4defst_line125_6650_0, lambda_nfcam4defst_line125_6646_0);
      vector32 lambda_onfcam4cnrt_line122_884_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_6651_0);
      vector32 lambda_onfcam4cnrt_line122_885_0 = lambda_onfcam4cnrt_line122_884_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_11 = lambda_onfcam4cnrt_line122_885_0;
      vector32 lambda_onfcam4cnrt_line121_3399_0 = mux16_vv(lambda_onfcam4cnrt_line121_3398_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3400_0 = lambda_onfcam4cnrt_line121_3399_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_41 = lambda_onfcam4cnrt_line121_3400_0;
      vector32 lambda_nfcam4defst_line125_7684_0 = gt16_vv(lambda_nfcam4defst_line125_5978_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7685_0 = mux16_vv(lambda_nfcam4defst_line125_7684_0, lambda_nfcam4defst_line125_7120_0, lambda_nfcam4defst_line125_5978_0);
      vector32 lambda_nfcam4defst_line125_7688_0 = lt16_vv(lambda_nfcam4defst_line125_7685_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7687_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7685_0);
      vector32 lambda_nfcam4defst_line125_7689_0 = mux16_vv(lambda_nfcam4defst_line125_7688_0, ct8_163_0, lambda_nfcam4defst_line125_7687_0);
      vector32 lambda_nfcam4defst_line125_7686_0 = lt16_vv(lambda_nfcam4defst_line125_7685_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7690_0 = mux16_vv(lambda_nfcam4defst_line125_7686_0, lambda_nfcam4defst_line125_7689_0, lambda_nfcam4defst_line125_7685_0);
      vector32 lambda_onfcam4cnrt_line122_1089_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_7690_0);
      vector32 lambda_onfcam4cnrt_line122_1090_0 = lambda_onfcam4cnrt_line122_1089_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_1 = lambda_onfcam4cnrt_line122_1090_0;
      vector32 lambda_nfcam4defst_line125_6929_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5736_0);
      vector32 lambda_nfcam4defst_line125_6931_0 = mux16_vv(lambda_nfcam4defst_line125_6930_0, ct8_163_0, lambda_nfcam4defst_line125_6929_0);
      vector32 lambda_nfcam4defst_line125_7244_0 = mux16_vv(lambda_nfcam4defst_line125_7243_0, lambda_nfcam4defst_line125_6931_0, lambda_nfcam4defst_line125_5736_0);
      vector32 lambda_nfcam4defst_line125_7247_0 = lt16_vv(lambda_nfcam4defst_line125_7244_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7245_0 = lt16_vv(lambda_nfcam4defst_line125_7244_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3165_0 = and16_vv(lambda_onfcam4cnrt_line121_2949_0, lambda_onfcam4cnrt_line121_3164_0);
      vector32 lambda_onfcam4cnrt_line121_3166_0 = mux16_vv(lambda_onfcam4cnrt_line121_3165_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1069_0 = mux16_vv(lambda_onfcam4cnrt_line121_3165_0, lambda_nfcam4defst_line125_4853_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1070_0 = lambda_onfcam4cnrt_line113_1069_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_12 = lambda_onfcam4cnrt_line113_1070_0;
      vector32 lambda_onfcam4cnrt_line121_3167_0 = lambda_onfcam4cnrt_line121_3166_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_12 = lambda_onfcam4cnrt_line121_3167_0;
      vector32 lambda_nfcam4defst_line125_7637_0 = lt16_vv(lambda_nfcam4defst_line125_7636_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_6862_0 = gt16_vv(lambda_nfcam4defst_line125_4864_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6863_0 = mux16_vv(lambda_nfcam4defst_line125_6862_0, lambda_nfcam4defst_line125_6549_0, lambda_nfcam4defst_line125_4864_0);
      vector32 lambda_nfcam4defst_line125_6864_0 = lt16_vv(lambda_nfcam4defst_line125_6863_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6865_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6863_0);
      vector32 lambda_nfcam4defst_line125_6866_0 = lt16_vv(lambda_nfcam4defst_line125_6863_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6867_0 = mux16_vv(lambda_nfcam4defst_line125_6866_0, ct8_163_0, lambda_nfcam4defst_line125_6865_0);
      vector32 lambda_nfcam4defst_line125_6868_0 = mux16_vv(lambda_nfcam4defst_line125_6864_0, lambda_nfcam4defst_line125_6867_0, lambda_nfcam4defst_line125_6863_0);
      vector32 lambda_onfcam4cnrt_line122_943_0 = mult16_vv(lambda_onfcam4cnrt_line122_7_0, lambda_nfcam4defst_line125_6868_0);
      vector32 lambda_onfcam4cnrt_line122_944_0 = lambda_onfcam4cnrt_line122_943_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_17 = lambda_onfcam4cnrt_line122_944_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_12 = lambda_onfcam4cnrt_line122_938_0;
      vector32 lambda_nfcam4defst_line125_7633_0 = mux16_vv(lambda_nfcam4defst_line125_7632_0, ct8_163_0, lambda_nfcam4defst_line125_7631_0);
      vector32 lambda_nfcam4defst_line125_7634_0 = mux16_vv(lambda_nfcam4defst_line125_7630_0, lambda_nfcam4defst_line125_7633_0, lambda_nfcam4defst_line125_7629_0);
      vector32 lambda_onfcam4cnrt_line122_1074_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_7634_0);
      vector32 lambda_onfcam4cnrt_line122_1075_0 = lambda_onfcam4cnrt_line122_1074_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_11 = lambda_onfcam4cnrt_line122_1075_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_8 = lambda_onfcam4cnrt_line122_864_0;
      vector32 lambda_onfcam4cnrt_line121_3114_0 = mux16_vv(lambda_onfcam4cnrt_line121_3113_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3115_0 = lambda_onfcam4cnrt_line121_3114_0;
      vector32 lambda_onfcam4cnrt_line121_2998_0 = gt16_vv(lambda_nfcam4defst_line125_4854_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3362_0 = and16_vv(lambda_onfcam4cnrt_line121_2998_0, lambda_onfcam4cnrt_line121_3361_0);
      vector32 lambda_onfcam4cnrt_line121_3363_0 = mux16_vv(lambda_onfcam4cnrt_line121_3362_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3364_0 = lambda_onfcam4cnrt_line121_3363_0;
      vector32 lambda_onfcam4cnrt_line113_1168_0 = mux16_vv(lambda_onfcam4cnrt_line121_3362_0, lambda_nfcam4defst_line125_4854_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1169_0 = lambda_onfcam4cnrt_line113_1168_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_12 = lambda_onfcam4cnrt_line113_1169_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_12 = lambda_onfcam4cnrt_line121_3364_0;
      vector32 lambda_onfcam4cnrt_line121_2972_0 = gt16_vv(lambda_nfcam4defst_line125_5945_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3258_0 = and16_vv(lambda_onfcam4cnrt_line121_2972_0, lambda_onfcam4cnrt_line121_3257_0);
      vector32 lambda_onfcam4cnrt_line121_3259_0 = mux16_vv(lambda_onfcam4cnrt_line121_3258_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3260_0 = lambda_onfcam4cnrt_line121_3259_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_4 = lambda_onfcam4cnrt_line121_3260_0;
      vector32 lambda_onfcam4cnrt_line113_1116_0 = mux16_vv(lambda_onfcam4cnrt_line121_3258_0, lambda_nfcam4defst_line125_5945_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1117_0 = lambda_onfcam4cnrt_line113_1116_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_4 = lambda_onfcam4cnrt_line113_1117_0;
      vector32 lambda_onfcam4cnrt_line113_1136_0 = mux16_vv(lambda_onfcam4cnrt_line121_3298_0, lambda_nfcam4defst_line125_4842_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1137_0 = lambda_onfcam4cnrt_line113_1136_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_30 = lambda_onfcam4cnrt_line113_1137_0;
      vector32 lambda_nfcam4defst_line125_7154_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4836_0);
      vector32 lambda_nfcam4defst_line125_7156_0 = mux16_vv(lambda_nfcam4defst_line125_7155_0, ct8_163_0, lambda_nfcam4defst_line125_7154_0);
      vector32 lambda_nfcam4defst_line125_7769_0 = mux16_vv(lambda_nfcam4defst_line125_7768_0, lambda_nfcam4defst_line125_7156_0, lambda_nfcam4defst_line125_4836_0);
      vector32 lambda_nfcam4defst_line125_7770_0 = lt16_vv(lambda_nfcam4defst_line125_7769_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7772_0 = lt16_vv(lambda_nfcam4defst_line125_7769_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7771_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7769_0);
      vector32 lambda_nfcam4defst_line125_7773_0 = mux16_vv(lambda_nfcam4defst_line125_7772_0, ct8_163_0, lambda_nfcam4defst_line125_7771_0);
      vector32 lambda_nfcam4defst_line125_7774_0 = mux16_vv(lambda_nfcam4defst_line125_7770_0, lambda_nfcam4defst_line125_7773_0, lambda_nfcam4defst_line125_7769_0);
      vector32 lambda_onfcam4cnrt_line122_1112_0 = mult16_vv(lambda_onfcam4cnrt_line122_7_0, lambda_nfcam4defst_line125_7774_0);
      vector32 lambda_onfcam4cnrt_line122_1113_0 = lambda_onfcam4cnrt_line122_1112_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_25 = lambda_onfcam4cnrt_line122_1113_0;
      vector32 lambda_nfcam4defst_line125_7730_0 = lt16_vv(lambda_nfcam4defst_line125_7727_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7731_0 = mux16_vv(lambda_nfcam4defst_line125_7730_0, ct8_163_0, lambda_nfcam4defst_line125_7729_0);
      vector32 lambda_nfcam4defst_line125_7732_0 = mux16_vv(lambda_nfcam4defst_line125_7728_0, lambda_nfcam4defst_line125_7731_0, lambda_nfcam4defst_line125_7727_0);
      vector32 lambda_onfcam4cnrt_line122_1101_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_7732_0);
      vector32 lambda_onfcam4cnrt_line122_1102_0 = lambda_onfcam4cnrt_line122_1101_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_20 = lambda_onfcam4cnrt_line122_1102_0;
      vector32 lambda_nfcam4defst_line125_7269_0 = mux16_vv(lambda_nfcam4defst_line125_7268_0, ct8_163_0, lambda_nfcam4defst_line125_7267_0);
      vector32 lambda_nfcam4defst_line125_7332_0 = mux16_vv(lambda_nfcam4defst_line125_7331_0, ct8_163_0, lambda_nfcam4defst_line125_7330_0);
      vector32 lambda_nfcam4defst_line125_7333_0 = mux16_vv(lambda_nfcam4defst_line125_7329_0, lambda_nfcam4defst_line125_7332_0, lambda_nfcam4defst_line125_7328_0);
      vector32 lambda_onfcam4cnrt_line122_990_0 = mult16_vv(lambda_onfcam4cnrt_line122_4_0, lambda_nfcam4defst_line125_7333_0);
      vector32 lambda_onfcam4cnrt_line122_991_0 = lambda_onfcam4cnrt_line122_990_0;
      vector32 lambda_onfcam4cnrt_line121_3179_0 = lambda_onfcam4cnrt_line121_3178_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_17 = lambda_onfcam4cnrt_line121_3179_0;
      vector32 lambda_onfcam4cnrt_line121_2706_0 = gt16_vv(lambda_nfcam4defst_line125_5593_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2885_0 = and16_vv(lambda_onfcam4cnrt_line121_2706_0, lambda_onfcam4cnrt_line121_2884_0);
      vector32 lambda_onfcam4cnrt_line121_2886_0 = mux16_vv(lambda_onfcam4cnrt_line121_2885_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2887_0 = lambda_onfcam4cnrt_line121_2886_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_38 = lambda_onfcam4cnrt_line121_2887_0;
      vector32 lambda_onfcam4cnrt_line113_978_0 = mux16_vv(lambda_onfcam4cnrt_line121_2885_0, lambda_nfcam4defst_line125_5593_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_979_0 = lambda_onfcam4cnrt_line113_978_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_38 = lambda_onfcam4cnrt_line113_979_0;
      vector32 lambda_onfcam4cnrt_line121_2935_0 = gt16_vv(lambda_nfcam4defst_line125_6066_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3109_0 = and16_vv(lambda_onfcam4cnrt_line121_2935_0, lambda_onfcam4cnrt_line121_3108_0);
      vector32 lambda_onfcam4cnrt_line113_1041_0 = mux16_vv(lambda_onfcam4cnrt_line121_3109_0, lambda_nfcam4defst_line125_6066_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1042_0 = lambda_onfcam4cnrt_line113_1041_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_20 = lambda_onfcam4cnrt_line113_1042_0;
      vector32 lambda_onfcam4cnrt_line121_3110_0 = mux16_vv(lambda_onfcam4cnrt_line121_3109_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3111_0 = lambda_onfcam4cnrt_line121_3110_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_20 = lambda_onfcam4cnrt_line121_3111_0;
      vector32 lambda_onfcam4cnrt_line113_1172_0 = mux16_vv(lambda_onfcam4cnrt_line121_3370_0, lambda_nfcam4defst_line125_4848_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1173_0 = lambda_onfcam4cnrt_line113_1172_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_23 = lambda_onfcam4cnrt_line113_1173_0;
      vector32 lambda_nfcam4defst_line125_6933_0 = gt16_vv(lambda_nfcam4defst_line125_5769_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_6934_0 = mux16_vv(lambda_nfcam4defst_line125_6933_0, ct8_163_0, lambda_nfcam4defst_line125_6932_0);
      vector32 lambda_nfcam4defst_line125_7251_0 = mux16_vv(lambda_nfcam4defst_line125_7250_0, lambda_nfcam4defst_line125_6934_0, lambda_nfcam4defst_line125_5769_0);
      vector32 lambda_nfcam4defst_line125_7254_0 = lt16_vv(lambda_nfcam4defst_line125_7251_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7252_0 = lt16_vv(lambda_nfcam4defst_line125_7251_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7253_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7251_0);
      vector32 lambda_onfcam4cnrt_line121_3245_0 = lt16_vv(lambda_nfcam4defst_line125_5879_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3246_0 = and16_vv(lambda_onfcam4cnrt_line121_2969_0, lambda_onfcam4cnrt_line121_3245_0);
      vector32 lambda_onfcam4cnrt_line121_3247_0 = mux16_vv(lambda_onfcam4cnrt_line121_3246_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1110_0 = mux16_vv(lambda_onfcam4cnrt_line121_3246_0, lambda_nfcam4defst_line125_5879_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1111_0 = lambda_onfcam4cnrt_line113_1110_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_2 = lambda_onfcam4cnrt_line113_1111_0;
      vector32 lambda_onfcam4cnrt_line121_3248_0 = lambda_onfcam4cnrt_line121_3247_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_2 = lambda_onfcam4cnrt_line121_3248_0;
      vector32 lambda_onfcam4cnrt_line121_3385_0 = lt16_vv(lambda_nfcam4defst_line125_4863_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3386_0 = and16_vv(lambda_onfcam4cnrt_line121_3004_0, lambda_onfcam4cnrt_line121_3385_0);
      vector32 lambda_onfcam4cnrt_line113_1180_0 = mux16_vv(lambda_onfcam4cnrt_line121_3386_0, lambda_nfcam4defst_line125_4863_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3387_0 = mux16_vv(lambda_onfcam4cnrt_line121_3386_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1181_0 = lambda_onfcam4cnrt_line113_1180_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_33 = lambda_onfcam4cnrt_line113_1181_0;
      vector32 lambda_onfcam4cnrt_line121_3388_0 = lambda_onfcam4cnrt_line121_3387_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_33 = lambda_onfcam4cnrt_line121_3388_0;
      vector32 lambda_nfcam4defst_line125_7609_0 = lt16_vv(lambda_nfcam4defst_line125_7608_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2679_0 = gt16_vv(lambda_nfcam4defst_line125_6352_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2777_0 = and16_vv(lambda_onfcam4cnrt_line121_2679_0, lambda_onfcam4cnrt_line121_2776_0);
      vector32 lambda_onfcam4cnrt_line121_2778_0 = mux16_vv(lambda_onfcam4cnrt_line121_2777_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_924_0 = mux16_vv(lambda_onfcam4cnrt_line121_2777_0, lambda_nfcam4defst_line125_6352_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_925_0 = lambda_onfcam4cnrt_line113_924_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_6 = lambda_onfcam4cnrt_line113_925_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_44 = lambda_onfcam4cnrt_line121_3348_0;
      vector32 lambda_onfcam4cnrt_line121_2779_0 = lambda_onfcam4cnrt_line121_2778_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_6 = lambda_onfcam4cnrt_line121_2779_0;
      vector32 lambda_nfcam4defst_line125_6968_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6033_0);
      vector32 lambda_nfcam4defst_line125_6970_0 = mux16_vv(lambda_nfcam4defst_line125_6969_0, ct8_163_0, lambda_nfcam4defst_line125_6968_0);
      vector32 lambda_nfcam4defst_line125_7335_0 = mux16_vv(lambda_nfcam4defst_line125_7334_0, lambda_nfcam4defst_line125_6970_0, lambda_nfcam4defst_line125_6033_0);
      vector32 lambda_nfcam4defst_line125_7337_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7335_0);
      vector32 lambda_nfcam4defst_line125_7336_0 = lt16_vv(lambda_nfcam4defst_line125_7335_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7338_0 = lt16_vv(lambda_nfcam4defst_line125_7335_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7339_0 = mux16_vv(lambda_nfcam4defst_line125_7338_0, ct8_163_0, lambda_nfcam4defst_line125_7337_0);
      vector32 lambda_nfcam4defst_line125_7340_0 = mux16_vv(lambda_nfcam4defst_line125_7336_0, lambda_nfcam4defst_line125_7339_0, lambda_nfcam4defst_line125_7335_0);
      vector32 lambda_onfcam4cnrt_line122_992_0 = mult16_vv(lambda_onfcam4cnrt_line122_0, lambda_nfcam4defst_line125_7340_0);
      vector32 lambda_onfcam4cnrt_line122_993_0 = lambda_onfcam4cnrt_line122_992_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_27 = lambda_onfcam4cnrt_line122_993_0;
      vector32 lambda_nfcam4defst_line125_7314_0 = mux16_vv(lambda_nfcam4defst_line125_7313_0, lambda_nfcam4defst_line125_6961_0, lambda_nfcam4defst_line125_4829_0);
      vector32 lambda_nfcam4defst_line125_7317_0 = lt16_vv(lambda_nfcam4defst_line125_7314_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7316_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7314_0);
      vector32 lambda_nfcam4defst_line125_7315_0 = lt16_vv(lambda_nfcam4defst_line125_7314_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7318_0 = mux16_vv(lambda_nfcam4defst_line125_7317_0, ct8_163_0, lambda_nfcam4defst_line125_7316_0);
      vector32 lambda_nfcam4defst_line125_7319_0 = mux16_vv(lambda_nfcam4defst_line125_7315_0, lambda_nfcam4defst_line125_7318_0, lambda_nfcam4defst_line125_7314_0);
      vector32 lambda_onfcam4cnrt_line122_987_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_7319_0);
      vector32 lambda_onfcam4cnrt_line122_988_0 = lambda_onfcam4cnrt_line122_987_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_19 = lambda_onfcam4cnrt_line122_988_0;
      vector32 lambda_onfcam4cnrt_line121_2820_0 = lt16_vv(lambda_nfcam4defst_line125_4807_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2821_0 = and16_vv(lambda_onfcam4cnrt_line121_2690_0, lambda_onfcam4cnrt_line121_2820_0);
      vector32 lambda_onfcam4cnrt_line121_2822_0 = mux16_vv(lambda_onfcam4cnrt_line121_2821_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2823_0 = lambda_onfcam4cnrt_line121_2822_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_39 = lambda_onfcam4cnrt_line121_2823_0;
      vector32 lambda_onfcam4cnrt_line113_946_0 = mux16_vv(lambda_onfcam4cnrt_line121_2821_0, lambda_nfcam4defst_line125_4807_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_947_0 = lambda_onfcam4cnrt_line113_946_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_39 = lambda_onfcam4cnrt_line113_947_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_32 = lambda_onfcam4cnrt_line122_1092_0;
      vector32 lambda_nfcam4defst_line125_7639_0 = lt16_vv(lambda_nfcam4defst_line125_7636_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7640_0 = mux16_vv(lambda_nfcam4defst_line125_7639_0, ct8_163_0, lambda_nfcam4defst_line125_7638_0);
      vector32 lambda_nfcam4defst_line125_7641_0 = mux16_vv(lambda_nfcam4defst_line125_7637_0, lambda_nfcam4defst_line125_7640_0, lambda_nfcam4defst_line125_7636_0);
      vector32 lambda_onfcam4cnrt_line122_1076_0 = mult16_vv(lambda_onfcam4cnrt_line122_0, lambda_nfcam4defst_line125_7641_0);
      vector32 lambda_onfcam4cnrt_line121_3204_pack_9 = lambda_onfcam4cnrt_line121_3115_0;
      vector32 lambda_nfcam4defst_line125_7312_0 = mux16_vv(lambda_nfcam4defst_line125_7308_0, lambda_nfcam4defst_line125_7311_0, lambda_nfcam4defst_line125_7307_0);
      vector32 lambda_onfcam4cnrt_line122_985_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_7312_0);
      vector32 lambda_onfcam4cnrt_line122_986_0 = lambda_onfcam4cnrt_line122_985_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_7 = lambda_onfcam4cnrt_line122_986_0;
      vector32 lambda_onfcam4cnrt_line122_892_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_6679_0);
      vector32 lambda_onfcam4cnrt_line122_893_0 = lambda_onfcam4cnrt_line122_892_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_19 = lambda_onfcam4cnrt_line122_893_0;
      vector32 lambda_nfcam4defst_line125_7813_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7811_0);
      vector32 lambda_nfcam4defst_line125_7815_0 = mux16_vv(lambda_nfcam4defst_line125_7814_0, ct8_163_0, lambda_nfcam4defst_line125_7813_0);
      vector32 lambda_nfcam4defst_line125_7816_0 = mux16_vv(lambda_nfcam4defst_line125_7812_0, lambda_nfcam4defst_line125_7815_0, lambda_nfcam4defst_line125_7811_0);
      vector32 lambda_onfcam4cnrt_line122_1123_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_7816_0);
      vector32 lambda_onfcam4cnrt_line122_1124_0 = lambda_onfcam4cnrt_line122_1123_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_29 = lambda_onfcam4cnrt_line122_1124_0;
      vector32 lambda_onfcam4cnrt_line122_1014_0 = lambda_onfcam4cnrt_line122_1013_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_35 = lambda_onfcam4cnrt_line122_1014_0;
      vector32 lambda_onfcam4cnrt_line121_3310_0 = and16_vv(lambda_onfcam4cnrt_line121_2985_0, lambda_onfcam4cnrt_line121_3309_0);
      vector32 lambda_onfcam4cnrt_line113_1142_0 = mux16_vv(lambda_onfcam4cnrt_line121_3310_0, lambda_nfcam4defst_line125_4806_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1143_0 = lambda_onfcam4cnrt_line113_1142_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_9 = lambda_onfcam4cnrt_line113_1143_0;
      vector32 lambda_onfcam4cnrt_line121_3311_0 = mux16_vv(lambda_onfcam4cnrt_line121_3310_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3312_0 = lambda_onfcam4cnrt_line121_3311_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_9 = lambda_onfcam4cnrt_line121_3312_0;
      vector32 lambda_onfcam4cnrt_line121_3232_0 = lambda_onfcam4cnrt_line121_3231_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_48 = lambda_onfcam4cnrt_line121_3232_0;
      vector32 lambda_onfcam4cnrt_line113_1132_0 = mux16_vv(lambda_onfcam4cnrt_line121_3290_0, lambda_nfcam4defst_line125_4812_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1133_0 = lambda_onfcam4cnrt_line113_1132_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_26 = lambda_onfcam4cnrt_line113_1133_0;
      vector32 lambda_nfcam4defst_line125_6476_0 = gt16_vv(lambda_nfcam4defst_line125_6022_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6477_0 = mux16_vv(lambda_nfcam4defst_line125_6476_0, ct8_163_0, lambda_nfcam4defst_line125_6475_0);
      vector32 lambda_onfcam4cnrt_line121_3339_0 = mux16_vv(lambda_onfcam4cnrt_line121_3338_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3340_0 = lambda_onfcam4cnrt_line121_3339_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_18 = lambda_onfcam4cnrt_line121_3340_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_0 = lambda_onfcam4cnrt_line122_928_0;
      vector32 lambda_nfcam4defst_line125_6949_0 = mux16_vv(lambda_nfcam4defst_line125_6948_0, ct8_163_0, lambda_nfcam4defst_line125_6947_0);
      vector32 lambda_nfcam4defst_line125_7286_0 = mux16_vv(lambda_nfcam4defst_line125_7285_0, lambda_nfcam4defst_line125_6949_0, lambda_nfcam4defst_line125_4850_0);
      vector32 lambda_nfcam4defst_line125_7287_0 = lt16_vv(lambda_nfcam4defst_line125_7286_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7288_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7286_0);
      vector32 lambda_nfcam4defst_line125_7289_0 = lt16_vv(lambda_nfcam4defst_line125_7286_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7290_0 = mux16_vv(lambda_nfcam4defst_line125_7289_0, ct8_163_0, lambda_nfcam4defst_line125_7288_0);
      vector32 lambda_nfcam4defst_line125_7291_0 = mux16_vv(lambda_nfcam4defst_line125_7287_0, lambda_nfcam4defst_line125_7290_0, lambda_nfcam4defst_line125_7286_0);
      vector32 lambda_onfcam4cnrt_line122_979_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_7291_0);
      vector32 lambda_onfcam4cnrt_line122_980_0 = lambda_onfcam4cnrt_line122_979_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_11 = lambda_onfcam4cnrt_line122_980_0;
      vector32 lambda_onfcam4cnrt_line122_894_0 = lambda_nfcam4defst_line125_6686_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_6 = lambda_onfcam4cnrt_line122_894_0;
      vector32 lambda_onfcam4cnrt_line121_3135_0 = lambda_onfcam4cnrt_line121_3134_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_25 = lambda_onfcam4cnrt_line121_3135_0;
      vector32 lambda_nfcam4defst_line125_7741_0 = mux16_vv(lambda_nfcam4defst_line125_7740_0, lambda_nfcam4defst_line125_7144_0, lambda_nfcam4defst_line125_4809_0);
      vector32 lambda_nfcam4defst_line125_7742_0 = lt16_vv(lambda_nfcam4defst_line125_7741_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7743_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7741_0);
      vector32 lambda_nfcam4defst_line125_7744_0 = lt16_vv(lambda_nfcam4defst_line125_7741_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7745_0 = mux16_vv(lambda_nfcam4defst_line125_7744_0, ct8_163_0, lambda_nfcam4defst_line125_7743_0);
      vector32 lambda_nfcam4defst_line125_7746_0 = mux16_vv(lambda_nfcam4defst_line125_7742_0, lambda_nfcam4defst_line125_7745_0, lambda_nfcam4defst_line125_7741_0);
      vector32 lambda_onfcam4cnrt_line122_1105_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_7746_0);
      vector32 lambda_onfcam4cnrt_line122_1106_0 = lambda_onfcam4cnrt_line122_1105_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_39 = lambda_onfcam4cnrt_line122_1106_0;
      vector32 lambda_nfcam4defst_line125_6553_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4822_0);
      vector32 lambda_nfcam4defst_line125_6555_0 = mux16_vv(lambda_nfcam4defst_line125_6554_0, ct8_163_0, lambda_nfcam4defst_line125_6553_0);
      vector32 lambda_nfcam4defst_line125_6877_0 = mux16_vv(lambda_nfcam4defst_line125_6876_0, lambda_nfcam4defst_line125_6555_0, lambda_nfcam4defst_line125_4822_0);
      vector32 lambda_nfcam4defst_line125_6879_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6877_0);
      vector32 lambda_nfcam4defst_line125_6878_0 = lt16_vv(lambda_nfcam4defst_line125_6877_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6880_0 = lt16_vv(lambda_nfcam4defst_line125_6877_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6881_0 = mux16_vv(lambda_nfcam4defst_line125_6880_0, ct8_163_0, lambda_nfcam4defst_line125_6879_0);
      vector32 lambda_nfcam4defst_line125_6882_0 = mux16_vv(lambda_nfcam4defst_line125_6878_0, lambda_nfcam4defst_line125_6881_0, lambda_nfcam4defst_line125_6877_0);
      vector32 lambda_onfcam4cnrt_line122_947_0 = mult16_vv(lambda_onfcam4cnrt_line122_4_0, lambda_nfcam4defst_line125_6882_0);
      vector32 lambda_onfcam4cnrt_line122_948_0 = lambda_onfcam4cnrt_line122_947_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_22 = lambda_onfcam4cnrt_line122_948_0;
      vector32 lambda_onfcam4cnrt_line113_1140_0 = mux16_vv(lambda_onfcam4cnrt_line121_3306_0, lambda_nfcam4defst_line125_6077_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1141_0 = lambda_onfcam4cnrt_line113_1140_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_20 = lambda_onfcam4cnrt_line113_1141_0;
      vector32 lambda_onfcam4cnrt_line113_1043_0 = mux16_vv(lambda_onfcam4cnrt_line121_3113_0, lambda_nfcam4defst_line125_4805_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1044_0 = lambda_onfcam4cnrt_line113_1043_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_9 = lambda_onfcam4cnrt_line113_1044_0;
      vector32 lambda_nfcam4defst_line125_7586_0 = gt16_vv(lambda_nfcam4defst_line125_5747_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7587_0 = mux16_vv(lambda_nfcam4defst_line125_7586_0, lambda_nfcam4defst_line125_7078_0, lambda_nfcam4defst_line125_5747_0);
      vector32 lambda_nfcam4defst_line125_7589_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7587_0);
      vector32 lambda_nfcam4defst_line125_7590_0 = lt16_vv(lambda_nfcam4defst_line125_7587_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7588_0 = lt16_vv(lambda_nfcam4defst_line125_7587_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7850_0 = mux16_vv(lambda_nfcam4defst_line125_7849_0, ct8_163_0, lambda_nfcam4defst_line125_7848_0);
      vector32 lambda_nfcam4defst_line125_7851_0 = mux16_vv(lambda_nfcam4defst_line125_7847_0, lambda_nfcam4defst_line125_7850_0, lambda_nfcam4defst_line125_7846_0);
      vector32 lambda_onfcam4cnrt_line122_1133_0 = mult16_vv(lambda_onfcam4cnrt_line122_7_0, lambda_nfcam4defst_line125_7851_0);
      vector32 lambda_onfcam4cnrt_line122_1134_0 = lambda_onfcam4cnrt_line122_1133_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_17 = lambda_onfcam4cnrt_line122_1134_0;
      vector32 lambda_onfcam4cnrt_line113_1112_0 = mux16_vv(lambda_onfcam4cnrt_line121_3250_0, lambda_nfcam4defst_line125_4851_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1113_0 = lambda_onfcam4cnrt_line113_1112_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_11 = lambda_onfcam4cnrt_line113_1113_0;
      vector32 lambda_onfcam4cnrt_line122_1077_0 = lambda_onfcam4cnrt_line122_1076_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_3 = lambda_onfcam4cnrt_line122_1077_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_48 = lambda_onfcam4cnrt_line122_1065_0;
      vector32 lambda_onfcam4cnrt_line122_959_0 = lambda_onfcam4cnrt_line122_958_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_8 = lambda_onfcam4cnrt_line122_959_0;
      vector32 lambda_nfcam4defst_line125_7266_0 = lt16_vv(lambda_nfcam4defst_line125_7265_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7270_0 = mux16_vv(lambda_nfcam4defst_line125_7266_0, lambda_nfcam4defst_line125_7269_0, lambda_nfcam4defst_line125_7265_0);
      vector32 lambda_onfcam4cnrt_line122_973_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_7270_0);
      vector32 lambda_onfcam4cnrt_line122_974_0 = lambda_onfcam4cnrt_line122_973_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_13 = lambda_onfcam4cnrt_line122_974_0;
      vector32 lambda_onfcam4cnrt_line121_3086_0 = mux16_vv(lambda_onfcam4cnrt_line121_3085_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3087_0 = lambda_onfcam4cnrt_line121_3086_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_1 = lambda_onfcam4cnrt_line121_3087_0;
      vector32 lambda_nfcam4defst_line125_7246_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7244_0);
      vector32 lambda_nfcam4defst_line125_7248_0 = mux16_vv(lambda_nfcam4defst_line125_7247_0, ct8_163_0, lambda_nfcam4defst_line125_7246_0);
      vector32 lambda_nfcam4defst_line125_7249_0 = mux16_vv(lambda_nfcam4defst_line125_7245_0, lambda_nfcam4defst_line125_7248_0, lambda_nfcam4defst_line125_7244_0);
      vector32 lambda_onfcam4cnrt_line122_968_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_7249_0);
      vector32 lambda_onfcam4cnrt_line122_969_0 = lambda_onfcam4cnrt_line122_968_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_34 = lambda_onfcam4cnrt_line122_969_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_27 = lambda_onfcam4cnrt_line113_1127_0;
      vector32 lambda_nfcam4defst_line125_7102_0 = mux16_vv(lambda_nfcam4defst_line125_7101_0, ct8_163_0, lambda_nfcam4defst_line125_7100_0);
      vector32 lambda_nfcam4defst_line125_7643_0 = mux16_vv(lambda_nfcam4defst_line125_7642_0, lambda_nfcam4defst_line125_7102_0, lambda_nfcam4defst_line125_5945_0);
      vector32 lambda_nfcam4defst_line125_7645_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7643_0);
      vector32 lambda_nfcam4defst_line125_7644_0 = lt16_vv(lambda_nfcam4defst_line125_7643_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7646_0 = lt16_vv(lambda_nfcam4defst_line125_7643_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7647_0 = mux16_vv(lambda_nfcam4defst_line125_7646_0, ct8_163_0, lambda_nfcam4defst_line125_7645_0);
      vector32 lambda_nfcam4defst_line125_7648_0 = mux16_vv(lambda_nfcam4defst_line125_7644_0, lambda_nfcam4defst_line125_7647_0, lambda_nfcam4defst_line125_7643_0);
      vector32 lambda_onfcam4cnrt_line122_1078_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_7648_0);
      vector32 lambda_onfcam4cnrt_line122_1079_0 = lambda_onfcam4cnrt_line122_1078_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_4 = lambda_onfcam4cnrt_line122_1079_0;
      vector32 lambda_onfcam4cnrt_line113_963_0 = lambda_onfcam4cnrt_line113_962_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_44 = lambda_onfcam4cnrt_line113_963_0;
      vector32 lambda_nfcam4defst_line125_7234_0 = mux16_vv(lambda_nfcam4defst_line125_7233_0, ct8_163_0, lambda_nfcam4defst_line125_7232_0);
      vector32 lambda_nfcam4defst_line125_7235_0 = mux16_vv(lambda_nfcam4defst_line125_7231_0, lambda_nfcam4defst_line125_7234_0, lambda_nfcam4defst_line125_7230_0);
      vector32 lambda_onfcam4cnrt_line122_964_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_7235_0);
      vector32 lambda_onfcam4cnrt_line122_965_0 = lambda_onfcam4cnrt_line122_964_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_14 = lambda_onfcam4cnrt_line122_965_0;
      vector32 lambda_onfcam4cnrt_line113_1011_0 = mux16_vv(lambda_onfcam4cnrt_line121_3049_0, lambda_nfcam4defst_line125_5868_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1012_0 = lambda_onfcam4cnrt_line113_1011_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_2 = lambda_onfcam4cnrt_line113_1012_0;
      vector32 lambda_onfcam4cnrt_line121_2840_0 = lt16_vv(lambda_nfcam4defst_line125_6286_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2841_0 = and16_vv(lambda_onfcam4cnrt_line121_2695_0, lambda_onfcam4cnrt_line121_2840_0);
      vector32 lambda_onfcam4cnrt_line121_2842_0 = mux16_vv(lambda_onfcam4cnrt_line121_2841_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2843_0 = lambda_onfcam4cnrt_line121_2842_0;
      vector32 lambda_onfcam4cnrt_line113_956_0 = mux16_vv(lambda_onfcam4cnrt_line121_2841_0, lambda_nfcam4defst_line125_6286_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_957_0 = lambda_onfcam4cnrt_line113_956_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_47 = lambda_onfcam4cnrt_line121_2843_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_47 = lambda_onfcam4cnrt_line113_957_0;
      vector32 lambda_nfcam4defst_line125_7788_0 = mux16_vv(lambda_nfcam4defst_line125_7784_0, lambda_nfcam4defst_line125_7787_0, lambda_nfcam4defst_line125_7783_0);
      vector32 lambda_onfcam4cnrt_line122_1116_0 = mult16_vv(lambda_onfcam4cnrt_line122_31_0, lambda_nfcam4defst_line125_7788_0);
      vector32 lambda_onfcam4cnrt_line122_1117_0 = lambda_onfcam4cnrt_line122_1116_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_18 = lambda_onfcam4cnrt_line122_1117_0;
      vector32 lambda_nfcam4defst_line125_7556_0 = mux16_vv(lambda_nfcam4defst_line125_7555_0, ct8_163_0, lambda_nfcam4defst_line125_7554_0);
      vector32 lambda_nfcam4defst_line125_7557_0 = mux16_vv(lambda_nfcam4defst_line125_7553_0, lambda_nfcam4defst_line125_7556_0, lambda_nfcam4defst_line125_7552_0);
      vector32 lambda_onfcam4cnrt_line122_1053_0 = mult16_vv(calcXtk_194_0, lambda_nfcam4defst_line125_7557_0);
      vector32 lambda_onfcam4cnrt_line122_1054_0 = lambda_onfcam4cnrt_line122_1053_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_8 = lambda_onfcam4cnrt_line122_1054_0;
      vector32 lambda_nfcam4defst_line125_7068_0 = gt16_vv(lambda_nfcam4defst_line125_4857_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7069_0 = mux16_vv(lambda_nfcam4defst_line125_7068_0, ct8_163_0, lambda_nfcam4defst_line125_7067_0);
      vector32 lambda_onfcam4cnrt_line121_2926_0 = gt16_vv(lambda_nfcam4defst_line125_6363_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3073_0 = and16_vv(lambda_onfcam4cnrt_line121_2926_0, lambda_onfcam4cnrt_line121_3072_0);
      vector32 lambda_onfcam4cnrt_line121_3074_0 = mux16_vv(lambda_onfcam4cnrt_line121_3073_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3075_0 = lambda_onfcam4cnrt_line121_3074_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_6 = lambda_onfcam4cnrt_line121_3075_0;
      vector32 lambda_onfcam4cnrt_line113_1023_0 = mux16_vv(lambda_onfcam4cnrt_line121_3073_0, lambda_nfcam4defst_line125_6363_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1024_0 = lambda_onfcam4cnrt_line113_1023_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_6 = lambda_onfcam4cnrt_line113_1024_0;
      vector32 lambda_nfcam4defst_line125_6546_0 = mux16_vv(lambda_nfcam4defst_line125_6545_0, ct8_163_0, lambda_nfcam4defst_line125_6544_0);
      vector32 lambda_nfcam4defst_line125_6856_0 = mux16_vv(lambda_nfcam4defst_line125_6855_0, lambda_nfcam4defst_line125_6546_0, lambda_nfcam4defst_line125_4846_0);
      vector32 lambda_nfcam4defst_line125_6859_0 = lt16_vv(lambda_nfcam4defst_line125_6856_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6857_0 = lt16_vv(lambda_nfcam4defst_line125_6856_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6858_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6856_0);
      vector32 lambda_nfcam4defst_line125_6860_0 = mux16_vv(lambda_nfcam4defst_line125_6859_0, ct8_163_0, lambda_nfcam4defst_line125_6858_0);
      vector32 lambda_nfcam4defst_line125_6861_0 = mux16_vv(lambda_nfcam4defst_line125_6857_0, lambda_nfcam4defst_line125_6860_0, lambda_nfcam4defst_line125_6856_0);
      vector32 lambda_onfcam4cnrt_line122_941_0 = mult16_vv(lambda_onfcam4cnrt_line122_7_0, lambda_nfcam4defst_line125_6861_0);
      vector32 lambda_onfcam4cnrt_line122_942_0 = lambda_onfcam4cnrt_line122_941_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_23 = lambda_onfcam4cnrt_line122_942_0;
      vector32 lambda_nfcam4defst_line125_6694_0 = gt16_vv(lambda_nfcam4defst_line125_6022_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6695_0 = mux16_vv(lambda_nfcam4defst_line125_6694_0, lambda_nfcam4defst_line125_6477_0, lambda_nfcam4defst_line125_6022_0);
      vector32 lambda_nfcam4defst_line125_6698_0 = lt16_vv(lambda_nfcam4defst_line125_6695_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6696_0 = lt16_vv(lambda_nfcam4defst_line125_6695_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6697_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6695_0);
      vector32 lambda_nfcam4defst_line125_6699_0 = mux16_vv(lambda_nfcam4defst_line125_6698_0, ct8_163_0, lambda_nfcam4defst_line125_6697_0);
      vector32 lambda_nfcam4defst_line125_6700_0 = mux16_vv(lambda_nfcam4defst_line125_6696_0, lambda_nfcam4defst_line125_6699_0, lambda_nfcam4defst_line125_6695_0);
      vector32 lambda_onfcam4cnrt_line122_897_0 = mult16_vv(lambda_onfcam4cnrt_line122_0, lambda_nfcam4defst_line125_6700_0);
      vector32 lambda_onfcam4cnrt_line122_898_0 = lambda_onfcam4cnrt_line122_897_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_27 = lambda_onfcam4cnrt_line122_898_0;
      vector32 lambda_nfcam4defst_line125_6717_0 = lt16_vv(lambda_nfcam4defst_line125_6716_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6721_0 = mux16_vv(lambda_nfcam4defst_line125_6717_0, lambda_nfcam4defst_line125_6720_0, lambda_nfcam4defst_line125_6716_0);
      vector32 lambda_onfcam4cnrt_line122_929_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_6819_0);
      vector32 lambda_onfcam4cnrt_line122_930_0 = lambda_onfcam4cnrt_line122_929_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_44 = lambda_onfcam4cnrt_line122_930_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_46 = lambda_onfcam4cnrt_line122_866_0;
      vector32 lambda_onfcam4cnrt_line121_2808_0 = lt16_vv(lambda_nfcam4defst_line125_4813_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_3204_pack_3 = lambda_onfcam4cnrt_line121_3059_0;
      vector32 lambda_nfcam4defst_line125_7565_0 = gt16_vv(lambda_nfcam4defst_line125_4857_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7566_0 = mux16_vv(lambda_nfcam4defst_line125_7565_0, lambda_nfcam4defst_line125_7069_0, lambda_nfcam4defst_line125_4857_0);
      vector32 lambda_nfcam4defst_line125_7569_0 = lt16_vv(lambda_nfcam4defst_line125_7566_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7568_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7566_0);
      vector32 lambda_nfcam4defst_line125_7567_0 = lt16_vv(lambda_nfcam4defst_line125_7566_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7570_0 = mux16_vv(lambda_nfcam4defst_line125_7569_0, ct8_163_0, lambda_nfcam4defst_line125_7568_0);
      vector32 lambda_nfcam4defst_line125_7571_0 = mux16_vv(lambda_nfcam4defst_line125_7567_0, lambda_nfcam4defst_line125_7570_0, lambda_nfcam4defst_line125_7566_0);
      vector32 lambda_onfcam4cnrt_line122_1057_0 = mult16_vv(lambda_onfcam4cnrt_line122_7_0, lambda_nfcam4defst_line125_7571_0);
      vector32 lambda_onfcam4cnrt_line122_1058_0 = lambda_onfcam4cnrt_line122_1057_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_31 = lambda_onfcam4cnrt_line122_1058_0;
      vector32 lambda_onfcam4cnrt_line121_3294_0 = and16_vv(lambda_onfcam4cnrt_line121_2981_0, lambda_onfcam4cnrt_line121_3293_0);
      vector32 lambda_onfcam4cnrt_line121_3295_0 = mux16_vv(lambda_onfcam4cnrt_line121_3294_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3296_0 = lambda_onfcam4cnrt_line121_3295_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_37 = lambda_onfcam4cnrt_line121_3296_0;
      vector32 lambda_onfcam4cnrt_line113_1134_0 = mux16_vv(lambda_onfcam4cnrt_line121_3294_0, lambda_nfcam4defst_line125_4839_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1135_0 = lambda_onfcam4cnrt_line113_1134_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_37 = lambda_onfcam4cnrt_line113_1135_0;
      vector32 lambda_onfcam4cnrt_line121_3303_0 = mux16_vv(lambda_onfcam4cnrt_line121_3302_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3304_0 = lambda_onfcam4cnrt_line121_3303_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_36 = lambda_onfcam4cnrt_line121_3304_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_42 = lambda_onfcam4cnrt_line122_1107_0;
      vector32 lambda_nfcam4defst_line125_7152_0 = gt16_vv(lambda_nfcam4defst_line125_6209_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7153_0 = mux16_vv(lambda_nfcam4defst_line125_7152_0, ct8_163_0, lambda_nfcam4defst_line125_7151_0);
      vector32 lambda_onfcam4cnrt_line121_1791_0 = sub16_vv(cnr_371_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_4811_0 = lambda_onfcam4cnrt_line121_1791_0;
      vector32 lambda_nfcam4defst_line125_6978_0 = gt16_vv(lambda_nfcam4defst_line125_4811_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7355_0 = gt16_vv(lambda_nfcam4defst_line125_4811_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3092_0 = lt16_vv(lambda_nfcam4defst_line125_4811_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_6977_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4811_0);
      vector32 lambda_onfcam4cnrt_line121_2931_0 = gt16_vv(lambda_nfcam4defst_line125_4811_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3093_0 = and16_vv(lambda_onfcam4cnrt_line121_2931_0, lambda_onfcam4cnrt_line121_3092_0);
      vector32 lambda_onfcam4cnrt_line121_3094_0 = mux16_vv(lambda_onfcam4cnrt_line121_3093_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3095_0 = lambda_onfcam4cnrt_line121_3094_0;
      vector32 lambda_nfcam4defst_line125_6979_0 = mux16_vv(lambda_nfcam4defst_line125_6978_0, ct8_163_0, lambda_nfcam4defst_line125_6977_0);
      vector32 lambda_nfcam4defst_line125_7356_0 = mux16_vv(lambda_nfcam4defst_line125_7355_0, lambda_nfcam4defst_line125_6979_0, lambda_nfcam4defst_line125_4811_0);
      vector32 lambda_nfcam4defst_line125_7359_0 = lt16_vv(lambda_nfcam4defst_line125_7356_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7357_0 = lt16_vv(lambda_nfcam4defst_line125_7356_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7358_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7356_0);
      vector32 lambda_nfcam4defst_line125_7360_0 = mux16_vv(lambda_nfcam4defst_line125_7359_0, ct8_163_0, lambda_nfcam4defst_line125_7358_0);
      vector32 lambda_nfcam4defst_line125_7361_0 = mux16_vv(lambda_nfcam4defst_line125_7357_0, lambda_nfcam4defst_line125_7360_0, lambda_nfcam4defst_line125_7356_0);
      vector32 lambda_onfcam4cnrt_line113_1033_0 = mux16_vv(lambda_onfcam4cnrt_line121_3093_0, lambda_nfcam4defst_line125_4811_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1034_0 = lambda_onfcam4cnrt_line113_1033_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_26 = lambda_onfcam4cnrt_line113_1034_0;
      vector32 lambda_onfcam4cnrt_line122_998_0 = mult16_vv(lambda_onfcam4cnrt_line122_4_0, lambda_nfcam4defst_line125_7361_0);
      vector32 lambda_onfcam4cnrt_line122_999_0 = lambda_onfcam4cnrt_line122_998_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_26 = lambda_onfcam4cnrt_line121_3095_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_26 = lambda_onfcam4cnrt_line122_999_0;
      vector32 lambda_nfcam4defst_line125_6242_0 = lambda_onfcam4cnrt_line121_2563_0;
      vector32 lambda_nfcam4defst_line125_7789_0 = gt16_vv(lambda_nfcam4defst_line125_6242_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7164_0 = gt16_vv(lambda_nfcam4defst_line125_6242_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7163_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6242_0);
      vector32 lambda_nfcam4defst_line125_7165_0 = mux16_vv(lambda_nfcam4defst_line125_7164_0, ct8_163_0, lambda_nfcam4defst_line125_7163_0);
      vector32 lambda_onfcam4cnrt_line121_2993_0 = gt16_vv(lambda_nfcam4defst_line125_6242_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7790_0 = mux16_vv(lambda_nfcam4defst_line125_7789_0, lambda_nfcam4defst_line125_7165_0, lambda_nfcam4defst_line125_6242_0);
      vector32 lambda_nfcam4defst_line125_7793_0 = lt16_vv(lambda_nfcam4defst_line125_7790_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7792_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7790_0);
      vector32 lambda_nfcam4defst_line125_7791_0 = lt16_vv(lambda_nfcam4defst_line125_7790_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7794_0 = mux16_vv(lambda_nfcam4defst_line125_7793_0, ct8_163_0, lambda_nfcam4defst_line125_7792_0);
      vector32 lambda_nfcam4defst_line125_7795_0 = mux16_vv(lambda_nfcam4defst_line125_7791_0, lambda_nfcam4defst_line125_7794_0, lambda_nfcam4defst_line125_7790_0);
      vector32 lambda_onfcam4cnrt_line122_1118_0 = lambda_nfcam4defst_line125_7795_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_0 = lambda_onfcam4cnrt_line122_1118_0;
      vector32 lambda_onfcam4cnrt_line121_3341_0 = lt16_vv(lambda_nfcam4defst_line125_6242_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3342_0 = and16_vv(lambda_onfcam4cnrt_line121_2993_0, lambda_onfcam4cnrt_line121_3341_0);
      vector32 lambda_onfcam4cnrt_line121_3343_0 = mux16_vv(lambda_onfcam4cnrt_line121_3342_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1158_0 = mux16_vv(lambda_onfcam4cnrt_line121_3342_0, lambda_nfcam4defst_line125_6242_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1159_0 = lambda_onfcam4cnrt_line113_1158_0;
      vector32 lambda_onfcam4cnrt_line121_3344_0 = lambda_onfcam4cnrt_line121_3343_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_0 = lambda_onfcam4cnrt_line121_3344_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_0 = lambda_onfcam4cnrt_line113_1159_0;
      vector32 lambda_onfcam4cnrt_line121_3352_0 = lambda_onfcam4cnrt_line121_3351_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_16 = lambda_onfcam4cnrt_line121_3352_0;
      vector32 lambda_nfcam4defst_line125_4858_0 = lambda_onfcam4cnrt_line121_1838_0;
      vector32 lambda_nfcam4defst_line125_6532_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4858_0);
      vector32 lambda_onfcam4cnrt_line121_2860_0 = lt16_vv(lambda_nfcam4defst_line125_4858_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2700_0 = gt16_vv(lambda_nfcam4defst_line125_4858_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2861_0 = and16_vv(lambda_onfcam4cnrt_line121_2700_0, lambda_onfcam4cnrt_line121_2860_0);
      vector32 lambda_onfcam4cnrt_line121_2862_0 = mux16_vv(lambda_onfcam4cnrt_line121_2861_0, ct8_171_0, ct8_163_0);
      vector32 lambda_nfcam4defst_line125_6533_0 = gt16_vv(lambda_nfcam4defst_line125_4858_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6534_0 = mux16_vv(lambda_nfcam4defst_line125_6533_0, ct8_163_0, lambda_nfcam4defst_line125_6532_0);
      vector32 lambda_nfcam4defst_line125_6827_0 = gt16_vv(lambda_nfcam4defst_line125_4858_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6828_0 = mux16_vv(lambda_nfcam4defst_line125_6827_0, lambda_nfcam4defst_line125_6534_0, lambda_nfcam4defst_line125_4858_0);
      vector32 lambda_nfcam4defst_line125_6831_0 = lt16_vv(lambda_nfcam4defst_line125_6828_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6829_0 = lt16_vv(lambda_nfcam4defst_line125_6828_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line113_966_0 = mux16_vv(lambda_onfcam4cnrt_line121_2861_0, lambda_nfcam4defst_line125_4858_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_967_0 = lambda_onfcam4cnrt_line113_966_0;
      vector32 lambda_onfcam4cnrt_line121_2863_0 = lambda_onfcam4cnrt_line121_2862_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_29 = lambda_onfcam4cnrt_line121_2863_0;
      vector32 lambda_nfcam4defst_line125_6830_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6828_0);
      vector32 lambda_nfcam4defst_line125_6832_0 = mux16_vv(lambda_nfcam4defst_line125_6831_0, ct8_163_0, lambda_nfcam4defst_line125_6830_0);
      vector32 lambda_nfcam4defst_line125_6833_0 = mux16_vv(lambda_nfcam4defst_line125_6829_0, lambda_nfcam4defst_line125_6832_0, lambda_nfcam4defst_line125_6828_0);
      vector32 lambda_onfcam4cnrt_line122_933_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_6833_0);
      vector32 lambda_onfcam4cnrt_line122_934_0 = lambda_onfcam4cnrt_line122_933_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_29 = lambda_onfcam4cnrt_line122_934_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_29 = lambda_onfcam4cnrt_line113_967_0;
      vector32 lambda_nfcam4defst_line125_7176_0 = gt16_vv(lambda_nfcam4defst_line125_6011_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7177_0 = mux16_vv(lambda_nfcam4defst_line125_7176_0, ct8_163_0, lambda_nfcam4defst_line125_7175_0);
      vector32 lambda_nfcam4defst_line125_7818_0 = mux16_vv(lambda_nfcam4defst_line125_7817_0, lambda_nfcam4defst_line125_7177_0, lambda_nfcam4defst_line125_6011_0);
      vector32 lambda_nfcam4defst_line125_7819_0 = lt16_vv(lambda_nfcam4defst_line125_7818_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7821_0 = lt16_vv(lambda_nfcam4defst_line125_7818_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7820_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7818_0);
      vector32 lambda_nfcam4defst_line125_7822_0 = mux16_vv(lambda_nfcam4defst_line125_7821_0, ct8_163_0, lambda_nfcam4defst_line125_7820_0);
      vector32 lambda_nfcam4defst_line125_7823_0 = mux16_vv(lambda_nfcam4defst_line125_7819_0, lambda_nfcam4defst_line125_7822_0, lambda_nfcam4defst_line125_7818_0);
      vector32 lambda_onfcam4cnrt_line122_1125_0 = mult16_vv(lambda_onfcam4cnrt_line122_0, lambda_nfcam4defst_line125_7823_0);
      vector32 lambda_onfcam4cnrt_line122_1126_0 = lambda_onfcam4cnrt_line122_1125_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_45 = lambda_onfcam4cnrt_line122_1126_0;
      vector32 lambda_nfcam4defst_line125_7515_0 = mux16_vv(lambda_nfcam4defst_line125_7511_0, lambda_nfcam4defst_line125_7514_0, lambda_nfcam4defst_line125_7510_0);
      vector32 lambda_onfcam4cnrt_line122_1040_0 = mult16_vv(lambda_onfcam4cnrt_line122_4_0, lambda_nfcam4defst_line125_7515_0);
      vector32 lambda_onfcam4cnrt_line122_1041_0 = lambda_onfcam4cnrt_line122_1040_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_38 = lambda_onfcam4cnrt_line122_1041_0;
      vector32 lambda_nfcam4defst_line125_7761_0 = gt16_vv(lambda_nfcam4defst_line125_6209_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7762_0 = mux16_vv(lambda_nfcam4defst_line125_7761_0, lambda_nfcam4defst_line125_7153_0, lambda_nfcam4defst_line125_6209_0);
      vector32 lambda_nfcam4defst_line125_7763_0 = lt16_vv(lambda_nfcam4defst_line125_7762_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7765_0 = lt16_vv(lambda_nfcam4defst_line125_7762_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7764_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7762_0);
      vector32 lambda_nfcam4defst_line125_7766_0 = mux16_vv(lambda_nfcam4defst_line125_7765_0, ct8_163_0, lambda_nfcam4defst_line125_7764_0);
      vector32 lambda_nfcam4defst_line125_7767_0 = mux16_vv(lambda_nfcam4defst_line125_7763_0, lambda_nfcam4defst_line125_7766_0, lambda_nfcam4defst_line125_7762_0);
      vector32 lambda_onfcam4cnrt_line122_1110_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_7767_0);
      vector32 lambda_onfcam4cnrt_line122_1111_0 = lambda_onfcam4cnrt_line122_1110_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_43 = lambda_onfcam4cnrt_line122_1111_0;
      vector32 lambda_onfcam4cnrt_line121_3299_0 = mux16_vv(lambda_onfcam4cnrt_line121_3298_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3300_0 = lambda_onfcam4cnrt_line121_3299_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_30 = lambda_onfcam4cnrt_line121_3300_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_31 = lambda_onfcam4cnrt_line113_996_0;
      vector32 lambda_nfcam4defst_line125_7739_0 = mux16_vv(lambda_nfcam4defst_line125_7735_0, lambda_nfcam4defst_line125_7738_0, lambda_nfcam4defst_line125_7734_0);
      vector32 lambda_onfcam4cnrt_line122_1103_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_7739_0);
      vector32 lambda_onfcam4cnrt_line122_1104_0 = lambda_onfcam4cnrt_line122_1103_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_9 = lambda_onfcam4cnrt_line122_1104_0;
      vector32 lambda_nfcam4defst_line125_7591_0 = mux16_vv(lambda_nfcam4defst_line125_7590_0, ct8_163_0, lambda_nfcam4defst_line125_7589_0);
      vector32 lambda_nfcam4defst_line125_7592_0 = mux16_vv(lambda_nfcam4defst_line125_7588_0, lambda_nfcam4defst_line125_7591_0, lambda_nfcam4defst_line125_7587_0);
      vector32 lambda_onfcam4cnrt_line122_1063_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_7592_0);
      vector32 lambda_onfcam4cnrt_line122_1064_0 = lambda_onfcam4cnrt_line122_1063_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_34 = lambda_onfcam4cnrt_line122_1064_0;
      vector32 lambda_onfcam4cnrt_line121_2687_0 = gt16_vv(lambda_nfcam4defst_line125_4813_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2809_0 = and16_vv(lambda_onfcam4cnrt_line121_2687_0, lambda_onfcam4cnrt_line121_2808_0);
      vector32 lambda_onfcam4cnrt_line121_2810_0 = mux16_vv(lambda_onfcam4cnrt_line121_2809_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2811_0 = lambda_onfcam4cnrt_line121_2810_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_36 = lambda_onfcam4cnrt_line121_2811_0;
      vector32 lambda_onfcam4cnrt_line113_940_0 = mux16_vv(lambda_onfcam4cnrt_line121_2809_0, lambda_nfcam4defst_line125_4813_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_941_0 = lambda_onfcam4cnrt_line113_940_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_36 = lambda_onfcam4cnrt_line113_941_0;
      vector32 lambda_onfcam4cnrt_line121_2712_0 = lt16_vv(lambda_nfcam4defst_line125_4798_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2713_0 = and16_vv(lambda_onfcam4cnrt_line121_2663_0, lambda_onfcam4cnrt_line121_2712_0);
      vector32 lambda_onfcam4cnrt_line121_2714_0 = mux16_vv(lambda_onfcam4cnrt_line121_2713_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_892_0 = mux16_vv(lambda_onfcam4cnrt_line121_2713_0, lambda_nfcam4defst_line125_4798_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_893_0 = lambda_onfcam4cnrt_line113_892_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_8 = lambda_onfcam4cnrt_line113_893_0;
      vector32 lambda_onfcam4cnrt_line121_2715_0 = lambda_onfcam4cnrt_line121_2714_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_8 = lambda_onfcam4cnrt_line121_2715_0;
      vector32 lambda_nfcam4defst_line125_4843_0 = lambda_onfcam4cnrt_line121_1823_0;
      vector32 lambda_nfcam4defst_line125_6472_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4843_0);
      vector32 lambda_onfcam4cnrt_line121_2680_0 = gt16_vv(lambda_nfcam4defst_line125_4843_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6473_0 = gt16_vv(lambda_nfcam4defst_line125_4843_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6687_0 = gt16_vv(lambda_nfcam4defst_line125_4843_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6474_0 = mux16_vv(lambda_nfcam4defst_line125_6473_0, ct8_163_0, lambda_nfcam4defst_line125_6472_0);
      vector32 lambda_nfcam4defst_line125_6688_0 = mux16_vv(lambda_nfcam4defst_line125_6687_0, lambda_nfcam4defst_line125_6474_0, lambda_nfcam4defst_line125_4843_0);
      vector32 lambda_nfcam4defst_line125_6689_0 = lt16_vv(lambda_nfcam4defst_line125_6688_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6691_0 = lt16_vv(lambda_nfcam4defst_line125_6688_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_onfcam4cnrt_line121_2780_0 = lt16_vv(lambda_nfcam4defst_line125_4843_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2781_0 = and16_vv(lambda_onfcam4cnrt_line121_2680_0, lambda_onfcam4cnrt_line121_2780_0);
      vector32 lambda_onfcam4cnrt_line121_2782_0 = mux16_vv(lambda_onfcam4cnrt_line121_2781_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_926_0 = mux16_vv(lambda_onfcam4cnrt_line121_2781_0, lambda_nfcam4defst_line125_4843_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_927_0 = lambda_onfcam4cnrt_line113_926_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_10 = lambda_onfcam4cnrt_line113_927_0;
      // add lambda_onfcam4cnrt_line113_990_0 <= (lambda_onfcam4cnrt_line113_990_pack_48 , lambda_onfcam4cnrt_line113_990_pack_47 , lambda_onfcam4cnrt_line113_990_pack_46 , lambda_onfcam4cnrt_line113_990_pack_45 , lambda_onfcam4cnrt_line113_990_pack_44 , lambda_onfcam4cnrt_line113_990_pack_43 , lambda_onfcam4cnrt_line113_990_pack_42 , lambda_onfcam4cnrt_line113_990_pack_41 , lambda_onfcam4cnrt_line113_990_pack_40 , lambda_onfcam4cnrt_line113_990_pack_39 , lambda_onfcam4cnrt_line113_990_pack_38 , lambda_onfcam4cnrt_line113_990_pack_37 , lambda_onfcam4cnrt_line113_990_pack_36 , lambda_onfcam4cnrt_line113_990_pack_35 , lambda_onfcam4cnrt_line113_990_pack_34 , lambda_onfcam4cnrt_line113_990_pack_33 , lambda_onfcam4cnrt_line113_990_pack_32 , lambda_onfcam4cnrt_line113_990_pack_31 , lambda_onfcam4cnrt_line113_990_pack_30 , lambda_onfcam4cnrt_line113_990_pack_29 , lambda_onfcam4cnrt_line113_990_pack_28 , lambda_onfcam4cnrt_line113_990_pack_27 , lambda_onfcam4cnrt_line113_990_pack_26 , lambda_onfcam4cnrt_line113_990_pack_25 , lambda_onfcam4cnrt_line113_990_pack_24 , lambda_onfcam4cnrt_line113_990_pack_23 , lambda_onfcam4cnrt_line113_990_pack_22 , lambda_onfcam4cnrt_line113_990_pack_21 , lambda_onfcam4cnrt_line113_990_pack_20 , lambda_onfcam4cnrt_line113_990_pack_19 , lambda_onfcam4cnrt_line113_990_pack_18 , lambda_onfcam4cnrt_line113_990_pack_17 , lambda_onfcam4cnrt_line113_990_pack_16 , lambda_onfcam4cnrt_line113_990_pack_15 , lambda_onfcam4cnrt_line113_990_pack_14 , lambda_onfcam4cnrt_line113_990_pack_13 , lambda_onfcam4cnrt_line113_990_pack_12 , lambda_onfcam4cnrt_line113_990_pack_11 , lambda_onfcam4cnrt_line113_990_pack_10 , lambda_onfcam4cnrt_line113_990_pack_9 , lambda_onfcam4cnrt_line113_990_pack_8 , lambda_onfcam4cnrt_line113_990_pack_7 , lambda_onfcam4cnrt_line113_990_pack_6 , lambda_onfcam4cnrt_line113_990_pack_5 , lambda_onfcam4cnrt_line113_990_pack_4 , lambda_onfcam4cnrt_line113_990_pack_3 , lambda_onfcam4cnrt_line113_990_pack_2 , lambda_onfcam4cnrt_line113_990_pack_1 , lambda_onfcam4cnrt_line113_990_pack_0)
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_1 = add16_vv(lambda_onfcam4cnrt_line113_990_pack_48, lambda_onfcam4cnrt_line113_990_pack_47);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_2 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_1, lambda_onfcam4cnrt_line113_990_pack_46);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_3 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_2, lambda_onfcam4cnrt_line113_990_pack_45);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_4 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_3, lambda_onfcam4cnrt_line113_990_pack_44);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_5 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_4, lambda_onfcam4cnrt_line113_990_pack_43);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_6 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_5, lambda_onfcam4cnrt_line113_990_pack_42);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_7 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_6, lambda_onfcam4cnrt_line113_990_pack_41);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_8 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_7, lambda_onfcam4cnrt_line113_990_pack_40);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_9 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_8, lambda_onfcam4cnrt_line113_990_pack_39);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_10 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_9, lambda_onfcam4cnrt_line113_990_pack_38);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_11 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_10, lambda_onfcam4cnrt_line113_990_pack_37);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_12 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_11, lambda_onfcam4cnrt_line113_990_pack_36);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_13 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_12, lambda_onfcam4cnrt_line113_990_pack_35);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_14 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_13, lambda_onfcam4cnrt_line113_990_pack_34);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_15 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_14, lambda_onfcam4cnrt_line113_990_pack_33);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_16 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_15, lambda_onfcam4cnrt_line113_990_pack_32);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_17 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_16, lambda_onfcam4cnrt_line113_990_pack_31);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_18 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_17, lambda_onfcam4cnrt_line113_990_pack_30);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_19 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_18, lambda_onfcam4cnrt_line113_990_pack_29);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_20 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_19, lambda_onfcam4cnrt_line113_990_pack_28);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_21 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_20, lambda_onfcam4cnrt_line113_990_pack_27);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_22 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_21, lambda_onfcam4cnrt_line113_990_pack_26);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_23 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_22, lambda_onfcam4cnrt_line113_990_pack_25);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_24 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_23, lambda_onfcam4cnrt_line113_990_pack_24);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_25 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_24, lambda_onfcam4cnrt_line113_990_pack_23);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_26 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_25, lambda_onfcam4cnrt_line113_990_pack_22);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_27 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_26, lambda_onfcam4cnrt_line113_990_pack_21);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_28 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_27, lambda_onfcam4cnrt_line113_990_pack_20);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_29 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_28, lambda_onfcam4cnrt_line113_990_pack_19);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_30 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_29, lambda_onfcam4cnrt_line113_990_pack_18);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_31 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_30, lambda_onfcam4cnrt_line113_990_pack_17);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_32 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_31, lambda_onfcam4cnrt_line113_990_pack_16);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_33 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_32, lambda_onfcam4cnrt_line113_990_pack_15);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_34 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_33, lambda_onfcam4cnrt_line113_990_pack_14);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_35 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_34, lambda_onfcam4cnrt_line113_990_pack_13);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_36 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_35, lambda_onfcam4cnrt_line113_990_pack_12);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_37 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_36, lambda_onfcam4cnrt_line113_990_pack_11);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_38 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_37, lambda_onfcam4cnrt_line113_990_pack_10);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_39 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_38, lambda_onfcam4cnrt_line113_990_pack_9);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_40 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_39, lambda_onfcam4cnrt_line113_990_pack_8);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_41 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_40, lambda_onfcam4cnrt_line113_990_pack_7);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_42 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_41, lambda_onfcam4cnrt_line113_990_pack_6);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_43 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_42, lambda_onfcam4cnrt_line113_990_pack_5);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_44 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_43, lambda_onfcam4cnrt_line113_990_pack_4);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_45 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_44, lambda_onfcam4cnrt_line113_990_pack_3);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_46 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_45, lambda_onfcam4cnrt_line113_990_pack_2);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_47 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_46, lambda_onfcam4cnrt_line113_990_pack_1);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_48 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_47, lambda_onfcam4cnrt_line113_990_pack_0);
      vector32 lambda_onfcam4cnrt_line113_990_0 = lambda_onfcam4cnrt_line113_990_0_cotmp_48;

      vector32 lambda_onfcam4cnrt_line139_143_0 = lambda_onfcam4cnrt_line113_990_0;
      vector32 lambda_onfcam4cnrt_line121_2783_0 = lambda_onfcam4cnrt_line121_2782_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_10 = lambda_onfcam4cnrt_line121_2783_0;
      // add lambda_onfcam4cnrt_line121_2908_0 <= (lambda_onfcam4cnrt_line121_2908_pack_48 , lambda_onfcam4cnrt_line121_2908_pack_47 , lambda_onfcam4cnrt_line121_2908_pack_46 , lambda_onfcam4cnrt_line121_2908_pack_45 , lambda_onfcam4cnrt_line121_2908_pack_44 , lambda_onfcam4cnrt_line121_2908_pack_43 , lambda_onfcam4cnrt_line121_2908_pack_42 , lambda_onfcam4cnrt_line121_2908_pack_41 , lambda_onfcam4cnrt_line121_2908_pack_40 , lambda_onfcam4cnrt_line121_2908_pack_39 , lambda_onfcam4cnrt_line121_2908_pack_38 , lambda_onfcam4cnrt_line121_2908_pack_37 , lambda_onfcam4cnrt_line121_2908_pack_36 , lambda_onfcam4cnrt_line121_2908_pack_35 , lambda_onfcam4cnrt_line121_2908_pack_34 , lambda_onfcam4cnrt_line121_2908_pack_33 , lambda_onfcam4cnrt_line121_2908_pack_32 , lambda_onfcam4cnrt_line121_2908_pack_31 , lambda_onfcam4cnrt_line121_2908_pack_30 , lambda_onfcam4cnrt_line121_2908_pack_29 , lambda_onfcam4cnrt_line121_2908_pack_28 , lambda_onfcam4cnrt_line121_2908_pack_27 , lambda_onfcam4cnrt_line121_2908_pack_26 , lambda_onfcam4cnrt_line121_2908_pack_25 , lambda_onfcam4cnrt_line121_2908_pack_24 , lambda_onfcam4cnrt_line121_2908_pack_23 , lambda_onfcam4cnrt_line121_2908_pack_22 , lambda_onfcam4cnrt_line121_2908_pack_21 , lambda_onfcam4cnrt_line121_2908_pack_20 , lambda_onfcam4cnrt_line121_2908_pack_19 , lambda_onfcam4cnrt_line121_2908_pack_18 , lambda_onfcam4cnrt_line121_2908_pack_17 , lambda_onfcam4cnrt_line121_2908_pack_16 , lambda_onfcam4cnrt_line121_2908_pack_15 , lambda_onfcam4cnrt_line121_2908_pack_14 , lambda_onfcam4cnrt_line121_2908_pack_13 , lambda_onfcam4cnrt_line121_2908_pack_12 , lambda_onfcam4cnrt_line121_2908_pack_11 , lambda_onfcam4cnrt_line121_2908_pack_10 , lambda_onfcam4cnrt_line121_2908_pack_9 , lambda_onfcam4cnrt_line121_2908_pack_8 , lambda_onfcam4cnrt_line121_2908_pack_7 , lambda_onfcam4cnrt_line121_2908_pack_6 , lambda_onfcam4cnrt_line121_2908_pack_5 , lambda_onfcam4cnrt_line121_2908_pack_4 , lambda_onfcam4cnrt_line121_2908_pack_3 , lambda_onfcam4cnrt_line121_2908_pack_2 , lambda_onfcam4cnrt_line121_2908_pack_1 , lambda_onfcam4cnrt_line121_2908_pack_0)
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_1 = add16_vv(lambda_onfcam4cnrt_line121_2908_pack_48, lambda_onfcam4cnrt_line121_2908_pack_47);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_2 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_1, lambda_onfcam4cnrt_line121_2908_pack_46);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_3 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_2, lambda_onfcam4cnrt_line121_2908_pack_45);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_4 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_3, lambda_onfcam4cnrt_line121_2908_pack_44);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_5 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_4, lambda_onfcam4cnrt_line121_2908_pack_43);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_6 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_5, lambda_onfcam4cnrt_line121_2908_pack_42);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_7 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_6, lambda_onfcam4cnrt_line121_2908_pack_41);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_8 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_7, lambda_onfcam4cnrt_line121_2908_pack_40);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_9 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_8, lambda_onfcam4cnrt_line121_2908_pack_39);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_10 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_9, lambda_onfcam4cnrt_line121_2908_pack_38);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_11 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_10, lambda_onfcam4cnrt_line121_2908_pack_37);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_12 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_11, lambda_onfcam4cnrt_line121_2908_pack_36);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_13 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_12, lambda_onfcam4cnrt_line121_2908_pack_35);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_14 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_13, lambda_onfcam4cnrt_line121_2908_pack_34);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_15 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_14, lambda_onfcam4cnrt_line121_2908_pack_33);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_16 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_15, lambda_onfcam4cnrt_line121_2908_pack_32);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_17 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_16, lambda_onfcam4cnrt_line121_2908_pack_31);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_18 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_17, lambda_onfcam4cnrt_line121_2908_pack_30);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_19 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_18, lambda_onfcam4cnrt_line121_2908_pack_29);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_20 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_19, lambda_onfcam4cnrt_line121_2908_pack_28);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_21 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_20, lambda_onfcam4cnrt_line121_2908_pack_27);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_22 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_21, lambda_onfcam4cnrt_line121_2908_pack_26);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_23 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_22, lambda_onfcam4cnrt_line121_2908_pack_25);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_24 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_23, lambda_onfcam4cnrt_line121_2908_pack_24);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_25 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_24, lambda_onfcam4cnrt_line121_2908_pack_23);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_26 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_25, lambda_onfcam4cnrt_line121_2908_pack_22);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_27 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_26, lambda_onfcam4cnrt_line121_2908_pack_21);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_28 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_27, lambda_onfcam4cnrt_line121_2908_pack_20);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_29 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_28, lambda_onfcam4cnrt_line121_2908_pack_19);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_30 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_29, lambda_onfcam4cnrt_line121_2908_pack_18);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_31 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_30, lambda_onfcam4cnrt_line121_2908_pack_17);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_32 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_31, lambda_onfcam4cnrt_line121_2908_pack_16);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_33 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_32, lambda_onfcam4cnrt_line121_2908_pack_15);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_34 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_33, lambda_onfcam4cnrt_line121_2908_pack_14);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_35 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_34, lambda_onfcam4cnrt_line121_2908_pack_13);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_36 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_35, lambda_onfcam4cnrt_line121_2908_pack_12);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_37 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_36, lambda_onfcam4cnrt_line121_2908_pack_11);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_38 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_37, lambda_onfcam4cnrt_line121_2908_pack_10);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_39 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_38, lambda_onfcam4cnrt_line121_2908_pack_9);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_40 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_39, lambda_onfcam4cnrt_line121_2908_pack_8);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_41 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_40, lambda_onfcam4cnrt_line121_2908_pack_7);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_42 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_41, lambda_onfcam4cnrt_line121_2908_pack_6);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_43 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_42, lambda_onfcam4cnrt_line121_2908_pack_5);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_44 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_43, lambda_onfcam4cnrt_line121_2908_pack_4);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_45 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_44, lambda_onfcam4cnrt_line121_2908_pack_3);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_46 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_45, lambda_onfcam4cnrt_line121_2908_pack_2);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_47 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_46, lambda_onfcam4cnrt_line121_2908_pack_1);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_48 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_47, lambda_onfcam4cnrt_line121_2908_pack_0);
      vector32 lambda_onfcam4cnrt_line121_2908_0 = lambda_onfcam4cnrt_line121_2908_0_cotmp_48;

      vector32 lambda_onfcam4cnrt_line139_138_0 = lambda_onfcam4cnrt_line121_2908_0;
      vector32 lambda_onfcam4cnrt_line139_140_0 = rshift16_vv(lambda_onfcam4cnrt_line139_138_0, ct8_171_0);
      vector32 lambda_onfcam4cnrt_line139_141_0 = eq16_vv(lambda_onfcam4cnrt_line139_138_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line139_142_0 = mux16_vv(lambda_onfcam4cnrt_line139_141_0, ct8_171_0, lambda_onfcam4cnrt_line139_138_0);
      vector32 lambda_onfcam4cnrt_line139_144_0 = add16_vv(lambda_onfcam4cnrt_line139_143_0, lambda_onfcam4cnrt_line139_140_0);
      vector32 lambda_onfcam4cnrt_line139_139_0 = ne16_vv(lambda_onfcam4cnrt_line139_138_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line139_145_0 = div16_vv(lambda_onfcam4cnrt_line139_144_0, lambda_onfcam4cnrt_line139_142_0);
      vector32 lambda_onfcam4cnrt_line139_146_0 = mux16_vv(lambda_onfcam4cnrt_line139_139_0, lambda_onfcam4cnrt_line139_145_0, ct8_163_0);
      vector32 lambda_nfcam4defst_line125_6690_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6688_0);
      vector32 lambda_nfcam4defst_line125_6692_0 = mux16_vv(lambda_nfcam4defst_line125_6691_0, ct8_163_0, lambda_nfcam4defst_line125_6690_0);
      vector32 lambda_nfcam4defst_line125_6693_0 = mux16_vv(lambda_nfcam4defst_line125_6689_0, lambda_nfcam4defst_line125_6692_0, lambda_nfcam4defst_line125_6688_0);
      vector32 lambda_onfcam4cnrt_line122_895_0 = mult16_vv(lambda_onfcam4cnrt_line122_4_0, lambda_nfcam4defst_line125_6693_0);
      vector32 lambda_onfcam4cnrt_line122_896_0 = lambda_onfcam4cnrt_line122_895_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_10 = lambda_onfcam4cnrt_line122_896_0;
      vector32 lambda_onfcam4cnrt_line121_1798_0 = sub16_vv(cnr_378_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_4818_0 = lambda_onfcam4cnrt_line121_1798_0;
      vector32 lambda_nfcam4defst_line125_7873_0 = gt16_vv(lambda_nfcam4defst_line125_4818_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3005_0 = gt16_vv(lambda_nfcam4defst_line125_4818_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3389_0 = lt16_vv(lambda_nfcam4defst_line125_4818_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7200_0 = gt16_vv(lambda_nfcam4defst_line125_4818_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7199_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4818_0);
      vector32 lambda_nfcam4defst_line125_7201_0 = mux16_vv(lambda_nfcam4defst_line125_7200_0, ct8_163_0, lambda_nfcam4defst_line125_7199_0);
      vector32 lambda_nfcam4defst_line125_7874_0 = mux16_vv(lambda_nfcam4defst_line125_7873_0, lambda_nfcam4defst_line125_7201_0, lambda_nfcam4defst_line125_4818_0);
      vector32 lambda_nfcam4defst_line125_7876_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7874_0);
      vector32 lambda_onfcam4cnrt_line121_3390_0 = and16_vv(lambda_onfcam4cnrt_line121_3005_0, lambda_onfcam4cnrt_line121_3389_0);
      vector32 lambda_onfcam4cnrt_line113_1182_0 = mux16_vv(lambda_onfcam4cnrt_line121_3390_0, lambda_nfcam4defst_line125_4818_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1183_0 = lambda_onfcam4cnrt_line113_1182_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_15 = lambda_onfcam4cnrt_line113_1183_0;
      vector32 lambda_onfcam4cnrt_line121_3391_0 = mux16_vv(lambda_onfcam4cnrt_line121_3390_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3392_0 = lambda_onfcam4cnrt_line121_3391_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_15 = lambda_onfcam4cnrt_line121_3392_0;
      vector32 lambda_nfcam4defst_line125_7877_0 = lt16_vv(lambda_nfcam4defst_line125_7874_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7878_0 = mux16_vv(lambda_nfcam4defst_line125_7877_0, ct8_163_0, lambda_nfcam4defst_line125_7876_0);
      vector32 lambda_nfcam4defst_line125_7875_0 = lt16_vv(lambda_nfcam4defst_line125_7874_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7879_0 = mux16_vv(lambda_nfcam4defst_line125_7875_0, lambda_nfcam4defst_line125_7878_0, lambda_nfcam4defst_line125_7874_0);
      vector32 lambda_onfcam4cnrt_line122_1141_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_7879_0);
      vector32 lambda_onfcam4cnrt_line122_1142_0 = lambda_onfcam4cnrt_line122_1141_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_15 = lambda_onfcam4cnrt_line122_1142_0;
      vector32 lambda_nfcam4defst_line125_7342_0 = mux16_vv(lambda_nfcam4defst_line125_7341_0, lambda_nfcam4defst_line125_6973_0, lambda_nfcam4defst_line125_5967_0);
      vector32 lambda_nfcam4defst_line125_7344_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7342_0);
      vector32 lambda_nfcam4defst_line125_7343_0 = lt16_vv(lambda_nfcam4defst_line125_7342_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7345_0 = lt16_vv(lambda_nfcam4defst_line125_7342_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7346_0 = mux16_vv(lambda_nfcam4defst_line125_7345_0, ct8_163_0, lambda_nfcam4defst_line125_7344_0);
      vector32 lambda_nfcam4defst_line125_7347_0 = mux16_vv(lambda_nfcam4defst_line125_7343_0, lambda_nfcam4defst_line125_7346_0, lambda_nfcam4defst_line125_7342_0);
      vector32 lambda_onfcam4cnrt_line122_994_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_7347_0);
      vector32 lambda_onfcam4cnrt_line122_995_0 = lambda_onfcam4cnrt_line122_994_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_1 = lambda_onfcam4cnrt_line122_995_0;
      vector32 lambda_nfcam4defst_line125_6198_0 = lambda_onfcam4cnrt_line121_2539_0;
      vector32 lambda_nfcam4defst_line125_7005_0 = gt16_vv(lambda_nfcam4defst_line125_6198_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7418_0 = gt16_vv(lambda_nfcam4defst_line125_6198_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7004_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6198_0);
      vector32 lambda_nfcam4defst_line125_7006_0 = mux16_vv(lambda_nfcam4defst_line125_7005_0, ct8_163_0, lambda_nfcam4defst_line125_7004_0);
      vector32 lambda_nfcam4defst_line125_7419_0 = mux16_vv(lambda_nfcam4defst_line125_7418_0, lambda_nfcam4defst_line125_7006_0, lambda_nfcam4defst_line125_6198_0);
      vector32 lambda_nfcam4defst_line125_7422_0 = lt16_vv(lambda_nfcam4defst_line125_7419_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7420_0 = lt16_vv(lambda_nfcam4defst_line125_7419_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3128_0 = lt16_vv(lambda_nfcam4defst_line125_6198_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_2940_0 = gt16_vv(lambda_nfcam4defst_line125_6198_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3129_0 = and16_vv(lambda_onfcam4cnrt_line121_2940_0, lambda_onfcam4cnrt_line121_3128_0);
      vector32 lambda_onfcam4cnrt_line113_1051_0 = mux16_vv(lambda_onfcam4cnrt_line121_3129_0, lambda_nfcam4defst_line125_6198_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1052_0 = lambda_onfcam4cnrt_line113_1051_0;
      vector32 lambda_onfcam4cnrt_line121_3130_0 = mux16_vv(lambda_onfcam4cnrt_line121_3129_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3131_0 = lambda_onfcam4cnrt_line121_3130_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_43 = lambda_onfcam4cnrt_line121_3131_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_43 = lambda_onfcam4cnrt_line113_1052_0;
      vector32 lambda_nfcam4defst_line125_7421_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7419_0);
      vector32 lambda_nfcam4defst_line125_7423_0 = mux16_vv(lambda_nfcam4defst_line125_7422_0, ct8_163_0, lambda_nfcam4defst_line125_7421_0);
      vector32 lambda_nfcam4defst_line125_7424_0 = mux16_vv(lambda_nfcam4defst_line125_7420_0, lambda_nfcam4defst_line125_7423_0, lambda_nfcam4defst_line125_7419_0);
      vector32 lambda_onfcam4cnrt_line122_1015_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_7424_0);
      vector32 lambda_onfcam4cnrt_line122_1016_0 = lambda_onfcam4cnrt_line122_1015_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_43 = lambda_onfcam4cnrt_line122_1016_0;
      vector32 lambda_nfcam4defst_line125_7093_0 = mux16_vv(lambda_nfcam4defst_line125_7092_0, ct8_163_0, lambda_nfcam4defst_line125_7091_0);
      vector32 lambda_nfcam4defst_line125_7622_0 = mux16_vv(lambda_nfcam4defst_line125_7621_0, lambda_nfcam4defst_line125_7093_0, lambda_nfcam4defst_line125_5879_0);
      vector32 lambda_nfcam4defst_line125_7624_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7622_0);
      vector32 lambda_nfcam4defst_line125_7625_0 = lt16_vv(lambda_nfcam4defst_line125_7622_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7623_0 = lt16_vv(lambda_nfcam4defst_line125_7622_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7626_0 = mux16_vv(lambda_nfcam4defst_line125_7625_0, ct8_163_0, lambda_nfcam4defst_line125_7624_0);
      vector32 lambda_nfcam4defst_line125_7613_0 = mux16_vv(lambda_nfcam4defst_line125_7609_0, lambda_nfcam4defst_line125_7612_0, lambda_nfcam4defst_line125_7608_0);
      vector32 lambda_onfcam4cnrt_line122_1068_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_7613_0);
      vector32 lambda_onfcam4cnrt_line122_1069_0 = lambda_onfcam4cnrt_line122_1068_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_13 = lambda_onfcam4cnrt_line122_1069_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_7 = lambda_onfcam4cnrt_line121_3067_0;
      vector32 lambda_onfcam4cnrt_line121_1806_0 = sub16_vv(cnr_386_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_4826_0 = lambda_onfcam4cnrt_line121_1806_0;
      vector32 lambda_onfcam4cnrt_line121_3196_0 = lt16_vv(lambda_nfcam4defst_line125_4826_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_2957_0 = gt16_vv(lambda_nfcam4defst_line125_4826_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3197_0 = and16_vv(lambda_onfcam4cnrt_line121_2957_0, lambda_onfcam4cnrt_line121_3196_0);
      vector32 lambda_onfcam4cnrt_line121_3198_0 = mux16_vv(lambda_onfcam4cnrt_line121_3197_0, ct8_171_0, ct8_163_0);
      vector32 lambda_nfcam4defst_line125_7537_0 = gt16_vv(lambda_nfcam4defst_line125_4826_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7056_0 = gt16_vv(lambda_nfcam4defst_line125_4826_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_onfcam4cnrt_line121_3199_0 = lambda_onfcam4cnrt_line121_3198_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_40 = lambda_onfcam4cnrt_line121_3199_0;
      vector32 lambda_nfcam4defst_line125_7055_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4826_0);
      vector32 lambda_onfcam4cnrt_line113_1085_0 = mux16_vv(lambda_onfcam4cnrt_line121_3197_0, lambda_nfcam4defst_line125_4826_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1086_0 = lambda_onfcam4cnrt_line113_1085_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_40 = lambda_onfcam4cnrt_line113_1086_0;
      vector32 lambda_nfcam4defst_line125_7057_0 = mux16_vv(lambda_nfcam4defst_line125_7056_0, ct8_163_0, lambda_nfcam4defst_line125_7055_0);
      vector32 lambda_nfcam4defst_line125_7538_0 = mux16_vv(lambda_nfcam4defst_line125_7537_0, lambda_nfcam4defst_line125_7057_0, lambda_nfcam4defst_line125_4826_0);
      vector32 lambda_nfcam4defst_line125_7540_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7538_0);
      vector32 lambda_nfcam4defst_line125_7541_0 = lt16_vv(lambda_nfcam4defst_line125_7538_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7542_0 = mux16_vv(lambda_nfcam4defst_line125_7541_0, ct8_163_0, lambda_nfcam4defst_line125_7540_0);
      vector32 lambda_nfcam4defst_line125_7539_0 = lt16_vv(lambda_nfcam4defst_line125_7538_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7543_0 = mux16_vv(lambda_nfcam4defst_line125_7539_0, lambda_nfcam4defst_line125_7542_0, lambda_nfcam4defst_line125_7538_0);
      vector32 lambda_onfcam4cnrt_line122_1048_0 = mult16_vv(calcXtk_194_0, lambda_nfcam4defst_line125_7543_0);
      vector32 lambda_onfcam4cnrt_line122_1049_0 = lambda_onfcam4cnrt_line122_1048_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_40 = lambda_onfcam4cnrt_line122_1049_0;
      vector32 lambda_onfcam4cnrt_line113_1167_0 = lambda_onfcam4cnrt_line113_1166_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_45 = lambda_onfcam4cnrt_line113_1167_0;
      vector32 lambda_nfcam4defst_line125_7170_0 = gt16_vv(lambda_nfcam4defst_line125_4821_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7171_0 = mux16_vv(lambda_nfcam4defst_line125_7170_0, ct8_163_0, lambda_nfcam4defst_line125_7169_0);
      vector32 lambda_nfcam4defst_line125_7804_0 = mux16_vv(lambda_nfcam4defst_line125_7803_0, lambda_nfcam4defst_line125_7171_0, lambda_nfcam4defst_line125_4821_0);
      vector32 lambda_nfcam4defst_line125_7805_0 = lt16_vv(lambda_nfcam4defst_line125_7804_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7807_0 = lt16_vv(lambda_nfcam4defst_line125_7804_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7806_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7804_0);
      vector32 lambda_nfcam4defst_line125_7808_0 = mux16_vv(lambda_nfcam4defst_line125_7807_0, ct8_163_0, lambda_nfcam4defst_line125_7806_0);
      vector32 lambda_nfcam4defst_line125_7809_0 = mux16_vv(lambda_nfcam4defst_line125_7805_0, lambda_nfcam4defst_line125_7808_0, lambda_nfcam4defst_line125_7804_0);
      vector32 lambda_onfcam4cnrt_line122_1121_0 = mult16_vv(lambda_onfcam4cnrt_line122_31_0, lambda_nfcam4defst_line125_7809_0);
      vector32 lambda_onfcam4cnrt_line122_1122_0 = lambda_onfcam4cnrt_line122_1121_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_16 = lambda_onfcam4cnrt_line122_1122_0;
      vector32 lambda_onfcam4cnrt_line121_3254_0 = and16_vv(lambda_onfcam4cnrt_line121_2971_0, lambda_onfcam4cnrt_line121_3253_0);
      vector32 lambda_onfcam4cnrt_line121_3255_0 = mux16_vv(lambda_onfcam4cnrt_line121_3254_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1114_0 = mux16_vv(lambda_onfcam4cnrt_line121_3254_0, lambda_nfcam4defst_line125_5912_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1115_0 = lambda_onfcam4cnrt_line113_1114_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_3 = lambda_onfcam4cnrt_line113_1115_0;
      vector32 lambda_onfcam4cnrt_line121_3256_0 = lambda_onfcam4cnrt_line121_3255_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_3 = lambda_onfcam4cnrt_line121_3256_0;
      vector32 lambda_onfcam4cnrt_line113_1164_0 = mux16_vv(lambda_onfcam4cnrt_line121_3354_0, lambda_nfcam4defst_line125_4860_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1165_0 = lambda_onfcam4cnrt_line113_1164_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_29 = lambda_onfcam4cnrt_line113_1165_0;
      vector32 lambda_nfcam4defst_line125_7013_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4802_0);
      vector32 lambda_nfcam4defst_line125_7015_0 = mux16_vv(lambda_nfcam4defst_line125_7014_0, ct8_163_0, lambda_nfcam4defst_line125_7013_0);
      vector32 lambda_nfcam4defst_line125_7440_0 = mux16_vv(lambda_nfcam4defst_line125_7439_0, lambda_nfcam4defst_line125_7015_0, lambda_nfcam4defst_line125_4802_0);
      vector32 lambda_nfcam4defst_line125_7443_0 = lt16_vv(lambda_nfcam4defst_line125_7440_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7441_0 = lt16_vv(lambda_nfcam4defst_line125_7440_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7442_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7440_0);
      vector32 lambda_nfcam4defst_line125_7444_0 = mux16_vv(lambda_nfcam4defst_line125_7443_0, ct8_163_0, lambda_nfcam4defst_line125_7442_0);
      vector32 lambda_nfcam4defst_line125_7445_0 = mux16_vv(lambda_nfcam4defst_line125_7441_0, lambda_nfcam4defst_line125_7444_0, lambda_nfcam4defst_line125_7440_0);
      vector32 lambda_onfcam4cnrt_line122_1021_0 = mult16_vv(lambda_onfcam4cnrt_line122_31_0, lambda_nfcam4defst_line125_7445_0);
      vector32 lambda_onfcam4cnrt_line122_1022_0 = lambda_onfcam4cnrt_line122_1021_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_18 = lambda_onfcam4cnrt_line122_1022_0;
      vector32 lambda_nfcam4defst_line125_7720_0 = mux16_vv(lambda_nfcam4defst_line125_7719_0, lambda_nfcam4defst_line125_7135_0, lambda_nfcam4defst_line125_4815_0);
      vector32 lambda_nfcam4defst_line125_7721_0 = lt16_vv(lambda_nfcam4defst_line125_7720_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7722_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7720_0);
      vector32 lambda_nfcam4defst_line125_7723_0 = lt16_vv(lambda_nfcam4defst_line125_7720_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7724_0 = mux16_vv(lambda_nfcam4defst_line125_7723_0, ct8_163_0, lambda_nfcam4defst_line125_7722_0);
      vector32 lambda_nfcam4defst_line125_7725_0 = mux16_vv(lambda_nfcam4defst_line125_7721_0, lambda_nfcam4defst_line125_7724_0, lambda_nfcam4defst_line125_7720_0);
      vector32 lambda_onfcam4cnrt_line122_1099_0 = mult16_vv(calcXtk_194_0, lambda_nfcam4defst_line125_7725_0);
      vector32 lambda_onfcam4cnrt_line122_1100_0 = lambda_onfcam4cnrt_line122_1099_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_36 = lambda_onfcam4cnrt_line122_1100_0;
      vector32 lambda_nfcam4defst_line125_7109_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6374_0);
      vector32 lambda_nfcam4defst_line125_7111_0 = mux16_vv(lambda_nfcam4defst_line125_7110_0, ct8_163_0, lambda_nfcam4defst_line125_7109_0);
      vector32 lambda_nfcam4defst_line125_7664_0 = mux16_vv(lambda_nfcam4defst_line125_7663_0, lambda_nfcam4defst_line125_7111_0, lambda_nfcam4defst_line125_6374_0);
      vector32 lambda_nfcam4defst_line125_7665_0 = lt16_vv(lambda_nfcam4defst_line125_7664_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7667_0 = lt16_vv(lambda_nfcam4defst_line125_7664_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7666_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7664_0);
      vector32 lambda_nfcam4defst_line125_7668_0 = mux16_vv(lambda_nfcam4defst_line125_7667_0, ct8_163_0, lambda_nfcam4defst_line125_7666_0);
      vector32 lambda_nfcam4defst_line125_7669_0 = mux16_vv(lambda_nfcam4defst_line125_7665_0, lambda_nfcam4defst_line125_7668_0, lambda_nfcam4defst_line125_7664_0);
      vector32 lambda_onfcam4cnrt_line122_1084_0 = lambda_nfcam4defst_line125_7669_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_6 = lambda_onfcam4cnrt_line122_1084_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_10 = lambda_onfcam4cnrt_line122_991_0;
      vector32 lambda_nfcam4defst_line125_7547_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7545_0);
      vector32 lambda_nfcam4defst_line125_7549_0 = mux16_vv(lambda_nfcam4defst_line125_7548_0, ct8_163_0, lambda_nfcam4defst_line125_7547_0);
      vector32 lambda_nfcam4defst_line125_7550_0 = mux16_vv(lambda_nfcam4defst_line125_7546_0, lambda_nfcam4defst_line125_7549_0, lambda_nfcam4defst_line125_7545_0);
      vector32 lambda_onfcam4cnrt_line122_1050_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_7550_0);
      vector32 lambda_onfcam4cnrt_line122_1051_0 = lambda_onfcam4cnrt_line122_1050_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_41 = lambda_onfcam4cnrt_line122_1051_0;
      vector32 lambda_onfcam4cnrt_line121_3218_0 = and16_vv(lambda_onfcam4cnrt_line121_2962_0, lambda_onfcam4cnrt_line121_3217_0);
      vector32 lambda_onfcam4cnrt_line121_3219_0 = mux16_vv(lambda_onfcam4cnrt_line121_3218_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3220_0 = lambda_onfcam4cnrt_line121_3219_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_14 = lambda_onfcam4cnrt_line121_3220_0;
      vector32 lambda_onfcam4cnrt_line113_1096_0 = mux16_vv(lambda_onfcam4cnrt_line121_3218_0, lambda_nfcam4defst_line125_5681_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1097_0 = lambda_onfcam4cnrt_line113_1096_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_14 = lambda_onfcam4cnrt_line113_1097_0;
      vector32 lambda_onfcam4cnrt_line122_903_0 = mult16_vv(lambda_onfcam4cnrt_line122_4_0, lambda_nfcam4defst_line125_6721_0);
      vector32 lambda_onfcam4cnrt_line122_904_0 = lambda_onfcam4cnrt_line122_903_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_26 = lambda_onfcam4cnrt_line122_904_0;
      vector32 lambda_nfcam4defst_line125_6433_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_5692_0);
      vector32 lambda_nfcam4defst_line125_6435_0 = mux16_vv(lambda_nfcam4defst_line125_6434_0, ct8_163_0, lambda_nfcam4defst_line125_6433_0);
      vector32 lambda_nfcam4defst_line125_6597_0 = mux16_vv(lambda_nfcam4defst_line125_6596_0, lambda_nfcam4defst_line125_6435_0, lambda_nfcam4defst_line125_5692_0);
      vector32 lambda_nfcam4defst_line125_6598_0 = lt16_vv(lambda_nfcam4defst_line125_6597_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6600_0 = lt16_vv(lambda_nfcam4defst_line125_6597_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6599_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6597_0);
      vector32 lambda_nfcam4defst_line125_6601_0 = mux16_vv(lambda_nfcam4defst_line125_6600_0, ct8_163_0, lambda_nfcam4defst_line125_6599_0);
      vector32 lambda_nfcam4defst_line125_6602_0 = mux16_vv(lambda_nfcam4defst_line125_6598_0, lambda_nfcam4defst_line125_6601_0, lambda_nfcam4defst_line125_6597_0);
      vector32 lambda_onfcam4cnrt_line122_871_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_6602_0);
      vector32 lambda_onfcam4cnrt_line122_872_0 = lambda_onfcam4cnrt_line122_871_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_5 = lambda_onfcam4cnrt_line122_872_0;
      vector32 lambda_nfcam4defst_line125_7021_0 = mux16_vv(lambda_nfcam4defst_line125_7020_0, ct8_163_0, lambda_nfcam4defst_line125_7019_0);
      vector32 lambda_nfcam4defst_line125_7454_0 = mux16_vv(lambda_nfcam4defst_line125_7453_0, lambda_nfcam4defst_line125_7021_0, lambda_nfcam4defst_line125_6264_0);
      vector32 lambda_nfcam4defst_line125_7457_0 = lt16_vv(lambda_nfcam4defst_line125_7454_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7456_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7454_0);
      vector32 lambda_nfcam4defst_line125_7458_0 = mux16_vv(lambda_nfcam4defst_line125_7457_0, ct8_163_0, lambda_nfcam4defst_line125_7456_0);
      vector32 lambda_nfcam4defst_line125_7455_0 = lt16_vv(lambda_nfcam4defst_line125_7454_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7459_0 = mux16_vv(lambda_nfcam4defst_line125_7455_0, lambda_nfcam4defst_line125_7458_0, lambda_nfcam4defst_line125_7454_0);
      vector32 lambda_onfcam4cnrt_line122_1024_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_7459_0);
      vector32 lambda_onfcam4cnrt_line122_1025_0 = lambda_onfcam4cnrt_line122_1024_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_44 = lambda_onfcam4cnrt_line122_1025_0;
      vector32 lambda_nfcam4defst_line125_7030_0 = mux16_vv(lambda_nfcam4defst_line125_7029_0, ct8_163_0, lambda_nfcam4defst_line125_7028_0);
      vector32 lambda_nfcam4defst_line125_7475_0 = mux16_vv(lambda_nfcam4defst_line125_7474_0, lambda_nfcam4defst_line125_7030_0, lambda_nfcam4defst_line125_6000_0);
      vector32 lambda_nfcam4defst_line125_7477_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7475_0);
      vector32 lambda_nfcam4defst_line125_7478_0 = lt16_vv(lambda_nfcam4defst_line125_7475_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7476_0 = lt16_vv(lambda_nfcam4defst_line125_7475_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7479_0 = mux16_vv(lambda_nfcam4defst_line125_7478_0, ct8_163_0, lambda_nfcam4defst_line125_7477_0);
      vector32 lambda_nfcam4defst_line125_7480_0 = mux16_vv(lambda_nfcam4defst_line125_7476_0, lambda_nfcam4defst_line125_7479_0, lambda_nfcam4defst_line125_7475_0);
      vector32 lambda_onfcam4cnrt_line122_1030_0 = mult16_vv(lambda_onfcam4cnrt_line122_0, lambda_nfcam4defst_line125_7480_0);
      vector32 lambda_onfcam4cnrt_line122_1031_0 = lambda_onfcam4cnrt_line122_1030_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_45 = lambda_onfcam4cnrt_line122_1031_0;
      vector32 lambda_nfcam4defst_line125_7853_0 = mux16_vv(lambda_nfcam4defst_line125_7852_0, lambda_nfcam4defst_line125_7192_0, lambda_nfcam4defst_line125_5615_0);
      vector32 lambda_nfcam4defst_line125_7855_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7853_0);
      vector32 lambda_nfcam4defst_line125_7856_0 = lt16_vv(lambda_nfcam4defst_line125_7853_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7854_0 = lt16_vv(lambda_nfcam4defst_line125_7853_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7857_0 = mux16_vv(lambda_nfcam4defst_line125_7856_0, ct8_163_0, lambda_nfcam4defst_line125_7855_0);
      vector32 lambda_nfcam4defst_line125_7858_0 = mux16_vv(lambda_nfcam4defst_line125_7854_0, lambda_nfcam4defst_line125_7857_0, lambda_nfcam4defst_line125_7853_0);
      vector32 lambda_onfcam4cnrt_line122_1135_0 = mult16_vv(lambda_onfcam4cnrt_line122_4_0, lambda_nfcam4defst_line125_7858_0);
      vector32 lambda_onfcam4cnrt_line122_1136_0 = lambda_onfcam4cnrt_line122_1135_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_38 = lambda_onfcam4cnrt_line122_1136_0;
      vector32 lambda_nfcam4defst_line125_6629_0 = mux16_vv(lambda_nfcam4defst_line125_6628_0, ct8_163_0, lambda_nfcam4defst_line125_6627_0);
      vector32 lambda_nfcam4defst_line125_6630_0 = mux16_vv(lambda_nfcam4defst_line125_6626_0, lambda_nfcam4defst_line125_6629_0, lambda_nfcam4defst_line125_6625_0);
      vector32 lambda_onfcam4cnrt_line122_878_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_6630_0);
      vector32 lambda_onfcam4cnrt_line122_879_0 = lambda_onfcam4cnrt_line122_878_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_13 = lambda_onfcam4cnrt_line122_879_0;
      vector32 lambda_nfcam4defst_line125_7255_0 = mux16_vv(lambda_nfcam4defst_line125_7254_0, ct8_163_0, lambda_nfcam4defst_line125_7253_0);
      vector32 lambda_nfcam4defst_line125_7256_0 = mux16_vv(lambda_nfcam4defst_line125_7252_0, lambda_nfcam4defst_line125_7255_0, lambda_nfcam4defst_line125_7251_0);
      vector32 lambda_onfcam4cnrt_line122_970_0 = lambda_nfcam4defst_line125_7256_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_48 = lambda_onfcam4cnrt_line122_970_0;
      vector32 lambda_nfcam4defst_line125_7225_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7223_0);
      vector32 lambda_nfcam4defst_line125_7227_0 = mux16_vv(lambda_nfcam4defst_line125_7226_0, ct8_163_0, lambda_nfcam4defst_line125_7225_0);
      vector32 lambda_nfcam4defst_line125_7228_0 = mux16_vv(lambda_nfcam4defst_line125_7224_0, lambda_nfcam4defst_line125_7227_0, lambda_nfcam4defst_line125_7223_0);
      vector32 lambda_onfcam4cnrt_line122_962_0 = mult16_vv(lambda_onfcam4cnrt_line122_7_0, lambda_nfcam4defst_line125_7228_0);
      vector32 lambda_onfcam4cnrt_line122_963_0 = lambda_onfcam4cnrt_line122_962_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_31 = lambda_onfcam4cnrt_line122_963_0;
      vector32 lambda_nfcam4defst_line125_7627_0 = mux16_vv(lambda_nfcam4defst_line125_7623_0, lambda_nfcam4defst_line125_7626_0, lambda_nfcam4defst_line125_7622_0);
      vector32 lambda_onfcam4cnrt_line122_1072_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_7627_0);
      vector32 lambda_onfcam4cnrt_line122_1073_0 = lambda_onfcam4cnrt_line122_1072_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_2 = lambda_onfcam4cnrt_line122_1073_0;
      vector32 lambda_nfcam4defst_line125_7425_0 = gt16_vv(lambda_nfcam4defst_line125_4835_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7426_0 = mux16_vv(lambda_nfcam4defst_line125_7425_0, lambda_nfcam4defst_line125_7009_0, lambda_nfcam4defst_line125_4835_0);
      vector32 lambda_nfcam4defst_line125_7428_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7426_0);
      vector32 lambda_nfcam4defst_line125_7429_0 = lt16_vv(lambda_nfcam4defst_line125_7426_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7427_0 = lt16_vv(lambda_nfcam4defst_line125_7426_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7430_0 = mux16_vv(lambda_nfcam4defst_line125_7429_0, ct8_163_0, lambda_nfcam4defst_line125_7428_0);
      vector32 lambda_nfcam4defst_line125_7431_0 = mux16_vv(lambda_nfcam4defst_line125_7427_0, lambda_nfcam4defst_line125_7430_0, lambda_nfcam4defst_line125_7426_0);
      vector32 lambda_onfcam4cnrt_line122_1017_0 = mult16_vv(lambda_onfcam4cnrt_line122_7_0, lambda_nfcam4defst_line125_7431_0);
      vector32 lambda_onfcam4cnrt_line122_1018_0 = lambda_onfcam4cnrt_line122_1017_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_25 = lambda_onfcam4cnrt_line122_1018_0;
      vector32 lambda_onfcam4cnrt_line121_2655_0 = sub16_vv(cnr_509_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_6407_0 = lambda_onfcam4cnrt_line121_2655_0;
      vector32 lambda_nfcam4defst_line125_7104_0 = gt16_vv(lambda_nfcam4defst_line125_6407_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7649_0 = gt16_vv(lambda_nfcam4defst_line125_6407_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_2973_0 = gt16_vv(lambda_nfcam4defst_line125_6407_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3261_0 = lt16_vv(lambda_nfcam4defst_line125_6407_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7103_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6407_0);
      vector32 lambda_nfcam4defst_line125_7105_0 = mux16_vv(lambda_nfcam4defst_line125_7104_0, ct8_163_0, lambda_nfcam4defst_line125_7103_0);
      vector32 lambda_nfcam4defst_line125_7650_0 = mux16_vv(lambda_nfcam4defst_line125_7649_0, lambda_nfcam4defst_line125_7105_0, lambda_nfcam4defst_line125_6407_0);
      vector32 lambda_nfcam4defst_line125_7653_0 = lt16_vv(lambda_nfcam4defst_line125_7650_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7651_0 = lt16_vv(lambda_nfcam4defst_line125_7650_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7652_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7650_0);
      vector32 lambda_nfcam4defst_line125_7654_0 = mux16_vv(lambda_nfcam4defst_line125_7653_0, ct8_163_0, lambda_nfcam4defst_line125_7652_0);
      vector32 lambda_nfcam4defst_line125_7655_0 = mux16_vv(lambda_nfcam4defst_line125_7651_0, lambda_nfcam4defst_line125_7654_0, lambda_nfcam4defst_line125_7650_0);
      vector32 lambda_onfcam4cnrt_line122_1080_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_7655_0);
      vector32 lambda_onfcam4cnrt_line122_1081_0 = lambda_onfcam4cnrt_line122_1080_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_7 = lambda_onfcam4cnrt_line122_1081_0;
      vector32 lambda_onfcam4cnrt_line121_3262_0 = and16_vv(lambda_onfcam4cnrt_line121_2973_0, lambda_onfcam4cnrt_line121_3261_0);
      vector32 lambda_onfcam4cnrt_line113_1118_0 = mux16_vv(lambda_onfcam4cnrt_line121_3262_0, lambda_nfcam4defst_line125_6407_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1119_0 = lambda_onfcam4cnrt_line113_1118_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_7 = lambda_onfcam4cnrt_line113_1119_0;
      // add lambda_onfcam4cnrt_line113_1188_0 <= (lambda_onfcam4cnrt_line113_1188_pack_48 , lambda_onfcam4cnrt_line113_1188_pack_47 , lambda_onfcam4cnrt_line113_1188_pack_46 , lambda_onfcam4cnrt_line113_1188_pack_45 , lambda_onfcam4cnrt_line113_1188_pack_44 , lambda_onfcam4cnrt_line113_1188_pack_43 , lambda_onfcam4cnrt_line113_1188_pack_42 , lambda_onfcam4cnrt_line113_1188_pack_41 , lambda_onfcam4cnrt_line113_1188_pack_40 , lambda_onfcam4cnrt_line113_1188_pack_39 , lambda_onfcam4cnrt_line113_1188_pack_38 , lambda_onfcam4cnrt_line113_1188_pack_37 , lambda_onfcam4cnrt_line113_1188_pack_36 , lambda_onfcam4cnrt_line113_1188_pack_35 , lambda_onfcam4cnrt_line113_1188_pack_34 , lambda_onfcam4cnrt_line113_1188_pack_33 , lambda_onfcam4cnrt_line113_1188_pack_32 , lambda_onfcam4cnrt_line113_1188_pack_31 , lambda_onfcam4cnrt_line113_1188_pack_30 , lambda_onfcam4cnrt_line113_1188_pack_29 , lambda_onfcam4cnrt_line113_1188_pack_28 , lambda_onfcam4cnrt_line113_1188_pack_27 , lambda_onfcam4cnrt_line113_1188_pack_26 , lambda_onfcam4cnrt_line113_1188_pack_25 , lambda_onfcam4cnrt_line113_1188_pack_24 , lambda_onfcam4cnrt_line113_1188_pack_23 , lambda_onfcam4cnrt_line113_1188_pack_22 , lambda_onfcam4cnrt_line113_1188_pack_21 , lambda_onfcam4cnrt_line113_1188_pack_20 , lambda_onfcam4cnrt_line113_1188_pack_19 , lambda_onfcam4cnrt_line113_1188_pack_18 , lambda_onfcam4cnrt_line113_1188_pack_17 , lambda_onfcam4cnrt_line113_1188_pack_16 , lambda_onfcam4cnrt_line113_1188_pack_15 , lambda_onfcam4cnrt_line113_1188_pack_14 , lambda_onfcam4cnrt_line113_1188_pack_13 , lambda_onfcam4cnrt_line113_1188_pack_12 , lambda_onfcam4cnrt_line113_1188_pack_11 , lambda_onfcam4cnrt_line113_1188_pack_10 , lambda_onfcam4cnrt_line113_1188_pack_9 , lambda_onfcam4cnrt_line113_1188_pack_8 , lambda_onfcam4cnrt_line113_1188_pack_7 , lambda_onfcam4cnrt_line113_1188_pack_6 , lambda_onfcam4cnrt_line113_1188_pack_5 , lambda_onfcam4cnrt_line113_1188_pack_4 , lambda_onfcam4cnrt_line113_1188_pack_3 , lambda_onfcam4cnrt_line113_1188_pack_2 , lambda_onfcam4cnrt_line113_1188_pack_1 , lambda_onfcam4cnrt_line113_1188_pack_0)
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_1 = add16_vv(lambda_onfcam4cnrt_line113_1188_pack_48, lambda_onfcam4cnrt_line113_1188_pack_47);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_2 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_1, lambda_onfcam4cnrt_line113_1188_pack_46);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_3 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_2, lambda_onfcam4cnrt_line113_1188_pack_45);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_4 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_3, lambda_onfcam4cnrt_line113_1188_pack_44);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_5 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_4, lambda_onfcam4cnrt_line113_1188_pack_43);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_6 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_5, lambda_onfcam4cnrt_line113_1188_pack_42);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_7 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_6, lambda_onfcam4cnrt_line113_1188_pack_41);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_8 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_7, lambda_onfcam4cnrt_line113_1188_pack_40);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_9 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_8, lambda_onfcam4cnrt_line113_1188_pack_39);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_10 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_9, lambda_onfcam4cnrt_line113_1188_pack_38);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_11 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_10, lambda_onfcam4cnrt_line113_1188_pack_37);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_12 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_11, lambda_onfcam4cnrt_line113_1188_pack_36);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_13 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_12, lambda_onfcam4cnrt_line113_1188_pack_35);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_14 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_13, lambda_onfcam4cnrt_line113_1188_pack_34);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_15 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_14, lambda_onfcam4cnrt_line113_1188_pack_33);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_16 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_15, lambda_onfcam4cnrt_line113_1188_pack_32);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_17 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_16, lambda_onfcam4cnrt_line113_1188_pack_31);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_18 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_17, lambda_onfcam4cnrt_line113_1188_pack_30);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_19 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_18, lambda_onfcam4cnrt_line113_1188_pack_29);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_20 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_19, lambda_onfcam4cnrt_line113_1188_pack_28);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_21 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_20, lambda_onfcam4cnrt_line113_1188_pack_27);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_22 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_21, lambda_onfcam4cnrt_line113_1188_pack_26);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_23 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_22, lambda_onfcam4cnrt_line113_1188_pack_25);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_24 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_23, lambda_onfcam4cnrt_line113_1188_pack_24);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_25 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_24, lambda_onfcam4cnrt_line113_1188_pack_23);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_26 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_25, lambda_onfcam4cnrt_line113_1188_pack_22);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_27 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_26, lambda_onfcam4cnrt_line113_1188_pack_21);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_28 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_27, lambda_onfcam4cnrt_line113_1188_pack_20);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_29 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_28, lambda_onfcam4cnrt_line113_1188_pack_19);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_30 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_29, lambda_onfcam4cnrt_line113_1188_pack_18);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_31 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_30, lambda_onfcam4cnrt_line113_1188_pack_17);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_32 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_31, lambda_onfcam4cnrt_line113_1188_pack_16);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_33 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_32, lambda_onfcam4cnrt_line113_1188_pack_15);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_34 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_33, lambda_onfcam4cnrt_line113_1188_pack_14);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_35 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_34, lambda_onfcam4cnrt_line113_1188_pack_13);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_36 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_35, lambda_onfcam4cnrt_line113_1188_pack_12);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_37 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_36, lambda_onfcam4cnrt_line113_1188_pack_11);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_38 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_37, lambda_onfcam4cnrt_line113_1188_pack_10);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_39 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_38, lambda_onfcam4cnrt_line113_1188_pack_9);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_40 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_39, lambda_onfcam4cnrt_line113_1188_pack_8);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_41 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_40, lambda_onfcam4cnrt_line113_1188_pack_7);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_42 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_41, lambda_onfcam4cnrt_line113_1188_pack_6);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_43 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_42, lambda_onfcam4cnrt_line113_1188_pack_5);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_44 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_43, lambda_onfcam4cnrt_line113_1188_pack_4);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_45 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_44, lambda_onfcam4cnrt_line113_1188_pack_3);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_46 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_45, lambda_onfcam4cnrt_line113_1188_pack_2);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_47 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_46, lambda_onfcam4cnrt_line113_1188_pack_1);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_48 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_47, lambda_onfcam4cnrt_line113_1188_pack_0);
      vector32 lambda_onfcam4cnrt_line113_1188_0 = lambda_onfcam4cnrt_line113_1188_0_cotmp_48;

      vector32 lambda_onfcam4cnrt_line139_171_0 = lambda_onfcam4cnrt_line113_1188_0;
      vector32 lambda_onfcam4cnrt_line121_3263_0 = mux16_vv(lambda_onfcam4cnrt_line121_3262_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3264_0 = lambda_onfcam4cnrt_line121_3263_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_7 = lambda_onfcam4cnrt_line121_3264_0;
      // add lambda_onfcam4cnrt_line121_3401_0 <= (lambda_onfcam4cnrt_line121_3401_pack_48 , lambda_onfcam4cnrt_line121_3401_pack_47 , lambda_onfcam4cnrt_line121_3401_pack_46 , lambda_onfcam4cnrt_line121_3401_pack_45 , lambda_onfcam4cnrt_line121_3401_pack_44 , lambda_onfcam4cnrt_line121_3401_pack_43 , lambda_onfcam4cnrt_line121_3401_pack_42 , lambda_onfcam4cnrt_line121_3401_pack_41 , lambda_onfcam4cnrt_line121_3401_pack_40 , lambda_onfcam4cnrt_line121_3401_pack_39 , lambda_onfcam4cnrt_line121_3401_pack_38 , lambda_onfcam4cnrt_line121_3401_pack_37 , lambda_onfcam4cnrt_line121_3401_pack_36 , lambda_onfcam4cnrt_line121_3401_pack_35 , lambda_onfcam4cnrt_line121_3401_pack_34 , lambda_onfcam4cnrt_line121_3401_pack_33 , lambda_onfcam4cnrt_line121_3401_pack_32 , lambda_onfcam4cnrt_line121_3401_pack_31 , lambda_onfcam4cnrt_line121_3401_pack_30 , lambda_onfcam4cnrt_line121_3401_pack_29 , lambda_onfcam4cnrt_line121_3401_pack_28 , lambda_onfcam4cnrt_line121_3401_pack_27 , lambda_onfcam4cnrt_line121_3401_pack_26 , lambda_onfcam4cnrt_line121_3401_pack_25 , lambda_onfcam4cnrt_line121_3401_pack_24 , lambda_onfcam4cnrt_line121_3401_pack_23 , lambda_onfcam4cnrt_line121_3401_pack_22 , lambda_onfcam4cnrt_line121_3401_pack_21 , lambda_onfcam4cnrt_line121_3401_pack_20 , lambda_onfcam4cnrt_line121_3401_pack_19 , lambda_onfcam4cnrt_line121_3401_pack_18 , lambda_onfcam4cnrt_line121_3401_pack_17 , lambda_onfcam4cnrt_line121_3401_pack_16 , lambda_onfcam4cnrt_line121_3401_pack_15 , lambda_onfcam4cnrt_line121_3401_pack_14 , lambda_onfcam4cnrt_line121_3401_pack_13 , lambda_onfcam4cnrt_line121_3401_pack_12 , lambda_onfcam4cnrt_line121_3401_pack_11 , lambda_onfcam4cnrt_line121_3401_pack_10 , lambda_onfcam4cnrt_line121_3401_pack_9 , lambda_onfcam4cnrt_line121_3401_pack_8 , lambda_onfcam4cnrt_line121_3401_pack_7 , lambda_onfcam4cnrt_line121_3401_pack_6 , lambda_onfcam4cnrt_line121_3401_pack_5 , lambda_onfcam4cnrt_line121_3401_pack_4 , lambda_onfcam4cnrt_line121_3401_pack_3 , lambda_onfcam4cnrt_line121_3401_pack_2 , lambda_onfcam4cnrt_line121_3401_pack_1 , lambda_onfcam4cnrt_line121_3401_pack_0)
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_1 = add16_vv(lambda_onfcam4cnrt_line121_3401_pack_48, lambda_onfcam4cnrt_line121_3401_pack_47);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_2 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_1, lambda_onfcam4cnrt_line121_3401_pack_46);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_3 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_2, lambda_onfcam4cnrt_line121_3401_pack_45);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_4 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_3, lambda_onfcam4cnrt_line121_3401_pack_44);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_5 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_4, lambda_onfcam4cnrt_line121_3401_pack_43);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_6 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_5, lambda_onfcam4cnrt_line121_3401_pack_42);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_7 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_6, lambda_onfcam4cnrt_line121_3401_pack_41);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_8 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_7, lambda_onfcam4cnrt_line121_3401_pack_40);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_9 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_8, lambda_onfcam4cnrt_line121_3401_pack_39);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_10 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_9, lambda_onfcam4cnrt_line121_3401_pack_38);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_11 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_10, lambda_onfcam4cnrt_line121_3401_pack_37);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_12 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_11, lambda_onfcam4cnrt_line121_3401_pack_36);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_13 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_12, lambda_onfcam4cnrt_line121_3401_pack_35);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_14 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_13, lambda_onfcam4cnrt_line121_3401_pack_34);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_15 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_14, lambda_onfcam4cnrt_line121_3401_pack_33);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_16 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_15, lambda_onfcam4cnrt_line121_3401_pack_32);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_17 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_16, lambda_onfcam4cnrt_line121_3401_pack_31);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_18 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_17, lambda_onfcam4cnrt_line121_3401_pack_30);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_19 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_18, lambda_onfcam4cnrt_line121_3401_pack_29);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_20 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_19, lambda_onfcam4cnrt_line121_3401_pack_28);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_21 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_20, lambda_onfcam4cnrt_line121_3401_pack_27);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_22 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_21, lambda_onfcam4cnrt_line121_3401_pack_26);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_23 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_22, lambda_onfcam4cnrt_line121_3401_pack_25);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_24 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_23, lambda_onfcam4cnrt_line121_3401_pack_24);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_25 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_24, lambda_onfcam4cnrt_line121_3401_pack_23);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_26 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_25, lambda_onfcam4cnrt_line121_3401_pack_22);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_27 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_26, lambda_onfcam4cnrt_line121_3401_pack_21);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_28 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_27, lambda_onfcam4cnrt_line121_3401_pack_20);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_29 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_28, lambda_onfcam4cnrt_line121_3401_pack_19);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_30 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_29, lambda_onfcam4cnrt_line121_3401_pack_18);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_31 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_30, lambda_onfcam4cnrt_line121_3401_pack_17);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_32 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_31, lambda_onfcam4cnrt_line121_3401_pack_16);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_33 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_32, lambda_onfcam4cnrt_line121_3401_pack_15);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_34 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_33, lambda_onfcam4cnrt_line121_3401_pack_14);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_35 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_34, lambda_onfcam4cnrt_line121_3401_pack_13);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_36 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_35, lambda_onfcam4cnrt_line121_3401_pack_12);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_37 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_36, lambda_onfcam4cnrt_line121_3401_pack_11);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_38 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_37, lambda_onfcam4cnrt_line121_3401_pack_10);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_39 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_38, lambda_onfcam4cnrt_line121_3401_pack_9);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_40 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_39, lambda_onfcam4cnrt_line121_3401_pack_8);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_41 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_40, lambda_onfcam4cnrt_line121_3401_pack_7);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_42 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_41, lambda_onfcam4cnrt_line121_3401_pack_6);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_43 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_42, lambda_onfcam4cnrt_line121_3401_pack_5);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_44 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_43, lambda_onfcam4cnrt_line121_3401_pack_4);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_45 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_44, lambda_onfcam4cnrt_line121_3401_pack_3);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_46 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_45, lambda_onfcam4cnrt_line121_3401_pack_2);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_47 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_46, lambda_onfcam4cnrt_line121_3401_pack_1);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_48 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_47, lambda_onfcam4cnrt_line121_3401_pack_0);
      vector32 lambda_onfcam4cnrt_line121_3401_0 = lambda_onfcam4cnrt_line121_3401_0_cotmp_48;

      vector32 lambda_onfcam4cnrt_line139_166_0 = lambda_onfcam4cnrt_line121_3401_0;
      vector32 lambda_onfcam4cnrt_line139_167_0 = ne16_vv(lambda_onfcam4cnrt_line139_166_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line139_168_0 = rshift16_vv(lambda_onfcam4cnrt_line139_166_0, ct8_171_0);
      vector32 lambda_onfcam4cnrt_line139_172_0 = add16_vv(lambda_onfcam4cnrt_line139_171_0, lambda_onfcam4cnrt_line139_168_0);
      vector32 lambda_onfcam4cnrt_line139_169_0 = eq16_vv(lambda_onfcam4cnrt_line139_166_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line139_170_0 = mux16_vv(lambda_onfcam4cnrt_line139_169_0, ct8_171_0, lambda_onfcam4cnrt_line139_166_0);
      vector32 lambda_onfcam4cnrt_line139_173_0 = div16_vv(lambda_onfcam4cnrt_line139_172_0, lambda_onfcam4cnrt_line139_170_0);
      vector32 lambda_onfcam4cnrt_line122_1127_0 = mult16_vv(calcXtk_194_0, lambda_nfcam4defst_line125_7830_0);
      vector32 lambda_onfcam4cnrt_line122_1128_0 = lambda_onfcam4cnrt_line122_1127_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_12 = lambda_onfcam4cnrt_line122_1128_0;
      vector32 lambda_nfcam4defst_line125_6704_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6702_0);
      vector32 lambda_nfcam4defst_line125_6706_0 = mux16_vv(lambda_nfcam4defst_line125_6705_0, ct8_163_0, lambda_nfcam4defst_line125_6704_0);
      vector32 lambda_nfcam4defst_line125_6707_0 = mux16_vv(lambda_nfcam4defst_line125_6703_0, lambda_nfcam4defst_line125_6706_0, lambda_nfcam4defst_line125_6702_0);
      vector32 lambda_onfcam4cnrt_line122_899_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_6707_0);
      vector32 lambda_onfcam4cnrt_line122_900_0 = lambda_onfcam4cnrt_line122_899_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_1 = lambda_onfcam4cnrt_line122_900_0;
      vector32 lambda_nfcam4defst_line125_6791_0 = mux16_vv(lambda_nfcam4defst_line125_6787_0, lambda_nfcam4defst_line125_6790_0, lambda_nfcam4defst_line125_6786_0);
      vector32 lambda_onfcam4cnrt_line122_922_0 = mult16_vv(lambda_onfcam4cnrt_line122_7_0, lambda_nfcam4defst_line125_6791_0);
      vector32 lambda_onfcam4cnrt_line122_923_0 = lambda_onfcam4cnrt_line122_922_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_25 = lambda_onfcam4cnrt_line122_923_0;
      vector32 lambda_nfcam4defst_line125_5637_0 = lambda_onfcam4cnrt_line121_2233_0;
      vector32 lambda_nfcam4defst_line125_6917_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5637_0);
      vector32 lambda_onfcam4cnrt_line121_2911_0 = gt16_vv(lambda_nfcam4defst_line125_5637_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7215_0 = gt16_vv(lambda_nfcam4defst_line125_5637_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_6918_0 = gt16_vv(lambda_nfcam4defst_line125_5637_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_onfcam4cnrt_line121_3012_0 = lt16_vv(lambda_nfcam4defst_line125_5637_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_6919_0 = mux16_vv(lambda_nfcam4defst_line125_6918_0, ct8_163_0, lambda_nfcam4defst_line125_6917_0);
      vector32 lambda_onfcam4cnrt_line121_3013_0 = and16_vv(lambda_onfcam4cnrt_line121_2911_0, lambda_onfcam4cnrt_line121_3012_0);
      vector32 lambda_onfcam4cnrt_line113_993_0 = mux16_vv(lambda_onfcam4cnrt_line121_3013_0, lambda_nfcam4defst_line125_5637_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3014_0 = mux16_vv(lambda_onfcam4cnrt_line121_3013_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3015_0 = lambda_onfcam4cnrt_line121_3014_0;
      vector32 lambda_onfcam4cnrt_line113_994_0 = lambda_onfcam4cnrt_line113_993_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_46 = lambda_onfcam4cnrt_line113_994_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_46 = lambda_onfcam4cnrt_line121_3015_0;
      vector32 lambda_nfcam4defst_line125_7216_0 = mux16_vv(lambda_nfcam4defst_line125_7215_0, lambda_nfcam4defst_line125_6919_0, lambda_nfcam4defst_line125_5637_0);
      vector32 lambda_nfcam4defst_line125_7218_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7216_0);
      vector32 lambda_nfcam4defst_line125_7219_0 = lt16_vv(lambda_nfcam4defst_line125_7216_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7220_0 = mux16_vv(lambda_nfcam4defst_line125_7219_0, ct8_163_0, lambda_nfcam4defst_line125_7218_0);
      vector32 lambda_nfcam4defst_line125_5835_0 = lambda_onfcam4cnrt_line121_2341_0;
      vector32 lambda_nfcam4defst_line125_6942_0 = gt16_vv(lambda_nfcam4defst_line125_5835_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_onfcam4cnrt_line121_3044_0 = lt16_vv(lambda_nfcam4defst_line125_5835_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7271_0 = gt16_vv(lambda_nfcam4defst_line125_5835_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_6941_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5835_0);
      vector32 lambda_nfcam4defst_line125_6943_0 = mux16_vv(lambda_nfcam4defst_line125_6942_0, ct8_163_0, lambda_nfcam4defst_line125_6941_0);
      vector32 lambda_nfcam4defst_line125_7272_0 = mux16_vv(lambda_nfcam4defst_line125_7271_0, lambda_nfcam4defst_line125_6943_0, lambda_nfcam4defst_line125_5835_0);
      vector32 lambda_nfcam4defst_line125_7274_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7272_0);
      vector32 lambda_nfcam4defst_line125_7273_0 = lt16_vv(lambda_nfcam4defst_line125_7272_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7275_0 = lt16_vv(lambda_nfcam4defst_line125_7272_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7276_0 = mux16_vv(lambda_nfcam4defst_line125_7275_0, ct8_163_0, lambda_nfcam4defst_line125_7274_0);
      vector32 lambda_nfcam4defst_line125_7277_0 = mux16_vv(lambda_nfcam4defst_line125_7273_0, lambda_nfcam4defst_line125_7276_0, lambda_nfcam4defst_line125_7272_0);
      vector32 lambda_onfcam4cnrt_line122_975_0 = mult16_vv(lambda_onfcam4cnrt_line122_0, lambda_nfcam4defst_line125_7277_0);
      vector32 lambda_onfcam4cnrt_line122_976_0 = lambda_onfcam4cnrt_line122_975_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_21 = lambda_onfcam4cnrt_line122_976_0;
      vector32 lambda_onfcam4cnrt_line121_2919_0 = gt16_vv(lambda_nfcam4defst_line125_5835_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3045_0 = and16_vv(lambda_onfcam4cnrt_line121_2919_0, lambda_onfcam4cnrt_line121_3044_0);
      vector32 lambda_onfcam4cnrt_line121_3046_0 = mux16_vv(lambda_onfcam4cnrt_line121_3045_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3047_0 = lambda_onfcam4cnrt_line121_3046_0;
      vector32 lambda_onfcam4cnrt_line113_1009_0 = mux16_vv(lambda_onfcam4cnrt_line121_3045_0, lambda_nfcam4defst_line125_5835_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1010_0 = lambda_onfcam4cnrt_line113_1009_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_21 = lambda_onfcam4cnrt_line121_3047_0;
      // add lambda_onfcam4cnrt_line121_3204_0 <= (lambda_onfcam4cnrt_line121_3204_pack_48 , lambda_onfcam4cnrt_line121_3204_pack_47 , lambda_onfcam4cnrt_line121_3204_pack_46 , lambda_onfcam4cnrt_line121_3204_pack_45 , lambda_onfcam4cnrt_line121_3204_pack_44 , lambda_onfcam4cnrt_line121_3204_pack_43 , lambda_onfcam4cnrt_line121_3204_pack_42 , lambda_onfcam4cnrt_line121_3204_pack_41 , lambda_onfcam4cnrt_line121_3204_pack_40 , lambda_onfcam4cnrt_line121_3204_pack_39 , lambda_onfcam4cnrt_line121_3204_pack_38 , lambda_onfcam4cnrt_line121_3204_pack_37 , lambda_onfcam4cnrt_line121_3204_pack_36 , lambda_onfcam4cnrt_line121_3204_pack_35 , lambda_onfcam4cnrt_line121_3204_pack_34 , lambda_onfcam4cnrt_line121_3204_pack_33 , lambda_onfcam4cnrt_line121_3204_pack_32 , lambda_onfcam4cnrt_line121_3204_pack_31 , lambda_onfcam4cnrt_line121_3204_pack_30 , lambda_onfcam4cnrt_line121_3204_pack_29 , lambda_onfcam4cnrt_line121_3204_pack_28 , lambda_onfcam4cnrt_line121_3204_pack_27 , lambda_onfcam4cnrt_line121_3204_pack_26 , lambda_onfcam4cnrt_line121_3204_pack_25 , lambda_onfcam4cnrt_line121_3204_pack_24 , lambda_onfcam4cnrt_line121_3204_pack_23 , lambda_onfcam4cnrt_line121_3204_pack_22 , lambda_onfcam4cnrt_line121_3204_pack_21 , lambda_onfcam4cnrt_line121_3204_pack_20 , lambda_onfcam4cnrt_line121_3204_pack_19 , lambda_onfcam4cnrt_line121_3204_pack_18 , lambda_onfcam4cnrt_line121_3204_pack_17 , lambda_onfcam4cnrt_line121_3204_pack_16 , lambda_onfcam4cnrt_line121_3204_pack_15 , lambda_onfcam4cnrt_line121_3204_pack_14 , lambda_onfcam4cnrt_line121_3204_pack_13 , lambda_onfcam4cnrt_line121_3204_pack_12 , lambda_onfcam4cnrt_line121_3204_pack_11 , lambda_onfcam4cnrt_line121_3204_pack_10 , lambda_onfcam4cnrt_line121_3204_pack_9 , lambda_onfcam4cnrt_line121_3204_pack_8 , lambda_onfcam4cnrt_line121_3204_pack_7 , lambda_onfcam4cnrt_line121_3204_pack_6 , lambda_onfcam4cnrt_line121_3204_pack_5 , lambda_onfcam4cnrt_line121_3204_pack_4 , lambda_onfcam4cnrt_line121_3204_pack_3 , lambda_onfcam4cnrt_line121_3204_pack_2 , lambda_onfcam4cnrt_line121_3204_pack_1 , lambda_onfcam4cnrt_line121_3204_pack_0)
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_1 = add16_vv(lambda_onfcam4cnrt_line121_3204_pack_48, lambda_onfcam4cnrt_line121_3204_pack_47);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_2 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_1, lambda_onfcam4cnrt_line121_3204_pack_46);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_3 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_2, lambda_onfcam4cnrt_line121_3204_pack_45);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_4 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_3, lambda_onfcam4cnrt_line121_3204_pack_44);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_5 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_4, lambda_onfcam4cnrt_line121_3204_pack_43);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_6 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_5, lambda_onfcam4cnrt_line121_3204_pack_42);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_7 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_6, lambda_onfcam4cnrt_line121_3204_pack_41);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_8 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_7, lambda_onfcam4cnrt_line121_3204_pack_40);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_9 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_8, lambda_onfcam4cnrt_line121_3204_pack_39);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_10 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_9, lambda_onfcam4cnrt_line121_3204_pack_38);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_11 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_10, lambda_onfcam4cnrt_line121_3204_pack_37);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_12 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_11, lambda_onfcam4cnrt_line121_3204_pack_36);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_13 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_12, lambda_onfcam4cnrt_line121_3204_pack_35);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_14 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_13, lambda_onfcam4cnrt_line121_3204_pack_34);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_15 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_14, lambda_onfcam4cnrt_line121_3204_pack_33);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_16 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_15, lambda_onfcam4cnrt_line121_3204_pack_32);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_17 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_16, lambda_onfcam4cnrt_line121_3204_pack_31);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_18 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_17, lambda_onfcam4cnrt_line121_3204_pack_30);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_19 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_18, lambda_onfcam4cnrt_line121_3204_pack_29);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_20 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_19, lambda_onfcam4cnrt_line121_3204_pack_28);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_21 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_20, lambda_onfcam4cnrt_line121_3204_pack_27);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_22 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_21, lambda_onfcam4cnrt_line121_3204_pack_26);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_23 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_22, lambda_onfcam4cnrt_line121_3204_pack_25);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_24 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_23, lambda_onfcam4cnrt_line121_3204_pack_24);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_25 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_24, lambda_onfcam4cnrt_line121_3204_pack_23);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_26 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_25, lambda_onfcam4cnrt_line121_3204_pack_22);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_27 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_26, lambda_onfcam4cnrt_line121_3204_pack_21);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_28 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_27, lambda_onfcam4cnrt_line121_3204_pack_20);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_29 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_28, lambda_onfcam4cnrt_line121_3204_pack_19);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_30 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_29, lambda_onfcam4cnrt_line121_3204_pack_18);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_31 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_30, lambda_onfcam4cnrt_line121_3204_pack_17);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_32 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_31, lambda_onfcam4cnrt_line121_3204_pack_16);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_33 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_32, lambda_onfcam4cnrt_line121_3204_pack_15);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_34 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_33, lambda_onfcam4cnrt_line121_3204_pack_14);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_35 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_34, lambda_onfcam4cnrt_line121_3204_pack_13);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_36 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_35, lambda_onfcam4cnrt_line121_3204_pack_12);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_37 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_36, lambda_onfcam4cnrt_line121_3204_pack_11);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_38 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_37, lambda_onfcam4cnrt_line121_3204_pack_10);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_39 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_38, lambda_onfcam4cnrt_line121_3204_pack_9);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_40 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_39, lambda_onfcam4cnrt_line121_3204_pack_8);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_41 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_40, lambda_onfcam4cnrt_line121_3204_pack_7);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_42 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_41, lambda_onfcam4cnrt_line121_3204_pack_6);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_43 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_42, lambda_onfcam4cnrt_line121_3204_pack_5);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_44 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_43, lambda_onfcam4cnrt_line121_3204_pack_4);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_45 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_44, lambda_onfcam4cnrt_line121_3204_pack_3);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_46 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_45, lambda_onfcam4cnrt_line121_3204_pack_2);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_47 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_46, lambda_onfcam4cnrt_line121_3204_pack_1);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_48 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_47, lambda_onfcam4cnrt_line121_3204_pack_0);
      vector32 lambda_onfcam4cnrt_line121_3204_0 = lambda_onfcam4cnrt_line121_3204_0_cotmp_48;

      vector32 lambda_onfcam4cnrt_line139_152_0 = lambda_onfcam4cnrt_line121_3204_0;
      vector32 lambda_onfcam4cnrt_line139_154_0 = rshift16_vv(lambda_onfcam4cnrt_line139_152_0, ct8_171_0);
      vector32 lambda_onfcam4cnrt_line139_155_0 = eq16_vv(lambda_onfcam4cnrt_line139_152_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line139_156_0 = mux16_vv(lambda_onfcam4cnrt_line139_155_0, ct8_171_0, lambda_onfcam4cnrt_line139_152_0);
      vector32 lambda_onfcam4cnrt_line113_1089_pack_21 = lambda_onfcam4cnrt_line113_1010_0;
      // add lambda_onfcam4cnrt_line113_1089_0 <= (lambda_onfcam4cnrt_line113_1089_pack_48 , lambda_onfcam4cnrt_line113_1089_pack_47 , lambda_onfcam4cnrt_line113_1089_pack_46 , lambda_onfcam4cnrt_line113_1089_pack_45 , lambda_onfcam4cnrt_line113_1089_pack_44 , lambda_onfcam4cnrt_line113_1089_pack_43 , lambda_onfcam4cnrt_line113_1089_pack_42 , lambda_onfcam4cnrt_line113_1089_pack_41 , lambda_onfcam4cnrt_line113_1089_pack_40 , lambda_onfcam4cnrt_line113_1089_pack_39 , lambda_onfcam4cnrt_line113_1089_pack_38 , lambda_onfcam4cnrt_line113_1089_pack_37 , lambda_onfcam4cnrt_line113_1089_pack_36 , lambda_onfcam4cnrt_line113_1089_pack_35 , lambda_onfcam4cnrt_line113_1089_pack_34 , lambda_onfcam4cnrt_line113_1089_pack_33 , lambda_onfcam4cnrt_line113_1089_pack_32 , lambda_onfcam4cnrt_line113_1089_pack_31 , lambda_onfcam4cnrt_line113_1089_pack_30 , lambda_onfcam4cnrt_line113_1089_pack_29 , lambda_onfcam4cnrt_line113_1089_pack_28 , lambda_onfcam4cnrt_line113_1089_pack_27 , lambda_onfcam4cnrt_line113_1089_pack_26 , lambda_onfcam4cnrt_line113_1089_pack_25 , lambda_onfcam4cnrt_line113_1089_pack_24 , lambda_onfcam4cnrt_line113_1089_pack_23 , lambda_onfcam4cnrt_line113_1089_pack_22 , lambda_onfcam4cnrt_line113_1089_pack_21 , lambda_onfcam4cnrt_line113_1089_pack_20 , lambda_onfcam4cnrt_line113_1089_pack_19 , lambda_onfcam4cnrt_line113_1089_pack_18 , lambda_onfcam4cnrt_line113_1089_pack_17 , lambda_onfcam4cnrt_line113_1089_pack_16 , lambda_onfcam4cnrt_line113_1089_pack_15 , lambda_onfcam4cnrt_line113_1089_pack_14 , lambda_onfcam4cnrt_line113_1089_pack_13 , lambda_onfcam4cnrt_line113_1089_pack_12 , lambda_onfcam4cnrt_line113_1089_pack_11 , lambda_onfcam4cnrt_line113_1089_pack_10 , lambda_onfcam4cnrt_line113_1089_pack_9 , lambda_onfcam4cnrt_line113_1089_pack_8 , lambda_onfcam4cnrt_line113_1089_pack_7 , lambda_onfcam4cnrt_line113_1089_pack_6 , lambda_onfcam4cnrt_line113_1089_pack_5 , lambda_onfcam4cnrt_line113_1089_pack_4 , lambda_onfcam4cnrt_line113_1089_pack_3 , lambda_onfcam4cnrt_line113_1089_pack_2 , lambda_onfcam4cnrt_line113_1089_pack_1 , lambda_onfcam4cnrt_line113_1089_pack_0)
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_1 = add16_vv(lambda_onfcam4cnrt_line113_1089_pack_48, lambda_onfcam4cnrt_line113_1089_pack_47);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_2 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_1, lambda_onfcam4cnrt_line113_1089_pack_46);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_3 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_2, lambda_onfcam4cnrt_line113_1089_pack_45);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_4 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_3, lambda_onfcam4cnrt_line113_1089_pack_44);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_5 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_4, lambda_onfcam4cnrt_line113_1089_pack_43);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_6 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_5, lambda_onfcam4cnrt_line113_1089_pack_42);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_7 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_6, lambda_onfcam4cnrt_line113_1089_pack_41);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_8 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_7, lambda_onfcam4cnrt_line113_1089_pack_40);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_9 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_8, lambda_onfcam4cnrt_line113_1089_pack_39);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_10 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_9, lambda_onfcam4cnrt_line113_1089_pack_38);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_11 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_10, lambda_onfcam4cnrt_line113_1089_pack_37);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_12 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_11, lambda_onfcam4cnrt_line113_1089_pack_36);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_13 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_12, lambda_onfcam4cnrt_line113_1089_pack_35);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_14 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_13, lambda_onfcam4cnrt_line113_1089_pack_34);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_15 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_14, lambda_onfcam4cnrt_line113_1089_pack_33);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_16 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_15, lambda_onfcam4cnrt_line113_1089_pack_32);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_17 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_16, lambda_onfcam4cnrt_line113_1089_pack_31);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_18 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_17, lambda_onfcam4cnrt_line113_1089_pack_30);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_19 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_18, lambda_onfcam4cnrt_line113_1089_pack_29);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_20 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_19, lambda_onfcam4cnrt_line113_1089_pack_28);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_21 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_20, lambda_onfcam4cnrt_line113_1089_pack_27);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_22 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_21, lambda_onfcam4cnrt_line113_1089_pack_26);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_23 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_22, lambda_onfcam4cnrt_line113_1089_pack_25);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_24 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_23, lambda_onfcam4cnrt_line113_1089_pack_24);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_25 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_24, lambda_onfcam4cnrt_line113_1089_pack_23);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_26 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_25, lambda_onfcam4cnrt_line113_1089_pack_22);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_27 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_26, lambda_onfcam4cnrt_line113_1089_pack_21);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_28 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_27, lambda_onfcam4cnrt_line113_1089_pack_20);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_29 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_28, lambda_onfcam4cnrt_line113_1089_pack_19);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_30 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_29, lambda_onfcam4cnrt_line113_1089_pack_18);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_31 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_30, lambda_onfcam4cnrt_line113_1089_pack_17);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_32 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_31, lambda_onfcam4cnrt_line113_1089_pack_16);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_33 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_32, lambda_onfcam4cnrt_line113_1089_pack_15);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_34 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_33, lambda_onfcam4cnrt_line113_1089_pack_14);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_35 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_34, lambda_onfcam4cnrt_line113_1089_pack_13);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_36 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_35, lambda_onfcam4cnrt_line113_1089_pack_12);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_37 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_36, lambda_onfcam4cnrt_line113_1089_pack_11);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_38 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_37, lambda_onfcam4cnrt_line113_1089_pack_10);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_39 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_38, lambda_onfcam4cnrt_line113_1089_pack_9);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_40 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_39, lambda_onfcam4cnrt_line113_1089_pack_8);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_41 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_40, lambda_onfcam4cnrt_line113_1089_pack_7);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_42 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_41, lambda_onfcam4cnrt_line113_1089_pack_6);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_43 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_42, lambda_onfcam4cnrt_line113_1089_pack_5);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_44 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_43, lambda_onfcam4cnrt_line113_1089_pack_4);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_45 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_44, lambda_onfcam4cnrt_line113_1089_pack_3);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_46 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_45, lambda_onfcam4cnrt_line113_1089_pack_2);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_47 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_46, lambda_onfcam4cnrt_line113_1089_pack_1);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_48 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_47, lambda_onfcam4cnrt_line113_1089_pack_0);
      vector32 lambda_onfcam4cnrt_line113_1089_0 = lambda_onfcam4cnrt_line113_1089_0_cotmp_48;

      vector32 lambda_onfcam4cnrt_line139_157_0 = lambda_onfcam4cnrt_line113_1089_0;
      vector32 lambda_onfcam4cnrt_line139_158_0 = add16_vv(lambda_onfcam4cnrt_line139_157_0, lambda_onfcam4cnrt_line139_154_0);
      vector32 lambda_onfcam4cnrt_line139_159_0 = div16_vv(lambda_onfcam4cnrt_line139_158_0, lambda_onfcam4cnrt_line139_156_0);
      vector32 lambda_onfcam4cnrt_line139_153_0 = ne16_vv(lambda_onfcam4cnrt_line139_152_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line139_160_0 = mux16_vv(lambda_onfcam4cnrt_line139_153_0, lambda_onfcam4cnrt_line139_159_0, ct8_163_0);
      vector32 lambda_nfcam4defst_line125_6661_0 = lt16_vv(lambda_nfcam4defst_line125_6660_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6665_0 = mux16_vv(lambda_nfcam4defst_line125_6661_0, lambda_nfcam4defst_line125_6664_0, lambda_nfcam4defst_line125_6660_0);
      vector32 lambda_onfcam4cnrt_line122_888_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_6665_0);
      vector32 lambda_onfcam4cnrt_line122_889_0 = lambda_onfcam4cnrt_line122_888_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_4 = lambda_onfcam4cnrt_line122_889_0;
      // add lambda_onfcam4cnrt_line122_957_0 <= (lambda_onfcam4cnrt_line122_957_pack_48 , lambda_onfcam4cnrt_line122_957_pack_47 , lambda_onfcam4cnrt_line122_957_pack_46 , lambda_onfcam4cnrt_line122_957_pack_45 , lambda_onfcam4cnrt_line122_957_pack_44 , lambda_onfcam4cnrt_line122_957_pack_43 , lambda_onfcam4cnrt_line122_957_pack_42 , lambda_onfcam4cnrt_line122_957_pack_41 , lambda_onfcam4cnrt_line122_957_pack_40 , lambda_onfcam4cnrt_line122_957_pack_39 , lambda_onfcam4cnrt_line122_957_pack_38 , lambda_onfcam4cnrt_line122_957_pack_37 , lambda_onfcam4cnrt_line122_957_pack_36 , lambda_onfcam4cnrt_line122_957_pack_35 , lambda_onfcam4cnrt_line122_957_pack_34 , lambda_onfcam4cnrt_line122_957_pack_33 , lambda_onfcam4cnrt_line122_957_pack_32 , lambda_onfcam4cnrt_line122_957_pack_31 , lambda_onfcam4cnrt_line122_957_pack_30 , lambda_onfcam4cnrt_line122_957_pack_29 , lambda_onfcam4cnrt_line122_957_pack_28 , lambda_onfcam4cnrt_line122_957_pack_27 , lambda_onfcam4cnrt_line122_957_pack_26 , lambda_onfcam4cnrt_line122_957_pack_25 , lambda_onfcam4cnrt_line122_957_pack_24 , lambda_onfcam4cnrt_line122_957_pack_23 , lambda_onfcam4cnrt_line122_957_pack_22 , lambda_onfcam4cnrt_line122_957_pack_21 , lambda_onfcam4cnrt_line122_957_pack_20 , lambda_onfcam4cnrt_line122_957_pack_19 , lambda_onfcam4cnrt_line122_957_pack_18 , lambda_onfcam4cnrt_line122_957_pack_17 , lambda_onfcam4cnrt_line122_957_pack_16 , lambda_onfcam4cnrt_line122_957_pack_15 , lambda_onfcam4cnrt_line122_957_pack_14 , lambda_onfcam4cnrt_line122_957_pack_13 , lambda_onfcam4cnrt_line122_957_pack_12 , lambda_onfcam4cnrt_line122_957_pack_11 , lambda_onfcam4cnrt_line122_957_pack_10 , lambda_onfcam4cnrt_line122_957_pack_9 , lambda_onfcam4cnrt_line122_957_pack_8 , lambda_onfcam4cnrt_line122_957_pack_7 , lambda_onfcam4cnrt_line122_957_pack_6 , lambda_onfcam4cnrt_line122_957_pack_5 , lambda_onfcam4cnrt_line122_957_pack_4 , lambda_onfcam4cnrt_line122_957_pack_3 , lambda_onfcam4cnrt_line122_957_pack_2 , lambda_onfcam4cnrt_line122_957_pack_1 , lambda_onfcam4cnrt_line122_957_pack_0)
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_1 = add16_vv(lambda_onfcam4cnrt_line122_957_pack_48, lambda_onfcam4cnrt_line122_957_pack_47);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_2 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_1, lambda_onfcam4cnrt_line122_957_pack_46);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_3 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_2, lambda_onfcam4cnrt_line122_957_pack_45);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_4 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_3, lambda_onfcam4cnrt_line122_957_pack_44);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_5 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_4, lambda_onfcam4cnrt_line122_957_pack_43);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_6 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_5, lambda_onfcam4cnrt_line122_957_pack_42);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_7 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_6, lambda_onfcam4cnrt_line122_957_pack_41);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_8 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_7, lambda_onfcam4cnrt_line122_957_pack_40);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_9 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_8, lambda_onfcam4cnrt_line122_957_pack_39);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_10 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_9, lambda_onfcam4cnrt_line122_957_pack_38);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_11 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_10, lambda_onfcam4cnrt_line122_957_pack_37);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_12 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_11, lambda_onfcam4cnrt_line122_957_pack_36);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_13 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_12, lambda_onfcam4cnrt_line122_957_pack_35);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_14 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_13, lambda_onfcam4cnrt_line122_957_pack_34);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_15 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_14, lambda_onfcam4cnrt_line122_957_pack_33);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_16 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_15, lambda_onfcam4cnrt_line122_957_pack_32);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_17 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_16, lambda_onfcam4cnrt_line122_957_pack_31);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_18 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_17, lambda_onfcam4cnrt_line122_957_pack_30);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_19 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_18, lambda_onfcam4cnrt_line122_957_pack_29);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_20 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_19, lambda_onfcam4cnrt_line122_957_pack_28);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_21 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_20, lambda_onfcam4cnrt_line122_957_pack_27);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_22 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_21, lambda_onfcam4cnrt_line122_957_pack_26);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_23 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_22, lambda_onfcam4cnrt_line122_957_pack_25);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_24 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_23, lambda_onfcam4cnrt_line122_957_pack_24);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_25 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_24, lambda_onfcam4cnrt_line122_957_pack_23);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_26 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_25, lambda_onfcam4cnrt_line122_957_pack_22);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_27 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_26, lambda_onfcam4cnrt_line122_957_pack_21);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_28 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_27, lambda_onfcam4cnrt_line122_957_pack_20);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_29 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_28, lambda_onfcam4cnrt_line122_957_pack_19);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_30 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_29, lambda_onfcam4cnrt_line122_957_pack_18);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_31 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_30, lambda_onfcam4cnrt_line122_957_pack_17);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_32 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_31, lambda_onfcam4cnrt_line122_957_pack_16);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_33 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_32, lambda_onfcam4cnrt_line122_957_pack_15);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_34 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_33, lambda_onfcam4cnrt_line122_957_pack_14);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_35 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_34, lambda_onfcam4cnrt_line122_957_pack_13);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_36 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_35, lambda_onfcam4cnrt_line122_957_pack_12);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_37 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_36, lambda_onfcam4cnrt_line122_957_pack_11);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_38 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_37, lambda_onfcam4cnrt_line122_957_pack_10);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_39 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_38, lambda_onfcam4cnrt_line122_957_pack_9);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_40 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_39, lambda_onfcam4cnrt_line122_957_pack_8);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_41 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_40, lambda_onfcam4cnrt_line122_957_pack_7);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_42 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_41, lambda_onfcam4cnrt_line122_957_pack_6);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_43 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_42, lambda_onfcam4cnrt_line122_957_pack_5);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_44 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_43, lambda_onfcam4cnrt_line122_957_pack_4);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_45 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_44, lambda_onfcam4cnrt_line122_957_pack_3);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_46 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_45, lambda_onfcam4cnrt_line122_957_pack_2);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_47 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_46, lambda_onfcam4cnrt_line122_957_pack_1);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_48 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_47, lambda_onfcam4cnrt_line122_957_pack_0);
      vector32 lambda_onfcam4cnrt_line122_957_0 = lambda_onfcam4cnrt_line122_957_0_cotmp_48;

      vector32 lambda_onfcam4cnrt_line139_135_0 = lambda_onfcam4cnrt_line122_957_0;
      vector32 lambda_onfcam4cnrt_line139_136_0 = add16_vv(lambda_onfcam4cnrt_line139_135_0, lambda_onfcam4cnrt_line139_2_0);
      vector32 lambda_onfcam4cnrt_line139_137_0 = rshift16_vv(lambda_onfcam4cnrt_line139_136_0, lambda_onfcam4cnrt_line139_4_0);
      vector32 lambda_onfcam4cnrt_line139_147_0 = mux16_vv(lambda_onfcam4cnrt_line139_32_0, lambda_onfcam4cnrt_line139_146_0, lambda_onfcam4cnrt_line139_137_0);
      vector32 lambda_onfcam4cnrt_line139_148_0 = lambda_onfcam4cnrt_line139_147_0;
      vector32 cnr_514_0 = add16_vv(cnr_349_0, lambda_onfcam4cnrt_line139_148_0);
      vector32 cnr_515_pack_0 = cnr_514_0;
      // max cnr_515_0 <= (cnr_515_pack_1 , cnr_515_pack_0)
      vector32 cnr_515_0_cotmp_1 = max16_vv(cnr_515_pack_1, cnr_515_pack_0);
      vector32 cnr_515_0 = cnr_515_0_cotmp_1;

      vector32 cnr_516_pack_0 = cnr_515_0;
      // min cnr_516_0 <= (cnr_516_pack_1 , cnr_516_pack_0)
      vector32 cnr_516_0_cotmp_1 = min16_vv(cnr_516_pack_1, cnr_516_pack_0);
      vector32 cnr_516_0 = cnr_516_0_cotmp_1;

      vector32 cnr_517_0 = mux16_vv(cnr_127_0, cnr_516_0, cnr_351_0);
      vector32 srp_427_0 = cnr_517_0;
      vector32 lambda_nfcam4defst_line125_7217_0 = lt16_vv(lambda_nfcam4defst_line125_7216_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7221_0 = mux16_vv(lambda_nfcam4defst_line125_7217_0, lambda_nfcam4defst_line125_7220_0, lambda_nfcam4defst_line125_7216_0);
      vector32 lambda_onfcam4cnrt_line122_960_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_7221_0);
      vector32 lambda_onfcam4cnrt_line122_961_0 = lambda_onfcam4cnrt_line122_960_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_46 = lambda_onfcam4cnrt_line122_961_0;
      // add lambda_onfcam4cnrt_line122_1052_0 <= (lambda_onfcam4cnrt_line122_1052_pack_48 , lambda_onfcam4cnrt_line122_1052_pack_47 , lambda_onfcam4cnrt_line122_1052_pack_46 , lambda_onfcam4cnrt_line122_1052_pack_45 , lambda_onfcam4cnrt_line122_1052_pack_44 , lambda_onfcam4cnrt_line122_1052_pack_43 , lambda_onfcam4cnrt_line122_1052_pack_42 , lambda_onfcam4cnrt_line122_1052_pack_41 , lambda_onfcam4cnrt_line122_1052_pack_40 , lambda_onfcam4cnrt_line122_1052_pack_39 , lambda_onfcam4cnrt_line122_1052_pack_38 , lambda_onfcam4cnrt_line122_1052_pack_37 , lambda_onfcam4cnrt_line122_1052_pack_36 , lambda_onfcam4cnrt_line122_1052_pack_35 , lambda_onfcam4cnrt_line122_1052_pack_34 , lambda_onfcam4cnrt_line122_1052_pack_33 , lambda_onfcam4cnrt_line122_1052_pack_32 , lambda_onfcam4cnrt_line122_1052_pack_31 , lambda_onfcam4cnrt_line122_1052_pack_30 , lambda_onfcam4cnrt_line122_1052_pack_29 , lambda_onfcam4cnrt_line122_1052_pack_28 , lambda_onfcam4cnrt_line122_1052_pack_27 , lambda_onfcam4cnrt_line122_1052_pack_26 , lambda_onfcam4cnrt_line122_1052_pack_25 , lambda_onfcam4cnrt_line122_1052_pack_24 , lambda_onfcam4cnrt_line122_1052_pack_23 , lambda_onfcam4cnrt_line122_1052_pack_22 , lambda_onfcam4cnrt_line122_1052_pack_21 , lambda_onfcam4cnrt_line122_1052_pack_20 , lambda_onfcam4cnrt_line122_1052_pack_19 , lambda_onfcam4cnrt_line122_1052_pack_18 , lambda_onfcam4cnrt_line122_1052_pack_17 , lambda_onfcam4cnrt_line122_1052_pack_16 , lambda_onfcam4cnrt_line122_1052_pack_15 , lambda_onfcam4cnrt_line122_1052_pack_14 , lambda_onfcam4cnrt_line122_1052_pack_13 , lambda_onfcam4cnrt_line122_1052_pack_12 , lambda_onfcam4cnrt_line122_1052_pack_11 , lambda_onfcam4cnrt_line122_1052_pack_10 , lambda_onfcam4cnrt_line122_1052_pack_9 , lambda_onfcam4cnrt_line122_1052_pack_8 , lambda_onfcam4cnrt_line122_1052_pack_7 , lambda_onfcam4cnrt_line122_1052_pack_6 , lambda_onfcam4cnrt_line122_1052_pack_5 , lambda_onfcam4cnrt_line122_1052_pack_4 , lambda_onfcam4cnrt_line122_1052_pack_3 , lambda_onfcam4cnrt_line122_1052_pack_2 , lambda_onfcam4cnrt_line122_1052_pack_1 , lambda_onfcam4cnrt_line122_1052_pack_0)
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_1 = add16_vv(lambda_onfcam4cnrt_line122_1052_pack_48, lambda_onfcam4cnrt_line122_1052_pack_47);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_2 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_1, lambda_onfcam4cnrt_line122_1052_pack_46);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_3 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_2, lambda_onfcam4cnrt_line122_1052_pack_45);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_4 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_3, lambda_onfcam4cnrt_line122_1052_pack_44);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_5 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_4, lambda_onfcam4cnrt_line122_1052_pack_43);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_6 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_5, lambda_onfcam4cnrt_line122_1052_pack_42);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_7 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_6, lambda_onfcam4cnrt_line122_1052_pack_41);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_8 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_7, lambda_onfcam4cnrt_line122_1052_pack_40);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_9 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_8, lambda_onfcam4cnrt_line122_1052_pack_39);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_10 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_9, lambda_onfcam4cnrt_line122_1052_pack_38);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_11 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_10, lambda_onfcam4cnrt_line122_1052_pack_37);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_12 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_11, lambda_onfcam4cnrt_line122_1052_pack_36);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_13 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_12, lambda_onfcam4cnrt_line122_1052_pack_35);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_14 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_13, lambda_onfcam4cnrt_line122_1052_pack_34);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_15 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_14, lambda_onfcam4cnrt_line122_1052_pack_33);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_16 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_15, lambda_onfcam4cnrt_line122_1052_pack_32);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_17 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_16, lambda_onfcam4cnrt_line122_1052_pack_31);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_18 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_17, lambda_onfcam4cnrt_line122_1052_pack_30);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_19 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_18, lambda_onfcam4cnrt_line122_1052_pack_29);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_20 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_19, lambda_onfcam4cnrt_line122_1052_pack_28);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_21 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_20, lambda_onfcam4cnrt_line122_1052_pack_27);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_22 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_21, lambda_onfcam4cnrt_line122_1052_pack_26);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_23 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_22, lambda_onfcam4cnrt_line122_1052_pack_25);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_24 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_23, lambda_onfcam4cnrt_line122_1052_pack_24);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_25 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_24, lambda_onfcam4cnrt_line122_1052_pack_23);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_26 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_25, lambda_onfcam4cnrt_line122_1052_pack_22);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_27 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_26, lambda_onfcam4cnrt_line122_1052_pack_21);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_28 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_27, lambda_onfcam4cnrt_line122_1052_pack_20);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_29 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_28, lambda_onfcam4cnrt_line122_1052_pack_19);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_30 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_29, lambda_onfcam4cnrt_line122_1052_pack_18);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_31 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_30, lambda_onfcam4cnrt_line122_1052_pack_17);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_32 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_31, lambda_onfcam4cnrt_line122_1052_pack_16);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_33 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_32, lambda_onfcam4cnrt_line122_1052_pack_15);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_34 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_33, lambda_onfcam4cnrt_line122_1052_pack_14);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_35 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_34, lambda_onfcam4cnrt_line122_1052_pack_13);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_36 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_35, lambda_onfcam4cnrt_line122_1052_pack_12);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_37 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_36, lambda_onfcam4cnrt_line122_1052_pack_11);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_38 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_37, lambda_onfcam4cnrt_line122_1052_pack_10);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_39 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_38, lambda_onfcam4cnrt_line122_1052_pack_9);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_40 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_39, lambda_onfcam4cnrt_line122_1052_pack_8);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_41 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_40, lambda_onfcam4cnrt_line122_1052_pack_7);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_42 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_41, lambda_onfcam4cnrt_line122_1052_pack_6);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_43 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_42, lambda_onfcam4cnrt_line122_1052_pack_5);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_44 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_43, lambda_onfcam4cnrt_line122_1052_pack_4);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_45 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_44, lambda_onfcam4cnrt_line122_1052_pack_3);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_46 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_45, lambda_onfcam4cnrt_line122_1052_pack_2);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_47 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_46, lambda_onfcam4cnrt_line122_1052_pack_1);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_48 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_47, lambda_onfcam4cnrt_line122_1052_pack_0);
      vector32 lambda_onfcam4cnrt_line122_1052_0 = lambda_onfcam4cnrt_line122_1052_0_cotmp_48;

      vector32 lambda_onfcam4cnrt_line139_149_0 = lambda_onfcam4cnrt_line122_1052_0;
      vector32 lambda_onfcam4cnrt_line139_150_0 = add16_vv(lambda_onfcam4cnrt_line139_149_0, lambda_onfcam4cnrt_line139_2_0);
      vector32 lambda_onfcam4cnrt_line139_151_0 = rshift16_vv(lambda_onfcam4cnrt_line139_150_0, lambda_onfcam4cnrt_line139_4_0);
      vector32 lambda_onfcam4cnrt_line139_161_0 = mux16_vv(lambda_onfcam4cnrt_line139_16_0, lambda_onfcam4cnrt_line139_160_0, lambda_onfcam4cnrt_line139_151_0);
      vector32 lambda_onfcam4cnrt_line139_162_0 = lambda_onfcam4cnrt_line139_161_0;
      vector32 cnr_518_0 = add16_vv(cnr_352_0, lambda_onfcam4cnrt_line139_162_0);
      vector32 cnr_519_pack_0 = cnr_518_0;
      // max cnr_519_0 <= (cnr_519_pack_1 , cnr_519_pack_0)
      vector32 cnr_519_0_cotmp_1 = max16_vv(cnr_519_pack_1, cnr_519_pack_0);
      vector32 cnr_519_0 = cnr_519_0_cotmp_1;

      vector32 cnr_520_pack_0 = cnr_519_0;
      // min cnr_520_0 <= (cnr_520_pack_1 , cnr_520_pack_0)
      vector32 cnr_520_0_cotmp_1 = min16_vv(cnr_520_pack_1, cnr_520_pack_0);
      vector32 cnr_520_0 = cnr_520_0_cotmp_1;

      vector32 cnr_521_0 = mux16_vv(cnr_94_0, cnr_520_0, cnr_354_0);
      vector32 srp_427_1 = cnr_521_0;
      vector32 lambda_nfcam4defst_line125_7072_0 = mux16_vv(lambda_nfcam4defst_line125_7071_0, ct8_163_0, lambda_nfcam4defst_line125_7070_0);
      vector32 lambda_nfcam4defst_line125_7573_0 = mux16_vv(lambda_nfcam4defst_line125_7572_0, lambda_nfcam4defst_line125_7072_0, lambda_nfcam4defst_line125_5681_0);
      vector32 lambda_nfcam4defst_line125_7574_0 = lt16_vv(lambda_nfcam4defst_line125_7573_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7575_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7573_0);
      vector32 lambda_nfcam4defst_line125_7576_0 = lt16_vv(lambda_nfcam4defst_line125_7573_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7577_0 = mux16_vv(lambda_nfcam4defst_line125_7576_0, ct8_163_0, lambda_nfcam4defst_line125_7575_0);
      vector32 lambda_nfcam4defst_line125_7578_0 = mux16_vv(lambda_nfcam4defst_line125_7574_0, lambda_nfcam4defst_line125_7577_0, lambda_nfcam4defst_line125_7573_0);
      vector32 lambda_onfcam4cnrt_line122_1059_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_7578_0);
      vector32 lambda_onfcam4cnrt_line122_1060_0 = lambda_onfcam4cnrt_line122_1059_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_14 = lambda_onfcam4cnrt_line122_1060_0;
      vector32 lambda_nfcam4defst_line125_7073_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5714_0);
      vector32 lambda_nfcam4defst_line125_7075_0 = mux16_vv(lambda_nfcam4defst_line125_7074_0, ct8_163_0, lambda_nfcam4defst_line125_7073_0);
      vector32 lambda_nfcam4defst_line125_7580_0 = mux16_vv(lambda_nfcam4defst_line125_7579_0, lambda_nfcam4defst_line125_7075_0, lambda_nfcam4defst_line125_5714_0);
      vector32 lambda_nfcam4defst_line125_7581_0 = lt16_vv(lambda_nfcam4defst_line125_7580_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7582_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7580_0);
      vector32 lambda_nfcam4defst_line125_7583_0 = lt16_vv(lambda_nfcam4defst_line125_7580_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7584_0 = mux16_vv(lambda_nfcam4defst_line125_7583_0, ct8_163_0, lambda_nfcam4defst_line125_7582_0);
      vector32 lambda_nfcam4defst_line125_7585_0 = mux16_vv(lambda_nfcam4defst_line125_7581_0, lambda_nfcam4defst_line125_7584_0, lambda_nfcam4defst_line125_7580_0);
      vector32 lambda_onfcam4cnrt_line122_1061_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_7585_0);
      vector32 lambda_onfcam4cnrt_line122_1062_0 = lambda_onfcam4cnrt_line122_1061_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_5 = lambda_onfcam4cnrt_line122_1062_0;
      // add lambda_onfcam4cnrt_line122_1147_0 <= (lambda_onfcam4cnrt_line122_1147_pack_48 , lambda_onfcam4cnrt_line122_1147_pack_47 , lambda_onfcam4cnrt_line122_1147_pack_46 , lambda_onfcam4cnrt_line122_1147_pack_45 , lambda_onfcam4cnrt_line122_1147_pack_44 , lambda_onfcam4cnrt_line122_1147_pack_43 , lambda_onfcam4cnrt_line122_1147_pack_42 , lambda_onfcam4cnrt_line122_1147_pack_41 , lambda_onfcam4cnrt_line122_1147_pack_40 , lambda_onfcam4cnrt_line122_1147_pack_39 , lambda_onfcam4cnrt_line122_1147_pack_38 , lambda_onfcam4cnrt_line122_1147_pack_37 , lambda_onfcam4cnrt_line122_1147_pack_36 , lambda_onfcam4cnrt_line122_1147_pack_35 , lambda_onfcam4cnrt_line122_1147_pack_34 , lambda_onfcam4cnrt_line122_1147_pack_33 , lambda_onfcam4cnrt_line122_1147_pack_32 , lambda_onfcam4cnrt_line122_1147_pack_31 , lambda_onfcam4cnrt_line122_1147_pack_30 , lambda_onfcam4cnrt_line122_1147_pack_29 , lambda_onfcam4cnrt_line122_1147_pack_28 , lambda_onfcam4cnrt_line122_1147_pack_27 , lambda_onfcam4cnrt_line122_1147_pack_26 , lambda_onfcam4cnrt_line122_1147_pack_25 , lambda_onfcam4cnrt_line122_1147_pack_24 , lambda_onfcam4cnrt_line122_1147_pack_23 , lambda_onfcam4cnrt_line122_1147_pack_22 , lambda_onfcam4cnrt_line122_1147_pack_21 , lambda_onfcam4cnrt_line122_1147_pack_20 , lambda_onfcam4cnrt_line122_1147_pack_19 , lambda_onfcam4cnrt_line122_1147_pack_18 , lambda_onfcam4cnrt_line122_1147_pack_17 , lambda_onfcam4cnrt_line122_1147_pack_16 , lambda_onfcam4cnrt_line122_1147_pack_15 , lambda_onfcam4cnrt_line122_1147_pack_14 , lambda_onfcam4cnrt_line122_1147_pack_13 , lambda_onfcam4cnrt_line122_1147_pack_12 , lambda_onfcam4cnrt_line122_1147_pack_11 , lambda_onfcam4cnrt_line122_1147_pack_10 , lambda_onfcam4cnrt_line122_1147_pack_9 , lambda_onfcam4cnrt_line122_1147_pack_8 , lambda_onfcam4cnrt_line122_1147_pack_7 , lambda_onfcam4cnrt_line122_1147_pack_6 , lambda_onfcam4cnrt_line122_1147_pack_5 , lambda_onfcam4cnrt_line122_1147_pack_4 , lambda_onfcam4cnrt_line122_1147_pack_3 , lambda_onfcam4cnrt_line122_1147_pack_2 , lambda_onfcam4cnrt_line122_1147_pack_1 , lambda_onfcam4cnrt_line122_1147_pack_0)
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_1 = add16_vv(lambda_onfcam4cnrt_line122_1147_pack_48, lambda_onfcam4cnrt_line122_1147_pack_47);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_2 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_1, lambda_onfcam4cnrt_line122_1147_pack_46);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_3 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_2, lambda_onfcam4cnrt_line122_1147_pack_45);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_4 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_3, lambda_onfcam4cnrt_line122_1147_pack_44);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_5 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_4, lambda_onfcam4cnrt_line122_1147_pack_43);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_6 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_5, lambda_onfcam4cnrt_line122_1147_pack_42);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_7 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_6, lambda_onfcam4cnrt_line122_1147_pack_41);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_8 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_7, lambda_onfcam4cnrt_line122_1147_pack_40);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_9 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_8, lambda_onfcam4cnrt_line122_1147_pack_39);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_10 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_9, lambda_onfcam4cnrt_line122_1147_pack_38);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_11 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_10, lambda_onfcam4cnrt_line122_1147_pack_37);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_12 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_11, lambda_onfcam4cnrt_line122_1147_pack_36);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_13 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_12, lambda_onfcam4cnrt_line122_1147_pack_35);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_14 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_13, lambda_onfcam4cnrt_line122_1147_pack_34);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_15 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_14, lambda_onfcam4cnrt_line122_1147_pack_33);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_16 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_15, lambda_onfcam4cnrt_line122_1147_pack_32);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_17 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_16, lambda_onfcam4cnrt_line122_1147_pack_31);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_18 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_17, lambda_onfcam4cnrt_line122_1147_pack_30);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_19 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_18, lambda_onfcam4cnrt_line122_1147_pack_29);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_20 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_19, lambda_onfcam4cnrt_line122_1147_pack_28);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_21 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_20, lambda_onfcam4cnrt_line122_1147_pack_27);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_22 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_21, lambda_onfcam4cnrt_line122_1147_pack_26);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_23 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_22, lambda_onfcam4cnrt_line122_1147_pack_25);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_24 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_23, lambda_onfcam4cnrt_line122_1147_pack_24);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_25 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_24, lambda_onfcam4cnrt_line122_1147_pack_23);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_26 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_25, lambda_onfcam4cnrt_line122_1147_pack_22);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_27 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_26, lambda_onfcam4cnrt_line122_1147_pack_21);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_28 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_27, lambda_onfcam4cnrt_line122_1147_pack_20);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_29 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_28, lambda_onfcam4cnrt_line122_1147_pack_19);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_30 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_29, lambda_onfcam4cnrt_line122_1147_pack_18);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_31 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_30, lambda_onfcam4cnrt_line122_1147_pack_17);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_32 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_31, lambda_onfcam4cnrt_line122_1147_pack_16);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_33 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_32, lambda_onfcam4cnrt_line122_1147_pack_15);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_34 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_33, lambda_onfcam4cnrt_line122_1147_pack_14);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_35 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_34, lambda_onfcam4cnrt_line122_1147_pack_13);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_36 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_35, lambda_onfcam4cnrt_line122_1147_pack_12);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_37 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_36, lambda_onfcam4cnrt_line122_1147_pack_11);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_38 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_37, lambda_onfcam4cnrt_line122_1147_pack_10);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_39 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_38, lambda_onfcam4cnrt_line122_1147_pack_9);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_40 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_39, lambda_onfcam4cnrt_line122_1147_pack_8);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_41 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_40, lambda_onfcam4cnrt_line122_1147_pack_7);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_42 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_41, lambda_onfcam4cnrt_line122_1147_pack_6);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_43 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_42, lambda_onfcam4cnrt_line122_1147_pack_5);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_44 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_43, lambda_onfcam4cnrt_line122_1147_pack_4);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_45 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_44, lambda_onfcam4cnrt_line122_1147_pack_3);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_46 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_45, lambda_onfcam4cnrt_line122_1147_pack_2);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_47 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_46, lambda_onfcam4cnrt_line122_1147_pack_1);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_48 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_47, lambda_onfcam4cnrt_line122_1147_pack_0);
      vector32 lambda_onfcam4cnrt_line122_1147_0 = lambda_onfcam4cnrt_line122_1147_0_cotmp_48;

      vector32 lambda_onfcam4cnrt_line139_163_0 = lambda_onfcam4cnrt_line122_1147_0;
      vector32 lambda_onfcam4cnrt_line139_164_0 = add16_vv(lambda_onfcam4cnrt_line139_163_0, lambda_onfcam4cnrt_line139_2_0);
      vector32 lambda_onfcam4cnrt_line139_165_0 = rshift16_vv(lambda_onfcam4cnrt_line139_164_0, lambda_onfcam4cnrt_line139_4_0);
      vector32 lambda_onfcam4cnrt_line139_174_0 = mux16_vv(lambda_onfcam4cnrt_line139_167_0, lambda_onfcam4cnrt_line139_173_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line139_175_0 = mux16_vv(lambda_onfcam4cnrt_line139_48_0, lambda_onfcam4cnrt_line139_174_0, lambda_onfcam4cnrt_line139_165_0);
      vector32 lambda_onfcam4cnrt_line139_176_0 = lambda_onfcam4cnrt_line139_175_0;
      vector32 cnr_522_0 = add16_vv(cnr_355_0, lambda_onfcam4cnrt_line139_176_0);
      vector32 cnr_523_pack_0 = cnr_522_0;
      // max cnr_523_0 <= (cnr_523_pack_1 , cnr_523_pack_0)
      vector32 cnr_523_0_cotmp_1 = max16_vv(cnr_523_pack_1, cnr_523_pack_0);
      vector32 cnr_523_0 = cnr_523_0_cotmp_1;

      vector32 cnr_524_pack_0 = cnr_523_0;
      // min cnr_524_0 <= (cnr_524_pack_1 , cnr_524_pack_0)
      vector32 cnr_524_0_cotmp_1 = min16_vv(cnr_524_pack_1, cnr_524_pack_0);
      vector32 cnr_524_0 = cnr_524_0_cotmp_1;

      vector32 cnr_525_0 = mux16_vv(cnr_94_0, cnr_524_0, cnr_357_0);
      vector32 srp_427_2 = cnr_525_0;
      out_ptr[y*IN_WIDTH*OUT_CHANNELS + x*OUT_CHANNELS + 2] = srp_427_2;
      out_ptr[y*IN_WIDTH*OUT_CHANNELS + x*OUT_CHANNELS + 1] = srp_427_1;
      out_ptr[y*IN_WIDTH*OUT_CHANNELS + x*OUT_CHANNELS + 0] = srp_427_0;
    }
    for(int x = IN_WIDTH - 3; x < IN_WIDTH; x++){
      // on X boundry
      // shift the stencil window, and load the new input pixel
      ccf_57_pp_0_6_2 = ccf_57_pp_1_6_2;
      ccf_57_pp_0_6_1 = ccf_57_pp_1_6_1;
      ccf_57_pp_0_6_0 = ccf_57_pp_1_6_0;
      ccf_57_pp_0_5_2 = ccf_57_pp_1_5_2;
      ccf_57_pp_0_5_1 = ccf_57_pp_1_5_1;
      ccf_57_pp_0_5_0 = ccf_57_pp_1_5_0;
      ccf_57_pp_0_4_2 = ccf_57_pp_1_4_2;
      ccf_57_pp_0_4_1 = ccf_57_pp_1_4_1;
      ccf_57_pp_0_4_0 = ccf_57_pp_1_4_0;
      ccf_57_pp_0_3_2 = ccf_57_pp_1_3_2;
      ccf_57_pp_0_3_1 = ccf_57_pp_1_3_1;
      ccf_57_pp_0_3_0 = ccf_57_pp_1_3_0;
      ccf_57_pp_0_2_2 = ccf_57_pp_1_2_2;
      ccf_57_pp_0_2_1 = ccf_57_pp_1_2_1;
      ccf_57_pp_0_2_0 = ccf_57_pp_1_2_0;
      ccf_57_pp_0_1_2 = ccf_57_pp_1_1_2;
      ccf_57_pp_0_1_1 = ccf_57_pp_1_1_1;
      ccf_57_pp_0_1_0 = ccf_57_pp_1_1_0;
      ccf_57_pp_0_0_2 = ccf_57_pp_1_0_2;
      ccf_57_pp_0_0_1 = ccf_57_pp_1_0_1;
      ccf_57_pp_0_0_0 = ccf_57_pp_1_0_0;
      ccf_57_pp_1_6_2 = ccf_57_pp_2_6_2;
      ccf_57_pp_1_6_1 = ccf_57_pp_2_6_1;
      ccf_57_pp_1_6_0 = ccf_57_pp_2_6_0;
      ccf_57_pp_1_5_2 = ccf_57_pp_2_5_2;
      ccf_57_pp_1_5_1 = ccf_57_pp_2_5_1;
      ccf_57_pp_1_5_0 = ccf_57_pp_2_5_0;
      ccf_57_pp_1_4_2 = ccf_57_pp_2_4_2;
      ccf_57_pp_1_4_1 = ccf_57_pp_2_4_1;
      ccf_57_pp_1_4_0 = ccf_57_pp_2_4_0;
      ccf_57_pp_1_3_2 = ccf_57_pp_2_3_2;
      ccf_57_pp_1_3_1 = ccf_57_pp_2_3_1;
      ccf_57_pp_1_3_0 = ccf_57_pp_2_3_0;
      ccf_57_pp_1_2_2 = ccf_57_pp_2_2_2;
      ccf_57_pp_1_2_1 = ccf_57_pp_2_2_1;
      ccf_57_pp_1_2_0 = ccf_57_pp_2_2_0;
      ccf_57_pp_1_1_2 = ccf_57_pp_2_1_2;
      ccf_57_pp_1_1_1 = ccf_57_pp_2_1_1;
      ccf_57_pp_1_1_0 = ccf_57_pp_2_1_0;
      ccf_57_pp_1_0_2 = ccf_57_pp_2_0_2;
      ccf_57_pp_1_0_1 = ccf_57_pp_2_0_1;
      ccf_57_pp_1_0_0 = ccf_57_pp_2_0_0;
      ccf_57_pp_2_6_2 = ccf_57_pp_3_6_2;
      ccf_57_pp_2_6_1 = ccf_57_pp_3_6_1;
      ccf_57_pp_2_6_0 = ccf_57_pp_3_6_0;
      ccf_57_pp_2_5_2 = ccf_57_pp_3_5_2;
      ccf_57_pp_2_5_1 = ccf_57_pp_3_5_1;
      ccf_57_pp_2_5_0 = ccf_57_pp_3_5_0;
      ccf_57_pp_2_4_2 = ccf_57_pp_3_4_2;
      ccf_57_pp_2_4_1 = ccf_57_pp_3_4_1;
      ccf_57_pp_2_4_0 = ccf_57_pp_3_4_0;
      ccf_57_pp_2_3_2 = ccf_57_pp_3_3_2;
      ccf_57_pp_2_3_1 = ccf_57_pp_3_3_1;
      ccf_57_pp_2_3_0 = ccf_57_pp_3_3_0;
      ccf_57_pp_2_2_2 = ccf_57_pp_3_2_2;
      ccf_57_pp_2_2_1 = ccf_57_pp_3_2_1;
      ccf_57_pp_2_2_0 = ccf_57_pp_3_2_0;
      ccf_57_pp_2_1_2 = ccf_57_pp_3_1_2;
      ccf_57_pp_2_1_1 = ccf_57_pp_3_1_1;
      ccf_57_pp_2_1_0 = ccf_57_pp_3_1_0;
      ccf_57_pp_2_0_2 = ccf_57_pp_3_0_2;
      ccf_57_pp_2_0_1 = ccf_57_pp_3_0_1;
      ccf_57_pp_2_0_0 = ccf_57_pp_3_0_0;
      ccf_57_pp_3_6_2 = ccf_57_pp_4_6_2;
      ccf_57_pp_3_6_1 = ccf_57_pp_4_6_1;
      ccf_57_pp_3_6_0 = ccf_57_pp_4_6_0;
      ccf_57_pp_3_5_2 = ccf_57_pp_4_5_2;
      ccf_57_pp_3_5_1 = ccf_57_pp_4_5_1;
      ccf_57_pp_3_5_0 = ccf_57_pp_4_5_0;
      ccf_57_pp_3_4_2 = ccf_57_pp_4_4_2;
      ccf_57_pp_3_4_1 = ccf_57_pp_4_4_1;
      ccf_57_pp_3_4_0 = ccf_57_pp_4_4_0;
      ccf_57_pp_3_3_2 = ccf_57_pp_4_3_2;
      ccf_57_pp_3_3_1 = ccf_57_pp_4_3_1;
      ccf_57_pp_3_3_0 = ccf_57_pp_4_3_0;
      ccf_57_pp_3_2_2 = ccf_57_pp_4_2_2;
      ccf_57_pp_3_2_1 = ccf_57_pp_4_2_1;
      ccf_57_pp_3_2_0 = ccf_57_pp_4_2_0;
      ccf_57_pp_3_1_2 = ccf_57_pp_4_1_2;
      ccf_57_pp_3_1_1 = ccf_57_pp_4_1_1;
      ccf_57_pp_3_1_0 = ccf_57_pp_4_1_0;
      ccf_57_pp_3_0_2 = ccf_57_pp_4_0_2;
      ccf_57_pp_3_0_1 = ccf_57_pp_4_0_1;
      ccf_57_pp_3_0_0 = ccf_57_pp_4_0_0;
      ccf_57_pp_4_6_2 = ccf_57_pp_5_6_2;
      ccf_57_pp_4_6_1 = ccf_57_pp_5_6_1;
      ccf_57_pp_4_6_0 = ccf_57_pp_5_6_0;
      ccf_57_pp_4_5_2 = ccf_57_pp_5_5_2;
      ccf_57_pp_4_5_1 = ccf_57_pp_5_5_1;
      ccf_57_pp_4_5_0 = ccf_57_pp_5_5_0;
      ccf_57_pp_4_4_2 = ccf_57_pp_5_4_2;
      ccf_57_pp_4_4_1 = ccf_57_pp_5_4_1;
      ccf_57_pp_4_4_0 = ccf_57_pp_5_4_0;
      ccf_57_pp_4_3_2 = ccf_57_pp_5_3_2;
      ccf_57_pp_4_3_1 = ccf_57_pp_5_3_1;
      ccf_57_pp_4_3_0 = ccf_57_pp_5_3_0;
      ccf_57_pp_4_2_2 = ccf_57_pp_5_2_2;
      ccf_57_pp_4_2_1 = ccf_57_pp_5_2_1;
      ccf_57_pp_4_2_0 = ccf_57_pp_5_2_0;
      ccf_57_pp_4_1_2 = ccf_57_pp_5_1_2;
      ccf_57_pp_4_1_1 = ccf_57_pp_5_1_1;
      ccf_57_pp_4_1_0 = ccf_57_pp_5_1_0;
      ccf_57_pp_4_0_2 = ccf_57_pp_5_0_2;
      ccf_57_pp_4_0_1 = ccf_57_pp_5_0_1;
      ccf_57_pp_4_0_0 = ccf_57_pp_5_0_0;
      ccf_57_pp_5_6_2 = ccf_57_pp_6_6_2;
      ccf_57_pp_5_6_1 = ccf_57_pp_6_6_1;
      ccf_57_pp_5_6_0 = ccf_57_pp_6_6_0;
      ccf_57_pp_5_5_2 = ccf_57_pp_6_5_2;
      ccf_57_pp_5_5_1 = ccf_57_pp_6_5_1;
      ccf_57_pp_5_5_0 = ccf_57_pp_6_5_0;
      ccf_57_pp_5_4_2 = ccf_57_pp_6_4_2;
      ccf_57_pp_5_4_1 = ccf_57_pp_6_4_1;
      ccf_57_pp_5_4_0 = ccf_57_pp_6_4_0;
      ccf_57_pp_5_3_2 = ccf_57_pp_6_3_2;
      ccf_57_pp_5_3_1 = ccf_57_pp_6_3_1;
      ccf_57_pp_5_3_0 = ccf_57_pp_6_3_0;
      ccf_57_pp_5_2_2 = ccf_57_pp_6_2_2;
      ccf_57_pp_5_2_1 = ccf_57_pp_6_2_1;
      ccf_57_pp_5_2_0 = ccf_57_pp_6_2_0;
      ccf_57_pp_5_1_2 = ccf_57_pp_6_1_2;
      ccf_57_pp_5_1_1 = ccf_57_pp_6_1_1;
      ccf_57_pp_5_1_0 = ccf_57_pp_6_1_0;
      ccf_57_pp_5_0_2 = ccf_57_pp_6_0_2;
      ccf_57_pp_5_0_1 = ccf_57_pp_6_0_1;
      ccf_57_pp_5_0_0 = ccf_57_pp_6_0_0;
      
      // load the update stencil
      ccf_57_pp_6_6_2 = in_ptr[(y+6)*IN_WIDTH*IN_CHANNELS + (x + 3 - IN_WIDTH)*IN_CHANNELS + 2];
      ccf_57_pp_6_6_2 = getr16_vv(ccf_57_pp_6_6_2);
      ccf_57_pp_6_6_1 = in_ptr[(y+6)*IN_WIDTH*IN_CHANNELS + (x + 3 - IN_WIDTH)*IN_CHANNELS + 1];
      ccf_57_pp_6_6_1 = getr16_vv(ccf_57_pp_6_6_1);
      ccf_57_pp_6_6_0 = in_ptr[(y+6)*IN_WIDTH*IN_CHANNELS + (x + 3 - IN_WIDTH)*IN_CHANNELS + 0];
      ccf_57_pp_6_6_0 = getr16_vv(ccf_57_pp_6_6_0);
      ccf_57_pp_6_5_2 = in_ptr[(y+5)*IN_WIDTH*IN_CHANNELS + (x + 3 - IN_WIDTH)*IN_CHANNELS + 2];
      ccf_57_pp_6_5_2 = getr16_vv(ccf_57_pp_6_5_2);
      ccf_57_pp_6_5_1 = in_ptr[(y+5)*IN_WIDTH*IN_CHANNELS + (x + 3 - IN_WIDTH)*IN_CHANNELS + 1];
      ccf_57_pp_6_5_1 = getr16_vv(ccf_57_pp_6_5_1);
      ccf_57_pp_6_5_0 = in_ptr[(y+5)*IN_WIDTH*IN_CHANNELS + (x + 3 - IN_WIDTH)*IN_CHANNELS + 0];
      ccf_57_pp_6_5_0 = getr16_vv(ccf_57_pp_6_5_0);
      ccf_57_pp_6_4_2 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (x + 3 - IN_WIDTH)*IN_CHANNELS + 2];
      ccf_57_pp_6_4_2 = getr16_vv(ccf_57_pp_6_4_2);
      ccf_57_pp_6_4_1 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (x + 3 - IN_WIDTH)*IN_CHANNELS + 1];
      ccf_57_pp_6_4_1 = getr16_vv(ccf_57_pp_6_4_1);
      ccf_57_pp_6_4_0 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (x + 3 - IN_WIDTH)*IN_CHANNELS + 0];
      ccf_57_pp_6_4_0 = getr16_vv(ccf_57_pp_6_4_0);
      ccf_57_pp_6_3_2 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (x + 3 - IN_WIDTH)*IN_CHANNELS + 2];
      ccf_57_pp_6_3_2 = getr16_vv(ccf_57_pp_6_3_2);
      ccf_57_pp_6_3_1 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (x + 3 - IN_WIDTH)*IN_CHANNELS + 1];
      ccf_57_pp_6_3_1 = getr16_vv(ccf_57_pp_6_3_1);
      ccf_57_pp_6_3_0 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (x + 3 - IN_WIDTH)*IN_CHANNELS + 0];
      ccf_57_pp_6_3_0 = getr16_vv(ccf_57_pp_6_3_0);
      ccf_57_pp_6_2_2 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (x + 3 - IN_WIDTH)*IN_CHANNELS + 2];
      ccf_57_pp_6_2_2 = getr16_vv(ccf_57_pp_6_2_2);
      ccf_57_pp_6_2_1 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (x + 3 - IN_WIDTH)*IN_CHANNELS + 1];
      ccf_57_pp_6_2_1 = getr16_vv(ccf_57_pp_6_2_1);
      ccf_57_pp_6_2_0 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (x + 3 - IN_WIDTH)*IN_CHANNELS + 0];
      ccf_57_pp_6_2_0 = getr16_vv(ccf_57_pp_6_2_0);
      ccf_57_pp_6_1_2 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (x + 3 - IN_WIDTH)*IN_CHANNELS + 2];
      ccf_57_pp_6_1_2 = getr16_vv(ccf_57_pp_6_1_2);
      ccf_57_pp_6_1_1 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (x + 3 - IN_WIDTH)*IN_CHANNELS + 1];
      ccf_57_pp_6_1_1 = getr16_vv(ccf_57_pp_6_1_1);
      ccf_57_pp_6_1_0 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (x + 3 - IN_WIDTH)*IN_CHANNELS + 0];
      ccf_57_pp_6_1_0 = getr16_vv(ccf_57_pp_6_1_0);
      ccf_57_pp_6_0_2 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (x + 3 - IN_WIDTH)*IN_CHANNELS + 2];
      ccf_57_pp_6_0_2 = getr16_vv(ccf_57_pp_6_0_2);
      ccf_57_pp_6_0_1 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (x + 3 - IN_WIDTH)*IN_CHANNELS + 1];
      ccf_57_pp_6_0_1 = getr16_vv(ccf_57_pp_6_0_1);
      ccf_57_pp_6_0_0 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (x + 3 - IN_WIDTH)*IN_CHANNELS + 0];
      ccf_57_pp_6_0_0 = getr16_vv(ccf_57_pp_6_0_0);
      
      // Start operation
      vector32 centroid_pos_0 = mv16_sv(x);
      vector32 centroid_pos_1 = mv16_sv(y);
      vector32 cnr_352_0 = ccf_57_pp_3_3_1;
      vector32 cnr_432_0 = ccf_57_pp_4_0_2;
      vector32 cnr_439_0 = ccf_57_pp_6_2_0;
      vector32 cnr_460_0 = ccf_57_pp_1_6_0;
      vector32 cnr_375_0 = ccf_57_pp_1_1_2;
      vector32 lambda_onfcam4cnrt_line122_31_0 = c_225_0;
      vector32 radPwr1_8_0 = tap_cnr_radOffset_0;
      vector32 cnr_447_0 = ccf_57_pp_6_5_2;
      vector32 cnr_433_0 = ccf_57_pp_0_4_0;
      vector32 radPwr1_4_0 = tap_cnr_radFctr_0;
      vector32 cnr_455_0 = ccf_57_pp_3_6_1;
      vector32 cnr_484_0 = ccf_57_pp_0_6_0;
      vector32 cnr_424_0 = ccf_57_pp_3_4_0;
      vector32 cnr_373_0 = ccf_57_pp_1_1_0;
      vector32 cnr_376_0 = ccf_57_pp_1_4_0;
      vector32 denDiff_62_0 = c_6_0;
      vector32 cnr_427_0 = ccf_57_pp_3_1_0;
      vector32 lambda_onfcam4ccmt_line101_174_0 = c_2_0;
      vector32 calcXtk_195_0 = inv16_vv(lambda_onfcam4ccmt_line101_174_0);
      vector32 cnr_509_0 = ccf_57_pp_0_5_2;
      vector32 cnr_365_0 = ccf_57_pp_2_5_1;
      vector32 lambda_onfcam4cnrt_line62_2_0 = sub16_vv(tap_cnr_denYHighThr_0, tap_cnr_denYLowThr_0);
      vector32 lambda_onfcam4cnrt_line47_42_0 = c_4_0;
      vector32 cnr_498_0 = ccf_57_pp_6_6_2;
      vector32 lambda_onfcam4cnrt_line122_10_0 = c_15_0;
      vector32 cnr_451_0 = ccf_57_pp_2_6_0;
      vector32 cnr_425_0 = ccf_57_pp_3_4_1;
      vector32 lambda_onfcam4cnrt_line121_1845_0 = sub16_vv(cnr_425_0, cnr_352_0);
      vector32 cnr_465_0 = ccf_57_pp_3_0_2;
      vector32 cnr_381_0 = ccf_57_pp_2_4_2;
      vector32 cnr_442_0 = ccf_57_pp_6_0_0;
      vector32 lambda_nfcam4defst_line125_4865_0 = lambda_onfcam4cnrt_line121_1845_0;
      vector32 cnr_362_0 = ccf_57_pp_4_4_1;
      vector32 cnr_494_0 = ccf_57_pp_0_2_1;
      vector32 ct8_163_0 = c_0_0;
      vector32 cnr_515_pack_1 = ct8_163_0;
      vector32 cnr_422_0 = ccf_57_pp_5_2_1;
      vector32 cnr_370_0 = ccf_57_pp_5_3_0;
      vector32 cnr_443_0 = ccf_57_pp_6_0_1;
      vector32 cnr_97_0 = c_1023_0;
      vector32 cnr_401_0 = ccf_57_pp_2_2_1;
      vector32 cnr_399_0 = ccf_57_pp_2_1_2;
      vector32 cnr_475_0 = ccf_57_pp_0_0_0;
      vector32 cnr_369_0 = ccf_57_pp_4_1_2;
      vector32 cnr_469_0 = ccf_57_pp_6_4_0;
      vector32 lambda_onfcam4cnrt_line121_2909_pack_0 = ct8_163_0;
      vector32 cnr_452_0 = ccf_57_pp_2_6_1;
      vector32 cnr_504_0 = ccf_57_pp_0_5_1;
      vector32 cnr_430_0 = ccf_57_pp_4_0_0;
      vector32 cnr_429_0 = ccf_57_pp_3_1_2;
      vector32 cnr_470_0 = ccf_57_pp_6_4_1;
      vector32 lambda_onfcam4cnrt_line62_3_0 = lambda_onfcam4cnrt_line62_2_0;
      vector32 lambda_onfcam4cnrt_line62_0 = tap_cnr_denYLowThr_0;
      vector32 cnr_478_0 = ccf_57_pp_0_1_0;
      vector32 cnr_441_0 = ccf_57_pp_6_2_2;
      vector32 cnr_397_0 = ccf_57_pp_2_1_0;
      vector32 lambda_onfcam4cnrt_line121_2611_0 = sub16_vv(cnr_494_0, cnr_352_0);
      vector32 cnr_472_0 = ccf_57_pp_6_1_0;
      vector32 lambda_onfcam4dpct_line120_355_0 = c_1_0;
      vector32 ct8_174_0 = c_15_0;
      vector32 ct8_171_0 = c_1_0;
      vector32 radPwr1_9_0 = lshift16_vv(ct8_171_0, radPwr1_8_0);
      vector32 lambda_onfcam4cnrt_line139_31_0 = tap_cnr_useSigmaFilter0_0;
      vector32 lambda_onfcam4cnrt_line139_32_0 = eq16_vv(lambda_onfcam4cnrt_line139_31_0, ct8_171_0);
      vector32 yCenter_5_0 = tap_cnr_crdShift_0;
      vector32 lambda_onfcam4cnrt_line64_2_0 = tap_cnr_denUVHighThr_0;
      vector32 cnr_434_0 = ccf_57_pp_0_4_1;
      vector32 cnr_415_0 = ccf_57_pp_3_2_0;
      vector32 cnr_377_0 = ccf_57_pp_1_4_1;
      vector32 lambda_onfcam4cnrt_line121_1797_0 = sub16_vv(cnr_377_0, cnr_352_0);
      vector32 cnr_411_0 = ccf_57_pp_4_5_2;
      vector32 lambda_nfcam4defst_line125_4817_0 = lambda_onfcam4cnrt_line121_1797_0;
      vector32 cnr_379_0 = ccf_57_pp_2_4_0;
      vector32 cnr_412_0 = ccf_57_pp_5_5_0;
      vector32 cnr_395_0 = ccf_57_pp_4_3_1;
      vector32 cnr_448_0 = ccf_57_pp_0_3_0;
      vector32 lambda_onfcam4cnrt_line122_85_0 = c_400_0;
      vector32 lambda_onfcam4cnrt_line47_113_0 = cnr_379_0;
      vector32 lambda_onfcam4cnrt_line121_1842_0 = sub16_vv(cnr_422_0, cnr_352_0);
      vector32 cnr_468_0 = ccf_57_pp_6_3_2;
      vector32 lambda_onfcam4cnrt_line139_47_0 = tap_cnr_useSigmaFilter2_0;
      vector32 cnr_481_0 = ccf_57_pp_1_0_0;
      vector32 cnr_413_0 = ccf_57_pp_5_5_1;
      vector32 cnr_446_0 = ccf_57_pp_6_5_1;
      vector32 lambda_onfcam4cnrt_line121_1785_0 = sub16_vv(cnr_365_0, cnr_352_0);
      vector32 lambda_onfcam4cnrt_line121_2467_0 = sub16_vv(cnr_470_0, cnr_352_0);
      vector32 lambda_onfcam4cnrt_line121_1833_0 = sub16_vv(cnr_413_0, cnr_352_0);
      vector32 cnr_483_0 = ccf_57_pp_1_0_2;
      vector32 lambda_onfcam4cnrt_line122_7_0 = c_300_0;
      vector32 cnr_476_0 = ccf_57_pp_0_0_1;
      vector32 cnr_400_0 = ccf_57_pp_2_2_0;
      vector32 cnr_473_0 = ccf_57_pp_6_1_1;
      vector32 lambda_onfcam4cnrt_line121_2485_0 = sub16_vv(cnr_473_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_6099_0 = lambda_onfcam4cnrt_line121_2485_0;
      vector32 lambda_onfcam4cnrt_line47_111_0 = cnr_376_0;
      vector32 srp_419_0 = c_2_0;
      vector32 cnr_403_0 = ccf_57_pp_3_5_0;
      vector32 lambda_onfcam4cnrt_line47_128_0 = cnr_403_0;
      vector32 lambda_onfcam4cnrt_line47_129_0 = mult16_vv(denDiff_62_0, lambda_onfcam4cnrt_line47_128_0);
      vector32 lambda_onfcam4cnrt_line47_145_pack_2 = lambda_onfcam4cnrt_line47_129_0;
      vector32 lambda_onfcam4cnrt_line122_0 = c_20_0;
      vector32 cnr_495_0 = ccf_57_pp_0_2_2;
      vector32 lambda_onfcam4cnrt_line122_19_0 = c_90_0;
      vector32 lambda_onfcam4cnrt_line47_135_0 = cnr_415_0;
      vector32 cnr_499_0 = ccf_57_pp_0_5_0;
      vector32 cnr_474_0 = ccf_57_pp_6_1_2;
      vector32 cnr_489_0 = ccf_57_pp_2_0_2;
      vector32 lambda_onfcam4cnrt_line139_2_0 = c_2048_0;
      vector32 ct8_172_0 = c_255_0;
      vector32 ct8_173_0 = sub16_vv(ct8_172_0, centroid_pos_1);
      vector32 ct8_175_0 = add16_vv(ct8_173_0, ct8_174_0);
      vector32 cnr_419_0 = ccf_57_pp_1_2_1;
      vector32 lambda_onfcam4cnrt_line121_1839_0 = sub16_vv(cnr_419_0, cnr_352_0);
      vector32 cnr_15_0 = c_511_0;
      vector32 cnr_524_pack_1 = cnr_15_0;
      vector32 cnr_359_0 = ccf_57_pp_1_5_1;
      vector32 lambda_onfcam4cnrt_line121_1779_0 = sub16_vv(cnr_359_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_4799_0 = lambda_onfcam4cnrt_line121_1779_0;
      vector32 cnr_497_0 = ccf_57_pp_6_6_1;
      vector32 lambda_onfcam4cnrt_line121_2629_0 = sub16_vv(cnr_497_0, cnr_352_0);
      vector32 cnr_382_0 = ccf_57_pp_1_3_0;
      vector32 srp_420_0 = c_2_0;
      vector32 lambda_nfcam4defst_line125_6363_0 = lambda_onfcam4cnrt_line121_2629_0;
      vector32 cnr_418_0 = ccf_57_pp_1_2_0;
      vector32 cnr_388_0 = ccf_57_pp_5_4_0;
      vector32 cnr_384_0 = ccf_57_pp_1_3_2;
      vector32 cnr_482_0 = ccf_57_pp_1_0_1;
      vector32 lambda_onfcam4cnrt_line121_2539_0 = sub16_vv(cnr_482_0, cnr_352_0);
      vector32 cnr_402_0 = ccf_57_pp_2_2_2;
      vector32 lambda_onfcam4cnrt_line121_2503_0 = sub16_vv(cnr_476_0, cnr_352_0);
      vector32 cnr_355_0 = ccf_57_pp_3_3_2;
      vector32 lambda_onfcam4cnrt_line121_2221_0 = sub16_vv(cnr_429_0, cnr_355_0);
      vector32 lambda_onfcam4cnrt_line121_2617_0 = sub16_vv(cnr_495_0, cnr_355_0);
      vector32 lambda_onfcam4cnrt_line121_2293_0 = sub16_vv(cnr_441_0, cnr_355_0);
      vector32 lambda_onfcam4cnrt_line121_2581_0 = sub16_vv(cnr_489_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_5747_0 = lambda_onfcam4cnrt_line121_2293_0;
      vector32 lambda_onfcam4cnrt_line121_2455_0 = sub16_vv(cnr_468_0, cnr_355_0);
      vector32 lambda_onfcam4cnrt_line121_2239_0 = sub16_vv(cnr_432_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_5648_0 = lambda_onfcam4cnrt_line121_2239_0;
      vector32 lambda_onfcam4cnrt_line121_1819_0 = sub16_vv(cnr_399_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_4839_0 = lambda_onfcam4cnrt_line121_1819_0;
      vector32 lambda_onfcam4cnrt_line121_1831_0 = sub16_vv(cnr_411_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_6275_0 = lambda_onfcam4cnrt_line121_2581_0;
      vector32 cnr_516_pack_1 = cnr_97_0;
      vector32 cnr_383_0 = ccf_57_pp_1_3_1;
      vector32 lambda_onfcam4cnrt_line121_1803_0 = sub16_vv(cnr_383_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_4823_0 = lambda_onfcam4cnrt_line121_1803_0;
      vector32 calcXtk_194_0 = c_36_0;
      vector32 lambda_onfcam4cnrt_line121_2437_0 = sub16_vv(cnr_465_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_6011_0 = lambda_onfcam4cnrt_line121_2437_0;
      vector32 lambda_onfcam4cnrt_line121_2377_0 = sub16_vv(cnr_455_0, cnr_352_0);
      vector32 lambda_onfcam4cnrt_line121_1782_0 = sub16_vv(cnr_362_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_4802_0 = lambda_onfcam4cnrt_line121_1782_0;
      vector32 srp_421_0 = c_2_0;
      vector32 srp_418_0 = c_2_0;
      vector32 cnr_357_pack_1 = cnr_15_0;
      vector32 lambda_nfcam4defst_line125_4859_0 = lambda_onfcam4cnrt_line121_1839_0;
      vector32 cnr_356_pack_0 = cnr_355_0;
      vector32 lambda_onfcam4cnrt_line139_15_0 = tap_cnr_useSigmaFilter1_0;
      vector32 lambda_onfcam4cnrt_line139_16_0 = eq16_vv(lambda_onfcam4cnrt_line139_15_0, ct8_171_0);
      vector32 cnr_410_0 = ccf_57_pp_4_5_1;
      vector32 lambda_onfcam4cnrt_line121_1830_0 = sub16_vv(cnr_410_0, cnr_352_0);
      vector32 cnr_360_0 = ccf_57_pp_1_5_2;
      vector32 cnr_486_0 = ccf_57_pp_0_6_2;
      vector32 radPwr1_6_0 = tap_cnr_radShift_0;
      vector32 cnr_417_0 = ccf_57_pp_3_2_2;
      vector32 lambda_onfcam4cnrt_line121_1837_0 = sub16_vv(cnr_417_0, cnr_355_0);
      vector32 cnr_385_0 = ccf_57_pp_5_1_0;
      vector32 cnr_368_0 = ccf_57_pp_4_1_1;
      vector32 radPwr2_3_pack_1 = tap_cnr_radMin_0;
      vector32 cnr_445_0 = ccf_57_pp_6_5_0;
      vector32 cnr_380_0 = ccf_57_pp_2_4_1;
      vector32 cnr_449_0 = ccf_57_pp_0_3_1;
      vector32 lambda_onfcam4cnrt_line121_2341_0 = sub16_vv(cnr_449_0, cnr_352_0);
      vector32 cnr_480_0 = ccf_57_pp_0_1_2;
      vector32 lambda_onfcam4cnrt_line121_2527_0 = sub16_vv(cnr_480_0, cnr_355_0);
      vector32 cnr_438_0 = ccf_57_pp_5_6_2;
      vector32 cnr_358_0 = ccf_57_pp_1_5_0;
      vector32 cnr_457_0 = ccf_57_pp_4_6_0;
      vector32 lambda_nfcam4defst_line125_4805_0 = lambda_onfcam4cnrt_line121_1785_0;
      vector32 cnr_485_0 = ccf_57_pp_0_6_1;
      vector32 lambda_onfcam4cnrt_line121_2557_0 = sub16_vv(cnr_485_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_6231_0 = lambda_onfcam4cnrt_line121_2557_0;
      vector32 calcBlc_162_0 = c_128_0;
      vector32 cnr_428_0 = ccf_57_pp_3_1_1;
      vector32 cnr_459_0 = ccf_57_pp_4_6_2;
      vector32 cnr_431_0 = ccf_57_pp_4_0_1;
      vector32 lambda_onfcam4dent_line229_215_0 = c_24_0;
      vector32 lambda_onfcam4cnrt_line47_141_0 = cnr_424_0;
      vector32 lambda_onfcam4cnrt_line47_142_0 = mult16_vv(lambda_onfcam4dent_line229_215_0, lambda_onfcam4cnrt_line47_141_0);
      vector32 cnr_421_0 = ccf_57_pp_5_2_0;
      vector32 lambda_onfcam4cnrt_line47_139_0 = cnr_421_0;
      vector32 lambda_onfcam4cnrt_line47_143_0 = cnr_427_0;
      vector32 lambda_onfcam4cnrt_line47_144_0 = mult16_vv(denDiff_62_0, lambda_onfcam4cnrt_line47_143_0);
      vector32 lambda_onfcam4cnrt_line47_145_pack_22 = lambda_onfcam4cnrt_line47_144_0;
      vector32 cnr_416_0 = ccf_57_pp_3_2_1;
      vector32 lambda_onfcam4cnrt_line121_2323_0 = sub16_vv(cnr_446_0, cnr_352_0);
      vector32 cnr_366_0 = ccf_57_pp_2_5_2;
      vector32 lambda_onfcam4cnrt_line121_2648_0 = sub16_vv(cnr_504_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_6396_0 = lambda_onfcam4cnrt_line121_2648_0;
      vector32 cnr_414_0 = ccf_57_pp_5_5_2;
      vector32 lambda_onfcam4cnrt_line121_1834_0 = sub16_vv(cnr_414_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_4854_0 = lambda_onfcam4cnrt_line121_1834_0;
      vector32 lambda_onfcam4cnrt_line121_2563_0 = sub16_vv(cnr_486_0, cnr_355_0);
      vector32 lambda_onfcam4cnrt_line139_48_0 = eq16_vv(lambda_onfcam4cnrt_line139_47_0, ct8_171_0);
      vector32 calcBlc_163_0 = c_10_0;
      vector32 cnr_374_0 = ccf_57_pp_1_1_1;
      vector32 lambda_onfcam4cnrt_line121_2215_0 = sub16_vv(cnr_428_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_5604_0 = lambda_onfcam4cnrt_line121_2215_0;
      vector32 radPwr2_4_pack_1 = tap_cnr_radMax_0;
      vector32 cnr_349_0 = ccf_57_pp_3_3_0;
      vector32 lambda_onfcam4cnrt_line121_1775_0 = sub16_vv(cnr_349_0, cnr_349_0);
      vector32 lambda_onfcam4cnrt_line121_1796_0 = sub16_vv(cnr_376_0, cnr_349_0);
      vector32 lambda_onfcam4cnrt_line121_1838_0 = sub16_vv(cnr_418_0, cnr_349_0);
      vector32 lambda_onfcam4cnrt_line121_2461_0 = sub16_vv(cnr_469_0, cnr_349_0);
      vector32 lambda_onfcam4cnrt_line121_2551_0 = sub16_vv(cnr_484_0, cnr_349_0);
      vector32 lambda_onfcam4cnrt_line121_1778_0 = sub16_vv(cnr_358_0, cnr_349_0);
      vector32 lambda_onfcam4cnrt_line121_1790_0 = sub16_vv(cnr_370_0, cnr_349_0);
      vector32 cnr_350_pack_0 = cnr_349_0;
      vector32 lambda_onfcam4cnrt_line121_1823_0 = sub16_vv(cnr_403_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_6055_0 = lambda_onfcam4cnrt_line121_2461_0;
      vector32 lambda_onfcam4cnrt_line121_2335_0 = sub16_vv(cnr_448_0, cnr_349_0);
      vector32 lambda_onfcam4cnrt_line121_2515_0 = sub16_vv(cnr_478_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_6154_0 = lambda_onfcam4cnrt_line121_2515_0;
      vector32 lambda_onfcam4cnrt_line121_2641_0 = sub16_vv(cnr_499_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_6385_0 = lambda_onfcam4cnrt_line121_2641_0;
      vector32 lambda_nfcam4defst_line125_4810_0 = lambda_onfcam4cnrt_line121_1790_0;
      vector32 lambda_nfcam4defst_line125_4795_0 = lambda_onfcam4cnrt_line121_1775_0;
      vector32 lambda_onfcam4cnrt_line121_2227_0 = sub16_vv(cnr_430_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_5626_0 = lambda_onfcam4cnrt_line121_2227_0;
      vector32 lambda_onfcam4cnrt_line121_2497_0 = sub16_vv(cnr_475_0, cnr_349_0);
      vector32 lambda_onfcam4cnrt_line121_2245_0 = sub16_vv(cnr_433_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_5659_0 = lambda_onfcam4cnrt_line121_2245_0;
      vector32 lambda_onfcam4cnrt_line121_2209_0 = sub16_vv(cnr_427_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_5593_0 = lambda_onfcam4cnrt_line121_2209_0;
      vector32 lambda_onfcam4cnrt_line121_1820_0 = sub16_vv(cnr_400_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_4840_0 = lambda_onfcam4cnrt_line121_1820_0;
      vector32 lambda_onfcam4cnrt_line47_99_0 = cnr_349_0;
      vector32 lambda_onfcam4cnrt_line121_1805_0 = sub16_vv(cnr_385_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_4825_0 = lambda_onfcam4cnrt_line121_1805_0;
      vector32 lambda_onfcam4cnrt_line121_1808_0 = sub16_vv(cnr_388_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_4828_0 = lambda_onfcam4cnrt_line121_1808_0;
      vector32 lambda_onfcam4cnrt_line121_2479_0 = sub16_vv(cnr_472_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_6121_0 = lambda_onfcam4cnrt_line121_2497_0;
      vector32 lambda_onfcam4cnrt_line121_2533_0 = sub16_vv(cnr_481_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_6187_0 = lambda_onfcam4cnrt_line121_2533_0;
      vector32 lambda_onfcam4cnrt_line121_2317_0 = sub16_vv(cnr_445_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_5791_0 = lambda_onfcam4cnrt_line121_2317_0;
      vector32 lambda_onfcam4cnrt_line121_1802_0 = sub16_vv(cnr_382_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_4822_0 = lambda_onfcam4cnrt_line121_1802_0;
      vector32 lambda_onfcam4cnrt_line121_1841_0 = sub16_vv(cnr_421_0, cnr_349_0);
      vector32 lambda_onfcam4cnrt_line47_108_0 = cnr_370_0;
      vector32 lambda_onfcam4cnrt_line47_109_0 = mult16_vv(denDiff_62_0, lambda_onfcam4cnrt_line47_108_0);
      vector32 cnr_378_0 = ccf_57_pp_1_4_2;
      vector32 cnr_408_0 = ccf_57_pp_2_3_2;
      vector32 lambda_onfcam4cnrt_line121_1828_0 = sub16_vv(cnr_408_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_4848_0 = lambda_onfcam4cnrt_line121_1828_0;
      vector32 srp_417_0 = c_2_0;
      vector32 lambda_onfcam4cnrt_line47_112_0 = lshift16_vv(lambda_onfcam4cnrt_line47_111_0, srp_417_0);
      vector32 lambda_onfcam4cnrt_line121_1800_0 = sub16_vv(cnr_380_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_4820_0 = lambda_onfcam4cnrt_line121_1800_0;
      vector32 cnr_363_0 = ccf_57_pp_4_4_2;
      vector32 den_142_0 = c_512_0;
      vector32 cnr_126_0 = tap_cnr_denYChFlag_0;
      vector32 cnr_477_0 = ccf_57_pp_0_0_2;
      vector32 lambda_onfcam4cnrt_line121_2509_0 = sub16_vv(cnr_477_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_6143_0 = lambda_onfcam4cnrt_line121_2509_0;
      vector32 lambda_onfcam4cnrt_line121_2389_0 = sub16_vv(cnr_457_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_5923_0 = lambda_onfcam4cnrt_line121_2389_0;
      vector32 lambda_nfcam4defst_line125_6176_0 = lambda_onfcam4cnrt_line121_2527_0;
      vector32 lambda_nfcam4defst_line125_5901_0 = lambda_onfcam4cnrt_line121_2377_0;
      vector32 cnr_350_pack_1 = ct8_163_0;
      // max cnr_350_0 <= (cnr_350_pack_1 , cnr_350_pack_0)
      vector32 cnr_350_0_cotmp_1 = max16_vv(cnr_350_pack_1, cnr_350_pack_0);
      vector32 cnr_350_0 = cnr_350_0_cotmp_1;

      vector32 lambda_onfcam4cnrt_line47_100_0 = mult16_vv(calcXtk_194_0, lambda_onfcam4cnrt_line47_99_0);
      vector32 cnr_361_0 = ccf_57_pp_4_4_0;
      vector32 lambda_onfcam4cnrt_line121_1781_0 = sub16_vv(cnr_361_0, cnr_349_0);
      vector32 lambda_onfcam4cnrt_line121_2251_0 = sub16_vv(cnr_434_0, cnr_352_0);
      vector32 cnr_444_0 = ccf_57_pp_6_0_2;
      vector32 lambda_onfcam4cnrt_line121_2311_0 = sub16_vv(cnr_444_0, cnr_355_0);
      vector32 lambda_onfcam4cnrt_line47_110_0 = cnr_373_0;
      vector32 lambda_onfcam4cnrt_line47_145_pack_20 = lambda_onfcam4cnrt_line47_110_0;
      vector32 lambda_nfcam4defst_line125_4816_0 = lambda_onfcam4cnrt_line121_1796_0;
      vector32 ct8_169_0 = c_n15_0;
      vector32 lambda_onfcam4cnrt_line47_145_pack_14 = lambda_onfcam4cnrt_line47_109_0;
      vector32 lambda_onfcam4cnrt_line121_1822_0 = sub16_vv(cnr_402_0, cnr_355_0);
      vector32 lambda_onfcam4cnrt_line121_2359_0 = sub16_vv(cnr_452_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_5868_0 = lambda_onfcam4cnrt_line121_2359_0;
      vector32 xCenter_0 = tap_cnr_offsetX_0;
      vector32 lambda_onfcam4cnrt_line47_145_pack_12 = lambda_onfcam4cnrt_line47_100_0;
      vector32 cnr_496_0 = ccf_57_pp_6_6_0;
      vector32 lambda_onfcam4cnrt_line121_2623_0 = sub16_vv(cnr_496_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_6352_0 = lambda_onfcam4cnrt_line121_2623_0;
      vector32 lambda_nfcam4defst_line125_5670_0 = lambda_onfcam4cnrt_line121_2251_0;
      vector32 lambda_onfcam4cnrt_line121_1804_0 = sub16_vv(cnr_384_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_4824_0 = lambda_onfcam4cnrt_line121_1804_0;
      vector32 lambda_onfcam4cnrt_line121_2299_0 = sub16_vv(cnr_442_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_5758_0 = lambda_onfcam4cnrt_line121_2299_0;
      vector32 lambda_onfcam4cnrt_line121_2281_0 = sub16_vv(cnr_439_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_5725_0 = lambda_onfcam4cnrt_line121_2281_0;
      vector32 lambda_onfcam4cnrt_line121_1786_0 = sub16_vv(cnr_366_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_4806_0 = lambda_onfcam4cnrt_line121_1786_0;
      vector32 cnr_394_0 = ccf_57_pp_4_3_0;
      vector32 lambda_onfcam4cnrt_line47_122_0 = cnr_394_0;
      vector32 lambda_onfcam4cnrt_line121_1814_0 = sub16_vv(cnr_394_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_4834_0 = lambda_onfcam4cnrt_line121_1814_0;
      vector32 lambda_onfcam4cnrt_line63_0 = sub16_vv(radPwr1_8_0, ct8_171_0);
      vector32 lambda_onfcam4cnrt_line47_14_0 = c_4_0;
      vector32 lambda_onfcam4cnrt_line121_2233_0 = sub16_vv(cnr_431_0, cnr_352_0);
      vector32 cnr_391_0 = ccf_57_pp_4_2_0;
      vector32 lambda_onfcam4cnrt_line121_1811_0 = sub16_vv(cnr_391_0, cnr_349_0);
      vector32 lambda_onfcam4cnrt_line47_120_0 = cnr_391_0;
      vector32 lambda_nfcam4defst_line125_4831_0 = lambda_onfcam4cnrt_line121_1811_0;
      vector32 cnr_463_0 = ccf_57_pp_3_0_0;
      vector32 lambda_onfcam4cnrt_line121_2425_0 = sub16_vv(cnr_463_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_5989_0 = lambda_onfcam4cnrt_line121_2425_0;
      vector32 lambda_onfcam4cnrt_line121_1789_0 = sub16_vv(cnr_369_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_4809_0 = lambda_onfcam4cnrt_line121_1789_0;
      vector32 srp_423_0 = c_2_0;
      vector32 cnr_396_0 = ccf_57_pp_4_3_2;
      vector32 lambda_onfcam4cnrt_line121_1817_0 = sub16_vv(cnr_397_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_4837_0 = lambda_onfcam4cnrt_line121_1817_0;
      vector32 cnr_127_0 = eq16_vv(cnr_126_0, ct8_171_0);
      vector32 lambda_onfcam4cnrt_line121_1776_0 = sub16_vv(cnr_352_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_4796_0 = lambda_onfcam4cnrt_line121_1776_0;
      vector32 cnr_471_0 = ccf_57_pp_6_4_2;
      vector32 lambda_onfcam4cnrt_line121_2473_0 = sub16_vv(cnr_471_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_6077_0 = lambda_onfcam4cnrt_line121_2473_0;
      vector32 lambda_nfcam4defst_line125_4862_0 = lambda_onfcam4cnrt_line121_1842_0;
      vector32 cnr_493_0 = ccf_57_pp_0_2_0;
      vector32 lambda_onfcam4cnrt_line121_2605_0 = sub16_vv(cnr_493_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_6319_0 = lambda_onfcam4cnrt_line121_2605_0;
      vector32 lambda_onfcam4cnrt_line121_1801_0 = sub16_vv(cnr_381_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_4821_0 = lambda_onfcam4cnrt_line121_1801_0;
      vector32 lambda_nfcam4defst_line125_4853_0 = lambda_onfcam4cnrt_line121_1833_0;
      vector32 cnr_387_0 = ccf_57_pp_5_1_2;
      vector32 lambda_onfcam4cnrt_line121_1807_0 = sub16_vv(cnr_387_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_4827_0 = lambda_onfcam4cnrt_line121_1807_0;
      vector32 cnr_492_0 = ccf_57_pp_5_0_2;
      vector32 lambda_onfcam4cnrt_line64_0 = tap_cnr_denUVLowThr_0;
      vector32 lambda_nfcam4defst_line125_6220_0 = lambda_onfcam4cnrt_line121_2551_0;
      vector32 cnr_405_0 = ccf_57_pp_3_5_2;
      vector32 lambda_onfcam4cnrt_line121_1825_0 = sub16_vv(cnr_405_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_4845_0 = lambda_onfcam4cnrt_line121_1825_0;
      vector32 cnr_426_0 = ccf_57_pp_3_4_2;
      vector32 lambda_onfcam4cnrt_line121_1846_0 = sub16_vv(cnr_426_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_4866_0 = lambda_onfcam4cnrt_line121_1846_0;
      vector32 cnr_467_0 = ccf_57_pp_6_3_1;
      vector32 lambda_onfcam4cnrt_line121_2401_0 = sub16_vv(cnr_459_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_5945_0 = lambda_onfcam4cnrt_line121_2401_0;
      vector32 lambda_onfcam4cnrt_line121_2491_0 = sub16_vv(cnr_474_0, cnr_355_0);
      vector32 lambda_onfcam4cnrt_line121_1821_0 = sub16_vv(cnr_401_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_4841_0 = lambda_onfcam4cnrt_line121_1821_0;
      vector32 lambda_onfcam4cnrt_line47_118_0 = cnr_388_0;
      vector32 lambda_onfcam4cnrt_line47_101_0 = cnr_358_0;
      vector32 lambda_onfcam4cnrt_line47_117_0 = cnr_385_0;
      vector32 lambda_onfcam4cnrt_line47_145_pack_24 = lambda_onfcam4cnrt_line47_117_0;
      vector32 lambda_onfcam4cnrt_line47_134_0 = cnr_412_0;
      vector32 lambda_onfcam4cnrt_line121_2635_0 = sub16_vv(cnr_498_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_5615_0 = lambda_onfcam4cnrt_line121_2221_0;
      vector32 lambda_onfcam4cnrt_line121_1788_0 = sub16_vv(cnr_368_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_4808_0 = lambda_onfcam4cnrt_line121_1788_0;
      vector32 cnr_398_0 = ccf_57_pp_2_1_1;
      vector32 lambda_onfcam4cnrt_line121_1818_0 = sub16_vv(cnr_398_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_4838_0 = lambda_onfcam4cnrt_line121_1818_0;
      vector32 lambda_onfcam4cnrt_line121_1783_0 = sub16_vv(cnr_363_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_4803_0 = lambda_onfcam4cnrt_line121_1783_0;
      vector32 lambda_nfcam4defst_line125_4798_0 = lambda_onfcam4cnrt_line121_1778_0;
      vector32 cnr_456_0 = ccf_57_pp_3_6_2;
      vector32 lambda_onfcam4cnrt_line121_2383_0 = sub16_vv(cnr_456_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_5912_0 = lambda_onfcam4cnrt_line121_2383_0;
      vector32 lambda_onfcam4cnrt_line47_47_0 = c_4_0;
      vector32 lambda_onfcam4cnrt_line47_145_pack_7 = lambda_onfcam4cnrt_line47_142_0;
      vector32 lambda_nfcam4defst_line125_6066_0 = lambda_onfcam4cnrt_line121_2467_0;
      vector32 lambda_nfcam4defst_line125_4861_0 = lambda_onfcam4cnrt_line121_1841_0;
      vector32 lambda_nfcam4defst_line125_6374_0 = lambda_onfcam4cnrt_line121_2635_0;
      vector32 lambda_onfcam4cnrt_line64_3_0 = sub16_vv(lambda_onfcam4cnrt_line64_2_0, lambda_onfcam4cnrt_line64_0);
      vector32 cnr_450_0 = ccf_57_pp_0_3_2;
      vector32 cnr_520_pack_1 = cnr_15_0;
      vector32 lambda_onfcam4cnrt_line47_145_pack_4 = lambda_onfcam4cnrt_line47_134_0;
      vector32 srp_422_0 = c_2_0;
      vector32 lambda_onfcam4cnrt_line121_1835_0 = sub16_vv(cnr_415_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_4855_0 = lambda_onfcam4cnrt_line121_1835_0;
      vector32 lambda_onfcam4cnrt_line47_145_pack_0 = lambda_onfcam4cnrt_line47_101_0;
      vector32 cnr_436_0 = ccf_57_pp_5_6_0;
      vector32 lambda_onfcam4cnrt_line121_2263_0 = sub16_vv(cnr_436_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_5692_0 = lambda_onfcam4cnrt_line121_2263_0;
      vector32 cnr_437_0 = ccf_57_pp_5_6_1;
      vector32 lambda_onfcam4cnrt_line121_2269_0 = sub16_vv(cnr_437_0, cnr_352_0);
      vector32 lambda_onfcam4cnrt_line121_1780_0 = sub16_vv(cnr_360_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_4800_0 = lambda_onfcam4cnrt_line121_1780_0;
      vector32 lambda_nfcam4defst_line125_4851_0 = lambda_onfcam4cnrt_line121_1831_0;
      vector32 cnr_454_0 = ccf_57_pp_3_6_0;
      vector32 lambda_onfcam4cnrt_line121_2371_0 = sub16_vv(cnr_454_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_5890_0 = lambda_onfcam4cnrt_line121_2371_0;
      vector32 lambda_onfcam4cnrt_line121_2662_pack_0 = ct8_163_0;
      vector32 ct8_166_0 = c_n15_0;
      vector32 ct8_176_0 = add16_vv(ct8_175_0, ct8_166_0);
      vector32 lambda_onfcam4cnrt_line121_2329_0 = sub16_vv(cnr_447_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_5813_0 = lambda_onfcam4cnrt_line121_2329_0;
      vector32 lambda_nfcam4defst_line125_5824_0 = lambda_onfcam4cnrt_line121_2335_0;
      vector32 lambda_nfcam4defst_line125_5703_0 = lambda_onfcam4cnrt_line121_2269_0;
      vector32 lambda_onfcam4cnrt_line121_1815_0 = sub16_vv(cnr_395_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_4835_0 = lambda_onfcam4cnrt_line121_1815_0;
      vector32 lambda_onfcam4cnrt_line47_124_0 = cnr_397_0;
      vector32 cnr_461_0 = ccf_57_pp_1_6_1;
      vector32 lambda_onfcam4cnrt_line121_2413_0 = sub16_vv(cnr_461_0, cnr_352_0);
      vector32 ct8_177_0 = c_15_0;
      vector32 ct8_178_0 = add16_vv(centroid_pos_0, ct8_177_0);
      vector32 ct8_179_0 = add16_vv(ct8_178_0, ct8_169_0);
      vector32 lambda_nfcam4defst_line125_5967_0 = lambda_onfcam4cnrt_line121_2413_0;
      vector32 lambda_onfcam4cnrt_line121_2545_0 = sub16_vv(cnr_483_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_6209_0 = lambda_onfcam4cnrt_line121_2545_0;
      vector32 lambda_onfcam4cnrt_line47_123_0 = mult16_vv(lambda_onfcam4dent_line229_215_0, lambda_onfcam4cnrt_line47_122_0);
      vector32 lambda_onfcam4cnrt_line47_145_pack_13 = lambda_onfcam4cnrt_line47_123_0;
      vector32 cnr_490_0 = ccf_57_pp_5_0_0;
      vector32 lambda_onfcam4cnrt_line47_126_0 = cnr_400_0;
      vector32 cnr_464_0 = ccf_57_pp_3_0_1;
      vector32 lambda_onfcam4cnrt_line121_2431_0 = sub16_vv(cnr_464_0, cnr_352_0);
      vector32 lambda_onfcam4cnrt_line47_127_0 = lshift16_vv(lambda_onfcam4cnrt_line47_126_0, lambda_onfcam4cnrt_line47_42_0);
      vector32 lambda_onfcam4cnrt_line47_145_pack_16 = lambda_onfcam4cnrt_line47_127_0;
      vector32 cnr_462_0 = ccf_57_pp_1_6_2;
      vector32 lambda_onfcam4cnrt_line139_4_0 = c_12_0;
      vector32 lambda_onfcam4cnrt_line47_125_0 = lshift16_vv(lambda_onfcam4cnrt_line47_124_0, srp_419_0);
      vector32 lambda_onfcam4cnrt_line47_145_pack_21 = lambda_onfcam4cnrt_line47_125_0;
      vector32 lambda_nfcam4defst_line125_5802_0 = lambda_onfcam4cnrt_line121_2323_0;
      vector32 xCenter_6_0 = add16_vv(ct8_179_0, xCenter_0);
      vector32 cnr_393_0 = ccf_57_pp_4_2_2;
      vector32 lambda_onfcam4cnrt_line121_1813_0 = sub16_vv(cnr_393_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_4833_0 = lambda_onfcam4cnrt_line121_1813_0;
      vector32 lambda_onfcam4cnrt_line121_2305_0 = sub16_vv(cnr_443_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_5769_0 = lambda_onfcam4cnrt_line121_2305_0;
      vector32 lambda_onfcam4cnrt_line121_2353_0 = sub16_vv(cnr_451_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_5857_0 = lambda_onfcam4cnrt_line121_2353_0;
      vector32 lambda_onfcam4cnrt_line63_2_0 = lshift16_vv(ct8_171_0, lambda_onfcam4cnrt_line63_0);
      vector32 cnr_423_0 = ccf_57_pp_5_2_2;
      vector32 lambda_onfcam4cnrt_line121_1843_0 = sub16_vv(cnr_423_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_4863_0 = lambda_onfcam4cnrt_line121_1843_0;
      vector32 lambda_onfcam4cnrt_line121_2599_0 = sub16_vv(cnr_492_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_6308_0 = lambda_onfcam4cnrt_line121_2599_0;
      vector32 lambda_nfcam4defst_line125_4850_0 = lambda_onfcam4cnrt_line121_1830_0;
      vector32 lambda_onfcam4cnrt_line121_1836_0 = sub16_vv(cnr_416_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_4856_0 = lambda_onfcam4cnrt_line121_1836_0;
      vector32 lambda_nfcam4defst_line125_4857_0 = lambda_onfcam4cnrt_line121_1837_0;
      vector32 lambda_nfcam4defst_line125_6044_0 = lambda_onfcam4cnrt_line121_2455_0;
      vector32 cnr_353_pack_0 = cnr_352_0;
      vector32 lambda_nfcam4defst_line125_6000_0 = lambda_onfcam4cnrt_line121_2431_0;
      vector32 cnr_466_0 = ccf_57_pp_6_3_0;
      vector32 cnr_440_0 = ccf_57_pp_6_2_1;
      vector32 lambda_nfcam4defst_line125_6330_0 = lambda_onfcam4cnrt_line121_2611_0;
      vector32 lambda_onfcam4cnrt_line122_4_0 = c_120_0;
      vector32 cnr_390_0 = ccf_57_pp_5_4_2;
      vector32 lambda_onfcam4cnrt_line121_1810_0 = sub16_vv(cnr_390_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_4830_0 = lambda_onfcam4cnrt_line121_1810_0;
      vector32 cnr_488_0 = ccf_57_pp_2_0_1;
      vector32 lambda_onfcam4cnrt_line121_2575_0 = sub16_vv(cnr_488_0, cnr_352_0);
      vector32 cnr_386_0 = ccf_57_pp_5_1_1;
      vector32 lambda_onfcam4cnrt_line47_137_0 = cnr_418_0;
      vector32 lambda_onfcam4cnrt_line47_138_0 = lshift16_vv(lambda_onfcam4cnrt_line47_137_0, srp_420_0);
      vector32 lambda_onfcam4cnrt_line47_145_pack_15 = lambda_onfcam4cnrt_line47_138_0;
      vector32 lambda_onfcam4cnrt_line121_2275_0 = sub16_vv(cnr_438_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_5714_0 = lambda_onfcam4cnrt_line121_2275_0;
      vector32 cnr_479_0 = ccf_57_pp_0_1_1;
      vector32 lambda_onfcam4cnrt_line121_2521_0 = sub16_vv(cnr_479_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_6165_0 = lambda_onfcam4cnrt_line121_2521_0;
      vector32 lambda_onfcam4cnrt_line121_1795_0 = sub16_vv(cnr_375_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_4815_0 = lambda_onfcam4cnrt_line121_1795_0;
      vector32 xCenter_7_0 = sub16_vv(xCenter_6_0, calcBlc_162_0);
      vector32 xCenter_8_0 = abs16_vv(xCenter_7_0);
      vector32 xCenter_9_0 = rshift16_vv(xCenter_8_0, yCenter_5_0);
      vector32 radPwr1_12_0 = mult16_vv(xCenter_9_0, xCenter_9_0);
      vector32 lambda_onfcam4cnrt_line47_115_0 = cnr_382_0;
      vector32 lambda_onfcam4cnrt_line47_116_0 = mult16_vv(denDiff_62_0, lambda_onfcam4cnrt_line47_115_0);
      vector32 lambda_onfcam4cnrt_line47_145_pack_10 = lambda_onfcam4cnrt_line47_116_0;
      vector32 cnr_404_0 = ccf_57_pp_3_5_1;
      vector32 lambda_onfcam4cnrt_line47_145_pack_5 = lambda_onfcam4cnrt_line47_112_0;
      vector32 cnr_453_0 = ccf_57_pp_2_6_2;
      vector32 lambda_onfcam4cnrt_line121_2365_0 = sub16_vv(cnr_453_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_5879_0 = lambda_onfcam4cnrt_line121_2365_0;
      vector32 lambda_onfcam4cnrt_line121_1832_0 = sub16_vv(cnr_412_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_4852_0 = lambda_onfcam4cnrt_line121_1832_0;
      vector32 lambda_nfcam4defst_line125_6132_0 = lambda_onfcam4cnrt_line121_2503_0;
      vector32 cnr_487_0 = ccf_57_pp_2_0_0;
      vector32 lambda_onfcam4cnrt_line121_2569_0 = sub16_vv(cnr_487_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_6253_0 = lambda_onfcam4cnrt_line121_2569_0;
      vector32 cnr_351_pack_1 = cnr_97_0;
      vector32 lambda_nfcam4defst_line125_6110_0 = lambda_onfcam4cnrt_line121_2491_0;
      vector32 lambda_onfcam4cnrt_line121_1824_0 = sub16_vv(cnr_404_0, cnr_352_0);
      vector32 ct8_164_0 = c_8_0;
      vector32 cnr_372_0 = ccf_57_pp_5_3_2;
      vector32 lambda_onfcam4cnrt_line121_1792_0 = sub16_vv(cnr_372_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_4812_0 = lambda_onfcam4cnrt_line121_1792_0;
      vector32 cnr_407_0 = ccf_57_pp_2_3_1;
      vector32 lambda_onfcam4cnrt_line121_2419_0 = sub16_vv(cnr_462_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_5978_0 = lambda_onfcam4cnrt_line121_2419_0;
      vector32 cnr_354_pack_1 = cnr_15_0;
      vector32 cnr_93_0 = tap_cnr_denUVChsFlag_0;
      vector32 cnr_94_0 = eq16_vv(cnr_93_0, ct8_171_0);
      vector32 lambda_onfcam4cnrt_line121_2443_0 = sub16_vv(cnr_466_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_6022_0 = lambda_onfcam4cnrt_line121_2443_0;
      vector32 lambda_onfcam4cnrt_line121_1827_0 = sub16_vv(cnr_407_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_4847_0 = lambda_onfcam4cnrt_line121_1827_0;
      vector32 cnr_389_0 = ccf_57_pp_5_4_1;
      vector32 lambda_onfcam4cnrt_line121_1809_0 = sub16_vv(cnr_389_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_4829_0 = lambda_onfcam4cnrt_line121_1809_0;
      vector32 cnr_392_0 = ccf_57_pp_4_2_1;
      vector32 lambda_onfcam4cnrt_line121_1812_0 = sub16_vv(cnr_392_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_4832_0 = lambda_onfcam4cnrt_line121_1812_0;
      vector32 lambda_onfcam4cnrt_line121_1777_0 = sub16_vv(cnr_355_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_4797_0 = lambda_onfcam4cnrt_line121_1777_0;
      vector32 lambda_onfcam4cnrt_line121_2587_0 = sub16_vv(cnr_490_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_6286_0 = lambda_onfcam4cnrt_line121_2587_0;
      vector32 cnr_458_0 = ccf_57_pp_4_6_1;
      vector32 lambda_onfcam4cnrt_line121_2395_0 = sub16_vv(cnr_458_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_5934_0 = lambda_onfcam4cnrt_line121_2395_0;
      vector32 lambda_nfcam4defst_line125_6088_0 = lambda_onfcam4cnrt_line121_2479_0;
      vector32 cnr_406_0 = ccf_57_pp_2_3_0;
      vector32 lambda_onfcam4cnrt_line121_1826_0 = sub16_vv(cnr_406_0, cnr_349_0);
      vector32 lambda_onfcam4cnrt_line47_130_0 = cnr_406_0;
      vector32 lambda_onfcam4cnrt_line47_131_0 = mult16_vv(lambda_onfcam4dent_line229_215_0, lambda_onfcam4cnrt_line47_130_0);
      vector32 lambda_onfcam4cnrt_line47_145_pack_11 = lambda_onfcam4cnrt_line47_131_0;
      vector32 lambda_nfcam4defst_line125_4846_0 = lambda_onfcam4cnrt_line121_1826_0;
      vector32 lambda_onfcam4cnrt_line121_1794_0 = sub16_vv(cnr_374_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_4814_0 = lambda_onfcam4cnrt_line121_1794_0;
      vector32 cnr_13_0 = inv16_vv(den_142_0);
      vector32 cnr_353_pack_1 = cnr_13_0;
      // max cnr_353_0 <= (cnr_353_pack_1 , cnr_353_pack_0)
      vector32 cnr_353_0_cotmp_1 = max16_vv(cnr_353_pack_1, cnr_353_pack_0);
      vector32 cnr_353_0 = cnr_353_0_cotmp_1;

      vector32 cnr_354_pack_0 = cnr_353_0;
      // min cnr_354_0 <= (cnr_354_pack_1 , cnr_354_pack_0)
      vector32 cnr_354_0_cotmp_1 = min16_vv(cnr_354_pack_1, cnr_354_pack_0);
      vector32 cnr_354_0 = cnr_354_0_cotmp_1;

      vector32 cnr_519_pack_1 = cnr_13_0;
      vector32 cnr_523_pack_1 = cnr_13_0;
      vector32 cnr_356_pack_1 = cnr_13_0;
      // max cnr_356_0 <= (cnr_356_pack_1 , cnr_356_pack_0)
      vector32 cnr_356_0_cotmp_1 = max16_vv(cnr_356_pack_1, cnr_356_pack_0);
      vector32 cnr_356_0 = cnr_356_0_cotmp_1;

      vector32 cnr_357_pack_0 = cnr_356_0;
      // min cnr_357_0 <= (cnr_357_pack_1 , cnr_357_pack_0)
      vector32 cnr_357_0_cotmp_1 = min16_vv(cnr_357_pack_1, cnr_357_pack_0);
      vector32 cnr_357_0 = cnr_357_0_cotmp_1;

      vector32 lambda_onfcam4cnrt_line47_140_0 = lshift16_vv(lambda_onfcam4cnrt_line47_139_0, srp_423_0);
      vector32 lambda_onfcam4cnrt_line47_145_pack_19 = lambda_onfcam4cnrt_line47_140_0;
      vector32 lambda_onfcam4cnrt_line121_2287_0 = sub16_vv(cnr_440_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_5736_0 = lambda_onfcam4cnrt_line121_2287_0;
      vector32 lambda_onfcam4cnrt_line47_121_0 = lshift16_vv(lambda_onfcam4cnrt_line47_120_0, lambda_onfcam4cnrt_line47_14_0);
      vector32 lambda_onfcam4cnrt_line47_145_pack_18 = lambda_onfcam4cnrt_line47_121_0;
      vector32 lambda_onfcam4cnrt_line47_114_0 = lshift16_vv(lambda_onfcam4cnrt_line47_113_0, lambda_onfcam4cnrt_line47_47_0);
      vector32 lambda_onfcam4cnrt_line47_145_pack_6 = lambda_onfcam4cnrt_line47_114_0;
      vector32 srp_416_0 = c_2_0;
      vector32 yCenter_0 = tap_cnr_offsetY_0;
      vector32 yCenter_7_0 = add16_vv(ct8_176_0, yCenter_0);
      vector32 yCenter_8_0 = sub16_vv(yCenter_7_0, calcBlc_162_0);
      vector32 yCenter_9_0 = abs16_vv(yCenter_8_0);
      vector32 yCenter_10_0 = rshift16_vv(yCenter_9_0, yCenter_5_0);
      vector32 radPwr1_11_0 = mult16_vv(yCenter_10_0, yCenter_10_0);
      vector32 radPwr1_13_0 = add16_vv(radPwr1_11_0, radPwr1_12_0);
      vector32 lambda_onfcam4cnrt_line121_1799_0 = sub16_vv(cnr_379_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_4819_0 = lambda_onfcam4cnrt_line121_1799_0;
      vector32 lambda_onfcam4cnrt_line121_2449_0 = sub16_vv(cnr_467_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_6033_0 = lambda_onfcam4cnrt_line121_2449_0;
      vector32 lambda_onfcam4cnrt_line47_102_0 = cnr_361_0;
      vector32 lambda_onfcam4cnrt_line47_136_0 = mult16_vv(lambda_onfcam4dent_line229_215_0, lambda_onfcam4cnrt_line47_135_0);
      vector32 lambda_onfcam4cnrt_line47_145_pack_17 = lambda_onfcam4cnrt_line47_136_0;
      vector32 cnr_364_0 = ccf_57_pp_2_5_0;
      vector32 lambda_onfcam4cnrt_line47_104_0 = cnr_364_0;
      vector32 lambda_onfcam4cnrt_line121_1784_0 = sub16_vv(cnr_364_0, cnr_349_0);
      vector32 lambda_onfcam4cnrt_line47_105_0 = lshift16_vv(lambda_onfcam4cnrt_line47_104_0, srp_421_0);
      vector32 lambda_onfcam4cnrt_line47_145_pack_1 = lambda_onfcam4cnrt_line47_105_0;
      vector32 lambda_nfcam4defst_line125_4804_0 = lambda_onfcam4cnrt_line121_1784_0;
      vector32 lambda_onfcam4cnrt_line47_36_0 = c_4_0;
      vector32 lambda_onfcam4cnrt_line47_103_0 = lshift16_vv(lambda_onfcam4cnrt_line47_102_0, lambda_onfcam4cnrt_line47_36_0);
      vector32 lambda_onfcam4cnrt_line47_145_pack_8 = lambda_onfcam4cnrt_line47_103_0;
      vector32 lambda_onfcam4cnrt_line121_1793_0 = sub16_vv(cnr_373_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_4813_0 = lambda_onfcam4cnrt_line121_1793_0;
      vector32 cnr_367_0 = ccf_57_pp_4_1_0;
      vector32 lambda_onfcam4cnrt_line47_106_0 = cnr_367_0;
      vector32 lambda_onfcam4cnrt_line47_107_0 = lshift16_vv(lambda_onfcam4cnrt_line47_106_0, srp_418_0);
      vector32 lambda_onfcam4cnrt_line47_145_pack_23 = lambda_onfcam4cnrt_line47_107_0;
      vector32 lambda_onfcam4cnrt_line121_1787_0 = sub16_vv(cnr_367_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_4807_0 = lambda_onfcam4cnrt_line121_1787_0;
      vector32 lambda_nfcam4defst_line125_4801_0 = lambda_onfcam4cnrt_line121_1781_0;
      vector32 lambda_nfcam4defst_line125_4842_0 = lambda_onfcam4cnrt_line121_1822_0;
      vector32 lambda_onfcam4cnrt_line47_119_0 = lshift16_vv(lambda_onfcam4cnrt_line47_118_0, srp_422_0);
      vector32 lambda_onfcam4cnrt_line47_145_pack_9 = lambda_onfcam4cnrt_line47_119_0;
      vector32 lambda_nfcam4defst_line125_6264_0 = lambda_onfcam4cnrt_line121_2575_0;
      vector32 lambda_onfcam4cnrt_line121_2347_0 = sub16_vv(cnr_450_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_5846_0 = lambda_onfcam4cnrt_line121_2347_0;
      vector32 radPwr1_14_0 = mult16_vv(radPwr1_13_0, radPwr1_4_0);
      vector32 lambda_onfcam4cnrt_line121_2407_0 = sub16_vv(cnr_460_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_5956_0 = lambda_onfcam4cnrt_line121_2407_0;
      vector32 lambda_onfcam4cnrt_line121_1844_0 = sub16_vv(cnr_424_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_4864_0 = lambda_onfcam4cnrt_line121_1844_0;
      vector32 lambda_nfcam4defst_line125_4844_0 = lambda_onfcam4cnrt_line121_1824_0;
      vector32 cnr_351_pack_0 = cnr_350_0;
      // min cnr_351_0 <= (cnr_351_pack_1 , cnr_351_pack_0)
      vector32 cnr_351_0_cotmp_1 = min16_vv(cnr_351_pack_1, cnr_351_pack_0);
      vector32 cnr_351_0 = cnr_351_0_cotmp_1;

      vector32 lambda_nfcam4defst_line125_6341_0 = lambda_onfcam4cnrt_line121_2617_0;
      vector32 cnr_435_0 = ccf_57_pp_0_4_2;
      vector32 lambda_onfcam4cnrt_line121_2257_0 = sub16_vv(cnr_435_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_5681_0 = lambda_onfcam4cnrt_line121_2257_0;
      vector32 cnr_420_0 = ccf_57_pp_1_2_2;
      vector32 lambda_onfcam4cnrt_line121_1840_0 = sub16_vv(cnr_420_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_4860_0 = lambda_onfcam4cnrt_line121_1840_0;
      vector32 lambda_onfcam4cnrt_line121_1816_0 = sub16_vv(cnr_396_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_4836_0 = lambda_onfcam4cnrt_line121_1816_0;
      vector32 lambda_nfcam4defst_line125_5780_0 = lambda_onfcam4cnrt_line121_2311_0;
      vector32 radPwr1_15_0 = rshift16_vv(radPwr1_14_0, radPwr1_6_0);
      vector32 radPwr1_16_0 = add16_vv(radPwr1_15_0, radPwr1_9_0);
      vector32 radPwr2_3_pack_0 = radPwr1_16_0;
      // max radPwr2_3_0 <= (radPwr2_3_pack_1 , radPwr2_3_pack_0)
      vector32 radPwr2_3_0_cotmp_1 = max16_vv(radPwr2_3_pack_1, radPwr2_3_pack_0);
      vector32 radPwr2_3_0 = radPwr2_3_0_cotmp_1;

      vector32 radPwr2_4_pack_0 = radPwr2_3_0;
      // min radPwr2_4_0 <= (radPwr2_4_pack_1 , radPwr2_4_pack_0)
      vector32 radPwr2_4_0_cotmp_1 = min16_vv(radPwr2_4_pack_1, radPwr2_4_pack_0);
      vector32 radPwr2_4_0 = radPwr2_4_0_cotmp_1;

      vector32 cnr_371_0 = ccf_57_pp_5_3_1;
      vector32 cnr_491_0 = ccf_57_pp_5_0_1;
      vector32 lambda_onfcam4cnrt_line121_2593_0 = sub16_vv(cnr_491_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_6297_0 = lambda_onfcam4cnrt_line121_2593_0;
      vector32 cnr_409_0 = ccf_57_pp_4_5_0;
      vector32 lambda_onfcam4cnrt_line121_1829_0 = sub16_vv(cnr_409_0, cnr_349_0);
      vector32 lambda_nfcam4defst_line125_4849_0 = lambda_onfcam4cnrt_line121_1829_0;
      vector32 lambda_onfcam4cnrt_line47_132_0 = cnr_409_0;
      vector32 lambda_onfcam4cnrt_line47_133_0 = lshift16_vv(lambda_onfcam4cnrt_line47_132_0, srp_416_0);
      vector32 lambda_onfcam4cnrt_line47_145_pack_3 = lambda_onfcam4cnrt_line47_133_0;
      // add lambda_onfcam4cnrt_line47_145_0 <= (lambda_onfcam4cnrt_line47_145_pack_24 , lambda_onfcam4cnrt_line47_145_pack_23 , lambda_onfcam4cnrt_line47_145_pack_22 , lambda_onfcam4cnrt_line47_145_pack_21 , lambda_onfcam4cnrt_line47_145_pack_20 , lambda_onfcam4cnrt_line47_145_pack_19 , lambda_onfcam4cnrt_line47_145_pack_18 , lambda_onfcam4cnrt_line47_145_pack_17 , lambda_onfcam4cnrt_line47_145_pack_16 , lambda_onfcam4cnrt_line47_145_pack_15 , lambda_onfcam4cnrt_line47_145_pack_14 , lambda_onfcam4cnrt_line47_145_pack_13 , lambda_onfcam4cnrt_line47_145_pack_12 , lambda_onfcam4cnrt_line47_145_pack_11 , lambda_onfcam4cnrt_line47_145_pack_10 , lambda_onfcam4cnrt_line47_145_pack_9 , lambda_onfcam4cnrt_line47_145_pack_8 , lambda_onfcam4cnrt_line47_145_pack_7 , lambda_onfcam4cnrt_line47_145_pack_6 , lambda_onfcam4cnrt_line47_145_pack_5 , lambda_onfcam4cnrt_line47_145_pack_4 , lambda_onfcam4cnrt_line47_145_pack_3 , lambda_onfcam4cnrt_line47_145_pack_2 , lambda_onfcam4cnrt_line47_145_pack_1 , lambda_onfcam4cnrt_line47_145_pack_0)
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_1 = add16_vv(lambda_onfcam4cnrt_line47_145_pack_24, lambda_onfcam4cnrt_line47_145_pack_23);
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_2 = add16_vv(lambda_onfcam4cnrt_line47_145_0_cotmp_1, lambda_onfcam4cnrt_line47_145_pack_22);
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_3 = add16_vv(lambda_onfcam4cnrt_line47_145_0_cotmp_2, lambda_onfcam4cnrt_line47_145_pack_21);
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_4 = add16_vv(lambda_onfcam4cnrt_line47_145_0_cotmp_3, lambda_onfcam4cnrt_line47_145_pack_20);
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_5 = add16_vv(lambda_onfcam4cnrt_line47_145_0_cotmp_4, lambda_onfcam4cnrt_line47_145_pack_19);
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_6 = add16_vv(lambda_onfcam4cnrt_line47_145_0_cotmp_5, lambda_onfcam4cnrt_line47_145_pack_18);
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_7 = add16_vv(lambda_onfcam4cnrt_line47_145_0_cotmp_6, lambda_onfcam4cnrt_line47_145_pack_17);
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_8 = add16_vv(lambda_onfcam4cnrt_line47_145_0_cotmp_7, lambda_onfcam4cnrt_line47_145_pack_16);
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_9 = add16_vv(lambda_onfcam4cnrt_line47_145_0_cotmp_8, lambda_onfcam4cnrt_line47_145_pack_15);
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_10 = add16_vv(lambda_onfcam4cnrt_line47_145_0_cotmp_9, lambda_onfcam4cnrt_line47_145_pack_14);
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_11 = add16_vv(lambda_onfcam4cnrt_line47_145_0_cotmp_10, lambda_onfcam4cnrt_line47_145_pack_13);
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_12 = add16_vv(lambda_onfcam4cnrt_line47_145_0_cotmp_11, lambda_onfcam4cnrt_line47_145_pack_12);
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_13 = add16_vv(lambda_onfcam4cnrt_line47_145_0_cotmp_12, lambda_onfcam4cnrt_line47_145_pack_11);
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_14 = add16_vv(lambda_onfcam4cnrt_line47_145_0_cotmp_13, lambda_onfcam4cnrt_line47_145_pack_10);
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_15 = add16_vv(lambda_onfcam4cnrt_line47_145_0_cotmp_14, lambda_onfcam4cnrt_line47_145_pack_9);
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_16 = add16_vv(lambda_onfcam4cnrt_line47_145_0_cotmp_15, lambda_onfcam4cnrt_line47_145_pack_8);
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_17 = add16_vv(lambda_onfcam4cnrt_line47_145_0_cotmp_16, lambda_onfcam4cnrt_line47_145_pack_7);
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_18 = add16_vv(lambda_onfcam4cnrt_line47_145_0_cotmp_17, lambda_onfcam4cnrt_line47_145_pack_6);
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_19 = add16_vv(lambda_onfcam4cnrt_line47_145_0_cotmp_18, lambda_onfcam4cnrt_line47_145_pack_5);
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_20 = add16_vv(lambda_onfcam4cnrt_line47_145_0_cotmp_19, lambda_onfcam4cnrt_line47_145_pack_4);
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_21 = add16_vv(lambda_onfcam4cnrt_line47_145_0_cotmp_20, lambda_onfcam4cnrt_line47_145_pack_3);
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_22 = add16_vv(lambda_onfcam4cnrt_line47_145_0_cotmp_21, lambda_onfcam4cnrt_line47_145_pack_2);
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_23 = add16_vv(lambda_onfcam4cnrt_line47_145_0_cotmp_22, lambda_onfcam4cnrt_line47_145_pack_1);
      vector32 lambda_onfcam4cnrt_line47_145_0_cotmp_24 = add16_vv(lambda_onfcam4cnrt_line47_145_0_cotmp_23, lambda_onfcam4cnrt_line47_145_pack_0);
      vector32 lambda_onfcam4cnrt_line47_145_0 = lambda_onfcam4cnrt_line47_145_0_cotmp_24;

      vector32 lambda_onfcam4cnrt_line51_5_0 = add16_vv(lambda_onfcam4cnrt_line47_145_0, calcBlc_162_0);
      vector32 lambda_onfcam4cnrt_line51_6_0 = rshift16_vv(lambda_onfcam4cnrt_line51_5_0, ct8_164_0);
      vector32 lambda_onfcam4cnrt_line64_10_0 = mult16_vv(lambda_onfcam4cnrt_line64_3_0, lambda_onfcam4cnrt_line51_6_0);
      vector32 lambda_onfcam4cnrt_line62_10_0 = mult16_vv(lambda_onfcam4cnrt_line62_3_0, lambda_onfcam4cnrt_line51_6_0);
      vector32 lambda_onfcam4cnrt_line62_11_0 = rshift16_vv(lambda_onfcam4cnrt_line62_10_0, calcBlc_163_0);
      vector32 lambda_onfcam4cnrt_line62_12_0 = add16_vv(lambda_onfcam4cnrt_line62_0, lambda_onfcam4cnrt_line62_11_0);
      vector32 lambda_onfcam4cnrt_line63_12_0 = mult16_vv(lambda_onfcam4cnrt_line62_12_0, radPwr2_4_0);
      vector32 lambda_onfcam4cnrt_line63_13_0 = add16_vv(lambda_onfcam4cnrt_line63_12_0, lambda_onfcam4cnrt_line63_2_0);
      vector32 lambda_onfcam4cnrt_line63_14_0 = rshift16_vv(lambda_onfcam4cnrt_line63_13_0, radPwr1_8_0);
      vector32 lambda_onfcam4cnrt_line64_11_0 = rshift16_vv(lambda_onfcam4cnrt_line64_10_0, calcBlc_163_0);
      vector32 lambda_onfcam4cnrt_line64_12_0 = add16_vv(lambda_onfcam4cnrt_line64_0, lambda_onfcam4cnrt_line64_11_0);
      vector32 lambda_onfcam4cnrt_line65_10_0 = mult16_vv(lambda_onfcam4cnrt_line64_12_0, radPwr2_4_0);
      vector32 lambda_onfcam4cnrt_line65_11_0 = add16_vv(lambda_onfcam4cnrt_line65_10_0, lambda_onfcam4cnrt_line63_2_0);
      vector32 lambda_onfcam4cnrt_line65_12_0 = rshift16_vv(lambda_onfcam4cnrt_line65_11_0, radPwr1_8_0);
      vector32 lambda_onfcam4cnrt_line121_2909_pack_1 = lambda_onfcam4cnrt_line65_12_0;
      // max lambda_onfcam4cnrt_line121_2909_0 <= (lambda_onfcam4cnrt_line121_2909_pack_1 , lambda_onfcam4cnrt_line121_2909_pack_0)
      vector32 lambda_onfcam4cnrt_line121_2909_0_cotmp_1 = max16_vv(lambda_onfcam4cnrt_line121_2909_pack_1, lambda_onfcam4cnrt_line121_2909_pack_0);
      vector32 lambda_onfcam4cnrt_line121_2909_0 = lambda_onfcam4cnrt_line121_2909_0_cotmp_1;

      vector32 lambda_nfcam4defst_line125_7278_0 = gt16_vv(lambda_nfcam4defst_line125_5868_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7285_0 = gt16_vv(lambda_nfcam4defst_line125_4850_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7775_0 = gt16_vv(lambda_nfcam4defst_line125_6308_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7236_0 = gt16_vv(lambda_nfcam4defst_line125_5703_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3265_0 = lt16_vv(lambda_nfcam4defst_line125_4830_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3217_0 = lt16_vv(lambda_nfcam4defst_line125_5681_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3024_0 = lt16_vv(lambda_nfcam4defst_line125_5703_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3213_0 = lt16_vv(lambda_nfcam4defst_line125_4857_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7796_0 = gt16_vv(lambda_nfcam4defst_line125_6275_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3373_0 = lt16_vv(lambda_nfcam4defst_line125_4866_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3084_0 = lt16_vv(lambda_nfcam4defst_line125_5967_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3052_0 = lt16_vv(lambda_nfcam4defst_line125_4850_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3104_0 = lt16_vv(lambda_nfcam4defst_line125_4814_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3040_0 = lt16_vv(lambda_nfcam4defst_line125_5802_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3140_0 = lt16_vv(lambda_nfcam4defst_line125_4802_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3124_0 = lt16_vv(lambda_nfcam4defst_line125_6165_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_6911_0 = gt16_vv(lambda_nfcam4defst_line125_4799_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7656_0 = gt16_vv(lambda_nfcam4defst_line125_4830_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7747_0 = gt16_vv(lambda_nfcam4defst_line125_6143_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7642_0 = gt16_vv(lambda_nfcam4defst_line125_5945_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7523_0 = gt16_vv(lambda_nfcam4defst_line125_4862_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7467_0 = gt16_vv(lambda_nfcam4defst_line125_4859_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7453_0 = gt16_vv(lambda_nfcam4defst_line125_6264_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7376_0 = gt16_vv(lambda_nfcam4defst_line125_4814_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7600_0 = gt16_vv(lambda_nfcam4defst_line125_4797_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7852_0 = gt16_vv(lambda_nfcam4defst_line125_5615_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7481_0 = gt16_vv(lambda_nfcam4defst_line125_4853_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7327_0 = gt16_vv(lambda_nfcam4defst_line125_4844_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3257_0 = lt16_vv(lambda_nfcam4defst_line125_5945_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3176_0 = lt16_vv(lambda_nfcam4defst_line125_4865_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3156_0 = lt16_vv(lambda_nfcam4defst_line125_4859_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3036_0 = lt16_vv(lambda_nfcam4defst_line125_4796_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7397_0 = gt16_vv(lambda_nfcam4defst_line125_4808_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3253_0 = lt16_vv(lambda_nfcam4defst_line125_5912_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7859_0 = gt16_vv(lambda_nfcam4defst_line125_4824_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3188_0 = lt16_vv(lambda_nfcam4defst_line125_4862_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3060_0 = lt16_vv(lambda_nfcam4defst_line125_5934_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3325_0 = lt16_vv(lambda_nfcam4defst_line125_6209_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7558_0 = gt16_vv(lambda_nfcam4defst_line125_5648_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3237_0 = lt16_vv(lambda_nfcam4defst_line125_5813_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7845_0 = gt16_vv(lambda_nfcam4defst_line125_4866_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3032_0 = lt16_vv(lambda_nfcam4defst_line125_5769_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3056_0 = lt16_vv(lambda_nfcam4defst_line125_5901_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7432_0 = gt16_vv(lambda_nfcam4defst_line125_6297_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3144_0 = lt16_vv(lambda_nfcam4defst_line125_6231_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7572_0 = gt16_vv(lambda_nfcam4defst_line125_5681_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7306_0 = gt16_vv(lambda_nfcam4defst_line125_6396_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7299_0 = gt16_vv(lambda_nfcam4defst_line125_5934_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7341_0 = gt16_vv(lambda_nfcam4defst_line125_5967_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7768_0 = gt16_vv(lambda_nfcam4defst_line125_4836_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3273_0 = lt16_vv(lambda_nfcam4defst_line125_4845_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_6912_0 = lshift16_vv(lambda_onfcam4cnrt_line121_2909_0, lambda_onfcam4dpct_line120_355_0);
      vector32 lambda_nfcam4defst_line125_6950_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5901_0);
      vector32 lambda_nfcam4defst_line125_7175_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6011_0);
      vector32 lambda_nfcam4defst_line125_6948_0 = gt16_vv(lambda_nfcam4defst_line125_4850_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7067_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4857_0);
      vector32 lambda_nfcam4defst_line125_7158_0 = gt16_vv(lambda_nfcam4defst_line125_6308_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7049_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4862_0);
      vector32 lambda_nfcam4defst_line125_7172_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4860_0);
      vector32 lambda_nfcam4defst_line125_6993_0 = gt16_vv(lambda_nfcam4defst_line125_4805_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_6984_0 = gt16_vv(lambda_nfcam4defst_line125_4841_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7127_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4839_0);
      vector32 lambda_nfcam4defst_line125_6924_0 = gt16_vv(lambda_nfcam4defst_line125_5670_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7095_0 = gt16_vv(lambda_nfcam4defst_line125_4851_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7148_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6176_0);
      vector32 lambda_nfcam4defst_line125_6923_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5670_0);
      vector32 lambda_nfcam4defst_line125_7191_0 = gt16_vv(lambda_nfcam4defst_line125_5615_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7166_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6275_0);
      vector32 lambda_nfcam4defst_line125_6980_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4838_0);
      vector32 lambda_nfcam4defst_line125_7139_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4806_0);
      vector32 lambda_nfcam4defst_line125_7106_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4830_0);
      vector32 lambda_nfcam4defst_line125_7142_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4809_0);
      vector32 lambda_nfcam4defst_line125_6925_0 = mux16_vv(lambda_nfcam4defst_line125_6924_0, ct8_163_0, lambda_nfcam4defst_line125_6923_0);
      vector32 lambda_nfcam4defst_line125_6939_0 = gt16_vv(lambda_nfcam4defst_line125_5802_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7121_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4833_0);
      vector32 lambda_nfcam4defst_line125_6945_0 = gt16_vv(lambda_nfcam4defst_line125_5868_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7182_0 = gt16_vv(lambda_nfcam4defst_line125_6341_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_6989_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6066_0);
      vector32 lambda_nfcam4defst_line125_7052_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4817_0);
      vector32 lambda_nfcam4defst_line125_7032_0 = gt16_vv(lambda_nfcam4defst_line125_4853_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7083_0 = gt16_vv(lambda_nfcam4defst_line125_4797_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7035_0 = gt16_vv(lambda_nfcam4defst_line125_6330_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7130_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4842_0);
      vector32 lambda_nfcam4defst_line125_7145_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6143_0);
      vector32 lambda_nfcam4defst_line125_6966_0 = gt16_vv(lambda_nfcam4defst_line125_4844_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7193_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4824_0);
      vector32 lambda_nfcam4defst_line125_6975_0 = gt16_vv(lambda_nfcam4defst_line125_4832_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7034_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6330_0);
      vector32 lambda_nfcam4defst_line125_7197_0 = gt16_vv(lambda_nfcam4defst_line125_4863_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_6996_0 = gt16_vv(lambda_nfcam4defst_line125_4808_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7205_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6110_0);
      vector32 lambda_nfcam4defst_line125_7124_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4812_0);
      vector32 lambda_nfcam4defst_line125_7196_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4863_0);
      vector32 lambda_nfcam4defst_line125_7080_0 = gt16_vv(lambda_nfcam4defst_line125_5780_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_6921_0 = gt16_vv(lambda_nfcam4defst_line125_4856_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7079_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5780_0);
      vector32 lambda_nfcam4defst_line125_7081_0 = mux16_vv(lambda_nfcam4defst_line125_7080_0, ct8_163_0, lambda_nfcam4defst_line125_7079_0);
      vector32 lambda_nfcam4defst_line125_7113_0 = gt16_vv(lambda_nfcam4defst_line125_4845_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7125_0 = gt16_vv(lambda_nfcam4defst_line125_4812_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7038_0 = gt16_vv(lambda_nfcam4defst_line125_4847_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7100_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5945_0);
      vector32 lambda_nfcam4defst_line125_7157_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6308_0);
      vector32 lambda_nfcam4defst_line125_6920_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4856_0);
      vector32 lambda_nfcam4defst_line125_7143_0 = gt16_vv(lambda_nfcam4defst_line125_4809_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7128_0 = gt16_vv(lambda_nfcam4defst_line125_4839_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7129_0 = mux16_vv(lambda_nfcam4defst_line125_7128_0, ct8_163_0, lambda_nfcam4defst_line125_7127_0);
      vector32 lambda_nfcam4defst_line125_7071_0 = gt16_vv(lambda_nfcam4defst_line125_5681_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7134_0 = gt16_vv(lambda_nfcam4defst_line125_4815_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7058_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6099_0);
      vector32 lambda_nfcam4defst_line125_6972_0 = gt16_vv(lambda_nfcam4defst_line125_5967_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_6995_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4808_0);
      vector32 lambda_nfcam4defst_line125_6954_0 = gt16_vv(lambda_nfcam4defst_line125_5934_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7094_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4851_0);
      vector32 lambda_nfcam4defst_line125_7007_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4835_0);
      vector32 lambda_nfcam4defst_line125_6965_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4844_0);
      vector32 lambda_nfcam4defst_line125_6998_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6132_0);
      vector32 lambda_nfcam4defst_line125_6932_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5769_0);
      vector32 lambda_onfcam4cnrt_line121_3225_0 = lt16_vv(lambda_nfcam4defst_line125_5747_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7719_0 = gt16_vv(lambda_nfcam4defst_line125_4815_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3112_0 = lt16_vv(lambda_nfcam4defst_line125_4805_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7866_0 = gt16_vv(lambda_nfcam4defst_line125_4863_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3313_0 = lt16_vv(lambda_nfcam4defst_line125_4809_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3164_0 = lt16_vv(lambda_nfcam4defst_line125_4853_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7126_0 = mux16_vv(lambda_nfcam4defst_line125_7125_0, ct8_163_0, lambda_nfcam4defst_line125_7124_0);
      vector32 lambda_nfcam4defst_line125_7206_0 = gt16_vv(lambda_nfcam4defst_line125_6110_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7207_0 = mux16_vv(lambda_nfcam4defst_line125_7206_0, ct8_163_0, lambda_nfcam4defst_line125_7205_0);
      vector32 lambda_onfcam4cnrt_line121_3148_0 = lt16_vv(lambda_nfcam4defst_line125_6264_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3297_0 = lt16_vv(lambda_nfcam4defst_line125_4842_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7082_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4797_0);
      vector32 lambda_onfcam4cnrt_line121_3116_0 = lt16_vv(lambda_nfcam4defst_line125_4808_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3361_0 = lt16_vv(lambda_nfcam4defst_line125_4854_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3076_0 = lt16_vv(lambda_nfcam4defst_line125_4844_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7011_0 = gt16_vv(lambda_nfcam4defst_line125_6297_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7149_0 = gt16_vv(lambda_nfcam4defst_line125_6176_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7150_0 = mux16_vv(lambda_nfcam4defst_line125_7149_0, ct8_163_0, lambda_nfcam4defst_line125_7148_0);
      vector32 lambda_nfcam4defst_line125_7096_0 = mux16_vv(lambda_nfcam4defst_line125_7095_0, ct8_163_0, lambda_nfcam4defst_line125_7094_0);
      vector32 lambda_nfcam4defst_line125_7817_0 = gt16_vv(lambda_nfcam4defst_line125_6011_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3108_0 = lt16_vv(lambda_nfcam4defst_line125_6066_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3048_0 = lt16_vv(lambda_nfcam4defst_line125_5868_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3329_0 = lt16_vv(lambda_nfcam4defst_line125_4836_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3080_0 = lt16_vv(lambda_nfcam4defst_line125_6033_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7133_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4815_0);
      vector32 lambda_nfcam4defst_line125_7097_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5912_0);
      vector32 lambda_nfcam4defst_line125_7190_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5615_0);
      vector32 lambda_nfcam4defst_line125_7192_0 = mux16_vv(lambda_nfcam4defst_line125_7191_0, ct8_163_0, lambda_nfcam4defst_line125_7190_0);
      vector32 lambda_nfcam4defst_line125_7663_0 = gt16_vv(lambda_nfcam4defst_line125_6374_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7076_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5747_0);
      vector32 lambda_nfcam4defst_line125_7029_0 = gt16_vv(lambda_nfcam4defst_line125_6000_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_6960_0 = gt16_vv(lambda_nfcam4defst_line125_4829_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7313_0 = gt16_vv(lambda_nfcam4defst_line125_4829_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7046_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4823_0);
      vector32 lambda_nfcam4defst_line125_7705_0 = gt16_vv(lambda_nfcam4defst_line125_4839_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_6913_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4799_0);
      vector32 lambda_nfcam4defst_line125_6959_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4829_0);
      vector32 lambda_onfcam4cnrt_line121_3205_0 = lt16_vv(lambda_nfcam4defst_line125_4800_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7551_0 = gt16_vv(lambda_nfcam4defst_line125_4800_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3209_0 = lt16_vv(lambda_nfcam4defst_line125_5648_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3365_0 = lt16_vv(lambda_nfcam4defst_line125_6341_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7369_0 = gt16_vv(lambda_nfcam4defst_line125_4841_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7025_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4859_0);
      vector32 lambda_nfcam4defst_line125_6986_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4814_0);
      vector32 lambda_nfcam4defst_line125_7185_0 = gt16_vv(lambda_nfcam4defst_line125_4848_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7181_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6341_0);
      vector32 lambda_nfcam4defst_line125_7037_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4847_0);
      vector32 lambda_nfcam4defst_line125_7803_0 = gt16_vv(lambda_nfcam4defst_line125_4821_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7488_0 = gt16_vv(lambda_nfcam4defst_line125_6330_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7112_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4845_0);
      vector32 lambda_nfcam4defst_line125_7114_0 = mux16_vv(lambda_nfcam4defst_line125_7113_0, ct8_163_0, lambda_nfcam4defst_line125_7112_0);
      vector32 lambda_nfcam4defst_line125_7446_0 = gt16_vv(lambda_nfcam4defst_line125_6231_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7544_0 = gt16_vv(lambda_nfcam4defst_line125_6099_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7607_0 = gt16_vv(lambda_nfcam4defst_line125_5813_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7210_0 = mult16_vv(calcXtk_195_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7098_0 = gt16_vv(lambda_nfcam4defst_line125_5912_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_onfcam4cnrt_line121_3152_0 = lt16_vv(lambda_nfcam4defst_line125_4820_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7530_0 = gt16_vv(lambda_nfcam4defst_line125_4817_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7050_0 = gt16_vv(lambda_nfcam4defst_line125_4862_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7051_0 = mux16_vv(lambda_nfcam4defst_line125_7050_0, ct8_163_0, lambda_nfcam4defst_line125_7049_0);
      vector32 lambda_nfcam4defst_line125_7621_0 = gt16_vv(lambda_nfcam4defst_line125_5879_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7028_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6000_0);
      vector32 lambda_nfcam4defst_line125_6963_0 = gt16_vv(lambda_nfcam4defst_line125_6363_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_onfcam4cnrt_line121_3305_0 = lt16_vv(lambda_nfcam4defst_line125_6077_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3072_0 = lt16_vv(lambda_nfcam4defst_line125_6363_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3337_0 = lt16_vv(lambda_nfcam4defst_line125_4803_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7144_0 = mux16_vv(lambda_nfcam4defst_line125_7143_0, ct8_163_0, lambda_nfcam4defst_line125_7142_0);
      vector32 lambda_nfcam4defst_line125_7677_0 = gt16_vv(lambda_nfcam4defst_line125_6044_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7077_0 = gt16_vv(lambda_nfcam4defst_line125_5747_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7078_0 = mux16_vv(lambda_nfcam4defst_line125_7077_0, ct8_163_0, lambda_nfcam4defst_line125_7076_0);
      vector32 lambda_nfcam4defst_line125_7887_0 = gt16_vv(lambda_nfcam4defst_line125_6110_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7023_0 = gt16_vv(lambda_nfcam4defst_line125_4820_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7460_0 = gt16_vv(lambda_nfcam4defst_line125_4820_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3369_0 = lt16_vv(lambda_nfcam4defst_line125_4848_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7614_0 = gt16_vv(lambda_nfcam4defst_line125_5846_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7334_0 = gt16_vv(lambda_nfcam4defst_line125_6033_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3160_0 = lt16_vv(lambda_nfcam4defst_line125_6000_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7136_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6077_0);
      vector32 lambda_nfcam4defst_line125_6969_0 = gt16_vv(lambda_nfcam4defst_line125_6033_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7088_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5846_0);
      vector32 lambda_nfcam4defst_line125_7257_0 = gt16_vv(lambda_nfcam4defst_line125_4796_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_6935_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4796_0);
      vector32 lambda_onfcam4cnrt_line121_3120_0 = lt16_vv(lambda_nfcam4defst_line125_6132_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7229_0 = gt16_vv(lambda_nfcam4defst_line125_5670_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7116_0 = gt16_vv(lambda_nfcam4defst_line125_6044_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_6951_0 = gt16_vv(lambda_nfcam4defst_line125_5901_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_6952_0 = mux16_vv(lambda_nfcam4defst_line125_6951_0, ct8_163_0, lambda_nfcam4defst_line125_6950_0);
      vector32 lambda_onfcam4cnrt_line121_3321_0 = lt16_vv(lambda_nfcam4defst_line125_6176_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7110_0 = gt16_vv(lambda_nfcam4defst_line125_6374_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7292_0 = gt16_vv(lambda_nfcam4defst_line125_5901_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7293_0 = mux16_vv(lambda_nfcam4defst_line125_7292_0, lambda_nfcam4defst_line125_6952_0, lambda_nfcam4defst_line125_5901_0);
      vector32 lambda_onfcam4cnrt_line121_3301_0 = lt16_vv(lambda_nfcam4defst_line125_4815_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7008_0 = gt16_vv(lambda_nfcam4defst_line125_4835_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7009_0 = mux16_vv(lambda_nfcam4defst_line125_7008_0, ct8_163_0, lambda_nfcam4defst_line125_7007_0);
      vector32 lambda_nfcam4defst_line125_7390_0 = gt16_vv(lambda_nfcam4defst_line125_4805_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7579_0 = gt16_vv(lambda_nfcam4defst_line125_5714_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7296_0 = lt16_vv(lambda_nfcam4defst_line125_7293_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7888_0 = mux16_vv(lambda_nfcam4defst_line125_7887_0, lambda_nfcam4defst_line125_7207_0, lambda_nfcam4defst_line125_6110_0);
      vector32 lambda_nfcam4defst_line125_7891_0 = lt16_vv(lambda_nfcam4defst_line125_7888_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7348_0 = gt16_vv(lambda_nfcam4defst_line125_4832_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3008_0 = lt16_vv(lambda_nfcam4defst_line125_4799_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7074_0 = gt16_vv(lambda_nfcam4defst_line125_5714_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_6967_0 = mux16_vv(lambda_nfcam4defst_line125_6966_0, ct8_163_0, lambda_nfcam4defst_line125_6965_0);
      vector32 lambda_nfcam4defst_line125_7101_0 = gt16_vv(lambda_nfcam4defst_line125_5945_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7122_0 = gt16_vv(lambda_nfcam4defst_line125_4833_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7123_0 = mux16_vv(lambda_nfcam4defst_line125_7122_0, ct8_163_0, lambda_nfcam4defst_line125_7121_0);
      vector32 lambda_onfcam4cnrt_line121_3345_0 = lt16_vv(lambda_nfcam4defst_line125_6275_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7295_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7293_0);
      vector32 lambda_nfcam4defst_line125_7691_0 = gt16_vv(lambda_nfcam4defst_line125_4833_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_6956_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6396_0);
      vector32 lambda_nfcam4defst_line125_7020_0 = gt16_vv(lambda_nfcam4defst_line125_6264_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_6927_0 = gt16_vv(lambda_nfcam4defst_line125_5703_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_onfcam4cnrt_line121_3285_0 = lt16_vv(lambda_nfcam4defst_line125_4833_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7167_0 = gt16_vv(lambda_nfcam4defst_line125_6275_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7168_0 = mux16_vv(lambda_nfcam4defst_line125_7167_0, ct8_163_0, lambda_nfcam4defst_line125_7166_0);
      vector32 lambda_nfcam4defst_line125_7797_0 = mux16_vv(lambda_nfcam4defst_line125_7796_0, lambda_nfcam4defst_line125_7168_0, lambda_nfcam4defst_line125_6275_0);
      vector32 lambda_nfcam4defst_line125_7800_0 = lt16_vv(lambda_nfcam4defst_line125_7797_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7799_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7797_0);
      vector32 lambda_nfcam4defst_line125_7801_0 = mux16_vv(lambda_nfcam4defst_line125_7800_0, ct8_163_0, lambda_nfcam4defst_line125_7799_0);
      vector32 lambda_nfcam4defst_line125_7824_0 = gt16_vv(lambda_nfcam4defst_line125_4854_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7198_0 = mux16_vv(lambda_nfcam4defst_line125_7197_0, ct8_163_0, lambda_nfcam4defst_line125_7196_0);
      vector32 lambda_nfcam4defst_line125_7010_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6297_0);
      vector32 lambda_nfcam4defst_line125_7084_0 = mux16_vv(lambda_nfcam4defst_line125_7083_0, ct8_163_0, lambda_nfcam4defst_line125_7082_0);
      vector32 lambda_nfcam4defst_line125_7601_0 = mux16_vv(lambda_nfcam4defst_line125_7600_0, lambda_nfcam4defst_line125_7084_0, lambda_nfcam4defst_line125_4797_0);
      vector32 lambda_nfcam4defst_line125_7604_0 = lt16_vv(lambda_nfcam4defst_line125_7601_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_onfcam4cnrt_line121_3233_0 = lt16_vv(lambda_nfcam4defst_line125_4797_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_6990_0 = gt16_vv(lambda_nfcam4defst_line125_6066_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7712_0 = gt16_vv(lambda_nfcam4defst_line125_4842_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7187_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4866_0);
      vector32 lambda_onfcam4cnrt_line121_3289_0 = lt16_vv(lambda_nfcam4defst_line125_4812_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7320_0 = gt16_vv(lambda_nfcam4defst_line125_6363_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7131_0 = gt16_vv(lambda_nfcam4defst_line125_4842_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7040_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4865_0);
      vector32 lambda_nfcam4defst_line125_7411_0 = gt16_vv(lambda_nfcam4defst_line125_6165_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7002_0 = gt16_vv(lambda_nfcam4defst_line125_6165_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7328_0 = mux16_vv(lambda_nfcam4defst_line125_7327_0, lambda_nfcam4defst_line125_6967_0, lambda_nfcam4defst_line125_4844_0);
      vector32 lambda_nfcam4defst_line125_7039_0 = mux16_vv(lambda_nfcam4defst_line125_7038_0, ct8_163_0, lambda_nfcam4defst_line125_7037_0);
      vector32 lambda_nfcam4defst_line125_6962_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6363_0);
      vector32 lambda_nfcam4defst_line125_6964_0 = mux16_vv(lambda_nfcam4defst_line125_6963_0, ct8_163_0, lambda_nfcam4defst_line125_6962_0);
      vector32 lambda_nfcam4defst_line125_7321_0 = mux16_vv(lambda_nfcam4defst_line125_7320_0, lambda_nfcam4defst_line125_6964_0, lambda_nfcam4defst_line125_6363_0);
      vector32 lambda_nfcam4defst_line125_7323_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7321_0);
      vector32 lambda_nfcam4defst_line125_7867_0 = mux16_vv(lambda_nfcam4defst_line125_7866_0, lambda_nfcam4defst_line125_7198_0, lambda_nfcam4defst_line125_4863_0);
      vector32 lambda_nfcam4defst_line125_7869_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7867_0);
      vector32 lambda_nfcam4defst_line125_7146_0 = gt16_vv(lambda_nfcam4defst_line125_6143_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7173_0 = gt16_vv(lambda_nfcam4defst_line125_4860_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7107_0 = gt16_vv(lambda_nfcam4defst_line125_4830_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7099_0 = mux16_vv(lambda_nfcam4defst_line125_7098_0, ct8_163_0, lambda_nfcam4defst_line125_7097_0);
      vector32 lambda_onfcam4cnrt_line121_3229_0 = lt16_vv(lambda_nfcam4defst_line125_5780_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7022_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4820_0);
      vector32 lambda_nfcam4defst_line125_7024_0 = mux16_vv(lambda_nfcam4defst_line125_7023_0, ct8_163_0, lambda_nfcam4defst_line125_7022_0);
      vector32 lambda_nfcam4defst_line125_7461_0 = mux16_vv(lambda_nfcam4defst_line125_7460_0, lambda_nfcam4defst_line125_7024_0, lambda_nfcam4defst_line125_4820_0);
      vector32 lambda_nfcam4defst_line125_7464_0 = lt16_vv(lambda_nfcam4defst_line125_7461_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7463_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7461_0);
      vector32 lambda_nfcam4defst_line125_7465_0 = mux16_vv(lambda_nfcam4defst_line125_7464_0, ct8_163_0, lambda_nfcam4defst_line125_7463_0);
      vector32 lambda_nfcam4defst_line125_7706_0 = mux16_vv(lambda_nfcam4defst_line125_7705_0, lambda_nfcam4defst_line125_7129_0, lambda_nfcam4defst_line125_4839_0);
      vector32 lambda_nfcam4defst_line125_7708_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7706_0);
      vector32 lambda_onfcam4cnrt_line121_3200_0 = lt16_vv(lambda_nfcam4defst_line125_6099_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3088_0 = lt16_vv(lambda_nfcam4defst_line125_4832_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7178_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4854_0);
      vector32 lambda_nfcam4defst_line125_7383_0 = gt16_vv(lambda_nfcam4defst_line125_6066_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7014_0 = gt16_vv(lambda_nfcam4defst_line125_4802_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_onfcam4cnrt_line121_3353_0 = lt16_vv(lambda_nfcam4defst_line125_4860_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7870_0 = lt16_vv(lambda_nfcam4defst_line125_7867_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7089_0 = gt16_vv(lambda_nfcam4defst_line125_5846_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_6914_0 = gt16_vv(lambda_nfcam4defst_line125_4799_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7159_0 = mux16_vv(lambda_nfcam4defst_line125_7158_0, ct8_163_0, lambda_nfcam4defst_line125_7157_0);
      vector32 lambda_nfcam4defst_line125_7776_0 = mux16_vv(lambda_nfcam4defst_line125_7775_0, lambda_nfcam4defst_line125_7159_0, lambda_nfcam4defst_line125_6308_0);
      vector32 lambda_nfcam4defst_line125_7779_0 = lt16_vv(lambda_nfcam4defst_line125_7776_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7778_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7776_0);
      vector32 lambda_nfcam4defst_line125_7780_0 = mux16_vv(lambda_nfcam4defst_line125_7779_0, ct8_163_0, lambda_nfcam4defst_line125_7778_0);
      vector32 lambda_onfcam4cnrt_line121_3132_0 = lt16_vv(lambda_nfcam4defst_line125_4835_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_6997_0 = mux16_vv(lambda_nfcam4defst_line125_6996_0, ct8_163_0, lambda_nfcam4defst_line125_6995_0);
      vector32 lambda_nfcam4defst_line125_7398_0 = mux16_vv(lambda_nfcam4defst_line125_7397_0, lambda_nfcam4defst_line125_6997_0, lambda_nfcam4defst_line125_4808_0);
      vector32 lambda_nfcam4defst_line125_7400_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7398_0);
      vector32 lambda_nfcam4defst_line125_7019_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6264_0);
      vector32 lambda_onfcam4cnrt_line121_3249_0 = lt16_vv(lambda_nfcam4defst_line125_4851_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_6974_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4832_0);
      vector32 lambda_nfcam4defst_line125_6976_0 = mux16_vv(lambda_nfcam4defst_line125_6975_0, ct8_163_0, lambda_nfcam4defst_line125_6974_0);
      vector32 lambda_nfcam4defst_line125_7349_0 = mux16_vv(lambda_nfcam4defst_line125_7348_0, lambda_nfcam4defst_line125_6976_0, lambda_nfcam4defst_line125_4832_0);
      vector32 lambda_nfcam4defst_line125_7351_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7349_0);
      vector32 lambda_nfcam4defst_line125_7593_0 = gt16_vv(lambda_nfcam4defst_line125_5780_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3393_0 = lt16_vv(lambda_nfcam4defst_line125_4827_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7061_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4800_0);
      vector32 lambda_onfcam4cnrt_line121_3168_0 = lt16_vv(lambda_nfcam4defst_line125_6330_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3377_0 = lt16_vv(lambda_nfcam4defst_line125_5615_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7194_0 = gt16_vv(lambda_nfcam4defst_line125_4824_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7070_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5681_0);
      vector32 lambda_onfcam4cnrt_line121_3269_0 = lt16_vv(lambda_nfcam4defst_line125_6374_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7065_0 = gt16_vv(lambda_nfcam4defst_line125_5648_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_onfcam4cnrt_line121_3016_0 = lt16_vv(lambda_nfcam4defst_line125_4856_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_6961_0 = mux16_vv(lambda_nfcam4defst_line125_6960_0, ct8_163_0, lambda_nfcam4defst_line125_6959_0);
      vector32 lambda_onfcam4cnrt_line121_3028_0 = lt16_vv(lambda_nfcam4defst_line125_5736_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7092_0 = gt16_vv(lambda_nfcam4defst_line125_5879_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7524_0 = mux16_vv(lambda_nfcam4defst_line125_7523_0, lambda_nfcam4defst_line125_7051_0, lambda_nfcam4defst_line125_4862_0);
      vector32 lambda_nfcam4defst_line125_7527_0 = lt16_vv(lambda_nfcam4defst_line125_7524_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7526_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7524_0);
      vector32 lambda_nfcam4defst_line125_7528_0 = mux16_vv(lambda_nfcam4defst_line125_7527_0, ct8_163_0, lambda_nfcam4defst_line125_7526_0);
      vector32 lambda_nfcam4defst_line125_7754_0 = gt16_vv(lambda_nfcam4defst_line125_6176_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7755_0 = mux16_vv(lambda_nfcam4defst_line125_7754_0, lambda_nfcam4defst_line125_7150_0, lambda_nfcam4defst_line125_6176_0);
      vector32 lambda_nfcam4defst_line125_7758_0 = lt16_vv(lambda_nfcam4defst_line125_7755_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7757_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7755_0);
      vector32 lambda_nfcam4defst_line125_7759_0 = mux16_vv(lambda_nfcam4defst_line125_7758_0, ct8_163_0, lambda_nfcam4defst_line125_7757_0);
      vector32 lambda_nfcam4defst_line125_6992_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4805_0);
      vector32 lambda_nfcam4defst_line125_6994_0 = mux16_vv(lambda_nfcam4defst_line125_6993_0, ct8_163_0, lambda_nfcam4defst_line125_6992_0);
      vector32 lambda_nfcam4defst_line125_7391_0 = mux16_vv(lambda_nfcam4defst_line125_7390_0, lambda_nfcam4defst_line125_6994_0, lambda_nfcam4defst_line125_4805_0);
      vector32 lambda_nfcam4defst_line125_7222_0 = gt16_vv(lambda_nfcam4defst_line125_4856_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_6981_0 = gt16_vv(lambda_nfcam4defst_line125_4838_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_6982_0 = mux16_vv(lambda_nfcam4defst_line125_6981_0, ct8_163_0, lambda_nfcam4defst_line125_6980_0);
      vector32 lambda_nfcam4defst_line125_7362_0 = gt16_vv(lambda_nfcam4defst_line125_4838_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7363_0 = mux16_vv(lambda_nfcam4defst_line125_7362_0, lambda_nfcam4defst_line125_6982_0, lambda_nfcam4defst_line125_4838_0);
      vector32 lambda_nfcam4defst_line125_7366_0 = lt16_vv(lambda_nfcam4defst_line125_7363_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7365_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7363_0);
      vector32 lambda_nfcam4defst_line125_7367_0 = mux16_vv(lambda_nfcam4defst_line125_7366_0, ct8_163_0, lambda_nfcam4defst_line125_7365_0);
      vector32 lambda_nfcam4defst_line125_7179_0 = gt16_vv(lambda_nfcam4defst_line125_4854_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7180_0 = mux16_vv(lambda_nfcam4defst_line125_7179_0, ct8_163_0, lambda_nfcam4defst_line125_7178_0);
      vector32 lambda_nfcam4defst_line125_7825_0 = mux16_vv(lambda_nfcam4defst_line125_7824_0, lambda_nfcam4defst_line125_7180_0, lambda_nfcam4defst_line125_4854_0);
      vector32 lambda_nfcam4defst_line125_7828_0 = lt16_vv(lambda_nfcam4defst_line125_7825_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_6926_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5703_0);
      vector32 lambda_nfcam4defst_line125_6928_0 = mux16_vv(lambda_nfcam4defst_line125_6927_0, ct8_163_0, lambda_nfcam4defst_line125_6926_0);
      vector32 lambda_nfcam4defst_line125_7012_0 = mux16_vv(lambda_nfcam4defst_line125_7011_0, ct8_163_0, lambda_nfcam4defst_line125_7010_0);
      vector32 lambda_nfcam4defst_line125_7433_0 = mux16_vv(lambda_nfcam4defst_line125_7432_0, lambda_nfcam4defst_line125_7012_0, lambda_nfcam4defst_line125_6297_0);
      vector32 lambda_nfcam4defst_line125_7435_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7433_0);
      vector32 lambda_nfcam4defst_line125_7161_0 = gt16_vv(lambda_nfcam4defst_line125_4803_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7726_0 = gt16_vv(lambda_nfcam4defst_line125_6077_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7137_0 = gt16_vv(lambda_nfcam4defst_line125_6077_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7138_0 = mux16_vv(lambda_nfcam4defst_line125_7137_0, ct8_163_0, lambda_nfcam4defst_line125_7136_0);
      vector32 lambda_nfcam4defst_line125_7727_0 = mux16_vv(lambda_nfcam4defst_line125_7726_0, lambda_nfcam4defst_line125_7138_0, lambda_nfcam4defst_line125_6077_0);
      vector32 lambda_nfcam4defst_line125_6936_0 = gt16_vv(lambda_nfcam4defst_line125_4796_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_6937_0 = mux16_vv(lambda_nfcam4defst_line125_6936_0, ct8_163_0, lambda_nfcam4defst_line125_6935_0);
      vector32 lambda_nfcam4defst_line125_7258_0 = mux16_vv(lambda_nfcam4defst_line125_7257_0, lambda_nfcam4defst_line125_6937_0, lambda_nfcam4defst_line125_4796_0);
      vector32 lambda_nfcam4defst_line125_7260_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7258_0);
      vector32 lambda_nfcam4defst_line125_7261_0 = lt16_vv(lambda_nfcam4defst_line125_7258_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7262_0 = mux16_vv(lambda_nfcam4defst_line125_7261_0, ct8_163_0, lambda_nfcam4defst_line125_7260_0);
      vector32 lambda_nfcam4defst_line125_7733_0 = gt16_vv(lambda_nfcam4defst_line125_4806_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7827_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7825_0);
      vector32 lambda_nfcam4defst_line125_7829_0 = mux16_vv(lambda_nfcam4defst_line125_7828_0, ct8_163_0, lambda_nfcam4defst_line125_7827_0);
      vector32 lambda_nfcam4defst_line125_7059_0 = gt16_vv(lambda_nfcam4defst_line125_6099_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7060_0 = mux16_vv(lambda_nfcam4defst_line125_7059_0, ct8_163_0, lambda_nfcam4defst_line125_7058_0);
      vector32 lambda_nfcam4defst_line125_7545_0 = mux16_vv(lambda_nfcam4defst_line125_7544_0, lambda_nfcam4defst_line125_7060_0, lambda_nfcam4defst_line125_6099_0);
      vector32 lambda_nfcam4defst_line125_7548_0 = lt16_vv(lambda_nfcam4defst_line125_7545_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_6971_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5967_0);
      vector32 lambda_nfcam4defst_line125_6973_0 = mux16_vv(lambda_nfcam4defst_line125_6972_0, ct8_163_0, lambda_nfcam4defst_line125_6971_0);
      vector32 lambda_nfcam4defst_line125_7439_0 = gt16_vv(lambda_nfcam4defst_line125_4802_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7016_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6231_0);
      vector32 lambda_nfcam4defst_line125_6999_0 = gt16_vv(lambda_nfcam4defst_line125_6132_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7871_0 = mux16_vv(lambda_nfcam4defst_line125_7870_0, ct8_163_0, lambda_nfcam4defst_line125_7869_0);
      vector32 lambda_nfcam4defst_line125_7880_0 = gt16_vv(lambda_nfcam4defst_line125_4827_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7091_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5879_0);
      vector32 lambda_nfcam4defst_line125_7698_0 = gt16_vv(lambda_nfcam4defst_line125_4812_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7404_0 = gt16_vv(lambda_nfcam4defst_line125_6132_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7203_0 = gt16_vv(lambda_nfcam4defst_line125_4827_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7740_0 = gt16_vv(lambda_nfcam4defst_line125_4809_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3281_0 = lt16_vv(lambda_nfcam4defst_line125_5978_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3317_0 = lt16_vv(lambda_nfcam4defst_line125_6143_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7044_0 = gt16_vv(lambda_nfcam4defst_line125_5604_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_onfcam4cnrt_line121_3100_0 = lt16_vv(lambda_nfcam4defst_line125_4841_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3277_0 = lt16_vv(lambda_nfcam4defst_line125_6044_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7115_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6044_0);
      vector32 lambda_nfcam4defst_line125_7117_0 = mux16_vv(lambda_nfcam4defst_line125_7116_0, ct8_163_0, lambda_nfcam4defst_line125_7115_0);
      vector32 lambda_nfcam4defst_line125_7699_0 = mux16_vv(lambda_nfcam4defst_line125_7698_0, lambda_nfcam4defst_line125_7126_0, lambda_nfcam4defst_line125_4812_0);
      vector32 lambda_nfcam4defst_line125_7702_0 = lt16_vv(lambda_nfcam4defst_line125_7699_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7890_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7888_0);
      vector32 lambda_nfcam4defst_line125_7892_0 = mux16_vv(lambda_nfcam4defst_line125_7891_0, ct8_163_0, lambda_nfcam4defst_line125_7890_0);
      vector32 lambda_nfcam4defst_line125_7509_0 = gt16_vv(lambda_nfcam4defst_line125_5604_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3180_0 = lt16_vv(lambda_nfcam4defst_line125_5604_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7330_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7328_0);
      vector32 lambda_nfcam4defst_line125_6947_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4850_0);
      vector32 lambda_nfcam4defst_line125_7085_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5813_0);
      vector32 lambda_nfcam4defst_line125_7436_0 = lt16_vv(lambda_nfcam4defst_line125_7433_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7437_0 = mux16_vv(lambda_nfcam4defst_line125_7436_0, ct8_163_0, lambda_nfcam4defst_line125_7435_0);
      vector32 lambda_nfcam4defst_line125_6983_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4841_0);
      vector32 lambda_nfcam4defst_line125_7140_0 = gt16_vv(lambda_nfcam4defst_line125_4806_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7141_0 = mux16_vv(lambda_nfcam4defst_line125_7140_0, ct8_163_0, lambda_nfcam4defst_line125_7139_0);
      vector32 lambda_nfcam4defst_line125_7734_0 = mux16_vv(lambda_nfcam4defst_line125_7733_0, lambda_nfcam4defst_line125_7141_0, lambda_nfcam4defst_line125_4806_0);
      vector32 lambda_nfcam4defst_line125_7737_0 = lt16_vv(lambda_nfcam4defst_line125_7734_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7135_0 = mux16_vv(lambda_nfcam4defst_line125_7134_0, ct8_163_0, lambda_nfcam4defst_line125_7133_0);
      vector32 lambda_nfcam4defst_line125_7174_0 = mux16_vv(lambda_nfcam4defst_line125_7173_0, ct8_163_0, lambda_nfcam4defst_line125_7172_0);
      vector32 lambda_nfcam4defst_line125_7237_0 = mux16_vv(lambda_nfcam4defst_line125_7236_0, lambda_nfcam4defst_line125_6928_0, lambda_nfcam4defst_line125_5703_0);
      vector32 lambda_nfcam4defst_line125_7240_0 = lt16_vv(lambda_nfcam4defst_line125_7237_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7239_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7237_0);
      vector32 lambda_nfcam4defst_line125_7241_0 = mux16_vv(lambda_nfcam4defst_line125_7240_0, ct8_163_0, lambda_nfcam4defst_line125_7239_0);
      vector32 lambda_onfcam4cnrt_line121_3221_0 = lt16_vv(lambda_nfcam4defst_line125_5714_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7151_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6209_0);
      vector32 lambda_nfcam4defst_line125_7000_0 = mux16_vv(lambda_nfcam4defst_line125_6999_0, ct8_163_0, lambda_nfcam4defst_line125_6998_0);
      vector32 lambda_nfcam4defst_line125_7405_0 = mux16_vv(lambda_nfcam4defst_line125_7404_0, lambda_nfcam4defst_line125_7000_0, lambda_nfcam4defst_line125_6132_0);
      vector32 lambda_nfcam4defst_line125_7407_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7405_0);
      vector32 lambda_nfcam4defst_line125_7408_0 = lt16_vv(lambda_nfcam4defst_line125_7405_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7409_0 = mux16_vv(lambda_nfcam4defst_line125_7408_0, ct8_163_0, lambda_nfcam4defst_line125_7407_0);
      vector32 lambda_nfcam4defst_line125_7495_0 = gt16_vv(lambda_nfcam4defst_line125_4847_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7496_0 = mux16_vv(lambda_nfcam4defst_line125_7495_0, lambda_nfcam4defst_line125_7039_0, lambda_nfcam4defst_line125_4847_0);
      vector32 lambda_nfcam4defst_line125_7499_0 = lt16_vv(lambda_nfcam4defst_line125_7496_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7498_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7496_0);
      vector32 lambda_nfcam4defst_line125_7500_0 = mux16_vv(lambda_nfcam4defst_line125_7499_0, ct8_163_0, lambda_nfcam4defst_line125_7498_0);
      vector32 lambda_nfcam4defst_line125_7736_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7734_0);
      vector32 lambda_nfcam4defst_line125_7738_0 = mux16_vv(lambda_nfcam4defst_line125_7737_0, ct8_163_0, lambda_nfcam4defst_line125_7736_0);
      vector32 lambda_nfcam4defst_line125_7838_0 = gt16_vv(lambda_nfcam4defst_line125_4848_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7183_0 = mux16_vv(lambda_nfcam4defst_line125_7182_0, ct8_163_0, lambda_nfcam4defst_line125_7181_0);
      vector32 lambda_nfcam4defst_line125_7331_0 = lt16_vv(lambda_nfcam4defst_line125_7328_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7603_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7601_0);
      vector32 lambda_nfcam4defst_line125_7605_0 = mux16_vv(lambda_nfcam4defst_line125_7604_0, ct8_163_0, lambda_nfcam4defst_line125_7603_0);
      vector32 lambda_nfcam4defst_line125_7297_0 = mux16_vv(lambda_nfcam4defst_line125_7296_0, ct8_163_0, lambda_nfcam4defst_line125_7295_0);
      vector32 lambda_nfcam4defst_line125_7132_0 = mux16_vv(lambda_nfcam4defst_line125_7131_0, ct8_163_0, lambda_nfcam4defst_line125_7130_0);
      vector32 lambda_nfcam4defst_line125_7713_0 = mux16_vv(lambda_nfcam4defst_line125_7712_0, lambda_nfcam4defst_line125_7132_0, lambda_nfcam4defst_line125_4842_0);
      vector32 lambda_nfcam4defst_line125_7716_0 = lt16_vv(lambda_nfcam4defst_line125_7713_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7715_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7713_0);
      vector32 lambda_nfcam4defst_line125_7195_0 = mux16_vv(lambda_nfcam4defst_line125_7194_0, ct8_163_0, lambda_nfcam4defst_line125_7193_0);
      vector32 lambda_onfcam4cnrt_line121_3064_0 = lt16_vv(lambda_nfcam4defst_line125_6396_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7053_0 = gt16_vv(lambda_nfcam4defst_line125_4817_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7054_0 = mux16_vv(lambda_nfcam4defst_line125_7053_0, ct8_163_0, lambda_nfcam4defst_line125_7052_0);
      vector32 lambda_nfcam4defst_line125_7531_0 = mux16_vv(lambda_nfcam4defst_line125_7530_0, lambda_nfcam4defst_line125_7054_0, lambda_nfcam4defst_line125_4817_0);
      vector32 lambda_nfcam4defst_line125_7533_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7531_0);
      vector32 lambda_nfcam4defst_line125_7534_0 = lt16_vv(lambda_nfcam4defst_line125_7531_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7535_0 = mux16_vv(lambda_nfcam4defst_line125_7534_0, ct8_163_0, lambda_nfcam4defst_line125_7533_0);
      vector32 lambda_nfcam4defst_line125_7147_0 = mux16_vv(lambda_nfcam4defst_line125_7146_0, ct8_163_0, lambda_nfcam4defst_line125_7145_0);
      vector32 lambda_onfcam4cnrt_line121_3192_0 = lt16_vv(lambda_nfcam4defst_line125_4817_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7860_0 = mux16_vv(lambda_nfcam4defst_line125_7859_0, lambda_nfcam4defst_line125_7195_0, lambda_nfcam4defst_line125_4824_0);
      vector32 lambda_nfcam4defst_line125_7862_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7860_0);
      vector32 lambda_onfcam4cnrt_line121_3136_0 = lt16_vv(lambda_nfcam4defst_line125_6297_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7352_0 = lt16_vv(lambda_nfcam4defst_line125_7349_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7353_0 = mux16_vv(lambda_nfcam4defst_line125_7352_0, ct8_163_0, lambda_nfcam4defst_line125_7351_0);
      vector32 lambda_nfcam4defst_line125_7393_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7391_0);
      vector32 lambda_nfcam4defst_line125_7043_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5604_0);
      vector32 lambda_nfcam4defst_line125_7045_0 = mux16_vv(lambda_nfcam4defst_line125_7044_0, ct8_163_0, lambda_nfcam4defst_line125_7043_0);
      vector32 lambda_nfcam4defst_line125_7748_0 = mux16_vv(lambda_nfcam4defst_line125_7747_0, lambda_nfcam4defst_line125_7147_0, lambda_nfcam4defst_line125_6143_0);
      vector32 lambda_nfcam4defst_line125_7750_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7748_0);
      vector32 lambda_nfcam4defst_line125_7751_0 = lt16_vv(lambda_nfcam4defst_line125_7748_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7752_0 = mux16_vv(lambda_nfcam4defst_line125_7751_0, ct8_163_0, lambda_nfcam4defst_line125_7750_0);
      vector32 lambda_nfcam4defst_line125_6957_0 = gt16_vv(lambda_nfcam4defst_line125_6396_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_6958_0 = mux16_vv(lambda_nfcam4defst_line125_6957_0, ct8_163_0, lambda_nfcam4defst_line125_6956_0);
      vector32 lambda_nfcam4defst_line125_7307_0 = mux16_vv(lambda_nfcam4defst_line125_7306_0, lambda_nfcam4defst_line125_6958_0, lambda_nfcam4defst_line125_6396_0);
      vector32 lambda_nfcam4defst_line125_7309_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7307_0);
      vector32 lambda_nfcam4defst_line125_7188_0 = gt16_vv(lambda_nfcam4defst_line125_4866_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7189_0 = mux16_vv(lambda_nfcam4defst_line125_7188_0, ct8_163_0, lambda_nfcam4defst_line125_7187_0);
      vector32 lambda_nfcam4defst_line125_7846_0 = mux16_vv(lambda_nfcam4defst_line125_7845_0, lambda_nfcam4defst_line125_7189_0, lambda_nfcam4defst_line125_4866_0);
      vector32 lambda_nfcam4defst_line125_7849_0 = lt16_vv(lambda_nfcam4defst_line125_7846_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7848_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7846_0);
      vector32 lambda_nfcam4defst_line125_7017_0 = gt16_vv(lambda_nfcam4defst_line125_6231_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7018_0 = mux16_vv(lambda_nfcam4defst_line125_7017_0, ct8_163_0, lambda_nfcam4defst_line125_7016_0);
      vector32 lambda_nfcam4defst_line125_7447_0 = mux16_vv(lambda_nfcam4defst_line125_7446_0, lambda_nfcam4defst_line125_7018_0, lambda_nfcam4defst_line125_6231_0);
      vector32 lambda_nfcam4defst_line125_7449_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7447_0);
      vector32 lambda_nfcam4defst_line125_7450_0 = lt16_vv(lambda_nfcam4defst_line125_7447_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7001_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6165_0);
      vector32 lambda_nfcam4defst_line125_7003_0 = mux16_vv(lambda_nfcam4defst_line125_7002_0, ct8_163_0, lambda_nfcam4defst_line125_7001_0);
      vector32 lambda_nfcam4defst_line125_7510_0 = mux16_vv(lambda_nfcam4defst_line125_7509_0, lambda_nfcam4defst_line125_7045_0, lambda_nfcam4defst_line125_5604_0);
      vector32 lambda_nfcam4defst_line125_7513_0 = lt16_vv(lambda_nfcam4defst_line125_7510_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7512_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7510_0);
      vector32 lambda_nfcam4defst_line125_7514_0 = mux16_vv(lambda_nfcam4defst_line125_7513_0, ct8_163_0, lambda_nfcam4defst_line125_7512_0);
      vector32 lambda_onfcam4cnrt_line121_3309_0 = lt16_vv(lambda_nfcam4defst_line125_4806_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3357_0 = lt16_vv(lambda_nfcam4defst_line125_6011_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7474_0 = gt16_vv(lambda_nfcam4defst_line125_6000_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7160_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4803_0);
      vector32 lambda_nfcam4defst_line125_7162_0 = mux16_vv(lambda_nfcam4defst_line125_7161_0, ct8_163_0, lambda_nfcam4defst_line125_7160_0);
      vector32 lambda_onfcam4cnrt_line121_3068_0 = lt16_vv(lambda_nfcam4defst_line125_4829_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7810_0 = gt16_vv(lambda_nfcam4defst_line125_4860_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7811_0 = mux16_vv(lambda_nfcam4defst_line125_7810_0, lambda_nfcam4defst_line125_7174_0, lambda_nfcam4defst_line125_4860_0);
      vector32 lambda_nfcam4defst_line125_7814_0 = lt16_vv(lambda_nfcam4defst_line125_7811_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_6922_0 = mux16_vv(lambda_nfcam4defst_line125_6921_0, ct8_163_0, lambda_nfcam4defst_line125_6920_0);
      vector32 lambda_nfcam4defst_line125_7223_0 = mux16_vv(lambda_nfcam4defst_line125_7222_0, lambda_nfcam4defst_line125_6922_0, lambda_nfcam4defst_line125_4856_0);
      vector32 lambda_nfcam4defst_line125_7226_0 = lt16_vv(lambda_nfcam4defst_line125_7223_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7184_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4848_0);
      vector32 lambda_nfcam4defst_line125_7186_0 = mux16_vv(lambda_nfcam4defst_line125_7185_0, ct8_163_0, lambda_nfcam4defst_line125_7184_0);
      vector32 lambda_nfcam4defst_line125_7839_0 = mux16_vv(lambda_nfcam4defst_line125_7838_0, lambda_nfcam4defst_line125_7186_0, lambda_nfcam4defst_line125_4848_0);
      vector32 lambda_nfcam4defst_line125_7842_0 = lt16_vv(lambda_nfcam4defst_line125_7839_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7841_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7839_0);
      vector32 lambda_nfcam4defst_line125_7843_0 = mux16_vv(lambda_nfcam4defst_line125_7842_0, ct8_163_0, lambda_nfcam4defst_line125_7841_0);
      vector32 lambda_nfcam4defst_line125_7086_0 = gt16_vv(lambda_nfcam4defst_line125_5813_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7087_0 = mux16_vv(lambda_nfcam4defst_line125_7086_0, ct8_163_0, lambda_nfcam4defst_line125_7085_0);
      vector32 lambda_nfcam4defst_line125_7608_0 = mux16_vv(lambda_nfcam4defst_line125_7607_0, lambda_nfcam4defst_line125_7087_0, lambda_nfcam4defst_line125_5813_0);
      vector32 lambda_nfcam4defst_line125_7611_0 = lt16_vv(lambda_nfcam4defst_line125_7608_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7610_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7608_0);
      vector32 lambda_nfcam4defst_line125_7612_0 = mux16_vv(lambda_nfcam4defst_line125_7611_0, ct8_163_0, lambda_nfcam4defst_line125_7610_0);
      vector32 lambda_nfcam4defst_line125_7155_0 = gt16_vv(lambda_nfcam4defst_line125_4836_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7230_0 = mux16_vv(lambda_nfcam4defst_line125_7229_0, lambda_nfcam4defst_line125_6925_0, lambda_nfcam4defst_line125_5670_0);
      vector32 lambda_nfcam4defst_line125_7233_0 = lt16_vv(lambda_nfcam4defst_line125_7230_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7232_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7230_0);
      vector32 lambda_onfcam4cnrt_line121_3096_0 = lt16_vv(lambda_nfcam4defst_line125_4838_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7064_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5648_0);
      vector32 lambda_nfcam4defst_line125_7066_0 = mux16_vv(lambda_nfcam4defst_line125_7065_0, ct8_163_0, lambda_nfcam4defst_line125_7064_0);
      vector32 lambda_nfcam4defst_line125_7559_0 = mux16_vv(lambda_nfcam4defst_line125_7558_0, lambda_nfcam4defst_line125_7066_0, lambda_nfcam4defst_line125_5648_0);
      vector32 lambda_nfcam4defst_line125_7562_0 = lt16_vv(lambda_nfcam4defst_line125_7559_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7561_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7559_0);
      vector32 lambda_nfcam4defst_line125_7563_0 = mux16_vv(lambda_nfcam4defst_line125_7562_0, ct8_163_0, lambda_nfcam4defst_line125_7561_0);
      vector32 lambda_onfcam4cnrt_line121_3397_0 = lt16_vv(lambda_nfcam4defst_line125_6110_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7202_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4827_0);
      vector32 lambda_nfcam4defst_line125_7204_0 = mux16_vv(lambda_nfcam4defst_line125_7203_0, ct8_163_0, lambda_nfcam4defst_line125_7202_0);
      vector32 lambda_nfcam4defst_line125_7881_0 = mux16_vv(lambda_nfcam4defst_line125_7880_0, lambda_nfcam4defst_line125_7204_0, lambda_nfcam4defst_line125_4827_0);
      vector32 lambda_nfcam4defst_line125_7883_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7881_0);
      vector32 lambda_nfcam4defst_line125_7884_0 = lt16_vv(lambda_nfcam4defst_line125_7881_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7885_0 = mux16_vv(lambda_nfcam4defst_line125_7884_0, ct8_163_0, lambda_nfcam4defst_line125_7883_0);
      vector32 lambda_nfcam4defst_line125_7031_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4853_0);
      vector32 lambda_nfcam4defst_line125_7033_0 = mux16_vv(lambda_nfcam4defst_line125_7032_0, ct8_163_0, lambda_nfcam4defst_line125_7031_0);
      vector32 lambda_nfcam4defst_line125_7482_0 = mux16_vv(lambda_nfcam4defst_line125_7481_0, lambda_nfcam4defst_line125_7033_0, lambda_nfcam4defst_line125_4853_0);
      vector32 lambda_nfcam4defst_line125_7484_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7482_0);
      vector32 lambda_nfcam4defst_line125_7243_0 = gt16_vv(lambda_nfcam4defst_line125_5736_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7692_0 = mux16_vv(lambda_nfcam4defst_line125_7691_0, lambda_nfcam4defst_line125_7123_0, lambda_nfcam4defst_line125_4833_0);
      vector32 lambda_nfcam4defst_line125_7695_0 = lt16_vv(lambda_nfcam4defst_line125_7692_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7694_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7692_0);
      vector32 lambda_nfcam4defst_line125_7696_0 = mux16_vv(lambda_nfcam4defst_line125_7695_0, ct8_163_0, lambda_nfcam4defst_line125_7694_0);
      vector32 lambda_nfcam4defst_line125_6987_0 = gt16_vv(lambda_nfcam4defst_line125_4814_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_6988_0 = mux16_vv(lambda_nfcam4defst_line125_6987_0, ct8_163_0, lambda_nfcam4defst_line125_6986_0);
      vector32 lambda_nfcam4defst_line125_7377_0 = mux16_vv(lambda_nfcam4defst_line125_7376_0, lambda_nfcam4defst_line125_6988_0, lambda_nfcam4defst_line125_4814_0);
      vector32 lambda_nfcam4defst_line125_7380_0 = lt16_vv(lambda_nfcam4defst_line125_7377_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7451_0 = mux16_vv(lambda_nfcam4defst_line125_7450_0, ct8_163_0, lambda_nfcam4defst_line125_7449_0);
      vector32 lambda_nfcam4defst_line125_6930_0 = gt16_vv(lambda_nfcam4defst_line125_5736_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7118_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5978_0);
      vector32 lambda_nfcam4defst_line125_7782_0 = gt16_vv(lambda_nfcam4defst_line125_4803_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7783_0 = mux16_vv(lambda_nfcam4defst_line125_7782_0, lambda_nfcam4defst_line125_7162_0, lambda_nfcam4defst_line125_4803_0);
      vector32 lambda_nfcam4defst_line125_7785_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7783_0);
      vector32 lambda_nfcam4defst_line125_7786_0 = lt16_vv(lambda_nfcam4defst_line125_7783_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7787_0 = mux16_vv(lambda_nfcam4defst_line125_7786_0, ct8_163_0, lambda_nfcam4defst_line125_7785_0);
      vector32 lambda_nfcam4defst_line125_7394_0 = lt16_vv(lambda_nfcam4defst_line125_7391_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7395_0 = mux16_vv(lambda_nfcam4defst_line125_7394_0, ct8_163_0, lambda_nfcam4defst_line125_7393_0);
      vector32 lambda_onfcam4cnrt_line121_3333_0 = lt16_vv(lambda_nfcam4defst_line125_6308_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7310_0 = lt16_vv(lambda_nfcam4defst_line125_7307_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7311_0 = mux16_vv(lambda_nfcam4defst_line125_7310_0, ct8_163_0, lambda_nfcam4defst_line125_7309_0);
      vector32 lambda_nfcam4defst_line125_6944_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5868_0);
      vector32 lambda_nfcam4defst_line125_6946_0 = mux16_vv(lambda_nfcam4defst_line125_6945_0, ct8_163_0, lambda_nfcam4defst_line125_6944_0);
      vector32 lambda_nfcam4defst_line125_7279_0 = mux16_vv(lambda_nfcam4defst_line125_7278_0, lambda_nfcam4defst_line125_6946_0, lambda_nfcam4defst_line125_5868_0);
      vector32 lambda_nfcam4defst_line125_7282_0 = lt16_vv(lambda_nfcam4defst_line125_7279_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7281_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7279_0);
      vector32 lambda_nfcam4defst_line125_7283_0 = mux16_vv(lambda_nfcam4defst_line125_7282_0, ct8_163_0, lambda_nfcam4defst_line125_7281_0);
      vector32 lambda_nfcam4defst_line125_7062_0 = gt16_vv(lambda_nfcam4defst_line125_4800_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_onfcam4cnrt_line121_2662_pack_1 = lambda_onfcam4cnrt_line63_14_0;
      // max lambda_onfcam4cnrt_line121_2662_0 <= (lambda_onfcam4cnrt_line121_2662_pack_1 , lambda_onfcam4cnrt_line121_2662_pack_0)
      vector32 lambda_onfcam4cnrt_line121_2662_0_cotmp_1 = max16_vv(lambda_onfcam4cnrt_line121_2662_pack_1, lambda_onfcam4cnrt_line121_2662_pack_0);
      vector32 lambda_onfcam4cnrt_line121_2662_0 = lambda_onfcam4cnrt_line121_2662_0_cotmp_1;

      vector32 lambda_onfcam4cnrt_line121_2832_0 = lt16_vv(lambda_nfcam4defst_line125_6187_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6673_0 = gt16_vv(lambda_nfcam4defst_line125_4828_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6582_0 = gt16_vv(lambda_nfcam4defst_line125_4855_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6799_0 = gt16_vv(lambda_nfcam4defst_line125_4801_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2776_0 = lt16_vv(lambda_nfcam4defst_line125_6352_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2764_0 = lt16_vv(lambda_nfcam4defst_line125_5923_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2880_0 = lt16_vv(lambda_nfcam4defst_line125_4864_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6708_0 = gt16_vv(lambda_nfcam4defst_line125_4831_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2904_0 = lt16_vv(lambda_nfcam4defst_line125_6088_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6764_0 = gt16_vv(lambda_nfcam4defst_line125_6121_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6603_0 = gt16_vv(lambda_nfcam4defst_line125_5725_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2872_0 = lt16_vv(lambda_nfcam4defst_line125_6319_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6645_0 = gt16_vv(lambda_nfcam4defst_line125_4849_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6701_0 = gt16_vv(lambda_nfcam4defst_line125_5956_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2824_0 = lt16_vv(lambda_nfcam4defst_line125_6121_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6568_0 = inv16_vv(lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2692_0 = gt16_vv(lambda_nfcam4defst_line125_6154_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2683_0 = gt16_vv(lambda_nfcam4defst_line125_4831_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2709_0 = gt16_vv(lambda_nfcam4defst_line125_4816_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2669_0 = gt16_vv(lambda_nfcam4defst_line125_5758_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2677_0 = gt16_vv(lambda_nfcam4defst_line125_6385_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2681_0 = gt16_vv(lambda_nfcam4defst_line125_6022_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2668_0 = gt16_vv(lambda_nfcam4defst_line125_5725_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2707_0 = gt16_vv(lambda_nfcam4defst_line125_4822_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2705_0 = gt16_vv(lambda_nfcam4defst_line125_4864_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6848_0 = gt16_vv(lambda_nfcam4defst_line125_6319_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6715_0 = gt16_vv(lambda_nfcam4defst_line125_4810_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2724_0 = lt16_vv(lambda_nfcam4defst_line125_5659_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6813_0 = gt16_vv(lambda_nfcam4defst_line125_6253_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2728_0 = lt16_vv(lambda_nfcam4defst_line125_5692_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2711_0 = gt16_vv(lambda_nfcam4defst_line125_6088_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2905_0 = and16_vv(lambda_onfcam4cnrt_line121_2711_0, lambda_onfcam4cnrt_line121_2904_0);
      vector32 lambda_nfcam4defst_line125_6820_0 = gt16_vv(lambda_nfcam4defst_line125_4819_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6589_0 = gt16_vv(lambda_nfcam4defst_line125_5659_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2892_0 = lt16_vv(lambda_nfcam4defst_line125_4861_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6722_0 = gt16_vv(lambda_nfcam4defst_line125_4837_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2800_0 = lt16_vv(lambda_nfcam4defst_line125_4837_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2664_0 = gt16_vv(lambda_nfcam4defst_line125_5626_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2804_0 = lt16_vv(lambda_nfcam4defst_line125_4840_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2693_0 = gt16_vv(lambda_nfcam4defst_line125_6187_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2896_0 = lt16_vv(lambda_nfcam4defst_line125_4816_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6792_0 = gt16_vv(lambda_nfcam4defst_line125_6286_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2704_0 = gt16_vv(lambda_nfcam4defst_line125_4846_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2689_0 = gt16_vv(lambda_nfcam4defst_line125_4804_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6876_0 = gt16_vv(lambda_nfcam4defst_line125_4822_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6834_0 = gt16_vv(lambda_nfcam4defst_line125_5989_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2732_0 = lt16_vv(lambda_nfcam4defst_line125_5725_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2675_0 = gt16_vv(lambda_nfcam4defst_line125_5890_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2848_0 = lt16_vv(lambda_nfcam4defst_line125_6220_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2695_0 = gt16_vv(lambda_nfcam4defst_line125_6286_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2812_0 = lt16_vv(lambda_nfcam4defst_line125_6055_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2784_0 = lt16_vv(lambda_nfcam4defst_line125_6022_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2785_0 = and16_vv(lambda_onfcam4cnrt_line121_2681_0, lambda_onfcam4cnrt_line121_2784_0);
      vector32 lambda_onfcam4cnrt_line121_2786_0 = mux16_vv(lambda_onfcam4cnrt_line121_2785_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2787_0 = lambda_onfcam4cnrt_line121_2786_0;
      vector32 lambda_nfcam4defst_line125_6743_0 = gt16_vv(lambda_nfcam4defst_line125_6055_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6570_0 = mult16_vv(calcXtk_195_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6736_0 = gt16_vv(lambda_nfcam4defst_line125_4813_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2906_0 = mux16_vv(lambda_onfcam4cnrt_line121_2905_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2907_0 = lambda_onfcam4cnrt_line121_2906_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_41 = lambda_onfcam4cnrt_line121_2907_0;
      vector32 lambda_nfcam4defst_line125_6638_0 = gt16_vv(lambda_nfcam4defst_line125_5857_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2697_0 = gt16_vv(lambda_nfcam4defst_line125_6220_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2849_0 = and16_vv(lambda_onfcam4cnrt_line121_2697_0, lambda_onfcam4cnrt_line121_2848_0);
      vector32 lambda_onfcam4cnrt_line121_2850_0 = mux16_vv(lambda_onfcam4cnrt_line121_2849_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2792_0 = lt16_vv(lambda_nfcam4defst_line125_4831_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2685_0 = gt16_vv(lambda_nfcam4defst_line125_4837_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2801_0 = and16_vv(lambda_onfcam4cnrt_line121_2685_0, lambda_onfcam4cnrt_line121_2800_0);
      vector32 lambda_onfcam4cnrt_line121_2897_0 = and16_vv(lambda_onfcam4cnrt_line121_2709_0, lambda_onfcam4cnrt_line121_2896_0);
      vector32 lambda_onfcam4cnrt_line121_2898_0 = mux16_vv(lambda_onfcam4cnrt_line121_2897_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2899_0 = lambda_onfcam4cnrt_line121_2898_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_15 = lambda_onfcam4cnrt_line121_2899_0;
      vector32 lambda_nfcam4defst_line125_6575_0 = gt16_vv(lambda_nfcam4defst_line125_5626_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2856_0 = lt16_vv(lambda_nfcam4defst_line125_4819_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6883_0 = gt16_vv(lambda_nfcam4defst_line125_4861_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2752_0 = lt16_vv(lambda_nfcam4defst_line125_5857_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2672_0 = gt16_vv(lambda_nfcam4defst_line125_5824_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2703_0 = gt16_vv(lambda_nfcam4defst_line125_6319_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2873_0 = and16_vv(lambda_onfcam4cnrt_line121_2703_0, lambda_onfcam4cnrt_line121_2872_0);
      vector32 lambda_onfcam4cnrt_line121_2690_0 = gt16_vv(lambda_nfcam4defst_line125_4807_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6652_0 = gt16_vv(lambda_nfcam4defst_line125_5890_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2673_0 = gt16_vv(lambda_nfcam4defst_line125_5857_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2864_0 = lt16_vv(lambda_nfcam4defst_line125_5989_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2884_0 = lt16_vv(lambda_nfcam4defst_line125_5593_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2793_0 = and16_vv(lambda_onfcam4cnrt_line121_2683_0, lambda_onfcam4cnrt_line121_2792_0);
      vector32 lambda_onfcam4cnrt_line113_932_0 = mux16_vv(lambda_onfcam4cnrt_line121_2793_0, lambda_nfcam4defst_line125_4831_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2794_0 = mux16_vv(lambda_onfcam4cnrt_line121_2793_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2795_0 = lambda_onfcam4cnrt_line121_2794_0;
      vector32 lambda_onfcam4cnrt_line121_2686_0 = gt16_vv(lambda_nfcam4defst_line125_4840_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2671_0 = gt16_vv(lambda_nfcam4defst_line125_5791_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2740_0 = lt16_vv(lambda_nfcam4defst_line125_4795_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2874_0 = mux16_vv(lambda_onfcam4cnrt_line121_2873_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2908_pack_27 = lambda_onfcam4cnrt_line121_2787_0;
      vector32 lambda_onfcam4cnrt_line113_972_0 = mux16_vv(lambda_onfcam4cnrt_line121_2873_0, lambda_nfcam4defst_line125_6319_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_973_0 = lambda_onfcam4cnrt_line113_972_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_28 = lambda_onfcam4cnrt_line113_973_0;
      vector32 lambda_onfcam4cnrt_line121_2851_0 = lambda_onfcam4cnrt_line121_2850_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_0 = lambda_onfcam4cnrt_line121_2851_0;
      vector32 lambda_onfcam4cnrt_line121_2684_0 = gt16_vv(lambda_nfcam4defst_line125_4810_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2691_0 = gt16_vv(lambda_nfcam4defst_line125_6121_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2696_0 = gt16_vv(lambda_nfcam4defst_line125_4801_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6897_0 = gt16_vv(lambda_nfcam4defst_line125_4825_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2670_0 = gt16_vv(lambda_nfcam4defst_line125_4795_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2741_0 = and16_vv(lambda_onfcam4cnrt_line121_2670_0, lambda_onfcam4cnrt_line121_2740_0);
      vector32 lambda_onfcam4cnrt_line113_906_0 = mux16_vv(lambda_onfcam4cnrt_line121_2741_0, lambda_nfcam4defst_line125_4795_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_988_0 = mux16_vv(lambda_onfcam4cnrt_line121_2905_0, lambda_nfcam4defst_line125_6088_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2816_0 = lt16_vv(lambda_nfcam4defst_line125_4804_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2817_0 = and16_vv(lambda_onfcam4cnrt_line121_2689_0, lambda_onfcam4cnrt_line121_2816_0);
      vector32 lambda_onfcam4cnrt_line121_2818_0 = mux16_vv(lambda_onfcam4cnrt_line121_2817_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_944_0 = mux16_vv(lambda_onfcam4cnrt_line121_2817_0, lambda_nfcam4defst_line125_4804_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_945_0 = lambda_onfcam4cnrt_line113_944_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_9 = lambda_onfcam4cnrt_line113_945_0;
      vector32 lambda_nfcam4defst_line125_6841_0 = gt16_vv(lambda_nfcam4defst_line125_4852_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2881_0 = and16_vv(lambda_onfcam4cnrt_line121_2705_0, lambda_onfcam4cnrt_line121_2880_0);
      vector32 lambda_onfcam4cnrt_line121_2882_0 = mux16_vv(lambda_onfcam4cnrt_line121_2881_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2888_0 = lt16_vv(lambda_nfcam4defst_line125_4822_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2760_0 = lt16_vv(lambda_nfcam4defst_line125_5890_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2761_0 = and16_vv(lambda_onfcam4cnrt_line121_2675_0, lambda_onfcam4cnrt_line121_2760_0);
      vector32 lambda_onfcam4cnrt_line113_916_0 = mux16_vv(lambda_onfcam4cnrt_line121_2761_0, lambda_nfcam4defst_line125_5890_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2710_0 = gt16_vv(lambda_nfcam4defst_line125_4825_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2836_0 = lt16_vv(lambda_nfcam4defst_line125_4834_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6757_0 = gt16_vv(lambda_nfcam4defst_line125_4807_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2819_0 = lambda_onfcam4cnrt_line121_2818_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_9 = lambda_onfcam4cnrt_line121_2819_0;
      vector32 lambda_onfcam4cnrt_line121_2868_0 = lt16_vv(lambda_nfcam4defst_line125_4852_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2802_0 = mux16_vv(lambda_onfcam4cnrt_line121_2801_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2803_0 = lambda_onfcam4cnrt_line121_2802_0;
      vector32 lambda_onfcam4cnrt_line121_2716_0 = lt16_vv(lambda_nfcam4defst_line125_5626_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2688_0 = gt16_vv(lambda_nfcam4defst_line125_6055_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2813_0 = and16_vv(lambda_onfcam4cnrt_line121_2688_0, lambda_onfcam4cnrt_line121_2812_0);
      vector32 lambda_onfcam4cnrt_line113_942_0 = mux16_vv(lambda_onfcam4cnrt_line121_2813_0, lambda_nfcam4defst_line125_6055_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2814_0 = mux16_vv(lambda_onfcam4cnrt_line121_2813_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_943_0 = lambda_onfcam4cnrt_line113_942_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_20 = lambda_onfcam4cnrt_line113_943_0;
      vector32 lambda_onfcam4cnrt_line121_2805_0 = and16_vv(lambda_onfcam4cnrt_line121_2686_0, lambda_onfcam4cnrt_line121_2804_0);
      vector32 lambda_onfcam4cnrt_line121_2852_0 = lt16_vv(lambda_nfcam4defst_line125_6253_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2733_0 = and16_vv(lambda_onfcam4cnrt_line121_2668_0, lambda_onfcam4cnrt_line121_2732_0);
      vector32 lambda_onfcam4cnrt_line121_2734_0 = mux16_vv(lambda_onfcam4cnrt_line121_2733_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_960_0 = mux16_vv(lambda_onfcam4cnrt_line121_2849_0, lambda_nfcam4defst_line125_6220_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_961_0 = lambda_onfcam4cnrt_line113_960_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_0 = lambda_onfcam4cnrt_line113_961_0;
      vector32 lambda_onfcam4cnrt_line121_2682_0 = gt16_vv(lambda_nfcam4defst_line125_5956_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2735_0 = lambda_onfcam4cnrt_line121_2734_0;
      vector32 lambda_onfcam4cnrt_line121_2762_0 = mux16_vv(lambda_onfcam4cnrt_line121_2761_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2763_0 = lambda_onfcam4cnrt_line121_2762_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_3 = lambda_onfcam4cnrt_line121_2763_0;
      vector32 lambda_onfcam4cnrt_line121_2698_0 = gt16_vv(lambda_nfcam4defst_line125_6253_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2853_0 = and16_vv(lambda_onfcam4cnrt_line121_2698_0, lambda_onfcam4cnrt_line121_2852_0);
      vector32 lambda_onfcam4cnrt_line113_962_0 = mux16_vv(lambda_onfcam4cnrt_line121_2853_0, lambda_nfcam4defst_line125_6253_0, ct8_163_0);
      vector32 lambda_nfcam4defst_line125_6890_0 = gt16_vv(lambda_nfcam4defst_line125_4816_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6904_0 = gt16_vv(lambda_nfcam4defst_line125_6088_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6869_0 = gt16_vv(lambda_nfcam4defst_line125_5593_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2666_0 = gt16_vv(lambda_nfcam4defst_line125_5659_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2725_0 = and16_vv(lambda_onfcam4cnrt_line121_2666_0, lambda_onfcam4cnrt_line121_2724_0);
      vector32 lambda_onfcam4cnrt_line113_898_0 = mux16_vv(lambda_onfcam4cnrt_line121_2725_0, lambda_nfcam4defst_line125_5659_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_899_0 = lambda_onfcam4cnrt_line113_898_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_14 = lambda_onfcam4cnrt_line113_899_0;
      vector32 lambda_nfcam4defst_line125_6617_0 = gt16_vv(lambda_nfcam4defst_line125_4795_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6666_0 = gt16_vv(lambda_nfcam4defst_line125_6385_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2772_0 = lt16_vv(lambda_nfcam4defst_line125_4828_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2788_0 = lt16_vv(lambda_nfcam4defst_line125_5956_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2789_0 = and16_vv(lambda_onfcam4cnrt_line121_2682_0, lambda_onfcam4cnrt_line121_2788_0);
      vector32 lambda_onfcam4cnrt_line121_2790_0 = mux16_vv(lambda_onfcam4cnrt_line121_2789_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2676_0 = gt16_vv(lambda_nfcam4defst_line125_5923_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2765_0 = and16_vv(lambda_onfcam4cnrt_line121_2676_0, lambda_onfcam4cnrt_line121_2764_0);
      vector32 lambda_onfcam4cnrt_line121_2806_0 = mux16_vv(lambda_onfcam4cnrt_line121_2805_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2807_0 = lambda_onfcam4cnrt_line121_2806_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_30 = lambda_onfcam4cnrt_line121_2807_0;
      vector32 lambda_onfcam4cnrt_line121_2708_0 = gt16_vv(lambda_nfcam4defst_line125_4861_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2893_0 = and16_vv(lambda_onfcam4cnrt_line121_2708_0, lambda_onfcam4cnrt_line121_2892_0);
      vector32 lambda_onfcam4cnrt_line113_982_0 = mux16_vv(lambda_onfcam4cnrt_line121_2893_0, lambda_nfcam4defst_line125_4861_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_983_0 = lambda_onfcam4cnrt_line113_982_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_33 = lambda_onfcam4cnrt_line113_983_0;
      vector32 lambda_onfcam4cnrt_line121_2894_0 = mux16_vv(lambda_onfcam4cnrt_line121_2893_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2889_0 = and16_vv(lambda_onfcam4cnrt_line121_2707_0, lambda_onfcam4cnrt_line121_2888_0);
      vector32 lambda_onfcam4cnrt_line113_980_0 = mux16_vv(lambda_onfcam4cnrt_line121_2889_0, lambda_nfcam4defst_line125_4822_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_981_0 = lambda_onfcam4cnrt_line113_980_0;
      vector32 lambda_onfcam4cnrt_line121_2667_0 = gt16_vv(lambda_nfcam4defst_line125_5692_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2908_pack_34 = lambda_onfcam4cnrt_line121_2735_0;
      vector32 lambda_onfcam4cnrt_line121_2701_0 = gt16_vv(lambda_nfcam4defst_line125_5989_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2791_0 = lambda_onfcam4cnrt_line121_2790_0;
      vector32 lambda_onfcam4cnrt_line113_930_0 = mux16_vv(lambda_onfcam4cnrt_line121_2789_0, lambda_nfcam4defst_line125_5956_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2828_0 = lt16_vv(lambda_nfcam4defst_line125_6154_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2829_0 = and16_vv(lambda_onfcam4cnrt_line121_2692_0, lambda_onfcam4cnrt_line121_2828_0);
      vector32 lambda_onfcam4cnrt_line121_2830_0 = mux16_vv(lambda_onfcam4cnrt_line121_2829_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2831_0 = lambda_onfcam4cnrt_line121_2830_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_35 = lambda_onfcam4cnrt_line121_2831_0;
      vector32 lambda_onfcam4cnrt_line113_928_0 = mux16_vv(lambda_onfcam4cnrt_line121_2785_0, lambda_nfcam4defst_line125_6022_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_929_0 = lambda_onfcam4cnrt_line113_928_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_27 = lambda_onfcam4cnrt_line113_929_0;
      vector32 lambda_onfcam4cnrt_line113_976_0 = mux16_vv(lambda_onfcam4cnrt_line121_2881_0, lambda_nfcam4defst_line125_4864_0, ct8_163_0);
      vector32 lambda_nfcam4defst_line125_6419_0 = lshift16_vv(lambda_onfcam4cnrt_line121_2662_0, lambda_onfcam4dpct_line120_355_0);
      vector32 lambda_nfcam4defst_line125_6490_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4840_0);
      vector32 lambda_nfcam4defst_line125_6434_0 = gt16_vv(lambda_nfcam4defst_line125_5692_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6547_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4864_0);
      vector32 lambda_nfcam4defst_line125_6559_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4816_0);
      vector32 lambda_nfcam4defst_line125_6481_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4831_0);
      vector32 lambda_nfcam4defst_line125_6445_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_5791_0);
      vector32 lambda_nfcam4defst_line125_6565_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_6088_0);
      vector32 lambda_nfcam4defst_line125_6475_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_6022_0);
      vector32 lambda_nfcam4defst_line125_6454_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4849_0);
      vector32 lambda_nfcam4defst_line125_6560_0 = gt16_vv(lambda_nfcam4defst_line125_4816_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6561_0 = mux16_vv(lambda_nfcam4defst_line125_6560_0, ct8_163_0, lambda_nfcam4defst_line125_6559_0);
      vector32 lambda_nfcam4defst_line125_6506_0 = gt16_vv(lambda_nfcam4defst_line125_6121_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6437_0 = gt16_vv(lambda_nfcam4defst_line125_5725_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6512_0 = gt16_vv(lambda_nfcam4defst_line125_6187_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6452_0 = gt16_vv(lambda_nfcam4defst_line125_5857_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6491_0 = gt16_vv(lambda_nfcam4defst_line125_4840_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6542_0 = gt16_vv(lambda_nfcam4defst_line125_6319_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6482_0 = gt16_vv(lambda_nfcam4defst_line125_4831_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6562_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4825_0);
      vector32 lambda_nfcam4defst_line125_6544_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4846_0);
      vector32 lambda_nfcam4defst_line125_6493_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4813_0);
      vector32 lambda_nfcam4defst_line125_6425_0 = gt16_vv(lambda_nfcam4defst_line125_5626_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6530_0 = gt16_vv(lambda_nfcam4defst_line125_4819_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6520_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4801_0);
      vector32 lambda_nfcam4defst_line125_6460_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_5923_0);
      vector32 lambda_nfcam4defst_line125_6430_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_5659_0);
      vector32 lambda_nfcam4defst_line125_6536_0 = gt16_vv(lambda_nfcam4defst_line125_5989_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6455_0 = gt16_vv(lambda_nfcam4defst_line125_4849_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6427_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4855_0);
      vector32 lambda_nfcam4defst_line125_6500_0 = gt16_vv(lambda_nfcam4defst_line125_4804_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6554_0 = gt16_vv(lambda_nfcam4defst_line125_4822_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6508_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_6154_0);
      vector32 lambda_nfcam4defst_line125_6497_0 = gt16_vv(lambda_nfcam4defst_line125_6055_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6509_0 = gt16_vv(lambda_nfcam4defst_line125_6154_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6448_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_5824_0);
      vector32 lambda_nfcam4defst_line125_6467_0 = gt16_vv(lambda_nfcam4defst_line125_4828_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6566_0 = gt16_vv(lambda_nfcam4defst_line125_6088_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6567_0 = mux16_vv(lambda_nfcam4defst_line125_6566_0, ct8_163_0, lambda_nfcam4defst_line125_6565_0);
      vector32 lambda_nfcam4defst_line125_6541_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_6319_0);
      vector32 lambda_nfcam4defst_line125_6485_0 = gt16_vv(lambda_nfcam4defst_line125_4810_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6557_0 = gt16_vv(lambda_nfcam4defst_line125_4861_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6510_0 = mux16_vv(lambda_nfcam4defst_line125_6509_0, ct8_163_0, lambda_nfcam4defst_line125_6508_0);
      vector32 lambda_nfcam4defst_line125_6456_0 = mux16_vv(lambda_nfcam4defst_line125_6455_0, ct8_163_0, lambda_nfcam4defst_line125_6454_0);
      vector32 lambda_nfcam4defst_line125_6502_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4807_0);
      vector32 lambda_nfcam4defst_line125_6543_0 = mux16_vv(lambda_nfcam4defst_line125_6542_0, ct8_163_0, lambda_nfcam4defst_line125_6541_0);
      vector32 lambda_nfcam4defst_line125_6538_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4852_0);
      vector32 lambda_nfcam4defst_line125_6420_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4798_0);
      vector32 lambda_nfcam4defst_line125_6483_0 = mux16_vv(lambda_nfcam4defst_line125_6482_0, ct8_163_0, lambda_nfcam4defst_line125_6481_0);
      vector32 lambda_nfcam4defst_line125_6709_0 = mux16_vv(lambda_nfcam4defst_line125_6708_0, lambda_nfcam4defst_line125_6483_0, lambda_nfcam4defst_line125_4831_0);
      vector32 lambda_nfcam4defst_line125_6712_0 = lt16_vv(lambda_nfcam4defst_line125_6709_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6905_0 = mux16_vv(lambda_nfcam4defst_line125_6904_0, lambda_nfcam4defst_line125_6567_0, lambda_nfcam4defst_line125_6088_0);
      vector32 lambda_nfcam4defst_line125_6907_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6905_0);
      vector32 lambda_nfcam4defst_line125_6711_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6709_0);
      vector32 lambda_nfcam4defst_line125_6713_0 = mux16_vv(lambda_nfcam4defst_line125_6712_0, ct8_163_0, lambda_nfcam4defst_line125_6711_0);
      vector32 lambda_nfcam4defst_line125_6517_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_6286_0);
      vector32 lambda_nfcam4defst_line125_6449_0 = gt16_vv(lambda_nfcam4defst_line125_5824_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6539_0 = gt16_vv(lambda_nfcam4defst_line125_4852_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6540_0 = mux16_vv(lambda_nfcam4defst_line125_6539_0, ct8_163_0, lambda_nfcam4defst_line125_6538_0);
      vector32 lambda_nfcam4defst_line125_6842_0 = mux16_vv(lambda_nfcam4defst_line125_6841_0, lambda_nfcam4defst_line125_6540_0, lambda_nfcam4defst_line125_4852_0);
      vector32 lambda_nfcam4defst_line125_6843_0 = lt16_vv(lambda_nfcam4defst_line125_6842_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6845_0 = lt16_vv(lambda_nfcam4defst_line125_6842_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6844_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6842_0);
      vector32 lambda_nfcam4defst_line125_6846_0 = mux16_vv(lambda_nfcam4defst_line125_6845_0, ct8_163_0, lambda_nfcam4defst_line125_6844_0);
      vector32 lambda_nfcam4defst_line125_6466_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4828_0);
      vector32 lambda_nfcam4defst_line125_6468_0 = mux16_vv(lambda_nfcam4defst_line125_6467_0, ct8_163_0, lambda_nfcam4defst_line125_6466_0);
      vector32 lambda_nfcam4defst_line125_6674_0 = mux16_vv(lambda_nfcam4defst_line125_6673_0, lambda_nfcam4defst_line125_6468_0, lambda_nfcam4defst_line125_4828_0);
      vector32 lambda_nfcam4defst_line125_6676_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6674_0);
      vector32 lambda_nfcam4defst_line125_6677_0 = lt16_vv(lambda_nfcam4defst_line125_6674_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6678_0 = mux16_vv(lambda_nfcam4defst_line125_6677_0, ct8_163_0, lambda_nfcam4defst_line125_6676_0);
      vector32 lambda_nfcam4defst_line125_6515_0 = gt16_vv(lambda_nfcam4defst_line125_4834_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6442_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4795_0);
      vector32 lambda_nfcam4defst_line125_6548_0 = gt16_vv(lambda_nfcam4defst_line125_4864_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6496_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_6055_0);
      vector32 lambda_nfcam4defst_line125_6498_0 = mux16_vv(lambda_nfcam4defst_line125_6497_0, ct8_163_0, lambda_nfcam4defst_line125_6496_0);
      vector32 lambda_nfcam4defst_line125_6744_0 = mux16_vv(lambda_nfcam4defst_line125_6743_0, lambda_nfcam4defst_line125_6498_0, lambda_nfcam4defst_line125_6055_0);
      vector32 lambda_nfcam4defst_line125_6746_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6744_0);
      vector32 lambda_nfcam4defst_line125_6747_0 = lt16_vv(lambda_nfcam4defst_line125_6744_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6745_0 = lt16_vv(lambda_nfcam4defst_line125_6744_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6748_0 = mux16_vv(lambda_nfcam4defst_line125_6747_0, ct8_163_0, lambda_nfcam4defst_line125_6746_0);
      vector32 lambda_nfcam4defst_line125_6503_0 = gt16_vv(lambda_nfcam4defst_line125_4807_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6504_0 = mux16_vv(lambda_nfcam4defst_line125_6503_0, ct8_163_0, lambda_nfcam4defst_line125_6502_0);
      vector32 lambda_nfcam4defst_line125_6758_0 = mux16_vv(lambda_nfcam4defst_line125_6757_0, lambda_nfcam4defst_line125_6504_0, lambda_nfcam4defst_line125_4807_0);
      vector32 lambda_nfcam4defst_line125_6760_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6758_0);
      vector32 lambda_nfcam4defst_line125_6761_0 = lt16_vv(lambda_nfcam4defst_line125_6758_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6443_0 = gt16_vv(lambda_nfcam4defst_line125_4795_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6511_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_6187_0);
      vector32 lambda_nfcam4defst_line125_6513_0 = mux16_vv(lambda_nfcam4defst_line125_6512_0, ct8_163_0, lambda_nfcam4defst_line125_6511_0);
      vector32 lambda_nfcam4defst_line125_6440_0 = gt16_vv(lambda_nfcam4defst_line125_5758_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6484_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4810_0);
      vector32 lambda_nfcam4defst_line125_6521_0 = gt16_vv(lambda_nfcam4defst_line125_4801_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6522_0 = mux16_vv(lambda_nfcam4defst_line125_6521_0, ct8_163_0, lambda_nfcam4defst_line125_6520_0);
      vector32 lambda_nfcam4defst_line125_6800_0 = mux16_vv(lambda_nfcam4defst_line125_6799_0, lambda_nfcam4defst_line125_6522_0, lambda_nfcam4defst_line125_4801_0);
      vector32 lambda_nfcam4defst_line125_6801_0 = lt16_vv(lambda_nfcam4defst_line125_6800_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6802_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6800_0);
      vector32 lambda_nfcam4defst_line125_6762_0 = mux16_vv(lambda_nfcam4defst_line125_6761_0, ct8_163_0, lambda_nfcam4defst_line125_6760_0);
      vector32 lambda_nfcam4defst_line125_6464_0 = gt16_vv(lambda_nfcam4defst_line125_6385_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6479_0 = gt16_vv(lambda_nfcam4defst_line125_5956_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6803_0 = lt16_vv(lambda_nfcam4defst_line125_6800_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6478_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_5956_0);
      vector32 lambda_nfcam4defst_line125_6469_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_6352_0);
      vector32 lambda_nfcam4defst_line125_6486_0 = mux16_vv(lambda_nfcam4defst_line125_6485_0, ct8_163_0, lambda_nfcam4defst_line125_6484_0);
      vector32 lambda_nfcam4defst_line125_6716_0 = mux16_vv(lambda_nfcam4defst_line125_6715_0, lambda_nfcam4defst_line125_6486_0, lambda_nfcam4defst_line125_4810_0);
      vector32 lambda_nfcam4defst_line125_6718_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6716_0);
      vector32 lambda_nfcam4defst_line125_6428_0 = gt16_vv(lambda_nfcam4defst_line125_4855_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6429_0 = mux16_vv(lambda_nfcam4defst_line125_6428_0, ct8_163_0, lambda_nfcam4defst_line125_6427_0);
      vector32 lambda_nfcam4defst_line125_6583_0 = mux16_vv(lambda_nfcam4defst_line125_6582_0, lambda_nfcam4defst_line125_6429_0, lambda_nfcam4defst_line125_4855_0);
      vector32 lambda_nfcam4defst_line125_6585_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6583_0);
      vector32 lambda_nfcam4defst_line125_6584_0 = lt16_vv(lambda_nfcam4defst_line125_6583_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6586_0 = lt16_vv(lambda_nfcam4defst_line125_6583_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6518_0 = gt16_vv(lambda_nfcam4defst_line125_6286_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6519_0 = mux16_vv(lambda_nfcam4defst_line125_6518_0, ct8_163_0, lambda_nfcam4defst_line125_6517_0);
      vector32 lambda_nfcam4defst_line125_6793_0 = mux16_vv(lambda_nfcam4defst_line125_6792_0, lambda_nfcam4defst_line125_6519_0, lambda_nfcam4defst_line125_6286_0);
      vector32 lambda_nfcam4defst_line125_6795_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6793_0);
      vector32 lambda_nfcam4defst_line125_6804_0 = mux16_vv(lambda_nfcam4defst_line125_6803_0, ct8_163_0, lambda_nfcam4defst_line125_6802_0);
      vector32 lambda_nfcam4defst_line125_6805_0 = mux16_vv(lambda_nfcam4defst_line125_6801_0, lambda_nfcam4defst_line125_6804_0, lambda_nfcam4defst_line125_6800_0);
      vector32 lambda_onfcam4cnrt_line122_926_0 = mult16_vv(lambda_onfcam4cnrt_line122_31_0, lambda_nfcam4defst_line125_6805_0);
      vector32 lambda_onfcam4cnrt_line122_927_0 = lambda_onfcam4cnrt_line122_926_0;
      vector32 lambda_nfcam4defst_line125_6457_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_5890_0);
      vector32 lambda_nfcam4defst_line125_6514_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4834_0);
      vector32 lambda_nfcam4defst_line125_6516_0 = mux16_vv(lambda_nfcam4defst_line125_6515_0, ct8_163_0, lambda_nfcam4defst_line125_6514_0);
      vector32 lambda_nfcam4defst_line125_6847_0 = mux16_vv(lambda_nfcam4defst_line125_6843_0, lambda_nfcam4defst_line125_6846_0, lambda_nfcam4defst_line125_6842_0);
      vector32 lambda_onfcam4cnrt_line122_937_0 = mult16_vv(calcXtk_194_0, lambda_nfcam4defst_line125_6847_0);
      vector32 lambda_nfcam4defst_line125_6535_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_5989_0);
      vector32 lambda_nfcam4defst_line125_6537_0 = mux16_vv(lambda_nfcam4defst_line125_6536_0, ct8_163_0, lambda_nfcam4defst_line125_6535_0);
      vector32 lambda_nfcam4defst_line125_6835_0 = mux16_vv(lambda_nfcam4defst_line125_6834_0, lambda_nfcam4defst_line125_6537_0, lambda_nfcam4defst_line125_5989_0);
      vector32 lambda_nfcam4defst_line125_6838_0 = lt16_vv(lambda_nfcam4defst_line125_6835_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6836_0 = lt16_vv(lambda_nfcam4defst_line125_6835_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6837_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6835_0);
      vector32 lambda_nfcam4defst_line125_6839_0 = mux16_vv(lambda_nfcam4defst_line125_6838_0, ct8_163_0, lambda_nfcam4defst_line125_6837_0);
      vector32 lambda_nfcam4defst_line125_6891_0 = mux16_vv(lambda_nfcam4defst_line125_6890_0, lambda_nfcam4defst_line125_6561_0, lambda_nfcam4defst_line125_4816_0);
      vector32 lambda_nfcam4defst_line125_6893_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6891_0);
      vector32 lambda_nfcam4defst_line125_6894_0 = lt16_vv(lambda_nfcam4defst_line125_6891_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6895_0 = mux16_vv(lambda_nfcam4defst_line125_6894_0, ct8_163_0, lambda_nfcam4defst_line125_6893_0);
      vector32 lambda_nfcam4defst_line125_6892_0 = lt16_vv(lambda_nfcam4defst_line125_6891_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6896_0 = mux16_vv(lambda_nfcam4defst_line125_6892_0, lambda_nfcam4defst_line125_6895_0, lambda_nfcam4defst_line125_6891_0);
      vector32 lambda_onfcam4cnrt_line122_951_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_6896_0);
      vector32 lambda_onfcam4cnrt_line122_952_0 = lambda_onfcam4cnrt_line122_951_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_15 = lambda_onfcam4cnrt_line122_952_0;
      vector32 lambda_onfcam4cnrt_line121_2702_0 = gt16_vv(lambda_nfcam4defst_line125_4852_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2869_0 = and16_vv(lambda_onfcam4cnrt_line121_2702_0, lambda_onfcam4cnrt_line121_2868_0);
      vector32 lambda_onfcam4cnrt_line121_2870_0 = mux16_vv(lambda_onfcam4cnrt_line121_2869_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2871_0 = lambda_onfcam4cnrt_line121_2870_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_12 = lambda_onfcam4cnrt_line121_2871_0;
      vector32 lambda_nfcam4defst_line125_6849_0 = mux16_vv(lambda_nfcam4defst_line125_6848_0, lambda_nfcam4defst_line125_6543_0, lambda_nfcam4defst_line125_6319_0);
      vector32 lambda_nfcam4defst_line125_6850_0 = lt16_vv(lambda_nfcam4defst_line125_6849_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6444_0 = mux16_vv(lambda_nfcam4defst_line125_6443_0, ct8_163_0, lambda_nfcam4defst_line125_6442_0);
      vector32 lambda_nfcam4defst_line125_6618_0 = mux16_vv(lambda_nfcam4defst_line125_6617_0, lambda_nfcam4defst_line125_6444_0, lambda_nfcam4defst_line125_4795_0);
      vector32 lambda_nfcam4defst_line125_6620_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6618_0);
      vector32 lambda_nfcam4defst_line125_6619_0 = lt16_vv(lambda_nfcam4defst_line125_6618_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6621_0 = lt16_vv(lambda_nfcam4defst_line125_6618_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_onfcam4cnrt_line121_2674_0 = gt16_vv(lambda_nfcam4defst_line125_4849_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2876_0 = lt16_vv(lambda_nfcam4defst_line125_4846_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2877_0 = and16_vv(lambda_onfcam4cnrt_line121_2704_0, lambda_onfcam4cnrt_line121_2876_0);
      vector32 lambda_onfcam4cnrt_line113_974_0 = mux16_vv(lambda_onfcam4cnrt_line121_2877_0, lambda_nfcam4defst_line125_4846_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2878_0 = mux16_vv(lambda_onfcam4cnrt_line121_2877_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2879_0 = lambda_onfcam4cnrt_line121_2878_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_23 = lambda_onfcam4cnrt_line121_2879_0;
      vector32 lambda_onfcam4cnrt_line121_2742_0 = mux16_vv(lambda_onfcam4cnrt_line121_2741_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2743_0 = lambda_onfcam4cnrt_line121_2742_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_24 = lambda_onfcam4cnrt_line121_2743_0;
      vector32 lambda_nfcam4defst_line125_6488_0 = gt16_vv(lambda_nfcam4defst_line125_4837_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6624_0 = gt16_vv(lambda_nfcam4defst_line125_5791_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6499_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4804_0);
      vector32 lambda_onfcam4cnrt_line122_938_0 = lambda_onfcam4cnrt_line122_937_0;
      vector32 lambda_onfcam4cnrt_line121_2854_0 = mux16_vv(lambda_onfcam4cnrt_line121_2853_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2855_0 = lambda_onfcam4cnrt_line121_2854_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_44 = lambda_onfcam4cnrt_line121_2855_0;
      vector32 lambda_onfcam4cnrt_line121_2815_0 = lambda_onfcam4cnrt_line121_2814_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_20 = lambda_onfcam4cnrt_line121_2815_0;
      vector32 lambda_nfcam4defst_line125_6461_0 = gt16_vv(lambda_nfcam4defst_line125_5923_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6462_0 = mux16_vv(lambda_nfcam4defst_line125_6461_0, ct8_163_0, lambda_nfcam4defst_line125_6460_0);
      vector32 lambda_nfcam4defst_line125_6855_0 = gt16_vv(lambda_nfcam4defst_line125_4846_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6659_0 = gt16_vv(lambda_nfcam4defst_line125_5923_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6660_0 = mux16_vv(lambda_nfcam4defst_line125_6659_0, lambda_nfcam4defst_line125_6462_0, lambda_nfcam4defst_line125_5923_0);
      vector32 lambda_nfcam4defst_line125_6663_0 = lt16_vv(lambda_nfcam4defst_line125_6660_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6662_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6660_0);
      vector32 lambda_nfcam4defst_line125_6664_0 = mux16_vv(lambda_nfcam4defst_line125_6663_0, ct8_163_0, lambda_nfcam4defst_line125_6662_0);
      vector32 lambda_onfcam4cnrt_line113_950_0 = mux16_vv(lambda_onfcam4cnrt_line121_2829_0, lambda_nfcam4defst_line125_6154_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_951_0 = lambda_onfcam4cnrt_line113_950_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_35 = lambda_onfcam4cnrt_line113_951_0;
      vector32 lambda_nfcam4defst_line125_6545_0 = gt16_vv(lambda_nfcam4defst_line125_4846_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_onfcam4cnrt_line113_977_0 = lambda_onfcam4cnrt_line113_976_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_17 = lambda_onfcam4cnrt_line113_977_0;
      vector32 lambda_onfcam4cnrt_line121_2865_0 = and16_vv(lambda_onfcam4cnrt_line121_2701_0, lambda_onfcam4cnrt_line121_2864_0);
      vector32 lambda_onfcam4cnrt_line113_968_0 = mux16_vv(lambda_onfcam4cnrt_line121_2865_0, lambda_nfcam4defst_line125_5989_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_969_0 = lambda_onfcam4cnrt_line113_968_0;
      vector32 lambda_onfcam4cnrt_line121_2866_0 = mux16_vv(lambda_onfcam4cnrt_line121_2865_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2867_0 = lambda_onfcam4cnrt_line121_2866_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_45 = lambda_onfcam4cnrt_line121_2867_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_45 = lambda_onfcam4cnrt_line113_969_0;
      vector32 lambda_onfcam4cnrt_line121_2744_0 = lt16_vv(lambda_nfcam4defst_line125_5791_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2745_0 = and16_vv(lambda_onfcam4cnrt_line121_2671_0, lambda_onfcam4cnrt_line121_2744_0);
      vector32 lambda_onfcam4cnrt_line113_908_0 = mux16_vv(lambda_onfcam4cnrt_line121_2745_0, lambda_nfcam4defst_line125_5791_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_909_0 = lambda_onfcam4cnrt_line113_908_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_13 = lambda_onfcam4cnrt_line113_909_0;
      vector32 lambda_onfcam4cnrt_line113_970_0 = mux16_vv(lambda_onfcam4cnrt_line121_2869_0, lambda_nfcam4defst_line125_4852_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_971_0 = lambda_onfcam4cnrt_line113_970_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_12 = lambda_onfcam4cnrt_line113_971_0;
      vector32 lambda_nfcam4defst_line125_6431_0 = gt16_vv(lambda_nfcam4defst_line125_5659_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6432_0 = mux16_vv(lambda_nfcam4defst_line125_6431_0, ct8_163_0, lambda_nfcam4defst_line125_6430_0);
      vector32 lambda_nfcam4defst_line125_6556_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4861_0);
      vector32 lambda_nfcam4defst_line125_6558_0 = mux16_vv(lambda_nfcam4defst_line125_6557_0, ct8_163_0, lambda_nfcam4defst_line125_6556_0);
      vector32 lambda_nfcam4defst_line125_6884_0 = mux16_vv(lambda_nfcam4defst_line125_6883_0, lambda_nfcam4defst_line125_6558_0, lambda_nfcam4defst_line125_4861_0);
      vector32 lambda_nfcam4defst_line125_6886_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6884_0);
      vector32 lambda_nfcam4defst_line125_6887_0 = lt16_vv(lambda_nfcam4defst_line125_6884_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6888_0 = mux16_vv(lambda_nfcam4defst_line125_6887_0, ct8_163_0, lambda_nfcam4defst_line125_6886_0);
      vector32 lambda_onfcam4cnrt_line121_2694_0 = gt16_vv(lambda_nfcam4defst_line125_4834_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2837_0 = and16_vv(lambda_onfcam4cnrt_line121_2694_0, lambda_onfcam4cnrt_line121_2836_0);
      vector32 lambda_onfcam4cnrt_line121_2838_0 = mux16_vv(lambda_onfcam4cnrt_line121_2837_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_954_0 = mux16_vv(lambda_onfcam4cnrt_line121_2837_0, lambda_nfcam4defst_line125_4834_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2839_0 = lambda_onfcam4cnrt_line121_2838_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_25 = lambda_onfcam4cnrt_line121_2839_0;
      vector32 lambda_onfcam4cnrt_line121_2729_0 = and16_vv(lambda_onfcam4cnrt_line121_2667_0, lambda_onfcam4cnrt_line121_2728_0);
      vector32 lambda_onfcam4cnrt_line121_2730_0 = mux16_vv(lambda_onfcam4cnrt_line121_2729_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2731_0 = lambda_onfcam4cnrt_line121_2730_0;
      vector32 lambda_nfcam4defst_line125_6450_0 = mux16_vv(lambda_nfcam4defst_line125_6449_0, ct8_163_0, lambda_nfcam4defst_line125_6448_0);
      vector32 lambda_onfcam4cnrt_line121_2908_pack_5 = lambda_onfcam4cnrt_line121_2731_0;
      vector32 lambda_onfcam4cnrt_line113_984_0 = mux16_vv(lambda_onfcam4cnrt_line121_2897_0, lambda_nfcam4defst_line125_4816_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_985_0 = lambda_onfcam4cnrt_line113_984_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_15 = lambda_onfcam4cnrt_line113_985_0;
      vector32 lambda_nfcam4defst_line125_6680_0 = gt16_vv(lambda_nfcam4defst_line125_6352_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6852_0 = lt16_vv(lambda_nfcam4defst_line125_6849_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6470_0 = gt16_vv(lambda_nfcam4defst_line125_6352_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6471_0 = mux16_vv(lambda_nfcam4defst_line125_6470_0, ct8_163_0, lambda_nfcam4defst_line125_6469_0);
      vector32 lambda_nfcam4defst_line125_6681_0 = mux16_vv(lambda_nfcam4defst_line125_6680_0, lambda_nfcam4defst_line125_6471_0, lambda_nfcam4defst_line125_6352_0);
      vector32 lambda_nfcam4defst_line125_6684_0 = lt16_vv(lambda_nfcam4defst_line125_6681_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6683_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6681_0);
      vector32 lambda_nfcam4defst_line125_6682_0 = lt16_vv(lambda_nfcam4defst_line125_6681_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6685_0 = mux16_vv(lambda_nfcam4defst_line125_6684_0, ct8_163_0, lambda_nfcam4defst_line125_6683_0);
      vector32 lambda_nfcam4defst_line125_6686_0 = mux16_vv(lambda_nfcam4defst_line125_6682_0, lambda_nfcam4defst_line125_6685_0, lambda_nfcam4defst_line125_6681_0);
      vector32 lambda_onfcam4cnrt_line113_933_0 = lambda_onfcam4cnrt_line113_932_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_32 = lambda_onfcam4cnrt_line113_933_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_32 = lambda_onfcam4cnrt_line121_2795_0;
      vector32 lambda_onfcam4cnrt_line121_2825_0 = and16_vv(lambda_onfcam4cnrt_line121_2691_0, lambda_onfcam4cnrt_line121_2824_0);
      vector32 lambda_onfcam4cnrt_line121_2826_0 = mux16_vv(lambda_onfcam4cnrt_line121_2825_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_948_0 = mux16_vv(lambda_onfcam4cnrt_line121_2825_0, lambda_nfcam4defst_line125_6121_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_949_0 = lambda_onfcam4cnrt_line113_948_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_42 = lambda_onfcam4cnrt_line113_949_0;
      vector32 lambda_nfcam4defst_line125_6494_0 = gt16_vv(lambda_nfcam4defst_line125_4813_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6495_0 = mux16_vv(lambda_nfcam4defst_line125_6494_0, ct8_163_0, lambda_nfcam4defst_line125_6493_0);
      vector32 lambda_nfcam4defst_line125_6737_0 = mux16_vv(lambda_nfcam4defst_line125_6736_0, lambda_nfcam4defst_line125_6495_0, lambda_nfcam4defst_line125_4813_0);
      vector32 lambda_nfcam4defst_line125_6738_0 = lt16_vv(lambda_nfcam4defst_line125_6737_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6740_0 = lt16_vv(lambda_nfcam4defst_line125_6737_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6739_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6737_0);
      vector32 lambda_onfcam4cnrt_line113_931_0 = lambda_onfcam4cnrt_line113_930_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_1 = lambda_onfcam4cnrt_line113_931_0;
      vector32 lambda_onfcam4cnrt_line121_2833_0 = and16_vv(lambda_onfcam4cnrt_line121_2693_0, lambda_onfcam4cnrt_line121_2832_0);
      vector32 lambda_onfcam4cnrt_line121_2834_0 = mux16_vv(lambda_onfcam4cnrt_line121_2833_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_952_0 = mux16_vv(lambda_onfcam4cnrt_line121_2833_0, lambda_nfcam4defst_line125_6187_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_953_0 = lambda_onfcam4cnrt_line113_952_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_43 = lambda_onfcam4cnrt_line113_953_0;
      vector32 lambda_onfcam4cnrt_line121_2835_0 = lambda_onfcam4cnrt_line121_2834_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_43 = lambda_onfcam4cnrt_line121_2835_0;
      vector32 lambda_nfcam4defst_line125_6480_0 = mux16_vv(lambda_nfcam4defst_line125_6479_0, ct8_163_0, lambda_nfcam4defst_line125_6478_0);
      vector32 lambda_nfcam4defst_line125_6702_0 = mux16_vv(lambda_nfcam4defst_line125_6701_0, lambda_nfcam4defst_line125_6480_0, lambda_nfcam4defst_line125_5956_0);
      vector32 lambda_nfcam4defst_line125_6703_0 = lt16_vv(lambda_nfcam4defst_line125_6702_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6550_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_5593_0);
      vector32 lambda_nfcam4defst_line125_6458_0 = gt16_vv(lambda_nfcam4defst_line125_5890_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6459_0 = mux16_vv(lambda_nfcam4defst_line125_6458_0, ct8_163_0, lambda_nfcam4defst_line125_6457_0);
      vector32 lambda_nfcam4defst_line125_6653_0 = mux16_vv(lambda_nfcam4defst_line125_6652_0, lambda_nfcam4defst_line125_6459_0, lambda_nfcam4defst_line125_5890_0);
      vector32 lambda_nfcam4defst_line125_6656_0 = lt16_vv(lambda_nfcam4defst_line125_6653_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6654_0 = lt16_vv(lambda_nfcam4defst_line125_6653_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6655_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6653_0);
      vector32 lambda_nfcam4defst_line125_6657_0 = mux16_vv(lambda_nfcam4defst_line125_6656_0, ct8_163_0, lambda_nfcam4defst_line125_6655_0);
      vector32 lambda_nfcam4defst_line125_6658_0 = mux16_vv(lambda_nfcam4defst_line125_6654_0, lambda_nfcam4defst_line125_6657_0, lambda_nfcam4defst_line125_6653_0);
      vector32 lambda_onfcam4cnrt_line122_886_0 = mult16_vv(lambda_onfcam4cnrt_line122_0, lambda_nfcam4defst_line125_6658_0);
      vector32 lambda_onfcam4cnrt_line122_887_0 = lambda_onfcam4cnrt_line122_886_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_3 = lambda_onfcam4cnrt_line122_887_0;
      vector32 lambda_onfcam4cnrt_line121_2746_0 = mux16_vv(lambda_onfcam4cnrt_line121_2745_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2747_0 = lambda_onfcam4cnrt_line121_2746_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_13 = lambda_onfcam4cnrt_line121_2747_0;
      vector32 lambda_nfcam4defst_line125_6463_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_6385_0);
      vector32 lambda_nfcam4defst_line125_6465_0 = mux16_vv(lambda_nfcam4defst_line125_6464_0, ct8_163_0, lambda_nfcam4defst_line125_6463_0);
      vector32 lambda_nfcam4defst_line125_6749_0 = mux16_vv(lambda_nfcam4defst_line125_6745_0, lambda_nfcam4defst_line125_6748_0, lambda_nfcam4defst_line125_6744_0);
      vector32 lambda_onfcam4cnrt_line122_911_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_6749_0);
      vector32 lambda_onfcam4cnrt_line122_912_0 = lambda_onfcam4cnrt_line122_911_0;
      vector32 lambda_onfcam4cnrt_line121_2720_0 = lt16_vv(lambda_nfcam4defst_line125_4855_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2665_0 = gt16_vv(lambda_nfcam4defst_line125_4855_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6523_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_6220_0);
      vector32 lambda_nfcam4defst_line125_6631_0 = gt16_vv(lambda_nfcam4defst_line125_5824_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6632_0 = mux16_vv(lambda_nfcam4defst_line125_6631_0, lambda_nfcam4defst_line125_6450_0, lambda_nfcam4defst_line125_5824_0);
      vector32 lambda_nfcam4defst_line125_6634_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6632_0);
      vector32 lambda_nfcam4defst_line125_6635_0 = lt16_vv(lambda_nfcam4defst_line125_6632_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6636_0 = mux16_vv(lambda_nfcam4defst_line125_6635_0, ct8_163_0, lambda_nfcam4defst_line125_6634_0);
      vector32 lambda_nfcam4defst_line125_6563_0 = gt16_vv(lambda_nfcam4defst_line125_4825_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6564_0 = mux16_vv(lambda_nfcam4defst_line125_6563_0, ct8_163_0, lambda_nfcam4defst_line125_6562_0);
      vector32 lambda_nfcam4defst_line125_6898_0 = mux16_vv(lambda_nfcam4defst_line125_6897_0, lambda_nfcam4defst_line125_6564_0, lambda_nfcam4defst_line125_4825_0);
      vector32 lambda_nfcam4defst_line125_6900_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6898_0);
      vector32 lambda_onfcam4cnrt_line113_917_0 = lambda_onfcam4cnrt_line113_916_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_3 = lambda_onfcam4cnrt_line113_917_0;
      vector32 lambda_onfcam4cnrt_line121_2900_0 = lt16_vv(lambda_nfcam4defst_line125_4825_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2901_0 = and16_vv(lambda_onfcam4cnrt_line121_2710_0, lambda_onfcam4cnrt_line121_2900_0);
      vector32 lambda_onfcam4cnrt_line121_2902_0 = mux16_vv(lambda_onfcam4cnrt_line121_2901_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2903_0 = lambda_onfcam4cnrt_line121_2902_0;
      vector32 lambda_onfcam4cnrt_line113_986_0 = mux16_vv(lambda_onfcam4cnrt_line121_2901_0, lambda_nfcam4defst_line125_4825_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_987_0 = lambda_onfcam4cnrt_line113_986_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_40 = lambda_onfcam4cnrt_line113_987_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_40 = lambda_onfcam4cnrt_line121_2903_0;
      vector32 lambda_onfcam4cnrt_line121_2753_0 = and16_vv(lambda_onfcam4cnrt_line121_2673_0, lambda_onfcam4cnrt_line121_2752_0);
      vector32 lambda_onfcam4cnrt_line113_912_0 = mux16_vv(lambda_onfcam4cnrt_line121_2753_0, lambda_nfcam4defst_line125_5857_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2908_pack_1 = lambda_onfcam4cnrt_line121_2791_0;
      vector32 lambda_onfcam4cnrt_line121_2890_0 = mux16_vv(lambda_onfcam4cnrt_line121_2889_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2891_0 = lambda_onfcam4cnrt_line121_2890_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_22 = lambda_onfcam4cnrt_line121_2891_0;
      vector32 lambda_nfcam4defst_line125_6446_0 = gt16_vv(lambda_nfcam4defst_line125_5791_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6447_0 = mux16_vv(lambda_nfcam4defst_line125_6446_0, ct8_163_0, lambda_nfcam4defst_line125_6445_0);
      vector32 lambda_nfcam4defst_line125_6625_0 = mux16_vv(lambda_nfcam4defst_line125_6624_0, lambda_nfcam4defst_line125_6447_0, lambda_nfcam4defst_line125_5791_0);
      vector32 lambda_nfcam4defst_line125_6627_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6625_0);
      vector32 lambda_nfcam4defst_line125_6628_0 = lt16_vv(lambda_nfcam4defst_line125_6625_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6626_0 = lt16_vv(lambda_nfcam4defst_line125_6625_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6899_0 = lt16_vv(lambda_nfcam4defst_line125_6898_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6750_0 = gt16_vv(lambda_nfcam4defst_line125_4804_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6806_0 = gt16_vv(lambda_nfcam4defst_line125_6220_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6840_0 = mux16_vv(lambda_nfcam4defst_line125_6836_0, lambda_nfcam4defst_line125_6839_0, lambda_nfcam4defst_line125_6835_0);
      vector32 lambda_onfcam4cnrt_line122_935_0 = mult16_vv(lambda_onfcam4cnrt_line122_0, lambda_nfcam4defst_line125_6840_0);
      vector32 lambda_onfcam4cnrt_line122_957_pack_18 = lambda_onfcam4cnrt_line122_927_0;
      vector32 lambda_nfcam4defst_line125_6719_0 = lt16_vv(lambda_nfcam4defst_line125_6716_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6720_0 = mux16_vv(lambda_nfcam4defst_line125_6719_0, ct8_163_0, lambda_nfcam4defst_line125_6718_0);
      vector32 lambda_nfcam4defst_line125_6759_0 = lt16_vv(lambda_nfcam4defst_line125_6758_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6763_0 = mux16_vv(lambda_nfcam4defst_line125_6759_0, lambda_nfcam4defst_line125_6762_0, lambda_nfcam4defst_line125_6758_0);
      vector32 lambda_onfcam4cnrt_line122_915_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_6763_0);
      vector32 lambda_onfcam4cnrt_line122_916_0 = lambda_onfcam4cnrt_line122_915_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_39 = lambda_onfcam4cnrt_line122_916_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_20 = lambda_onfcam4cnrt_line122_912_0;
      vector32 lambda_onfcam4cnrt_line113_918_0 = mux16_vv(lambda_onfcam4cnrt_line121_2765_0, lambda_nfcam4defst_line125_5923_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_919_0 = lambda_onfcam4cnrt_line113_918_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_4 = lambda_onfcam4cnrt_line113_919_0;
      vector32 lambda_nfcam4defst_line125_6590_0 = mux16_vv(lambda_nfcam4defst_line125_6589_0, lambda_nfcam4defst_line125_6432_0, lambda_nfcam4defst_line125_5659_0);
      vector32 lambda_nfcam4defst_line125_6591_0 = lt16_vv(lambda_nfcam4defst_line125_6590_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6421_0 = gt16_vv(lambda_nfcam4defst_line125_4798_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6610_0 = gt16_vv(lambda_nfcam4defst_line125_5758_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2726_0 = mux16_vv(lambda_onfcam4cnrt_line121_2725_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2727_0 = lambda_onfcam4cnrt_line121_2726_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_14 = lambda_onfcam4cnrt_line121_2727_0;
      vector32 lambda_nfcam4defst_line125_6492_0 = mux16_vv(lambda_nfcam4defst_line125_6491_0, ct8_163_0, lambda_nfcam4defst_line125_6490_0);
      vector32 lambda_onfcam4cnrt_line113_913_0 = lambda_onfcam4cnrt_line113_912_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_2 = lambda_onfcam4cnrt_line113_913_0;
      vector32 lambda_nfcam4defst_line125_6633_0 = lt16_vv(lambda_nfcam4defst_line125_6632_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6637_0 = mux16_vv(lambda_nfcam4defst_line125_6633_0, lambda_nfcam4defst_line125_6636_0, lambda_nfcam4defst_line125_6632_0);
      vector32 lambda_onfcam4cnrt_line122_880_0 = mult16_vv(lambda_onfcam4cnrt_line122_0, lambda_nfcam4defst_line125_6637_0);
      vector32 lambda_onfcam4cnrt_line122_881_0 = lambda_onfcam4cnrt_line122_880_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_21 = lambda_onfcam4cnrt_line122_881_0;
      vector32 lambda_nfcam4defst_line125_6526_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_6253_0);
      vector32 lambda_onfcam4cnrt_line121_2768_0 = lt16_vv(lambda_nfcam4defst_line125_6385_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2769_0 = and16_vv(lambda_onfcam4cnrt_line121_2677_0, lambda_onfcam4cnrt_line121_2768_0);
      vector32 lambda_onfcam4cnrt_line121_2770_0 = mux16_vv(lambda_onfcam4cnrt_line121_2769_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2771_0 = lambda_onfcam4cnrt_line121_2770_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_7 = lambda_onfcam4cnrt_line121_2771_0;
      vector32 lambda_nfcam4defst_line125_6418_0 = gt16_vv(lambda_nfcam4defst_line125_4798_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line113_990_pack_22 = lambda_onfcam4cnrt_line113_981_0;
      vector32 lambda_nfcam4defst_line125_6527_0 = gt16_vv(lambda_nfcam4defst_line125_6253_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6528_0 = mux16_vv(lambda_nfcam4defst_line125_6527_0, ct8_163_0, lambda_nfcam4defst_line125_6526_0);
      vector32 lambda_nfcam4defst_line125_6814_0 = mux16_vv(lambda_nfcam4defst_line125_6813_0, lambda_nfcam4defst_line125_6528_0, lambda_nfcam4defst_line125_6253_0);
      vector32 lambda_nfcam4defst_line125_6816_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6814_0);
      vector32 lambda_nfcam4defst_line125_6815_0 = lt16_vv(lambda_nfcam4defst_line125_6814_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6817_0 = lt16_vv(lambda_nfcam4defst_line125_6814_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6818_0 = mux16_vv(lambda_nfcam4defst_line125_6817_0, ct8_163_0, lambda_nfcam4defst_line125_6816_0);
      vector32 lambda_nfcam4defst_line125_6819_0 = mux16_vv(lambda_nfcam4defst_line125_6815_0, lambda_nfcam4defst_line125_6818_0, lambda_nfcam4defst_line125_6814_0);
      vector32 lambda_onfcam4cnrt_line121_2748_0 = lt16_vv(lambda_nfcam4defst_line125_5824_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2749_0 = and16_vv(lambda_onfcam4cnrt_line121_2672_0, lambda_onfcam4cnrt_line121_2748_0);
      vector32 lambda_onfcam4cnrt_line121_2750_0 = mux16_vv(lambda_onfcam4cnrt_line121_2749_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2751_0 = lambda_onfcam4cnrt_line121_2750_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_21 = lambda_onfcam4cnrt_line121_2751_0;
      vector32 lambda_onfcam4cnrt_line121_2736_0 = lt16_vv(lambda_nfcam4defst_line125_5758_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2737_0 = and16_vv(lambda_onfcam4cnrt_line121_2669_0, lambda_onfcam4cnrt_line121_2736_0);
      vector32 lambda_onfcam4cnrt_line121_2738_0 = mux16_vv(lambda_onfcam4cnrt_line121_2737_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_904_0 = mux16_vv(lambda_onfcam4cnrt_line121_2737_0, lambda_nfcam4defst_line125_5758_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2739_0 = lambda_onfcam4cnrt_line121_2738_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_48 = lambda_onfcam4cnrt_line121_2739_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_37 = lambda_onfcam4cnrt_line121_2803_0;
      vector32 lambda_onfcam4cnrt_line113_902_0 = mux16_vv(lambda_onfcam4cnrt_line121_2733_0, lambda_nfcam4defst_line125_5725_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_903_0 = lambda_onfcam4cnrt_line113_902_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_34 = lambda_onfcam4cnrt_line113_903_0;
      vector32 lambda_onfcam4cnrt_line121_2756_0 = lt16_vv(lambda_nfcam4defst_line125_4849_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2757_0 = and16_vv(lambda_onfcam4cnrt_line121_2674_0, lambda_onfcam4cnrt_line121_2756_0);
      vector32 lambda_onfcam4cnrt_line121_2758_0 = mux16_vv(lambda_onfcam4cnrt_line121_2757_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2759_0 = lambda_onfcam4cnrt_line121_2758_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_11 = lambda_onfcam4cnrt_line121_2759_0;
      vector32 lambda_onfcam4cnrt_line113_900_0 = mux16_vv(lambda_onfcam4cnrt_line121_2729_0, lambda_nfcam4defst_line125_5692_0, ct8_163_0);
      vector32 lambda_nfcam4defst_line125_6778_0 = gt16_vv(lambda_nfcam4defst_line125_6187_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6779_0 = mux16_vv(lambda_nfcam4defst_line125_6778_0, lambda_nfcam4defst_line125_6513_0, lambda_nfcam4defst_line125_6187_0);
      vector32 lambda_nfcam4defst_line125_6782_0 = lt16_vv(lambda_nfcam4defst_line125_6779_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6780_0 = lt16_vv(lambda_nfcam4defst_line125_6779_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6781_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6779_0);
      vector32 lambda_nfcam4defst_line125_6439_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_5758_0);
      vector32 lambda_nfcam4defst_line125_6441_0 = mux16_vv(lambda_nfcam4defst_line125_6440_0, ct8_163_0, lambda_nfcam4defst_line125_6439_0);
      vector32 lambda_nfcam4defst_line125_6611_0 = mux16_vv(lambda_nfcam4defst_line125_6610_0, lambda_nfcam4defst_line125_6441_0, lambda_nfcam4defst_line125_5758_0);
      vector32 lambda_nfcam4defst_line125_6613_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6611_0);
      vector32 lambda_nfcam4defst_line125_6612_0 = lt16_vv(lambda_nfcam4defst_line125_6611_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6614_0 = lt16_vv(lambda_nfcam4defst_line125_6611_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6615_0 = mux16_vv(lambda_nfcam4defst_line125_6614_0, ct8_163_0, lambda_nfcam4defst_line125_6613_0);
      vector32 lambda_nfcam4defst_line125_6616_0 = mux16_vv(lambda_nfcam4defst_line125_6612_0, lambda_nfcam4defst_line125_6615_0, lambda_nfcam4defst_line125_6611_0);
      vector32 lambda_onfcam4cnrt_line122_875_0 = lambda_nfcam4defst_line125_6616_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_48 = lambda_onfcam4cnrt_line122_875_0;
      vector32 lambda_nfcam4defst_line125_6524_0 = gt16_vv(lambda_nfcam4defst_line125_6220_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6525_0 = mux16_vv(lambda_nfcam4defst_line125_6524_0, ct8_163_0, lambda_nfcam4defst_line125_6523_0);
      vector32 lambda_nfcam4defst_line125_6807_0 = mux16_vv(lambda_nfcam4defst_line125_6806_0, lambda_nfcam4defst_line125_6525_0, lambda_nfcam4defst_line125_6220_0);
      vector32 lambda_nfcam4defst_line125_6808_0 = lt16_vv(lambda_nfcam4defst_line125_6807_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6810_0 = lt16_vv(lambda_nfcam4defst_line125_6807_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6741_0 = mux16_vv(lambda_nfcam4defst_line125_6740_0, ct8_163_0, lambda_nfcam4defst_line125_6739_0);
      vector32 lambda_nfcam4defst_line125_6742_0 = mux16_vv(lambda_nfcam4defst_line125_6738_0, lambda_nfcam4defst_line125_6741_0, lambda_nfcam4defst_line125_6737_0);
      vector32 lambda_onfcam4cnrt_line122_909_0 = mult16_vv(calcXtk_194_0, lambda_nfcam4defst_line125_6742_0);
      vector32 lambda_onfcam4cnrt_line122_910_0 = lambda_onfcam4cnrt_line122_909_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_36 = lambda_onfcam4cnrt_line122_910_0;
      vector32 lambda_nfcam4defst_line125_6487_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4837_0);
      vector32 lambda_onfcam4cnrt_line121_2844_0 = lt16_vv(lambda_nfcam4defst_line125_4801_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2845_0 = and16_vv(lambda_onfcam4cnrt_line121_2696_0, lambda_onfcam4cnrt_line121_2844_0);
      vector32 lambda_onfcam4cnrt_line113_958_0 = mux16_vv(lambda_onfcam4cnrt_line121_2845_0, lambda_nfcam4defst_line125_4801_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_959_0 = lambda_onfcam4cnrt_line113_958_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_18 = lambda_onfcam4cnrt_line113_959_0;
      vector32 lambda_nfcam4defst_line125_6675_0 = lt16_vv(lambda_nfcam4defst_line125_6674_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6679_0 = mux16_vv(lambda_nfcam4defst_line125_6675_0, lambda_nfcam4defst_line125_6678_0, lambda_nfcam4defst_line125_6674_0);
      vector32 lambda_onfcam4cnrt_line113_989_0 = lambda_onfcam4cnrt_line113_988_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_41 = lambda_onfcam4cnrt_line113_989_0;
      vector32 lambda_nfcam4defst_line125_6667_0 = mux16_vv(lambda_nfcam4defst_line125_6666_0, lambda_nfcam4defst_line125_6465_0, lambda_nfcam4defst_line125_6385_0);
      vector32 lambda_nfcam4defst_line125_6670_0 = lt16_vv(lambda_nfcam4defst_line125_6667_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6669_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6667_0);
      vector32 lambda_nfcam4defst_line125_6671_0 = mux16_vv(lambda_nfcam4defst_line125_6670_0, ct8_163_0, lambda_nfcam4defst_line125_6669_0);
      vector32 lambda_nfcam4defst_line125_6668_0 = lt16_vv(lambda_nfcam4defst_line125_6667_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6908_0 = lt16_vv(lambda_nfcam4defst_line125_6905_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6909_0 = mux16_vv(lambda_nfcam4defst_line125_6908_0, ct8_163_0, lambda_nfcam4defst_line125_6907_0);
      vector32 lambda_nfcam4defst_line125_6729_0 = gt16_vv(lambda_nfcam4defst_line125_4840_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6730_0 = mux16_vv(lambda_nfcam4defst_line125_6729_0, lambda_nfcam4defst_line125_6492_0, lambda_nfcam4defst_line125_4840_0);
      vector32 lambda_nfcam4defst_line125_6732_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6730_0);
      vector32 lambda_nfcam4defst_line125_6731_0 = lt16_vv(lambda_nfcam4defst_line125_6730_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6783_0 = mux16_vv(lambda_nfcam4defst_line125_6782_0, ct8_163_0, lambda_nfcam4defst_line125_6781_0);
      vector32 lambda_nfcam4defst_line125_6784_0 = mux16_vv(lambda_nfcam4defst_line125_6780_0, lambda_nfcam4defst_line125_6783_0, lambda_nfcam4defst_line125_6779_0);
      vector32 lambda_onfcam4cnrt_line122_920_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_6784_0);
      vector32 lambda_onfcam4cnrt_line122_921_0 = lambda_onfcam4cnrt_line122_920_0;
      vector32 lambda_onfcam4cnrt_line121_2827_0 = lambda_onfcam4cnrt_line121_2826_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_42 = lambda_onfcam4cnrt_line121_2827_0;
      vector32 lambda_onfcam4cnrt_line121_2721_0 = and16_vv(lambda_onfcam4cnrt_line121_2665_0, lambda_onfcam4cnrt_line121_2720_0);
      vector32 lambda_onfcam4cnrt_line113_896_0 = mux16_vv(lambda_onfcam4cnrt_line121_2721_0, lambda_nfcam4defst_line125_4855_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_897_0 = lambda_onfcam4cnrt_line113_896_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_31 = lambda_onfcam4cnrt_line113_897_0;
      vector32 lambda_onfcam4cnrt_line121_2722_0 = mux16_vv(lambda_onfcam4cnrt_line121_2721_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2723_0 = lambda_onfcam4cnrt_line121_2722_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_31 = lambda_onfcam4cnrt_line121_2723_0;
      vector32 lambda_nfcam4defst_line125_6596_0 = gt16_vv(lambda_nfcam4defst_line125_5692_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2699_0 = gt16_vv(lambda_nfcam4defst_line125_4819_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2857_0 = and16_vv(lambda_onfcam4cnrt_line121_2699_0, lambda_onfcam4cnrt_line121_2856_0);
      vector32 lambda_onfcam4cnrt_line121_2858_0 = mux16_vv(lambda_onfcam4cnrt_line121_2857_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_964_0 = mux16_vv(lambda_onfcam4cnrt_line121_2857_0, lambda_nfcam4defst_line125_4819_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2859_0 = lambda_onfcam4cnrt_line121_2858_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_16 = lambda_onfcam4cnrt_line121_2859_0;
      vector32 lambda_onfcam4cnrt_line113_965_0 = lambda_onfcam4cnrt_line113_964_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_16 = lambda_onfcam4cnrt_line113_965_0;
      vector32 lambda_onfcam4cnrt_line121_2754_0 = mux16_vv(lambda_onfcam4cnrt_line121_2753_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2755_0 = lambda_onfcam4cnrt_line121_2754_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_2 = lambda_onfcam4cnrt_line121_2755_0;
      vector32 lambda_nfcam4defst_line125_6906_0 = lt16_vv(lambda_nfcam4defst_line125_6905_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6910_0 = mux16_vv(lambda_nfcam4defst_line125_6906_0, lambda_nfcam4defst_line125_6909_0, lambda_nfcam4defst_line125_6905_0);
      vector32 lambda_onfcam4cnrt_line113_975_0 = lambda_onfcam4cnrt_line113_974_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_23 = lambda_onfcam4cnrt_line113_975_0;
      vector32 lambda_nfcam4defst_line125_6705_0 = lt16_vv(lambda_nfcam4defst_line125_6702_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_onfcam4cnrt_line113_914_0 = mux16_vv(lambda_onfcam4cnrt_line121_2757_0, lambda_nfcam4defst_line125_4849_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_915_0 = lambda_onfcam4cnrt_line113_914_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_11 = lambda_onfcam4cnrt_line113_915_0;
      vector32 lambda_onfcam4cnrt_line121_2875_0 = lambda_onfcam4cnrt_line121_2874_0;
      vector32 lambda_nfcam4defst_line125_6794_0 = lt16_vv(lambda_nfcam4defst_line125_6793_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6796_0 = lt16_vv(lambda_nfcam4defst_line125_6793_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6797_0 = mux16_vv(lambda_nfcam4defst_line125_6796_0, ct8_163_0, lambda_nfcam4defst_line125_6795_0);
      vector32 lambda_nfcam4defst_line125_6798_0 = mux16_vv(lambda_nfcam4defst_line125_6794_0, lambda_nfcam4defst_line125_6797_0, lambda_nfcam4defst_line125_6793_0);
      vector32 lambda_onfcam4cnrt_line122_924_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_6798_0);
      vector32 lambda_onfcam4cnrt_line113_936_0 = mux16_vv(lambda_onfcam4cnrt_line121_2801_0, lambda_nfcam4defst_line125_4837_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_937_0 = lambda_onfcam4cnrt_line113_936_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_37 = lambda_onfcam4cnrt_line113_937_0;
      vector32 lambda_nfcam4defst_line125_6587_0 = mux16_vv(lambda_nfcam4defst_line125_6586_0, ct8_163_0, lambda_nfcam4defst_line125_6585_0);
      vector32 lambda_nfcam4defst_line125_6588_0 = mux16_vv(lambda_nfcam4defst_line125_6584_0, lambda_nfcam4defst_line125_6587_0, lambda_nfcam4defst_line125_6583_0);
      vector32 lambda_onfcam4cnrt_line122_867_0 = mult16_vv(lambda_onfcam4cnrt_line122_7_0, lambda_nfcam4defst_line125_6588_0);
      vector32 lambda_onfcam4cnrt_line122_868_0 = lambda_onfcam4cnrt_line122_867_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_31 = lambda_onfcam4cnrt_line122_868_0;
      vector32 lambda_nfcam4defst_line125_6710_0 = lt16_vv(lambda_nfcam4defst_line125_6709_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6714_0 = mux16_vv(lambda_nfcam4defst_line125_6710_0, lambda_nfcam4defst_line125_6713_0, lambda_nfcam4defst_line125_6709_0);
      vector32 lambda_onfcam4cnrt_line122_901_0 = mult16_vv(lambda_onfcam4cnrt_line122_31_0, lambda_nfcam4defst_line125_6714_0);
      vector32 lambda_onfcam4cnrt_line122_902_0 = lambda_onfcam4cnrt_line122_901_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_32 = lambda_onfcam4cnrt_line122_902_0;
      vector32 lambda_onfcam4cnrt_line113_938_0 = mux16_vv(lambda_onfcam4cnrt_line121_2805_0, lambda_nfcam4defst_line125_4840_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_939_0 = lambda_onfcam4cnrt_line113_938_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_30 = lambda_onfcam4cnrt_line113_939_0;
      vector32 lambda_onfcam4cnrt_line121_2846_0 = mux16_vv(lambda_onfcam4cnrt_line121_2845_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2847_0 = lambda_onfcam4cnrt_line121_2846_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_18 = lambda_onfcam4cnrt_line121_2847_0;
      vector32 lambda_onfcam4cnrt_line121_2883_0 = lambda_onfcam4cnrt_line121_2882_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_17 = lambda_onfcam4cnrt_line121_2883_0;
      vector32 lambda_nfcam4defst_line125_7717_0 = mux16_vv(lambda_nfcam4defst_line125_7716_0, ct8_163_0, lambda_nfcam4defst_line125_7715_0);
      vector32 lambda_nfcam4defst_line125_7701_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7699_0);
      vector32 lambda_nfcam4defst_line125_7703_0 = mux16_vv(lambda_nfcam4defst_line125_7702_0, ct8_163_0, lambda_nfcam4defst_line125_7701_0);
      vector32 lambda_nfcam4defst_line125_6424_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_5626_0);
      vector32 lambda_nfcam4defst_line125_6426_0 = mux16_vv(lambda_nfcam4defst_line125_6425_0, ct8_163_0, lambda_nfcam4defst_line125_6424_0);
      vector32 lambda_nfcam4defst_line125_6576_0 = mux16_vv(lambda_nfcam4defst_line125_6575_0, lambda_nfcam4defst_line125_6426_0, lambda_nfcam4defst_line125_5626_0);
      vector32 lambda_nfcam4defst_line125_6577_0 = lt16_vv(lambda_nfcam4defst_line125_6576_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6579_0 = lt16_vv(lambda_nfcam4defst_line125_6576_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6578_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6576_0);
      vector32 lambda_nfcam4defst_line125_6580_0 = mux16_vv(lambda_nfcam4defst_line125_6579_0, ct8_163_0, lambda_nfcam4defst_line125_6578_0);
      vector32 lambda_nfcam4defst_line125_6581_0 = mux16_vv(lambda_nfcam4defst_line125_6577_0, lambda_nfcam4defst_line125_6580_0, lambda_nfcam4defst_line125_6576_0);
      vector32 lambda_onfcam4cnrt_line122_865_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_6581_0);
      vector32 lambda_onfcam4cnrt_line122_866_0 = lambda_onfcam4cnrt_line122_865_0;
      vector32 lambda_nfcam4defst_line125_6551_0 = gt16_vv(lambda_nfcam4defst_line125_5593_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6552_0 = mux16_vv(lambda_nfcam4defst_line125_6551_0, ct8_163_0, lambda_nfcam4defst_line125_6550_0);
      vector32 lambda_nfcam4defst_line125_6870_0 = mux16_vv(lambda_nfcam4defst_line125_6869_0, lambda_nfcam4defst_line125_6552_0, lambda_nfcam4defst_line125_5593_0);
      vector32 lambda_nfcam4defst_line125_6873_0 = lt16_vv(lambda_nfcam4defst_line125_6870_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6871_0 = lt16_vv(lambda_nfcam4defst_line125_6870_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6872_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6870_0);
      vector32 lambda_nfcam4defst_line125_6874_0 = mux16_vv(lambda_nfcam4defst_line125_6873_0, ct8_163_0, lambda_nfcam4defst_line125_6872_0);
      vector32 lambda_nfcam4defst_line125_6875_0 = mux16_vv(lambda_nfcam4defst_line125_6871_0, lambda_nfcam4defst_line125_6874_0, lambda_nfcam4defst_line125_6870_0);
      vector32 lambda_onfcam4cnrt_line122_945_0 = mult16_vv(lambda_onfcam4cnrt_line122_4_0, lambda_nfcam4defst_line125_6875_0);
      vector32 lambda_onfcam4cnrt_line122_946_0 = lambda_onfcam4cnrt_line122_945_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_38 = lambda_onfcam4cnrt_line122_946_0;
      vector32 lambda_nfcam4defst_line125_7485_0 = lt16_vv(lambda_nfcam4defst_line125_7482_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7486_0 = mux16_vv(lambda_nfcam4defst_line125_7485_0, ct8_163_0, lambda_nfcam4defst_line125_7484_0);
      vector32 lambda_nfcam4defst_line125_6549_0 = mux16_vv(lambda_nfcam4defst_line125_6548_0, ct8_163_0, lambda_nfcam4defst_line125_6547_0);
      vector32 lambda_onfcam4cnrt_line122_955_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_6910_0);
      vector32 lambda_onfcam4cnrt_line122_956_0 = lambda_onfcam4cnrt_line122_955_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_41 = lambda_onfcam4cnrt_line122_956_0;
      vector32 lambda_nfcam4defst_line125_7670_0 = gt16_vv(lambda_nfcam4defst_line125_4845_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7671_0 = mux16_vv(lambda_nfcam4defst_line125_7670_0, lambda_nfcam4defst_line125_7114_0, lambda_nfcam4defst_line125_4845_0);
      vector32 lambda_nfcam4defst_line125_7673_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7671_0);
      vector32 lambda_nfcam4defst_line125_7674_0 = lt16_vv(lambda_nfcam4defst_line125_7671_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7090_0 = mux16_vv(lambda_nfcam4defst_line125_7089_0, ct8_163_0, lambda_nfcam4defst_line125_7088_0);
      vector32 lambda_nfcam4defst_line125_7615_0 = mux16_vv(lambda_nfcam4defst_line125_7614_0, lambda_nfcam4defst_line125_7090_0, lambda_nfcam4defst_line125_5846_0);
      vector32 lambda_nfcam4defst_line125_7618_0 = lt16_vv(lambda_nfcam4defst_line125_7615_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7617_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7615_0);
      vector32 lambda_nfcam4defst_line125_7619_0 = mux16_vv(lambda_nfcam4defst_line125_7618_0, ct8_163_0, lambda_nfcam4defst_line125_7617_0);
      vector32 lambda_nfcam4defst_line125_7208_0 = inv16_vv(lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7497_0 = lt16_vv(lambda_nfcam4defst_line125_7496_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2976_0 = gt16_vv(lambda_nfcam4defst_line125_4845_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7798_0 = lt16_vv(lambda_nfcam4defst_line125_7797_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7434_0 = lt16_vv(lambda_nfcam4defst_line125_7433_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7868_0 = lt16_vv(lambda_nfcam4defst_line125_7867_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2997_0 = gt16_vv(lambda_nfcam4defst_line125_6011_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7802_0 = mux16_vv(lambda_nfcam4defst_line125_7798_0, lambda_nfcam4defst_line125_7801_0, lambda_nfcam4defst_line125_7797_0);
      vector32 lambda_nfcam4defst_line125_7322_0 = lt16_vv(lambda_nfcam4defst_line125_7321_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2958_0 = gt16_vv(lambda_nfcam4defst_line125_6099_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7525_0 = lt16_vv(lambda_nfcam4defst_line125_7524_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7714_0 = lt16_vv(lambda_nfcam4defst_line125_7713_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2923_0 = gt16_vv(lambda_nfcam4defst_line125_5934_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2950_0 = gt16_vv(lambda_nfcam4defst_line125_6330_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2994_0 = gt16_vv(lambda_nfcam4defst_line125_6275_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2927_0 = gt16_vv(lambda_nfcam4defst_line125_4844_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3077_0 = and16_vv(lambda_onfcam4cnrt_line121_2927_0, lambda_onfcam4cnrt_line121_3076_0);
      vector32 lambda_onfcam4cnrt_line121_2943_0 = gt16_vv(lambda_nfcam4defst_line125_4802_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3061_0 = and16_vv(lambda_onfcam4cnrt_line121_2923_0, lambda_onfcam4cnrt_line121_3060_0);
      vector32 lambda_onfcam4cnrt_line121_2933_0 = gt16_vv(lambda_nfcam4defst_line125_4841_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3346_0 = and16_vv(lambda_onfcam4cnrt_line121_2994_0, lambda_onfcam4cnrt_line121_3345_0);
      vector32 lambda_nfcam4defst_line125_7560_0 = lt16_vv(lambda_nfcam4defst_line125_7559_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7259_0 = lt16_vv(lambda_nfcam4defst_line125_7258_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7308_0 = lt16_vv(lambda_nfcam4defst_line125_7307_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7826_0 = lt16_vv(lambda_nfcam4defst_line125_7825_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7830_0 = mux16_vv(lambda_nfcam4defst_line125_7826_0, lambda_nfcam4defst_line125_7829_0, lambda_nfcam4defst_line125_7825_0);
      vector32 lambda_nfcam4defst_line125_7735_0 = lt16_vv(lambda_nfcam4defst_line125_7734_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7700_0 = lt16_vv(lambda_nfcam4defst_line125_7699_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7704_0 = mux16_vv(lambda_nfcam4defst_line125_7700_0, lambda_nfcam4defst_line125_7703_0, lambda_nfcam4defst_line125_7699_0);
      vector32 lambda_nfcam4defst_line125_7263_0 = mux16_vv(lambda_nfcam4defst_line125_7259_0, lambda_nfcam4defst_line125_7262_0, lambda_nfcam4defst_line125_7258_0);
      vector32 lambda_onfcam4cnrt_line122_971_0 = mult16_vv(lambda_onfcam4cnrt_line122_85_0, lambda_nfcam4defst_line125_7263_0);
      vector32 lambda_onfcam4cnrt_line121_2925_0 = gt16_vv(lambda_nfcam4defst_line125_4829_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7238_0 = lt16_vv(lambda_nfcam4defst_line125_7237_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3347_0 = mux16_vv(lambda_onfcam4cnrt_line121_3346_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3348_0 = lambda_onfcam4cnrt_line121_3347_0;
      vector32 lambda_onfcam4cnrt_line121_2975_0 = gt16_vv(lambda_nfcam4defst_line125_6374_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2918_0 = gt16_vv(lambda_nfcam4defst_line125_5802_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7749_0 = lt16_vv(lambda_nfcam4defst_line125_7748_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7224_0 = lt16_vv(lambda_nfcam4defst_line125_7223_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2980_0 = gt16_vv(lambda_nfcam4defst_line125_4812_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3290_0 = and16_vv(lambda_onfcam4cnrt_line121_2980_0, lambda_onfcam4cnrt_line121_3289_0);
      vector32 lambda_nfcam4defst_line125_7280_0 = lt16_vv(lambda_nfcam4defst_line125_7279_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7840_0 = lt16_vv(lambda_nfcam4defst_line125_7839_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7844_0 = mux16_vv(lambda_nfcam4defst_line125_7840_0, lambda_nfcam4defst_line125_7843_0, lambda_nfcam4defst_line125_7839_0);
      vector32 lambda_onfcam4cnrt_line121_2949_0 = gt16_vv(lambda_nfcam4defst_line125_4853_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7784_0 = lt16_vv(lambda_nfcam4defst_line125_7783_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2979_0 = gt16_vv(lambda_nfcam4defst_line125_4833_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3001_0 = gt16_vv(lambda_nfcam4defst_line125_4866_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7672_0 = lt16_vv(lambda_nfcam4defst_line125_7671_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7861_0 = lt16_vv(lambda_nfcam4defst_line125_7860_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7777_0 = lt16_vv(lambda_nfcam4defst_line125_7776_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3069_0 = and16_vv(lambda_onfcam4cnrt_line121_2925_0, lambda_onfcam4cnrt_line121_3068_0);
      vector32 lambda_onfcam4cnrt_line121_3070_0 = mux16_vv(lambda_onfcam4cnrt_line121_3069_0, ct8_171_0, ct8_163_0);
      vector32 lambda_nfcam4defst_line125_7889_0 = lt16_vv(lambda_nfcam4defst_line125_7888_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2962_0 = gt16_vv(lambda_nfcam4defst_line125_5681_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7350_0 = lt16_vv(lambda_nfcam4defst_line125_7349_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7354_0 = mux16_vv(lambda_nfcam4defst_line125_7350_0, lambda_nfcam4defst_line125_7353_0, lambda_nfcam4defst_line125_7349_0);
      vector32 lambda_onfcam4cnrt_line121_2912_0 = gt16_vv(lambda_nfcam4defst_line125_4856_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7242_0 = mux16_vv(lambda_nfcam4defst_line125_7238_0, lambda_nfcam4defst_line125_7241_0, lambda_nfcam4defst_line125_7237_0);
      vector32 lambda_onfcam4cnrt_line121_2920_0 = gt16_vv(lambda_nfcam4defst_line125_5868_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2938_0 = gt16_vv(lambda_nfcam4defst_line125_6132_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7718_0 = mux16_vv(lambda_nfcam4defst_line125_7714_0, lambda_nfcam4defst_line125_7717_0, lambda_nfcam4defst_line125_7713_0);
      vector32 lambda_nfcam4defst_line125_7448_0 = lt16_vv(lambda_nfcam4defst_line125_7447_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7452_0 = mux16_vv(lambda_nfcam4defst_line125_7448_0, lambda_nfcam4defst_line125_7451_0, lambda_nfcam4defst_line125_7447_0);
      vector32 lambda_onfcam4cnrt_line121_2984_0 = gt16_vv(lambda_nfcam4defst_line125_6077_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3306_0 = and16_vv(lambda_onfcam4cnrt_line121_2984_0, lambda_onfcam4cnrt_line121_3305_0);
      vector32 lambda_onfcam4cnrt_line121_3000_0 = gt16_vv(lambda_nfcam4defst_line125_4848_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2941_0 = gt16_vv(lambda_nfcam4defst_line125_4835_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7872_0 = mux16_vv(lambda_nfcam4defst_line125_7868_0, lambda_nfcam4defst_line125_7871_0, lambda_nfcam4defst_line125_7867_0);
      vector32 lambda_onfcam4cnrt_line122_1139_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_7872_0);
      vector32 lambda_onfcam4cnrt_line122_1140_0 = lambda_onfcam4cnrt_line122_1139_0;
      vector32 lambda_nfcam4defst_line125_7847_0 = lt16_vv(lambda_nfcam4defst_line125_7846_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7546_0 = lt16_vv(lambda_nfcam4defst_line125_7545_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2999_0 = gt16_vv(lambda_nfcam4defst_line125_6341_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3078_0 = mux16_vv(lambda_onfcam4cnrt_line121_3077_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3079_0 = lambda_onfcam4cnrt_line121_3078_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_10 = lambda_onfcam4cnrt_line121_3079_0;
      vector32 lambda_onfcam4cnrt_line121_3004_0 = gt16_vv(lambda_nfcam4defst_line125_4863_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2928_0 = gt16_vv(lambda_nfcam4defst_line125_6033_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3081_0 = and16_vv(lambda_onfcam4cnrt_line121_2928_0, lambda_onfcam4cnrt_line121_3080_0);
      vector32 lambda_onfcam4cnrt_line113_1027_0 = mux16_vv(lambda_onfcam4cnrt_line121_3081_0, lambda_nfcam4defst_line125_6033_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1028_0 = lambda_onfcam4cnrt_line113_1027_0;
      vector32 lambda_onfcam4cnrt_line121_3370_0 = and16_vv(lambda_onfcam4cnrt_line121_3000_0, lambda_onfcam4cnrt_line121_3369_0);
      vector32 lambda_onfcam4cnrt_line122_1147_pack_33 = lambda_onfcam4cnrt_line122_1140_0;
      vector32 lambda_onfcam4cnrt_line121_3121_0 = and16_vv(lambda_onfcam4cnrt_line121_2938_0, lambda_onfcam4cnrt_line121_3120_0);
      vector32 lambda_onfcam4cnrt_line121_2977_0 = gt16_vv(lambda_nfcam4defst_line125_6044_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7532_0 = lt16_vv(lambda_nfcam4defst_line125_7531_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7536_0 = mux16_vv(lambda_nfcam4defst_line125_7532_0, lambda_nfcam4defst_line125_7535_0, lambda_nfcam4defst_line125_7531_0);
      vector32 lambda_onfcam4cnrt_line122_1046_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_7536_0);
      vector32 lambda_onfcam4cnrt_line121_2960_0 = gt16_vv(lambda_nfcam4defst_line125_5648_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3122_0 = mux16_vv(lambda_onfcam4cnrt_line121_3121_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2914_0 = gt16_vv(lambda_nfcam4defst_line125_5703_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7882_0 = lt16_vv(lambda_nfcam4defst_line125_7881_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7886_0 = mux16_vv(lambda_nfcam4defst_line125_7882_0, lambda_nfcam4defst_line125_7885_0, lambda_nfcam4defst_line125_7881_0);
      vector32 lambda_onfcam4cnrt_line121_3133_0 = and16_vv(lambda_onfcam4cnrt_line121_2941_0, lambda_onfcam4cnrt_line121_3132_0);
      vector32 lambda_onfcam4cnrt_line113_1053_0 = mux16_vv(lambda_onfcam4cnrt_line121_3133_0, lambda_nfcam4defst_line125_4835_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1089_pack_27 = lambda_onfcam4cnrt_line113_1028_0;
      vector32 lambda_nfcam4defst_line125_7378_0 = lt16_vv(lambda_nfcam4defst_line125_7377_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2982_0 = gt16_vv(lambda_nfcam4defst_line125_4842_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3298_0 = and16_vv(lambda_onfcam4cnrt_line121_2982_0, lambda_onfcam4cnrt_line121_3297_0);
      vector32 lambda_nfcam4defst_line125_7756_0 = lt16_vv(lambda_nfcam4defst_line125_7755_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2987_0 = gt16_vv(lambda_nfcam4defst_line125_6143_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3134_0 = mux16_vv(lambda_onfcam4cnrt_line121_3133_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line122_966_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_7242_0);
      vector32 lambda_onfcam4cnrt_line122_967_0 = lambda_onfcam4cnrt_line122_966_0;
      vector32 lambda_onfcam4cnrt_line121_2945_0 = gt16_vv(lambda_nfcam4defst_line125_6264_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3149_0 = and16_vv(lambda_onfcam4cnrt_line121_2945_0, lambda_onfcam4cnrt_line121_3148_0);
      vector32 lambda_onfcam4cnrt_line121_3150_0 = mux16_vv(lambda_onfcam4cnrt_line121_3149_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2947_0 = gt16_vv(lambda_nfcam4defst_line125_4859_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3157_0 = and16_vv(lambda_onfcam4cnrt_line121_2947_0, lambda_onfcam4cnrt_line121_3156_0);
      vector32 lambda_onfcam4cnrt_line121_3158_0 = mux16_vv(lambda_onfcam4cnrt_line121_3157_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2981_0 = gt16_vv(lambda_nfcam4defst_line125_4839_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line122_1143_0 = mult16_vv(calcXtk_194_0, lambda_nfcam4defst_line125_7886_0);
      vector32 lambda_onfcam4cnrt_line121_2986_0 = gt16_vv(lambda_nfcam4defst_line125_4809_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7760_0 = mux16_vv(lambda_nfcam4defst_line125_7756_0, lambda_nfcam4defst_line125_7759_0, lambda_nfcam4defst_line125_7755_0);
      vector32 lambda_onfcam4cnrt_line122_1108_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_7760_0);
      vector32 lambda_onfcam4cnrt_line122_1109_0 = lambda_onfcam4cnrt_line122_1108_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_35 = lambda_onfcam4cnrt_line122_1109_0;
      vector32 lambda_onfcam4cnrt_line121_3082_0 = mux16_vv(lambda_onfcam4cnrt_line121_3081_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3049_0 = and16_vv(lambda_onfcam4cnrt_line121_2920_0, lambda_onfcam4cnrt_line121_3048_0);
      vector32 lambda_onfcam4cnrt_line121_3050_0 = mux16_vv(lambda_onfcam4cnrt_line121_3049_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3051_0 = lambda_onfcam4cnrt_line121_3050_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_2 = lambda_onfcam4cnrt_line121_3051_0;
      vector32 lambda_onfcam4cnrt_line121_3141_0 = and16_vv(lambda_onfcam4cnrt_line121_2943_0, lambda_onfcam4cnrt_line121_3140_0);
      vector32 lambda_onfcam4cnrt_line121_3142_0 = mux16_vv(lambda_onfcam4cnrt_line121_3141_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3143_0 = lambda_onfcam4cnrt_line121_3142_0;
      vector32 lambda_onfcam4cnrt_line113_1057_0 = mux16_vv(lambda_onfcam4cnrt_line121_3141_0, lambda_nfcam4defst_line125_4802_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3204_pack_18 = lambda_onfcam4cnrt_line121_3143_0;
      vector32 lambda_onfcam4cnrt_line113_1058_0 = lambda_onfcam4cnrt_line113_1057_0;
      vector32 lambda_onfcam4cnrt_line121_3083_0 = lambda_onfcam4cnrt_line121_3082_0;
      vector32 lambda_onfcam4cnrt_line121_3003_0 = gt16_vv(lambda_nfcam4defst_line125_4824_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line122_996_0 = mult16_vv(lambda_onfcam4cnrt_line122_31_0, lambda_nfcam4defst_line125_7354_0);
      vector32 lambda_onfcam4cnrt_line122_997_0 = lambda_onfcam4cnrt_line122_996_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_32 = lambda_onfcam4cnrt_line122_997_0;
      vector32 lambda_onfcam4cnrt_line121_2942_0 = gt16_vv(lambda_nfcam4defst_line125_6297_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3314_0 = and16_vv(lambda_onfcam4cnrt_line121_2986_0, lambda_onfcam4cnrt_line121_3313_0);
      vector32 lambda_onfcam4cnrt_line121_3315_0 = mux16_vv(lambda_onfcam4cnrt_line121_3314_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3316_0 = lambda_onfcam4cnrt_line121_3315_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_39 = lambda_onfcam4cnrt_line121_3316_0;
      vector32 lambda_onfcam4cnrt_line113_1144_0 = mux16_vv(lambda_onfcam4cnrt_line121_3314_0, lambda_nfcam4defst_line125_4809_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3307_0 = mux16_vv(lambda_onfcam4cnrt_line121_3306_0, ct8_171_0, ct8_163_0);
      vector32 lambda_nfcam4defst_line125_7294_0 = lt16_vv(lambda_nfcam4defst_line125_7293_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7298_0 = mux16_vv(lambda_nfcam4defst_line125_7294_0, lambda_nfcam4defst_line125_7297_0, lambda_nfcam4defst_line125_7293_0);
      vector32 lambda_onfcam4cnrt_line122_981_0 = mult16_vv(lambda_onfcam4cnrt_line122_0, lambda_nfcam4defst_line125_7298_0);
      vector32 lambda_onfcam4cnrt_line121_2951_0 = gt16_vv(lambda_nfcam4defst_line125_4847_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7406_0 = lt16_vv(lambda_nfcam4defst_line125_7405_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7410_0 = mux16_vv(lambda_nfcam4defst_line125_7406_0, lambda_nfcam4defst_line125_7409_0, lambda_nfcam4defst_line125_7405_0);
      vector32 lambda_nfcam4defst_line125_7483_0 = lt16_vv(lambda_nfcam4defst_line125_7482_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7487_0 = mux16_vv(lambda_nfcam4defst_line125_7483_0, lambda_nfcam4defst_line125_7486_0, lambda_nfcam4defst_line125_7482_0);
      vector32 lambda_onfcam4cnrt_line122_1093_0 = mult16_vv(lambda_onfcam4cnrt_line122_4_0, lambda_nfcam4defst_line125_7704_0);
      vector32 lambda_onfcam4cnrt_line122_1094_0 = lambda_onfcam4cnrt_line122_1093_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_26 = lambda_onfcam4cnrt_line122_1094_0;
      vector32 lambda_nfcam4defst_line125_7511_0 = lt16_vv(lambda_nfcam4defst_line125_7510_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2963_0 = gt16_vv(lambda_nfcam4defst_line125_5714_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3278_0 = and16_vv(lambda_onfcam4cnrt_line121_2977_0, lambda_onfcam4cnrt_line121_3277_0);
      vector32 lambda_onfcam4cnrt_line121_3279_0 = mux16_vv(lambda_onfcam4cnrt_line121_3278_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line122_1131_0 = mult16_vv(lambda_onfcam4cnrt_line122_7_0, lambda_nfcam4defst_line125_7844_0);
      vector32 lambda_onfcam4cnrt_line122_1132_0 = lambda_onfcam4cnrt_line122_1131_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_23 = lambda_onfcam4cnrt_line122_1132_0;
      vector32 lambda_onfcam4cnrt_line121_2937_0 = gt16_vv(lambda_nfcam4defst_line125_4808_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2944_0 = gt16_vv(lambda_nfcam4defst_line125_6231_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3145_0 = and16_vv(lambda_onfcam4cnrt_line121_2944_0, lambda_onfcam4cnrt_line121_3144_0);
      vector32 lambda_onfcam4cnrt_line121_2916_0 = gt16_vv(lambda_nfcam4defst_line125_5769_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3033_0 = and16_vv(lambda_onfcam4cnrt_line121_2916_0, lambda_onfcam4cnrt_line121_3032_0);
      vector32 lambda_onfcam4cnrt_line121_3034_0 = mux16_vv(lambda_onfcam4cnrt_line121_3033_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1047_0 = mux16_vv(lambda_onfcam4cnrt_line121_3121_0, lambda_nfcam4defst_line125_6132_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2915_0 = gt16_vv(lambda_nfcam4defst_line125_5736_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3123_0 = lambda_onfcam4cnrt_line121_3122_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_42 = lambda_onfcam4cnrt_line121_3123_0;
      vector32 lambda_nfcam4defst_line125_7893_0 = mux16_vv(lambda_nfcam4defst_line125_7889_0, lambda_nfcam4defst_line125_7892_0, lambda_nfcam4defst_line125_7888_0);
      vector32 lambda_onfcam4cnrt_line122_1145_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_7893_0);
      vector32 lambda_onfcam4cnrt_line122_1146_0 = lambda_onfcam4cnrt_line122_1145_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_41 = lambda_onfcam4cnrt_line122_1146_0;
      vector32 lambda_onfcam4cnrt_line121_3101_0 = and16_vv(lambda_onfcam4cnrt_line121_2933_0, lambda_onfcam4cnrt_line121_3100_0);
      vector32 lambda_onfcam4cnrt_line113_1037_0 = mux16_vv(lambda_onfcam4cnrt_line121_3101_0, lambda_nfcam4defst_line125_4841_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1038_0 = lambda_onfcam4cnrt_line113_1037_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_30 = lambda_onfcam4cnrt_line113_1038_0;
      vector32 lambda_onfcam4cnrt_line121_3102_0 = mux16_vv(lambda_onfcam4cnrt_line121_3101_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3103_0 = lambda_onfcam4cnrt_line121_3102_0;
      vector32 lambda_onfcam4cnrt_line121_2936_0 = gt16_vv(lambda_nfcam4defst_line125_4805_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line122_1097_0 = mult16_vv(lambda_onfcam4cnrt_line122_31_0, lambda_nfcam4defst_line125_7718_0);
      vector32 lambda_onfcam4cnrt_line122_1098_0 = lambda_onfcam4cnrt_line122_1097_0;
      vector32 lambda_onfcam4cnrt_line113_1017_0 = mux16_vv(lambda_onfcam4cnrt_line121_3061_0, lambda_nfcam4defst_line125_5934_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1018_0 = lambda_onfcam4cnrt_line113_1017_0;
      vector32 lambda_onfcam4cnrt_line121_2988_0 = gt16_vv(lambda_nfcam4defst_line125_6176_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3322_0 = and16_vv(lambda_onfcam4cnrt_line121_2988_0, lambda_onfcam4cnrt_line121_3321_0);
      vector32 lambda_onfcam4cnrt_line121_3323_0 = mux16_vv(lambda_onfcam4cnrt_line121_3322_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1148_0 = mux16_vv(lambda_onfcam4cnrt_line121_3322_0, lambda_nfcam4defst_line125_6176_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1149_0 = lambda_onfcam4cnrt_line113_1148_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_35 = lambda_onfcam4cnrt_line113_1149_0;
      vector32 lambda_onfcam4cnrt_line121_3371_0 = mux16_vv(lambda_onfcam4cnrt_line121_3370_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3372_0 = lambda_onfcam4cnrt_line121_3371_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_23 = lambda_onfcam4cnrt_line121_3372_0;
      vector32 lambda_onfcam4cnrt_line121_3041_0 = and16_vv(lambda_onfcam4cnrt_line121_2918_0, lambda_onfcam4cnrt_line121_3040_0);
      vector32 lambda_onfcam4cnrt_line113_1007_0 = mux16_vv(lambda_onfcam4cnrt_line121_3041_0, lambda_nfcam4defst_line125_5802_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1008_0 = lambda_onfcam4cnrt_line113_1007_0;
      vector32 lambda_onfcam4cnrt_line121_3308_0 = lambda_onfcam4cnrt_line121_3307_0;
      vector32 lambda_onfcam4cnrt_line121_2952_0 = gt16_vv(lambda_nfcam4defst_line125_4865_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3177_0 = and16_vv(lambda_onfcam4cnrt_line121_2952_0, lambda_onfcam4cnrt_line121_3176_0);
      vector32 lambda_onfcam4cnrt_line121_3178_0 = mux16_vv(lambda_onfcam4cnrt_line121_3177_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2910_0 = gt16_vv(lambda_nfcam4defst_line125_4799_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7529_0 = mux16_vv(lambda_nfcam4defst_line125_7525_0, lambda_nfcam4defst_line125_7528_0, lambda_nfcam4defst_line125_7524_0);
      vector32 lambda_onfcam4cnrt_line113_1048_0 = lambda_onfcam4cnrt_line113_1047_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_42 = lambda_onfcam4cnrt_line113_1048_0;
      vector32 lambda_nfcam4defst_line125_7284_0 = mux16_vv(lambda_nfcam4defst_line125_7280_0, lambda_nfcam4defst_line125_7283_0, lambda_nfcam4defst_line125_7279_0);
      vector32 lambda_onfcam4cnrt_line122_977_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_7284_0);
      vector32 lambda_onfcam4cnrt_line122_978_0 = lambda_onfcam4cnrt_line122_977_0;
      vector32 lambda_onfcam4cnrt_line113_1160_0 = mux16_vv(lambda_onfcam4cnrt_line121_3346_0, lambda_nfcam4defst_line125_6275_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1161_0 = lambda_onfcam4cnrt_line113_1160_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_44 = lambda_onfcam4cnrt_line113_1161_0;
      vector32 lambda_onfcam4cnrt_line113_1061_0 = mux16_vv(lambda_onfcam4cnrt_line121_3149_0, lambda_nfcam4defst_line125_6264_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2917_0 = gt16_vv(lambda_nfcam4defst_line125_4796_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3037_0 = and16_vv(lambda_onfcam4cnrt_line121_2917_0, lambda_onfcam4cnrt_line121_3036_0);
      vector32 lambda_onfcam4cnrt_line113_1005_0 = mux16_vv(lambda_onfcam4cnrt_line121_3037_0, lambda_nfcam4defst_line125_4796_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1006_0 = lambda_onfcam4cnrt_line113_1005_0;
      vector32 lambda_onfcam4cnrt_line121_3038_0 = mux16_vv(lambda_onfcam4cnrt_line121_3037_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line122_1047_0 = lambda_onfcam4cnrt_line122_1046_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_15 = lambda_onfcam4cnrt_line122_1047_0;
      vector32 lambda_nfcam4defst_line125_7753_0 = mux16_vv(lambda_nfcam4defst_line125_7749_0, lambda_nfcam4defst_line125_7752_0, lambda_nfcam4defst_line125_7748_0);
      vector32 lambda_onfcam4cnrt_line122_1107_0 = lambda_nfcam4defst_line125_7753_0;
      vector32 lambda_onfcam4cnrt_line121_2956_0 = gt16_vv(lambda_nfcam4defst_line125_4817_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3193_0 = and16_vv(lambda_onfcam4cnrt_line121_2956_0, lambda_onfcam4cnrt_line121_3192_0);
      vector32 lambda_onfcam4cnrt_line113_1083_0 = mux16_vv(lambda_onfcam4cnrt_line121_3193_0, lambda_nfcam4defst_line125_4817_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1084_0 = lambda_onfcam4cnrt_line113_1083_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_15 = lambda_onfcam4cnrt_line113_1084_0;
      vector32 lambda_onfcam4cnrt_line121_3374_0 = and16_vv(lambda_onfcam4cnrt_line121_3001_0, lambda_onfcam4cnrt_line121_3373_0);
      vector32 lambda_onfcam4cnrt_line121_3002_0 = gt16_vv(lambda_nfcam4defst_line125_5615_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3378_0 = and16_vv(lambda_onfcam4cnrt_line121_3002_0, lambda_onfcam4cnrt_line121_3377_0);
      vector32 lambda_onfcam4cnrt_line113_1176_0 = mux16_vv(lambda_onfcam4cnrt_line121_3378_0, lambda_nfcam4defst_line125_5615_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3379_0 = mux16_vv(lambda_onfcam4cnrt_line121_3378_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3009_0 = and16_vv(lambda_onfcam4cnrt_line121_2910_0, lambda_onfcam4cnrt_line121_3008_0);
      vector32 lambda_onfcam4cnrt_line121_3010_0 = mux16_vv(lambda_onfcam4cnrt_line121_3009_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3011_0 = lambda_onfcam4cnrt_line121_3010_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_8 = lambda_onfcam4cnrt_line121_3011_0;
      vector32 lambda_nfcam4defst_line125_7364_0 = lt16_vv(lambda_nfcam4defst_line125_7363_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2934_0 = gt16_vv(lambda_nfcam4defst_line125_4814_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3105_0 = and16_vv(lambda_onfcam4cnrt_line121_2934_0, lambda_onfcam4cnrt_line121_3104_0);
      vector32 lambda_onfcam4cnrt_line113_1039_0 = mux16_vv(lambda_onfcam4cnrt_line121_3105_0, lambda_nfcam4defst_line125_4814_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3106_0 = mux16_vv(lambda_onfcam4cnrt_line121_3105_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1040_0 = lambda_onfcam4cnrt_line113_1039_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_36 = lambda_onfcam4cnrt_line113_1040_0;
      vector32 lambda_onfcam4cnrt_line121_2932_0 = gt16_vv(lambda_nfcam4defst_line125_4838_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3194_0 = mux16_vv(lambda_onfcam4cnrt_line121_3193_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3222_0 = and16_vv(lambda_onfcam4cnrt_line121_2963_0, lambda_onfcam4cnrt_line121_3221_0);
      vector32 lambda_onfcam4cnrt_line113_1098_0 = mux16_vv(lambda_onfcam4cnrt_line121_3222_0, lambda_nfcam4defst_line125_5714_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3223_0 = mux16_vv(lambda_onfcam4cnrt_line121_3222_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3224_0 = lambda_onfcam4cnrt_line121_3223_0;
      vector32 lambda_onfcam4cnrt_line121_3286_0 = and16_vv(lambda_onfcam4cnrt_line121_2979_0, lambda_onfcam4cnrt_line121_3285_0);
      vector32 lambda_onfcam4cnrt_line121_3287_0 = mux16_vv(lambda_onfcam4cnrt_line121_3286_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3288_0 = lambda_onfcam4cnrt_line121_3287_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_32 = lambda_onfcam4cnrt_line121_3288_0;
      vector32 lambda_onfcam4cnrt_line113_1145_0 = lambda_onfcam4cnrt_line113_1144_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_39 = lambda_onfcam4cnrt_line113_1145_0;
      vector32 lambda_onfcam4cnrt_line121_2965_0 = gt16_vv(lambda_nfcam4defst_line125_5780_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3230_0 = and16_vv(lambda_onfcam4cnrt_line121_2965_0, lambda_onfcam4cnrt_line121_3229_0);
      vector32 lambda_onfcam4cnrt_line113_1102_0 = mux16_vv(lambda_onfcam4cnrt_line121_3230_0, lambda_nfcam4defst_line125_5780_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2964_0 = gt16_vv(lambda_nfcam4defst_line125_5747_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3226_0 = and16_vv(lambda_onfcam4cnrt_line121_2964_0, lambda_onfcam4cnrt_line121_3225_0);
      vector32 lambda_onfcam4cnrt_line113_1100_0 = mux16_vv(lambda_onfcam4cnrt_line121_3226_0, lambda_nfcam4defst_line125_5747_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3210_0 = and16_vv(lambda_onfcam4cnrt_line121_2960_0, lambda_onfcam4cnrt_line121_3209_0);
      vector32 lambda_onfcam4cnrt_line121_3211_0 = mux16_vv(lambda_onfcam4cnrt_line121_3210_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3212_0 = lambda_onfcam4cnrt_line121_3211_0;
      vector32 lambda_onfcam4cnrt_line113_1092_0 = mux16_vv(lambda_onfcam4cnrt_line121_3210_0, lambda_nfcam4defst_line125_5648_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1093_0 = lambda_onfcam4cnrt_line113_1092_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_46 = lambda_onfcam4cnrt_line113_1093_0;
      vector32 lambda_nfcam4defst_line125_7602_0 = lt16_vv(lambda_nfcam4defst_line125_7601_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7606_0 = mux16_vv(lambda_nfcam4defst_line125_7602_0, lambda_nfcam4defst_line125_7605_0, lambda_nfcam4defst_line125_7601_0);
      vector32 lambda_onfcam4cnrt_line122_1066_0 = mult16_vv(lambda_onfcam4cnrt_line122_85_0, lambda_nfcam4defst_line125_7606_0);
      vector32 lambda_onfcam4cnrt_line122_1067_0 = lambda_onfcam4cnrt_line122_1066_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_24 = lambda_onfcam4cnrt_line122_1067_0;
      vector32 lambda_onfcam4cnrt_line121_2970_0 = gt16_vv(lambda_nfcam4defst_line125_4851_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7501_0 = mux16_vv(lambda_nfcam4defst_line125_7497_0, lambda_nfcam4defst_line125_7500_0, lambda_nfcam4defst_line125_7496_0);
      vector32 lambda_onfcam4cnrt_line122_1036_0 = mult16_vv(lambda_onfcam4cnrt_line122_7_0, lambda_nfcam4defst_line125_7501_0);
      vector32 lambda_onfcam4cnrt_line122_1147_pack_30 = lambda_onfcam4cnrt_line122_1098_0;
      vector32 lambda_onfcam4cnrt_line113_1059_0 = mux16_vv(lambda_onfcam4cnrt_line121_3145_0, lambda_nfcam4defst_line125_6231_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1060_0 = lambda_onfcam4cnrt_line113_1059_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_0 = lambda_onfcam4cnrt_line113_1060_0;
      vector32 lambda_onfcam4cnrt_line121_2966_0 = gt16_vv(lambda_nfcam4defst_line125_4797_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3234_0 = and16_vv(lambda_onfcam4cnrt_line121_2966_0, lambda_onfcam4cnrt_line121_3233_0);
      vector32 lambda_onfcam4cnrt_line113_1104_0 = mux16_vv(lambda_onfcam4cnrt_line121_3234_0, lambda_nfcam4defst_line125_4797_0, ct8_163_0);
      vector32 lambda_nfcam4defst_line125_7564_0 = mux16_vv(lambda_nfcam4defst_line125_7560_0, lambda_nfcam4defst_line125_7563_0, lambda_nfcam4defst_line125_7559_0);
      vector32 lambda_onfcam4cnrt_line122_1055_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_7564_0);
      vector32 lambda_onfcam4cnrt_line122_1056_0 = lambda_onfcam4cnrt_line122_1055_0;
      vector32 lambda_onfcam4cnrt_line121_3201_0 = and16_vv(lambda_onfcam4cnrt_line121_2958_0, lambda_onfcam4cnrt_line121_3200_0);
      vector32 lambda_onfcam4cnrt_line121_3202_0 = mux16_vv(lambda_onfcam4cnrt_line121_3201_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3203_0 = lambda_onfcam4cnrt_line121_3202_0;
      vector32 lambda_nfcam4defst_line125_7812_0 = lt16_vv(lambda_nfcam4defst_line125_7811_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line113_1062_0 = lambda_onfcam4cnrt_line113_1061_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_44 = lambda_onfcam4cnrt_line113_1062_0;
      vector32 lambda_onfcam4cnrt_line121_3042_0 = mux16_vv(lambda_onfcam4cnrt_line121_3041_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3043_0 = lambda_onfcam4cnrt_line121_3042_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_13 = lambda_onfcam4cnrt_line121_3043_0;
      vector32 lambda_onfcam4cnrt_line122_1037_0 = lambda_onfcam4cnrt_line122_1036_0;
      vector32 lambda_nfcam4defst_line125_7438_0 = mux16_vv(lambda_nfcam4defst_line125_7434_0, lambda_nfcam4defst_line125_7437_0, lambda_nfcam4defst_line125_7433_0);
      vector32 lambda_onfcam4cnrt_line122_1019_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_7438_0);
      vector32 lambda_onfcam4cnrt_line122_1020_0 = lambda_onfcam4cnrt_line122_1019_0;
      vector32 lambda_onfcam4cnrt_line121_3113_0 = and16_vv(lambda_onfcam4cnrt_line121_2936_0, lambda_onfcam4cnrt_line121_3112_0);
      vector32 lambda_onfcam4cnrt_line121_2978_0 = gt16_vv(lambda_nfcam4defst_line125_5978_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3282_0 = and16_vv(lambda_onfcam4cnrt_line121_2978_0, lambda_onfcam4cnrt_line121_3281_0);
      vector32 lambda_onfcam4cnrt_line121_3283_0 = mux16_vv(lambda_onfcam4cnrt_line121_3282_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3284_0 = lambda_onfcam4cnrt_line121_3283_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_1 = lambda_onfcam4cnrt_line121_3284_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_27 = lambda_onfcam4cnrt_line121_3083_0;
      vector32 lambda_onfcam4cnrt_line121_2995_0 = gt16_vv(lambda_nfcam4defst_line125_4821_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3062_0 = mux16_vv(lambda_onfcam4cnrt_line121_3061_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1089_pack_4 = lambda_onfcam4cnrt_line113_1018_0;
      vector32 lambda_onfcam4cnrt_line113_991_0 = mux16_vv(lambda_onfcam4cnrt_line121_3009_0, lambda_nfcam4defst_line125_4799_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_992_0 = lambda_onfcam4cnrt_line113_991_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_8 = lambda_onfcam4cnrt_line113_992_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_5 = lambda_onfcam4cnrt_line122_967_0;
      vector32 lambda_onfcam4cnrt_line122_1012_0 = lambda_nfcam4defst_line125_7410_0;
      vector32 lambda_onfcam4cnrt_line122_1144_0 = lambda_onfcam4cnrt_line122_1143_0;
      vector32 lambda_onfcam4cnrt_line121_3017_0 = and16_vv(lambda_onfcam4cnrt_line121_2912_0, lambda_onfcam4cnrt_line121_3016_0);
      vector32 lambda_onfcam4cnrt_line113_995_0 = mux16_vv(lambda_onfcam4cnrt_line121_3017_0, lambda_nfcam4defst_line125_4856_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_996_0 = lambda_onfcam4cnrt_line113_995_0;
      vector32 lambda_onfcam4cnrt_line121_3063_0 = lambda_onfcam4cnrt_line121_3062_0;
      vector32 lambda_onfcam4cnrt_line121_2996_0 = gt16_vv(lambda_nfcam4defst_line125_4860_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3354_0 = and16_vv(lambda_onfcam4cnrt_line121_2996_0, lambda_onfcam4cnrt_line121_3353_0);
      vector32 lambda_onfcam4cnrt_line121_3355_0 = mux16_vv(lambda_onfcam4cnrt_line121_3354_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3356_0 = lambda_onfcam4cnrt_line121_3355_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_29 = lambda_onfcam4cnrt_line121_3356_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_42 = lambda_onfcam4cnrt_line122_1012_0;
      vector32 lambda_onfcam4cnrt_line121_2985_0 = gt16_vv(lambda_nfcam4defst_line125_4806_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2971_0 = gt16_vv(lambda_nfcam4defst_line125_5912_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3006_0 = gt16_vv(lambda_nfcam4defst_line125_4827_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3394_0 = and16_vv(lambda_onfcam4cnrt_line121_3006_0, lambda_onfcam4cnrt_line121_3393_0);
      vector32 lambda_onfcam4cnrt_line121_3395_0 = mux16_vv(lambda_onfcam4cnrt_line121_3394_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1184_0 = mux16_vv(lambda_onfcam4cnrt_line121_3394_0, lambda_nfcam4defst_line125_4827_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1185_0 = lambda_onfcam4cnrt_line113_1184_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_40 = lambda_onfcam4cnrt_line113_1185_0;
      vector32 lambda_onfcam4cnrt_line121_3396_0 = lambda_onfcam4cnrt_line121_3395_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_40 = lambda_onfcam4cnrt_line121_3396_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_4 = lambda_onfcam4cnrt_line121_3063_0;
      vector32 lambda_onfcam4cnrt_line121_3137_0 = and16_vv(lambda_onfcam4cnrt_line121_2942_0, lambda_onfcam4cnrt_line121_3136_0);
      vector32 lambda_onfcam4cnrt_line113_1055_0 = mux16_vv(lambda_onfcam4cnrt_line121_3137_0, lambda_nfcam4defst_line125_6297_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3138_0 = mux16_vv(lambda_onfcam4cnrt_line121_3137_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3139_0 = lambda_onfcam4cnrt_line121_3138_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_47 = lambda_onfcam4cnrt_line121_3139_0;
      vector32 lambda_onfcam4cnrt_line121_3159_0 = lambda_onfcam4cnrt_line121_3158_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_29 = lambda_onfcam4cnrt_line121_3159_0;
      vector32 lambda_nfcam4defst_line125_7728_0 = lt16_vv(lambda_nfcam4defst_line125_7727_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3250_0 = and16_vv(lambda_onfcam4cnrt_line121_2970_0, lambda_onfcam4cnrt_line121_3249_0);
      vector32 lambda_onfcam4cnrt_line121_3251_0 = mux16_vv(lambda_onfcam4cnrt_line121_3250_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3252_0 = lambda_onfcam4cnrt_line121_3251_0;
      vector32 lambda_onfcam4cnrt_line113_1103_0 = lambda_onfcam4cnrt_line113_1102_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_48 = lambda_onfcam4cnrt_line113_1103_0;
      vector32 lambda_onfcam4cnrt_line121_3107_0 = lambda_onfcam4cnrt_line121_3106_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_36 = lambda_onfcam4cnrt_line121_3107_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_46 = lambda_onfcam4cnrt_line121_3212_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_18 = lambda_onfcam4cnrt_line113_1058_0;
      vector32 lambda_onfcam4cnrt_line121_3029_0 = and16_vv(lambda_onfcam4cnrt_line121_2915_0, lambda_onfcam4cnrt_line121_3028_0);
      vector32 lambda_onfcam4cnrt_line113_1001_0 = mux16_vv(lambda_onfcam4cnrt_line121_3029_0, lambda_nfcam4defst_line125_5736_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1002_0 = lambda_onfcam4cnrt_line113_1001_0;
      vector32 lambda_onfcam4cnrt_line121_3030_0 = mux16_vv(lambda_onfcam4cnrt_line121_3029_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3031_0 = lambda_onfcam4cnrt_line121_3030_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_34 = lambda_onfcam4cnrt_line121_3031_0;
      vector32 lambda_nfcam4defst_line125_7329_0 = lt16_vv(lambda_nfcam4defst_line125_7328_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line113_1105_0 = lambda_onfcam4cnrt_line113_1104_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_24 = lambda_onfcam4cnrt_line113_1105_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_24 = lambda_onfcam4cnrt_line113_1006_0;
      vector32 lambda_onfcam4cnrt_line113_1101_0 = lambda_onfcam4cnrt_line113_1100_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_34 = lambda_onfcam4cnrt_line113_1101_0;
      vector32 lambda_onfcam4cnrt_line121_3235_0 = mux16_vv(lambda_onfcam4cnrt_line121_3234_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3236_0 = lambda_onfcam4cnrt_line121_3235_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_24 = lambda_onfcam4cnrt_line121_3236_0;
      vector32 lambda_onfcam4cnrt_line121_3195_0 = lambda_onfcam4cnrt_line121_3194_0;
      vector32 lambda_nfcam4defst_line125_7781_0 = mux16_vv(lambda_nfcam4defst_line125_7777_0, lambda_nfcam4defst_line125_7780_0, lambda_nfcam4defst_line125_7776_0);
      vector32 lambda_onfcam4cnrt_line122_1114_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_7781_0);
      vector32 lambda_onfcam4cnrt_line122_1115_0 = lambda_onfcam4cnrt_line122_1114_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_47 = lambda_onfcam4cnrt_line122_1115_0;
      vector32 lambda_onfcam4cnrt_line121_3007_0 = gt16_vv(lambda_nfcam4defst_line125_6110_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3398_0 = and16_vv(lambda_onfcam4cnrt_line121_3007_0, lambda_onfcam4cnrt_line121_3397_0);
      vector32 lambda_onfcam4cnrt_line113_1186_0 = mux16_vv(lambda_onfcam4cnrt_line121_3398_0, lambda_nfcam4defst_line125_6110_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1187_0 = lambda_onfcam4cnrt_line113_1186_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_41 = lambda_onfcam4cnrt_line113_1187_0;
      vector32 lambda_onfcam4cnrt_line121_2989_0 = gt16_vv(lambda_nfcam4defst_line125_6209_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3326_0 = and16_vv(lambda_onfcam4cnrt_line121_2989_0, lambda_onfcam4cnrt_line121_3325_0);
      vector32 lambda_onfcam4cnrt_line113_1150_0 = mux16_vv(lambda_onfcam4cnrt_line121_3326_0, lambda_nfcam4defst_line125_6209_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1151_0 = lambda_onfcam4cnrt_line113_1150_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_43 = lambda_onfcam4cnrt_line113_1151_0;
      vector32 lambda_onfcam4cnrt_line121_3327_0 = mux16_vv(lambda_onfcam4cnrt_line121_3326_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3204_pack_41 = lambda_onfcam4cnrt_line121_3203_0;
      vector32 lambda_onfcam4cnrt_line121_2974_0 = gt16_vv(lambda_nfcam4defst_line125_4830_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line113_1025_0 = mux16_vv(lambda_onfcam4cnrt_line121_3077_0, lambda_nfcam4defst_line125_4844_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1026_0 = lambda_onfcam4cnrt_line113_1025_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_10 = lambda_onfcam4cnrt_line113_1026_0;
      vector32 lambda_onfcam4cnrt_line121_2939_0 = gt16_vv(lambda_nfcam4defst_line125_6165_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3125_0 = and16_vv(lambda_onfcam4cnrt_line121_2939_0, lambda_onfcam4cnrt_line121_3124_0);
      vector32 lambda_onfcam4cnrt_line121_3126_0 = mux16_vv(lambda_onfcam4cnrt_line121_3125_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1049_0 = mux16_vv(lambda_onfcam4cnrt_line121_3125_0, lambda_nfcam4defst_line125_6165_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1050_0 = lambda_onfcam4cnrt_line113_1049_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_35 = lambda_onfcam4cnrt_line113_1050_0;
      vector32 lambda_onfcam4cnrt_line121_3127_0 = lambda_onfcam4cnrt_line121_3126_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_35 = lambda_onfcam4cnrt_line121_3127_0;
      vector32 lambda_onfcam4cnrt_line121_3146_0 = mux16_vv(lambda_onfcam4cnrt_line121_3145_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3147_0 = lambda_onfcam4cnrt_line121_3146_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_0 = lambda_onfcam4cnrt_line121_3147_0;
      vector32 lambda_onfcam4cnrt_line122_1032_0 = mult16_vv(calcXtk_194_0, lambda_nfcam4defst_line125_7487_0);
      vector32 lambda_onfcam4cnrt_line122_1033_0 = lambda_onfcam4cnrt_line122_1032_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_12 = lambda_onfcam4cnrt_line122_1033_0;
      vector32 lambda_onfcam4cnrt_line113_1130_0 = mux16_vv(lambda_onfcam4cnrt_line121_3286_0, lambda_nfcam4defst_line125_4833_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1131_0 = lambda_onfcam4cnrt_line113_1130_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_32 = lambda_onfcam4cnrt_line113_1131_0;
      vector32 lambda_onfcam4cnrt_line113_1065_0 = mux16_vv(lambda_onfcam4cnrt_line121_3157_0, lambda_nfcam4defst_line125_4859_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3270_0 = and16_vv(lambda_onfcam4cnrt_line121_2975_0, lambda_onfcam4cnrt_line121_3269_0);
      vector32 lambda_onfcam4cnrt_line113_1122_0 = mux16_vv(lambda_onfcam4cnrt_line121_3270_0, lambda_nfcam4defst_line125_6374_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1123_0 = lambda_onfcam4cnrt_line113_1122_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_6 = lambda_onfcam4cnrt_line113_1123_0;
      vector32 lambda_onfcam4cnrt_line122_1119_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_7802_0);
      vector32 lambda_onfcam4cnrt_line122_1120_0 = lambda_onfcam4cnrt_line122_1119_0;
      vector32 lambda_onfcam4cnrt_line121_2983_0 = gt16_vv(lambda_nfcam4defst_line125_4815_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line122_1052_pack_2 = lambda_onfcam4cnrt_line122_978_0;
      vector32 lambda_nfcam4defst_line125_7368_0 = mux16_vv(lambda_nfcam4defst_line125_7364_0, lambda_nfcam4defst_line125_7367_0, lambda_nfcam4defst_line125_7363_0);
      vector32 lambda_onfcam4cnrt_line121_2969_0 = gt16_vv(lambda_nfcam4defst_line125_5879_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2929_0 = gt16_vv(lambda_nfcam4defst_line125_5967_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3085_0 = and16_vv(lambda_onfcam4cnrt_line121_2929_0, lambda_onfcam4cnrt_line121_3084_0);
      vector32 lambda_onfcam4cnrt_line113_1029_0 = mux16_vv(lambda_onfcam4cnrt_line121_3085_0, lambda_nfcam4defst_line125_5967_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1030_0 = lambda_onfcam4cnrt_line113_1029_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_1 = lambda_onfcam4cnrt_line113_1030_0;
      vector32 lambda_onfcam4cnrt_line121_2992_0 = gt16_vv(lambda_nfcam4defst_line125_4803_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3338_0 = and16_vv(lambda_onfcam4cnrt_line121_2992_0, lambda_onfcam4cnrt_line121_3337_0);
      vector32 lambda_onfcam4cnrt_line113_1156_0 = mux16_vv(lambda_onfcam4cnrt_line121_3338_0, lambda_nfcam4defst_line125_4803_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1157_0 = lambda_onfcam4cnrt_line113_1156_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_18 = lambda_onfcam4cnrt_line113_1157_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_44 = lambda_onfcam4cnrt_line122_1120_0;
      vector32 lambda_onfcam4cnrt_line113_1174_0 = mux16_vv(lambda_onfcam4cnrt_line121_3374_0, lambda_nfcam4defst_line125_4866_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1175_0 = lambda_onfcam4cnrt_line113_1174_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_17 = lambda_onfcam4cnrt_line113_1175_0;
      vector32 lambda_onfcam4cnrt_line121_2946_0 = gt16_vv(lambda_nfcam4defst_line125_4820_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3153_0 = and16_vv(lambda_onfcam4cnrt_line121_2946_0, lambda_onfcam4cnrt_line121_3152_0);
      vector32 lambda_onfcam4cnrt_line113_1063_0 = mux16_vv(lambda_onfcam4cnrt_line121_3153_0, lambda_nfcam4defst_line125_4820_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3204_pack_15 = lambda_onfcam4cnrt_line121_3195_0;
      vector32 lambda_onfcam4cnrt_line121_2930_0 = gt16_vv(lambda_nfcam4defst_line125_4832_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2961_0 = gt16_vv(lambda_nfcam4defst_line125_4857_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3214_0 = and16_vv(lambda_onfcam4cnrt_line121_2961_0, lambda_onfcam4cnrt_line121_3213_0);
      vector32 lambda_onfcam4cnrt_line113_1094_0 = mux16_vv(lambda_onfcam4cnrt_line121_3214_0, lambda_nfcam4defst_line125_4857_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3215_0 = mux16_vv(lambda_onfcam4cnrt_line121_3214_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3216_0 = lambda_onfcam4cnrt_line121_3215_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_31 = lambda_onfcam4cnrt_line121_3216_0;
      vector32 lambda_onfcam4cnrt_line113_1095_0 = lambda_onfcam4cnrt_line113_1094_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_31 = lambda_onfcam4cnrt_line113_1095_0;
      vector32 lambda_onfcam4cnrt_line122_982_0 = lambda_onfcam4cnrt_line122_981_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_3 = lambda_onfcam4cnrt_line122_982_0;
      vector32 lambda_onfcam4cnrt_line113_1128_0 = mux16_vv(lambda_onfcam4cnrt_line121_3282_0, lambda_nfcam4defst_line125_5978_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1129_0 = lambda_onfcam4cnrt_line113_1128_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_1 = lambda_onfcam4cnrt_line113_1129_0;
      vector32 lambda_onfcam4cnrt_line113_1126_0 = mux16_vv(lambda_onfcam4cnrt_line121_3278_0, lambda_nfcam4defst_line125_6044_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1127_0 = lambda_onfcam4cnrt_line113_1126_0;
      vector32 lambda_onfcam4cnrt_line121_3151_0 = lambda_onfcam4cnrt_line121_3150_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_44 = lambda_onfcam4cnrt_line121_3151_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_46 = lambda_onfcam4cnrt_line122_1056_0;
      vector32 lambda_onfcam4cnrt_line121_3358_0 = and16_vv(lambda_onfcam4cnrt_line121_2997_0, lambda_onfcam4cnrt_line121_3357_0);
      vector32 lambda_onfcam4cnrt_line121_3359_0 = mux16_vv(lambda_onfcam4cnrt_line121_3358_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3360_0 = lambda_onfcam4cnrt_line121_3359_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_45 = lambda_onfcam4cnrt_line121_3360_0;
      vector32 lambda_onfcam4cnrt_line113_1166_0 = mux16_vv(lambda_onfcam4cnrt_line121_3358_0, lambda_nfcam4defst_line125_6011_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1075_0 = mux16_vv(lambda_onfcam4cnrt_line121_3177_0, lambda_nfcam4defst_line125_4865_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1076_0 = lambda_onfcam4cnrt_line113_1075_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_17 = lambda_onfcam4cnrt_line113_1076_0;
      vector32 lambda_onfcam4cnrt_line121_2967_0 = gt16_vv(lambda_nfcam4defst_line125_5813_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3238_0 = and16_vv(lambda_onfcam4cnrt_line121_2967_0, lambda_onfcam4cnrt_line121_3237_0);
      vector32 lambda_onfcam4cnrt_line121_3239_0 = mux16_vv(lambda_onfcam4cnrt_line121_3238_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3240_0 = lambda_onfcam4cnrt_line121_3239_0;
      vector32 lambda_onfcam4cnrt_line122_1023_0 = lambda_nfcam4defst_line125_7452_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_0 = lambda_onfcam4cnrt_line122_1023_0;
      vector32 lambda_onfcam4cnrt_line121_2948_0 = gt16_vv(lambda_nfcam4defst_line125_6000_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3161_0 = and16_vv(lambda_onfcam4cnrt_line121_2948_0, lambda_onfcam4cnrt_line121_3160_0);
      vector32 lambda_onfcam4cnrt_line121_3162_0 = mux16_vv(lambda_onfcam4cnrt_line121_3161_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3163_0 = lambda_onfcam4cnrt_line121_3162_0;
      vector32 lambda_onfcam4cnrt_line113_1067_0 = mux16_vv(lambda_onfcam4cnrt_line121_3161_0, lambda_nfcam4defst_line125_6000_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1068_0 = lambda_onfcam4cnrt_line113_1067_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_45 = lambda_onfcam4cnrt_line113_1068_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_45 = lambda_onfcam4cnrt_line121_3163_0;
      vector32 lambda_onfcam4cnrt_line121_2968_0 = gt16_vv(lambda_nfcam4defst_line125_5846_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3366_0 = and16_vv(lambda_onfcam4cnrt_line121_2999_0, lambda_onfcam4cnrt_line121_3365_0);
      vector32 lambda_onfcam4cnrt_line121_3367_0 = mux16_vv(lambda_onfcam4cnrt_line121_3366_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3368_0 = lambda_onfcam4cnrt_line121_3367_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_28 = lambda_onfcam4cnrt_line121_3368_0;
      vector32 lambda_onfcam4cnrt_line113_1170_0 = mux16_vv(lambda_onfcam4cnrt_line121_3366_0, lambda_nfcam4defst_line125_6341_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1171_0 = lambda_onfcam4cnrt_line113_1170_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_28 = lambda_onfcam4cnrt_line113_1171_0;
      vector32 lambda_nfcam4defst_line125_7462_0 = lt16_vv(lambda_nfcam4defst_line125_7461_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7466_0 = mux16_vv(lambda_nfcam4defst_line125_7462_0, lambda_nfcam4defst_line125_7465_0, lambda_nfcam4defst_line125_7461_0);
      vector32 lambda_onfcam4cnrt_line122_1026_0 = mult16_vv(lambda_onfcam4cnrt_line122_31_0, lambda_nfcam4defst_line125_7466_0);
      vector32 lambda_onfcam4cnrt_line122_1027_0 = lambda_onfcam4cnrt_line122_1026_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_40 = lambda_onfcam4cnrt_line122_1144_0;
      vector32 lambda_nfcam4defst_line125_7392_0 = lt16_vv(lambda_nfcam4defst_line125_7391_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7396_0 = mux16_vv(lambda_nfcam4defst_line125_7392_0, lambda_nfcam4defst_line125_7395_0, lambda_nfcam4defst_line125_7391_0);
      vector32 lambda_onfcam4cnrt_line122_1008_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_7396_0);
      vector32 lambda_onfcam4cnrt_line122_1009_0 = lambda_onfcam4cnrt_line122_1008_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_9 = lambda_onfcam4cnrt_line122_1009_0;
      vector32 lambda_onfcam4cnrt_line121_3291_0 = mux16_vv(lambda_onfcam4cnrt_line121_3290_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3292_0 = lambda_onfcam4cnrt_line121_3291_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_26 = lambda_onfcam4cnrt_line121_3292_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_13 = lambda_onfcam4cnrt_line113_1008_0;
      vector32 lambda_onfcam4cnrt_line122_972_0 = lambda_onfcam4cnrt_line122_971_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_24 = lambda_onfcam4cnrt_line122_972_0;
      vector32 lambda_onfcam4cnrt_line121_3271_0 = mux16_vv(lambda_onfcam4cnrt_line121_3270_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3272_0 = lambda_onfcam4cnrt_line121_3271_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_6 = lambda_onfcam4cnrt_line121_3272_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_5 = lambda_onfcam4cnrt_line121_3224_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_13 = lambda_onfcam4cnrt_line121_3240_0;
      vector32 lambda_onfcam4cnrt_line121_3318_0 = and16_vv(lambda_onfcam4cnrt_line121_2987_0, lambda_onfcam4cnrt_line121_3317_0);
      vector32 lambda_onfcam4cnrt_line113_1146_0 = mux16_vv(lambda_onfcam4cnrt_line121_3318_0, lambda_nfcam4defst_line125_6143_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3319_0 = mux16_vv(lambda_onfcam4cnrt_line121_3318_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1147_0 = lambda_onfcam4cnrt_line113_1146_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_42 = lambda_onfcam4cnrt_line113_1147_0;
      vector32 lambda_onfcam4cnrt_line121_3320_0 = lambda_onfcam4cnrt_line121_3319_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_42 = lambda_onfcam4cnrt_line121_3320_0;
      vector32 lambda_onfcam4cnrt_line121_3302_0 = and16_vv(lambda_onfcam4cnrt_line121_2983_0, lambda_onfcam4cnrt_line121_3301_0);
      vector32 lambda_onfcam4cnrt_line113_1138_0 = mux16_vv(lambda_onfcam4cnrt_line121_3302_0, lambda_nfcam4defst_line125_4815_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3375_0 = mux16_vv(lambda_onfcam4cnrt_line121_3374_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3376_0 = lambda_onfcam4cnrt_line121_3375_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_11 = lambda_onfcam4cnrt_line121_3252_0;
      vector32 lambda_onfcam4cnrt_line121_3266_0 = and16_vv(lambda_onfcam4cnrt_line121_2974_0, lambda_onfcam4cnrt_line121_3265_0);
      vector32 lambda_onfcam4cnrt_line113_1120_0 = mux16_vv(lambda_onfcam4cnrt_line121_3266_0, lambda_nfcam4defst_line125_4830_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1121_0 = lambda_onfcam4cnrt_line113_1120_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_19 = lambda_onfcam4cnrt_line113_1121_0;
      vector32 lambda_onfcam4cnrt_line121_3267_0 = mux16_vv(lambda_onfcam4cnrt_line121_3266_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3268_0 = lambda_onfcam4cnrt_line121_3267_0;
      vector32 lambda_onfcam4cnrt_line121_3018_0 = mux16_vv(lambda_onfcam4cnrt_line121_3017_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3019_0 = lambda_onfcam4cnrt_line121_3018_0;
      vector32 lambda_onfcam4cnrt_line121_3071_0 = lambda_onfcam4cnrt_line121_3070_0;
      vector32 lambda_nfcam4defst_line125_7616_0 = lt16_vv(lambda_nfcam4defst_line125_7615_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7620_0 = mux16_vv(lambda_nfcam4defst_line125_7616_0, lambda_nfcam4defst_line125_7619_0, lambda_nfcam4defst_line125_7615_0);
      vector32 lambda_onfcam4cnrt_line122_1070_0 = mult16_vv(lambda_onfcam4cnrt_line122_0, lambda_nfcam4defst_line125_7620_0);
      vector32 lambda_onfcam4cnrt_line122_1071_0 = lambda_onfcam4cnrt_line122_1070_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_21 = lambda_onfcam4cnrt_line122_1071_0;
      vector32 lambda_onfcam4cnrt_line113_1139_0 = lambda_onfcam4cnrt_line113_1138_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_36 = lambda_onfcam4cnrt_line113_1139_0;
      vector32 lambda_onfcam4cnrt_line121_3231_0 = mux16_vv(lambda_onfcam4cnrt_line121_3230_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1177_0 = lambda_onfcam4cnrt_line113_1176_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_38 = lambda_onfcam4cnrt_line113_1177_0;
      vector32 lambda_onfcam4cnrt_line113_1003_0 = mux16_vv(lambda_onfcam4cnrt_line121_3033_0, lambda_nfcam4defst_line125_5769_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1004_0 = lambda_onfcam4cnrt_line113_1003_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_48 = lambda_onfcam4cnrt_line113_1004_0;
      vector32 lambda_onfcam4cnrt_line121_2953_0 = gt16_vv(lambda_nfcam4defst_line125_5604_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3181_0 = and16_vv(lambda_onfcam4cnrt_line121_2953_0, lambda_onfcam4cnrt_line121_3180_0);
      vector32 lambda_onfcam4cnrt_line113_1077_0 = mux16_vv(lambda_onfcam4cnrt_line121_3181_0, lambda_nfcam4defst_line125_5604_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1078_0 = lambda_onfcam4cnrt_line113_1077_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_38 = lambda_onfcam4cnrt_line113_1078_0;
      vector32 lambda_onfcam4cnrt_line121_3182_0 = mux16_vv(lambda_onfcam4cnrt_line121_3181_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3183_0 = lambda_onfcam4cnrt_line121_3182_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_38 = lambda_onfcam4cnrt_line121_3183_0;
      vector32 lambda_nfcam4defst_line125_7693_0 = lt16_vv(lambda_nfcam4defst_line125_7692_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7697_0 = mux16_vv(lambda_nfcam4defst_line125_7693_0, lambda_nfcam4defst_line125_7696_0, lambda_nfcam4defst_line125_7692_0);
      vector32 lambda_onfcam4cnrt_line122_1091_0 = mult16_vv(lambda_onfcam4cnrt_line122_31_0, lambda_nfcam4defst_line125_7697_0);
      vector32 lambda_onfcam4cnrt_line122_1092_0 = lambda_onfcam4cnrt_line122_1091_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_17 = lambda_onfcam4cnrt_line121_3376_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_19 = lambda_onfcam4cnrt_line121_3071_0;
      vector32 lambda_onfcam4cnrt_line121_3025_0 = and16_vv(lambda_onfcam4cnrt_line121_2914_0, lambda_onfcam4cnrt_line121_3024_0);
      vector32 lambda_onfcam4cnrt_line121_3026_0 = mux16_vv(lambda_onfcam4cnrt_line121_3025_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_999_0 = mux16_vv(lambda_onfcam4cnrt_line121_3025_0, lambda_nfcam4defst_line125_5703_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1000_0 = lambda_onfcam4cnrt_line113_999_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_5 = lambda_onfcam4cnrt_line113_1000_0;
      vector32 lambda_onfcam4cnrt_line121_3324_0 = lambda_onfcam4cnrt_line121_3323_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_35 = lambda_onfcam4cnrt_line121_3324_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_30 = lambda_onfcam4cnrt_line121_3103_0;
      vector32 lambda_onfcam4cnrt_line121_2913_0 = gt16_vv(lambda_nfcam4defst_line125_5670_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7412_0 = mux16_vv(lambda_nfcam4defst_line125_7411_0, lambda_nfcam4defst_line125_7003_0, lambda_nfcam4defst_line125_6165_0);
      vector32 lambda_nfcam4defst_line125_7413_0 = lt16_vv(lambda_nfcam4defst_line125_7412_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7414_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7412_0);
      vector32 lambda_nfcam4defst_line125_7415_0 = lt16_vv(lambda_nfcam4defst_line125_7412_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7416_0 = mux16_vv(lambda_nfcam4defst_line125_7415_0, ct8_163_0, lambda_nfcam4defst_line125_7414_0);
      vector32 lambda_onfcam4cnrt_line121_2796_0 = lt16_vv(lambda_nfcam4defst_line125_4810_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2797_0 = and16_vv(lambda_onfcam4cnrt_line121_2684_0, lambda_onfcam4cnrt_line121_2796_0);
      vector32 lambda_onfcam4cnrt_line113_934_0 = mux16_vv(lambda_onfcam4cnrt_line121_2797_0, lambda_nfcam4defst_line125_4810_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_935_0 = lambda_onfcam4cnrt_line113_934_0;
      vector32 lambda_onfcam4cnrt_line121_2798_0 = mux16_vv(lambda_onfcam4cnrt_line121_2797_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2799_0 = lambda_onfcam4cnrt_line121_2798_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_26 = lambda_onfcam4cnrt_line113_935_0;
      vector32 lambda_onfcam4cnrt_line121_2895_0 = lambda_onfcam4cnrt_line121_2894_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_33 = lambda_onfcam4cnrt_line121_2895_0;
      vector32 lambda_nfcam4defst_line125_7250_0 = gt16_vv(lambda_nfcam4defst_line125_5769_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7169_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4821_0);
      vector32 lambda_onfcam4cnrt_line121_2908_pack_28 = lambda_onfcam4cnrt_line121_2875_0;
      vector32 lambda_onfcam4cnrt_line121_2959_0 = gt16_vv(lambda_nfcam4defst_line125_4800_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3206_0 = and16_vv(lambda_onfcam4cnrt_line121_2959_0, lambda_onfcam4cnrt_line121_3205_0);
      vector32 lambda_onfcam4cnrt_line121_3207_0 = mux16_vv(lambda_onfcam4cnrt_line121_3206_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1090_0 = mux16_vv(lambda_onfcam4cnrt_line121_3206_0, lambda_nfcam4defst_line125_4800_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1091_0 = lambda_onfcam4cnrt_line113_1090_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_8 = lambda_onfcam4cnrt_line113_1091_0;
      vector32 lambda_onfcam4cnrt_line121_3208_0 = lambda_onfcam4cnrt_line121_3207_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_8 = lambda_onfcam4cnrt_line121_3208_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_26 = lambda_onfcam4cnrt_line121_2799_0;
      vector32 lambda_onfcam4cnrt_line121_3381_0 = lt16_vv(lambda_nfcam4defst_line125_4824_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3382_0 = and16_vv(lambda_onfcam4cnrt_line121_3003_0, lambda_onfcam4cnrt_line121_3381_0);
      vector32 lambda_onfcam4cnrt_line121_3383_0 = mux16_vv(lambda_onfcam4cnrt_line121_3382_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1178_0 = mux16_vv(lambda_onfcam4cnrt_line121_3382_0, lambda_nfcam4defst_line125_4824_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1179_0 = lambda_onfcam4cnrt_line113_1178_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_22 = lambda_onfcam4cnrt_line113_1179_0;
      vector32 lambda_onfcam4cnrt_line121_3384_0 = lambda_onfcam4cnrt_line121_3383_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_22 = lambda_onfcam4cnrt_line121_3384_0;
      vector32 lambda_nfcam4defst_line125_7231_0 = lt16_vv(lambda_nfcam4defst_line125_7230_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3401_pack_19 = lambda_onfcam4cnrt_line121_3268_0;
      vector32 lambda_nfcam4defst_line125_6489_0 = mux16_vv(lambda_nfcam4defst_line125_6488_0, ct8_163_0, lambda_nfcam4defst_line125_6487_0);
      vector32 lambda_nfcam4defst_line125_6723_0 = mux16_vv(lambda_nfcam4defst_line125_6722_0, lambda_nfcam4defst_line125_6489_0, lambda_nfcam4defst_line125_4837_0);
      vector32 lambda_nfcam4defst_line125_6725_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6723_0);
      vector32 lambda_nfcam4defst_line125_6726_0 = lt16_vv(lambda_nfcam4defst_line125_6723_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6727_0 = mux16_vv(lambda_nfcam4defst_line125_6726_0, ct8_163_0, lambda_nfcam4defst_line125_6725_0);
      vector32 lambda_nfcam4defst_line125_6724_0 = lt16_vv(lambda_nfcam4defst_line125_6723_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6728_0 = mux16_vv(lambda_nfcam4defst_line125_6724_0, lambda_nfcam4defst_line125_6727_0, lambda_nfcam4defst_line125_6723_0);
      vector32 lambda_onfcam4cnrt_line122_905_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_6728_0);
      vector32 lambda_onfcam4cnrt_line122_906_0 = lambda_onfcam4cnrt_line122_905_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_37 = lambda_onfcam4cnrt_line122_906_0;
      vector32 lambda_nfcam4defst_line125_6953_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5934_0);
      vector32 lambda_nfcam4defst_line125_6955_0 = mux16_vv(lambda_nfcam4defst_line125_6954_0, ct8_163_0, lambda_nfcam4defst_line125_6953_0);
      vector32 lambda_nfcam4defst_line125_7300_0 = mux16_vv(lambda_nfcam4defst_line125_7299_0, lambda_nfcam4defst_line125_6955_0, lambda_nfcam4defst_line125_5934_0);
      vector32 lambda_nfcam4defst_line125_7303_0 = lt16_vv(lambda_nfcam4defst_line125_7300_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7301_0 = lt16_vv(lambda_nfcam4defst_line125_7300_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7302_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7300_0);
      vector32 lambda_nfcam4defst_line125_7304_0 = mux16_vv(lambda_nfcam4defst_line125_7303_0, ct8_163_0, lambda_nfcam4defst_line125_7302_0);
      vector32 lambda_nfcam4defst_line125_6901_0 = lt16_vv(lambda_nfcam4defst_line125_6898_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6902_0 = mux16_vv(lambda_nfcam4defst_line125_6901_0, ct8_163_0, lambda_nfcam4defst_line125_6900_0);
      vector32 lambda_nfcam4defst_line125_6903_0 = mux16_vv(lambda_nfcam4defst_line125_6899_0, lambda_nfcam4defst_line125_6902_0, lambda_nfcam4defst_line125_6898_0);
      vector32 lambda_onfcam4cnrt_line122_953_0 = mult16_vv(calcXtk_194_0, lambda_nfcam4defst_line125_6903_0);
      vector32 lambda_onfcam4cnrt_line122_954_0 = lambda_onfcam4cnrt_line122_953_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_40 = lambda_onfcam4cnrt_line122_954_0;
      vector32 lambda_nfcam4defst_line125_6915_0 = mux16_vv(lambda_nfcam4defst_line125_6914_0, ct8_163_0, lambda_nfcam4defst_line125_6913_0);
      vector32 lambda_nfcam4defst_line125_6916_0 = mux16_vv(lambda_nfcam4defst_line125_6911_0, lambda_nfcam4defst_line125_6915_0, lambda_nfcam4defst_line125_4799_0);
      vector32 lambda_nfcam4defst_line125_7209_0 = lt16_vv(lambda_nfcam4defst_line125_6916_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7211_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_6916_0);
      vector32 lambda_nfcam4defst_line125_7212_0 = lt16_vv(lambda_nfcam4defst_line125_6916_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7213_0 = mux16_vv(lambda_nfcam4defst_line125_7212_0, ct8_163_0, lambda_nfcam4defst_line125_7211_0);
      vector32 lambda_nfcam4defst_line125_7214_0 = mux16_vv(lambda_nfcam4defst_line125_7209_0, lambda_nfcam4defst_line125_7213_0, lambda_nfcam4defst_line125_6916_0);
      vector32 lambda_nfcam4defst_line125_6809_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6807_0);
      vector32 lambda_nfcam4defst_line125_6811_0 = mux16_vv(lambda_nfcam4defst_line125_6810_0, ct8_163_0, lambda_nfcam4defst_line125_6809_0);
      vector32 lambda_nfcam4defst_line125_6812_0 = mux16_vv(lambda_nfcam4defst_line125_6808_0, lambda_nfcam4defst_line125_6811_0, lambda_nfcam4defst_line125_6807_0);
      vector32 lambda_onfcam4cnrt_line122_928_0 = lambda_nfcam4defst_line125_6812_0;
      vector32 lambda_onfcam4cnrt_line121_3293_0 = lt16_vv(lambda_nfcam4defst_line125_4839_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7324_0 = lt16_vv(lambda_nfcam4defst_line125_7321_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7325_0 = mux16_vv(lambda_nfcam4defst_line125_7324_0, ct8_163_0, lambda_nfcam4defst_line125_7323_0);
      vector32 lambda_nfcam4defst_line125_7326_0 = mux16_vv(lambda_nfcam4defst_line125_7322_0, lambda_nfcam4defst_line125_7325_0, lambda_nfcam4defst_line125_7321_0);
      vector32 lambda_onfcam4cnrt_line122_989_0 = lambda_nfcam4defst_line125_7326_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_6 = lambda_onfcam4cnrt_line122_989_0;
      vector32 lambda_onfcam4cnrt_line121_2663_0 = gt16_vv(lambda_nfcam4defst_line125_4798_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_7417_0 = mux16_vv(lambda_nfcam4defst_line125_7413_0, lambda_nfcam4defst_line125_7416_0, lambda_nfcam4defst_line125_7412_0);
      vector32 lambda_onfcam4cnrt_line122_1013_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_7417_0);
      vector32 lambda_onfcam4cnrt_line121_3169_0 = and16_vv(lambda_onfcam4cnrt_line121_2950_0, lambda_onfcam4cnrt_line121_3168_0);
      vector32 lambda_onfcam4cnrt_line121_3170_0 = mux16_vv(lambda_onfcam4cnrt_line121_3169_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3171_0 = lambda_onfcam4cnrt_line121_3170_0;
      vector32 lambda_onfcam4cnrt_line113_1071_0 = mux16_vv(lambda_onfcam4cnrt_line121_3169_0, lambda_nfcam4defst_line125_6330_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1072_0 = lambda_onfcam4cnrt_line113_1071_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_28 = lambda_onfcam4cnrt_line121_3171_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_23 = lambda_onfcam4cnrt_line122_1037_0;
      vector32 lambda_onfcam4cnrt_line121_2766_0 = mux16_vv(lambda_onfcam4cnrt_line121_2765_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2767_0 = lambda_onfcam4cnrt_line121_2766_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_4 = lambda_onfcam4cnrt_line121_2767_0;
      vector32 lambda_nfcam4defst_line125_7502_0 = gt16_vv(lambda_nfcam4defst_line125_4865_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line113_910_0 = mux16_vv(lambda_onfcam4cnrt_line121_2749_0, lambda_nfcam4defst_line125_5824_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_911_0 = lambda_onfcam4cnrt_line113_910_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_21 = lambda_onfcam4cnrt_line113_911_0;
      vector32 lambda_onfcam4cnrt_line121_3280_0 = lambda_onfcam4cnrt_line121_3279_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_27 = lambda_onfcam4cnrt_line121_3280_0;
      vector32 lambda_nfcam4defst_line125_7063_0 = mux16_vv(lambda_nfcam4defst_line125_7062_0, ct8_163_0, lambda_nfcam4defst_line125_7061_0);
      vector32 lambda_nfcam4defst_line125_7552_0 = mux16_vv(lambda_nfcam4defst_line125_7551_0, lambda_nfcam4defst_line125_7063_0, lambda_nfcam4defst_line125_4800_0);
      vector32 lambda_nfcam4defst_line125_7553_0 = lt16_vv(lambda_nfcam4defst_line125_7552_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7554_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7552_0);
      vector32 lambda_nfcam4defst_line125_7555_0 = lt16_vv(lambda_nfcam4defst_line125_7552_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_6733_0 = lt16_vv(lambda_nfcam4defst_line125_6730_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6734_0 = mux16_vv(lambda_nfcam4defst_line125_6733_0, ct8_163_0, lambda_nfcam4defst_line125_6732_0);
      vector32 lambda_nfcam4defst_line125_6735_0 = mux16_vv(lambda_nfcam4defst_line125_6731_0, lambda_nfcam4defst_line125_6734_0, lambda_nfcam4defst_line125_6730_0);
      vector32 lambda_onfcam4cnrt_line122_907_0 = mult16_vv(lambda_onfcam4cnrt_line122_31_0, lambda_nfcam4defst_line125_6735_0);
      vector32 lambda_onfcam4cnrt_line122_908_0 = lambda_onfcam4cnrt_line122_907_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_30 = lambda_onfcam4cnrt_line122_908_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_20 = lambda_onfcam4cnrt_line121_3308_0;
      vector32 lambda_onfcam4cnrt_line121_3328_0 = lambda_onfcam4cnrt_line121_3327_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_43 = lambda_onfcam4cnrt_line121_3328_0;
      vector32 lambda_nfcam4defst_line125_7041_0 = gt16_vv(lambda_nfcam4defst_line125_4865_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7042_0 = mux16_vv(lambda_nfcam4defst_line125_7041_0, ct8_163_0, lambda_nfcam4defst_line125_7040_0);
      vector32 lambda_nfcam4defst_line125_7503_0 = mux16_vv(lambda_nfcam4defst_line125_7502_0, lambda_nfcam4defst_line125_7042_0, lambda_nfcam4defst_line125_4865_0);
      vector32 lambda_nfcam4defst_line125_7505_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7503_0);
      vector32 lambda_nfcam4defst_line125_7506_0 = lt16_vv(lambda_nfcam4defst_line125_7503_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7504_0 = lt16_vv(lambda_nfcam4defst_line125_7503_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7507_0 = mux16_vv(lambda_nfcam4defst_line125_7506_0, ct8_163_0, lambda_nfcam4defst_line125_7505_0);
      vector32 lambda_nfcam4defst_line125_7508_0 = mux16_vv(lambda_nfcam4defst_line125_7504_0, lambda_nfcam4defst_line125_7507_0, lambda_nfcam4defst_line125_7503_0);
      vector32 lambda_onfcam4cnrt_line122_1038_0 = mult16_vv(lambda_onfcam4cnrt_line122_7_0, lambda_nfcam4defst_line125_7508_0);
      vector32 lambda_onfcam4cnrt_line122_1039_0 = lambda_onfcam4cnrt_line122_1038_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_17 = lambda_onfcam4cnrt_line122_1039_0;
      vector32 lambda_onfcam4cnrt_line121_3097_0 = and16_vv(lambda_onfcam4cnrt_line121_2932_0, lambda_onfcam4cnrt_line121_3096_0);
      vector32 lambda_onfcam4cnrt_line121_3098_0 = mux16_vv(lambda_onfcam4cnrt_line121_3097_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1035_0 = mux16_vv(lambda_onfcam4cnrt_line121_3097_0, lambda_nfcam4defst_line125_4838_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1036_0 = lambda_onfcam4cnrt_line113_1035_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_37 = lambda_onfcam4cnrt_line113_1036_0;
      vector32 lambda_onfcam4cnrt_line121_3099_0 = lambda_onfcam4cnrt_line121_3098_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_37 = lambda_onfcam4cnrt_line121_3099_0;
      vector32 lambda_onfcam4cnrt_line121_3089_0 = and16_vv(lambda_onfcam4cnrt_line121_2930_0, lambda_onfcam4cnrt_line121_3088_0);
      vector32 lambda_onfcam4cnrt_line113_1031_0 = mux16_vv(lambda_onfcam4cnrt_line121_3089_0, lambda_nfcam4defst_line125_4832_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1032_0 = lambda_onfcam4cnrt_line113_1031_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_32 = lambda_onfcam4cnrt_line113_1032_0;
      vector32 lambda_onfcam4cnrt_line121_3090_0 = mux16_vv(lambda_onfcam4cnrt_line121_3089_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3091_0 = lambda_onfcam4cnrt_line121_3090_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_32 = lambda_onfcam4cnrt_line121_3091_0;
      vector32 lambda_onfcam4cnrt_line113_907_0 = lambda_onfcam4cnrt_line113_906_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_24 = lambda_onfcam4cnrt_line113_907_0;
      vector32 lambda_onfcam4cnrt_line113_1099_0 = lambda_onfcam4cnrt_line113_1098_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_5 = lambda_onfcam4cnrt_line113_1099_0;
      vector32 lambda_nfcam4defst_line125_6622_0 = mux16_vv(lambda_nfcam4defst_line125_6621_0, ct8_163_0, lambda_nfcam4defst_line125_6620_0);
      vector32 lambda_nfcam4defst_line125_6623_0 = mux16_vv(lambda_nfcam4defst_line125_6619_0, lambda_nfcam4defst_line125_6622_0, lambda_nfcam4defst_line125_6618_0);
      vector32 lambda_onfcam4cnrt_line122_876_0 = mult16_vv(lambda_onfcam4cnrt_line122_85_0, lambda_nfcam4defst_line125_6623_0);
      vector32 lambda_onfcam4cnrt_line122_877_0 = lambda_onfcam4cnrt_line122_876_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_24 = lambda_onfcam4cnrt_line122_877_0;
      vector32 lambda_onfcam4cnrt_line121_3380_0 = lambda_onfcam4cnrt_line121_3379_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_38 = lambda_onfcam4cnrt_line121_3380_0;
      vector32 lambda_nfcam4defst_line125_7399_0 = lt16_vv(lambda_nfcam4defst_line125_7398_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7036_0 = mux16_vv(lambda_nfcam4defst_line125_7035_0, ct8_163_0, lambda_nfcam4defst_line125_7034_0);
      vector32 lambda_nfcam4defst_line125_7489_0 = mux16_vv(lambda_nfcam4defst_line125_7488_0, lambda_nfcam4defst_line125_7036_0, lambda_nfcam4defst_line125_6330_0);
      vector32 lambda_nfcam4defst_line125_7490_0 = lt16_vv(lambda_nfcam4defst_line125_7489_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7491_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7489_0);
      vector32 lambda_nfcam4defst_line125_7492_0 = lt16_vv(lambda_nfcam4defst_line125_7489_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7493_0 = mux16_vv(lambda_nfcam4defst_line125_7492_0, ct8_163_0, lambda_nfcam4defst_line125_7491_0);
      vector32 lambda_nfcam4defst_line125_7494_0 = mux16_vv(lambda_nfcam4defst_line125_7490_0, lambda_nfcam4defst_line125_7493_0, lambda_nfcam4defst_line125_7489_0);
      vector32 lambda_onfcam4cnrt_line122_1034_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_7494_0);
      vector32 lambda_onfcam4cnrt_line122_1035_0 = lambda_onfcam4cnrt_line122_1034_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_28 = lambda_onfcam4cnrt_line122_1035_0;
      vector32 lambda_onfcam4cnrt_line113_905_0 = lambda_onfcam4cnrt_line113_904_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_48 = lambda_onfcam4cnrt_line113_905_0;
      vector32 lambda_nfcam4defst_line125_7401_0 = lt16_vv(lambda_nfcam4defst_line125_7398_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7402_0 = mux16_vv(lambda_nfcam4defst_line125_7401_0, ct8_163_0, lambda_nfcam4defst_line125_7400_0);
      vector32 lambda_nfcam4defst_line125_7403_0 = mux16_vv(lambda_nfcam4defst_line125_7399_0, lambda_nfcam4defst_line125_7402_0, lambda_nfcam4defst_line125_7398_0);
      vector32 lambda_onfcam4cnrt_line122_1010_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_7403_0);
      vector32 lambda_onfcam4cnrt_line122_1011_0 = lambda_onfcam4cnrt_line122_1010_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_39 = lambda_onfcam4cnrt_line122_1011_0;
      vector32 lambda_nfcam4defst_line125_7628_0 = gt16_vv(lambda_nfcam4defst_line125_4851_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_2717_0 = and16_vv(lambda_onfcam4cnrt_line121_2664_0, lambda_onfcam4cnrt_line121_2716_0);
      vector32 lambda_onfcam4cnrt_line121_2718_0 = mux16_vv(lambda_onfcam4cnrt_line121_2717_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2719_0 = lambda_onfcam4cnrt_line121_2718_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_46 = lambda_onfcam4cnrt_line121_2719_0;
      vector32 lambda_onfcam4cnrt_line113_894_0 = mux16_vv(lambda_onfcam4cnrt_line121_2717_0, lambda_nfcam4defst_line125_5626_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_895_0 = lambda_onfcam4cnrt_line113_894_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_46 = lambda_onfcam4cnrt_line113_895_0;
      vector32 lambda_onfcam4cnrt_line122_1044_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_7529_0);
      vector32 lambda_onfcam4cnrt_line122_1045_0 = lambda_onfcam4cnrt_line122_1044_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_33 = lambda_onfcam4cnrt_line122_1045_0;
      vector32 lambda_onfcam4cnrt_line121_2991_0 = gt16_vv(lambda_nfcam4defst_line125_6308_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3334_0 = and16_vv(lambda_onfcam4cnrt_line121_2991_0, lambda_onfcam4cnrt_line121_3333_0);
      vector32 lambda_onfcam4cnrt_line121_3335_0 = mux16_vv(lambda_onfcam4cnrt_line121_3334_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3336_0 = lambda_onfcam4cnrt_line121_3335_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_47 = lambda_onfcam4cnrt_line121_3336_0;
      vector32 lambda_onfcam4cnrt_line113_1154_0 = mux16_vv(lambda_onfcam4cnrt_line121_3334_0, lambda_nfcam4defst_line125_6308_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1155_0 = lambda_onfcam4cnrt_line113_1154_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_47 = lambda_onfcam4cnrt_line113_1155_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_28 = lambda_onfcam4cnrt_line113_1072_0;
      vector32 lambda_onfcam4cnrt_line121_2922_0 = gt16_vv(lambda_nfcam4defst_line125_5901_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3057_0 = and16_vv(lambda_onfcam4cnrt_line121_2922_0, lambda_onfcam4cnrt_line121_3056_0);
      vector32 lambda_onfcam4cnrt_line121_3058_0 = mux16_vv(lambda_onfcam4cnrt_line121_3057_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1015_0 = mux16_vv(lambda_onfcam4cnrt_line121_3057_0, lambda_nfcam4defst_line125_5901_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1016_0 = lambda_onfcam4cnrt_line113_1015_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_3 = lambda_onfcam4cnrt_line113_1016_0;
      vector32 lambda_onfcam4cnrt_line121_3059_0 = lambda_onfcam4cnrt_line121_3058_0;
      vector32 lambda_onfcam4cnrt_line113_920_0 = mux16_vv(lambda_onfcam4cnrt_line121_2769_0, lambda_nfcam4defst_line125_6385_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_921_0 = lambda_onfcam4cnrt_line113_920_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_7 = lambda_onfcam4cnrt_line113_921_0;
      vector32 lambda_nfcam4defst_line125_7729_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7727_0);
      vector32 lambda_nfcam4defst_line125_7635_0 = gt16_vv(lambda_nfcam4defst_line125_5912_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7636_0 = mux16_vv(lambda_nfcam4defst_line125_7635_0, lambda_nfcam4defst_line125_7099_0, lambda_nfcam4defst_line125_5912_0);
      vector32 lambda_nfcam4defst_line125_7638_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7636_0);
      vector32 lambda_onfcam4cnrt_line113_1106_0 = mux16_vv(lambda_onfcam4cnrt_line121_3238_0, lambda_nfcam4defst_line125_5813_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1107_0 = lambda_onfcam4cnrt_line113_1106_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_13 = lambda_onfcam4cnrt_line113_1107_0;
      vector32 lambda_nfcam4defst_line125_6501_0 = mux16_vv(lambda_nfcam4defst_line125_6500_0, ct8_163_0, lambda_nfcam4defst_line125_6499_0);
      vector32 lambda_nfcam4defst_line125_6751_0 = mux16_vv(lambda_nfcam4defst_line125_6750_0, lambda_nfcam4defst_line125_6501_0, lambda_nfcam4defst_line125_4804_0);
      vector32 lambda_nfcam4defst_line125_6753_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6751_0);
      vector32 lambda_nfcam4defst_line125_6754_0 = lt16_vv(lambda_nfcam4defst_line125_6751_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6755_0 = mux16_vv(lambda_nfcam4defst_line125_6754_0, ct8_163_0, lambda_nfcam4defst_line125_6753_0);
      vector32 lambda_nfcam4defst_line125_6752_0 = lt16_vv(lambda_nfcam4defst_line125_6751_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6756_0 = mux16_vv(lambda_nfcam4defst_line125_6752_0, lambda_nfcam4defst_line125_6755_0, lambda_nfcam4defst_line125_6751_0);
      vector32 lambda_onfcam4cnrt_line122_913_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_6756_0);
      vector32 lambda_onfcam4cnrt_line122_914_0 = lambda_onfcam4cnrt_line122_913_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_9 = lambda_onfcam4cnrt_line122_914_0;
      vector32 lambda_onfcam4cnrt_line121_2955_0 = gt16_vv(lambda_nfcam4defst_line125_4862_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3189_0 = and16_vv(lambda_onfcam4cnrt_line121_2955_0, lambda_onfcam4cnrt_line121_3188_0);
      vector32 lambda_onfcam4cnrt_line121_3190_0 = mux16_vv(lambda_onfcam4cnrt_line121_3189_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1081_0 = mux16_vv(lambda_onfcam4cnrt_line121_3189_0, lambda_nfcam4defst_line125_4862_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1082_0 = lambda_onfcam4cnrt_line113_1081_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_33 = lambda_onfcam4cnrt_line113_1082_0;
      vector32 lambda_onfcam4cnrt_line121_3191_0 = lambda_onfcam4cnrt_line121_3190_0;
      vector32 lambda_onfcam4cnrt_line121_3184_0 = lt16_vv(lambda_nfcam4defst_line125_4823_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7108_0 = mux16_vv(lambda_nfcam4defst_line125_7107_0, ct8_163_0, lambda_nfcam4defst_line125_7106_0);
      vector32 lambda_nfcam4defst_line125_7657_0 = mux16_vv(lambda_nfcam4defst_line125_7656_0, lambda_nfcam4defst_line125_7108_0, lambda_nfcam4defst_line125_4830_0);
      vector32 lambda_nfcam4defst_line125_7660_0 = lt16_vv(lambda_nfcam4defst_line125_7657_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7658_0 = lt16_vv(lambda_nfcam4defst_line125_7657_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7659_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7657_0);
      vector32 lambda_nfcam4defst_line125_7661_0 = mux16_vv(lambda_nfcam4defst_line125_7660_0, ct8_163_0, lambda_nfcam4defst_line125_7659_0);
      vector32 lambda_nfcam4defst_line125_7662_0 = mux16_vv(lambda_nfcam4defst_line125_7658_0, lambda_nfcam4defst_line125_7661_0, lambda_nfcam4defst_line125_7657_0);
      vector32 lambda_onfcam4cnrt_line122_1082_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_7662_0);
      vector32 lambda_onfcam4cnrt_line122_1083_0 = lambda_onfcam4cnrt_line122_1082_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_19 = lambda_onfcam4cnrt_line122_1083_0;
      vector32 lambda_onfcam4cnrt_line121_2924_0 = gt16_vv(lambda_nfcam4defst_line125_6396_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3065_0 = and16_vv(lambda_onfcam4cnrt_line121_2924_0, lambda_onfcam4cnrt_line121_3064_0);
      vector32 lambda_onfcam4cnrt_line113_1019_0 = mux16_vv(lambda_onfcam4cnrt_line121_3065_0, lambda_nfcam4defst_line125_6396_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3066_0 = mux16_vv(lambda_onfcam4cnrt_line121_3065_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1020_0 = lambda_onfcam4cnrt_line113_1019_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_7 = lambda_onfcam4cnrt_line113_1020_0;
      vector32 lambda_onfcam4cnrt_line121_3067_0 = lambda_onfcam4cnrt_line121_3066_0;
      vector32 lambda_nfcam4defst_line125_6851_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6849_0);
      vector32 lambda_nfcam4defst_line125_6853_0 = mux16_vv(lambda_nfcam4defst_line125_6852_0, ct8_163_0, lambda_nfcam4defst_line125_6851_0);
      vector32 lambda_nfcam4defst_line125_6854_0 = mux16_vv(lambda_nfcam4defst_line125_6850_0, lambda_nfcam4defst_line125_6853_0, lambda_nfcam4defst_line125_6849_0);
      vector32 lambda_onfcam4cnrt_line113_901_0 = lambda_onfcam4cnrt_line113_900_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_5 = lambda_onfcam4cnrt_line113_901_0;
      vector32 lambda_nfcam4defst_line125_7379_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7377_0);
      vector32 lambda_nfcam4defst_line125_7381_0 = mux16_vv(lambda_nfcam4defst_line125_7380_0, ct8_163_0, lambda_nfcam4defst_line125_7379_0);
      vector32 lambda_nfcam4defst_line125_7382_0 = mux16_vv(lambda_nfcam4defst_line125_7378_0, lambda_nfcam4defst_line125_7381_0, lambda_nfcam4defst_line125_7377_0);
      vector32 lambda_onfcam4cnrt_line122_1004_0 = mult16_vv(calcXtk_194_0, lambda_nfcam4defst_line125_7382_0);
      vector32 lambda_onfcam4cnrt_line122_1005_0 = lambda_onfcam4cnrt_line122_1004_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_36 = lambda_onfcam4cnrt_line122_1005_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_47 = lambda_onfcam4cnrt_line122_1020_0;
      vector32 lambda_onfcam4cnrt_line122_925_0 = lambda_onfcam4cnrt_line122_924_0;
      vector32 lambda_onfcam4cnrt_line121_3039_0 = lambda_onfcam4cnrt_line121_3038_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_24 = lambda_onfcam4cnrt_line121_3039_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_34 = lambda_onfcam4cnrt_line113_1002_0;
      vector32 lambda_onfcam4cnrt_line121_3172_0 = lt16_vv(lambda_nfcam4defst_line125_4847_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3173_0 = and16_vv(lambda_onfcam4cnrt_line121_2951_0, lambda_onfcam4cnrt_line121_3172_0);
      vector32 lambda_onfcam4cnrt_line113_1073_0 = mux16_vv(lambda_onfcam4cnrt_line121_3173_0, lambda_nfcam4defst_line125_4847_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3174_0 = mux16_vv(lambda_onfcam4cnrt_line121_3173_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3175_0 = lambda_onfcam4cnrt_line121_3174_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_23 = lambda_onfcam4cnrt_line121_3175_0;
      vector32 lambda_onfcam4cnrt_line121_3117_0 = and16_vv(lambda_onfcam4cnrt_line121_2937_0, lambda_onfcam4cnrt_line121_3116_0);
      vector32 lambda_onfcam4cnrt_line113_1045_0 = mux16_vv(lambda_onfcam4cnrt_line121_3117_0, lambda_nfcam4defst_line125_4808_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1046_0 = lambda_onfcam4cnrt_line113_1045_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_39 = lambda_onfcam4cnrt_line113_1046_0;
      vector32 lambda_onfcam4cnrt_line121_3118_0 = mux16_vv(lambda_onfcam4cnrt_line121_3117_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3119_0 = lambda_onfcam4cnrt_line121_3118_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_39 = lambda_onfcam4cnrt_line121_3119_0;
      vector32 lambda_onfcam4cnrt_line122_936_0 = lambda_onfcam4cnrt_line122_935_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_45 = lambda_onfcam4cnrt_line122_936_0;
      vector32 lambda_nfcam4defst_line125_7709_0 = lt16_vv(lambda_nfcam4defst_line125_7706_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7710_0 = mux16_vv(lambda_nfcam4defst_line125_7709_0, ct8_163_0, lambda_nfcam4defst_line125_7708_0);
      vector32 lambda_nfcam4defst_line125_6771_0 = gt16_vv(lambda_nfcam4defst_line125_6154_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6772_0 = mux16_vv(lambda_nfcam4defst_line125_6771_0, lambda_nfcam4defst_line125_6510_0, lambda_nfcam4defst_line125_6154_0);
      vector32 lambda_nfcam4defst_line125_6774_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6772_0);
      vector32 lambda_nfcam4defst_line125_6775_0 = lt16_vv(lambda_nfcam4defst_line125_6772_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6776_0 = mux16_vv(lambda_nfcam4defst_line125_6775_0, ct8_163_0, lambda_nfcam4defst_line125_6774_0);
      vector32 lambda_nfcam4defst_line125_6773_0 = lt16_vv(lambda_nfcam4defst_line125_6772_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6777_0 = mux16_vv(lambda_nfcam4defst_line125_6773_0, lambda_nfcam4defst_line125_6776_0, lambda_nfcam4defst_line125_6772_0);
      vector32 lambda_onfcam4cnrt_line122_918_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_6777_0);
      vector32 lambda_onfcam4cnrt_line122_919_0 = lambda_onfcam4cnrt_line122_918_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_35 = lambda_onfcam4cnrt_line122_919_0;
      vector32 lambda_nfcam4defst_line125_7675_0 = mux16_vv(lambda_nfcam4defst_line125_7674_0, ct8_163_0, lambda_nfcam4defst_line125_7673_0);
      vector32 lambda_nfcam4defst_line125_7676_0 = mux16_vv(lambda_nfcam4defst_line125_7672_0, lambda_nfcam4defst_line125_7675_0, lambda_nfcam4defst_line125_7671_0);
      vector32 lambda_onfcam4cnrt_line122_1085_0 = mult16_vv(lambda_onfcam4cnrt_line122_4_0, lambda_nfcam4defst_line125_7676_0);
      vector32 lambda_onfcam4cnrt_line122_1086_0 = lambda_onfcam4cnrt_line122_1085_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_10 = lambda_onfcam4cnrt_line122_1086_0;
      vector32 lambda_onfcam4cnrt_line121_2678_0 = gt16_vv(lambda_nfcam4defst_line125_4828_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2773_0 = and16_vv(lambda_onfcam4cnrt_line121_2678_0, lambda_onfcam4cnrt_line121_2772_0);
      vector32 lambda_onfcam4cnrt_line121_2774_0 = mux16_vv(lambda_onfcam4cnrt_line121_2773_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_922_0 = mux16_vv(lambda_onfcam4cnrt_line121_2773_0, lambda_nfcam4defst_line125_4828_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_923_0 = lambda_onfcam4cnrt_line113_922_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_19 = lambda_onfcam4cnrt_line113_923_0;
      vector32 lambda_onfcam4cnrt_line121_2775_0 = lambda_onfcam4cnrt_line121_2774_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_19 = lambda_onfcam4cnrt_line121_2775_0;
      vector32 lambda_nfcam4defst_line125_6938_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5802_0);
      vector32 lambda_nfcam4defst_line125_6940_0 = mux16_vv(lambda_nfcam4defst_line125_6939_0, ct8_163_0, lambda_nfcam4defst_line125_6938_0);
      vector32 lambda_nfcam4defst_line125_6785_0 = gt16_vv(lambda_nfcam4defst_line125_4834_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6786_0 = mux16_vv(lambda_nfcam4defst_line125_6785_0, lambda_nfcam4defst_line125_6516_0, lambda_nfcam4defst_line125_4834_0);
      vector32 lambda_nfcam4defst_line125_6787_0 = lt16_vv(lambda_nfcam4defst_line125_6786_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6789_0 = lt16_vv(lambda_nfcam4defst_line125_6786_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6788_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6786_0);
      vector32 lambda_nfcam4defst_line125_6790_0 = mux16_vv(lambda_nfcam4defst_line125_6789_0, ct8_163_0, lambda_nfcam4defst_line125_6788_0);
      vector32 lambda_nfcam4defst_line125_6672_0 = mux16_vv(lambda_nfcam4defst_line125_6668_0, lambda_nfcam4defst_line125_6671_0, lambda_nfcam4defst_line125_6667_0);
      vector32 lambda_onfcam4cnrt_line122_890_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_6672_0);
      vector32 lambda_onfcam4cnrt_line122_891_0 = lambda_onfcam4cnrt_line122_890_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_7 = lambda_onfcam4cnrt_line122_891_0;
      vector32 lambda_onfcam4cnrt_line121_3035_0 = lambda_onfcam4cnrt_line121_3034_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_48 = lambda_onfcam4cnrt_line121_3035_0;
      vector32 lambda_onfcam4cnrt_line121_3027_0 = lambda_onfcam4cnrt_line121_3026_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_5 = lambda_onfcam4cnrt_line121_3027_0;
      vector32 lambda_nfcam4defst_line125_6593_0 = lt16_vv(lambda_nfcam4defst_line125_6590_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_onfcam4cnrt_line113_1074_0 = lambda_onfcam4cnrt_line113_1073_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_23 = lambda_onfcam4cnrt_line113_1074_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_47 = lambda_onfcam4cnrt_line122_925_0;
      vector32 lambda_onfcam4cnrt_line113_1056_0 = lambda_onfcam4cnrt_line113_1055_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_47 = lambda_onfcam4cnrt_line113_1056_0;
      vector32 lambda_onfcam4cnrt_line113_1021_0 = mux16_vv(lambda_onfcam4cnrt_line121_3069_0, lambda_nfcam4defst_line125_4829_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1022_0 = lambda_onfcam4cnrt_line113_1021_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_19 = lambda_onfcam4cnrt_line113_1022_0;
      vector32 lambda_nfcam4defst_line125_7594_0 = mux16_vv(lambda_nfcam4defst_line125_7593_0, lambda_nfcam4defst_line125_7081_0, lambda_nfcam4defst_line125_5780_0);
      vector32 lambda_nfcam4defst_line125_7595_0 = lt16_vv(lambda_nfcam4defst_line125_7594_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7597_0 = lt16_vv(lambda_nfcam4defst_line125_7594_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7596_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7594_0);
      vector32 lambda_nfcam4defst_line125_7598_0 = mux16_vv(lambda_nfcam4defst_line125_7597_0, ct8_163_0, lambda_nfcam4defst_line125_7596_0);
      vector32 lambda_nfcam4defst_line125_7599_0 = mux16_vv(lambda_nfcam4defst_line125_7595_0, lambda_nfcam4defst_line125_7598_0, lambda_nfcam4defst_line125_7594_0);
      vector32 lambda_onfcam4cnrt_line122_1065_0 = lambda_nfcam4defst_line125_7599_0;
      vector32 lambda_nfcam4defst_line125_6451_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_5857_0);
      vector32 lambda_nfcam4defst_line125_6453_0 = mux16_vv(lambda_nfcam4defst_line125_6452_0, ct8_163_0, lambda_nfcam4defst_line125_6451_0);
      vector32 lambda_nfcam4defst_line125_6639_0 = mux16_vv(lambda_nfcam4defst_line125_6638_0, lambda_nfcam4defst_line125_6453_0, lambda_nfcam4defst_line125_5857_0);
      vector32 lambda_nfcam4defst_line125_6641_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6639_0);
      vector32 lambda_nfcam4defst_line125_6642_0 = lt16_vv(lambda_nfcam4defst_line125_6639_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6640_0 = lt16_vv(lambda_nfcam4defst_line125_6639_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6643_0 = mux16_vv(lambda_nfcam4defst_line125_6642_0, ct8_163_0, lambda_nfcam4defst_line125_6641_0);
      vector32 lambda_nfcam4defst_line125_6644_0 = mux16_vv(lambda_nfcam4defst_line125_6640_0, lambda_nfcam4defst_line125_6643_0, lambda_nfcam4defst_line125_6639_0);
      vector32 lambda_onfcam4cnrt_line122_882_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_6644_0);
      vector32 lambda_onfcam4cnrt_line122_883_0 = lambda_onfcam4cnrt_line122_882_0;
      vector32 lambda_nfcam4defst_line125_7863_0 = lt16_vv(lambda_nfcam4defst_line125_7860_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_onfcam4cnrt_line122_1052_pack_16 = lambda_onfcam4cnrt_line122_1027_0;
      vector32 lambda_onfcam4cnrt_line121_3274_0 = and16_vv(lambda_onfcam4cnrt_line121_2976_0, lambda_onfcam4cnrt_line121_3273_0);
      vector32 lambda_onfcam4cnrt_line121_3275_0 = mux16_vv(lambda_onfcam4cnrt_line121_3274_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3276_0 = lambda_onfcam4cnrt_line121_3275_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_10 = lambda_onfcam4cnrt_line121_3276_0;
      vector32 lambda_onfcam4cnrt_line113_1124_0 = mux16_vv(lambda_onfcam4cnrt_line121_3274_0, lambda_nfcam4defst_line125_4845_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1125_0 = lambda_onfcam4cnrt_line113_1124_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_10 = lambda_onfcam4cnrt_line113_1125_0;
      vector32 lambda_onfcam4cnrt_line113_1054_0 = lambda_onfcam4cnrt_line113_1053_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_25 = lambda_onfcam4cnrt_line113_1054_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_33 = lambda_onfcam4cnrt_line121_3191_0;
      vector32 lambda_nfcam4defst_line125_7516_0 = gt16_vv(lambda_nfcam4defst_line125_4823_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_6436_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_5725_0);
      vector32 lambda_nfcam4defst_line125_6438_0 = mux16_vv(lambda_nfcam4defst_line125_6437_0, ct8_163_0, lambda_nfcam4defst_line125_6436_0);
      vector32 lambda_nfcam4defst_line125_6604_0 = mux16_vv(lambda_nfcam4defst_line125_6603_0, lambda_nfcam4defst_line125_6438_0, lambda_nfcam4defst_line125_5725_0);
      vector32 lambda_nfcam4defst_line125_6605_0 = lt16_vv(lambda_nfcam4defst_line125_6604_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6606_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6604_0);
      vector32 lambda_nfcam4defst_line125_6885_0 = lt16_vv(lambda_nfcam4defst_line125_6884_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6889_0 = mux16_vv(lambda_nfcam4defst_line125_6885_0, lambda_nfcam4defst_line125_6888_0, lambda_nfcam4defst_line125_6884_0);
      vector32 lambda_onfcam4cnrt_line122_949_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_6889_0);
      vector32 lambda_onfcam4cnrt_line122_950_0 = lambda_onfcam4cnrt_line122_949_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_33 = lambda_onfcam4cnrt_line122_950_0;
      vector32 lambda_nfcam4defst_line125_7678_0 = mux16_vv(lambda_nfcam4defst_line125_7677_0, lambda_nfcam4defst_line125_7117_0, lambda_nfcam4defst_line125_6044_0);
      vector32 lambda_nfcam4defst_line125_7681_0 = lt16_vv(lambda_nfcam4defst_line125_7678_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7679_0 = lt16_vv(lambda_nfcam4defst_line125_7678_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7680_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7678_0);
      vector32 lambda_nfcam4defst_line125_7682_0 = mux16_vv(lambda_nfcam4defst_line125_7681_0, ct8_163_0, lambda_nfcam4defst_line125_7680_0);
      vector32 lambda_nfcam4defst_line125_7683_0 = mux16_vv(lambda_nfcam4defst_line125_7679_0, lambda_nfcam4defst_line125_7682_0, lambda_nfcam4defst_line125_7678_0);
      vector32 lambda_onfcam4cnrt_line122_1087_0 = mult16_vv(lambda_onfcam4cnrt_line122_0, lambda_nfcam4defst_line125_7683_0);
      vector32 lambda_onfcam4cnrt_line122_1088_0 = lambda_onfcam4cnrt_line122_1087_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_27 = lambda_onfcam4cnrt_line122_1088_0;
      vector32 lambda_onfcam4cnrt_line113_1066_0 = lambda_onfcam4cnrt_line113_1065_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_29 = lambda_onfcam4cnrt_line113_1066_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_31 = lambda_onfcam4cnrt_line121_3019_0;
      vector32 lambda_nfcam4defst_line125_7047_0 = gt16_vv(lambda_nfcam4defst_line125_4823_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7048_0 = mux16_vv(lambda_nfcam4defst_line125_7047_0, ct8_163_0, lambda_nfcam4defst_line125_7046_0);
      vector32 lambda_nfcam4defst_line125_7517_0 = mux16_vv(lambda_nfcam4defst_line125_7516_0, lambda_nfcam4defst_line125_7048_0, lambda_nfcam4defst_line125_4823_0);
      vector32 lambda_nfcam4defst_line125_7520_0 = lt16_vv(lambda_nfcam4defst_line125_7517_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7518_0 = lt16_vv(lambda_nfcam4defst_line125_7517_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7519_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7517_0);
      vector32 lambda_nfcam4defst_line125_7521_0 = mux16_vv(lambda_nfcam4defst_line125_7520_0, ct8_163_0, lambda_nfcam4defst_line125_7519_0);
      vector32 lambda_nfcam4defst_line125_7522_0 = mux16_vv(lambda_nfcam4defst_line125_7518_0, lambda_nfcam4defst_line125_7521_0, lambda_nfcam4defst_line125_7517_0);
      vector32 lambda_onfcam4cnrt_line122_1042_0 = mult16_vv(lambda_onfcam4cnrt_line122_4_0, lambda_nfcam4defst_line125_7522_0);
      vector32 lambda_onfcam4cnrt_line122_1043_0 = lambda_onfcam4cnrt_line122_1042_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_22 = lambda_onfcam4cnrt_line122_1043_0;
      vector32 lambda_nfcam4defst_line125_7264_0 = gt16_vv(lambda_nfcam4defst_line125_5802_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7265_0 = mux16_vv(lambda_nfcam4defst_line125_7264_0, lambda_nfcam4defst_line125_6940_0, lambda_nfcam4defst_line125_5802_0);
      vector32 lambda_nfcam4defst_line125_7267_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7265_0);
      vector32 lambda_nfcam4defst_line125_7268_0 = lt16_vv(lambda_nfcam4defst_line125_7265_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_6592_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6590_0);
      vector32 lambda_nfcam4defst_line125_6594_0 = mux16_vv(lambda_nfcam4defst_line125_6593_0, ct8_163_0, lambda_nfcam4defst_line125_6592_0);
      vector32 lambda_nfcam4defst_line125_6595_0 = mux16_vv(lambda_nfcam4defst_line125_6591_0, lambda_nfcam4defst_line125_6594_0, lambda_nfcam4defst_line125_6590_0);
      vector32 lambda_onfcam4cnrt_line122_869_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_6595_0);
      vector32 lambda_onfcam4cnrt_line122_870_0 = lambda_onfcam4cnrt_line122_869_0;
      vector32 lambda_onfcam4cnrt_line121_3020_0 = lt16_vv(lambda_nfcam4defst_line125_5670_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7305_0 = mux16_vv(lambda_nfcam4defst_line125_7301_0, lambda_nfcam4defst_line125_7304_0, lambda_nfcam4defst_line125_7300_0);
      vector32 lambda_onfcam4cnrt_line122_983_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_7305_0);
      vector32 lambda_onfcam4cnrt_line122_984_0 = lambda_onfcam4cnrt_line122_983_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_4 = lambda_onfcam4cnrt_line122_984_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_2 = lambda_onfcam4cnrt_line122_883_0;
      vector32 lambda_onfcam4cnrt_line122_939_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_6854_0);
      vector32 lambda_onfcam4cnrt_line122_940_0 = lambda_onfcam4cnrt_line122_939_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_28 = lambda_onfcam4cnrt_line122_940_0;
      vector32 lambda_nfcam4defst_line125_7864_0 = mux16_vv(lambda_nfcam4defst_line125_7863_0, ct8_163_0, lambda_nfcam4defst_line125_7862_0);
      vector32 lambda_nfcam4defst_line125_7865_0 = mux16_vv(lambda_nfcam4defst_line125_7861_0, lambda_nfcam4defst_line125_7864_0, lambda_nfcam4defst_line125_7860_0);
      vector32 lambda_onfcam4cnrt_line122_1137_0 = mult16_vv(lambda_onfcam4cnrt_line122_4_0, lambda_nfcam4defst_line125_7865_0);
      vector32 lambda_onfcam4cnrt_line122_1138_0 = lambda_onfcam4cnrt_line122_1137_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_22 = lambda_onfcam4cnrt_line122_1138_0;
      vector32 lambda_nfcam4defst_line125_7629_0 = mux16_vv(lambda_nfcam4defst_line125_7628_0, lambda_nfcam4defst_line125_7096_0, lambda_nfcam4defst_line125_4851_0);
      vector32 lambda_nfcam4defst_line125_7631_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7629_0);
      vector32 lambda_nfcam4defst_line125_7632_0 = lt16_vv(lambda_nfcam4defst_line125_7629_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7630_0 = lt16_vv(lambda_nfcam4defst_line125_7629_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3227_0 = mux16_vv(lambda_onfcam4cnrt_line121_3226_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3228_0 = lambda_onfcam4cnrt_line121_3227_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_34 = lambda_onfcam4cnrt_line121_3228_0;
      vector32 lambda_nfcam4defst_line125_6985_0 = mux16_vv(lambda_nfcam4defst_line125_6984_0, ct8_163_0, lambda_nfcam4defst_line125_6983_0);
      vector32 lambda_nfcam4defst_line125_7370_0 = mux16_vv(lambda_nfcam4defst_line125_7369_0, lambda_nfcam4defst_line125_6985_0, lambda_nfcam4defst_line125_4841_0);
      vector32 lambda_nfcam4defst_line125_7373_0 = lt16_vv(lambda_nfcam4defst_line125_7370_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7372_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7370_0);
      vector32 lambda_nfcam4defst_line125_7371_0 = lt16_vv(lambda_nfcam4defst_line125_7370_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7374_0 = mux16_vv(lambda_nfcam4defst_line125_7373_0, ct8_163_0, lambda_nfcam4defst_line125_7372_0);
      vector32 lambda_nfcam4defst_line125_7375_0 = mux16_vv(lambda_nfcam4defst_line125_7371_0, lambda_nfcam4defst_line125_7374_0, lambda_nfcam4defst_line125_7370_0);
      vector32 lambda_onfcam4cnrt_line122_1002_0 = mult16_vv(lambda_onfcam4cnrt_line122_31_0, lambda_nfcam4defst_line125_7375_0);
      vector32 lambda_onfcam4cnrt_line122_1003_0 = lambda_onfcam4cnrt_line122_1002_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_30 = lambda_onfcam4cnrt_line122_1003_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_14 = lambda_onfcam4cnrt_line122_870_0;
      vector32 lambda_onfcam4cnrt_line113_1087_0 = mux16_vv(lambda_onfcam4cnrt_line121_3201_0, lambda_nfcam4defst_line125_6099_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1088_0 = lambda_onfcam4cnrt_line113_1087_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_41 = lambda_onfcam4cnrt_line113_1088_0;
      vector32 lambda_nfcam4defst_line125_6422_0 = mux16_vv(lambda_nfcam4defst_line125_6421_0, ct8_163_0, lambda_nfcam4defst_line125_6420_0);
      vector32 lambda_nfcam4defst_line125_6423_0 = mux16_vv(lambda_nfcam4defst_line125_6418_0, lambda_nfcam4defst_line125_6422_0, lambda_nfcam4defst_line125_4798_0);
      vector32 lambda_nfcam4defst_line125_6571_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6423_0);
      vector32 lambda_nfcam4defst_line125_6569_0 = lt16_vv(lambda_nfcam4defst_line125_6423_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6572_0 = lt16_vv(lambda_nfcam4defst_line125_6423_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6573_0 = mux16_vv(lambda_nfcam4defst_line125_6572_0, ct8_163_0, lambda_nfcam4defst_line125_6571_0);
      vector32 lambda_nfcam4defst_line125_6574_0 = mux16_vv(lambda_nfcam4defst_line125_6569_0, lambda_nfcam4defst_line125_6573_0, lambda_nfcam4defst_line125_6423_0);
      vector32 lambda_onfcam4cnrt_line122_863_0 = mult16_vv(calcXtk_194_0, lambda_nfcam4defst_line125_6574_0);
      vector32 lambda_onfcam4cnrt_line122_864_0 = lambda_onfcam4cnrt_line122_863_0;
      vector32 lambda_nfcam4defst_line125_6607_0 = lt16_vv(lambda_nfcam4defst_line125_6604_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6608_0 = mux16_vv(lambda_nfcam4defst_line125_6607_0, ct8_163_0, lambda_nfcam4defst_line125_6606_0);
      vector32 lambda_nfcam4defst_line125_6609_0 = mux16_vv(lambda_nfcam4defst_line125_6605_0, lambda_nfcam4defst_line125_6608_0, lambda_nfcam4defst_line125_6604_0);
      vector32 lambda_onfcam4cnrt_line122_873_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_6609_0);
      vector32 lambda_onfcam4cnrt_line122_874_0 = lambda_onfcam4cnrt_line122_873_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_34 = lambda_onfcam4cnrt_line122_874_0;
      vector32 lambda_nfcam4defst_line125_7707_0 = lt16_vv(lambda_nfcam4defst_line125_7706_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7711_0 = mux16_vv(lambda_nfcam4defst_line125_7707_0, lambda_nfcam4defst_line125_7710_0, lambda_nfcam4defst_line125_7706_0);
      vector32 lambda_onfcam4cnrt_line122_1095_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_7711_0);
      vector32 lambda_onfcam4cnrt_line122_1096_0 = lambda_onfcam4cnrt_line122_1095_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_37 = lambda_onfcam4cnrt_line122_1096_0;
      vector32 lambda_onfcam4cnrt_line121_3021_0 = and16_vv(lambda_onfcam4cnrt_line121_2913_0, lambda_onfcam4cnrt_line121_3020_0);
      vector32 lambda_onfcam4cnrt_line113_997_0 = mux16_vv(lambda_onfcam4cnrt_line121_3021_0, lambda_nfcam4defst_line125_5670_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_998_0 = lambda_onfcam4cnrt_line113_997_0;
      vector32 lambda_onfcam4cnrt_line121_3022_0 = mux16_vv(lambda_onfcam4cnrt_line121_3021_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3023_0 = lambda_onfcam4cnrt_line121_3022_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_14 = lambda_onfcam4cnrt_line121_3023_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_14 = lambda_onfcam4cnrt_line113_998_0;
      vector32 lambda_onfcam4cnrt_line121_3349_0 = lt16_vv(lambda_nfcam4defst_line125_4821_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3350_0 = and16_vv(lambda_onfcam4cnrt_line121_2995_0, lambda_onfcam4cnrt_line121_3349_0);
      vector32 lambda_onfcam4cnrt_line113_1162_0 = mux16_vv(lambda_onfcam4cnrt_line121_3350_0, lambda_nfcam4defst_line125_4821_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1163_0 = lambda_onfcam4cnrt_line113_1162_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_16 = lambda_onfcam4cnrt_line113_1163_0;
      vector32 lambda_onfcam4cnrt_line121_3351_0 = mux16_vv(lambda_onfcam4cnrt_line121_3350_0, ct8_171_0, ct8_163_0);
      vector32 lambda_nfcam4defst_line125_6529_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4819_0);
      vector32 lambda_nfcam4defst_line125_6531_0 = mux16_vv(lambda_nfcam4defst_line125_6530_0, ct8_163_0, lambda_nfcam4defst_line125_6529_0);
      vector32 lambda_nfcam4defst_line125_6821_0 = mux16_vv(lambda_nfcam4defst_line125_6820_0, lambda_nfcam4defst_line125_6531_0, lambda_nfcam4defst_line125_4819_0);
      vector32 lambda_nfcam4defst_line125_6824_0 = lt16_vv(lambda_nfcam4defst_line125_6821_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6823_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6821_0);
      vector32 lambda_nfcam4defst_line125_6825_0 = mux16_vv(lambda_nfcam4defst_line125_6824_0, ct8_163_0, lambda_nfcam4defst_line125_6823_0);
      vector32 lambda_nfcam4defst_line125_6822_0 = lt16_vv(lambda_nfcam4defst_line125_6821_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6826_0 = mux16_vv(lambda_nfcam4defst_line125_6822_0, lambda_nfcam4defst_line125_6825_0, lambda_nfcam4defst_line125_6821_0);
      vector32 lambda_onfcam4cnrt_line122_931_0 = mult16_vv(lambda_onfcam4cnrt_line122_31_0, lambda_nfcam4defst_line125_6826_0);
      vector32 lambda_onfcam4cnrt_line122_932_0 = lambda_onfcam4cnrt_line122_931_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_16 = lambda_onfcam4cnrt_line122_932_0;
      vector32 lambda_onfcam4cnrt_line113_1064_0 = lambda_onfcam4cnrt_line113_1063_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_16 = lambda_onfcam4cnrt_line113_1064_0;
      vector32 lambda_nfcam4defst_line125_7831_0 = gt16_vv(lambda_nfcam4defst_line125_6341_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7832_0 = mux16_vv(lambda_nfcam4defst_line125_7831_0, lambda_nfcam4defst_line125_7183_0, lambda_nfcam4defst_line125_6341_0);
      vector32 lambda_nfcam4defst_line125_7833_0 = lt16_vv(lambda_nfcam4defst_line125_7832_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7834_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7832_0);
      vector32 lambda_nfcam4defst_line125_7835_0 = lt16_vv(lambda_nfcam4defst_line125_7832_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7836_0 = mux16_vv(lambda_nfcam4defst_line125_7835_0, ct8_163_0, lambda_nfcam4defst_line125_7834_0);
      vector32 lambda_nfcam4defst_line125_7837_0 = mux16_vv(lambda_nfcam4defst_line125_7833_0, lambda_nfcam4defst_line125_7836_0, lambda_nfcam4defst_line125_7832_0);
      vector32 lambda_onfcam4cnrt_line122_1129_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_7837_0);
      vector32 lambda_onfcam4cnrt_line122_1130_0 = lambda_onfcam4cnrt_line122_1129_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_28 = lambda_onfcam4cnrt_line122_1130_0;
      vector32 lambda_onfcam4cnrt_line122_958_0 = mult16_vv(calcXtk_194_0, lambda_nfcam4defst_line125_7214_0);
      vector32 lambda_nfcam4defst_line125_6991_0 = mux16_vv(lambda_nfcam4defst_line125_6990_0, ct8_163_0, lambda_nfcam4defst_line125_6989_0);
      vector32 lambda_nfcam4defst_line125_7384_0 = mux16_vv(lambda_nfcam4defst_line125_7383_0, lambda_nfcam4defst_line125_6991_0, lambda_nfcam4defst_line125_6066_0);
      vector32 lambda_nfcam4defst_line125_7386_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7384_0);
      vector32 lambda_nfcam4defst_line125_7387_0 = lt16_vv(lambda_nfcam4defst_line125_7384_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7385_0 = lt16_vv(lambda_nfcam4defst_line125_7384_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7388_0 = mux16_vv(lambda_nfcam4defst_line125_7387_0, ct8_163_0, lambda_nfcam4defst_line125_7386_0);
      vector32 lambda_nfcam4defst_line125_7389_0 = mux16_vv(lambda_nfcam4defst_line125_7385_0, lambda_nfcam4defst_line125_7388_0, lambda_nfcam4defst_line125_7384_0);
      vector32 lambda_onfcam4cnrt_line122_1006_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_7389_0);
      vector32 lambda_onfcam4cnrt_line122_1007_0 = lambda_onfcam4cnrt_line122_1006_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_20 = lambda_onfcam4cnrt_line122_1007_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_43 = lambda_onfcam4cnrt_line122_921_0;
      vector32 lambda_onfcam4cnrt_line121_2921_0 = gt16_vv(lambda_nfcam4defst_line125_4850_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3053_0 = and16_vv(lambda_onfcam4cnrt_line121_2921_0, lambda_onfcam4cnrt_line121_3052_0);
      vector32 lambda_onfcam4cnrt_line121_3054_0 = mux16_vv(lambda_onfcam4cnrt_line121_3053_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1013_0 = mux16_vv(lambda_onfcam4cnrt_line121_3053_0, lambda_nfcam4defst_line125_4850_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1014_0 = lambda_onfcam4cnrt_line113_1013_0;
      vector32 lambda_onfcam4cnrt_line121_3055_0 = lambda_onfcam4cnrt_line121_3054_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_11 = lambda_onfcam4cnrt_line121_3055_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_11 = lambda_onfcam4cnrt_line113_1014_0;
      vector32 lambda_onfcam4cnrt_line121_3241_0 = lt16_vv(lambda_nfcam4defst_line125_5846_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3242_0 = and16_vv(lambda_onfcam4cnrt_line121_2968_0, lambda_onfcam4cnrt_line121_3241_0);
      vector32 lambda_onfcam4cnrt_line121_3243_0 = mux16_vv(lambda_onfcam4cnrt_line121_3242_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3244_0 = lambda_onfcam4cnrt_line121_3243_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_21 = lambda_onfcam4cnrt_line121_3244_0;
      vector32 lambda_onfcam4cnrt_line113_1108_0 = mux16_vv(lambda_onfcam4cnrt_line121_3242_0, lambda_nfcam4defst_line125_5846_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1109_0 = lambda_onfcam4cnrt_line113_1108_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_21 = lambda_onfcam4cnrt_line113_1109_0;
      vector32 lambda_onfcam4cnrt_line121_2990_0 = gt16_vv(lambda_nfcam4defst_line125_4836_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3330_0 = and16_vv(lambda_onfcam4cnrt_line121_2990_0, lambda_onfcam4cnrt_line121_3329_0);
      vector32 lambda_onfcam4cnrt_line113_1152_0 = mux16_vv(lambda_onfcam4cnrt_line121_3330_0, lambda_nfcam4defst_line125_4836_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1153_0 = lambda_onfcam4cnrt_line113_1152_0;
      vector32 lambda_onfcam4cnrt_line121_3331_0 = mux16_vv(lambda_onfcam4cnrt_line121_3330_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3332_0 = lambda_onfcam4cnrt_line121_3331_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_25 = lambda_onfcam4cnrt_line121_3332_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_25 = lambda_onfcam4cnrt_line113_1153_0;
      vector32 lambda_onfcam4cnrt_line121_2954_0 = gt16_vv(lambda_nfcam4defst_line125_4823_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3185_0 = and16_vv(lambda_onfcam4cnrt_line121_2954_0, lambda_onfcam4cnrt_line121_3184_0);
      vector32 lambda_onfcam4cnrt_line113_1079_0 = mux16_vv(lambda_onfcam4cnrt_line121_3185_0, lambda_nfcam4defst_line125_4823_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1080_0 = lambda_onfcam4cnrt_line113_1079_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_22 = lambda_onfcam4cnrt_line113_1080_0;
      vector32 lambda_onfcam4cnrt_line121_3186_0 = mux16_vv(lambda_onfcam4cnrt_line121_3185_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3187_0 = lambda_onfcam4cnrt_line121_3186_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_22 = lambda_onfcam4cnrt_line121_3187_0;
      vector32 lambda_nfcam4defst_line125_7119_0 = gt16_vv(lambda_nfcam4defst_line125_5978_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7120_0 = mux16_vv(lambda_nfcam4defst_line125_7119_0, ct8_163_0, lambda_nfcam4defst_line125_7118_0);
      vector32 lambda_nfcam4defst_line125_6505_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_6121_0);
      vector32 lambda_nfcam4defst_line125_6507_0 = mux16_vv(lambda_nfcam4defst_line125_6506_0, ct8_163_0, lambda_nfcam4defst_line125_6505_0);
      vector32 lambda_nfcam4defst_line125_6765_0 = mux16_vv(lambda_nfcam4defst_line125_6764_0, lambda_nfcam4defst_line125_6507_0, lambda_nfcam4defst_line125_6121_0);
      vector32 lambda_nfcam4defst_line125_6766_0 = lt16_vv(lambda_nfcam4defst_line125_6765_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6767_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6765_0);
      vector32 lambda_nfcam4defst_line125_6768_0 = lt16_vv(lambda_nfcam4defst_line125_6765_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6769_0 = mux16_vv(lambda_nfcam4defst_line125_6768_0, ct8_163_0, lambda_nfcam4defst_line125_6767_0);
      vector32 lambda_nfcam4defst_line125_6770_0 = mux16_vv(lambda_nfcam4defst_line125_6766_0, lambda_nfcam4defst_line125_6769_0, lambda_nfcam4defst_line125_6765_0);
      vector32 lambda_onfcam4cnrt_line122_917_0 = lambda_nfcam4defst_line125_6770_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_42 = lambda_onfcam4cnrt_line122_917_0;
      vector32 lambda_nfcam4defst_line125_7026_0 = gt16_vv(lambda_nfcam4defst_line125_4859_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7027_0 = mux16_vv(lambda_nfcam4defst_line125_7026_0, ct8_163_0, lambda_nfcam4defst_line125_7025_0);
      vector32 lambda_nfcam4defst_line125_7468_0 = mux16_vv(lambda_nfcam4defst_line125_7467_0, lambda_nfcam4defst_line125_7027_0, lambda_nfcam4defst_line125_4859_0);
      vector32 lambda_nfcam4defst_line125_7469_0 = lt16_vv(lambda_nfcam4defst_line125_7468_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7471_0 = lt16_vv(lambda_nfcam4defst_line125_7468_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7470_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7468_0);
      vector32 lambda_nfcam4defst_line125_7472_0 = mux16_vv(lambda_nfcam4defst_line125_7471_0, ct8_163_0, lambda_nfcam4defst_line125_7470_0);
      vector32 lambda_nfcam4defst_line125_7473_0 = mux16_vv(lambda_nfcam4defst_line125_7469_0, lambda_nfcam4defst_line125_7472_0, lambda_nfcam4defst_line125_7468_0);
      vector32 lambda_onfcam4cnrt_line122_1028_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_7473_0);
      vector32 lambda_onfcam4cnrt_line122_1029_0 = lambda_onfcam4cnrt_line122_1028_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_29 = lambda_onfcam4cnrt_line122_1029_0;
      vector32 lambda_onfcam4cnrt_line113_955_0 = lambda_onfcam4cnrt_line113_954_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_25 = lambda_onfcam4cnrt_line113_955_0;
      vector32 lambda_onfcam4cnrt_line122_1000_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_7368_0);
      vector32 lambda_onfcam4cnrt_line122_1001_0 = lambda_onfcam4cnrt_line122_1000_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_37 = lambda_onfcam4cnrt_line122_1001_0;
      vector32 lambda_onfcam4cnrt_line121_3154_0 = mux16_vv(lambda_onfcam4cnrt_line121_3153_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3155_0 = lambda_onfcam4cnrt_line121_3154_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_16 = lambda_onfcam4cnrt_line121_3155_0;
      vector32 lambda_nfcam4defst_line125_6646_0 = mux16_vv(lambda_nfcam4defst_line125_6645_0, lambda_nfcam4defst_line125_6456_0, lambda_nfcam4defst_line125_4849_0);
      vector32 lambda_nfcam4defst_line125_6649_0 = lt16_vv(lambda_nfcam4defst_line125_6646_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6648_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6646_0);
      vector32 lambda_nfcam4defst_line125_6650_0 = mux16_vv(lambda_nfcam4defst_line125_6649_0, ct8_163_0, lambda_nfcam4defst_line125_6648_0);
      vector32 lambda_nfcam4defst_line125_6647_0 = lt16_vv(lambda_nfcam4defst_line125_6646_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6651_0 = mux16_vv(lambda_nfcam4defst_line125_6647_0, lambda_nfcam4defst_line125_6650_0, lambda_nfcam4defst_line125_6646_0);
      vector32 lambda_onfcam4cnrt_line122_884_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_6651_0);
      vector32 lambda_onfcam4cnrt_line122_885_0 = lambda_onfcam4cnrt_line122_884_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_11 = lambda_onfcam4cnrt_line122_885_0;
      vector32 lambda_onfcam4cnrt_line121_3399_0 = mux16_vv(lambda_onfcam4cnrt_line121_3398_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3400_0 = lambda_onfcam4cnrt_line121_3399_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_41 = lambda_onfcam4cnrt_line121_3400_0;
      vector32 lambda_nfcam4defst_line125_7684_0 = gt16_vv(lambda_nfcam4defst_line125_5978_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7685_0 = mux16_vv(lambda_nfcam4defst_line125_7684_0, lambda_nfcam4defst_line125_7120_0, lambda_nfcam4defst_line125_5978_0);
      vector32 lambda_nfcam4defst_line125_7688_0 = lt16_vv(lambda_nfcam4defst_line125_7685_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7687_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7685_0);
      vector32 lambda_nfcam4defst_line125_7689_0 = mux16_vv(lambda_nfcam4defst_line125_7688_0, ct8_163_0, lambda_nfcam4defst_line125_7687_0);
      vector32 lambda_nfcam4defst_line125_7686_0 = lt16_vv(lambda_nfcam4defst_line125_7685_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7690_0 = mux16_vv(lambda_nfcam4defst_line125_7686_0, lambda_nfcam4defst_line125_7689_0, lambda_nfcam4defst_line125_7685_0);
      vector32 lambda_onfcam4cnrt_line122_1089_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_7690_0);
      vector32 lambda_onfcam4cnrt_line122_1090_0 = lambda_onfcam4cnrt_line122_1089_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_1 = lambda_onfcam4cnrt_line122_1090_0;
      vector32 lambda_nfcam4defst_line125_6929_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5736_0);
      vector32 lambda_nfcam4defst_line125_6931_0 = mux16_vv(lambda_nfcam4defst_line125_6930_0, ct8_163_0, lambda_nfcam4defst_line125_6929_0);
      vector32 lambda_nfcam4defst_line125_7244_0 = mux16_vv(lambda_nfcam4defst_line125_7243_0, lambda_nfcam4defst_line125_6931_0, lambda_nfcam4defst_line125_5736_0);
      vector32 lambda_nfcam4defst_line125_7247_0 = lt16_vv(lambda_nfcam4defst_line125_7244_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7245_0 = lt16_vv(lambda_nfcam4defst_line125_7244_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3165_0 = and16_vv(lambda_onfcam4cnrt_line121_2949_0, lambda_onfcam4cnrt_line121_3164_0);
      vector32 lambda_onfcam4cnrt_line121_3166_0 = mux16_vv(lambda_onfcam4cnrt_line121_3165_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1069_0 = mux16_vv(lambda_onfcam4cnrt_line121_3165_0, lambda_nfcam4defst_line125_4853_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1070_0 = lambda_onfcam4cnrt_line113_1069_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_12 = lambda_onfcam4cnrt_line113_1070_0;
      vector32 lambda_onfcam4cnrt_line121_3167_0 = lambda_onfcam4cnrt_line121_3166_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_12 = lambda_onfcam4cnrt_line121_3167_0;
      vector32 lambda_nfcam4defst_line125_7637_0 = lt16_vv(lambda_nfcam4defst_line125_7636_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_6862_0 = gt16_vv(lambda_nfcam4defst_line125_4864_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6863_0 = mux16_vv(lambda_nfcam4defst_line125_6862_0, lambda_nfcam4defst_line125_6549_0, lambda_nfcam4defst_line125_4864_0);
      vector32 lambda_nfcam4defst_line125_6864_0 = lt16_vv(lambda_nfcam4defst_line125_6863_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6865_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6863_0);
      vector32 lambda_nfcam4defst_line125_6866_0 = lt16_vv(lambda_nfcam4defst_line125_6863_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6867_0 = mux16_vv(lambda_nfcam4defst_line125_6866_0, ct8_163_0, lambda_nfcam4defst_line125_6865_0);
      vector32 lambda_nfcam4defst_line125_6868_0 = mux16_vv(lambda_nfcam4defst_line125_6864_0, lambda_nfcam4defst_line125_6867_0, lambda_nfcam4defst_line125_6863_0);
      vector32 lambda_onfcam4cnrt_line122_943_0 = mult16_vv(lambda_onfcam4cnrt_line122_7_0, lambda_nfcam4defst_line125_6868_0);
      vector32 lambda_onfcam4cnrt_line122_944_0 = lambda_onfcam4cnrt_line122_943_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_17 = lambda_onfcam4cnrt_line122_944_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_12 = lambda_onfcam4cnrt_line122_938_0;
      vector32 lambda_nfcam4defst_line125_7633_0 = mux16_vv(lambda_nfcam4defst_line125_7632_0, ct8_163_0, lambda_nfcam4defst_line125_7631_0);
      vector32 lambda_nfcam4defst_line125_7634_0 = mux16_vv(lambda_nfcam4defst_line125_7630_0, lambda_nfcam4defst_line125_7633_0, lambda_nfcam4defst_line125_7629_0);
      vector32 lambda_onfcam4cnrt_line122_1074_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_7634_0);
      vector32 lambda_onfcam4cnrt_line122_1075_0 = lambda_onfcam4cnrt_line122_1074_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_11 = lambda_onfcam4cnrt_line122_1075_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_8 = lambda_onfcam4cnrt_line122_864_0;
      vector32 lambda_onfcam4cnrt_line121_3114_0 = mux16_vv(lambda_onfcam4cnrt_line121_3113_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3115_0 = lambda_onfcam4cnrt_line121_3114_0;
      vector32 lambda_onfcam4cnrt_line121_2998_0 = gt16_vv(lambda_nfcam4defst_line125_4854_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3362_0 = and16_vv(lambda_onfcam4cnrt_line121_2998_0, lambda_onfcam4cnrt_line121_3361_0);
      vector32 lambda_onfcam4cnrt_line121_3363_0 = mux16_vv(lambda_onfcam4cnrt_line121_3362_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3364_0 = lambda_onfcam4cnrt_line121_3363_0;
      vector32 lambda_onfcam4cnrt_line113_1168_0 = mux16_vv(lambda_onfcam4cnrt_line121_3362_0, lambda_nfcam4defst_line125_4854_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1169_0 = lambda_onfcam4cnrt_line113_1168_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_12 = lambda_onfcam4cnrt_line113_1169_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_12 = lambda_onfcam4cnrt_line121_3364_0;
      vector32 lambda_onfcam4cnrt_line121_2972_0 = gt16_vv(lambda_nfcam4defst_line125_5945_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3258_0 = and16_vv(lambda_onfcam4cnrt_line121_2972_0, lambda_onfcam4cnrt_line121_3257_0);
      vector32 lambda_onfcam4cnrt_line121_3259_0 = mux16_vv(lambda_onfcam4cnrt_line121_3258_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3260_0 = lambda_onfcam4cnrt_line121_3259_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_4 = lambda_onfcam4cnrt_line121_3260_0;
      vector32 lambda_onfcam4cnrt_line113_1116_0 = mux16_vv(lambda_onfcam4cnrt_line121_3258_0, lambda_nfcam4defst_line125_5945_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1117_0 = lambda_onfcam4cnrt_line113_1116_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_4 = lambda_onfcam4cnrt_line113_1117_0;
      vector32 lambda_onfcam4cnrt_line113_1136_0 = mux16_vv(lambda_onfcam4cnrt_line121_3298_0, lambda_nfcam4defst_line125_4842_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1137_0 = lambda_onfcam4cnrt_line113_1136_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_30 = lambda_onfcam4cnrt_line113_1137_0;
      vector32 lambda_nfcam4defst_line125_7154_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4836_0);
      vector32 lambda_nfcam4defst_line125_7156_0 = mux16_vv(lambda_nfcam4defst_line125_7155_0, ct8_163_0, lambda_nfcam4defst_line125_7154_0);
      vector32 lambda_nfcam4defst_line125_7769_0 = mux16_vv(lambda_nfcam4defst_line125_7768_0, lambda_nfcam4defst_line125_7156_0, lambda_nfcam4defst_line125_4836_0);
      vector32 lambda_nfcam4defst_line125_7770_0 = lt16_vv(lambda_nfcam4defst_line125_7769_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7772_0 = lt16_vv(lambda_nfcam4defst_line125_7769_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7771_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7769_0);
      vector32 lambda_nfcam4defst_line125_7773_0 = mux16_vv(lambda_nfcam4defst_line125_7772_0, ct8_163_0, lambda_nfcam4defst_line125_7771_0);
      vector32 lambda_nfcam4defst_line125_7774_0 = mux16_vv(lambda_nfcam4defst_line125_7770_0, lambda_nfcam4defst_line125_7773_0, lambda_nfcam4defst_line125_7769_0);
      vector32 lambda_onfcam4cnrt_line122_1112_0 = mult16_vv(lambda_onfcam4cnrt_line122_7_0, lambda_nfcam4defst_line125_7774_0);
      vector32 lambda_onfcam4cnrt_line122_1113_0 = lambda_onfcam4cnrt_line122_1112_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_25 = lambda_onfcam4cnrt_line122_1113_0;
      vector32 lambda_nfcam4defst_line125_7730_0 = lt16_vv(lambda_nfcam4defst_line125_7727_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7731_0 = mux16_vv(lambda_nfcam4defst_line125_7730_0, ct8_163_0, lambda_nfcam4defst_line125_7729_0);
      vector32 lambda_nfcam4defst_line125_7732_0 = mux16_vv(lambda_nfcam4defst_line125_7728_0, lambda_nfcam4defst_line125_7731_0, lambda_nfcam4defst_line125_7727_0);
      vector32 lambda_onfcam4cnrt_line122_1101_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_7732_0);
      vector32 lambda_onfcam4cnrt_line122_1102_0 = lambda_onfcam4cnrt_line122_1101_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_20 = lambda_onfcam4cnrt_line122_1102_0;
      vector32 lambda_nfcam4defst_line125_7269_0 = mux16_vv(lambda_nfcam4defst_line125_7268_0, ct8_163_0, lambda_nfcam4defst_line125_7267_0);
      vector32 lambda_nfcam4defst_line125_7332_0 = mux16_vv(lambda_nfcam4defst_line125_7331_0, ct8_163_0, lambda_nfcam4defst_line125_7330_0);
      vector32 lambda_nfcam4defst_line125_7333_0 = mux16_vv(lambda_nfcam4defst_line125_7329_0, lambda_nfcam4defst_line125_7332_0, lambda_nfcam4defst_line125_7328_0);
      vector32 lambda_onfcam4cnrt_line122_990_0 = mult16_vv(lambda_onfcam4cnrt_line122_4_0, lambda_nfcam4defst_line125_7333_0);
      vector32 lambda_onfcam4cnrt_line122_991_0 = lambda_onfcam4cnrt_line122_990_0;
      vector32 lambda_onfcam4cnrt_line121_3179_0 = lambda_onfcam4cnrt_line121_3178_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_17 = lambda_onfcam4cnrt_line121_3179_0;
      vector32 lambda_onfcam4cnrt_line121_2706_0 = gt16_vv(lambda_nfcam4defst_line125_5593_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2885_0 = and16_vv(lambda_onfcam4cnrt_line121_2706_0, lambda_onfcam4cnrt_line121_2884_0);
      vector32 lambda_onfcam4cnrt_line121_2886_0 = mux16_vv(lambda_onfcam4cnrt_line121_2885_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2887_0 = lambda_onfcam4cnrt_line121_2886_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_38 = lambda_onfcam4cnrt_line121_2887_0;
      vector32 lambda_onfcam4cnrt_line113_978_0 = mux16_vv(lambda_onfcam4cnrt_line121_2885_0, lambda_nfcam4defst_line125_5593_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_979_0 = lambda_onfcam4cnrt_line113_978_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_38 = lambda_onfcam4cnrt_line113_979_0;
      vector32 lambda_onfcam4cnrt_line121_2935_0 = gt16_vv(lambda_nfcam4defst_line125_6066_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3109_0 = and16_vv(lambda_onfcam4cnrt_line121_2935_0, lambda_onfcam4cnrt_line121_3108_0);
      vector32 lambda_onfcam4cnrt_line113_1041_0 = mux16_vv(lambda_onfcam4cnrt_line121_3109_0, lambda_nfcam4defst_line125_6066_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1042_0 = lambda_onfcam4cnrt_line113_1041_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_20 = lambda_onfcam4cnrt_line113_1042_0;
      vector32 lambda_onfcam4cnrt_line121_3110_0 = mux16_vv(lambda_onfcam4cnrt_line121_3109_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3111_0 = lambda_onfcam4cnrt_line121_3110_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_20 = lambda_onfcam4cnrt_line121_3111_0;
      vector32 lambda_onfcam4cnrt_line113_1172_0 = mux16_vv(lambda_onfcam4cnrt_line121_3370_0, lambda_nfcam4defst_line125_4848_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1173_0 = lambda_onfcam4cnrt_line113_1172_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_23 = lambda_onfcam4cnrt_line113_1173_0;
      vector32 lambda_nfcam4defst_line125_6933_0 = gt16_vv(lambda_nfcam4defst_line125_5769_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_6934_0 = mux16_vv(lambda_nfcam4defst_line125_6933_0, ct8_163_0, lambda_nfcam4defst_line125_6932_0);
      vector32 lambda_nfcam4defst_line125_7251_0 = mux16_vv(lambda_nfcam4defst_line125_7250_0, lambda_nfcam4defst_line125_6934_0, lambda_nfcam4defst_line125_5769_0);
      vector32 lambda_nfcam4defst_line125_7254_0 = lt16_vv(lambda_nfcam4defst_line125_7251_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7252_0 = lt16_vv(lambda_nfcam4defst_line125_7251_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7253_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7251_0);
      vector32 lambda_onfcam4cnrt_line121_3245_0 = lt16_vv(lambda_nfcam4defst_line125_5879_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3246_0 = and16_vv(lambda_onfcam4cnrt_line121_2969_0, lambda_onfcam4cnrt_line121_3245_0);
      vector32 lambda_onfcam4cnrt_line121_3247_0 = mux16_vv(lambda_onfcam4cnrt_line121_3246_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1110_0 = mux16_vv(lambda_onfcam4cnrt_line121_3246_0, lambda_nfcam4defst_line125_5879_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1111_0 = lambda_onfcam4cnrt_line113_1110_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_2 = lambda_onfcam4cnrt_line113_1111_0;
      vector32 lambda_onfcam4cnrt_line121_3248_0 = lambda_onfcam4cnrt_line121_3247_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_2 = lambda_onfcam4cnrt_line121_3248_0;
      vector32 lambda_onfcam4cnrt_line121_3385_0 = lt16_vv(lambda_nfcam4defst_line125_4863_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3386_0 = and16_vv(lambda_onfcam4cnrt_line121_3004_0, lambda_onfcam4cnrt_line121_3385_0);
      vector32 lambda_onfcam4cnrt_line113_1180_0 = mux16_vv(lambda_onfcam4cnrt_line121_3386_0, lambda_nfcam4defst_line125_4863_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3387_0 = mux16_vv(lambda_onfcam4cnrt_line121_3386_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1181_0 = lambda_onfcam4cnrt_line113_1180_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_33 = lambda_onfcam4cnrt_line113_1181_0;
      vector32 lambda_onfcam4cnrt_line121_3388_0 = lambda_onfcam4cnrt_line121_3387_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_33 = lambda_onfcam4cnrt_line121_3388_0;
      vector32 lambda_nfcam4defst_line125_7609_0 = lt16_vv(lambda_nfcam4defst_line125_7608_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_2679_0 = gt16_vv(lambda_nfcam4defst_line125_6352_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2777_0 = and16_vv(lambda_onfcam4cnrt_line121_2679_0, lambda_onfcam4cnrt_line121_2776_0);
      vector32 lambda_onfcam4cnrt_line121_2778_0 = mux16_vv(lambda_onfcam4cnrt_line121_2777_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_924_0 = mux16_vv(lambda_onfcam4cnrt_line121_2777_0, lambda_nfcam4defst_line125_6352_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_925_0 = lambda_onfcam4cnrt_line113_924_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_6 = lambda_onfcam4cnrt_line113_925_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_44 = lambda_onfcam4cnrt_line121_3348_0;
      vector32 lambda_onfcam4cnrt_line121_2779_0 = lambda_onfcam4cnrt_line121_2778_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_6 = lambda_onfcam4cnrt_line121_2779_0;
      vector32 lambda_nfcam4defst_line125_6968_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6033_0);
      vector32 lambda_nfcam4defst_line125_6970_0 = mux16_vv(lambda_nfcam4defst_line125_6969_0, ct8_163_0, lambda_nfcam4defst_line125_6968_0);
      vector32 lambda_nfcam4defst_line125_7335_0 = mux16_vv(lambda_nfcam4defst_line125_7334_0, lambda_nfcam4defst_line125_6970_0, lambda_nfcam4defst_line125_6033_0);
      vector32 lambda_nfcam4defst_line125_7337_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7335_0);
      vector32 lambda_nfcam4defst_line125_7336_0 = lt16_vv(lambda_nfcam4defst_line125_7335_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7338_0 = lt16_vv(lambda_nfcam4defst_line125_7335_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7339_0 = mux16_vv(lambda_nfcam4defst_line125_7338_0, ct8_163_0, lambda_nfcam4defst_line125_7337_0);
      vector32 lambda_nfcam4defst_line125_7340_0 = mux16_vv(lambda_nfcam4defst_line125_7336_0, lambda_nfcam4defst_line125_7339_0, lambda_nfcam4defst_line125_7335_0);
      vector32 lambda_onfcam4cnrt_line122_992_0 = mult16_vv(lambda_onfcam4cnrt_line122_0, lambda_nfcam4defst_line125_7340_0);
      vector32 lambda_onfcam4cnrt_line122_993_0 = lambda_onfcam4cnrt_line122_992_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_27 = lambda_onfcam4cnrt_line122_993_0;
      vector32 lambda_nfcam4defst_line125_7314_0 = mux16_vv(lambda_nfcam4defst_line125_7313_0, lambda_nfcam4defst_line125_6961_0, lambda_nfcam4defst_line125_4829_0);
      vector32 lambda_nfcam4defst_line125_7317_0 = lt16_vv(lambda_nfcam4defst_line125_7314_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7316_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7314_0);
      vector32 lambda_nfcam4defst_line125_7315_0 = lt16_vv(lambda_nfcam4defst_line125_7314_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7318_0 = mux16_vv(lambda_nfcam4defst_line125_7317_0, ct8_163_0, lambda_nfcam4defst_line125_7316_0);
      vector32 lambda_nfcam4defst_line125_7319_0 = mux16_vv(lambda_nfcam4defst_line125_7315_0, lambda_nfcam4defst_line125_7318_0, lambda_nfcam4defst_line125_7314_0);
      vector32 lambda_onfcam4cnrt_line122_987_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_7319_0);
      vector32 lambda_onfcam4cnrt_line122_988_0 = lambda_onfcam4cnrt_line122_987_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_19 = lambda_onfcam4cnrt_line122_988_0;
      vector32 lambda_onfcam4cnrt_line121_2820_0 = lt16_vv(lambda_nfcam4defst_line125_4807_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2821_0 = and16_vv(lambda_onfcam4cnrt_line121_2690_0, lambda_onfcam4cnrt_line121_2820_0);
      vector32 lambda_onfcam4cnrt_line121_2822_0 = mux16_vv(lambda_onfcam4cnrt_line121_2821_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2823_0 = lambda_onfcam4cnrt_line121_2822_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_39 = lambda_onfcam4cnrt_line121_2823_0;
      vector32 lambda_onfcam4cnrt_line113_946_0 = mux16_vv(lambda_onfcam4cnrt_line121_2821_0, lambda_nfcam4defst_line125_4807_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_947_0 = lambda_onfcam4cnrt_line113_946_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_39 = lambda_onfcam4cnrt_line113_947_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_32 = lambda_onfcam4cnrt_line122_1092_0;
      vector32 lambda_nfcam4defst_line125_7639_0 = lt16_vv(lambda_nfcam4defst_line125_7636_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7640_0 = mux16_vv(lambda_nfcam4defst_line125_7639_0, ct8_163_0, lambda_nfcam4defst_line125_7638_0);
      vector32 lambda_nfcam4defst_line125_7641_0 = mux16_vv(lambda_nfcam4defst_line125_7637_0, lambda_nfcam4defst_line125_7640_0, lambda_nfcam4defst_line125_7636_0);
      vector32 lambda_onfcam4cnrt_line122_1076_0 = mult16_vv(lambda_onfcam4cnrt_line122_0, lambda_nfcam4defst_line125_7641_0);
      vector32 lambda_onfcam4cnrt_line121_3204_pack_9 = lambda_onfcam4cnrt_line121_3115_0;
      vector32 lambda_nfcam4defst_line125_7312_0 = mux16_vv(lambda_nfcam4defst_line125_7308_0, lambda_nfcam4defst_line125_7311_0, lambda_nfcam4defst_line125_7307_0);
      vector32 lambda_onfcam4cnrt_line122_985_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_7312_0);
      vector32 lambda_onfcam4cnrt_line122_986_0 = lambda_onfcam4cnrt_line122_985_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_7 = lambda_onfcam4cnrt_line122_986_0;
      vector32 lambda_onfcam4cnrt_line122_892_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_6679_0);
      vector32 lambda_onfcam4cnrt_line122_893_0 = lambda_onfcam4cnrt_line122_892_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_19 = lambda_onfcam4cnrt_line122_893_0;
      vector32 lambda_nfcam4defst_line125_7813_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7811_0);
      vector32 lambda_nfcam4defst_line125_7815_0 = mux16_vv(lambda_nfcam4defst_line125_7814_0, ct8_163_0, lambda_nfcam4defst_line125_7813_0);
      vector32 lambda_nfcam4defst_line125_7816_0 = mux16_vv(lambda_nfcam4defst_line125_7812_0, lambda_nfcam4defst_line125_7815_0, lambda_nfcam4defst_line125_7811_0);
      vector32 lambda_onfcam4cnrt_line122_1123_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_7816_0);
      vector32 lambda_onfcam4cnrt_line122_1124_0 = lambda_onfcam4cnrt_line122_1123_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_29 = lambda_onfcam4cnrt_line122_1124_0;
      vector32 lambda_onfcam4cnrt_line122_1014_0 = lambda_onfcam4cnrt_line122_1013_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_35 = lambda_onfcam4cnrt_line122_1014_0;
      vector32 lambda_onfcam4cnrt_line121_3310_0 = and16_vv(lambda_onfcam4cnrt_line121_2985_0, lambda_onfcam4cnrt_line121_3309_0);
      vector32 lambda_onfcam4cnrt_line113_1142_0 = mux16_vv(lambda_onfcam4cnrt_line121_3310_0, lambda_nfcam4defst_line125_4806_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1143_0 = lambda_onfcam4cnrt_line113_1142_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_9 = lambda_onfcam4cnrt_line113_1143_0;
      vector32 lambda_onfcam4cnrt_line121_3311_0 = mux16_vv(lambda_onfcam4cnrt_line121_3310_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3312_0 = lambda_onfcam4cnrt_line121_3311_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_9 = lambda_onfcam4cnrt_line121_3312_0;
      vector32 lambda_onfcam4cnrt_line121_3232_0 = lambda_onfcam4cnrt_line121_3231_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_48 = lambda_onfcam4cnrt_line121_3232_0;
      vector32 lambda_onfcam4cnrt_line113_1132_0 = mux16_vv(lambda_onfcam4cnrt_line121_3290_0, lambda_nfcam4defst_line125_4812_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1133_0 = lambda_onfcam4cnrt_line113_1132_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_26 = lambda_onfcam4cnrt_line113_1133_0;
      vector32 lambda_nfcam4defst_line125_6476_0 = gt16_vv(lambda_nfcam4defst_line125_6022_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6477_0 = mux16_vv(lambda_nfcam4defst_line125_6476_0, ct8_163_0, lambda_nfcam4defst_line125_6475_0);
      vector32 lambda_onfcam4cnrt_line121_3339_0 = mux16_vv(lambda_onfcam4cnrt_line121_3338_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3340_0 = lambda_onfcam4cnrt_line121_3339_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_18 = lambda_onfcam4cnrt_line121_3340_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_0 = lambda_onfcam4cnrt_line122_928_0;
      vector32 lambda_nfcam4defst_line125_6949_0 = mux16_vv(lambda_nfcam4defst_line125_6948_0, ct8_163_0, lambda_nfcam4defst_line125_6947_0);
      vector32 lambda_nfcam4defst_line125_7286_0 = mux16_vv(lambda_nfcam4defst_line125_7285_0, lambda_nfcam4defst_line125_6949_0, lambda_nfcam4defst_line125_4850_0);
      vector32 lambda_nfcam4defst_line125_7287_0 = lt16_vv(lambda_nfcam4defst_line125_7286_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7288_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7286_0);
      vector32 lambda_nfcam4defst_line125_7289_0 = lt16_vv(lambda_nfcam4defst_line125_7286_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7290_0 = mux16_vv(lambda_nfcam4defst_line125_7289_0, ct8_163_0, lambda_nfcam4defst_line125_7288_0);
      vector32 lambda_nfcam4defst_line125_7291_0 = mux16_vv(lambda_nfcam4defst_line125_7287_0, lambda_nfcam4defst_line125_7290_0, lambda_nfcam4defst_line125_7286_0);
      vector32 lambda_onfcam4cnrt_line122_979_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_7291_0);
      vector32 lambda_onfcam4cnrt_line122_980_0 = lambda_onfcam4cnrt_line122_979_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_11 = lambda_onfcam4cnrt_line122_980_0;
      vector32 lambda_onfcam4cnrt_line122_894_0 = lambda_nfcam4defst_line125_6686_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_6 = lambda_onfcam4cnrt_line122_894_0;
      vector32 lambda_onfcam4cnrt_line121_3135_0 = lambda_onfcam4cnrt_line121_3134_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_25 = lambda_onfcam4cnrt_line121_3135_0;
      vector32 lambda_nfcam4defst_line125_7741_0 = mux16_vv(lambda_nfcam4defst_line125_7740_0, lambda_nfcam4defst_line125_7144_0, lambda_nfcam4defst_line125_4809_0);
      vector32 lambda_nfcam4defst_line125_7742_0 = lt16_vv(lambda_nfcam4defst_line125_7741_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7743_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7741_0);
      vector32 lambda_nfcam4defst_line125_7744_0 = lt16_vv(lambda_nfcam4defst_line125_7741_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7745_0 = mux16_vv(lambda_nfcam4defst_line125_7744_0, ct8_163_0, lambda_nfcam4defst_line125_7743_0);
      vector32 lambda_nfcam4defst_line125_7746_0 = mux16_vv(lambda_nfcam4defst_line125_7742_0, lambda_nfcam4defst_line125_7745_0, lambda_nfcam4defst_line125_7741_0);
      vector32 lambda_onfcam4cnrt_line122_1105_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_7746_0);
      vector32 lambda_onfcam4cnrt_line122_1106_0 = lambda_onfcam4cnrt_line122_1105_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_39 = lambda_onfcam4cnrt_line122_1106_0;
      vector32 lambda_nfcam4defst_line125_6553_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4822_0);
      vector32 lambda_nfcam4defst_line125_6555_0 = mux16_vv(lambda_nfcam4defst_line125_6554_0, ct8_163_0, lambda_nfcam4defst_line125_6553_0);
      vector32 lambda_nfcam4defst_line125_6877_0 = mux16_vv(lambda_nfcam4defst_line125_6876_0, lambda_nfcam4defst_line125_6555_0, lambda_nfcam4defst_line125_4822_0);
      vector32 lambda_nfcam4defst_line125_6879_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6877_0);
      vector32 lambda_nfcam4defst_line125_6878_0 = lt16_vv(lambda_nfcam4defst_line125_6877_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6880_0 = lt16_vv(lambda_nfcam4defst_line125_6877_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6881_0 = mux16_vv(lambda_nfcam4defst_line125_6880_0, ct8_163_0, lambda_nfcam4defst_line125_6879_0);
      vector32 lambda_nfcam4defst_line125_6882_0 = mux16_vv(lambda_nfcam4defst_line125_6878_0, lambda_nfcam4defst_line125_6881_0, lambda_nfcam4defst_line125_6877_0);
      vector32 lambda_onfcam4cnrt_line122_947_0 = mult16_vv(lambda_onfcam4cnrt_line122_4_0, lambda_nfcam4defst_line125_6882_0);
      vector32 lambda_onfcam4cnrt_line122_948_0 = lambda_onfcam4cnrt_line122_947_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_22 = lambda_onfcam4cnrt_line122_948_0;
      vector32 lambda_onfcam4cnrt_line113_1140_0 = mux16_vv(lambda_onfcam4cnrt_line121_3306_0, lambda_nfcam4defst_line125_6077_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1141_0 = lambda_onfcam4cnrt_line113_1140_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_20 = lambda_onfcam4cnrt_line113_1141_0;
      vector32 lambda_onfcam4cnrt_line113_1043_0 = mux16_vv(lambda_onfcam4cnrt_line121_3113_0, lambda_nfcam4defst_line125_4805_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1044_0 = lambda_onfcam4cnrt_line113_1043_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_9 = lambda_onfcam4cnrt_line113_1044_0;
      vector32 lambda_nfcam4defst_line125_7586_0 = gt16_vv(lambda_nfcam4defst_line125_5747_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7587_0 = mux16_vv(lambda_nfcam4defst_line125_7586_0, lambda_nfcam4defst_line125_7078_0, lambda_nfcam4defst_line125_5747_0);
      vector32 lambda_nfcam4defst_line125_7589_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7587_0);
      vector32 lambda_nfcam4defst_line125_7590_0 = lt16_vv(lambda_nfcam4defst_line125_7587_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7588_0 = lt16_vv(lambda_nfcam4defst_line125_7587_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7850_0 = mux16_vv(lambda_nfcam4defst_line125_7849_0, ct8_163_0, lambda_nfcam4defst_line125_7848_0);
      vector32 lambda_nfcam4defst_line125_7851_0 = mux16_vv(lambda_nfcam4defst_line125_7847_0, lambda_nfcam4defst_line125_7850_0, lambda_nfcam4defst_line125_7846_0);
      vector32 lambda_onfcam4cnrt_line122_1133_0 = mult16_vv(lambda_onfcam4cnrt_line122_7_0, lambda_nfcam4defst_line125_7851_0);
      vector32 lambda_onfcam4cnrt_line122_1134_0 = lambda_onfcam4cnrt_line122_1133_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_17 = lambda_onfcam4cnrt_line122_1134_0;
      vector32 lambda_onfcam4cnrt_line113_1112_0 = mux16_vv(lambda_onfcam4cnrt_line121_3250_0, lambda_nfcam4defst_line125_4851_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1113_0 = lambda_onfcam4cnrt_line113_1112_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_11 = lambda_onfcam4cnrt_line113_1113_0;
      vector32 lambda_onfcam4cnrt_line122_1077_0 = lambda_onfcam4cnrt_line122_1076_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_3 = lambda_onfcam4cnrt_line122_1077_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_48 = lambda_onfcam4cnrt_line122_1065_0;
      vector32 lambda_onfcam4cnrt_line122_959_0 = lambda_onfcam4cnrt_line122_958_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_8 = lambda_onfcam4cnrt_line122_959_0;
      vector32 lambda_nfcam4defst_line125_7266_0 = lt16_vv(lambda_nfcam4defst_line125_7265_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7270_0 = mux16_vv(lambda_nfcam4defst_line125_7266_0, lambda_nfcam4defst_line125_7269_0, lambda_nfcam4defst_line125_7265_0);
      vector32 lambda_onfcam4cnrt_line122_973_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_7270_0);
      vector32 lambda_onfcam4cnrt_line122_974_0 = lambda_onfcam4cnrt_line122_973_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_13 = lambda_onfcam4cnrt_line122_974_0;
      vector32 lambda_onfcam4cnrt_line121_3086_0 = mux16_vv(lambda_onfcam4cnrt_line121_3085_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3087_0 = lambda_onfcam4cnrt_line121_3086_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_1 = lambda_onfcam4cnrt_line121_3087_0;
      vector32 lambda_nfcam4defst_line125_7246_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7244_0);
      vector32 lambda_nfcam4defst_line125_7248_0 = mux16_vv(lambda_nfcam4defst_line125_7247_0, ct8_163_0, lambda_nfcam4defst_line125_7246_0);
      vector32 lambda_nfcam4defst_line125_7249_0 = mux16_vv(lambda_nfcam4defst_line125_7245_0, lambda_nfcam4defst_line125_7248_0, lambda_nfcam4defst_line125_7244_0);
      vector32 lambda_onfcam4cnrt_line122_968_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_7249_0);
      vector32 lambda_onfcam4cnrt_line122_969_0 = lambda_onfcam4cnrt_line122_968_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_34 = lambda_onfcam4cnrt_line122_969_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_27 = lambda_onfcam4cnrt_line113_1127_0;
      vector32 lambda_nfcam4defst_line125_7102_0 = mux16_vv(lambda_nfcam4defst_line125_7101_0, ct8_163_0, lambda_nfcam4defst_line125_7100_0);
      vector32 lambda_nfcam4defst_line125_7643_0 = mux16_vv(lambda_nfcam4defst_line125_7642_0, lambda_nfcam4defst_line125_7102_0, lambda_nfcam4defst_line125_5945_0);
      vector32 lambda_nfcam4defst_line125_7645_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7643_0);
      vector32 lambda_nfcam4defst_line125_7644_0 = lt16_vv(lambda_nfcam4defst_line125_7643_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7646_0 = lt16_vv(lambda_nfcam4defst_line125_7643_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7647_0 = mux16_vv(lambda_nfcam4defst_line125_7646_0, ct8_163_0, lambda_nfcam4defst_line125_7645_0);
      vector32 lambda_nfcam4defst_line125_7648_0 = mux16_vv(lambda_nfcam4defst_line125_7644_0, lambda_nfcam4defst_line125_7647_0, lambda_nfcam4defst_line125_7643_0);
      vector32 lambda_onfcam4cnrt_line122_1078_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_7648_0);
      vector32 lambda_onfcam4cnrt_line122_1079_0 = lambda_onfcam4cnrt_line122_1078_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_4 = lambda_onfcam4cnrt_line122_1079_0;
      vector32 lambda_onfcam4cnrt_line113_963_0 = lambda_onfcam4cnrt_line113_962_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_44 = lambda_onfcam4cnrt_line113_963_0;
      vector32 lambda_nfcam4defst_line125_7234_0 = mux16_vv(lambda_nfcam4defst_line125_7233_0, ct8_163_0, lambda_nfcam4defst_line125_7232_0);
      vector32 lambda_nfcam4defst_line125_7235_0 = mux16_vv(lambda_nfcam4defst_line125_7231_0, lambda_nfcam4defst_line125_7234_0, lambda_nfcam4defst_line125_7230_0);
      vector32 lambda_onfcam4cnrt_line122_964_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_7235_0);
      vector32 lambda_onfcam4cnrt_line122_965_0 = lambda_onfcam4cnrt_line122_964_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_14 = lambda_onfcam4cnrt_line122_965_0;
      vector32 lambda_onfcam4cnrt_line113_1011_0 = mux16_vv(lambda_onfcam4cnrt_line121_3049_0, lambda_nfcam4defst_line125_5868_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1012_0 = lambda_onfcam4cnrt_line113_1011_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_2 = lambda_onfcam4cnrt_line113_1012_0;
      vector32 lambda_onfcam4cnrt_line121_2840_0 = lt16_vv(lambda_nfcam4defst_line125_6286_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2841_0 = and16_vv(lambda_onfcam4cnrt_line121_2695_0, lambda_onfcam4cnrt_line121_2840_0);
      vector32 lambda_onfcam4cnrt_line121_2842_0 = mux16_vv(lambda_onfcam4cnrt_line121_2841_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2843_0 = lambda_onfcam4cnrt_line121_2842_0;
      vector32 lambda_onfcam4cnrt_line113_956_0 = mux16_vv(lambda_onfcam4cnrt_line121_2841_0, lambda_nfcam4defst_line125_6286_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_957_0 = lambda_onfcam4cnrt_line113_956_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_47 = lambda_onfcam4cnrt_line121_2843_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_47 = lambda_onfcam4cnrt_line113_957_0;
      vector32 lambda_nfcam4defst_line125_7788_0 = mux16_vv(lambda_nfcam4defst_line125_7784_0, lambda_nfcam4defst_line125_7787_0, lambda_nfcam4defst_line125_7783_0);
      vector32 lambda_onfcam4cnrt_line122_1116_0 = mult16_vv(lambda_onfcam4cnrt_line122_31_0, lambda_nfcam4defst_line125_7788_0);
      vector32 lambda_onfcam4cnrt_line122_1117_0 = lambda_onfcam4cnrt_line122_1116_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_18 = lambda_onfcam4cnrt_line122_1117_0;
      vector32 lambda_nfcam4defst_line125_7556_0 = mux16_vv(lambda_nfcam4defst_line125_7555_0, ct8_163_0, lambda_nfcam4defst_line125_7554_0);
      vector32 lambda_nfcam4defst_line125_7557_0 = mux16_vv(lambda_nfcam4defst_line125_7553_0, lambda_nfcam4defst_line125_7556_0, lambda_nfcam4defst_line125_7552_0);
      vector32 lambda_onfcam4cnrt_line122_1053_0 = mult16_vv(calcXtk_194_0, lambda_nfcam4defst_line125_7557_0);
      vector32 lambda_onfcam4cnrt_line122_1054_0 = lambda_onfcam4cnrt_line122_1053_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_8 = lambda_onfcam4cnrt_line122_1054_0;
      vector32 lambda_nfcam4defst_line125_7068_0 = gt16_vv(lambda_nfcam4defst_line125_4857_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7069_0 = mux16_vv(lambda_nfcam4defst_line125_7068_0, ct8_163_0, lambda_nfcam4defst_line125_7067_0);
      vector32 lambda_onfcam4cnrt_line121_2926_0 = gt16_vv(lambda_nfcam4defst_line125_6363_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3073_0 = and16_vv(lambda_onfcam4cnrt_line121_2926_0, lambda_onfcam4cnrt_line121_3072_0);
      vector32 lambda_onfcam4cnrt_line121_3074_0 = mux16_vv(lambda_onfcam4cnrt_line121_3073_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3075_0 = lambda_onfcam4cnrt_line121_3074_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_6 = lambda_onfcam4cnrt_line121_3075_0;
      vector32 lambda_onfcam4cnrt_line113_1023_0 = mux16_vv(lambda_onfcam4cnrt_line121_3073_0, lambda_nfcam4defst_line125_6363_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1024_0 = lambda_onfcam4cnrt_line113_1023_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_6 = lambda_onfcam4cnrt_line113_1024_0;
      vector32 lambda_nfcam4defst_line125_6546_0 = mux16_vv(lambda_nfcam4defst_line125_6545_0, ct8_163_0, lambda_nfcam4defst_line125_6544_0);
      vector32 lambda_nfcam4defst_line125_6856_0 = mux16_vv(lambda_nfcam4defst_line125_6855_0, lambda_nfcam4defst_line125_6546_0, lambda_nfcam4defst_line125_4846_0);
      vector32 lambda_nfcam4defst_line125_6859_0 = lt16_vv(lambda_nfcam4defst_line125_6856_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6857_0 = lt16_vv(lambda_nfcam4defst_line125_6856_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6858_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6856_0);
      vector32 lambda_nfcam4defst_line125_6860_0 = mux16_vv(lambda_nfcam4defst_line125_6859_0, ct8_163_0, lambda_nfcam4defst_line125_6858_0);
      vector32 lambda_nfcam4defst_line125_6861_0 = mux16_vv(lambda_nfcam4defst_line125_6857_0, lambda_nfcam4defst_line125_6860_0, lambda_nfcam4defst_line125_6856_0);
      vector32 lambda_onfcam4cnrt_line122_941_0 = mult16_vv(lambda_onfcam4cnrt_line122_7_0, lambda_nfcam4defst_line125_6861_0);
      vector32 lambda_onfcam4cnrt_line122_942_0 = lambda_onfcam4cnrt_line122_941_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_23 = lambda_onfcam4cnrt_line122_942_0;
      vector32 lambda_nfcam4defst_line125_6694_0 = gt16_vv(lambda_nfcam4defst_line125_6022_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6695_0 = mux16_vv(lambda_nfcam4defst_line125_6694_0, lambda_nfcam4defst_line125_6477_0, lambda_nfcam4defst_line125_6022_0);
      vector32 lambda_nfcam4defst_line125_6698_0 = lt16_vv(lambda_nfcam4defst_line125_6695_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6696_0 = lt16_vv(lambda_nfcam4defst_line125_6695_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6697_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6695_0);
      vector32 lambda_nfcam4defst_line125_6699_0 = mux16_vv(lambda_nfcam4defst_line125_6698_0, ct8_163_0, lambda_nfcam4defst_line125_6697_0);
      vector32 lambda_nfcam4defst_line125_6700_0 = mux16_vv(lambda_nfcam4defst_line125_6696_0, lambda_nfcam4defst_line125_6699_0, lambda_nfcam4defst_line125_6695_0);
      vector32 lambda_onfcam4cnrt_line122_897_0 = mult16_vv(lambda_onfcam4cnrt_line122_0, lambda_nfcam4defst_line125_6700_0);
      vector32 lambda_onfcam4cnrt_line122_898_0 = lambda_onfcam4cnrt_line122_897_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_27 = lambda_onfcam4cnrt_line122_898_0;
      vector32 lambda_nfcam4defst_line125_6717_0 = lt16_vv(lambda_nfcam4defst_line125_6716_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6721_0 = mux16_vv(lambda_nfcam4defst_line125_6717_0, lambda_nfcam4defst_line125_6720_0, lambda_nfcam4defst_line125_6716_0);
      vector32 lambda_onfcam4cnrt_line122_929_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_6819_0);
      vector32 lambda_onfcam4cnrt_line122_930_0 = lambda_onfcam4cnrt_line122_929_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_44 = lambda_onfcam4cnrt_line122_930_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_46 = lambda_onfcam4cnrt_line122_866_0;
      vector32 lambda_onfcam4cnrt_line121_2808_0 = lt16_vv(lambda_nfcam4defst_line125_4813_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_3204_pack_3 = lambda_onfcam4cnrt_line121_3059_0;
      vector32 lambda_nfcam4defst_line125_7565_0 = gt16_vv(lambda_nfcam4defst_line125_4857_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7566_0 = mux16_vv(lambda_nfcam4defst_line125_7565_0, lambda_nfcam4defst_line125_7069_0, lambda_nfcam4defst_line125_4857_0);
      vector32 lambda_nfcam4defst_line125_7569_0 = lt16_vv(lambda_nfcam4defst_line125_7566_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7568_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7566_0);
      vector32 lambda_nfcam4defst_line125_7567_0 = lt16_vv(lambda_nfcam4defst_line125_7566_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7570_0 = mux16_vv(lambda_nfcam4defst_line125_7569_0, ct8_163_0, lambda_nfcam4defst_line125_7568_0);
      vector32 lambda_nfcam4defst_line125_7571_0 = mux16_vv(lambda_nfcam4defst_line125_7567_0, lambda_nfcam4defst_line125_7570_0, lambda_nfcam4defst_line125_7566_0);
      vector32 lambda_onfcam4cnrt_line122_1057_0 = mult16_vv(lambda_onfcam4cnrt_line122_7_0, lambda_nfcam4defst_line125_7571_0);
      vector32 lambda_onfcam4cnrt_line122_1058_0 = lambda_onfcam4cnrt_line122_1057_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_31 = lambda_onfcam4cnrt_line122_1058_0;
      vector32 lambda_onfcam4cnrt_line121_3294_0 = and16_vv(lambda_onfcam4cnrt_line121_2981_0, lambda_onfcam4cnrt_line121_3293_0);
      vector32 lambda_onfcam4cnrt_line121_3295_0 = mux16_vv(lambda_onfcam4cnrt_line121_3294_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3296_0 = lambda_onfcam4cnrt_line121_3295_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_37 = lambda_onfcam4cnrt_line121_3296_0;
      vector32 lambda_onfcam4cnrt_line113_1134_0 = mux16_vv(lambda_onfcam4cnrt_line121_3294_0, lambda_nfcam4defst_line125_4839_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1135_0 = lambda_onfcam4cnrt_line113_1134_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_37 = lambda_onfcam4cnrt_line113_1135_0;
      vector32 lambda_onfcam4cnrt_line121_3303_0 = mux16_vv(lambda_onfcam4cnrt_line121_3302_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3304_0 = lambda_onfcam4cnrt_line121_3303_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_36 = lambda_onfcam4cnrt_line121_3304_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_42 = lambda_onfcam4cnrt_line122_1107_0;
      vector32 lambda_nfcam4defst_line125_7152_0 = gt16_vv(lambda_nfcam4defst_line125_6209_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7153_0 = mux16_vv(lambda_nfcam4defst_line125_7152_0, ct8_163_0, lambda_nfcam4defst_line125_7151_0);
      vector32 lambda_onfcam4cnrt_line121_1791_0 = sub16_vv(cnr_371_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_4811_0 = lambda_onfcam4cnrt_line121_1791_0;
      vector32 lambda_nfcam4defst_line125_6978_0 = gt16_vv(lambda_nfcam4defst_line125_4811_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7355_0 = gt16_vv(lambda_nfcam4defst_line125_4811_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3092_0 = lt16_vv(lambda_nfcam4defst_line125_4811_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_6977_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4811_0);
      vector32 lambda_onfcam4cnrt_line121_2931_0 = gt16_vv(lambda_nfcam4defst_line125_4811_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3093_0 = and16_vv(lambda_onfcam4cnrt_line121_2931_0, lambda_onfcam4cnrt_line121_3092_0);
      vector32 lambda_onfcam4cnrt_line121_3094_0 = mux16_vv(lambda_onfcam4cnrt_line121_3093_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3095_0 = lambda_onfcam4cnrt_line121_3094_0;
      vector32 lambda_nfcam4defst_line125_6979_0 = mux16_vv(lambda_nfcam4defst_line125_6978_0, ct8_163_0, lambda_nfcam4defst_line125_6977_0);
      vector32 lambda_nfcam4defst_line125_7356_0 = mux16_vv(lambda_nfcam4defst_line125_7355_0, lambda_nfcam4defst_line125_6979_0, lambda_nfcam4defst_line125_4811_0);
      vector32 lambda_nfcam4defst_line125_7359_0 = lt16_vv(lambda_nfcam4defst_line125_7356_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7357_0 = lt16_vv(lambda_nfcam4defst_line125_7356_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7358_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7356_0);
      vector32 lambda_nfcam4defst_line125_7360_0 = mux16_vv(lambda_nfcam4defst_line125_7359_0, ct8_163_0, lambda_nfcam4defst_line125_7358_0);
      vector32 lambda_nfcam4defst_line125_7361_0 = mux16_vv(lambda_nfcam4defst_line125_7357_0, lambda_nfcam4defst_line125_7360_0, lambda_nfcam4defst_line125_7356_0);
      vector32 lambda_onfcam4cnrt_line113_1033_0 = mux16_vv(lambda_onfcam4cnrt_line121_3093_0, lambda_nfcam4defst_line125_4811_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1034_0 = lambda_onfcam4cnrt_line113_1033_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_26 = lambda_onfcam4cnrt_line113_1034_0;
      vector32 lambda_onfcam4cnrt_line122_998_0 = mult16_vv(lambda_onfcam4cnrt_line122_4_0, lambda_nfcam4defst_line125_7361_0);
      vector32 lambda_onfcam4cnrt_line122_999_0 = lambda_onfcam4cnrt_line122_998_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_26 = lambda_onfcam4cnrt_line121_3095_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_26 = lambda_onfcam4cnrt_line122_999_0;
      vector32 lambda_nfcam4defst_line125_6242_0 = lambda_onfcam4cnrt_line121_2563_0;
      vector32 lambda_nfcam4defst_line125_7789_0 = gt16_vv(lambda_nfcam4defst_line125_6242_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7164_0 = gt16_vv(lambda_nfcam4defst_line125_6242_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7163_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6242_0);
      vector32 lambda_nfcam4defst_line125_7165_0 = mux16_vv(lambda_nfcam4defst_line125_7164_0, ct8_163_0, lambda_nfcam4defst_line125_7163_0);
      vector32 lambda_onfcam4cnrt_line121_2993_0 = gt16_vv(lambda_nfcam4defst_line125_6242_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7790_0 = mux16_vv(lambda_nfcam4defst_line125_7789_0, lambda_nfcam4defst_line125_7165_0, lambda_nfcam4defst_line125_6242_0);
      vector32 lambda_nfcam4defst_line125_7793_0 = lt16_vv(lambda_nfcam4defst_line125_7790_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7792_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7790_0);
      vector32 lambda_nfcam4defst_line125_7791_0 = lt16_vv(lambda_nfcam4defst_line125_7790_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7794_0 = mux16_vv(lambda_nfcam4defst_line125_7793_0, ct8_163_0, lambda_nfcam4defst_line125_7792_0);
      vector32 lambda_nfcam4defst_line125_7795_0 = mux16_vv(lambda_nfcam4defst_line125_7791_0, lambda_nfcam4defst_line125_7794_0, lambda_nfcam4defst_line125_7790_0);
      vector32 lambda_onfcam4cnrt_line122_1118_0 = lambda_nfcam4defst_line125_7795_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_0 = lambda_onfcam4cnrt_line122_1118_0;
      vector32 lambda_onfcam4cnrt_line121_3341_0 = lt16_vv(lambda_nfcam4defst_line125_6242_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3342_0 = and16_vv(lambda_onfcam4cnrt_line121_2993_0, lambda_onfcam4cnrt_line121_3341_0);
      vector32 lambda_onfcam4cnrt_line121_3343_0 = mux16_vv(lambda_onfcam4cnrt_line121_3342_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1158_0 = mux16_vv(lambda_onfcam4cnrt_line121_3342_0, lambda_nfcam4defst_line125_6242_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1159_0 = lambda_onfcam4cnrt_line113_1158_0;
      vector32 lambda_onfcam4cnrt_line121_3344_0 = lambda_onfcam4cnrt_line121_3343_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_0 = lambda_onfcam4cnrt_line121_3344_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_0 = lambda_onfcam4cnrt_line113_1159_0;
      vector32 lambda_onfcam4cnrt_line121_3352_0 = lambda_onfcam4cnrt_line121_3351_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_16 = lambda_onfcam4cnrt_line121_3352_0;
      vector32 lambda_nfcam4defst_line125_4858_0 = lambda_onfcam4cnrt_line121_1838_0;
      vector32 lambda_nfcam4defst_line125_6532_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4858_0);
      vector32 lambda_onfcam4cnrt_line121_2860_0 = lt16_vv(lambda_nfcam4defst_line125_4858_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2700_0 = gt16_vv(lambda_nfcam4defst_line125_4858_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2861_0 = and16_vv(lambda_onfcam4cnrt_line121_2700_0, lambda_onfcam4cnrt_line121_2860_0);
      vector32 lambda_onfcam4cnrt_line121_2862_0 = mux16_vv(lambda_onfcam4cnrt_line121_2861_0, ct8_171_0, ct8_163_0);
      vector32 lambda_nfcam4defst_line125_6533_0 = gt16_vv(lambda_nfcam4defst_line125_4858_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6534_0 = mux16_vv(lambda_nfcam4defst_line125_6533_0, ct8_163_0, lambda_nfcam4defst_line125_6532_0);
      vector32 lambda_nfcam4defst_line125_6827_0 = gt16_vv(lambda_nfcam4defst_line125_4858_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6828_0 = mux16_vv(lambda_nfcam4defst_line125_6827_0, lambda_nfcam4defst_line125_6534_0, lambda_nfcam4defst_line125_4858_0);
      vector32 lambda_nfcam4defst_line125_6831_0 = lt16_vv(lambda_nfcam4defst_line125_6828_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6829_0 = lt16_vv(lambda_nfcam4defst_line125_6828_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line113_966_0 = mux16_vv(lambda_onfcam4cnrt_line121_2861_0, lambda_nfcam4defst_line125_4858_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_967_0 = lambda_onfcam4cnrt_line113_966_0;
      vector32 lambda_onfcam4cnrt_line121_2863_0 = lambda_onfcam4cnrt_line121_2862_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_29 = lambda_onfcam4cnrt_line121_2863_0;
      vector32 lambda_nfcam4defst_line125_6830_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6828_0);
      vector32 lambda_nfcam4defst_line125_6832_0 = mux16_vv(lambda_nfcam4defst_line125_6831_0, ct8_163_0, lambda_nfcam4defst_line125_6830_0);
      vector32 lambda_nfcam4defst_line125_6833_0 = mux16_vv(lambda_nfcam4defst_line125_6829_0, lambda_nfcam4defst_line125_6832_0, lambda_nfcam4defst_line125_6828_0);
      vector32 lambda_onfcam4cnrt_line122_933_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_6833_0);
      vector32 lambda_onfcam4cnrt_line122_934_0 = lambda_onfcam4cnrt_line122_933_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_29 = lambda_onfcam4cnrt_line122_934_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_29 = lambda_onfcam4cnrt_line113_967_0;
      vector32 lambda_nfcam4defst_line125_7176_0 = gt16_vv(lambda_nfcam4defst_line125_6011_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7177_0 = mux16_vv(lambda_nfcam4defst_line125_7176_0, ct8_163_0, lambda_nfcam4defst_line125_7175_0);
      vector32 lambda_nfcam4defst_line125_7818_0 = mux16_vv(lambda_nfcam4defst_line125_7817_0, lambda_nfcam4defst_line125_7177_0, lambda_nfcam4defst_line125_6011_0);
      vector32 lambda_nfcam4defst_line125_7819_0 = lt16_vv(lambda_nfcam4defst_line125_7818_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7821_0 = lt16_vv(lambda_nfcam4defst_line125_7818_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7820_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7818_0);
      vector32 lambda_nfcam4defst_line125_7822_0 = mux16_vv(lambda_nfcam4defst_line125_7821_0, ct8_163_0, lambda_nfcam4defst_line125_7820_0);
      vector32 lambda_nfcam4defst_line125_7823_0 = mux16_vv(lambda_nfcam4defst_line125_7819_0, lambda_nfcam4defst_line125_7822_0, lambda_nfcam4defst_line125_7818_0);
      vector32 lambda_onfcam4cnrt_line122_1125_0 = mult16_vv(lambda_onfcam4cnrt_line122_0, lambda_nfcam4defst_line125_7823_0);
      vector32 lambda_onfcam4cnrt_line122_1126_0 = lambda_onfcam4cnrt_line122_1125_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_45 = lambda_onfcam4cnrt_line122_1126_0;
      vector32 lambda_nfcam4defst_line125_7515_0 = mux16_vv(lambda_nfcam4defst_line125_7511_0, lambda_nfcam4defst_line125_7514_0, lambda_nfcam4defst_line125_7510_0);
      vector32 lambda_onfcam4cnrt_line122_1040_0 = mult16_vv(lambda_onfcam4cnrt_line122_4_0, lambda_nfcam4defst_line125_7515_0);
      vector32 lambda_onfcam4cnrt_line122_1041_0 = lambda_onfcam4cnrt_line122_1040_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_38 = lambda_onfcam4cnrt_line122_1041_0;
      vector32 lambda_nfcam4defst_line125_7761_0 = gt16_vv(lambda_nfcam4defst_line125_6209_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7762_0 = mux16_vv(lambda_nfcam4defst_line125_7761_0, lambda_nfcam4defst_line125_7153_0, lambda_nfcam4defst_line125_6209_0);
      vector32 lambda_nfcam4defst_line125_7763_0 = lt16_vv(lambda_nfcam4defst_line125_7762_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7765_0 = lt16_vv(lambda_nfcam4defst_line125_7762_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7764_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7762_0);
      vector32 lambda_nfcam4defst_line125_7766_0 = mux16_vv(lambda_nfcam4defst_line125_7765_0, ct8_163_0, lambda_nfcam4defst_line125_7764_0);
      vector32 lambda_nfcam4defst_line125_7767_0 = mux16_vv(lambda_nfcam4defst_line125_7763_0, lambda_nfcam4defst_line125_7766_0, lambda_nfcam4defst_line125_7762_0);
      vector32 lambda_onfcam4cnrt_line122_1110_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_7767_0);
      vector32 lambda_onfcam4cnrt_line122_1111_0 = lambda_onfcam4cnrt_line122_1110_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_43 = lambda_onfcam4cnrt_line122_1111_0;
      vector32 lambda_onfcam4cnrt_line121_3299_0 = mux16_vv(lambda_onfcam4cnrt_line121_3298_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3300_0 = lambda_onfcam4cnrt_line121_3299_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_30 = lambda_onfcam4cnrt_line121_3300_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_31 = lambda_onfcam4cnrt_line113_996_0;
      vector32 lambda_nfcam4defst_line125_7739_0 = mux16_vv(lambda_nfcam4defst_line125_7735_0, lambda_nfcam4defst_line125_7738_0, lambda_nfcam4defst_line125_7734_0);
      vector32 lambda_onfcam4cnrt_line122_1103_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_7739_0);
      vector32 lambda_onfcam4cnrt_line122_1104_0 = lambda_onfcam4cnrt_line122_1103_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_9 = lambda_onfcam4cnrt_line122_1104_0;
      vector32 lambda_nfcam4defst_line125_7591_0 = mux16_vv(lambda_nfcam4defst_line125_7590_0, ct8_163_0, lambda_nfcam4defst_line125_7589_0);
      vector32 lambda_nfcam4defst_line125_7592_0 = mux16_vv(lambda_nfcam4defst_line125_7588_0, lambda_nfcam4defst_line125_7591_0, lambda_nfcam4defst_line125_7587_0);
      vector32 lambda_onfcam4cnrt_line122_1063_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_7592_0);
      vector32 lambda_onfcam4cnrt_line122_1064_0 = lambda_onfcam4cnrt_line122_1063_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_34 = lambda_onfcam4cnrt_line122_1064_0;
      vector32 lambda_onfcam4cnrt_line121_2687_0 = gt16_vv(lambda_nfcam4defst_line125_4813_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_onfcam4cnrt_line121_2809_0 = and16_vv(lambda_onfcam4cnrt_line121_2687_0, lambda_onfcam4cnrt_line121_2808_0);
      vector32 lambda_onfcam4cnrt_line121_2810_0 = mux16_vv(lambda_onfcam4cnrt_line121_2809_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_2811_0 = lambda_onfcam4cnrt_line121_2810_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_36 = lambda_onfcam4cnrt_line121_2811_0;
      vector32 lambda_onfcam4cnrt_line113_940_0 = mux16_vv(lambda_onfcam4cnrt_line121_2809_0, lambda_nfcam4defst_line125_4813_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_941_0 = lambda_onfcam4cnrt_line113_940_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_36 = lambda_onfcam4cnrt_line113_941_0;
      vector32 lambda_onfcam4cnrt_line121_2712_0 = lt16_vv(lambda_nfcam4defst_line125_4798_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2713_0 = and16_vv(lambda_onfcam4cnrt_line121_2663_0, lambda_onfcam4cnrt_line121_2712_0);
      vector32 lambda_onfcam4cnrt_line121_2714_0 = mux16_vv(lambda_onfcam4cnrt_line121_2713_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_892_0 = mux16_vv(lambda_onfcam4cnrt_line121_2713_0, lambda_nfcam4defst_line125_4798_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_893_0 = lambda_onfcam4cnrt_line113_892_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_8 = lambda_onfcam4cnrt_line113_893_0;
      vector32 lambda_onfcam4cnrt_line121_2715_0 = lambda_onfcam4cnrt_line121_2714_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_8 = lambda_onfcam4cnrt_line121_2715_0;
      vector32 lambda_nfcam4defst_line125_4843_0 = lambda_onfcam4cnrt_line121_1823_0;
      vector32 lambda_nfcam4defst_line125_6472_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_4843_0);
      vector32 lambda_onfcam4cnrt_line121_2680_0 = gt16_vv(lambda_nfcam4defst_line125_4843_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6473_0 = gt16_vv(lambda_nfcam4defst_line125_4843_0, lambda_nfcam4defst_line125_6419_0);
      vector32 lambda_nfcam4defst_line125_6687_0 = gt16_vv(lambda_nfcam4defst_line125_4843_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_nfcam4defst_line125_6474_0 = mux16_vv(lambda_nfcam4defst_line125_6473_0, ct8_163_0, lambda_nfcam4defst_line125_6472_0);
      vector32 lambda_nfcam4defst_line125_6688_0 = mux16_vv(lambda_nfcam4defst_line125_6687_0, lambda_nfcam4defst_line125_6474_0, lambda_nfcam4defst_line125_4843_0);
      vector32 lambda_nfcam4defst_line125_6689_0 = lt16_vv(lambda_nfcam4defst_line125_6688_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6691_0 = lt16_vv(lambda_nfcam4defst_line125_6688_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_onfcam4cnrt_line121_2780_0 = lt16_vv(lambda_nfcam4defst_line125_4843_0, lambda_onfcam4cnrt_line121_2662_0);
      vector32 lambda_onfcam4cnrt_line121_2781_0 = and16_vv(lambda_onfcam4cnrt_line121_2680_0, lambda_onfcam4cnrt_line121_2780_0);
      vector32 lambda_onfcam4cnrt_line121_2782_0 = mux16_vv(lambda_onfcam4cnrt_line121_2781_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_926_0 = mux16_vv(lambda_onfcam4cnrt_line121_2781_0, lambda_nfcam4defst_line125_4843_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_927_0 = lambda_onfcam4cnrt_line113_926_0;
      vector32 lambda_onfcam4cnrt_line113_990_pack_10 = lambda_onfcam4cnrt_line113_927_0;
      // add lambda_onfcam4cnrt_line113_990_0 <= (lambda_onfcam4cnrt_line113_990_pack_48 , lambda_onfcam4cnrt_line113_990_pack_47 , lambda_onfcam4cnrt_line113_990_pack_46 , lambda_onfcam4cnrt_line113_990_pack_45 , lambda_onfcam4cnrt_line113_990_pack_44 , lambda_onfcam4cnrt_line113_990_pack_43 , lambda_onfcam4cnrt_line113_990_pack_42 , lambda_onfcam4cnrt_line113_990_pack_41 , lambda_onfcam4cnrt_line113_990_pack_40 , lambda_onfcam4cnrt_line113_990_pack_39 , lambda_onfcam4cnrt_line113_990_pack_38 , lambda_onfcam4cnrt_line113_990_pack_37 , lambda_onfcam4cnrt_line113_990_pack_36 , lambda_onfcam4cnrt_line113_990_pack_35 , lambda_onfcam4cnrt_line113_990_pack_34 , lambda_onfcam4cnrt_line113_990_pack_33 , lambda_onfcam4cnrt_line113_990_pack_32 , lambda_onfcam4cnrt_line113_990_pack_31 , lambda_onfcam4cnrt_line113_990_pack_30 , lambda_onfcam4cnrt_line113_990_pack_29 , lambda_onfcam4cnrt_line113_990_pack_28 , lambda_onfcam4cnrt_line113_990_pack_27 , lambda_onfcam4cnrt_line113_990_pack_26 , lambda_onfcam4cnrt_line113_990_pack_25 , lambda_onfcam4cnrt_line113_990_pack_24 , lambda_onfcam4cnrt_line113_990_pack_23 , lambda_onfcam4cnrt_line113_990_pack_22 , lambda_onfcam4cnrt_line113_990_pack_21 , lambda_onfcam4cnrt_line113_990_pack_20 , lambda_onfcam4cnrt_line113_990_pack_19 , lambda_onfcam4cnrt_line113_990_pack_18 , lambda_onfcam4cnrt_line113_990_pack_17 , lambda_onfcam4cnrt_line113_990_pack_16 , lambda_onfcam4cnrt_line113_990_pack_15 , lambda_onfcam4cnrt_line113_990_pack_14 , lambda_onfcam4cnrt_line113_990_pack_13 , lambda_onfcam4cnrt_line113_990_pack_12 , lambda_onfcam4cnrt_line113_990_pack_11 , lambda_onfcam4cnrt_line113_990_pack_10 , lambda_onfcam4cnrt_line113_990_pack_9 , lambda_onfcam4cnrt_line113_990_pack_8 , lambda_onfcam4cnrt_line113_990_pack_7 , lambda_onfcam4cnrt_line113_990_pack_6 , lambda_onfcam4cnrt_line113_990_pack_5 , lambda_onfcam4cnrt_line113_990_pack_4 , lambda_onfcam4cnrt_line113_990_pack_3 , lambda_onfcam4cnrt_line113_990_pack_2 , lambda_onfcam4cnrt_line113_990_pack_1 , lambda_onfcam4cnrt_line113_990_pack_0)
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_1 = add16_vv(lambda_onfcam4cnrt_line113_990_pack_48, lambda_onfcam4cnrt_line113_990_pack_47);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_2 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_1, lambda_onfcam4cnrt_line113_990_pack_46);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_3 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_2, lambda_onfcam4cnrt_line113_990_pack_45);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_4 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_3, lambda_onfcam4cnrt_line113_990_pack_44);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_5 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_4, lambda_onfcam4cnrt_line113_990_pack_43);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_6 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_5, lambda_onfcam4cnrt_line113_990_pack_42);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_7 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_6, lambda_onfcam4cnrt_line113_990_pack_41);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_8 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_7, lambda_onfcam4cnrt_line113_990_pack_40);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_9 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_8, lambda_onfcam4cnrt_line113_990_pack_39);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_10 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_9, lambda_onfcam4cnrt_line113_990_pack_38);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_11 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_10, lambda_onfcam4cnrt_line113_990_pack_37);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_12 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_11, lambda_onfcam4cnrt_line113_990_pack_36);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_13 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_12, lambda_onfcam4cnrt_line113_990_pack_35);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_14 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_13, lambda_onfcam4cnrt_line113_990_pack_34);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_15 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_14, lambda_onfcam4cnrt_line113_990_pack_33);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_16 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_15, lambda_onfcam4cnrt_line113_990_pack_32);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_17 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_16, lambda_onfcam4cnrt_line113_990_pack_31);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_18 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_17, lambda_onfcam4cnrt_line113_990_pack_30);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_19 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_18, lambda_onfcam4cnrt_line113_990_pack_29);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_20 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_19, lambda_onfcam4cnrt_line113_990_pack_28);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_21 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_20, lambda_onfcam4cnrt_line113_990_pack_27);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_22 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_21, lambda_onfcam4cnrt_line113_990_pack_26);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_23 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_22, lambda_onfcam4cnrt_line113_990_pack_25);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_24 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_23, lambda_onfcam4cnrt_line113_990_pack_24);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_25 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_24, lambda_onfcam4cnrt_line113_990_pack_23);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_26 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_25, lambda_onfcam4cnrt_line113_990_pack_22);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_27 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_26, lambda_onfcam4cnrt_line113_990_pack_21);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_28 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_27, lambda_onfcam4cnrt_line113_990_pack_20);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_29 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_28, lambda_onfcam4cnrt_line113_990_pack_19);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_30 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_29, lambda_onfcam4cnrt_line113_990_pack_18);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_31 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_30, lambda_onfcam4cnrt_line113_990_pack_17);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_32 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_31, lambda_onfcam4cnrt_line113_990_pack_16);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_33 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_32, lambda_onfcam4cnrt_line113_990_pack_15);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_34 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_33, lambda_onfcam4cnrt_line113_990_pack_14);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_35 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_34, lambda_onfcam4cnrt_line113_990_pack_13);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_36 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_35, lambda_onfcam4cnrt_line113_990_pack_12);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_37 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_36, lambda_onfcam4cnrt_line113_990_pack_11);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_38 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_37, lambda_onfcam4cnrt_line113_990_pack_10);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_39 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_38, lambda_onfcam4cnrt_line113_990_pack_9);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_40 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_39, lambda_onfcam4cnrt_line113_990_pack_8);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_41 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_40, lambda_onfcam4cnrt_line113_990_pack_7);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_42 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_41, lambda_onfcam4cnrt_line113_990_pack_6);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_43 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_42, lambda_onfcam4cnrt_line113_990_pack_5);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_44 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_43, lambda_onfcam4cnrt_line113_990_pack_4);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_45 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_44, lambda_onfcam4cnrt_line113_990_pack_3);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_46 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_45, lambda_onfcam4cnrt_line113_990_pack_2);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_47 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_46, lambda_onfcam4cnrt_line113_990_pack_1);
      vector32 lambda_onfcam4cnrt_line113_990_0_cotmp_48 = add16_vv(lambda_onfcam4cnrt_line113_990_0_cotmp_47, lambda_onfcam4cnrt_line113_990_pack_0);
      vector32 lambda_onfcam4cnrt_line113_990_0 = lambda_onfcam4cnrt_line113_990_0_cotmp_48;

      vector32 lambda_onfcam4cnrt_line139_143_0 = lambda_onfcam4cnrt_line113_990_0;
      vector32 lambda_onfcam4cnrt_line121_2783_0 = lambda_onfcam4cnrt_line121_2782_0;
      vector32 lambda_onfcam4cnrt_line121_2908_pack_10 = lambda_onfcam4cnrt_line121_2783_0;
      // add lambda_onfcam4cnrt_line121_2908_0 <= (lambda_onfcam4cnrt_line121_2908_pack_48 , lambda_onfcam4cnrt_line121_2908_pack_47 , lambda_onfcam4cnrt_line121_2908_pack_46 , lambda_onfcam4cnrt_line121_2908_pack_45 , lambda_onfcam4cnrt_line121_2908_pack_44 , lambda_onfcam4cnrt_line121_2908_pack_43 , lambda_onfcam4cnrt_line121_2908_pack_42 , lambda_onfcam4cnrt_line121_2908_pack_41 , lambda_onfcam4cnrt_line121_2908_pack_40 , lambda_onfcam4cnrt_line121_2908_pack_39 , lambda_onfcam4cnrt_line121_2908_pack_38 , lambda_onfcam4cnrt_line121_2908_pack_37 , lambda_onfcam4cnrt_line121_2908_pack_36 , lambda_onfcam4cnrt_line121_2908_pack_35 , lambda_onfcam4cnrt_line121_2908_pack_34 , lambda_onfcam4cnrt_line121_2908_pack_33 , lambda_onfcam4cnrt_line121_2908_pack_32 , lambda_onfcam4cnrt_line121_2908_pack_31 , lambda_onfcam4cnrt_line121_2908_pack_30 , lambda_onfcam4cnrt_line121_2908_pack_29 , lambda_onfcam4cnrt_line121_2908_pack_28 , lambda_onfcam4cnrt_line121_2908_pack_27 , lambda_onfcam4cnrt_line121_2908_pack_26 , lambda_onfcam4cnrt_line121_2908_pack_25 , lambda_onfcam4cnrt_line121_2908_pack_24 , lambda_onfcam4cnrt_line121_2908_pack_23 , lambda_onfcam4cnrt_line121_2908_pack_22 , lambda_onfcam4cnrt_line121_2908_pack_21 , lambda_onfcam4cnrt_line121_2908_pack_20 , lambda_onfcam4cnrt_line121_2908_pack_19 , lambda_onfcam4cnrt_line121_2908_pack_18 , lambda_onfcam4cnrt_line121_2908_pack_17 , lambda_onfcam4cnrt_line121_2908_pack_16 , lambda_onfcam4cnrt_line121_2908_pack_15 , lambda_onfcam4cnrt_line121_2908_pack_14 , lambda_onfcam4cnrt_line121_2908_pack_13 , lambda_onfcam4cnrt_line121_2908_pack_12 , lambda_onfcam4cnrt_line121_2908_pack_11 , lambda_onfcam4cnrt_line121_2908_pack_10 , lambda_onfcam4cnrt_line121_2908_pack_9 , lambda_onfcam4cnrt_line121_2908_pack_8 , lambda_onfcam4cnrt_line121_2908_pack_7 , lambda_onfcam4cnrt_line121_2908_pack_6 , lambda_onfcam4cnrt_line121_2908_pack_5 , lambda_onfcam4cnrt_line121_2908_pack_4 , lambda_onfcam4cnrt_line121_2908_pack_3 , lambda_onfcam4cnrt_line121_2908_pack_2 , lambda_onfcam4cnrt_line121_2908_pack_1 , lambda_onfcam4cnrt_line121_2908_pack_0)
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_1 = add16_vv(lambda_onfcam4cnrt_line121_2908_pack_48, lambda_onfcam4cnrt_line121_2908_pack_47);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_2 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_1, lambda_onfcam4cnrt_line121_2908_pack_46);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_3 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_2, lambda_onfcam4cnrt_line121_2908_pack_45);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_4 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_3, lambda_onfcam4cnrt_line121_2908_pack_44);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_5 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_4, lambda_onfcam4cnrt_line121_2908_pack_43);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_6 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_5, lambda_onfcam4cnrt_line121_2908_pack_42);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_7 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_6, lambda_onfcam4cnrt_line121_2908_pack_41);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_8 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_7, lambda_onfcam4cnrt_line121_2908_pack_40);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_9 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_8, lambda_onfcam4cnrt_line121_2908_pack_39);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_10 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_9, lambda_onfcam4cnrt_line121_2908_pack_38);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_11 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_10, lambda_onfcam4cnrt_line121_2908_pack_37);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_12 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_11, lambda_onfcam4cnrt_line121_2908_pack_36);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_13 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_12, lambda_onfcam4cnrt_line121_2908_pack_35);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_14 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_13, lambda_onfcam4cnrt_line121_2908_pack_34);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_15 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_14, lambda_onfcam4cnrt_line121_2908_pack_33);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_16 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_15, lambda_onfcam4cnrt_line121_2908_pack_32);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_17 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_16, lambda_onfcam4cnrt_line121_2908_pack_31);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_18 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_17, lambda_onfcam4cnrt_line121_2908_pack_30);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_19 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_18, lambda_onfcam4cnrt_line121_2908_pack_29);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_20 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_19, lambda_onfcam4cnrt_line121_2908_pack_28);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_21 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_20, lambda_onfcam4cnrt_line121_2908_pack_27);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_22 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_21, lambda_onfcam4cnrt_line121_2908_pack_26);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_23 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_22, lambda_onfcam4cnrt_line121_2908_pack_25);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_24 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_23, lambda_onfcam4cnrt_line121_2908_pack_24);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_25 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_24, lambda_onfcam4cnrt_line121_2908_pack_23);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_26 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_25, lambda_onfcam4cnrt_line121_2908_pack_22);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_27 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_26, lambda_onfcam4cnrt_line121_2908_pack_21);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_28 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_27, lambda_onfcam4cnrt_line121_2908_pack_20);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_29 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_28, lambda_onfcam4cnrt_line121_2908_pack_19);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_30 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_29, lambda_onfcam4cnrt_line121_2908_pack_18);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_31 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_30, lambda_onfcam4cnrt_line121_2908_pack_17);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_32 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_31, lambda_onfcam4cnrt_line121_2908_pack_16);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_33 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_32, lambda_onfcam4cnrt_line121_2908_pack_15);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_34 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_33, lambda_onfcam4cnrt_line121_2908_pack_14);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_35 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_34, lambda_onfcam4cnrt_line121_2908_pack_13);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_36 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_35, lambda_onfcam4cnrt_line121_2908_pack_12);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_37 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_36, lambda_onfcam4cnrt_line121_2908_pack_11);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_38 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_37, lambda_onfcam4cnrt_line121_2908_pack_10);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_39 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_38, lambda_onfcam4cnrt_line121_2908_pack_9);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_40 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_39, lambda_onfcam4cnrt_line121_2908_pack_8);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_41 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_40, lambda_onfcam4cnrt_line121_2908_pack_7);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_42 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_41, lambda_onfcam4cnrt_line121_2908_pack_6);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_43 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_42, lambda_onfcam4cnrt_line121_2908_pack_5);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_44 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_43, lambda_onfcam4cnrt_line121_2908_pack_4);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_45 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_44, lambda_onfcam4cnrt_line121_2908_pack_3);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_46 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_45, lambda_onfcam4cnrt_line121_2908_pack_2);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_47 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_46, lambda_onfcam4cnrt_line121_2908_pack_1);
      vector32 lambda_onfcam4cnrt_line121_2908_0_cotmp_48 = add16_vv(lambda_onfcam4cnrt_line121_2908_0_cotmp_47, lambda_onfcam4cnrt_line121_2908_pack_0);
      vector32 lambda_onfcam4cnrt_line121_2908_0 = lambda_onfcam4cnrt_line121_2908_0_cotmp_48;

      vector32 lambda_onfcam4cnrt_line139_138_0 = lambda_onfcam4cnrt_line121_2908_0;
      vector32 lambda_onfcam4cnrt_line139_140_0 = rshift16_vv(lambda_onfcam4cnrt_line139_138_0, ct8_171_0);
      vector32 lambda_onfcam4cnrt_line139_141_0 = eq16_vv(lambda_onfcam4cnrt_line139_138_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line139_142_0 = mux16_vv(lambda_onfcam4cnrt_line139_141_0, ct8_171_0, lambda_onfcam4cnrt_line139_138_0);
      vector32 lambda_onfcam4cnrt_line139_144_0 = add16_vv(lambda_onfcam4cnrt_line139_143_0, lambda_onfcam4cnrt_line139_140_0);
      vector32 lambda_onfcam4cnrt_line139_139_0 = ne16_vv(lambda_onfcam4cnrt_line139_138_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line139_145_0 = div16_vv(lambda_onfcam4cnrt_line139_144_0, lambda_onfcam4cnrt_line139_142_0);
      vector32 lambda_onfcam4cnrt_line139_146_0 = mux16_vv(lambda_onfcam4cnrt_line139_139_0, lambda_onfcam4cnrt_line139_145_0, ct8_163_0);
      vector32 lambda_nfcam4defst_line125_6690_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6688_0);
      vector32 lambda_nfcam4defst_line125_6692_0 = mux16_vv(lambda_nfcam4defst_line125_6691_0, ct8_163_0, lambda_nfcam4defst_line125_6690_0);
      vector32 lambda_nfcam4defst_line125_6693_0 = mux16_vv(lambda_nfcam4defst_line125_6689_0, lambda_nfcam4defst_line125_6692_0, lambda_nfcam4defst_line125_6688_0);
      vector32 lambda_onfcam4cnrt_line122_895_0 = mult16_vv(lambda_onfcam4cnrt_line122_4_0, lambda_nfcam4defst_line125_6693_0);
      vector32 lambda_onfcam4cnrt_line122_896_0 = lambda_onfcam4cnrt_line122_895_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_10 = lambda_onfcam4cnrt_line122_896_0;
      vector32 lambda_onfcam4cnrt_line121_1798_0 = sub16_vv(cnr_378_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_4818_0 = lambda_onfcam4cnrt_line121_1798_0;
      vector32 lambda_nfcam4defst_line125_7873_0 = gt16_vv(lambda_nfcam4defst_line125_4818_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_3005_0 = gt16_vv(lambda_nfcam4defst_line125_4818_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3389_0 = lt16_vv(lambda_nfcam4defst_line125_4818_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7200_0 = gt16_vv(lambda_nfcam4defst_line125_4818_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7199_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4818_0);
      vector32 lambda_nfcam4defst_line125_7201_0 = mux16_vv(lambda_nfcam4defst_line125_7200_0, ct8_163_0, lambda_nfcam4defst_line125_7199_0);
      vector32 lambda_nfcam4defst_line125_7874_0 = mux16_vv(lambda_nfcam4defst_line125_7873_0, lambda_nfcam4defst_line125_7201_0, lambda_nfcam4defst_line125_4818_0);
      vector32 lambda_nfcam4defst_line125_7876_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7874_0);
      vector32 lambda_onfcam4cnrt_line121_3390_0 = and16_vv(lambda_onfcam4cnrt_line121_3005_0, lambda_onfcam4cnrt_line121_3389_0);
      vector32 lambda_onfcam4cnrt_line113_1182_0 = mux16_vv(lambda_onfcam4cnrt_line121_3390_0, lambda_nfcam4defst_line125_4818_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1183_0 = lambda_onfcam4cnrt_line113_1182_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_15 = lambda_onfcam4cnrt_line113_1183_0;
      vector32 lambda_onfcam4cnrt_line121_3391_0 = mux16_vv(lambda_onfcam4cnrt_line121_3390_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3392_0 = lambda_onfcam4cnrt_line121_3391_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_15 = lambda_onfcam4cnrt_line121_3392_0;
      vector32 lambda_nfcam4defst_line125_7877_0 = lt16_vv(lambda_nfcam4defst_line125_7874_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7878_0 = mux16_vv(lambda_nfcam4defst_line125_7877_0, ct8_163_0, lambda_nfcam4defst_line125_7876_0);
      vector32 lambda_nfcam4defst_line125_7875_0 = lt16_vv(lambda_nfcam4defst_line125_7874_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7879_0 = mux16_vv(lambda_nfcam4defst_line125_7875_0, lambda_nfcam4defst_line125_7878_0, lambda_nfcam4defst_line125_7874_0);
      vector32 lambda_onfcam4cnrt_line122_1141_0 = mult16_vv(lambda_onfcam4cnrt_line122_19_0, lambda_nfcam4defst_line125_7879_0);
      vector32 lambda_onfcam4cnrt_line122_1142_0 = lambda_onfcam4cnrt_line122_1141_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_15 = lambda_onfcam4cnrt_line122_1142_0;
      vector32 lambda_nfcam4defst_line125_7342_0 = mux16_vv(lambda_nfcam4defst_line125_7341_0, lambda_nfcam4defst_line125_6973_0, lambda_nfcam4defst_line125_5967_0);
      vector32 lambda_nfcam4defst_line125_7344_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7342_0);
      vector32 lambda_nfcam4defst_line125_7343_0 = lt16_vv(lambda_nfcam4defst_line125_7342_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7345_0 = lt16_vv(lambda_nfcam4defst_line125_7342_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7346_0 = mux16_vv(lambda_nfcam4defst_line125_7345_0, ct8_163_0, lambda_nfcam4defst_line125_7344_0);
      vector32 lambda_nfcam4defst_line125_7347_0 = mux16_vv(lambda_nfcam4defst_line125_7343_0, lambda_nfcam4defst_line125_7346_0, lambda_nfcam4defst_line125_7342_0);
      vector32 lambda_onfcam4cnrt_line122_994_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_7347_0);
      vector32 lambda_onfcam4cnrt_line122_995_0 = lambda_onfcam4cnrt_line122_994_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_1 = lambda_onfcam4cnrt_line122_995_0;
      vector32 lambda_nfcam4defst_line125_6198_0 = lambda_onfcam4cnrt_line121_2539_0;
      vector32 lambda_nfcam4defst_line125_7005_0 = gt16_vv(lambda_nfcam4defst_line125_6198_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7418_0 = gt16_vv(lambda_nfcam4defst_line125_6198_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7004_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6198_0);
      vector32 lambda_nfcam4defst_line125_7006_0 = mux16_vv(lambda_nfcam4defst_line125_7005_0, ct8_163_0, lambda_nfcam4defst_line125_7004_0);
      vector32 lambda_nfcam4defst_line125_7419_0 = mux16_vv(lambda_nfcam4defst_line125_7418_0, lambda_nfcam4defst_line125_7006_0, lambda_nfcam4defst_line125_6198_0);
      vector32 lambda_nfcam4defst_line125_7422_0 = lt16_vv(lambda_nfcam4defst_line125_7419_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7420_0 = lt16_vv(lambda_nfcam4defst_line125_7419_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3128_0 = lt16_vv(lambda_nfcam4defst_line125_6198_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_2940_0 = gt16_vv(lambda_nfcam4defst_line125_6198_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3129_0 = and16_vv(lambda_onfcam4cnrt_line121_2940_0, lambda_onfcam4cnrt_line121_3128_0);
      vector32 lambda_onfcam4cnrt_line113_1051_0 = mux16_vv(lambda_onfcam4cnrt_line121_3129_0, lambda_nfcam4defst_line125_6198_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1052_0 = lambda_onfcam4cnrt_line113_1051_0;
      vector32 lambda_onfcam4cnrt_line121_3130_0 = mux16_vv(lambda_onfcam4cnrt_line121_3129_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3131_0 = lambda_onfcam4cnrt_line121_3130_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_43 = lambda_onfcam4cnrt_line121_3131_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_43 = lambda_onfcam4cnrt_line113_1052_0;
      vector32 lambda_nfcam4defst_line125_7421_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7419_0);
      vector32 lambda_nfcam4defst_line125_7423_0 = mux16_vv(lambda_nfcam4defst_line125_7422_0, ct8_163_0, lambda_nfcam4defst_line125_7421_0);
      vector32 lambda_nfcam4defst_line125_7424_0 = mux16_vv(lambda_nfcam4defst_line125_7420_0, lambda_nfcam4defst_line125_7423_0, lambda_nfcam4defst_line125_7419_0);
      vector32 lambda_onfcam4cnrt_line122_1015_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_7424_0);
      vector32 lambda_onfcam4cnrt_line122_1016_0 = lambda_onfcam4cnrt_line122_1015_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_43 = lambda_onfcam4cnrt_line122_1016_0;
      vector32 lambda_nfcam4defst_line125_7093_0 = mux16_vv(lambda_nfcam4defst_line125_7092_0, ct8_163_0, lambda_nfcam4defst_line125_7091_0);
      vector32 lambda_nfcam4defst_line125_7622_0 = mux16_vv(lambda_nfcam4defst_line125_7621_0, lambda_nfcam4defst_line125_7093_0, lambda_nfcam4defst_line125_5879_0);
      vector32 lambda_nfcam4defst_line125_7624_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7622_0);
      vector32 lambda_nfcam4defst_line125_7625_0 = lt16_vv(lambda_nfcam4defst_line125_7622_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7623_0 = lt16_vv(lambda_nfcam4defst_line125_7622_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7626_0 = mux16_vv(lambda_nfcam4defst_line125_7625_0, ct8_163_0, lambda_nfcam4defst_line125_7624_0);
      vector32 lambda_nfcam4defst_line125_7613_0 = mux16_vv(lambda_nfcam4defst_line125_7609_0, lambda_nfcam4defst_line125_7612_0, lambda_nfcam4defst_line125_7608_0);
      vector32 lambda_onfcam4cnrt_line122_1068_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_7613_0);
      vector32 lambda_onfcam4cnrt_line122_1069_0 = lambda_onfcam4cnrt_line122_1068_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_13 = lambda_onfcam4cnrt_line122_1069_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_7 = lambda_onfcam4cnrt_line121_3067_0;
      vector32 lambda_onfcam4cnrt_line121_1806_0 = sub16_vv(cnr_386_0, cnr_352_0);
      vector32 lambda_nfcam4defst_line125_4826_0 = lambda_onfcam4cnrt_line121_1806_0;
      vector32 lambda_onfcam4cnrt_line121_3196_0 = lt16_vv(lambda_nfcam4defst_line125_4826_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_2957_0 = gt16_vv(lambda_nfcam4defst_line125_4826_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3197_0 = and16_vv(lambda_onfcam4cnrt_line121_2957_0, lambda_onfcam4cnrt_line121_3196_0);
      vector32 lambda_onfcam4cnrt_line121_3198_0 = mux16_vv(lambda_onfcam4cnrt_line121_3197_0, ct8_171_0, ct8_163_0);
      vector32 lambda_nfcam4defst_line125_7537_0 = gt16_vv(lambda_nfcam4defst_line125_4826_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7056_0 = gt16_vv(lambda_nfcam4defst_line125_4826_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_onfcam4cnrt_line121_3199_0 = lambda_onfcam4cnrt_line121_3198_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_40 = lambda_onfcam4cnrt_line121_3199_0;
      vector32 lambda_nfcam4defst_line125_7055_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4826_0);
      vector32 lambda_onfcam4cnrt_line113_1085_0 = mux16_vv(lambda_onfcam4cnrt_line121_3197_0, lambda_nfcam4defst_line125_4826_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1086_0 = lambda_onfcam4cnrt_line113_1085_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_40 = lambda_onfcam4cnrt_line113_1086_0;
      vector32 lambda_nfcam4defst_line125_7057_0 = mux16_vv(lambda_nfcam4defst_line125_7056_0, ct8_163_0, lambda_nfcam4defst_line125_7055_0);
      vector32 lambda_nfcam4defst_line125_7538_0 = mux16_vv(lambda_nfcam4defst_line125_7537_0, lambda_nfcam4defst_line125_7057_0, lambda_nfcam4defst_line125_4826_0);
      vector32 lambda_nfcam4defst_line125_7540_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7538_0);
      vector32 lambda_nfcam4defst_line125_7541_0 = lt16_vv(lambda_nfcam4defst_line125_7538_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7542_0 = mux16_vv(lambda_nfcam4defst_line125_7541_0, ct8_163_0, lambda_nfcam4defst_line125_7540_0);
      vector32 lambda_nfcam4defst_line125_7539_0 = lt16_vv(lambda_nfcam4defst_line125_7538_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7543_0 = mux16_vv(lambda_nfcam4defst_line125_7539_0, lambda_nfcam4defst_line125_7542_0, lambda_nfcam4defst_line125_7538_0);
      vector32 lambda_onfcam4cnrt_line122_1048_0 = mult16_vv(calcXtk_194_0, lambda_nfcam4defst_line125_7543_0);
      vector32 lambda_onfcam4cnrt_line122_1049_0 = lambda_onfcam4cnrt_line122_1048_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_40 = lambda_onfcam4cnrt_line122_1049_0;
      vector32 lambda_onfcam4cnrt_line113_1167_0 = lambda_onfcam4cnrt_line113_1166_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_45 = lambda_onfcam4cnrt_line113_1167_0;
      vector32 lambda_nfcam4defst_line125_7170_0 = gt16_vv(lambda_nfcam4defst_line125_4821_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7171_0 = mux16_vv(lambda_nfcam4defst_line125_7170_0, ct8_163_0, lambda_nfcam4defst_line125_7169_0);
      vector32 lambda_nfcam4defst_line125_7804_0 = mux16_vv(lambda_nfcam4defst_line125_7803_0, lambda_nfcam4defst_line125_7171_0, lambda_nfcam4defst_line125_4821_0);
      vector32 lambda_nfcam4defst_line125_7805_0 = lt16_vv(lambda_nfcam4defst_line125_7804_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7807_0 = lt16_vv(lambda_nfcam4defst_line125_7804_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7806_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7804_0);
      vector32 lambda_nfcam4defst_line125_7808_0 = mux16_vv(lambda_nfcam4defst_line125_7807_0, ct8_163_0, lambda_nfcam4defst_line125_7806_0);
      vector32 lambda_nfcam4defst_line125_7809_0 = mux16_vv(lambda_nfcam4defst_line125_7805_0, lambda_nfcam4defst_line125_7808_0, lambda_nfcam4defst_line125_7804_0);
      vector32 lambda_onfcam4cnrt_line122_1121_0 = mult16_vv(lambda_onfcam4cnrt_line122_31_0, lambda_nfcam4defst_line125_7809_0);
      vector32 lambda_onfcam4cnrt_line122_1122_0 = lambda_onfcam4cnrt_line122_1121_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_16 = lambda_onfcam4cnrt_line122_1122_0;
      vector32 lambda_onfcam4cnrt_line121_3254_0 = and16_vv(lambda_onfcam4cnrt_line121_2971_0, lambda_onfcam4cnrt_line121_3253_0);
      vector32 lambda_onfcam4cnrt_line121_3255_0 = mux16_vv(lambda_onfcam4cnrt_line121_3254_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1114_0 = mux16_vv(lambda_onfcam4cnrt_line121_3254_0, lambda_nfcam4defst_line125_5912_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1115_0 = lambda_onfcam4cnrt_line113_1114_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_3 = lambda_onfcam4cnrt_line113_1115_0;
      vector32 lambda_onfcam4cnrt_line121_3256_0 = lambda_onfcam4cnrt_line121_3255_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_3 = lambda_onfcam4cnrt_line121_3256_0;
      vector32 lambda_onfcam4cnrt_line113_1164_0 = mux16_vv(lambda_onfcam4cnrt_line121_3354_0, lambda_nfcam4defst_line125_4860_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1165_0 = lambda_onfcam4cnrt_line113_1164_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_29 = lambda_onfcam4cnrt_line113_1165_0;
      vector32 lambda_nfcam4defst_line125_7013_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_4802_0);
      vector32 lambda_nfcam4defst_line125_7015_0 = mux16_vv(lambda_nfcam4defst_line125_7014_0, ct8_163_0, lambda_nfcam4defst_line125_7013_0);
      vector32 lambda_nfcam4defst_line125_7440_0 = mux16_vv(lambda_nfcam4defst_line125_7439_0, lambda_nfcam4defst_line125_7015_0, lambda_nfcam4defst_line125_4802_0);
      vector32 lambda_nfcam4defst_line125_7443_0 = lt16_vv(lambda_nfcam4defst_line125_7440_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7441_0 = lt16_vv(lambda_nfcam4defst_line125_7440_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7442_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7440_0);
      vector32 lambda_nfcam4defst_line125_7444_0 = mux16_vv(lambda_nfcam4defst_line125_7443_0, ct8_163_0, lambda_nfcam4defst_line125_7442_0);
      vector32 lambda_nfcam4defst_line125_7445_0 = mux16_vv(lambda_nfcam4defst_line125_7441_0, lambda_nfcam4defst_line125_7444_0, lambda_nfcam4defst_line125_7440_0);
      vector32 lambda_onfcam4cnrt_line122_1021_0 = mult16_vv(lambda_onfcam4cnrt_line122_31_0, lambda_nfcam4defst_line125_7445_0);
      vector32 lambda_onfcam4cnrt_line122_1022_0 = lambda_onfcam4cnrt_line122_1021_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_18 = lambda_onfcam4cnrt_line122_1022_0;
      vector32 lambda_nfcam4defst_line125_7720_0 = mux16_vv(lambda_nfcam4defst_line125_7719_0, lambda_nfcam4defst_line125_7135_0, lambda_nfcam4defst_line125_4815_0);
      vector32 lambda_nfcam4defst_line125_7721_0 = lt16_vv(lambda_nfcam4defst_line125_7720_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7722_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7720_0);
      vector32 lambda_nfcam4defst_line125_7723_0 = lt16_vv(lambda_nfcam4defst_line125_7720_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7724_0 = mux16_vv(lambda_nfcam4defst_line125_7723_0, ct8_163_0, lambda_nfcam4defst_line125_7722_0);
      vector32 lambda_nfcam4defst_line125_7725_0 = mux16_vv(lambda_nfcam4defst_line125_7721_0, lambda_nfcam4defst_line125_7724_0, lambda_nfcam4defst_line125_7720_0);
      vector32 lambda_onfcam4cnrt_line122_1099_0 = mult16_vv(calcXtk_194_0, lambda_nfcam4defst_line125_7725_0);
      vector32 lambda_onfcam4cnrt_line122_1100_0 = lambda_onfcam4cnrt_line122_1099_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_36 = lambda_onfcam4cnrt_line122_1100_0;
      vector32 lambda_nfcam4defst_line125_7109_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6374_0);
      vector32 lambda_nfcam4defst_line125_7111_0 = mux16_vv(lambda_nfcam4defst_line125_7110_0, ct8_163_0, lambda_nfcam4defst_line125_7109_0);
      vector32 lambda_nfcam4defst_line125_7664_0 = mux16_vv(lambda_nfcam4defst_line125_7663_0, lambda_nfcam4defst_line125_7111_0, lambda_nfcam4defst_line125_6374_0);
      vector32 lambda_nfcam4defst_line125_7665_0 = lt16_vv(lambda_nfcam4defst_line125_7664_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7667_0 = lt16_vv(lambda_nfcam4defst_line125_7664_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7666_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7664_0);
      vector32 lambda_nfcam4defst_line125_7668_0 = mux16_vv(lambda_nfcam4defst_line125_7667_0, ct8_163_0, lambda_nfcam4defst_line125_7666_0);
      vector32 lambda_nfcam4defst_line125_7669_0 = mux16_vv(lambda_nfcam4defst_line125_7665_0, lambda_nfcam4defst_line125_7668_0, lambda_nfcam4defst_line125_7664_0);
      vector32 lambda_onfcam4cnrt_line122_1084_0 = lambda_nfcam4defst_line125_7669_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_6 = lambda_onfcam4cnrt_line122_1084_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_10 = lambda_onfcam4cnrt_line122_991_0;
      vector32 lambda_nfcam4defst_line125_7547_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7545_0);
      vector32 lambda_nfcam4defst_line125_7549_0 = mux16_vv(lambda_nfcam4defst_line125_7548_0, ct8_163_0, lambda_nfcam4defst_line125_7547_0);
      vector32 lambda_nfcam4defst_line125_7550_0 = mux16_vv(lambda_nfcam4defst_line125_7546_0, lambda_nfcam4defst_line125_7549_0, lambda_nfcam4defst_line125_7545_0);
      vector32 lambda_onfcam4cnrt_line122_1050_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_7550_0);
      vector32 lambda_onfcam4cnrt_line122_1051_0 = lambda_onfcam4cnrt_line122_1050_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_41 = lambda_onfcam4cnrt_line122_1051_0;
      vector32 lambda_onfcam4cnrt_line121_3218_0 = and16_vv(lambda_onfcam4cnrt_line121_2962_0, lambda_onfcam4cnrt_line121_3217_0);
      vector32 lambda_onfcam4cnrt_line121_3219_0 = mux16_vv(lambda_onfcam4cnrt_line121_3218_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3220_0 = lambda_onfcam4cnrt_line121_3219_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_14 = lambda_onfcam4cnrt_line121_3220_0;
      vector32 lambda_onfcam4cnrt_line113_1096_0 = mux16_vv(lambda_onfcam4cnrt_line121_3218_0, lambda_nfcam4defst_line125_5681_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1097_0 = lambda_onfcam4cnrt_line113_1096_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_14 = lambda_onfcam4cnrt_line113_1097_0;
      vector32 lambda_onfcam4cnrt_line122_903_0 = mult16_vv(lambda_onfcam4cnrt_line122_4_0, lambda_nfcam4defst_line125_6721_0);
      vector32 lambda_onfcam4cnrt_line122_904_0 = lambda_onfcam4cnrt_line122_903_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_26 = lambda_onfcam4cnrt_line122_904_0;
      vector32 lambda_nfcam4defst_line125_6433_0 = sub16_vv(lambda_nfcam4defst_line125_6419_0, lambda_nfcam4defst_line125_5692_0);
      vector32 lambda_nfcam4defst_line125_6435_0 = mux16_vv(lambda_nfcam4defst_line125_6434_0, ct8_163_0, lambda_nfcam4defst_line125_6433_0);
      vector32 lambda_nfcam4defst_line125_6597_0 = mux16_vv(lambda_nfcam4defst_line125_6596_0, lambda_nfcam4defst_line125_6435_0, lambda_nfcam4defst_line125_5692_0);
      vector32 lambda_nfcam4defst_line125_6598_0 = lt16_vv(lambda_nfcam4defst_line125_6597_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6600_0 = lt16_vv(lambda_nfcam4defst_line125_6597_0, lambda_nfcam4defst_line125_6570_0);
      vector32 lambda_nfcam4defst_line125_6599_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6597_0);
      vector32 lambda_nfcam4defst_line125_6601_0 = mux16_vv(lambda_nfcam4defst_line125_6600_0, ct8_163_0, lambda_nfcam4defst_line125_6599_0);
      vector32 lambda_nfcam4defst_line125_6602_0 = mux16_vv(lambda_nfcam4defst_line125_6598_0, lambda_nfcam4defst_line125_6601_0, lambda_nfcam4defst_line125_6597_0);
      vector32 lambda_onfcam4cnrt_line122_871_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_6602_0);
      vector32 lambda_onfcam4cnrt_line122_872_0 = lambda_onfcam4cnrt_line122_871_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_5 = lambda_onfcam4cnrt_line122_872_0;
      vector32 lambda_nfcam4defst_line125_7021_0 = mux16_vv(lambda_nfcam4defst_line125_7020_0, ct8_163_0, lambda_nfcam4defst_line125_7019_0);
      vector32 lambda_nfcam4defst_line125_7454_0 = mux16_vv(lambda_nfcam4defst_line125_7453_0, lambda_nfcam4defst_line125_7021_0, lambda_nfcam4defst_line125_6264_0);
      vector32 lambda_nfcam4defst_line125_7457_0 = lt16_vv(lambda_nfcam4defst_line125_7454_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7456_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7454_0);
      vector32 lambda_nfcam4defst_line125_7458_0 = mux16_vv(lambda_nfcam4defst_line125_7457_0, ct8_163_0, lambda_nfcam4defst_line125_7456_0);
      vector32 lambda_nfcam4defst_line125_7455_0 = lt16_vv(lambda_nfcam4defst_line125_7454_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7459_0 = mux16_vv(lambda_nfcam4defst_line125_7455_0, lambda_nfcam4defst_line125_7458_0, lambda_nfcam4defst_line125_7454_0);
      vector32 lambda_onfcam4cnrt_line122_1024_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_7459_0);
      vector32 lambda_onfcam4cnrt_line122_1025_0 = lambda_onfcam4cnrt_line122_1024_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_44 = lambda_onfcam4cnrt_line122_1025_0;
      vector32 lambda_nfcam4defst_line125_7030_0 = mux16_vv(lambda_nfcam4defst_line125_7029_0, ct8_163_0, lambda_nfcam4defst_line125_7028_0);
      vector32 lambda_nfcam4defst_line125_7475_0 = mux16_vv(lambda_nfcam4defst_line125_7474_0, lambda_nfcam4defst_line125_7030_0, lambda_nfcam4defst_line125_6000_0);
      vector32 lambda_nfcam4defst_line125_7477_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7475_0);
      vector32 lambda_nfcam4defst_line125_7478_0 = lt16_vv(lambda_nfcam4defst_line125_7475_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7476_0 = lt16_vv(lambda_nfcam4defst_line125_7475_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7479_0 = mux16_vv(lambda_nfcam4defst_line125_7478_0, ct8_163_0, lambda_nfcam4defst_line125_7477_0);
      vector32 lambda_nfcam4defst_line125_7480_0 = mux16_vv(lambda_nfcam4defst_line125_7476_0, lambda_nfcam4defst_line125_7479_0, lambda_nfcam4defst_line125_7475_0);
      vector32 lambda_onfcam4cnrt_line122_1030_0 = mult16_vv(lambda_onfcam4cnrt_line122_0, lambda_nfcam4defst_line125_7480_0);
      vector32 lambda_onfcam4cnrt_line122_1031_0 = lambda_onfcam4cnrt_line122_1030_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_45 = lambda_onfcam4cnrt_line122_1031_0;
      vector32 lambda_nfcam4defst_line125_7853_0 = mux16_vv(lambda_nfcam4defst_line125_7852_0, lambda_nfcam4defst_line125_7192_0, lambda_nfcam4defst_line125_5615_0);
      vector32 lambda_nfcam4defst_line125_7855_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7853_0);
      vector32 lambda_nfcam4defst_line125_7856_0 = lt16_vv(lambda_nfcam4defst_line125_7853_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7854_0 = lt16_vv(lambda_nfcam4defst_line125_7853_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7857_0 = mux16_vv(lambda_nfcam4defst_line125_7856_0, ct8_163_0, lambda_nfcam4defst_line125_7855_0);
      vector32 lambda_nfcam4defst_line125_7858_0 = mux16_vv(lambda_nfcam4defst_line125_7854_0, lambda_nfcam4defst_line125_7857_0, lambda_nfcam4defst_line125_7853_0);
      vector32 lambda_onfcam4cnrt_line122_1135_0 = mult16_vv(lambda_onfcam4cnrt_line122_4_0, lambda_nfcam4defst_line125_7858_0);
      vector32 lambda_onfcam4cnrt_line122_1136_0 = lambda_onfcam4cnrt_line122_1135_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_38 = lambda_onfcam4cnrt_line122_1136_0;
      vector32 lambda_nfcam4defst_line125_6629_0 = mux16_vv(lambda_nfcam4defst_line125_6628_0, ct8_163_0, lambda_nfcam4defst_line125_6627_0);
      vector32 lambda_nfcam4defst_line125_6630_0 = mux16_vv(lambda_nfcam4defst_line125_6626_0, lambda_nfcam4defst_line125_6629_0, lambda_nfcam4defst_line125_6625_0);
      vector32 lambda_onfcam4cnrt_line122_878_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_6630_0);
      vector32 lambda_onfcam4cnrt_line122_879_0 = lambda_onfcam4cnrt_line122_878_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_13 = lambda_onfcam4cnrt_line122_879_0;
      vector32 lambda_nfcam4defst_line125_7255_0 = mux16_vv(lambda_nfcam4defst_line125_7254_0, ct8_163_0, lambda_nfcam4defst_line125_7253_0);
      vector32 lambda_nfcam4defst_line125_7256_0 = mux16_vv(lambda_nfcam4defst_line125_7252_0, lambda_nfcam4defst_line125_7255_0, lambda_nfcam4defst_line125_7251_0);
      vector32 lambda_onfcam4cnrt_line122_970_0 = lambda_nfcam4defst_line125_7256_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_48 = lambda_onfcam4cnrt_line122_970_0;
      vector32 lambda_nfcam4defst_line125_7225_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7223_0);
      vector32 lambda_nfcam4defst_line125_7227_0 = mux16_vv(lambda_nfcam4defst_line125_7226_0, ct8_163_0, lambda_nfcam4defst_line125_7225_0);
      vector32 lambda_nfcam4defst_line125_7228_0 = mux16_vv(lambda_nfcam4defst_line125_7224_0, lambda_nfcam4defst_line125_7227_0, lambda_nfcam4defst_line125_7223_0);
      vector32 lambda_onfcam4cnrt_line122_962_0 = mult16_vv(lambda_onfcam4cnrt_line122_7_0, lambda_nfcam4defst_line125_7228_0);
      vector32 lambda_onfcam4cnrt_line122_963_0 = lambda_onfcam4cnrt_line122_962_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_31 = lambda_onfcam4cnrt_line122_963_0;
      vector32 lambda_nfcam4defst_line125_7627_0 = mux16_vv(lambda_nfcam4defst_line125_7623_0, lambda_nfcam4defst_line125_7626_0, lambda_nfcam4defst_line125_7622_0);
      vector32 lambda_onfcam4cnrt_line122_1072_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_7627_0);
      vector32 lambda_onfcam4cnrt_line122_1073_0 = lambda_onfcam4cnrt_line122_1072_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_2 = lambda_onfcam4cnrt_line122_1073_0;
      vector32 lambda_nfcam4defst_line125_7425_0 = gt16_vv(lambda_nfcam4defst_line125_4835_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7426_0 = mux16_vv(lambda_nfcam4defst_line125_7425_0, lambda_nfcam4defst_line125_7009_0, lambda_nfcam4defst_line125_4835_0);
      vector32 lambda_nfcam4defst_line125_7428_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7426_0);
      vector32 lambda_nfcam4defst_line125_7429_0 = lt16_vv(lambda_nfcam4defst_line125_7426_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7427_0 = lt16_vv(lambda_nfcam4defst_line125_7426_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7430_0 = mux16_vv(lambda_nfcam4defst_line125_7429_0, ct8_163_0, lambda_nfcam4defst_line125_7428_0);
      vector32 lambda_nfcam4defst_line125_7431_0 = mux16_vv(lambda_nfcam4defst_line125_7427_0, lambda_nfcam4defst_line125_7430_0, lambda_nfcam4defst_line125_7426_0);
      vector32 lambda_onfcam4cnrt_line122_1017_0 = mult16_vv(lambda_onfcam4cnrt_line122_7_0, lambda_nfcam4defst_line125_7431_0);
      vector32 lambda_onfcam4cnrt_line122_1018_0 = lambda_onfcam4cnrt_line122_1017_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_25 = lambda_onfcam4cnrt_line122_1018_0;
      vector32 lambda_onfcam4cnrt_line121_2655_0 = sub16_vv(cnr_509_0, cnr_355_0);
      vector32 lambda_nfcam4defst_line125_6407_0 = lambda_onfcam4cnrt_line121_2655_0;
      vector32 lambda_nfcam4defst_line125_7104_0 = gt16_vv(lambda_nfcam4defst_line125_6407_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_nfcam4defst_line125_7649_0 = gt16_vv(lambda_nfcam4defst_line125_6407_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_onfcam4cnrt_line121_2973_0 = gt16_vv(lambda_nfcam4defst_line125_6407_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3261_0 = lt16_vv(lambda_nfcam4defst_line125_6407_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7103_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_6407_0);
      vector32 lambda_nfcam4defst_line125_7105_0 = mux16_vv(lambda_nfcam4defst_line125_7104_0, ct8_163_0, lambda_nfcam4defst_line125_7103_0);
      vector32 lambda_nfcam4defst_line125_7650_0 = mux16_vv(lambda_nfcam4defst_line125_7649_0, lambda_nfcam4defst_line125_7105_0, lambda_nfcam4defst_line125_6407_0);
      vector32 lambda_nfcam4defst_line125_7653_0 = lt16_vv(lambda_nfcam4defst_line125_7650_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7651_0 = lt16_vv(lambda_nfcam4defst_line125_7650_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7652_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7650_0);
      vector32 lambda_nfcam4defst_line125_7654_0 = mux16_vv(lambda_nfcam4defst_line125_7653_0, ct8_163_0, lambda_nfcam4defst_line125_7652_0);
      vector32 lambda_nfcam4defst_line125_7655_0 = mux16_vv(lambda_nfcam4defst_line125_7651_0, lambda_nfcam4defst_line125_7654_0, lambda_nfcam4defst_line125_7650_0);
      vector32 lambda_onfcam4cnrt_line122_1080_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_7655_0);
      vector32 lambda_onfcam4cnrt_line122_1081_0 = lambda_onfcam4cnrt_line122_1080_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_7 = lambda_onfcam4cnrt_line122_1081_0;
      vector32 lambda_onfcam4cnrt_line121_3262_0 = and16_vv(lambda_onfcam4cnrt_line121_2973_0, lambda_onfcam4cnrt_line121_3261_0);
      vector32 lambda_onfcam4cnrt_line113_1118_0 = mux16_vv(lambda_onfcam4cnrt_line121_3262_0, lambda_nfcam4defst_line125_6407_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1119_0 = lambda_onfcam4cnrt_line113_1118_0;
      vector32 lambda_onfcam4cnrt_line113_1188_pack_7 = lambda_onfcam4cnrt_line113_1119_0;
      // add lambda_onfcam4cnrt_line113_1188_0 <= (lambda_onfcam4cnrt_line113_1188_pack_48 , lambda_onfcam4cnrt_line113_1188_pack_47 , lambda_onfcam4cnrt_line113_1188_pack_46 , lambda_onfcam4cnrt_line113_1188_pack_45 , lambda_onfcam4cnrt_line113_1188_pack_44 , lambda_onfcam4cnrt_line113_1188_pack_43 , lambda_onfcam4cnrt_line113_1188_pack_42 , lambda_onfcam4cnrt_line113_1188_pack_41 , lambda_onfcam4cnrt_line113_1188_pack_40 , lambda_onfcam4cnrt_line113_1188_pack_39 , lambda_onfcam4cnrt_line113_1188_pack_38 , lambda_onfcam4cnrt_line113_1188_pack_37 , lambda_onfcam4cnrt_line113_1188_pack_36 , lambda_onfcam4cnrt_line113_1188_pack_35 , lambda_onfcam4cnrt_line113_1188_pack_34 , lambda_onfcam4cnrt_line113_1188_pack_33 , lambda_onfcam4cnrt_line113_1188_pack_32 , lambda_onfcam4cnrt_line113_1188_pack_31 , lambda_onfcam4cnrt_line113_1188_pack_30 , lambda_onfcam4cnrt_line113_1188_pack_29 , lambda_onfcam4cnrt_line113_1188_pack_28 , lambda_onfcam4cnrt_line113_1188_pack_27 , lambda_onfcam4cnrt_line113_1188_pack_26 , lambda_onfcam4cnrt_line113_1188_pack_25 , lambda_onfcam4cnrt_line113_1188_pack_24 , lambda_onfcam4cnrt_line113_1188_pack_23 , lambda_onfcam4cnrt_line113_1188_pack_22 , lambda_onfcam4cnrt_line113_1188_pack_21 , lambda_onfcam4cnrt_line113_1188_pack_20 , lambda_onfcam4cnrt_line113_1188_pack_19 , lambda_onfcam4cnrt_line113_1188_pack_18 , lambda_onfcam4cnrt_line113_1188_pack_17 , lambda_onfcam4cnrt_line113_1188_pack_16 , lambda_onfcam4cnrt_line113_1188_pack_15 , lambda_onfcam4cnrt_line113_1188_pack_14 , lambda_onfcam4cnrt_line113_1188_pack_13 , lambda_onfcam4cnrt_line113_1188_pack_12 , lambda_onfcam4cnrt_line113_1188_pack_11 , lambda_onfcam4cnrt_line113_1188_pack_10 , lambda_onfcam4cnrt_line113_1188_pack_9 , lambda_onfcam4cnrt_line113_1188_pack_8 , lambda_onfcam4cnrt_line113_1188_pack_7 , lambda_onfcam4cnrt_line113_1188_pack_6 , lambda_onfcam4cnrt_line113_1188_pack_5 , lambda_onfcam4cnrt_line113_1188_pack_4 , lambda_onfcam4cnrt_line113_1188_pack_3 , lambda_onfcam4cnrt_line113_1188_pack_2 , lambda_onfcam4cnrt_line113_1188_pack_1 , lambda_onfcam4cnrt_line113_1188_pack_0)
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_1 = add16_vv(lambda_onfcam4cnrt_line113_1188_pack_48, lambda_onfcam4cnrt_line113_1188_pack_47);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_2 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_1, lambda_onfcam4cnrt_line113_1188_pack_46);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_3 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_2, lambda_onfcam4cnrt_line113_1188_pack_45);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_4 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_3, lambda_onfcam4cnrt_line113_1188_pack_44);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_5 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_4, lambda_onfcam4cnrt_line113_1188_pack_43);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_6 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_5, lambda_onfcam4cnrt_line113_1188_pack_42);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_7 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_6, lambda_onfcam4cnrt_line113_1188_pack_41);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_8 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_7, lambda_onfcam4cnrt_line113_1188_pack_40);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_9 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_8, lambda_onfcam4cnrt_line113_1188_pack_39);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_10 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_9, lambda_onfcam4cnrt_line113_1188_pack_38);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_11 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_10, lambda_onfcam4cnrt_line113_1188_pack_37);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_12 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_11, lambda_onfcam4cnrt_line113_1188_pack_36);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_13 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_12, lambda_onfcam4cnrt_line113_1188_pack_35);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_14 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_13, lambda_onfcam4cnrt_line113_1188_pack_34);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_15 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_14, lambda_onfcam4cnrt_line113_1188_pack_33);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_16 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_15, lambda_onfcam4cnrt_line113_1188_pack_32);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_17 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_16, lambda_onfcam4cnrt_line113_1188_pack_31);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_18 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_17, lambda_onfcam4cnrt_line113_1188_pack_30);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_19 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_18, lambda_onfcam4cnrt_line113_1188_pack_29);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_20 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_19, lambda_onfcam4cnrt_line113_1188_pack_28);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_21 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_20, lambda_onfcam4cnrt_line113_1188_pack_27);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_22 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_21, lambda_onfcam4cnrt_line113_1188_pack_26);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_23 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_22, lambda_onfcam4cnrt_line113_1188_pack_25);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_24 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_23, lambda_onfcam4cnrt_line113_1188_pack_24);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_25 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_24, lambda_onfcam4cnrt_line113_1188_pack_23);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_26 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_25, lambda_onfcam4cnrt_line113_1188_pack_22);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_27 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_26, lambda_onfcam4cnrt_line113_1188_pack_21);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_28 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_27, lambda_onfcam4cnrt_line113_1188_pack_20);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_29 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_28, lambda_onfcam4cnrt_line113_1188_pack_19);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_30 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_29, lambda_onfcam4cnrt_line113_1188_pack_18);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_31 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_30, lambda_onfcam4cnrt_line113_1188_pack_17);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_32 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_31, lambda_onfcam4cnrt_line113_1188_pack_16);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_33 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_32, lambda_onfcam4cnrt_line113_1188_pack_15);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_34 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_33, lambda_onfcam4cnrt_line113_1188_pack_14);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_35 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_34, lambda_onfcam4cnrt_line113_1188_pack_13);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_36 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_35, lambda_onfcam4cnrt_line113_1188_pack_12);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_37 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_36, lambda_onfcam4cnrt_line113_1188_pack_11);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_38 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_37, lambda_onfcam4cnrt_line113_1188_pack_10);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_39 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_38, lambda_onfcam4cnrt_line113_1188_pack_9);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_40 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_39, lambda_onfcam4cnrt_line113_1188_pack_8);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_41 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_40, lambda_onfcam4cnrt_line113_1188_pack_7);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_42 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_41, lambda_onfcam4cnrt_line113_1188_pack_6);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_43 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_42, lambda_onfcam4cnrt_line113_1188_pack_5);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_44 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_43, lambda_onfcam4cnrt_line113_1188_pack_4);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_45 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_44, lambda_onfcam4cnrt_line113_1188_pack_3);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_46 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_45, lambda_onfcam4cnrt_line113_1188_pack_2);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_47 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_46, lambda_onfcam4cnrt_line113_1188_pack_1);
      vector32 lambda_onfcam4cnrt_line113_1188_0_cotmp_48 = add16_vv(lambda_onfcam4cnrt_line113_1188_0_cotmp_47, lambda_onfcam4cnrt_line113_1188_pack_0);
      vector32 lambda_onfcam4cnrt_line113_1188_0 = lambda_onfcam4cnrt_line113_1188_0_cotmp_48;

      vector32 lambda_onfcam4cnrt_line139_171_0 = lambda_onfcam4cnrt_line113_1188_0;
      vector32 lambda_onfcam4cnrt_line121_3263_0 = mux16_vv(lambda_onfcam4cnrt_line121_3262_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3264_0 = lambda_onfcam4cnrt_line121_3263_0;
      vector32 lambda_onfcam4cnrt_line121_3401_pack_7 = lambda_onfcam4cnrt_line121_3264_0;
      // add lambda_onfcam4cnrt_line121_3401_0 <= (lambda_onfcam4cnrt_line121_3401_pack_48 , lambda_onfcam4cnrt_line121_3401_pack_47 , lambda_onfcam4cnrt_line121_3401_pack_46 , lambda_onfcam4cnrt_line121_3401_pack_45 , lambda_onfcam4cnrt_line121_3401_pack_44 , lambda_onfcam4cnrt_line121_3401_pack_43 , lambda_onfcam4cnrt_line121_3401_pack_42 , lambda_onfcam4cnrt_line121_3401_pack_41 , lambda_onfcam4cnrt_line121_3401_pack_40 , lambda_onfcam4cnrt_line121_3401_pack_39 , lambda_onfcam4cnrt_line121_3401_pack_38 , lambda_onfcam4cnrt_line121_3401_pack_37 , lambda_onfcam4cnrt_line121_3401_pack_36 , lambda_onfcam4cnrt_line121_3401_pack_35 , lambda_onfcam4cnrt_line121_3401_pack_34 , lambda_onfcam4cnrt_line121_3401_pack_33 , lambda_onfcam4cnrt_line121_3401_pack_32 , lambda_onfcam4cnrt_line121_3401_pack_31 , lambda_onfcam4cnrt_line121_3401_pack_30 , lambda_onfcam4cnrt_line121_3401_pack_29 , lambda_onfcam4cnrt_line121_3401_pack_28 , lambda_onfcam4cnrt_line121_3401_pack_27 , lambda_onfcam4cnrt_line121_3401_pack_26 , lambda_onfcam4cnrt_line121_3401_pack_25 , lambda_onfcam4cnrt_line121_3401_pack_24 , lambda_onfcam4cnrt_line121_3401_pack_23 , lambda_onfcam4cnrt_line121_3401_pack_22 , lambda_onfcam4cnrt_line121_3401_pack_21 , lambda_onfcam4cnrt_line121_3401_pack_20 , lambda_onfcam4cnrt_line121_3401_pack_19 , lambda_onfcam4cnrt_line121_3401_pack_18 , lambda_onfcam4cnrt_line121_3401_pack_17 , lambda_onfcam4cnrt_line121_3401_pack_16 , lambda_onfcam4cnrt_line121_3401_pack_15 , lambda_onfcam4cnrt_line121_3401_pack_14 , lambda_onfcam4cnrt_line121_3401_pack_13 , lambda_onfcam4cnrt_line121_3401_pack_12 , lambda_onfcam4cnrt_line121_3401_pack_11 , lambda_onfcam4cnrt_line121_3401_pack_10 , lambda_onfcam4cnrt_line121_3401_pack_9 , lambda_onfcam4cnrt_line121_3401_pack_8 , lambda_onfcam4cnrt_line121_3401_pack_7 , lambda_onfcam4cnrt_line121_3401_pack_6 , lambda_onfcam4cnrt_line121_3401_pack_5 , lambda_onfcam4cnrt_line121_3401_pack_4 , lambda_onfcam4cnrt_line121_3401_pack_3 , lambda_onfcam4cnrt_line121_3401_pack_2 , lambda_onfcam4cnrt_line121_3401_pack_1 , lambda_onfcam4cnrt_line121_3401_pack_0)
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_1 = add16_vv(lambda_onfcam4cnrt_line121_3401_pack_48, lambda_onfcam4cnrt_line121_3401_pack_47);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_2 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_1, lambda_onfcam4cnrt_line121_3401_pack_46);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_3 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_2, lambda_onfcam4cnrt_line121_3401_pack_45);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_4 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_3, lambda_onfcam4cnrt_line121_3401_pack_44);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_5 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_4, lambda_onfcam4cnrt_line121_3401_pack_43);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_6 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_5, lambda_onfcam4cnrt_line121_3401_pack_42);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_7 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_6, lambda_onfcam4cnrt_line121_3401_pack_41);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_8 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_7, lambda_onfcam4cnrt_line121_3401_pack_40);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_9 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_8, lambda_onfcam4cnrt_line121_3401_pack_39);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_10 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_9, lambda_onfcam4cnrt_line121_3401_pack_38);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_11 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_10, lambda_onfcam4cnrt_line121_3401_pack_37);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_12 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_11, lambda_onfcam4cnrt_line121_3401_pack_36);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_13 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_12, lambda_onfcam4cnrt_line121_3401_pack_35);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_14 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_13, lambda_onfcam4cnrt_line121_3401_pack_34);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_15 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_14, lambda_onfcam4cnrt_line121_3401_pack_33);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_16 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_15, lambda_onfcam4cnrt_line121_3401_pack_32);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_17 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_16, lambda_onfcam4cnrt_line121_3401_pack_31);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_18 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_17, lambda_onfcam4cnrt_line121_3401_pack_30);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_19 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_18, lambda_onfcam4cnrt_line121_3401_pack_29);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_20 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_19, lambda_onfcam4cnrt_line121_3401_pack_28);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_21 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_20, lambda_onfcam4cnrt_line121_3401_pack_27);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_22 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_21, lambda_onfcam4cnrt_line121_3401_pack_26);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_23 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_22, lambda_onfcam4cnrt_line121_3401_pack_25);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_24 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_23, lambda_onfcam4cnrt_line121_3401_pack_24);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_25 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_24, lambda_onfcam4cnrt_line121_3401_pack_23);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_26 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_25, lambda_onfcam4cnrt_line121_3401_pack_22);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_27 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_26, lambda_onfcam4cnrt_line121_3401_pack_21);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_28 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_27, lambda_onfcam4cnrt_line121_3401_pack_20);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_29 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_28, lambda_onfcam4cnrt_line121_3401_pack_19);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_30 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_29, lambda_onfcam4cnrt_line121_3401_pack_18);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_31 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_30, lambda_onfcam4cnrt_line121_3401_pack_17);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_32 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_31, lambda_onfcam4cnrt_line121_3401_pack_16);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_33 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_32, lambda_onfcam4cnrt_line121_3401_pack_15);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_34 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_33, lambda_onfcam4cnrt_line121_3401_pack_14);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_35 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_34, lambda_onfcam4cnrt_line121_3401_pack_13);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_36 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_35, lambda_onfcam4cnrt_line121_3401_pack_12);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_37 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_36, lambda_onfcam4cnrt_line121_3401_pack_11);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_38 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_37, lambda_onfcam4cnrt_line121_3401_pack_10);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_39 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_38, lambda_onfcam4cnrt_line121_3401_pack_9);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_40 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_39, lambda_onfcam4cnrt_line121_3401_pack_8);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_41 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_40, lambda_onfcam4cnrt_line121_3401_pack_7);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_42 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_41, lambda_onfcam4cnrt_line121_3401_pack_6);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_43 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_42, lambda_onfcam4cnrt_line121_3401_pack_5);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_44 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_43, lambda_onfcam4cnrt_line121_3401_pack_4);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_45 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_44, lambda_onfcam4cnrt_line121_3401_pack_3);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_46 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_45, lambda_onfcam4cnrt_line121_3401_pack_2);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_47 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_46, lambda_onfcam4cnrt_line121_3401_pack_1);
      vector32 lambda_onfcam4cnrt_line121_3401_0_cotmp_48 = add16_vv(lambda_onfcam4cnrt_line121_3401_0_cotmp_47, lambda_onfcam4cnrt_line121_3401_pack_0);
      vector32 lambda_onfcam4cnrt_line121_3401_0 = lambda_onfcam4cnrt_line121_3401_0_cotmp_48;

      vector32 lambda_onfcam4cnrt_line139_166_0 = lambda_onfcam4cnrt_line121_3401_0;
      vector32 lambda_onfcam4cnrt_line139_167_0 = ne16_vv(lambda_onfcam4cnrt_line139_166_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line139_168_0 = rshift16_vv(lambda_onfcam4cnrt_line139_166_0, ct8_171_0);
      vector32 lambda_onfcam4cnrt_line139_172_0 = add16_vv(lambda_onfcam4cnrt_line139_171_0, lambda_onfcam4cnrt_line139_168_0);
      vector32 lambda_onfcam4cnrt_line139_169_0 = eq16_vv(lambda_onfcam4cnrt_line139_166_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line139_170_0 = mux16_vv(lambda_onfcam4cnrt_line139_169_0, ct8_171_0, lambda_onfcam4cnrt_line139_166_0);
      vector32 lambda_onfcam4cnrt_line139_173_0 = div16_vv(lambda_onfcam4cnrt_line139_172_0, lambda_onfcam4cnrt_line139_170_0);
      vector32 lambda_onfcam4cnrt_line122_1127_0 = mult16_vv(calcXtk_194_0, lambda_nfcam4defst_line125_7830_0);
      vector32 lambda_onfcam4cnrt_line122_1128_0 = lambda_onfcam4cnrt_line122_1127_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_12 = lambda_onfcam4cnrt_line122_1128_0;
      vector32 lambda_nfcam4defst_line125_6704_0 = sub16_vv(lambda_nfcam4defst_line125_6570_0, lambda_nfcam4defst_line125_6702_0);
      vector32 lambda_nfcam4defst_line125_6706_0 = mux16_vv(lambda_nfcam4defst_line125_6705_0, ct8_163_0, lambda_nfcam4defst_line125_6704_0);
      vector32 lambda_nfcam4defst_line125_6707_0 = mux16_vv(lambda_nfcam4defst_line125_6703_0, lambda_nfcam4defst_line125_6706_0, lambda_nfcam4defst_line125_6702_0);
      vector32 lambda_onfcam4cnrt_line122_899_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_6707_0);
      vector32 lambda_onfcam4cnrt_line122_900_0 = lambda_onfcam4cnrt_line122_899_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_1 = lambda_onfcam4cnrt_line122_900_0;
      vector32 lambda_nfcam4defst_line125_6791_0 = mux16_vv(lambda_nfcam4defst_line125_6787_0, lambda_nfcam4defst_line125_6790_0, lambda_nfcam4defst_line125_6786_0);
      vector32 lambda_onfcam4cnrt_line122_922_0 = mult16_vv(lambda_onfcam4cnrt_line122_7_0, lambda_nfcam4defst_line125_6791_0);
      vector32 lambda_onfcam4cnrt_line122_923_0 = lambda_onfcam4cnrt_line122_922_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_25 = lambda_onfcam4cnrt_line122_923_0;
      vector32 lambda_nfcam4defst_line125_5637_0 = lambda_onfcam4cnrt_line121_2233_0;
      vector32 lambda_nfcam4defst_line125_6917_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5637_0);
      vector32 lambda_onfcam4cnrt_line121_2911_0 = gt16_vv(lambda_nfcam4defst_line125_5637_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7215_0 = gt16_vv(lambda_nfcam4defst_line125_5637_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_6918_0 = gt16_vv(lambda_nfcam4defst_line125_5637_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_onfcam4cnrt_line121_3012_0 = lt16_vv(lambda_nfcam4defst_line125_5637_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_6919_0 = mux16_vv(lambda_nfcam4defst_line125_6918_0, ct8_163_0, lambda_nfcam4defst_line125_6917_0);
      vector32 lambda_onfcam4cnrt_line121_3013_0 = and16_vv(lambda_onfcam4cnrt_line121_2911_0, lambda_onfcam4cnrt_line121_3012_0);
      vector32 lambda_onfcam4cnrt_line113_993_0 = mux16_vv(lambda_onfcam4cnrt_line121_3013_0, lambda_nfcam4defst_line125_5637_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3014_0 = mux16_vv(lambda_onfcam4cnrt_line121_3013_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3015_0 = lambda_onfcam4cnrt_line121_3014_0;
      vector32 lambda_onfcam4cnrt_line113_994_0 = lambda_onfcam4cnrt_line113_993_0;
      vector32 lambda_onfcam4cnrt_line113_1089_pack_46 = lambda_onfcam4cnrt_line113_994_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_46 = lambda_onfcam4cnrt_line121_3015_0;
      vector32 lambda_nfcam4defst_line125_7216_0 = mux16_vv(lambda_nfcam4defst_line125_7215_0, lambda_nfcam4defst_line125_6919_0, lambda_nfcam4defst_line125_5637_0);
      vector32 lambda_nfcam4defst_line125_7218_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7216_0);
      vector32 lambda_nfcam4defst_line125_7219_0 = lt16_vv(lambda_nfcam4defst_line125_7216_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7220_0 = mux16_vv(lambda_nfcam4defst_line125_7219_0, ct8_163_0, lambda_nfcam4defst_line125_7218_0);
      vector32 lambda_nfcam4defst_line125_5835_0 = lambda_onfcam4cnrt_line121_2341_0;
      vector32 lambda_nfcam4defst_line125_6942_0 = gt16_vv(lambda_nfcam4defst_line125_5835_0, lambda_nfcam4defst_line125_6912_0);
      vector32 lambda_onfcam4cnrt_line121_3044_0 = lt16_vv(lambda_nfcam4defst_line125_5835_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_7271_0 = gt16_vv(lambda_nfcam4defst_line125_5835_0, lambda_onfcam4cnrt_line121_2909_0);
      vector32 lambda_nfcam4defst_line125_6941_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5835_0);
      vector32 lambda_nfcam4defst_line125_6943_0 = mux16_vv(lambda_nfcam4defst_line125_6942_0, ct8_163_0, lambda_nfcam4defst_line125_6941_0);
      vector32 lambda_nfcam4defst_line125_7272_0 = mux16_vv(lambda_nfcam4defst_line125_7271_0, lambda_nfcam4defst_line125_6943_0, lambda_nfcam4defst_line125_5835_0);
      vector32 lambda_nfcam4defst_line125_7274_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7272_0);
      vector32 lambda_nfcam4defst_line125_7273_0 = lt16_vv(lambda_nfcam4defst_line125_7272_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7275_0 = lt16_vv(lambda_nfcam4defst_line125_7272_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7276_0 = mux16_vv(lambda_nfcam4defst_line125_7275_0, ct8_163_0, lambda_nfcam4defst_line125_7274_0);
      vector32 lambda_nfcam4defst_line125_7277_0 = mux16_vv(lambda_nfcam4defst_line125_7273_0, lambda_nfcam4defst_line125_7276_0, lambda_nfcam4defst_line125_7272_0);
      vector32 lambda_onfcam4cnrt_line122_975_0 = mult16_vv(lambda_onfcam4cnrt_line122_0, lambda_nfcam4defst_line125_7277_0);
      vector32 lambda_onfcam4cnrt_line122_976_0 = lambda_onfcam4cnrt_line122_975_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_21 = lambda_onfcam4cnrt_line122_976_0;
      vector32 lambda_onfcam4cnrt_line121_2919_0 = gt16_vv(lambda_nfcam4defst_line125_5835_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_onfcam4cnrt_line121_3045_0 = and16_vv(lambda_onfcam4cnrt_line121_2919_0, lambda_onfcam4cnrt_line121_3044_0);
      vector32 lambda_onfcam4cnrt_line121_3046_0 = mux16_vv(lambda_onfcam4cnrt_line121_3045_0, ct8_171_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line121_3047_0 = lambda_onfcam4cnrt_line121_3046_0;
      vector32 lambda_onfcam4cnrt_line113_1009_0 = mux16_vv(lambda_onfcam4cnrt_line121_3045_0, lambda_nfcam4defst_line125_5835_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line113_1010_0 = lambda_onfcam4cnrt_line113_1009_0;
      vector32 lambda_onfcam4cnrt_line121_3204_pack_21 = lambda_onfcam4cnrt_line121_3047_0;
      // add lambda_onfcam4cnrt_line121_3204_0 <= (lambda_onfcam4cnrt_line121_3204_pack_48 , lambda_onfcam4cnrt_line121_3204_pack_47 , lambda_onfcam4cnrt_line121_3204_pack_46 , lambda_onfcam4cnrt_line121_3204_pack_45 , lambda_onfcam4cnrt_line121_3204_pack_44 , lambda_onfcam4cnrt_line121_3204_pack_43 , lambda_onfcam4cnrt_line121_3204_pack_42 , lambda_onfcam4cnrt_line121_3204_pack_41 , lambda_onfcam4cnrt_line121_3204_pack_40 , lambda_onfcam4cnrt_line121_3204_pack_39 , lambda_onfcam4cnrt_line121_3204_pack_38 , lambda_onfcam4cnrt_line121_3204_pack_37 , lambda_onfcam4cnrt_line121_3204_pack_36 , lambda_onfcam4cnrt_line121_3204_pack_35 , lambda_onfcam4cnrt_line121_3204_pack_34 , lambda_onfcam4cnrt_line121_3204_pack_33 , lambda_onfcam4cnrt_line121_3204_pack_32 , lambda_onfcam4cnrt_line121_3204_pack_31 , lambda_onfcam4cnrt_line121_3204_pack_30 , lambda_onfcam4cnrt_line121_3204_pack_29 , lambda_onfcam4cnrt_line121_3204_pack_28 , lambda_onfcam4cnrt_line121_3204_pack_27 , lambda_onfcam4cnrt_line121_3204_pack_26 , lambda_onfcam4cnrt_line121_3204_pack_25 , lambda_onfcam4cnrt_line121_3204_pack_24 , lambda_onfcam4cnrt_line121_3204_pack_23 , lambda_onfcam4cnrt_line121_3204_pack_22 , lambda_onfcam4cnrt_line121_3204_pack_21 , lambda_onfcam4cnrt_line121_3204_pack_20 , lambda_onfcam4cnrt_line121_3204_pack_19 , lambda_onfcam4cnrt_line121_3204_pack_18 , lambda_onfcam4cnrt_line121_3204_pack_17 , lambda_onfcam4cnrt_line121_3204_pack_16 , lambda_onfcam4cnrt_line121_3204_pack_15 , lambda_onfcam4cnrt_line121_3204_pack_14 , lambda_onfcam4cnrt_line121_3204_pack_13 , lambda_onfcam4cnrt_line121_3204_pack_12 , lambda_onfcam4cnrt_line121_3204_pack_11 , lambda_onfcam4cnrt_line121_3204_pack_10 , lambda_onfcam4cnrt_line121_3204_pack_9 , lambda_onfcam4cnrt_line121_3204_pack_8 , lambda_onfcam4cnrt_line121_3204_pack_7 , lambda_onfcam4cnrt_line121_3204_pack_6 , lambda_onfcam4cnrt_line121_3204_pack_5 , lambda_onfcam4cnrt_line121_3204_pack_4 , lambda_onfcam4cnrt_line121_3204_pack_3 , lambda_onfcam4cnrt_line121_3204_pack_2 , lambda_onfcam4cnrt_line121_3204_pack_1 , lambda_onfcam4cnrt_line121_3204_pack_0)
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_1 = add16_vv(lambda_onfcam4cnrt_line121_3204_pack_48, lambda_onfcam4cnrt_line121_3204_pack_47);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_2 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_1, lambda_onfcam4cnrt_line121_3204_pack_46);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_3 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_2, lambda_onfcam4cnrt_line121_3204_pack_45);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_4 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_3, lambda_onfcam4cnrt_line121_3204_pack_44);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_5 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_4, lambda_onfcam4cnrt_line121_3204_pack_43);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_6 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_5, lambda_onfcam4cnrt_line121_3204_pack_42);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_7 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_6, lambda_onfcam4cnrt_line121_3204_pack_41);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_8 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_7, lambda_onfcam4cnrt_line121_3204_pack_40);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_9 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_8, lambda_onfcam4cnrt_line121_3204_pack_39);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_10 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_9, lambda_onfcam4cnrt_line121_3204_pack_38);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_11 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_10, lambda_onfcam4cnrt_line121_3204_pack_37);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_12 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_11, lambda_onfcam4cnrt_line121_3204_pack_36);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_13 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_12, lambda_onfcam4cnrt_line121_3204_pack_35);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_14 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_13, lambda_onfcam4cnrt_line121_3204_pack_34);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_15 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_14, lambda_onfcam4cnrt_line121_3204_pack_33);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_16 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_15, lambda_onfcam4cnrt_line121_3204_pack_32);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_17 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_16, lambda_onfcam4cnrt_line121_3204_pack_31);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_18 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_17, lambda_onfcam4cnrt_line121_3204_pack_30);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_19 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_18, lambda_onfcam4cnrt_line121_3204_pack_29);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_20 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_19, lambda_onfcam4cnrt_line121_3204_pack_28);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_21 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_20, lambda_onfcam4cnrt_line121_3204_pack_27);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_22 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_21, lambda_onfcam4cnrt_line121_3204_pack_26);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_23 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_22, lambda_onfcam4cnrt_line121_3204_pack_25);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_24 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_23, lambda_onfcam4cnrt_line121_3204_pack_24);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_25 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_24, lambda_onfcam4cnrt_line121_3204_pack_23);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_26 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_25, lambda_onfcam4cnrt_line121_3204_pack_22);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_27 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_26, lambda_onfcam4cnrt_line121_3204_pack_21);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_28 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_27, lambda_onfcam4cnrt_line121_3204_pack_20);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_29 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_28, lambda_onfcam4cnrt_line121_3204_pack_19);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_30 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_29, lambda_onfcam4cnrt_line121_3204_pack_18);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_31 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_30, lambda_onfcam4cnrt_line121_3204_pack_17);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_32 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_31, lambda_onfcam4cnrt_line121_3204_pack_16);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_33 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_32, lambda_onfcam4cnrt_line121_3204_pack_15);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_34 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_33, lambda_onfcam4cnrt_line121_3204_pack_14);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_35 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_34, lambda_onfcam4cnrt_line121_3204_pack_13);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_36 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_35, lambda_onfcam4cnrt_line121_3204_pack_12);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_37 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_36, lambda_onfcam4cnrt_line121_3204_pack_11);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_38 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_37, lambda_onfcam4cnrt_line121_3204_pack_10);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_39 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_38, lambda_onfcam4cnrt_line121_3204_pack_9);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_40 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_39, lambda_onfcam4cnrt_line121_3204_pack_8);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_41 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_40, lambda_onfcam4cnrt_line121_3204_pack_7);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_42 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_41, lambda_onfcam4cnrt_line121_3204_pack_6);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_43 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_42, lambda_onfcam4cnrt_line121_3204_pack_5);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_44 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_43, lambda_onfcam4cnrt_line121_3204_pack_4);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_45 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_44, lambda_onfcam4cnrt_line121_3204_pack_3);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_46 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_45, lambda_onfcam4cnrt_line121_3204_pack_2);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_47 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_46, lambda_onfcam4cnrt_line121_3204_pack_1);
      vector32 lambda_onfcam4cnrt_line121_3204_0_cotmp_48 = add16_vv(lambda_onfcam4cnrt_line121_3204_0_cotmp_47, lambda_onfcam4cnrt_line121_3204_pack_0);
      vector32 lambda_onfcam4cnrt_line121_3204_0 = lambda_onfcam4cnrt_line121_3204_0_cotmp_48;

      vector32 lambda_onfcam4cnrt_line139_152_0 = lambda_onfcam4cnrt_line121_3204_0;
      vector32 lambda_onfcam4cnrt_line139_154_0 = rshift16_vv(lambda_onfcam4cnrt_line139_152_0, ct8_171_0);
      vector32 lambda_onfcam4cnrt_line139_155_0 = eq16_vv(lambda_onfcam4cnrt_line139_152_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line139_156_0 = mux16_vv(lambda_onfcam4cnrt_line139_155_0, ct8_171_0, lambda_onfcam4cnrt_line139_152_0);
      vector32 lambda_onfcam4cnrt_line113_1089_pack_21 = lambda_onfcam4cnrt_line113_1010_0;
      // add lambda_onfcam4cnrt_line113_1089_0 <= (lambda_onfcam4cnrt_line113_1089_pack_48 , lambda_onfcam4cnrt_line113_1089_pack_47 , lambda_onfcam4cnrt_line113_1089_pack_46 , lambda_onfcam4cnrt_line113_1089_pack_45 , lambda_onfcam4cnrt_line113_1089_pack_44 , lambda_onfcam4cnrt_line113_1089_pack_43 , lambda_onfcam4cnrt_line113_1089_pack_42 , lambda_onfcam4cnrt_line113_1089_pack_41 , lambda_onfcam4cnrt_line113_1089_pack_40 , lambda_onfcam4cnrt_line113_1089_pack_39 , lambda_onfcam4cnrt_line113_1089_pack_38 , lambda_onfcam4cnrt_line113_1089_pack_37 , lambda_onfcam4cnrt_line113_1089_pack_36 , lambda_onfcam4cnrt_line113_1089_pack_35 , lambda_onfcam4cnrt_line113_1089_pack_34 , lambda_onfcam4cnrt_line113_1089_pack_33 , lambda_onfcam4cnrt_line113_1089_pack_32 , lambda_onfcam4cnrt_line113_1089_pack_31 , lambda_onfcam4cnrt_line113_1089_pack_30 , lambda_onfcam4cnrt_line113_1089_pack_29 , lambda_onfcam4cnrt_line113_1089_pack_28 , lambda_onfcam4cnrt_line113_1089_pack_27 , lambda_onfcam4cnrt_line113_1089_pack_26 , lambda_onfcam4cnrt_line113_1089_pack_25 , lambda_onfcam4cnrt_line113_1089_pack_24 , lambda_onfcam4cnrt_line113_1089_pack_23 , lambda_onfcam4cnrt_line113_1089_pack_22 , lambda_onfcam4cnrt_line113_1089_pack_21 , lambda_onfcam4cnrt_line113_1089_pack_20 , lambda_onfcam4cnrt_line113_1089_pack_19 , lambda_onfcam4cnrt_line113_1089_pack_18 , lambda_onfcam4cnrt_line113_1089_pack_17 , lambda_onfcam4cnrt_line113_1089_pack_16 , lambda_onfcam4cnrt_line113_1089_pack_15 , lambda_onfcam4cnrt_line113_1089_pack_14 , lambda_onfcam4cnrt_line113_1089_pack_13 , lambda_onfcam4cnrt_line113_1089_pack_12 , lambda_onfcam4cnrt_line113_1089_pack_11 , lambda_onfcam4cnrt_line113_1089_pack_10 , lambda_onfcam4cnrt_line113_1089_pack_9 , lambda_onfcam4cnrt_line113_1089_pack_8 , lambda_onfcam4cnrt_line113_1089_pack_7 , lambda_onfcam4cnrt_line113_1089_pack_6 , lambda_onfcam4cnrt_line113_1089_pack_5 , lambda_onfcam4cnrt_line113_1089_pack_4 , lambda_onfcam4cnrt_line113_1089_pack_3 , lambda_onfcam4cnrt_line113_1089_pack_2 , lambda_onfcam4cnrt_line113_1089_pack_1 , lambda_onfcam4cnrt_line113_1089_pack_0)
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_1 = add16_vv(lambda_onfcam4cnrt_line113_1089_pack_48, lambda_onfcam4cnrt_line113_1089_pack_47);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_2 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_1, lambda_onfcam4cnrt_line113_1089_pack_46);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_3 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_2, lambda_onfcam4cnrt_line113_1089_pack_45);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_4 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_3, lambda_onfcam4cnrt_line113_1089_pack_44);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_5 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_4, lambda_onfcam4cnrt_line113_1089_pack_43);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_6 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_5, lambda_onfcam4cnrt_line113_1089_pack_42);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_7 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_6, lambda_onfcam4cnrt_line113_1089_pack_41);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_8 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_7, lambda_onfcam4cnrt_line113_1089_pack_40);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_9 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_8, lambda_onfcam4cnrt_line113_1089_pack_39);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_10 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_9, lambda_onfcam4cnrt_line113_1089_pack_38);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_11 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_10, lambda_onfcam4cnrt_line113_1089_pack_37);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_12 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_11, lambda_onfcam4cnrt_line113_1089_pack_36);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_13 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_12, lambda_onfcam4cnrt_line113_1089_pack_35);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_14 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_13, lambda_onfcam4cnrt_line113_1089_pack_34);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_15 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_14, lambda_onfcam4cnrt_line113_1089_pack_33);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_16 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_15, lambda_onfcam4cnrt_line113_1089_pack_32);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_17 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_16, lambda_onfcam4cnrt_line113_1089_pack_31);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_18 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_17, lambda_onfcam4cnrt_line113_1089_pack_30);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_19 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_18, lambda_onfcam4cnrt_line113_1089_pack_29);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_20 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_19, lambda_onfcam4cnrt_line113_1089_pack_28);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_21 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_20, lambda_onfcam4cnrt_line113_1089_pack_27);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_22 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_21, lambda_onfcam4cnrt_line113_1089_pack_26);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_23 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_22, lambda_onfcam4cnrt_line113_1089_pack_25);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_24 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_23, lambda_onfcam4cnrt_line113_1089_pack_24);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_25 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_24, lambda_onfcam4cnrt_line113_1089_pack_23);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_26 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_25, lambda_onfcam4cnrt_line113_1089_pack_22);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_27 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_26, lambda_onfcam4cnrt_line113_1089_pack_21);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_28 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_27, lambda_onfcam4cnrt_line113_1089_pack_20);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_29 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_28, lambda_onfcam4cnrt_line113_1089_pack_19);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_30 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_29, lambda_onfcam4cnrt_line113_1089_pack_18);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_31 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_30, lambda_onfcam4cnrt_line113_1089_pack_17);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_32 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_31, lambda_onfcam4cnrt_line113_1089_pack_16);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_33 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_32, lambda_onfcam4cnrt_line113_1089_pack_15);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_34 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_33, lambda_onfcam4cnrt_line113_1089_pack_14);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_35 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_34, lambda_onfcam4cnrt_line113_1089_pack_13);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_36 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_35, lambda_onfcam4cnrt_line113_1089_pack_12);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_37 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_36, lambda_onfcam4cnrt_line113_1089_pack_11);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_38 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_37, lambda_onfcam4cnrt_line113_1089_pack_10);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_39 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_38, lambda_onfcam4cnrt_line113_1089_pack_9);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_40 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_39, lambda_onfcam4cnrt_line113_1089_pack_8);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_41 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_40, lambda_onfcam4cnrt_line113_1089_pack_7);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_42 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_41, lambda_onfcam4cnrt_line113_1089_pack_6);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_43 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_42, lambda_onfcam4cnrt_line113_1089_pack_5);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_44 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_43, lambda_onfcam4cnrt_line113_1089_pack_4);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_45 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_44, lambda_onfcam4cnrt_line113_1089_pack_3);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_46 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_45, lambda_onfcam4cnrt_line113_1089_pack_2);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_47 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_46, lambda_onfcam4cnrt_line113_1089_pack_1);
      vector32 lambda_onfcam4cnrt_line113_1089_0_cotmp_48 = add16_vv(lambda_onfcam4cnrt_line113_1089_0_cotmp_47, lambda_onfcam4cnrt_line113_1089_pack_0);
      vector32 lambda_onfcam4cnrt_line113_1089_0 = lambda_onfcam4cnrt_line113_1089_0_cotmp_48;

      vector32 lambda_onfcam4cnrt_line139_157_0 = lambda_onfcam4cnrt_line113_1089_0;
      vector32 lambda_onfcam4cnrt_line139_158_0 = add16_vv(lambda_onfcam4cnrt_line139_157_0, lambda_onfcam4cnrt_line139_154_0);
      vector32 lambda_onfcam4cnrt_line139_159_0 = div16_vv(lambda_onfcam4cnrt_line139_158_0, lambda_onfcam4cnrt_line139_156_0);
      vector32 lambda_onfcam4cnrt_line139_153_0 = ne16_vv(lambda_onfcam4cnrt_line139_152_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line139_160_0 = mux16_vv(lambda_onfcam4cnrt_line139_153_0, lambda_onfcam4cnrt_line139_159_0, ct8_163_0);
      vector32 lambda_nfcam4defst_line125_6661_0 = lt16_vv(lambda_nfcam4defst_line125_6660_0, lambda_nfcam4defst_line125_6568_0);
      vector32 lambda_nfcam4defst_line125_6665_0 = mux16_vv(lambda_nfcam4defst_line125_6661_0, lambda_nfcam4defst_line125_6664_0, lambda_nfcam4defst_line125_6660_0);
      vector32 lambda_onfcam4cnrt_line122_888_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_6665_0);
      vector32 lambda_onfcam4cnrt_line122_889_0 = lambda_onfcam4cnrt_line122_888_0;
      vector32 lambda_onfcam4cnrt_line122_957_pack_4 = lambda_onfcam4cnrt_line122_889_0;
      // add lambda_onfcam4cnrt_line122_957_0 <= (lambda_onfcam4cnrt_line122_957_pack_48 , lambda_onfcam4cnrt_line122_957_pack_47 , lambda_onfcam4cnrt_line122_957_pack_46 , lambda_onfcam4cnrt_line122_957_pack_45 , lambda_onfcam4cnrt_line122_957_pack_44 , lambda_onfcam4cnrt_line122_957_pack_43 , lambda_onfcam4cnrt_line122_957_pack_42 , lambda_onfcam4cnrt_line122_957_pack_41 , lambda_onfcam4cnrt_line122_957_pack_40 , lambda_onfcam4cnrt_line122_957_pack_39 , lambda_onfcam4cnrt_line122_957_pack_38 , lambda_onfcam4cnrt_line122_957_pack_37 , lambda_onfcam4cnrt_line122_957_pack_36 , lambda_onfcam4cnrt_line122_957_pack_35 , lambda_onfcam4cnrt_line122_957_pack_34 , lambda_onfcam4cnrt_line122_957_pack_33 , lambda_onfcam4cnrt_line122_957_pack_32 , lambda_onfcam4cnrt_line122_957_pack_31 , lambda_onfcam4cnrt_line122_957_pack_30 , lambda_onfcam4cnrt_line122_957_pack_29 , lambda_onfcam4cnrt_line122_957_pack_28 , lambda_onfcam4cnrt_line122_957_pack_27 , lambda_onfcam4cnrt_line122_957_pack_26 , lambda_onfcam4cnrt_line122_957_pack_25 , lambda_onfcam4cnrt_line122_957_pack_24 , lambda_onfcam4cnrt_line122_957_pack_23 , lambda_onfcam4cnrt_line122_957_pack_22 , lambda_onfcam4cnrt_line122_957_pack_21 , lambda_onfcam4cnrt_line122_957_pack_20 , lambda_onfcam4cnrt_line122_957_pack_19 , lambda_onfcam4cnrt_line122_957_pack_18 , lambda_onfcam4cnrt_line122_957_pack_17 , lambda_onfcam4cnrt_line122_957_pack_16 , lambda_onfcam4cnrt_line122_957_pack_15 , lambda_onfcam4cnrt_line122_957_pack_14 , lambda_onfcam4cnrt_line122_957_pack_13 , lambda_onfcam4cnrt_line122_957_pack_12 , lambda_onfcam4cnrt_line122_957_pack_11 , lambda_onfcam4cnrt_line122_957_pack_10 , lambda_onfcam4cnrt_line122_957_pack_9 , lambda_onfcam4cnrt_line122_957_pack_8 , lambda_onfcam4cnrt_line122_957_pack_7 , lambda_onfcam4cnrt_line122_957_pack_6 , lambda_onfcam4cnrt_line122_957_pack_5 , lambda_onfcam4cnrt_line122_957_pack_4 , lambda_onfcam4cnrt_line122_957_pack_3 , lambda_onfcam4cnrt_line122_957_pack_2 , lambda_onfcam4cnrt_line122_957_pack_1 , lambda_onfcam4cnrt_line122_957_pack_0)
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_1 = add16_vv(lambda_onfcam4cnrt_line122_957_pack_48, lambda_onfcam4cnrt_line122_957_pack_47);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_2 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_1, lambda_onfcam4cnrt_line122_957_pack_46);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_3 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_2, lambda_onfcam4cnrt_line122_957_pack_45);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_4 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_3, lambda_onfcam4cnrt_line122_957_pack_44);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_5 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_4, lambda_onfcam4cnrt_line122_957_pack_43);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_6 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_5, lambda_onfcam4cnrt_line122_957_pack_42);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_7 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_6, lambda_onfcam4cnrt_line122_957_pack_41);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_8 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_7, lambda_onfcam4cnrt_line122_957_pack_40);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_9 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_8, lambda_onfcam4cnrt_line122_957_pack_39);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_10 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_9, lambda_onfcam4cnrt_line122_957_pack_38);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_11 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_10, lambda_onfcam4cnrt_line122_957_pack_37);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_12 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_11, lambda_onfcam4cnrt_line122_957_pack_36);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_13 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_12, lambda_onfcam4cnrt_line122_957_pack_35);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_14 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_13, lambda_onfcam4cnrt_line122_957_pack_34);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_15 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_14, lambda_onfcam4cnrt_line122_957_pack_33);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_16 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_15, lambda_onfcam4cnrt_line122_957_pack_32);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_17 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_16, lambda_onfcam4cnrt_line122_957_pack_31);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_18 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_17, lambda_onfcam4cnrt_line122_957_pack_30);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_19 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_18, lambda_onfcam4cnrt_line122_957_pack_29);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_20 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_19, lambda_onfcam4cnrt_line122_957_pack_28);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_21 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_20, lambda_onfcam4cnrt_line122_957_pack_27);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_22 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_21, lambda_onfcam4cnrt_line122_957_pack_26);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_23 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_22, lambda_onfcam4cnrt_line122_957_pack_25);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_24 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_23, lambda_onfcam4cnrt_line122_957_pack_24);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_25 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_24, lambda_onfcam4cnrt_line122_957_pack_23);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_26 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_25, lambda_onfcam4cnrt_line122_957_pack_22);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_27 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_26, lambda_onfcam4cnrt_line122_957_pack_21);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_28 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_27, lambda_onfcam4cnrt_line122_957_pack_20);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_29 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_28, lambda_onfcam4cnrt_line122_957_pack_19);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_30 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_29, lambda_onfcam4cnrt_line122_957_pack_18);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_31 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_30, lambda_onfcam4cnrt_line122_957_pack_17);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_32 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_31, lambda_onfcam4cnrt_line122_957_pack_16);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_33 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_32, lambda_onfcam4cnrt_line122_957_pack_15);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_34 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_33, lambda_onfcam4cnrt_line122_957_pack_14);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_35 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_34, lambda_onfcam4cnrt_line122_957_pack_13);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_36 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_35, lambda_onfcam4cnrt_line122_957_pack_12);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_37 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_36, lambda_onfcam4cnrt_line122_957_pack_11);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_38 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_37, lambda_onfcam4cnrt_line122_957_pack_10);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_39 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_38, lambda_onfcam4cnrt_line122_957_pack_9);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_40 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_39, lambda_onfcam4cnrt_line122_957_pack_8);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_41 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_40, lambda_onfcam4cnrt_line122_957_pack_7);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_42 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_41, lambda_onfcam4cnrt_line122_957_pack_6);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_43 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_42, lambda_onfcam4cnrt_line122_957_pack_5);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_44 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_43, lambda_onfcam4cnrt_line122_957_pack_4);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_45 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_44, lambda_onfcam4cnrt_line122_957_pack_3);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_46 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_45, lambda_onfcam4cnrt_line122_957_pack_2);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_47 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_46, lambda_onfcam4cnrt_line122_957_pack_1);
      vector32 lambda_onfcam4cnrt_line122_957_0_cotmp_48 = add16_vv(lambda_onfcam4cnrt_line122_957_0_cotmp_47, lambda_onfcam4cnrt_line122_957_pack_0);
      vector32 lambda_onfcam4cnrt_line122_957_0 = lambda_onfcam4cnrt_line122_957_0_cotmp_48;

      vector32 lambda_onfcam4cnrt_line139_135_0 = lambda_onfcam4cnrt_line122_957_0;
      vector32 lambda_onfcam4cnrt_line139_136_0 = add16_vv(lambda_onfcam4cnrt_line139_135_0, lambda_onfcam4cnrt_line139_2_0);
      vector32 lambda_onfcam4cnrt_line139_137_0 = rshift16_vv(lambda_onfcam4cnrt_line139_136_0, lambda_onfcam4cnrt_line139_4_0);
      vector32 lambda_onfcam4cnrt_line139_147_0 = mux16_vv(lambda_onfcam4cnrt_line139_32_0, lambda_onfcam4cnrt_line139_146_0, lambda_onfcam4cnrt_line139_137_0);
      vector32 lambda_onfcam4cnrt_line139_148_0 = lambda_onfcam4cnrt_line139_147_0;
      vector32 cnr_514_0 = add16_vv(cnr_349_0, lambda_onfcam4cnrt_line139_148_0);
      vector32 cnr_515_pack_0 = cnr_514_0;
      // max cnr_515_0 <= (cnr_515_pack_1 , cnr_515_pack_0)
      vector32 cnr_515_0_cotmp_1 = max16_vv(cnr_515_pack_1, cnr_515_pack_0);
      vector32 cnr_515_0 = cnr_515_0_cotmp_1;

      vector32 cnr_516_pack_0 = cnr_515_0;
      // min cnr_516_0 <= (cnr_516_pack_1 , cnr_516_pack_0)
      vector32 cnr_516_0_cotmp_1 = min16_vv(cnr_516_pack_1, cnr_516_pack_0);
      vector32 cnr_516_0 = cnr_516_0_cotmp_1;

      vector32 cnr_517_0 = mux16_vv(cnr_127_0, cnr_516_0, cnr_351_0);
      vector32 srp_427_0 = cnr_517_0;
      vector32 lambda_nfcam4defst_line125_7217_0 = lt16_vv(lambda_nfcam4defst_line125_7216_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7221_0 = mux16_vv(lambda_nfcam4defst_line125_7217_0, lambda_nfcam4defst_line125_7220_0, lambda_nfcam4defst_line125_7216_0);
      vector32 lambda_onfcam4cnrt_line122_960_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_7221_0);
      vector32 lambda_onfcam4cnrt_line122_961_0 = lambda_onfcam4cnrt_line122_960_0;
      vector32 lambda_onfcam4cnrt_line122_1052_pack_46 = lambda_onfcam4cnrt_line122_961_0;
      // add lambda_onfcam4cnrt_line122_1052_0 <= (lambda_onfcam4cnrt_line122_1052_pack_48 , lambda_onfcam4cnrt_line122_1052_pack_47 , lambda_onfcam4cnrt_line122_1052_pack_46 , lambda_onfcam4cnrt_line122_1052_pack_45 , lambda_onfcam4cnrt_line122_1052_pack_44 , lambda_onfcam4cnrt_line122_1052_pack_43 , lambda_onfcam4cnrt_line122_1052_pack_42 , lambda_onfcam4cnrt_line122_1052_pack_41 , lambda_onfcam4cnrt_line122_1052_pack_40 , lambda_onfcam4cnrt_line122_1052_pack_39 , lambda_onfcam4cnrt_line122_1052_pack_38 , lambda_onfcam4cnrt_line122_1052_pack_37 , lambda_onfcam4cnrt_line122_1052_pack_36 , lambda_onfcam4cnrt_line122_1052_pack_35 , lambda_onfcam4cnrt_line122_1052_pack_34 , lambda_onfcam4cnrt_line122_1052_pack_33 , lambda_onfcam4cnrt_line122_1052_pack_32 , lambda_onfcam4cnrt_line122_1052_pack_31 , lambda_onfcam4cnrt_line122_1052_pack_30 , lambda_onfcam4cnrt_line122_1052_pack_29 , lambda_onfcam4cnrt_line122_1052_pack_28 , lambda_onfcam4cnrt_line122_1052_pack_27 , lambda_onfcam4cnrt_line122_1052_pack_26 , lambda_onfcam4cnrt_line122_1052_pack_25 , lambda_onfcam4cnrt_line122_1052_pack_24 , lambda_onfcam4cnrt_line122_1052_pack_23 , lambda_onfcam4cnrt_line122_1052_pack_22 , lambda_onfcam4cnrt_line122_1052_pack_21 , lambda_onfcam4cnrt_line122_1052_pack_20 , lambda_onfcam4cnrt_line122_1052_pack_19 , lambda_onfcam4cnrt_line122_1052_pack_18 , lambda_onfcam4cnrt_line122_1052_pack_17 , lambda_onfcam4cnrt_line122_1052_pack_16 , lambda_onfcam4cnrt_line122_1052_pack_15 , lambda_onfcam4cnrt_line122_1052_pack_14 , lambda_onfcam4cnrt_line122_1052_pack_13 , lambda_onfcam4cnrt_line122_1052_pack_12 , lambda_onfcam4cnrt_line122_1052_pack_11 , lambda_onfcam4cnrt_line122_1052_pack_10 , lambda_onfcam4cnrt_line122_1052_pack_9 , lambda_onfcam4cnrt_line122_1052_pack_8 , lambda_onfcam4cnrt_line122_1052_pack_7 , lambda_onfcam4cnrt_line122_1052_pack_6 , lambda_onfcam4cnrt_line122_1052_pack_5 , lambda_onfcam4cnrt_line122_1052_pack_4 , lambda_onfcam4cnrt_line122_1052_pack_3 , lambda_onfcam4cnrt_line122_1052_pack_2 , lambda_onfcam4cnrt_line122_1052_pack_1 , lambda_onfcam4cnrt_line122_1052_pack_0)
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_1 = add16_vv(lambda_onfcam4cnrt_line122_1052_pack_48, lambda_onfcam4cnrt_line122_1052_pack_47);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_2 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_1, lambda_onfcam4cnrt_line122_1052_pack_46);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_3 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_2, lambda_onfcam4cnrt_line122_1052_pack_45);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_4 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_3, lambda_onfcam4cnrt_line122_1052_pack_44);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_5 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_4, lambda_onfcam4cnrt_line122_1052_pack_43);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_6 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_5, lambda_onfcam4cnrt_line122_1052_pack_42);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_7 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_6, lambda_onfcam4cnrt_line122_1052_pack_41);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_8 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_7, lambda_onfcam4cnrt_line122_1052_pack_40);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_9 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_8, lambda_onfcam4cnrt_line122_1052_pack_39);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_10 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_9, lambda_onfcam4cnrt_line122_1052_pack_38);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_11 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_10, lambda_onfcam4cnrt_line122_1052_pack_37);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_12 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_11, lambda_onfcam4cnrt_line122_1052_pack_36);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_13 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_12, lambda_onfcam4cnrt_line122_1052_pack_35);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_14 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_13, lambda_onfcam4cnrt_line122_1052_pack_34);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_15 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_14, lambda_onfcam4cnrt_line122_1052_pack_33);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_16 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_15, lambda_onfcam4cnrt_line122_1052_pack_32);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_17 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_16, lambda_onfcam4cnrt_line122_1052_pack_31);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_18 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_17, lambda_onfcam4cnrt_line122_1052_pack_30);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_19 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_18, lambda_onfcam4cnrt_line122_1052_pack_29);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_20 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_19, lambda_onfcam4cnrt_line122_1052_pack_28);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_21 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_20, lambda_onfcam4cnrt_line122_1052_pack_27);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_22 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_21, lambda_onfcam4cnrt_line122_1052_pack_26);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_23 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_22, lambda_onfcam4cnrt_line122_1052_pack_25);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_24 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_23, lambda_onfcam4cnrt_line122_1052_pack_24);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_25 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_24, lambda_onfcam4cnrt_line122_1052_pack_23);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_26 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_25, lambda_onfcam4cnrt_line122_1052_pack_22);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_27 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_26, lambda_onfcam4cnrt_line122_1052_pack_21);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_28 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_27, lambda_onfcam4cnrt_line122_1052_pack_20);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_29 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_28, lambda_onfcam4cnrt_line122_1052_pack_19);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_30 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_29, lambda_onfcam4cnrt_line122_1052_pack_18);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_31 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_30, lambda_onfcam4cnrt_line122_1052_pack_17);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_32 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_31, lambda_onfcam4cnrt_line122_1052_pack_16);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_33 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_32, lambda_onfcam4cnrt_line122_1052_pack_15);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_34 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_33, lambda_onfcam4cnrt_line122_1052_pack_14);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_35 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_34, lambda_onfcam4cnrt_line122_1052_pack_13);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_36 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_35, lambda_onfcam4cnrt_line122_1052_pack_12);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_37 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_36, lambda_onfcam4cnrt_line122_1052_pack_11);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_38 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_37, lambda_onfcam4cnrt_line122_1052_pack_10);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_39 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_38, lambda_onfcam4cnrt_line122_1052_pack_9);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_40 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_39, lambda_onfcam4cnrt_line122_1052_pack_8);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_41 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_40, lambda_onfcam4cnrt_line122_1052_pack_7);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_42 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_41, lambda_onfcam4cnrt_line122_1052_pack_6);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_43 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_42, lambda_onfcam4cnrt_line122_1052_pack_5);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_44 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_43, lambda_onfcam4cnrt_line122_1052_pack_4);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_45 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_44, lambda_onfcam4cnrt_line122_1052_pack_3);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_46 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_45, lambda_onfcam4cnrt_line122_1052_pack_2);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_47 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_46, lambda_onfcam4cnrt_line122_1052_pack_1);
      vector32 lambda_onfcam4cnrt_line122_1052_0_cotmp_48 = add16_vv(lambda_onfcam4cnrt_line122_1052_0_cotmp_47, lambda_onfcam4cnrt_line122_1052_pack_0);
      vector32 lambda_onfcam4cnrt_line122_1052_0 = lambda_onfcam4cnrt_line122_1052_0_cotmp_48;

      vector32 lambda_onfcam4cnrt_line139_149_0 = lambda_onfcam4cnrt_line122_1052_0;
      vector32 lambda_onfcam4cnrt_line139_150_0 = add16_vv(lambda_onfcam4cnrt_line139_149_0, lambda_onfcam4cnrt_line139_2_0);
      vector32 lambda_onfcam4cnrt_line139_151_0 = rshift16_vv(lambda_onfcam4cnrt_line139_150_0, lambda_onfcam4cnrt_line139_4_0);
      vector32 lambda_onfcam4cnrt_line139_161_0 = mux16_vv(lambda_onfcam4cnrt_line139_16_0, lambda_onfcam4cnrt_line139_160_0, lambda_onfcam4cnrt_line139_151_0);
      vector32 lambda_onfcam4cnrt_line139_162_0 = lambda_onfcam4cnrt_line139_161_0;
      vector32 cnr_518_0 = add16_vv(cnr_352_0, lambda_onfcam4cnrt_line139_162_0);
      vector32 cnr_519_pack_0 = cnr_518_0;
      // max cnr_519_0 <= (cnr_519_pack_1 , cnr_519_pack_0)
      vector32 cnr_519_0_cotmp_1 = max16_vv(cnr_519_pack_1, cnr_519_pack_0);
      vector32 cnr_519_0 = cnr_519_0_cotmp_1;

      vector32 cnr_520_pack_0 = cnr_519_0;
      // min cnr_520_0 <= (cnr_520_pack_1 , cnr_520_pack_0)
      vector32 cnr_520_0_cotmp_1 = min16_vv(cnr_520_pack_1, cnr_520_pack_0);
      vector32 cnr_520_0 = cnr_520_0_cotmp_1;

      vector32 cnr_521_0 = mux16_vv(cnr_94_0, cnr_520_0, cnr_354_0);
      vector32 srp_427_1 = cnr_521_0;
      vector32 lambda_nfcam4defst_line125_7072_0 = mux16_vv(lambda_nfcam4defst_line125_7071_0, ct8_163_0, lambda_nfcam4defst_line125_7070_0);
      vector32 lambda_nfcam4defst_line125_7573_0 = mux16_vv(lambda_nfcam4defst_line125_7572_0, lambda_nfcam4defst_line125_7072_0, lambda_nfcam4defst_line125_5681_0);
      vector32 lambda_nfcam4defst_line125_7574_0 = lt16_vv(lambda_nfcam4defst_line125_7573_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7575_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7573_0);
      vector32 lambda_nfcam4defst_line125_7576_0 = lt16_vv(lambda_nfcam4defst_line125_7573_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7577_0 = mux16_vv(lambda_nfcam4defst_line125_7576_0, ct8_163_0, lambda_nfcam4defst_line125_7575_0);
      vector32 lambda_nfcam4defst_line125_7578_0 = mux16_vv(lambda_nfcam4defst_line125_7574_0, lambda_nfcam4defst_line125_7577_0, lambda_nfcam4defst_line125_7573_0);
      vector32 lambda_onfcam4cnrt_line122_1059_0 = mult16_vv(lambda_onfcam4cnrt_line122_10_0, lambda_nfcam4defst_line125_7578_0);
      vector32 lambda_onfcam4cnrt_line122_1060_0 = lambda_onfcam4cnrt_line122_1059_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_14 = lambda_onfcam4cnrt_line122_1060_0;
      vector32 lambda_nfcam4defst_line125_7073_0 = sub16_vv(lambda_nfcam4defst_line125_6912_0, lambda_nfcam4defst_line125_5714_0);
      vector32 lambda_nfcam4defst_line125_7075_0 = mux16_vv(lambda_nfcam4defst_line125_7074_0, ct8_163_0, lambda_nfcam4defst_line125_7073_0);
      vector32 lambda_nfcam4defst_line125_7580_0 = mux16_vv(lambda_nfcam4defst_line125_7579_0, lambda_nfcam4defst_line125_7075_0, lambda_nfcam4defst_line125_5714_0);
      vector32 lambda_nfcam4defst_line125_7581_0 = lt16_vv(lambda_nfcam4defst_line125_7580_0, lambda_nfcam4defst_line125_7208_0);
      vector32 lambda_nfcam4defst_line125_7582_0 = sub16_vv(lambda_nfcam4defst_line125_7210_0, lambda_nfcam4defst_line125_7580_0);
      vector32 lambda_nfcam4defst_line125_7583_0 = lt16_vv(lambda_nfcam4defst_line125_7580_0, lambda_nfcam4defst_line125_7210_0);
      vector32 lambda_nfcam4defst_line125_7584_0 = mux16_vv(lambda_nfcam4defst_line125_7583_0, ct8_163_0, lambda_nfcam4defst_line125_7582_0);
      vector32 lambda_nfcam4defst_line125_7585_0 = mux16_vv(lambda_nfcam4defst_line125_7581_0, lambda_nfcam4defst_line125_7584_0, lambda_nfcam4defst_line125_7580_0);
      vector32 lambda_onfcam4cnrt_line122_1061_0 = mult16_vv(denDiff_62_0, lambda_nfcam4defst_line125_7585_0);
      vector32 lambda_onfcam4cnrt_line122_1062_0 = lambda_onfcam4cnrt_line122_1061_0;
      vector32 lambda_onfcam4cnrt_line122_1147_pack_5 = lambda_onfcam4cnrt_line122_1062_0;
      // add lambda_onfcam4cnrt_line122_1147_0 <= (lambda_onfcam4cnrt_line122_1147_pack_48 , lambda_onfcam4cnrt_line122_1147_pack_47 , lambda_onfcam4cnrt_line122_1147_pack_46 , lambda_onfcam4cnrt_line122_1147_pack_45 , lambda_onfcam4cnrt_line122_1147_pack_44 , lambda_onfcam4cnrt_line122_1147_pack_43 , lambda_onfcam4cnrt_line122_1147_pack_42 , lambda_onfcam4cnrt_line122_1147_pack_41 , lambda_onfcam4cnrt_line122_1147_pack_40 , lambda_onfcam4cnrt_line122_1147_pack_39 , lambda_onfcam4cnrt_line122_1147_pack_38 , lambda_onfcam4cnrt_line122_1147_pack_37 , lambda_onfcam4cnrt_line122_1147_pack_36 , lambda_onfcam4cnrt_line122_1147_pack_35 , lambda_onfcam4cnrt_line122_1147_pack_34 , lambda_onfcam4cnrt_line122_1147_pack_33 , lambda_onfcam4cnrt_line122_1147_pack_32 , lambda_onfcam4cnrt_line122_1147_pack_31 , lambda_onfcam4cnrt_line122_1147_pack_30 , lambda_onfcam4cnrt_line122_1147_pack_29 , lambda_onfcam4cnrt_line122_1147_pack_28 , lambda_onfcam4cnrt_line122_1147_pack_27 , lambda_onfcam4cnrt_line122_1147_pack_26 , lambda_onfcam4cnrt_line122_1147_pack_25 , lambda_onfcam4cnrt_line122_1147_pack_24 , lambda_onfcam4cnrt_line122_1147_pack_23 , lambda_onfcam4cnrt_line122_1147_pack_22 , lambda_onfcam4cnrt_line122_1147_pack_21 , lambda_onfcam4cnrt_line122_1147_pack_20 , lambda_onfcam4cnrt_line122_1147_pack_19 , lambda_onfcam4cnrt_line122_1147_pack_18 , lambda_onfcam4cnrt_line122_1147_pack_17 , lambda_onfcam4cnrt_line122_1147_pack_16 , lambda_onfcam4cnrt_line122_1147_pack_15 , lambda_onfcam4cnrt_line122_1147_pack_14 , lambda_onfcam4cnrt_line122_1147_pack_13 , lambda_onfcam4cnrt_line122_1147_pack_12 , lambda_onfcam4cnrt_line122_1147_pack_11 , lambda_onfcam4cnrt_line122_1147_pack_10 , lambda_onfcam4cnrt_line122_1147_pack_9 , lambda_onfcam4cnrt_line122_1147_pack_8 , lambda_onfcam4cnrt_line122_1147_pack_7 , lambda_onfcam4cnrt_line122_1147_pack_6 , lambda_onfcam4cnrt_line122_1147_pack_5 , lambda_onfcam4cnrt_line122_1147_pack_4 , lambda_onfcam4cnrt_line122_1147_pack_3 , lambda_onfcam4cnrt_line122_1147_pack_2 , lambda_onfcam4cnrt_line122_1147_pack_1 , lambda_onfcam4cnrt_line122_1147_pack_0)
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_1 = add16_vv(lambda_onfcam4cnrt_line122_1147_pack_48, lambda_onfcam4cnrt_line122_1147_pack_47);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_2 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_1, lambda_onfcam4cnrt_line122_1147_pack_46);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_3 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_2, lambda_onfcam4cnrt_line122_1147_pack_45);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_4 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_3, lambda_onfcam4cnrt_line122_1147_pack_44);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_5 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_4, lambda_onfcam4cnrt_line122_1147_pack_43);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_6 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_5, lambda_onfcam4cnrt_line122_1147_pack_42);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_7 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_6, lambda_onfcam4cnrt_line122_1147_pack_41);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_8 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_7, lambda_onfcam4cnrt_line122_1147_pack_40);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_9 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_8, lambda_onfcam4cnrt_line122_1147_pack_39);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_10 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_9, lambda_onfcam4cnrt_line122_1147_pack_38);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_11 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_10, lambda_onfcam4cnrt_line122_1147_pack_37);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_12 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_11, lambda_onfcam4cnrt_line122_1147_pack_36);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_13 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_12, lambda_onfcam4cnrt_line122_1147_pack_35);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_14 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_13, lambda_onfcam4cnrt_line122_1147_pack_34);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_15 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_14, lambda_onfcam4cnrt_line122_1147_pack_33);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_16 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_15, lambda_onfcam4cnrt_line122_1147_pack_32);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_17 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_16, lambda_onfcam4cnrt_line122_1147_pack_31);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_18 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_17, lambda_onfcam4cnrt_line122_1147_pack_30);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_19 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_18, lambda_onfcam4cnrt_line122_1147_pack_29);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_20 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_19, lambda_onfcam4cnrt_line122_1147_pack_28);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_21 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_20, lambda_onfcam4cnrt_line122_1147_pack_27);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_22 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_21, lambda_onfcam4cnrt_line122_1147_pack_26);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_23 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_22, lambda_onfcam4cnrt_line122_1147_pack_25);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_24 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_23, lambda_onfcam4cnrt_line122_1147_pack_24);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_25 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_24, lambda_onfcam4cnrt_line122_1147_pack_23);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_26 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_25, lambda_onfcam4cnrt_line122_1147_pack_22);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_27 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_26, lambda_onfcam4cnrt_line122_1147_pack_21);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_28 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_27, lambda_onfcam4cnrt_line122_1147_pack_20);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_29 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_28, lambda_onfcam4cnrt_line122_1147_pack_19);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_30 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_29, lambda_onfcam4cnrt_line122_1147_pack_18);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_31 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_30, lambda_onfcam4cnrt_line122_1147_pack_17);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_32 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_31, lambda_onfcam4cnrt_line122_1147_pack_16);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_33 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_32, lambda_onfcam4cnrt_line122_1147_pack_15);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_34 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_33, lambda_onfcam4cnrt_line122_1147_pack_14);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_35 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_34, lambda_onfcam4cnrt_line122_1147_pack_13);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_36 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_35, lambda_onfcam4cnrt_line122_1147_pack_12);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_37 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_36, lambda_onfcam4cnrt_line122_1147_pack_11);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_38 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_37, lambda_onfcam4cnrt_line122_1147_pack_10);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_39 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_38, lambda_onfcam4cnrt_line122_1147_pack_9);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_40 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_39, lambda_onfcam4cnrt_line122_1147_pack_8);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_41 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_40, lambda_onfcam4cnrt_line122_1147_pack_7);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_42 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_41, lambda_onfcam4cnrt_line122_1147_pack_6);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_43 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_42, lambda_onfcam4cnrt_line122_1147_pack_5);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_44 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_43, lambda_onfcam4cnrt_line122_1147_pack_4);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_45 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_44, lambda_onfcam4cnrt_line122_1147_pack_3);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_46 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_45, lambda_onfcam4cnrt_line122_1147_pack_2);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_47 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_46, lambda_onfcam4cnrt_line122_1147_pack_1);
      vector32 lambda_onfcam4cnrt_line122_1147_0_cotmp_48 = add16_vv(lambda_onfcam4cnrt_line122_1147_0_cotmp_47, lambda_onfcam4cnrt_line122_1147_pack_0);
      vector32 lambda_onfcam4cnrt_line122_1147_0 = lambda_onfcam4cnrt_line122_1147_0_cotmp_48;

      vector32 lambda_onfcam4cnrt_line139_163_0 = lambda_onfcam4cnrt_line122_1147_0;
      vector32 lambda_onfcam4cnrt_line139_164_0 = add16_vv(lambda_onfcam4cnrt_line139_163_0, lambda_onfcam4cnrt_line139_2_0);
      vector32 lambda_onfcam4cnrt_line139_165_0 = rshift16_vv(lambda_onfcam4cnrt_line139_164_0, lambda_onfcam4cnrt_line139_4_0);
      vector32 lambda_onfcam4cnrt_line139_174_0 = mux16_vv(lambda_onfcam4cnrt_line139_167_0, lambda_onfcam4cnrt_line139_173_0, ct8_163_0);
      vector32 lambda_onfcam4cnrt_line139_175_0 = mux16_vv(lambda_onfcam4cnrt_line139_48_0, lambda_onfcam4cnrt_line139_174_0, lambda_onfcam4cnrt_line139_165_0);
      vector32 lambda_onfcam4cnrt_line139_176_0 = lambda_onfcam4cnrt_line139_175_0;
      vector32 cnr_522_0 = add16_vv(cnr_355_0, lambda_onfcam4cnrt_line139_176_0);
      vector32 cnr_523_pack_0 = cnr_522_0;
      // max cnr_523_0 <= (cnr_523_pack_1 , cnr_523_pack_0)
      vector32 cnr_523_0_cotmp_1 = max16_vv(cnr_523_pack_1, cnr_523_pack_0);
      vector32 cnr_523_0 = cnr_523_0_cotmp_1;

      vector32 cnr_524_pack_0 = cnr_523_0;
      // min cnr_524_0 <= (cnr_524_pack_1 , cnr_524_pack_0)
      vector32 cnr_524_0_cotmp_1 = min16_vv(cnr_524_pack_1, cnr_524_pack_0);
      vector32 cnr_524_0 = cnr_524_0_cotmp_1;

      vector32 cnr_525_0 = mux16_vv(cnr_94_0, cnr_524_0, cnr_357_0);
      vector32 srp_427_2 = cnr_525_0;
      out_ptr[y*IN_WIDTH*OUT_CHANNELS + x*OUT_CHANNELS + 2] = srp_427_2;
      out_ptr[y*IN_WIDTH*OUT_CHANNELS + x*OUT_CHANNELS + 1] = srp_427_1;
      out_ptr[y*IN_WIDTH*OUT_CHANNELS + x*OUT_CHANNELS + 0] = srp_427_0;
    }
  }
  
  // End SAIF power toggle data capture
  set_power_toggle(POWER_TOGGLE_OFF);
} // END cnr_3


void calcXtk_3(const Image<vector32>& in, Image<vector32>& out
	, unsigned int tap_xtk_lowThr_0_s
	, unsigned int tap_xtk_highThr_0_s
)
{
  // Set up the tap values
  const register vector32 tap_xtk_lowThr_0 = mv16_sv(tap_xtk_lowThr_0_s);
  const register vector32 tap_xtk_highThr_0 = mv16_sv(tap_xtk_highThr_0_s);
  
  // Set up the constant values
  const register vector32 c_3_0 = mv16_sv(3);
  const register vector32 c_36_0 = mv16_sv(36);
  const register vector32 c_72_0 = mv16_sv(72);
  const register vector32 c_2_0 = mv16_sv(2);
  const register vector32 c_1_0 = mv16_sv(1);
  const register vector32 c_10_0 = mv16_sv(10);
  const register vector32 c_0_0 = mv16_sv(0);
  const register vector32 c_255_0 = mv16_sv(255);
  const register vector32 c_4_0 = mv16_sv(4);
  const register vector32 c_n4_0 = mv16_sv(-4);
  const register vector32 c_0x1_0 = mv16_sv(0x1);
  const register vector32 c_0x0_0 = mv16_sv(0x0);
  const register vector32 c_344_0 = mv16_sv(344);
  const register vector32 c_34_0 = mv16_sv(34);
  const register vector32 c_1023_0 = mv16_sv(1023);
  
  const vector32 *in_ptr = in.mData; // use direct access to speed up inner loop
  vector32 *out_ptr = out.mData; // use direct access to speed up inner loop
  const int IN_WIDTH = in.width();
  const int IN_HEIGHT = in.height();
  const int IN_CHANNELS = 1; // use static value to allow more compiler optimization
  const int OUT_CHANNELS = 1; /// use static value to allow more compiler optimization
  
  // Turn on SAIF power toggle data capture
  set_power_toggle(POWER_TOGGLE_ON);
  for(int y = 0; y < in.height(); y++){
    // DEBUG: y_min=-2, y_max=2, y_padding_ofst=2
    // declare the registers storing the stencil window
    register vector32 dpc_103_pp_4_4;
    register vector32 dpc_103_pp_4_3;
    register vector32 dpc_103_pp_4_2;
    register vector32 dpc_103_pp_4_1;
    register vector32 dpc_103_pp_4_0;
    register vector32 dpc_103_pp_3_4;
    register vector32 dpc_103_pp_3_3;
    register vector32 dpc_103_pp_3_2;
    register vector32 dpc_103_pp_3_1;
    register vector32 dpc_103_pp_3_0;
    register vector32 dpc_103_pp_2_4;
    register vector32 dpc_103_pp_2_3;
    register vector32 dpc_103_pp_2_2;
    register vector32 dpc_103_pp_2_1;
    register vector32 dpc_103_pp_2_0;
    register vector32 dpc_103_pp_1_4;
    register vector32 dpc_103_pp_1_3;
    register vector32 dpc_103_pp_1_2;
    register vector32 dpc_103_pp_1_1;
    register vector32 dpc_103_pp_1_0;
    register vector32 dpc_103_pp_0_4;
    register vector32 dpc_103_pp_0_3;
    register vector32 dpc_103_pp_0_2;
    register vector32 dpc_103_pp_0_1;
    register vector32 dpc_103_pp_0_0;
    
    // load the stencil window for each scan of row
    dpc_103_pp_1_4 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 0];
    dpc_103_pp_1_4 = getl16_vv(dpc_103_pp_1_4);
    dpc_103_pp_1_3 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 0];
    dpc_103_pp_1_3 = getl16_vv(dpc_103_pp_1_3);
    dpc_103_pp_1_2 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 0];
    dpc_103_pp_1_2 = getl16_vv(dpc_103_pp_1_2);
    dpc_103_pp_1_1 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 0];
    dpc_103_pp_1_1 = getl16_vv(dpc_103_pp_1_1);
    dpc_103_pp_1_0 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 0];
    dpc_103_pp_1_0 = getl16_vv(dpc_103_pp_1_0);
    dpc_103_pp_2_4 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 0];
    dpc_103_pp_2_4 = getl16_vv(dpc_103_pp_2_4);
    dpc_103_pp_2_3 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 0];
    dpc_103_pp_2_3 = getl16_vv(dpc_103_pp_2_3);
    dpc_103_pp_2_2 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 0];
    dpc_103_pp_2_2 = getl16_vv(dpc_103_pp_2_2);
    dpc_103_pp_2_1 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 0];
    dpc_103_pp_2_1 = getl16_vv(dpc_103_pp_2_1);
    dpc_103_pp_2_0 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 0];
    dpc_103_pp_2_0 = getl16_vv(dpc_103_pp_2_0);
    dpc_103_pp_3_4 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 0];
    dpc_103_pp_3_3 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 0];
    dpc_103_pp_3_2 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 0];
    dpc_103_pp_3_1 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 0];
    dpc_103_pp_3_0 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 0];
    dpc_103_pp_4_4 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 0];
    dpc_103_pp_4_3 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 0];
    dpc_103_pp_4_2 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 0];
    dpc_103_pp_4_1 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 0];
    dpc_103_pp_4_0 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 0];
    
    for(int x = 0; x < IN_WIDTH - 2; x++){
      // not on X boundry, common case
      // shift the stencil window, and load the new input pixel
      dpc_103_pp_0_4 = dpc_103_pp_1_4;
      dpc_103_pp_0_3 = dpc_103_pp_1_3;
      dpc_103_pp_0_2 = dpc_103_pp_1_2;
      dpc_103_pp_0_1 = dpc_103_pp_1_1;
      dpc_103_pp_0_0 = dpc_103_pp_1_0;
      dpc_103_pp_1_4 = dpc_103_pp_2_4;
      dpc_103_pp_1_3 = dpc_103_pp_2_3;
      dpc_103_pp_1_2 = dpc_103_pp_2_2;
      dpc_103_pp_1_1 = dpc_103_pp_2_1;
      dpc_103_pp_1_0 = dpc_103_pp_2_0;
      dpc_103_pp_2_4 = dpc_103_pp_3_4;
      dpc_103_pp_2_3 = dpc_103_pp_3_3;
      dpc_103_pp_2_2 = dpc_103_pp_3_2;
      dpc_103_pp_2_1 = dpc_103_pp_3_1;
      dpc_103_pp_2_0 = dpc_103_pp_3_0;
      dpc_103_pp_3_4 = dpc_103_pp_4_4;
      dpc_103_pp_3_3 = dpc_103_pp_4_3;
      dpc_103_pp_3_2 = dpc_103_pp_4_2;
      dpc_103_pp_3_1 = dpc_103_pp_4_1;
      dpc_103_pp_3_0 = dpc_103_pp_4_0;
      
      // load the update stencil
      dpc_103_pp_4_4 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (x+2)*IN_CHANNELS + 0];
      dpc_103_pp_4_3 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (x+2)*IN_CHANNELS + 0];
      dpc_103_pp_4_2 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (x+2)*IN_CHANNELS + 0];
      dpc_103_pp_4_1 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (x+2)*IN_CHANNELS + 0];
      dpc_103_pp_4_0 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (x+2)*IN_CHANNELS + 0];
      
      // Start operation
      vector32 centroid_pos_0 = mv16_sv(x);
      vector32 centroid_pos_1 = mv16_sv(y);
      vector32 calcXtk_76_pack_7 = dpc_103_pp_2_0;
      vector32 srp_5_0 = c_2_0;
      vector32 calcXtk_76_pack_1 = dpc_103_pp_2_4;
      vector32 lambda_onfcam4dpct_line120_304_0 = c_1_0;
      vector32 calcXtk_80_pack_1 = dpc_103_pp_3_3;
      vector32 calcXtk_13_0 = sub16_vv(tap_xtk_highThr_0, tap_xtk_lowThr_0);
      vector32 ct8_34_0 = c_4_0;
      vector32 lambda_onfcam4ccmt_line101_3_0 = c_2_0;
      vector32 calcXtk_80_pack_4 = lambda_onfcam4ccmt_line101_3_0;
      vector32 lambda_nfcam4defst_line56_10_0 = c_0x0_0;
      vector32 calcXtk_5_0 = c_72_0;
      vector32 ct8_35_0 = add16_vv(centroid_pos_0, ct8_34_0);
      vector32 calcXtk_14_0 = calcXtk_13_0;
      vector32 calcXtk_3_0 = c_36_0;
      vector32 calcXtk_80_pack_2 = dpc_103_pp_1_1;
      vector32 calcBlc_154_0 = c_10_0;
      vector32 calcXtk_76_pack_5 = dpc_103_pp_4_2;
      vector32 calcXtk_76_pack_3 = dpc_103_pp_0_2;
      vector32 ct8_27_0 = c_n4_0;
      vector32 calcXtk_76_pack_6 = dpc_103_pp_0_0;
      vector32 ct8_29_0 = c_255_0;
      vector32 ct8_30_0 = sub16_vv(ct8_29_0, centroid_pos_1);
      vector32 ct8_36_0 = add16_vv(ct8_35_0, ct8_27_0);
      vector32 calcXtk_76_pack_8 = dpc_103_pp_4_0;
      vector32 calcXtk_76_pack_0 = dpc_103_pp_0_4;
      vector32 ct8_20_0 = c_3_0;
      vector32 calcXtk_80_pack_0 = dpc_103_pp_1_3;
      vector32 calcXtk_80_pack_3 = dpc_103_pp_3_1;
      vector32 ct8_24_0 = c_n4_0;
      vector32 calcXtk_27_0 = inv16_vv(lambda_onfcam4ccmt_line101_3_0);
      vector32 ct8_21_0 = c_1_0;
      vector32 lambda_nfcam4defst_line56_11_0 = mux16_vv(lambda_nfcam4defst_line56_10_0, ct8_21_0, lambda_onfcam4ccmt_line101_3_0);
      vector32 cnr_3_0 = c_1023_0;
      vector32 calcXtk_115_pack_1 = cnr_3_0;
      vector32 ct8_22_0 = c_0_0;
      vector32 calcXtk_114_pack_1 = ct8_22_0;
      vector32 lambda_nfcam4defst_line49_8_0 = mux16_vv(lambda_nfcam4defst_line56_10_0, ct8_22_0, lambda_onfcam4ccmt_line101_3_0);
      vector32 lambda_nfcam4defst_line49_9_0 = mux16_vv(lambda_nfcam4defst_line56_10_0, ct8_21_0, lambda_nfcam4defst_line49_8_0);
      vector32 lambda_nfcam4defst_line49_10_0 = mux16_vv(lambda_nfcam4defst_line56_10_0, ct8_21_0, lambda_nfcam4defst_line49_9_0);
      vector32 lambda_nfcam4defst_line56_16_0 = c_344_0;
      vector32 lambda_nfcam4defst_line56_12_0 = mux16_vv(lambda_nfcam4defst_line56_10_0, ct8_22_0, lambda_nfcam4defst_line56_11_0);
      vector32 lambda_nfcam4defst_line56_13_0 = mux16_vv(lambda_nfcam4defst_line56_10_0, ct8_21_0, lambda_nfcam4defst_line56_12_0);
      vector32 ct8_31_0 = c_4_0;
      vector32 ct8_32_0 = add16_vv(ct8_30_0, ct8_31_0);
      vector32 ct8_33_0 = add16_vv(ct8_32_0, ct8_24_0);
      vector32 calcXtk_76_pack_2 = dpc_103_pp_4_4;
      vector32 lambda_nfcam4defst_line49_12_0 = c_34_0;
      vector32 lambda_nfcam4defst_line56_14_0 = c_0x1_0;
      vector32 lambda_nfcam4defst_line56_15_0 = mux16_vv(lambda_nfcam4defst_line56_14_0, ct8_22_0, lambda_nfcam4defst_line56_13_0);
      vector32 lambda_nfcam4defst_line56_17_0 = ne16_vv(lambda_nfcam4defst_line56_15_0, lambda_onfcam4ccmt_line101_3_0);
      vector32 lambda_nfcam4defst_line49_11_0 = mux16_vv(lambda_nfcam4defst_line56_14_0, ct8_22_0, lambda_nfcam4defst_line49_10_0);
      vector32 lambda_nfcam4defst_line64_31_0 = add16_vv(ct8_33_0, lambda_nfcam4defst_line56_15_0);
      vector32 lambda_nfcam4defst_line64_32_0 = and16_vv(lambda_nfcam4defst_line64_31_0, ct8_21_0);
      vector32 lambda_nfcam4defst_line49_13_0 = ne16_vv(lambda_nfcam4defst_line49_11_0, lambda_onfcam4ccmt_line101_3_0);
      vector32 lambda_nfcam4defst_line64_35_0 = add16_vv(ct8_36_0, lambda_nfcam4defst_line49_11_0);
      vector32 lambda_nfcam4defst_line64_36_0 = and16_vv(lambda_nfcam4defst_line64_35_0, ct8_21_0);
      vector32 lambda_nfcam4defst_line64_33_0 = ne16_vv(lambda_nfcam4defst_line64_32_0, ct8_22_0);
      vector32 lambda_nfcam4defst_line64_34_0 = not16_vv(lambda_nfcam4defst_line64_33_0);
      // add calcXtk_80_0 <= (calcXtk_80_pack_4 , calcXtk_80_pack_3 , calcXtk_80_pack_2 , calcXtk_80_pack_1 , calcXtk_80_pack_0)
      vector32 calcXtk_80_0_cotmp_1 = add16_vv(calcXtk_80_pack_4, calcXtk_80_pack_3);
      vector32 calcXtk_80_0_cotmp_2 = add16_vv(calcXtk_80_0_cotmp_1, calcXtk_80_pack_2);
      vector32 calcXtk_80_0_cotmp_3 = add16_vv(calcXtk_80_0_cotmp_2, calcXtk_80_pack_1);
      vector32 calcXtk_80_0_cotmp_4 = add16_vv(calcXtk_80_0_cotmp_3, calcXtk_80_pack_0);
      vector32 calcXtk_80_0 = calcXtk_80_0_cotmp_4;

      vector32 calcXtk_81_0 = rshift16_vv(calcXtk_80_0, srp_5_0);
      vector32 lambda_nfcam4defst_line64_37_0 = ne16_vv(lambda_nfcam4defst_line64_36_0, ct8_22_0);
      vector32 lambda_nfcam4defst_line64_38_0 = not16_vv(lambda_nfcam4defst_line64_37_0);
      vector32 lambda_nfcam4defst_line64_39_0 = and16_vv(lambda_nfcam4defst_line64_34_0, lambda_nfcam4defst_line64_38_0);
      vector32 lambda_nfcam4defst_line88_7_0 = and16_vv(lambda_nfcam4defst_line64_33_0, lambda_nfcam4defst_line64_37_0);
      vector32 lambda_nfcam4defst_line64_40_0 = mux16_vv(lambda_nfcam4defst_line64_39_0, ct8_21_0, ct8_22_0);
      vector32 calcXtk_109_0 = eq16_vv(lambda_nfcam4defst_line64_40_0, ct8_22_0);
      vector32 lambda_nfcam4defst_line88_8_0 = mux16_vv(lambda_nfcam4defst_line88_7_0, ct8_21_0, ct8_22_0);
      vector32 calcXtk_110_0 = eq16_vv(lambda_nfcam4defst_line88_8_0, ct8_22_0);
      vector32 calcXtk_111_0 = and16_vv(calcXtk_109_0, calcXtk_110_0);
      vector32 calcXtk_12_0 = tap_xtk_lowThr_0;
      vector32 calcXtk_76_pack_4 = dpc_103_pp_2_2;
      // add calcXtk_76_0 <= (calcXtk_76_pack_8 , calcXtk_76_pack_7 , calcXtk_76_pack_6 , calcXtk_76_pack_5 , calcXtk_76_pack_4 , calcXtk_76_pack_3 , calcXtk_76_pack_2 , calcXtk_76_pack_1 , calcXtk_76_pack_0)
      vector32 calcXtk_76_0_cotmp_1 = add16_vv(calcXtk_76_pack_8, calcXtk_76_pack_7);
      vector32 calcXtk_76_0_cotmp_2 = add16_vv(calcXtk_76_0_cotmp_1, calcXtk_76_pack_6);
      vector32 calcXtk_76_0_cotmp_3 = add16_vv(calcXtk_76_0_cotmp_2, calcXtk_76_pack_5);
      vector32 calcXtk_76_0_cotmp_4 = add16_vv(calcXtk_76_0_cotmp_3, calcXtk_76_pack_4);
      vector32 calcXtk_76_0_cotmp_5 = add16_vv(calcXtk_76_0_cotmp_4, calcXtk_76_pack_3);
      vector32 calcXtk_76_0_cotmp_6 = add16_vv(calcXtk_76_0_cotmp_5, calcXtk_76_pack_2);
      vector32 calcXtk_76_0_cotmp_7 = add16_vv(calcXtk_76_0_cotmp_6, calcXtk_76_pack_1);
      vector32 calcXtk_76_0_cotmp_8 = add16_vv(calcXtk_76_0_cotmp_7, calcXtk_76_pack_0);
      vector32 calcXtk_76_0 = calcXtk_76_0_cotmp_8;

      vector32 calcXtk_77_0 = lshift16_vv(calcXtk_76_0, ct8_20_0);
      vector32 calcXtk_78_0 = add16_vv(calcXtk_77_0, calcXtk_3_0);
      vector32 calcXtk_79_0 = div16_vv(calcXtk_78_0, calcXtk_5_0);
      vector32 calcXtk_85_0 = add16_vv(calcXtk_79_0, calcXtk_81_0);
      vector32 calcXtk_82_0 = sub16_vv(calcXtk_79_0, calcXtk_81_0);
      vector32 calcXtk_86_0 = add16_vv(calcXtk_85_0, ct8_21_0);
      vector32 calcXtk_87_0 = rshift16_vv(calcXtk_86_0, lambda_onfcam4dpct_line120_304_0);
      vector32 calcXtk_88_0 = mult16_vv(calcXtk_14_0, calcXtk_87_0);
      vector32 calcXtk_89_0 = rshift16_vv(calcXtk_88_0, calcBlc_154_0);
      vector32 calcXtk_90_0 = add16_vv(calcXtk_12_0, calcXtk_89_0);
      vector32 calcXtk_92_0 = lshift16_vv(calcXtk_90_0, lambda_onfcam4dpct_line120_304_0);
      vector32 calcXtk_83_0 = add16_vv(calcXtk_82_0, ct8_21_0);
      vector32 calcXtk_84_0 = rshift16_vv(calcXtk_83_0, lambda_onfcam4dpct_line120_304_0);
      vector32 calcXtk_91_0 = gt16_vv(calcXtk_84_0, calcXtk_90_0);
      vector32 calcXtk_94_0 = gt16_vv(calcXtk_84_0, calcXtk_92_0);
      vector32 calcXtk_93_0 = sub16_vv(calcXtk_92_0, calcXtk_84_0);
      vector32 calcXtk_95_0 = mux16_vv(calcXtk_94_0, ct8_22_0, calcXtk_93_0);
      vector32 calcXtk_96_0 = mux16_vv(calcXtk_91_0, calcXtk_95_0, calcXtk_84_0);
      vector32 calcXtk_99_0 = mult16_vv(calcXtk_27_0, calcXtk_90_0);
      vector32 calcXtk_100_0 = sub16_vv(calcXtk_99_0, calcXtk_96_0);
      vector32 calcXtk_101_0 = lt16_vv(calcXtk_96_0, calcXtk_99_0);
      vector32 calcXtk_102_0 = mux16_vv(calcXtk_101_0, ct8_22_0, calcXtk_100_0);
      vector32 calcXtk_97_0 = inv16_vv(calcXtk_90_0);
      vector32 calcXtk_98_0 = lt16_vv(calcXtk_96_0, calcXtk_97_0);
      vector32 calcXtk_103_0 = mux16_vv(calcXtk_98_0, calcXtk_102_0, calcXtk_96_0);
      vector32 calcXtk_112_0 = mux16_vv(calcXtk_111_0, ct8_22_0, calcXtk_103_0);
      vector32 calcXtk_113_0 = sub16_vv(dpc_103_pp_2_2, calcXtk_112_0);
      vector32 calcXtk_114_pack_0 = calcXtk_113_0;
      // max calcXtk_114_0 <= (calcXtk_114_pack_1 , calcXtk_114_pack_0)
      vector32 calcXtk_114_0_cotmp_1 = max16_vv(calcXtk_114_pack_1, calcXtk_114_pack_0);
      vector32 calcXtk_114_0 = calcXtk_114_0_cotmp_1;

      vector32 calcXtk_115_pack_0 = calcXtk_114_0;
      // min calcXtk_115_0 <= (calcXtk_115_pack_1 , calcXtk_115_pack_0)
      vector32 calcXtk_115_0_cotmp_1 = min16_vv(calcXtk_115_pack_1, calcXtk_115_pack_0);
      vector32 calcXtk_115_0 = calcXtk_115_0_cotmp_1;

      vector32 calcXtk_116_0 = calcXtk_115_0;
      out_ptr[y*IN_WIDTH*OUT_CHANNELS + x*OUT_CHANNELS + 0] = calcXtk_116_0;
    }
    for(int x = IN_WIDTH - 2; x < IN_WIDTH; x++){
      // on X boundry
      // shift the stencil window, and load the new input pixel
      dpc_103_pp_0_4 = dpc_103_pp_1_4;
      dpc_103_pp_0_3 = dpc_103_pp_1_3;
      dpc_103_pp_0_2 = dpc_103_pp_1_2;
      dpc_103_pp_0_1 = dpc_103_pp_1_1;
      dpc_103_pp_0_0 = dpc_103_pp_1_0;
      dpc_103_pp_1_4 = dpc_103_pp_2_4;
      dpc_103_pp_1_3 = dpc_103_pp_2_3;
      dpc_103_pp_1_2 = dpc_103_pp_2_2;
      dpc_103_pp_1_1 = dpc_103_pp_2_1;
      dpc_103_pp_1_0 = dpc_103_pp_2_0;
      dpc_103_pp_2_4 = dpc_103_pp_3_4;
      dpc_103_pp_2_3 = dpc_103_pp_3_3;
      dpc_103_pp_2_2 = dpc_103_pp_3_2;
      dpc_103_pp_2_1 = dpc_103_pp_3_1;
      dpc_103_pp_2_0 = dpc_103_pp_3_0;
      dpc_103_pp_3_4 = dpc_103_pp_4_4;
      dpc_103_pp_3_3 = dpc_103_pp_4_3;
      dpc_103_pp_3_2 = dpc_103_pp_4_2;
      dpc_103_pp_3_1 = dpc_103_pp_4_1;
      dpc_103_pp_3_0 = dpc_103_pp_4_0;
      
      // load the update stencil
      dpc_103_pp_4_4 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (x + 2 - IN_WIDTH)*IN_CHANNELS + 0];
      dpc_103_pp_4_4 = getr16_vv(dpc_103_pp_4_4);
      dpc_103_pp_4_3 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (x + 2 - IN_WIDTH)*IN_CHANNELS + 0];
      dpc_103_pp_4_3 = getr16_vv(dpc_103_pp_4_3);
      dpc_103_pp_4_2 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (x + 2 - IN_WIDTH)*IN_CHANNELS + 0];
      dpc_103_pp_4_2 = getr16_vv(dpc_103_pp_4_2);
      dpc_103_pp_4_1 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (x + 2 - IN_WIDTH)*IN_CHANNELS + 0];
      dpc_103_pp_4_1 = getr16_vv(dpc_103_pp_4_1);
      dpc_103_pp_4_0 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (x + 2 - IN_WIDTH)*IN_CHANNELS + 0];
      dpc_103_pp_4_0 = getr16_vv(dpc_103_pp_4_0);
      
      // Start operation
      vector32 centroid_pos_0 = mv16_sv(x);
      vector32 centroid_pos_1 = mv16_sv(y);
      vector32 calcXtk_76_pack_7 = dpc_103_pp_2_0;
      vector32 srp_5_0 = c_2_0;
      vector32 calcXtk_76_pack_1 = dpc_103_pp_2_4;
      vector32 lambda_onfcam4dpct_line120_304_0 = c_1_0;
      vector32 calcXtk_80_pack_1 = dpc_103_pp_3_3;
      vector32 calcXtk_13_0 = sub16_vv(tap_xtk_highThr_0, tap_xtk_lowThr_0);
      vector32 ct8_34_0 = c_4_0;
      vector32 lambda_onfcam4ccmt_line101_3_0 = c_2_0;
      vector32 calcXtk_80_pack_4 = lambda_onfcam4ccmt_line101_3_0;
      vector32 lambda_nfcam4defst_line56_10_0 = c_0x0_0;
      vector32 calcXtk_5_0 = c_72_0;
      vector32 ct8_35_0 = add16_vv(centroid_pos_0, ct8_34_0);
      vector32 calcXtk_14_0 = calcXtk_13_0;
      vector32 calcXtk_3_0 = c_36_0;
      vector32 calcXtk_80_pack_2 = dpc_103_pp_1_1;
      vector32 calcBlc_154_0 = c_10_0;
      vector32 calcXtk_76_pack_5 = dpc_103_pp_4_2;
      vector32 calcXtk_76_pack_3 = dpc_103_pp_0_2;
      vector32 ct8_27_0 = c_n4_0;
      vector32 calcXtk_76_pack_6 = dpc_103_pp_0_0;
      vector32 ct8_29_0 = c_255_0;
      vector32 ct8_30_0 = sub16_vv(ct8_29_0, centroid_pos_1);
      vector32 ct8_36_0 = add16_vv(ct8_35_0, ct8_27_0);
      vector32 calcXtk_76_pack_8 = dpc_103_pp_4_0;
      vector32 calcXtk_76_pack_0 = dpc_103_pp_0_4;
      vector32 ct8_20_0 = c_3_0;
      vector32 calcXtk_80_pack_0 = dpc_103_pp_1_3;
      vector32 calcXtk_80_pack_3 = dpc_103_pp_3_1;
      vector32 ct8_24_0 = c_n4_0;
      vector32 calcXtk_27_0 = inv16_vv(lambda_onfcam4ccmt_line101_3_0);
      vector32 ct8_21_0 = c_1_0;
      vector32 lambda_nfcam4defst_line56_11_0 = mux16_vv(lambda_nfcam4defst_line56_10_0, ct8_21_0, lambda_onfcam4ccmt_line101_3_0);
      vector32 cnr_3_0 = c_1023_0;
      vector32 calcXtk_115_pack_1 = cnr_3_0;
      vector32 ct8_22_0 = c_0_0;
      vector32 calcXtk_114_pack_1 = ct8_22_0;
      vector32 lambda_nfcam4defst_line49_8_0 = mux16_vv(lambda_nfcam4defst_line56_10_0, ct8_22_0, lambda_onfcam4ccmt_line101_3_0);
      vector32 lambda_nfcam4defst_line49_9_0 = mux16_vv(lambda_nfcam4defst_line56_10_0, ct8_21_0, lambda_nfcam4defst_line49_8_0);
      vector32 lambda_nfcam4defst_line49_10_0 = mux16_vv(lambda_nfcam4defst_line56_10_0, ct8_21_0, lambda_nfcam4defst_line49_9_0);
      vector32 lambda_nfcam4defst_line56_16_0 = c_344_0;
      vector32 lambda_nfcam4defst_line56_12_0 = mux16_vv(lambda_nfcam4defst_line56_10_0, ct8_22_0, lambda_nfcam4defst_line56_11_0);
      vector32 lambda_nfcam4defst_line56_13_0 = mux16_vv(lambda_nfcam4defst_line56_10_0, ct8_21_0, lambda_nfcam4defst_line56_12_0);
      vector32 ct8_31_0 = c_4_0;
      vector32 ct8_32_0 = add16_vv(ct8_30_0, ct8_31_0);
      vector32 ct8_33_0 = add16_vv(ct8_32_0, ct8_24_0);
      vector32 calcXtk_76_pack_2 = dpc_103_pp_4_4;
      vector32 lambda_nfcam4defst_line49_12_0 = c_34_0;
      vector32 lambda_nfcam4defst_line56_14_0 = c_0x1_0;
      vector32 lambda_nfcam4defst_line56_15_0 = mux16_vv(lambda_nfcam4defst_line56_14_0, ct8_22_0, lambda_nfcam4defst_line56_13_0);
      vector32 lambda_nfcam4defst_line56_17_0 = ne16_vv(lambda_nfcam4defst_line56_15_0, lambda_onfcam4ccmt_line101_3_0);
      vector32 lambda_nfcam4defst_line49_11_0 = mux16_vv(lambda_nfcam4defst_line56_14_0, ct8_22_0, lambda_nfcam4defst_line49_10_0);
      vector32 lambda_nfcam4defst_line64_31_0 = add16_vv(ct8_33_0, lambda_nfcam4defst_line56_15_0);
      vector32 lambda_nfcam4defst_line64_32_0 = and16_vv(lambda_nfcam4defst_line64_31_0, ct8_21_0);
      vector32 lambda_nfcam4defst_line49_13_0 = ne16_vv(lambda_nfcam4defst_line49_11_0, lambda_onfcam4ccmt_line101_3_0);
      vector32 lambda_nfcam4defst_line64_35_0 = add16_vv(ct8_36_0, lambda_nfcam4defst_line49_11_0);
      vector32 lambda_nfcam4defst_line64_36_0 = and16_vv(lambda_nfcam4defst_line64_35_0, ct8_21_0);
      vector32 lambda_nfcam4defst_line64_33_0 = ne16_vv(lambda_nfcam4defst_line64_32_0, ct8_22_0);
      vector32 lambda_nfcam4defst_line64_34_0 = not16_vv(lambda_nfcam4defst_line64_33_0);
      // add calcXtk_80_0 <= (calcXtk_80_pack_4 , calcXtk_80_pack_3 , calcXtk_80_pack_2 , calcXtk_80_pack_1 , calcXtk_80_pack_0)
      vector32 calcXtk_80_0_cotmp_1 = add16_vv(calcXtk_80_pack_4, calcXtk_80_pack_3);
      vector32 calcXtk_80_0_cotmp_2 = add16_vv(calcXtk_80_0_cotmp_1, calcXtk_80_pack_2);
      vector32 calcXtk_80_0_cotmp_3 = add16_vv(calcXtk_80_0_cotmp_2, calcXtk_80_pack_1);
      vector32 calcXtk_80_0_cotmp_4 = add16_vv(calcXtk_80_0_cotmp_3, calcXtk_80_pack_0);
      vector32 calcXtk_80_0 = calcXtk_80_0_cotmp_4;

      vector32 calcXtk_81_0 = rshift16_vv(calcXtk_80_0, srp_5_0);
      vector32 lambda_nfcam4defst_line64_37_0 = ne16_vv(lambda_nfcam4defst_line64_36_0, ct8_22_0);
      vector32 lambda_nfcam4defst_line64_38_0 = not16_vv(lambda_nfcam4defst_line64_37_0);
      vector32 lambda_nfcam4defst_line64_39_0 = and16_vv(lambda_nfcam4defst_line64_34_0, lambda_nfcam4defst_line64_38_0);
      vector32 lambda_nfcam4defst_line88_7_0 = and16_vv(lambda_nfcam4defst_line64_33_0, lambda_nfcam4defst_line64_37_0);
      vector32 lambda_nfcam4defst_line64_40_0 = mux16_vv(lambda_nfcam4defst_line64_39_0, ct8_21_0, ct8_22_0);
      vector32 calcXtk_109_0 = eq16_vv(lambda_nfcam4defst_line64_40_0, ct8_22_0);
      vector32 lambda_nfcam4defst_line88_8_0 = mux16_vv(lambda_nfcam4defst_line88_7_0, ct8_21_0, ct8_22_0);
      vector32 calcXtk_110_0 = eq16_vv(lambda_nfcam4defst_line88_8_0, ct8_22_0);
      vector32 calcXtk_111_0 = and16_vv(calcXtk_109_0, calcXtk_110_0);
      vector32 calcXtk_12_0 = tap_xtk_lowThr_0;
      vector32 calcXtk_76_pack_4 = dpc_103_pp_2_2;
      // add calcXtk_76_0 <= (calcXtk_76_pack_8 , calcXtk_76_pack_7 , calcXtk_76_pack_6 , calcXtk_76_pack_5 , calcXtk_76_pack_4 , calcXtk_76_pack_3 , calcXtk_76_pack_2 , calcXtk_76_pack_1 , calcXtk_76_pack_0)
      vector32 calcXtk_76_0_cotmp_1 = add16_vv(calcXtk_76_pack_8, calcXtk_76_pack_7);
      vector32 calcXtk_76_0_cotmp_2 = add16_vv(calcXtk_76_0_cotmp_1, calcXtk_76_pack_6);
      vector32 calcXtk_76_0_cotmp_3 = add16_vv(calcXtk_76_0_cotmp_2, calcXtk_76_pack_5);
      vector32 calcXtk_76_0_cotmp_4 = add16_vv(calcXtk_76_0_cotmp_3, calcXtk_76_pack_4);
      vector32 calcXtk_76_0_cotmp_5 = add16_vv(calcXtk_76_0_cotmp_4, calcXtk_76_pack_3);
      vector32 calcXtk_76_0_cotmp_6 = add16_vv(calcXtk_76_0_cotmp_5, calcXtk_76_pack_2);
      vector32 calcXtk_76_0_cotmp_7 = add16_vv(calcXtk_76_0_cotmp_6, calcXtk_76_pack_1);
      vector32 calcXtk_76_0_cotmp_8 = add16_vv(calcXtk_76_0_cotmp_7, calcXtk_76_pack_0);
      vector32 calcXtk_76_0 = calcXtk_76_0_cotmp_8;

      vector32 calcXtk_77_0 = lshift16_vv(calcXtk_76_0, ct8_20_0);
      vector32 calcXtk_78_0 = add16_vv(calcXtk_77_0, calcXtk_3_0);
      vector32 calcXtk_79_0 = div16_vv(calcXtk_78_0, calcXtk_5_0);
      vector32 calcXtk_85_0 = add16_vv(calcXtk_79_0, calcXtk_81_0);
      vector32 calcXtk_82_0 = sub16_vv(calcXtk_79_0, calcXtk_81_0);
      vector32 calcXtk_86_0 = add16_vv(calcXtk_85_0, ct8_21_0);
      vector32 calcXtk_87_0 = rshift16_vv(calcXtk_86_0, lambda_onfcam4dpct_line120_304_0);
      vector32 calcXtk_88_0 = mult16_vv(calcXtk_14_0, calcXtk_87_0);
      vector32 calcXtk_89_0 = rshift16_vv(calcXtk_88_0, calcBlc_154_0);
      vector32 calcXtk_90_0 = add16_vv(calcXtk_12_0, calcXtk_89_0);
      vector32 calcXtk_92_0 = lshift16_vv(calcXtk_90_0, lambda_onfcam4dpct_line120_304_0);
      vector32 calcXtk_83_0 = add16_vv(calcXtk_82_0, ct8_21_0);
      vector32 calcXtk_84_0 = rshift16_vv(calcXtk_83_0, lambda_onfcam4dpct_line120_304_0);
      vector32 calcXtk_91_0 = gt16_vv(calcXtk_84_0, calcXtk_90_0);
      vector32 calcXtk_94_0 = gt16_vv(calcXtk_84_0, calcXtk_92_0);
      vector32 calcXtk_93_0 = sub16_vv(calcXtk_92_0, calcXtk_84_0);
      vector32 calcXtk_95_0 = mux16_vv(calcXtk_94_0, ct8_22_0, calcXtk_93_0);
      vector32 calcXtk_96_0 = mux16_vv(calcXtk_91_0, calcXtk_95_0, calcXtk_84_0);
      vector32 calcXtk_99_0 = mult16_vv(calcXtk_27_0, calcXtk_90_0);
      vector32 calcXtk_100_0 = sub16_vv(calcXtk_99_0, calcXtk_96_0);
      vector32 calcXtk_101_0 = lt16_vv(calcXtk_96_0, calcXtk_99_0);
      vector32 calcXtk_102_0 = mux16_vv(calcXtk_101_0, ct8_22_0, calcXtk_100_0);
      vector32 calcXtk_97_0 = inv16_vv(calcXtk_90_0);
      vector32 calcXtk_98_0 = lt16_vv(calcXtk_96_0, calcXtk_97_0);
      vector32 calcXtk_103_0 = mux16_vv(calcXtk_98_0, calcXtk_102_0, calcXtk_96_0);
      vector32 calcXtk_112_0 = mux16_vv(calcXtk_111_0, ct8_22_0, calcXtk_103_0);
      vector32 calcXtk_113_0 = sub16_vv(dpc_103_pp_2_2, calcXtk_112_0);
      vector32 calcXtk_114_pack_0 = calcXtk_113_0;
      // max calcXtk_114_0 <= (calcXtk_114_pack_1 , calcXtk_114_pack_0)
      vector32 calcXtk_114_0_cotmp_1 = max16_vv(calcXtk_114_pack_1, calcXtk_114_pack_0);
      vector32 calcXtk_114_0 = calcXtk_114_0_cotmp_1;

      vector32 calcXtk_115_pack_0 = calcXtk_114_0;
      // min calcXtk_115_0 <= (calcXtk_115_pack_1 , calcXtk_115_pack_0)
      vector32 calcXtk_115_0_cotmp_1 = min16_vv(calcXtk_115_pack_1, calcXtk_115_pack_0);
      vector32 calcXtk_115_0 = calcXtk_115_0_cotmp_1;

      vector32 calcXtk_116_0 = calcXtk_115_0;
      out_ptr[y*IN_WIDTH*OUT_CHANNELS + x*OUT_CHANNELS + 0] = calcXtk_116_0;
    }
  }
  
  // End SAIF power toggle data capture
  set_power_toggle(POWER_TOGGLE_OFF);
} // END calcXtk_3


void scheduledIRNode(const Image<vector32>& in, Image<vector32>& out
)
{
  // Set up the tap values
  
  // Set up the constant values
  
  const vector32 *in_ptr = in.mData; // use direct access to speed up inner loop
  vector32 *out_ptr = out.mData; // use direct access to speed up inner loop
  const int IN_WIDTH = in.width();
  const int IN_HEIGHT = in.height();
  const int IN_CHANNELS = 1; // use static value to allow more compiler optimization
  const int OUT_CHANNELS = 1; /// use static value to allow more compiler optimization
  
  // Turn on SAIF power toggle data capture
  set_power_toggle(POWER_TOGGLE_ON);
  for(int y = 0; y < in.height(); y++){
    // DEBUG: y_min=0, y_max=0, y_padding_ofst=0
    // declare the registers storing the stencil window
    register vector32 special0_pp_0_0;
    
    // load the stencil window for each scan of row
    
    for(int x = 0; x < IN_WIDTH - 0; x++){
      // not on X boundry, common case
      // shift the stencil window, and load the new input pixel
      
      // load the update stencil
      special0_pp_0_0 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (x+0)*IN_CHANNELS + 0];
      
      // Start operation
      vector32 cropSpecial0Node_0 = special0_pp_0_0;
      out_ptr[y*IN_WIDTH*OUT_CHANNELS + x*OUT_CHANNELS + 0] = cropSpecial0Node_0;
    }
  }
  
  // End SAIF power toggle data capture
  set_power_toggle(POWER_TOGGLE_OFF);
} // END scheduledIRNode


void calcWbg_3(const Image<vector32>& in, Image<vector32>& out
	, unsigned int tap_den_spatWgt_0_s
	, unsigned int tap_den_lowThr_0_s
	, unsigned int tap_den_highThr_0_s
	, signed int tap_den_offsetY_0_s
	, unsigned int tap_den_crdShift_0_s
	, signed int tap_den_offsetX_0_s
	, signed int tap_den_radFctr_0_s
	, unsigned int tap_den_radShift_0_s
	, unsigned int tap_den_radOffset_0_s
	, unsigned int tap_den_radMin_0_s
	, unsigned int tap_den_radMax_0_s
	, unsigned int tap_den_dirDen_0_s
	, unsigned int tap_den_dirMtrThr_0_s
	, unsigned int tap_den_dFLow_0_s
	, unsigned int tap_den_dFHigh_0_s
	, unsigned int tap_den_dirShift_0_s
	, unsigned int tap_wbg_grainG_0_s
	, unsigned int tap_wbg_grainR_0_s
	, unsigned int tap_wbg_grainB_0_s
	, unsigned int tap_wbg_grainAll_0_s
)
{
  // Set up the tap values
  const register vector32 tap_den_spatWgt_0 = mv16_sv(tap_den_spatWgt_0_s);
  const register vector32 tap_den_lowThr_0 = mv16_sv(tap_den_lowThr_0_s);
  const register vector32 tap_den_highThr_0 = mv16_sv(tap_den_highThr_0_s);
  const register vector32 tap_den_offsetY_0 = mv16_sv(tap_den_offsetY_0_s);
  const register vector32 tap_den_crdShift_0 = mv16_sv(tap_den_crdShift_0_s);
  const register vector32 tap_den_offsetX_0 = mv16_sv(tap_den_offsetX_0_s);
  const register vector32 tap_den_radFctr_0 = mv16_sv(tap_den_radFctr_0_s);
  const register vector32 tap_den_radShift_0 = mv16_sv(tap_den_radShift_0_s);
  const register vector32 tap_den_radOffset_0 = mv16_sv(tap_den_radOffset_0_s);
  const register vector32 tap_den_radMin_0 = mv16_sv(tap_den_radMin_0_s);
  const register vector32 tap_den_radMax_0 = mv16_sv(tap_den_radMax_0_s);
  const register vector32 tap_den_dirDen_0 = mv16_sv(tap_den_dirDen_0_s);
  const register vector32 tap_den_dirMtrThr_0 = mv16_sv(tap_den_dirMtrThr_0_s);
  const register vector32 tap_den_dFLow_0 = mv16_sv(tap_den_dFLow_0_s);
  const register vector32 tap_den_dFHigh_0 = mv16_sv(tap_den_dFHigh_0_s);
  const register vector32 tap_den_dirShift_0 = mv16_sv(tap_den_dirShift_0_s);
  const register vector32 tap_wbg_grainG_0 = mv16_sv(tap_wbg_grainG_0_s);
  const register vector32 tap_wbg_grainR_0 = mv16_sv(tap_wbg_grainR_0_s);
  const register vector32 tap_wbg_grainB_0 = mv16_sv(tap_wbg_grainB_0_s);
  const register vector32 tap_wbg_grainAll_0 = mv16_sv(tap_wbg_grainAll_0_s);
  
  // Set up the constant values
  const register vector32 c_2_0 = mv16_sv(2);
  const register vector32 c_0_0 = mv16_sv(0);
  const register vector32 c_255_0 = mv16_sv(255);
  const register vector32 c_6_0 = mv16_sv(6);
  const register vector32 c_n6_0 = mv16_sv(-6);
  const register vector32 c_0x1_0 = mv16_sv(0x1);
  const register vector32 c_0x0_0 = mv16_sv(0x0);
  const register vector32 c_1_0 = mv16_sv(1);
  const register vector32 c_344_0 = mv16_sv(344);
  const register vector32 c_34_0 = mv16_sv(34);
  const register vector32 c_3_0 = mv16_sv(3);
  const register vector32 c_4_0 = mv16_sv(4);
  const register vector32 c_8_0 = mv16_sv(8);
  const register vector32 c_16_0 = mv16_sv(16);
  const register vector32 c_512_0 = mv16_sv(512);
  const register vector32 c_10_0 = mv16_sv(10);
  const register vector32 c_128_0 = mv16_sv(128);
  const register vector32 c_24_0 = mv16_sv(24);
  const register vector32 c_36_0 = mv16_sv(36);
  const register vector32 c_32_0 = mv16_sv(32);
  const register vector32 c_1023_0 = mv16_sv(1023);
  const register vector32 c_9_0 = mv16_sv(9);
  
  const vector32 *in_ptr = in.mData; // use direct access to speed up inner loop
  vector32 *out_ptr = out.mData; // use direct access to speed up inner loop
  const int IN_WIDTH = in.width();
  const int IN_HEIGHT = in.height();
  const int IN_CHANNELS = 1; // use static value to allow more compiler optimization
  const int OUT_CHANNELS = 1; /// use static value to allow more compiler optimization
  
  // Turn on SAIF power toggle data capture
  set_power_toggle(POWER_TOGGLE_ON);
  for(int y = 0; y < in.height(); y++){
    // DEBUG: y_min=-2, y_max=2, y_padding_ofst=2
    // declare the registers storing the stencil window
    register vector32 calcXtk_116_pp_4_4;
    register vector32 calcXtk_116_pp_4_3;
    register vector32 calcXtk_116_pp_4_2;
    register vector32 calcXtk_116_pp_4_1;
    register vector32 calcXtk_116_pp_4_0;
    register vector32 calcXtk_116_pp_3_4;
    register vector32 calcXtk_116_pp_3_3;
    register vector32 calcXtk_116_pp_3_2;
    register vector32 calcXtk_116_pp_3_1;
    register vector32 calcXtk_116_pp_3_0;
    register vector32 calcXtk_116_pp_2_4;
    register vector32 calcXtk_116_pp_2_3;
    register vector32 calcXtk_116_pp_2_2;
    register vector32 calcXtk_116_pp_2_1;
    register vector32 calcXtk_116_pp_2_0;
    register vector32 calcXtk_116_pp_1_4;
    register vector32 calcXtk_116_pp_1_3;
    register vector32 calcXtk_116_pp_1_2;
    register vector32 calcXtk_116_pp_1_1;
    register vector32 calcXtk_116_pp_1_0;
    register vector32 calcXtk_116_pp_0_4;
    register vector32 calcXtk_116_pp_0_3;
    register vector32 calcXtk_116_pp_0_2;
    register vector32 calcXtk_116_pp_0_1;
    register vector32 calcXtk_116_pp_0_0;
    
    // load the stencil window for each scan of row
    calcXtk_116_pp_1_4 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 0];
    calcXtk_116_pp_1_4 = getl16_vv(calcXtk_116_pp_1_4);
    calcXtk_116_pp_1_3 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 0];
    calcXtk_116_pp_1_3 = getl16_vv(calcXtk_116_pp_1_3);
    calcXtk_116_pp_1_2 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 0];
    calcXtk_116_pp_1_2 = getl16_vv(calcXtk_116_pp_1_2);
    calcXtk_116_pp_1_1 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 0];
    calcXtk_116_pp_1_1 = getl16_vv(calcXtk_116_pp_1_1);
    calcXtk_116_pp_1_0 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 0];
    calcXtk_116_pp_1_0 = getl16_vv(calcXtk_116_pp_1_0);
    calcXtk_116_pp_2_4 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 0];
    calcXtk_116_pp_2_4 = getl16_vv(calcXtk_116_pp_2_4);
    calcXtk_116_pp_2_3 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 0];
    calcXtk_116_pp_2_3 = getl16_vv(calcXtk_116_pp_2_3);
    calcXtk_116_pp_2_2 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 0];
    calcXtk_116_pp_2_2 = getl16_vv(calcXtk_116_pp_2_2);
    calcXtk_116_pp_2_1 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 0];
    calcXtk_116_pp_2_1 = getl16_vv(calcXtk_116_pp_2_1);
    calcXtk_116_pp_2_0 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 0];
    calcXtk_116_pp_2_0 = getl16_vv(calcXtk_116_pp_2_0);
    calcXtk_116_pp_3_4 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 0];
    calcXtk_116_pp_3_3 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 0];
    calcXtk_116_pp_3_2 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 0];
    calcXtk_116_pp_3_1 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 0];
    calcXtk_116_pp_3_0 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 0];
    calcXtk_116_pp_4_4 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 0];
    calcXtk_116_pp_4_3 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 0];
    calcXtk_116_pp_4_2 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 0];
    calcXtk_116_pp_4_1 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 0];
    calcXtk_116_pp_4_0 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 0];
    
    for(int x = 0; x < IN_WIDTH - 2; x++){
      // not on X boundry, common case
      // shift the stencil window, and load the new input pixel
      calcXtk_116_pp_0_4 = calcXtk_116_pp_1_4;
      calcXtk_116_pp_0_3 = calcXtk_116_pp_1_3;
      calcXtk_116_pp_0_2 = calcXtk_116_pp_1_2;
      calcXtk_116_pp_0_1 = calcXtk_116_pp_1_1;
      calcXtk_116_pp_0_0 = calcXtk_116_pp_1_0;
      calcXtk_116_pp_1_4 = calcXtk_116_pp_2_4;
      calcXtk_116_pp_1_3 = calcXtk_116_pp_2_3;
      calcXtk_116_pp_1_2 = calcXtk_116_pp_2_2;
      calcXtk_116_pp_1_1 = calcXtk_116_pp_2_1;
      calcXtk_116_pp_1_0 = calcXtk_116_pp_2_0;
      calcXtk_116_pp_2_4 = calcXtk_116_pp_3_4;
      calcXtk_116_pp_2_3 = calcXtk_116_pp_3_3;
      calcXtk_116_pp_2_2 = calcXtk_116_pp_3_2;
      calcXtk_116_pp_2_1 = calcXtk_116_pp_3_1;
      calcXtk_116_pp_2_0 = calcXtk_116_pp_3_0;
      calcXtk_116_pp_3_4 = calcXtk_116_pp_4_4;
      calcXtk_116_pp_3_3 = calcXtk_116_pp_4_3;
      calcXtk_116_pp_3_2 = calcXtk_116_pp_4_2;
      calcXtk_116_pp_3_1 = calcXtk_116_pp_4_1;
      calcXtk_116_pp_3_0 = calcXtk_116_pp_4_0;
      
      // load the update stencil
      calcXtk_116_pp_4_4 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (x+2)*IN_CHANNELS + 0];
      calcXtk_116_pp_4_3 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (x+2)*IN_CHANNELS + 0];
      calcXtk_116_pp_4_2 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (x+2)*IN_CHANNELS + 0];
      calcXtk_116_pp_4_1 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (x+2)*IN_CHANNELS + 0];
      calcXtk_116_pp_4_0 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (x+2)*IN_CHANNELS + 0];
      
      // Start operation
      vector32 centroid_pos_0 = mv16_sv(x);
      vector32 centroid_pos_1 = mv16_sv(y);
      vector32 den_51_0 = tap_den_dFLow_0;
      vector32 calcBlc_155_0 = c_10_0;
      vector32 den_19_0 = c_512_0;
      vector32 mR_18_pack_3 = calcXtk_116_pp_0_2;
      vector32 mR_18_pack_7 = calcXtk_116_pp_2_0;
      vector32 mR_18_pack_5 = calcXtk_116_pp_4_2;
      vector32 lambda_onfcam4dpct_line120_309_0 = c_1_0;
      vector32 mR_18_pack_4 = calcXtk_116_pp_2_2;
      vector32 lambda_onfcam4ccmt_line101_4_0 = c_2_0;
      vector32 srp_6_0 = c_3_0;
      vector32 lambda_nfcam4defst_line49_19_0 = c_34_0;
      vector32 ct8_43_0 = c_n6_0;
      vector32 mG_47_pack_16 = calcXtk_116_pp_4_0;
      vector32 dirThr_2_0 = tap_den_dirShift_0;
      vector32 mB_85_pack_3 = calcXtk_116_pp_3_1;
      vector32 den_30_0 = tap_den_offsetX_0;
      vector32 ct8_37_0 = c_0_0;
      vector32 lambda_nfcam4defst_line125_1441_pack_0 = ct8_37_0;
      vector32 den_16_0 = sub16_vv(tap_den_highThr_0, tap_den_lowThr_0);
      vector32 mB_85_pack_2 = calcXtk_116_pp_1_1;
      vector32 mR_18_pack_2 = calcXtk_116_pp_4_4;
      vector32 mG_51_pack_9 = calcXtk_116_pp_4_1;
      vector32 vert_7_0 = tap_den_dirDen_0;
      vector32 mB_85_pack_0 = calcXtk_116_pp_1_3;
      vector32 den_27_0 = tap_den_crdShift_0;
      vector32 mG_51_pack_11 = calcXtk_116_pp_3_0;
      vector32 mB_85_pack_4 = lambda_onfcam4ccmt_line101_4_0;
      vector32 mB_85_pack_1 = calcXtk_116_pp_3_3;
      vector32 lambda_onfcam4dent_line229_9_0 = c_24_0;
      vector32 ct8_38_0 = c_1_0;
      vector32 vert_8_0 = eq16_vv(vert_7_0, ct8_38_0);
      vector32 lambda_onfcam4dpct_line120_311_0 = c_1_0;
      vector32 mB_80_0 = calcXtk_116_pp_2_2;
      vector32 mR_18_pack_1 = calcXtk_116_pp_2_4;
      vector32 den_41_0 = tap_den_radOffset_0;
      vector32 den_47_0 = sub16_vv(den_41_0, ct8_38_0);
      vector32 denDiff_4_0 = c_32_0;
      vector32 calcXtk_143_0 = c_36_0;
      vector32 mR_18_pack_0 = calcXtk_116_pp_0_4;
      vector32 mG_51_pack_10 = calcXtk_116_pp_1_0;
      vector32 mB_81_0 = lshift16_vv(mB_80_0, lambda_onfcam4dpct_line120_309_0);
      vector32 lambda_nfcam4defst_line56_23_0 = c_0x1_0;
      vector32 den_48_0 = lshift16_vv(ct8_38_0, den_47_0);
      vector32 calcXtk_142_0 = inv16_vv(lambda_onfcam4ccmt_line101_4_0);
      vector32 ct8_40_0 = c_n6_0;
      vector32 mB_89_0 = calcXtk_116_pp_4_0;
      vector32 ct8_48_0 = c_6_0;
      vector32 ct8_46_0 = c_255_0;
      vector32 ct8_47_0 = sub16_vv(ct8_46_0, centroid_pos_1);
      vector32 den_0 = tap_den_lowThr_0;
      vector32 mG_47_pack_8 = mB_81_0;
      vector32 mG_51_pack_1 = calcXtk_116_pp_3_4;
      vector32 mG_47_pack_10 = calcXtk_116_pp_1_1;
      vector32 den_39_0 = tap_den_radShift_0;
      vector32 lambda_onfcam4dpct_line120_305_0 = c_1_0;
      vector32 ct8_45_0 = c_8_0;
      vector32 mG_51_pack_12 = ct8_45_0;
      vector32 mG_47_pack_17 = ct8_45_0;
      vector32 lambda_nfcam4defst_line56_19_0 = c_0x0_0;
      vector32 mG_47_pack_15 = calcXtk_116_pp_2_0;
      vector32 den_125_pack_1 = tap_den_radMin_0;
      vector32 calcWbg_12_0 = tap_wbg_grainAll_0;
      vector32 calcBlc_157_0 = c_9_0;
      vector32 mG_51_pack_4 = calcXtk_116_pp_4_3;
      vector32 mB_113_pack_5 = calcXtk_116_pp_4_1;
      vector32 mG_47_pack_9 = calcXtk_116_pp_4_2;
      vector32 lambda_nfcam4defst_line49_15_0 = mux16_vv(lambda_nfcam4defst_line56_19_0, ct8_37_0, lambda_onfcam4ccmt_line101_4_0);
      vector32 ct8_49_0 = add16_vv(ct8_47_0, ct8_48_0);
      vector32 ct8_50_0 = add16_vv(ct8_49_0, ct8_40_0);
      vector32 mB_113_pack_0 = calcXtk_116_pp_0_3;
      vector32 lambda_onfcam4dpct_line120_306_0 = c_1_0;
      vector32 mG_51_pack_0 = calcXtk_116_pp_1_4;
      vector32 mB_113_pack_2 = calcXtk_116_pp_4_3;
      vector32 mG_51_pack_2 = calcXtk_116_pp_0_3;
      vector32 mG_47_pack_7 = calcXtk_116_pp_0_2;
      vector32 lambda_onfcam4dpct_line120_308_0 = c_1_0;
      vector32 mB_90_0 = add16_vv(calcXtk_116_pp_0_4, calcXtk_116_pp_4_4);
      vector32 mB_91_0 = add16_vv(mB_90_0, calcXtk_116_pp_0_0);
      vector32 srp_7_0 = c_4_0;
      vector32 mB_113_pack_6 = srp_7_0;
      vector32 mB_105_pack_1 = calcXtk_116_pp_3_4;
      vector32 mG_51_pack_7 = calcXtk_116_pp_0_1;
      vector32 lambda_nfcam4defst_line125_1495_pack_0 = ct8_37_0;
      vector32 mG_47_pack_14 = calcXtk_116_pp_0_0;
      vector32 mB_97_pack_1 = calcXtk_116_pp_2_4;
      vector32 mB_97_pack_3 = calcXtk_116_pp_0_2;
      vector32 mB_113_pack_3 = calcXtk_116_pp_0_1;
      vector32 mB_111_0 = calcXtk_116_pp_2_1;
      vector32 denDiff_0 = c_6_0;
      vector32 den_52_0 = sub16_vv(tap_den_dFHigh_0, tap_den_dFLow_0);
      vector32 den_53_0 = den_52_0;
      vector32 mB_105_pack_0 = calcXtk_116_pp_1_4;
      vector32 mG_47_pack_12 = calcXtk_116_pp_3_1;
      vector32 den_17_0 = den_16_0;
      vector32 den_42_0 = lshift16_vv(ct8_38_0, den_41_0);
      vector32 srp_8_0 = c_2_0;
      vector32 den_85_0 = lshift16_vv(mB_80_0, srp_8_0);
      vector32 mB_97_pack_2 = calcXtk_116_pp_4_4;
      vector32 den_126_pack_1 = tap_den_radMax_0;
      vector32 mB_97_pack_0 = calcXtk_116_pp_0_4;
      vector32 mB_105_pack_4 = calcXtk_116_pp_1_0;
      vector32 mB_97_pack_4 = calcXtk_116_pp_2_2;
      vector32 mG_47_pack_3 = calcXtk_116_pp_1_3;
      vector32 mB_105_pack_6 = srp_7_0;
      vector32 mB_92_0 = add16_vv(mB_91_0, calcXtk_116_pp_4_0);
      vector32 mB_93_0 = mB_92_0;
      vector32 lambda_onfcam4dpct_line120_307_0 = c_1_0;
      vector32 mG_47_pack_1 = calcXtk_116_pp_2_4;
      vector32 den_90_0 = add16_vv(calcXtk_116_pp_1_2, calcXtk_116_pp_3_2);
      vector32 den_91_0 = add16_vv(den_90_0, calcXtk_116_pp_2_3);
      vector32 mB_83_0 = calcXtk_116_pp_1_1;
      vector32 mG_41_0 = add16_vv(mB_83_0, ct8_38_0);
      vector32 denDiff_13_0 = tap_den_dirMtrThr_0;
      vector32 denDiff_14_0 = inv16_vv(denDiff_13_0);
      vector32 calcWbg_4_0 = tap_wbg_grainR_0;
      // add mB_85_0 <= (mB_85_pack_4 , mB_85_pack_3 , mB_85_pack_2 , mB_85_pack_1 , mB_85_pack_0)
      vector32 mB_85_0_cotmp_1 = add16_vv(mB_85_pack_4, mB_85_pack_3);
      vector32 mB_85_0_cotmp_2 = add16_vv(mB_85_0_cotmp_1, mB_85_pack_2);
      vector32 mB_85_0_cotmp_3 = add16_vv(mB_85_0_cotmp_2, mB_85_pack_1);
      vector32 mB_85_0_cotmp_4 = add16_vv(mB_85_0_cotmp_3, mB_85_pack_0);
      vector32 mB_85_0 = mB_85_0_cotmp_4;

      vector32 mB_86_0 = mB_85_0;
      vector32 mB_87_0 = rshift16_vv(mB_86_0, lambda_onfcam4ccmt_line101_4_0);
      vector32 calcWbg_2_0 = tap_wbg_grainG_0;
      vector32 calcWbg_7_0 = tap_wbg_grainB_0;
      vector32 lambda_nfcam4defst_line125_1187_pack_0 = ct8_37_0;
      vector32 mB_94_0 = add16_vv(mB_93_0, lambda_onfcam4ccmt_line101_4_0);
      vector32 mB_95_0 = rshift16_vv(mB_94_0, lambda_onfcam4ccmt_line101_4_0);
      vector32 mR_17_0 = inv16_vv(mB_95_0);
      vector32 mR_18_pack_9 = mR_17_0;
      vector32 mB_96_0 = sub16_vv(mB_89_0, mB_95_0);
      vector32 den_86_0 = add16_vv(calcXtk_116_pp_1_3, calcXtk_116_pp_1_1);
      vector32 den_87_0 = add16_vv(den_86_0, calcXtk_116_pp_3_3);
      vector32 mB_82_0 = calcXtk_116_pp_3_3;
      vector32 mG_39_0 = add16_vv(mB_82_0, ct8_38_0);
      vector32 mG_40_0 = rshift16_vv(mG_39_0, ct8_38_0);
      vector32 mG_47_pack_6 = mG_40_0;
      vector32 den_92_0 = add16_vv(den_91_0, calcXtk_116_pp_2_1);
      vector32 den_93_0 = den_92_0;
      vector32 mB_103_0 = calcXtk_116_pp_3_2;
      vector32 mB_104_0 = lshift16_vv(mB_103_0, lambda_onfcam4dpct_line120_306_0);
      vector32 mG_51_pack_6 = mB_104_0;
      vector32 mB_105_pack_3 = mB_104_0;
      vector32 den_37_0 = tap_den_radFctr_0;
      vector32 mG_47_pack_5 = calcXtk_116_pp_3_3;
      vector32 den_88_0 = add16_vv(den_87_0, calcXtk_116_pp_3_1);
      vector32 den_89_0 = den_88_0;
      vector32 mG_47_pack_2 = calcXtk_116_pp_4_4;
      vector32 lambda_onfcam4dent_line229_22_0 = c_16_0;
      vector32 mB_105_pack_5 = calcXtk_116_pp_3_0;
      vector32 mB_109_0 = calcXtk_116_pp_2_3;
      vector32 mB_110_0 = lshift16_vv(mB_109_0, lambda_onfcam4dpct_line120_307_0);
      vector32 mG_51_pack_3 = mB_110_0;
      vector32 mB_113_pack_1 = mB_110_0;
      vector32 mG_47_pack_0 = calcXtk_116_pp_0_4;
      vector32 mB_97_pack_5 = calcXtk_116_pp_4_2;
      vector32 mG_42_0 = rshift16_vv(mG_41_0, ct8_38_0);
      vector32 mG_47_pack_11 = mG_42_0;
      vector32 mB_97_pack_7 = calcXtk_116_pp_2_0;
      vector32 lambda_nfcam4defst_line56_25_0 = c_344_0;
      vector32 lambda_nfcam4defst_line49_16_0 = mux16_vv(lambda_nfcam4defst_line56_19_0, ct8_38_0, lambda_nfcam4defst_line49_15_0);
      vector32 lambda_nfcam4defst_line49_17_0 = mux16_vv(lambda_nfcam4defst_line56_19_0, ct8_38_0, lambda_nfcam4defst_line49_16_0);
      vector32 lambda_nfcam4defst_line49_18_0 = mux16_vv(lambda_nfcam4defst_line56_23_0, ct8_37_0, lambda_nfcam4defst_line49_17_0);
      vector32 lambda_nfcam4defst_line49_20_0 = ne16_vv(lambda_nfcam4defst_line49_18_0, lambda_onfcam4ccmt_line101_4_0);
      vector32 lambda_nfcam4defst_line56_20_0 = mux16_vv(lambda_nfcam4defst_line56_19_0, ct8_38_0, lambda_onfcam4ccmt_line101_4_0);
      vector32 lambda_nfcam4defst_line56_21_0 = mux16_vv(lambda_nfcam4defst_line56_19_0, ct8_37_0, lambda_nfcam4defst_line56_20_0);
      vector32 lambda_nfcam4defst_line56_22_0 = mux16_vv(lambda_nfcam4defst_line56_19_0, ct8_38_0, lambda_nfcam4defst_line56_21_0);
      vector32 lambda_nfcam4defst_line56_24_0 = mux16_vv(lambda_nfcam4defst_line56_23_0, ct8_37_0, lambda_nfcam4defst_line56_22_0);
      vector32 lambda_nfcam4defst_line64_51_0 = add16_vv(ct8_50_0, lambda_nfcam4defst_line56_24_0);
      vector32 lambda_nfcam4defst_line64_52_0 = and16_vv(lambda_nfcam4defst_line64_51_0, ct8_38_0);
      vector32 lambda_nfcam4defst_line64_53_0 = ne16_vv(lambda_nfcam4defst_line64_52_0, ct8_37_0);
      vector32 lambda_nfcam4defst_line64_54_0 = not16_vv(lambda_nfcam4defst_line64_53_0);
      vector32 lambda_nfcam4defst_line56_26_0 = ne16_vv(lambda_nfcam4defst_line56_24_0, lambda_onfcam4ccmt_line101_4_0);
      vector32 mB_112_0 = lshift16_vv(mB_111_0, lambda_onfcam4dpct_line120_308_0);
      vector32 mG_51_pack_8 = mB_112_0;
      vector32 mB_113_pack_4 = mB_112_0;
      // add mB_113_0 <= (mB_113_pack_6 , mB_113_pack_5 , mB_113_pack_4 , mB_113_pack_3 , mB_113_pack_2 , mB_113_pack_1 , mB_113_pack_0)
      vector32 mB_113_0_cotmp_1 = add16_vv(mB_113_pack_6, mB_113_pack_5);
      vector32 mB_113_0_cotmp_2 = add16_vv(mB_113_0_cotmp_1, mB_113_pack_4);
      vector32 mB_113_0_cotmp_3 = add16_vv(mB_113_0_cotmp_2, mB_113_pack_3);
      vector32 mB_113_0_cotmp_4 = add16_vv(mB_113_0_cotmp_3, mB_113_pack_2);
      vector32 mB_113_0_cotmp_5 = add16_vv(mB_113_0_cotmp_4, mB_113_pack_1);
      vector32 mB_113_0_cotmp_6 = add16_vv(mB_113_0_cotmp_5, mB_113_pack_0);
      vector32 mB_113_0 = mB_113_0_cotmp_6;

      vector32 mB_114_0 = mB_113_0;
      vector32 mB_115_0 = rshift16_vv(mB_114_0, srp_6_0);
      vector32 denDiff_2_0 = tap_den_spatWgt_0;
      vector32 denDiff_3_0 = eq16_vv(denDiff_2_0, ct8_37_0);
      vector32 lambda_onfcam4dent_line229_0 = mux16_vv(denDiff_3_0, lambda_onfcam4ccmt_line101_4_0, denDiff_0);
      vector32 lambda_onfcam4dent_line229_4_0 = mux16_vv(denDiff_3_0, lambda_onfcam4ccmt_line101_4_0, srp_7_0);
      vector32 lambda_onfcam4dent_line229_10_0 = mux16_vv(denDiff_3_0, srp_7_0, lambda_onfcam4dent_line229_9_0);
      vector32 denDiff_7_0 = mux16_vv(denDiff_3_0, denDiff_0, ct8_45_0);
      vector32 lambda_onfcam4dent_line229_15_0 = mux16_vv(denDiff_3_0, ct8_38_0, ct8_38_0);
      vector32 lambda_onfcam4dent_line229_23_0 = mux16_vv(denDiff_3_0, srp_7_0, lambda_onfcam4dent_line229_22_0);
      vector32 lambda_onfcam4dent_line229_38_0 = mux16_vv(denDiff_3_0, srp_7_0, calcXtk_143_0);
      vector32 lambda_onfcam4dent_line253_27_pack_1 = ct8_37_0;
      vector32 ct8_51_0 = c_6_0;
      vector32 ct8_52_0 = add16_vv(centroid_pos_0, ct8_51_0);
      vector32 ct8_53_0 = add16_vv(ct8_52_0, ct8_43_0);
      vector32 lambda_nfcam4defst_line64_55_0 = add16_vv(ct8_53_0, lambda_nfcam4defst_line49_18_0);
      vector32 lambda_nfcam4defst_line64_56_0 = and16_vv(lambda_nfcam4defst_line64_55_0, ct8_38_0);
      vector32 den_116_0 = add16_vv(ct8_53_0, den_30_0);
      vector32 lambda_nfcam4defst_line64_57_0 = ne16_vv(lambda_nfcam4defst_line64_56_0, ct8_37_0);
      vector32 lambda_nfcam4defst_line64_58_0 = not16_vv(lambda_nfcam4defst_line64_57_0);
      vector32 lambda_nfcam4defst_line80_7_0 = and16_vv(lambda_nfcam4defst_line64_54_0, lambda_nfcam4defst_line64_57_0);
      vector32 lambda_nfcam4defst_line80_8_0 = mux16_vv(lambda_nfcam4defst_line80_7_0, ct8_38_0, ct8_37_0);
      vector32 calcWbg_32_0 = mult16_vv(lambda_nfcam4defst_line80_8_0, calcWbg_4_0);
      vector32 pix_7_0 = eq16_vv(lambda_nfcam4defst_line80_8_0, ct8_38_0);
      vector32 pix_8_0 = mux16_vv(pix_7_0, srp_6_0, lambda_onfcam4ccmt_line101_4_0);
      vector32 lambda_nfcam4defst_line72_7_0 = and16_vv(lambda_nfcam4defst_line64_53_0, lambda_nfcam4defst_line64_58_0);
      vector32 lambda_nfcam4defst_line72_8_0 = mux16_vv(lambda_nfcam4defst_line72_7_0, ct8_38_0, ct8_37_0);
      vector32 calcWbg_36_0 = mult16_vv(lambda_nfcam4defst_line72_8_0, calcWbg_7_0);
      vector32 lambda_nfcam4defst_line88_11_0 = and16_vv(lambda_nfcam4defst_line64_53_0, lambda_nfcam4defst_line64_57_0);
      vector32 lambda_nfcam4defst_line88_12_0 = mux16_vv(lambda_nfcam4defst_line88_11_0, ct8_38_0, ct8_37_0);
      vector32 pix_9_0 = eq16_vv(lambda_nfcam4defst_line88_12_0, ct8_38_0);
      vector32 pix_10_0 = mux16_vv(pix_9_0, ct8_38_0, pix_8_0);
      vector32 calcWbg_33_0 = mult16_vv(lambda_nfcam4defst_line88_12_0, calcWbg_2_0);
      vector32 lambda_nfcam4defst_line64_59_0 = and16_vv(lambda_nfcam4defst_line64_54_0, lambda_nfcam4defst_line64_58_0);
      vector32 calcBlc_156_0 = c_128_0;
      vector32 denDiff_5_0 = mux16_vv(denDiff_3_0, denDiff_4_0, calcBlc_156_0);
      vector32 den_117_0 = sub16_vv(den_116_0, calcBlc_156_0);
      vector32 den_118_0 = abs16_vv(den_117_0);
      vector32 den_119_0 = rshift16_vv(den_118_0, den_27_0);
      vector32 den_120_0 = mult16_vv(den_119_0, den_119_0);
      vector32 lambda_onfcam4dpct_line120_310_0 = c_1_0;
      vector32 den_94_0 = lshift16_vv(den_93_0, lambda_onfcam4dpct_line120_310_0);
      vector32 den_95_0 = add16_vv(den_89_0, den_94_0);
      vector32 lambda_nfcam4defst_line64_60_0 = mux16_vv(lambda_nfcam4defst_line64_59_0, ct8_38_0, ct8_37_0);
      vector32 pix_11_0 = eq16_vv(lambda_nfcam4defst_line64_60_0, ct8_38_0);
      vector32 calcWbg_34_0 = mult16_vv(lambda_nfcam4defst_line64_60_0, calcWbg_2_0);
      vector32 pix_12_0 = mux16_vv(pix_11_0, ct8_37_0, pix_10_0);
      vector32 mB_122_0 = eq16_vv(pix_12_0, ct8_37_0);
      vector32 mB_118_0 = eq16_vv(pix_12_0, lambda_onfcam4ccmt_line101_4_0);
      vector32 mB_120_0 = eq16_vv(pix_12_0, ct8_38_0);
      vector32 offsetC_11_0 = eq16_vv(pix_12_0, srp_6_0);
      vector32 calcWbg_35_0 = add16_vv(calcWbg_34_0, calcWbg_32_0);
      vector32 calcWbg_37_0 = add16_vv(calcWbg_35_0, calcWbg_36_0);
      vector32 calcWbg_38_0 = add16_vv(calcWbg_37_0, calcWbg_33_0);
      vector32 calcWbg_39_0 = mult16_vv(calcWbg_38_0, calcWbg_12_0);
      vector32 calcWbg_40_0 = rshift16_vv(calcWbg_39_0, calcBlc_157_0);
      vector32 calcWbg_44_pack_1 = ct8_37_0;
      vector32 cnr_4_0 = c_1023_0;
      vector32 calcWbg_45_pack_1 = cnr_4_0;
      vector32 lambda_onfcam4dent_line253_28_pack_1 = cnr_4_0;
      vector32 mB_97_pack_6 = calcXtk_116_pp_0_0;
      vector32 mB_97_pack_8 = mB_96_0;
      // add mB_97_0 <= (mB_97_pack_8 , mB_97_pack_7 , mB_97_pack_6 , mB_97_pack_5 , mB_97_pack_4 , mB_97_pack_3 , mB_97_pack_2 , mB_97_pack_1 , mB_97_pack_0)
      vector32 mB_97_0_cotmp_1 = add16_vv(mB_97_pack_8, mB_97_pack_7);
      vector32 mB_97_0_cotmp_2 = add16_vv(mB_97_0_cotmp_1, mB_97_pack_6);
      vector32 mB_97_0_cotmp_3 = add16_vv(mB_97_0_cotmp_2, mB_97_pack_5);
      vector32 mB_97_0_cotmp_4 = add16_vv(mB_97_0_cotmp_3, mB_97_pack_4);
      vector32 mB_97_0_cotmp_5 = add16_vv(mB_97_0_cotmp_4, mB_97_pack_3);
      vector32 mB_97_0_cotmp_6 = add16_vv(mB_97_0_cotmp_5, mB_97_pack_2);
      vector32 mB_97_0_cotmp_7 = add16_vv(mB_97_0_cotmp_6, mB_97_pack_1);
      vector32 mB_97_0_cotmp_8 = add16_vv(mB_97_0_cotmp_7, mB_97_pack_0);
      vector32 mB_97_0 = mB_97_0_cotmp_8;

      vector32 mB_101_0 = calcXtk_116_pp_1_2;
      vector32 mB_102_0 = lshift16_vv(mB_101_0, lambda_onfcam4dpct_line120_305_0);
      vector32 mG_51_pack_5 = mB_102_0;
      vector32 mB_105_pack_2 = mB_102_0;
      // add mB_105_0 <= (mB_105_pack_6 , mB_105_pack_5 , mB_105_pack_4 , mB_105_pack_3 , mB_105_pack_2 , mB_105_pack_1 , mB_105_pack_0)
      vector32 mB_105_0_cotmp_1 = add16_vv(mB_105_pack_6, mB_105_pack_5);
      vector32 mB_105_0_cotmp_2 = add16_vv(mB_105_0_cotmp_1, mB_105_pack_4);
      vector32 mB_105_0_cotmp_3 = add16_vv(mB_105_0_cotmp_2, mB_105_pack_3);
      vector32 mB_105_0_cotmp_4 = add16_vv(mB_105_0_cotmp_3, mB_105_pack_2);
      vector32 mB_105_0_cotmp_5 = add16_vv(mB_105_0_cotmp_4, mB_105_pack_1);
      vector32 mB_105_0_cotmp_6 = add16_vv(mB_105_0_cotmp_5, mB_105_pack_0);
      vector32 mB_105_0 = mB_105_0_cotmp_6;

      vector32 mB_106_0 = mB_105_0;
      vector32 mB_107_0 = rshift16_vv(mB_106_0, srp_6_0);
      // add mG_51_0 <= (mG_51_pack_12 , mG_51_pack_11 , mG_51_pack_10 , mG_51_pack_9 , mG_51_pack_8 , mG_51_pack_7 , mG_51_pack_6 , mG_51_pack_5 , mG_51_pack_4 , mG_51_pack_3 , mG_51_pack_2 , mG_51_pack_1 , mG_51_pack_0)
      vector32 mG_51_0_cotmp_1 = add16_vv(mG_51_pack_12, mG_51_pack_11);
      vector32 mG_51_0_cotmp_2 = add16_vv(mG_51_0_cotmp_1, mG_51_pack_10);
      vector32 mG_51_0_cotmp_3 = add16_vv(mG_51_0_cotmp_2, mG_51_pack_9);
      vector32 mG_51_0_cotmp_4 = add16_vv(mG_51_0_cotmp_3, mG_51_pack_8);
      vector32 mG_51_0_cotmp_5 = add16_vv(mG_51_0_cotmp_4, mG_51_pack_7);
      vector32 mG_51_0_cotmp_6 = add16_vv(mG_51_0_cotmp_5, mG_51_pack_6);
      vector32 mG_51_0_cotmp_7 = add16_vv(mG_51_0_cotmp_6, mG_51_pack_5);
      vector32 mG_51_0_cotmp_8 = add16_vv(mG_51_0_cotmp_7, mG_51_pack_4);
      vector32 mG_51_0_cotmp_9 = add16_vv(mG_51_0_cotmp_8, mG_51_pack_3);
      vector32 mG_51_0_cotmp_10 = add16_vv(mG_51_0_cotmp_9, mG_51_pack_2);
      vector32 mG_51_0_cotmp_11 = add16_vv(mG_51_0_cotmp_10, mG_51_pack_1);
      vector32 mG_51_0_cotmp_12 = add16_vv(mG_51_0_cotmp_11, mG_51_pack_0);
      vector32 mG_51_0 = mG_51_0_cotmp_12;

      vector32 mG_52_0 = mG_51_0;
      vector32 mG_53_0 = rshift16_vv(mG_52_0, srp_7_0);
      vector32 mG_58_0 = mux16_vv(mB_118_0, mG_53_0, mG_53_0);
      vector32 mR_18_pack_8 = calcXtk_116_pp_4_0;
      vector32 mB_98_0 = mB_97_0;
      vector32 mB_99_0 = rshift16_vv(mB_98_0, srp_6_0);
      vector32 mB_119_0 = mux16_vv(mB_118_0, mB_99_0, mB_87_0);
      vector32 mB_121_0 = mux16_vv(mB_120_0, mB_107_0, mB_119_0);
      vector32 mB_123_0 = mux16_vv(mB_122_0, mB_115_0, mB_121_0);
      vector32 mB_124_0 = mB_123_0;
      vector32 mG_60_pack_1 = mB_124_0;
      vector32 mR_18_pack_6 = calcXtk_116_pp_0_0;
      // add mR_18_0 <= (mR_18_pack_9 , mR_18_pack_8 , mR_18_pack_7 , mR_18_pack_6 , mR_18_pack_5 , mR_18_pack_4 , mR_18_pack_3 , mR_18_pack_2 , mR_18_pack_1 , mR_18_pack_0)
      vector32 mR_18_0_cotmp_1 = add16_vv(mR_18_pack_9, mR_18_pack_8);
      vector32 mR_18_0_cotmp_2 = add16_vv(mR_18_0_cotmp_1, mR_18_pack_7);
      vector32 mR_18_0_cotmp_3 = add16_vv(mR_18_0_cotmp_2, mR_18_pack_6);
      vector32 mR_18_0_cotmp_4 = add16_vv(mR_18_0_cotmp_3, mR_18_pack_5);
      vector32 mR_18_0_cotmp_5 = add16_vv(mR_18_0_cotmp_4, mR_18_pack_4);
      vector32 mR_18_0_cotmp_6 = add16_vv(mR_18_0_cotmp_5, mR_18_pack_3);
      vector32 mR_18_0_cotmp_7 = add16_vv(mR_18_0_cotmp_6, mR_18_pack_2);
      vector32 mR_18_0_cotmp_8 = add16_vv(mR_18_0_cotmp_7, mR_18_pack_1);
      vector32 mR_18_0_cotmp_9 = add16_vv(mR_18_0_cotmp_8, mR_18_pack_0);
      vector32 mR_18_0 = mR_18_0_cotmp_9;

      vector32 mR_19_0 = mR_18_0;
      vector32 mR_20_0 = rshift16_vv(mR_19_0, srp_6_0);
      vector32 mR_25_0 = mux16_vv(mB_118_0, mB_87_0, mR_20_0);
      vector32 mR_26_0 = mux16_vv(mB_120_0, mB_115_0, mR_25_0);
      vector32 mR_27_0 = mux16_vv(mB_122_0, mB_107_0, mR_26_0);
      vector32 mR_28_0 = mR_27_0;
      vector32 offsetR_28_0 = sub16_vv(mB_124_0, mR_28_0);
      vector32 offsetR_29_0 = offsetR_28_0;
      vector32 mG_60_pack_0 = mR_28_0;
      // max mG_60_0 <= (mG_60_pack_1 , mG_60_pack_0)
      vector32 mG_60_0_cotmp_1 = max16_vv(mG_60_pack_1, mG_60_pack_0);
      vector32 mG_60_0 = mG_60_0_cotmp_1;

      vector32 offsetR_30_0 = eq16_vv(mG_60_0, mR_28_0);
      vector32 offsetR_31_0 = mux16_vv(offsetR_30_0, ct8_37_0, offsetR_29_0);
      vector32 offsetB_22_0 = sub16_vv(mR_28_0, mB_124_0);
      vector32 offsetB_23_0 = offsetB_22_0;
      vector32 offsetB_24_0 = mux16_vv(offsetR_30_0, offsetB_23_0, ct8_37_0);
      vector32 den_23_0 = tap_den_offsetY_0;
      vector32 den_111_0 = add16_vv(ct8_50_0, den_23_0);
      vector32 den_112_0 = sub16_vv(den_111_0, calcBlc_156_0);
      vector32 den_113_0 = abs16_vv(den_112_0);
      vector32 den_114_0 = rshift16_vv(den_113_0, den_27_0);
      vector32 den_115_0 = mult16_vv(den_114_0, den_114_0);
      vector32 den_121_0 = add16_vv(den_115_0, den_120_0);
      vector32 den_122_0 = mult16_vv(den_121_0, den_37_0);
      vector32 den_123_0 = rshift16_vv(den_122_0, den_39_0);
      vector32 den_124_0 = add16_vv(den_123_0, den_42_0);
      vector32 den_125_pack_0 = den_124_0;
      // max den_125_0 <= (den_125_pack_1 , den_125_pack_0)
      vector32 den_125_0_cotmp_1 = max16_vv(den_125_pack_1, den_125_pack_0);
      vector32 den_125_0 = den_125_0_cotmp_1;

      vector32 den_126_pack_0 = den_125_0;
      // min den_126_0 <= (den_126_pack_1 , den_126_pack_0)
      vector32 den_126_0_cotmp_1 = min16_vv(den_126_pack_1, den_126_pack_0);
      vector32 den_126_0 = den_126_0_cotmp_1;

      vector32 mB_88_0 = calcXtk_116_pp_1_3;
      vector32 mG_45_0 = add16_vv(mB_88_0, ct8_38_0);
      vector32 mG_46_0 = rshift16_vv(mG_45_0, ct8_38_0);
      vector32 mG_47_pack_4 = mG_46_0;
      vector32 den_96_0 = add16_vv(den_95_0, den_85_0);
      vector32 den_97_0 = add16_vv(den_96_0, ct8_45_0);
      vector32 den_98_0 = rshift16_vv(den_97_0, srp_7_0);
      vector32 den_99_0 = mult16_vv(den_98_0, den_17_0);
      vector32 den_100_0 = add16_vv(den_99_0, den_19_0);
      vector32 den_101_0 = rshift16_vv(den_100_0, calcBlc_155_0);
      vector32 den_102_0 = add16_vv(den_0, den_101_0);
      vector32 den_127_0 = mult16_vv(den_102_0, den_126_0);
      vector32 den_128_0 = add16_vv(den_127_0, den_48_0);
      vector32 den_129_0 = rshift16_vv(den_128_0, den_41_0);
      vector32 lambda_nfcam4defst_line125_1187_pack_1 = den_129_0;
      // max lambda_nfcam4defst_line125_1187_0 <= (lambda_nfcam4defst_line125_1187_pack_1 , lambda_nfcam4defst_line125_1187_pack_0)
      vector32 lambda_nfcam4defst_line125_1187_0_cotmp_1 = max16_vv(lambda_nfcam4defst_line125_1187_pack_1, lambda_nfcam4defst_line125_1187_pack_0);
      vector32 lambda_nfcam4defst_line125_1187_0 = lambda_nfcam4defst_line125_1187_0_cotmp_1;

      vector32 lambda_nfcam4defst_line125_1189_0 = lshift16_vv(lambda_nfcam4defst_line125_1187_0, lambda_onfcam4dpct_line120_310_0);
      vector32 lambda_nfcam4defst_line125_1268_0 = mult16_vv(calcXtk_142_0, lambda_nfcam4defst_line125_1187_0);
      vector32 lambda_nfcam4defst_line125_1266_0 = inv16_vv(lambda_nfcam4defst_line125_1187_0);
      vector32 den_106_0 = mult16_vv(den_98_0, den_53_0);
      vector32 den_107_0 = add16_vv(den_106_0, den_19_0);
      vector32 den_108_0 = rshift16_vv(den_107_0, calcBlc_155_0);
      vector32 den_109_0 = add16_vv(den_51_0, den_108_0);
      vector32 mB_84_0 = calcXtk_116_pp_3_1;
      vector32 mG_43_0 = add16_vv(mB_84_0, ct8_38_0);
      vector32 mG_44_0 = rshift16_vv(mG_43_0, ct8_38_0);
      vector32 mG_47_pack_13 = mG_44_0;
      // add mG_47_0 <= (mG_47_pack_17 , mG_47_pack_16 , mG_47_pack_15 , mG_47_pack_14 , mG_47_pack_13 , mG_47_pack_12 , mG_47_pack_11 , mG_47_pack_10 , mG_47_pack_9 , mG_47_pack_8 , mG_47_pack_7 , mG_47_pack_6 , mG_47_pack_5 , mG_47_pack_4 , mG_47_pack_3 , mG_47_pack_2 , mG_47_pack_1 , mG_47_pack_0)
      vector32 mG_47_0_cotmp_1 = add16_vv(mG_47_pack_17, mG_47_pack_16);
      vector32 mG_47_0_cotmp_2 = add16_vv(mG_47_0_cotmp_1, mG_47_pack_15);
      vector32 mG_47_0_cotmp_3 = add16_vv(mG_47_0_cotmp_2, mG_47_pack_14);
      vector32 mG_47_0_cotmp_4 = add16_vv(mG_47_0_cotmp_3, mG_47_pack_13);
      vector32 mG_47_0_cotmp_5 = add16_vv(mG_47_0_cotmp_4, mG_47_pack_12);
      vector32 mG_47_0_cotmp_6 = add16_vv(mG_47_0_cotmp_5, mG_47_pack_11);
      vector32 mG_47_0_cotmp_7 = add16_vv(mG_47_0_cotmp_6, mG_47_pack_10);
      vector32 mG_47_0_cotmp_8 = add16_vv(mG_47_0_cotmp_7, mG_47_pack_9);
      vector32 mG_47_0_cotmp_9 = add16_vv(mG_47_0_cotmp_8, mG_47_pack_8);
      vector32 mG_47_0_cotmp_10 = add16_vv(mG_47_0_cotmp_9, mG_47_pack_7);
      vector32 mG_47_0_cotmp_11 = add16_vv(mG_47_0_cotmp_10, mG_47_pack_6);
      vector32 mG_47_0_cotmp_12 = add16_vv(mG_47_0_cotmp_11, mG_47_pack_5);
      vector32 mG_47_0_cotmp_13 = add16_vv(mG_47_0_cotmp_12, mG_47_pack_4);
      vector32 mG_47_0_cotmp_14 = add16_vv(mG_47_0_cotmp_13, mG_47_pack_3);
      vector32 mG_47_0_cotmp_15 = add16_vv(mG_47_0_cotmp_14, mG_47_pack_2);
      vector32 mG_47_0_cotmp_16 = add16_vv(mG_47_0_cotmp_15, mG_47_pack_1);
      vector32 mG_47_0_cotmp_17 = add16_vv(mG_47_0_cotmp_16, mG_47_pack_0);
      vector32 mG_47_0 = mG_47_0_cotmp_17;

      vector32 mG_48_0 = mG_47_0;
      vector32 mG_49_0 = rshift16_vv(mG_48_0, srp_7_0);
      vector32 mG_59_0 = mux16_vv(mB_120_0, mG_49_0, mG_58_0);
      vector32 mG_61_0 = mux16_vv(mB_122_0, mG_49_0, mG_59_0);
      vector32 mG_62_0 = mG_61_0;
      vector32 offsetR_33_0 = sub16_vv(mG_62_0, mR_28_0);
      vector32 offsetB_25_0 = sub16_vv(mG_62_0, mB_124_0);
      vector32 offsetR_34_0 = offsetR_33_0;
      vector32 offsetG_20_0 = sub16_vv(mR_28_0, mG_62_0);
      vector32 offsetB_26_0 = offsetB_25_0;
      vector32 offsetG_19_0 = sub16_vv(mB_124_0, mG_62_0);
      vector32 offsetG_21_0 = mux16_vv(offsetR_30_0, offsetG_20_0, offsetG_19_0);
      vector32 offsetG_22_0 = offsetG_21_0;
      vector32 offsetR_32_0 = eq16_vv(mG_60_0, mG_62_0);
      vector32 offsetR_35_0 = mux16_vv(offsetR_32_0, offsetR_34_0, offsetR_31_0);
      vector32 offsetR_36_0 = offsetR_35_0;
      vector32 lambda_onfcam4dent_line190_455_0 = add16_vv(calcXtk_116_pp_2_0, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_457_0 = add16_vv(calcXtk_116_pp_1_4, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_470_0 = add16_vv(calcXtk_116_pp_4_0, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_453_0 = add16_vv(calcXtk_116_pp_0_3, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_465_0 = add16_vv(calcXtk_116_pp_0_2, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_475_0 = add16_vv(calcXtk_116_pp_1_0, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_471_0 = add16_vv(calcXtk_116_pp_4_2, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_460_0 = add16_vv(calcXtk_116_pp_3_4, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_462_0 = add16_vv(calcXtk_116_pp_0_4, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_473_0 = add16_vv(calcXtk_116_pp_3_0, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_466_0 = add16_vv(calcXtk_116_pp_2_3, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_452_0 = add16_vv(calcXtk_116_pp_1_1, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_456_0 = add16_vv(calcXtk_116_pp_4_4, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_454_0 = add16_vv(calcXtk_116_pp_4_1, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_458_0 = add16_vv(calcXtk_116_pp_2_1, offsetR_36_0);
      vector32 offsetB_27_0 = mux16_vv(offsetR_32_0, offsetB_26_0, offsetB_24_0);
      vector32 offsetB_28_0 = offsetB_27_0;
      vector32 lambda_onfcam4dent_line190_488_0 = add16_vv(calcXtk_116_pp_1_2, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_497_0 = add16_vv(calcXtk_116_pp_0_2, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_506_0 = add16_vv(calcXtk_116_pp_4_2, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_504_0 = add16_vv(calcXtk_116_pp_4_0, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_505_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_504_0, lambda_onfcam4dent_line190_470_0);
      vector32 lambda_onfcam4dent_line190_486_0 = add16_vv(calcXtk_116_pp_1_4, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_513_0 = add16_vv(calcXtk_116_pp_1_0, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_510_0 = add16_vv(calcXtk_116_pp_3_0, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_503_0 = add16_vv(calcXtk_116_pp_3_2, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_492_0 = add16_vv(calcXtk_116_pp_0_4, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_490_0 = add16_vv(calcXtk_116_pp_3_1, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_499_0 = add16_vv(calcXtk_116_pp_2_3, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_489_0 = add16_vv(calcXtk_116_pp_3_4, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_478_0 = add16_vv(calcXtk_116_pp_1_1, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_479_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_452_0, lambda_onfcam4dent_line190_478_0);
      vector32 lambda_onfcam4dent_line190_501_0 = add16_vv(calcXtk_116_pp_0_0, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_484_0 = add16_vv(calcXtk_116_pp_4_4, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_485_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_484_0, lambda_onfcam4dent_line190_456_0);
      vector32 lambda_onfcam4dent_line190_495_0 = add16_vv(calcXtk_116_pp_3_3, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_468_0 = add16_vv(calcXtk_116_pp_0_0, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_502_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_501_0, lambda_onfcam4dent_line190_468_0);
      vector32 lambda_onfcam4dent_line190_476_0 = add16_vv(calcXtk_116_pp_2_2, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_451_0 = add16_vv(calcXtk_116_pp_2_2, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_477_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_476_0, lambda_onfcam4dent_line190_451_0);
      vector32 lambda_onfcam4dent_line190_498_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_497_0, lambda_onfcam4dent_line190_465_0);
      vector32 lambda_onfcam4dent_line190_467_0 = add16_vv(calcXtk_116_pp_0_1, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_464_0 = add16_vv(calcXtk_116_pp_3_3, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_496_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_464_0, lambda_onfcam4dent_line190_495_0);
      vector32 lambda_onfcam4dent_line190_480_0 = add16_vv(calcXtk_116_pp_0_3, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_508_0 = add16_vv(calcXtk_116_pp_1_3, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_511_0 = add16_vv(calcXtk_116_pp_2_4, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_493_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_492_0, lambda_onfcam4dent_line190_462_0);
      vector32 lambda_onfcam4dent_line190_461_0 = add16_vv(calcXtk_116_pp_3_1, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_491_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_461_0, lambda_onfcam4dent_line190_490_0);
      vector32 lambda_onfcam4dent_line190_469_0 = add16_vv(calcXtk_116_pp_3_2, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_463_0 = add16_vv(calcXtk_116_pp_4_3, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_494_0 = add16_vv(calcXtk_116_pp_4_3, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_474_0 = add16_vv(calcXtk_116_pp_2_4, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_512_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_511_0, lambda_onfcam4dent_line190_474_0);
      vector32 lambda_onfcam4dent_line190_459_0 = add16_vv(calcXtk_116_pp_1_2, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_487_0 = add16_vv(calcXtk_116_pp_2_1, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_472_0 = add16_vv(calcXtk_116_pp_1_3, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_509_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_472_0, lambda_onfcam4dent_line190_508_0);
      vector32 offsetC_12_0 = mux16_vv(offsetC_11_0, offsetR_36_0, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_481_0 = add16_vv(calcXtk_116_pp_4_1, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_482_0 = add16_vv(calcXtk_116_pp_2_0, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_483_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_482_0, lambda_onfcam4dent_line190_455_0);
      vector32 lambda_onfcam4dent_line190_507_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_506_0, lambda_onfcam4dent_line190_471_0);
      vector32 offsetG_23_0 = mux16_vv(offsetR_32_0, ct8_37_0, offsetG_22_0);
      vector32 offsetG_24_0 = offsetG_23_0;
      vector32 lambda_onfcam4dent_line190_542_0 = add16_vv(calcXtk_116_pp_1_2, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_543_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_542_0, lambda_onfcam4dent_line190_542_0);
      vector32 lambda_onfcam4dent_line190_544_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_488_0, lambda_onfcam4dent_line190_543_0);
      vector32 lambda_onfcam4dent_line190_520_0 = add16_vv(calcXtk_116_pp_0_3, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_521_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_520_0, lambda_onfcam4dent_line190_520_0);
      vector32 lambda_onfcam4dent_line190_556_0 = add16_vv(calcXtk_116_pp_4_3, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_581_0 = add16_vv(calcXtk_116_pp_4_0, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_534_0 = add16_vv(calcXtk_116_pp_1_4, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_566_0 = add16_vv(calcXtk_116_pp_2_3, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_557_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_556_0, lambda_onfcam4dent_line190_556_0);
      vector32 lambda_onfcam4dent_line190_558_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_463_0, lambda_onfcam4dent_line190_557_0);
      vector32 lambda_onfcam4dent_line190_559_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_494_0, lambda_onfcam4dent_line190_558_0);
      vector32 lambda_onfcam4dent_line190_577_0 = add16_vv(calcXtk_116_pp_3_2, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_590_0 = add16_vv(calcXtk_116_pp_3_0, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_560_0 = add16_vv(calcXtk_116_pp_3_3, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_535_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_534_0, lambda_onfcam4dent_line190_534_0);
      vector32 lambda_onfcam4dent_line190_553_0 = add16_vv(calcXtk_116_pp_0_4, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_584_0 = add16_vv(calcXtk_116_pp_4_2, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_585_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_584_0, lambda_onfcam4dent_line190_507_0);
      vector32 lambda_onfcam4dent_line190_550_0 = add16_vv(calcXtk_116_pp_3_1, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_551_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_550_0, lambda_onfcam4dent_line190_491_0);
      vector32 lambda_onfcam4dent_line190_552_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_550_0, lambda_onfcam4dent_line190_551_0);
      vector32 lambda_onfcam4dent_line190_597_0 = add16_vv(calcXtk_116_pp_1_0, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_598_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_597_0, lambda_onfcam4dent_line190_597_0);
      vector32 lambda_onfcam4dent_line190_599_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_513_0, lambda_onfcam4dent_line190_598_0);
      vector32 lambda_onfcam4dent_line190_531_0 = add16_vv(calcXtk_116_pp_4_4, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_532_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_531_0, lambda_onfcam4dent_line190_485_0);
      vector32 lambda_onfcam4dent_line190_533_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_531_0, lambda_onfcam4dent_line190_532_0);
      vector32 lambda_onfcam4dent_line190_517_0 = add16_vv(calcXtk_116_pp_1_1, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_536_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_486_0, lambda_onfcam4dent_line190_535_0);
      vector32 lambda_onfcam4dent_line190_537_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_457_0, lambda_onfcam4dent_line190_536_0);
      vector32 lambda_onfcam4dent_line190_586_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_584_0, lambda_onfcam4dent_line190_585_0);
      vector32 lambda_onfcam4dent_line190_578_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_577_0, lambda_onfcam4dent_line190_577_0);
      vector32 lambda_onfcam4dent_line190_579_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_503_0, lambda_onfcam4dent_line190_578_0);
      vector32 lambda_onfcam4dent_line190_518_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_517_0, lambda_onfcam4dent_line190_479_0);
      vector32 lambda_onfcam4dent_line190_546_0 = add16_vv(calcXtk_116_pp_3_4, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_538_0 = add16_vv(calcXtk_116_pp_2_1, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_574_0 = add16_vv(calcXtk_116_pp_0_0, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_575_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_574_0, lambda_onfcam4dent_line190_502_0);
      vector32 lambda_onfcam4dent_line190_576_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_574_0, lambda_onfcam4dent_line190_575_0);
      vector32 lambda_onfcam4dent_line190_524_0 = add16_vv(calcXtk_116_pp_4_1, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_580_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_469_0, lambda_onfcam4dent_line190_579_0);
      vector32 lambda_onfcam4dent_line190_591_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_590_0, lambda_onfcam4dent_line190_590_0);
      vector32 lambda_onfcam4dent_line190_519_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_517_0, lambda_onfcam4dent_line190_518_0);
      vector32 lambda_onfcam4dent_line190_539_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_538_0, lambda_onfcam4dent_line190_538_0);
      vector32 lambda_onfcam4dent_line190_540_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_458_0, lambda_onfcam4dent_line190_539_0);
      vector32 lambda_onfcam4dent_line190_600_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_475_0, lambda_onfcam4dent_line190_599_0);
      vector32 lambda_onfcam4dent_line190_547_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_546_0, lambda_onfcam4dent_line190_546_0);
      vector32 lambda_onfcam4dent_line190_548_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_489_0, lambda_onfcam4dent_line190_547_0);
      vector32 lambda_onfcam4dent_line190_549_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_460_0, lambda_onfcam4dent_line190_548_0);
      vector32 lambda_onfcam4dent_line190_561_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_560_0, lambda_onfcam4dent_line190_496_0);
      vector32 lambda_onfcam4dent_line190_562_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_560_0, lambda_onfcam4dent_line190_561_0);
      vector32 lambda_onfcam4dent_line190_514_0 = add16_vv(calcXtk_116_pp_2_2, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_570_0 = add16_vv(calcXtk_116_pp_0_1, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_571_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_570_0, lambda_onfcam4dent_line190_570_0);
      vector32 lambda_onfcam4dent_line190_572_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_467_0, lambda_onfcam4dent_line190_571_0);
      vector32 lambda_onfcam4dent_line190_528_0 = add16_vv(calcXtk_116_pp_2_0, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_529_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_528_0, lambda_onfcam4dent_line190_483_0);
      vector32 lambda_onfcam4dent_line190_530_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_528_0, lambda_onfcam4dent_line190_529_0);
      vector32 lambda_onfcam4dent_line190_594_0 = add16_vv(calcXtk_116_pp_2_4, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_595_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_594_0, lambda_onfcam4dent_line190_512_0);
      vector32 lambda_onfcam4dent_line190_596_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_594_0, lambda_onfcam4dent_line190_595_0);
      vector32 lambda_onfcam4dent_line190_545_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_459_0, lambda_onfcam4dent_line190_544_0);
      vector32 offsetC_13_0 = mux16_vv(mB_120_0, offsetG_24_0, offsetC_12_0);
      vector32 offsetC_14_0 = mux16_vv(mB_122_0, offsetG_24_0, offsetC_13_0);
      vector32 lambda_onfcam4dent_line190_515_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_514_0, lambda_onfcam4dent_line190_477_0);
      vector32 lambda_onfcam4dent_line190_554_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_553_0, lambda_onfcam4dent_line190_493_0);
      vector32 lambda_onfcam4dent_line190_555_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_553_0, lambda_onfcam4dent_line190_554_0);
      vector32 lambda_onfcam4dent_line190_525_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_524_0, lambda_onfcam4dent_line190_524_0);
      vector32 lambda_onfcam4dent_line190_567_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_566_0, lambda_onfcam4dent_line190_566_0);
      vector32 lambda_onfcam4dent_line190_568_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_466_0, lambda_onfcam4dent_line190_567_0);
      vector32 lambda_onfcam4dent_line190_569_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_499_0, lambda_onfcam4dent_line190_568_0);
      vector32 lambda_onfcam4dent_line190_587_0 = add16_vv(calcXtk_116_pp_1_3, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_588_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_587_0, lambda_onfcam4dent_line190_509_0);
      vector32 lambda_onfcam4dent_line190_589_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_587_0, lambda_onfcam4dent_line190_588_0);
      vector32 lambda_onfcam4dent_line190_526_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_454_0, lambda_onfcam4dent_line190_525_0);
      vector32 lambda_onfcam4dent_line190_527_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_481_0, lambda_onfcam4dent_line190_526_0);
      vector32 lambda_onfcam4dent_line190_563_0 = add16_vv(calcXtk_116_pp_0_2, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_516_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_514_0, lambda_onfcam4dent_line190_515_0);
      vector32 lambda_onfcam4dent_line229_186_0 = sub16_vv(lambda_onfcam4dent_line190_600_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_onfcam4dent_line229_171_0 = sub16_vv(lambda_onfcam4dent_line190_549_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_onfcam4dent_line229_173_0 = sub16_vv(lambda_onfcam4dent_line190_555_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_onfcam4dent_line229_163_0 = sub16_vv(lambda_onfcam4dent_line190_519_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_nfcam4defst_line125_1186_0 = lambda_onfcam4dent_line229_186_0;
      vector32 lambda_nfcam4defst_line125_1434_0 = gt16_vv(lambda_nfcam4defst_line125_1186_0, lambda_nfcam4defst_line125_1187_0);
      vector32 lambda_nfcam4defst_line125_1263_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1186_0);
      vector32 lambda_nfcam4defst_line125_1264_0 = gt16_vv(lambda_nfcam4defst_line125_1186_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_nfcam4defst_line125_1163_0 = lambda_onfcam4dent_line229_163_0;
      vector32 lambda_onfcam4dent_line229_174_0 = sub16_vv(lambda_onfcam4dent_line190_559_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_nfcam4defst_line125_1190_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1163_0);
      vector32 lambda_onfcam4dent_line253_22_0 = sub16_vv(lambda_onfcam4dent_line190_516_0, offsetC_14_0);
      vector32 lambda_onfcam4dent_line229_168_0 = sub16_vv(lambda_onfcam4dent_line190_537_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_onfcam4dent_line229_177_0 = sub16_vv(lambda_onfcam4dent_line190_569_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_nfcam4defst_line125_1177_0 = lambda_onfcam4dent_line229_177_0;
      vector32 lambda_onfcam4dent_line229_166_0 = sub16_vv(lambda_onfcam4dent_line190_530_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_nfcam4defst_line125_1191_0 = gt16_vv(lambda_nfcam4defst_line125_1163_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_nfcam4defst_line125_1234_0 = gt16_vv(lambda_nfcam4defst_line125_1177_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_nfcam4defst_line125_1364_0 = gt16_vv(lambda_nfcam4defst_line125_1177_0, lambda_nfcam4defst_line125_1187_0);
      vector32 vert_24_0 = sub16_vv(lambda_onfcam4dent_line190_516_0, lambda_onfcam4dent_line190_545_0);
      vector32 vert_25_0 = abs16_vv(vert_24_0);
      vector32 lambda_nfcam4defst_line125_1233_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1177_0);
      vector32 lambda_nfcam4defst_line125_1188_0 = gt16_vv(lambda_nfcam4defst_line125_1163_0, lambda_nfcam4defst_line125_1187_0);
      vector32 lambda_onfcam4dent_line229_180_0 = sub16_vv(lambda_onfcam4dent_line190_580_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_nfcam4defst_line125_1180_0 = lambda_onfcam4dent_line229_180_0;
      vector32 lambda_nfcam4defst_line125_1166_0 = lambda_onfcam4dent_line229_166_0;
      vector32 lambda_nfcam4defst_line125_1200_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1166_0);
      vector32 lambda_nfcam4defst_line125_1246_0 = gt16_vv(lambda_nfcam4defst_line125_1180_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_onfcam4dent_line229_162_0 = sub16_vv(lambda_onfcam4dent_line190_516_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_nfcam4defst_line125_1162_0 = lambda_onfcam4dent_line229_162_0;
      vector32 lambda_nfcam4defst_line125_1392_0 = gt16_vv(lambda_nfcam4defst_line125_1180_0, lambda_nfcam4defst_line125_1187_0);
      vector32 vert_28_pack_0 = vert_25_0;
      vector32 lambda_nfcam4defst_line125_1174_0 = lambda_onfcam4dent_line229_174_0;
      vector32 lambda_nfcam4defst_line125_1343_0 = gt16_vv(lambda_nfcam4defst_line125_1174_0, lambda_nfcam4defst_line125_1187_0);
      vector32 lambda_nfcam4defst_line125_1225_0 = gt16_vv(lambda_nfcam4defst_line125_1174_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_nfcam4defst_line125_1224_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1174_0);
      vector32 lambda_nfcam4defst_line125_1226_0 = mux16_vv(lambda_nfcam4defst_line125_1225_0, ct8_37_0, lambda_nfcam4defst_line125_1224_0);
      vector32 lambda_nfcam4defst_line125_1344_0 = mux16_vv(lambda_nfcam4defst_line125_1343_0, lambda_nfcam4defst_line125_1226_0, lambda_nfcam4defst_line125_1174_0);
      vector32 lambda_nfcam4defst_line125_1345_0 = lt16_vv(lambda_nfcam4defst_line125_1344_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1347_0 = lt16_vv(lambda_nfcam4defst_line125_1344_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_onfcam4dent_line229_170_0 = sub16_vv(lambda_onfcam4dent_line190_545_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_nfcam4defst_line125_1170_0 = lambda_onfcam4dent_line229_170_0;
      vector32 lambda_nfcam4defst_line125_1346_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1344_0);
      vector32 lambda_nfcam4defst_line125_1348_0 = mux16_vv(lambda_nfcam4defst_line125_1347_0, ct8_37_0, lambda_nfcam4defst_line125_1346_0);
      vector32 lambda_nfcam4defst_line125_1349_0 = mux16_vv(lambda_nfcam4defst_line125_1345_0, lambda_nfcam4defst_line125_1348_0, lambda_nfcam4defst_line125_1344_0);
      vector32 lambda_onfcam4dent_line229_198_0 = mult16_vv(lambda_onfcam4dent_line229_4_0, lambda_nfcam4defst_line125_1349_0);
      vector32 lambda_onfcam4dent_line229_212_pack_21 = lambda_onfcam4dent_line229_198_0;
      vector32 lambda_nfcam4defst_line125_1315_0 = gt16_vv(lambda_nfcam4defst_line125_1170_0, lambda_nfcam4defst_line125_1187_0);
      vector32 lambda_nfcam4defst_line125_1235_0 = mux16_vv(lambda_nfcam4defst_line125_1234_0, ct8_37_0, lambda_nfcam4defst_line125_1233_0);
      vector32 lambda_nfcam4defst_line125_1239_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1162_0);
      vector32 lambda_nfcam4defst_line125_1173_0 = lambda_onfcam4dent_line229_173_0;
      vector32 lambda_nfcam4defst_line125_1222_0 = gt16_vv(lambda_nfcam4defst_line125_1173_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_nfcam4defst_line125_1212_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1170_0);
      vector32 lambda_onfcam4dent_line229_185_0 = sub16_vv(lambda_onfcam4dent_line190_596_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_nfcam4defst_line125_1240_0 = gt16_vv(lambda_nfcam4defst_line125_1162_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_nfcam4defst_line125_1241_0 = mux16_vv(lambda_nfcam4defst_line125_1240_0, ct8_37_0, lambda_nfcam4defst_line125_1239_0);
      vector32 lambda_nfcam4defst_line125_1378_0 = gt16_vv(lambda_nfcam4defst_line125_1162_0, lambda_nfcam4defst_line125_1187_0);
      vector32 lambda_nfcam4defst_line125_1379_0 = mux16_vv(lambda_nfcam4defst_line125_1378_0, lambda_nfcam4defst_line125_1241_0, lambda_nfcam4defst_line125_1162_0);
      vector32 lambda_nfcam4defst_line125_1382_0 = lt16_vv(lambda_nfcam4defst_line125_1379_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_nfcam4defst_line125_1381_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1379_0);
      vector32 lambda_nfcam4defst_line125_1383_0 = mux16_vv(lambda_nfcam4defst_line125_1382_0, ct8_37_0, lambda_nfcam4defst_line125_1381_0);
      vector32 lambda_nfcam4defst_line125_1265_0 = mux16_vv(lambda_nfcam4defst_line125_1264_0, ct8_37_0, lambda_nfcam4defst_line125_1263_0);
      vector32 lambda_nfcam4defst_line125_1168_0 = lambda_onfcam4dent_line229_168_0;
      vector32 lambda_nfcam4defst_line125_1206_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1168_0);
      vector32 lambda_nfcam4defst_line125_1207_0 = gt16_vv(lambda_nfcam4defst_line125_1168_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_nfcam4defst_line125_1208_0 = mux16_vv(lambda_nfcam4defst_line125_1207_0, ct8_37_0, lambda_nfcam4defst_line125_1206_0);
      vector32 lambda_nfcam4defst_line125_1301_0 = gt16_vv(lambda_nfcam4defst_line125_1168_0, lambda_nfcam4defst_line125_1187_0);
      vector32 lambda_nfcam4defst_line125_1302_0 = mux16_vv(lambda_nfcam4defst_line125_1301_0, lambda_nfcam4defst_line125_1208_0, lambda_nfcam4defst_line125_1168_0);
      vector32 lambda_nfcam4defst_line125_1303_0 = lt16_vv(lambda_nfcam4defst_line125_1302_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1305_0 = lt16_vv(lambda_nfcam4defst_line125_1302_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_nfcam4defst_line125_1380_0 = lt16_vv(lambda_nfcam4defst_line125_1379_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1384_0 = mux16_vv(lambda_nfcam4defst_line125_1380_0, lambda_nfcam4defst_line125_1383_0, lambda_nfcam4defst_line125_1379_0);
      vector32 lambda_nfcam4defst_line125_1221_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1173_0);
      vector32 lambda_nfcam4defst_line125_1192_0 = mux16_vv(lambda_nfcam4defst_line125_1191_0, ct8_37_0, lambda_nfcam4defst_line125_1190_0);
      vector32 lambda_nfcam4defst_line125_1213_0 = gt16_vv(lambda_nfcam4defst_line125_1170_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_nfcam4defst_line125_1214_0 = mux16_vv(lambda_nfcam4defst_line125_1213_0, ct8_37_0, lambda_nfcam4defst_line125_1212_0);
      vector32 lambda_nfcam4defst_line125_1316_0 = mux16_vv(lambda_nfcam4defst_line125_1315_0, lambda_nfcam4defst_line125_1214_0, lambda_nfcam4defst_line125_1170_0);
      vector32 lambda_nfcam4defst_line125_1317_0 = lt16_vv(lambda_nfcam4defst_line125_1316_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1319_0 = lt16_vv(lambda_nfcam4defst_line125_1316_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_nfcam4defst_line125_1185_0 = lambda_onfcam4dent_line229_185_0;
      vector32 lambda_nfcam4defst_line125_1260_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1185_0);
      vector32 lambda_nfcam4defst_line125_1261_0 = gt16_vv(lambda_nfcam4defst_line125_1185_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_nfcam4defst_line125_1262_0 = mux16_vv(lambda_nfcam4defst_line125_1261_0, ct8_37_0, lambda_nfcam4defst_line125_1260_0);
      vector32 lambda_nfcam4defst_line125_1427_0 = gt16_vv(lambda_nfcam4defst_line125_1185_0, lambda_nfcam4defst_line125_1187_0);
      vector32 lambda_nfcam4defst_line125_1428_0 = mux16_vv(lambda_nfcam4defst_line125_1427_0, lambda_nfcam4defst_line125_1262_0, lambda_nfcam4defst_line125_1185_0);
      vector32 lambda_nfcam4defst_line125_1430_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1428_0);
      vector32 lambda_nfcam4defst_line125_1435_0 = mux16_vv(lambda_nfcam4defst_line125_1434_0, lambda_nfcam4defst_line125_1265_0, lambda_nfcam4defst_line125_1186_0);
      vector32 lambda_nfcam4defst_line125_1438_0 = lt16_vv(lambda_nfcam4defst_line125_1435_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_nfcam4defst_line125_1436_0 = lt16_vv(lambda_nfcam4defst_line125_1435_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1437_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1435_0);
      vector32 lambda_nfcam4defst_line125_1439_0 = mux16_vv(lambda_nfcam4defst_line125_1438_0, ct8_37_0, lambda_nfcam4defst_line125_1437_0);
      vector32 lambda_nfcam4defst_line125_1440_0 = mux16_vv(lambda_nfcam4defst_line125_1436_0, lambda_nfcam4defst_line125_1439_0, lambda_nfcam4defst_line125_1435_0);
      vector32 lambda_onfcam4dent_line229_211_0 = mult16_vv(lambda_onfcam4dent_line229_4_0, lambda_nfcam4defst_line125_1440_0);
      vector32 lambda_onfcam4dent_line229_212_pack_9 = lambda_onfcam4dent_line229_211_0;
      vector32 lambda_nfcam4defst_line125_1431_0 = lt16_vv(lambda_nfcam4defst_line125_1428_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_nfcam4defst_line125_1432_0 = mux16_vv(lambda_nfcam4defst_line125_1431_0, ct8_37_0, lambda_nfcam4defst_line125_1430_0);
      vector32 lambda_nfcam4defst_line125_1429_0 = lt16_vv(lambda_nfcam4defst_line125_1428_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1433_0 = mux16_vv(lambda_nfcam4defst_line125_1429_0, lambda_nfcam4defst_line125_1432_0, lambda_nfcam4defst_line125_1428_0);
      vector32 lambda_onfcam4dent_line229_210_0 = mult16_vv(lambda_onfcam4dent_line229_0, lambda_nfcam4defst_line125_1433_0);
      vector32 lambda_onfcam4dent_line229_212_pack_10 = lambda_onfcam4dent_line229_210_0;
      vector32 lambda_nfcam4defst_line125_1365_0 = mux16_vv(lambda_nfcam4defst_line125_1364_0, lambda_nfcam4defst_line125_1235_0, lambda_nfcam4defst_line125_1177_0);
      vector32 lambda_nfcam4defst_line125_1367_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1365_0);
      vector32 lambda_nfcam4defst_line125_1366_0 = lt16_vv(lambda_nfcam4defst_line125_1365_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1368_0 = lt16_vv(lambda_nfcam4defst_line125_1365_0, lambda_nfcam4defst_line125_1268_0);
      vector32 horz_24_0 = sub16_vv(lambda_onfcam4dent_line190_516_0, lambda_onfcam4dent_line190_569_0);
      vector32 lambda_nfcam4defst_line125_1369_0 = mux16_vv(lambda_nfcam4defst_line125_1368_0, ct8_37_0, lambda_nfcam4defst_line125_1367_0);
      vector32 lambda_nfcam4defst_line125_1193_0 = mux16_vv(lambda_nfcam4defst_line125_1188_0, lambda_nfcam4defst_line125_1192_0, lambda_nfcam4defst_line125_1163_0);
      vector32 lambda_nfcam4defst_line125_1267_0 = lt16_vv(lambda_nfcam4defst_line125_1193_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1270_0 = lt16_vv(lambda_nfcam4defst_line125_1193_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_nfcam4defst_line125_1269_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1193_0);
      vector32 lambda_nfcam4defst_line125_1271_0 = mux16_vv(lambda_nfcam4defst_line125_1270_0, ct8_37_0, lambda_nfcam4defst_line125_1269_0);
      vector32 lambda_nfcam4defst_line125_1272_0 = mux16_vv(lambda_nfcam4defst_line125_1267_0, lambda_nfcam4defst_line125_1271_0, lambda_nfcam4defst_line125_1193_0);
      vector32 lambda_onfcam4dent_line229_187_0 = mult16_vv(lambda_onfcam4dent_line229_23_0, lambda_nfcam4defst_line125_1272_0);
      vector32 lambda_onfcam4dent_line229_212_pack_8 = lambda_onfcam4dent_line229_187_0;
      vector32 lambda_onfcam4dent_line229_179_0 = sub16_vv(lambda_onfcam4dent_line190_576_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_nfcam4defst_line125_1179_0 = lambda_onfcam4dent_line229_179_0;
      vector32 lambda_nfcam4defst_line125_1242_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1179_0);
      vector32 lambda_nfcam4defst_line125_1243_0 = gt16_vv(lambda_nfcam4defst_line125_1179_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_nfcam4defst_line125_1244_0 = mux16_vv(lambda_nfcam4defst_line125_1243_0, ct8_37_0, lambda_nfcam4defst_line125_1242_0);
      vector32 lambda_nfcam4defst_line125_1385_0 = gt16_vv(lambda_nfcam4defst_line125_1179_0, lambda_nfcam4defst_line125_1187_0);
      vector32 lambda_nfcam4defst_line125_1386_0 = mux16_vv(lambda_nfcam4defst_line125_1385_0, lambda_nfcam4defst_line125_1244_0, lambda_nfcam4defst_line125_1179_0);
      vector32 lambda_nfcam4defst_line125_1388_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1386_0);
      vector32 lambda_nfcam4defst_line125_1387_0 = lt16_vv(lambda_nfcam4defst_line125_1386_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1389_0 = lt16_vv(lambda_nfcam4defst_line125_1386_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_nfcam4defst_line125_1390_0 = mux16_vv(lambda_nfcam4defst_line125_1389_0, ct8_37_0, lambda_nfcam4defst_line125_1388_0);
      vector32 lambda_nfcam4defst_line125_1391_0 = mux16_vv(lambda_nfcam4defst_line125_1387_0, lambda_nfcam4defst_line125_1390_0, lambda_nfcam4defst_line125_1386_0);
      vector32 lambda_onfcam4dent_line229_204_0 = mult16_vv(lambda_onfcam4dent_line229_15_0, lambda_nfcam4defst_line125_1391_0);
      vector32 lambda_onfcam4dent_line229_212_pack_4 = lambda_onfcam4dent_line229_204_0;
      vector32 horz_25_0 = abs16_vv(horz_24_0);
      vector32 horz_26_pack_1 = horz_25_0;
      vector32 lambda_nfcam4defst_line125_1318_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1316_0);
      vector32 lambda_nfcam4defst_line125_1320_0 = mux16_vv(lambda_nfcam4defst_line125_1319_0, ct8_37_0, lambda_nfcam4defst_line125_1318_0);
      vector32 lambda_nfcam4defst_line125_1321_0 = mux16_vv(lambda_nfcam4defst_line125_1317_0, lambda_nfcam4defst_line125_1320_0, lambda_nfcam4defst_line125_1316_0);
      vector32 lambda_onfcam4dent_line229_194_0 = mult16_vv(lambda_onfcam4dent_line229_10_0, lambda_nfcam4defst_line125_1321_0);
      vector32 lambda_onfcam4dent_line229_212_pack_7 = lambda_onfcam4dent_line229_194_0;
      vector32 lambda_onfcam4dent_line229_167_0 = sub16_vv(lambda_onfcam4dent_line190_533_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_nfcam4defst_line125_1167_0 = lambda_onfcam4dent_line229_167_0;
      vector32 lambda_nfcam4defst_line125_1294_0 = gt16_vv(lambda_nfcam4defst_line125_1167_0, lambda_nfcam4defst_line125_1187_0);
      vector32 lambda_nfcam4defst_line125_1204_0 = gt16_vv(lambda_nfcam4defst_line125_1167_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_nfcam4defst_line125_1203_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1167_0);
      vector32 lambda_nfcam4defst_line125_1205_0 = mux16_vv(lambda_nfcam4defst_line125_1204_0, ct8_37_0, lambda_nfcam4defst_line125_1203_0);
      vector32 lambda_nfcam4defst_line125_1295_0 = mux16_vv(lambda_nfcam4defst_line125_1294_0, lambda_nfcam4defst_line125_1205_0, lambda_nfcam4defst_line125_1167_0);
      vector32 lambda_nfcam4defst_line125_1296_0 = lt16_vv(lambda_nfcam4defst_line125_1295_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1297_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1295_0);
      vector32 lambda_nfcam4defst_line125_1298_0 = lt16_vv(lambda_nfcam4defst_line125_1295_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_nfcam4defst_line125_1299_0 = mux16_vv(lambda_nfcam4defst_line125_1298_0, ct8_37_0, lambda_nfcam4defst_line125_1297_0);
      vector32 lambda_nfcam4defst_line125_1300_0 = mux16_vv(lambda_nfcam4defst_line125_1296_0, lambda_nfcam4defst_line125_1299_0, lambda_nfcam4defst_line125_1295_0);
      vector32 lambda_onfcam4dent_line229_191_0 = mult16_vv(lambda_onfcam4dent_line229_15_0, lambda_nfcam4defst_line125_1300_0);
      vector32 lambda_onfcam4dent_line229_212_pack_20 = lambda_onfcam4dent_line229_191_0;
      vector32 lambda_nfcam4defst_line125_1223_0 = mux16_vv(lambda_nfcam4defst_line125_1222_0, ct8_37_0, lambda_nfcam4defst_line125_1221_0);
      vector32 lambda_onfcam4dent_line229_165_0 = sub16_vv(lambda_onfcam4dent_line190_527_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_nfcam4defst_line125_1165_0 = lambda_onfcam4dent_line229_165_0;
      vector32 lambda_nfcam4defst_line125_1280_0 = gt16_vv(lambda_nfcam4defst_line125_1165_0, lambda_nfcam4defst_line125_1187_0);
      vector32 lambda_nfcam4defst_line125_1198_0 = gt16_vv(lambda_nfcam4defst_line125_1165_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_nfcam4defst_line125_1197_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1165_0);
      vector32 lambda_nfcam4defst_line125_1199_0 = mux16_vv(lambda_nfcam4defst_line125_1198_0, ct8_37_0, lambda_nfcam4defst_line125_1197_0);
      vector32 lambda_nfcam4defst_line125_1281_0 = mux16_vv(lambda_nfcam4defst_line125_1280_0, lambda_nfcam4defst_line125_1199_0, lambda_nfcam4defst_line125_1165_0);
      vector32 lambda_nfcam4defst_line125_1283_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1281_0);
      vector32 lambda_nfcam4defst_line125_1282_0 = lt16_vv(lambda_nfcam4defst_line125_1281_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1284_0 = lt16_vv(lambda_nfcam4defst_line125_1281_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_nfcam4defst_line125_1285_0 = mux16_vv(lambda_nfcam4defst_line125_1284_0, ct8_37_0, lambda_nfcam4defst_line125_1283_0);
      vector32 lambda_nfcam4defst_line125_1201_0 = gt16_vv(lambda_nfcam4defst_line125_1166_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_nfcam4defst_line125_1202_0 = mux16_vv(lambda_nfcam4defst_line125_1201_0, ct8_37_0, lambda_nfcam4defst_line125_1200_0);
      vector32 lambda_onfcam4dent_line253_23_0 = lambda_onfcam4dent_line253_22_0;
      vector32 lambda_onfcam4dent_line229_182_0 = sub16_vv(lambda_onfcam4dent_line190_586_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_nfcam4defst_line125_1182_0 = lambda_onfcam4dent_line229_182_0;
      vector32 lambda_nfcam4defst_line125_1406_0 = gt16_vv(lambda_nfcam4defst_line125_1182_0, lambda_nfcam4defst_line125_1187_0);
      vector32 lambda_nfcam4defst_line125_1252_0 = gt16_vv(lambda_nfcam4defst_line125_1182_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_nfcam4defst_line125_1251_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1182_0);
      vector32 lambda_nfcam4defst_line125_1253_0 = mux16_vv(lambda_nfcam4defst_line125_1252_0, ct8_37_0, lambda_nfcam4defst_line125_1251_0);
      vector32 lambda_nfcam4defst_line125_1407_0 = mux16_vv(lambda_nfcam4defst_line125_1406_0, lambda_nfcam4defst_line125_1253_0, lambda_nfcam4defst_line125_1182_0);
      vector32 lambda_nfcam4defst_line125_1409_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1407_0);
      vector32 lambda_onfcam4dent_line229_175_0 = sub16_vv(lambda_onfcam4dent_line190_562_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_nfcam4defst_line125_1175_0 = lambda_onfcam4dent_line229_175_0;
      vector32 lambda_nfcam4defst_line125_1227_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1175_0);
      vector32 lambda_nfcam4defst_line125_1228_0 = gt16_vv(lambda_nfcam4defst_line125_1175_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_nfcam4defst_line125_1229_0 = mux16_vv(lambda_nfcam4defst_line125_1228_0, ct8_37_0, lambda_nfcam4defst_line125_1227_0);
      vector32 lambda_onfcam4dent_line229_183_0 = sub16_vv(lambda_onfcam4dent_line190_589_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_nfcam4defst_line125_1183_0 = lambda_onfcam4dent_line229_183_0;
      vector32 lambda_nfcam4defst_line125_1254_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1183_0);
      vector32 lambda_nfcam4defst_line125_1370_0 = mux16_vv(lambda_nfcam4defst_line125_1366_0, lambda_nfcam4defst_line125_1369_0, lambda_nfcam4defst_line125_1365_0);
      vector32 lambda_onfcam4dent_line229_201_0 = mult16_vv(lambda_onfcam4dent_line229_10_0, lambda_nfcam4defst_line125_1370_0);
      vector32 lambda_onfcam4dent_line229_212_pack_11 = lambda_onfcam4dent_line229_201_0;
      vector32 lambda_nfcam4defst_line125_1287_0 = gt16_vv(lambda_nfcam4defst_line125_1166_0, lambda_nfcam4defst_line125_1187_0);
      vector32 lambda_nfcam4defst_line125_1288_0 = mux16_vv(lambda_nfcam4defst_line125_1287_0, lambda_nfcam4defst_line125_1202_0, lambda_nfcam4defst_line125_1166_0);
      vector32 lambda_nfcam4defst_line125_1291_0 = lt16_vv(lambda_nfcam4defst_line125_1288_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_nfcam4defst_line125_1289_0 = lt16_vv(lambda_nfcam4defst_line125_1288_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1290_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1288_0);
      vector32 lambda_nfcam4defst_line125_1292_0 = mux16_vv(lambda_nfcam4defst_line125_1291_0, ct8_37_0, lambda_nfcam4defst_line125_1290_0);
      vector32 lambda_nfcam4defst_line125_1293_0 = mux16_vv(lambda_nfcam4defst_line125_1289_0, lambda_nfcam4defst_line125_1292_0, lambda_nfcam4defst_line125_1288_0);
      vector32 lambda_onfcam4dent_line229_190_0 = mult16_vv(lambda_onfcam4dent_line229_0, lambda_nfcam4defst_line125_1293_0);
      vector32 lambda_onfcam4dent_line229_212_pack_14 = lambda_onfcam4dent_line229_190_0;
      vector32 lambda_nfcam4defst_line125_1336_0 = gt16_vv(lambda_nfcam4defst_line125_1173_0, lambda_nfcam4defst_line125_1187_0);
      vector32 lambda_nfcam4defst_line125_1337_0 = mux16_vv(lambda_nfcam4defst_line125_1336_0, lambda_nfcam4defst_line125_1223_0, lambda_nfcam4defst_line125_1173_0);
      vector32 lambda_nfcam4defst_line125_1339_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1337_0);
      vector32 lambda_nfcam4defst_line125_1340_0 = lt16_vv(lambda_nfcam4defst_line125_1337_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_nfcam4defst_line125_1338_0 = lt16_vv(lambda_nfcam4defst_line125_1337_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1341_0 = mux16_vv(lambda_nfcam4defst_line125_1340_0, ct8_37_0, lambda_nfcam4defst_line125_1339_0);
      vector32 lambda_nfcam4defst_line125_1342_0 = mux16_vv(lambda_nfcam4defst_line125_1338_0, lambda_nfcam4defst_line125_1341_0, lambda_nfcam4defst_line125_1337_0);
      vector32 lambda_onfcam4dent_line229_197_0 = mult16_vv(lambda_onfcam4dent_line229_15_0, lambda_nfcam4defst_line125_1342_0);
      vector32 lambda_onfcam4dent_line229_212_pack_0 = lambda_onfcam4dent_line229_197_0;
      vector32 lambda_onfcam4dent_line229_172_0 = sub16_vv(lambda_onfcam4dent_line190_552_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_nfcam4defst_line125_1172_0 = lambda_onfcam4dent_line229_172_0;
      vector32 lambda_nfcam4defst_line125_1219_0 = gt16_vv(lambda_nfcam4defst_line125_1172_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_nfcam4defst_line125_1329_0 = gt16_vv(lambda_nfcam4defst_line125_1172_0, lambda_nfcam4defst_line125_1187_0);
      vector32 lambda_nfcam4defst_line125_1218_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1172_0);
      vector32 lambda_nfcam4defst_line125_1220_0 = mux16_vv(lambda_nfcam4defst_line125_1219_0, ct8_37_0, lambda_nfcam4defst_line125_1218_0);
      vector32 lambda_nfcam4defst_line125_1330_0 = mux16_vv(lambda_nfcam4defst_line125_1329_0, lambda_nfcam4defst_line125_1220_0, lambda_nfcam4defst_line125_1172_0);
      vector32 lambda_nfcam4defst_line125_1331_0 = lt16_vv(lambda_nfcam4defst_line125_1330_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1333_0 = lt16_vv(lambda_nfcam4defst_line125_1330_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_onfcam4dent_line190_592_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_510_0, lambda_onfcam4dent_line190_591_0);
      vector32 lambda_onfcam4dent_line190_593_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_473_0, lambda_onfcam4dent_line190_592_0);
      vector32 lambda_onfcam4dent_line229_184_0 = sub16_vv(lambda_onfcam4dent_line190_593_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_nfcam4defst_line125_1184_0 = lambda_onfcam4dent_line229_184_0;
      vector32 lambda_nfcam4defst_line125_1257_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1184_0);
      vector32 lambda_nfcam4defst_line125_1258_0 = gt16_vv(lambda_nfcam4defst_line125_1184_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_nfcam4defst_line125_1259_0 = mux16_vv(lambda_nfcam4defst_line125_1258_0, ct8_37_0, lambda_nfcam4defst_line125_1257_0);
      vector32 lambda_nfcam4defst_line125_1420_0 = gt16_vv(lambda_nfcam4defst_line125_1184_0, lambda_nfcam4defst_line125_1187_0);
      vector32 vert_26_0 = sub16_vv(lambda_onfcam4dent_line190_516_0, lambda_onfcam4dent_line190_580_0);
      vector32 vert_27_0 = abs16_vv(vert_26_0);
      vector32 vert_28_pack_1 = vert_27_0;
      // max vert_28_0 <= (vert_28_pack_1 , vert_28_pack_0)
      vector32 vert_28_0_cotmp_1 = max16_vv(vert_28_pack_1, vert_28_pack_0);
      vector32 vert_28_0 = vert_28_0_cotmp_1;

      vector32 vert_29_0 = vert_28_0;
      vector32 vert_30_0 = mux16_vv(vert_8_0, vert_29_0, ct8_37_0);
      vector32 lambda_nfcam4defst_line125_1171_0 = lambda_onfcam4dent_line229_171_0;
      vector32 lambda_nfcam4defst_line125_1215_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1171_0);
      vector32 lambda_nfcam4defst_line125_1322_0 = gt16_vv(lambda_nfcam4defst_line125_1171_0, lambda_nfcam4defst_line125_1187_0);
      vector32 lambda_nfcam4defst_line125_1216_0 = gt16_vv(lambda_nfcam4defst_line125_1171_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_nfcam4defst_line125_1217_0 = mux16_vv(lambda_nfcam4defst_line125_1216_0, ct8_37_0, lambda_nfcam4defst_line125_1215_0);
      vector32 lambda_nfcam4defst_line125_1323_0 = mux16_vv(lambda_nfcam4defst_line125_1322_0, lambda_nfcam4defst_line125_1217_0, lambda_nfcam4defst_line125_1171_0);
      vector32 lambda_nfcam4defst_line125_1326_0 = lt16_vv(lambda_nfcam4defst_line125_1323_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_nfcam4defst_line125_1324_0 = lt16_vv(lambda_nfcam4defst_line125_1323_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1325_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1323_0);
      vector32 lambda_nfcam4defst_line125_1327_0 = mux16_vv(lambda_nfcam4defst_line125_1326_0, ct8_37_0, lambda_nfcam4defst_line125_1325_0);
      vector32 lambda_nfcam4defst_line125_1328_0 = mux16_vv(lambda_nfcam4defst_line125_1324_0, lambda_nfcam4defst_line125_1327_0, lambda_nfcam4defst_line125_1323_0);
      vector32 lambda_onfcam4dent_line229_195_0 = mult16_vv(lambda_onfcam4dent_line229_4_0, lambda_nfcam4defst_line125_1328_0);
      vector32 lambda_onfcam4dent_line229_212_pack_15 = lambda_onfcam4dent_line229_195_0;
      vector32 lambda_nfcam4defst_line125_1286_0 = mux16_vv(lambda_nfcam4defst_line125_1282_0, lambda_nfcam4defst_line125_1285_0, lambda_nfcam4defst_line125_1281_0);
      vector32 lambda_onfcam4dent_line229_189_0 = mult16_vv(lambda_onfcam4dent_line229_4_0, lambda_nfcam4defst_line125_1286_0);
      vector32 lambda_onfcam4dent_line229_212_pack_23 = lambda_onfcam4dent_line229_189_0;
      vector32 lambda_onfcam4dent_line190_541_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_487_0, lambda_onfcam4dent_line190_540_0);
      vector32 horz_22_0 = sub16_vv(lambda_onfcam4dent_line190_516_0, lambda_onfcam4dent_line190_541_0);
      vector32 lambda_onfcam4dent_line229_169_0 = sub16_vv(lambda_onfcam4dent_line190_541_0, lambda_onfcam4dent_line190_516_0);
      vector32 horz_23_0 = abs16_vv(horz_22_0);
      vector32 lambda_nfcam4defst_line125_1169_0 = lambda_onfcam4dent_line229_169_0;
      vector32 lambda_nfcam4defst_line125_1209_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1169_0);
      vector32 lambda_nfcam4defst_line125_1308_0 = gt16_vv(lambda_nfcam4defst_line125_1169_0, lambda_nfcam4defst_line125_1187_0);
      vector32 lambda_nfcam4defst_line125_1210_0 = gt16_vv(lambda_nfcam4defst_line125_1169_0, lambda_nfcam4defst_line125_1189_0);
      vector32 horz_26_pack_0 = horz_23_0;
      // max horz_26_0 <= (horz_26_pack_1 , horz_26_pack_0)
      vector32 horz_26_0_cotmp_1 = max16_vv(horz_26_pack_1, horz_26_pack_0);
      vector32 horz_26_0 = horz_26_0_cotmp_1;

      vector32 horz_27_0 = horz_26_0;
      vector32 horz_28_0 = mux16_vv(vert_8_0, horz_27_0, ct8_37_0);
      vector32 denDiff_48_0 = sub16_vv(vert_30_0, horz_28_0);
      vector32 denDiff_49_0 = lt16_vv(denDiff_48_0, denDiff_14_0);
      vector32 denDiff_51_0 = gt16_vv(denDiff_48_0, denDiff_13_0);
      vector32 denDiff_52_0 = and16_vv(vert_8_0, denDiff_51_0);
      vector32 dirThr_11_0 = mult16_vv(denDiff_48_0, den_109_0);
      vector32 dirThr_12_0 = rshift16_vv(dirThr_11_0, dirThr_2_0);
      vector32 dirThr_13_0 = mux16_vv(vert_8_0, dirThr_12_0, ct8_37_0);
      vector32 lambda_onfcam4dent_line215_16_0 = sub16_vv(den_129_0, dirThr_13_0);
      vector32 lambda_nfcam4defst_line125_1441_pack_1 = lambda_onfcam4dent_line215_16_0;
      vector32 lambda_onfcam4dent_line204_16_0 = add16_vv(den_129_0, dirThr_13_0);
      vector32 lambda_nfcam4defst_line125_1495_pack_1 = lambda_onfcam4dent_line204_16_0;
      // max lambda_nfcam4defst_line125_1495_0 <= (lambda_nfcam4defst_line125_1495_pack_1 , lambda_nfcam4defst_line125_1495_pack_0)
      vector32 lambda_nfcam4defst_line125_1495_0_cotmp_1 = max16_vv(lambda_nfcam4defst_line125_1495_pack_1, lambda_nfcam4defst_line125_1495_pack_0);
      vector32 lambda_nfcam4defst_line125_1495_0 = lambda_nfcam4defst_line125_1495_0_cotmp_1;

      vector32 lambda_nfcam4defst_line125_1535_0 = gt16_vv(lambda_nfcam4defst_line125_1166_0, lambda_nfcam4defst_line125_1495_0);
      vector32 lambda_nfcam4defst_line125_1528_0 = gt16_vv(lambda_nfcam4defst_line125_1162_0, lambda_nfcam4defst_line125_1495_0);
      vector32 lambda_nfcam4defst_line125_1514_0 = inv16_vv(lambda_nfcam4defst_line125_1495_0);
      vector32 lambda_nfcam4defst_line125_1521_0 = gt16_vv(lambda_nfcam4defst_line125_1185_0, lambda_nfcam4defst_line125_1495_0);
      vector32 lambda_nfcam4defst_line125_1496_0 = gt16_vv(lambda_nfcam4defst_line125_1177_0, lambda_nfcam4defst_line125_1495_0);
      vector32 lambda_nfcam4defst_line125_1516_0 = mult16_vv(calcXtk_142_0, lambda_nfcam4defst_line125_1495_0);
      vector32 lambda_nfcam4defst_line125_1542_0 = gt16_vv(lambda_nfcam4defst_line125_1169_0, lambda_nfcam4defst_line125_1495_0);
      // max lambda_nfcam4defst_line125_1441_0 <= (lambda_nfcam4defst_line125_1441_pack_1 , lambda_nfcam4defst_line125_1441_pack_0)
      vector32 lambda_nfcam4defst_line125_1441_0_cotmp_1 = max16_vv(lambda_nfcam4defst_line125_1441_pack_1, lambda_nfcam4defst_line125_1441_pack_0);
      vector32 lambda_nfcam4defst_line125_1441_0 = lambda_nfcam4defst_line125_1441_0_cotmp_1;

      vector32 lambda_nfcam4defst_line125_1474_0 = gt16_vv(lambda_nfcam4defst_line125_1162_0, lambda_nfcam4defst_line125_1441_0);
      vector32 lambda_nfcam4defst_line125_1443_0 = lshift16_vv(lambda_nfcam4defst_line125_1441_0, lambda_onfcam4dpct_line120_311_0);
      vector32 lambda_nfcam4defst_line125_1452_0 = gt16_vv(lambda_nfcam4defst_line125_1162_0, lambda_nfcam4defst_line125_1443_0);
      vector32 lambda_nfcam4defst_line125_1481_0 = gt16_vv(lambda_nfcam4defst_line125_1182_0, lambda_nfcam4defst_line125_1441_0);
      vector32 lambda_nfcam4defst_line125_1460_0 = inv16_vv(lambda_nfcam4defst_line125_1441_0);
      vector32 lambda_nfcam4defst_line125_1462_0 = mult16_vv(calcXtk_142_0, lambda_nfcam4defst_line125_1441_0);
      vector32 lambda_nfcam4defst_line125_1451_0 = sub16_vv(lambda_nfcam4defst_line125_1443_0, lambda_nfcam4defst_line125_1162_0);
      vector32 lambda_nfcam4defst_line125_1453_0 = mux16_vv(lambda_nfcam4defst_line125_1452_0, ct8_37_0, lambda_nfcam4defst_line125_1451_0);
      vector32 lambda_nfcam4defst_line125_1455_0 = gt16_vv(lambda_nfcam4defst_line125_1182_0, lambda_nfcam4defst_line125_1443_0);
      vector32 lambda_nfcam4defst_line125_1457_0 = sub16_vv(lambda_nfcam4defst_line125_1443_0, lambda_nfcam4defst_line125_1180_0);
      vector32 lambda_nfcam4defst_line125_1442_0 = gt16_vv(lambda_nfcam4defst_line125_1170_0, lambda_nfcam4defst_line125_1441_0);
      vector32 lambda_nfcam4defst_line125_1454_0 = sub16_vv(lambda_nfcam4defst_line125_1443_0, lambda_nfcam4defst_line125_1182_0);
      vector32 lambda_nfcam4defst_line125_1488_0 = gt16_vv(lambda_nfcam4defst_line125_1180_0, lambda_nfcam4defst_line125_1441_0);
      vector32 lambda_nfcam4defst_line125_1458_0 = gt16_vv(lambda_nfcam4defst_line125_1180_0, lambda_nfcam4defst_line125_1443_0);
      vector32 lambda_nfcam4defst_line125_1445_0 = gt16_vv(lambda_nfcam4defst_line125_1170_0, lambda_nfcam4defst_line125_1443_0);
      vector32 lambda_nfcam4defst_line125_1456_0 = mux16_vv(lambda_nfcam4defst_line125_1455_0, ct8_37_0, lambda_nfcam4defst_line125_1454_0);
      vector32 lambda_nfcam4defst_line125_1482_0 = mux16_vv(lambda_nfcam4defst_line125_1481_0, lambda_nfcam4defst_line125_1456_0, lambda_nfcam4defst_line125_1182_0);
      vector32 lambda_nfcam4defst_line125_1485_0 = lt16_vv(lambda_nfcam4defst_line125_1482_0, lambda_nfcam4defst_line125_1462_0);
      vector32 lambda_nfcam4defst_line125_1483_0 = lt16_vv(lambda_nfcam4defst_line125_1482_0, lambda_nfcam4defst_line125_1460_0);
      vector32 lambda_nfcam4defst_line125_1484_0 = sub16_vv(lambda_nfcam4defst_line125_1462_0, lambda_nfcam4defst_line125_1482_0);
      vector32 lambda_nfcam4defst_line125_1459_0 = mux16_vv(lambda_nfcam4defst_line125_1458_0, ct8_37_0, lambda_nfcam4defst_line125_1457_0);
      vector32 lambda_nfcam4defst_line125_1489_0 = mux16_vv(lambda_nfcam4defst_line125_1488_0, lambda_nfcam4defst_line125_1459_0, lambda_nfcam4defst_line125_1180_0);
      vector32 lambda_nfcam4defst_line125_1490_0 = lt16_vv(lambda_nfcam4defst_line125_1489_0, lambda_nfcam4defst_line125_1460_0);
      vector32 lambda_nfcam4defst_line125_1491_0 = sub16_vv(lambda_nfcam4defst_line125_1462_0, lambda_nfcam4defst_line125_1489_0);
      vector32 lambda_nfcam4defst_line125_1486_0 = mux16_vv(lambda_nfcam4defst_line125_1485_0, ct8_37_0, lambda_nfcam4defst_line125_1484_0);
      vector32 lambda_nfcam4defst_line125_1487_0 = mux16_vv(lambda_nfcam4defst_line125_1483_0, lambda_nfcam4defst_line125_1486_0, lambda_nfcam4defst_line125_1482_0);
      vector32 lambda_nfcam4defst_line125_1475_0 = mux16_vv(lambda_nfcam4defst_line125_1474_0, lambda_nfcam4defst_line125_1453_0, lambda_nfcam4defst_line125_1162_0);
      vector32 lambda_nfcam4defst_line125_1478_0 = lt16_vv(lambda_nfcam4defst_line125_1475_0, lambda_nfcam4defst_line125_1462_0);
      vector32 lambda_nfcam4defst_line125_1477_0 = sub16_vv(lambda_nfcam4defst_line125_1462_0, lambda_nfcam4defst_line125_1475_0);
      vector32 lambda_nfcam4defst_line125_1479_0 = mux16_vv(lambda_nfcam4defst_line125_1478_0, ct8_37_0, lambda_nfcam4defst_line125_1477_0);
      vector32 lambda_nfcam4defst_line125_1476_0 = lt16_vv(lambda_nfcam4defst_line125_1475_0, lambda_nfcam4defst_line125_1460_0);
      vector32 lambda_nfcam4defst_line125_1480_0 = mux16_vv(lambda_nfcam4defst_line125_1476_0, lambda_nfcam4defst_line125_1479_0, lambda_nfcam4defst_line125_1475_0);
      vector32 lambda_onfcam4dent_line215_18_0 = lshift16_vv(lambda_nfcam4defst_line125_1480_0, lambda_onfcam4dpct_line120_311_0);
      vector32 lambda_onfcam4dent_line215_20_pack_2 = lambda_onfcam4dent_line215_18_0;
      vector32 lambda_onfcam4dent_line215_20_pack_4 = lambda_nfcam4defst_line125_1487_0;
      vector32 lambda_nfcam4defst_line125_1492_0 = lt16_vv(lambda_nfcam4defst_line125_1489_0, lambda_nfcam4defst_line125_1462_0);
      vector32 lambda_nfcam4defst_line125_1493_0 = mux16_vv(lambda_nfcam4defst_line125_1492_0, ct8_37_0, lambda_nfcam4defst_line125_1491_0);
      vector32 lambda_nfcam4defst_line125_1494_0 = mux16_vv(lambda_nfcam4defst_line125_1490_0, lambda_nfcam4defst_line125_1493_0, lambda_nfcam4defst_line125_1489_0);
      vector32 lambda_onfcam4dent_line215_19_0 = lshift16_vv(lambda_nfcam4defst_line125_1494_0, lambda_onfcam4dpct_line120_311_0);
      vector32 lambda_onfcam4dent_line215_20_pack_3 = lambda_onfcam4dent_line215_19_0;
      vector32 lambda_nfcam4defst_line125_1211_0 = mux16_vv(lambda_nfcam4defst_line125_1210_0, ct8_37_0, lambda_nfcam4defst_line125_1209_0);
      vector32 lambda_onfcam4dent_line190_564_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_563_0, lambda_onfcam4dent_line190_498_0);
      vector32 lambda_onfcam4dent_line190_565_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_563_0, lambda_onfcam4dent_line190_564_0);
      vector32 lambda_onfcam4dent_line229_176_0 = sub16_vv(lambda_onfcam4dent_line190_565_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_nfcam4defst_line125_1176_0 = lambda_onfcam4dent_line229_176_0;
      vector32 lambda_nfcam4defst_line125_1231_0 = gt16_vv(lambda_nfcam4defst_line125_1176_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_nfcam4defst_line125_1230_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1176_0);
      vector32 lambda_nfcam4defst_line125_1357_0 = gt16_vv(lambda_nfcam4defst_line125_1176_0, lambda_nfcam4defst_line125_1187_0);
      vector32 lambda_nfcam4defst_line125_1449_0 = gt16_vv(lambda_nfcam4defst_line125_1176_0, lambda_nfcam4defst_line125_1443_0);
      vector32 lambda_nfcam4defst_line125_1467_0 = gt16_vv(lambda_nfcam4defst_line125_1176_0, lambda_nfcam4defst_line125_1441_0);
      vector32 lambda_nfcam4defst_line125_1232_0 = mux16_vv(lambda_nfcam4defst_line125_1231_0, ct8_37_0, lambda_nfcam4defst_line125_1230_0);
      vector32 denDiff_50_0 = and16_vv(vert_8_0, denDiff_49_0);
      vector32 lambda_nfcam4defst_line125_1408_0 = lt16_vv(lambda_nfcam4defst_line125_1407_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1245_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1180_0);
      vector32 lambda_nfcam4defst_line125_1247_0 = mux16_vv(lambda_nfcam4defst_line125_1246_0, ct8_37_0, lambda_nfcam4defst_line125_1245_0);
      vector32 lambda_nfcam4defst_line125_1393_0 = mux16_vv(lambda_nfcam4defst_line125_1392_0, lambda_nfcam4defst_line125_1247_0, lambda_nfcam4defst_line125_1180_0);
      vector32 lambda_nfcam4defst_line125_1395_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1393_0);
      vector32 lambda_nfcam4defst_line125_1396_0 = lt16_vv(lambda_nfcam4defst_line125_1393_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_nfcam4defst_line125_1394_0 = lt16_vv(lambda_nfcam4defst_line125_1393_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1397_0 = mux16_vv(lambda_nfcam4defst_line125_1396_0, ct8_37_0, lambda_nfcam4defst_line125_1395_0);
      vector32 lambda_onfcam4dent_line190_522_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_453_0, lambda_onfcam4dent_line190_521_0);
      vector32 lambda_onfcam4dent_line190_523_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_480_0, lambda_onfcam4dent_line190_522_0);
      vector32 lambda_onfcam4dent_line229_164_0 = sub16_vv(lambda_onfcam4dent_line190_523_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_nfcam4defst_line125_1164_0 = lambda_onfcam4dent_line229_164_0;
      vector32 lambda_nfcam4defst_line125_1194_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1164_0);
      vector32 lambda_nfcam4defst_line125_1273_0 = gt16_vv(lambda_nfcam4defst_line125_1164_0, lambda_nfcam4defst_line125_1187_0);
      vector32 lambda_nfcam4defst_line125_1195_0 = gt16_vv(lambda_nfcam4defst_line125_1164_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_nfcam4defst_line125_1196_0 = mux16_vv(lambda_nfcam4defst_line125_1195_0, ct8_37_0, lambda_nfcam4defst_line125_1194_0);
      vector32 lambda_nfcam4defst_line125_1274_0 = mux16_vv(lambda_nfcam4defst_line125_1273_0, lambda_nfcam4defst_line125_1196_0, lambda_nfcam4defst_line125_1164_0);
      vector32 lambda_nfcam4defst_line125_1276_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1274_0);
      vector32 lambda_nfcam4defst_line125_1277_0 = lt16_vv(lambda_nfcam4defst_line125_1274_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_nfcam4defst_line125_1278_0 = mux16_vv(lambda_nfcam4defst_line125_1277_0, ct8_37_0, lambda_nfcam4defst_line125_1276_0);
      vector32 lambda_nfcam4defst_line125_1275_0 = lt16_vv(lambda_nfcam4defst_line125_1274_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1279_0 = mux16_vv(lambda_nfcam4defst_line125_1275_0, lambda_nfcam4defst_line125_1278_0, lambda_nfcam4defst_line125_1274_0);
      vector32 lambda_onfcam4dent_line229_188_0 = mult16_vv(lambda_onfcam4dent_line229_4_0, lambda_nfcam4defst_line125_1279_0);
      vector32 lambda_onfcam4dent_line229_212_pack_1 = lambda_onfcam4dent_line229_188_0;
      vector32 lambda_nfcam4defst_line125_1410_0 = lt16_vv(lambda_nfcam4defst_line125_1407_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_nfcam4defst_line125_1411_0 = mux16_vv(lambda_nfcam4defst_line125_1410_0, ct8_37_0, lambda_nfcam4defst_line125_1409_0);
      vector32 lambda_nfcam4defst_line125_1412_0 = mux16_vv(lambda_nfcam4defst_line125_1408_0, lambda_nfcam4defst_line125_1411_0, lambda_nfcam4defst_line125_1407_0);
      vector32 lambda_onfcam4dent_line229_207_0 = mult16_vv(lambda_onfcam4dent_line229_0, lambda_nfcam4defst_line125_1412_0);
      vector32 lambda_onfcam4dent_line229_212_pack_22 = lambda_onfcam4dent_line229_207_0;
      vector32 lambda_nfcam4defst_line125_1421_0 = mux16_vv(lambda_nfcam4defst_line125_1420_0, lambda_nfcam4defst_line125_1259_0, lambda_nfcam4defst_line125_1184_0);
      vector32 lambda_nfcam4defst_line125_1423_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1421_0);
      vector32 lambda_nfcam4defst_line125_1422_0 = lt16_vv(lambda_nfcam4defst_line125_1421_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1424_0 = lt16_vv(lambda_nfcam4defst_line125_1421_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_nfcam4defst_line125_1413_0 = gt16_vv(lambda_nfcam4defst_line125_1183_0, lambda_nfcam4defst_line125_1187_0);
      vector32 lambda_nfcam4defst_line125_1350_0 = gt16_vv(lambda_nfcam4defst_line125_1175_0, lambda_nfcam4defst_line125_1187_0);
      vector32 lambda_nfcam4defst_line125_1351_0 = mux16_vv(lambda_nfcam4defst_line125_1350_0, lambda_nfcam4defst_line125_1229_0, lambda_nfcam4defst_line125_1175_0);
      vector32 lambda_nfcam4defst_line125_1353_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1351_0);
      vector32 lambda_nfcam4defst_line125_1354_0 = lt16_vv(lambda_nfcam4defst_line125_1351_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_nfcam4defst_line125_1355_0 = mux16_vv(lambda_nfcam4defst_line125_1354_0, ct8_37_0, lambda_nfcam4defst_line125_1353_0);
      vector32 lambda_nfcam4defst_line125_1352_0 = lt16_vv(lambda_nfcam4defst_line125_1351_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1356_0 = mux16_vv(lambda_nfcam4defst_line125_1352_0, lambda_nfcam4defst_line125_1355_0, lambda_nfcam4defst_line125_1351_0);
      vector32 lambda_onfcam4dent_line229_199_0 = mult16_vv(lambda_onfcam4dent_line229_23_0, lambda_nfcam4defst_line125_1356_0);
      vector32 lambda_onfcam4dent_line229_212_pack_16 = lambda_onfcam4dent_line229_199_0;
      vector32 lambda_nfcam4defst_line125_1255_0 = gt16_vv(lambda_nfcam4defst_line125_1183_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_nfcam4defst_line125_1256_0 = mux16_vv(lambda_nfcam4defst_line125_1255_0, ct8_37_0, lambda_nfcam4defst_line125_1254_0);
      vector32 lambda_nfcam4defst_line125_1414_0 = mux16_vv(lambda_nfcam4defst_line125_1413_0, lambda_nfcam4defst_line125_1256_0, lambda_nfcam4defst_line125_1183_0);
      vector32 lambda_nfcam4defst_line125_1416_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1414_0);
      vector32 lambda_nfcam4defst_line125_1417_0 = lt16_vv(lambda_nfcam4defst_line125_1414_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_nfcam4defst_line125_1418_0 = mux16_vv(lambda_nfcam4defst_line125_1417_0, ct8_37_0, lambda_nfcam4defst_line125_1416_0);
      vector32 lambda_nfcam4defst_line125_1415_0 = lt16_vv(lambda_nfcam4defst_line125_1414_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1419_0 = mux16_vv(lambda_nfcam4defst_line125_1415_0, lambda_nfcam4defst_line125_1418_0, lambda_nfcam4defst_line125_1414_0);
      vector32 lambda_onfcam4dent_line229_208_0 = mult16_vv(lambda_onfcam4dent_line229_23_0, lambda_nfcam4defst_line125_1419_0);
      vector32 lambda_onfcam4dent_line229_212_pack_6 = lambda_onfcam4dent_line229_208_0;
      vector32 lambda_nfcam4defst_line125_1358_0 = mux16_vv(lambda_nfcam4defst_line125_1357_0, lambda_nfcam4defst_line125_1232_0, lambda_nfcam4defst_line125_1176_0);
      vector32 lambda_nfcam4defst_line125_1360_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1358_0);
      vector32 lambda_nfcam4defst_line125_1359_0 = lt16_vv(lambda_nfcam4defst_line125_1358_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1361_0 = lt16_vv(lambda_nfcam4defst_line125_1358_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_nfcam4defst_line125_1362_0 = mux16_vv(lambda_nfcam4defst_line125_1361_0, ct8_37_0, lambda_nfcam4defst_line125_1360_0);
      vector32 lambda_nfcam4defst_line125_1363_0 = mux16_vv(lambda_nfcam4defst_line125_1359_0, lambda_nfcam4defst_line125_1362_0, lambda_nfcam4defst_line125_1358_0);
      vector32 lambda_onfcam4dent_line229_200_0 = mult16_vv(lambda_onfcam4dent_line229_0, lambda_nfcam4defst_line125_1363_0);
      vector32 lambda_onfcam4dent_line229_212_pack_2 = lambda_onfcam4dent_line229_200_0;
      vector32 lambda_nfcam4defst_line125_1309_0 = mux16_vv(lambda_nfcam4defst_line125_1308_0, lambda_nfcam4defst_line125_1211_0, lambda_nfcam4defst_line125_1169_0);
      vector32 lambda_nfcam4defst_line125_1311_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1309_0);
      vector32 lambda_nfcam4defst_line125_1312_0 = lt16_vv(lambda_nfcam4defst_line125_1309_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_nfcam4defst_line125_1313_0 = mux16_vv(lambda_nfcam4defst_line125_1312_0, ct8_37_0, lambda_nfcam4defst_line125_1311_0);
      vector32 lambda_nfcam4defst_line125_1310_0 = lt16_vv(lambda_nfcam4defst_line125_1309_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1314_0 = mux16_vv(lambda_nfcam4defst_line125_1310_0, lambda_nfcam4defst_line125_1313_0, lambda_nfcam4defst_line125_1309_0);
      vector32 lambda_onfcam4dent_line229_193_0 = mult16_vv(lambda_onfcam4dent_line229_10_0, lambda_nfcam4defst_line125_1314_0);
      vector32 lambda_onfcam4dent_line229_212_pack_13 = lambda_onfcam4dent_line229_193_0;
      vector32 lambda_nfcam4defst_line125_1304_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1302_0);
      vector32 lambda_nfcam4defst_line125_1306_0 = mux16_vv(lambda_nfcam4defst_line125_1305_0, ct8_37_0, lambda_nfcam4defst_line125_1304_0);
      vector32 lambda_nfcam4defst_line125_1307_0 = mux16_vv(lambda_nfcam4defst_line125_1303_0, lambda_nfcam4defst_line125_1306_0, lambda_nfcam4defst_line125_1302_0);
      vector32 lambda_onfcam4dent_line229_192_0 = mult16_vv(lambda_onfcam4dent_line229_4_0, lambda_nfcam4defst_line125_1307_0);
      vector32 lambda_onfcam4dent_line229_212_pack_5 = lambda_onfcam4dent_line229_192_0;
      vector32 lambda_nfcam4defst_line125_1444_0 = sub16_vv(lambda_nfcam4defst_line125_1443_0, lambda_nfcam4defst_line125_1170_0);
      vector32 lambda_nfcam4defst_line125_1446_0 = mux16_vv(lambda_nfcam4defst_line125_1445_0, ct8_37_0, lambda_nfcam4defst_line125_1444_0);
      vector32 lambda_nfcam4defst_line125_1447_0 = mux16_vv(lambda_nfcam4defst_line125_1442_0, lambda_nfcam4defst_line125_1446_0, lambda_nfcam4defst_line125_1170_0);
      vector32 lambda_nfcam4defst_line125_1463_0 = sub16_vv(lambda_nfcam4defst_line125_1462_0, lambda_nfcam4defst_line125_1447_0);
      vector32 lambda_nfcam4defst_line125_1461_0 = lt16_vv(lambda_nfcam4defst_line125_1447_0, lambda_nfcam4defst_line125_1460_0);
      vector32 lambda_nfcam4defst_line125_1464_0 = lt16_vv(lambda_nfcam4defst_line125_1447_0, lambda_nfcam4defst_line125_1462_0);
      vector32 lambda_nfcam4defst_line125_1465_0 = mux16_vv(lambda_nfcam4defst_line125_1464_0, ct8_37_0, lambda_nfcam4defst_line125_1463_0);
      vector32 lambda_nfcam4defst_line125_1466_0 = mux16_vv(lambda_nfcam4defst_line125_1461_0, lambda_nfcam4defst_line125_1465_0, lambda_nfcam4defst_line125_1447_0);
      vector32 lambda_onfcam4dent_line215_17_0 = lshift16_vv(lambda_nfcam4defst_line125_1466_0, lambda_onfcam4dpct_line120_311_0);
      vector32 lambda_onfcam4dent_line215_20_pack_1 = lambda_onfcam4dent_line215_17_0;
      vector32 lambda_onfcam4dent_line190_500_0 = add16_vv(calcXtk_116_pp_0_1, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_573_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_500_0, lambda_onfcam4dent_line190_572_0);
      vector32 lambda_onfcam4dent_line229_178_0 = sub16_vv(lambda_onfcam4dent_line190_573_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_nfcam4defst_line125_1178_0 = lambda_onfcam4dent_line229_178_0;
      vector32 lambda_nfcam4defst_line125_1236_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1178_0);
      vector32 lambda_nfcam4defst_line125_1237_0 = gt16_vv(lambda_nfcam4defst_line125_1178_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_nfcam4defst_line125_1371_0 = gt16_vv(lambda_nfcam4defst_line125_1178_0, lambda_nfcam4defst_line125_1187_0);
      vector32 lambda_nfcam4defst_line125_1238_0 = mux16_vv(lambda_nfcam4defst_line125_1237_0, ct8_37_0, lambda_nfcam4defst_line125_1236_0);
      vector32 lambda_nfcam4defst_line125_1372_0 = mux16_vv(lambda_nfcam4defst_line125_1371_0, lambda_nfcam4defst_line125_1238_0, lambda_nfcam4defst_line125_1178_0);
      vector32 lambda_nfcam4defst_line125_1375_0 = lt16_vv(lambda_nfcam4defst_line125_1372_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_nfcam4defst_line125_1373_0 = lt16_vv(lambda_nfcam4defst_line125_1372_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1374_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1372_0);
      vector32 lambda_nfcam4defst_line125_1376_0 = mux16_vv(lambda_nfcam4defst_line125_1375_0, ct8_37_0, lambda_nfcam4defst_line125_1374_0);
      vector32 lambda_nfcam4defst_line125_1497_0 = lshift16_vv(lambda_nfcam4defst_line125_1495_0, lambda_onfcam4dpct_line120_311_0);
      vector32 lambda_nfcam4defst_line125_1509_0 = gt16_vv(lambda_nfcam4defst_line125_1166_0, lambda_nfcam4defst_line125_1497_0);
      vector32 lambda_nfcam4defst_line125_1503_0 = gt16_vv(lambda_nfcam4defst_line125_1185_0, lambda_nfcam4defst_line125_1497_0);
      vector32 lambda_nfcam4defst_line125_1502_0 = sub16_vv(lambda_nfcam4defst_line125_1497_0, lambda_nfcam4defst_line125_1185_0);
      vector32 lambda_nfcam4defst_line125_1498_0 = sub16_vv(lambda_nfcam4defst_line125_1497_0, lambda_nfcam4defst_line125_1177_0);
      vector32 lambda_nfcam4defst_line125_1506_0 = gt16_vv(lambda_nfcam4defst_line125_1162_0, lambda_nfcam4defst_line125_1497_0);
      vector32 lambda_nfcam4defst_line125_1505_0 = sub16_vv(lambda_nfcam4defst_line125_1497_0, lambda_nfcam4defst_line125_1162_0);
      vector32 lambda_nfcam4defst_line125_1507_0 = mux16_vv(lambda_nfcam4defst_line125_1506_0, ct8_37_0, lambda_nfcam4defst_line125_1505_0);
      vector32 lambda_nfcam4defst_line125_1529_0 = mux16_vv(lambda_nfcam4defst_line125_1528_0, lambda_nfcam4defst_line125_1507_0, lambda_nfcam4defst_line125_1162_0);
      vector32 lambda_nfcam4defst_line125_1499_0 = gt16_vv(lambda_nfcam4defst_line125_1177_0, lambda_nfcam4defst_line125_1497_0);
      vector32 lambda_nfcam4defst_line125_1500_0 = mux16_vv(lambda_nfcam4defst_line125_1499_0, ct8_37_0, lambda_nfcam4defst_line125_1498_0);
      vector32 lambda_nfcam4defst_line125_1501_0 = mux16_vv(lambda_nfcam4defst_line125_1496_0, lambda_nfcam4defst_line125_1500_0, lambda_nfcam4defst_line125_1177_0);
      vector32 lambda_nfcam4defst_line125_1515_0 = lt16_vv(lambda_nfcam4defst_line125_1501_0, lambda_nfcam4defst_line125_1514_0);
      vector32 lambda_nfcam4defst_line125_1518_0 = lt16_vv(lambda_nfcam4defst_line125_1501_0, lambda_nfcam4defst_line125_1516_0);
      vector32 lambda_nfcam4defst_line125_1517_0 = sub16_vv(lambda_nfcam4defst_line125_1516_0, lambda_nfcam4defst_line125_1501_0);
      vector32 lambda_nfcam4defst_line125_1504_0 = mux16_vv(lambda_nfcam4defst_line125_1503_0, ct8_37_0, lambda_nfcam4defst_line125_1502_0);
      vector32 lambda_nfcam4defst_line125_1530_0 = lt16_vv(lambda_nfcam4defst_line125_1529_0, lambda_nfcam4defst_line125_1514_0);
      vector32 lambda_nfcam4defst_line125_1519_0 = mux16_vv(lambda_nfcam4defst_line125_1518_0, ct8_37_0, lambda_nfcam4defst_line125_1517_0);
      vector32 lambda_nfcam4defst_line125_1520_0 = mux16_vv(lambda_nfcam4defst_line125_1515_0, lambda_nfcam4defst_line125_1519_0, lambda_nfcam4defst_line125_1501_0);
      vector32 lambda_onfcam4dent_line204_17_0 = lshift16_vv(lambda_nfcam4defst_line125_1520_0, lambda_onfcam4dpct_line120_311_0);
      vector32 lambda_onfcam4dent_line204_20_pack_1 = lambda_onfcam4dent_line204_17_0;
      vector32 lambda_nfcam4defst_line125_1532_0 = lt16_vv(lambda_nfcam4defst_line125_1529_0, lambda_nfcam4defst_line125_1516_0);
      vector32 lambda_nfcam4defst_line125_1508_0 = sub16_vv(lambda_nfcam4defst_line125_1497_0, lambda_nfcam4defst_line125_1166_0);
      vector32 lambda_nfcam4defst_line125_1510_0 = mux16_vv(lambda_nfcam4defst_line125_1509_0, ct8_37_0, lambda_nfcam4defst_line125_1508_0);
      vector32 lambda_nfcam4defst_line125_1536_0 = mux16_vv(lambda_nfcam4defst_line125_1535_0, lambda_nfcam4defst_line125_1510_0, lambda_nfcam4defst_line125_1166_0);
      vector32 lambda_nfcam4defst_line125_1538_0 = sub16_vv(lambda_nfcam4defst_line125_1516_0, lambda_nfcam4defst_line125_1536_0);
      vector32 lambda_nfcam4defst_line125_1522_0 = mux16_vv(lambda_nfcam4defst_line125_1521_0, lambda_nfcam4defst_line125_1504_0, lambda_nfcam4defst_line125_1185_0);
      vector32 lambda_nfcam4defst_line125_1523_0 = lt16_vv(lambda_nfcam4defst_line125_1522_0, lambda_nfcam4defst_line125_1514_0);
      vector32 lambda_nfcam4defst_line125_1525_0 = lt16_vv(lambda_nfcam4defst_line125_1522_0, lambda_nfcam4defst_line125_1516_0);
      vector32 lambda_nfcam4defst_line125_1524_0 = sub16_vv(lambda_nfcam4defst_line125_1516_0, lambda_nfcam4defst_line125_1522_0);
      vector32 lambda_nfcam4defst_line125_1526_0 = mux16_vv(lambda_nfcam4defst_line125_1525_0, ct8_37_0, lambda_nfcam4defst_line125_1524_0);
      vector32 lambda_nfcam4defst_line125_1527_0 = mux16_vv(lambda_nfcam4defst_line125_1523_0, lambda_nfcam4defst_line125_1526_0, lambda_nfcam4defst_line125_1522_0);
      vector32 lambda_onfcam4dent_line204_20_pack_0 = lambda_nfcam4defst_line125_1527_0;
      vector32 lambda_nfcam4defst_line125_1512_0 = gt16_vv(lambda_nfcam4defst_line125_1169_0, lambda_nfcam4defst_line125_1497_0);
      vector32 lambda_nfcam4defst_line125_1531_0 = sub16_vv(lambda_nfcam4defst_line125_1516_0, lambda_nfcam4defst_line125_1529_0);
      vector32 lambda_nfcam4defst_line125_1533_0 = mux16_vv(lambda_nfcam4defst_line125_1532_0, ct8_37_0, lambda_nfcam4defst_line125_1531_0);
      vector32 lambda_nfcam4defst_line125_1539_0 = lt16_vv(lambda_nfcam4defst_line125_1536_0, lambda_nfcam4defst_line125_1516_0);
      vector32 lambda_nfcam4defst_line125_1540_0 = mux16_vv(lambda_nfcam4defst_line125_1539_0, ct8_37_0, lambda_nfcam4defst_line125_1538_0);
      vector32 lambda_nfcam4defst_line125_1534_0 = mux16_vv(lambda_nfcam4defst_line125_1530_0, lambda_nfcam4defst_line125_1533_0, lambda_nfcam4defst_line125_1529_0);
      vector32 lambda_onfcam4dent_line204_18_0 = lshift16_vv(lambda_nfcam4defst_line125_1534_0, lambda_onfcam4dpct_line120_311_0);
      vector32 lambda_onfcam4dent_line204_20_pack_2 = lambda_onfcam4dent_line204_18_0;
      vector32 lambda_nfcam4defst_line125_1448_0 = sub16_vv(lambda_nfcam4defst_line125_1443_0, lambda_nfcam4defst_line125_1176_0);
      vector32 lambda_nfcam4defst_line125_1450_0 = mux16_vv(lambda_nfcam4defst_line125_1449_0, ct8_37_0, lambda_nfcam4defst_line125_1448_0);
      vector32 lambda_nfcam4defst_line125_1468_0 = mux16_vv(lambda_nfcam4defst_line125_1467_0, lambda_nfcam4defst_line125_1450_0, lambda_nfcam4defst_line125_1176_0);
      vector32 lambda_nfcam4defst_line125_1471_0 = lt16_vv(lambda_nfcam4defst_line125_1468_0, lambda_nfcam4defst_line125_1462_0);
      vector32 lambda_nfcam4defst_line125_1470_0 = sub16_vv(lambda_nfcam4defst_line125_1462_0, lambda_nfcam4defst_line125_1468_0);
      vector32 lambda_nfcam4defst_line125_1472_0 = mux16_vv(lambda_nfcam4defst_line125_1471_0, ct8_37_0, lambda_nfcam4defst_line125_1470_0);
      vector32 lambda_nfcam4defst_line125_1469_0 = lt16_vv(lambda_nfcam4defst_line125_1468_0, lambda_nfcam4defst_line125_1460_0);
      vector32 lambda_nfcam4defst_line125_1473_0 = mux16_vv(lambda_nfcam4defst_line125_1469_0, lambda_nfcam4defst_line125_1472_0, lambda_nfcam4defst_line125_1468_0);
      vector32 lambda_onfcam4dent_line215_20_pack_0 = lambda_nfcam4defst_line125_1473_0;
      // add lambda_onfcam4dent_line215_20_0 <= (lambda_onfcam4dent_line215_20_pack_4 , lambda_onfcam4dent_line215_20_pack_3 , lambda_onfcam4dent_line215_20_pack_2 , lambda_onfcam4dent_line215_20_pack_1 , lambda_onfcam4dent_line215_20_pack_0)
      vector32 lambda_onfcam4dent_line215_20_0_cotmp_1 = add16_vv(lambda_onfcam4dent_line215_20_pack_4, lambda_onfcam4dent_line215_20_pack_3);
      vector32 lambda_onfcam4dent_line215_20_0_cotmp_2 = add16_vv(lambda_onfcam4dent_line215_20_0_cotmp_1, lambda_onfcam4dent_line215_20_pack_2);
      vector32 lambda_onfcam4dent_line215_20_0_cotmp_3 = add16_vv(lambda_onfcam4dent_line215_20_0_cotmp_2, lambda_onfcam4dent_line215_20_pack_1);
      vector32 lambda_onfcam4dent_line215_20_0_cotmp_4 = add16_vv(lambda_onfcam4dent_line215_20_0_cotmp_3, lambda_onfcam4dent_line215_20_pack_0);
      vector32 lambda_onfcam4dent_line215_20_0 = lambda_onfcam4dent_line215_20_0_cotmp_4;

      vector32 dirDenH_13_0 = add16_vv(lambda_onfcam4dent_line215_20_0, lambda_onfcam4ccmt_line101_4_0);
      vector32 dirDenH_14_0 = rshift16_vv(dirDenH_13_0, lambda_onfcam4ccmt_line101_4_0);
      vector32 dirDenH_15_0 = mux16_vv(vert_8_0, dirDenH_14_0, ct8_37_0);
      vector32 dirDenH_16_0 = dirDenH_15_0;
      vector32 lambda_onfcam4dent_line229_203_0 = mult16_vv(lambda_onfcam4dent_line229_38_0, lambda_nfcam4defst_line125_1384_0);
      vector32 lambda_onfcam4dent_line229_212_pack_12 = lambda_onfcam4dent_line229_203_0;
      vector32 lambda_onfcam4dent_line190_582_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_581_0, lambda_onfcam4dent_line190_505_0);
      vector32 lambda_onfcam4dent_line190_583_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_581_0, lambda_onfcam4dent_line190_582_0);
      vector32 lambda_onfcam4dent_line229_181_0 = sub16_vv(lambda_onfcam4dent_line190_583_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_nfcam4defst_line125_1181_0 = lambda_onfcam4dent_line229_181_0;
      vector32 lambda_nfcam4defst_line125_1248_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1181_0);
      vector32 lambda_nfcam4defst_line125_1399_0 = gt16_vv(lambda_nfcam4defst_line125_1181_0, lambda_nfcam4defst_line125_1187_0);
      vector32 lambda_nfcam4defst_line125_1249_0 = gt16_vv(lambda_nfcam4defst_line125_1181_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_nfcam4defst_line125_1250_0 = mux16_vv(lambda_nfcam4defst_line125_1249_0, ct8_37_0, lambda_nfcam4defst_line125_1248_0);
      vector32 lambda_nfcam4defst_line125_1400_0 = mux16_vv(lambda_nfcam4defst_line125_1399_0, lambda_nfcam4defst_line125_1250_0, lambda_nfcam4defst_line125_1181_0);
      vector32 lambda_nfcam4defst_line125_1401_0 = lt16_vv(lambda_nfcam4defst_line125_1400_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1403_0 = lt16_vv(lambda_nfcam4defst_line125_1400_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_nfcam4defst_line125_1402_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1400_0);
      vector32 lambda_nfcam4defst_line125_1404_0 = mux16_vv(lambda_nfcam4defst_line125_1403_0, ct8_37_0, lambda_nfcam4defst_line125_1402_0);
      vector32 lambda_nfcam4defst_line125_1405_0 = mux16_vv(lambda_nfcam4defst_line125_1401_0, lambda_nfcam4defst_line125_1404_0, lambda_nfcam4defst_line125_1400_0);
      vector32 lambda_onfcam4dent_line229_206_0 = mult16_vv(lambda_onfcam4dent_line229_15_0, lambda_nfcam4defst_line125_1405_0);
      vector32 lambda_onfcam4dent_line229_212_pack_24 = lambda_onfcam4dent_line229_206_0;
      vector32 lambda_nfcam4defst_line125_1377_0 = mux16_vv(lambda_nfcam4defst_line125_1373_0, lambda_nfcam4defst_line125_1376_0, lambda_nfcam4defst_line125_1372_0);
      vector32 lambda_onfcam4dent_line229_202_0 = mult16_vv(lambda_onfcam4dent_line229_4_0, lambda_nfcam4defst_line125_1377_0);
      vector32 lambda_onfcam4dent_line229_212_pack_3 = lambda_onfcam4dent_line229_202_0;
      vector32 lambda_nfcam4defst_line125_1511_0 = sub16_vv(lambda_nfcam4defst_line125_1497_0, lambda_nfcam4defst_line125_1169_0);
      vector32 lambda_nfcam4defst_line125_1513_0 = mux16_vv(lambda_nfcam4defst_line125_1512_0, ct8_37_0, lambda_nfcam4defst_line125_1511_0);
      vector32 lambda_nfcam4defst_line125_1543_0 = mux16_vv(lambda_nfcam4defst_line125_1542_0, lambda_nfcam4defst_line125_1513_0, lambda_nfcam4defst_line125_1169_0);
      vector32 lambda_nfcam4defst_line125_1544_0 = lt16_vv(lambda_nfcam4defst_line125_1543_0, lambda_nfcam4defst_line125_1514_0);
      vector32 lambda_nfcam4defst_line125_1545_0 = sub16_vv(lambda_nfcam4defst_line125_1516_0, lambda_nfcam4defst_line125_1543_0);
      vector32 lambda_nfcam4defst_line125_1546_0 = lt16_vv(lambda_nfcam4defst_line125_1543_0, lambda_nfcam4defst_line125_1516_0);
      vector32 lambda_nfcam4defst_line125_1547_0 = mux16_vv(lambda_nfcam4defst_line125_1546_0, ct8_37_0, lambda_nfcam4defst_line125_1545_0);
      vector32 lambda_nfcam4defst_line125_1548_0 = mux16_vv(lambda_nfcam4defst_line125_1544_0, lambda_nfcam4defst_line125_1547_0, lambda_nfcam4defst_line125_1543_0);
      vector32 lambda_onfcam4dent_line204_19_0 = lshift16_vv(lambda_nfcam4defst_line125_1548_0, lambda_onfcam4dpct_line120_311_0);
      vector32 lambda_onfcam4dent_line204_20_pack_3 = lambda_onfcam4dent_line204_19_0;
      vector32 lambda_nfcam4defst_line125_1332_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1330_0);
      vector32 lambda_nfcam4defst_line125_1334_0 = mux16_vv(lambda_nfcam4defst_line125_1333_0, ct8_37_0, lambda_nfcam4defst_line125_1332_0);
      vector32 lambda_nfcam4defst_line125_1335_0 = mux16_vv(lambda_nfcam4defst_line125_1331_0, lambda_nfcam4defst_line125_1334_0, lambda_nfcam4defst_line125_1330_0);
      vector32 lambda_onfcam4dent_line229_196_0 = mult16_vv(lambda_onfcam4dent_line229_23_0, lambda_nfcam4defst_line125_1335_0);
      vector32 lambda_onfcam4dent_line229_212_pack_18 = lambda_onfcam4dent_line229_196_0;
      vector32 lambda_nfcam4defst_line125_1398_0 = mux16_vv(lambda_nfcam4defst_line125_1394_0, lambda_nfcam4defst_line125_1397_0, lambda_nfcam4defst_line125_1393_0);
      vector32 lambda_onfcam4dent_line229_205_0 = mult16_vv(lambda_onfcam4dent_line229_10_0, lambda_nfcam4defst_line125_1398_0);
      vector32 lambda_onfcam4dent_line229_212_pack_17 = lambda_onfcam4dent_line229_205_0;
      vector32 lambda_nfcam4defst_line125_1425_0 = mux16_vv(lambda_nfcam4defst_line125_1424_0, ct8_37_0, lambda_nfcam4defst_line125_1423_0);
      vector32 lambda_nfcam4defst_line125_1426_0 = mux16_vv(lambda_nfcam4defst_line125_1422_0, lambda_nfcam4defst_line125_1425_0, lambda_nfcam4defst_line125_1421_0);
      vector32 lambda_onfcam4dent_line229_209_0 = mult16_vv(lambda_onfcam4dent_line229_4_0, lambda_nfcam4defst_line125_1426_0);
      vector32 lambda_onfcam4dent_line229_212_pack_19 = lambda_onfcam4dent_line229_209_0;
      // add lambda_onfcam4dent_line229_212_0 <= (lambda_onfcam4dent_line229_212_pack_24 , lambda_onfcam4dent_line229_212_pack_23 , lambda_onfcam4dent_line229_212_pack_22 , lambda_onfcam4dent_line229_212_pack_21 , lambda_onfcam4dent_line229_212_pack_20 , lambda_onfcam4dent_line229_212_pack_19 , lambda_onfcam4dent_line229_212_pack_18 , lambda_onfcam4dent_line229_212_pack_17 , lambda_onfcam4dent_line229_212_pack_16 , lambda_onfcam4dent_line229_212_pack_15 , lambda_onfcam4dent_line229_212_pack_14 , lambda_onfcam4dent_line229_212_pack_13 , lambda_onfcam4dent_line229_212_pack_12 , lambda_onfcam4dent_line229_212_pack_11 , lambda_onfcam4dent_line229_212_pack_10 , lambda_onfcam4dent_line229_212_pack_9 , lambda_onfcam4dent_line229_212_pack_8 , lambda_onfcam4dent_line229_212_pack_7 , lambda_onfcam4dent_line229_212_pack_6 , lambda_onfcam4dent_line229_212_pack_5 , lambda_onfcam4dent_line229_212_pack_4 , lambda_onfcam4dent_line229_212_pack_3 , lambda_onfcam4dent_line229_212_pack_2 , lambda_onfcam4dent_line229_212_pack_1 , lambda_onfcam4dent_line229_212_pack_0)
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_1 = add16_vv(lambda_onfcam4dent_line229_212_pack_24, lambda_onfcam4dent_line229_212_pack_23);
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_2 = add16_vv(lambda_onfcam4dent_line229_212_0_cotmp_1, lambda_onfcam4dent_line229_212_pack_22);
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_3 = add16_vv(lambda_onfcam4dent_line229_212_0_cotmp_2, lambda_onfcam4dent_line229_212_pack_21);
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_4 = add16_vv(lambda_onfcam4dent_line229_212_0_cotmp_3, lambda_onfcam4dent_line229_212_pack_20);
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_5 = add16_vv(lambda_onfcam4dent_line229_212_0_cotmp_4, lambda_onfcam4dent_line229_212_pack_19);
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_6 = add16_vv(lambda_onfcam4dent_line229_212_0_cotmp_5, lambda_onfcam4dent_line229_212_pack_18);
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_7 = add16_vv(lambda_onfcam4dent_line229_212_0_cotmp_6, lambda_onfcam4dent_line229_212_pack_17);
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_8 = add16_vv(lambda_onfcam4dent_line229_212_0_cotmp_7, lambda_onfcam4dent_line229_212_pack_16);
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_9 = add16_vv(lambda_onfcam4dent_line229_212_0_cotmp_8, lambda_onfcam4dent_line229_212_pack_15);
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_10 = add16_vv(lambda_onfcam4dent_line229_212_0_cotmp_9, lambda_onfcam4dent_line229_212_pack_14);
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_11 = add16_vv(lambda_onfcam4dent_line229_212_0_cotmp_10, lambda_onfcam4dent_line229_212_pack_13);
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_12 = add16_vv(lambda_onfcam4dent_line229_212_0_cotmp_11, lambda_onfcam4dent_line229_212_pack_12);
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_13 = add16_vv(lambda_onfcam4dent_line229_212_0_cotmp_12, lambda_onfcam4dent_line229_212_pack_11);
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_14 = add16_vv(lambda_onfcam4dent_line229_212_0_cotmp_13, lambda_onfcam4dent_line229_212_pack_10);
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_15 = add16_vv(lambda_onfcam4dent_line229_212_0_cotmp_14, lambda_onfcam4dent_line229_212_pack_9);
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_16 = add16_vv(lambda_onfcam4dent_line229_212_0_cotmp_15, lambda_onfcam4dent_line229_212_pack_8);
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_17 = add16_vv(lambda_onfcam4dent_line229_212_0_cotmp_16, lambda_onfcam4dent_line229_212_pack_7);
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_18 = add16_vv(lambda_onfcam4dent_line229_212_0_cotmp_17, lambda_onfcam4dent_line229_212_pack_6);
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_19 = add16_vv(lambda_onfcam4dent_line229_212_0_cotmp_18, lambda_onfcam4dent_line229_212_pack_5);
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_20 = add16_vv(lambda_onfcam4dent_line229_212_0_cotmp_19, lambda_onfcam4dent_line229_212_pack_4);
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_21 = add16_vv(lambda_onfcam4dent_line229_212_0_cotmp_20, lambda_onfcam4dent_line229_212_pack_3);
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_22 = add16_vv(lambda_onfcam4dent_line229_212_0_cotmp_21, lambda_onfcam4dent_line229_212_pack_2);
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_23 = add16_vv(lambda_onfcam4dent_line229_212_0_cotmp_22, lambda_onfcam4dent_line229_212_pack_1);
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_24 = add16_vv(lambda_onfcam4dent_line229_212_0_cotmp_23, lambda_onfcam4dent_line229_212_pack_0);
      vector32 lambda_onfcam4dent_line229_212_0 = lambda_onfcam4dent_line229_212_0_cotmp_24;

      vector32 denDiff_53_0 = add16_vv(lambda_onfcam4dent_line229_212_0, denDiff_5_0);
      vector32 denDiff_54_0 = rshift16_vv(denDiff_53_0, denDiff_7_0);
      vector32 denDiff_55_0 = denDiff_54_0;
      vector32 denDiff_56_0 = add16_vv(denDiff_55_0, denDiff_55_0);
      vector32 denDiff_57_0 = add16_vv(denDiff_55_0, dirDenH_16_0);
      vector32 denDiff_58_0 = mux16_vv(denDiff_50_0, denDiff_57_0, denDiff_56_0);
      vector32 lambda_nfcam4defst_line125_1537_0 = lt16_vv(lambda_nfcam4defst_line125_1536_0, lambda_nfcam4defst_line125_1514_0);
      vector32 lambda_nfcam4defst_line125_1541_0 = mux16_vv(lambda_nfcam4defst_line125_1537_0, lambda_nfcam4defst_line125_1540_0, lambda_nfcam4defst_line125_1536_0);
      vector32 lambda_onfcam4dent_line204_20_pack_4 = lambda_nfcam4defst_line125_1541_0;
      // add lambda_onfcam4dent_line204_20_0 <= (lambda_onfcam4dent_line204_20_pack_4 , lambda_onfcam4dent_line204_20_pack_3 , lambda_onfcam4dent_line204_20_pack_2 , lambda_onfcam4dent_line204_20_pack_1 , lambda_onfcam4dent_line204_20_pack_0)
      vector32 lambda_onfcam4dent_line204_20_0_cotmp_1 = add16_vv(lambda_onfcam4dent_line204_20_pack_4, lambda_onfcam4dent_line204_20_pack_3);
      vector32 lambda_onfcam4dent_line204_20_0_cotmp_2 = add16_vv(lambda_onfcam4dent_line204_20_0_cotmp_1, lambda_onfcam4dent_line204_20_pack_2);
      vector32 lambda_onfcam4dent_line204_20_0_cotmp_3 = add16_vv(lambda_onfcam4dent_line204_20_0_cotmp_2, lambda_onfcam4dent_line204_20_pack_1);
      vector32 lambda_onfcam4dent_line204_20_0_cotmp_4 = add16_vv(lambda_onfcam4dent_line204_20_0_cotmp_3, lambda_onfcam4dent_line204_20_pack_0);
      vector32 lambda_onfcam4dent_line204_20_0 = lambda_onfcam4dent_line204_20_0_cotmp_4;

      vector32 dirDenV_13_0 = add16_vv(lambda_onfcam4dent_line204_20_0, lambda_onfcam4ccmt_line101_4_0);
      vector32 dirDenV_14_0 = rshift16_vv(dirDenV_13_0, lambda_onfcam4ccmt_line101_4_0);
      vector32 dirDenV_15_0 = mux16_vv(vert_8_0, dirDenV_14_0, ct8_37_0);
      vector32 dirDenV_16_0 = dirDenV_15_0;
      vector32 denDiff_59_0 = add16_vv(denDiff_55_0, dirDenV_16_0);
      vector32 denDiff_60_0 = mux16_vv(denDiff_52_0, denDiff_59_0, denDiff_58_0);
      vector32 lambda_onfcam4dent_line253_24_0 = denDiff_60_0;
      vector32 lambda_onfcam4dent_line253_25_0 = rshift16_vv(lambda_onfcam4dent_line253_24_0, lambda_onfcam4dpct_line120_311_0);
      vector32 lambda_onfcam4dent_line253_26_0 = add16_vv(lambda_onfcam4dent_line253_23_0, lambda_onfcam4dent_line253_25_0);
      vector32 lambda_onfcam4dent_line253_27_pack_0 = lambda_onfcam4dent_line253_26_0;
      // max lambda_onfcam4dent_line253_27_0 <= (lambda_onfcam4dent_line253_27_pack_1 , lambda_onfcam4dent_line253_27_pack_0)
      vector32 lambda_onfcam4dent_line253_27_0_cotmp_1 = max16_vv(lambda_onfcam4dent_line253_27_pack_1, lambda_onfcam4dent_line253_27_pack_0);
      vector32 lambda_onfcam4dent_line253_27_0 = lambda_onfcam4dent_line253_27_0_cotmp_1;

      vector32 lambda_onfcam4dent_line253_28_pack_0 = lambda_onfcam4dent_line253_27_0;
      // min lambda_onfcam4dent_line253_28_0 <= (lambda_onfcam4dent_line253_28_pack_1 , lambda_onfcam4dent_line253_28_pack_0)
      vector32 lambda_onfcam4dent_line253_28_0_cotmp_1 = min16_vv(lambda_onfcam4dent_line253_28_pack_1, lambda_onfcam4dent_line253_28_pack_0);
      vector32 lambda_onfcam4dent_line253_28_0 = lambda_onfcam4dent_line253_28_0_cotmp_1;

      vector32 den_130_0 = lambda_onfcam4dent_line253_28_0;
      vector32 calcWbg_41_0 = den_130_0;
      vector32 calcWbg_42_0 = mult16_vv(calcWbg_41_0, calcWbg_40_0);
      vector32 calcWbg_43_0 = rshift16_vv(calcWbg_42_0, calcBlc_157_0);
      vector32 calcWbg_44_pack_0 = calcWbg_43_0;
      // max calcWbg_44_0 <= (calcWbg_44_pack_1 , calcWbg_44_pack_0)
      vector32 calcWbg_44_0_cotmp_1 = max16_vv(calcWbg_44_pack_1, calcWbg_44_pack_0);
      vector32 calcWbg_44_0 = calcWbg_44_0_cotmp_1;

      vector32 calcWbg_45_pack_0 = calcWbg_44_0;
      // min calcWbg_45_0 <= (calcWbg_45_pack_1 , calcWbg_45_pack_0)
      vector32 calcWbg_45_0_cotmp_1 = min16_vv(calcWbg_45_pack_1, calcWbg_45_pack_0);
      vector32 calcWbg_45_0 = calcWbg_45_0_cotmp_1;

      vector32 calcWbg_46_0 = calcWbg_45_0;
      out_ptr[y*IN_WIDTH*OUT_CHANNELS + x*OUT_CHANNELS + 0] = calcWbg_46_0;
    }
    for(int x = IN_WIDTH - 2; x < IN_WIDTH; x++){
      // on X boundry
      // shift the stencil window, and load the new input pixel
      calcXtk_116_pp_0_4 = calcXtk_116_pp_1_4;
      calcXtk_116_pp_0_3 = calcXtk_116_pp_1_3;
      calcXtk_116_pp_0_2 = calcXtk_116_pp_1_2;
      calcXtk_116_pp_0_1 = calcXtk_116_pp_1_1;
      calcXtk_116_pp_0_0 = calcXtk_116_pp_1_0;
      calcXtk_116_pp_1_4 = calcXtk_116_pp_2_4;
      calcXtk_116_pp_1_3 = calcXtk_116_pp_2_3;
      calcXtk_116_pp_1_2 = calcXtk_116_pp_2_2;
      calcXtk_116_pp_1_1 = calcXtk_116_pp_2_1;
      calcXtk_116_pp_1_0 = calcXtk_116_pp_2_0;
      calcXtk_116_pp_2_4 = calcXtk_116_pp_3_4;
      calcXtk_116_pp_2_3 = calcXtk_116_pp_3_3;
      calcXtk_116_pp_2_2 = calcXtk_116_pp_3_2;
      calcXtk_116_pp_2_1 = calcXtk_116_pp_3_1;
      calcXtk_116_pp_2_0 = calcXtk_116_pp_3_0;
      calcXtk_116_pp_3_4 = calcXtk_116_pp_4_4;
      calcXtk_116_pp_3_3 = calcXtk_116_pp_4_3;
      calcXtk_116_pp_3_2 = calcXtk_116_pp_4_2;
      calcXtk_116_pp_3_1 = calcXtk_116_pp_4_1;
      calcXtk_116_pp_3_0 = calcXtk_116_pp_4_0;
      
      // load the update stencil
      calcXtk_116_pp_4_4 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (x + 2 - IN_WIDTH)*IN_CHANNELS + 0];
      calcXtk_116_pp_4_4 = getr16_vv(calcXtk_116_pp_4_4);
      calcXtk_116_pp_4_3 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (x + 2 - IN_WIDTH)*IN_CHANNELS + 0];
      calcXtk_116_pp_4_3 = getr16_vv(calcXtk_116_pp_4_3);
      calcXtk_116_pp_4_2 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (x + 2 - IN_WIDTH)*IN_CHANNELS + 0];
      calcXtk_116_pp_4_2 = getr16_vv(calcXtk_116_pp_4_2);
      calcXtk_116_pp_4_1 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (x + 2 - IN_WIDTH)*IN_CHANNELS + 0];
      calcXtk_116_pp_4_1 = getr16_vv(calcXtk_116_pp_4_1);
      calcXtk_116_pp_4_0 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (x + 2 - IN_WIDTH)*IN_CHANNELS + 0];
      calcXtk_116_pp_4_0 = getr16_vv(calcXtk_116_pp_4_0);
      
      // Start operation
      vector32 centroid_pos_0 = mv16_sv(x);
      vector32 centroid_pos_1 = mv16_sv(y);
      vector32 den_51_0 = tap_den_dFLow_0;
      vector32 calcBlc_155_0 = c_10_0;
      vector32 den_19_0 = c_512_0;
      vector32 mR_18_pack_3 = calcXtk_116_pp_0_2;
      vector32 mR_18_pack_7 = calcXtk_116_pp_2_0;
      vector32 mR_18_pack_5 = calcXtk_116_pp_4_2;
      vector32 lambda_onfcam4dpct_line120_309_0 = c_1_0;
      vector32 mR_18_pack_4 = calcXtk_116_pp_2_2;
      vector32 lambda_onfcam4ccmt_line101_4_0 = c_2_0;
      vector32 srp_6_0 = c_3_0;
      vector32 lambda_nfcam4defst_line49_19_0 = c_34_0;
      vector32 ct8_43_0 = c_n6_0;
      vector32 mG_47_pack_16 = calcXtk_116_pp_4_0;
      vector32 dirThr_2_0 = tap_den_dirShift_0;
      vector32 mB_85_pack_3 = calcXtk_116_pp_3_1;
      vector32 den_30_0 = tap_den_offsetX_0;
      vector32 ct8_37_0 = c_0_0;
      vector32 lambda_nfcam4defst_line125_1441_pack_0 = ct8_37_0;
      vector32 den_16_0 = sub16_vv(tap_den_highThr_0, tap_den_lowThr_0);
      vector32 mB_85_pack_2 = calcXtk_116_pp_1_1;
      vector32 mR_18_pack_2 = calcXtk_116_pp_4_4;
      vector32 mG_51_pack_9 = calcXtk_116_pp_4_1;
      vector32 vert_7_0 = tap_den_dirDen_0;
      vector32 mB_85_pack_0 = calcXtk_116_pp_1_3;
      vector32 den_27_0 = tap_den_crdShift_0;
      vector32 mG_51_pack_11 = calcXtk_116_pp_3_0;
      vector32 mB_85_pack_4 = lambda_onfcam4ccmt_line101_4_0;
      vector32 mB_85_pack_1 = calcXtk_116_pp_3_3;
      vector32 lambda_onfcam4dent_line229_9_0 = c_24_0;
      vector32 ct8_38_0 = c_1_0;
      vector32 vert_8_0 = eq16_vv(vert_7_0, ct8_38_0);
      vector32 lambda_onfcam4dpct_line120_311_0 = c_1_0;
      vector32 mB_80_0 = calcXtk_116_pp_2_2;
      vector32 mR_18_pack_1 = calcXtk_116_pp_2_4;
      vector32 den_41_0 = tap_den_radOffset_0;
      vector32 den_47_0 = sub16_vv(den_41_0, ct8_38_0);
      vector32 denDiff_4_0 = c_32_0;
      vector32 calcXtk_143_0 = c_36_0;
      vector32 mR_18_pack_0 = calcXtk_116_pp_0_4;
      vector32 mG_51_pack_10 = calcXtk_116_pp_1_0;
      vector32 mB_81_0 = lshift16_vv(mB_80_0, lambda_onfcam4dpct_line120_309_0);
      vector32 lambda_nfcam4defst_line56_23_0 = c_0x1_0;
      vector32 den_48_0 = lshift16_vv(ct8_38_0, den_47_0);
      vector32 calcXtk_142_0 = inv16_vv(lambda_onfcam4ccmt_line101_4_0);
      vector32 ct8_40_0 = c_n6_0;
      vector32 mB_89_0 = calcXtk_116_pp_4_0;
      vector32 ct8_48_0 = c_6_0;
      vector32 ct8_46_0 = c_255_0;
      vector32 ct8_47_0 = sub16_vv(ct8_46_0, centroid_pos_1);
      vector32 den_0 = tap_den_lowThr_0;
      vector32 mG_47_pack_8 = mB_81_0;
      vector32 mG_51_pack_1 = calcXtk_116_pp_3_4;
      vector32 mG_47_pack_10 = calcXtk_116_pp_1_1;
      vector32 den_39_0 = tap_den_radShift_0;
      vector32 lambda_onfcam4dpct_line120_305_0 = c_1_0;
      vector32 ct8_45_0 = c_8_0;
      vector32 mG_51_pack_12 = ct8_45_0;
      vector32 mG_47_pack_17 = ct8_45_0;
      vector32 lambda_nfcam4defst_line56_19_0 = c_0x0_0;
      vector32 mG_47_pack_15 = calcXtk_116_pp_2_0;
      vector32 den_125_pack_1 = tap_den_radMin_0;
      vector32 calcWbg_12_0 = tap_wbg_grainAll_0;
      vector32 calcBlc_157_0 = c_9_0;
      vector32 mG_51_pack_4 = calcXtk_116_pp_4_3;
      vector32 mB_113_pack_5 = calcXtk_116_pp_4_1;
      vector32 mG_47_pack_9 = calcXtk_116_pp_4_2;
      vector32 lambda_nfcam4defst_line49_15_0 = mux16_vv(lambda_nfcam4defst_line56_19_0, ct8_37_0, lambda_onfcam4ccmt_line101_4_0);
      vector32 ct8_49_0 = add16_vv(ct8_47_0, ct8_48_0);
      vector32 ct8_50_0 = add16_vv(ct8_49_0, ct8_40_0);
      vector32 mB_113_pack_0 = calcXtk_116_pp_0_3;
      vector32 lambda_onfcam4dpct_line120_306_0 = c_1_0;
      vector32 mG_51_pack_0 = calcXtk_116_pp_1_4;
      vector32 mB_113_pack_2 = calcXtk_116_pp_4_3;
      vector32 mG_51_pack_2 = calcXtk_116_pp_0_3;
      vector32 mG_47_pack_7 = calcXtk_116_pp_0_2;
      vector32 lambda_onfcam4dpct_line120_308_0 = c_1_0;
      vector32 mB_90_0 = add16_vv(calcXtk_116_pp_0_4, calcXtk_116_pp_4_4);
      vector32 mB_91_0 = add16_vv(mB_90_0, calcXtk_116_pp_0_0);
      vector32 srp_7_0 = c_4_0;
      vector32 mB_113_pack_6 = srp_7_0;
      vector32 mB_105_pack_1 = calcXtk_116_pp_3_4;
      vector32 mG_51_pack_7 = calcXtk_116_pp_0_1;
      vector32 lambda_nfcam4defst_line125_1495_pack_0 = ct8_37_0;
      vector32 mG_47_pack_14 = calcXtk_116_pp_0_0;
      vector32 mB_97_pack_1 = calcXtk_116_pp_2_4;
      vector32 mB_97_pack_3 = calcXtk_116_pp_0_2;
      vector32 mB_113_pack_3 = calcXtk_116_pp_0_1;
      vector32 mB_111_0 = calcXtk_116_pp_2_1;
      vector32 denDiff_0 = c_6_0;
      vector32 den_52_0 = sub16_vv(tap_den_dFHigh_0, tap_den_dFLow_0);
      vector32 den_53_0 = den_52_0;
      vector32 mB_105_pack_0 = calcXtk_116_pp_1_4;
      vector32 mG_47_pack_12 = calcXtk_116_pp_3_1;
      vector32 den_17_0 = den_16_0;
      vector32 den_42_0 = lshift16_vv(ct8_38_0, den_41_0);
      vector32 srp_8_0 = c_2_0;
      vector32 den_85_0 = lshift16_vv(mB_80_0, srp_8_0);
      vector32 mB_97_pack_2 = calcXtk_116_pp_4_4;
      vector32 den_126_pack_1 = tap_den_radMax_0;
      vector32 mB_97_pack_0 = calcXtk_116_pp_0_4;
      vector32 mB_105_pack_4 = calcXtk_116_pp_1_0;
      vector32 mB_97_pack_4 = calcXtk_116_pp_2_2;
      vector32 mG_47_pack_3 = calcXtk_116_pp_1_3;
      vector32 mB_105_pack_6 = srp_7_0;
      vector32 mB_92_0 = add16_vv(mB_91_0, calcXtk_116_pp_4_0);
      vector32 mB_93_0 = mB_92_0;
      vector32 lambda_onfcam4dpct_line120_307_0 = c_1_0;
      vector32 mG_47_pack_1 = calcXtk_116_pp_2_4;
      vector32 den_90_0 = add16_vv(calcXtk_116_pp_1_2, calcXtk_116_pp_3_2);
      vector32 den_91_0 = add16_vv(den_90_0, calcXtk_116_pp_2_3);
      vector32 mB_83_0 = calcXtk_116_pp_1_1;
      vector32 mG_41_0 = add16_vv(mB_83_0, ct8_38_0);
      vector32 denDiff_13_0 = tap_den_dirMtrThr_0;
      vector32 denDiff_14_0 = inv16_vv(denDiff_13_0);
      vector32 calcWbg_4_0 = tap_wbg_grainR_0;
      // add mB_85_0 <= (mB_85_pack_4 , mB_85_pack_3 , mB_85_pack_2 , mB_85_pack_1 , mB_85_pack_0)
      vector32 mB_85_0_cotmp_1 = add16_vv(mB_85_pack_4, mB_85_pack_3);
      vector32 mB_85_0_cotmp_2 = add16_vv(mB_85_0_cotmp_1, mB_85_pack_2);
      vector32 mB_85_0_cotmp_3 = add16_vv(mB_85_0_cotmp_2, mB_85_pack_1);
      vector32 mB_85_0_cotmp_4 = add16_vv(mB_85_0_cotmp_3, mB_85_pack_0);
      vector32 mB_85_0 = mB_85_0_cotmp_4;

      vector32 mB_86_0 = mB_85_0;
      vector32 mB_87_0 = rshift16_vv(mB_86_0, lambda_onfcam4ccmt_line101_4_0);
      vector32 calcWbg_2_0 = tap_wbg_grainG_0;
      vector32 calcWbg_7_0 = tap_wbg_grainB_0;
      vector32 lambda_nfcam4defst_line125_1187_pack_0 = ct8_37_0;
      vector32 mB_94_0 = add16_vv(mB_93_0, lambda_onfcam4ccmt_line101_4_0);
      vector32 mB_95_0 = rshift16_vv(mB_94_0, lambda_onfcam4ccmt_line101_4_0);
      vector32 mR_17_0 = inv16_vv(mB_95_0);
      vector32 mR_18_pack_9 = mR_17_0;
      vector32 mB_96_0 = sub16_vv(mB_89_0, mB_95_0);
      vector32 den_86_0 = add16_vv(calcXtk_116_pp_1_3, calcXtk_116_pp_1_1);
      vector32 den_87_0 = add16_vv(den_86_0, calcXtk_116_pp_3_3);
      vector32 mB_82_0 = calcXtk_116_pp_3_3;
      vector32 mG_39_0 = add16_vv(mB_82_0, ct8_38_0);
      vector32 mG_40_0 = rshift16_vv(mG_39_0, ct8_38_0);
      vector32 mG_47_pack_6 = mG_40_0;
      vector32 den_92_0 = add16_vv(den_91_0, calcXtk_116_pp_2_1);
      vector32 den_93_0 = den_92_0;
      vector32 mB_103_0 = calcXtk_116_pp_3_2;
      vector32 mB_104_0 = lshift16_vv(mB_103_0, lambda_onfcam4dpct_line120_306_0);
      vector32 mG_51_pack_6 = mB_104_0;
      vector32 mB_105_pack_3 = mB_104_0;
      vector32 den_37_0 = tap_den_radFctr_0;
      vector32 mG_47_pack_5 = calcXtk_116_pp_3_3;
      vector32 den_88_0 = add16_vv(den_87_0, calcXtk_116_pp_3_1);
      vector32 den_89_0 = den_88_0;
      vector32 mG_47_pack_2 = calcXtk_116_pp_4_4;
      vector32 lambda_onfcam4dent_line229_22_0 = c_16_0;
      vector32 mB_105_pack_5 = calcXtk_116_pp_3_0;
      vector32 mB_109_0 = calcXtk_116_pp_2_3;
      vector32 mB_110_0 = lshift16_vv(mB_109_0, lambda_onfcam4dpct_line120_307_0);
      vector32 mG_51_pack_3 = mB_110_0;
      vector32 mB_113_pack_1 = mB_110_0;
      vector32 mG_47_pack_0 = calcXtk_116_pp_0_4;
      vector32 mB_97_pack_5 = calcXtk_116_pp_4_2;
      vector32 mG_42_0 = rshift16_vv(mG_41_0, ct8_38_0);
      vector32 mG_47_pack_11 = mG_42_0;
      vector32 mB_97_pack_7 = calcXtk_116_pp_2_0;
      vector32 lambda_nfcam4defst_line56_25_0 = c_344_0;
      vector32 lambda_nfcam4defst_line49_16_0 = mux16_vv(lambda_nfcam4defst_line56_19_0, ct8_38_0, lambda_nfcam4defst_line49_15_0);
      vector32 lambda_nfcam4defst_line49_17_0 = mux16_vv(lambda_nfcam4defst_line56_19_0, ct8_38_0, lambda_nfcam4defst_line49_16_0);
      vector32 lambda_nfcam4defst_line49_18_0 = mux16_vv(lambda_nfcam4defst_line56_23_0, ct8_37_0, lambda_nfcam4defst_line49_17_0);
      vector32 lambda_nfcam4defst_line49_20_0 = ne16_vv(lambda_nfcam4defst_line49_18_0, lambda_onfcam4ccmt_line101_4_0);
      vector32 lambda_nfcam4defst_line56_20_0 = mux16_vv(lambda_nfcam4defst_line56_19_0, ct8_38_0, lambda_onfcam4ccmt_line101_4_0);
      vector32 lambda_nfcam4defst_line56_21_0 = mux16_vv(lambda_nfcam4defst_line56_19_0, ct8_37_0, lambda_nfcam4defst_line56_20_0);
      vector32 lambda_nfcam4defst_line56_22_0 = mux16_vv(lambda_nfcam4defst_line56_19_0, ct8_38_0, lambda_nfcam4defst_line56_21_0);
      vector32 lambda_nfcam4defst_line56_24_0 = mux16_vv(lambda_nfcam4defst_line56_23_0, ct8_37_0, lambda_nfcam4defst_line56_22_0);
      vector32 lambda_nfcam4defst_line64_51_0 = add16_vv(ct8_50_0, lambda_nfcam4defst_line56_24_0);
      vector32 lambda_nfcam4defst_line64_52_0 = and16_vv(lambda_nfcam4defst_line64_51_0, ct8_38_0);
      vector32 lambda_nfcam4defst_line64_53_0 = ne16_vv(lambda_nfcam4defst_line64_52_0, ct8_37_0);
      vector32 lambda_nfcam4defst_line64_54_0 = not16_vv(lambda_nfcam4defst_line64_53_0);
      vector32 lambda_nfcam4defst_line56_26_0 = ne16_vv(lambda_nfcam4defst_line56_24_0, lambda_onfcam4ccmt_line101_4_0);
      vector32 mB_112_0 = lshift16_vv(mB_111_0, lambda_onfcam4dpct_line120_308_0);
      vector32 mG_51_pack_8 = mB_112_0;
      vector32 mB_113_pack_4 = mB_112_0;
      // add mB_113_0 <= (mB_113_pack_6 , mB_113_pack_5 , mB_113_pack_4 , mB_113_pack_3 , mB_113_pack_2 , mB_113_pack_1 , mB_113_pack_0)
      vector32 mB_113_0_cotmp_1 = add16_vv(mB_113_pack_6, mB_113_pack_5);
      vector32 mB_113_0_cotmp_2 = add16_vv(mB_113_0_cotmp_1, mB_113_pack_4);
      vector32 mB_113_0_cotmp_3 = add16_vv(mB_113_0_cotmp_2, mB_113_pack_3);
      vector32 mB_113_0_cotmp_4 = add16_vv(mB_113_0_cotmp_3, mB_113_pack_2);
      vector32 mB_113_0_cotmp_5 = add16_vv(mB_113_0_cotmp_4, mB_113_pack_1);
      vector32 mB_113_0_cotmp_6 = add16_vv(mB_113_0_cotmp_5, mB_113_pack_0);
      vector32 mB_113_0 = mB_113_0_cotmp_6;

      vector32 mB_114_0 = mB_113_0;
      vector32 mB_115_0 = rshift16_vv(mB_114_0, srp_6_0);
      vector32 denDiff_2_0 = tap_den_spatWgt_0;
      vector32 denDiff_3_0 = eq16_vv(denDiff_2_0, ct8_37_0);
      vector32 lambda_onfcam4dent_line229_0 = mux16_vv(denDiff_3_0, lambda_onfcam4ccmt_line101_4_0, denDiff_0);
      vector32 lambda_onfcam4dent_line229_4_0 = mux16_vv(denDiff_3_0, lambda_onfcam4ccmt_line101_4_0, srp_7_0);
      vector32 lambda_onfcam4dent_line229_10_0 = mux16_vv(denDiff_3_0, srp_7_0, lambda_onfcam4dent_line229_9_0);
      vector32 denDiff_7_0 = mux16_vv(denDiff_3_0, denDiff_0, ct8_45_0);
      vector32 lambda_onfcam4dent_line229_15_0 = mux16_vv(denDiff_3_0, ct8_38_0, ct8_38_0);
      vector32 lambda_onfcam4dent_line229_23_0 = mux16_vv(denDiff_3_0, srp_7_0, lambda_onfcam4dent_line229_22_0);
      vector32 lambda_onfcam4dent_line229_38_0 = mux16_vv(denDiff_3_0, srp_7_0, calcXtk_143_0);
      vector32 lambda_onfcam4dent_line253_27_pack_1 = ct8_37_0;
      vector32 ct8_51_0 = c_6_0;
      vector32 ct8_52_0 = add16_vv(centroid_pos_0, ct8_51_0);
      vector32 ct8_53_0 = add16_vv(ct8_52_0, ct8_43_0);
      vector32 lambda_nfcam4defst_line64_55_0 = add16_vv(ct8_53_0, lambda_nfcam4defst_line49_18_0);
      vector32 lambda_nfcam4defst_line64_56_0 = and16_vv(lambda_nfcam4defst_line64_55_0, ct8_38_0);
      vector32 den_116_0 = add16_vv(ct8_53_0, den_30_0);
      vector32 lambda_nfcam4defst_line64_57_0 = ne16_vv(lambda_nfcam4defst_line64_56_0, ct8_37_0);
      vector32 lambda_nfcam4defst_line64_58_0 = not16_vv(lambda_nfcam4defst_line64_57_0);
      vector32 lambda_nfcam4defst_line80_7_0 = and16_vv(lambda_nfcam4defst_line64_54_0, lambda_nfcam4defst_line64_57_0);
      vector32 lambda_nfcam4defst_line80_8_0 = mux16_vv(lambda_nfcam4defst_line80_7_0, ct8_38_0, ct8_37_0);
      vector32 calcWbg_32_0 = mult16_vv(lambda_nfcam4defst_line80_8_0, calcWbg_4_0);
      vector32 pix_7_0 = eq16_vv(lambda_nfcam4defst_line80_8_0, ct8_38_0);
      vector32 pix_8_0 = mux16_vv(pix_7_0, srp_6_0, lambda_onfcam4ccmt_line101_4_0);
      vector32 lambda_nfcam4defst_line72_7_0 = and16_vv(lambda_nfcam4defst_line64_53_0, lambda_nfcam4defst_line64_58_0);
      vector32 lambda_nfcam4defst_line72_8_0 = mux16_vv(lambda_nfcam4defst_line72_7_0, ct8_38_0, ct8_37_0);
      vector32 calcWbg_36_0 = mult16_vv(lambda_nfcam4defst_line72_8_0, calcWbg_7_0);
      vector32 lambda_nfcam4defst_line88_11_0 = and16_vv(lambda_nfcam4defst_line64_53_0, lambda_nfcam4defst_line64_57_0);
      vector32 lambda_nfcam4defst_line88_12_0 = mux16_vv(lambda_nfcam4defst_line88_11_0, ct8_38_0, ct8_37_0);
      vector32 pix_9_0 = eq16_vv(lambda_nfcam4defst_line88_12_0, ct8_38_0);
      vector32 pix_10_0 = mux16_vv(pix_9_0, ct8_38_0, pix_8_0);
      vector32 calcWbg_33_0 = mult16_vv(lambda_nfcam4defst_line88_12_0, calcWbg_2_0);
      vector32 lambda_nfcam4defst_line64_59_0 = and16_vv(lambda_nfcam4defst_line64_54_0, lambda_nfcam4defst_line64_58_0);
      vector32 calcBlc_156_0 = c_128_0;
      vector32 denDiff_5_0 = mux16_vv(denDiff_3_0, denDiff_4_0, calcBlc_156_0);
      vector32 den_117_0 = sub16_vv(den_116_0, calcBlc_156_0);
      vector32 den_118_0 = abs16_vv(den_117_0);
      vector32 den_119_0 = rshift16_vv(den_118_0, den_27_0);
      vector32 den_120_0 = mult16_vv(den_119_0, den_119_0);
      vector32 lambda_onfcam4dpct_line120_310_0 = c_1_0;
      vector32 den_94_0 = lshift16_vv(den_93_0, lambda_onfcam4dpct_line120_310_0);
      vector32 den_95_0 = add16_vv(den_89_0, den_94_0);
      vector32 lambda_nfcam4defst_line64_60_0 = mux16_vv(lambda_nfcam4defst_line64_59_0, ct8_38_0, ct8_37_0);
      vector32 pix_11_0 = eq16_vv(lambda_nfcam4defst_line64_60_0, ct8_38_0);
      vector32 calcWbg_34_0 = mult16_vv(lambda_nfcam4defst_line64_60_0, calcWbg_2_0);
      vector32 pix_12_0 = mux16_vv(pix_11_0, ct8_37_0, pix_10_0);
      vector32 mB_122_0 = eq16_vv(pix_12_0, ct8_37_0);
      vector32 mB_118_0 = eq16_vv(pix_12_0, lambda_onfcam4ccmt_line101_4_0);
      vector32 mB_120_0 = eq16_vv(pix_12_0, ct8_38_0);
      vector32 offsetC_11_0 = eq16_vv(pix_12_0, srp_6_0);
      vector32 calcWbg_35_0 = add16_vv(calcWbg_34_0, calcWbg_32_0);
      vector32 calcWbg_37_0 = add16_vv(calcWbg_35_0, calcWbg_36_0);
      vector32 calcWbg_38_0 = add16_vv(calcWbg_37_0, calcWbg_33_0);
      vector32 calcWbg_39_0 = mult16_vv(calcWbg_38_0, calcWbg_12_0);
      vector32 calcWbg_40_0 = rshift16_vv(calcWbg_39_0, calcBlc_157_0);
      vector32 calcWbg_44_pack_1 = ct8_37_0;
      vector32 cnr_4_0 = c_1023_0;
      vector32 calcWbg_45_pack_1 = cnr_4_0;
      vector32 lambda_onfcam4dent_line253_28_pack_1 = cnr_4_0;
      vector32 mB_97_pack_6 = calcXtk_116_pp_0_0;
      vector32 mB_97_pack_8 = mB_96_0;
      // add mB_97_0 <= (mB_97_pack_8 , mB_97_pack_7 , mB_97_pack_6 , mB_97_pack_5 , mB_97_pack_4 , mB_97_pack_3 , mB_97_pack_2 , mB_97_pack_1 , mB_97_pack_0)
      vector32 mB_97_0_cotmp_1 = add16_vv(mB_97_pack_8, mB_97_pack_7);
      vector32 mB_97_0_cotmp_2 = add16_vv(mB_97_0_cotmp_1, mB_97_pack_6);
      vector32 mB_97_0_cotmp_3 = add16_vv(mB_97_0_cotmp_2, mB_97_pack_5);
      vector32 mB_97_0_cotmp_4 = add16_vv(mB_97_0_cotmp_3, mB_97_pack_4);
      vector32 mB_97_0_cotmp_5 = add16_vv(mB_97_0_cotmp_4, mB_97_pack_3);
      vector32 mB_97_0_cotmp_6 = add16_vv(mB_97_0_cotmp_5, mB_97_pack_2);
      vector32 mB_97_0_cotmp_7 = add16_vv(mB_97_0_cotmp_6, mB_97_pack_1);
      vector32 mB_97_0_cotmp_8 = add16_vv(mB_97_0_cotmp_7, mB_97_pack_0);
      vector32 mB_97_0 = mB_97_0_cotmp_8;

      vector32 mB_101_0 = calcXtk_116_pp_1_2;
      vector32 mB_102_0 = lshift16_vv(mB_101_0, lambda_onfcam4dpct_line120_305_0);
      vector32 mG_51_pack_5 = mB_102_0;
      vector32 mB_105_pack_2 = mB_102_0;
      // add mB_105_0 <= (mB_105_pack_6 , mB_105_pack_5 , mB_105_pack_4 , mB_105_pack_3 , mB_105_pack_2 , mB_105_pack_1 , mB_105_pack_0)
      vector32 mB_105_0_cotmp_1 = add16_vv(mB_105_pack_6, mB_105_pack_5);
      vector32 mB_105_0_cotmp_2 = add16_vv(mB_105_0_cotmp_1, mB_105_pack_4);
      vector32 mB_105_0_cotmp_3 = add16_vv(mB_105_0_cotmp_2, mB_105_pack_3);
      vector32 mB_105_0_cotmp_4 = add16_vv(mB_105_0_cotmp_3, mB_105_pack_2);
      vector32 mB_105_0_cotmp_5 = add16_vv(mB_105_0_cotmp_4, mB_105_pack_1);
      vector32 mB_105_0_cotmp_6 = add16_vv(mB_105_0_cotmp_5, mB_105_pack_0);
      vector32 mB_105_0 = mB_105_0_cotmp_6;

      vector32 mB_106_0 = mB_105_0;
      vector32 mB_107_0 = rshift16_vv(mB_106_0, srp_6_0);
      // add mG_51_0 <= (mG_51_pack_12 , mG_51_pack_11 , mG_51_pack_10 , mG_51_pack_9 , mG_51_pack_8 , mG_51_pack_7 , mG_51_pack_6 , mG_51_pack_5 , mG_51_pack_4 , mG_51_pack_3 , mG_51_pack_2 , mG_51_pack_1 , mG_51_pack_0)
      vector32 mG_51_0_cotmp_1 = add16_vv(mG_51_pack_12, mG_51_pack_11);
      vector32 mG_51_0_cotmp_2 = add16_vv(mG_51_0_cotmp_1, mG_51_pack_10);
      vector32 mG_51_0_cotmp_3 = add16_vv(mG_51_0_cotmp_2, mG_51_pack_9);
      vector32 mG_51_0_cotmp_4 = add16_vv(mG_51_0_cotmp_3, mG_51_pack_8);
      vector32 mG_51_0_cotmp_5 = add16_vv(mG_51_0_cotmp_4, mG_51_pack_7);
      vector32 mG_51_0_cotmp_6 = add16_vv(mG_51_0_cotmp_5, mG_51_pack_6);
      vector32 mG_51_0_cotmp_7 = add16_vv(mG_51_0_cotmp_6, mG_51_pack_5);
      vector32 mG_51_0_cotmp_8 = add16_vv(mG_51_0_cotmp_7, mG_51_pack_4);
      vector32 mG_51_0_cotmp_9 = add16_vv(mG_51_0_cotmp_8, mG_51_pack_3);
      vector32 mG_51_0_cotmp_10 = add16_vv(mG_51_0_cotmp_9, mG_51_pack_2);
      vector32 mG_51_0_cotmp_11 = add16_vv(mG_51_0_cotmp_10, mG_51_pack_1);
      vector32 mG_51_0_cotmp_12 = add16_vv(mG_51_0_cotmp_11, mG_51_pack_0);
      vector32 mG_51_0 = mG_51_0_cotmp_12;

      vector32 mG_52_0 = mG_51_0;
      vector32 mG_53_0 = rshift16_vv(mG_52_0, srp_7_0);
      vector32 mG_58_0 = mux16_vv(mB_118_0, mG_53_0, mG_53_0);
      vector32 mR_18_pack_8 = calcXtk_116_pp_4_0;
      vector32 mB_98_0 = mB_97_0;
      vector32 mB_99_0 = rshift16_vv(mB_98_0, srp_6_0);
      vector32 mB_119_0 = mux16_vv(mB_118_0, mB_99_0, mB_87_0);
      vector32 mB_121_0 = mux16_vv(mB_120_0, mB_107_0, mB_119_0);
      vector32 mB_123_0 = mux16_vv(mB_122_0, mB_115_0, mB_121_0);
      vector32 mB_124_0 = mB_123_0;
      vector32 mG_60_pack_1 = mB_124_0;
      vector32 mR_18_pack_6 = calcXtk_116_pp_0_0;
      // add mR_18_0 <= (mR_18_pack_9 , mR_18_pack_8 , mR_18_pack_7 , mR_18_pack_6 , mR_18_pack_5 , mR_18_pack_4 , mR_18_pack_3 , mR_18_pack_2 , mR_18_pack_1 , mR_18_pack_0)
      vector32 mR_18_0_cotmp_1 = add16_vv(mR_18_pack_9, mR_18_pack_8);
      vector32 mR_18_0_cotmp_2 = add16_vv(mR_18_0_cotmp_1, mR_18_pack_7);
      vector32 mR_18_0_cotmp_3 = add16_vv(mR_18_0_cotmp_2, mR_18_pack_6);
      vector32 mR_18_0_cotmp_4 = add16_vv(mR_18_0_cotmp_3, mR_18_pack_5);
      vector32 mR_18_0_cotmp_5 = add16_vv(mR_18_0_cotmp_4, mR_18_pack_4);
      vector32 mR_18_0_cotmp_6 = add16_vv(mR_18_0_cotmp_5, mR_18_pack_3);
      vector32 mR_18_0_cotmp_7 = add16_vv(mR_18_0_cotmp_6, mR_18_pack_2);
      vector32 mR_18_0_cotmp_8 = add16_vv(mR_18_0_cotmp_7, mR_18_pack_1);
      vector32 mR_18_0_cotmp_9 = add16_vv(mR_18_0_cotmp_8, mR_18_pack_0);
      vector32 mR_18_0 = mR_18_0_cotmp_9;

      vector32 mR_19_0 = mR_18_0;
      vector32 mR_20_0 = rshift16_vv(mR_19_0, srp_6_0);
      vector32 mR_25_0 = mux16_vv(mB_118_0, mB_87_0, mR_20_0);
      vector32 mR_26_0 = mux16_vv(mB_120_0, mB_115_0, mR_25_0);
      vector32 mR_27_0 = mux16_vv(mB_122_0, mB_107_0, mR_26_0);
      vector32 mR_28_0 = mR_27_0;
      vector32 offsetR_28_0 = sub16_vv(mB_124_0, mR_28_0);
      vector32 offsetR_29_0 = offsetR_28_0;
      vector32 mG_60_pack_0 = mR_28_0;
      // max mG_60_0 <= (mG_60_pack_1 , mG_60_pack_0)
      vector32 mG_60_0_cotmp_1 = max16_vv(mG_60_pack_1, mG_60_pack_0);
      vector32 mG_60_0 = mG_60_0_cotmp_1;

      vector32 offsetR_30_0 = eq16_vv(mG_60_0, mR_28_0);
      vector32 offsetR_31_0 = mux16_vv(offsetR_30_0, ct8_37_0, offsetR_29_0);
      vector32 offsetB_22_0 = sub16_vv(mR_28_0, mB_124_0);
      vector32 offsetB_23_0 = offsetB_22_0;
      vector32 offsetB_24_0 = mux16_vv(offsetR_30_0, offsetB_23_0, ct8_37_0);
      vector32 den_23_0 = tap_den_offsetY_0;
      vector32 den_111_0 = add16_vv(ct8_50_0, den_23_0);
      vector32 den_112_0 = sub16_vv(den_111_0, calcBlc_156_0);
      vector32 den_113_0 = abs16_vv(den_112_0);
      vector32 den_114_0 = rshift16_vv(den_113_0, den_27_0);
      vector32 den_115_0 = mult16_vv(den_114_0, den_114_0);
      vector32 den_121_0 = add16_vv(den_115_0, den_120_0);
      vector32 den_122_0 = mult16_vv(den_121_0, den_37_0);
      vector32 den_123_0 = rshift16_vv(den_122_0, den_39_0);
      vector32 den_124_0 = add16_vv(den_123_0, den_42_0);
      vector32 den_125_pack_0 = den_124_0;
      // max den_125_0 <= (den_125_pack_1 , den_125_pack_0)
      vector32 den_125_0_cotmp_1 = max16_vv(den_125_pack_1, den_125_pack_0);
      vector32 den_125_0 = den_125_0_cotmp_1;

      vector32 den_126_pack_0 = den_125_0;
      // min den_126_0 <= (den_126_pack_1 , den_126_pack_0)
      vector32 den_126_0_cotmp_1 = min16_vv(den_126_pack_1, den_126_pack_0);
      vector32 den_126_0 = den_126_0_cotmp_1;

      vector32 mB_88_0 = calcXtk_116_pp_1_3;
      vector32 mG_45_0 = add16_vv(mB_88_0, ct8_38_0);
      vector32 mG_46_0 = rshift16_vv(mG_45_0, ct8_38_0);
      vector32 mG_47_pack_4 = mG_46_0;
      vector32 den_96_0 = add16_vv(den_95_0, den_85_0);
      vector32 den_97_0 = add16_vv(den_96_0, ct8_45_0);
      vector32 den_98_0 = rshift16_vv(den_97_0, srp_7_0);
      vector32 den_99_0 = mult16_vv(den_98_0, den_17_0);
      vector32 den_100_0 = add16_vv(den_99_0, den_19_0);
      vector32 den_101_0 = rshift16_vv(den_100_0, calcBlc_155_0);
      vector32 den_102_0 = add16_vv(den_0, den_101_0);
      vector32 den_127_0 = mult16_vv(den_102_0, den_126_0);
      vector32 den_128_0 = add16_vv(den_127_0, den_48_0);
      vector32 den_129_0 = rshift16_vv(den_128_0, den_41_0);
      vector32 lambda_nfcam4defst_line125_1187_pack_1 = den_129_0;
      // max lambda_nfcam4defst_line125_1187_0 <= (lambda_nfcam4defst_line125_1187_pack_1 , lambda_nfcam4defst_line125_1187_pack_0)
      vector32 lambda_nfcam4defst_line125_1187_0_cotmp_1 = max16_vv(lambda_nfcam4defst_line125_1187_pack_1, lambda_nfcam4defst_line125_1187_pack_0);
      vector32 lambda_nfcam4defst_line125_1187_0 = lambda_nfcam4defst_line125_1187_0_cotmp_1;

      vector32 lambda_nfcam4defst_line125_1189_0 = lshift16_vv(lambda_nfcam4defst_line125_1187_0, lambda_onfcam4dpct_line120_310_0);
      vector32 lambda_nfcam4defst_line125_1268_0 = mult16_vv(calcXtk_142_0, lambda_nfcam4defst_line125_1187_0);
      vector32 lambda_nfcam4defst_line125_1266_0 = inv16_vv(lambda_nfcam4defst_line125_1187_0);
      vector32 den_106_0 = mult16_vv(den_98_0, den_53_0);
      vector32 den_107_0 = add16_vv(den_106_0, den_19_0);
      vector32 den_108_0 = rshift16_vv(den_107_0, calcBlc_155_0);
      vector32 den_109_0 = add16_vv(den_51_0, den_108_0);
      vector32 mB_84_0 = calcXtk_116_pp_3_1;
      vector32 mG_43_0 = add16_vv(mB_84_0, ct8_38_0);
      vector32 mG_44_0 = rshift16_vv(mG_43_0, ct8_38_0);
      vector32 mG_47_pack_13 = mG_44_0;
      // add mG_47_0 <= (mG_47_pack_17 , mG_47_pack_16 , mG_47_pack_15 , mG_47_pack_14 , mG_47_pack_13 , mG_47_pack_12 , mG_47_pack_11 , mG_47_pack_10 , mG_47_pack_9 , mG_47_pack_8 , mG_47_pack_7 , mG_47_pack_6 , mG_47_pack_5 , mG_47_pack_4 , mG_47_pack_3 , mG_47_pack_2 , mG_47_pack_1 , mG_47_pack_0)
      vector32 mG_47_0_cotmp_1 = add16_vv(mG_47_pack_17, mG_47_pack_16);
      vector32 mG_47_0_cotmp_2 = add16_vv(mG_47_0_cotmp_1, mG_47_pack_15);
      vector32 mG_47_0_cotmp_3 = add16_vv(mG_47_0_cotmp_2, mG_47_pack_14);
      vector32 mG_47_0_cotmp_4 = add16_vv(mG_47_0_cotmp_3, mG_47_pack_13);
      vector32 mG_47_0_cotmp_5 = add16_vv(mG_47_0_cotmp_4, mG_47_pack_12);
      vector32 mG_47_0_cotmp_6 = add16_vv(mG_47_0_cotmp_5, mG_47_pack_11);
      vector32 mG_47_0_cotmp_7 = add16_vv(mG_47_0_cotmp_6, mG_47_pack_10);
      vector32 mG_47_0_cotmp_8 = add16_vv(mG_47_0_cotmp_7, mG_47_pack_9);
      vector32 mG_47_0_cotmp_9 = add16_vv(mG_47_0_cotmp_8, mG_47_pack_8);
      vector32 mG_47_0_cotmp_10 = add16_vv(mG_47_0_cotmp_9, mG_47_pack_7);
      vector32 mG_47_0_cotmp_11 = add16_vv(mG_47_0_cotmp_10, mG_47_pack_6);
      vector32 mG_47_0_cotmp_12 = add16_vv(mG_47_0_cotmp_11, mG_47_pack_5);
      vector32 mG_47_0_cotmp_13 = add16_vv(mG_47_0_cotmp_12, mG_47_pack_4);
      vector32 mG_47_0_cotmp_14 = add16_vv(mG_47_0_cotmp_13, mG_47_pack_3);
      vector32 mG_47_0_cotmp_15 = add16_vv(mG_47_0_cotmp_14, mG_47_pack_2);
      vector32 mG_47_0_cotmp_16 = add16_vv(mG_47_0_cotmp_15, mG_47_pack_1);
      vector32 mG_47_0_cotmp_17 = add16_vv(mG_47_0_cotmp_16, mG_47_pack_0);
      vector32 mG_47_0 = mG_47_0_cotmp_17;

      vector32 mG_48_0 = mG_47_0;
      vector32 mG_49_0 = rshift16_vv(mG_48_0, srp_7_0);
      vector32 mG_59_0 = mux16_vv(mB_120_0, mG_49_0, mG_58_0);
      vector32 mG_61_0 = mux16_vv(mB_122_0, mG_49_0, mG_59_0);
      vector32 mG_62_0 = mG_61_0;
      vector32 offsetR_33_0 = sub16_vv(mG_62_0, mR_28_0);
      vector32 offsetB_25_0 = sub16_vv(mG_62_0, mB_124_0);
      vector32 offsetR_34_0 = offsetR_33_0;
      vector32 offsetG_20_0 = sub16_vv(mR_28_0, mG_62_0);
      vector32 offsetB_26_0 = offsetB_25_0;
      vector32 offsetG_19_0 = sub16_vv(mB_124_0, mG_62_0);
      vector32 offsetG_21_0 = mux16_vv(offsetR_30_0, offsetG_20_0, offsetG_19_0);
      vector32 offsetG_22_0 = offsetG_21_0;
      vector32 offsetR_32_0 = eq16_vv(mG_60_0, mG_62_0);
      vector32 offsetR_35_0 = mux16_vv(offsetR_32_0, offsetR_34_0, offsetR_31_0);
      vector32 offsetR_36_0 = offsetR_35_0;
      vector32 lambda_onfcam4dent_line190_455_0 = add16_vv(calcXtk_116_pp_2_0, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_457_0 = add16_vv(calcXtk_116_pp_1_4, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_470_0 = add16_vv(calcXtk_116_pp_4_0, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_453_0 = add16_vv(calcXtk_116_pp_0_3, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_465_0 = add16_vv(calcXtk_116_pp_0_2, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_475_0 = add16_vv(calcXtk_116_pp_1_0, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_471_0 = add16_vv(calcXtk_116_pp_4_2, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_460_0 = add16_vv(calcXtk_116_pp_3_4, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_462_0 = add16_vv(calcXtk_116_pp_0_4, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_473_0 = add16_vv(calcXtk_116_pp_3_0, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_466_0 = add16_vv(calcXtk_116_pp_2_3, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_452_0 = add16_vv(calcXtk_116_pp_1_1, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_456_0 = add16_vv(calcXtk_116_pp_4_4, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_454_0 = add16_vv(calcXtk_116_pp_4_1, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_458_0 = add16_vv(calcXtk_116_pp_2_1, offsetR_36_0);
      vector32 offsetB_27_0 = mux16_vv(offsetR_32_0, offsetB_26_0, offsetB_24_0);
      vector32 offsetB_28_0 = offsetB_27_0;
      vector32 lambda_onfcam4dent_line190_488_0 = add16_vv(calcXtk_116_pp_1_2, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_497_0 = add16_vv(calcXtk_116_pp_0_2, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_506_0 = add16_vv(calcXtk_116_pp_4_2, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_504_0 = add16_vv(calcXtk_116_pp_4_0, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_505_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_504_0, lambda_onfcam4dent_line190_470_0);
      vector32 lambda_onfcam4dent_line190_486_0 = add16_vv(calcXtk_116_pp_1_4, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_513_0 = add16_vv(calcXtk_116_pp_1_0, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_510_0 = add16_vv(calcXtk_116_pp_3_0, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_503_0 = add16_vv(calcXtk_116_pp_3_2, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_492_0 = add16_vv(calcXtk_116_pp_0_4, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_490_0 = add16_vv(calcXtk_116_pp_3_1, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_499_0 = add16_vv(calcXtk_116_pp_2_3, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_489_0 = add16_vv(calcXtk_116_pp_3_4, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_478_0 = add16_vv(calcXtk_116_pp_1_1, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_479_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_452_0, lambda_onfcam4dent_line190_478_0);
      vector32 lambda_onfcam4dent_line190_501_0 = add16_vv(calcXtk_116_pp_0_0, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_484_0 = add16_vv(calcXtk_116_pp_4_4, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_485_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_484_0, lambda_onfcam4dent_line190_456_0);
      vector32 lambda_onfcam4dent_line190_495_0 = add16_vv(calcXtk_116_pp_3_3, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_468_0 = add16_vv(calcXtk_116_pp_0_0, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_502_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_501_0, lambda_onfcam4dent_line190_468_0);
      vector32 lambda_onfcam4dent_line190_476_0 = add16_vv(calcXtk_116_pp_2_2, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_451_0 = add16_vv(calcXtk_116_pp_2_2, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_477_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_476_0, lambda_onfcam4dent_line190_451_0);
      vector32 lambda_onfcam4dent_line190_498_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_497_0, lambda_onfcam4dent_line190_465_0);
      vector32 lambda_onfcam4dent_line190_467_0 = add16_vv(calcXtk_116_pp_0_1, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_464_0 = add16_vv(calcXtk_116_pp_3_3, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_496_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_464_0, lambda_onfcam4dent_line190_495_0);
      vector32 lambda_onfcam4dent_line190_480_0 = add16_vv(calcXtk_116_pp_0_3, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_508_0 = add16_vv(calcXtk_116_pp_1_3, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_511_0 = add16_vv(calcXtk_116_pp_2_4, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_493_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_492_0, lambda_onfcam4dent_line190_462_0);
      vector32 lambda_onfcam4dent_line190_461_0 = add16_vv(calcXtk_116_pp_3_1, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_491_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_461_0, lambda_onfcam4dent_line190_490_0);
      vector32 lambda_onfcam4dent_line190_469_0 = add16_vv(calcXtk_116_pp_3_2, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_463_0 = add16_vv(calcXtk_116_pp_4_3, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_494_0 = add16_vv(calcXtk_116_pp_4_3, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_474_0 = add16_vv(calcXtk_116_pp_2_4, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_512_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_511_0, lambda_onfcam4dent_line190_474_0);
      vector32 lambda_onfcam4dent_line190_459_0 = add16_vv(calcXtk_116_pp_1_2, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_487_0 = add16_vv(calcXtk_116_pp_2_1, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_472_0 = add16_vv(calcXtk_116_pp_1_3, offsetR_36_0);
      vector32 lambda_onfcam4dent_line190_509_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_472_0, lambda_onfcam4dent_line190_508_0);
      vector32 offsetC_12_0 = mux16_vv(offsetC_11_0, offsetR_36_0, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_481_0 = add16_vv(calcXtk_116_pp_4_1, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_482_0 = add16_vv(calcXtk_116_pp_2_0, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_483_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_482_0, lambda_onfcam4dent_line190_455_0);
      vector32 lambda_onfcam4dent_line190_507_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_506_0, lambda_onfcam4dent_line190_471_0);
      vector32 offsetG_23_0 = mux16_vv(offsetR_32_0, ct8_37_0, offsetG_22_0);
      vector32 offsetG_24_0 = offsetG_23_0;
      vector32 lambda_onfcam4dent_line190_542_0 = add16_vv(calcXtk_116_pp_1_2, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_543_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_542_0, lambda_onfcam4dent_line190_542_0);
      vector32 lambda_onfcam4dent_line190_544_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_488_0, lambda_onfcam4dent_line190_543_0);
      vector32 lambda_onfcam4dent_line190_520_0 = add16_vv(calcXtk_116_pp_0_3, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_521_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_520_0, lambda_onfcam4dent_line190_520_0);
      vector32 lambda_onfcam4dent_line190_556_0 = add16_vv(calcXtk_116_pp_4_3, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_581_0 = add16_vv(calcXtk_116_pp_4_0, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_534_0 = add16_vv(calcXtk_116_pp_1_4, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_566_0 = add16_vv(calcXtk_116_pp_2_3, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_557_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_556_0, lambda_onfcam4dent_line190_556_0);
      vector32 lambda_onfcam4dent_line190_558_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_463_0, lambda_onfcam4dent_line190_557_0);
      vector32 lambda_onfcam4dent_line190_559_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_494_0, lambda_onfcam4dent_line190_558_0);
      vector32 lambda_onfcam4dent_line190_577_0 = add16_vv(calcXtk_116_pp_3_2, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_590_0 = add16_vv(calcXtk_116_pp_3_0, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_560_0 = add16_vv(calcXtk_116_pp_3_3, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_535_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_534_0, lambda_onfcam4dent_line190_534_0);
      vector32 lambda_onfcam4dent_line190_553_0 = add16_vv(calcXtk_116_pp_0_4, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_584_0 = add16_vv(calcXtk_116_pp_4_2, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_585_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_584_0, lambda_onfcam4dent_line190_507_0);
      vector32 lambda_onfcam4dent_line190_550_0 = add16_vv(calcXtk_116_pp_3_1, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_551_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_550_0, lambda_onfcam4dent_line190_491_0);
      vector32 lambda_onfcam4dent_line190_552_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_550_0, lambda_onfcam4dent_line190_551_0);
      vector32 lambda_onfcam4dent_line190_597_0 = add16_vv(calcXtk_116_pp_1_0, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_598_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_597_0, lambda_onfcam4dent_line190_597_0);
      vector32 lambda_onfcam4dent_line190_599_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_513_0, lambda_onfcam4dent_line190_598_0);
      vector32 lambda_onfcam4dent_line190_531_0 = add16_vv(calcXtk_116_pp_4_4, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_532_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_531_0, lambda_onfcam4dent_line190_485_0);
      vector32 lambda_onfcam4dent_line190_533_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_531_0, lambda_onfcam4dent_line190_532_0);
      vector32 lambda_onfcam4dent_line190_517_0 = add16_vv(calcXtk_116_pp_1_1, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_536_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_486_0, lambda_onfcam4dent_line190_535_0);
      vector32 lambda_onfcam4dent_line190_537_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_457_0, lambda_onfcam4dent_line190_536_0);
      vector32 lambda_onfcam4dent_line190_586_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_584_0, lambda_onfcam4dent_line190_585_0);
      vector32 lambda_onfcam4dent_line190_578_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_577_0, lambda_onfcam4dent_line190_577_0);
      vector32 lambda_onfcam4dent_line190_579_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_503_0, lambda_onfcam4dent_line190_578_0);
      vector32 lambda_onfcam4dent_line190_518_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_517_0, lambda_onfcam4dent_line190_479_0);
      vector32 lambda_onfcam4dent_line190_546_0 = add16_vv(calcXtk_116_pp_3_4, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_538_0 = add16_vv(calcXtk_116_pp_2_1, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_574_0 = add16_vv(calcXtk_116_pp_0_0, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_575_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_574_0, lambda_onfcam4dent_line190_502_0);
      vector32 lambda_onfcam4dent_line190_576_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_574_0, lambda_onfcam4dent_line190_575_0);
      vector32 lambda_onfcam4dent_line190_524_0 = add16_vv(calcXtk_116_pp_4_1, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_580_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_469_0, lambda_onfcam4dent_line190_579_0);
      vector32 lambda_onfcam4dent_line190_591_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_590_0, lambda_onfcam4dent_line190_590_0);
      vector32 lambda_onfcam4dent_line190_519_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_517_0, lambda_onfcam4dent_line190_518_0);
      vector32 lambda_onfcam4dent_line190_539_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_538_0, lambda_onfcam4dent_line190_538_0);
      vector32 lambda_onfcam4dent_line190_540_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_458_0, lambda_onfcam4dent_line190_539_0);
      vector32 lambda_onfcam4dent_line190_600_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_475_0, lambda_onfcam4dent_line190_599_0);
      vector32 lambda_onfcam4dent_line190_547_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_546_0, lambda_onfcam4dent_line190_546_0);
      vector32 lambda_onfcam4dent_line190_548_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_489_0, lambda_onfcam4dent_line190_547_0);
      vector32 lambda_onfcam4dent_line190_549_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_460_0, lambda_onfcam4dent_line190_548_0);
      vector32 lambda_onfcam4dent_line190_561_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_560_0, lambda_onfcam4dent_line190_496_0);
      vector32 lambda_onfcam4dent_line190_562_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_560_0, lambda_onfcam4dent_line190_561_0);
      vector32 lambda_onfcam4dent_line190_514_0 = add16_vv(calcXtk_116_pp_2_2, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_570_0 = add16_vv(calcXtk_116_pp_0_1, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_571_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_570_0, lambda_onfcam4dent_line190_570_0);
      vector32 lambda_onfcam4dent_line190_572_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_467_0, lambda_onfcam4dent_line190_571_0);
      vector32 lambda_onfcam4dent_line190_528_0 = add16_vv(calcXtk_116_pp_2_0, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_529_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_528_0, lambda_onfcam4dent_line190_483_0);
      vector32 lambda_onfcam4dent_line190_530_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_528_0, lambda_onfcam4dent_line190_529_0);
      vector32 lambda_onfcam4dent_line190_594_0 = add16_vv(calcXtk_116_pp_2_4, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_595_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_594_0, lambda_onfcam4dent_line190_512_0);
      vector32 lambda_onfcam4dent_line190_596_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_594_0, lambda_onfcam4dent_line190_595_0);
      vector32 lambda_onfcam4dent_line190_545_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_459_0, lambda_onfcam4dent_line190_544_0);
      vector32 offsetC_13_0 = mux16_vv(mB_120_0, offsetG_24_0, offsetC_12_0);
      vector32 offsetC_14_0 = mux16_vv(mB_122_0, offsetG_24_0, offsetC_13_0);
      vector32 lambda_onfcam4dent_line190_515_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_514_0, lambda_onfcam4dent_line190_477_0);
      vector32 lambda_onfcam4dent_line190_554_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_553_0, lambda_onfcam4dent_line190_493_0);
      vector32 lambda_onfcam4dent_line190_555_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_553_0, lambda_onfcam4dent_line190_554_0);
      vector32 lambda_onfcam4dent_line190_525_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_524_0, lambda_onfcam4dent_line190_524_0);
      vector32 lambda_onfcam4dent_line190_567_0 = mux16_vv(mB_118_0, lambda_onfcam4dent_line190_566_0, lambda_onfcam4dent_line190_566_0);
      vector32 lambda_onfcam4dent_line190_568_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_466_0, lambda_onfcam4dent_line190_567_0);
      vector32 lambda_onfcam4dent_line190_569_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_499_0, lambda_onfcam4dent_line190_568_0);
      vector32 lambda_onfcam4dent_line190_587_0 = add16_vv(calcXtk_116_pp_1_3, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_588_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_587_0, lambda_onfcam4dent_line190_509_0);
      vector32 lambda_onfcam4dent_line190_589_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_587_0, lambda_onfcam4dent_line190_588_0);
      vector32 lambda_onfcam4dent_line190_526_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_454_0, lambda_onfcam4dent_line190_525_0);
      vector32 lambda_onfcam4dent_line190_527_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_481_0, lambda_onfcam4dent_line190_526_0);
      vector32 lambda_onfcam4dent_line190_563_0 = add16_vv(calcXtk_116_pp_0_2, offsetG_24_0);
      vector32 lambda_onfcam4dent_line190_516_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_514_0, lambda_onfcam4dent_line190_515_0);
      vector32 lambda_onfcam4dent_line229_186_0 = sub16_vv(lambda_onfcam4dent_line190_600_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_onfcam4dent_line229_171_0 = sub16_vv(lambda_onfcam4dent_line190_549_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_onfcam4dent_line229_173_0 = sub16_vv(lambda_onfcam4dent_line190_555_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_onfcam4dent_line229_163_0 = sub16_vv(lambda_onfcam4dent_line190_519_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_nfcam4defst_line125_1186_0 = lambda_onfcam4dent_line229_186_0;
      vector32 lambda_nfcam4defst_line125_1434_0 = gt16_vv(lambda_nfcam4defst_line125_1186_0, lambda_nfcam4defst_line125_1187_0);
      vector32 lambda_nfcam4defst_line125_1263_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1186_0);
      vector32 lambda_nfcam4defst_line125_1264_0 = gt16_vv(lambda_nfcam4defst_line125_1186_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_nfcam4defst_line125_1163_0 = lambda_onfcam4dent_line229_163_0;
      vector32 lambda_onfcam4dent_line229_174_0 = sub16_vv(lambda_onfcam4dent_line190_559_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_nfcam4defst_line125_1190_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1163_0);
      vector32 lambda_onfcam4dent_line253_22_0 = sub16_vv(lambda_onfcam4dent_line190_516_0, offsetC_14_0);
      vector32 lambda_onfcam4dent_line229_168_0 = sub16_vv(lambda_onfcam4dent_line190_537_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_onfcam4dent_line229_177_0 = sub16_vv(lambda_onfcam4dent_line190_569_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_nfcam4defst_line125_1177_0 = lambda_onfcam4dent_line229_177_0;
      vector32 lambda_onfcam4dent_line229_166_0 = sub16_vv(lambda_onfcam4dent_line190_530_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_nfcam4defst_line125_1191_0 = gt16_vv(lambda_nfcam4defst_line125_1163_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_nfcam4defst_line125_1234_0 = gt16_vv(lambda_nfcam4defst_line125_1177_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_nfcam4defst_line125_1364_0 = gt16_vv(lambda_nfcam4defst_line125_1177_0, lambda_nfcam4defst_line125_1187_0);
      vector32 vert_24_0 = sub16_vv(lambda_onfcam4dent_line190_516_0, lambda_onfcam4dent_line190_545_0);
      vector32 vert_25_0 = abs16_vv(vert_24_0);
      vector32 lambda_nfcam4defst_line125_1233_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1177_0);
      vector32 lambda_nfcam4defst_line125_1188_0 = gt16_vv(lambda_nfcam4defst_line125_1163_0, lambda_nfcam4defst_line125_1187_0);
      vector32 lambda_onfcam4dent_line229_180_0 = sub16_vv(lambda_onfcam4dent_line190_580_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_nfcam4defst_line125_1180_0 = lambda_onfcam4dent_line229_180_0;
      vector32 lambda_nfcam4defst_line125_1166_0 = lambda_onfcam4dent_line229_166_0;
      vector32 lambda_nfcam4defst_line125_1200_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1166_0);
      vector32 lambda_nfcam4defst_line125_1246_0 = gt16_vv(lambda_nfcam4defst_line125_1180_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_onfcam4dent_line229_162_0 = sub16_vv(lambda_onfcam4dent_line190_516_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_nfcam4defst_line125_1162_0 = lambda_onfcam4dent_line229_162_0;
      vector32 lambda_nfcam4defst_line125_1392_0 = gt16_vv(lambda_nfcam4defst_line125_1180_0, lambda_nfcam4defst_line125_1187_0);
      vector32 vert_28_pack_0 = vert_25_0;
      vector32 lambda_nfcam4defst_line125_1174_0 = lambda_onfcam4dent_line229_174_0;
      vector32 lambda_nfcam4defst_line125_1343_0 = gt16_vv(lambda_nfcam4defst_line125_1174_0, lambda_nfcam4defst_line125_1187_0);
      vector32 lambda_nfcam4defst_line125_1225_0 = gt16_vv(lambda_nfcam4defst_line125_1174_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_nfcam4defst_line125_1224_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1174_0);
      vector32 lambda_nfcam4defst_line125_1226_0 = mux16_vv(lambda_nfcam4defst_line125_1225_0, ct8_37_0, lambda_nfcam4defst_line125_1224_0);
      vector32 lambda_nfcam4defst_line125_1344_0 = mux16_vv(lambda_nfcam4defst_line125_1343_0, lambda_nfcam4defst_line125_1226_0, lambda_nfcam4defst_line125_1174_0);
      vector32 lambda_nfcam4defst_line125_1345_0 = lt16_vv(lambda_nfcam4defst_line125_1344_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1347_0 = lt16_vv(lambda_nfcam4defst_line125_1344_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_onfcam4dent_line229_170_0 = sub16_vv(lambda_onfcam4dent_line190_545_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_nfcam4defst_line125_1170_0 = lambda_onfcam4dent_line229_170_0;
      vector32 lambda_nfcam4defst_line125_1346_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1344_0);
      vector32 lambda_nfcam4defst_line125_1348_0 = mux16_vv(lambda_nfcam4defst_line125_1347_0, ct8_37_0, lambda_nfcam4defst_line125_1346_0);
      vector32 lambda_nfcam4defst_line125_1349_0 = mux16_vv(lambda_nfcam4defst_line125_1345_0, lambda_nfcam4defst_line125_1348_0, lambda_nfcam4defst_line125_1344_0);
      vector32 lambda_onfcam4dent_line229_198_0 = mult16_vv(lambda_onfcam4dent_line229_4_0, lambda_nfcam4defst_line125_1349_0);
      vector32 lambda_onfcam4dent_line229_212_pack_21 = lambda_onfcam4dent_line229_198_0;
      vector32 lambda_nfcam4defst_line125_1315_0 = gt16_vv(lambda_nfcam4defst_line125_1170_0, lambda_nfcam4defst_line125_1187_0);
      vector32 lambda_nfcam4defst_line125_1235_0 = mux16_vv(lambda_nfcam4defst_line125_1234_0, ct8_37_0, lambda_nfcam4defst_line125_1233_0);
      vector32 lambda_nfcam4defst_line125_1239_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1162_0);
      vector32 lambda_nfcam4defst_line125_1173_0 = lambda_onfcam4dent_line229_173_0;
      vector32 lambda_nfcam4defst_line125_1222_0 = gt16_vv(lambda_nfcam4defst_line125_1173_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_nfcam4defst_line125_1212_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1170_0);
      vector32 lambda_onfcam4dent_line229_185_0 = sub16_vv(lambda_onfcam4dent_line190_596_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_nfcam4defst_line125_1240_0 = gt16_vv(lambda_nfcam4defst_line125_1162_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_nfcam4defst_line125_1241_0 = mux16_vv(lambda_nfcam4defst_line125_1240_0, ct8_37_0, lambda_nfcam4defst_line125_1239_0);
      vector32 lambda_nfcam4defst_line125_1378_0 = gt16_vv(lambda_nfcam4defst_line125_1162_0, lambda_nfcam4defst_line125_1187_0);
      vector32 lambda_nfcam4defst_line125_1379_0 = mux16_vv(lambda_nfcam4defst_line125_1378_0, lambda_nfcam4defst_line125_1241_0, lambda_nfcam4defst_line125_1162_0);
      vector32 lambda_nfcam4defst_line125_1382_0 = lt16_vv(lambda_nfcam4defst_line125_1379_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_nfcam4defst_line125_1381_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1379_0);
      vector32 lambda_nfcam4defst_line125_1383_0 = mux16_vv(lambda_nfcam4defst_line125_1382_0, ct8_37_0, lambda_nfcam4defst_line125_1381_0);
      vector32 lambda_nfcam4defst_line125_1265_0 = mux16_vv(lambda_nfcam4defst_line125_1264_0, ct8_37_0, lambda_nfcam4defst_line125_1263_0);
      vector32 lambda_nfcam4defst_line125_1168_0 = lambda_onfcam4dent_line229_168_0;
      vector32 lambda_nfcam4defst_line125_1206_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1168_0);
      vector32 lambda_nfcam4defst_line125_1207_0 = gt16_vv(lambda_nfcam4defst_line125_1168_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_nfcam4defst_line125_1208_0 = mux16_vv(lambda_nfcam4defst_line125_1207_0, ct8_37_0, lambda_nfcam4defst_line125_1206_0);
      vector32 lambda_nfcam4defst_line125_1301_0 = gt16_vv(lambda_nfcam4defst_line125_1168_0, lambda_nfcam4defst_line125_1187_0);
      vector32 lambda_nfcam4defst_line125_1302_0 = mux16_vv(lambda_nfcam4defst_line125_1301_0, lambda_nfcam4defst_line125_1208_0, lambda_nfcam4defst_line125_1168_0);
      vector32 lambda_nfcam4defst_line125_1303_0 = lt16_vv(lambda_nfcam4defst_line125_1302_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1305_0 = lt16_vv(lambda_nfcam4defst_line125_1302_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_nfcam4defst_line125_1380_0 = lt16_vv(lambda_nfcam4defst_line125_1379_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1384_0 = mux16_vv(lambda_nfcam4defst_line125_1380_0, lambda_nfcam4defst_line125_1383_0, lambda_nfcam4defst_line125_1379_0);
      vector32 lambda_nfcam4defst_line125_1221_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1173_0);
      vector32 lambda_nfcam4defst_line125_1192_0 = mux16_vv(lambda_nfcam4defst_line125_1191_0, ct8_37_0, lambda_nfcam4defst_line125_1190_0);
      vector32 lambda_nfcam4defst_line125_1213_0 = gt16_vv(lambda_nfcam4defst_line125_1170_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_nfcam4defst_line125_1214_0 = mux16_vv(lambda_nfcam4defst_line125_1213_0, ct8_37_0, lambda_nfcam4defst_line125_1212_0);
      vector32 lambda_nfcam4defst_line125_1316_0 = mux16_vv(lambda_nfcam4defst_line125_1315_0, lambda_nfcam4defst_line125_1214_0, lambda_nfcam4defst_line125_1170_0);
      vector32 lambda_nfcam4defst_line125_1317_0 = lt16_vv(lambda_nfcam4defst_line125_1316_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1319_0 = lt16_vv(lambda_nfcam4defst_line125_1316_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_nfcam4defst_line125_1185_0 = lambda_onfcam4dent_line229_185_0;
      vector32 lambda_nfcam4defst_line125_1260_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1185_0);
      vector32 lambda_nfcam4defst_line125_1261_0 = gt16_vv(lambda_nfcam4defst_line125_1185_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_nfcam4defst_line125_1262_0 = mux16_vv(lambda_nfcam4defst_line125_1261_0, ct8_37_0, lambda_nfcam4defst_line125_1260_0);
      vector32 lambda_nfcam4defst_line125_1427_0 = gt16_vv(lambda_nfcam4defst_line125_1185_0, lambda_nfcam4defst_line125_1187_0);
      vector32 lambda_nfcam4defst_line125_1428_0 = mux16_vv(lambda_nfcam4defst_line125_1427_0, lambda_nfcam4defst_line125_1262_0, lambda_nfcam4defst_line125_1185_0);
      vector32 lambda_nfcam4defst_line125_1430_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1428_0);
      vector32 lambda_nfcam4defst_line125_1435_0 = mux16_vv(lambda_nfcam4defst_line125_1434_0, lambda_nfcam4defst_line125_1265_0, lambda_nfcam4defst_line125_1186_0);
      vector32 lambda_nfcam4defst_line125_1438_0 = lt16_vv(lambda_nfcam4defst_line125_1435_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_nfcam4defst_line125_1436_0 = lt16_vv(lambda_nfcam4defst_line125_1435_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1437_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1435_0);
      vector32 lambda_nfcam4defst_line125_1439_0 = mux16_vv(lambda_nfcam4defst_line125_1438_0, ct8_37_0, lambda_nfcam4defst_line125_1437_0);
      vector32 lambda_nfcam4defst_line125_1440_0 = mux16_vv(lambda_nfcam4defst_line125_1436_0, lambda_nfcam4defst_line125_1439_0, lambda_nfcam4defst_line125_1435_0);
      vector32 lambda_onfcam4dent_line229_211_0 = mult16_vv(lambda_onfcam4dent_line229_4_0, lambda_nfcam4defst_line125_1440_0);
      vector32 lambda_onfcam4dent_line229_212_pack_9 = lambda_onfcam4dent_line229_211_0;
      vector32 lambda_nfcam4defst_line125_1431_0 = lt16_vv(lambda_nfcam4defst_line125_1428_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_nfcam4defst_line125_1432_0 = mux16_vv(lambda_nfcam4defst_line125_1431_0, ct8_37_0, lambda_nfcam4defst_line125_1430_0);
      vector32 lambda_nfcam4defst_line125_1429_0 = lt16_vv(lambda_nfcam4defst_line125_1428_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1433_0 = mux16_vv(lambda_nfcam4defst_line125_1429_0, lambda_nfcam4defst_line125_1432_0, lambda_nfcam4defst_line125_1428_0);
      vector32 lambda_onfcam4dent_line229_210_0 = mult16_vv(lambda_onfcam4dent_line229_0, lambda_nfcam4defst_line125_1433_0);
      vector32 lambda_onfcam4dent_line229_212_pack_10 = lambda_onfcam4dent_line229_210_0;
      vector32 lambda_nfcam4defst_line125_1365_0 = mux16_vv(lambda_nfcam4defst_line125_1364_0, lambda_nfcam4defst_line125_1235_0, lambda_nfcam4defst_line125_1177_0);
      vector32 lambda_nfcam4defst_line125_1367_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1365_0);
      vector32 lambda_nfcam4defst_line125_1366_0 = lt16_vv(lambda_nfcam4defst_line125_1365_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1368_0 = lt16_vv(lambda_nfcam4defst_line125_1365_0, lambda_nfcam4defst_line125_1268_0);
      vector32 horz_24_0 = sub16_vv(lambda_onfcam4dent_line190_516_0, lambda_onfcam4dent_line190_569_0);
      vector32 lambda_nfcam4defst_line125_1369_0 = mux16_vv(lambda_nfcam4defst_line125_1368_0, ct8_37_0, lambda_nfcam4defst_line125_1367_0);
      vector32 lambda_nfcam4defst_line125_1193_0 = mux16_vv(lambda_nfcam4defst_line125_1188_0, lambda_nfcam4defst_line125_1192_0, lambda_nfcam4defst_line125_1163_0);
      vector32 lambda_nfcam4defst_line125_1267_0 = lt16_vv(lambda_nfcam4defst_line125_1193_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1270_0 = lt16_vv(lambda_nfcam4defst_line125_1193_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_nfcam4defst_line125_1269_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1193_0);
      vector32 lambda_nfcam4defst_line125_1271_0 = mux16_vv(lambda_nfcam4defst_line125_1270_0, ct8_37_0, lambda_nfcam4defst_line125_1269_0);
      vector32 lambda_nfcam4defst_line125_1272_0 = mux16_vv(lambda_nfcam4defst_line125_1267_0, lambda_nfcam4defst_line125_1271_0, lambda_nfcam4defst_line125_1193_0);
      vector32 lambda_onfcam4dent_line229_187_0 = mult16_vv(lambda_onfcam4dent_line229_23_0, lambda_nfcam4defst_line125_1272_0);
      vector32 lambda_onfcam4dent_line229_212_pack_8 = lambda_onfcam4dent_line229_187_0;
      vector32 lambda_onfcam4dent_line229_179_0 = sub16_vv(lambda_onfcam4dent_line190_576_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_nfcam4defst_line125_1179_0 = lambda_onfcam4dent_line229_179_0;
      vector32 lambda_nfcam4defst_line125_1242_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1179_0);
      vector32 lambda_nfcam4defst_line125_1243_0 = gt16_vv(lambda_nfcam4defst_line125_1179_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_nfcam4defst_line125_1244_0 = mux16_vv(lambda_nfcam4defst_line125_1243_0, ct8_37_0, lambda_nfcam4defst_line125_1242_0);
      vector32 lambda_nfcam4defst_line125_1385_0 = gt16_vv(lambda_nfcam4defst_line125_1179_0, lambda_nfcam4defst_line125_1187_0);
      vector32 lambda_nfcam4defst_line125_1386_0 = mux16_vv(lambda_nfcam4defst_line125_1385_0, lambda_nfcam4defst_line125_1244_0, lambda_nfcam4defst_line125_1179_0);
      vector32 lambda_nfcam4defst_line125_1388_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1386_0);
      vector32 lambda_nfcam4defst_line125_1387_0 = lt16_vv(lambda_nfcam4defst_line125_1386_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1389_0 = lt16_vv(lambda_nfcam4defst_line125_1386_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_nfcam4defst_line125_1390_0 = mux16_vv(lambda_nfcam4defst_line125_1389_0, ct8_37_0, lambda_nfcam4defst_line125_1388_0);
      vector32 lambda_nfcam4defst_line125_1391_0 = mux16_vv(lambda_nfcam4defst_line125_1387_0, lambda_nfcam4defst_line125_1390_0, lambda_nfcam4defst_line125_1386_0);
      vector32 lambda_onfcam4dent_line229_204_0 = mult16_vv(lambda_onfcam4dent_line229_15_0, lambda_nfcam4defst_line125_1391_0);
      vector32 lambda_onfcam4dent_line229_212_pack_4 = lambda_onfcam4dent_line229_204_0;
      vector32 horz_25_0 = abs16_vv(horz_24_0);
      vector32 horz_26_pack_1 = horz_25_0;
      vector32 lambda_nfcam4defst_line125_1318_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1316_0);
      vector32 lambda_nfcam4defst_line125_1320_0 = mux16_vv(lambda_nfcam4defst_line125_1319_0, ct8_37_0, lambda_nfcam4defst_line125_1318_0);
      vector32 lambda_nfcam4defst_line125_1321_0 = mux16_vv(lambda_nfcam4defst_line125_1317_0, lambda_nfcam4defst_line125_1320_0, lambda_nfcam4defst_line125_1316_0);
      vector32 lambda_onfcam4dent_line229_194_0 = mult16_vv(lambda_onfcam4dent_line229_10_0, lambda_nfcam4defst_line125_1321_0);
      vector32 lambda_onfcam4dent_line229_212_pack_7 = lambda_onfcam4dent_line229_194_0;
      vector32 lambda_onfcam4dent_line229_167_0 = sub16_vv(lambda_onfcam4dent_line190_533_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_nfcam4defst_line125_1167_0 = lambda_onfcam4dent_line229_167_0;
      vector32 lambda_nfcam4defst_line125_1294_0 = gt16_vv(lambda_nfcam4defst_line125_1167_0, lambda_nfcam4defst_line125_1187_0);
      vector32 lambda_nfcam4defst_line125_1204_0 = gt16_vv(lambda_nfcam4defst_line125_1167_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_nfcam4defst_line125_1203_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1167_0);
      vector32 lambda_nfcam4defst_line125_1205_0 = mux16_vv(lambda_nfcam4defst_line125_1204_0, ct8_37_0, lambda_nfcam4defst_line125_1203_0);
      vector32 lambda_nfcam4defst_line125_1295_0 = mux16_vv(lambda_nfcam4defst_line125_1294_0, lambda_nfcam4defst_line125_1205_0, lambda_nfcam4defst_line125_1167_0);
      vector32 lambda_nfcam4defst_line125_1296_0 = lt16_vv(lambda_nfcam4defst_line125_1295_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1297_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1295_0);
      vector32 lambda_nfcam4defst_line125_1298_0 = lt16_vv(lambda_nfcam4defst_line125_1295_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_nfcam4defst_line125_1299_0 = mux16_vv(lambda_nfcam4defst_line125_1298_0, ct8_37_0, lambda_nfcam4defst_line125_1297_0);
      vector32 lambda_nfcam4defst_line125_1300_0 = mux16_vv(lambda_nfcam4defst_line125_1296_0, lambda_nfcam4defst_line125_1299_0, lambda_nfcam4defst_line125_1295_0);
      vector32 lambda_onfcam4dent_line229_191_0 = mult16_vv(lambda_onfcam4dent_line229_15_0, lambda_nfcam4defst_line125_1300_0);
      vector32 lambda_onfcam4dent_line229_212_pack_20 = lambda_onfcam4dent_line229_191_0;
      vector32 lambda_nfcam4defst_line125_1223_0 = mux16_vv(lambda_nfcam4defst_line125_1222_0, ct8_37_0, lambda_nfcam4defst_line125_1221_0);
      vector32 lambda_onfcam4dent_line229_165_0 = sub16_vv(lambda_onfcam4dent_line190_527_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_nfcam4defst_line125_1165_0 = lambda_onfcam4dent_line229_165_0;
      vector32 lambda_nfcam4defst_line125_1280_0 = gt16_vv(lambda_nfcam4defst_line125_1165_0, lambda_nfcam4defst_line125_1187_0);
      vector32 lambda_nfcam4defst_line125_1198_0 = gt16_vv(lambda_nfcam4defst_line125_1165_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_nfcam4defst_line125_1197_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1165_0);
      vector32 lambda_nfcam4defst_line125_1199_0 = mux16_vv(lambda_nfcam4defst_line125_1198_0, ct8_37_0, lambda_nfcam4defst_line125_1197_0);
      vector32 lambda_nfcam4defst_line125_1281_0 = mux16_vv(lambda_nfcam4defst_line125_1280_0, lambda_nfcam4defst_line125_1199_0, lambda_nfcam4defst_line125_1165_0);
      vector32 lambda_nfcam4defst_line125_1283_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1281_0);
      vector32 lambda_nfcam4defst_line125_1282_0 = lt16_vv(lambda_nfcam4defst_line125_1281_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1284_0 = lt16_vv(lambda_nfcam4defst_line125_1281_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_nfcam4defst_line125_1285_0 = mux16_vv(lambda_nfcam4defst_line125_1284_0, ct8_37_0, lambda_nfcam4defst_line125_1283_0);
      vector32 lambda_nfcam4defst_line125_1201_0 = gt16_vv(lambda_nfcam4defst_line125_1166_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_nfcam4defst_line125_1202_0 = mux16_vv(lambda_nfcam4defst_line125_1201_0, ct8_37_0, lambda_nfcam4defst_line125_1200_0);
      vector32 lambda_onfcam4dent_line253_23_0 = lambda_onfcam4dent_line253_22_0;
      vector32 lambda_onfcam4dent_line229_182_0 = sub16_vv(lambda_onfcam4dent_line190_586_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_nfcam4defst_line125_1182_0 = lambda_onfcam4dent_line229_182_0;
      vector32 lambda_nfcam4defst_line125_1406_0 = gt16_vv(lambda_nfcam4defst_line125_1182_0, lambda_nfcam4defst_line125_1187_0);
      vector32 lambda_nfcam4defst_line125_1252_0 = gt16_vv(lambda_nfcam4defst_line125_1182_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_nfcam4defst_line125_1251_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1182_0);
      vector32 lambda_nfcam4defst_line125_1253_0 = mux16_vv(lambda_nfcam4defst_line125_1252_0, ct8_37_0, lambda_nfcam4defst_line125_1251_0);
      vector32 lambda_nfcam4defst_line125_1407_0 = mux16_vv(lambda_nfcam4defst_line125_1406_0, lambda_nfcam4defst_line125_1253_0, lambda_nfcam4defst_line125_1182_0);
      vector32 lambda_nfcam4defst_line125_1409_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1407_0);
      vector32 lambda_onfcam4dent_line229_175_0 = sub16_vv(lambda_onfcam4dent_line190_562_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_nfcam4defst_line125_1175_0 = lambda_onfcam4dent_line229_175_0;
      vector32 lambda_nfcam4defst_line125_1227_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1175_0);
      vector32 lambda_nfcam4defst_line125_1228_0 = gt16_vv(lambda_nfcam4defst_line125_1175_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_nfcam4defst_line125_1229_0 = mux16_vv(lambda_nfcam4defst_line125_1228_0, ct8_37_0, lambda_nfcam4defst_line125_1227_0);
      vector32 lambda_onfcam4dent_line229_183_0 = sub16_vv(lambda_onfcam4dent_line190_589_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_nfcam4defst_line125_1183_0 = lambda_onfcam4dent_line229_183_0;
      vector32 lambda_nfcam4defst_line125_1254_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1183_0);
      vector32 lambda_nfcam4defst_line125_1370_0 = mux16_vv(lambda_nfcam4defst_line125_1366_0, lambda_nfcam4defst_line125_1369_0, lambda_nfcam4defst_line125_1365_0);
      vector32 lambda_onfcam4dent_line229_201_0 = mult16_vv(lambda_onfcam4dent_line229_10_0, lambda_nfcam4defst_line125_1370_0);
      vector32 lambda_onfcam4dent_line229_212_pack_11 = lambda_onfcam4dent_line229_201_0;
      vector32 lambda_nfcam4defst_line125_1287_0 = gt16_vv(lambda_nfcam4defst_line125_1166_0, lambda_nfcam4defst_line125_1187_0);
      vector32 lambda_nfcam4defst_line125_1288_0 = mux16_vv(lambda_nfcam4defst_line125_1287_0, lambda_nfcam4defst_line125_1202_0, lambda_nfcam4defst_line125_1166_0);
      vector32 lambda_nfcam4defst_line125_1291_0 = lt16_vv(lambda_nfcam4defst_line125_1288_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_nfcam4defst_line125_1289_0 = lt16_vv(lambda_nfcam4defst_line125_1288_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1290_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1288_0);
      vector32 lambda_nfcam4defst_line125_1292_0 = mux16_vv(lambda_nfcam4defst_line125_1291_0, ct8_37_0, lambda_nfcam4defst_line125_1290_0);
      vector32 lambda_nfcam4defst_line125_1293_0 = mux16_vv(lambda_nfcam4defst_line125_1289_0, lambda_nfcam4defst_line125_1292_0, lambda_nfcam4defst_line125_1288_0);
      vector32 lambda_onfcam4dent_line229_190_0 = mult16_vv(lambda_onfcam4dent_line229_0, lambda_nfcam4defst_line125_1293_0);
      vector32 lambda_onfcam4dent_line229_212_pack_14 = lambda_onfcam4dent_line229_190_0;
      vector32 lambda_nfcam4defst_line125_1336_0 = gt16_vv(lambda_nfcam4defst_line125_1173_0, lambda_nfcam4defst_line125_1187_0);
      vector32 lambda_nfcam4defst_line125_1337_0 = mux16_vv(lambda_nfcam4defst_line125_1336_0, lambda_nfcam4defst_line125_1223_0, lambda_nfcam4defst_line125_1173_0);
      vector32 lambda_nfcam4defst_line125_1339_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1337_0);
      vector32 lambda_nfcam4defst_line125_1340_0 = lt16_vv(lambda_nfcam4defst_line125_1337_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_nfcam4defst_line125_1338_0 = lt16_vv(lambda_nfcam4defst_line125_1337_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1341_0 = mux16_vv(lambda_nfcam4defst_line125_1340_0, ct8_37_0, lambda_nfcam4defst_line125_1339_0);
      vector32 lambda_nfcam4defst_line125_1342_0 = mux16_vv(lambda_nfcam4defst_line125_1338_0, lambda_nfcam4defst_line125_1341_0, lambda_nfcam4defst_line125_1337_0);
      vector32 lambda_onfcam4dent_line229_197_0 = mult16_vv(lambda_onfcam4dent_line229_15_0, lambda_nfcam4defst_line125_1342_0);
      vector32 lambda_onfcam4dent_line229_212_pack_0 = lambda_onfcam4dent_line229_197_0;
      vector32 lambda_onfcam4dent_line229_172_0 = sub16_vv(lambda_onfcam4dent_line190_552_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_nfcam4defst_line125_1172_0 = lambda_onfcam4dent_line229_172_0;
      vector32 lambda_nfcam4defst_line125_1219_0 = gt16_vv(lambda_nfcam4defst_line125_1172_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_nfcam4defst_line125_1329_0 = gt16_vv(lambda_nfcam4defst_line125_1172_0, lambda_nfcam4defst_line125_1187_0);
      vector32 lambda_nfcam4defst_line125_1218_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1172_0);
      vector32 lambda_nfcam4defst_line125_1220_0 = mux16_vv(lambda_nfcam4defst_line125_1219_0, ct8_37_0, lambda_nfcam4defst_line125_1218_0);
      vector32 lambda_nfcam4defst_line125_1330_0 = mux16_vv(lambda_nfcam4defst_line125_1329_0, lambda_nfcam4defst_line125_1220_0, lambda_nfcam4defst_line125_1172_0);
      vector32 lambda_nfcam4defst_line125_1331_0 = lt16_vv(lambda_nfcam4defst_line125_1330_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1333_0 = lt16_vv(lambda_nfcam4defst_line125_1330_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_onfcam4dent_line190_592_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_510_0, lambda_onfcam4dent_line190_591_0);
      vector32 lambda_onfcam4dent_line190_593_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_473_0, lambda_onfcam4dent_line190_592_0);
      vector32 lambda_onfcam4dent_line229_184_0 = sub16_vv(lambda_onfcam4dent_line190_593_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_nfcam4defst_line125_1184_0 = lambda_onfcam4dent_line229_184_0;
      vector32 lambda_nfcam4defst_line125_1257_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1184_0);
      vector32 lambda_nfcam4defst_line125_1258_0 = gt16_vv(lambda_nfcam4defst_line125_1184_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_nfcam4defst_line125_1259_0 = mux16_vv(lambda_nfcam4defst_line125_1258_0, ct8_37_0, lambda_nfcam4defst_line125_1257_0);
      vector32 lambda_nfcam4defst_line125_1420_0 = gt16_vv(lambda_nfcam4defst_line125_1184_0, lambda_nfcam4defst_line125_1187_0);
      vector32 vert_26_0 = sub16_vv(lambda_onfcam4dent_line190_516_0, lambda_onfcam4dent_line190_580_0);
      vector32 vert_27_0 = abs16_vv(vert_26_0);
      vector32 vert_28_pack_1 = vert_27_0;
      // max vert_28_0 <= (vert_28_pack_1 , vert_28_pack_0)
      vector32 vert_28_0_cotmp_1 = max16_vv(vert_28_pack_1, vert_28_pack_0);
      vector32 vert_28_0 = vert_28_0_cotmp_1;

      vector32 vert_29_0 = vert_28_0;
      vector32 vert_30_0 = mux16_vv(vert_8_0, vert_29_0, ct8_37_0);
      vector32 lambda_nfcam4defst_line125_1171_0 = lambda_onfcam4dent_line229_171_0;
      vector32 lambda_nfcam4defst_line125_1215_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1171_0);
      vector32 lambda_nfcam4defst_line125_1322_0 = gt16_vv(lambda_nfcam4defst_line125_1171_0, lambda_nfcam4defst_line125_1187_0);
      vector32 lambda_nfcam4defst_line125_1216_0 = gt16_vv(lambda_nfcam4defst_line125_1171_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_nfcam4defst_line125_1217_0 = mux16_vv(lambda_nfcam4defst_line125_1216_0, ct8_37_0, lambda_nfcam4defst_line125_1215_0);
      vector32 lambda_nfcam4defst_line125_1323_0 = mux16_vv(lambda_nfcam4defst_line125_1322_0, lambda_nfcam4defst_line125_1217_0, lambda_nfcam4defst_line125_1171_0);
      vector32 lambda_nfcam4defst_line125_1326_0 = lt16_vv(lambda_nfcam4defst_line125_1323_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_nfcam4defst_line125_1324_0 = lt16_vv(lambda_nfcam4defst_line125_1323_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1325_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1323_0);
      vector32 lambda_nfcam4defst_line125_1327_0 = mux16_vv(lambda_nfcam4defst_line125_1326_0, ct8_37_0, lambda_nfcam4defst_line125_1325_0);
      vector32 lambda_nfcam4defst_line125_1328_0 = mux16_vv(lambda_nfcam4defst_line125_1324_0, lambda_nfcam4defst_line125_1327_0, lambda_nfcam4defst_line125_1323_0);
      vector32 lambda_onfcam4dent_line229_195_0 = mult16_vv(lambda_onfcam4dent_line229_4_0, lambda_nfcam4defst_line125_1328_0);
      vector32 lambda_onfcam4dent_line229_212_pack_15 = lambda_onfcam4dent_line229_195_0;
      vector32 lambda_nfcam4defst_line125_1286_0 = mux16_vv(lambda_nfcam4defst_line125_1282_0, lambda_nfcam4defst_line125_1285_0, lambda_nfcam4defst_line125_1281_0);
      vector32 lambda_onfcam4dent_line229_189_0 = mult16_vv(lambda_onfcam4dent_line229_4_0, lambda_nfcam4defst_line125_1286_0);
      vector32 lambda_onfcam4dent_line229_212_pack_23 = lambda_onfcam4dent_line229_189_0;
      vector32 lambda_onfcam4dent_line190_541_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_487_0, lambda_onfcam4dent_line190_540_0);
      vector32 horz_22_0 = sub16_vv(lambda_onfcam4dent_line190_516_0, lambda_onfcam4dent_line190_541_0);
      vector32 lambda_onfcam4dent_line229_169_0 = sub16_vv(lambda_onfcam4dent_line190_541_0, lambda_onfcam4dent_line190_516_0);
      vector32 horz_23_0 = abs16_vv(horz_22_0);
      vector32 lambda_nfcam4defst_line125_1169_0 = lambda_onfcam4dent_line229_169_0;
      vector32 lambda_nfcam4defst_line125_1209_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1169_0);
      vector32 lambda_nfcam4defst_line125_1308_0 = gt16_vv(lambda_nfcam4defst_line125_1169_0, lambda_nfcam4defst_line125_1187_0);
      vector32 lambda_nfcam4defst_line125_1210_0 = gt16_vv(lambda_nfcam4defst_line125_1169_0, lambda_nfcam4defst_line125_1189_0);
      vector32 horz_26_pack_0 = horz_23_0;
      // max horz_26_0 <= (horz_26_pack_1 , horz_26_pack_0)
      vector32 horz_26_0_cotmp_1 = max16_vv(horz_26_pack_1, horz_26_pack_0);
      vector32 horz_26_0 = horz_26_0_cotmp_1;

      vector32 horz_27_0 = horz_26_0;
      vector32 horz_28_0 = mux16_vv(vert_8_0, horz_27_0, ct8_37_0);
      vector32 denDiff_48_0 = sub16_vv(vert_30_0, horz_28_0);
      vector32 denDiff_49_0 = lt16_vv(denDiff_48_0, denDiff_14_0);
      vector32 denDiff_51_0 = gt16_vv(denDiff_48_0, denDiff_13_0);
      vector32 denDiff_52_0 = and16_vv(vert_8_0, denDiff_51_0);
      vector32 dirThr_11_0 = mult16_vv(denDiff_48_0, den_109_0);
      vector32 dirThr_12_0 = rshift16_vv(dirThr_11_0, dirThr_2_0);
      vector32 dirThr_13_0 = mux16_vv(vert_8_0, dirThr_12_0, ct8_37_0);
      vector32 lambda_onfcam4dent_line215_16_0 = sub16_vv(den_129_0, dirThr_13_0);
      vector32 lambda_nfcam4defst_line125_1441_pack_1 = lambda_onfcam4dent_line215_16_0;
      vector32 lambda_onfcam4dent_line204_16_0 = add16_vv(den_129_0, dirThr_13_0);
      vector32 lambda_nfcam4defst_line125_1495_pack_1 = lambda_onfcam4dent_line204_16_0;
      // max lambda_nfcam4defst_line125_1495_0 <= (lambda_nfcam4defst_line125_1495_pack_1 , lambda_nfcam4defst_line125_1495_pack_0)
      vector32 lambda_nfcam4defst_line125_1495_0_cotmp_1 = max16_vv(lambda_nfcam4defst_line125_1495_pack_1, lambda_nfcam4defst_line125_1495_pack_0);
      vector32 lambda_nfcam4defst_line125_1495_0 = lambda_nfcam4defst_line125_1495_0_cotmp_1;

      vector32 lambda_nfcam4defst_line125_1535_0 = gt16_vv(lambda_nfcam4defst_line125_1166_0, lambda_nfcam4defst_line125_1495_0);
      vector32 lambda_nfcam4defst_line125_1528_0 = gt16_vv(lambda_nfcam4defst_line125_1162_0, lambda_nfcam4defst_line125_1495_0);
      vector32 lambda_nfcam4defst_line125_1514_0 = inv16_vv(lambda_nfcam4defst_line125_1495_0);
      vector32 lambda_nfcam4defst_line125_1521_0 = gt16_vv(lambda_nfcam4defst_line125_1185_0, lambda_nfcam4defst_line125_1495_0);
      vector32 lambda_nfcam4defst_line125_1496_0 = gt16_vv(lambda_nfcam4defst_line125_1177_0, lambda_nfcam4defst_line125_1495_0);
      vector32 lambda_nfcam4defst_line125_1516_0 = mult16_vv(calcXtk_142_0, lambda_nfcam4defst_line125_1495_0);
      vector32 lambda_nfcam4defst_line125_1542_0 = gt16_vv(lambda_nfcam4defst_line125_1169_0, lambda_nfcam4defst_line125_1495_0);
      // max lambda_nfcam4defst_line125_1441_0 <= (lambda_nfcam4defst_line125_1441_pack_1 , lambda_nfcam4defst_line125_1441_pack_0)
      vector32 lambda_nfcam4defst_line125_1441_0_cotmp_1 = max16_vv(lambda_nfcam4defst_line125_1441_pack_1, lambda_nfcam4defst_line125_1441_pack_0);
      vector32 lambda_nfcam4defst_line125_1441_0 = lambda_nfcam4defst_line125_1441_0_cotmp_1;

      vector32 lambda_nfcam4defst_line125_1474_0 = gt16_vv(lambda_nfcam4defst_line125_1162_0, lambda_nfcam4defst_line125_1441_0);
      vector32 lambda_nfcam4defst_line125_1443_0 = lshift16_vv(lambda_nfcam4defst_line125_1441_0, lambda_onfcam4dpct_line120_311_0);
      vector32 lambda_nfcam4defst_line125_1452_0 = gt16_vv(lambda_nfcam4defst_line125_1162_0, lambda_nfcam4defst_line125_1443_0);
      vector32 lambda_nfcam4defst_line125_1481_0 = gt16_vv(lambda_nfcam4defst_line125_1182_0, lambda_nfcam4defst_line125_1441_0);
      vector32 lambda_nfcam4defst_line125_1460_0 = inv16_vv(lambda_nfcam4defst_line125_1441_0);
      vector32 lambda_nfcam4defst_line125_1462_0 = mult16_vv(calcXtk_142_0, lambda_nfcam4defst_line125_1441_0);
      vector32 lambda_nfcam4defst_line125_1451_0 = sub16_vv(lambda_nfcam4defst_line125_1443_0, lambda_nfcam4defst_line125_1162_0);
      vector32 lambda_nfcam4defst_line125_1453_0 = mux16_vv(lambda_nfcam4defst_line125_1452_0, ct8_37_0, lambda_nfcam4defst_line125_1451_0);
      vector32 lambda_nfcam4defst_line125_1455_0 = gt16_vv(lambda_nfcam4defst_line125_1182_0, lambda_nfcam4defst_line125_1443_0);
      vector32 lambda_nfcam4defst_line125_1457_0 = sub16_vv(lambda_nfcam4defst_line125_1443_0, lambda_nfcam4defst_line125_1180_0);
      vector32 lambda_nfcam4defst_line125_1442_0 = gt16_vv(lambda_nfcam4defst_line125_1170_0, lambda_nfcam4defst_line125_1441_0);
      vector32 lambda_nfcam4defst_line125_1454_0 = sub16_vv(lambda_nfcam4defst_line125_1443_0, lambda_nfcam4defst_line125_1182_0);
      vector32 lambda_nfcam4defst_line125_1488_0 = gt16_vv(lambda_nfcam4defst_line125_1180_0, lambda_nfcam4defst_line125_1441_0);
      vector32 lambda_nfcam4defst_line125_1458_0 = gt16_vv(lambda_nfcam4defst_line125_1180_0, lambda_nfcam4defst_line125_1443_0);
      vector32 lambda_nfcam4defst_line125_1445_0 = gt16_vv(lambda_nfcam4defst_line125_1170_0, lambda_nfcam4defst_line125_1443_0);
      vector32 lambda_nfcam4defst_line125_1456_0 = mux16_vv(lambda_nfcam4defst_line125_1455_0, ct8_37_0, lambda_nfcam4defst_line125_1454_0);
      vector32 lambda_nfcam4defst_line125_1482_0 = mux16_vv(lambda_nfcam4defst_line125_1481_0, lambda_nfcam4defst_line125_1456_0, lambda_nfcam4defst_line125_1182_0);
      vector32 lambda_nfcam4defst_line125_1485_0 = lt16_vv(lambda_nfcam4defst_line125_1482_0, lambda_nfcam4defst_line125_1462_0);
      vector32 lambda_nfcam4defst_line125_1483_0 = lt16_vv(lambda_nfcam4defst_line125_1482_0, lambda_nfcam4defst_line125_1460_0);
      vector32 lambda_nfcam4defst_line125_1484_0 = sub16_vv(lambda_nfcam4defst_line125_1462_0, lambda_nfcam4defst_line125_1482_0);
      vector32 lambda_nfcam4defst_line125_1459_0 = mux16_vv(lambda_nfcam4defst_line125_1458_0, ct8_37_0, lambda_nfcam4defst_line125_1457_0);
      vector32 lambda_nfcam4defst_line125_1489_0 = mux16_vv(lambda_nfcam4defst_line125_1488_0, lambda_nfcam4defst_line125_1459_0, lambda_nfcam4defst_line125_1180_0);
      vector32 lambda_nfcam4defst_line125_1490_0 = lt16_vv(lambda_nfcam4defst_line125_1489_0, lambda_nfcam4defst_line125_1460_0);
      vector32 lambda_nfcam4defst_line125_1491_0 = sub16_vv(lambda_nfcam4defst_line125_1462_0, lambda_nfcam4defst_line125_1489_0);
      vector32 lambda_nfcam4defst_line125_1486_0 = mux16_vv(lambda_nfcam4defst_line125_1485_0, ct8_37_0, lambda_nfcam4defst_line125_1484_0);
      vector32 lambda_nfcam4defst_line125_1487_0 = mux16_vv(lambda_nfcam4defst_line125_1483_0, lambda_nfcam4defst_line125_1486_0, lambda_nfcam4defst_line125_1482_0);
      vector32 lambda_nfcam4defst_line125_1475_0 = mux16_vv(lambda_nfcam4defst_line125_1474_0, lambda_nfcam4defst_line125_1453_0, lambda_nfcam4defst_line125_1162_0);
      vector32 lambda_nfcam4defst_line125_1478_0 = lt16_vv(lambda_nfcam4defst_line125_1475_0, lambda_nfcam4defst_line125_1462_0);
      vector32 lambda_nfcam4defst_line125_1477_0 = sub16_vv(lambda_nfcam4defst_line125_1462_0, lambda_nfcam4defst_line125_1475_0);
      vector32 lambda_nfcam4defst_line125_1479_0 = mux16_vv(lambda_nfcam4defst_line125_1478_0, ct8_37_0, lambda_nfcam4defst_line125_1477_0);
      vector32 lambda_nfcam4defst_line125_1476_0 = lt16_vv(lambda_nfcam4defst_line125_1475_0, lambda_nfcam4defst_line125_1460_0);
      vector32 lambda_nfcam4defst_line125_1480_0 = mux16_vv(lambda_nfcam4defst_line125_1476_0, lambda_nfcam4defst_line125_1479_0, lambda_nfcam4defst_line125_1475_0);
      vector32 lambda_onfcam4dent_line215_18_0 = lshift16_vv(lambda_nfcam4defst_line125_1480_0, lambda_onfcam4dpct_line120_311_0);
      vector32 lambda_onfcam4dent_line215_20_pack_2 = lambda_onfcam4dent_line215_18_0;
      vector32 lambda_onfcam4dent_line215_20_pack_4 = lambda_nfcam4defst_line125_1487_0;
      vector32 lambda_nfcam4defst_line125_1492_0 = lt16_vv(lambda_nfcam4defst_line125_1489_0, lambda_nfcam4defst_line125_1462_0);
      vector32 lambda_nfcam4defst_line125_1493_0 = mux16_vv(lambda_nfcam4defst_line125_1492_0, ct8_37_0, lambda_nfcam4defst_line125_1491_0);
      vector32 lambda_nfcam4defst_line125_1494_0 = mux16_vv(lambda_nfcam4defst_line125_1490_0, lambda_nfcam4defst_line125_1493_0, lambda_nfcam4defst_line125_1489_0);
      vector32 lambda_onfcam4dent_line215_19_0 = lshift16_vv(lambda_nfcam4defst_line125_1494_0, lambda_onfcam4dpct_line120_311_0);
      vector32 lambda_onfcam4dent_line215_20_pack_3 = lambda_onfcam4dent_line215_19_0;
      vector32 lambda_nfcam4defst_line125_1211_0 = mux16_vv(lambda_nfcam4defst_line125_1210_0, ct8_37_0, lambda_nfcam4defst_line125_1209_0);
      vector32 lambda_onfcam4dent_line190_564_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_563_0, lambda_onfcam4dent_line190_498_0);
      vector32 lambda_onfcam4dent_line190_565_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_563_0, lambda_onfcam4dent_line190_564_0);
      vector32 lambda_onfcam4dent_line229_176_0 = sub16_vv(lambda_onfcam4dent_line190_565_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_nfcam4defst_line125_1176_0 = lambda_onfcam4dent_line229_176_0;
      vector32 lambda_nfcam4defst_line125_1231_0 = gt16_vv(lambda_nfcam4defst_line125_1176_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_nfcam4defst_line125_1230_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1176_0);
      vector32 lambda_nfcam4defst_line125_1357_0 = gt16_vv(lambda_nfcam4defst_line125_1176_0, lambda_nfcam4defst_line125_1187_0);
      vector32 lambda_nfcam4defst_line125_1449_0 = gt16_vv(lambda_nfcam4defst_line125_1176_0, lambda_nfcam4defst_line125_1443_0);
      vector32 lambda_nfcam4defst_line125_1467_0 = gt16_vv(lambda_nfcam4defst_line125_1176_0, lambda_nfcam4defst_line125_1441_0);
      vector32 lambda_nfcam4defst_line125_1232_0 = mux16_vv(lambda_nfcam4defst_line125_1231_0, ct8_37_0, lambda_nfcam4defst_line125_1230_0);
      vector32 denDiff_50_0 = and16_vv(vert_8_0, denDiff_49_0);
      vector32 lambda_nfcam4defst_line125_1408_0 = lt16_vv(lambda_nfcam4defst_line125_1407_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1245_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1180_0);
      vector32 lambda_nfcam4defst_line125_1247_0 = mux16_vv(lambda_nfcam4defst_line125_1246_0, ct8_37_0, lambda_nfcam4defst_line125_1245_0);
      vector32 lambda_nfcam4defst_line125_1393_0 = mux16_vv(lambda_nfcam4defst_line125_1392_0, lambda_nfcam4defst_line125_1247_0, lambda_nfcam4defst_line125_1180_0);
      vector32 lambda_nfcam4defst_line125_1395_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1393_0);
      vector32 lambda_nfcam4defst_line125_1396_0 = lt16_vv(lambda_nfcam4defst_line125_1393_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_nfcam4defst_line125_1394_0 = lt16_vv(lambda_nfcam4defst_line125_1393_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1397_0 = mux16_vv(lambda_nfcam4defst_line125_1396_0, ct8_37_0, lambda_nfcam4defst_line125_1395_0);
      vector32 lambda_onfcam4dent_line190_522_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_453_0, lambda_onfcam4dent_line190_521_0);
      vector32 lambda_onfcam4dent_line190_523_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_480_0, lambda_onfcam4dent_line190_522_0);
      vector32 lambda_onfcam4dent_line229_164_0 = sub16_vv(lambda_onfcam4dent_line190_523_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_nfcam4defst_line125_1164_0 = lambda_onfcam4dent_line229_164_0;
      vector32 lambda_nfcam4defst_line125_1194_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1164_0);
      vector32 lambda_nfcam4defst_line125_1273_0 = gt16_vv(lambda_nfcam4defst_line125_1164_0, lambda_nfcam4defst_line125_1187_0);
      vector32 lambda_nfcam4defst_line125_1195_0 = gt16_vv(lambda_nfcam4defst_line125_1164_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_nfcam4defst_line125_1196_0 = mux16_vv(lambda_nfcam4defst_line125_1195_0, ct8_37_0, lambda_nfcam4defst_line125_1194_0);
      vector32 lambda_nfcam4defst_line125_1274_0 = mux16_vv(lambda_nfcam4defst_line125_1273_0, lambda_nfcam4defst_line125_1196_0, lambda_nfcam4defst_line125_1164_0);
      vector32 lambda_nfcam4defst_line125_1276_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1274_0);
      vector32 lambda_nfcam4defst_line125_1277_0 = lt16_vv(lambda_nfcam4defst_line125_1274_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_nfcam4defst_line125_1278_0 = mux16_vv(lambda_nfcam4defst_line125_1277_0, ct8_37_0, lambda_nfcam4defst_line125_1276_0);
      vector32 lambda_nfcam4defst_line125_1275_0 = lt16_vv(lambda_nfcam4defst_line125_1274_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1279_0 = mux16_vv(lambda_nfcam4defst_line125_1275_0, lambda_nfcam4defst_line125_1278_0, lambda_nfcam4defst_line125_1274_0);
      vector32 lambda_onfcam4dent_line229_188_0 = mult16_vv(lambda_onfcam4dent_line229_4_0, lambda_nfcam4defst_line125_1279_0);
      vector32 lambda_onfcam4dent_line229_212_pack_1 = lambda_onfcam4dent_line229_188_0;
      vector32 lambda_nfcam4defst_line125_1410_0 = lt16_vv(lambda_nfcam4defst_line125_1407_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_nfcam4defst_line125_1411_0 = mux16_vv(lambda_nfcam4defst_line125_1410_0, ct8_37_0, lambda_nfcam4defst_line125_1409_0);
      vector32 lambda_nfcam4defst_line125_1412_0 = mux16_vv(lambda_nfcam4defst_line125_1408_0, lambda_nfcam4defst_line125_1411_0, lambda_nfcam4defst_line125_1407_0);
      vector32 lambda_onfcam4dent_line229_207_0 = mult16_vv(lambda_onfcam4dent_line229_0, lambda_nfcam4defst_line125_1412_0);
      vector32 lambda_onfcam4dent_line229_212_pack_22 = lambda_onfcam4dent_line229_207_0;
      vector32 lambda_nfcam4defst_line125_1421_0 = mux16_vv(lambda_nfcam4defst_line125_1420_0, lambda_nfcam4defst_line125_1259_0, lambda_nfcam4defst_line125_1184_0);
      vector32 lambda_nfcam4defst_line125_1423_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1421_0);
      vector32 lambda_nfcam4defst_line125_1422_0 = lt16_vv(lambda_nfcam4defst_line125_1421_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1424_0 = lt16_vv(lambda_nfcam4defst_line125_1421_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_nfcam4defst_line125_1413_0 = gt16_vv(lambda_nfcam4defst_line125_1183_0, lambda_nfcam4defst_line125_1187_0);
      vector32 lambda_nfcam4defst_line125_1350_0 = gt16_vv(lambda_nfcam4defst_line125_1175_0, lambda_nfcam4defst_line125_1187_0);
      vector32 lambda_nfcam4defst_line125_1351_0 = mux16_vv(lambda_nfcam4defst_line125_1350_0, lambda_nfcam4defst_line125_1229_0, lambda_nfcam4defst_line125_1175_0);
      vector32 lambda_nfcam4defst_line125_1353_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1351_0);
      vector32 lambda_nfcam4defst_line125_1354_0 = lt16_vv(lambda_nfcam4defst_line125_1351_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_nfcam4defst_line125_1355_0 = mux16_vv(lambda_nfcam4defst_line125_1354_0, ct8_37_0, lambda_nfcam4defst_line125_1353_0);
      vector32 lambda_nfcam4defst_line125_1352_0 = lt16_vv(lambda_nfcam4defst_line125_1351_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1356_0 = mux16_vv(lambda_nfcam4defst_line125_1352_0, lambda_nfcam4defst_line125_1355_0, lambda_nfcam4defst_line125_1351_0);
      vector32 lambda_onfcam4dent_line229_199_0 = mult16_vv(lambda_onfcam4dent_line229_23_0, lambda_nfcam4defst_line125_1356_0);
      vector32 lambda_onfcam4dent_line229_212_pack_16 = lambda_onfcam4dent_line229_199_0;
      vector32 lambda_nfcam4defst_line125_1255_0 = gt16_vv(lambda_nfcam4defst_line125_1183_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_nfcam4defst_line125_1256_0 = mux16_vv(lambda_nfcam4defst_line125_1255_0, ct8_37_0, lambda_nfcam4defst_line125_1254_0);
      vector32 lambda_nfcam4defst_line125_1414_0 = mux16_vv(lambda_nfcam4defst_line125_1413_0, lambda_nfcam4defst_line125_1256_0, lambda_nfcam4defst_line125_1183_0);
      vector32 lambda_nfcam4defst_line125_1416_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1414_0);
      vector32 lambda_nfcam4defst_line125_1417_0 = lt16_vv(lambda_nfcam4defst_line125_1414_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_nfcam4defst_line125_1418_0 = mux16_vv(lambda_nfcam4defst_line125_1417_0, ct8_37_0, lambda_nfcam4defst_line125_1416_0);
      vector32 lambda_nfcam4defst_line125_1415_0 = lt16_vv(lambda_nfcam4defst_line125_1414_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1419_0 = mux16_vv(lambda_nfcam4defst_line125_1415_0, lambda_nfcam4defst_line125_1418_0, lambda_nfcam4defst_line125_1414_0);
      vector32 lambda_onfcam4dent_line229_208_0 = mult16_vv(lambda_onfcam4dent_line229_23_0, lambda_nfcam4defst_line125_1419_0);
      vector32 lambda_onfcam4dent_line229_212_pack_6 = lambda_onfcam4dent_line229_208_0;
      vector32 lambda_nfcam4defst_line125_1358_0 = mux16_vv(lambda_nfcam4defst_line125_1357_0, lambda_nfcam4defst_line125_1232_0, lambda_nfcam4defst_line125_1176_0);
      vector32 lambda_nfcam4defst_line125_1360_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1358_0);
      vector32 lambda_nfcam4defst_line125_1359_0 = lt16_vv(lambda_nfcam4defst_line125_1358_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1361_0 = lt16_vv(lambda_nfcam4defst_line125_1358_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_nfcam4defst_line125_1362_0 = mux16_vv(lambda_nfcam4defst_line125_1361_0, ct8_37_0, lambda_nfcam4defst_line125_1360_0);
      vector32 lambda_nfcam4defst_line125_1363_0 = mux16_vv(lambda_nfcam4defst_line125_1359_0, lambda_nfcam4defst_line125_1362_0, lambda_nfcam4defst_line125_1358_0);
      vector32 lambda_onfcam4dent_line229_200_0 = mult16_vv(lambda_onfcam4dent_line229_0, lambda_nfcam4defst_line125_1363_0);
      vector32 lambda_onfcam4dent_line229_212_pack_2 = lambda_onfcam4dent_line229_200_0;
      vector32 lambda_nfcam4defst_line125_1309_0 = mux16_vv(lambda_nfcam4defst_line125_1308_0, lambda_nfcam4defst_line125_1211_0, lambda_nfcam4defst_line125_1169_0);
      vector32 lambda_nfcam4defst_line125_1311_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1309_0);
      vector32 lambda_nfcam4defst_line125_1312_0 = lt16_vv(lambda_nfcam4defst_line125_1309_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_nfcam4defst_line125_1313_0 = mux16_vv(lambda_nfcam4defst_line125_1312_0, ct8_37_0, lambda_nfcam4defst_line125_1311_0);
      vector32 lambda_nfcam4defst_line125_1310_0 = lt16_vv(lambda_nfcam4defst_line125_1309_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1314_0 = mux16_vv(lambda_nfcam4defst_line125_1310_0, lambda_nfcam4defst_line125_1313_0, lambda_nfcam4defst_line125_1309_0);
      vector32 lambda_onfcam4dent_line229_193_0 = mult16_vv(lambda_onfcam4dent_line229_10_0, lambda_nfcam4defst_line125_1314_0);
      vector32 lambda_onfcam4dent_line229_212_pack_13 = lambda_onfcam4dent_line229_193_0;
      vector32 lambda_nfcam4defst_line125_1304_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1302_0);
      vector32 lambda_nfcam4defst_line125_1306_0 = mux16_vv(lambda_nfcam4defst_line125_1305_0, ct8_37_0, lambda_nfcam4defst_line125_1304_0);
      vector32 lambda_nfcam4defst_line125_1307_0 = mux16_vv(lambda_nfcam4defst_line125_1303_0, lambda_nfcam4defst_line125_1306_0, lambda_nfcam4defst_line125_1302_0);
      vector32 lambda_onfcam4dent_line229_192_0 = mult16_vv(lambda_onfcam4dent_line229_4_0, lambda_nfcam4defst_line125_1307_0);
      vector32 lambda_onfcam4dent_line229_212_pack_5 = lambda_onfcam4dent_line229_192_0;
      vector32 lambda_nfcam4defst_line125_1444_0 = sub16_vv(lambda_nfcam4defst_line125_1443_0, lambda_nfcam4defst_line125_1170_0);
      vector32 lambda_nfcam4defst_line125_1446_0 = mux16_vv(lambda_nfcam4defst_line125_1445_0, ct8_37_0, lambda_nfcam4defst_line125_1444_0);
      vector32 lambda_nfcam4defst_line125_1447_0 = mux16_vv(lambda_nfcam4defst_line125_1442_0, lambda_nfcam4defst_line125_1446_0, lambda_nfcam4defst_line125_1170_0);
      vector32 lambda_nfcam4defst_line125_1463_0 = sub16_vv(lambda_nfcam4defst_line125_1462_0, lambda_nfcam4defst_line125_1447_0);
      vector32 lambda_nfcam4defst_line125_1461_0 = lt16_vv(lambda_nfcam4defst_line125_1447_0, lambda_nfcam4defst_line125_1460_0);
      vector32 lambda_nfcam4defst_line125_1464_0 = lt16_vv(lambda_nfcam4defst_line125_1447_0, lambda_nfcam4defst_line125_1462_0);
      vector32 lambda_nfcam4defst_line125_1465_0 = mux16_vv(lambda_nfcam4defst_line125_1464_0, ct8_37_0, lambda_nfcam4defst_line125_1463_0);
      vector32 lambda_nfcam4defst_line125_1466_0 = mux16_vv(lambda_nfcam4defst_line125_1461_0, lambda_nfcam4defst_line125_1465_0, lambda_nfcam4defst_line125_1447_0);
      vector32 lambda_onfcam4dent_line215_17_0 = lshift16_vv(lambda_nfcam4defst_line125_1466_0, lambda_onfcam4dpct_line120_311_0);
      vector32 lambda_onfcam4dent_line215_20_pack_1 = lambda_onfcam4dent_line215_17_0;
      vector32 lambda_onfcam4dent_line190_500_0 = add16_vv(calcXtk_116_pp_0_1, offsetB_28_0);
      vector32 lambda_onfcam4dent_line190_573_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_500_0, lambda_onfcam4dent_line190_572_0);
      vector32 lambda_onfcam4dent_line229_178_0 = sub16_vv(lambda_onfcam4dent_line190_573_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_nfcam4defst_line125_1178_0 = lambda_onfcam4dent_line229_178_0;
      vector32 lambda_nfcam4defst_line125_1236_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1178_0);
      vector32 lambda_nfcam4defst_line125_1237_0 = gt16_vv(lambda_nfcam4defst_line125_1178_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_nfcam4defst_line125_1371_0 = gt16_vv(lambda_nfcam4defst_line125_1178_0, lambda_nfcam4defst_line125_1187_0);
      vector32 lambda_nfcam4defst_line125_1238_0 = mux16_vv(lambda_nfcam4defst_line125_1237_0, ct8_37_0, lambda_nfcam4defst_line125_1236_0);
      vector32 lambda_nfcam4defst_line125_1372_0 = mux16_vv(lambda_nfcam4defst_line125_1371_0, lambda_nfcam4defst_line125_1238_0, lambda_nfcam4defst_line125_1178_0);
      vector32 lambda_nfcam4defst_line125_1375_0 = lt16_vv(lambda_nfcam4defst_line125_1372_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_nfcam4defst_line125_1373_0 = lt16_vv(lambda_nfcam4defst_line125_1372_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1374_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1372_0);
      vector32 lambda_nfcam4defst_line125_1376_0 = mux16_vv(lambda_nfcam4defst_line125_1375_0, ct8_37_0, lambda_nfcam4defst_line125_1374_0);
      vector32 lambda_nfcam4defst_line125_1497_0 = lshift16_vv(lambda_nfcam4defst_line125_1495_0, lambda_onfcam4dpct_line120_311_0);
      vector32 lambda_nfcam4defst_line125_1509_0 = gt16_vv(lambda_nfcam4defst_line125_1166_0, lambda_nfcam4defst_line125_1497_0);
      vector32 lambda_nfcam4defst_line125_1503_0 = gt16_vv(lambda_nfcam4defst_line125_1185_0, lambda_nfcam4defst_line125_1497_0);
      vector32 lambda_nfcam4defst_line125_1502_0 = sub16_vv(lambda_nfcam4defst_line125_1497_0, lambda_nfcam4defst_line125_1185_0);
      vector32 lambda_nfcam4defst_line125_1498_0 = sub16_vv(lambda_nfcam4defst_line125_1497_0, lambda_nfcam4defst_line125_1177_0);
      vector32 lambda_nfcam4defst_line125_1506_0 = gt16_vv(lambda_nfcam4defst_line125_1162_0, lambda_nfcam4defst_line125_1497_0);
      vector32 lambda_nfcam4defst_line125_1505_0 = sub16_vv(lambda_nfcam4defst_line125_1497_0, lambda_nfcam4defst_line125_1162_0);
      vector32 lambda_nfcam4defst_line125_1507_0 = mux16_vv(lambda_nfcam4defst_line125_1506_0, ct8_37_0, lambda_nfcam4defst_line125_1505_0);
      vector32 lambda_nfcam4defst_line125_1529_0 = mux16_vv(lambda_nfcam4defst_line125_1528_0, lambda_nfcam4defst_line125_1507_0, lambda_nfcam4defst_line125_1162_0);
      vector32 lambda_nfcam4defst_line125_1499_0 = gt16_vv(lambda_nfcam4defst_line125_1177_0, lambda_nfcam4defst_line125_1497_0);
      vector32 lambda_nfcam4defst_line125_1500_0 = mux16_vv(lambda_nfcam4defst_line125_1499_0, ct8_37_0, lambda_nfcam4defst_line125_1498_0);
      vector32 lambda_nfcam4defst_line125_1501_0 = mux16_vv(lambda_nfcam4defst_line125_1496_0, lambda_nfcam4defst_line125_1500_0, lambda_nfcam4defst_line125_1177_0);
      vector32 lambda_nfcam4defst_line125_1515_0 = lt16_vv(lambda_nfcam4defst_line125_1501_0, lambda_nfcam4defst_line125_1514_0);
      vector32 lambda_nfcam4defst_line125_1518_0 = lt16_vv(lambda_nfcam4defst_line125_1501_0, lambda_nfcam4defst_line125_1516_0);
      vector32 lambda_nfcam4defst_line125_1517_0 = sub16_vv(lambda_nfcam4defst_line125_1516_0, lambda_nfcam4defst_line125_1501_0);
      vector32 lambda_nfcam4defst_line125_1504_0 = mux16_vv(lambda_nfcam4defst_line125_1503_0, ct8_37_0, lambda_nfcam4defst_line125_1502_0);
      vector32 lambda_nfcam4defst_line125_1530_0 = lt16_vv(lambda_nfcam4defst_line125_1529_0, lambda_nfcam4defst_line125_1514_0);
      vector32 lambda_nfcam4defst_line125_1519_0 = mux16_vv(lambda_nfcam4defst_line125_1518_0, ct8_37_0, lambda_nfcam4defst_line125_1517_0);
      vector32 lambda_nfcam4defst_line125_1520_0 = mux16_vv(lambda_nfcam4defst_line125_1515_0, lambda_nfcam4defst_line125_1519_0, lambda_nfcam4defst_line125_1501_0);
      vector32 lambda_onfcam4dent_line204_17_0 = lshift16_vv(lambda_nfcam4defst_line125_1520_0, lambda_onfcam4dpct_line120_311_0);
      vector32 lambda_onfcam4dent_line204_20_pack_1 = lambda_onfcam4dent_line204_17_0;
      vector32 lambda_nfcam4defst_line125_1532_0 = lt16_vv(lambda_nfcam4defst_line125_1529_0, lambda_nfcam4defst_line125_1516_0);
      vector32 lambda_nfcam4defst_line125_1508_0 = sub16_vv(lambda_nfcam4defst_line125_1497_0, lambda_nfcam4defst_line125_1166_0);
      vector32 lambda_nfcam4defst_line125_1510_0 = mux16_vv(lambda_nfcam4defst_line125_1509_0, ct8_37_0, lambda_nfcam4defst_line125_1508_0);
      vector32 lambda_nfcam4defst_line125_1536_0 = mux16_vv(lambda_nfcam4defst_line125_1535_0, lambda_nfcam4defst_line125_1510_0, lambda_nfcam4defst_line125_1166_0);
      vector32 lambda_nfcam4defst_line125_1538_0 = sub16_vv(lambda_nfcam4defst_line125_1516_0, lambda_nfcam4defst_line125_1536_0);
      vector32 lambda_nfcam4defst_line125_1522_0 = mux16_vv(lambda_nfcam4defst_line125_1521_0, lambda_nfcam4defst_line125_1504_0, lambda_nfcam4defst_line125_1185_0);
      vector32 lambda_nfcam4defst_line125_1523_0 = lt16_vv(lambda_nfcam4defst_line125_1522_0, lambda_nfcam4defst_line125_1514_0);
      vector32 lambda_nfcam4defst_line125_1525_0 = lt16_vv(lambda_nfcam4defst_line125_1522_0, lambda_nfcam4defst_line125_1516_0);
      vector32 lambda_nfcam4defst_line125_1524_0 = sub16_vv(lambda_nfcam4defst_line125_1516_0, lambda_nfcam4defst_line125_1522_0);
      vector32 lambda_nfcam4defst_line125_1526_0 = mux16_vv(lambda_nfcam4defst_line125_1525_0, ct8_37_0, lambda_nfcam4defst_line125_1524_0);
      vector32 lambda_nfcam4defst_line125_1527_0 = mux16_vv(lambda_nfcam4defst_line125_1523_0, lambda_nfcam4defst_line125_1526_0, lambda_nfcam4defst_line125_1522_0);
      vector32 lambda_onfcam4dent_line204_20_pack_0 = lambda_nfcam4defst_line125_1527_0;
      vector32 lambda_nfcam4defst_line125_1512_0 = gt16_vv(lambda_nfcam4defst_line125_1169_0, lambda_nfcam4defst_line125_1497_0);
      vector32 lambda_nfcam4defst_line125_1531_0 = sub16_vv(lambda_nfcam4defst_line125_1516_0, lambda_nfcam4defst_line125_1529_0);
      vector32 lambda_nfcam4defst_line125_1533_0 = mux16_vv(lambda_nfcam4defst_line125_1532_0, ct8_37_0, lambda_nfcam4defst_line125_1531_0);
      vector32 lambda_nfcam4defst_line125_1539_0 = lt16_vv(lambda_nfcam4defst_line125_1536_0, lambda_nfcam4defst_line125_1516_0);
      vector32 lambda_nfcam4defst_line125_1540_0 = mux16_vv(lambda_nfcam4defst_line125_1539_0, ct8_37_0, lambda_nfcam4defst_line125_1538_0);
      vector32 lambda_nfcam4defst_line125_1534_0 = mux16_vv(lambda_nfcam4defst_line125_1530_0, lambda_nfcam4defst_line125_1533_0, lambda_nfcam4defst_line125_1529_0);
      vector32 lambda_onfcam4dent_line204_18_0 = lshift16_vv(lambda_nfcam4defst_line125_1534_0, lambda_onfcam4dpct_line120_311_0);
      vector32 lambda_onfcam4dent_line204_20_pack_2 = lambda_onfcam4dent_line204_18_0;
      vector32 lambda_nfcam4defst_line125_1448_0 = sub16_vv(lambda_nfcam4defst_line125_1443_0, lambda_nfcam4defst_line125_1176_0);
      vector32 lambda_nfcam4defst_line125_1450_0 = mux16_vv(lambda_nfcam4defst_line125_1449_0, ct8_37_0, lambda_nfcam4defst_line125_1448_0);
      vector32 lambda_nfcam4defst_line125_1468_0 = mux16_vv(lambda_nfcam4defst_line125_1467_0, lambda_nfcam4defst_line125_1450_0, lambda_nfcam4defst_line125_1176_0);
      vector32 lambda_nfcam4defst_line125_1471_0 = lt16_vv(lambda_nfcam4defst_line125_1468_0, lambda_nfcam4defst_line125_1462_0);
      vector32 lambda_nfcam4defst_line125_1470_0 = sub16_vv(lambda_nfcam4defst_line125_1462_0, lambda_nfcam4defst_line125_1468_0);
      vector32 lambda_nfcam4defst_line125_1472_0 = mux16_vv(lambda_nfcam4defst_line125_1471_0, ct8_37_0, lambda_nfcam4defst_line125_1470_0);
      vector32 lambda_nfcam4defst_line125_1469_0 = lt16_vv(lambda_nfcam4defst_line125_1468_0, lambda_nfcam4defst_line125_1460_0);
      vector32 lambda_nfcam4defst_line125_1473_0 = mux16_vv(lambda_nfcam4defst_line125_1469_0, lambda_nfcam4defst_line125_1472_0, lambda_nfcam4defst_line125_1468_0);
      vector32 lambda_onfcam4dent_line215_20_pack_0 = lambda_nfcam4defst_line125_1473_0;
      // add lambda_onfcam4dent_line215_20_0 <= (lambda_onfcam4dent_line215_20_pack_4 , lambda_onfcam4dent_line215_20_pack_3 , lambda_onfcam4dent_line215_20_pack_2 , lambda_onfcam4dent_line215_20_pack_1 , lambda_onfcam4dent_line215_20_pack_0)
      vector32 lambda_onfcam4dent_line215_20_0_cotmp_1 = add16_vv(lambda_onfcam4dent_line215_20_pack_4, lambda_onfcam4dent_line215_20_pack_3);
      vector32 lambda_onfcam4dent_line215_20_0_cotmp_2 = add16_vv(lambda_onfcam4dent_line215_20_0_cotmp_1, lambda_onfcam4dent_line215_20_pack_2);
      vector32 lambda_onfcam4dent_line215_20_0_cotmp_3 = add16_vv(lambda_onfcam4dent_line215_20_0_cotmp_2, lambda_onfcam4dent_line215_20_pack_1);
      vector32 lambda_onfcam4dent_line215_20_0_cotmp_4 = add16_vv(lambda_onfcam4dent_line215_20_0_cotmp_3, lambda_onfcam4dent_line215_20_pack_0);
      vector32 lambda_onfcam4dent_line215_20_0 = lambda_onfcam4dent_line215_20_0_cotmp_4;

      vector32 dirDenH_13_0 = add16_vv(lambda_onfcam4dent_line215_20_0, lambda_onfcam4ccmt_line101_4_0);
      vector32 dirDenH_14_0 = rshift16_vv(dirDenH_13_0, lambda_onfcam4ccmt_line101_4_0);
      vector32 dirDenH_15_0 = mux16_vv(vert_8_0, dirDenH_14_0, ct8_37_0);
      vector32 dirDenH_16_0 = dirDenH_15_0;
      vector32 lambda_onfcam4dent_line229_203_0 = mult16_vv(lambda_onfcam4dent_line229_38_0, lambda_nfcam4defst_line125_1384_0);
      vector32 lambda_onfcam4dent_line229_212_pack_12 = lambda_onfcam4dent_line229_203_0;
      vector32 lambda_onfcam4dent_line190_582_0 = mux16_vv(mB_120_0, lambda_onfcam4dent_line190_581_0, lambda_onfcam4dent_line190_505_0);
      vector32 lambda_onfcam4dent_line190_583_0 = mux16_vv(mB_122_0, lambda_onfcam4dent_line190_581_0, lambda_onfcam4dent_line190_582_0);
      vector32 lambda_onfcam4dent_line229_181_0 = sub16_vv(lambda_onfcam4dent_line190_583_0, lambda_onfcam4dent_line190_516_0);
      vector32 lambda_nfcam4defst_line125_1181_0 = lambda_onfcam4dent_line229_181_0;
      vector32 lambda_nfcam4defst_line125_1248_0 = sub16_vv(lambda_nfcam4defst_line125_1189_0, lambda_nfcam4defst_line125_1181_0);
      vector32 lambda_nfcam4defst_line125_1399_0 = gt16_vv(lambda_nfcam4defst_line125_1181_0, lambda_nfcam4defst_line125_1187_0);
      vector32 lambda_nfcam4defst_line125_1249_0 = gt16_vv(lambda_nfcam4defst_line125_1181_0, lambda_nfcam4defst_line125_1189_0);
      vector32 lambda_nfcam4defst_line125_1250_0 = mux16_vv(lambda_nfcam4defst_line125_1249_0, ct8_37_0, lambda_nfcam4defst_line125_1248_0);
      vector32 lambda_nfcam4defst_line125_1400_0 = mux16_vv(lambda_nfcam4defst_line125_1399_0, lambda_nfcam4defst_line125_1250_0, lambda_nfcam4defst_line125_1181_0);
      vector32 lambda_nfcam4defst_line125_1401_0 = lt16_vv(lambda_nfcam4defst_line125_1400_0, lambda_nfcam4defst_line125_1266_0);
      vector32 lambda_nfcam4defst_line125_1403_0 = lt16_vv(lambda_nfcam4defst_line125_1400_0, lambda_nfcam4defst_line125_1268_0);
      vector32 lambda_nfcam4defst_line125_1402_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1400_0);
      vector32 lambda_nfcam4defst_line125_1404_0 = mux16_vv(lambda_nfcam4defst_line125_1403_0, ct8_37_0, lambda_nfcam4defst_line125_1402_0);
      vector32 lambda_nfcam4defst_line125_1405_0 = mux16_vv(lambda_nfcam4defst_line125_1401_0, lambda_nfcam4defst_line125_1404_0, lambda_nfcam4defst_line125_1400_0);
      vector32 lambda_onfcam4dent_line229_206_0 = mult16_vv(lambda_onfcam4dent_line229_15_0, lambda_nfcam4defst_line125_1405_0);
      vector32 lambda_onfcam4dent_line229_212_pack_24 = lambda_onfcam4dent_line229_206_0;
      vector32 lambda_nfcam4defst_line125_1377_0 = mux16_vv(lambda_nfcam4defst_line125_1373_0, lambda_nfcam4defst_line125_1376_0, lambda_nfcam4defst_line125_1372_0);
      vector32 lambda_onfcam4dent_line229_202_0 = mult16_vv(lambda_onfcam4dent_line229_4_0, lambda_nfcam4defst_line125_1377_0);
      vector32 lambda_onfcam4dent_line229_212_pack_3 = lambda_onfcam4dent_line229_202_0;
      vector32 lambda_nfcam4defst_line125_1511_0 = sub16_vv(lambda_nfcam4defst_line125_1497_0, lambda_nfcam4defst_line125_1169_0);
      vector32 lambda_nfcam4defst_line125_1513_0 = mux16_vv(lambda_nfcam4defst_line125_1512_0, ct8_37_0, lambda_nfcam4defst_line125_1511_0);
      vector32 lambda_nfcam4defst_line125_1543_0 = mux16_vv(lambda_nfcam4defst_line125_1542_0, lambda_nfcam4defst_line125_1513_0, lambda_nfcam4defst_line125_1169_0);
      vector32 lambda_nfcam4defst_line125_1544_0 = lt16_vv(lambda_nfcam4defst_line125_1543_0, lambda_nfcam4defst_line125_1514_0);
      vector32 lambda_nfcam4defst_line125_1545_0 = sub16_vv(lambda_nfcam4defst_line125_1516_0, lambda_nfcam4defst_line125_1543_0);
      vector32 lambda_nfcam4defst_line125_1546_0 = lt16_vv(lambda_nfcam4defst_line125_1543_0, lambda_nfcam4defst_line125_1516_0);
      vector32 lambda_nfcam4defst_line125_1547_0 = mux16_vv(lambda_nfcam4defst_line125_1546_0, ct8_37_0, lambda_nfcam4defst_line125_1545_0);
      vector32 lambda_nfcam4defst_line125_1548_0 = mux16_vv(lambda_nfcam4defst_line125_1544_0, lambda_nfcam4defst_line125_1547_0, lambda_nfcam4defst_line125_1543_0);
      vector32 lambda_onfcam4dent_line204_19_0 = lshift16_vv(lambda_nfcam4defst_line125_1548_0, lambda_onfcam4dpct_line120_311_0);
      vector32 lambda_onfcam4dent_line204_20_pack_3 = lambda_onfcam4dent_line204_19_0;
      vector32 lambda_nfcam4defst_line125_1332_0 = sub16_vv(lambda_nfcam4defst_line125_1268_0, lambda_nfcam4defst_line125_1330_0);
      vector32 lambda_nfcam4defst_line125_1334_0 = mux16_vv(lambda_nfcam4defst_line125_1333_0, ct8_37_0, lambda_nfcam4defst_line125_1332_0);
      vector32 lambda_nfcam4defst_line125_1335_0 = mux16_vv(lambda_nfcam4defst_line125_1331_0, lambda_nfcam4defst_line125_1334_0, lambda_nfcam4defst_line125_1330_0);
      vector32 lambda_onfcam4dent_line229_196_0 = mult16_vv(lambda_onfcam4dent_line229_23_0, lambda_nfcam4defst_line125_1335_0);
      vector32 lambda_onfcam4dent_line229_212_pack_18 = lambda_onfcam4dent_line229_196_0;
      vector32 lambda_nfcam4defst_line125_1398_0 = mux16_vv(lambda_nfcam4defst_line125_1394_0, lambda_nfcam4defst_line125_1397_0, lambda_nfcam4defst_line125_1393_0);
      vector32 lambda_onfcam4dent_line229_205_0 = mult16_vv(lambda_onfcam4dent_line229_10_0, lambda_nfcam4defst_line125_1398_0);
      vector32 lambda_onfcam4dent_line229_212_pack_17 = lambda_onfcam4dent_line229_205_0;
      vector32 lambda_nfcam4defst_line125_1425_0 = mux16_vv(lambda_nfcam4defst_line125_1424_0, ct8_37_0, lambda_nfcam4defst_line125_1423_0);
      vector32 lambda_nfcam4defst_line125_1426_0 = mux16_vv(lambda_nfcam4defst_line125_1422_0, lambda_nfcam4defst_line125_1425_0, lambda_nfcam4defst_line125_1421_0);
      vector32 lambda_onfcam4dent_line229_209_0 = mult16_vv(lambda_onfcam4dent_line229_4_0, lambda_nfcam4defst_line125_1426_0);
      vector32 lambda_onfcam4dent_line229_212_pack_19 = lambda_onfcam4dent_line229_209_0;
      // add lambda_onfcam4dent_line229_212_0 <= (lambda_onfcam4dent_line229_212_pack_24 , lambda_onfcam4dent_line229_212_pack_23 , lambda_onfcam4dent_line229_212_pack_22 , lambda_onfcam4dent_line229_212_pack_21 , lambda_onfcam4dent_line229_212_pack_20 , lambda_onfcam4dent_line229_212_pack_19 , lambda_onfcam4dent_line229_212_pack_18 , lambda_onfcam4dent_line229_212_pack_17 , lambda_onfcam4dent_line229_212_pack_16 , lambda_onfcam4dent_line229_212_pack_15 , lambda_onfcam4dent_line229_212_pack_14 , lambda_onfcam4dent_line229_212_pack_13 , lambda_onfcam4dent_line229_212_pack_12 , lambda_onfcam4dent_line229_212_pack_11 , lambda_onfcam4dent_line229_212_pack_10 , lambda_onfcam4dent_line229_212_pack_9 , lambda_onfcam4dent_line229_212_pack_8 , lambda_onfcam4dent_line229_212_pack_7 , lambda_onfcam4dent_line229_212_pack_6 , lambda_onfcam4dent_line229_212_pack_5 , lambda_onfcam4dent_line229_212_pack_4 , lambda_onfcam4dent_line229_212_pack_3 , lambda_onfcam4dent_line229_212_pack_2 , lambda_onfcam4dent_line229_212_pack_1 , lambda_onfcam4dent_line229_212_pack_0)
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_1 = add16_vv(lambda_onfcam4dent_line229_212_pack_24, lambda_onfcam4dent_line229_212_pack_23);
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_2 = add16_vv(lambda_onfcam4dent_line229_212_0_cotmp_1, lambda_onfcam4dent_line229_212_pack_22);
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_3 = add16_vv(lambda_onfcam4dent_line229_212_0_cotmp_2, lambda_onfcam4dent_line229_212_pack_21);
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_4 = add16_vv(lambda_onfcam4dent_line229_212_0_cotmp_3, lambda_onfcam4dent_line229_212_pack_20);
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_5 = add16_vv(lambda_onfcam4dent_line229_212_0_cotmp_4, lambda_onfcam4dent_line229_212_pack_19);
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_6 = add16_vv(lambda_onfcam4dent_line229_212_0_cotmp_5, lambda_onfcam4dent_line229_212_pack_18);
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_7 = add16_vv(lambda_onfcam4dent_line229_212_0_cotmp_6, lambda_onfcam4dent_line229_212_pack_17);
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_8 = add16_vv(lambda_onfcam4dent_line229_212_0_cotmp_7, lambda_onfcam4dent_line229_212_pack_16);
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_9 = add16_vv(lambda_onfcam4dent_line229_212_0_cotmp_8, lambda_onfcam4dent_line229_212_pack_15);
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_10 = add16_vv(lambda_onfcam4dent_line229_212_0_cotmp_9, lambda_onfcam4dent_line229_212_pack_14);
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_11 = add16_vv(lambda_onfcam4dent_line229_212_0_cotmp_10, lambda_onfcam4dent_line229_212_pack_13);
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_12 = add16_vv(lambda_onfcam4dent_line229_212_0_cotmp_11, lambda_onfcam4dent_line229_212_pack_12);
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_13 = add16_vv(lambda_onfcam4dent_line229_212_0_cotmp_12, lambda_onfcam4dent_line229_212_pack_11);
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_14 = add16_vv(lambda_onfcam4dent_line229_212_0_cotmp_13, lambda_onfcam4dent_line229_212_pack_10);
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_15 = add16_vv(lambda_onfcam4dent_line229_212_0_cotmp_14, lambda_onfcam4dent_line229_212_pack_9);
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_16 = add16_vv(lambda_onfcam4dent_line229_212_0_cotmp_15, lambda_onfcam4dent_line229_212_pack_8);
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_17 = add16_vv(lambda_onfcam4dent_line229_212_0_cotmp_16, lambda_onfcam4dent_line229_212_pack_7);
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_18 = add16_vv(lambda_onfcam4dent_line229_212_0_cotmp_17, lambda_onfcam4dent_line229_212_pack_6);
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_19 = add16_vv(lambda_onfcam4dent_line229_212_0_cotmp_18, lambda_onfcam4dent_line229_212_pack_5);
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_20 = add16_vv(lambda_onfcam4dent_line229_212_0_cotmp_19, lambda_onfcam4dent_line229_212_pack_4);
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_21 = add16_vv(lambda_onfcam4dent_line229_212_0_cotmp_20, lambda_onfcam4dent_line229_212_pack_3);
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_22 = add16_vv(lambda_onfcam4dent_line229_212_0_cotmp_21, lambda_onfcam4dent_line229_212_pack_2);
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_23 = add16_vv(lambda_onfcam4dent_line229_212_0_cotmp_22, lambda_onfcam4dent_line229_212_pack_1);
      vector32 lambda_onfcam4dent_line229_212_0_cotmp_24 = add16_vv(lambda_onfcam4dent_line229_212_0_cotmp_23, lambda_onfcam4dent_line229_212_pack_0);
      vector32 lambda_onfcam4dent_line229_212_0 = lambda_onfcam4dent_line229_212_0_cotmp_24;

      vector32 denDiff_53_0 = add16_vv(lambda_onfcam4dent_line229_212_0, denDiff_5_0);
      vector32 denDiff_54_0 = rshift16_vv(denDiff_53_0, denDiff_7_0);
      vector32 denDiff_55_0 = denDiff_54_0;
      vector32 denDiff_56_0 = add16_vv(denDiff_55_0, denDiff_55_0);
      vector32 denDiff_57_0 = add16_vv(denDiff_55_0, dirDenH_16_0);
      vector32 denDiff_58_0 = mux16_vv(denDiff_50_0, denDiff_57_0, denDiff_56_0);
      vector32 lambda_nfcam4defst_line125_1537_0 = lt16_vv(lambda_nfcam4defst_line125_1536_0, lambda_nfcam4defst_line125_1514_0);
      vector32 lambda_nfcam4defst_line125_1541_0 = mux16_vv(lambda_nfcam4defst_line125_1537_0, lambda_nfcam4defst_line125_1540_0, lambda_nfcam4defst_line125_1536_0);
      vector32 lambda_onfcam4dent_line204_20_pack_4 = lambda_nfcam4defst_line125_1541_0;
      // add lambda_onfcam4dent_line204_20_0 <= (lambda_onfcam4dent_line204_20_pack_4 , lambda_onfcam4dent_line204_20_pack_3 , lambda_onfcam4dent_line204_20_pack_2 , lambda_onfcam4dent_line204_20_pack_1 , lambda_onfcam4dent_line204_20_pack_0)
      vector32 lambda_onfcam4dent_line204_20_0_cotmp_1 = add16_vv(lambda_onfcam4dent_line204_20_pack_4, lambda_onfcam4dent_line204_20_pack_3);
      vector32 lambda_onfcam4dent_line204_20_0_cotmp_2 = add16_vv(lambda_onfcam4dent_line204_20_0_cotmp_1, lambda_onfcam4dent_line204_20_pack_2);
      vector32 lambda_onfcam4dent_line204_20_0_cotmp_3 = add16_vv(lambda_onfcam4dent_line204_20_0_cotmp_2, lambda_onfcam4dent_line204_20_pack_1);
      vector32 lambda_onfcam4dent_line204_20_0_cotmp_4 = add16_vv(lambda_onfcam4dent_line204_20_0_cotmp_3, lambda_onfcam4dent_line204_20_pack_0);
      vector32 lambda_onfcam4dent_line204_20_0 = lambda_onfcam4dent_line204_20_0_cotmp_4;

      vector32 dirDenV_13_0 = add16_vv(lambda_onfcam4dent_line204_20_0, lambda_onfcam4ccmt_line101_4_0);
      vector32 dirDenV_14_0 = rshift16_vv(dirDenV_13_0, lambda_onfcam4ccmt_line101_4_0);
      vector32 dirDenV_15_0 = mux16_vv(vert_8_0, dirDenV_14_0, ct8_37_0);
      vector32 dirDenV_16_0 = dirDenV_15_0;
      vector32 denDiff_59_0 = add16_vv(denDiff_55_0, dirDenV_16_0);
      vector32 denDiff_60_0 = mux16_vv(denDiff_52_0, denDiff_59_0, denDiff_58_0);
      vector32 lambda_onfcam4dent_line253_24_0 = denDiff_60_0;
      vector32 lambda_onfcam4dent_line253_25_0 = rshift16_vv(lambda_onfcam4dent_line253_24_0, lambda_onfcam4dpct_line120_311_0);
      vector32 lambda_onfcam4dent_line253_26_0 = add16_vv(lambda_onfcam4dent_line253_23_0, lambda_onfcam4dent_line253_25_0);
      vector32 lambda_onfcam4dent_line253_27_pack_0 = lambda_onfcam4dent_line253_26_0;
      // max lambda_onfcam4dent_line253_27_0 <= (lambda_onfcam4dent_line253_27_pack_1 , lambda_onfcam4dent_line253_27_pack_0)
      vector32 lambda_onfcam4dent_line253_27_0_cotmp_1 = max16_vv(lambda_onfcam4dent_line253_27_pack_1, lambda_onfcam4dent_line253_27_pack_0);
      vector32 lambda_onfcam4dent_line253_27_0 = lambda_onfcam4dent_line253_27_0_cotmp_1;

      vector32 lambda_onfcam4dent_line253_28_pack_0 = lambda_onfcam4dent_line253_27_0;
      // min lambda_onfcam4dent_line253_28_0 <= (lambda_onfcam4dent_line253_28_pack_1 , lambda_onfcam4dent_line253_28_pack_0)
      vector32 lambda_onfcam4dent_line253_28_0_cotmp_1 = min16_vv(lambda_onfcam4dent_line253_28_pack_1, lambda_onfcam4dent_line253_28_pack_0);
      vector32 lambda_onfcam4dent_line253_28_0 = lambda_onfcam4dent_line253_28_0_cotmp_1;

      vector32 den_130_0 = lambda_onfcam4dent_line253_28_0;
      vector32 calcWbg_41_0 = den_130_0;
      vector32 calcWbg_42_0 = mult16_vv(calcWbg_41_0, calcWbg_40_0);
      vector32 calcWbg_43_0 = rshift16_vv(calcWbg_42_0, calcBlc_157_0);
      vector32 calcWbg_44_pack_0 = calcWbg_43_0;
      // max calcWbg_44_0 <= (calcWbg_44_pack_1 , calcWbg_44_pack_0)
      vector32 calcWbg_44_0_cotmp_1 = max16_vv(calcWbg_44_pack_1, calcWbg_44_pack_0);
      vector32 calcWbg_44_0 = calcWbg_44_0_cotmp_1;

      vector32 calcWbg_45_pack_0 = calcWbg_44_0;
      // min calcWbg_45_0 <= (calcWbg_45_pack_1 , calcWbg_45_pack_0)
      vector32 calcWbg_45_0_cotmp_1 = min16_vv(calcWbg_45_pack_1, calcWbg_45_pack_0);
      vector32 calcWbg_45_0 = calcWbg_45_0_cotmp_1;

      vector32 calcWbg_46_0 = calcWbg_45_0;
      out_ptr[y*IN_WIDTH*OUT_CHANNELS + x*OUT_CHANNELS + 0] = calcWbg_46_0;
    }
  }
  
  // End SAIF power toggle data capture
  set_power_toggle(POWER_TOGGLE_OFF);
} // END calcWbg_3


void srp_3(const Image<vector32>& in, Image<vector32>& out
	, unsigned int tap_srp_hfPwr_0_s
	, unsigned int tap_srp_minHfVal_0_s
	, unsigned int tap_srp_maxHfVal_0_s
	, unsigned int tap_srp_mfPwr_0_s
	, unsigned int tap_srp_minMfVal_0_s
	, unsigned int tap_srp_maxMfVal_0_s
	, unsigned int tap_srp_edgeThr_0_s
	, unsigned int tap_srp_edgeSlp_0_s
	, unsigned int tap_srp_edgeSft_0_s
	, unsigned int tap_srp_lslCntWgt_0_s
	, unsigned int tap_srp_hslCntWgt_0_s
	, unsigned int tap_srp_lshCntWgt_0_s
	, unsigned int tap_srp_hshCntWgt_0_s
	, signed int tap_srp_offsetY_0_s
	, unsigned int tap_srp_crdShift_0_s
	, signed int tap_srp_offsetX_0_s
	, signed int tap_srp_radFctr_0_s
	, unsigned int tap_srp_radShift_0_s
	, unsigned int tap_srp_radOffset_0_s
	, unsigned int tap_srp_radMin_0_s
	, unsigned int tap_srp_radMax_0_s
)
{
  // Set up the tap values
  const register vector32 tap_srp_hfPwr_0 = mv16_sv(tap_srp_hfPwr_0_s);
  const register vector32 tap_srp_minHfVal_0 = mv16_sv(tap_srp_minHfVal_0_s);
  const register vector32 tap_srp_maxHfVal_0 = mv16_sv(tap_srp_maxHfVal_0_s);
  const register vector32 tap_srp_mfPwr_0 = mv16_sv(tap_srp_mfPwr_0_s);
  const register vector32 tap_srp_minMfVal_0 = mv16_sv(tap_srp_minMfVal_0_s);
  const register vector32 tap_srp_maxMfVal_0 = mv16_sv(tap_srp_maxMfVal_0_s);
  const register vector32 tap_srp_edgeThr_0 = mv16_sv(tap_srp_edgeThr_0_s);
  const register vector32 tap_srp_edgeSlp_0 = mv16_sv(tap_srp_edgeSlp_0_s);
  const register vector32 tap_srp_edgeSft_0 = mv16_sv(tap_srp_edgeSft_0_s);
  const register vector32 tap_srp_lslCntWgt_0 = mv16_sv(tap_srp_lslCntWgt_0_s);
  const register vector32 tap_srp_hslCntWgt_0 = mv16_sv(tap_srp_hslCntWgt_0_s);
  const register vector32 tap_srp_lshCntWgt_0 = mv16_sv(tap_srp_lshCntWgt_0_s);
  const register vector32 tap_srp_hshCntWgt_0 = mv16_sv(tap_srp_hshCntWgt_0_s);
  const register vector32 tap_srp_offsetY_0 = mv16_sv(tap_srp_offsetY_0_s);
  const register vector32 tap_srp_crdShift_0 = mv16_sv(tap_srp_crdShift_0_s);
  const register vector32 tap_srp_offsetX_0 = mv16_sv(tap_srp_offsetX_0_s);
  const register vector32 tap_srp_radFctr_0 = mv16_sv(tap_srp_radFctr_0_s);
  const register vector32 tap_srp_radShift_0 = mv16_sv(tap_srp_radShift_0_s);
  const register vector32 tap_srp_radOffset_0 = mv16_sv(tap_srp_radOffset_0_s);
  const register vector32 tap_srp_radMin_0 = mv16_sv(tap_srp_radMin_0_s);
  const register vector32 tap_srp_radMax_0 = mv16_sv(tap_srp_radMax_0_s);
  
  // Set up the constant values
  const register vector32 c_1_0 = mv16_sv(1);
  const register vector32 c_2_0 = mv16_sv(2);
  const register vector32 c_8_0 = mv16_sv(8);
  const register vector32 c_4_0 = mv16_sv(4);
  const register vector32 c_0_0 = mv16_sv(0);
  const register vector32 c_6_0 = mv16_sv(6);
  const register vector32 c_3_0 = mv16_sv(3);
  const register vector32 c_128_0 = mv16_sv(128);
  const register vector32 c_28_0 = mv16_sv(28);
  const register vector32 c_256_0 = mv16_sv(256);
  const register vector32 c_512_0 = mv16_sv(512);
  const register vector32 c_10_0 = mv16_sv(10);
  const register vector32 c_16_0 = mv16_sv(16);
  const register vector32 c_5_0 = mv16_sv(5);
  const register vector32 c_255_0 = mv16_sv(255);
  const register vector32 c_11_0 = mv16_sv(11);
  const register vector32 c_n11_0 = mv16_sv(-11);
  const register vector32 c_1023_0 = mv16_sv(1023);
  
  const vector32 *in_ptr = in.mData; // use direct access to speed up inner loop
  vector32 *out_ptr = out.mData; // use direct access to speed up inner loop
  const int IN_WIDTH = in.width();
  const int IN_HEIGHT = in.height();
  const int IN_CHANNELS = 3; // use static value to allow more compiler optimization
  const int OUT_CHANNELS = 3; /// use static value to allow more compiler optimization
  
  // Turn on SAIF power toggle data capture
  set_power_toggle(POWER_TOGGLE_ON);
  for(int y = 0; y < in.height(); y++){
    // DEBUG: y_min=-2, y_max=2, y_padding_ofst=2
    // declare the registers storing the stencil window
    register vector32 calcDem_324_pp_4_4_2;
    register vector32 calcDem_324_pp_4_4_1;
    register vector32 calcDem_324_pp_4_4_0;
    register vector32 calcDem_324_pp_4_3_2;
    register vector32 calcDem_324_pp_4_3_1;
    register vector32 calcDem_324_pp_4_3_0;
    register vector32 calcDem_324_pp_4_2_2;
    register vector32 calcDem_324_pp_4_2_1;
    register vector32 calcDem_324_pp_4_2_0;
    register vector32 calcDem_324_pp_4_1_2;
    register vector32 calcDem_324_pp_4_1_1;
    register vector32 calcDem_324_pp_4_1_0;
    register vector32 calcDem_324_pp_4_0_2;
    register vector32 calcDem_324_pp_4_0_1;
    register vector32 calcDem_324_pp_4_0_0;
    register vector32 calcDem_324_pp_3_4_2;
    register vector32 calcDem_324_pp_3_4_1;
    register vector32 calcDem_324_pp_3_4_0;
    register vector32 calcDem_324_pp_3_3_2;
    register vector32 calcDem_324_pp_3_3_1;
    register vector32 calcDem_324_pp_3_3_0;
    register vector32 calcDem_324_pp_3_2_2;
    register vector32 calcDem_324_pp_3_2_1;
    register vector32 calcDem_324_pp_3_2_0;
    register vector32 calcDem_324_pp_3_1_2;
    register vector32 calcDem_324_pp_3_1_1;
    register vector32 calcDem_324_pp_3_1_0;
    register vector32 calcDem_324_pp_3_0_2;
    register vector32 calcDem_324_pp_3_0_1;
    register vector32 calcDem_324_pp_3_0_0;
    register vector32 calcDem_324_pp_2_4_2;
    register vector32 calcDem_324_pp_2_4_1;
    register vector32 calcDem_324_pp_2_4_0;
    register vector32 calcDem_324_pp_2_3_2;
    register vector32 calcDem_324_pp_2_3_1;
    register vector32 calcDem_324_pp_2_3_0;
    register vector32 calcDem_324_pp_2_2_2;
    register vector32 calcDem_324_pp_2_2_1;
    register vector32 calcDem_324_pp_2_2_0;
    register vector32 calcDem_324_pp_2_1_2;
    register vector32 calcDem_324_pp_2_1_1;
    register vector32 calcDem_324_pp_2_1_0;
    register vector32 calcDem_324_pp_2_0_2;
    register vector32 calcDem_324_pp_2_0_1;
    register vector32 calcDem_324_pp_2_0_0;
    register vector32 calcDem_324_pp_1_4_2;
    register vector32 calcDem_324_pp_1_4_1;
    register vector32 calcDem_324_pp_1_4_0;
    register vector32 calcDem_324_pp_1_3_2;
    register vector32 calcDem_324_pp_1_3_1;
    register vector32 calcDem_324_pp_1_3_0;
    register vector32 calcDem_324_pp_1_2_2;
    register vector32 calcDem_324_pp_1_2_1;
    register vector32 calcDem_324_pp_1_2_0;
    register vector32 calcDem_324_pp_1_1_2;
    register vector32 calcDem_324_pp_1_1_1;
    register vector32 calcDem_324_pp_1_1_0;
    register vector32 calcDem_324_pp_1_0_2;
    register vector32 calcDem_324_pp_1_0_1;
    register vector32 calcDem_324_pp_1_0_0;
    register vector32 calcDem_324_pp_0_4_2;
    register vector32 calcDem_324_pp_0_4_1;
    register vector32 calcDem_324_pp_0_4_0;
    register vector32 calcDem_324_pp_0_3_2;
    register vector32 calcDem_324_pp_0_3_1;
    register vector32 calcDem_324_pp_0_3_0;
    register vector32 calcDem_324_pp_0_2_2;
    register vector32 calcDem_324_pp_0_2_1;
    register vector32 calcDem_324_pp_0_2_0;
    register vector32 calcDem_324_pp_0_1_2;
    register vector32 calcDem_324_pp_0_1_1;
    register vector32 calcDem_324_pp_0_1_0;
    register vector32 calcDem_324_pp_0_0_2;
    register vector32 calcDem_324_pp_0_0_1;
    register vector32 calcDem_324_pp_0_0_0;
    
    // load the stencil window for each scan of row
    calcDem_324_pp_1_4_2 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 2];
    calcDem_324_pp_1_4_2 = getl16_vv(calcDem_324_pp_1_4_2);
    calcDem_324_pp_1_4_1 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 1];
    calcDem_324_pp_1_4_1 = getl16_vv(calcDem_324_pp_1_4_1);
    calcDem_324_pp_1_4_0 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 0];
    calcDem_324_pp_1_4_0 = getl16_vv(calcDem_324_pp_1_4_0);
    calcDem_324_pp_1_3_2 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 2];
    calcDem_324_pp_1_3_2 = getl16_vv(calcDem_324_pp_1_3_2);
    calcDem_324_pp_1_3_1 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 1];
    calcDem_324_pp_1_3_1 = getl16_vv(calcDem_324_pp_1_3_1);
    calcDem_324_pp_1_3_0 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 0];
    calcDem_324_pp_1_3_0 = getl16_vv(calcDem_324_pp_1_3_0);
    calcDem_324_pp_1_2_2 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 2];
    calcDem_324_pp_1_2_2 = getl16_vv(calcDem_324_pp_1_2_2);
    calcDem_324_pp_1_2_1 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 1];
    calcDem_324_pp_1_2_1 = getl16_vv(calcDem_324_pp_1_2_1);
    calcDem_324_pp_1_2_0 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 0];
    calcDem_324_pp_1_2_0 = getl16_vv(calcDem_324_pp_1_2_0);
    calcDem_324_pp_1_1_2 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 2];
    calcDem_324_pp_1_1_2 = getl16_vv(calcDem_324_pp_1_1_2);
    calcDem_324_pp_1_1_1 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 1];
    calcDem_324_pp_1_1_1 = getl16_vv(calcDem_324_pp_1_1_1);
    calcDem_324_pp_1_1_0 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 0];
    calcDem_324_pp_1_1_0 = getl16_vv(calcDem_324_pp_1_1_0);
    calcDem_324_pp_1_0_2 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 2];
    calcDem_324_pp_1_0_2 = getl16_vv(calcDem_324_pp_1_0_2);
    calcDem_324_pp_1_0_1 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 1];
    calcDem_324_pp_1_0_1 = getl16_vv(calcDem_324_pp_1_0_1);
    calcDem_324_pp_1_0_0 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 0];
    calcDem_324_pp_1_0_0 = getl16_vv(calcDem_324_pp_1_0_0);
    calcDem_324_pp_2_4_2 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 2];
    calcDem_324_pp_2_4_2 = getl16_vv(calcDem_324_pp_2_4_2);
    calcDem_324_pp_2_4_1 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 1];
    calcDem_324_pp_2_4_1 = getl16_vv(calcDem_324_pp_2_4_1);
    calcDem_324_pp_2_4_0 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 0];
    calcDem_324_pp_2_4_0 = getl16_vv(calcDem_324_pp_2_4_0);
    calcDem_324_pp_2_3_2 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 2];
    calcDem_324_pp_2_3_2 = getl16_vv(calcDem_324_pp_2_3_2);
    calcDem_324_pp_2_3_1 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 1];
    calcDem_324_pp_2_3_1 = getl16_vv(calcDem_324_pp_2_3_1);
    calcDem_324_pp_2_3_0 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 0];
    calcDem_324_pp_2_3_0 = getl16_vv(calcDem_324_pp_2_3_0);
    calcDem_324_pp_2_2_2 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 2];
    calcDem_324_pp_2_2_2 = getl16_vv(calcDem_324_pp_2_2_2);
    calcDem_324_pp_2_2_1 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 1];
    calcDem_324_pp_2_2_1 = getl16_vv(calcDem_324_pp_2_2_1);
    calcDem_324_pp_2_2_0 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 0];
    calcDem_324_pp_2_2_0 = getl16_vv(calcDem_324_pp_2_2_0);
    calcDem_324_pp_2_1_2 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 2];
    calcDem_324_pp_2_1_2 = getl16_vv(calcDem_324_pp_2_1_2);
    calcDem_324_pp_2_1_1 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 1];
    calcDem_324_pp_2_1_1 = getl16_vv(calcDem_324_pp_2_1_1);
    calcDem_324_pp_2_1_0 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 0];
    calcDem_324_pp_2_1_0 = getl16_vv(calcDem_324_pp_2_1_0);
    calcDem_324_pp_2_0_2 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 2];
    calcDem_324_pp_2_0_2 = getl16_vv(calcDem_324_pp_2_0_2);
    calcDem_324_pp_2_0_1 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 1];
    calcDem_324_pp_2_0_1 = getl16_vv(calcDem_324_pp_2_0_1);
    calcDem_324_pp_2_0_0 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 0];
    calcDem_324_pp_2_0_0 = getl16_vv(calcDem_324_pp_2_0_0);
    calcDem_324_pp_3_4_2 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 2];
    calcDem_324_pp_3_4_1 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 1];
    calcDem_324_pp_3_4_0 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 0];
    calcDem_324_pp_3_3_2 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 2];
    calcDem_324_pp_3_3_1 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 1];
    calcDem_324_pp_3_3_0 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 0];
    calcDem_324_pp_3_2_2 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 2];
    calcDem_324_pp_3_2_1 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 1];
    calcDem_324_pp_3_2_0 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 0];
    calcDem_324_pp_3_1_2 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 2];
    calcDem_324_pp_3_1_1 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 1];
    calcDem_324_pp_3_1_0 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 0];
    calcDem_324_pp_3_0_2 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 2];
    calcDem_324_pp_3_0_1 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 1];
    calcDem_324_pp_3_0_0 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 0];
    calcDem_324_pp_4_4_2 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 2];
    calcDem_324_pp_4_4_1 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 1];
    calcDem_324_pp_4_4_0 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 0];
    calcDem_324_pp_4_3_2 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 2];
    calcDem_324_pp_4_3_1 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 1];
    calcDem_324_pp_4_3_0 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 0];
    calcDem_324_pp_4_2_2 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 2];
    calcDem_324_pp_4_2_1 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 1];
    calcDem_324_pp_4_2_0 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 0];
    calcDem_324_pp_4_1_2 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 2];
    calcDem_324_pp_4_1_1 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 1];
    calcDem_324_pp_4_1_0 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 0];
    calcDem_324_pp_4_0_2 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 2];
    calcDem_324_pp_4_0_1 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 1];
    calcDem_324_pp_4_0_0 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 0];
    
    for(int x = 0; x < IN_WIDTH - 2; x++){
      // not on X boundry, common case
      // shift the stencil window, and load the new input pixel
      calcDem_324_pp_0_4_2 = calcDem_324_pp_1_4_2;
      calcDem_324_pp_0_4_1 = calcDem_324_pp_1_4_1;
      calcDem_324_pp_0_4_0 = calcDem_324_pp_1_4_0;
      calcDem_324_pp_0_3_2 = calcDem_324_pp_1_3_2;
      calcDem_324_pp_0_3_1 = calcDem_324_pp_1_3_1;
      calcDem_324_pp_0_3_0 = calcDem_324_pp_1_3_0;
      calcDem_324_pp_0_2_2 = calcDem_324_pp_1_2_2;
      calcDem_324_pp_0_2_1 = calcDem_324_pp_1_2_1;
      calcDem_324_pp_0_2_0 = calcDem_324_pp_1_2_0;
      calcDem_324_pp_0_1_2 = calcDem_324_pp_1_1_2;
      calcDem_324_pp_0_1_1 = calcDem_324_pp_1_1_1;
      calcDem_324_pp_0_1_0 = calcDem_324_pp_1_1_0;
      calcDem_324_pp_0_0_2 = calcDem_324_pp_1_0_2;
      calcDem_324_pp_0_0_1 = calcDem_324_pp_1_0_1;
      calcDem_324_pp_0_0_0 = calcDem_324_pp_1_0_0;
      calcDem_324_pp_1_4_2 = calcDem_324_pp_2_4_2;
      calcDem_324_pp_1_4_1 = calcDem_324_pp_2_4_1;
      calcDem_324_pp_1_4_0 = calcDem_324_pp_2_4_0;
      calcDem_324_pp_1_3_2 = calcDem_324_pp_2_3_2;
      calcDem_324_pp_1_3_1 = calcDem_324_pp_2_3_1;
      calcDem_324_pp_1_3_0 = calcDem_324_pp_2_3_0;
      calcDem_324_pp_1_2_2 = calcDem_324_pp_2_2_2;
      calcDem_324_pp_1_2_1 = calcDem_324_pp_2_2_1;
      calcDem_324_pp_1_2_0 = calcDem_324_pp_2_2_0;
      calcDem_324_pp_1_1_2 = calcDem_324_pp_2_1_2;
      calcDem_324_pp_1_1_1 = calcDem_324_pp_2_1_1;
      calcDem_324_pp_1_1_0 = calcDem_324_pp_2_1_0;
      calcDem_324_pp_1_0_2 = calcDem_324_pp_2_0_2;
      calcDem_324_pp_1_0_1 = calcDem_324_pp_2_0_1;
      calcDem_324_pp_1_0_0 = calcDem_324_pp_2_0_0;
      calcDem_324_pp_2_4_2 = calcDem_324_pp_3_4_2;
      calcDem_324_pp_2_4_1 = calcDem_324_pp_3_4_1;
      calcDem_324_pp_2_4_0 = calcDem_324_pp_3_4_0;
      calcDem_324_pp_2_3_2 = calcDem_324_pp_3_3_2;
      calcDem_324_pp_2_3_1 = calcDem_324_pp_3_3_1;
      calcDem_324_pp_2_3_0 = calcDem_324_pp_3_3_0;
      calcDem_324_pp_2_2_2 = calcDem_324_pp_3_2_2;
      calcDem_324_pp_2_2_1 = calcDem_324_pp_3_2_1;
      calcDem_324_pp_2_2_0 = calcDem_324_pp_3_2_0;
      calcDem_324_pp_2_1_2 = calcDem_324_pp_3_1_2;
      calcDem_324_pp_2_1_1 = calcDem_324_pp_3_1_1;
      calcDem_324_pp_2_1_0 = calcDem_324_pp_3_1_0;
      calcDem_324_pp_2_0_2 = calcDem_324_pp_3_0_2;
      calcDem_324_pp_2_0_1 = calcDem_324_pp_3_0_1;
      calcDem_324_pp_2_0_0 = calcDem_324_pp_3_0_0;
      calcDem_324_pp_3_4_2 = calcDem_324_pp_4_4_2;
      calcDem_324_pp_3_4_1 = calcDem_324_pp_4_4_1;
      calcDem_324_pp_3_4_0 = calcDem_324_pp_4_4_0;
      calcDem_324_pp_3_3_2 = calcDem_324_pp_4_3_2;
      calcDem_324_pp_3_3_1 = calcDem_324_pp_4_3_1;
      calcDem_324_pp_3_3_0 = calcDem_324_pp_4_3_0;
      calcDem_324_pp_3_2_2 = calcDem_324_pp_4_2_2;
      calcDem_324_pp_3_2_1 = calcDem_324_pp_4_2_1;
      calcDem_324_pp_3_2_0 = calcDem_324_pp_4_2_0;
      calcDem_324_pp_3_1_2 = calcDem_324_pp_4_1_2;
      calcDem_324_pp_3_1_1 = calcDem_324_pp_4_1_1;
      calcDem_324_pp_3_1_0 = calcDem_324_pp_4_1_0;
      calcDem_324_pp_3_0_2 = calcDem_324_pp_4_0_2;
      calcDem_324_pp_3_0_1 = calcDem_324_pp_4_0_1;
      calcDem_324_pp_3_0_0 = calcDem_324_pp_4_0_0;
      
      // load the update stencil
      calcDem_324_pp_4_4_2 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (x+2)*IN_CHANNELS + 2];
      calcDem_324_pp_4_4_1 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (x+2)*IN_CHANNELS + 1];
      calcDem_324_pp_4_4_0 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (x+2)*IN_CHANNELS + 0];
      calcDem_324_pp_4_3_2 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (x+2)*IN_CHANNELS + 2];
      calcDem_324_pp_4_3_1 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (x+2)*IN_CHANNELS + 1];
      calcDem_324_pp_4_3_0 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (x+2)*IN_CHANNELS + 0];
      calcDem_324_pp_4_2_2 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (x+2)*IN_CHANNELS + 2];
      calcDem_324_pp_4_2_1 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (x+2)*IN_CHANNELS + 1];
      calcDem_324_pp_4_2_0 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (x+2)*IN_CHANNELS + 0];
      calcDem_324_pp_4_1_2 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (x+2)*IN_CHANNELS + 2];
      calcDem_324_pp_4_1_1 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (x+2)*IN_CHANNELS + 1];
      calcDem_324_pp_4_1_0 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (x+2)*IN_CHANNELS + 0];
      calcDem_324_pp_4_0_2 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (x+2)*IN_CHANNELS + 2];
      calcDem_324_pp_4_0_1 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (x+2)*IN_CHANNELS + 1];
      calcDem_324_pp_4_0_0 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (x+2)*IN_CHANNELS + 0];
      
      // Start operation
      vector32 centroid_pos_0 = mv16_sv(x);
      vector32 centroid_pos_1 = mv16_sv(y);
      vector32 lambda_onfcam4srpt_line55_474_0 = calcDem_324_pp_2_3_1;
      vector32 lambda_onfcam4srpt_line55_464_0 = calcDem_324_pp_3_1_0;
      vector32 ct8_140_0 = c_3_0;
      vector32 lambda_onfcam4srpt_line55_477_0 = calcDem_324_pp_2_3_2;
      vector32 den_131_0 = c_256_0;
      vector32 srp_87_0 = tap_srp_edgeThr_0;
      vector32 srp_36_0 = tap_srp_mfPwr_0;
      vector32 lambda_onfcam4srpt_line55_590_0 = calcDem_324_pp_0_2_0;
      vector32 lambda_onfcam4srpt_line55_644_0 = calcDem_324_pp_4_0_0;
      vector32 lambda_onfcam4srpt_line55_648_0 = calcDem_324_pp_4_0_2;
      vector32 lambda_onfcam4dpct_line120_331_0 = c_1_0;
      vector32 ct8_157_0 = c_11_0;
      vector32 lambda_onfcam4dpct_line120_339_0 = c_1_0;
      vector32 lambda_onfcam4srpt_line55_546_0 = calcDem_324_pp_3_0_1;
      vector32 ct8_139_0 = c_3_0;
      vector32 lambda_onfcam4srpt_line55_492_0 = calcDem_324_pp_1_2_1;
      vector32 lambda_onfcam4srpt_line55_591_0 = calcDem_324_pp_0_2_1;
      vector32 lambda_onfcam4srpt_line55_518_0 = calcDem_324_pp_1_3_0;
      vector32 lambda_onfcam4srpt_line55_639_0 = calcDem_324_pp_3_4_2;
      vector32 srp_359_pack_1 = tap_srp_radMin_0;
      vector32 ct8_141_0 = c_1_0;
      vector32 lambda_onfcam4dpct_line120_334_0 = c_1_0;
      vector32 lambda_onfcam4srpt_line55_486_0 = calcDem_324_pp_3_3_2;
      vector32 cnr_10_0 = c_1023_0;
      vector32 lambda_onfcam4srpt_line55_630_0 = calcDem_324_pp_4_3_2;
      vector32 lambda_onfcam4srpt_line55_510_0 = calcDem_324_pp_1_1_1;
      vector32 srp_123_0 = tap_srp_radOffset_0;
      vector32 srp_124_0 = lshift16_vv(ct8_141_0, srp_123_0);
      vector32 lambda_onfcam4srpt_line55_603_0 = calcDem_324_pp_0_4_2;
      vector32 ct8_144_0 = c_0_0;
      vector32 lambda_onfcam4srpt_line55_513_0 = calcDem_324_pp_1_1_2;
      vector32 srp_129_0 = sub16_vv(srp_123_0, ct8_141_0);
      vector32 lambda_onfcam4srpt_line55_618_0 = calcDem_324_pp_2_4_1;
      vector32 srp_29_0 = c_4_0;
      vector32 lambda_onfcam4srpt_line55_573_0 = calcDem_324_pp_4_1_1;
      vector32 ct8_135_0 = c_8_0;
      vector32 lambda_onfcam4dpct_line120_347_0 = c_1_0;
      vector32 lambda_onfcam4dpct_line120_340_0 = c_1_0;
      vector32 lambda_onfcam4srpt_line55_491_0 = calcDem_324_pp_1_2_0;
      vector32 lambda_onfcam4srpt_line55_635_0 = calcDem_324_pp_3_4_0;
      vector32 lambda_onfcam4srpt_line55_482_0 = calcDem_324_pp_3_3_0;
      vector32 lambda_onfcam4dpct_line120_329_0 = c_1_0;
      vector32 lambda_onfcam4srpt_line55_493_0 = lshift16_vv(lambda_onfcam4srpt_line55_492_0, lambda_onfcam4dpct_line120_329_0);
      vector32 lambda_onfcam4dpct_line120_328_0 = c_1_0;
      vector32 lambda_onfcam4srpt_line55_621_0 = calcDem_324_pp_2_4_2;
      vector32 cntWeight_2_0 = sub16_vv(tap_srp_hslCntWgt_0, tap_srp_lslCntWgt_0);
      vector32 srp_377_pack_1 = cnr_10_0;
      vector32 srp_303_pack_1 = tap_srp_maxMfVal_0;
      vector32 lambda_onfcam4srpt_line55_455_0 = calcDem_324_pp_2_2_0;
      vector32 cntWeight_11_0 = sub16_vv(tap_srp_hshCntWgt_0, tap_srp_lshCntWgt_0);
      vector32 lambda_onfcam4srpt_line55_666_0 = calcDem_324_pp_2_0_2;
      vector32 lambda_onfcam4srpt_line55_494_0 = add16_vv(lambda_onfcam4srpt_line55_491_0, lambda_onfcam4srpt_line55_493_0);
      vector32 lambda_onfcam4srpt_line55_657_0 = calcDem_324_pp_4_4_2;
      vector32 lambda_onfcam4srpt_line55_585_0 = calcDem_324_pp_0_3_2;
      vector32 lambda_onfcam4srpt_line55_572_0 = calcDem_324_pp_4_1_0;
      vector32 ct8_152_0 = c_255_0;
      vector32 calcDem_350_0 = c_5_0;
      vector32 lambda_onfcam4dpct_line120_332_0 = c_1_0;
      vector32 lambda_onfcam4srpt_line55_511_0 = lshift16_vv(lambda_onfcam4srpt_line55_510_0, lambda_onfcam4dpct_line120_332_0);
      vector32 ct8_147_0 = c_n11_0;
      vector32 lambda_onfcam4srpt_line55_594_0 = calcDem_324_pp_0_2_2;
      vector32 lambda_onfcam4dpct_line120_344_0 = c_1_0;
      vector32 srp_60_0 = c_28_0;
      vector32 lambda_onfcam4srpt_line55_564_0 = calcDem_324_pp_0_0_1;
      vector32 lambda_onfcam4srpt_line55_581_0 = calcDem_324_pp_0_3_0;
      vector32 lambda_onfcam4srpt_line55_608_0 = calcDem_324_pp_1_0_0;
      vector32 lambda_onfcam4srpt_line55_654_0 = calcDem_324_pp_4_4_1;
      vector32 ct8_153_0 = sub16_vv(ct8_152_0, centroid_pos_1);
      vector32 ct8_138_0 = c_0_0;
      vector32 ct8_154_0 = c_11_0;
      vector32 ct8_155_0 = add16_vv(ct8_153_0, ct8_154_0);
      vector32 ct8_156_0 = add16_vv(ct8_155_0, ct8_147_0);
      vector32 lambda_onfcam4srpt_line55_536_0 = calcDem_324_pp_1_4_0;
      vector32 lambda_onfcam4srpt_line55_663_0 = calcDem_324_pp_2_0_1;
      vector32 lambda_onfcam4srpt_line55_500_0 = calcDem_324_pp_3_2_0;
      vector32 lambda_onfcam4srpt_line55_671_0 = calcDem_324_pp_0_1_0;
      vector32 srp_108_0 = tap_srp_offsetY_0;
      vector32 lambda_onfcam4srpt_line55_531_0 = calcDem_324_pp_2_1_2;
      vector32 lambda_onfcam4srpt_line55_617_0 = calcDem_324_pp_2_4_0;
      vector32 lambda_onfcam4srpt_line55_609_0 = calcDem_324_pp_1_0_1;
      vector32 lambda_onfcam4srpt_line55_610_0 = lshift16_vv(lambda_onfcam4srpt_line55_609_0, lambda_onfcam4dpct_line120_334_0);
      vector32 lambda_onfcam4srpt_line55_528_0 = calcDem_324_pp_2_1_1;
      vector32 ct8_150_0 = c_n11_0;
      vector32 srp_31_0 = tap_srp_minHfVal_0;
      vector32 lambda_onfcam4srpt_line55_636_0 = calcDem_324_pp_3_4_1;
      vector32 srp_32_0 = inv16_vv(srp_31_0);
      vector32 srp_264_pack_1 = srp_32_0;
      vector32 lambda_onfcam4dpct_line120_345_0 = c_1_0;
      vector32 lambda_onfcam4srpt_line55_565_0 = lshift16_vv(lambda_onfcam4srpt_line55_564_0, lambda_onfcam4dpct_line120_345_0);
      vector32 lambda_onfcam4srpt_line55_483_0 = calcDem_324_pp_3_3_1;
      vector32 srp_91_0 = tap_srp_edgeSft_0;
      vector32 srp_92_0 = sub16_vv(srp_91_0, ct8_141_0);
      vector32 lambda_onfcam4srpt_line55_555_0 = calcDem_324_pp_4_2_1;
      vector32 lambda_onfcam4ccmt_line101_10_0 = c_2_0;
      vector32 lambda_onfcam4srpt_line55_456_0 = calcDem_324_pp_2_2_1;
      vector32 srp_254_0 = sub16_vv(lambda_onfcam4srpt_line55_456_0, lambda_onfcam4srpt_line55_455_0);
      vector32 ct8_145_0 = c_0_0;
      vector32 srp_382_pack_1 = ct8_145_0;
      vector32 srp_370_pack_1 = ct8_145_0;
      vector32 lambda_onfcam4srpt_line55_662_0 = calcDem_324_pp_2_0_0;
      vector32 srp_114_0 = tap_srp_offsetX_0;
      vector32 lambda_onfcam4srpt_line55_537_0 = calcDem_324_pp_1_4_1;
      vector32 lambda_onfcam4dpct_line120_346_0 = c_1_0;
      vector32 srp_89_0 = tap_srp_edgeSlp_0;
      vector32 denDiff_61_0 = c_6_0;
      vector32 ct8_136_0 = c_3_0;
      vector32 lambda_onfcam4srpt_line55_459_0 = calcDem_324_pp_2_2_2;
      vector32 cntWeight_0 = tap_srp_lslCntWgt_0;
      vector32 lambda_onfcam4srpt_line55_611_0 = add16_vv(lambda_onfcam4srpt_line55_608_0, lambda_onfcam4srpt_line55_610_0);
      vector32 lambda_onfcam4srpt_line55_563_0 = calcDem_324_pp_0_0_0;
      vector32 lambda_onfcam4srpt_line55_566_0 = add16_vv(lambda_onfcam4srpt_line55_563_0, lambda_onfcam4srpt_line55_565_0);
      vector32 srp_383_pack_1 = cnr_10_0;
      vector32 cntWeight_3_0 = cntWeight_2_0;
      vector32 lambda_onfcam4dpct_line120_337_0 = c_1_0;
      vector32 srp_121_0 = tap_srp_radShift_0;
      vector32 lambda_onfcam4srpt_line55_653_0 = calcDem_324_pp_4_4_0;
      vector32 srp_312_pack_1 = ct8_145_0;
      vector32 lambda_onfcam4dpct_line120_341_0 = c_1_0;
      vector32 lambda_onfcam4srpt_line55_540_0 = calcDem_324_pp_1_4_2;
      vector32 srp_130_0 = lshift16_vv(ct8_141_0, srp_129_0);
      vector32 den_132_0 = c_512_0;
      vector32 calcBlc_159_0 = c_10_0;
      vector32 cntWeight_10_0 = tap_srp_lshCntWgt_0;
      vector32 lambda_onfcam4dpct_line120_338_0 = c_1_0;
      vector32 lambda_onfcam4srpt_line55_567_0 = calcDem_324_pp_0_0_2;
      vector32 lambda_onfcam4srpt_line55_568_0 = add16_vv(lambda_onfcam4srpt_line55_566_0, lambda_onfcam4srpt_line55_567_0);
      vector32 lambda_onfcam4srpt_line55_569_0 = add16_vv(lambda_onfcam4srpt_line55_568_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_570_0 = rshift16_vv(lambda_onfcam4srpt_line55_569_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_554_0 = calcDem_324_pp_4_2_0;
      vector32 cntWeight_12_0 = cntWeight_11_0;
      vector32 lambda_onfcam4dpct_line120_343_0 = c_1_0;
      vector32 lambda_onfcam4srpt_line55_574_0 = lshift16_vv(lambda_onfcam4srpt_line55_573_0, lambda_onfcam4dpct_line120_343_0);
      vector32 lambda_onfcam4srpt_line55_575_0 = add16_vv(lambda_onfcam4srpt_line55_572_0, lambda_onfcam4srpt_line55_574_0);
      vector32 lambda_onfcam4srpt_line55_527_0 = calcDem_324_pp_2_1_0;
      vector32 lambda_onfcam4srpt_line55_637_0 = lshift16_vv(lambda_onfcam4srpt_line55_636_0, lambda_onfcam4dpct_line120_340_0);
      vector32 lambda_onfcam4dpct_line120_325_0 = c_1_0;
      vector32 lambda_onfcam4srpt_line55_457_0 = lshift16_vv(lambda_onfcam4srpt_line55_456_0, lambda_onfcam4dpct_line120_325_0);
      vector32 ct8_142_0 = c_0_0;
      vector32 srp_300_pack_18 = ct8_142_0;
      vector32 lambda_onfcam4srpt_line55_495_0 = calcDem_324_pp_1_2_2;
      vector32 lambda_onfcam4srpt_line55_600_0 = calcDem_324_pp_0_4_1;
      vector32 srp_258_0 = sub16_vv(lambda_onfcam4srpt_line55_456_0, lambda_onfcam4srpt_line55_459_0);
      vector32 srp_119_0 = tap_srp_radFctr_0;
      vector32 lambda_onfcam4srpt_line55_501_0 = calcDem_324_pp_3_2_1;
      vector32 localLumAvg_34_pack_9 = ct8_135_0;
      vector32 lambda_onfcam4srpt_line55_675_0 = calcDem_324_pp_0_1_2;
      vector32 ct8_158_0 = add16_vv(centroid_pos_0, ct8_157_0);
      vector32 srp_134_0 = c_2_0;
      vector32 ct8_159_0 = add16_vv(ct8_158_0, ct8_150_0);
      vector32 srp_352_0 = add16_vv(ct8_159_0, srp_114_0);
      vector32 srp_371_pack_1 = cnr_10_0;
      vector32 lambda_onfcam4srpt_line55_672_0 = calcDem_324_pp_0_1_1;
      vector32 lambda_onfcam4srpt_line55_626_0 = calcDem_324_pp_4_3_0;
      vector32 lambda_onfcam4srpt_line55_655_0 = lshift16_vv(lambda_onfcam4srpt_line55_654_0, lambda_onfcam4dpct_line120_341_0);
      vector32 lambda_onfcam4srpt_line55_656_0 = add16_vv(lambda_onfcam4srpt_line55_653_0, lambda_onfcam4srpt_line55_655_0);
      vector32 lambda_onfcam4srpt_line55_658_0 = add16_vv(lambda_onfcam4srpt_line55_656_0, lambda_onfcam4srpt_line55_657_0);
      vector32 lambda_onfcam4srpt_line55_659_0 = add16_vv(lambda_onfcam4srpt_line55_658_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_660_0 = rshift16_vv(lambda_onfcam4srpt_line55_659_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_661_0 = lambda_onfcam4srpt_line55_660_0;
      vector32 lambda_onfcam4srpt_line55_681_pack_4 = lambda_onfcam4srpt_line55_661_0;
      vector32 srp_294_0 = lambda_onfcam4srpt_line55_661_0;
      vector32 srp_300_pack_8 = ct8_144_0;
      vector32 lambda_onfcam4srpt_line55_504_0 = calcDem_324_pp_3_2_2;
      vector32 lambda_onfcam4srpt_line55_468_0 = calcDem_324_pp_3_1_2;
      vector32 lambda_onfcam4srpt_line55_473_0 = calcDem_324_pp_2_3_0;
      vector32 lambda_onfcam4srpt_line55_638_0 = add16_vv(lambda_onfcam4srpt_line55_635_0, lambda_onfcam4srpt_line55_637_0);
      vector32 lambda_onfcam4srpt_line55_640_0 = add16_vv(lambda_onfcam4srpt_line55_638_0, lambda_onfcam4srpt_line55_639_0);
      vector32 lambda_onfcam4srpt_line55_641_0 = add16_vv(lambda_onfcam4srpt_line55_640_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_642_0 = rshift16_vv(lambda_onfcam4srpt_line55_641_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_643_0 = lambda_onfcam4srpt_line55_642_0;
      vector32 lambda_onfcam4srpt_line55_680_pack_3 = lambda_onfcam4srpt_line55_643_0;
      vector32 lambda_onfcam4srpt_line55_681_pack_3 = lambda_onfcam4srpt_line55_643_0;
      vector32 lambda_nfcam4defst_line111_14_0 = inv16_vv(ct8_141_0);
      vector32 srp_295_0 = mult16_vv(lambda_nfcam4defst_line111_14_0, srp_294_0);
      vector32 srp_300_pack_6 = ct8_138_0;
      vector32 srp_376_pack_1 = ct8_145_0;
      vector32 srp_300_pack_4 = srp_295_0;
      vector32 lambda_onfcam4dpct_line120_349_0 = c_1_0;
      vector32 lambda_onfcam4srpt_line55_601_0 = lshift16_vv(lambda_onfcam4srpt_line55_600_0, lambda_onfcam4dpct_line120_349_0);
      vector32 lambda_onfcam4srpt_line55_465_0 = calcDem_324_pp_3_1_1;
      vector32 srp_28_0 = c_2_0;
      vector32 lambda_onfcam4dpct_line120_330_0 = c_1_0;
      vector32 lambda_onfcam4srpt_line55_475_0 = lshift16_vv(lambda_onfcam4srpt_line55_474_0, lambda_onfcam4dpct_line120_330_0);
      vector32 lambda_onfcam4srpt_line55_476_0 = add16_vv(lambda_onfcam4srpt_line55_473_0, lambda_onfcam4srpt_line55_475_0);
      vector32 lambda_onfcam4srpt_line55_478_0 = add16_vv(lambda_onfcam4srpt_line55_476_0, lambda_onfcam4srpt_line55_477_0);
      vector32 lambda_onfcam4srpt_line55_479_0 = add16_vv(lambda_onfcam4srpt_line55_478_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_480_0 = rshift16_vv(lambda_onfcam4srpt_line55_479_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_481_0 = lambda_onfcam4srpt_line55_480_0;
      vector32 lambda_onfcam4srpt_line55_680_pack_7 = lambda_onfcam4srpt_line55_481_0;
      vector32 localLumAvg_26_0 = lambda_onfcam4srpt_line55_481_0;
      vector32 srp_260_0 = lshift16_vv(localLumAvg_26_0, ct8_136_0);
      vector32 localLumAvg_27_0 = lshift16_vv(localLumAvg_26_0, lambda_onfcam4dpct_line120_330_0);
      vector32 localLumAvg_34_pack_1 = localLumAvg_27_0;
      vector32 lambda_onfcam4srpt_line55_681_pack_7 = lambda_onfcam4srpt_line55_481_0;
      vector32 srp_112_0 = tap_srp_crdShift_0;
      vector32 lambda_onfcam4srpt_line55_509_0 = calcDem_324_pp_1_1_0;
      vector32 lambda_onfcam4srpt_line55_512_0 = add16_vv(lambda_onfcam4srpt_line55_509_0, lambda_onfcam4srpt_line55_511_0);
      vector32 lambda_onfcam4srpt_line55_514_0 = add16_vv(lambda_onfcam4srpt_line55_512_0, lambda_onfcam4srpt_line55_513_0);
      vector32 lambda_onfcam4srpt_line55_515_0 = add16_vv(lambda_onfcam4srpt_line55_514_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_516_0 = rshift16_vv(lambda_onfcam4srpt_line55_515_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_517_0 = lambda_onfcam4srpt_line55_516_0;
      vector32 localLumAvg_34_pack_6 = lambda_onfcam4srpt_line55_517_0;
      vector32 lambda_onfcam4srpt_line55_680_pack_16 = lambda_onfcam4srpt_line55_517_0;
      vector32 lambda_onfcam4srpt_line55_681_pack_16 = lambda_onfcam4srpt_line55_517_0;
      vector32 srp_313_pack_1 = den_131_0;
      vector32 srp_79_0 = tap_srp_minMfVal_0;
      vector32 srp_43_0 = inv16_vv(denDiff_61_0);
      vector32 lambda_onfcam4srpt_line55_576_0 = calcDem_324_pp_4_1_2;
      vector32 lambda_onfcam4srpt_line55_577_0 = add16_vv(lambda_onfcam4srpt_line55_575_0, lambda_onfcam4srpt_line55_576_0);
      vector32 lambda_onfcam4srpt_line55_578_0 = add16_vv(lambda_onfcam4srpt_line55_577_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_579_0 = rshift16_vv(lambda_onfcam4srpt_line55_578_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_580_0 = lambda_onfcam4srpt_line55_579_0;
      vector32 srp_276_0 = lambda_onfcam4srpt_line55_580_0;
      vector32 lambda_onfcam4srpt_line55_681_pack_19 = lambda_onfcam4srpt_line55_580_0;
      vector32 edgeVal_74_0 = lshift16_vv(srp_276_0, lambda_onfcam4dpct_line120_343_0);
      vector32 lambda_onfcam4srpt_line55_680_pack_19 = lambda_onfcam4srpt_line55_580_0;
      vector32 lambda_onfcam4srpt_line55_519_0 = calcDem_324_pp_1_3_1;
      vector32 lambda_onfcam4srpt_line55_520_0 = lshift16_vv(lambda_onfcam4srpt_line55_519_0, lambda_onfcam4dpct_line120_331_0);
      vector32 lambda_onfcam4srpt_line55_521_0 = add16_vv(lambda_onfcam4srpt_line55_518_0, lambda_onfcam4srpt_line55_520_0);
      vector32 srp_300_pack_7 = srp_260_0;
      vector32 lambda_onfcam4srpt_line55_599_0 = calcDem_324_pp_0_4_0;
      vector32 lambda_onfcam4srpt_line55_602_0 = add16_vv(lambda_onfcam4srpt_line55_599_0, lambda_onfcam4srpt_line55_601_0);
      vector32 lambda_onfcam4srpt_line55_604_0 = add16_vv(lambda_onfcam4srpt_line55_602_0, lambda_onfcam4srpt_line55_603_0);
      vector32 lambda_onfcam4srpt_line55_605_0 = add16_vv(lambda_onfcam4srpt_line55_604_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_606_0 = rshift16_vv(lambda_onfcam4srpt_line55_605_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_484_0 = lshift16_vv(lambda_onfcam4srpt_line55_483_0, lambda_onfcam4dpct_line120_328_0);
      vector32 lambda_onfcam4srpt_line55_485_0 = add16_vv(lambda_onfcam4srpt_line55_482_0, lambda_onfcam4srpt_line55_484_0);
      vector32 lambda_onfcam4srpt_line55_487_0 = add16_vv(lambda_onfcam4srpt_line55_485_0, lambda_onfcam4srpt_line55_486_0);
      vector32 lambda_onfcam4srpt_line55_488_0 = add16_vv(lambda_onfcam4srpt_line55_487_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_489_0 = rshift16_vv(lambda_onfcam4srpt_line55_488_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_490_0 = lambda_onfcam4srpt_line55_489_0;
      vector32 localLumAvg_34_pack_2 = lambda_onfcam4srpt_line55_490_0;
      vector32 lambda_onfcam4srpt_line55_681_pack_8 = lambda_onfcam4srpt_line55_490_0;
      vector32 lambda_onfcam4srpt_line55_664_0 = lshift16_vv(lambda_onfcam4srpt_line55_663_0, lambda_onfcam4dpct_line120_346_0);
      vector32 srp_348_0 = add16_vv(ct8_156_0, srp_108_0);
      vector32 lambda_onfcam4srpt_line55_545_0 = calcDem_324_pp_3_0_0;
      vector32 lambda_onfcam4dpct_line120_342_0 = c_1_0;
      vector32 lambda_onfcam4srpt_line55_673_0 = lshift16_vv(lambda_onfcam4srpt_line55_672_0, lambda_onfcam4dpct_line120_342_0);
      vector32 lambda_onfcam4srpt_line55_674_0 = add16_vv(lambda_onfcam4srpt_line55_671_0, lambda_onfcam4srpt_line55_673_0);
      vector32 lambda_onfcam4srpt_line55_676_0 = add16_vv(lambda_onfcam4srpt_line55_674_0, lambda_onfcam4srpt_line55_675_0);
      vector32 lambda_onfcam4srpt_line55_677_0 = add16_vv(lambda_onfcam4srpt_line55_676_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_678_0 = rshift16_vv(lambda_onfcam4srpt_line55_677_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4dpct_line120_335_0 = c_1_0;
      vector32 lambda_onfcam4srpt_line55_547_0 = lshift16_vv(lambda_onfcam4srpt_line55_546_0, lambda_onfcam4dpct_line120_335_0);
      vector32 lambda_onfcam4srpt_line55_548_0 = add16_vv(lambda_onfcam4srpt_line55_545_0, lambda_onfcam4srpt_line55_547_0);
      vector32 lambda_onfcam4dpct_line120_333_0 = c_1_0;
      vector32 lambda_onfcam4srpt_line55_529_0 = lshift16_vv(lambda_onfcam4srpt_line55_528_0, lambda_onfcam4dpct_line120_333_0);
      vector32 lambda_onfcam4srpt_line55_582_0 = calcDem_324_pp_0_3_1;
      vector32 lambda_onfcam4dpct_line120_348_0 = c_1_0;
      vector32 lambda_onfcam4dpct_line120_327_0 = c_1_0;
      vector32 lambda_onfcam4srpt_line55_502_0 = lshift16_vv(lambda_onfcam4srpt_line55_501_0, lambda_onfcam4dpct_line120_327_0);
      vector32 lambda_onfcam4srpt_line55_619_0 = lshift16_vv(lambda_onfcam4srpt_line55_618_0, lambda_onfcam4dpct_line120_344_0);
      vector32 lambda_onfcam4srpt_line55_620_0 = add16_vv(lambda_onfcam4srpt_line55_617_0, lambda_onfcam4srpt_line55_619_0);
      vector32 lambda_onfcam4srpt_line55_571_0 = lambda_onfcam4srpt_line55_570_0;
      vector32 lambda_onfcam4srpt_line55_681_pack_20 = lambda_onfcam4srpt_line55_571_0;
      vector32 srp_274_0 = lambda_onfcam4srpt_line55_571_0;
      vector32 lambda_onfcam4srpt_line55_680_pack_20 = lambda_onfcam4srpt_line55_571_0;
      vector32 srp_275_0 = mult16_vv(lambda_nfcam4defst_line111_14_0, srp_274_0);
      vector32 lambda_onfcam4srpt_line55_538_0 = lshift16_vv(lambda_onfcam4srpt_line55_537_0, lambda_onfcam4dpct_line120_347_0);
      vector32 lambda_onfcam4srpt_line55_539_0 = add16_vv(lambda_onfcam4srpt_line55_536_0, lambda_onfcam4srpt_line55_538_0);
      vector32 lambda_onfcam4srpt_line55_541_0 = add16_vv(lambda_onfcam4srpt_line55_539_0, lambda_onfcam4srpt_line55_540_0);
      vector32 lambda_onfcam4srpt_line55_542_0 = add16_vv(lambda_onfcam4srpt_line55_541_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_543_0 = rshift16_vv(lambda_onfcam4srpt_line55_542_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_544_0 = lambda_onfcam4srpt_line55_543_0;
      vector32 lambda_onfcam4srpt_line55_680_pack_1 = lambda_onfcam4srpt_line55_544_0;
      vector32 lambda_onfcam4srpt_line55_496_0 = add16_vv(lambda_onfcam4srpt_line55_494_0, lambda_onfcam4srpt_line55_495_0);
      vector32 lambda_onfcam4srpt_line55_497_0 = add16_vv(lambda_onfcam4srpt_line55_496_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_498_0 = rshift16_vv(lambda_onfcam4srpt_line55_497_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_499_0 = lambda_onfcam4srpt_line55_498_0;
      vector32 lambda_onfcam4srpt_line55_680_pack_11 = lambda_onfcam4srpt_line55_499_0;
      vector32 lambda_onfcam4srpt_line55_681_pack_11 = lambda_onfcam4srpt_line55_499_0;
      vector32 localLumAvg_28_0 = lambda_onfcam4srpt_line55_499_0;
      vector32 localLumAvg_29_0 = lshift16_vv(localLumAvg_28_0, lambda_onfcam4dpct_line120_329_0);
      vector32 localLumAvg_34_pack_3 = localLumAvg_29_0;
      vector32 srp_261_0 = lshift16_vv(localLumAvg_28_0, ct8_140_0);
      vector32 srp_300_pack_11 = srp_261_0;
      vector32 lambda_onfcam4srpt_line55_622_0 = add16_vv(lambda_onfcam4srpt_line55_620_0, lambda_onfcam4srpt_line55_621_0);
      vector32 lambda_onfcam4srpt_line55_623_0 = add16_vv(lambda_onfcam4srpt_line55_622_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_624_0 = rshift16_vv(lambda_onfcam4srpt_line55_623_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_625_0 = lambda_onfcam4srpt_line55_624_0;
      vector32 srp_286_0 = lambda_onfcam4srpt_line55_625_0;
      vector32 srp_287_0 = mult16_vv(srp_43_0, srp_286_0);
      vector32 srp_300_pack_2 = srp_287_0;
      vector32 edgeVal_81_0 = lshift16_vv(srp_286_0, lambda_onfcam4dpct_line120_344_0);
      vector32 lambda_onfcam4srpt_line55_680_pack_2 = lambda_onfcam4srpt_line55_625_0;
      vector32 srp_300_pack_20 = srp_275_0;
      vector32 lambda_onfcam4srpt_line55_681_pack_1 = lambda_onfcam4srpt_line55_544_0;
      vector32 lambda_onfcam4srpt_line55_558_0 = calcDem_324_pp_4_2_2;
      vector32 lambda_onfcam4dpct_line120_336_0 = c_1_0;
      vector32 lambda_onfcam4srpt_line55_592_0 = lshift16_vv(lambda_onfcam4srpt_line55_591_0, lambda_onfcam4dpct_line120_336_0);
      vector32 lambda_onfcam4srpt_line55_522_0 = calcDem_324_pp_1_3_2;
      vector32 lambda_onfcam4srpt_line55_523_0 = add16_vv(lambda_onfcam4srpt_line55_521_0, lambda_onfcam4srpt_line55_522_0);
      vector32 lambda_onfcam4srpt_line55_524_0 = add16_vv(lambda_onfcam4srpt_line55_523_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_525_0 = rshift16_vv(lambda_onfcam4srpt_line55_524_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_526_0 = lambda_onfcam4srpt_line55_525_0;
      vector32 localLumAvg_34_pack_0 = lambda_onfcam4srpt_line55_526_0;
      vector32 lambda_onfcam4srpt_line55_681_pack_6 = lambda_onfcam4srpt_line55_526_0;
      vector32 lambda_onfcam4srpt_line55_583_0 = lshift16_vv(lambda_onfcam4srpt_line55_582_0, lambda_onfcam4dpct_line120_339_0);
      vector32 lambda_onfcam4srpt_line55_584_0 = add16_vv(lambda_onfcam4srpt_line55_581_0, lambda_onfcam4srpt_line55_583_0);
      vector32 lambda_onfcam4srpt_line55_586_0 = add16_vv(lambda_onfcam4srpt_line55_584_0, lambda_onfcam4srpt_line55_585_0);
      vector32 lambda_onfcam4srpt_line55_587_0 = add16_vv(lambda_onfcam4srpt_line55_586_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_588_0 = rshift16_vv(lambda_onfcam4srpt_line55_587_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_589_0 = lambda_onfcam4srpt_line55_588_0;
      vector32 lambda_onfcam4srpt_line55_680_pack_5 = lambda_onfcam4srpt_line55_589_0;
      vector32 lambda_onfcam4srpt_line55_681_pack_5 = lambda_onfcam4srpt_line55_589_0;
      vector32 srp_278_0 = lambda_onfcam4srpt_line55_589_0;
      vector32 edgeVal_75_0 = lshift16_vv(srp_278_0, lambda_onfcam4dpct_line120_339_0);
      vector32 lambda_onfcam4dent_line229_213_0 = c_16_0;
      vector32 srp_80_0 = inv16_vv(srp_79_0);
      vector32 srp_302_pack_1 = srp_80_0;
      vector32 srp_268_0 = lambda_onfcam4srpt_line55_544_0;
      vector32 lambda_onfcam4srpt_line55_503_0 = add16_vv(lambda_onfcam4srpt_line55_500_0, lambda_onfcam4srpt_line55_502_0);
      vector32 srp_265_pack_1 = tap_srp_maxHfVal_0;
      vector32 lambda_onfcam4srpt_line55_549_0 = calcDem_324_pp_3_0_2;
      vector32 lambda_onfcam4srpt_line55_550_0 = add16_vv(lambda_onfcam4srpt_line55_548_0, lambda_onfcam4srpt_line55_549_0);
      vector32 lambda_onfcam4srpt_line55_551_0 = add16_vv(lambda_onfcam4srpt_line55_550_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_552_0 = rshift16_vv(lambda_onfcam4srpt_line55_551_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_553_0 = lambda_onfcam4srpt_line55_552_0;
      vector32 srp_270_0 = lambda_onfcam4srpt_line55_553_0;
      vector32 edgeVal_72_0 = lshift16_vv(srp_270_0, lambda_onfcam4dpct_line120_335_0);
      vector32 lambda_onfcam4srpt_line55_680_pack_23 = lambda_onfcam4srpt_line55_553_0;
      vector32 lambda_onfcam4srpt_line55_679_0 = lambda_onfcam4srpt_line55_678_0;
      vector32 lambda_onfcam4srpt_line55_680_pack_15 = lambda_onfcam4srpt_line55_679_0;
      vector32 lambda_onfcam4srpt_line55_681_pack_15 = lambda_onfcam4srpt_line55_679_0;
      vector32 srp_298_0 = lambda_onfcam4srpt_line55_679_0;
      vector32 edgeVal_94_0 = lshift16_vv(srp_298_0, lambda_onfcam4dpct_line120_342_0);
      vector32 lambda_onfcam4srpt_line55_556_0 = lshift16_vv(lambda_onfcam4srpt_line55_555_0, lambda_onfcam4dpct_line120_338_0);
      vector32 lambda_onfcam4srpt_line55_557_0 = add16_vv(lambda_onfcam4srpt_line55_554_0, lambda_onfcam4srpt_line55_556_0);
      vector32 lambda_onfcam4srpt_line55_559_0 = add16_vv(lambda_onfcam4srpt_line55_557_0, lambda_onfcam4srpt_line55_558_0);
      vector32 lambda_onfcam4srpt_line55_560_0 = add16_vv(lambda_onfcam4srpt_line55_559_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_561_0 = rshift16_vv(lambda_onfcam4srpt_line55_560_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_562_0 = lambda_onfcam4srpt_line55_561_0;
      vector32 srp_272_0 = lambda_onfcam4srpt_line55_562_0;
      vector32 lambda_onfcam4srpt_line55_681_pack_14 = lambda_onfcam4srpt_line55_562_0;
      vector32 lambda_onfcam4srpt_line55_680_pack_14 = lambda_onfcam4srpt_line55_562_0;
      vector32 edgeVal_73_0 = lshift16_vv(srp_272_0, lambda_onfcam4dpct_line120_338_0);
      vector32 srp_273_0 = mult16_vv(srp_43_0, srp_272_0);
      vector32 srp_300_pack_14 = srp_273_0;
      vector32 lambda_onfcam4srpt_line55_665_0 = add16_vv(lambda_onfcam4srpt_line55_662_0, lambda_onfcam4srpt_line55_664_0);
      vector32 lambda_onfcam4srpt_line55_667_0 = add16_vv(lambda_onfcam4srpt_line55_665_0, lambda_onfcam4srpt_line55_666_0);
      vector32 lambda_onfcam4srpt_line55_668_0 = add16_vv(lambda_onfcam4srpt_line55_667_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_669_0 = rshift16_vv(lambda_onfcam4srpt_line55_668_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_670_0 = lambda_onfcam4srpt_line55_669_0;
      vector32 lambda_onfcam4srpt_line55_681_pack_22 = lambda_onfcam4srpt_line55_670_0;
      vector32 srp_296_0 = lambda_onfcam4srpt_line55_670_0;
      vector32 edgeVal_89_0 = lshift16_vv(srp_296_0, lambda_onfcam4dpct_line120_346_0);
      vector32 srp_297_0 = mult16_vv(srp_43_0, srp_296_0);
      vector32 srp_300_pack_22 = srp_297_0;
      vector32 lambda_onfcam4srpt_line55_680_pack_22 = lambda_onfcam4srpt_line55_670_0;
      vector32 edgeVal_71_0 = lshift16_vv(srp_268_0, lambda_onfcam4dpct_line120_347_0);
      vector32 lambda_onfcam4srpt_line55_627_0 = calcDem_324_pp_4_3_1;
      vector32 lambda_onfcam4srpt_line55_628_0 = lshift16_vv(lambda_onfcam4srpt_line55_627_0, lambda_onfcam4dpct_line120_337_0);
      vector32 lambda_onfcam4srpt_line55_629_0 = add16_vv(lambda_onfcam4srpt_line55_626_0, lambda_onfcam4srpt_line55_628_0);
      vector32 lambda_onfcam4srpt_line55_631_0 = add16_vv(lambda_onfcam4srpt_line55_629_0, lambda_onfcam4srpt_line55_630_0);
      vector32 lambda_onfcam4srpt_line55_632_0 = add16_vv(lambda_onfcam4srpt_line55_631_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_633_0 = rshift16_vv(lambda_onfcam4srpt_line55_632_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_634_0 = lambda_onfcam4srpt_line55_633_0;
      vector32 lambda_onfcam4srpt_line55_680_pack_9 = lambda_onfcam4srpt_line55_634_0;
      vector32 srp_288_0 = lambda_onfcam4srpt_line55_634_0;
      vector32 edgeVal_83_0 = lshift16_vv(srp_288_0, lambda_onfcam4dpct_line120_337_0);
      vector32 lambda_onfcam4srpt_line55_681_pack_9 = lambda_onfcam4srpt_line55_634_0;
      vector32 lambda_onfcam4srpt_line55_680_pack_8 = lambda_onfcam4srpt_line55_490_0;
      vector32 srp_360_pack_1 = tap_srp_radMax_0;
      vector32 calcBlc_158_0 = c_128_0;
      vector32 srp_349_0 = sub16_vv(srp_348_0, calcBlc_158_0);
      vector32 srp_350_0 = abs16_vv(srp_349_0);
      vector32 srp_353_0 = sub16_vv(srp_352_0, calcBlc_158_0);
      vector32 srp_300_pack_25 = calcBlc_158_0;
      vector32 srp_354_0 = abs16_vv(srp_353_0);
      vector32 srp_355_0 = rshift16_vv(srp_354_0, srp_112_0);
      vector32 den_137_0 = mult16_vv(srp_355_0, srp_355_0);
      vector32 lambda_onfcam4srpt_line55_680_pack_6 = lambda_onfcam4srpt_line55_526_0;
      vector32 lambda_onfcam4srpt_line55_607_0 = lambda_onfcam4srpt_line55_606_0;
      vector32 lambda_onfcam4srpt_line55_681_pack_0 = lambda_onfcam4srpt_line55_607_0;
      vector32 srp_282_0 = lambda_onfcam4srpt_line55_607_0;
      vector32 edgeVal_78_0 = add16_vv(srp_282_0, edgeVal_75_0);
      vector32 srp_283_0 = mult16_vv(lambda_nfcam4defst_line111_14_0, srp_282_0);
      vector32 lambda_onfcam4srpt_line55_680_pack_0 = lambda_onfcam4srpt_line55_607_0;
      vector32 srp_300_pack_0 = srp_283_0;
      vector32 edgeVal_77_0 = add16_vv(srp_282_0, edgeVal_71_0);
      vector32 edgeVal_82_0 = add16_vv(edgeVal_77_0, edgeVal_81_0);
      vector32 ct8_143_0 = c_3_0;
      vector32 srp_86_0 = c_3_0;
      vector32 srp_255_0 = mult16_vv(srp_86_0, srp_254_0);
      vector32 srp_259_0 = mult16_vv(srp_86_0, srp_258_0);
      vector32 lambda_onfcam4srpt_line55_680_pack_4 = lambda_onfcam4srpt_line55_661_0;
      vector32 lambda_onfcam4dpct_line120_326_0 = c_1_0;
      vector32 lambda_onfcam4srpt_line55_466_0 = lshift16_vv(lambda_onfcam4srpt_line55_465_0, lambda_onfcam4dpct_line120_326_0);
      vector32 lambda_onfcam4srpt_line55_612_0 = calcDem_324_pp_1_0_2;
      vector32 lambda_onfcam4srpt_line55_613_0 = add16_vv(lambda_onfcam4srpt_line55_611_0, lambda_onfcam4srpt_line55_612_0);
      vector32 lambda_onfcam4srpt_line55_614_0 = add16_vv(lambda_onfcam4srpt_line55_613_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_615_0 = rshift16_vv(lambda_onfcam4srpt_line55_614_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_616_0 = lambda_onfcam4srpt_line55_615_0;
      vector32 lambda_onfcam4srpt_line55_681_pack_21 = lambda_onfcam4srpt_line55_616_0;
      vector32 srp_284_0 = lambda_onfcam4srpt_line55_616_0;
      vector32 edgeVal_80_0 = lshift16_vv(srp_284_0, lambda_onfcam4dpct_line120_334_0);
      vector32 lambda_onfcam4srpt_line55_680_pack_21 = lambda_onfcam4srpt_line55_616_0;
      vector32 lambda_onfcam4srpt_line55_458_0 = add16_vv(lambda_onfcam4srpt_line55_455_0, lambda_onfcam4srpt_line55_457_0);
      vector32 lambda_onfcam4srpt_line55_460_0 = add16_vv(lambda_onfcam4srpt_line55_458_0, lambda_onfcam4srpt_line55_459_0);
      vector32 lambda_onfcam4srpt_line55_461_0 = add16_vv(lambda_onfcam4srpt_line55_460_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_462_0 = rshift16_vv(lambda_onfcam4srpt_line55_461_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_463_0 = lambda_onfcam4srpt_line55_462_0;
      vector32 srp_256_0 = lambda_onfcam4srpt_line55_463_0;
      vector32 lambda_onfcam4srpt_line55_680_pack_12 = lambda_onfcam4srpt_line55_463_0;
      vector32 lambda_onfcam4srpt_line55_681_pack_12 = lambda_onfcam4srpt_line55_463_0;
      vector32 localLumAvg_25_0 = lshift16_vv(srp_256_0, srp_28_0);
      vector32 localLumAvg_34_pack_4 = localLumAvg_25_0;
      vector32 srp_27_0 = tap_srp_hfPwr_0;
      vector32 srp_290_0 = lambda_onfcam4srpt_line55_643_0;
      vector32 edgeVal_84_0 = lshift16_vv(srp_290_0, lambda_onfcam4dpct_line120_340_0);
      vector32 edgeVal_85_0 = add16_vv(edgeVal_82_0, edgeVal_84_0);
      vector32 edgeVal_86_0 = add16_vv(edgeVal_85_0, srp_294_0);
      vector32 edgeVal_87_0 = sub16_vv(edgeVal_86_0, srp_274_0);
      vector32 edgeVal_88_0 = sub16_vv(edgeVal_87_0, edgeVal_80_0);
      vector32 edgeVal_90_0 = sub16_vv(edgeVal_88_0, edgeVal_89_0);
      vector32 edgeVal_91_0 = sub16_vv(edgeVal_90_0, edgeVal_72_0);
      vector32 srp_93_0 = lshift16_vv(ct8_141_0, srp_92_0);
      vector32 lambda_onfcam4srpt_line55_505_0 = add16_vv(lambda_onfcam4srpt_line55_503_0, lambda_onfcam4srpt_line55_504_0);
      vector32 lambda_onfcam4srpt_line55_506_0 = add16_vv(lambda_onfcam4srpt_line55_505_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_507_0 = rshift16_vv(lambda_onfcam4srpt_line55_506_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_508_0 = lambda_onfcam4srpt_line55_507_0;
      vector32 lambda_onfcam4srpt_line55_680_pack_13 = lambda_onfcam4srpt_line55_508_0;
      vector32 lambda_onfcam4srpt_line55_681_pack_13 = lambda_onfcam4srpt_line55_508_0;
      vector32 localLumAvg_30_0 = lambda_onfcam4srpt_line55_508_0;
      vector32 srp_262_0 = lshift16_vv(localLumAvg_30_0, ct8_139_0);
      vector32 localLumAvg_31_0 = lshift16_vv(localLumAvg_30_0, lambda_onfcam4dpct_line120_327_0);
      vector32 localLumAvg_34_pack_5 = localLumAvg_31_0;
      vector32 srp_300_pack_13 = srp_262_0;
      vector32 srp_351_0 = rshift16_vv(srp_350_0, srp_112_0);
      vector32 den_136_0 = mult16_vv(srp_351_0, srp_351_0);
      vector32 den_138_0 = add16_vv(den_136_0, den_137_0);
      vector32 srp_356_0 = mult16_vv(den_138_0, srp_119_0);
      vector32 srp_357_0 = rshift16_vv(srp_356_0, srp_121_0);
      vector32 srp_358_0 = add16_vv(srp_357_0, srp_124_0);
      vector32 lambda_onfcam4srpt_line55_593_0 = add16_vv(lambda_onfcam4srpt_line55_590_0, lambda_onfcam4srpt_line55_592_0);
      vector32 lambda_onfcam4srpt_line55_595_0 = add16_vv(lambda_onfcam4srpt_line55_593_0, lambda_onfcam4srpt_line55_594_0);
      vector32 lambda_onfcam4srpt_line55_596_0 = add16_vv(lambda_onfcam4srpt_line55_595_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_597_0 = rshift16_vv(lambda_onfcam4srpt_line55_596_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_598_0 = lambda_onfcam4srpt_line55_597_0;
      vector32 srp_280_0 = lambda_onfcam4srpt_line55_598_0;
      vector32 srp_281_0 = mult16_vv(srp_43_0, srp_280_0);
      vector32 srp_300_pack_10 = srp_281_0;
      vector32 edgeVal_76_0 = lshift16_vv(srp_280_0, lambda_onfcam4dpct_line120_336_0);
      vector32 edgeVal_79_0 = add16_vv(edgeVal_78_0, edgeVal_76_0);
      vector32 edgeVal_95_0 = add16_vv(edgeVal_79_0, edgeVal_94_0);
      vector32 lambda_onfcam4srpt_line55_680_pack_10 = lambda_onfcam4srpt_line55_598_0;
      vector32 lambda_onfcam4srpt_line55_681_pack_10 = lambda_onfcam4srpt_line55_598_0;
      vector32 edgeVal_96_0 = add16_vv(edgeVal_95_0, srp_274_0);
      vector32 edgeVal_97_0 = sub16_vv(edgeVal_96_0, srp_294_0);
      vector32 edgeVal_98_0 = sub16_vv(edgeVal_97_0, edgeVal_83_0);
      vector32 edgeVal_99_0 = sub16_vv(edgeVal_98_0, edgeVal_73_0);
      vector32 ct8_137_0 = c_0_0;
      vector32 srp_300_pack_16 = ct8_137_0;
      vector32 lambda_onfcam4srpt_line55_681_pack_23 = lambda_onfcam4srpt_line55_553_0;
      vector32 lambda_onfcam4srpt_line55_645_0 = calcDem_324_pp_4_0_1;
      vector32 lambda_onfcam4srpt_line55_646_0 = lshift16_vv(lambda_onfcam4srpt_line55_645_0, lambda_onfcam4dpct_line120_348_0);
      vector32 lambda_onfcam4srpt_line55_647_0 = add16_vv(lambda_onfcam4srpt_line55_644_0, lambda_onfcam4srpt_line55_646_0);
      vector32 lambda_onfcam4srpt_line55_649_0 = add16_vv(lambda_onfcam4srpt_line55_647_0, lambda_onfcam4srpt_line55_648_0);
      vector32 lambda_onfcam4srpt_line55_650_0 = add16_vv(lambda_onfcam4srpt_line55_649_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_651_0 = rshift16_vv(lambda_onfcam4srpt_line55_650_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_652_0 = lambda_onfcam4srpt_line55_651_0;
      vector32 lambda_onfcam4srpt_line55_680_pack_24 = lambda_onfcam4srpt_line55_652_0;
      vector32 srp_292_0 = lambda_onfcam4srpt_line55_652_0;
      vector32 srp_293_0 = mult16_vv(lambda_nfcam4defst_line111_14_0, srp_292_0);
      vector32 srp_300_pack_24 = srp_293_0;
      vector32 edgeVal_92_0 = sub16_vv(edgeVal_91_0, srp_292_0);
      vector32 lambda_onfcam4srpt_line55_681_pack_24 = lambda_onfcam4srpt_line55_652_0;
      vector32 edgeVal_93_0 = abs16_vv(edgeVal_92_0);
      vector32 edgeVal_103_pack_0 = edgeVal_93_0;
      vector32 srp_257_0 = mult16_vv(srp_60_0, srp_256_0);
      vector32 srp_300_pack_12 = srp_257_0;
      vector32 edgeVal_100_0 = sub16_vv(edgeVal_99_0, edgeVal_74_0);
      vector32 edgeVal_101_0 = sub16_vv(edgeVal_100_0, srp_292_0);
      vector32 edgeVal_102_0 = abs16_vv(edgeVal_101_0);
      vector32 edgeVal_103_pack_1 = edgeVal_102_0;
      // max edgeVal_103_0 <= (edgeVal_103_pack_1 , edgeVal_103_pack_0)
      vector32 edgeVal_103_0_cotmp_1 = max16_vv(edgeVal_103_pack_1, edgeVal_103_pack_0);
      vector32 edgeVal_103_0 = edgeVal_103_0_cotmp_1;

      vector32 edgeVal_104_0 = add16_vv(edgeVal_103_0, srp_29_0);
      vector32 edgeVal_105_0 = rshift16_vv(edgeVal_104_0, srp_86_0);
      vector32 srp_307_0 = sub16_vv(edgeVal_105_0, srp_87_0);
      vector32 srp_308_0 = mult16_vv(srp_307_0, srp_89_0);
      vector32 srp_309_0 = add16_vv(srp_308_0, srp_93_0);
      vector32 srp_314_0 = lte16_vv(edgeVal_105_0, srp_87_0);
      vector32 srp_310_0 = rshift16_vv(srp_309_0, srp_91_0);
      vector32 srp_311_0 = sub16_vv(den_131_0, srp_310_0);
      vector32 srp_312_pack_0 = srp_311_0;
      // max srp_312_0 <= (srp_312_pack_1 , srp_312_pack_0)
      vector32 srp_312_0_cotmp_1 = max16_vv(srp_312_pack_1, srp_312_pack_0);
      vector32 srp_312_0 = srp_312_0_cotmp_1;

      vector32 srp_313_pack_0 = srp_312_0;
      // min srp_313_0 <= (srp_313_pack_1 , srp_313_pack_0)
      vector32 srp_313_0_cotmp_1 = min16_vv(srp_313_pack_1, srp_313_pack_0);
      vector32 srp_313_0 = srp_313_0_cotmp_1;

      vector32 srp_315_0 = mux16_vv(srp_314_0, den_131_0, srp_313_0);
      vector32 lambda_onfcam4srpt_line55_467_0 = add16_vv(lambda_onfcam4srpt_line55_464_0, lambda_onfcam4srpt_line55_466_0);
      vector32 lambda_onfcam4srpt_line55_469_0 = add16_vv(lambda_onfcam4srpt_line55_467_0, lambda_onfcam4srpt_line55_468_0);
      vector32 lambda_onfcam4srpt_line55_470_0 = add16_vv(lambda_onfcam4srpt_line55_469_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_471_0 = rshift16_vv(lambda_onfcam4srpt_line55_470_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_472_0 = lambda_onfcam4srpt_line55_471_0;
      vector32 lambda_onfcam4srpt_line55_681_pack_18 = lambda_onfcam4srpt_line55_472_0;
      vector32 lambda_onfcam4srpt_line55_680_pack_18 = lambda_onfcam4srpt_line55_472_0;
      vector32 localLumAvg_34_pack_8 = lambda_onfcam4srpt_line55_472_0;
      vector32 lambda_onfcam4srpt_line55_681_pack_2 = lambda_onfcam4srpt_line55_625_0;
      vector32 lambda_onfcam4srpt_line55_530_0 = add16_vv(lambda_onfcam4srpt_line55_527_0, lambda_onfcam4srpt_line55_529_0);
      vector32 lambda_onfcam4srpt_line55_532_0 = add16_vv(lambda_onfcam4srpt_line55_530_0, lambda_onfcam4srpt_line55_531_0);
      vector32 lambda_onfcam4srpt_line55_533_0 = add16_vv(lambda_onfcam4srpt_line55_532_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_534_0 = rshift16_vv(lambda_onfcam4srpt_line55_533_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_535_0 = lambda_onfcam4srpt_line55_534_0;
      vector32 localLumAvg_32_0 = lambda_onfcam4srpt_line55_535_0;
      vector32 srp_267_0 = lshift16_vv(localLumAvg_32_0, ct8_143_0);
      vector32 lambda_onfcam4srpt_line55_680_pack_17 = lambda_onfcam4srpt_line55_535_0;
      // max lambda_onfcam4srpt_line55_680_0 <= (lambda_onfcam4srpt_line55_680_pack_24 , lambda_onfcam4srpt_line55_680_pack_23 , lambda_onfcam4srpt_line55_680_pack_22 , lambda_onfcam4srpt_line55_680_pack_21 , lambda_onfcam4srpt_line55_680_pack_20 , lambda_onfcam4srpt_line55_680_pack_19 , lambda_onfcam4srpt_line55_680_pack_18 , lambda_onfcam4srpt_line55_680_pack_17 , lambda_onfcam4srpt_line55_680_pack_16 , lambda_onfcam4srpt_line55_680_pack_15 , lambda_onfcam4srpt_line55_680_pack_14 , lambda_onfcam4srpt_line55_680_pack_13 , lambda_onfcam4srpt_line55_680_pack_12 , lambda_onfcam4srpt_line55_680_pack_11 , lambda_onfcam4srpt_line55_680_pack_10 , lambda_onfcam4srpt_line55_680_pack_9 , lambda_onfcam4srpt_line55_680_pack_8 , lambda_onfcam4srpt_line55_680_pack_7 , lambda_onfcam4srpt_line55_680_pack_6 , lambda_onfcam4srpt_line55_680_pack_5 , lambda_onfcam4srpt_line55_680_pack_4 , lambda_onfcam4srpt_line55_680_pack_3 , lambda_onfcam4srpt_line55_680_pack_2 , lambda_onfcam4srpt_line55_680_pack_1 , lambda_onfcam4srpt_line55_680_pack_0)
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_1 = max16_vv(lambda_onfcam4srpt_line55_680_pack_24, lambda_onfcam4srpt_line55_680_pack_23);
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_2 = max16_vv(lambda_onfcam4srpt_line55_680_0_cotmp_1, lambda_onfcam4srpt_line55_680_pack_22);
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_3 = max16_vv(lambda_onfcam4srpt_line55_680_0_cotmp_2, lambda_onfcam4srpt_line55_680_pack_21);
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_4 = max16_vv(lambda_onfcam4srpt_line55_680_0_cotmp_3, lambda_onfcam4srpt_line55_680_pack_20);
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_5 = max16_vv(lambda_onfcam4srpt_line55_680_0_cotmp_4, lambda_onfcam4srpt_line55_680_pack_19);
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_6 = max16_vv(lambda_onfcam4srpt_line55_680_0_cotmp_5, lambda_onfcam4srpt_line55_680_pack_18);
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_7 = max16_vv(lambda_onfcam4srpt_line55_680_0_cotmp_6, lambda_onfcam4srpt_line55_680_pack_17);
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_8 = max16_vv(lambda_onfcam4srpt_line55_680_0_cotmp_7, lambda_onfcam4srpt_line55_680_pack_16);
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_9 = max16_vv(lambda_onfcam4srpt_line55_680_0_cotmp_8, lambda_onfcam4srpt_line55_680_pack_15);
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_10 = max16_vv(lambda_onfcam4srpt_line55_680_0_cotmp_9, lambda_onfcam4srpt_line55_680_pack_14);
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_11 = max16_vv(lambda_onfcam4srpt_line55_680_0_cotmp_10, lambda_onfcam4srpt_line55_680_pack_13);
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_12 = max16_vv(lambda_onfcam4srpt_line55_680_0_cotmp_11, lambda_onfcam4srpt_line55_680_pack_12);
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_13 = max16_vv(lambda_onfcam4srpt_line55_680_0_cotmp_12, lambda_onfcam4srpt_line55_680_pack_11);
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_14 = max16_vv(lambda_onfcam4srpt_line55_680_0_cotmp_13, lambda_onfcam4srpt_line55_680_pack_10);
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_15 = max16_vv(lambda_onfcam4srpt_line55_680_0_cotmp_14, lambda_onfcam4srpt_line55_680_pack_9);
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_16 = max16_vv(lambda_onfcam4srpt_line55_680_0_cotmp_15, lambda_onfcam4srpt_line55_680_pack_8);
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_17 = max16_vv(lambda_onfcam4srpt_line55_680_0_cotmp_16, lambda_onfcam4srpt_line55_680_pack_7);
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_18 = max16_vv(lambda_onfcam4srpt_line55_680_0_cotmp_17, lambda_onfcam4srpt_line55_680_pack_6);
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_19 = max16_vv(lambda_onfcam4srpt_line55_680_0_cotmp_18, lambda_onfcam4srpt_line55_680_pack_5);
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_20 = max16_vv(lambda_onfcam4srpt_line55_680_0_cotmp_19, lambda_onfcam4srpt_line55_680_pack_4);
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_21 = max16_vv(lambda_onfcam4srpt_line55_680_0_cotmp_20, lambda_onfcam4srpt_line55_680_pack_3);
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_22 = max16_vv(lambda_onfcam4srpt_line55_680_0_cotmp_21, lambda_onfcam4srpt_line55_680_pack_2);
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_23 = max16_vv(lambda_onfcam4srpt_line55_680_0_cotmp_22, lambda_onfcam4srpt_line55_680_pack_1);
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_24 = max16_vv(lambda_onfcam4srpt_line55_680_0_cotmp_23, lambda_onfcam4srpt_line55_680_pack_0);
      vector32 lambda_onfcam4srpt_line55_680_0 = lambda_onfcam4srpt_line55_680_0_cotmp_24;

      vector32 srp_300_pack_17 = srp_267_0;
      vector32 localLumAvg_33_0 = lshift16_vv(localLumAvg_32_0, lambda_onfcam4dpct_line120_333_0);
      vector32 localLumAvg_34_pack_7 = localLumAvg_33_0;
      // add localLumAvg_34_0 <= (localLumAvg_34_pack_9 , localLumAvg_34_pack_8 , localLumAvg_34_pack_7 , localLumAvg_34_pack_6 , localLumAvg_34_pack_5 , localLumAvg_34_pack_4 , localLumAvg_34_pack_3 , localLumAvg_34_pack_2 , localLumAvg_34_pack_1 , localLumAvg_34_pack_0)
      vector32 localLumAvg_34_0_cotmp_1 = add16_vv(localLumAvg_34_pack_9, localLumAvg_34_pack_8);
      vector32 localLumAvg_34_0_cotmp_2 = add16_vv(localLumAvg_34_0_cotmp_1, localLumAvg_34_pack_7);
      vector32 localLumAvg_34_0_cotmp_3 = add16_vv(localLumAvg_34_0_cotmp_2, localLumAvg_34_pack_6);
      vector32 localLumAvg_34_0_cotmp_4 = add16_vv(localLumAvg_34_0_cotmp_3, localLumAvg_34_pack_5);
      vector32 localLumAvg_34_0_cotmp_5 = add16_vv(localLumAvg_34_0_cotmp_4, localLumAvg_34_pack_4);
      vector32 localLumAvg_34_0_cotmp_6 = add16_vv(localLumAvg_34_0_cotmp_5, localLumAvg_34_pack_3);
      vector32 localLumAvg_34_0_cotmp_7 = add16_vv(localLumAvg_34_0_cotmp_6, localLumAvg_34_pack_2);
      vector32 localLumAvg_34_0_cotmp_8 = add16_vv(localLumAvg_34_0_cotmp_7, localLumAvg_34_pack_1);
      vector32 localLumAvg_34_0_cotmp_9 = add16_vv(localLumAvg_34_0_cotmp_8, localLumAvg_34_pack_0);
      vector32 localLumAvg_34_0 = localLumAvg_34_0_cotmp_9;

      vector32 localLumAvg_35_0 = localLumAvg_34_0;
      vector32 localLumAvg_36_0 = rshift16_vv(localLumAvg_35_0, srp_29_0);
      vector32 srp_263_0 = sub16_vv(srp_256_0, localLumAvg_36_0);
      vector32 srp_264_pack_0 = srp_263_0;
      vector32 cntWeight_39_0 = mult16_vv(localLumAvg_36_0, cntWeight_3_0);
      vector32 cntWeight_40_0 = add16_vv(cntWeight_39_0, den_132_0);
      vector32 cntWeight_41_0 = rshift16_vv(cntWeight_40_0, calcBlc_159_0);
      vector32 cntWeight_42_0 = add16_vv(cntWeight_0, cntWeight_41_0);
      vector32 cntWeight_43_0 = mult16_vv(localLumAvg_36_0, cntWeight_12_0);
      // max srp_264_0 <= (srp_264_pack_1 , srp_264_pack_0)
      vector32 srp_264_0_cotmp_1 = max16_vv(srp_264_pack_1, srp_264_pack_0);
      vector32 srp_264_0 = srp_264_0_cotmp_1;

      vector32 srp_265_pack_0 = srp_264_0;
      // min srp_265_0 <= (srp_265_pack_1 , srp_265_pack_0)
      vector32 srp_265_0_cotmp_1 = min16_vv(srp_265_pack_1, srp_265_pack_0);
      vector32 srp_265_0 = srp_265_0_cotmp_1;

      vector32 cntWeight_44_0 = add16_vv(cntWeight_43_0, den_132_0);
      vector32 cntWeight_45_0 = rshift16_vv(cntWeight_44_0, calcBlc_159_0);
      vector32 cntWeight_46_0 = add16_vv(cntWeight_10_0, cntWeight_45_0);
      vector32 cntWeight_47_0 = sub16_vv(cntWeight_46_0, cntWeight_42_0);
      vector32 lambda_onfcam4srpt_line55_681_pack_17 = lambda_onfcam4srpt_line55_535_0;
      // min lambda_onfcam4srpt_line55_681_0 <= (lambda_onfcam4srpt_line55_681_pack_24 , lambda_onfcam4srpt_line55_681_pack_23 , lambda_onfcam4srpt_line55_681_pack_22 , lambda_onfcam4srpt_line55_681_pack_21 , lambda_onfcam4srpt_line55_681_pack_20 , lambda_onfcam4srpt_line55_681_pack_19 , lambda_onfcam4srpt_line55_681_pack_18 , lambda_onfcam4srpt_line55_681_pack_17 , lambda_onfcam4srpt_line55_681_pack_16 , lambda_onfcam4srpt_line55_681_pack_15 , lambda_onfcam4srpt_line55_681_pack_14 , lambda_onfcam4srpt_line55_681_pack_13 , lambda_onfcam4srpt_line55_681_pack_12 , lambda_onfcam4srpt_line55_681_pack_11 , lambda_onfcam4srpt_line55_681_pack_10 , lambda_onfcam4srpt_line55_681_pack_9 , lambda_onfcam4srpt_line55_681_pack_8 , lambda_onfcam4srpt_line55_681_pack_7 , lambda_onfcam4srpt_line55_681_pack_6 , lambda_onfcam4srpt_line55_681_pack_5 , lambda_onfcam4srpt_line55_681_pack_4 , lambda_onfcam4srpt_line55_681_pack_3 , lambda_onfcam4srpt_line55_681_pack_2 , lambda_onfcam4srpt_line55_681_pack_1 , lambda_onfcam4srpt_line55_681_pack_0)
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_1 = min16_vv(lambda_onfcam4srpt_line55_681_pack_24, lambda_onfcam4srpt_line55_681_pack_23);
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_2 = min16_vv(lambda_onfcam4srpt_line55_681_0_cotmp_1, lambda_onfcam4srpt_line55_681_pack_22);
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_3 = min16_vv(lambda_onfcam4srpt_line55_681_0_cotmp_2, lambda_onfcam4srpt_line55_681_pack_21);
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_4 = min16_vv(lambda_onfcam4srpt_line55_681_0_cotmp_3, lambda_onfcam4srpt_line55_681_pack_20);
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_5 = min16_vv(lambda_onfcam4srpt_line55_681_0_cotmp_4, lambda_onfcam4srpt_line55_681_pack_19);
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_6 = min16_vv(lambda_onfcam4srpt_line55_681_0_cotmp_5, lambda_onfcam4srpt_line55_681_pack_18);
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_7 = min16_vv(lambda_onfcam4srpt_line55_681_0_cotmp_6, lambda_onfcam4srpt_line55_681_pack_17);
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_8 = min16_vv(lambda_onfcam4srpt_line55_681_0_cotmp_7, lambda_onfcam4srpt_line55_681_pack_16);
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_9 = min16_vv(lambda_onfcam4srpt_line55_681_0_cotmp_8, lambda_onfcam4srpt_line55_681_pack_15);
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_10 = min16_vv(lambda_onfcam4srpt_line55_681_0_cotmp_9, lambda_onfcam4srpt_line55_681_pack_14);
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_11 = min16_vv(lambda_onfcam4srpt_line55_681_0_cotmp_10, lambda_onfcam4srpt_line55_681_pack_13);
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_12 = min16_vv(lambda_onfcam4srpt_line55_681_0_cotmp_11, lambda_onfcam4srpt_line55_681_pack_12);
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_13 = min16_vv(lambda_onfcam4srpt_line55_681_0_cotmp_12, lambda_onfcam4srpt_line55_681_pack_11);
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_14 = min16_vv(lambda_onfcam4srpt_line55_681_0_cotmp_13, lambda_onfcam4srpt_line55_681_pack_10);
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_15 = min16_vv(lambda_onfcam4srpt_line55_681_0_cotmp_14, lambda_onfcam4srpt_line55_681_pack_9);
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_16 = min16_vv(lambda_onfcam4srpt_line55_681_0_cotmp_15, lambda_onfcam4srpt_line55_681_pack_8);
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_17 = min16_vv(lambda_onfcam4srpt_line55_681_0_cotmp_16, lambda_onfcam4srpt_line55_681_pack_7);
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_18 = min16_vv(lambda_onfcam4srpt_line55_681_0_cotmp_17, lambda_onfcam4srpt_line55_681_pack_6);
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_19 = min16_vv(lambda_onfcam4srpt_line55_681_0_cotmp_18, lambda_onfcam4srpt_line55_681_pack_5);
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_20 = min16_vv(lambda_onfcam4srpt_line55_681_0_cotmp_19, lambda_onfcam4srpt_line55_681_pack_4);
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_21 = min16_vv(lambda_onfcam4srpt_line55_681_0_cotmp_20, lambda_onfcam4srpt_line55_681_pack_3);
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_22 = min16_vv(lambda_onfcam4srpt_line55_681_0_cotmp_21, lambda_onfcam4srpt_line55_681_pack_2);
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_23 = min16_vv(lambda_onfcam4srpt_line55_681_0_cotmp_22, lambda_onfcam4srpt_line55_681_pack_1);
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_24 = min16_vv(lambda_onfcam4srpt_line55_681_0_cotmp_23, lambda_onfcam4srpt_line55_681_pack_0);
      vector32 lambda_onfcam4srpt_line55_681_0 = lambda_onfcam4srpt_line55_681_0_cotmp_24;

      vector32 cntWeight_48_0 = sub16_vv(lambda_onfcam4srpt_line55_680_0, lambda_onfcam4srpt_line55_681_0);
      vector32 cntWeight_49_0 = cntWeight_48_0;
      vector32 cntWeight_50_0 = mult16_vv(cntWeight_49_0, cntWeight_47_0);
      vector32 cntWeight_51_0 = add16_vv(cntWeight_50_0, den_132_0);
      vector32 cntWeight_52_0 = rshift16_vv(cntWeight_51_0, calcBlc_159_0);
      vector32 cntWeight_53_0 = add16_vv(cntWeight_42_0, cntWeight_52_0);
      vector32 cntWeight_54_0 = cntWeight_53_0;
      vector32 srp_319_0 = cntWeight_54_0;
      vector32 srp_266_0 = mult16_vv(srp_27_0, srp_265_0);
      vector32 srp_37_0 = inv16_vv(srp_29_0);
      vector32 srp_285_0 = mult16_vv(srp_37_0, srp_284_0);
      vector32 srp_279_0 = mult16_vv(srp_37_0, srp_278_0);
      vector32 srp_291_0 = mult16_vv(srp_37_0, srp_290_0);
      vector32 srp_289_0 = mult16_vv(srp_37_0, srp_288_0);
      vector32 srp_300_pack_9 = srp_289_0;
      vector32 srp_299_0 = mult16_vv(srp_37_0, srp_298_0);
      vector32 srp_300_pack_15 = srp_299_0;
      vector32 srp_271_0 = mult16_vv(srp_37_0, srp_270_0);
      vector32 srp_269_0 = mult16_vv(srp_37_0, srp_268_0);
      vector32 srp_300_pack_21 = srp_285_0;
      vector32 srp_300_pack_23 = srp_271_0;
      vector32 srp_300_pack_3 = srp_291_0;
      vector32 srp_277_0 = mult16_vv(srp_37_0, srp_276_0);
      vector32 srp_300_pack_19 = srp_277_0;
      vector32 srp_300_pack_1 = srp_269_0;
      vector32 srp_300_pack_5 = srp_279_0;
      // add srp_300_0 <= (srp_300_pack_25 , srp_300_pack_24 , srp_300_pack_23 , srp_300_pack_22 , srp_300_pack_21 , srp_300_pack_20 , srp_300_pack_19 , srp_300_pack_18 , srp_300_pack_17 , srp_300_pack_16 , srp_300_pack_15 , srp_300_pack_14 , srp_300_pack_13 , srp_300_pack_12 , srp_300_pack_11 , srp_300_pack_10 , srp_300_pack_9 , srp_300_pack_8 , srp_300_pack_7 , srp_300_pack_6 , srp_300_pack_5 , srp_300_pack_4 , srp_300_pack_3 , srp_300_pack_2 , srp_300_pack_1 , srp_300_pack_0)
      vector32 srp_300_0_cotmp_1 = add16_vv(srp_300_pack_25, srp_300_pack_24);
      vector32 srp_300_0_cotmp_2 = add16_vv(srp_300_0_cotmp_1, srp_300_pack_23);
      vector32 srp_300_0_cotmp_3 = add16_vv(srp_300_0_cotmp_2, srp_300_pack_22);
      vector32 srp_300_0_cotmp_4 = add16_vv(srp_300_0_cotmp_3, srp_300_pack_21);
      vector32 srp_300_0_cotmp_5 = add16_vv(srp_300_0_cotmp_4, srp_300_pack_20);
      vector32 srp_300_0_cotmp_6 = add16_vv(srp_300_0_cotmp_5, srp_300_pack_19);
      vector32 srp_300_0_cotmp_7 = add16_vv(srp_300_0_cotmp_6, srp_300_pack_18);
      vector32 srp_300_0_cotmp_8 = add16_vv(srp_300_0_cotmp_7, srp_300_pack_17);
      vector32 srp_300_0_cotmp_9 = add16_vv(srp_300_0_cotmp_8, srp_300_pack_16);
      vector32 srp_300_0_cotmp_10 = add16_vv(srp_300_0_cotmp_9, srp_300_pack_15);
      vector32 srp_300_0_cotmp_11 = add16_vv(srp_300_0_cotmp_10, srp_300_pack_14);
      vector32 srp_300_0_cotmp_12 = add16_vv(srp_300_0_cotmp_11, srp_300_pack_13);
      vector32 srp_300_0_cotmp_13 = add16_vv(srp_300_0_cotmp_12, srp_300_pack_12);
      vector32 srp_300_0_cotmp_14 = add16_vv(srp_300_0_cotmp_13, srp_300_pack_11);
      vector32 srp_300_0_cotmp_15 = add16_vv(srp_300_0_cotmp_14, srp_300_pack_10);
      vector32 srp_300_0_cotmp_16 = add16_vv(srp_300_0_cotmp_15, srp_300_pack_9);
      vector32 srp_300_0_cotmp_17 = add16_vv(srp_300_0_cotmp_16, srp_300_pack_8);
      vector32 srp_300_0_cotmp_18 = add16_vv(srp_300_0_cotmp_17, srp_300_pack_7);
      vector32 srp_300_0_cotmp_19 = add16_vv(srp_300_0_cotmp_18, srp_300_pack_6);
      vector32 srp_300_0_cotmp_20 = add16_vv(srp_300_0_cotmp_19, srp_300_pack_5);
      vector32 srp_300_0_cotmp_21 = add16_vv(srp_300_0_cotmp_20, srp_300_pack_4);
      vector32 srp_300_0_cotmp_22 = add16_vv(srp_300_0_cotmp_21, srp_300_pack_3);
      vector32 srp_300_0_cotmp_23 = add16_vv(srp_300_0_cotmp_22, srp_300_pack_2);
      vector32 srp_300_0_cotmp_24 = add16_vv(srp_300_0_cotmp_23, srp_300_pack_1);
      vector32 srp_300_0_cotmp_25 = add16_vv(srp_300_0_cotmp_24, srp_300_pack_0);
      vector32 srp_300_0 = srp_300_0_cotmp_25;

      vector32 srp_301_0 = rshift16_vv(srp_300_0, ct8_135_0);
      vector32 srp_302_pack_0 = srp_301_0;
      // max srp_302_0 <= (srp_302_pack_1 , srp_302_pack_0)
      vector32 srp_302_0_cotmp_1 = max16_vv(srp_302_pack_1, srp_302_pack_0);
      vector32 srp_302_0 = srp_302_0_cotmp_1;

      vector32 srp_303_pack_0 = srp_302_0;
      // min srp_303_0 <= (srp_303_pack_1 , srp_303_pack_0)
      vector32 srp_303_0_cotmp_1 = min16_vv(srp_303_pack_1, srp_303_pack_0);
      vector32 srp_303_0 = srp_303_0_cotmp_1;

      vector32 srp_304_0 = mult16_vv(srp_36_0, srp_303_0);
      vector32 srp_305_0 = add16_vv(srp_266_0, srp_304_0);
      vector32 srp_306_0 = rshift16_vv(srp_305_0, denDiff_61_0);
      vector32 srp_316_0 = mult16_vv(srp_306_0, srp_315_0);
      vector32 srp_317_0 = add16_vv(srp_316_0, calcBlc_158_0);
      vector32 srp_318_0 = rshift16_vv(srp_317_0, ct8_135_0);
      vector32 srp_320_0 = mult16_vv(srp_318_0, srp_319_0);
      vector32 srp_321_0 = add16_vv(srp_320_0, lambda_onfcam4dent_line229_213_0);
      vector32 srp_322_0 = rshift16_vv(srp_321_0, calcDem_350_0);
      vector32 srp_359_pack_0 = srp_358_0;
      // max srp_359_0 <= (srp_359_pack_1 , srp_359_pack_0)
      vector32 srp_359_0_cotmp_1 = max16_vv(srp_359_pack_1, srp_359_pack_0);
      vector32 srp_359_0 = srp_359_0_cotmp_1;

      vector32 srp_360_pack_0 = srp_359_0;
      // min srp_360_0 <= (srp_360_pack_1 , srp_360_pack_0)
      vector32 srp_360_0_cotmp_1 = min16_vv(srp_360_pack_1, srp_360_pack_0);
      vector32 srp_360_0 = srp_360_0_cotmp_1;

      vector32 srp_361_0 = mult16_vv(srp_322_0, srp_360_0);
      vector32 srp_362_0 = add16_vv(srp_361_0, srp_130_0);
      vector32 srp_363_0 = rshift16_vv(srp_362_0, srp_123_0);
      vector32 srp_364_0 = add16_vv(srp_256_0, srp_363_0);
      vector32 srp_365_0 = lshift16_vv(srp_364_0, srp_134_0);
      vector32 srp_372_0 = add16_vv(srp_365_0, srp_254_0);
      vector32 srp_373_0 = add16_vv(srp_372_0, srp_258_0);
      vector32 srp_374_0 = add16_vv(srp_373_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 srp_375_0 = rshift16_vv(srp_374_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 srp_376_pack_0 = srp_375_0;
      // max srp_376_0 <= (srp_376_pack_1 , srp_376_pack_0)
      vector32 srp_376_0_cotmp_1 = max16_vv(srp_376_pack_1, srp_376_pack_0);
      vector32 srp_376_0 = srp_376_0_cotmp_1;

      vector32 srp_378_0 = sub16_vv(srp_365_0, srp_259_0);
      vector32 srp_377_pack_0 = srp_376_0;
      // min srp_377_0 <= (srp_377_pack_1 , srp_377_pack_0)
      vector32 srp_377_0_cotmp_1 = min16_vv(srp_377_pack_1, srp_377_pack_0);
      vector32 srp_377_0 = srp_377_0_cotmp_1;

      vector32 srp_384_1 = srp_377_0;
      vector32 srp_385_1 = srp_384_1;
      vector32 srp_366_0 = sub16_vv(srp_365_0, srp_255_0);
      vector32 srp_367_0 = add16_vv(srp_366_0, srp_258_0);
      vector32 srp_368_0 = add16_vv(srp_367_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 srp_379_0 = add16_vv(srp_378_0, srp_254_0);
      vector32 srp_380_0 = add16_vv(srp_379_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 srp_381_0 = rshift16_vv(srp_380_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 srp_382_pack_0 = srp_381_0;
      // max srp_382_0 <= (srp_382_pack_1 , srp_382_pack_0)
      vector32 srp_382_0_cotmp_1 = max16_vv(srp_382_pack_1, srp_382_pack_0);
      vector32 srp_382_0 = srp_382_0_cotmp_1;

      vector32 srp_383_pack_0 = srp_382_0;
      // min srp_383_0 <= (srp_383_pack_1 , srp_383_pack_0)
      vector32 srp_383_0_cotmp_1 = min16_vv(srp_383_pack_1, srp_383_pack_0);
      vector32 srp_383_0 = srp_383_0_cotmp_1;

      vector32 srp_384_2 = srp_383_0;
      vector32 srp_385_2 = srp_384_2;
      vector32 srp_369_0 = rshift16_vv(srp_368_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 srp_370_pack_0 = srp_369_0;
      // max srp_370_0 <= (srp_370_pack_1 , srp_370_pack_0)
      vector32 srp_370_0_cotmp_1 = max16_vv(srp_370_pack_1, srp_370_pack_0);
      vector32 srp_370_0 = srp_370_0_cotmp_1;

      vector32 srp_371_pack_0 = srp_370_0;
      // min srp_371_0 <= (srp_371_pack_1 , srp_371_pack_0)
      vector32 srp_371_0_cotmp_1 = min16_vv(srp_371_pack_1, srp_371_pack_0);
      vector32 srp_371_0 = srp_371_0_cotmp_1;

      vector32 srp_384_0 = srp_371_0;
      vector32 srp_385_0 = srp_384_0;
      out_ptr[y*IN_WIDTH*OUT_CHANNELS + x*OUT_CHANNELS + 2] = srp_385_2;
      out_ptr[y*IN_WIDTH*OUT_CHANNELS + x*OUT_CHANNELS + 1] = srp_385_1;
      out_ptr[y*IN_WIDTH*OUT_CHANNELS + x*OUT_CHANNELS + 0] = srp_385_0;
    }
    for(int x = IN_WIDTH - 2; x < IN_WIDTH; x++){
      // on X boundry
      // shift the stencil window, and load the new input pixel
      calcDem_324_pp_0_4_2 = calcDem_324_pp_1_4_2;
      calcDem_324_pp_0_4_1 = calcDem_324_pp_1_4_1;
      calcDem_324_pp_0_4_0 = calcDem_324_pp_1_4_0;
      calcDem_324_pp_0_3_2 = calcDem_324_pp_1_3_2;
      calcDem_324_pp_0_3_1 = calcDem_324_pp_1_3_1;
      calcDem_324_pp_0_3_0 = calcDem_324_pp_1_3_0;
      calcDem_324_pp_0_2_2 = calcDem_324_pp_1_2_2;
      calcDem_324_pp_0_2_1 = calcDem_324_pp_1_2_1;
      calcDem_324_pp_0_2_0 = calcDem_324_pp_1_2_0;
      calcDem_324_pp_0_1_2 = calcDem_324_pp_1_1_2;
      calcDem_324_pp_0_1_1 = calcDem_324_pp_1_1_1;
      calcDem_324_pp_0_1_0 = calcDem_324_pp_1_1_0;
      calcDem_324_pp_0_0_2 = calcDem_324_pp_1_0_2;
      calcDem_324_pp_0_0_1 = calcDem_324_pp_1_0_1;
      calcDem_324_pp_0_0_0 = calcDem_324_pp_1_0_0;
      calcDem_324_pp_1_4_2 = calcDem_324_pp_2_4_2;
      calcDem_324_pp_1_4_1 = calcDem_324_pp_2_4_1;
      calcDem_324_pp_1_4_0 = calcDem_324_pp_2_4_0;
      calcDem_324_pp_1_3_2 = calcDem_324_pp_2_3_2;
      calcDem_324_pp_1_3_1 = calcDem_324_pp_2_3_1;
      calcDem_324_pp_1_3_0 = calcDem_324_pp_2_3_0;
      calcDem_324_pp_1_2_2 = calcDem_324_pp_2_2_2;
      calcDem_324_pp_1_2_1 = calcDem_324_pp_2_2_1;
      calcDem_324_pp_1_2_0 = calcDem_324_pp_2_2_0;
      calcDem_324_pp_1_1_2 = calcDem_324_pp_2_1_2;
      calcDem_324_pp_1_1_1 = calcDem_324_pp_2_1_1;
      calcDem_324_pp_1_1_0 = calcDem_324_pp_2_1_0;
      calcDem_324_pp_1_0_2 = calcDem_324_pp_2_0_2;
      calcDem_324_pp_1_0_1 = calcDem_324_pp_2_0_1;
      calcDem_324_pp_1_0_0 = calcDem_324_pp_2_0_0;
      calcDem_324_pp_2_4_2 = calcDem_324_pp_3_4_2;
      calcDem_324_pp_2_4_1 = calcDem_324_pp_3_4_1;
      calcDem_324_pp_2_4_0 = calcDem_324_pp_3_4_0;
      calcDem_324_pp_2_3_2 = calcDem_324_pp_3_3_2;
      calcDem_324_pp_2_3_1 = calcDem_324_pp_3_3_1;
      calcDem_324_pp_2_3_0 = calcDem_324_pp_3_3_0;
      calcDem_324_pp_2_2_2 = calcDem_324_pp_3_2_2;
      calcDem_324_pp_2_2_1 = calcDem_324_pp_3_2_1;
      calcDem_324_pp_2_2_0 = calcDem_324_pp_3_2_0;
      calcDem_324_pp_2_1_2 = calcDem_324_pp_3_1_2;
      calcDem_324_pp_2_1_1 = calcDem_324_pp_3_1_1;
      calcDem_324_pp_2_1_0 = calcDem_324_pp_3_1_0;
      calcDem_324_pp_2_0_2 = calcDem_324_pp_3_0_2;
      calcDem_324_pp_2_0_1 = calcDem_324_pp_3_0_1;
      calcDem_324_pp_2_0_0 = calcDem_324_pp_3_0_0;
      calcDem_324_pp_3_4_2 = calcDem_324_pp_4_4_2;
      calcDem_324_pp_3_4_1 = calcDem_324_pp_4_4_1;
      calcDem_324_pp_3_4_0 = calcDem_324_pp_4_4_0;
      calcDem_324_pp_3_3_2 = calcDem_324_pp_4_3_2;
      calcDem_324_pp_3_3_1 = calcDem_324_pp_4_3_1;
      calcDem_324_pp_3_3_0 = calcDem_324_pp_4_3_0;
      calcDem_324_pp_3_2_2 = calcDem_324_pp_4_2_2;
      calcDem_324_pp_3_2_1 = calcDem_324_pp_4_2_1;
      calcDem_324_pp_3_2_0 = calcDem_324_pp_4_2_0;
      calcDem_324_pp_3_1_2 = calcDem_324_pp_4_1_2;
      calcDem_324_pp_3_1_1 = calcDem_324_pp_4_1_1;
      calcDem_324_pp_3_1_0 = calcDem_324_pp_4_1_0;
      calcDem_324_pp_3_0_2 = calcDem_324_pp_4_0_2;
      calcDem_324_pp_3_0_1 = calcDem_324_pp_4_0_1;
      calcDem_324_pp_3_0_0 = calcDem_324_pp_4_0_0;
      
      // load the update stencil
      calcDem_324_pp_4_4_2 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (x + 2 - IN_WIDTH)*IN_CHANNELS + 2];
      calcDem_324_pp_4_4_2 = getr16_vv(calcDem_324_pp_4_4_2);
      calcDem_324_pp_4_4_1 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (x + 2 - IN_WIDTH)*IN_CHANNELS + 1];
      calcDem_324_pp_4_4_1 = getr16_vv(calcDem_324_pp_4_4_1);
      calcDem_324_pp_4_4_0 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (x + 2 - IN_WIDTH)*IN_CHANNELS + 0];
      calcDem_324_pp_4_4_0 = getr16_vv(calcDem_324_pp_4_4_0);
      calcDem_324_pp_4_3_2 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (x + 2 - IN_WIDTH)*IN_CHANNELS + 2];
      calcDem_324_pp_4_3_2 = getr16_vv(calcDem_324_pp_4_3_2);
      calcDem_324_pp_4_3_1 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (x + 2 - IN_WIDTH)*IN_CHANNELS + 1];
      calcDem_324_pp_4_3_1 = getr16_vv(calcDem_324_pp_4_3_1);
      calcDem_324_pp_4_3_0 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (x + 2 - IN_WIDTH)*IN_CHANNELS + 0];
      calcDem_324_pp_4_3_0 = getr16_vv(calcDem_324_pp_4_3_0);
      calcDem_324_pp_4_2_2 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (x + 2 - IN_WIDTH)*IN_CHANNELS + 2];
      calcDem_324_pp_4_2_2 = getr16_vv(calcDem_324_pp_4_2_2);
      calcDem_324_pp_4_2_1 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (x + 2 - IN_WIDTH)*IN_CHANNELS + 1];
      calcDem_324_pp_4_2_1 = getr16_vv(calcDem_324_pp_4_2_1);
      calcDem_324_pp_4_2_0 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (x + 2 - IN_WIDTH)*IN_CHANNELS + 0];
      calcDem_324_pp_4_2_0 = getr16_vv(calcDem_324_pp_4_2_0);
      calcDem_324_pp_4_1_2 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (x + 2 - IN_WIDTH)*IN_CHANNELS + 2];
      calcDem_324_pp_4_1_2 = getr16_vv(calcDem_324_pp_4_1_2);
      calcDem_324_pp_4_1_1 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (x + 2 - IN_WIDTH)*IN_CHANNELS + 1];
      calcDem_324_pp_4_1_1 = getr16_vv(calcDem_324_pp_4_1_1);
      calcDem_324_pp_4_1_0 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (x + 2 - IN_WIDTH)*IN_CHANNELS + 0];
      calcDem_324_pp_4_1_0 = getr16_vv(calcDem_324_pp_4_1_0);
      calcDem_324_pp_4_0_2 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (x + 2 - IN_WIDTH)*IN_CHANNELS + 2];
      calcDem_324_pp_4_0_2 = getr16_vv(calcDem_324_pp_4_0_2);
      calcDem_324_pp_4_0_1 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (x + 2 - IN_WIDTH)*IN_CHANNELS + 1];
      calcDem_324_pp_4_0_1 = getr16_vv(calcDem_324_pp_4_0_1);
      calcDem_324_pp_4_0_0 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (x + 2 - IN_WIDTH)*IN_CHANNELS + 0];
      calcDem_324_pp_4_0_0 = getr16_vv(calcDem_324_pp_4_0_0);
      
      // Start operation
      vector32 centroid_pos_0 = mv16_sv(x);
      vector32 centroid_pos_1 = mv16_sv(y);
      vector32 lambda_onfcam4srpt_line55_474_0 = calcDem_324_pp_2_3_1;
      vector32 lambda_onfcam4srpt_line55_464_0 = calcDem_324_pp_3_1_0;
      vector32 ct8_140_0 = c_3_0;
      vector32 lambda_onfcam4srpt_line55_477_0 = calcDem_324_pp_2_3_2;
      vector32 den_131_0 = c_256_0;
      vector32 srp_87_0 = tap_srp_edgeThr_0;
      vector32 srp_36_0 = tap_srp_mfPwr_0;
      vector32 lambda_onfcam4srpt_line55_590_0 = calcDem_324_pp_0_2_0;
      vector32 lambda_onfcam4srpt_line55_644_0 = calcDem_324_pp_4_0_0;
      vector32 lambda_onfcam4srpt_line55_648_0 = calcDem_324_pp_4_0_2;
      vector32 lambda_onfcam4dpct_line120_331_0 = c_1_0;
      vector32 ct8_157_0 = c_11_0;
      vector32 lambda_onfcam4dpct_line120_339_0 = c_1_0;
      vector32 lambda_onfcam4srpt_line55_546_0 = calcDem_324_pp_3_0_1;
      vector32 ct8_139_0 = c_3_0;
      vector32 lambda_onfcam4srpt_line55_492_0 = calcDem_324_pp_1_2_1;
      vector32 lambda_onfcam4srpt_line55_591_0 = calcDem_324_pp_0_2_1;
      vector32 lambda_onfcam4srpt_line55_518_0 = calcDem_324_pp_1_3_0;
      vector32 lambda_onfcam4srpt_line55_639_0 = calcDem_324_pp_3_4_2;
      vector32 srp_359_pack_1 = tap_srp_radMin_0;
      vector32 ct8_141_0 = c_1_0;
      vector32 lambda_onfcam4dpct_line120_334_0 = c_1_0;
      vector32 lambda_onfcam4srpt_line55_486_0 = calcDem_324_pp_3_3_2;
      vector32 cnr_10_0 = c_1023_0;
      vector32 lambda_onfcam4srpt_line55_630_0 = calcDem_324_pp_4_3_2;
      vector32 lambda_onfcam4srpt_line55_510_0 = calcDem_324_pp_1_1_1;
      vector32 srp_123_0 = tap_srp_radOffset_0;
      vector32 srp_124_0 = lshift16_vv(ct8_141_0, srp_123_0);
      vector32 lambda_onfcam4srpt_line55_603_0 = calcDem_324_pp_0_4_2;
      vector32 ct8_144_0 = c_0_0;
      vector32 lambda_onfcam4srpt_line55_513_0 = calcDem_324_pp_1_1_2;
      vector32 srp_129_0 = sub16_vv(srp_123_0, ct8_141_0);
      vector32 lambda_onfcam4srpt_line55_618_0 = calcDem_324_pp_2_4_1;
      vector32 srp_29_0 = c_4_0;
      vector32 lambda_onfcam4srpt_line55_573_0 = calcDem_324_pp_4_1_1;
      vector32 ct8_135_0 = c_8_0;
      vector32 lambda_onfcam4dpct_line120_347_0 = c_1_0;
      vector32 lambda_onfcam4dpct_line120_340_0 = c_1_0;
      vector32 lambda_onfcam4srpt_line55_491_0 = calcDem_324_pp_1_2_0;
      vector32 lambda_onfcam4srpt_line55_635_0 = calcDem_324_pp_3_4_0;
      vector32 lambda_onfcam4srpt_line55_482_0 = calcDem_324_pp_3_3_0;
      vector32 lambda_onfcam4dpct_line120_329_0 = c_1_0;
      vector32 lambda_onfcam4srpt_line55_493_0 = lshift16_vv(lambda_onfcam4srpt_line55_492_0, lambda_onfcam4dpct_line120_329_0);
      vector32 lambda_onfcam4dpct_line120_328_0 = c_1_0;
      vector32 lambda_onfcam4srpt_line55_621_0 = calcDem_324_pp_2_4_2;
      vector32 cntWeight_2_0 = sub16_vv(tap_srp_hslCntWgt_0, tap_srp_lslCntWgt_0);
      vector32 srp_377_pack_1 = cnr_10_0;
      vector32 srp_303_pack_1 = tap_srp_maxMfVal_0;
      vector32 lambda_onfcam4srpt_line55_455_0 = calcDem_324_pp_2_2_0;
      vector32 cntWeight_11_0 = sub16_vv(tap_srp_hshCntWgt_0, tap_srp_lshCntWgt_0);
      vector32 lambda_onfcam4srpt_line55_666_0 = calcDem_324_pp_2_0_2;
      vector32 lambda_onfcam4srpt_line55_494_0 = add16_vv(lambda_onfcam4srpt_line55_491_0, lambda_onfcam4srpt_line55_493_0);
      vector32 lambda_onfcam4srpt_line55_657_0 = calcDem_324_pp_4_4_2;
      vector32 lambda_onfcam4srpt_line55_585_0 = calcDem_324_pp_0_3_2;
      vector32 lambda_onfcam4srpt_line55_572_0 = calcDem_324_pp_4_1_0;
      vector32 ct8_152_0 = c_255_0;
      vector32 calcDem_350_0 = c_5_0;
      vector32 lambda_onfcam4dpct_line120_332_0 = c_1_0;
      vector32 lambda_onfcam4srpt_line55_511_0 = lshift16_vv(lambda_onfcam4srpt_line55_510_0, lambda_onfcam4dpct_line120_332_0);
      vector32 ct8_147_0 = c_n11_0;
      vector32 lambda_onfcam4srpt_line55_594_0 = calcDem_324_pp_0_2_2;
      vector32 lambda_onfcam4dpct_line120_344_0 = c_1_0;
      vector32 srp_60_0 = c_28_0;
      vector32 lambda_onfcam4srpt_line55_564_0 = calcDem_324_pp_0_0_1;
      vector32 lambda_onfcam4srpt_line55_581_0 = calcDem_324_pp_0_3_0;
      vector32 lambda_onfcam4srpt_line55_608_0 = calcDem_324_pp_1_0_0;
      vector32 lambda_onfcam4srpt_line55_654_0 = calcDem_324_pp_4_4_1;
      vector32 ct8_153_0 = sub16_vv(ct8_152_0, centroid_pos_1);
      vector32 ct8_138_0 = c_0_0;
      vector32 ct8_154_0 = c_11_0;
      vector32 ct8_155_0 = add16_vv(ct8_153_0, ct8_154_0);
      vector32 ct8_156_0 = add16_vv(ct8_155_0, ct8_147_0);
      vector32 lambda_onfcam4srpt_line55_536_0 = calcDem_324_pp_1_4_0;
      vector32 lambda_onfcam4srpt_line55_663_0 = calcDem_324_pp_2_0_1;
      vector32 lambda_onfcam4srpt_line55_500_0 = calcDem_324_pp_3_2_0;
      vector32 lambda_onfcam4srpt_line55_671_0 = calcDem_324_pp_0_1_0;
      vector32 srp_108_0 = tap_srp_offsetY_0;
      vector32 lambda_onfcam4srpt_line55_531_0 = calcDem_324_pp_2_1_2;
      vector32 lambda_onfcam4srpt_line55_617_0 = calcDem_324_pp_2_4_0;
      vector32 lambda_onfcam4srpt_line55_609_0 = calcDem_324_pp_1_0_1;
      vector32 lambda_onfcam4srpt_line55_610_0 = lshift16_vv(lambda_onfcam4srpt_line55_609_0, lambda_onfcam4dpct_line120_334_0);
      vector32 lambda_onfcam4srpt_line55_528_0 = calcDem_324_pp_2_1_1;
      vector32 ct8_150_0 = c_n11_0;
      vector32 srp_31_0 = tap_srp_minHfVal_0;
      vector32 lambda_onfcam4srpt_line55_636_0 = calcDem_324_pp_3_4_1;
      vector32 srp_32_0 = inv16_vv(srp_31_0);
      vector32 srp_264_pack_1 = srp_32_0;
      vector32 lambda_onfcam4dpct_line120_345_0 = c_1_0;
      vector32 lambda_onfcam4srpt_line55_565_0 = lshift16_vv(lambda_onfcam4srpt_line55_564_0, lambda_onfcam4dpct_line120_345_0);
      vector32 lambda_onfcam4srpt_line55_483_0 = calcDem_324_pp_3_3_1;
      vector32 srp_91_0 = tap_srp_edgeSft_0;
      vector32 srp_92_0 = sub16_vv(srp_91_0, ct8_141_0);
      vector32 lambda_onfcam4srpt_line55_555_0 = calcDem_324_pp_4_2_1;
      vector32 lambda_onfcam4ccmt_line101_10_0 = c_2_0;
      vector32 lambda_onfcam4srpt_line55_456_0 = calcDem_324_pp_2_2_1;
      vector32 srp_254_0 = sub16_vv(lambda_onfcam4srpt_line55_456_0, lambda_onfcam4srpt_line55_455_0);
      vector32 ct8_145_0 = c_0_0;
      vector32 srp_382_pack_1 = ct8_145_0;
      vector32 srp_370_pack_1 = ct8_145_0;
      vector32 lambda_onfcam4srpt_line55_662_0 = calcDem_324_pp_2_0_0;
      vector32 srp_114_0 = tap_srp_offsetX_0;
      vector32 lambda_onfcam4srpt_line55_537_0 = calcDem_324_pp_1_4_1;
      vector32 lambda_onfcam4dpct_line120_346_0 = c_1_0;
      vector32 srp_89_0 = tap_srp_edgeSlp_0;
      vector32 denDiff_61_0 = c_6_0;
      vector32 ct8_136_0 = c_3_0;
      vector32 lambda_onfcam4srpt_line55_459_0 = calcDem_324_pp_2_2_2;
      vector32 cntWeight_0 = tap_srp_lslCntWgt_0;
      vector32 lambda_onfcam4srpt_line55_611_0 = add16_vv(lambda_onfcam4srpt_line55_608_0, lambda_onfcam4srpt_line55_610_0);
      vector32 lambda_onfcam4srpt_line55_563_0 = calcDem_324_pp_0_0_0;
      vector32 lambda_onfcam4srpt_line55_566_0 = add16_vv(lambda_onfcam4srpt_line55_563_0, lambda_onfcam4srpt_line55_565_0);
      vector32 srp_383_pack_1 = cnr_10_0;
      vector32 cntWeight_3_0 = cntWeight_2_0;
      vector32 lambda_onfcam4dpct_line120_337_0 = c_1_0;
      vector32 srp_121_0 = tap_srp_radShift_0;
      vector32 lambda_onfcam4srpt_line55_653_0 = calcDem_324_pp_4_4_0;
      vector32 srp_312_pack_1 = ct8_145_0;
      vector32 lambda_onfcam4dpct_line120_341_0 = c_1_0;
      vector32 lambda_onfcam4srpt_line55_540_0 = calcDem_324_pp_1_4_2;
      vector32 srp_130_0 = lshift16_vv(ct8_141_0, srp_129_0);
      vector32 den_132_0 = c_512_0;
      vector32 calcBlc_159_0 = c_10_0;
      vector32 cntWeight_10_0 = tap_srp_lshCntWgt_0;
      vector32 lambda_onfcam4dpct_line120_338_0 = c_1_0;
      vector32 lambda_onfcam4srpt_line55_567_0 = calcDem_324_pp_0_0_2;
      vector32 lambda_onfcam4srpt_line55_568_0 = add16_vv(lambda_onfcam4srpt_line55_566_0, lambda_onfcam4srpt_line55_567_0);
      vector32 lambda_onfcam4srpt_line55_569_0 = add16_vv(lambda_onfcam4srpt_line55_568_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_570_0 = rshift16_vv(lambda_onfcam4srpt_line55_569_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_554_0 = calcDem_324_pp_4_2_0;
      vector32 cntWeight_12_0 = cntWeight_11_0;
      vector32 lambda_onfcam4dpct_line120_343_0 = c_1_0;
      vector32 lambda_onfcam4srpt_line55_574_0 = lshift16_vv(lambda_onfcam4srpt_line55_573_0, lambda_onfcam4dpct_line120_343_0);
      vector32 lambda_onfcam4srpt_line55_575_0 = add16_vv(lambda_onfcam4srpt_line55_572_0, lambda_onfcam4srpt_line55_574_0);
      vector32 lambda_onfcam4srpt_line55_527_0 = calcDem_324_pp_2_1_0;
      vector32 lambda_onfcam4srpt_line55_637_0 = lshift16_vv(lambda_onfcam4srpt_line55_636_0, lambda_onfcam4dpct_line120_340_0);
      vector32 lambda_onfcam4dpct_line120_325_0 = c_1_0;
      vector32 lambda_onfcam4srpt_line55_457_0 = lshift16_vv(lambda_onfcam4srpt_line55_456_0, lambda_onfcam4dpct_line120_325_0);
      vector32 ct8_142_0 = c_0_0;
      vector32 srp_300_pack_18 = ct8_142_0;
      vector32 lambda_onfcam4srpt_line55_495_0 = calcDem_324_pp_1_2_2;
      vector32 lambda_onfcam4srpt_line55_600_0 = calcDem_324_pp_0_4_1;
      vector32 srp_258_0 = sub16_vv(lambda_onfcam4srpt_line55_456_0, lambda_onfcam4srpt_line55_459_0);
      vector32 srp_119_0 = tap_srp_radFctr_0;
      vector32 lambda_onfcam4srpt_line55_501_0 = calcDem_324_pp_3_2_1;
      vector32 localLumAvg_34_pack_9 = ct8_135_0;
      vector32 lambda_onfcam4srpt_line55_675_0 = calcDem_324_pp_0_1_2;
      vector32 ct8_158_0 = add16_vv(centroid_pos_0, ct8_157_0);
      vector32 srp_134_0 = c_2_0;
      vector32 ct8_159_0 = add16_vv(ct8_158_0, ct8_150_0);
      vector32 srp_352_0 = add16_vv(ct8_159_0, srp_114_0);
      vector32 srp_371_pack_1 = cnr_10_0;
      vector32 lambda_onfcam4srpt_line55_672_0 = calcDem_324_pp_0_1_1;
      vector32 lambda_onfcam4srpt_line55_626_0 = calcDem_324_pp_4_3_0;
      vector32 lambda_onfcam4srpt_line55_655_0 = lshift16_vv(lambda_onfcam4srpt_line55_654_0, lambda_onfcam4dpct_line120_341_0);
      vector32 lambda_onfcam4srpt_line55_656_0 = add16_vv(lambda_onfcam4srpt_line55_653_0, lambda_onfcam4srpt_line55_655_0);
      vector32 lambda_onfcam4srpt_line55_658_0 = add16_vv(lambda_onfcam4srpt_line55_656_0, lambda_onfcam4srpt_line55_657_0);
      vector32 lambda_onfcam4srpt_line55_659_0 = add16_vv(lambda_onfcam4srpt_line55_658_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_660_0 = rshift16_vv(lambda_onfcam4srpt_line55_659_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_661_0 = lambda_onfcam4srpt_line55_660_0;
      vector32 lambda_onfcam4srpt_line55_681_pack_4 = lambda_onfcam4srpt_line55_661_0;
      vector32 srp_294_0 = lambda_onfcam4srpt_line55_661_0;
      vector32 srp_300_pack_8 = ct8_144_0;
      vector32 lambda_onfcam4srpt_line55_504_0 = calcDem_324_pp_3_2_2;
      vector32 lambda_onfcam4srpt_line55_468_0 = calcDem_324_pp_3_1_2;
      vector32 lambda_onfcam4srpt_line55_473_0 = calcDem_324_pp_2_3_0;
      vector32 lambda_onfcam4srpt_line55_638_0 = add16_vv(lambda_onfcam4srpt_line55_635_0, lambda_onfcam4srpt_line55_637_0);
      vector32 lambda_onfcam4srpt_line55_640_0 = add16_vv(lambda_onfcam4srpt_line55_638_0, lambda_onfcam4srpt_line55_639_0);
      vector32 lambda_onfcam4srpt_line55_641_0 = add16_vv(lambda_onfcam4srpt_line55_640_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_642_0 = rshift16_vv(lambda_onfcam4srpt_line55_641_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_643_0 = lambda_onfcam4srpt_line55_642_0;
      vector32 lambda_onfcam4srpt_line55_680_pack_3 = lambda_onfcam4srpt_line55_643_0;
      vector32 lambda_onfcam4srpt_line55_681_pack_3 = lambda_onfcam4srpt_line55_643_0;
      vector32 lambda_nfcam4defst_line111_14_0 = inv16_vv(ct8_141_0);
      vector32 srp_295_0 = mult16_vv(lambda_nfcam4defst_line111_14_0, srp_294_0);
      vector32 srp_300_pack_6 = ct8_138_0;
      vector32 srp_376_pack_1 = ct8_145_0;
      vector32 srp_300_pack_4 = srp_295_0;
      vector32 lambda_onfcam4dpct_line120_349_0 = c_1_0;
      vector32 lambda_onfcam4srpt_line55_601_0 = lshift16_vv(lambda_onfcam4srpt_line55_600_0, lambda_onfcam4dpct_line120_349_0);
      vector32 lambda_onfcam4srpt_line55_465_0 = calcDem_324_pp_3_1_1;
      vector32 srp_28_0 = c_2_0;
      vector32 lambda_onfcam4dpct_line120_330_0 = c_1_0;
      vector32 lambda_onfcam4srpt_line55_475_0 = lshift16_vv(lambda_onfcam4srpt_line55_474_0, lambda_onfcam4dpct_line120_330_0);
      vector32 lambda_onfcam4srpt_line55_476_0 = add16_vv(lambda_onfcam4srpt_line55_473_0, lambda_onfcam4srpt_line55_475_0);
      vector32 lambda_onfcam4srpt_line55_478_0 = add16_vv(lambda_onfcam4srpt_line55_476_0, lambda_onfcam4srpt_line55_477_0);
      vector32 lambda_onfcam4srpt_line55_479_0 = add16_vv(lambda_onfcam4srpt_line55_478_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_480_0 = rshift16_vv(lambda_onfcam4srpt_line55_479_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_481_0 = lambda_onfcam4srpt_line55_480_0;
      vector32 lambda_onfcam4srpt_line55_680_pack_7 = lambda_onfcam4srpt_line55_481_0;
      vector32 localLumAvg_26_0 = lambda_onfcam4srpt_line55_481_0;
      vector32 srp_260_0 = lshift16_vv(localLumAvg_26_0, ct8_136_0);
      vector32 localLumAvg_27_0 = lshift16_vv(localLumAvg_26_0, lambda_onfcam4dpct_line120_330_0);
      vector32 localLumAvg_34_pack_1 = localLumAvg_27_0;
      vector32 lambda_onfcam4srpt_line55_681_pack_7 = lambda_onfcam4srpt_line55_481_0;
      vector32 srp_112_0 = tap_srp_crdShift_0;
      vector32 lambda_onfcam4srpt_line55_509_0 = calcDem_324_pp_1_1_0;
      vector32 lambda_onfcam4srpt_line55_512_0 = add16_vv(lambda_onfcam4srpt_line55_509_0, lambda_onfcam4srpt_line55_511_0);
      vector32 lambda_onfcam4srpt_line55_514_0 = add16_vv(lambda_onfcam4srpt_line55_512_0, lambda_onfcam4srpt_line55_513_0);
      vector32 lambda_onfcam4srpt_line55_515_0 = add16_vv(lambda_onfcam4srpt_line55_514_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_516_0 = rshift16_vv(lambda_onfcam4srpt_line55_515_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_517_0 = lambda_onfcam4srpt_line55_516_0;
      vector32 localLumAvg_34_pack_6 = lambda_onfcam4srpt_line55_517_0;
      vector32 lambda_onfcam4srpt_line55_680_pack_16 = lambda_onfcam4srpt_line55_517_0;
      vector32 lambda_onfcam4srpt_line55_681_pack_16 = lambda_onfcam4srpt_line55_517_0;
      vector32 srp_313_pack_1 = den_131_0;
      vector32 srp_79_0 = tap_srp_minMfVal_0;
      vector32 srp_43_0 = inv16_vv(denDiff_61_0);
      vector32 lambda_onfcam4srpt_line55_576_0 = calcDem_324_pp_4_1_2;
      vector32 lambda_onfcam4srpt_line55_577_0 = add16_vv(lambda_onfcam4srpt_line55_575_0, lambda_onfcam4srpt_line55_576_0);
      vector32 lambda_onfcam4srpt_line55_578_0 = add16_vv(lambda_onfcam4srpt_line55_577_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_579_0 = rshift16_vv(lambda_onfcam4srpt_line55_578_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_580_0 = lambda_onfcam4srpt_line55_579_0;
      vector32 srp_276_0 = lambda_onfcam4srpt_line55_580_0;
      vector32 lambda_onfcam4srpt_line55_681_pack_19 = lambda_onfcam4srpt_line55_580_0;
      vector32 edgeVal_74_0 = lshift16_vv(srp_276_0, lambda_onfcam4dpct_line120_343_0);
      vector32 lambda_onfcam4srpt_line55_680_pack_19 = lambda_onfcam4srpt_line55_580_0;
      vector32 lambda_onfcam4srpt_line55_519_0 = calcDem_324_pp_1_3_1;
      vector32 lambda_onfcam4srpt_line55_520_0 = lshift16_vv(lambda_onfcam4srpt_line55_519_0, lambda_onfcam4dpct_line120_331_0);
      vector32 lambda_onfcam4srpt_line55_521_0 = add16_vv(lambda_onfcam4srpt_line55_518_0, lambda_onfcam4srpt_line55_520_0);
      vector32 srp_300_pack_7 = srp_260_0;
      vector32 lambda_onfcam4srpt_line55_599_0 = calcDem_324_pp_0_4_0;
      vector32 lambda_onfcam4srpt_line55_602_0 = add16_vv(lambda_onfcam4srpt_line55_599_0, lambda_onfcam4srpt_line55_601_0);
      vector32 lambda_onfcam4srpt_line55_604_0 = add16_vv(lambda_onfcam4srpt_line55_602_0, lambda_onfcam4srpt_line55_603_0);
      vector32 lambda_onfcam4srpt_line55_605_0 = add16_vv(lambda_onfcam4srpt_line55_604_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_606_0 = rshift16_vv(lambda_onfcam4srpt_line55_605_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_484_0 = lshift16_vv(lambda_onfcam4srpt_line55_483_0, lambda_onfcam4dpct_line120_328_0);
      vector32 lambda_onfcam4srpt_line55_485_0 = add16_vv(lambda_onfcam4srpt_line55_482_0, lambda_onfcam4srpt_line55_484_0);
      vector32 lambda_onfcam4srpt_line55_487_0 = add16_vv(lambda_onfcam4srpt_line55_485_0, lambda_onfcam4srpt_line55_486_0);
      vector32 lambda_onfcam4srpt_line55_488_0 = add16_vv(lambda_onfcam4srpt_line55_487_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_489_0 = rshift16_vv(lambda_onfcam4srpt_line55_488_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_490_0 = lambda_onfcam4srpt_line55_489_0;
      vector32 localLumAvg_34_pack_2 = lambda_onfcam4srpt_line55_490_0;
      vector32 lambda_onfcam4srpt_line55_681_pack_8 = lambda_onfcam4srpt_line55_490_0;
      vector32 lambda_onfcam4srpt_line55_664_0 = lshift16_vv(lambda_onfcam4srpt_line55_663_0, lambda_onfcam4dpct_line120_346_0);
      vector32 srp_348_0 = add16_vv(ct8_156_0, srp_108_0);
      vector32 lambda_onfcam4srpt_line55_545_0 = calcDem_324_pp_3_0_0;
      vector32 lambda_onfcam4dpct_line120_342_0 = c_1_0;
      vector32 lambda_onfcam4srpt_line55_673_0 = lshift16_vv(lambda_onfcam4srpt_line55_672_0, lambda_onfcam4dpct_line120_342_0);
      vector32 lambda_onfcam4srpt_line55_674_0 = add16_vv(lambda_onfcam4srpt_line55_671_0, lambda_onfcam4srpt_line55_673_0);
      vector32 lambda_onfcam4srpt_line55_676_0 = add16_vv(lambda_onfcam4srpt_line55_674_0, lambda_onfcam4srpt_line55_675_0);
      vector32 lambda_onfcam4srpt_line55_677_0 = add16_vv(lambda_onfcam4srpt_line55_676_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_678_0 = rshift16_vv(lambda_onfcam4srpt_line55_677_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4dpct_line120_335_0 = c_1_0;
      vector32 lambda_onfcam4srpt_line55_547_0 = lshift16_vv(lambda_onfcam4srpt_line55_546_0, lambda_onfcam4dpct_line120_335_0);
      vector32 lambda_onfcam4srpt_line55_548_0 = add16_vv(lambda_onfcam4srpt_line55_545_0, lambda_onfcam4srpt_line55_547_0);
      vector32 lambda_onfcam4dpct_line120_333_0 = c_1_0;
      vector32 lambda_onfcam4srpt_line55_529_0 = lshift16_vv(lambda_onfcam4srpt_line55_528_0, lambda_onfcam4dpct_line120_333_0);
      vector32 lambda_onfcam4srpt_line55_582_0 = calcDem_324_pp_0_3_1;
      vector32 lambda_onfcam4dpct_line120_348_0 = c_1_0;
      vector32 lambda_onfcam4dpct_line120_327_0 = c_1_0;
      vector32 lambda_onfcam4srpt_line55_502_0 = lshift16_vv(lambda_onfcam4srpt_line55_501_0, lambda_onfcam4dpct_line120_327_0);
      vector32 lambda_onfcam4srpt_line55_619_0 = lshift16_vv(lambda_onfcam4srpt_line55_618_0, lambda_onfcam4dpct_line120_344_0);
      vector32 lambda_onfcam4srpt_line55_620_0 = add16_vv(lambda_onfcam4srpt_line55_617_0, lambda_onfcam4srpt_line55_619_0);
      vector32 lambda_onfcam4srpt_line55_571_0 = lambda_onfcam4srpt_line55_570_0;
      vector32 lambda_onfcam4srpt_line55_681_pack_20 = lambda_onfcam4srpt_line55_571_0;
      vector32 srp_274_0 = lambda_onfcam4srpt_line55_571_0;
      vector32 lambda_onfcam4srpt_line55_680_pack_20 = lambda_onfcam4srpt_line55_571_0;
      vector32 srp_275_0 = mult16_vv(lambda_nfcam4defst_line111_14_0, srp_274_0);
      vector32 lambda_onfcam4srpt_line55_538_0 = lshift16_vv(lambda_onfcam4srpt_line55_537_0, lambda_onfcam4dpct_line120_347_0);
      vector32 lambda_onfcam4srpt_line55_539_0 = add16_vv(lambda_onfcam4srpt_line55_536_0, lambda_onfcam4srpt_line55_538_0);
      vector32 lambda_onfcam4srpt_line55_541_0 = add16_vv(lambda_onfcam4srpt_line55_539_0, lambda_onfcam4srpt_line55_540_0);
      vector32 lambda_onfcam4srpt_line55_542_0 = add16_vv(lambda_onfcam4srpt_line55_541_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_543_0 = rshift16_vv(lambda_onfcam4srpt_line55_542_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_544_0 = lambda_onfcam4srpt_line55_543_0;
      vector32 lambda_onfcam4srpt_line55_680_pack_1 = lambda_onfcam4srpt_line55_544_0;
      vector32 lambda_onfcam4srpt_line55_496_0 = add16_vv(lambda_onfcam4srpt_line55_494_0, lambda_onfcam4srpt_line55_495_0);
      vector32 lambda_onfcam4srpt_line55_497_0 = add16_vv(lambda_onfcam4srpt_line55_496_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_498_0 = rshift16_vv(lambda_onfcam4srpt_line55_497_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_499_0 = lambda_onfcam4srpt_line55_498_0;
      vector32 lambda_onfcam4srpt_line55_680_pack_11 = lambda_onfcam4srpt_line55_499_0;
      vector32 lambda_onfcam4srpt_line55_681_pack_11 = lambda_onfcam4srpt_line55_499_0;
      vector32 localLumAvg_28_0 = lambda_onfcam4srpt_line55_499_0;
      vector32 localLumAvg_29_0 = lshift16_vv(localLumAvg_28_0, lambda_onfcam4dpct_line120_329_0);
      vector32 localLumAvg_34_pack_3 = localLumAvg_29_0;
      vector32 srp_261_0 = lshift16_vv(localLumAvg_28_0, ct8_140_0);
      vector32 srp_300_pack_11 = srp_261_0;
      vector32 lambda_onfcam4srpt_line55_622_0 = add16_vv(lambda_onfcam4srpt_line55_620_0, lambda_onfcam4srpt_line55_621_0);
      vector32 lambda_onfcam4srpt_line55_623_0 = add16_vv(lambda_onfcam4srpt_line55_622_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_624_0 = rshift16_vv(lambda_onfcam4srpt_line55_623_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_625_0 = lambda_onfcam4srpt_line55_624_0;
      vector32 srp_286_0 = lambda_onfcam4srpt_line55_625_0;
      vector32 srp_287_0 = mult16_vv(srp_43_0, srp_286_0);
      vector32 srp_300_pack_2 = srp_287_0;
      vector32 edgeVal_81_0 = lshift16_vv(srp_286_0, lambda_onfcam4dpct_line120_344_0);
      vector32 lambda_onfcam4srpt_line55_680_pack_2 = lambda_onfcam4srpt_line55_625_0;
      vector32 srp_300_pack_20 = srp_275_0;
      vector32 lambda_onfcam4srpt_line55_681_pack_1 = lambda_onfcam4srpt_line55_544_0;
      vector32 lambda_onfcam4srpt_line55_558_0 = calcDem_324_pp_4_2_2;
      vector32 lambda_onfcam4dpct_line120_336_0 = c_1_0;
      vector32 lambda_onfcam4srpt_line55_592_0 = lshift16_vv(lambda_onfcam4srpt_line55_591_0, lambda_onfcam4dpct_line120_336_0);
      vector32 lambda_onfcam4srpt_line55_522_0 = calcDem_324_pp_1_3_2;
      vector32 lambda_onfcam4srpt_line55_523_0 = add16_vv(lambda_onfcam4srpt_line55_521_0, lambda_onfcam4srpt_line55_522_0);
      vector32 lambda_onfcam4srpt_line55_524_0 = add16_vv(lambda_onfcam4srpt_line55_523_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_525_0 = rshift16_vv(lambda_onfcam4srpt_line55_524_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_526_0 = lambda_onfcam4srpt_line55_525_0;
      vector32 localLumAvg_34_pack_0 = lambda_onfcam4srpt_line55_526_0;
      vector32 lambda_onfcam4srpt_line55_681_pack_6 = lambda_onfcam4srpt_line55_526_0;
      vector32 lambda_onfcam4srpt_line55_583_0 = lshift16_vv(lambda_onfcam4srpt_line55_582_0, lambda_onfcam4dpct_line120_339_0);
      vector32 lambda_onfcam4srpt_line55_584_0 = add16_vv(lambda_onfcam4srpt_line55_581_0, lambda_onfcam4srpt_line55_583_0);
      vector32 lambda_onfcam4srpt_line55_586_0 = add16_vv(lambda_onfcam4srpt_line55_584_0, lambda_onfcam4srpt_line55_585_0);
      vector32 lambda_onfcam4srpt_line55_587_0 = add16_vv(lambda_onfcam4srpt_line55_586_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_588_0 = rshift16_vv(lambda_onfcam4srpt_line55_587_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_589_0 = lambda_onfcam4srpt_line55_588_0;
      vector32 lambda_onfcam4srpt_line55_680_pack_5 = lambda_onfcam4srpt_line55_589_0;
      vector32 lambda_onfcam4srpt_line55_681_pack_5 = lambda_onfcam4srpt_line55_589_0;
      vector32 srp_278_0 = lambda_onfcam4srpt_line55_589_0;
      vector32 edgeVal_75_0 = lshift16_vv(srp_278_0, lambda_onfcam4dpct_line120_339_0);
      vector32 lambda_onfcam4dent_line229_213_0 = c_16_0;
      vector32 srp_80_0 = inv16_vv(srp_79_0);
      vector32 srp_302_pack_1 = srp_80_0;
      vector32 srp_268_0 = lambda_onfcam4srpt_line55_544_0;
      vector32 lambda_onfcam4srpt_line55_503_0 = add16_vv(lambda_onfcam4srpt_line55_500_0, lambda_onfcam4srpt_line55_502_0);
      vector32 srp_265_pack_1 = tap_srp_maxHfVal_0;
      vector32 lambda_onfcam4srpt_line55_549_0 = calcDem_324_pp_3_0_2;
      vector32 lambda_onfcam4srpt_line55_550_0 = add16_vv(lambda_onfcam4srpt_line55_548_0, lambda_onfcam4srpt_line55_549_0);
      vector32 lambda_onfcam4srpt_line55_551_0 = add16_vv(lambda_onfcam4srpt_line55_550_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_552_0 = rshift16_vv(lambda_onfcam4srpt_line55_551_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_553_0 = lambda_onfcam4srpt_line55_552_0;
      vector32 srp_270_0 = lambda_onfcam4srpt_line55_553_0;
      vector32 edgeVal_72_0 = lshift16_vv(srp_270_0, lambda_onfcam4dpct_line120_335_0);
      vector32 lambda_onfcam4srpt_line55_680_pack_23 = lambda_onfcam4srpt_line55_553_0;
      vector32 lambda_onfcam4srpt_line55_679_0 = lambda_onfcam4srpt_line55_678_0;
      vector32 lambda_onfcam4srpt_line55_680_pack_15 = lambda_onfcam4srpt_line55_679_0;
      vector32 lambda_onfcam4srpt_line55_681_pack_15 = lambda_onfcam4srpt_line55_679_0;
      vector32 srp_298_0 = lambda_onfcam4srpt_line55_679_0;
      vector32 edgeVal_94_0 = lshift16_vv(srp_298_0, lambda_onfcam4dpct_line120_342_0);
      vector32 lambda_onfcam4srpt_line55_556_0 = lshift16_vv(lambda_onfcam4srpt_line55_555_0, lambda_onfcam4dpct_line120_338_0);
      vector32 lambda_onfcam4srpt_line55_557_0 = add16_vv(lambda_onfcam4srpt_line55_554_0, lambda_onfcam4srpt_line55_556_0);
      vector32 lambda_onfcam4srpt_line55_559_0 = add16_vv(lambda_onfcam4srpt_line55_557_0, lambda_onfcam4srpt_line55_558_0);
      vector32 lambda_onfcam4srpt_line55_560_0 = add16_vv(lambda_onfcam4srpt_line55_559_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_561_0 = rshift16_vv(lambda_onfcam4srpt_line55_560_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_562_0 = lambda_onfcam4srpt_line55_561_0;
      vector32 srp_272_0 = lambda_onfcam4srpt_line55_562_0;
      vector32 lambda_onfcam4srpt_line55_681_pack_14 = lambda_onfcam4srpt_line55_562_0;
      vector32 lambda_onfcam4srpt_line55_680_pack_14 = lambda_onfcam4srpt_line55_562_0;
      vector32 edgeVal_73_0 = lshift16_vv(srp_272_0, lambda_onfcam4dpct_line120_338_0);
      vector32 srp_273_0 = mult16_vv(srp_43_0, srp_272_0);
      vector32 srp_300_pack_14 = srp_273_0;
      vector32 lambda_onfcam4srpt_line55_665_0 = add16_vv(lambda_onfcam4srpt_line55_662_0, lambda_onfcam4srpt_line55_664_0);
      vector32 lambda_onfcam4srpt_line55_667_0 = add16_vv(lambda_onfcam4srpt_line55_665_0, lambda_onfcam4srpt_line55_666_0);
      vector32 lambda_onfcam4srpt_line55_668_0 = add16_vv(lambda_onfcam4srpt_line55_667_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_669_0 = rshift16_vv(lambda_onfcam4srpt_line55_668_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_670_0 = lambda_onfcam4srpt_line55_669_0;
      vector32 lambda_onfcam4srpt_line55_681_pack_22 = lambda_onfcam4srpt_line55_670_0;
      vector32 srp_296_0 = lambda_onfcam4srpt_line55_670_0;
      vector32 edgeVal_89_0 = lshift16_vv(srp_296_0, lambda_onfcam4dpct_line120_346_0);
      vector32 srp_297_0 = mult16_vv(srp_43_0, srp_296_0);
      vector32 srp_300_pack_22 = srp_297_0;
      vector32 lambda_onfcam4srpt_line55_680_pack_22 = lambda_onfcam4srpt_line55_670_0;
      vector32 edgeVal_71_0 = lshift16_vv(srp_268_0, lambda_onfcam4dpct_line120_347_0);
      vector32 lambda_onfcam4srpt_line55_627_0 = calcDem_324_pp_4_3_1;
      vector32 lambda_onfcam4srpt_line55_628_0 = lshift16_vv(lambda_onfcam4srpt_line55_627_0, lambda_onfcam4dpct_line120_337_0);
      vector32 lambda_onfcam4srpt_line55_629_0 = add16_vv(lambda_onfcam4srpt_line55_626_0, lambda_onfcam4srpt_line55_628_0);
      vector32 lambda_onfcam4srpt_line55_631_0 = add16_vv(lambda_onfcam4srpt_line55_629_0, lambda_onfcam4srpt_line55_630_0);
      vector32 lambda_onfcam4srpt_line55_632_0 = add16_vv(lambda_onfcam4srpt_line55_631_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_633_0 = rshift16_vv(lambda_onfcam4srpt_line55_632_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_634_0 = lambda_onfcam4srpt_line55_633_0;
      vector32 lambda_onfcam4srpt_line55_680_pack_9 = lambda_onfcam4srpt_line55_634_0;
      vector32 srp_288_0 = lambda_onfcam4srpt_line55_634_0;
      vector32 edgeVal_83_0 = lshift16_vv(srp_288_0, lambda_onfcam4dpct_line120_337_0);
      vector32 lambda_onfcam4srpt_line55_681_pack_9 = lambda_onfcam4srpt_line55_634_0;
      vector32 lambda_onfcam4srpt_line55_680_pack_8 = lambda_onfcam4srpt_line55_490_0;
      vector32 srp_360_pack_1 = tap_srp_radMax_0;
      vector32 calcBlc_158_0 = c_128_0;
      vector32 srp_349_0 = sub16_vv(srp_348_0, calcBlc_158_0);
      vector32 srp_350_0 = abs16_vv(srp_349_0);
      vector32 srp_353_0 = sub16_vv(srp_352_0, calcBlc_158_0);
      vector32 srp_300_pack_25 = calcBlc_158_0;
      vector32 srp_354_0 = abs16_vv(srp_353_0);
      vector32 srp_355_0 = rshift16_vv(srp_354_0, srp_112_0);
      vector32 den_137_0 = mult16_vv(srp_355_0, srp_355_0);
      vector32 lambda_onfcam4srpt_line55_680_pack_6 = lambda_onfcam4srpt_line55_526_0;
      vector32 lambda_onfcam4srpt_line55_607_0 = lambda_onfcam4srpt_line55_606_0;
      vector32 lambda_onfcam4srpt_line55_681_pack_0 = lambda_onfcam4srpt_line55_607_0;
      vector32 srp_282_0 = lambda_onfcam4srpt_line55_607_0;
      vector32 edgeVal_78_0 = add16_vv(srp_282_0, edgeVal_75_0);
      vector32 srp_283_0 = mult16_vv(lambda_nfcam4defst_line111_14_0, srp_282_0);
      vector32 lambda_onfcam4srpt_line55_680_pack_0 = lambda_onfcam4srpt_line55_607_0;
      vector32 srp_300_pack_0 = srp_283_0;
      vector32 edgeVal_77_0 = add16_vv(srp_282_0, edgeVal_71_0);
      vector32 edgeVal_82_0 = add16_vv(edgeVal_77_0, edgeVal_81_0);
      vector32 ct8_143_0 = c_3_0;
      vector32 srp_86_0 = c_3_0;
      vector32 srp_255_0 = mult16_vv(srp_86_0, srp_254_0);
      vector32 srp_259_0 = mult16_vv(srp_86_0, srp_258_0);
      vector32 lambda_onfcam4srpt_line55_680_pack_4 = lambda_onfcam4srpt_line55_661_0;
      vector32 lambda_onfcam4dpct_line120_326_0 = c_1_0;
      vector32 lambda_onfcam4srpt_line55_466_0 = lshift16_vv(lambda_onfcam4srpt_line55_465_0, lambda_onfcam4dpct_line120_326_0);
      vector32 lambda_onfcam4srpt_line55_612_0 = calcDem_324_pp_1_0_2;
      vector32 lambda_onfcam4srpt_line55_613_0 = add16_vv(lambda_onfcam4srpt_line55_611_0, lambda_onfcam4srpt_line55_612_0);
      vector32 lambda_onfcam4srpt_line55_614_0 = add16_vv(lambda_onfcam4srpt_line55_613_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_615_0 = rshift16_vv(lambda_onfcam4srpt_line55_614_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_616_0 = lambda_onfcam4srpt_line55_615_0;
      vector32 lambda_onfcam4srpt_line55_681_pack_21 = lambda_onfcam4srpt_line55_616_0;
      vector32 srp_284_0 = lambda_onfcam4srpt_line55_616_0;
      vector32 edgeVal_80_0 = lshift16_vv(srp_284_0, lambda_onfcam4dpct_line120_334_0);
      vector32 lambda_onfcam4srpt_line55_680_pack_21 = lambda_onfcam4srpt_line55_616_0;
      vector32 lambda_onfcam4srpt_line55_458_0 = add16_vv(lambda_onfcam4srpt_line55_455_0, lambda_onfcam4srpt_line55_457_0);
      vector32 lambda_onfcam4srpt_line55_460_0 = add16_vv(lambda_onfcam4srpt_line55_458_0, lambda_onfcam4srpt_line55_459_0);
      vector32 lambda_onfcam4srpt_line55_461_0 = add16_vv(lambda_onfcam4srpt_line55_460_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_462_0 = rshift16_vv(lambda_onfcam4srpt_line55_461_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_463_0 = lambda_onfcam4srpt_line55_462_0;
      vector32 srp_256_0 = lambda_onfcam4srpt_line55_463_0;
      vector32 lambda_onfcam4srpt_line55_680_pack_12 = lambda_onfcam4srpt_line55_463_0;
      vector32 lambda_onfcam4srpt_line55_681_pack_12 = lambda_onfcam4srpt_line55_463_0;
      vector32 localLumAvg_25_0 = lshift16_vv(srp_256_0, srp_28_0);
      vector32 localLumAvg_34_pack_4 = localLumAvg_25_0;
      vector32 srp_27_0 = tap_srp_hfPwr_0;
      vector32 srp_290_0 = lambda_onfcam4srpt_line55_643_0;
      vector32 edgeVal_84_0 = lshift16_vv(srp_290_0, lambda_onfcam4dpct_line120_340_0);
      vector32 edgeVal_85_0 = add16_vv(edgeVal_82_0, edgeVal_84_0);
      vector32 edgeVal_86_0 = add16_vv(edgeVal_85_0, srp_294_0);
      vector32 edgeVal_87_0 = sub16_vv(edgeVal_86_0, srp_274_0);
      vector32 edgeVal_88_0 = sub16_vv(edgeVal_87_0, edgeVal_80_0);
      vector32 edgeVal_90_0 = sub16_vv(edgeVal_88_0, edgeVal_89_0);
      vector32 edgeVal_91_0 = sub16_vv(edgeVal_90_0, edgeVal_72_0);
      vector32 srp_93_0 = lshift16_vv(ct8_141_0, srp_92_0);
      vector32 lambda_onfcam4srpt_line55_505_0 = add16_vv(lambda_onfcam4srpt_line55_503_0, lambda_onfcam4srpt_line55_504_0);
      vector32 lambda_onfcam4srpt_line55_506_0 = add16_vv(lambda_onfcam4srpt_line55_505_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_507_0 = rshift16_vv(lambda_onfcam4srpt_line55_506_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_508_0 = lambda_onfcam4srpt_line55_507_0;
      vector32 lambda_onfcam4srpt_line55_680_pack_13 = lambda_onfcam4srpt_line55_508_0;
      vector32 lambda_onfcam4srpt_line55_681_pack_13 = lambda_onfcam4srpt_line55_508_0;
      vector32 localLumAvg_30_0 = lambda_onfcam4srpt_line55_508_0;
      vector32 srp_262_0 = lshift16_vv(localLumAvg_30_0, ct8_139_0);
      vector32 localLumAvg_31_0 = lshift16_vv(localLumAvg_30_0, lambda_onfcam4dpct_line120_327_0);
      vector32 localLumAvg_34_pack_5 = localLumAvg_31_0;
      vector32 srp_300_pack_13 = srp_262_0;
      vector32 srp_351_0 = rshift16_vv(srp_350_0, srp_112_0);
      vector32 den_136_0 = mult16_vv(srp_351_0, srp_351_0);
      vector32 den_138_0 = add16_vv(den_136_0, den_137_0);
      vector32 srp_356_0 = mult16_vv(den_138_0, srp_119_0);
      vector32 srp_357_0 = rshift16_vv(srp_356_0, srp_121_0);
      vector32 srp_358_0 = add16_vv(srp_357_0, srp_124_0);
      vector32 lambda_onfcam4srpt_line55_593_0 = add16_vv(lambda_onfcam4srpt_line55_590_0, lambda_onfcam4srpt_line55_592_0);
      vector32 lambda_onfcam4srpt_line55_595_0 = add16_vv(lambda_onfcam4srpt_line55_593_0, lambda_onfcam4srpt_line55_594_0);
      vector32 lambda_onfcam4srpt_line55_596_0 = add16_vv(lambda_onfcam4srpt_line55_595_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_597_0 = rshift16_vv(lambda_onfcam4srpt_line55_596_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_598_0 = lambda_onfcam4srpt_line55_597_0;
      vector32 srp_280_0 = lambda_onfcam4srpt_line55_598_0;
      vector32 srp_281_0 = mult16_vv(srp_43_0, srp_280_0);
      vector32 srp_300_pack_10 = srp_281_0;
      vector32 edgeVal_76_0 = lshift16_vv(srp_280_0, lambda_onfcam4dpct_line120_336_0);
      vector32 edgeVal_79_0 = add16_vv(edgeVal_78_0, edgeVal_76_0);
      vector32 edgeVal_95_0 = add16_vv(edgeVal_79_0, edgeVal_94_0);
      vector32 lambda_onfcam4srpt_line55_680_pack_10 = lambda_onfcam4srpt_line55_598_0;
      vector32 lambda_onfcam4srpt_line55_681_pack_10 = lambda_onfcam4srpt_line55_598_0;
      vector32 edgeVal_96_0 = add16_vv(edgeVal_95_0, srp_274_0);
      vector32 edgeVal_97_0 = sub16_vv(edgeVal_96_0, srp_294_0);
      vector32 edgeVal_98_0 = sub16_vv(edgeVal_97_0, edgeVal_83_0);
      vector32 edgeVal_99_0 = sub16_vv(edgeVal_98_0, edgeVal_73_0);
      vector32 ct8_137_0 = c_0_0;
      vector32 srp_300_pack_16 = ct8_137_0;
      vector32 lambda_onfcam4srpt_line55_681_pack_23 = lambda_onfcam4srpt_line55_553_0;
      vector32 lambda_onfcam4srpt_line55_645_0 = calcDem_324_pp_4_0_1;
      vector32 lambda_onfcam4srpt_line55_646_0 = lshift16_vv(lambda_onfcam4srpt_line55_645_0, lambda_onfcam4dpct_line120_348_0);
      vector32 lambda_onfcam4srpt_line55_647_0 = add16_vv(lambda_onfcam4srpt_line55_644_0, lambda_onfcam4srpt_line55_646_0);
      vector32 lambda_onfcam4srpt_line55_649_0 = add16_vv(lambda_onfcam4srpt_line55_647_0, lambda_onfcam4srpt_line55_648_0);
      vector32 lambda_onfcam4srpt_line55_650_0 = add16_vv(lambda_onfcam4srpt_line55_649_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_651_0 = rshift16_vv(lambda_onfcam4srpt_line55_650_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_652_0 = lambda_onfcam4srpt_line55_651_0;
      vector32 lambda_onfcam4srpt_line55_680_pack_24 = lambda_onfcam4srpt_line55_652_0;
      vector32 srp_292_0 = lambda_onfcam4srpt_line55_652_0;
      vector32 srp_293_0 = mult16_vv(lambda_nfcam4defst_line111_14_0, srp_292_0);
      vector32 srp_300_pack_24 = srp_293_0;
      vector32 edgeVal_92_0 = sub16_vv(edgeVal_91_0, srp_292_0);
      vector32 lambda_onfcam4srpt_line55_681_pack_24 = lambda_onfcam4srpt_line55_652_0;
      vector32 edgeVal_93_0 = abs16_vv(edgeVal_92_0);
      vector32 edgeVal_103_pack_0 = edgeVal_93_0;
      vector32 srp_257_0 = mult16_vv(srp_60_0, srp_256_0);
      vector32 srp_300_pack_12 = srp_257_0;
      vector32 edgeVal_100_0 = sub16_vv(edgeVal_99_0, edgeVal_74_0);
      vector32 edgeVal_101_0 = sub16_vv(edgeVal_100_0, srp_292_0);
      vector32 edgeVal_102_0 = abs16_vv(edgeVal_101_0);
      vector32 edgeVal_103_pack_1 = edgeVal_102_0;
      // max edgeVal_103_0 <= (edgeVal_103_pack_1 , edgeVal_103_pack_0)
      vector32 edgeVal_103_0_cotmp_1 = max16_vv(edgeVal_103_pack_1, edgeVal_103_pack_0);
      vector32 edgeVal_103_0 = edgeVal_103_0_cotmp_1;

      vector32 edgeVal_104_0 = add16_vv(edgeVal_103_0, srp_29_0);
      vector32 edgeVal_105_0 = rshift16_vv(edgeVal_104_0, srp_86_0);
      vector32 srp_307_0 = sub16_vv(edgeVal_105_0, srp_87_0);
      vector32 srp_308_0 = mult16_vv(srp_307_0, srp_89_0);
      vector32 srp_309_0 = add16_vv(srp_308_0, srp_93_0);
      vector32 srp_314_0 = lte16_vv(edgeVal_105_0, srp_87_0);
      vector32 srp_310_0 = rshift16_vv(srp_309_0, srp_91_0);
      vector32 srp_311_0 = sub16_vv(den_131_0, srp_310_0);
      vector32 srp_312_pack_0 = srp_311_0;
      // max srp_312_0 <= (srp_312_pack_1 , srp_312_pack_0)
      vector32 srp_312_0_cotmp_1 = max16_vv(srp_312_pack_1, srp_312_pack_0);
      vector32 srp_312_0 = srp_312_0_cotmp_1;

      vector32 srp_313_pack_0 = srp_312_0;
      // min srp_313_0 <= (srp_313_pack_1 , srp_313_pack_0)
      vector32 srp_313_0_cotmp_1 = min16_vv(srp_313_pack_1, srp_313_pack_0);
      vector32 srp_313_0 = srp_313_0_cotmp_1;

      vector32 srp_315_0 = mux16_vv(srp_314_0, den_131_0, srp_313_0);
      vector32 lambda_onfcam4srpt_line55_467_0 = add16_vv(lambda_onfcam4srpt_line55_464_0, lambda_onfcam4srpt_line55_466_0);
      vector32 lambda_onfcam4srpt_line55_469_0 = add16_vv(lambda_onfcam4srpt_line55_467_0, lambda_onfcam4srpt_line55_468_0);
      vector32 lambda_onfcam4srpt_line55_470_0 = add16_vv(lambda_onfcam4srpt_line55_469_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_471_0 = rshift16_vv(lambda_onfcam4srpt_line55_470_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_472_0 = lambda_onfcam4srpt_line55_471_0;
      vector32 lambda_onfcam4srpt_line55_681_pack_18 = lambda_onfcam4srpt_line55_472_0;
      vector32 lambda_onfcam4srpt_line55_680_pack_18 = lambda_onfcam4srpt_line55_472_0;
      vector32 localLumAvg_34_pack_8 = lambda_onfcam4srpt_line55_472_0;
      vector32 lambda_onfcam4srpt_line55_681_pack_2 = lambda_onfcam4srpt_line55_625_0;
      vector32 lambda_onfcam4srpt_line55_530_0 = add16_vv(lambda_onfcam4srpt_line55_527_0, lambda_onfcam4srpt_line55_529_0);
      vector32 lambda_onfcam4srpt_line55_532_0 = add16_vv(lambda_onfcam4srpt_line55_530_0, lambda_onfcam4srpt_line55_531_0);
      vector32 lambda_onfcam4srpt_line55_533_0 = add16_vv(lambda_onfcam4srpt_line55_532_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_534_0 = rshift16_vv(lambda_onfcam4srpt_line55_533_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 lambda_onfcam4srpt_line55_535_0 = lambda_onfcam4srpt_line55_534_0;
      vector32 localLumAvg_32_0 = lambda_onfcam4srpt_line55_535_0;
      vector32 srp_267_0 = lshift16_vv(localLumAvg_32_0, ct8_143_0);
      vector32 lambda_onfcam4srpt_line55_680_pack_17 = lambda_onfcam4srpt_line55_535_0;
      // max lambda_onfcam4srpt_line55_680_0 <= (lambda_onfcam4srpt_line55_680_pack_24 , lambda_onfcam4srpt_line55_680_pack_23 , lambda_onfcam4srpt_line55_680_pack_22 , lambda_onfcam4srpt_line55_680_pack_21 , lambda_onfcam4srpt_line55_680_pack_20 , lambda_onfcam4srpt_line55_680_pack_19 , lambda_onfcam4srpt_line55_680_pack_18 , lambda_onfcam4srpt_line55_680_pack_17 , lambda_onfcam4srpt_line55_680_pack_16 , lambda_onfcam4srpt_line55_680_pack_15 , lambda_onfcam4srpt_line55_680_pack_14 , lambda_onfcam4srpt_line55_680_pack_13 , lambda_onfcam4srpt_line55_680_pack_12 , lambda_onfcam4srpt_line55_680_pack_11 , lambda_onfcam4srpt_line55_680_pack_10 , lambda_onfcam4srpt_line55_680_pack_9 , lambda_onfcam4srpt_line55_680_pack_8 , lambda_onfcam4srpt_line55_680_pack_7 , lambda_onfcam4srpt_line55_680_pack_6 , lambda_onfcam4srpt_line55_680_pack_5 , lambda_onfcam4srpt_line55_680_pack_4 , lambda_onfcam4srpt_line55_680_pack_3 , lambda_onfcam4srpt_line55_680_pack_2 , lambda_onfcam4srpt_line55_680_pack_1 , lambda_onfcam4srpt_line55_680_pack_0)
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_1 = max16_vv(lambda_onfcam4srpt_line55_680_pack_24, lambda_onfcam4srpt_line55_680_pack_23);
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_2 = max16_vv(lambda_onfcam4srpt_line55_680_0_cotmp_1, lambda_onfcam4srpt_line55_680_pack_22);
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_3 = max16_vv(lambda_onfcam4srpt_line55_680_0_cotmp_2, lambda_onfcam4srpt_line55_680_pack_21);
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_4 = max16_vv(lambda_onfcam4srpt_line55_680_0_cotmp_3, lambda_onfcam4srpt_line55_680_pack_20);
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_5 = max16_vv(lambda_onfcam4srpt_line55_680_0_cotmp_4, lambda_onfcam4srpt_line55_680_pack_19);
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_6 = max16_vv(lambda_onfcam4srpt_line55_680_0_cotmp_5, lambda_onfcam4srpt_line55_680_pack_18);
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_7 = max16_vv(lambda_onfcam4srpt_line55_680_0_cotmp_6, lambda_onfcam4srpt_line55_680_pack_17);
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_8 = max16_vv(lambda_onfcam4srpt_line55_680_0_cotmp_7, lambda_onfcam4srpt_line55_680_pack_16);
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_9 = max16_vv(lambda_onfcam4srpt_line55_680_0_cotmp_8, lambda_onfcam4srpt_line55_680_pack_15);
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_10 = max16_vv(lambda_onfcam4srpt_line55_680_0_cotmp_9, lambda_onfcam4srpt_line55_680_pack_14);
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_11 = max16_vv(lambda_onfcam4srpt_line55_680_0_cotmp_10, lambda_onfcam4srpt_line55_680_pack_13);
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_12 = max16_vv(lambda_onfcam4srpt_line55_680_0_cotmp_11, lambda_onfcam4srpt_line55_680_pack_12);
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_13 = max16_vv(lambda_onfcam4srpt_line55_680_0_cotmp_12, lambda_onfcam4srpt_line55_680_pack_11);
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_14 = max16_vv(lambda_onfcam4srpt_line55_680_0_cotmp_13, lambda_onfcam4srpt_line55_680_pack_10);
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_15 = max16_vv(lambda_onfcam4srpt_line55_680_0_cotmp_14, lambda_onfcam4srpt_line55_680_pack_9);
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_16 = max16_vv(lambda_onfcam4srpt_line55_680_0_cotmp_15, lambda_onfcam4srpt_line55_680_pack_8);
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_17 = max16_vv(lambda_onfcam4srpt_line55_680_0_cotmp_16, lambda_onfcam4srpt_line55_680_pack_7);
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_18 = max16_vv(lambda_onfcam4srpt_line55_680_0_cotmp_17, lambda_onfcam4srpt_line55_680_pack_6);
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_19 = max16_vv(lambda_onfcam4srpt_line55_680_0_cotmp_18, lambda_onfcam4srpt_line55_680_pack_5);
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_20 = max16_vv(lambda_onfcam4srpt_line55_680_0_cotmp_19, lambda_onfcam4srpt_line55_680_pack_4);
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_21 = max16_vv(lambda_onfcam4srpt_line55_680_0_cotmp_20, lambda_onfcam4srpt_line55_680_pack_3);
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_22 = max16_vv(lambda_onfcam4srpt_line55_680_0_cotmp_21, lambda_onfcam4srpt_line55_680_pack_2);
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_23 = max16_vv(lambda_onfcam4srpt_line55_680_0_cotmp_22, lambda_onfcam4srpt_line55_680_pack_1);
      vector32 lambda_onfcam4srpt_line55_680_0_cotmp_24 = max16_vv(lambda_onfcam4srpt_line55_680_0_cotmp_23, lambda_onfcam4srpt_line55_680_pack_0);
      vector32 lambda_onfcam4srpt_line55_680_0 = lambda_onfcam4srpt_line55_680_0_cotmp_24;

      vector32 srp_300_pack_17 = srp_267_0;
      vector32 localLumAvg_33_0 = lshift16_vv(localLumAvg_32_0, lambda_onfcam4dpct_line120_333_0);
      vector32 localLumAvg_34_pack_7 = localLumAvg_33_0;
      // add localLumAvg_34_0 <= (localLumAvg_34_pack_9 , localLumAvg_34_pack_8 , localLumAvg_34_pack_7 , localLumAvg_34_pack_6 , localLumAvg_34_pack_5 , localLumAvg_34_pack_4 , localLumAvg_34_pack_3 , localLumAvg_34_pack_2 , localLumAvg_34_pack_1 , localLumAvg_34_pack_0)
      vector32 localLumAvg_34_0_cotmp_1 = add16_vv(localLumAvg_34_pack_9, localLumAvg_34_pack_8);
      vector32 localLumAvg_34_0_cotmp_2 = add16_vv(localLumAvg_34_0_cotmp_1, localLumAvg_34_pack_7);
      vector32 localLumAvg_34_0_cotmp_3 = add16_vv(localLumAvg_34_0_cotmp_2, localLumAvg_34_pack_6);
      vector32 localLumAvg_34_0_cotmp_4 = add16_vv(localLumAvg_34_0_cotmp_3, localLumAvg_34_pack_5);
      vector32 localLumAvg_34_0_cotmp_5 = add16_vv(localLumAvg_34_0_cotmp_4, localLumAvg_34_pack_4);
      vector32 localLumAvg_34_0_cotmp_6 = add16_vv(localLumAvg_34_0_cotmp_5, localLumAvg_34_pack_3);
      vector32 localLumAvg_34_0_cotmp_7 = add16_vv(localLumAvg_34_0_cotmp_6, localLumAvg_34_pack_2);
      vector32 localLumAvg_34_0_cotmp_8 = add16_vv(localLumAvg_34_0_cotmp_7, localLumAvg_34_pack_1);
      vector32 localLumAvg_34_0_cotmp_9 = add16_vv(localLumAvg_34_0_cotmp_8, localLumAvg_34_pack_0);
      vector32 localLumAvg_34_0 = localLumAvg_34_0_cotmp_9;

      vector32 localLumAvg_35_0 = localLumAvg_34_0;
      vector32 localLumAvg_36_0 = rshift16_vv(localLumAvg_35_0, srp_29_0);
      vector32 srp_263_0 = sub16_vv(srp_256_0, localLumAvg_36_0);
      vector32 srp_264_pack_0 = srp_263_0;
      vector32 cntWeight_39_0 = mult16_vv(localLumAvg_36_0, cntWeight_3_0);
      vector32 cntWeight_40_0 = add16_vv(cntWeight_39_0, den_132_0);
      vector32 cntWeight_41_0 = rshift16_vv(cntWeight_40_0, calcBlc_159_0);
      vector32 cntWeight_42_0 = add16_vv(cntWeight_0, cntWeight_41_0);
      vector32 cntWeight_43_0 = mult16_vv(localLumAvg_36_0, cntWeight_12_0);
      // max srp_264_0 <= (srp_264_pack_1 , srp_264_pack_0)
      vector32 srp_264_0_cotmp_1 = max16_vv(srp_264_pack_1, srp_264_pack_0);
      vector32 srp_264_0 = srp_264_0_cotmp_1;

      vector32 srp_265_pack_0 = srp_264_0;
      // min srp_265_0 <= (srp_265_pack_1 , srp_265_pack_0)
      vector32 srp_265_0_cotmp_1 = min16_vv(srp_265_pack_1, srp_265_pack_0);
      vector32 srp_265_0 = srp_265_0_cotmp_1;

      vector32 cntWeight_44_0 = add16_vv(cntWeight_43_0, den_132_0);
      vector32 cntWeight_45_0 = rshift16_vv(cntWeight_44_0, calcBlc_159_0);
      vector32 cntWeight_46_0 = add16_vv(cntWeight_10_0, cntWeight_45_0);
      vector32 cntWeight_47_0 = sub16_vv(cntWeight_46_0, cntWeight_42_0);
      vector32 lambda_onfcam4srpt_line55_681_pack_17 = lambda_onfcam4srpt_line55_535_0;
      // min lambda_onfcam4srpt_line55_681_0 <= (lambda_onfcam4srpt_line55_681_pack_24 , lambda_onfcam4srpt_line55_681_pack_23 , lambda_onfcam4srpt_line55_681_pack_22 , lambda_onfcam4srpt_line55_681_pack_21 , lambda_onfcam4srpt_line55_681_pack_20 , lambda_onfcam4srpt_line55_681_pack_19 , lambda_onfcam4srpt_line55_681_pack_18 , lambda_onfcam4srpt_line55_681_pack_17 , lambda_onfcam4srpt_line55_681_pack_16 , lambda_onfcam4srpt_line55_681_pack_15 , lambda_onfcam4srpt_line55_681_pack_14 , lambda_onfcam4srpt_line55_681_pack_13 , lambda_onfcam4srpt_line55_681_pack_12 , lambda_onfcam4srpt_line55_681_pack_11 , lambda_onfcam4srpt_line55_681_pack_10 , lambda_onfcam4srpt_line55_681_pack_9 , lambda_onfcam4srpt_line55_681_pack_8 , lambda_onfcam4srpt_line55_681_pack_7 , lambda_onfcam4srpt_line55_681_pack_6 , lambda_onfcam4srpt_line55_681_pack_5 , lambda_onfcam4srpt_line55_681_pack_4 , lambda_onfcam4srpt_line55_681_pack_3 , lambda_onfcam4srpt_line55_681_pack_2 , lambda_onfcam4srpt_line55_681_pack_1 , lambda_onfcam4srpt_line55_681_pack_0)
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_1 = min16_vv(lambda_onfcam4srpt_line55_681_pack_24, lambda_onfcam4srpt_line55_681_pack_23);
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_2 = min16_vv(lambda_onfcam4srpt_line55_681_0_cotmp_1, lambda_onfcam4srpt_line55_681_pack_22);
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_3 = min16_vv(lambda_onfcam4srpt_line55_681_0_cotmp_2, lambda_onfcam4srpt_line55_681_pack_21);
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_4 = min16_vv(lambda_onfcam4srpt_line55_681_0_cotmp_3, lambda_onfcam4srpt_line55_681_pack_20);
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_5 = min16_vv(lambda_onfcam4srpt_line55_681_0_cotmp_4, lambda_onfcam4srpt_line55_681_pack_19);
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_6 = min16_vv(lambda_onfcam4srpt_line55_681_0_cotmp_5, lambda_onfcam4srpt_line55_681_pack_18);
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_7 = min16_vv(lambda_onfcam4srpt_line55_681_0_cotmp_6, lambda_onfcam4srpt_line55_681_pack_17);
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_8 = min16_vv(lambda_onfcam4srpt_line55_681_0_cotmp_7, lambda_onfcam4srpt_line55_681_pack_16);
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_9 = min16_vv(lambda_onfcam4srpt_line55_681_0_cotmp_8, lambda_onfcam4srpt_line55_681_pack_15);
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_10 = min16_vv(lambda_onfcam4srpt_line55_681_0_cotmp_9, lambda_onfcam4srpt_line55_681_pack_14);
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_11 = min16_vv(lambda_onfcam4srpt_line55_681_0_cotmp_10, lambda_onfcam4srpt_line55_681_pack_13);
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_12 = min16_vv(lambda_onfcam4srpt_line55_681_0_cotmp_11, lambda_onfcam4srpt_line55_681_pack_12);
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_13 = min16_vv(lambda_onfcam4srpt_line55_681_0_cotmp_12, lambda_onfcam4srpt_line55_681_pack_11);
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_14 = min16_vv(lambda_onfcam4srpt_line55_681_0_cotmp_13, lambda_onfcam4srpt_line55_681_pack_10);
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_15 = min16_vv(lambda_onfcam4srpt_line55_681_0_cotmp_14, lambda_onfcam4srpt_line55_681_pack_9);
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_16 = min16_vv(lambda_onfcam4srpt_line55_681_0_cotmp_15, lambda_onfcam4srpt_line55_681_pack_8);
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_17 = min16_vv(lambda_onfcam4srpt_line55_681_0_cotmp_16, lambda_onfcam4srpt_line55_681_pack_7);
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_18 = min16_vv(lambda_onfcam4srpt_line55_681_0_cotmp_17, lambda_onfcam4srpt_line55_681_pack_6);
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_19 = min16_vv(lambda_onfcam4srpt_line55_681_0_cotmp_18, lambda_onfcam4srpt_line55_681_pack_5);
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_20 = min16_vv(lambda_onfcam4srpt_line55_681_0_cotmp_19, lambda_onfcam4srpt_line55_681_pack_4);
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_21 = min16_vv(lambda_onfcam4srpt_line55_681_0_cotmp_20, lambda_onfcam4srpt_line55_681_pack_3);
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_22 = min16_vv(lambda_onfcam4srpt_line55_681_0_cotmp_21, lambda_onfcam4srpt_line55_681_pack_2);
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_23 = min16_vv(lambda_onfcam4srpt_line55_681_0_cotmp_22, lambda_onfcam4srpt_line55_681_pack_1);
      vector32 lambda_onfcam4srpt_line55_681_0_cotmp_24 = min16_vv(lambda_onfcam4srpt_line55_681_0_cotmp_23, lambda_onfcam4srpt_line55_681_pack_0);
      vector32 lambda_onfcam4srpt_line55_681_0 = lambda_onfcam4srpt_line55_681_0_cotmp_24;

      vector32 cntWeight_48_0 = sub16_vv(lambda_onfcam4srpt_line55_680_0, lambda_onfcam4srpt_line55_681_0);
      vector32 cntWeight_49_0 = cntWeight_48_0;
      vector32 cntWeight_50_0 = mult16_vv(cntWeight_49_0, cntWeight_47_0);
      vector32 cntWeight_51_0 = add16_vv(cntWeight_50_0, den_132_0);
      vector32 cntWeight_52_0 = rshift16_vv(cntWeight_51_0, calcBlc_159_0);
      vector32 cntWeight_53_0 = add16_vv(cntWeight_42_0, cntWeight_52_0);
      vector32 cntWeight_54_0 = cntWeight_53_0;
      vector32 srp_319_0 = cntWeight_54_0;
      vector32 srp_266_0 = mult16_vv(srp_27_0, srp_265_0);
      vector32 srp_37_0 = inv16_vv(srp_29_0);
      vector32 srp_285_0 = mult16_vv(srp_37_0, srp_284_0);
      vector32 srp_279_0 = mult16_vv(srp_37_0, srp_278_0);
      vector32 srp_291_0 = mult16_vv(srp_37_0, srp_290_0);
      vector32 srp_289_0 = mult16_vv(srp_37_0, srp_288_0);
      vector32 srp_300_pack_9 = srp_289_0;
      vector32 srp_299_0 = mult16_vv(srp_37_0, srp_298_0);
      vector32 srp_300_pack_15 = srp_299_0;
      vector32 srp_271_0 = mult16_vv(srp_37_0, srp_270_0);
      vector32 srp_269_0 = mult16_vv(srp_37_0, srp_268_0);
      vector32 srp_300_pack_21 = srp_285_0;
      vector32 srp_300_pack_23 = srp_271_0;
      vector32 srp_300_pack_3 = srp_291_0;
      vector32 srp_277_0 = mult16_vv(srp_37_0, srp_276_0);
      vector32 srp_300_pack_19 = srp_277_0;
      vector32 srp_300_pack_1 = srp_269_0;
      vector32 srp_300_pack_5 = srp_279_0;
      // add srp_300_0 <= (srp_300_pack_25 , srp_300_pack_24 , srp_300_pack_23 , srp_300_pack_22 , srp_300_pack_21 , srp_300_pack_20 , srp_300_pack_19 , srp_300_pack_18 , srp_300_pack_17 , srp_300_pack_16 , srp_300_pack_15 , srp_300_pack_14 , srp_300_pack_13 , srp_300_pack_12 , srp_300_pack_11 , srp_300_pack_10 , srp_300_pack_9 , srp_300_pack_8 , srp_300_pack_7 , srp_300_pack_6 , srp_300_pack_5 , srp_300_pack_4 , srp_300_pack_3 , srp_300_pack_2 , srp_300_pack_1 , srp_300_pack_0)
      vector32 srp_300_0_cotmp_1 = add16_vv(srp_300_pack_25, srp_300_pack_24);
      vector32 srp_300_0_cotmp_2 = add16_vv(srp_300_0_cotmp_1, srp_300_pack_23);
      vector32 srp_300_0_cotmp_3 = add16_vv(srp_300_0_cotmp_2, srp_300_pack_22);
      vector32 srp_300_0_cotmp_4 = add16_vv(srp_300_0_cotmp_3, srp_300_pack_21);
      vector32 srp_300_0_cotmp_5 = add16_vv(srp_300_0_cotmp_4, srp_300_pack_20);
      vector32 srp_300_0_cotmp_6 = add16_vv(srp_300_0_cotmp_5, srp_300_pack_19);
      vector32 srp_300_0_cotmp_7 = add16_vv(srp_300_0_cotmp_6, srp_300_pack_18);
      vector32 srp_300_0_cotmp_8 = add16_vv(srp_300_0_cotmp_7, srp_300_pack_17);
      vector32 srp_300_0_cotmp_9 = add16_vv(srp_300_0_cotmp_8, srp_300_pack_16);
      vector32 srp_300_0_cotmp_10 = add16_vv(srp_300_0_cotmp_9, srp_300_pack_15);
      vector32 srp_300_0_cotmp_11 = add16_vv(srp_300_0_cotmp_10, srp_300_pack_14);
      vector32 srp_300_0_cotmp_12 = add16_vv(srp_300_0_cotmp_11, srp_300_pack_13);
      vector32 srp_300_0_cotmp_13 = add16_vv(srp_300_0_cotmp_12, srp_300_pack_12);
      vector32 srp_300_0_cotmp_14 = add16_vv(srp_300_0_cotmp_13, srp_300_pack_11);
      vector32 srp_300_0_cotmp_15 = add16_vv(srp_300_0_cotmp_14, srp_300_pack_10);
      vector32 srp_300_0_cotmp_16 = add16_vv(srp_300_0_cotmp_15, srp_300_pack_9);
      vector32 srp_300_0_cotmp_17 = add16_vv(srp_300_0_cotmp_16, srp_300_pack_8);
      vector32 srp_300_0_cotmp_18 = add16_vv(srp_300_0_cotmp_17, srp_300_pack_7);
      vector32 srp_300_0_cotmp_19 = add16_vv(srp_300_0_cotmp_18, srp_300_pack_6);
      vector32 srp_300_0_cotmp_20 = add16_vv(srp_300_0_cotmp_19, srp_300_pack_5);
      vector32 srp_300_0_cotmp_21 = add16_vv(srp_300_0_cotmp_20, srp_300_pack_4);
      vector32 srp_300_0_cotmp_22 = add16_vv(srp_300_0_cotmp_21, srp_300_pack_3);
      vector32 srp_300_0_cotmp_23 = add16_vv(srp_300_0_cotmp_22, srp_300_pack_2);
      vector32 srp_300_0_cotmp_24 = add16_vv(srp_300_0_cotmp_23, srp_300_pack_1);
      vector32 srp_300_0_cotmp_25 = add16_vv(srp_300_0_cotmp_24, srp_300_pack_0);
      vector32 srp_300_0 = srp_300_0_cotmp_25;

      vector32 srp_301_0 = rshift16_vv(srp_300_0, ct8_135_0);
      vector32 srp_302_pack_0 = srp_301_0;
      // max srp_302_0 <= (srp_302_pack_1 , srp_302_pack_0)
      vector32 srp_302_0_cotmp_1 = max16_vv(srp_302_pack_1, srp_302_pack_0);
      vector32 srp_302_0 = srp_302_0_cotmp_1;

      vector32 srp_303_pack_0 = srp_302_0;
      // min srp_303_0 <= (srp_303_pack_1 , srp_303_pack_0)
      vector32 srp_303_0_cotmp_1 = min16_vv(srp_303_pack_1, srp_303_pack_0);
      vector32 srp_303_0 = srp_303_0_cotmp_1;

      vector32 srp_304_0 = mult16_vv(srp_36_0, srp_303_0);
      vector32 srp_305_0 = add16_vv(srp_266_0, srp_304_0);
      vector32 srp_306_0 = rshift16_vv(srp_305_0, denDiff_61_0);
      vector32 srp_316_0 = mult16_vv(srp_306_0, srp_315_0);
      vector32 srp_317_0 = add16_vv(srp_316_0, calcBlc_158_0);
      vector32 srp_318_0 = rshift16_vv(srp_317_0, ct8_135_0);
      vector32 srp_320_0 = mult16_vv(srp_318_0, srp_319_0);
      vector32 srp_321_0 = add16_vv(srp_320_0, lambda_onfcam4dent_line229_213_0);
      vector32 srp_322_0 = rshift16_vv(srp_321_0, calcDem_350_0);
      vector32 srp_359_pack_0 = srp_358_0;
      // max srp_359_0 <= (srp_359_pack_1 , srp_359_pack_0)
      vector32 srp_359_0_cotmp_1 = max16_vv(srp_359_pack_1, srp_359_pack_0);
      vector32 srp_359_0 = srp_359_0_cotmp_1;

      vector32 srp_360_pack_0 = srp_359_0;
      // min srp_360_0 <= (srp_360_pack_1 , srp_360_pack_0)
      vector32 srp_360_0_cotmp_1 = min16_vv(srp_360_pack_1, srp_360_pack_0);
      vector32 srp_360_0 = srp_360_0_cotmp_1;

      vector32 srp_361_0 = mult16_vv(srp_322_0, srp_360_0);
      vector32 srp_362_0 = add16_vv(srp_361_0, srp_130_0);
      vector32 srp_363_0 = rshift16_vv(srp_362_0, srp_123_0);
      vector32 srp_364_0 = add16_vv(srp_256_0, srp_363_0);
      vector32 srp_365_0 = lshift16_vv(srp_364_0, srp_134_0);
      vector32 srp_372_0 = add16_vv(srp_365_0, srp_254_0);
      vector32 srp_373_0 = add16_vv(srp_372_0, srp_258_0);
      vector32 srp_374_0 = add16_vv(srp_373_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 srp_375_0 = rshift16_vv(srp_374_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 srp_376_pack_0 = srp_375_0;
      // max srp_376_0 <= (srp_376_pack_1 , srp_376_pack_0)
      vector32 srp_376_0_cotmp_1 = max16_vv(srp_376_pack_1, srp_376_pack_0);
      vector32 srp_376_0 = srp_376_0_cotmp_1;

      vector32 srp_378_0 = sub16_vv(srp_365_0, srp_259_0);
      vector32 srp_377_pack_0 = srp_376_0;
      // min srp_377_0 <= (srp_377_pack_1 , srp_377_pack_0)
      vector32 srp_377_0_cotmp_1 = min16_vv(srp_377_pack_1, srp_377_pack_0);
      vector32 srp_377_0 = srp_377_0_cotmp_1;

      vector32 srp_384_1 = srp_377_0;
      vector32 srp_385_1 = srp_384_1;
      vector32 srp_366_0 = sub16_vv(srp_365_0, srp_255_0);
      vector32 srp_367_0 = add16_vv(srp_366_0, srp_258_0);
      vector32 srp_368_0 = add16_vv(srp_367_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 srp_379_0 = add16_vv(srp_378_0, srp_254_0);
      vector32 srp_380_0 = add16_vv(srp_379_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 srp_381_0 = rshift16_vv(srp_380_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 srp_382_pack_0 = srp_381_0;
      // max srp_382_0 <= (srp_382_pack_1 , srp_382_pack_0)
      vector32 srp_382_0_cotmp_1 = max16_vv(srp_382_pack_1, srp_382_pack_0);
      vector32 srp_382_0 = srp_382_0_cotmp_1;

      vector32 srp_383_pack_0 = srp_382_0;
      // min srp_383_0 <= (srp_383_pack_1 , srp_383_pack_0)
      vector32 srp_383_0_cotmp_1 = min16_vv(srp_383_pack_1, srp_383_pack_0);
      vector32 srp_383_0 = srp_383_0_cotmp_1;

      vector32 srp_384_2 = srp_383_0;
      vector32 srp_385_2 = srp_384_2;
      vector32 srp_369_0 = rshift16_vv(srp_368_0, lambda_onfcam4ccmt_line101_10_0);
      vector32 srp_370_pack_0 = srp_369_0;
      // max srp_370_0 <= (srp_370_pack_1 , srp_370_pack_0)
      vector32 srp_370_0_cotmp_1 = max16_vv(srp_370_pack_1, srp_370_pack_0);
      vector32 srp_370_0 = srp_370_0_cotmp_1;

      vector32 srp_371_pack_0 = srp_370_0;
      // min srp_371_0 <= (srp_371_pack_1 , srp_371_pack_0)
      vector32 srp_371_0_cotmp_1 = min16_vv(srp_371_pack_1, srp_371_pack_0);
      vector32 srp_371_0 = srp_371_0_cotmp_1;

      vector32 srp_384_0 = srp_371_0;
      vector32 srp_385_0 = srp_384_0;
      out_ptr[y*IN_WIDTH*OUT_CHANNELS + x*OUT_CHANNELS + 2] = srp_385_2;
      out_ptr[y*IN_WIDTH*OUT_CHANNELS + x*OUT_CHANNELS + 1] = srp_385_1;
      out_ptr[y*IN_WIDTH*OUT_CHANNELS + x*OUT_CHANNELS + 0] = srp_385_0;
    }
  }
  
  // End SAIF power toggle data capture
  set_power_toggle(POWER_TOGGLE_OFF);
} // END srp_3


void ccf_3(const Image<vector32>& in, Image<vector32>& out
	, unsigned int tap_ccm_avgCFlag_0_s
	, unsigned int tap_ccm_colorSatLow_0_s
	, unsigned int tap_ccm_colorSatHigh_0_s
	, signed int tap_ccm_mat0_0_s
	, signed int tap_ccm_mat3_0_s
	, signed int tap_ccm_mat6_0_s
	, signed int tap_ccm_mat1_0_s
	, signed int tap_ccm_mat4_0_s
	, signed int tap_ccm_mat7_0_s
	, signed int tap_ccm_mat2_0_s
	, signed int tap_ccm_mat5_0_s
	, signed int tap_ccm_mat8_0_s
)
{
  // Set up the tap values
  const register vector32 tap_ccm_avgCFlag_0 = mv16_sv(tap_ccm_avgCFlag_0_s);
  const register vector32 tap_ccm_colorSatLow_0 = mv16_sv(tap_ccm_colorSatLow_0_s);
  const register vector32 tap_ccm_colorSatHigh_0 = mv16_sv(tap_ccm_colorSatHigh_0_s);
  const register vector32 tap_ccm_mat0_0 = mv16_sv(tap_ccm_mat0_0_s);
  const register vector32 tap_ccm_mat3_0 = mv16_sv(tap_ccm_mat3_0_s);
  const register vector32 tap_ccm_mat6_0 = mv16_sv(tap_ccm_mat6_0_s);
  const register vector32 tap_ccm_mat1_0 = mv16_sv(tap_ccm_mat1_0_s);
  const register vector32 tap_ccm_mat4_0 = mv16_sv(tap_ccm_mat4_0_s);
  const register vector32 tap_ccm_mat7_0 = mv16_sv(tap_ccm_mat7_0_s);
  const register vector32 tap_ccm_mat2_0 = mv16_sv(tap_ccm_mat2_0_s);
  const register vector32 tap_ccm_mat5_0 = mv16_sv(tap_ccm_mat5_0_s);
  const register vector32 tap_ccm_mat8_0 = mv16_sv(tap_ccm_mat8_0_s);
  
  // Set up the constant values
  const register vector32 c_0_0 = mv16_sv(0);
  const register vector32 c_1_0 = mv16_sv(1);
  const register vector32 c_2_0 = mv16_sv(2);
  const register vector32 c_16_0 = mv16_sv(16);
  const register vector32 c_4_0 = mv16_sv(4);
  const register vector32 c_8_0 = mv16_sv(8);
  const register vector32 c_256_0 = mv16_sv(256);
  const register vector32 c_512_0 = mv16_sv(512);
  const register vector32 c_10_0 = mv16_sv(10);
  const register vector32 c_128_0 = mv16_sv(128);
  const register vector32 c_1023_0 = mv16_sv(1023);
  
  const vector32 *in_ptr = in.mData; // use direct access to speed up inner loop
  vector32 *out_ptr = out.mData; // use direct access to speed up inner loop
  const int IN_WIDTH = in.width();
  const int IN_HEIGHT = in.height();
  const int IN_CHANNELS = 3; // use static value to allow more compiler optimization
  const int OUT_CHANNELS = 3; /// use static value to allow more compiler optimization
  
  // Turn on SAIF power toggle data capture
  set_power_toggle(POWER_TOGGLE_ON);
  for(int y = 0; y < in.height(); y++){
    // DEBUG: y_min=-1, y_max=1, y_padding_ofst=1
    // declare the registers storing the stencil window
    register vector32 srp_385_pp_2_2_2;
    register vector32 srp_385_pp_2_2_1;
    register vector32 srp_385_pp_2_2_0;
    register vector32 srp_385_pp_2_1_2;
    register vector32 srp_385_pp_2_1_1;
    register vector32 srp_385_pp_2_1_0;
    register vector32 srp_385_pp_2_0_2;
    register vector32 srp_385_pp_2_0_1;
    register vector32 srp_385_pp_2_0_0;
    register vector32 srp_385_pp_1_2_2;
    register vector32 srp_385_pp_1_2_1;
    register vector32 srp_385_pp_1_2_0;
    register vector32 srp_385_pp_1_1_2;
    register vector32 srp_385_pp_1_1_1;
    register vector32 srp_385_pp_1_1_0;
    register vector32 srp_385_pp_1_0_2;
    register vector32 srp_385_pp_1_0_1;
    register vector32 srp_385_pp_1_0_0;
    register vector32 srp_385_pp_0_2_2;
    register vector32 srp_385_pp_0_2_1;
    register vector32 srp_385_pp_0_2_0;
    register vector32 srp_385_pp_0_1_2;
    register vector32 srp_385_pp_0_1_1;
    register vector32 srp_385_pp_0_1_0;
    register vector32 srp_385_pp_0_0_2;
    register vector32 srp_385_pp_0_0_1;
    register vector32 srp_385_pp_0_0_0;
    
    // load the stencil window for each scan of row
    srp_385_pp_1_2_2 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 2];
    srp_385_pp_1_2_2 = getl16_vv(srp_385_pp_1_2_2);
    srp_385_pp_1_2_1 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 1];
    srp_385_pp_1_2_1 = getl16_vv(srp_385_pp_1_2_1);
    srp_385_pp_1_2_0 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 0];
    srp_385_pp_1_2_0 = getl16_vv(srp_385_pp_1_2_0);
    srp_385_pp_1_1_2 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 2];
    srp_385_pp_1_1_2 = getl16_vv(srp_385_pp_1_1_2);
    srp_385_pp_1_1_1 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 1];
    srp_385_pp_1_1_1 = getl16_vv(srp_385_pp_1_1_1);
    srp_385_pp_1_1_0 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 0];
    srp_385_pp_1_1_0 = getl16_vv(srp_385_pp_1_1_0);
    srp_385_pp_1_0_2 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 2];
    srp_385_pp_1_0_2 = getl16_vv(srp_385_pp_1_0_2);
    srp_385_pp_1_0_1 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 1];
    srp_385_pp_1_0_1 = getl16_vv(srp_385_pp_1_0_1);
    srp_385_pp_1_0_0 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 0];
    srp_385_pp_1_0_0 = getl16_vv(srp_385_pp_1_0_0);
    srp_385_pp_2_2_2 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 2];
    srp_385_pp_2_2_1 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 1];
    srp_385_pp_2_2_0 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 0];
    srp_385_pp_2_1_2 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 2];
    srp_385_pp_2_1_1 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 1];
    srp_385_pp_2_1_0 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 0];
    srp_385_pp_2_0_2 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 2];
    srp_385_pp_2_0_1 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 1];
    srp_385_pp_2_0_0 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 0];
    
    for(int x = 0; x < IN_WIDTH - 1; x++){
      // not on X boundry, common case
      // shift the stencil window, and load the new input pixel
      srp_385_pp_0_2_2 = srp_385_pp_1_2_2;
      srp_385_pp_0_2_1 = srp_385_pp_1_2_1;
      srp_385_pp_0_2_0 = srp_385_pp_1_2_0;
      srp_385_pp_0_1_2 = srp_385_pp_1_1_2;
      srp_385_pp_0_1_1 = srp_385_pp_1_1_1;
      srp_385_pp_0_1_0 = srp_385_pp_1_1_0;
      srp_385_pp_0_0_2 = srp_385_pp_1_0_2;
      srp_385_pp_0_0_1 = srp_385_pp_1_0_1;
      srp_385_pp_0_0_0 = srp_385_pp_1_0_0;
      srp_385_pp_1_2_2 = srp_385_pp_2_2_2;
      srp_385_pp_1_2_1 = srp_385_pp_2_2_1;
      srp_385_pp_1_2_0 = srp_385_pp_2_2_0;
      srp_385_pp_1_1_2 = srp_385_pp_2_1_2;
      srp_385_pp_1_1_1 = srp_385_pp_2_1_1;
      srp_385_pp_1_1_0 = srp_385_pp_2_1_0;
      srp_385_pp_1_0_2 = srp_385_pp_2_0_2;
      srp_385_pp_1_0_1 = srp_385_pp_2_0_1;
      srp_385_pp_1_0_0 = srp_385_pp_2_0_0;
      
      // load the update stencil
      srp_385_pp_2_2_2 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (x+1)*IN_CHANNELS + 2];
      srp_385_pp_2_2_1 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (x+1)*IN_CHANNELS + 1];
      srp_385_pp_2_2_0 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (x+1)*IN_CHANNELS + 0];
      srp_385_pp_2_1_2 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (x+1)*IN_CHANNELS + 2];
      srp_385_pp_2_1_1 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (x+1)*IN_CHANNELS + 1];
      srp_385_pp_2_1_0 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (x+1)*IN_CHANNELS + 0];
      srp_385_pp_2_0_2 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (x+1)*IN_CHANNELS + 2];
      srp_385_pp_2_0_1 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (x+1)*IN_CHANNELS + 1];
      srp_385_pp_2_0_0 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (x+1)*IN_CHANNELS + 0];
      
      // Start operation
      vector32 lambda_onfcam4ccmt_line101_130_0 = srp_385_pp_2_2_2;
      vector32 lambda_onfcam4ccmt_line101_140_0 = srp_385_pp_2_1_2;
      vector32 den_141_0 = c_512_0;
      vector32 lambda_onfcam4ccmt_line101_141_0 = lambda_onfcam4ccmt_line101_140_0;
      vector32 lambda_onfcam4ccmt_line69_135_0 = srp_385_pp_1_2_1;
      vector32 lambda_onfcam4ccmt_line69_160_0 = srp_385_pp_0_2_0;
      vector32 lambda_onfcam4ccmt_line101_125_0 = srp_385_pp_1_2_2;
      vector32 ct8_160_0 = c_0_0;
      vector32 ccm_100_pack_1 = ct8_160_0;
      vector32 lambda_onfcam4dpct_line120_350_0 = c_1_0;
      vector32 calcBlc_160_0 = c_10_0;
      vector32 lambda_onfcam4ccmt_line86_17_0 = tap_ccm_mat3_0;
      vector32 lambda_onfcam4ccmt_line69_162_0 = srp_385_pp_0_2_1;
      vector32 lambda_onfcam4ccmt_line69_186_pack_0 = lambda_onfcam4ccmt_line69_162_0;
      vector32 den_139_0 = c_256_0;
      vector32 lambda_onfcam4ccmt_line69_179_pack_0 = lambda_onfcam4ccmt_line69_160_0;
      vector32 lambda_onfcam4ccmt_line69_172_pack_2 = lambda_onfcam4ccmt_line101_130_0;
      vector32 lambda_onfcam4ccmt_line69_146_0 = srp_385_pp_0_1_1;
      vector32 lambda_onfcam4ccmt_line69_147_0 = lambda_onfcam4ccmt_line69_146_0;
      vector32 lambda_onfcam4ccmt_line86_31_0 = tap_ccm_mat7_0;
      vector32 lambda_onfcam4ccmt_line69_127_0 = srp_385_pp_2_0_0;
      vector32 lambda_onfcam4ccmt_line69_179_pack_8 = lambda_onfcam4ccmt_line69_127_0;
      vector32 lambda_onfcam4ccmt_line69_128_0 = lambda_onfcam4ccmt_line69_127_0;
      vector32 lambda_onfcam4ccmt_line86_39_0 = tap_ccm_mat5_0;
      vector32 lambda_onfcam4ccmt_line69_183_0 = srp_385_pp_1_1_1;
      vector32 lambda_onfcam4ccmt_line69_184_0 = lambda_onfcam4ccmt_line69_183_0;
      vector32 lambda_onfcam4ccmt_line69_156_0 = srp_385_pp_0_0_0;
      vector32 lambda_onfcam4ccmt_line69_153_0 = srp_385_pp_2_1_1;
      vector32 lambda_onfcam4ccmt_line69_140_0 = srp_385_pp_2_2_1;
      vector32 lambda_onfcam4ccmt_line69_186_pack_2 = lambda_onfcam4ccmt_line69_140_0;
      vector32 lambda_onfcam4dpct_line120_351_0 = c_1_0;
      vector32 lambda_onfcam4ccmt_line69_148_0 = lshift16_vv(lambda_onfcam4ccmt_line69_147_0, lambda_onfcam4dpct_line120_351_0);
      vector32 lambda_onfcam4ccmt_line69_186_pack_3 = lambda_onfcam4ccmt_line69_148_0;
      vector32 lambda_onfcam4ccmt_line69_154_0 = lambda_onfcam4ccmt_line69_153_0;
      vector32 lambda_onfcam4ccmt_line69_155_0 = lshift16_vv(lambda_onfcam4ccmt_line69_154_0, lambda_onfcam4dpct_line120_350_0);
      vector32 lambda_onfcam4ccmt_line69_176_0 = srp_385_pp_1_1_0;
      vector32 srp_396_0 = c_2_0;
      vector32 lambda_onfcam4dent_line229_214_0 = c_16_0;
      vector32 ccm_120_pack_1 = ct8_160_0;
      vector32 lambda_onfcam4ccmt_line69_129_0 = srp_385_pp_2_0_1;
      vector32 lambda_onfcam4ccmt_line69_186_pack_8 = lambda_onfcam4ccmt_line69_129_0;
      vector32 lambda_onfcam4ccmt_line101_135_0 = srp_385_pp_0_1_2;
      vector32 lambda_onfcam4ccmt_line101_136_0 = lambda_onfcam4ccmt_line101_135_0;
      vector32 lambda_onfcam4ccmt_line69_142_0 = lshift16_vv(lambda_onfcam4ccmt_line101_136_0, lambda_onfcam4dpct_line120_351_0);
      vector32 lambda_onfcam4ccmt_line86_20_0 = tap_ccm_mat6_0;
      vector32 lambda_onfcam4ccmt_line69_143_0 = srp_385_pp_0_1_0;
      vector32 ct8_162_0 = c_8_0;
      vector32 lambda_onfcam4ccmt_line101_167_pack_9 = ct8_162_0;
      vector32 lambda_onfcam4ccmt_line69_179_pack_9 = ct8_162_0;
      vector32 lambda_onfcam4ccmt_line101_163_pack_9 = ct8_162_0;
      vector32 lambda_onfcam4ccmt_line69_157_0 = lambda_onfcam4ccmt_line69_156_0;
      vector32 lambda_onfcam4ccmt_line69_136_0 = lambda_onfcam4ccmt_line69_135_0;
      vector32 lambda_onfcam4ccmt_line101_150_0 = srp_385_pp_0_2_2;
      vector32 lambda_onfcam4ccmt_line101_151_0 = lambda_onfcam4ccmt_line101_150_0;
      vector32 lambda_onfcam4ccmt_line86_28_0 = tap_ccm_mat4_0;
      vector32 lambda_onfcam4ccmt_line101_131_0 = lambda_onfcam4ccmt_line101_130_0;
      vector32 lambda_onfcam4ccmt_line101_145_0 = srp_385_pp_0_0_2;
      vector32 lambda_onfcam4ccmt_line69_172_pack_6 = lambda_onfcam4ccmt_line101_145_0;
      vector32 lambda_onfcam4ccmt_line69_130_0 = lambda_onfcam4ccmt_line69_129_0;
      vector32 lambda_onfcam4ccmt_line101_120_0 = srp_385_pp_2_0_2;
      vector32 lambda_onfcam4ccmt_line101_121_0 = lambda_onfcam4ccmt_line101_120_0;
      vector32 lambda_onfcam4ccmt_line69_172_pack_8 = lambda_onfcam4ccmt_line101_120_0;
      vector32 cnr_11_0 = c_1023_0;
      vector32 ccm_114_pack_1 = cnr_11_0;
      vector32 lambda_onfcam4ccmt_line101_16_0 = c_2_0;
      vector32 lambda_onfcam4ccmt_line86_42_0 = tap_ccm_mat8_0;
      vector32 lambda_onfcam4ccmt_line35_0 = tap_ccm_colorSatHigh_0;
      vector32 lambda_onfcam4ccmt_line35_2_0 = sub16_vv(den_139_0, lambda_onfcam4ccmt_line35_0);
      vector32 calcBlc_161_0 = c_128_0;
      vector32 lambda_onfcam4ccmt_line69_158_0 = srp_385_pp_0_0_1;
      vector32 lambda_onfcam4ccmt_line69_186_pack_6 = lambda_onfcam4ccmt_line69_158_0;
      vector32 lambda_onfcam4ccmt_line86_37_0 = tap_ccm_mat2_0;
      vector32 lambda_onfcam4ccmt_line86_26_0 = tap_ccm_mat1_0;
      vector32 lambda_onfcam4ccmt_line34_0 = tap_ccm_colorSatLow_0;
      vector32 lambda_onfcam4ccmt_line101_155_0 = srp_385_pp_1_0_2;
      vector32 lambda_onfcam4ccmt_line101_156_0 = lambda_onfcam4ccmt_line101_155_0;
      vector32 lambda_onfcam4ccmt_line57_0 = tap_ccm_avgCFlag_0;
      vector32 lambda_onfcam4ccmt_line69_185_0 = lshift16_vv(lambda_onfcam4ccmt_line69_184_0, srp_396_0);
      vector32 lambda_onfcam4ccmt_line69_186_pack_4 = lambda_onfcam4ccmt_line69_185_0;
      vector32 lambda_onfcam4ccmt_line69_141_0 = lambda_onfcam4ccmt_line69_140_0;
      vector32 lambda_onfcam4ccmt_line69_172_pack_0 = lambda_onfcam4ccmt_line101_150_0;
      vector32 lambda_onfcam4ccmt_line34_2_0 = sub16_vv(den_139_0, lambda_onfcam4ccmt_line34_0);
      vector32 lambda_onfcam4ccmt_line69_149_0 = lshift16_vv(lambda_onfcam4ccmt_line101_141_0, lambda_onfcam4dpct_line120_350_0);
      vector32 lambda_onfcam4ccmt_line69_172_pack_5 = lambda_onfcam4ccmt_line69_149_0;
      vector32 den_140_0 = c_8_0;
      vector32 lambda_onfcam4ccmt_line34_3_0 = rshift16_vv(lambda_onfcam4ccmt_line34_2_0, den_140_0);
      vector32 lambda_onfcam4ccmt_line35_3_0 = rshift16_vv(lambda_onfcam4ccmt_line35_2_0, den_140_0);
      vector32 lambda_onfcam4ccmt_line35_4_0 = lambda_onfcam4ccmt_line35_3_0;
      vector32 lambda_onfcam4ccmt_line34_4_0 = lambda_onfcam4ccmt_line34_3_0;
      vector32 lambda_onfcam4ccmt_line86_2_0 = sub16_vv(lambda_onfcam4ccmt_line35_4_0, lambda_onfcam4ccmt_line34_4_0);
      vector32 lambda_onfcam4ccmt_line86_0 = lambda_onfcam4ccmt_line34_4_0;
      vector32 lambda_onfcam4ccmt_line38_0 = add16_vv(lambda_onfcam4ccmt_line86_0, lambda_onfcam4ccmt_line34_0);
      vector32 lambda_onfcam4ccmt_line86_8_0 = tap_ccm_mat0_0;
      vector32 lambda_onfcam4ccmt_line69_144_0 = lambda_onfcam4ccmt_line69_143_0;
      vector32 lambda_onfcam4ccmt_line69_145_0 = lshift16_vv(lambda_onfcam4ccmt_line69_144_0, lambda_onfcam4dpct_line120_351_0);
      vector32 lambda_onfcam4ccmt_line69_179_pack_3 = lambda_onfcam4ccmt_line69_145_0;
      vector32 lambda_onfcam4dpct_line120_352_0 = c_1_0;
      vector32 lambda_onfcam4ccmt_line69_137_0 = lshift16_vv(lambda_onfcam4ccmt_line69_136_0, lambda_onfcam4dpct_line120_352_0);
      vector32 lambda_onfcam4ccmt_line69_161_0 = lambda_onfcam4ccmt_line69_160_0;
      vector32 lambda_onfcam4ccmt_line39_0 = lambda_onfcam4ccmt_line35_4_0;
      vector32 lambda_onfcam4ccmt_line39_2_0 = add16_vv(lambda_onfcam4ccmt_line39_0, lambda_onfcam4ccmt_line35_0);
      vector32 lambda_onfcam4ccmt_line39_3_0 = lambda_onfcam4ccmt_line39_2_0;
      vector32 lambda_onfcam4ccmt_line101_126_0 = lambda_onfcam4ccmt_line101_125_0;
      vector32 lambda_onfcam4ccmt_line69_132_0 = srp_385_pp_1_2_0;
      vector32 lambda_onfcam4ccmt_line69_133_0 = lambda_onfcam4ccmt_line69_132_0;
      vector32 lambda_onfcam4ccmt_line69_134_0 = lshift16_vv(lambda_onfcam4ccmt_line69_133_0, lambda_onfcam4dpct_line120_352_0);
      vector32 ccm_101_pack_1 = cnr_11_0;
      vector32 lambda_onfcam4ccmt_line38_2_0 = lambda_onfcam4ccmt_line38_0;
      vector32 lambda_onfcam4ccmt_line86_11_0 = sub16_vv(lambda_onfcam4ccmt_line39_3_0, lambda_onfcam4ccmt_line38_2_0);
      vector32 lambda_onfcam4ccmt_line86_10_0 = lambda_onfcam4ccmt_line38_2_0;
      vector32 lambda_onfcam4dpct_line120_354_0 = c_1_0;
      vector32 srp_397_0 = c_2_0;
      vector32 lambda_onfcam4ccmt_line69_186_pack_9 = ct8_162_0;
      vector32 lambda_onfcam4ccmt_line69_159_0 = lambda_onfcam4ccmt_line69_158_0;
      vector32 lambda_onfcam4dpct_line120_353_0 = c_1_0;
      vector32 lambda_onfcam4ccmt_line69_138_0 = srp_385_pp_2_2_0;
      vector32 lambda_onfcam4ccmt_line69_179_pack_2 = lambda_onfcam4ccmt_line69_138_0;
      vector32 lambda_onfcam4ccmt_line69_131_0 = lshift16_vv(lambda_onfcam4ccmt_line101_126_0, lambda_onfcam4dpct_line120_352_0);
      vector32 lambda_onfcam4ccmt_line69_150_0 = srp_385_pp_2_1_0;
      vector32 lambda_onfcam4ccmt_line69_165_0 = srp_385_pp_1_0_0;
      vector32 lambda_onfcam4ccmt_line69_166_0 = lambda_onfcam4ccmt_line69_165_0;
      vector32 lambda_onfcam4ccmt_line69_167_0 = lshift16_vv(lambda_onfcam4ccmt_line69_166_0, lambda_onfcam4dpct_line120_353_0);
      vector32 lambda_onfcam4ccmt_line69_179_pack_7 = lambda_onfcam4ccmt_line69_167_0;
      vector32 lambda_onfcam4ccmt_line69_151_0 = lambda_onfcam4ccmt_line69_150_0;
      vector32 lambda_onfcam4ccmt_line69_152_0 = lshift16_vv(lambda_onfcam4ccmt_line69_151_0, lambda_onfcam4dpct_line120_350_0);
      vector32 lambda_onfcam4ccmt_line69_179_pack_5 = lambda_onfcam4ccmt_line69_152_0;
      vector32 ct8_161_0 = c_1_0;
      vector32 lambda_onfcam4ccmt_line57_2_0 = eq16_vv(lambda_onfcam4ccmt_line57_0, ct8_161_0);
      vector32 lambda_onfcam4ccmt_line57_4_0 = mux16_vv(lambda_onfcam4ccmt_line57_2_0, lambda_onfcam4ccmt_line101_16_0, ct8_160_0);
      vector32 lambda_onfcam4ccmt_line101_144_0 = mult16_vv(lambda_onfcam4ccmt_line69_154_0, lambda_onfcam4ccmt_line57_4_0);
      vector32 lambda_onfcam4ccmt_line101_143_0 = mult16_vv(lambda_onfcam4ccmt_line69_151_0, lambda_onfcam4ccmt_line57_4_0);
      vector32 lambda_onfcam4ccmt_line101_139_0 = mult16_vv(lambda_onfcam4ccmt_line69_147_0, lambda_onfcam4ccmt_line57_4_0);
      vector32 lambda_onfcam4ccmt_line101_171_pack_3 = lambda_onfcam4ccmt_line101_139_0;
      vector32 lambda_onfcam4ccmt_line57_3_0 = mux16_vv(lambda_onfcam4ccmt_line57_2_0, ct8_161_0, ct8_160_0);
      vector32 lambda_onfcam4ccmt_line101_122_0 = mult16_vv(lambda_onfcam4ccmt_line101_121_0, lambda_onfcam4ccmt_line57_3_0);
      vector32 lambda_onfcam4ccmt_line101_124_0 = mult16_vv(lambda_onfcam4ccmt_line69_130_0, lambda_onfcam4ccmt_line57_3_0);
      vector32 lambda_onfcam4ccmt_line101_152_0 = mult16_vv(lambda_onfcam4ccmt_line101_151_0, lambda_onfcam4ccmt_line57_3_0);
      vector32 lambda_onfcam4ccmt_line101_163_pack_0 = lambda_onfcam4ccmt_line101_152_0;
      vector32 lambda_onfcam4ccmt_line101_148_0 = mult16_vv(lambda_onfcam4ccmt_line69_157_0, lambda_onfcam4ccmt_line57_3_0);
      vector32 lambda_onfcam4ccmt_line101_163_pack_8 = lambda_onfcam4ccmt_line101_122_0;
      vector32 lambda_onfcam4ccmt_line101_153_0 = mult16_vv(lambda_onfcam4ccmt_line69_161_0, lambda_onfcam4ccmt_line57_3_0);
      vector32 lambda_onfcam4ccmt_line101_167_pack_0 = lambda_onfcam4ccmt_line101_153_0;
      vector32 lambda_onfcam4ccmt_line101_132_0 = mult16_vv(lambda_onfcam4ccmt_line101_131_0, lambda_onfcam4ccmt_line57_3_0);
      vector32 lambda_onfcam4ccmt_line101_134_0 = mult16_vv(lambda_onfcam4ccmt_line69_141_0, lambda_onfcam4ccmt_line57_3_0);
      vector32 lambda_onfcam4ccmt_line101_142_0 = mult16_vv(lambda_onfcam4ccmt_line101_141_0, lambda_onfcam4ccmt_line57_4_0);
      vector32 lambda_onfcam4ccmt_line101_149_0 = mult16_vv(lambda_onfcam4ccmt_line69_159_0, lambda_onfcam4ccmt_line57_3_0);
      vector32 lambda_onfcam4ccmt_line101_171_pack_6 = lambda_onfcam4ccmt_line101_149_0;
      vector32 lambda_onfcam4ccmt_line101_157_0 = mult16_vv(lambda_onfcam4ccmt_line101_156_0, lambda_onfcam4ccmt_line57_4_0);
      vector32 lambda_onfcam4ccmt_line101_163_pack_7 = lambda_onfcam4ccmt_line101_157_0;
      vector32 lambda_onfcam4ccmt_line101_123_0 = mult16_vv(lambda_onfcam4ccmt_line69_128_0, lambda_onfcam4ccmt_line57_3_0);
      vector32 lambda_onfcam4ccmt_line101_127_0 = mult16_vv(lambda_onfcam4ccmt_line101_126_0, lambda_onfcam4ccmt_line57_4_0);
      vector32 lambda_onfcam4ccmt_line101_163_pack_5 = lambda_onfcam4ccmt_line101_142_0;
      vector32 lambda_onfcam4ccmt_line101_137_0 = mult16_vv(lambda_onfcam4ccmt_line101_136_0, lambda_onfcam4ccmt_line57_4_0);
      vector32 lambda_onfcam4ccmt_line101_163_pack_3 = lambda_onfcam4ccmt_line101_137_0;
      vector32 lambda_onfcam4ccmt_line101_167_pack_5 = lambda_onfcam4ccmt_line101_143_0;
      vector32 lambda_onfcam4ccmt_line101_163_pack_1 = lambda_onfcam4ccmt_line101_127_0;
      vector32 lambda_onfcam4ccmt_line101_138_0 = mult16_vv(lambda_onfcam4ccmt_line69_144_0, lambda_onfcam4ccmt_line57_4_0);
      vector32 lambda_onfcam4ccmt_line101_167_pack_3 = lambda_onfcam4ccmt_line101_138_0;
      vector32 lambda_onfcam4ccmt_line101_128_0 = mult16_vv(lambda_onfcam4ccmt_line69_133_0, lambda_onfcam4ccmt_line57_4_0);
      vector32 lambda_onfcam4ccmt_line101_167_pack_1 = lambda_onfcam4ccmt_line101_128_0;
      vector32 lambda_onfcam4ccmt_line101_171_pack_2 = lambda_onfcam4ccmt_line101_134_0;
      vector32 lambda_onfcam4ccmt_line101_163_pack_2 = lambda_onfcam4ccmt_line101_132_0;
      vector32 lambda_onfcam4ccmt_line69_172_pack_3 = lambda_onfcam4ccmt_line69_142_0;
      vector32 lambda_onfcam4ccmt_line101_171_pack_8 = lambda_onfcam4ccmt_line101_124_0;
      vector32 lambda_onfcam4ccmt_line69_177_0 = lambda_onfcam4ccmt_line69_176_0;
      vector32 lambda_onfcam4ccmt_line69_178_0 = lshift16_vv(lambda_onfcam4ccmt_line69_177_0, srp_396_0);
      vector32 lambda_onfcam4ccmt_line69_163_0 = lambda_onfcam4ccmt_line69_162_0;
      vector32 lambda_onfcam4ccmt_line101_154_0 = mult16_vv(lambda_onfcam4ccmt_line69_163_0, lambda_onfcam4ccmt_line57_3_0);
      vector32 lambda_onfcam4ccmt_line101_171_pack_0 = lambda_onfcam4ccmt_line101_154_0;
      vector32 ccm_113_pack_1 = ct8_160_0;
      vector32 lambda_onfcam4ccmt_line101_167_pack_6 = lambda_onfcam4ccmt_line101_148_0;
      vector32 lambda_onfcam4ccmt_line101_160_0 = srp_385_pp_1_1_2;
      vector32 lambda_onfcam4ccmt_line69_186_pack_1 = lambda_onfcam4ccmt_line69_137_0;
      vector32 lambda_onfcam4ccmt_line69_179_pack_6 = lambda_onfcam4ccmt_line69_156_0;
      vector32 lambda_onfcam4ccmt_line101_129_0 = mult16_vv(lambda_onfcam4ccmt_line69_136_0, lambda_onfcam4ccmt_line57_4_0);
      vector32 lambda_onfcam4ccmt_line101_171_pack_1 = lambda_onfcam4ccmt_line101_129_0;
      vector32 srp_393_0 = c_4_0;
      vector32 lambda_onfcam4ccmt_line57_5_0 = mux16_vv(lambda_onfcam4ccmt_line57_2_0, srp_393_0, lambda_onfcam4dent_line229_214_0);
      vector32 lambda_onfcam4ccmt_line101_166_0 = mult16_vv(lambda_onfcam4ccmt_line69_177_0, lambda_onfcam4ccmt_line57_5_0);
      vector32 lambda_onfcam4ccmt_line101_167_pack_4 = lambda_onfcam4ccmt_line101_166_0;
      vector32 lambda_onfcam4ccmt_line101_170_0 = mult16_vv(lambda_onfcam4ccmt_line69_184_0, lambda_onfcam4ccmt_line57_5_0);
      vector32 lambda_onfcam4ccmt_line101_171_pack_4 = lambda_onfcam4ccmt_line101_170_0;
      vector32 lambda_onfcam4ccmt_line69_172_pack_9 = ct8_162_0;
      vector32 lambda_onfcam4ccmt_line101_171_pack_9 = ct8_162_0;
      vector32 lambda_onfcam4ccmt_line101_158_0 = mult16_vv(lambda_onfcam4ccmt_line69_166_0, lambda_onfcam4ccmt_line57_4_0);
      vector32 lambda_onfcam4ccmt_line101_167_pack_7 = lambda_onfcam4ccmt_line101_158_0;
      vector32 lambda_onfcam4ccmt_line69_179_pack_4 = lambda_onfcam4ccmt_line69_178_0;
      vector32 lambda_onfcam4ccmt_line101_161_0 = lambda_onfcam4ccmt_line101_160_0;
      vector32 lambda_onfcam4ccmt_line69_171_0 = lshift16_vv(lambda_onfcam4ccmt_line101_161_0, srp_396_0);
      vector32 lambda_onfcam4ccmt_line69_172_pack_4 = lambda_onfcam4ccmt_line69_171_0;
      vector32 lambda_onfcam4ccmt_line101_162_0 = mult16_vv(lambda_onfcam4ccmt_line101_161_0, lambda_onfcam4ccmt_line57_5_0);
      vector32 lambda_onfcam4ccmt_line101_163_pack_4 = lambda_onfcam4ccmt_line101_162_0;
      vector32 lambda_onfcam4ccmt_line69_164_0 = lshift16_vv(lambda_onfcam4ccmt_line101_156_0, lambda_onfcam4dpct_line120_353_0);
      vector32 lambda_onfcam4ccmt_line69_172_pack_7 = lambda_onfcam4ccmt_line69_164_0;
      vector32 lambda_onfcam4ccmt_line101_146_0 = lambda_onfcam4ccmt_line101_145_0;
      vector32 lambda_onfcam4ccmt_line101_147_0 = mult16_vv(lambda_onfcam4ccmt_line101_146_0, lambda_onfcam4ccmt_line57_3_0);
      vector32 lambda_onfcam4ccmt_line101_163_pack_6 = lambda_onfcam4ccmt_line101_147_0;
      // add lambda_onfcam4ccmt_line101_163_0 <= (lambda_onfcam4ccmt_line101_163_pack_9 , lambda_onfcam4ccmt_line101_163_pack_8 , lambda_onfcam4ccmt_line101_163_pack_7 , lambda_onfcam4ccmt_line101_163_pack_6 , lambda_onfcam4ccmt_line101_163_pack_5 , lambda_onfcam4ccmt_line101_163_pack_4 , lambda_onfcam4ccmt_line101_163_pack_3 , lambda_onfcam4ccmt_line101_163_pack_2 , lambda_onfcam4ccmt_line101_163_pack_1 , lambda_onfcam4ccmt_line101_163_pack_0)
      vector32 lambda_onfcam4ccmt_line101_163_0_cotmp_1 = add16_vv(lambda_onfcam4ccmt_line101_163_pack_9, lambda_onfcam4ccmt_line101_163_pack_8);
      vector32 lambda_onfcam4ccmt_line101_163_0_cotmp_2 = add16_vv(lambda_onfcam4ccmt_line101_163_0_cotmp_1, lambda_onfcam4ccmt_line101_163_pack_7);
      vector32 lambda_onfcam4ccmt_line101_163_0_cotmp_3 = add16_vv(lambda_onfcam4ccmt_line101_163_0_cotmp_2, lambda_onfcam4ccmt_line101_163_pack_6);
      vector32 lambda_onfcam4ccmt_line101_163_0_cotmp_4 = add16_vv(lambda_onfcam4ccmt_line101_163_0_cotmp_3, lambda_onfcam4ccmt_line101_163_pack_5);
      vector32 lambda_onfcam4ccmt_line101_163_0_cotmp_5 = add16_vv(lambda_onfcam4ccmt_line101_163_0_cotmp_4, lambda_onfcam4ccmt_line101_163_pack_4);
      vector32 lambda_onfcam4ccmt_line101_163_0_cotmp_6 = add16_vv(lambda_onfcam4ccmt_line101_163_0_cotmp_5, lambda_onfcam4ccmt_line101_163_pack_3);
      vector32 lambda_onfcam4ccmt_line101_163_0_cotmp_7 = add16_vv(lambda_onfcam4ccmt_line101_163_0_cotmp_6, lambda_onfcam4ccmt_line101_163_pack_2);
      vector32 lambda_onfcam4ccmt_line101_163_0_cotmp_8 = add16_vv(lambda_onfcam4ccmt_line101_163_0_cotmp_7, lambda_onfcam4ccmt_line101_163_pack_1);
      vector32 lambda_onfcam4ccmt_line101_163_0_cotmp_9 = add16_vv(lambda_onfcam4ccmt_line101_163_0_cotmp_8, lambda_onfcam4ccmt_line101_163_pack_0);
      vector32 lambda_onfcam4ccmt_line101_163_0 = lambda_onfcam4ccmt_line101_163_0_cotmp_9;

      vector32 lambda_onfcam4ccmt_line101_164_0 = rshift16_vv(lambda_onfcam4ccmt_line101_163_0, srp_393_0);
      vector32 lambda_onfcam4ccmt_line101_165_0 = lambda_onfcam4ccmt_line101_164_0;
      vector32 ccm_83_0 = lambda_onfcam4ccmt_line101_165_0;
      vector32 lambda_onfcam4ccmt_line69_139_0 = lambda_onfcam4ccmt_line69_138_0;
      vector32 lambda_onfcam4ccmt_line101_133_0 = mult16_vv(lambda_onfcam4ccmt_line69_139_0, lambda_onfcam4ccmt_line57_3_0);
      vector32 lambda_onfcam4ccmt_line101_167_pack_2 = lambda_onfcam4ccmt_line101_133_0;
      vector32 lambda_onfcam4ccmt_line69_168_0 = srp_385_pp_1_0_1;
      vector32 lambda_onfcam4ccmt_line69_169_0 = lambda_onfcam4ccmt_line69_168_0;
      vector32 lambda_onfcam4ccmt_line69_170_0 = lshift16_vv(lambda_onfcam4ccmt_line69_169_0, lambda_onfcam4dpct_line120_353_0);
      vector32 lambda_onfcam4ccmt_line69_186_pack_7 = lambda_onfcam4ccmt_line69_170_0;
      vector32 lambda_onfcam4ccmt_line101_159_0 = mult16_vv(lambda_onfcam4ccmt_line69_169_0, lambda_onfcam4ccmt_line57_4_0);
      vector32 lambda_onfcam4ccmt_line101_171_pack_7 = lambda_onfcam4ccmt_line101_159_0;
      vector32 lambda_onfcam4ccmt_line101_171_pack_5 = lambda_onfcam4ccmt_line101_144_0;
      // add lambda_onfcam4ccmt_line101_171_0 <= (lambda_onfcam4ccmt_line101_171_pack_9 , lambda_onfcam4ccmt_line101_171_pack_8 , lambda_onfcam4ccmt_line101_171_pack_7 , lambda_onfcam4ccmt_line101_171_pack_6 , lambda_onfcam4ccmt_line101_171_pack_5 , lambda_onfcam4ccmt_line101_171_pack_4 , lambda_onfcam4ccmt_line101_171_pack_3 , lambda_onfcam4ccmt_line101_171_pack_2 , lambda_onfcam4ccmt_line101_171_pack_1 , lambda_onfcam4ccmt_line101_171_pack_0)
      vector32 lambda_onfcam4ccmt_line101_171_0_cotmp_1 = add16_vv(lambda_onfcam4ccmt_line101_171_pack_9, lambda_onfcam4ccmt_line101_171_pack_8);
      vector32 lambda_onfcam4ccmt_line101_171_0_cotmp_2 = add16_vv(lambda_onfcam4ccmt_line101_171_0_cotmp_1, lambda_onfcam4ccmt_line101_171_pack_7);
      vector32 lambda_onfcam4ccmt_line101_171_0_cotmp_3 = add16_vv(lambda_onfcam4ccmt_line101_171_0_cotmp_2, lambda_onfcam4ccmt_line101_171_pack_6);
      vector32 lambda_onfcam4ccmt_line101_171_0_cotmp_4 = add16_vv(lambda_onfcam4ccmt_line101_171_0_cotmp_3, lambda_onfcam4ccmt_line101_171_pack_5);
      vector32 lambda_onfcam4ccmt_line101_171_0_cotmp_5 = add16_vv(lambda_onfcam4ccmt_line101_171_0_cotmp_4, lambda_onfcam4ccmt_line101_171_pack_4);
      vector32 lambda_onfcam4ccmt_line101_171_0_cotmp_6 = add16_vv(lambda_onfcam4ccmt_line101_171_0_cotmp_5, lambda_onfcam4ccmt_line101_171_pack_3);
      vector32 lambda_onfcam4ccmt_line101_171_0_cotmp_7 = add16_vv(lambda_onfcam4ccmt_line101_171_0_cotmp_6, lambda_onfcam4ccmt_line101_171_pack_2);
      vector32 lambda_onfcam4ccmt_line101_171_0_cotmp_8 = add16_vv(lambda_onfcam4ccmt_line101_171_0_cotmp_7, lambda_onfcam4ccmt_line101_171_pack_1);
      vector32 lambda_onfcam4ccmt_line101_171_0_cotmp_9 = add16_vv(lambda_onfcam4ccmt_line101_171_0_cotmp_8, lambda_onfcam4ccmt_line101_171_pack_0);
      vector32 lambda_onfcam4ccmt_line101_171_0 = lambda_onfcam4ccmt_line101_171_0_cotmp_9;

      vector32 lambda_onfcam4ccmt_line101_172_0 = rshift16_vv(lambda_onfcam4ccmt_line101_171_0, srp_393_0);
      vector32 lambda_onfcam4ccmt_line101_173_0 = lambda_onfcam4ccmt_line101_172_0;
      vector32 ccm_107_0 = lambda_onfcam4ccmt_line101_173_0;
      vector32 ccm_121_pack_1 = cnr_11_0;
      vector32 lambda_onfcam4ccmt_line101_167_pack_8 = lambda_onfcam4ccmt_line101_123_0;
      // add lambda_onfcam4ccmt_line101_167_0 <= (lambda_onfcam4ccmt_line101_167_pack_9 , lambda_onfcam4ccmt_line101_167_pack_8 , lambda_onfcam4ccmt_line101_167_pack_7 , lambda_onfcam4ccmt_line101_167_pack_6 , lambda_onfcam4ccmt_line101_167_pack_5 , lambda_onfcam4ccmt_line101_167_pack_4 , lambda_onfcam4ccmt_line101_167_pack_3 , lambda_onfcam4ccmt_line101_167_pack_2 , lambda_onfcam4ccmt_line101_167_pack_1 , lambda_onfcam4ccmt_line101_167_pack_0)
      vector32 lambda_onfcam4ccmt_line101_167_0_cotmp_1 = add16_vv(lambda_onfcam4ccmt_line101_167_pack_9, lambda_onfcam4ccmt_line101_167_pack_8);
      vector32 lambda_onfcam4ccmt_line101_167_0_cotmp_2 = add16_vv(lambda_onfcam4ccmt_line101_167_0_cotmp_1, lambda_onfcam4ccmt_line101_167_pack_7);
      vector32 lambda_onfcam4ccmt_line101_167_0_cotmp_3 = add16_vv(lambda_onfcam4ccmt_line101_167_0_cotmp_2, lambda_onfcam4ccmt_line101_167_pack_6);
      vector32 lambda_onfcam4ccmt_line101_167_0_cotmp_4 = add16_vv(lambda_onfcam4ccmt_line101_167_0_cotmp_3, lambda_onfcam4ccmt_line101_167_pack_5);
      vector32 lambda_onfcam4ccmt_line101_167_0_cotmp_5 = add16_vv(lambda_onfcam4ccmt_line101_167_0_cotmp_4, lambda_onfcam4ccmt_line101_167_pack_4);
      vector32 lambda_onfcam4ccmt_line101_167_0_cotmp_6 = add16_vv(lambda_onfcam4ccmt_line101_167_0_cotmp_5, lambda_onfcam4ccmt_line101_167_pack_3);
      vector32 lambda_onfcam4ccmt_line101_167_0_cotmp_7 = add16_vv(lambda_onfcam4ccmt_line101_167_0_cotmp_6, lambda_onfcam4ccmt_line101_167_pack_2);
      vector32 lambda_onfcam4ccmt_line101_167_0_cotmp_8 = add16_vv(lambda_onfcam4ccmt_line101_167_0_cotmp_7, lambda_onfcam4ccmt_line101_167_pack_1);
      vector32 lambda_onfcam4ccmt_line101_167_0_cotmp_9 = add16_vv(lambda_onfcam4ccmt_line101_167_0_cotmp_8, lambda_onfcam4ccmt_line101_167_pack_0);
      vector32 lambda_onfcam4ccmt_line101_167_0 = lambda_onfcam4ccmt_line101_167_0_cotmp_9;

      vector32 lambda_onfcam4ccmt_line101_168_0 = rshift16_vv(lambda_onfcam4ccmt_line101_167_0, srp_393_0);
      vector32 lambda_onfcam4ccmt_line101_169_0 = lambda_onfcam4ccmt_line101_168_0;
      vector32 ccm_84_0 = lambda_onfcam4ccmt_line101_169_0;
      vector32 lambda_onfcam4ccmt_line69_186_pack_5 = lambda_onfcam4ccmt_line69_155_0;
      // add lambda_onfcam4ccmt_line69_186_0 <= (lambda_onfcam4ccmt_line69_186_pack_9 , lambda_onfcam4ccmt_line69_186_pack_8 , lambda_onfcam4ccmt_line69_186_pack_7 , lambda_onfcam4ccmt_line69_186_pack_6 , lambda_onfcam4ccmt_line69_186_pack_5 , lambda_onfcam4ccmt_line69_186_pack_4 , lambda_onfcam4ccmt_line69_186_pack_3 , lambda_onfcam4ccmt_line69_186_pack_2 , lambda_onfcam4ccmt_line69_186_pack_1 , lambda_onfcam4ccmt_line69_186_pack_0)
      vector32 lambda_onfcam4ccmt_line69_186_0_cotmp_1 = add16_vv(lambda_onfcam4ccmt_line69_186_pack_9, lambda_onfcam4ccmt_line69_186_pack_8);
      vector32 lambda_onfcam4ccmt_line69_186_0_cotmp_2 = add16_vv(lambda_onfcam4ccmt_line69_186_0_cotmp_1, lambda_onfcam4ccmt_line69_186_pack_7);
      vector32 lambda_onfcam4ccmt_line69_186_0_cotmp_3 = add16_vv(lambda_onfcam4ccmt_line69_186_0_cotmp_2, lambda_onfcam4ccmt_line69_186_pack_6);
      vector32 lambda_onfcam4ccmt_line69_186_0_cotmp_4 = add16_vv(lambda_onfcam4ccmt_line69_186_0_cotmp_3, lambda_onfcam4ccmt_line69_186_pack_5);
      vector32 lambda_onfcam4ccmt_line69_186_0_cotmp_5 = add16_vv(lambda_onfcam4ccmt_line69_186_0_cotmp_4, lambda_onfcam4ccmt_line69_186_pack_4);
      vector32 lambda_onfcam4ccmt_line69_186_0_cotmp_6 = add16_vv(lambda_onfcam4ccmt_line69_186_0_cotmp_5, lambda_onfcam4ccmt_line69_186_pack_3);
      vector32 lambda_onfcam4ccmt_line69_186_0_cotmp_7 = add16_vv(lambda_onfcam4ccmt_line69_186_0_cotmp_6, lambda_onfcam4ccmt_line69_186_pack_2);
      vector32 lambda_onfcam4ccmt_line69_186_0_cotmp_8 = add16_vv(lambda_onfcam4ccmt_line69_186_0_cotmp_7, lambda_onfcam4ccmt_line69_186_pack_1);
      vector32 lambda_onfcam4ccmt_line69_186_0_cotmp_9 = add16_vv(lambda_onfcam4ccmt_line69_186_0_cotmp_8, lambda_onfcam4ccmt_line69_186_pack_0);
      vector32 lambda_onfcam4ccmt_line69_186_0 = lambda_onfcam4ccmt_line69_186_0_cotmp_9;

      vector32 lambda_onfcam4ccmt_line69_187_0 = lambda_onfcam4ccmt_line69_186_0;
      vector32 lambda_onfcam4ccmt_line69_188_0 = rshift16_vv(lambda_onfcam4ccmt_line69_187_0, srp_393_0);
      vector32 lambda_onfcam4ccmt_line69_189_0 = lambda_onfcam4ccmt_line69_188_0;
      vector32 lambda_onfcam4ccmt_line76_21_0 = lambda_onfcam4ccmt_line69_189_0;
      vector32 lambda_onfcam4ccmt_line76_22_0 = lshift16_vv(lambda_onfcam4ccmt_line76_21_0, lambda_onfcam4dpct_line120_354_0);
      vector32 lambda_onfcam4ccmt_line69_172_pack_1 = lambda_onfcam4ccmt_line69_131_0;
      // add lambda_onfcam4ccmt_line69_172_0 <= (lambda_onfcam4ccmt_line69_172_pack_9 , lambda_onfcam4ccmt_line69_172_pack_8 , lambda_onfcam4ccmt_line69_172_pack_7 , lambda_onfcam4ccmt_line69_172_pack_6 , lambda_onfcam4ccmt_line69_172_pack_5 , lambda_onfcam4ccmt_line69_172_pack_4 , lambda_onfcam4ccmt_line69_172_pack_3 , lambda_onfcam4ccmt_line69_172_pack_2 , lambda_onfcam4ccmt_line69_172_pack_1 , lambda_onfcam4ccmt_line69_172_pack_0)
      vector32 lambda_onfcam4ccmt_line69_172_0_cotmp_1 = add16_vv(lambda_onfcam4ccmt_line69_172_pack_9, lambda_onfcam4ccmt_line69_172_pack_8);
      vector32 lambda_onfcam4ccmt_line69_172_0_cotmp_2 = add16_vv(lambda_onfcam4ccmt_line69_172_0_cotmp_1, lambda_onfcam4ccmt_line69_172_pack_7);
      vector32 lambda_onfcam4ccmt_line69_172_0_cotmp_3 = add16_vv(lambda_onfcam4ccmt_line69_172_0_cotmp_2, lambda_onfcam4ccmt_line69_172_pack_6);
      vector32 lambda_onfcam4ccmt_line69_172_0_cotmp_4 = add16_vv(lambda_onfcam4ccmt_line69_172_0_cotmp_3, lambda_onfcam4ccmt_line69_172_pack_5);
      vector32 lambda_onfcam4ccmt_line69_172_0_cotmp_5 = add16_vv(lambda_onfcam4ccmt_line69_172_0_cotmp_4, lambda_onfcam4ccmt_line69_172_pack_4);
      vector32 lambda_onfcam4ccmt_line69_172_0_cotmp_6 = add16_vv(lambda_onfcam4ccmt_line69_172_0_cotmp_5, lambda_onfcam4ccmt_line69_172_pack_3);
      vector32 lambda_onfcam4ccmt_line69_172_0_cotmp_7 = add16_vv(lambda_onfcam4ccmt_line69_172_0_cotmp_6, lambda_onfcam4ccmt_line69_172_pack_2);
      vector32 lambda_onfcam4ccmt_line69_172_0_cotmp_8 = add16_vv(lambda_onfcam4ccmt_line69_172_0_cotmp_7, lambda_onfcam4ccmt_line69_172_pack_1);
      vector32 lambda_onfcam4ccmt_line69_172_0_cotmp_9 = add16_vv(lambda_onfcam4ccmt_line69_172_0_cotmp_8, lambda_onfcam4ccmt_line69_172_pack_0);
      vector32 lambda_onfcam4ccmt_line69_172_0 = lambda_onfcam4ccmt_line69_172_0_cotmp_9;

      vector32 lambda_onfcam4ccmt_line69_173_0 = lambda_onfcam4ccmt_line69_172_0;
      vector32 lambda_onfcam4ccmt_line69_174_0 = rshift16_vv(lambda_onfcam4ccmt_line69_173_0, srp_393_0);
      vector32 lambda_onfcam4ccmt_line69_179_pack_1 = lambda_onfcam4ccmt_line69_134_0;
      // add lambda_onfcam4ccmt_line69_179_0 <= (lambda_onfcam4ccmt_line69_179_pack_9 , lambda_onfcam4ccmt_line69_179_pack_8 , lambda_onfcam4ccmt_line69_179_pack_7 , lambda_onfcam4ccmt_line69_179_pack_6 , lambda_onfcam4ccmt_line69_179_pack_5 , lambda_onfcam4ccmt_line69_179_pack_4 , lambda_onfcam4ccmt_line69_179_pack_3 , lambda_onfcam4ccmt_line69_179_pack_2 , lambda_onfcam4ccmt_line69_179_pack_1 , lambda_onfcam4ccmt_line69_179_pack_0)
      vector32 lambda_onfcam4ccmt_line69_179_0_cotmp_1 = add16_vv(lambda_onfcam4ccmt_line69_179_pack_9, lambda_onfcam4ccmt_line69_179_pack_8);
      vector32 lambda_onfcam4ccmt_line69_179_0_cotmp_2 = add16_vv(lambda_onfcam4ccmt_line69_179_0_cotmp_1, lambda_onfcam4ccmt_line69_179_pack_7);
      vector32 lambda_onfcam4ccmt_line69_179_0_cotmp_3 = add16_vv(lambda_onfcam4ccmt_line69_179_0_cotmp_2, lambda_onfcam4ccmt_line69_179_pack_6);
      vector32 lambda_onfcam4ccmt_line69_179_0_cotmp_4 = add16_vv(lambda_onfcam4ccmt_line69_179_0_cotmp_3, lambda_onfcam4ccmt_line69_179_pack_5);
      vector32 lambda_onfcam4ccmt_line69_179_0_cotmp_5 = add16_vv(lambda_onfcam4ccmt_line69_179_0_cotmp_4, lambda_onfcam4ccmt_line69_179_pack_4);
      vector32 lambda_onfcam4ccmt_line69_179_0_cotmp_6 = add16_vv(lambda_onfcam4ccmt_line69_179_0_cotmp_5, lambda_onfcam4ccmt_line69_179_pack_3);
      vector32 lambda_onfcam4ccmt_line69_179_0_cotmp_7 = add16_vv(lambda_onfcam4ccmt_line69_179_0_cotmp_6, lambda_onfcam4ccmt_line69_179_pack_2);
      vector32 lambda_onfcam4ccmt_line69_179_0_cotmp_8 = add16_vv(lambda_onfcam4ccmt_line69_179_0_cotmp_7, lambda_onfcam4ccmt_line69_179_pack_1);
      vector32 lambda_onfcam4ccmt_line69_179_0_cotmp_9 = add16_vv(lambda_onfcam4ccmt_line69_179_0_cotmp_8, lambda_onfcam4ccmt_line69_179_pack_0);
      vector32 lambda_onfcam4ccmt_line69_179_0 = lambda_onfcam4ccmt_line69_179_0_cotmp_9;

      vector32 lambda_onfcam4ccmt_line69_180_0 = lambda_onfcam4ccmt_line69_179_0;
      vector32 lambda_onfcam4ccmt_line69_181_0 = rshift16_vv(lambda_onfcam4ccmt_line69_180_0, srp_393_0);
      vector32 lambda_onfcam4ccmt_line69_182_0 = lambda_onfcam4ccmt_line69_181_0;
      vector32 lambda_onfcam4ccmt_line76_20_0 = lambda_onfcam4ccmt_line69_182_0;
      vector32 lambda_onfcam4ccmt_line76_23_0 = add16_vv(lambda_onfcam4ccmt_line76_20_0, lambda_onfcam4ccmt_line76_22_0);
      vector32 lambda_onfcam4ccmt_line69_175_0 = lambda_onfcam4ccmt_line69_174_0;
      vector32 lambda_onfcam4ccmt_line76_19_0 = lambda_onfcam4ccmt_line69_175_0;
      vector32 lambda_onfcam4ccmt_line76_24_0 = add16_vv(lambda_onfcam4ccmt_line76_23_0, lambda_onfcam4ccmt_line76_19_0);
      vector32 lambda_onfcam4ccmt_line76_25_0 = add16_vv(lambda_onfcam4ccmt_line76_24_0, lambda_onfcam4ccmt_line101_16_0);
      vector32 lambda_onfcam4ccmt_line76_26_0 = rshift16_vv(lambda_onfcam4ccmt_line76_25_0, srp_397_0);
      vector32 lambda_onfcam4ccmt_line76_27_0 = lambda_onfcam4ccmt_line76_26_0;
      vector32 lambda_onfcam4ccmt_line86_177_0 = mult16_vv(lambda_onfcam4ccmt_line86_11_0, lambda_onfcam4ccmt_line76_27_0);
      vector32 lambda_onfcam4ccmt_line86_178_0 = lambda_onfcam4ccmt_line86_177_0;
      vector32 lambda_onfcam4ccmt_line86_179_0 = add16_vv(lambda_onfcam4ccmt_line86_178_0, den_141_0);
      vector32 lambda_onfcam4ccmt_line86_180_0 = rshift16_vv(lambda_onfcam4ccmt_line86_179_0, calcBlc_160_0);
      vector32 lambda_onfcam4ccmt_line86_181_0 = add16_vv(lambda_onfcam4ccmt_line86_10_0, lambda_onfcam4ccmt_line86_180_0);
      vector32 lambda_onfcam4ccmt_line86_192_0 = mult16_vv(lambda_onfcam4ccmt_line86_181_0, lambda_onfcam4ccmt_line86_42_0);
      vector32 lambda_onfcam4ccmt_line86_227_0 = mult16_vv(lambda_onfcam4ccmt_line86_181_0, lambda_onfcam4ccmt_line86_37_0);
      vector32 lambda_onfcam4ccmt_line86_209_0 = mult16_vv(lambda_onfcam4ccmt_line86_181_0, lambda_onfcam4ccmt_line86_39_0);
      vector32 lambda_onfcam4ccmt_line86_203_0 = mult16_vv(lambda_onfcam4ccmt_line86_181_0, lambda_onfcam4ccmt_line86_28_0);
      vector32 lambda_onfcam4ccmt_line86_215_0 = mult16_vv(lambda_onfcam4ccmt_line86_181_0, lambda_onfcam4ccmt_line86_8_0);
      vector32 lambda_onfcam4ccmt_line86_187_0 = mult16_vv(lambda_onfcam4ccmt_line86_181_0, lambda_onfcam4ccmt_line86_31_0);
      vector32 lambda_onfcam4ccmt_line86_182_0 = mult16_vv(lambda_onfcam4ccmt_line86_181_0, lambda_onfcam4ccmt_line86_20_0);
      vector32 lambda_onfcam4ccmt_line86_197_0 = mult16_vv(lambda_onfcam4ccmt_line86_181_0, lambda_onfcam4ccmt_line86_17_0);
      vector32 lambda_onfcam4ccmt_line86_221_0 = mult16_vv(lambda_onfcam4ccmt_line86_181_0, lambda_onfcam4ccmt_line86_26_0);
      vector32 lambda_onfcam4ccmt_line86_160_0 = mult16_vv(lambda_onfcam4ccmt_line86_2_0, lambda_onfcam4ccmt_line76_27_0);
      vector32 lambda_onfcam4ccmt_line86_161_0 = lambda_onfcam4ccmt_line86_160_0;
      vector32 lambda_onfcam4ccmt_line86_162_0 = add16_vv(lambda_onfcam4ccmt_line86_161_0, den_141_0);
      vector32 lambda_onfcam4ccmt_line86_163_0 = rshift16_vv(lambda_onfcam4ccmt_line86_162_0, calcBlc_160_0);
      vector32 lambda_onfcam4ccmt_line86_164_0 = add16_vv(lambda_onfcam4ccmt_line86_0, lambda_onfcam4ccmt_line86_163_0);
      vector32 lambda_onfcam4ccmt_line86_165_0 = mult16_vv(lambda_onfcam4ccmt_line86_164_0, lambda_onfcam4ccmt_line86_8_0);
      vector32 lambda_onfcam4ccmt_line86_166_0 = mult16_vv(lambda_onfcam4ccmt_line86_164_0, lambda_onfcam4ccmt_line86_17_0);
      vector32 lambda_onfcam4ccmt_line86_216_0 = add16_vv(lambda_onfcam4ccmt_line86_215_0, lambda_onfcam4ccmt_line86_166_0);
      vector32 lambda_onfcam4ccmt_line86_175_0 = mult16_vv(lambda_onfcam4ccmt_line86_164_0, lambda_onfcam4ccmt_line86_31_0);
      vector32 lambda_onfcam4ccmt_line86_168_0 = mult16_vv(lambda_onfcam4ccmt_line86_164_0, lambda_onfcam4ccmt_line86_26_0);
      vector32 lambda_onfcam4ccmt_line86_204_0 = add16_vv(lambda_onfcam4ccmt_line86_168_0, lambda_onfcam4ccmt_line86_203_0);
      vector32 lambda_onfcam4ccmt_line86_205_0 = add16_vv(lambda_onfcam4ccmt_line86_204_0, lambda_onfcam4ccmt_line86_175_0);
      vector32 lambda_onfcam4ccmt_line86_172_0 = mult16_vv(lambda_onfcam4ccmt_line86_164_0, lambda_onfcam4ccmt_line86_39_0);
      vector32 lambda_onfcam4ccmt_line86_167_0 = add16_vv(lambda_onfcam4ccmt_line86_165_0, lambda_onfcam4ccmt_line86_166_0);
      vector32 lambda_onfcam4ccmt_line86_183_0 = add16_vv(lambda_onfcam4ccmt_line86_167_0, lambda_onfcam4ccmt_line86_182_0);
      vector32 lambda_onfcam4ccmt_line86_184_0 = add16_vv(lambda_onfcam4ccmt_line86_183_0, calcBlc_161_0);
      vector32 lambda_onfcam4ccmt_line86_206_0 = add16_vv(lambda_onfcam4ccmt_line86_205_0, calcBlc_161_0);
      vector32 lambda_onfcam4ccmt_line86_207_0 = rshift16_vv(lambda_onfcam4ccmt_line86_206_0, ct8_162_0);
      vector32 lambda_onfcam4ccmt_line86_171_0 = mult16_vv(lambda_onfcam4ccmt_line86_164_0, lambda_onfcam4ccmt_line86_37_0);
      vector32 lambda_onfcam4ccmt_line86_173_0 = add16_vv(lambda_onfcam4ccmt_line86_171_0, lambda_onfcam4ccmt_line86_172_0);
      vector32 lambda_onfcam4ccmt_line86_210_0 = add16_vv(lambda_onfcam4ccmt_line86_171_0, lambda_onfcam4ccmt_line86_209_0);
      vector32 lambda_onfcam4ccmt_line86_169_0 = mult16_vv(lambda_onfcam4ccmt_line86_164_0, lambda_onfcam4ccmt_line86_28_0);
      vector32 lambda_onfcam4ccmt_line86_222_0 = add16_vv(lambda_onfcam4ccmt_line86_221_0, lambda_onfcam4ccmt_line86_169_0);
      vector32 lambda_onfcam4ccmt_line86_223_0 = add16_vv(lambda_onfcam4ccmt_line86_222_0, lambda_onfcam4ccmt_line86_175_0);
      vector32 lambda_onfcam4ccmt_line86_170_0 = add16_vv(lambda_onfcam4ccmt_line86_168_0, lambda_onfcam4ccmt_line86_169_0);
      vector32 lambda_onfcam4ccmt_line86_188_0 = add16_vv(lambda_onfcam4ccmt_line86_170_0, lambda_onfcam4ccmt_line86_187_0);
      vector32 lambda_onfcam4ccmt_line86_185_0 = rshift16_vv(lambda_onfcam4ccmt_line86_184_0, ct8_162_0);
      vector32 lambda_onfcam4ccmt_line86_186_0 = lambda_onfcam4ccmt_line86_185_0;
      vector32 lambda_onfcam4ccmt_line86_189_0 = add16_vv(lambda_onfcam4ccmt_line86_188_0, calcBlc_161_0);
      vector32 lambda_onfcam4ccmt_line86_190_0 = rshift16_vv(lambda_onfcam4ccmt_line86_189_0, ct8_162_0);
      vector32 ccm_85_0 = lambda_onfcam4ccmt_line86_186_0;
      vector32 ccm_86_0 = mult16_vv(ccm_83_0, ccm_85_0);
      vector32 lambda_onfcam4ccmt_line86_193_0 = add16_vv(lambda_onfcam4ccmt_line86_173_0, lambda_onfcam4ccmt_line86_192_0);
      vector32 lambda_onfcam4ccmt_line86_194_0 = add16_vv(lambda_onfcam4ccmt_line86_193_0, calcBlc_161_0);
      vector32 lambda_onfcam4ccmt_line86_195_0 = rshift16_vv(lambda_onfcam4ccmt_line86_194_0, ct8_162_0);
      vector32 lambda_onfcam4ccmt_line86_176_0 = mult16_vv(lambda_onfcam4ccmt_line86_164_0, lambda_onfcam4ccmt_line86_42_0);
      vector32 lambda_onfcam4ccmt_line86_211_0 = add16_vv(lambda_onfcam4ccmt_line86_210_0, lambda_onfcam4ccmt_line86_176_0);
      vector32 lambda_onfcam4ccmt_line86_212_0 = add16_vv(lambda_onfcam4ccmt_line86_211_0, calcBlc_161_0);
      vector32 lambda_onfcam4ccmt_line86_191_0 = lambda_onfcam4ccmt_line86_190_0;
      vector32 ccm_87_0 = lambda_onfcam4ccmt_line86_191_0;
      vector32 ccm_108_0 = mult16_vv(ccm_107_0, ccm_87_0);
      vector32 lambda_onfcam4ccmt_line86_228_0 = add16_vv(lambda_onfcam4ccmt_line86_227_0, lambda_onfcam4ccmt_line86_172_0);
      vector32 lambda_onfcam4ccmt_line86_229_0 = add16_vv(lambda_onfcam4ccmt_line86_228_0, lambda_onfcam4ccmt_line86_176_0);
      vector32 lambda_onfcam4ccmt_line86_174_0 = mult16_vv(lambda_onfcam4ccmt_line86_164_0, lambda_onfcam4ccmt_line86_20_0);
      vector32 lambda_onfcam4ccmt_line86_217_0 = add16_vv(lambda_onfcam4ccmt_line86_216_0, lambda_onfcam4ccmt_line86_174_0);
      vector32 lambda_onfcam4ccmt_line86_218_0 = add16_vv(lambda_onfcam4ccmt_line86_217_0, calcBlc_161_0);
      vector32 lambda_onfcam4ccmt_line86_219_0 = rshift16_vv(lambda_onfcam4ccmt_line86_218_0, ct8_162_0);
      vector32 lambda_onfcam4ccmt_line86_220_0 = lambda_onfcam4ccmt_line86_219_0;
      vector32 ccm_102_0 = lambda_onfcam4ccmt_line86_220_0;
      vector32 ccm_103_0 = mult16_vv(lambda_onfcam4ccmt_line101_161_0, ccm_102_0);
      vector32 ccm_109_0 = add16_vv(ccm_86_0, ccm_108_0);
      vector32 lambda_onfcam4ccmt_line86_230_0 = add16_vv(lambda_onfcam4ccmt_line86_229_0, calcBlc_161_0);
      vector32 lambda_onfcam4ccmt_line86_231_0 = rshift16_vv(lambda_onfcam4ccmt_line86_230_0, ct8_162_0);
      vector32 lambda_onfcam4ccmt_line86_232_0 = lambda_onfcam4ccmt_line86_231_0;
      vector32 ccm_105_0 = lambda_onfcam4ccmt_line86_232_0;
      vector32 ccm_106_0 = mult16_vv(ccm_84_0, ccm_105_0);
      vector32 lambda_onfcam4ccmt_line86_208_0 = lambda_onfcam4ccmt_line86_207_0;
      vector32 ccm_92_0 = lambda_onfcam4ccmt_line86_208_0;
      vector32 ccm_93_0 = mult16_vv(lambda_onfcam4ccmt_line69_184_0, ccm_92_0);
      vector32 lambda_onfcam4ccmt_line86_196_0 = lambda_onfcam4ccmt_line86_195_0;
      vector32 ccm_88_0 = lambda_onfcam4ccmt_line86_196_0;
      vector32 ccm_89_0 = mult16_vv(lambda_onfcam4ccmt_line69_177_0, ccm_88_0);
      vector32 ccm_110_0 = add16_vv(ccm_109_0, ccm_89_0);
      vector32 ccm_111_0 = add16_vv(ccm_110_0, calcBlc_161_0);
      vector32 ccm_112_0 = rshift16_vv(ccm_111_0, ct8_162_0);
      vector32 ccm_113_pack_0 = ccm_112_0;
      // max ccm_113_0 <= (ccm_113_pack_1 , ccm_113_pack_0)
      vector32 ccm_113_0_cotmp_1 = max16_vv(ccm_113_pack_1, ccm_113_pack_0);
      vector32 ccm_113_0 = ccm_113_0_cotmp_1;

      vector32 ccm_114_pack_0 = ccm_113_0;
      // min ccm_114_0 <= (ccm_114_pack_1 , ccm_114_pack_0)
      vector32 ccm_114_0_cotmp_1 = min16_vv(ccm_114_pack_1, ccm_114_pack_0);
      vector32 ccm_114_0 = ccm_114_0_cotmp_1;

      vector32 ccm_122_0 = ccm_114_0;
      vector32 ccm_123_0 = ccm_122_0;
      vector32 ccf_39_0 = ccm_123_0;
      vector32 ccf_40_0 = ccf_39_0;
      vector32 lambda_onfcam4ccmt_line86_224_0 = add16_vv(lambda_onfcam4ccmt_line86_223_0, calcBlc_161_0);
      vector32 lambda_onfcam4ccmt_line86_225_0 = rshift16_vv(lambda_onfcam4ccmt_line86_224_0, ct8_162_0);
      vector32 lambda_onfcam4ccmt_line86_226_0 = lambda_onfcam4ccmt_line86_225_0;
      vector32 ccm_104_0 = lambda_onfcam4ccmt_line86_226_0;
      vector32 ccm_115_0 = mult16_vv(ccm_107_0, ccm_104_0);
      vector32 ccm_116_0 = add16_vv(ccm_103_0, ccm_115_0);
      vector32 ccm_117_0 = add16_vv(ccm_116_0, ccm_106_0);
      vector32 ccm_118_0 = add16_vv(ccm_117_0, calcBlc_161_0);
      vector32 ccm_119_0 = rshift16_vv(ccm_118_0, ct8_162_0);
      vector32 ccm_120_pack_0 = ccm_119_0;
      // max ccm_120_0 <= (ccm_120_pack_1 , ccm_120_pack_0)
      vector32 ccm_120_0_cotmp_1 = max16_vv(ccm_120_pack_1, ccm_120_pack_0);
      vector32 ccm_120_0 = ccm_120_0_cotmp_1;

      vector32 ccm_121_pack_0 = ccm_120_0;
      // min ccm_121_0 <= (ccm_121_pack_1 , ccm_121_pack_0)
      vector32 ccm_121_0_cotmp_1 = min16_vv(ccm_121_pack_1, ccm_121_pack_0);
      vector32 ccm_121_0 = ccm_121_0_cotmp_1;

      vector32 ccm_122_2 = ccm_121_0;
      vector32 ccm_123_2 = ccm_122_2;
      vector32 ccf_48_0 = ccm_123_2;
      vector32 ccf_49_0 = ccf_48_0;
      vector32 lambda_onfcam4ccmt_line86_198_0 = add16_vv(lambda_onfcam4ccmt_line86_165_0, lambda_onfcam4ccmt_line86_197_0);
      vector32 lambda_onfcam4ccmt_line86_199_0 = add16_vv(lambda_onfcam4ccmt_line86_198_0, lambda_onfcam4ccmt_line86_174_0);
      vector32 lambda_onfcam4ccmt_line86_200_0 = add16_vv(lambda_onfcam4ccmt_line86_199_0, calcBlc_161_0);
      vector32 lambda_onfcam4ccmt_line86_201_0 = rshift16_vv(lambda_onfcam4ccmt_line86_200_0, ct8_162_0);
      vector32 lambda_onfcam4ccmt_line86_202_0 = lambda_onfcam4ccmt_line86_201_0;
      vector32 lambda_onfcam4ccmt_line86_213_0 = rshift16_vv(lambda_onfcam4ccmt_line86_212_0, ct8_162_0);
      vector32 lambda_onfcam4ccmt_line86_214_0 = lambda_onfcam4ccmt_line86_213_0;
      vector32 ccm_95_0 = lambda_onfcam4ccmt_line86_214_0;
      vector32 ccm_96_0 = mult16_vv(ccm_84_0, ccm_95_0);
      vector32 ccm_90_0 = lambda_onfcam4ccmt_line86_202_0;
      vector32 ccm_91_0 = mult16_vv(ccm_83_0, ccm_90_0);
      vector32 ccm_94_0 = add16_vv(ccm_91_0, ccm_93_0);
      vector32 ccm_97_0 = add16_vv(ccm_94_0, ccm_96_0);
      vector32 ccm_98_0 = add16_vv(ccm_97_0, calcBlc_161_0);
      vector32 ccm_99_0 = rshift16_vv(ccm_98_0, ct8_162_0);
      vector32 ccm_100_pack_0 = ccm_99_0;
      // max ccm_100_0 <= (ccm_100_pack_1 , ccm_100_pack_0)
      vector32 ccm_100_0_cotmp_1 = max16_vv(ccm_100_pack_1, ccm_100_pack_0);
      vector32 ccm_100_0 = ccm_100_0_cotmp_1;

      vector32 ccm_101_pack_0 = ccm_100_0;
      // min ccm_101_0 <= (ccm_101_pack_1 , ccm_101_pack_0)
      vector32 ccm_101_0_cotmp_1 = min16_vv(ccm_101_pack_1, ccm_101_pack_0);
      vector32 ccm_101_0 = ccm_101_0_cotmp_1;

      vector32 ccm_122_1 = ccm_101_0;
      vector32 ccm_123_1 = ccm_122_1;
      vector32 ccf_41_0 = ccm_123_1;
      vector32 ccf_45_0 = sub16_vv(ccf_39_0, ccf_41_0);
      vector32 ccf_46_0 = ccf_45_0;
      vector32 ccf_42_0 = ccf_41_0;
      vector32 ccf_43_0 = lshift16_vv(ccf_42_0, lambda_onfcam4dpct_line120_354_0);
      vector32 ccf_47_0 = rshift16_vv(ccf_46_0, lambda_onfcam4dpct_line120_354_0);
      vector32 ccf_56_1 = ccf_47_0;
      vector32 ccf_57_1 = ccf_56_1;
      vector32 ccf_44_0 = add16_vv(ccf_40_0, ccf_43_0);
      vector32 ccf_53_0 = sub16_vv(ccf_48_0, ccf_41_0);
      vector32 ccf_54_0 = ccf_53_0;
      vector32 ccf_50_0 = add16_vv(ccf_44_0, ccf_49_0);
      vector32 ccf_51_0 = add16_vv(ccf_50_0, lambda_onfcam4ccmt_line101_16_0);
      vector32 ccf_52_0 = rshift16_vv(ccf_51_0, srp_397_0);
      vector32 ccf_56_0 = ccf_52_0;
      vector32 ccf_57_0 = ccf_56_0;
      vector32 ccf_55_0 = rshift16_vv(ccf_54_0, lambda_onfcam4dpct_line120_354_0);
      vector32 ccf_56_2 = ccf_55_0;
      vector32 ccf_57_2 = ccf_56_2;
      out_ptr[y*IN_WIDTH*OUT_CHANNELS + x*OUT_CHANNELS + 2] = ccf_57_2;
      out_ptr[y*IN_WIDTH*OUT_CHANNELS + x*OUT_CHANNELS + 1] = ccf_57_1;
      out_ptr[y*IN_WIDTH*OUT_CHANNELS + x*OUT_CHANNELS + 0] = ccf_57_0;
    }
    for(int x = IN_WIDTH - 1; x < IN_WIDTH; x++){
      // on X boundry
      // shift the stencil window, and load the new input pixel
      srp_385_pp_0_2_2 = srp_385_pp_1_2_2;
      srp_385_pp_0_2_1 = srp_385_pp_1_2_1;
      srp_385_pp_0_2_0 = srp_385_pp_1_2_0;
      srp_385_pp_0_1_2 = srp_385_pp_1_1_2;
      srp_385_pp_0_1_1 = srp_385_pp_1_1_1;
      srp_385_pp_0_1_0 = srp_385_pp_1_1_0;
      srp_385_pp_0_0_2 = srp_385_pp_1_0_2;
      srp_385_pp_0_0_1 = srp_385_pp_1_0_1;
      srp_385_pp_0_0_0 = srp_385_pp_1_0_0;
      srp_385_pp_1_2_2 = srp_385_pp_2_2_2;
      srp_385_pp_1_2_1 = srp_385_pp_2_2_1;
      srp_385_pp_1_2_0 = srp_385_pp_2_2_0;
      srp_385_pp_1_1_2 = srp_385_pp_2_1_2;
      srp_385_pp_1_1_1 = srp_385_pp_2_1_1;
      srp_385_pp_1_1_0 = srp_385_pp_2_1_0;
      srp_385_pp_1_0_2 = srp_385_pp_2_0_2;
      srp_385_pp_1_0_1 = srp_385_pp_2_0_1;
      srp_385_pp_1_0_0 = srp_385_pp_2_0_0;
      
      // load the update stencil
      srp_385_pp_2_2_2 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (x + 1 - IN_WIDTH)*IN_CHANNELS + 2];
      srp_385_pp_2_2_2 = getr16_vv(srp_385_pp_2_2_2);
      srp_385_pp_2_2_1 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (x + 1 - IN_WIDTH)*IN_CHANNELS + 1];
      srp_385_pp_2_2_1 = getr16_vv(srp_385_pp_2_2_1);
      srp_385_pp_2_2_0 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (x + 1 - IN_WIDTH)*IN_CHANNELS + 0];
      srp_385_pp_2_2_0 = getr16_vv(srp_385_pp_2_2_0);
      srp_385_pp_2_1_2 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (x + 1 - IN_WIDTH)*IN_CHANNELS + 2];
      srp_385_pp_2_1_2 = getr16_vv(srp_385_pp_2_1_2);
      srp_385_pp_2_1_1 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (x + 1 - IN_WIDTH)*IN_CHANNELS + 1];
      srp_385_pp_2_1_1 = getr16_vv(srp_385_pp_2_1_1);
      srp_385_pp_2_1_0 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (x + 1 - IN_WIDTH)*IN_CHANNELS + 0];
      srp_385_pp_2_1_0 = getr16_vv(srp_385_pp_2_1_0);
      srp_385_pp_2_0_2 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (x + 1 - IN_WIDTH)*IN_CHANNELS + 2];
      srp_385_pp_2_0_2 = getr16_vv(srp_385_pp_2_0_2);
      srp_385_pp_2_0_1 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (x + 1 - IN_WIDTH)*IN_CHANNELS + 1];
      srp_385_pp_2_0_1 = getr16_vv(srp_385_pp_2_0_1);
      srp_385_pp_2_0_0 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (x + 1 - IN_WIDTH)*IN_CHANNELS + 0];
      srp_385_pp_2_0_0 = getr16_vv(srp_385_pp_2_0_0);
      
      // Start operation
      vector32 lambda_onfcam4ccmt_line101_130_0 = srp_385_pp_2_2_2;
      vector32 lambda_onfcam4ccmt_line101_140_0 = srp_385_pp_2_1_2;
      vector32 den_141_0 = c_512_0;
      vector32 lambda_onfcam4ccmt_line101_141_0 = lambda_onfcam4ccmt_line101_140_0;
      vector32 lambda_onfcam4ccmt_line69_135_0 = srp_385_pp_1_2_1;
      vector32 lambda_onfcam4ccmt_line69_160_0 = srp_385_pp_0_2_0;
      vector32 lambda_onfcam4ccmt_line101_125_0 = srp_385_pp_1_2_2;
      vector32 ct8_160_0 = c_0_0;
      vector32 ccm_100_pack_1 = ct8_160_0;
      vector32 lambda_onfcam4dpct_line120_350_0 = c_1_0;
      vector32 calcBlc_160_0 = c_10_0;
      vector32 lambda_onfcam4ccmt_line86_17_0 = tap_ccm_mat3_0;
      vector32 lambda_onfcam4ccmt_line69_162_0 = srp_385_pp_0_2_1;
      vector32 lambda_onfcam4ccmt_line69_186_pack_0 = lambda_onfcam4ccmt_line69_162_0;
      vector32 den_139_0 = c_256_0;
      vector32 lambda_onfcam4ccmt_line69_179_pack_0 = lambda_onfcam4ccmt_line69_160_0;
      vector32 lambda_onfcam4ccmt_line69_172_pack_2 = lambda_onfcam4ccmt_line101_130_0;
      vector32 lambda_onfcam4ccmt_line69_146_0 = srp_385_pp_0_1_1;
      vector32 lambda_onfcam4ccmt_line69_147_0 = lambda_onfcam4ccmt_line69_146_0;
      vector32 lambda_onfcam4ccmt_line86_31_0 = tap_ccm_mat7_0;
      vector32 lambda_onfcam4ccmt_line69_127_0 = srp_385_pp_2_0_0;
      vector32 lambda_onfcam4ccmt_line69_179_pack_8 = lambda_onfcam4ccmt_line69_127_0;
      vector32 lambda_onfcam4ccmt_line69_128_0 = lambda_onfcam4ccmt_line69_127_0;
      vector32 lambda_onfcam4ccmt_line86_39_0 = tap_ccm_mat5_0;
      vector32 lambda_onfcam4ccmt_line69_183_0 = srp_385_pp_1_1_1;
      vector32 lambda_onfcam4ccmt_line69_184_0 = lambda_onfcam4ccmt_line69_183_0;
      vector32 lambda_onfcam4ccmt_line69_156_0 = srp_385_pp_0_0_0;
      vector32 lambda_onfcam4ccmt_line69_153_0 = srp_385_pp_2_1_1;
      vector32 lambda_onfcam4ccmt_line69_140_0 = srp_385_pp_2_2_1;
      vector32 lambda_onfcam4ccmt_line69_186_pack_2 = lambda_onfcam4ccmt_line69_140_0;
      vector32 lambda_onfcam4dpct_line120_351_0 = c_1_0;
      vector32 lambda_onfcam4ccmt_line69_148_0 = lshift16_vv(lambda_onfcam4ccmt_line69_147_0, lambda_onfcam4dpct_line120_351_0);
      vector32 lambda_onfcam4ccmt_line69_186_pack_3 = lambda_onfcam4ccmt_line69_148_0;
      vector32 lambda_onfcam4ccmt_line69_154_0 = lambda_onfcam4ccmt_line69_153_0;
      vector32 lambda_onfcam4ccmt_line69_155_0 = lshift16_vv(lambda_onfcam4ccmt_line69_154_0, lambda_onfcam4dpct_line120_350_0);
      vector32 lambda_onfcam4ccmt_line69_176_0 = srp_385_pp_1_1_0;
      vector32 srp_396_0 = c_2_0;
      vector32 lambda_onfcam4dent_line229_214_0 = c_16_0;
      vector32 ccm_120_pack_1 = ct8_160_0;
      vector32 lambda_onfcam4ccmt_line69_129_0 = srp_385_pp_2_0_1;
      vector32 lambda_onfcam4ccmt_line69_186_pack_8 = lambda_onfcam4ccmt_line69_129_0;
      vector32 lambda_onfcam4ccmt_line101_135_0 = srp_385_pp_0_1_2;
      vector32 lambda_onfcam4ccmt_line101_136_0 = lambda_onfcam4ccmt_line101_135_0;
      vector32 lambda_onfcam4ccmt_line69_142_0 = lshift16_vv(lambda_onfcam4ccmt_line101_136_0, lambda_onfcam4dpct_line120_351_0);
      vector32 lambda_onfcam4ccmt_line86_20_0 = tap_ccm_mat6_0;
      vector32 lambda_onfcam4ccmt_line69_143_0 = srp_385_pp_0_1_0;
      vector32 ct8_162_0 = c_8_0;
      vector32 lambda_onfcam4ccmt_line101_167_pack_9 = ct8_162_0;
      vector32 lambda_onfcam4ccmt_line69_179_pack_9 = ct8_162_0;
      vector32 lambda_onfcam4ccmt_line101_163_pack_9 = ct8_162_0;
      vector32 lambda_onfcam4ccmt_line69_157_0 = lambda_onfcam4ccmt_line69_156_0;
      vector32 lambda_onfcam4ccmt_line69_136_0 = lambda_onfcam4ccmt_line69_135_0;
      vector32 lambda_onfcam4ccmt_line101_150_0 = srp_385_pp_0_2_2;
      vector32 lambda_onfcam4ccmt_line101_151_0 = lambda_onfcam4ccmt_line101_150_0;
      vector32 lambda_onfcam4ccmt_line86_28_0 = tap_ccm_mat4_0;
      vector32 lambda_onfcam4ccmt_line101_131_0 = lambda_onfcam4ccmt_line101_130_0;
      vector32 lambda_onfcam4ccmt_line101_145_0 = srp_385_pp_0_0_2;
      vector32 lambda_onfcam4ccmt_line69_172_pack_6 = lambda_onfcam4ccmt_line101_145_0;
      vector32 lambda_onfcam4ccmt_line69_130_0 = lambda_onfcam4ccmt_line69_129_0;
      vector32 lambda_onfcam4ccmt_line101_120_0 = srp_385_pp_2_0_2;
      vector32 lambda_onfcam4ccmt_line101_121_0 = lambda_onfcam4ccmt_line101_120_0;
      vector32 lambda_onfcam4ccmt_line69_172_pack_8 = lambda_onfcam4ccmt_line101_120_0;
      vector32 cnr_11_0 = c_1023_0;
      vector32 ccm_114_pack_1 = cnr_11_0;
      vector32 lambda_onfcam4ccmt_line101_16_0 = c_2_0;
      vector32 lambda_onfcam4ccmt_line86_42_0 = tap_ccm_mat8_0;
      vector32 lambda_onfcam4ccmt_line35_0 = tap_ccm_colorSatHigh_0;
      vector32 lambda_onfcam4ccmt_line35_2_0 = sub16_vv(den_139_0, lambda_onfcam4ccmt_line35_0);
      vector32 calcBlc_161_0 = c_128_0;
      vector32 lambda_onfcam4ccmt_line69_158_0 = srp_385_pp_0_0_1;
      vector32 lambda_onfcam4ccmt_line69_186_pack_6 = lambda_onfcam4ccmt_line69_158_0;
      vector32 lambda_onfcam4ccmt_line86_37_0 = tap_ccm_mat2_0;
      vector32 lambda_onfcam4ccmt_line86_26_0 = tap_ccm_mat1_0;
      vector32 lambda_onfcam4ccmt_line34_0 = tap_ccm_colorSatLow_0;
      vector32 lambda_onfcam4ccmt_line101_155_0 = srp_385_pp_1_0_2;
      vector32 lambda_onfcam4ccmt_line101_156_0 = lambda_onfcam4ccmt_line101_155_0;
      vector32 lambda_onfcam4ccmt_line57_0 = tap_ccm_avgCFlag_0;
      vector32 lambda_onfcam4ccmt_line69_185_0 = lshift16_vv(lambda_onfcam4ccmt_line69_184_0, srp_396_0);
      vector32 lambda_onfcam4ccmt_line69_186_pack_4 = lambda_onfcam4ccmt_line69_185_0;
      vector32 lambda_onfcam4ccmt_line69_141_0 = lambda_onfcam4ccmt_line69_140_0;
      vector32 lambda_onfcam4ccmt_line69_172_pack_0 = lambda_onfcam4ccmt_line101_150_0;
      vector32 lambda_onfcam4ccmt_line34_2_0 = sub16_vv(den_139_0, lambda_onfcam4ccmt_line34_0);
      vector32 lambda_onfcam4ccmt_line69_149_0 = lshift16_vv(lambda_onfcam4ccmt_line101_141_0, lambda_onfcam4dpct_line120_350_0);
      vector32 lambda_onfcam4ccmt_line69_172_pack_5 = lambda_onfcam4ccmt_line69_149_0;
      vector32 den_140_0 = c_8_0;
      vector32 lambda_onfcam4ccmt_line34_3_0 = rshift16_vv(lambda_onfcam4ccmt_line34_2_0, den_140_0);
      vector32 lambda_onfcam4ccmt_line35_3_0 = rshift16_vv(lambda_onfcam4ccmt_line35_2_0, den_140_0);
      vector32 lambda_onfcam4ccmt_line35_4_0 = lambda_onfcam4ccmt_line35_3_0;
      vector32 lambda_onfcam4ccmt_line34_4_0 = lambda_onfcam4ccmt_line34_3_0;
      vector32 lambda_onfcam4ccmt_line86_2_0 = sub16_vv(lambda_onfcam4ccmt_line35_4_0, lambda_onfcam4ccmt_line34_4_0);
      vector32 lambda_onfcam4ccmt_line86_0 = lambda_onfcam4ccmt_line34_4_0;
      vector32 lambda_onfcam4ccmt_line38_0 = add16_vv(lambda_onfcam4ccmt_line86_0, lambda_onfcam4ccmt_line34_0);
      vector32 lambda_onfcam4ccmt_line86_8_0 = tap_ccm_mat0_0;
      vector32 lambda_onfcam4ccmt_line69_144_0 = lambda_onfcam4ccmt_line69_143_0;
      vector32 lambda_onfcam4ccmt_line69_145_0 = lshift16_vv(lambda_onfcam4ccmt_line69_144_0, lambda_onfcam4dpct_line120_351_0);
      vector32 lambda_onfcam4ccmt_line69_179_pack_3 = lambda_onfcam4ccmt_line69_145_0;
      vector32 lambda_onfcam4dpct_line120_352_0 = c_1_0;
      vector32 lambda_onfcam4ccmt_line69_137_0 = lshift16_vv(lambda_onfcam4ccmt_line69_136_0, lambda_onfcam4dpct_line120_352_0);
      vector32 lambda_onfcam4ccmt_line69_161_0 = lambda_onfcam4ccmt_line69_160_0;
      vector32 lambda_onfcam4ccmt_line39_0 = lambda_onfcam4ccmt_line35_4_0;
      vector32 lambda_onfcam4ccmt_line39_2_0 = add16_vv(lambda_onfcam4ccmt_line39_0, lambda_onfcam4ccmt_line35_0);
      vector32 lambda_onfcam4ccmt_line39_3_0 = lambda_onfcam4ccmt_line39_2_0;
      vector32 lambda_onfcam4ccmt_line101_126_0 = lambda_onfcam4ccmt_line101_125_0;
      vector32 lambda_onfcam4ccmt_line69_132_0 = srp_385_pp_1_2_0;
      vector32 lambda_onfcam4ccmt_line69_133_0 = lambda_onfcam4ccmt_line69_132_0;
      vector32 lambda_onfcam4ccmt_line69_134_0 = lshift16_vv(lambda_onfcam4ccmt_line69_133_0, lambda_onfcam4dpct_line120_352_0);
      vector32 ccm_101_pack_1 = cnr_11_0;
      vector32 lambda_onfcam4ccmt_line38_2_0 = lambda_onfcam4ccmt_line38_0;
      vector32 lambda_onfcam4ccmt_line86_11_0 = sub16_vv(lambda_onfcam4ccmt_line39_3_0, lambda_onfcam4ccmt_line38_2_0);
      vector32 lambda_onfcam4ccmt_line86_10_0 = lambda_onfcam4ccmt_line38_2_0;
      vector32 lambda_onfcam4dpct_line120_354_0 = c_1_0;
      vector32 srp_397_0 = c_2_0;
      vector32 lambda_onfcam4ccmt_line69_186_pack_9 = ct8_162_0;
      vector32 lambda_onfcam4ccmt_line69_159_0 = lambda_onfcam4ccmt_line69_158_0;
      vector32 lambda_onfcam4dpct_line120_353_0 = c_1_0;
      vector32 lambda_onfcam4ccmt_line69_138_0 = srp_385_pp_2_2_0;
      vector32 lambda_onfcam4ccmt_line69_179_pack_2 = lambda_onfcam4ccmt_line69_138_0;
      vector32 lambda_onfcam4ccmt_line69_131_0 = lshift16_vv(lambda_onfcam4ccmt_line101_126_0, lambda_onfcam4dpct_line120_352_0);
      vector32 lambda_onfcam4ccmt_line69_150_0 = srp_385_pp_2_1_0;
      vector32 lambda_onfcam4ccmt_line69_165_0 = srp_385_pp_1_0_0;
      vector32 lambda_onfcam4ccmt_line69_166_0 = lambda_onfcam4ccmt_line69_165_0;
      vector32 lambda_onfcam4ccmt_line69_167_0 = lshift16_vv(lambda_onfcam4ccmt_line69_166_0, lambda_onfcam4dpct_line120_353_0);
      vector32 lambda_onfcam4ccmt_line69_179_pack_7 = lambda_onfcam4ccmt_line69_167_0;
      vector32 lambda_onfcam4ccmt_line69_151_0 = lambda_onfcam4ccmt_line69_150_0;
      vector32 lambda_onfcam4ccmt_line69_152_0 = lshift16_vv(lambda_onfcam4ccmt_line69_151_0, lambda_onfcam4dpct_line120_350_0);
      vector32 lambda_onfcam4ccmt_line69_179_pack_5 = lambda_onfcam4ccmt_line69_152_0;
      vector32 ct8_161_0 = c_1_0;
      vector32 lambda_onfcam4ccmt_line57_2_0 = eq16_vv(lambda_onfcam4ccmt_line57_0, ct8_161_0);
      vector32 lambda_onfcam4ccmt_line57_4_0 = mux16_vv(lambda_onfcam4ccmt_line57_2_0, lambda_onfcam4ccmt_line101_16_0, ct8_160_0);
      vector32 lambda_onfcam4ccmt_line101_144_0 = mult16_vv(lambda_onfcam4ccmt_line69_154_0, lambda_onfcam4ccmt_line57_4_0);
      vector32 lambda_onfcam4ccmt_line101_143_0 = mult16_vv(lambda_onfcam4ccmt_line69_151_0, lambda_onfcam4ccmt_line57_4_0);
      vector32 lambda_onfcam4ccmt_line101_139_0 = mult16_vv(lambda_onfcam4ccmt_line69_147_0, lambda_onfcam4ccmt_line57_4_0);
      vector32 lambda_onfcam4ccmt_line101_171_pack_3 = lambda_onfcam4ccmt_line101_139_0;
      vector32 lambda_onfcam4ccmt_line57_3_0 = mux16_vv(lambda_onfcam4ccmt_line57_2_0, ct8_161_0, ct8_160_0);
      vector32 lambda_onfcam4ccmt_line101_122_0 = mult16_vv(lambda_onfcam4ccmt_line101_121_0, lambda_onfcam4ccmt_line57_3_0);
      vector32 lambda_onfcam4ccmt_line101_124_0 = mult16_vv(lambda_onfcam4ccmt_line69_130_0, lambda_onfcam4ccmt_line57_3_0);
      vector32 lambda_onfcam4ccmt_line101_152_0 = mult16_vv(lambda_onfcam4ccmt_line101_151_0, lambda_onfcam4ccmt_line57_3_0);
      vector32 lambda_onfcam4ccmt_line101_163_pack_0 = lambda_onfcam4ccmt_line101_152_0;
      vector32 lambda_onfcam4ccmt_line101_148_0 = mult16_vv(lambda_onfcam4ccmt_line69_157_0, lambda_onfcam4ccmt_line57_3_0);
      vector32 lambda_onfcam4ccmt_line101_163_pack_8 = lambda_onfcam4ccmt_line101_122_0;
      vector32 lambda_onfcam4ccmt_line101_153_0 = mult16_vv(lambda_onfcam4ccmt_line69_161_0, lambda_onfcam4ccmt_line57_3_0);
      vector32 lambda_onfcam4ccmt_line101_167_pack_0 = lambda_onfcam4ccmt_line101_153_0;
      vector32 lambda_onfcam4ccmt_line101_132_0 = mult16_vv(lambda_onfcam4ccmt_line101_131_0, lambda_onfcam4ccmt_line57_3_0);
      vector32 lambda_onfcam4ccmt_line101_134_0 = mult16_vv(lambda_onfcam4ccmt_line69_141_0, lambda_onfcam4ccmt_line57_3_0);
      vector32 lambda_onfcam4ccmt_line101_142_0 = mult16_vv(lambda_onfcam4ccmt_line101_141_0, lambda_onfcam4ccmt_line57_4_0);
      vector32 lambda_onfcam4ccmt_line101_149_0 = mult16_vv(lambda_onfcam4ccmt_line69_159_0, lambda_onfcam4ccmt_line57_3_0);
      vector32 lambda_onfcam4ccmt_line101_171_pack_6 = lambda_onfcam4ccmt_line101_149_0;
      vector32 lambda_onfcam4ccmt_line101_157_0 = mult16_vv(lambda_onfcam4ccmt_line101_156_0, lambda_onfcam4ccmt_line57_4_0);
      vector32 lambda_onfcam4ccmt_line101_163_pack_7 = lambda_onfcam4ccmt_line101_157_0;
      vector32 lambda_onfcam4ccmt_line101_123_0 = mult16_vv(lambda_onfcam4ccmt_line69_128_0, lambda_onfcam4ccmt_line57_3_0);
      vector32 lambda_onfcam4ccmt_line101_127_0 = mult16_vv(lambda_onfcam4ccmt_line101_126_0, lambda_onfcam4ccmt_line57_4_0);
      vector32 lambda_onfcam4ccmt_line101_163_pack_5 = lambda_onfcam4ccmt_line101_142_0;
      vector32 lambda_onfcam4ccmt_line101_137_0 = mult16_vv(lambda_onfcam4ccmt_line101_136_0, lambda_onfcam4ccmt_line57_4_0);
      vector32 lambda_onfcam4ccmt_line101_163_pack_3 = lambda_onfcam4ccmt_line101_137_0;
      vector32 lambda_onfcam4ccmt_line101_167_pack_5 = lambda_onfcam4ccmt_line101_143_0;
      vector32 lambda_onfcam4ccmt_line101_163_pack_1 = lambda_onfcam4ccmt_line101_127_0;
      vector32 lambda_onfcam4ccmt_line101_138_0 = mult16_vv(lambda_onfcam4ccmt_line69_144_0, lambda_onfcam4ccmt_line57_4_0);
      vector32 lambda_onfcam4ccmt_line101_167_pack_3 = lambda_onfcam4ccmt_line101_138_0;
      vector32 lambda_onfcam4ccmt_line101_128_0 = mult16_vv(lambda_onfcam4ccmt_line69_133_0, lambda_onfcam4ccmt_line57_4_0);
      vector32 lambda_onfcam4ccmt_line101_167_pack_1 = lambda_onfcam4ccmt_line101_128_0;
      vector32 lambda_onfcam4ccmt_line101_171_pack_2 = lambda_onfcam4ccmt_line101_134_0;
      vector32 lambda_onfcam4ccmt_line101_163_pack_2 = lambda_onfcam4ccmt_line101_132_0;
      vector32 lambda_onfcam4ccmt_line69_172_pack_3 = lambda_onfcam4ccmt_line69_142_0;
      vector32 lambda_onfcam4ccmt_line101_171_pack_8 = lambda_onfcam4ccmt_line101_124_0;
      vector32 lambda_onfcam4ccmt_line69_177_0 = lambda_onfcam4ccmt_line69_176_0;
      vector32 lambda_onfcam4ccmt_line69_178_0 = lshift16_vv(lambda_onfcam4ccmt_line69_177_0, srp_396_0);
      vector32 lambda_onfcam4ccmt_line69_163_0 = lambda_onfcam4ccmt_line69_162_0;
      vector32 lambda_onfcam4ccmt_line101_154_0 = mult16_vv(lambda_onfcam4ccmt_line69_163_0, lambda_onfcam4ccmt_line57_3_0);
      vector32 lambda_onfcam4ccmt_line101_171_pack_0 = lambda_onfcam4ccmt_line101_154_0;
      vector32 ccm_113_pack_1 = ct8_160_0;
      vector32 lambda_onfcam4ccmt_line101_167_pack_6 = lambda_onfcam4ccmt_line101_148_0;
      vector32 lambda_onfcam4ccmt_line101_160_0 = srp_385_pp_1_1_2;
      vector32 lambda_onfcam4ccmt_line69_186_pack_1 = lambda_onfcam4ccmt_line69_137_0;
      vector32 lambda_onfcam4ccmt_line69_179_pack_6 = lambda_onfcam4ccmt_line69_156_0;
      vector32 lambda_onfcam4ccmt_line101_129_0 = mult16_vv(lambda_onfcam4ccmt_line69_136_0, lambda_onfcam4ccmt_line57_4_0);
      vector32 lambda_onfcam4ccmt_line101_171_pack_1 = lambda_onfcam4ccmt_line101_129_0;
      vector32 srp_393_0 = c_4_0;
      vector32 lambda_onfcam4ccmt_line57_5_0 = mux16_vv(lambda_onfcam4ccmt_line57_2_0, srp_393_0, lambda_onfcam4dent_line229_214_0);
      vector32 lambda_onfcam4ccmt_line101_166_0 = mult16_vv(lambda_onfcam4ccmt_line69_177_0, lambda_onfcam4ccmt_line57_5_0);
      vector32 lambda_onfcam4ccmt_line101_167_pack_4 = lambda_onfcam4ccmt_line101_166_0;
      vector32 lambda_onfcam4ccmt_line101_170_0 = mult16_vv(lambda_onfcam4ccmt_line69_184_0, lambda_onfcam4ccmt_line57_5_0);
      vector32 lambda_onfcam4ccmt_line101_171_pack_4 = lambda_onfcam4ccmt_line101_170_0;
      vector32 lambda_onfcam4ccmt_line69_172_pack_9 = ct8_162_0;
      vector32 lambda_onfcam4ccmt_line101_171_pack_9 = ct8_162_0;
      vector32 lambda_onfcam4ccmt_line101_158_0 = mult16_vv(lambda_onfcam4ccmt_line69_166_0, lambda_onfcam4ccmt_line57_4_0);
      vector32 lambda_onfcam4ccmt_line101_167_pack_7 = lambda_onfcam4ccmt_line101_158_0;
      vector32 lambda_onfcam4ccmt_line69_179_pack_4 = lambda_onfcam4ccmt_line69_178_0;
      vector32 lambda_onfcam4ccmt_line101_161_0 = lambda_onfcam4ccmt_line101_160_0;
      vector32 lambda_onfcam4ccmt_line69_171_0 = lshift16_vv(lambda_onfcam4ccmt_line101_161_0, srp_396_0);
      vector32 lambda_onfcam4ccmt_line69_172_pack_4 = lambda_onfcam4ccmt_line69_171_0;
      vector32 lambda_onfcam4ccmt_line101_162_0 = mult16_vv(lambda_onfcam4ccmt_line101_161_0, lambda_onfcam4ccmt_line57_5_0);
      vector32 lambda_onfcam4ccmt_line101_163_pack_4 = lambda_onfcam4ccmt_line101_162_0;
      vector32 lambda_onfcam4ccmt_line69_164_0 = lshift16_vv(lambda_onfcam4ccmt_line101_156_0, lambda_onfcam4dpct_line120_353_0);
      vector32 lambda_onfcam4ccmt_line69_172_pack_7 = lambda_onfcam4ccmt_line69_164_0;
      vector32 lambda_onfcam4ccmt_line101_146_0 = lambda_onfcam4ccmt_line101_145_0;
      vector32 lambda_onfcam4ccmt_line101_147_0 = mult16_vv(lambda_onfcam4ccmt_line101_146_0, lambda_onfcam4ccmt_line57_3_0);
      vector32 lambda_onfcam4ccmt_line101_163_pack_6 = lambda_onfcam4ccmt_line101_147_0;
      // add lambda_onfcam4ccmt_line101_163_0 <= (lambda_onfcam4ccmt_line101_163_pack_9 , lambda_onfcam4ccmt_line101_163_pack_8 , lambda_onfcam4ccmt_line101_163_pack_7 , lambda_onfcam4ccmt_line101_163_pack_6 , lambda_onfcam4ccmt_line101_163_pack_5 , lambda_onfcam4ccmt_line101_163_pack_4 , lambda_onfcam4ccmt_line101_163_pack_3 , lambda_onfcam4ccmt_line101_163_pack_2 , lambda_onfcam4ccmt_line101_163_pack_1 , lambda_onfcam4ccmt_line101_163_pack_0)
      vector32 lambda_onfcam4ccmt_line101_163_0_cotmp_1 = add16_vv(lambda_onfcam4ccmt_line101_163_pack_9, lambda_onfcam4ccmt_line101_163_pack_8);
      vector32 lambda_onfcam4ccmt_line101_163_0_cotmp_2 = add16_vv(lambda_onfcam4ccmt_line101_163_0_cotmp_1, lambda_onfcam4ccmt_line101_163_pack_7);
      vector32 lambda_onfcam4ccmt_line101_163_0_cotmp_3 = add16_vv(lambda_onfcam4ccmt_line101_163_0_cotmp_2, lambda_onfcam4ccmt_line101_163_pack_6);
      vector32 lambda_onfcam4ccmt_line101_163_0_cotmp_4 = add16_vv(lambda_onfcam4ccmt_line101_163_0_cotmp_3, lambda_onfcam4ccmt_line101_163_pack_5);
      vector32 lambda_onfcam4ccmt_line101_163_0_cotmp_5 = add16_vv(lambda_onfcam4ccmt_line101_163_0_cotmp_4, lambda_onfcam4ccmt_line101_163_pack_4);
      vector32 lambda_onfcam4ccmt_line101_163_0_cotmp_6 = add16_vv(lambda_onfcam4ccmt_line101_163_0_cotmp_5, lambda_onfcam4ccmt_line101_163_pack_3);
      vector32 lambda_onfcam4ccmt_line101_163_0_cotmp_7 = add16_vv(lambda_onfcam4ccmt_line101_163_0_cotmp_6, lambda_onfcam4ccmt_line101_163_pack_2);
      vector32 lambda_onfcam4ccmt_line101_163_0_cotmp_8 = add16_vv(lambda_onfcam4ccmt_line101_163_0_cotmp_7, lambda_onfcam4ccmt_line101_163_pack_1);
      vector32 lambda_onfcam4ccmt_line101_163_0_cotmp_9 = add16_vv(lambda_onfcam4ccmt_line101_163_0_cotmp_8, lambda_onfcam4ccmt_line101_163_pack_0);
      vector32 lambda_onfcam4ccmt_line101_163_0 = lambda_onfcam4ccmt_line101_163_0_cotmp_9;

      vector32 lambda_onfcam4ccmt_line101_164_0 = rshift16_vv(lambda_onfcam4ccmt_line101_163_0, srp_393_0);
      vector32 lambda_onfcam4ccmt_line101_165_0 = lambda_onfcam4ccmt_line101_164_0;
      vector32 ccm_83_0 = lambda_onfcam4ccmt_line101_165_0;
      vector32 lambda_onfcam4ccmt_line69_139_0 = lambda_onfcam4ccmt_line69_138_0;
      vector32 lambda_onfcam4ccmt_line101_133_0 = mult16_vv(lambda_onfcam4ccmt_line69_139_0, lambda_onfcam4ccmt_line57_3_0);
      vector32 lambda_onfcam4ccmt_line101_167_pack_2 = lambda_onfcam4ccmt_line101_133_0;
      vector32 lambda_onfcam4ccmt_line69_168_0 = srp_385_pp_1_0_1;
      vector32 lambda_onfcam4ccmt_line69_169_0 = lambda_onfcam4ccmt_line69_168_0;
      vector32 lambda_onfcam4ccmt_line69_170_0 = lshift16_vv(lambda_onfcam4ccmt_line69_169_0, lambda_onfcam4dpct_line120_353_0);
      vector32 lambda_onfcam4ccmt_line69_186_pack_7 = lambda_onfcam4ccmt_line69_170_0;
      vector32 lambda_onfcam4ccmt_line101_159_0 = mult16_vv(lambda_onfcam4ccmt_line69_169_0, lambda_onfcam4ccmt_line57_4_0);
      vector32 lambda_onfcam4ccmt_line101_171_pack_7 = lambda_onfcam4ccmt_line101_159_0;
      vector32 lambda_onfcam4ccmt_line101_171_pack_5 = lambda_onfcam4ccmt_line101_144_0;
      // add lambda_onfcam4ccmt_line101_171_0 <= (lambda_onfcam4ccmt_line101_171_pack_9 , lambda_onfcam4ccmt_line101_171_pack_8 , lambda_onfcam4ccmt_line101_171_pack_7 , lambda_onfcam4ccmt_line101_171_pack_6 , lambda_onfcam4ccmt_line101_171_pack_5 , lambda_onfcam4ccmt_line101_171_pack_4 , lambda_onfcam4ccmt_line101_171_pack_3 , lambda_onfcam4ccmt_line101_171_pack_2 , lambda_onfcam4ccmt_line101_171_pack_1 , lambda_onfcam4ccmt_line101_171_pack_0)
      vector32 lambda_onfcam4ccmt_line101_171_0_cotmp_1 = add16_vv(lambda_onfcam4ccmt_line101_171_pack_9, lambda_onfcam4ccmt_line101_171_pack_8);
      vector32 lambda_onfcam4ccmt_line101_171_0_cotmp_2 = add16_vv(lambda_onfcam4ccmt_line101_171_0_cotmp_1, lambda_onfcam4ccmt_line101_171_pack_7);
      vector32 lambda_onfcam4ccmt_line101_171_0_cotmp_3 = add16_vv(lambda_onfcam4ccmt_line101_171_0_cotmp_2, lambda_onfcam4ccmt_line101_171_pack_6);
      vector32 lambda_onfcam4ccmt_line101_171_0_cotmp_4 = add16_vv(lambda_onfcam4ccmt_line101_171_0_cotmp_3, lambda_onfcam4ccmt_line101_171_pack_5);
      vector32 lambda_onfcam4ccmt_line101_171_0_cotmp_5 = add16_vv(lambda_onfcam4ccmt_line101_171_0_cotmp_4, lambda_onfcam4ccmt_line101_171_pack_4);
      vector32 lambda_onfcam4ccmt_line101_171_0_cotmp_6 = add16_vv(lambda_onfcam4ccmt_line101_171_0_cotmp_5, lambda_onfcam4ccmt_line101_171_pack_3);
      vector32 lambda_onfcam4ccmt_line101_171_0_cotmp_7 = add16_vv(lambda_onfcam4ccmt_line101_171_0_cotmp_6, lambda_onfcam4ccmt_line101_171_pack_2);
      vector32 lambda_onfcam4ccmt_line101_171_0_cotmp_8 = add16_vv(lambda_onfcam4ccmt_line101_171_0_cotmp_7, lambda_onfcam4ccmt_line101_171_pack_1);
      vector32 lambda_onfcam4ccmt_line101_171_0_cotmp_9 = add16_vv(lambda_onfcam4ccmt_line101_171_0_cotmp_8, lambda_onfcam4ccmt_line101_171_pack_0);
      vector32 lambda_onfcam4ccmt_line101_171_0 = lambda_onfcam4ccmt_line101_171_0_cotmp_9;

      vector32 lambda_onfcam4ccmt_line101_172_0 = rshift16_vv(lambda_onfcam4ccmt_line101_171_0, srp_393_0);
      vector32 lambda_onfcam4ccmt_line101_173_0 = lambda_onfcam4ccmt_line101_172_0;
      vector32 ccm_107_0 = lambda_onfcam4ccmt_line101_173_0;
      vector32 ccm_121_pack_1 = cnr_11_0;
      vector32 lambda_onfcam4ccmt_line101_167_pack_8 = lambda_onfcam4ccmt_line101_123_0;
      // add lambda_onfcam4ccmt_line101_167_0 <= (lambda_onfcam4ccmt_line101_167_pack_9 , lambda_onfcam4ccmt_line101_167_pack_8 , lambda_onfcam4ccmt_line101_167_pack_7 , lambda_onfcam4ccmt_line101_167_pack_6 , lambda_onfcam4ccmt_line101_167_pack_5 , lambda_onfcam4ccmt_line101_167_pack_4 , lambda_onfcam4ccmt_line101_167_pack_3 , lambda_onfcam4ccmt_line101_167_pack_2 , lambda_onfcam4ccmt_line101_167_pack_1 , lambda_onfcam4ccmt_line101_167_pack_0)
      vector32 lambda_onfcam4ccmt_line101_167_0_cotmp_1 = add16_vv(lambda_onfcam4ccmt_line101_167_pack_9, lambda_onfcam4ccmt_line101_167_pack_8);
      vector32 lambda_onfcam4ccmt_line101_167_0_cotmp_2 = add16_vv(lambda_onfcam4ccmt_line101_167_0_cotmp_1, lambda_onfcam4ccmt_line101_167_pack_7);
      vector32 lambda_onfcam4ccmt_line101_167_0_cotmp_3 = add16_vv(lambda_onfcam4ccmt_line101_167_0_cotmp_2, lambda_onfcam4ccmt_line101_167_pack_6);
      vector32 lambda_onfcam4ccmt_line101_167_0_cotmp_4 = add16_vv(lambda_onfcam4ccmt_line101_167_0_cotmp_3, lambda_onfcam4ccmt_line101_167_pack_5);
      vector32 lambda_onfcam4ccmt_line101_167_0_cotmp_5 = add16_vv(lambda_onfcam4ccmt_line101_167_0_cotmp_4, lambda_onfcam4ccmt_line101_167_pack_4);
      vector32 lambda_onfcam4ccmt_line101_167_0_cotmp_6 = add16_vv(lambda_onfcam4ccmt_line101_167_0_cotmp_5, lambda_onfcam4ccmt_line101_167_pack_3);
      vector32 lambda_onfcam4ccmt_line101_167_0_cotmp_7 = add16_vv(lambda_onfcam4ccmt_line101_167_0_cotmp_6, lambda_onfcam4ccmt_line101_167_pack_2);
      vector32 lambda_onfcam4ccmt_line101_167_0_cotmp_8 = add16_vv(lambda_onfcam4ccmt_line101_167_0_cotmp_7, lambda_onfcam4ccmt_line101_167_pack_1);
      vector32 lambda_onfcam4ccmt_line101_167_0_cotmp_9 = add16_vv(lambda_onfcam4ccmt_line101_167_0_cotmp_8, lambda_onfcam4ccmt_line101_167_pack_0);
      vector32 lambda_onfcam4ccmt_line101_167_0 = lambda_onfcam4ccmt_line101_167_0_cotmp_9;

      vector32 lambda_onfcam4ccmt_line101_168_0 = rshift16_vv(lambda_onfcam4ccmt_line101_167_0, srp_393_0);
      vector32 lambda_onfcam4ccmt_line101_169_0 = lambda_onfcam4ccmt_line101_168_0;
      vector32 ccm_84_0 = lambda_onfcam4ccmt_line101_169_0;
      vector32 lambda_onfcam4ccmt_line69_186_pack_5 = lambda_onfcam4ccmt_line69_155_0;
      // add lambda_onfcam4ccmt_line69_186_0 <= (lambda_onfcam4ccmt_line69_186_pack_9 , lambda_onfcam4ccmt_line69_186_pack_8 , lambda_onfcam4ccmt_line69_186_pack_7 , lambda_onfcam4ccmt_line69_186_pack_6 , lambda_onfcam4ccmt_line69_186_pack_5 , lambda_onfcam4ccmt_line69_186_pack_4 , lambda_onfcam4ccmt_line69_186_pack_3 , lambda_onfcam4ccmt_line69_186_pack_2 , lambda_onfcam4ccmt_line69_186_pack_1 , lambda_onfcam4ccmt_line69_186_pack_0)
      vector32 lambda_onfcam4ccmt_line69_186_0_cotmp_1 = add16_vv(lambda_onfcam4ccmt_line69_186_pack_9, lambda_onfcam4ccmt_line69_186_pack_8);
      vector32 lambda_onfcam4ccmt_line69_186_0_cotmp_2 = add16_vv(lambda_onfcam4ccmt_line69_186_0_cotmp_1, lambda_onfcam4ccmt_line69_186_pack_7);
      vector32 lambda_onfcam4ccmt_line69_186_0_cotmp_3 = add16_vv(lambda_onfcam4ccmt_line69_186_0_cotmp_2, lambda_onfcam4ccmt_line69_186_pack_6);
      vector32 lambda_onfcam4ccmt_line69_186_0_cotmp_4 = add16_vv(lambda_onfcam4ccmt_line69_186_0_cotmp_3, lambda_onfcam4ccmt_line69_186_pack_5);
      vector32 lambda_onfcam4ccmt_line69_186_0_cotmp_5 = add16_vv(lambda_onfcam4ccmt_line69_186_0_cotmp_4, lambda_onfcam4ccmt_line69_186_pack_4);
      vector32 lambda_onfcam4ccmt_line69_186_0_cotmp_6 = add16_vv(lambda_onfcam4ccmt_line69_186_0_cotmp_5, lambda_onfcam4ccmt_line69_186_pack_3);
      vector32 lambda_onfcam4ccmt_line69_186_0_cotmp_7 = add16_vv(lambda_onfcam4ccmt_line69_186_0_cotmp_6, lambda_onfcam4ccmt_line69_186_pack_2);
      vector32 lambda_onfcam4ccmt_line69_186_0_cotmp_8 = add16_vv(lambda_onfcam4ccmt_line69_186_0_cotmp_7, lambda_onfcam4ccmt_line69_186_pack_1);
      vector32 lambda_onfcam4ccmt_line69_186_0_cotmp_9 = add16_vv(lambda_onfcam4ccmt_line69_186_0_cotmp_8, lambda_onfcam4ccmt_line69_186_pack_0);
      vector32 lambda_onfcam4ccmt_line69_186_0 = lambda_onfcam4ccmt_line69_186_0_cotmp_9;

      vector32 lambda_onfcam4ccmt_line69_187_0 = lambda_onfcam4ccmt_line69_186_0;
      vector32 lambda_onfcam4ccmt_line69_188_0 = rshift16_vv(lambda_onfcam4ccmt_line69_187_0, srp_393_0);
      vector32 lambda_onfcam4ccmt_line69_189_0 = lambda_onfcam4ccmt_line69_188_0;
      vector32 lambda_onfcam4ccmt_line76_21_0 = lambda_onfcam4ccmt_line69_189_0;
      vector32 lambda_onfcam4ccmt_line76_22_0 = lshift16_vv(lambda_onfcam4ccmt_line76_21_0, lambda_onfcam4dpct_line120_354_0);
      vector32 lambda_onfcam4ccmt_line69_172_pack_1 = lambda_onfcam4ccmt_line69_131_0;
      // add lambda_onfcam4ccmt_line69_172_0 <= (lambda_onfcam4ccmt_line69_172_pack_9 , lambda_onfcam4ccmt_line69_172_pack_8 , lambda_onfcam4ccmt_line69_172_pack_7 , lambda_onfcam4ccmt_line69_172_pack_6 , lambda_onfcam4ccmt_line69_172_pack_5 , lambda_onfcam4ccmt_line69_172_pack_4 , lambda_onfcam4ccmt_line69_172_pack_3 , lambda_onfcam4ccmt_line69_172_pack_2 , lambda_onfcam4ccmt_line69_172_pack_1 , lambda_onfcam4ccmt_line69_172_pack_0)
      vector32 lambda_onfcam4ccmt_line69_172_0_cotmp_1 = add16_vv(lambda_onfcam4ccmt_line69_172_pack_9, lambda_onfcam4ccmt_line69_172_pack_8);
      vector32 lambda_onfcam4ccmt_line69_172_0_cotmp_2 = add16_vv(lambda_onfcam4ccmt_line69_172_0_cotmp_1, lambda_onfcam4ccmt_line69_172_pack_7);
      vector32 lambda_onfcam4ccmt_line69_172_0_cotmp_3 = add16_vv(lambda_onfcam4ccmt_line69_172_0_cotmp_2, lambda_onfcam4ccmt_line69_172_pack_6);
      vector32 lambda_onfcam4ccmt_line69_172_0_cotmp_4 = add16_vv(lambda_onfcam4ccmt_line69_172_0_cotmp_3, lambda_onfcam4ccmt_line69_172_pack_5);
      vector32 lambda_onfcam4ccmt_line69_172_0_cotmp_5 = add16_vv(lambda_onfcam4ccmt_line69_172_0_cotmp_4, lambda_onfcam4ccmt_line69_172_pack_4);
      vector32 lambda_onfcam4ccmt_line69_172_0_cotmp_6 = add16_vv(lambda_onfcam4ccmt_line69_172_0_cotmp_5, lambda_onfcam4ccmt_line69_172_pack_3);
      vector32 lambda_onfcam4ccmt_line69_172_0_cotmp_7 = add16_vv(lambda_onfcam4ccmt_line69_172_0_cotmp_6, lambda_onfcam4ccmt_line69_172_pack_2);
      vector32 lambda_onfcam4ccmt_line69_172_0_cotmp_8 = add16_vv(lambda_onfcam4ccmt_line69_172_0_cotmp_7, lambda_onfcam4ccmt_line69_172_pack_1);
      vector32 lambda_onfcam4ccmt_line69_172_0_cotmp_9 = add16_vv(lambda_onfcam4ccmt_line69_172_0_cotmp_8, lambda_onfcam4ccmt_line69_172_pack_0);
      vector32 lambda_onfcam4ccmt_line69_172_0 = lambda_onfcam4ccmt_line69_172_0_cotmp_9;

      vector32 lambda_onfcam4ccmt_line69_173_0 = lambda_onfcam4ccmt_line69_172_0;
      vector32 lambda_onfcam4ccmt_line69_174_0 = rshift16_vv(lambda_onfcam4ccmt_line69_173_0, srp_393_0);
      vector32 lambda_onfcam4ccmt_line69_179_pack_1 = lambda_onfcam4ccmt_line69_134_0;
      // add lambda_onfcam4ccmt_line69_179_0 <= (lambda_onfcam4ccmt_line69_179_pack_9 , lambda_onfcam4ccmt_line69_179_pack_8 , lambda_onfcam4ccmt_line69_179_pack_7 , lambda_onfcam4ccmt_line69_179_pack_6 , lambda_onfcam4ccmt_line69_179_pack_5 , lambda_onfcam4ccmt_line69_179_pack_4 , lambda_onfcam4ccmt_line69_179_pack_3 , lambda_onfcam4ccmt_line69_179_pack_2 , lambda_onfcam4ccmt_line69_179_pack_1 , lambda_onfcam4ccmt_line69_179_pack_0)
      vector32 lambda_onfcam4ccmt_line69_179_0_cotmp_1 = add16_vv(lambda_onfcam4ccmt_line69_179_pack_9, lambda_onfcam4ccmt_line69_179_pack_8);
      vector32 lambda_onfcam4ccmt_line69_179_0_cotmp_2 = add16_vv(lambda_onfcam4ccmt_line69_179_0_cotmp_1, lambda_onfcam4ccmt_line69_179_pack_7);
      vector32 lambda_onfcam4ccmt_line69_179_0_cotmp_3 = add16_vv(lambda_onfcam4ccmt_line69_179_0_cotmp_2, lambda_onfcam4ccmt_line69_179_pack_6);
      vector32 lambda_onfcam4ccmt_line69_179_0_cotmp_4 = add16_vv(lambda_onfcam4ccmt_line69_179_0_cotmp_3, lambda_onfcam4ccmt_line69_179_pack_5);
      vector32 lambda_onfcam4ccmt_line69_179_0_cotmp_5 = add16_vv(lambda_onfcam4ccmt_line69_179_0_cotmp_4, lambda_onfcam4ccmt_line69_179_pack_4);
      vector32 lambda_onfcam4ccmt_line69_179_0_cotmp_6 = add16_vv(lambda_onfcam4ccmt_line69_179_0_cotmp_5, lambda_onfcam4ccmt_line69_179_pack_3);
      vector32 lambda_onfcam4ccmt_line69_179_0_cotmp_7 = add16_vv(lambda_onfcam4ccmt_line69_179_0_cotmp_6, lambda_onfcam4ccmt_line69_179_pack_2);
      vector32 lambda_onfcam4ccmt_line69_179_0_cotmp_8 = add16_vv(lambda_onfcam4ccmt_line69_179_0_cotmp_7, lambda_onfcam4ccmt_line69_179_pack_1);
      vector32 lambda_onfcam4ccmt_line69_179_0_cotmp_9 = add16_vv(lambda_onfcam4ccmt_line69_179_0_cotmp_8, lambda_onfcam4ccmt_line69_179_pack_0);
      vector32 lambda_onfcam4ccmt_line69_179_0 = lambda_onfcam4ccmt_line69_179_0_cotmp_9;

      vector32 lambda_onfcam4ccmt_line69_180_0 = lambda_onfcam4ccmt_line69_179_0;
      vector32 lambda_onfcam4ccmt_line69_181_0 = rshift16_vv(lambda_onfcam4ccmt_line69_180_0, srp_393_0);
      vector32 lambda_onfcam4ccmt_line69_182_0 = lambda_onfcam4ccmt_line69_181_0;
      vector32 lambda_onfcam4ccmt_line76_20_0 = lambda_onfcam4ccmt_line69_182_0;
      vector32 lambda_onfcam4ccmt_line76_23_0 = add16_vv(lambda_onfcam4ccmt_line76_20_0, lambda_onfcam4ccmt_line76_22_0);
      vector32 lambda_onfcam4ccmt_line69_175_0 = lambda_onfcam4ccmt_line69_174_0;
      vector32 lambda_onfcam4ccmt_line76_19_0 = lambda_onfcam4ccmt_line69_175_0;
      vector32 lambda_onfcam4ccmt_line76_24_0 = add16_vv(lambda_onfcam4ccmt_line76_23_0, lambda_onfcam4ccmt_line76_19_0);
      vector32 lambda_onfcam4ccmt_line76_25_0 = add16_vv(lambda_onfcam4ccmt_line76_24_0, lambda_onfcam4ccmt_line101_16_0);
      vector32 lambda_onfcam4ccmt_line76_26_0 = rshift16_vv(lambda_onfcam4ccmt_line76_25_0, srp_397_0);
      vector32 lambda_onfcam4ccmt_line76_27_0 = lambda_onfcam4ccmt_line76_26_0;
      vector32 lambda_onfcam4ccmt_line86_177_0 = mult16_vv(lambda_onfcam4ccmt_line86_11_0, lambda_onfcam4ccmt_line76_27_0);
      vector32 lambda_onfcam4ccmt_line86_178_0 = lambda_onfcam4ccmt_line86_177_0;
      vector32 lambda_onfcam4ccmt_line86_179_0 = add16_vv(lambda_onfcam4ccmt_line86_178_0, den_141_0);
      vector32 lambda_onfcam4ccmt_line86_180_0 = rshift16_vv(lambda_onfcam4ccmt_line86_179_0, calcBlc_160_0);
      vector32 lambda_onfcam4ccmt_line86_181_0 = add16_vv(lambda_onfcam4ccmt_line86_10_0, lambda_onfcam4ccmt_line86_180_0);
      vector32 lambda_onfcam4ccmt_line86_192_0 = mult16_vv(lambda_onfcam4ccmt_line86_181_0, lambda_onfcam4ccmt_line86_42_0);
      vector32 lambda_onfcam4ccmt_line86_227_0 = mult16_vv(lambda_onfcam4ccmt_line86_181_0, lambda_onfcam4ccmt_line86_37_0);
      vector32 lambda_onfcam4ccmt_line86_209_0 = mult16_vv(lambda_onfcam4ccmt_line86_181_0, lambda_onfcam4ccmt_line86_39_0);
      vector32 lambda_onfcam4ccmt_line86_203_0 = mult16_vv(lambda_onfcam4ccmt_line86_181_0, lambda_onfcam4ccmt_line86_28_0);
      vector32 lambda_onfcam4ccmt_line86_215_0 = mult16_vv(lambda_onfcam4ccmt_line86_181_0, lambda_onfcam4ccmt_line86_8_0);
      vector32 lambda_onfcam4ccmt_line86_187_0 = mult16_vv(lambda_onfcam4ccmt_line86_181_0, lambda_onfcam4ccmt_line86_31_0);
      vector32 lambda_onfcam4ccmt_line86_182_0 = mult16_vv(lambda_onfcam4ccmt_line86_181_0, lambda_onfcam4ccmt_line86_20_0);
      vector32 lambda_onfcam4ccmt_line86_197_0 = mult16_vv(lambda_onfcam4ccmt_line86_181_0, lambda_onfcam4ccmt_line86_17_0);
      vector32 lambda_onfcam4ccmt_line86_221_0 = mult16_vv(lambda_onfcam4ccmt_line86_181_0, lambda_onfcam4ccmt_line86_26_0);
      vector32 lambda_onfcam4ccmt_line86_160_0 = mult16_vv(lambda_onfcam4ccmt_line86_2_0, lambda_onfcam4ccmt_line76_27_0);
      vector32 lambda_onfcam4ccmt_line86_161_0 = lambda_onfcam4ccmt_line86_160_0;
      vector32 lambda_onfcam4ccmt_line86_162_0 = add16_vv(lambda_onfcam4ccmt_line86_161_0, den_141_0);
      vector32 lambda_onfcam4ccmt_line86_163_0 = rshift16_vv(lambda_onfcam4ccmt_line86_162_0, calcBlc_160_0);
      vector32 lambda_onfcam4ccmt_line86_164_0 = add16_vv(lambda_onfcam4ccmt_line86_0, lambda_onfcam4ccmt_line86_163_0);
      vector32 lambda_onfcam4ccmt_line86_165_0 = mult16_vv(lambda_onfcam4ccmt_line86_164_0, lambda_onfcam4ccmt_line86_8_0);
      vector32 lambda_onfcam4ccmt_line86_166_0 = mult16_vv(lambda_onfcam4ccmt_line86_164_0, lambda_onfcam4ccmt_line86_17_0);
      vector32 lambda_onfcam4ccmt_line86_216_0 = add16_vv(lambda_onfcam4ccmt_line86_215_0, lambda_onfcam4ccmt_line86_166_0);
      vector32 lambda_onfcam4ccmt_line86_175_0 = mult16_vv(lambda_onfcam4ccmt_line86_164_0, lambda_onfcam4ccmt_line86_31_0);
      vector32 lambda_onfcam4ccmt_line86_168_0 = mult16_vv(lambda_onfcam4ccmt_line86_164_0, lambda_onfcam4ccmt_line86_26_0);
      vector32 lambda_onfcam4ccmt_line86_204_0 = add16_vv(lambda_onfcam4ccmt_line86_168_0, lambda_onfcam4ccmt_line86_203_0);
      vector32 lambda_onfcam4ccmt_line86_205_0 = add16_vv(lambda_onfcam4ccmt_line86_204_0, lambda_onfcam4ccmt_line86_175_0);
      vector32 lambda_onfcam4ccmt_line86_172_0 = mult16_vv(lambda_onfcam4ccmt_line86_164_0, lambda_onfcam4ccmt_line86_39_0);
      vector32 lambda_onfcam4ccmt_line86_167_0 = add16_vv(lambda_onfcam4ccmt_line86_165_0, lambda_onfcam4ccmt_line86_166_0);
      vector32 lambda_onfcam4ccmt_line86_183_0 = add16_vv(lambda_onfcam4ccmt_line86_167_0, lambda_onfcam4ccmt_line86_182_0);
      vector32 lambda_onfcam4ccmt_line86_184_0 = add16_vv(lambda_onfcam4ccmt_line86_183_0, calcBlc_161_0);
      vector32 lambda_onfcam4ccmt_line86_206_0 = add16_vv(lambda_onfcam4ccmt_line86_205_0, calcBlc_161_0);
      vector32 lambda_onfcam4ccmt_line86_207_0 = rshift16_vv(lambda_onfcam4ccmt_line86_206_0, ct8_162_0);
      vector32 lambda_onfcam4ccmt_line86_171_0 = mult16_vv(lambda_onfcam4ccmt_line86_164_0, lambda_onfcam4ccmt_line86_37_0);
      vector32 lambda_onfcam4ccmt_line86_173_0 = add16_vv(lambda_onfcam4ccmt_line86_171_0, lambda_onfcam4ccmt_line86_172_0);
      vector32 lambda_onfcam4ccmt_line86_210_0 = add16_vv(lambda_onfcam4ccmt_line86_171_0, lambda_onfcam4ccmt_line86_209_0);
      vector32 lambda_onfcam4ccmt_line86_169_0 = mult16_vv(lambda_onfcam4ccmt_line86_164_0, lambda_onfcam4ccmt_line86_28_0);
      vector32 lambda_onfcam4ccmt_line86_222_0 = add16_vv(lambda_onfcam4ccmt_line86_221_0, lambda_onfcam4ccmt_line86_169_0);
      vector32 lambda_onfcam4ccmt_line86_223_0 = add16_vv(lambda_onfcam4ccmt_line86_222_0, lambda_onfcam4ccmt_line86_175_0);
      vector32 lambda_onfcam4ccmt_line86_170_0 = add16_vv(lambda_onfcam4ccmt_line86_168_0, lambda_onfcam4ccmt_line86_169_0);
      vector32 lambda_onfcam4ccmt_line86_188_0 = add16_vv(lambda_onfcam4ccmt_line86_170_0, lambda_onfcam4ccmt_line86_187_0);
      vector32 lambda_onfcam4ccmt_line86_185_0 = rshift16_vv(lambda_onfcam4ccmt_line86_184_0, ct8_162_0);
      vector32 lambda_onfcam4ccmt_line86_186_0 = lambda_onfcam4ccmt_line86_185_0;
      vector32 lambda_onfcam4ccmt_line86_189_0 = add16_vv(lambda_onfcam4ccmt_line86_188_0, calcBlc_161_0);
      vector32 lambda_onfcam4ccmt_line86_190_0 = rshift16_vv(lambda_onfcam4ccmt_line86_189_0, ct8_162_0);
      vector32 ccm_85_0 = lambda_onfcam4ccmt_line86_186_0;
      vector32 ccm_86_0 = mult16_vv(ccm_83_0, ccm_85_0);
      vector32 lambda_onfcam4ccmt_line86_193_0 = add16_vv(lambda_onfcam4ccmt_line86_173_0, lambda_onfcam4ccmt_line86_192_0);
      vector32 lambda_onfcam4ccmt_line86_194_0 = add16_vv(lambda_onfcam4ccmt_line86_193_0, calcBlc_161_0);
      vector32 lambda_onfcam4ccmt_line86_195_0 = rshift16_vv(lambda_onfcam4ccmt_line86_194_0, ct8_162_0);
      vector32 lambda_onfcam4ccmt_line86_176_0 = mult16_vv(lambda_onfcam4ccmt_line86_164_0, lambda_onfcam4ccmt_line86_42_0);
      vector32 lambda_onfcam4ccmt_line86_211_0 = add16_vv(lambda_onfcam4ccmt_line86_210_0, lambda_onfcam4ccmt_line86_176_0);
      vector32 lambda_onfcam4ccmt_line86_212_0 = add16_vv(lambda_onfcam4ccmt_line86_211_0, calcBlc_161_0);
      vector32 lambda_onfcam4ccmt_line86_191_0 = lambda_onfcam4ccmt_line86_190_0;
      vector32 ccm_87_0 = lambda_onfcam4ccmt_line86_191_0;
      vector32 ccm_108_0 = mult16_vv(ccm_107_0, ccm_87_0);
      vector32 lambda_onfcam4ccmt_line86_228_0 = add16_vv(lambda_onfcam4ccmt_line86_227_0, lambda_onfcam4ccmt_line86_172_0);
      vector32 lambda_onfcam4ccmt_line86_229_0 = add16_vv(lambda_onfcam4ccmt_line86_228_0, lambda_onfcam4ccmt_line86_176_0);
      vector32 lambda_onfcam4ccmt_line86_174_0 = mult16_vv(lambda_onfcam4ccmt_line86_164_0, lambda_onfcam4ccmt_line86_20_0);
      vector32 lambda_onfcam4ccmt_line86_217_0 = add16_vv(lambda_onfcam4ccmt_line86_216_0, lambda_onfcam4ccmt_line86_174_0);
      vector32 lambda_onfcam4ccmt_line86_218_0 = add16_vv(lambda_onfcam4ccmt_line86_217_0, calcBlc_161_0);
      vector32 lambda_onfcam4ccmt_line86_219_0 = rshift16_vv(lambda_onfcam4ccmt_line86_218_0, ct8_162_0);
      vector32 lambda_onfcam4ccmt_line86_220_0 = lambda_onfcam4ccmt_line86_219_0;
      vector32 ccm_102_0 = lambda_onfcam4ccmt_line86_220_0;
      vector32 ccm_103_0 = mult16_vv(lambda_onfcam4ccmt_line101_161_0, ccm_102_0);
      vector32 ccm_109_0 = add16_vv(ccm_86_0, ccm_108_0);
      vector32 lambda_onfcam4ccmt_line86_230_0 = add16_vv(lambda_onfcam4ccmt_line86_229_0, calcBlc_161_0);
      vector32 lambda_onfcam4ccmt_line86_231_0 = rshift16_vv(lambda_onfcam4ccmt_line86_230_0, ct8_162_0);
      vector32 lambda_onfcam4ccmt_line86_232_0 = lambda_onfcam4ccmt_line86_231_0;
      vector32 ccm_105_0 = lambda_onfcam4ccmt_line86_232_0;
      vector32 ccm_106_0 = mult16_vv(ccm_84_0, ccm_105_0);
      vector32 lambda_onfcam4ccmt_line86_208_0 = lambda_onfcam4ccmt_line86_207_0;
      vector32 ccm_92_0 = lambda_onfcam4ccmt_line86_208_0;
      vector32 ccm_93_0 = mult16_vv(lambda_onfcam4ccmt_line69_184_0, ccm_92_0);
      vector32 lambda_onfcam4ccmt_line86_196_0 = lambda_onfcam4ccmt_line86_195_0;
      vector32 ccm_88_0 = lambda_onfcam4ccmt_line86_196_0;
      vector32 ccm_89_0 = mult16_vv(lambda_onfcam4ccmt_line69_177_0, ccm_88_0);
      vector32 ccm_110_0 = add16_vv(ccm_109_0, ccm_89_0);
      vector32 ccm_111_0 = add16_vv(ccm_110_0, calcBlc_161_0);
      vector32 ccm_112_0 = rshift16_vv(ccm_111_0, ct8_162_0);
      vector32 ccm_113_pack_0 = ccm_112_0;
      // max ccm_113_0 <= (ccm_113_pack_1 , ccm_113_pack_0)
      vector32 ccm_113_0_cotmp_1 = max16_vv(ccm_113_pack_1, ccm_113_pack_0);
      vector32 ccm_113_0 = ccm_113_0_cotmp_1;

      vector32 ccm_114_pack_0 = ccm_113_0;
      // min ccm_114_0 <= (ccm_114_pack_1 , ccm_114_pack_0)
      vector32 ccm_114_0_cotmp_1 = min16_vv(ccm_114_pack_1, ccm_114_pack_0);
      vector32 ccm_114_0 = ccm_114_0_cotmp_1;

      vector32 ccm_122_0 = ccm_114_0;
      vector32 ccm_123_0 = ccm_122_0;
      vector32 ccf_39_0 = ccm_123_0;
      vector32 ccf_40_0 = ccf_39_0;
      vector32 lambda_onfcam4ccmt_line86_224_0 = add16_vv(lambda_onfcam4ccmt_line86_223_0, calcBlc_161_0);
      vector32 lambda_onfcam4ccmt_line86_225_0 = rshift16_vv(lambda_onfcam4ccmt_line86_224_0, ct8_162_0);
      vector32 lambda_onfcam4ccmt_line86_226_0 = lambda_onfcam4ccmt_line86_225_0;
      vector32 ccm_104_0 = lambda_onfcam4ccmt_line86_226_0;
      vector32 ccm_115_0 = mult16_vv(ccm_107_0, ccm_104_0);
      vector32 ccm_116_0 = add16_vv(ccm_103_0, ccm_115_0);
      vector32 ccm_117_0 = add16_vv(ccm_116_0, ccm_106_0);
      vector32 ccm_118_0 = add16_vv(ccm_117_0, calcBlc_161_0);
      vector32 ccm_119_0 = rshift16_vv(ccm_118_0, ct8_162_0);
      vector32 ccm_120_pack_0 = ccm_119_0;
      // max ccm_120_0 <= (ccm_120_pack_1 , ccm_120_pack_0)
      vector32 ccm_120_0_cotmp_1 = max16_vv(ccm_120_pack_1, ccm_120_pack_0);
      vector32 ccm_120_0 = ccm_120_0_cotmp_1;

      vector32 ccm_121_pack_0 = ccm_120_0;
      // min ccm_121_0 <= (ccm_121_pack_1 , ccm_121_pack_0)
      vector32 ccm_121_0_cotmp_1 = min16_vv(ccm_121_pack_1, ccm_121_pack_0);
      vector32 ccm_121_0 = ccm_121_0_cotmp_1;

      vector32 ccm_122_2 = ccm_121_0;
      vector32 ccm_123_2 = ccm_122_2;
      vector32 ccf_48_0 = ccm_123_2;
      vector32 ccf_49_0 = ccf_48_0;
      vector32 lambda_onfcam4ccmt_line86_198_0 = add16_vv(lambda_onfcam4ccmt_line86_165_0, lambda_onfcam4ccmt_line86_197_0);
      vector32 lambda_onfcam4ccmt_line86_199_0 = add16_vv(lambda_onfcam4ccmt_line86_198_0, lambda_onfcam4ccmt_line86_174_0);
      vector32 lambda_onfcam4ccmt_line86_200_0 = add16_vv(lambda_onfcam4ccmt_line86_199_0, calcBlc_161_0);
      vector32 lambda_onfcam4ccmt_line86_201_0 = rshift16_vv(lambda_onfcam4ccmt_line86_200_0, ct8_162_0);
      vector32 lambda_onfcam4ccmt_line86_202_0 = lambda_onfcam4ccmt_line86_201_0;
      vector32 lambda_onfcam4ccmt_line86_213_0 = rshift16_vv(lambda_onfcam4ccmt_line86_212_0, ct8_162_0);
      vector32 lambda_onfcam4ccmt_line86_214_0 = lambda_onfcam4ccmt_line86_213_0;
      vector32 ccm_95_0 = lambda_onfcam4ccmt_line86_214_0;
      vector32 ccm_96_0 = mult16_vv(ccm_84_0, ccm_95_0);
      vector32 ccm_90_0 = lambda_onfcam4ccmt_line86_202_0;
      vector32 ccm_91_0 = mult16_vv(ccm_83_0, ccm_90_0);
      vector32 ccm_94_0 = add16_vv(ccm_91_0, ccm_93_0);
      vector32 ccm_97_0 = add16_vv(ccm_94_0, ccm_96_0);
      vector32 ccm_98_0 = add16_vv(ccm_97_0, calcBlc_161_0);
      vector32 ccm_99_0 = rshift16_vv(ccm_98_0, ct8_162_0);
      vector32 ccm_100_pack_0 = ccm_99_0;
      // max ccm_100_0 <= (ccm_100_pack_1 , ccm_100_pack_0)
      vector32 ccm_100_0_cotmp_1 = max16_vv(ccm_100_pack_1, ccm_100_pack_0);
      vector32 ccm_100_0 = ccm_100_0_cotmp_1;

      vector32 ccm_101_pack_0 = ccm_100_0;
      // min ccm_101_0 <= (ccm_101_pack_1 , ccm_101_pack_0)
      vector32 ccm_101_0_cotmp_1 = min16_vv(ccm_101_pack_1, ccm_101_pack_0);
      vector32 ccm_101_0 = ccm_101_0_cotmp_1;

      vector32 ccm_122_1 = ccm_101_0;
      vector32 ccm_123_1 = ccm_122_1;
      vector32 ccf_41_0 = ccm_123_1;
      vector32 ccf_45_0 = sub16_vv(ccf_39_0, ccf_41_0);
      vector32 ccf_46_0 = ccf_45_0;
      vector32 ccf_42_0 = ccf_41_0;
      vector32 ccf_43_0 = lshift16_vv(ccf_42_0, lambda_onfcam4dpct_line120_354_0);
      vector32 ccf_47_0 = rshift16_vv(ccf_46_0, lambda_onfcam4dpct_line120_354_0);
      vector32 ccf_56_1 = ccf_47_0;
      vector32 ccf_57_1 = ccf_56_1;
      vector32 ccf_44_0 = add16_vv(ccf_40_0, ccf_43_0);
      vector32 ccf_53_0 = sub16_vv(ccf_48_0, ccf_41_0);
      vector32 ccf_54_0 = ccf_53_0;
      vector32 ccf_50_0 = add16_vv(ccf_44_0, ccf_49_0);
      vector32 ccf_51_0 = add16_vv(ccf_50_0, lambda_onfcam4ccmt_line101_16_0);
      vector32 ccf_52_0 = rshift16_vv(ccf_51_0, srp_397_0);
      vector32 ccf_56_0 = ccf_52_0;
      vector32 ccf_57_0 = ccf_56_0;
      vector32 ccf_55_0 = rshift16_vv(ccf_54_0, lambda_onfcam4dpct_line120_354_0);
      vector32 ccf_56_2 = ccf_55_0;
      vector32 ccf_57_2 = ccf_56_2;
      out_ptr[y*IN_WIDTH*OUT_CHANNELS + x*OUT_CHANNELS + 2] = ccf_57_2;
      out_ptr[y*IN_WIDTH*OUT_CHANNELS + x*OUT_CHANNELS + 1] = ccf_57_1;
      out_ptr[y*IN_WIDTH*OUT_CHANNELS + x*OUT_CHANNELS + 0] = ccf_57_0;
    }
  }
  
  // End SAIF power toggle data capture
  set_power_toggle(POWER_TOGGLE_OFF);
} // END ccf_3


void calcBlc_3(const Image<vector32>& in, Image<vector32>& out
	, signed int tap_blc_offsetGr_0_s
	, signed int tap_blc_offsetR_0_s
	, signed int tap_blc_offsetB_0_s
	, signed int tap_blc_offsetGb_0_s
	, unsigned int tap_blc_gainGR_0_s
	, unsigned int tap_blc_gainR_0_s
	, unsigned int tap_blc_gainB_0_s
	, unsigned int tap_blc_gainGb_0_s
	, unsigned int tap_blc_shift_0_s
	, unsigned int tap_blc_limit_0_s
)
{
  // Set up the tap values
  const register vector32 tap_blc_offsetGr_0 = mv16_sv(tap_blc_offsetGr_0_s);
  const register vector32 tap_blc_offsetR_0 = mv16_sv(tap_blc_offsetR_0_s);
  const register vector32 tap_blc_offsetB_0 = mv16_sv(tap_blc_offsetB_0_s);
  const register vector32 tap_blc_offsetGb_0 = mv16_sv(tap_blc_offsetGb_0_s);
  const register vector32 tap_blc_gainGR_0 = mv16_sv(tap_blc_gainGR_0_s);
  const register vector32 tap_blc_gainR_0 = mv16_sv(tap_blc_gainR_0_s);
  const register vector32 tap_blc_gainB_0 = mv16_sv(tap_blc_gainB_0_s);
  const register vector32 tap_blc_gainGb_0 = mv16_sv(tap_blc_gainGb_0_s);
  const register vector32 tap_blc_shift_0 = mv16_sv(tap_blc_shift_0_s);
  const register vector32 tap_blc_limit_0 = mv16_sv(tap_blc_limit_0_s);
  
  // Set up the constant values
  const register vector32 c_0_0 = mv16_sv(0);
  const register vector32 c_255_0 = mv16_sv(255);
  const register vector32 c_0x1_0 = mv16_sv(0x1);
  const register vector32 c_0x0_0 = mv16_sv(0x0);
  const register vector32 c_1_0 = mv16_sv(1);
  const register vector32 c_2_0 = mv16_sv(2);
  const register vector32 c_344_0 = mv16_sv(344);
  const register vector32 c_34_0 = mv16_sv(34);
  const register vector32 c_1023_0 = mv16_sv(1023);
  const register vector32 c_128_0 = mv16_sv(128);
  const register vector32 c_9_0 = mv16_sv(9);
  
  const vector32 *in_ptr = in.mData; // use direct access to speed up inner loop
  vector32 *out_ptr = out.mData; // use direct access to speed up inner loop
  const int IN_WIDTH = in.width();
  const int IN_HEIGHT = in.height();
  const int IN_CHANNELS = 1; // use static value to allow more compiler optimization
  const int OUT_CHANNELS = 1; /// use static value to allow more compiler optimization
  
  // Turn on SAIF power toggle data capture
  set_power_toggle(POWER_TOGGLE_ON);
  for(int y = 0; y < in.height(); y++){
    // DEBUG: y_min=0, y_max=0, y_padding_ofst=0
    // declare the registers storing the stencil window
    register vector32 cropSpecial0Node_pp_0_0;
    
    // load the stencil window for each scan of row
    
    for(int x = 0; x < IN_WIDTH - 0; x++){
      // not on X boundry, common case
      // shift the stencil window, and load the new input pixel
      
      // load the update stencil
      cropSpecial0Node_pp_0_0 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (x+0)*IN_CHANNELS + 0];
      
      // Start operation
      vector32 centroid_pos_0 = mv16_sv(x);
      vector32 centroid_pos_1 = mv16_sv(y);
      vector32 ct8_7_0 = c_0_0;
      vector32 calcBlc_2_0 = tap_blc_offsetGr_0;
      vector32 ct8_0 = c_0_0;
      vector32 calcBlc_24_0 = tap_blc_gainGb_0;
      vector32 lambda_onfcam4ccmt_line101_0 = c_2_0;
      vector32 lambda_nfcam4defst_line56_0 = c_0x0_0;
      vector32 calcBlc_18_0 = tap_blc_gainR_0;
      vector32 cnr_0 = c_1023_0;
      vector32 lambda_nfcam4defst_line56_7_0 = c_344_0;
      vector32 calcBlc_4_0 = tap_blc_offsetR_0;
      vector32 calcBlc_69_pack_1 = ct8_0;
      vector32 calcBlc_10_0 = tap_blc_offsetGb_0;
      vector32 calcBlc_7_0 = tap_blc_offsetB_0;
      vector32 calcBlc_32_0 = c_9_0;
      vector32 calcBlc_77_pack_1 = tap_blc_limit_0;
      vector32 calcBlc_21_0 = tap_blc_gainB_0;
      vector32 calcBlc_28_0 = tap_blc_shift_0;
      vector32 ct8_4_0 = c_0_0;
      vector32 lambda_nfcam4defst_line56_5_0 = c_0x1_0;
      vector32 ct8_14_0 = c_0_0;
      vector32 ct8_15_0 = add16_vv(centroid_pos_0, ct8_14_0);
      vector32 ct8_16_0 = add16_vv(ct8_15_0, ct8_7_0);
      vector32 calcBlc_46_0 = cropSpecial0Node_pp_0_0;
      vector32 ct8_2_0 = c_1_0;
      vector32 lambda_nfcam4defst_line56_2_0 = mux16_vv(lambda_nfcam4defst_line56_0, ct8_2_0, lambda_onfcam4ccmt_line101_0);
      vector32 lambda_nfcam4defst_line56_3_0 = mux16_vv(lambda_nfcam4defst_line56_0, ct8_0, lambda_nfcam4defst_line56_2_0);
      vector32 calcBlc_30_0 = c_128_0;
      vector32 calcBlc_16_0 = tap_blc_gainGR_0;
      vector32 lambda_nfcam4defst_line56_4_0 = mux16_vv(lambda_nfcam4defst_line56_0, ct8_2_0, lambda_nfcam4defst_line56_3_0);
      vector32 lambda_nfcam4defst_line56_6_0 = mux16_vv(lambda_nfcam4defst_line56_5_0, ct8_0, lambda_nfcam4defst_line56_4_0);
      vector32 lambda_nfcam4defst_line56_8_0 = ne16_vv(lambda_nfcam4defst_line56_6_0, lambda_onfcam4ccmt_line101_0);
      vector32 ct8_9_0 = c_255_0;
      vector32 ct8_10_0 = sub16_vv(ct8_9_0, centroid_pos_1);
      vector32 calcBlc_70_pack_1 = cnr_0;
      vector32 lambda_nfcam4defst_line49_5_0 = c_34_0;
      vector32 ct8_11_0 = c_0_0;
      vector32 ct8_12_0 = add16_vv(ct8_10_0, ct8_11_0);
      vector32 ct8_13_0 = add16_vv(ct8_12_0, ct8_4_0);
      vector32 lambda_nfcam4defst_line64_11_0 = add16_vv(ct8_13_0, lambda_nfcam4defst_line56_6_0);
      vector32 lambda_nfcam4defst_line64_12_0 = and16_vv(lambda_nfcam4defst_line64_11_0, ct8_2_0);
      vector32 lambda_nfcam4defst_line64_13_0 = ne16_vv(lambda_nfcam4defst_line64_12_0, ct8_0);
      vector32 lambda_nfcam4defst_line64_14_0 = not16_vv(lambda_nfcam4defst_line64_13_0);
      vector32 lambda_nfcam4defst_line49_0 = mux16_vv(lambda_nfcam4defst_line56_0, ct8_0, lambda_onfcam4ccmt_line101_0);
      vector32 lambda_nfcam4defst_line49_2_0 = mux16_vv(lambda_nfcam4defst_line56_0, ct8_2_0, lambda_nfcam4defst_line49_0);
      vector32 lambda_nfcam4defst_line49_3_0 = mux16_vv(lambda_nfcam4defst_line56_0, ct8_2_0, lambda_nfcam4defst_line49_2_0);
      vector32 lambda_nfcam4defst_line49_4_0 = mux16_vv(lambda_nfcam4defst_line56_5_0, ct8_0, lambda_nfcam4defst_line49_3_0);
      vector32 lambda_nfcam4defst_line49_6_0 = ne16_vv(lambda_nfcam4defst_line49_4_0, lambda_onfcam4ccmt_line101_0);
      vector32 lambda_nfcam4defst_line64_15_0 = add16_vv(ct8_16_0, lambda_nfcam4defst_line49_4_0);
      vector32 lambda_nfcam4defst_line64_16_0 = and16_vv(lambda_nfcam4defst_line64_15_0, ct8_2_0);
      vector32 lambda_nfcam4defst_line64_17_0 = ne16_vv(lambda_nfcam4defst_line64_16_0, ct8_0);
      vector32 lambda_nfcam4defst_line64_18_0 = not16_vv(lambda_nfcam4defst_line64_17_0);
      vector32 lambda_nfcam4defst_line80_3_0 = and16_vv(lambda_nfcam4defst_line64_14_0, lambda_nfcam4defst_line64_17_0);
      vector32 lambda_nfcam4defst_line72_3_0 = and16_vv(lambda_nfcam4defst_line64_13_0, lambda_nfcam4defst_line64_18_0);
      vector32 lambda_nfcam4defst_line72_4_0 = mux16_vv(lambda_nfcam4defst_line72_3_0, ct8_2_0, ct8_0);
      vector32 calcBlc_58_0 = mult16_vv(lambda_nfcam4defst_line72_4_0, calcBlc_7_0);
      vector32 calcBlc_59_0 = mult16_vv(lambda_nfcam4defst_line72_4_0, calcBlc_21_0);
      vector32 lambda_nfcam4defst_line88_3_0 = and16_vv(lambda_nfcam4defst_line64_13_0, lambda_nfcam4defst_line64_17_0);
      vector32 lambda_nfcam4defst_line88_4_0 = mux16_vv(lambda_nfcam4defst_line88_3_0, ct8_2_0, ct8_0);
      vector32 calcBlc_66_0 = mult16_vv(lambda_nfcam4defst_line88_4_0, calcBlc_10_0);
      vector32 calcBlc_71_0 = mult16_vv(lambda_nfcam4defst_line88_4_0, calcBlc_24_0);
      vector32 lambda_nfcam4defst_line64_19_0 = and16_vv(lambda_nfcam4defst_line64_14_0, lambda_nfcam4defst_line64_18_0);
      vector32 lambda_nfcam4defst_line64_20_0 = mux16_vv(lambda_nfcam4defst_line64_19_0, ct8_2_0, ct8_0);
      vector32 calcBlc_56_0 = mult16_vv(lambda_nfcam4defst_line64_20_0, calcBlc_2_0);
      vector32 calcBlc_57_0 = mult16_vv(lambda_nfcam4defst_line64_20_0, calcBlc_16_0);
      vector32 lambda_nfcam4defst_line80_4_0 = mux16_vv(lambda_nfcam4defst_line80_3_0, ct8_2_0, ct8_0);
      vector32 calcBlc_60_0 = mult16_vv(lambda_nfcam4defst_line80_4_0, calcBlc_4_0);
      vector32 calcBlc_61_0 = add16_vv(calcBlc_56_0, calcBlc_60_0);
      vector32 calcBlc_62_0 = add16_vv(calcBlc_61_0, calcBlc_58_0);
      vector32 calcBlc_67_0 = add16_vv(calcBlc_62_0, calcBlc_66_0);
      vector32 calcBlc_68_0 = add16_vv(calcBlc_46_0, calcBlc_67_0);
      vector32 calcBlc_69_pack_0 = calcBlc_68_0;
      // max calcBlc_69_0 <= (calcBlc_69_pack_1 , calcBlc_69_pack_0)
      vector32 calcBlc_69_0_cotmp_1 = max16_vv(calcBlc_69_pack_1, calcBlc_69_pack_0);
      vector32 calcBlc_69_0 = calcBlc_69_0_cotmp_1;

      vector32 calcBlc_70_pack_0 = calcBlc_69_0;
      // min calcBlc_70_0 <= (calcBlc_70_pack_1 , calcBlc_70_pack_0)
      vector32 calcBlc_70_0_cotmp_1 = min16_vv(calcBlc_70_pack_1, calcBlc_70_pack_0);
      vector32 calcBlc_70_0 = calcBlc_70_0_cotmp_1;

      vector32 calcBlc_63_0 = mult16_vv(lambda_nfcam4defst_line80_4_0, calcBlc_18_0);
      vector32 calcBlc_64_0 = add16_vv(calcBlc_57_0, calcBlc_63_0);
      vector32 calcBlc_65_0 = add16_vv(calcBlc_64_0, calcBlc_59_0);
      vector32 calcBlc_72_0 = add16_vv(calcBlc_65_0, calcBlc_71_0);
      vector32 calcBlc_73_0 = mult16_vv(calcBlc_70_0, calcBlc_72_0);
      vector32 calcBlc_74_0 = lshift16_vv(calcBlc_73_0, calcBlc_28_0);
      vector32 calcBlc_75_0 = add16_vv(calcBlc_74_0, calcBlc_30_0);
      vector32 calcBlc_76_0 = rshift16_vv(calcBlc_75_0, calcBlc_32_0);
      vector32 calcBlc_77_pack_0 = calcBlc_76_0;
      // min calcBlc_77_0 <= (calcBlc_77_pack_1 , calcBlc_77_pack_0)
      vector32 calcBlc_77_0_cotmp_1 = min16_vv(calcBlc_77_pack_1, calcBlc_77_pack_0);
      vector32 calcBlc_77_0 = calcBlc_77_0_cotmp_1;

      vector32 calcBlc_78_0 = calcBlc_77_0;
      out_ptr[y*IN_WIDTH*OUT_CHANNELS + x*OUT_CHANNELS + 0] = calcBlc_78_0;
    }
  }
  
  // End SAIF power toggle data capture
  set_power_toggle(POWER_TOGGLE_OFF);
} // END calcBlc_3


void dpc_3(const Image<vector32>& in, Image<vector32>& out
	, unsigned int tap_dpc_edgeThrLow_0_s
	, unsigned int tap_dpc_edgeThrHigh_0_s
	, unsigned int tap_dpc_decisionThr_0_s
	, unsigned int tap_dpc_maxDiffRes_0_s
	, unsigned int tap_dpc_coldPixThr_0_s
	, unsigned int tap_dpc_coldPixFctr_0_s
	, unsigned int tap_dpc_hotPixThr_0_s
	, unsigned int tap_dpc_hotPixFctr_0_s
)
{
  // Set up the tap values
  const register vector32 tap_dpc_edgeThrLow_0 = mv16_sv(tap_dpc_edgeThrLow_0_s);
  const register vector32 tap_dpc_edgeThrHigh_0 = mv16_sv(tap_dpc_edgeThrHigh_0_s);
  const register vector32 tap_dpc_decisionThr_0 = mv16_sv(tap_dpc_decisionThr_0_s);
  const register vector32 tap_dpc_maxDiffRes_0 = mv16_sv(tap_dpc_maxDiffRes_0_s);
  const register vector32 tap_dpc_coldPixThr_0 = mv16_sv(tap_dpc_coldPixThr_0_s);
  const register vector32 tap_dpc_coldPixFctr_0 = mv16_sv(tap_dpc_coldPixFctr_0_s);
  const register vector32 tap_dpc_hotPixThr_0 = mv16_sv(tap_dpc_hotPixThr_0_s);
  const register vector32 tap_dpc_hotPixFctr_0 = mv16_sv(tap_dpc_hotPixFctr_0_s);
  
  // Set up the constant values
  const register vector32 c_1023_0 = mv16_sv(1023);
  const register vector32 c_4_0 = mv16_sv(4);
  const register vector32 c_3_0 = mv16_sv(3);
  const register vector32 c_0_0 = mv16_sv(0);
  const register vector32 c_1_0 = mv16_sv(1);
  const register vector32 c_2_0 = mv16_sv(2);
  
  const vector32 *in_ptr = in.mData; // use direct access to speed up inner loop
  vector32 *out_ptr = out.mData; // use direct access to speed up inner loop
  const int IN_WIDTH = in.width();
  const int IN_HEIGHT = in.height();
  const int IN_CHANNELS = 1; // use static value to allow more compiler optimization
  const int OUT_CHANNELS = 1; /// use static value to allow more compiler optimization
  
  // Turn on SAIF power toggle data capture
  set_power_toggle(POWER_TOGGLE_ON);
  for(int y = 0; y < in.height(); y++){
    // DEBUG: y_min=-2, y_max=2, y_padding_ofst=2
    // declare the registers storing the stencil window
    register vector32 calcBlc_78_pp_4_4;
    register vector32 calcBlc_78_pp_4_3;
    register vector32 calcBlc_78_pp_4_2;
    register vector32 calcBlc_78_pp_4_1;
    register vector32 calcBlc_78_pp_4_0;
    register vector32 calcBlc_78_pp_3_4;
    register vector32 calcBlc_78_pp_3_3;
    register vector32 calcBlc_78_pp_3_2;
    register vector32 calcBlc_78_pp_3_1;
    register vector32 calcBlc_78_pp_3_0;
    register vector32 calcBlc_78_pp_2_4;
    register vector32 calcBlc_78_pp_2_3;
    register vector32 calcBlc_78_pp_2_2;
    register vector32 calcBlc_78_pp_2_1;
    register vector32 calcBlc_78_pp_2_0;
    register vector32 calcBlc_78_pp_1_4;
    register vector32 calcBlc_78_pp_1_3;
    register vector32 calcBlc_78_pp_1_2;
    register vector32 calcBlc_78_pp_1_1;
    register vector32 calcBlc_78_pp_1_0;
    register vector32 calcBlc_78_pp_0_4;
    register vector32 calcBlc_78_pp_0_3;
    register vector32 calcBlc_78_pp_0_2;
    register vector32 calcBlc_78_pp_0_1;
    register vector32 calcBlc_78_pp_0_0;
    
    // load the stencil window for each scan of row
    calcBlc_78_pp_1_4 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 0];
    calcBlc_78_pp_1_4 = getl16_vv(calcBlc_78_pp_1_4);
    calcBlc_78_pp_1_3 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 0];
    calcBlc_78_pp_1_3 = getl16_vv(calcBlc_78_pp_1_3);
    calcBlc_78_pp_1_2 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 0];
    calcBlc_78_pp_1_2 = getl16_vv(calcBlc_78_pp_1_2);
    calcBlc_78_pp_1_1 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 0];
    calcBlc_78_pp_1_1 = getl16_vv(calcBlc_78_pp_1_1);
    calcBlc_78_pp_1_0 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -2)*IN_CHANNELS + 0];
    calcBlc_78_pp_1_0 = getl16_vv(calcBlc_78_pp_1_0);
    calcBlc_78_pp_2_4 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 0];
    calcBlc_78_pp_2_4 = getl16_vv(calcBlc_78_pp_2_4);
    calcBlc_78_pp_2_3 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 0];
    calcBlc_78_pp_2_3 = getl16_vv(calcBlc_78_pp_2_3);
    calcBlc_78_pp_2_2 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 0];
    calcBlc_78_pp_2_2 = getl16_vv(calcBlc_78_pp_2_2);
    calcBlc_78_pp_2_1 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 0];
    calcBlc_78_pp_2_1 = getl16_vv(calcBlc_78_pp_2_1);
    calcBlc_78_pp_2_0 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (IN_WIDTH -1)*IN_CHANNELS + 0];
    calcBlc_78_pp_2_0 = getl16_vv(calcBlc_78_pp_2_0);
    calcBlc_78_pp_3_4 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 0];
    calcBlc_78_pp_3_3 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 0];
    calcBlc_78_pp_3_2 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 0];
    calcBlc_78_pp_3_1 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 0];
    calcBlc_78_pp_3_0 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (0)*IN_CHANNELS + 0];
    calcBlc_78_pp_4_4 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 0];
    calcBlc_78_pp_4_3 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 0];
    calcBlc_78_pp_4_2 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 0];
    calcBlc_78_pp_4_1 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 0];
    calcBlc_78_pp_4_0 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (1)*IN_CHANNELS + 0];
    
    for(int x = 0; x < IN_WIDTH - 2; x++){
      // not on X boundry, common case
      // shift the stencil window, and load the new input pixel
      calcBlc_78_pp_0_4 = calcBlc_78_pp_1_4;
      calcBlc_78_pp_0_3 = calcBlc_78_pp_1_3;
      calcBlc_78_pp_0_2 = calcBlc_78_pp_1_2;
      calcBlc_78_pp_0_1 = calcBlc_78_pp_1_1;
      calcBlc_78_pp_0_0 = calcBlc_78_pp_1_0;
      calcBlc_78_pp_1_4 = calcBlc_78_pp_2_4;
      calcBlc_78_pp_1_3 = calcBlc_78_pp_2_3;
      calcBlc_78_pp_1_2 = calcBlc_78_pp_2_2;
      calcBlc_78_pp_1_1 = calcBlc_78_pp_2_1;
      calcBlc_78_pp_1_0 = calcBlc_78_pp_2_0;
      calcBlc_78_pp_2_4 = calcBlc_78_pp_3_4;
      calcBlc_78_pp_2_3 = calcBlc_78_pp_3_3;
      calcBlc_78_pp_2_2 = calcBlc_78_pp_3_2;
      calcBlc_78_pp_2_1 = calcBlc_78_pp_3_1;
      calcBlc_78_pp_2_0 = calcBlc_78_pp_3_0;
      calcBlc_78_pp_3_4 = calcBlc_78_pp_4_4;
      calcBlc_78_pp_3_3 = calcBlc_78_pp_4_3;
      calcBlc_78_pp_3_2 = calcBlc_78_pp_4_2;
      calcBlc_78_pp_3_1 = calcBlc_78_pp_4_1;
      calcBlc_78_pp_3_0 = calcBlc_78_pp_4_0;
      
      // load the update stencil
      calcBlc_78_pp_4_4 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (x+2)*IN_CHANNELS + 0];
      calcBlc_78_pp_4_3 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (x+2)*IN_CHANNELS + 0];
      calcBlc_78_pp_4_2 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (x+2)*IN_CHANNELS + 0];
      calcBlc_78_pp_4_1 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (x+2)*IN_CHANNELS + 0];
      calcBlc_78_pp_4_0 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (x+2)*IN_CHANNELS + 0];
      
      // Start operation
      vector32 mean2_25_pack_5 = calcBlc_78_pp_3_0;
      vector32 mean3_25_pack_1 = calcBlc_78_pp_2_3;
      vector32 cnr_2_0 = c_1023_0;
      vector32 c_42_0 = calcBlc_78_pp_3_1;
      vector32 c_32_0 = calcBlc_78_pp_4_2;
      vector32 mean2_25_pack_3 = calcBlc_78_pp_3_2;
      vector32 mean2_25_pack_1 = calcBlc_78_pp_3_4;
      vector32 mean3_25_pack_5 = calcBlc_78_pp_4_1;
      vector32 lambda_onfcam4dpct_line120_230_0 = sub16_vv(calcBlc_78_pp_2_3, calcBlc_78_pp_4_3);
      vector32 mean3_25_pack_3 = calcBlc_78_pp_0_1;
      vector32 lambda_onfcam4dpct_line120_243_0 = sub16_vv(calcBlc_78_pp_1_3, calcBlc_78_pp_1_1);
      vector32 lambda_onfcam4dpct_line120_79_0 = c_1_0;
      vector32 mean2_23_pack_3 = calcBlc_78_pp_3_2;
      vector32 mean3_23_pack_0 = calcBlc_78_pp_0_3;
      vector32 lambda_onfcam4dpct_line120_219_pack_0 = calcBlc_78_pp_2_4;
      vector32 mean3_23_pack_2 = calcBlc_78_pp_4_3;
      vector32 lambda_onfcam4dpct_line120_205_0 = sub16_vv(calcBlc_78_pp_2_4, calcBlc_78_pp_2_2);
      vector32 lambda_onfcam4dpct_line120_206_0 = abs16_vv(lambda_onfcam4dpct_line120_205_0);
      vector32 mean1_45_0 = add16_vv(calcBlc_78_pp_1_3, calcBlc_78_pp_3_3);
      vector32 mean2_23_pack_1 = calcBlc_78_pp_3_4;
      vector32 c_35_0 = calcBlc_78_pp_2_3;
      vector32 srp_2_0 = c_2_0;
      vector32 lambda_onfcam4dpct_line120_244_0 = abs16_vv(lambda_onfcam4dpct_line120_243_0);
      vector32 c_39_0 = calcBlc_78_pp_3_2;
      vector32 ct8_19_0 = c_1_0;
      vector32 lambda_onfcam4dpct_line120_258_0 = sub16_vv(calcBlc_78_pp_1_4, calcBlc_78_pp_1_2);
      vector32 lambda_onfcam4dpct_line120_259_0 = abs16_vv(lambda_onfcam4dpct_line120_258_0);
      vector32 dpc_4_0 = tap_dpc_coldPixFctr_0;
      vector32 lambda_onfcam4dpct_line120_213_0 = add16_vv(calcBlc_78_pp_0_2, calcBlc_78_pp_4_2);
      vector32 c_31_0 = calcBlc_78_pp_0_2;
      vector32 lambda_onfcam4dpct_line120_225_0 = sub16_vv(calcBlc_78_pp_0_3, calcBlc_78_pp_2_3);
      vector32 mean3_23_pack_5 = calcBlc_78_pp_4_1;
      vector32 mean4_15_0 = add16_vv(mean1_45_0, calcBlc_78_pp_1_1);
      vector32 mean3_25_pack_0 = calcBlc_78_pp_0_3;
      vector32 lambda_onfcam4dpct_line120_250_0 = sub16_vv(calcBlc_78_pp_2_1, calcBlc_78_pp_4_1);
      vector32 lambda_onfcam4dpct_line120_251_0 = abs16_vv(lambda_onfcam4dpct_line120_250_0);
      vector32 lambda_nfcam4defst_line111_0 = inv16_vv(ct8_19_0);
      vector32 lambda_onfcam4dpct_line120_90_0 = tap_dpc_maxDiffRes_0;
      vector32 lambda_onfcam4dpct_line120_91_0 = lshift16_vv(ct8_19_0, lambda_onfcam4dpct_line120_90_0);
      vector32 lambda_onfcam4dpct_line120_292_pack_2 = lambda_onfcam4dpct_line120_91_0;
      vector32 c_41_0 = calcBlc_78_pp_1_1;
      vector32 lambda_onfcam4dpct_line120_241_0 = sub16_vv(calcBlc_78_pp_2_3, calcBlc_78_pp_2_1);
      vector32 c_38_0 = calcBlc_78_pp_1_2;
      vector32 c_33_0 = calcBlc_78_pp_2_0;
      vector32 lambda_onfcam4dpct_line120_242_0 = abs16_vv(lambda_onfcam4dpct_line120_241_0);
      vector32 lambda_onfcam4dpct_line120_211_pack_1 = calcBlc_78_pp_4_2;
      vector32 srp_4_0 = c_2_0;
      vector32 ct8_17_0 = c_3_0;
      vector32 mean1_44_0 = add16_vv(calcBlc_78_pp_0_3, calcBlc_78_pp_2_3);
      vector32 c_30_0 = calcBlc_78_pp_2_4;
      vector32 lambda_onfcam4dpct_line120_61_0 = tap_dpc_edgeThrHigh_0;
      vector32 lambda_onfcam4ccmt_line101_2_0 = c_2_0;
      vector32 lambda_onfcam4dpct_line120_209_0 = sub16_vv(calcBlc_78_pp_2_2, calcBlc_78_pp_4_2);
      vector32 lambda_onfcam4dpct_line120_210_0 = abs16_vv(lambda_onfcam4dpct_line120_209_0);
      vector32 lambda_onfcam4dpct_line120_32_0 = tap_dpc_edgeThrLow_0;
      vector32 mean2_23_pack_2 = calcBlc_78_pp_1_2;
      vector32 mean1_48_0 = add16_vv(calcBlc_78_pp_1_4, calcBlc_78_pp_3_4);
      vector32 mean4_20_0 = add16_vv(mean1_48_0, calcBlc_78_pp_1_2);
      vector32 mean4_21_0 = add16_vv(mean4_20_0, calcBlc_78_pp_3_2);
      vector32 mean2_21_0 = add16_vv(mean4_21_0, calcBlc_78_pp_1_0);
      vector32 mean2_22_0 = add16_vv(mean2_21_0, calcBlc_78_pp_3_0);
      vector32 mean4_16_0 = add16_vv(mean4_15_0, calcBlc_78_pp_3_1);
      vector32 mean4_17_0 = mean4_16_0;
      vector32 dpc_16_0 = tap_dpc_hotPixThr_0;
      vector32 lambda_onfcam4dpct_line120_234_0 = sub16_vv(calcBlc_78_pp_1_2, calcBlc_78_pp_3_2);
      vector32 lambda_onfcam4dpct_line120_271_0 = sub16_vv(calcBlc_78_pp_3_2, calcBlc_78_pp_3_0);
      vector32 lambda_onfcam4dpct_line120_267_0 = sub16_vv(calcBlc_78_pp_3_4, calcBlc_78_pp_3_2);
      vector32 lambda_onfcam4dpct_line120_268_0 = abs16_vv(lambda_onfcam4dpct_line120_267_0);
      vector32 lambda_onfcam4dpct_line120_227_0 = sub16_vv(calcBlc_78_pp_1_3, calcBlc_78_pp_3_3);
      vector32 mean1_46_0 = add16_vv(mean1_44_0, calcBlc_78_pp_4_3);
      vector32 mean1_47_0 = add16_vv(mean1_46_0, calcBlc_78_pp_0_1);
      vector32 mean3_21_0 = add16_vv(mean1_47_0, calcBlc_78_pp_2_1);
      vector32 mean3_22_0 = add16_vv(mean3_21_0, calcBlc_78_pp_4_1);
      vector32 mean2_23_pack_4 = calcBlc_78_pp_1_0;
      vector32 lambda_onfcam4dpct_line120_272_0 = abs16_vv(lambda_onfcam4dpct_line120_271_0);
      vector32 c_29_0 = calcBlc_78_pp_2_2;
      vector32 mean1_33_0 = add16_vv(calcBlc_78_pp_0_4, calcBlc_78_pp_2_4);
      vector32 mean1_34_0 = add16_vv(mean1_33_0, calcBlc_78_pp_4_4);
      vector32 mean1_35_0 = add16_vv(mean1_34_0, calcBlc_78_pp_0_2);
      vector32 mean1_36_0 = add16_vv(mean1_35_0, calcBlc_78_pp_4_2);
      vector32 srp_0 = c_4_0;
      vector32 dpc_103_pack_1 = cnr_2_0;
      vector32 mean2_25_pack_2 = calcBlc_78_pp_1_2;
      vector32 mean2_23_pack_0 = calcBlc_78_pp_1_4;
      vector32 lambda_onfcam4dpct_line120_261_0 = sub16_vv(calcBlc_78_pp_1_2, calcBlc_78_pp_1_0);
      vector32 lambda_onfcam4dpct_line120_262_0 = abs16_vv(lambda_onfcam4dpct_line120_261_0);
      vector32 mean2_25_pack_0 = calcBlc_78_pp_1_4;
      vector32 lambda_onfcam4dpct_line120_235_0 = abs16_vv(lambda_onfcam4dpct_line120_234_0);
      vector32 dpc_17_0 = tap_dpc_hotPixFctr_0;
      vector32 lambda_onfcam4dpct_line120_238_0 = sub16_vv(calcBlc_78_pp_0_1, calcBlc_78_pp_2_1);
      vector32 lambda_onfcam4dpct_line120_239_0 = abs16_vv(lambda_onfcam4dpct_line120_238_0);
      vector32 mean2_25_pack_4 = calcBlc_78_pp_1_0;
      // min mean2_25_0 <= (mean2_25_pack_5 , mean2_25_pack_4 , mean2_25_pack_3 , mean2_25_pack_2 , mean2_25_pack_1 , mean2_25_pack_0)
      vector32 mean2_25_0_cotmp_1 = min16_vv(mean2_25_pack_5, mean2_25_pack_4);
      vector32 mean2_25_0_cotmp_2 = min16_vv(mean2_25_0_cotmp_1, mean2_25_pack_3);
      vector32 mean2_25_0_cotmp_3 = min16_vv(mean2_25_0_cotmp_2, mean2_25_pack_2);
      vector32 mean2_25_0_cotmp_4 = min16_vv(mean2_25_0_cotmp_3, mean2_25_pack_1);
      vector32 mean2_25_0_cotmp_5 = min16_vv(mean2_25_0_cotmp_4, mean2_25_pack_0);
      vector32 mean2_25_0 = mean2_25_0_cotmp_5;

      vector32 mean3_23_pack_1 = calcBlc_78_pp_2_3;
      vector32 dpc_3_0 = tap_dpc_coldPixThr_0;
      vector32 lambda_onfcam4dpct_line120_221_0 = add16_vv(calcBlc_78_pp_2_4, calcBlc_78_pp_2_0);
      vector32 lambda_onfcam4dpct_line120_222_0 = lambda_onfcam4dpct_line120_221_0;
      vector32 lambda_onfcam4dpct_line120_223_0 = add16_vv(lambda_onfcam4dpct_line120_222_0, ct8_19_0);
      vector32 lambda_onfcam4dpct_line120_248_0 = sub16_vv(calcBlc_78_pp_3_3, calcBlc_78_pp_3_1);
      vector32 lambda_onfcam4dpct_line120_249_0 = abs16_vv(lambda_onfcam4dpct_line120_248_0);
      vector32 srp_3_0 = c_2_0;
      vector32 mean3_23_pack_3 = calcBlc_78_pp_0_1;
      vector32 lambda_onfcam4dpct_line120_231_0 = abs16_vv(lambda_onfcam4dpct_line120_230_0);
      vector32 lambda_onfcam4dpct_line120_226_0 = abs16_vv(lambda_onfcam4dpct_line120_225_0);
      vector32 lambda_onfcam4dpct_line120_260_0 = add16_vv(lambda_onfcam4dpct_line120_259_0, lambda_onfcam4dpct_line120_244_0);
      vector32 lambda_onfcam4dpct_line120_263_0 = add16_vv(lambda_onfcam4dpct_line120_260_0, lambda_onfcam4dpct_line120_262_0);
      vector32 lambda_onfcam4dpct_line120_264_0 = add16_vv(lambda_onfcam4dpct_line120_263_0, lambda_onfcam4dpct_line120_206_0);
      vector32 lambda_onfcam4dpct_line120_81_0 = tap_dpc_decisionThr_0;
      vector32 mean1_37_0 = add16_vv(mean1_36_0, calcBlc_78_pp_0_0);
      vector32 mean1_38_0 = add16_vv(mean1_37_0, calcBlc_78_pp_2_0);
      vector32 mean1_39_0 = add16_vv(mean1_38_0, calcBlc_78_pp_4_0);
      vector32 mean1_40_0 = mean1_39_0;
      vector32 mean1_41_0 = add16_vv(mean1_40_0, srp_0);
      vector32 mean1_42_0 = rshift16_vv(mean1_41_0, ct8_17_0);
      vector32 lambda_onfcam4dpct_line120_219_pack_1 = calcBlc_78_pp_2_0;
      vector32 mean2_23_pack_5 = calcBlc_78_pp_3_0;
      // max mean2_23_0 <= (mean2_23_pack_5 , mean2_23_pack_4 , mean2_23_pack_3 , mean2_23_pack_2 , mean2_23_pack_1 , mean2_23_pack_0)
      vector32 mean2_23_0_cotmp_1 = max16_vv(mean2_23_pack_5, mean2_23_pack_4);
      vector32 mean2_23_0_cotmp_2 = max16_vv(mean2_23_0_cotmp_1, mean2_23_pack_3);
      vector32 mean2_23_0_cotmp_3 = max16_vv(mean2_23_0_cotmp_2, mean2_23_pack_2);
      vector32 mean2_23_0_cotmp_4 = max16_vv(mean2_23_0_cotmp_3, mean2_23_pack_1);
      vector32 mean2_23_0_cotmp_5 = max16_vv(mean2_23_0_cotmp_4, mean2_23_pack_0);
      vector32 mean2_23_0 = mean2_23_0_cotmp_5;

      vector32 mean3_25_pack_2 = calcBlc_78_pp_4_3;
      // max lambda_onfcam4dpct_line120_219_0 <= (lambda_onfcam4dpct_line120_219_pack_1 , lambda_onfcam4dpct_line120_219_pack_0)
      vector32 lambda_onfcam4dpct_line120_219_0_cotmp_1 = max16_vv(lambda_onfcam4dpct_line120_219_pack_1, lambda_onfcam4dpct_line120_219_pack_0);
      vector32 lambda_onfcam4dpct_line120_219_0 = lambda_onfcam4dpct_line120_219_0_cotmp_1;

      vector32 lambda_onfcam4dpct_line120_220_0 = lambda_onfcam4dpct_line120_219_0;
      vector32 lambda_onfcam4dpct_line120_295_pack_2 = lambda_onfcam4dpct_line120_91_0;
      vector32 c_40_0 = calcBlc_78_pp_2_1;
      vector32 mean2_24_0 = sub16_vv(mean2_22_0, mean2_23_0);
      vector32 mean2_26_0 = sub16_vv(mean2_24_0, mean2_25_0);
      vector32 mean2_27_0 = mean2_26_0;
      vector32 mean2_28_0 = add16_vv(mean2_27_0, lambda_onfcam4ccmt_line101_2_0);
      vector32 mean2_29_0 = rshift16_vv(mean2_28_0, srp_4_0);
      vector32 mean2_30_0 = sub16_vv(cnr_2_0, mean2_29_0);
      vector32 l_3_0 = add16_vv(c_38_0, mean2_30_0);
      vector32 dpc_73_pack_9 = l_3_0;
      vector32 dpc_74_pack_9 = l_3_0;
      vector32 r_3_0 = add16_vv(c_39_0, mean2_30_0);
      vector32 dpc_73_pack_11 = r_3_0;
      vector32 dpc_74_pack_11 = r_3_0;
      vector32 lambda_onfcam4dpct_line120_207_0 = sub16_vv(calcBlc_78_pp_0_2, calcBlc_78_pp_2_2);
      vector32 lambda_onfcam4dpct_line120_208_0 = abs16_vv(lambda_onfcam4dpct_line120_207_0);
      vector32 lambda_onfcam4dpct_line120_214_0 = lambda_onfcam4dpct_line120_213_0;
      vector32 lambda_onfcam4dpct_line120_215_0 = add16_vv(lambda_onfcam4dpct_line120_214_0, ct8_19_0);
      vector32 lambda_onfcam4dpct_line120_216_0 = rshift16_vv(lambda_onfcam4dpct_line120_215_0, ct8_19_0);
      vector32 lambda_onfcam4dpct_line120_245_0 = sub16_vv(calcBlc_78_pp_1_1, calcBlc_78_pp_3_1);
      vector32 lambda_onfcam4dpct_line120_246_0 = abs16_vv(lambda_onfcam4dpct_line120_245_0);
      vector32 ct8_18_0 = c_0_0;
      vector32 dpc_102_pack_1 = ct8_18_0;
      vector32 lambda_onfcam4dpct_line120_211_pack_0 = calcBlc_78_pp_0_2;
      vector32 mean4_18_0 = rshift16_vv(mean4_17_0, srp_3_0);
      vector32 mean4_19_0 = sub16_vv(cnr_2_0, mean4_18_0);
      vector32 dl_3_0 = add16_vv(c_41_0, mean4_19_0);
      vector32 dpc_74_pack_3 = dl_3_0;
      vector32 dpc_73_pack_3 = dl_3_0;
      vector32 dr_3_0 = add16_vv(c_42_0, mean4_19_0);
      vector32 dpc_73_pack_5 = dr_3_0;
      vector32 dpc_74_pack_5 = dr_3_0;
      vector32 lambda_onfcam4dpct_line120_265_0 = add16_vv(lambda_onfcam4dpct_line120_264_0, lambda_onfcam4dpct_line120_242_0);
      vector32 c_36_0 = calcBlc_78_pp_1_3;
      vector32 ul_3_0 = add16_vv(c_36_0, mean4_19_0);
      vector32 dpc_74_pack_1 = ul_3_0;
      vector32 dpc_73_pack_1 = ul_3_0;
      vector32 lambda_onfcam4dpct_line120_224_0 = rshift16_vv(lambda_onfcam4dpct_line120_223_0, ct8_19_0);
      vector32 mean3_25_pack_4 = calcBlc_78_pp_2_1;
      vector32 c_37_0 = calcBlc_78_pp_3_3;
      vector32 ur_3_0 = add16_vv(c_37_0, mean4_19_0);
      vector32 dpc_73_pack_7 = ur_3_0;
      vector32 dpc_74_pack_7 = ur_3_0;
      // min mean3_25_0 <= (mean3_25_pack_5 , mean3_25_pack_4 , mean3_25_pack_3 , mean3_25_pack_2 , mean3_25_pack_1 , mean3_25_pack_0)
      vector32 mean3_25_0_cotmp_1 = min16_vv(mean3_25_pack_5, mean3_25_pack_4);
      vector32 mean3_25_0_cotmp_2 = min16_vv(mean3_25_0_cotmp_1, mean3_25_pack_3);
      vector32 mean3_25_0_cotmp_3 = min16_vv(mean3_25_0_cotmp_2, mean3_25_pack_2);
      vector32 mean3_25_0_cotmp_4 = min16_vv(mean3_25_0_cotmp_3, mean3_25_pack_1);
      vector32 mean3_25_0_cotmp_5 = min16_vv(mean3_25_0_cotmp_4, mean3_25_pack_0);
      vector32 mean3_25_0 = mean3_25_0_cotmp_5;

      // max lambda_onfcam4dpct_line120_211_0 <= (lambda_onfcam4dpct_line120_211_pack_1 , lambda_onfcam4dpct_line120_211_pack_0)
      vector32 lambda_onfcam4dpct_line120_211_0_cotmp_1 = max16_vv(lambda_onfcam4dpct_line120_211_pack_1, lambda_onfcam4dpct_line120_211_pack_0);
      vector32 lambda_onfcam4dpct_line120_211_0 = lambda_onfcam4dpct_line120_211_0_cotmp_1;

      vector32 lambda_onfcam4dpct_line120_212_0 = lambda_onfcam4dpct_line120_211_0;
      vector32 lambda_onfcam4dpct_line120_228_0 = abs16_vv(lambda_onfcam4dpct_line120_227_0);
      vector32 lambda_onfcam4dpct_line120_229_0 = add16_vv(lambda_onfcam4dpct_line120_226_0, lambda_onfcam4dpct_line120_228_0);
      vector32 lambda_onfcam4dpct_line120_232_0 = add16_vv(lambda_onfcam4dpct_line120_229_0, lambda_onfcam4dpct_line120_231_0);
      vector32 lambda_onfcam4dpct_line120_233_0 = add16_vv(lambda_onfcam4dpct_line120_232_0, lambda_onfcam4dpct_line120_208_0);
      vector32 lambda_onfcam4dpct_line120_236_0 = add16_vv(lambda_onfcam4dpct_line120_233_0, lambda_onfcam4dpct_line120_235_0);
      vector32 lambda_onfcam4dpct_line120_237_0 = add16_vv(lambda_onfcam4dpct_line120_236_0, lambda_onfcam4dpct_line120_210_0);
      vector32 lambda_onfcam4dpct_line120_240_0 = add16_vv(lambda_onfcam4dpct_line120_237_0, lambda_onfcam4dpct_line120_239_0);
      vector32 lambda_onfcam4dpct_line120_247_0 = add16_vv(lambda_onfcam4dpct_line120_240_0, lambda_onfcam4dpct_line120_246_0);
      vector32 lambda_onfcam4dpct_line120_252_0 = add16_vv(lambda_onfcam4dpct_line120_247_0, lambda_onfcam4dpct_line120_251_0);
      vector32 lambda_onfcam4dpct_line120_253_0 = lambda_onfcam4dpct_line120_252_0;
      vector32 lambda_onfcam4dpct_line120_254_0 = lt16_vv(lambda_onfcam4dpct_line120_253_0, lambda_onfcam4dpct_line120_32_0);
      vector32 lambda_onfcam4dpct_line120_255_0 = gt16_vv(lambda_onfcam4dpct_line120_253_0, lambda_onfcam4dpct_line120_61_0);
      vector32 lambda_onfcam4dpct_line120_256_0 = sub16_vv(lambda_onfcam4dpct_line120_32_0, lambda_onfcam4dpct_line120_253_0);
      vector32 lambda_onfcam4dpct_line120_292_pack_1 = lambda_onfcam4dpct_line120_256_0;
      vector32 lambda_onfcam4dpct_line120_257_0 = sub16_vv(lambda_onfcam4dpct_line120_253_0, lambda_onfcam4dpct_line120_61_0);
      vector32 lambda_onfcam4dpct_line120_295_pack_0 = lambda_onfcam4dpct_line120_257_0;
      vector32 mean1_43_0 = sub16_vv(cnr_2_0, mean1_42_0);
      vector32 rr_3_0 = add16_vv(c_32_0, mean1_43_0);
      vector32 dpc_73_pack_6 = rr_3_0;
      vector32 dpc_74_pack_6 = rr_3_0;
      vector32 ll_3_0 = add16_vv(c_31_0, mean1_43_0);
      vector32 dpc_73_pack_2 = ll_3_0;
      vector32 dd_3_0 = add16_vv(c_33_0, mean1_43_0);
      vector32 dpc_73_pack_4 = dd_3_0;
      vector32 dpc_74_pack_2 = ll_3_0;
      vector32 uu_3_0 = add16_vv(c_30_0, mean1_43_0);
      vector32 dpc_73_pack_0 = uu_3_0;
      vector32 dpc_74_pack_0 = uu_3_0;
      vector32 dpc_74_pack_4 = dd_3_0;
      vector32 lambda_onfcam4dpct_line120_217_0 = sub16_vv(calcBlc_78_pp_2_2, calcBlc_78_pp_2_0);
      vector32 lambda_onfcam4dpct_line120_218_0 = abs16_vv(lambda_onfcam4dpct_line120_217_0);
      vector32 lambda_onfcam4dpct_line120_266_0 = add16_vv(lambda_onfcam4dpct_line120_265_0, lambda_onfcam4dpct_line120_218_0);
      vector32 lambda_onfcam4dpct_line120_269_0 = add16_vv(lambda_onfcam4dpct_line120_266_0, lambda_onfcam4dpct_line120_268_0);
      vector32 lambda_onfcam4dpct_line120_270_0 = add16_vv(lambda_onfcam4dpct_line120_269_0, lambda_onfcam4dpct_line120_249_0);
      vector32 lambda_onfcam4dpct_line120_273_0 = add16_vv(lambda_onfcam4dpct_line120_270_0, lambda_onfcam4dpct_line120_272_0);
      vector32 lambda_onfcam4dpct_line120_274_0 = lambda_onfcam4dpct_line120_273_0;
      vector32 lambda_onfcam4dpct_line120_291_0 = sub16_vv(lambda_onfcam4dpct_line120_274_0, lambda_onfcam4dpct_line120_61_0);
      vector32 lambda_onfcam4dpct_line120_292_pack_0 = lambda_onfcam4dpct_line120_291_0;
      vector32 lambda_onfcam4dpct_line120_279_0 = lt16_vv(lambda_onfcam4dpct_line120_274_0, lambda_onfcam4dpct_line120_32_0);
      vector32 lambda_onfcam4dpct_line120_280_0 = and16_vv(lambda_onfcam4dpct_line120_279_0, lambda_onfcam4dpct_line120_255_0);
      // min lambda_onfcam4dpct_line120_292_0 <= (lambda_onfcam4dpct_line120_292_pack_2 , lambda_onfcam4dpct_line120_292_pack_1 , lambda_onfcam4dpct_line120_292_pack_0)
      vector32 lambda_onfcam4dpct_line120_292_0_cotmp_1 = min16_vv(lambda_onfcam4dpct_line120_292_pack_2, lambda_onfcam4dpct_line120_292_pack_1);
      vector32 lambda_onfcam4dpct_line120_292_0_cotmp_2 = min16_vv(lambda_onfcam4dpct_line120_292_0_cotmp_1, lambda_onfcam4dpct_line120_292_pack_0);
      vector32 lambda_onfcam4dpct_line120_292_0 = lambda_onfcam4dpct_line120_292_0_cotmp_2;

      vector32 lambda_onfcam4dpct_line120_294_0 = sub16_vv(lambda_onfcam4dpct_line120_32_0, lambda_onfcam4dpct_line120_274_0);
      vector32 lambda_onfcam4dpct_line120_295_pack_1 = lambda_onfcam4dpct_line120_294_0;
      // min lambda_onfcam4dpct_line120_295_0 <= (lambda_onfcam4dpct_line120_295_pack_2 , lambda_onfcam4dpct_line120_295_pack_1 , lambda_onfcam4dpct_line120_295_pack_0)
      vector32 lambda_onfcam4dpct_line120_295_0_cotmp_1 = min16_vv(lambda_onfcam4dpct_line120_295_pack_2, lambda_onfcam4dpct_line120_295_pack_1);
      vector32 lambda_onfcam4dpct_line120_295_0_cotmp_2 = min16_vv(lambda_onfcam4dpct_line120_295_0_cotmp_1, lambda_onfcam4dpct_line120_295_pack_0);
      vector32 lambda_onfcam4dpct_line120_295_0 = lambda_onfcam4dpct_line120_295_0_cotmp_2;

      vector32 lambda_onfcam4dpct_line120_275_0 = gt16_vv(lambda_onfcam4dpct_line120_274_0, lambda_onfcam4dpct_line120_61_0);
      vector32 lambda_onfcam4dpct_line120_276_0 = and16_vv(lambda_onfcam4dpct_line120_254_0, lambda_onfcam4dpct_line120_275_0);
      vector32 lambda_onfcam4dpct_line120_277_0 = mux16_vv(lambda_onfcam4dpct_line120_276_0, lambda_onfcam4dpct_line120_212_0, ct8_18_0);
      vector32 lambda_onfcam4dpct_line120_281_0 = mux16_vv(lambda_onfcam4dpct_line120_280_0, lambda_onfcam4dpct_line120_220_0, lambda_onfcam4dpct_line120_277_0);
      vector32 lambda_onfcam4dpct_line120_282_0 = add16_vv(lambda_onfcam4dpct_line120_281_0, lambda_onfcam4dpct_line120_81_0);
      vector32 lambda_onfcam4dpct_line120_283_0 = gt16_vv(c_29_0, lambda_onfcam4dpct_line120_282_0);
      vector32 lambda_onfcam4dpct_line120_278_0 = mux16_vv(lambda_onfcam4dpct_line120_276_0, lambda_onfcam4dpct_line120_216_0, ct8_18_0);
      vector32 lambda_onfcam4dpct_line120_287_0 = mux16_vv(lambda_onfcam4dpct_line120_280_0, lambda_onfcam4dpct_line120_224_0, lambda_onfcam4dpct_line120_278_0);
      vector32 lambda_onfcam4dpct_line120_290_0 = eq16_vv(lambda_onfcam4dpct_line120_287_0, ct8_18_0);
      vector32 lambda_onfcam4dpct_line120_288_pack_0 = lambda_onfcam4dpct_line120_287_0;
      vector32 lambda_onfcam4dpct_line120_293_0 = mux16_vv(lambda_onfcam4dpct_line120_276_0, lambda_onfcam4dpct_line120_292_0, ct8_18_0);
      vector32 lambda_onfcam4dpct_line120_296_0 = mux16_vv(lambda_onfcam4dpct_line120_280_0, lambda_onfcam4dpct_line120_295_0, lambda_onfcam4dpct_line120_293_0);
      vector32 lambda_onfcam4dpct_line120_298_0 = sub16_vv(lambda_onfcam4dpct_line120_91_0, lambda_onfcam4dpct_line120_296_0);
      vector32 lambda_onfcam4dpct_line120_299_0 = mult16_vv(lambda_onfcam4dpct_line120_298_0, c_29_0);
      vector32 lambda_onfcam4dpct_line120_284_0 = lshift16_vv(lambda_onfcam4dpct_line120_281_0, lambda_onfcam4dpct_line120_79_0);
      vector32 lambda_onfcam4dpct_line120_285_0 = add16_vv(lambda_onfcam4dpct_line120_284_0, lambda_onfcam4dpct_line120_81_0);
      vector32 lambda_onfcam4dpct_line120_286_0 = sub16_vv(lambda_onfcam4dpct_line120_285_0, c_29_0);
      vector32 lambda_onfcam4dpct_line120_288_pack_1 = lambda_onfcam4dpct_line120_286_0;
      // max lambda_onfcam4dpct_line120_288_0 <= (lambda_onfcam4dpct_line120_288_pack_1 , lambda_onfcam4dpct_line120_288_pack_0)
      vector32 lambda_onfcam4dpct_line120_288_0_cotmp_1 = max16_vv(lambda_onfcam4dpct_line120_288_pack_1, lambda_onfcam4dpct_line120_288_pack_0);
      vector32 lambda_onfcam4dpct_line120_288_0 = lambda_onfcam4dpct_line120_288_0_cotmp_1;

      vector32 lambda_onfcam4dpct_line120_289_0 = mux16_vv(lambda_onfcam4dpct_line120_283_0, lambda_onfcam4dpct_line120_288_0, c_29_0);
      vector32 lambda_onfcam4dpct_line120_297_0 = mult16_vv(lambda_onfcam4dpct_line120_289_0, lambda_onfcam4dpct_line120_296_0);
      vector32 lambda_onfcam4dpct_line120_300_0 = add16_vv(lambda_onfcam4dpct_line120_297_0, lambda_onfcam4dpct_line120_299_0);
      vector32 lambda_onfcam4dpct_line120_301_0 = rshift16_vv(lambda_onfcam4dpct_line120_300_0, lambda_onfcam4dpct_line120_90_0);
      vector32 lambda_onfcam4dpct_line120_302_0 = sub16_vv(lambda_onfcam4dpct_line120_301_0, c_29_0);
      vector32 lambda_onfcam4dpct_line120_303_0 = mux16_vv(lambda_onfcam4dpct_line120_290_0, ct8_18_0, lambda_onfcam4dpct_line120_302_0);
      vector32 dpc_95_pack_0 = lambda_onfcam4dpct_line120_303_0;
      vector32 dpc_96_pack_0 = lambda_onfcam4dpct_line120_303_0;
      vector32 lambda_nfcam4defst_line111_10_0 = lt16_vv(lambda_onfcam4dpct_line120_303_0, ct8_18_0);
      vector32 lambda_nfcam4defst_line111_11_0 = mux16_vv(lambda_nfcam4defst_line111_10_0, lambda_nfcam4defst_line111_0, ct8_19_0);
      vector32 dpc_72_0 = eq16_vv(lambda_nfcam4defst_line111_11_0, ct8_19_0);
      vector32 mean3_23_pack_4 = calcBlc_78_pp_2_1;
      // max mean3_23_0 <= (mean3_23_pack_5 , mean3_23_pack_4 , mean3_23_pack_3 , mean3_23_pack_2 , mean3_23_pack_1 , mean3_23_pack_0)
      vector32 mean3_23_0_cotmp_1 = max16_vv(mean3_23_pack_5, mean3_23_pack_4);
      vector32 mean3_23_0_cotmp_2 = max16_vv(mean3_23_0_cotmp_1, mean3_23_pack_3);
      vector32 mean3_23_0_cotmp_3 = max16_vv(mean3_23_0_cotmp_2, mean3_23_pack_2);
      vector32 mean3_23_0_cotmp_4 = max16_vv(mean3_23_0_cotmp_3, mean3_23_pack_1);
      vector32 mean3_23_0_cotmp_5 = max16_vv(mean3_23_0_cotmp_4, mean3_23_pack_0);
      vector32 mean3_23_0 = mean3_23_0_cotmp_5;

      vector32 mean3_24_0 = sub16_vv(mean3_22_0, mean3_23_0);
      vector32 mean3_26_0 = sub16_vv(mean3_24_0, mean3_25_0);
      vector32 c_34_0 = add16_vv(c_29_0, mean1_43_0);
      vector32 dpc_71_0 = sub16_vv(c_34_0, mean1_43_0);
      vector32 mean3_27_0 = mean3_26_0;
      vector32 mean3_28_0 = add16_vv(mean3_27_0, lambda_onfcam4ccmt_line101_2_0);
      vector32 mean3_29_0 = rshift16_vv(mean3_28_0, srp_2_0);
      vector32 mean3_30_0 = sub16_vv(cnr_2_0, mean3_29_0);
      vector32 d_3_0 = add16_vv(c_40_0, mean3_30_0);
      vector32 dpc_74_pack_10 = d_3_0;
      vector32 u_3_0 = add16_vv(c_35_0, mean3_30_0);
      vector32 dpc_73_pack_8 = u_3_0;
      vector32 dpc_73_pack_10 = d_3_0;
      vector32 dpc_74_pack_8 = u_3_0;
      // min dpc_73_0 <= (dpc_73_pack_11 , dpc_73_pack_10 , dpc_73_pack_9 , dpc_73_pack_8 , dpc_73_pack_7 , dpc_73_pack_6 , dpc_73_pack_5 , dpc_73_pack_4 , dpc_73_pack_3 , dpc_73_pack_2 , dpc_73_pack_1 , dpc_73_pack_0)
      vector32 dpc_73_0_cotmp_1 = min16_vv(dpc_73_pack_11, dpc_73_pack_10);
      vector32 dpc_73_0_cotmp_2 = min16_vv(dpc_73_0_cotmp_1, dpc_73_pack_9);
      vector32 dpc_73_0_cotmp_3 = min16_vv(dpc_73_0_cotmp_2, dpc_73_pack_8);
      vector32 dpc_73_0_cotmp_4 = min16_vv(dpc_73_0_cotmp_3, dpc_73_pack_7);
      vector32 dpc_73_0_cotmp_5 = min16_vv(dpc_73_0_cotmp_4, dpc_73_pack_6);
      vector32 dpc_73_0_cotmp_6 = min16_vv(dpc_73_0_cotmp_5, dpc_73_pack_5);
      vector32 dpc_73_0_cotmp_7 = min16_vv(dpc_73_0_cotmp_6, dpc_73_pack_4);
      vector32 dpc_73_0_cotmp_8 = min16_vv(dpc_73_0_cotmp_7, dpc_73_pack_3);
      vector32 dpc_73_0_cotmp_9 = min16_vv(dpc_73_0_cotmp_8, dpc_73_pack_2);
      vector32 dpc_73_0_cotmp_10 = min16_vv(dpc_73_0_cotmp_9, dpc_73_pack_1);
      vector32 dpc_73_0_cotmp_11 = min16_vv(dpc_73_0_cotmp_10, dpc_73_pack_0);
      vector32 dpc_73_0 = dpc_73_0_cotmp_11;

      vector32 dpc_83_pack_1 = dpc_73_0;
      // max dpc_74_0 <= (dpc_74_pack_11 , dpc_74_pack_10 , dpc_74_pack_9 , dpc_74_pack_8 , dpc_74_pack_7 , dpc_74_pack_6 , dpc_74_pack_5 , dpc_74_pack_4 , dpc_74_pack_3 , dpc_74_pack_2 , dpc_74_pack_1 , dpc_74_pack_0)
      vector32 dpc_74_0_cotmp_1 = max16_vv(dpc_74_pack_11, dpc_74_pack_10);
      vector32 dpc_74_0_cotmp_2 = max16_vv(dpc_74_0_cotmp_1, dpc_74_pack_9);
      vector32 dpc_74_0_cotmp_3 = max16_vv(dpc_74_0_cotmp_2, dpc_74_pack_8);
      vector32 dpc_74_0_cotmp_4 = max16_vv(dpc_74_0_cotmp_3, dpc_74_pack_7);
      vector32 dpc_74_0_cotmp_5 = max16_vv(dpc_74_0_cotmp_4, dpc_74_pack_6);
      vector32 dpc_74_0_cotmp_6 = max16_vv(dpc_74_0_cotmp_5, dpc_74_pack_5);
      vector32 dpc_74_0_cotmp_7 = max16_vv(dpc_74_0_cotmp_6, dpc_74_pack_4);
      vector32 dpc_74_0_cotmp_8 = max16_vv(dpc_74_0_cotmp_7, dpc_74_pack_3);
      vector32 dpc_74_0_cotmp_9 = max16_vv(dpc_74_0_cotmp_8, dpc_74_pack_2);
      vector32 dpc_74_0_cotmp_10 = max16_vv(dpc_74_0_cotmp_9, dpc_74_pack_1);
      vector32 dpc_74_0_cotmp_11 = max16_vv(dpc_74_0_cotmp_10, dpc_74_pack_0);
      vector32 dpc_74_0 = dpc_74_0_cotmp_11;

      vector32 dpc_92_pack_1 = dpc_74_0;
      vector32 dpc_75_0 = sub16_vv(dpc_74_0, dpc_73_0);
      vector32 dpc_76_0 = mult16_vv(dpc_4_0, dpc_75_0);
      vector32 dpc_77_0 = rshift16_vv(dpc_76_0, srp_0);
      vector32 dpc_78_0 = add16_vv(dpc_3_0, dpc_77_0);
      vector32 dpc_79_0 = sub16_vv(dpc_73_0, dpc_78_0);
      vector32 dpc_81_0 = lshift16_vv(dpc_79_0, lambda_onfcam4dpct_line120_79_0);
      vector32 dpc_80_0 = lt16_vv(c_34_0, dpc_79_0);
      vector32 dpc_85_0 = mult16_vv(dpc_17_0, dpc_75_0);
      vector32 dpc_86_0 = rshift16_vv(dpc_85_0, srp_0);
      vector32 dpc_87_0 = add16_vv(dpc_16_0, dpc_86_0);
      vector32 dpc_88_0 = add16_vv(dpc_74_0, dpc_87_0);
      vector32 dpc_90_0 = lshift16_vv(dpc_88_0, lambda_onfcam4dpct_line120_79_0);
      vector32 dpc_91_0 = sub16_vv(dpc_90_0, c_34_0);
      vector32 dpc_89_0 = gt16_vv(c_34_0, dpc_88_0);
      vector32 dpc_82_0 = sub16_vv(dpc_81_0, c_34_0);
      vector32 dpc_83_pack_0 = dpc_82_0;
      // min dpc_83_0 <= (dpc_83_pack_1 , dpc_83_pack_0)
      vector32 dpc_83_0_cotmp_1 = min16_vv(dpc_83_pack_1, dpc_83_pack_0);
      vector32 dpc_83_0 = dpc_83_0_cotmp_1;

      vector32 dpc_84_0 = mux16_vv(dpc_80_0, dpc_83_0, c_34_0);
      vector32 dpc_92_pack_0 = dpc_91_0;
      // max dpc_92_0 <= (dpc_92_pack_1 , dpc_92_pack_0)
      vector32 dpc_92_0_cotmp_1 = max16_vv(dpc_92_pack_1, dpc_92_pack_0);
      vector32 dpc_92_0 = dpc_92_0_cotmp_1;

      vector32 dpc_93_0 = mux16_vv(dpc_89_0, dpc_92_0, dpc_84_0);
      vector32 dpc_94_0 = sub16_vv(dpc_93_0, c_34_0);
      vector32 lambda_nfcam4defst_line111_12_0 = lt16_vv(dpc_94_0, ct8_18_0);
      vector32 lambda_nfcam4defst_line111_13_0 = mux16_vv(lambda_nfcam4defst_line111_12_0, lambda_nfcam4defst_line111_0, ct8_19_0);
      vector32 dpc_98_0 = ne16_vv(lambda_nfcam4defst_line111_13_0, lambda_nfcam4defst_line111_11_0);
      vector32 dpc_99_0 = add16_vv(lambda_onfcam4dpct_line120_303_0, dpc_94_0);
      vector32 dpc_96_pack_1 = dpc_94_0;
      // max dpc_96_0 <= (dpc_96_pack_1 , dpc_96_pack_0)
      vector32 dpc_96_0_cotmp_1 = max16_vv(dpc_96_pack_1, dpc_96_pack_0);
      vector32 dpc_96_0 = dpc_96_0_cotmp_1;

      vector32 dpc_95_pack_1 = dpc_94_0;
      // min dpc_95_0 <= (dpc_95_pack_1 , dpc_95_pack_0)
      vector32 dpc_95_0_cotmp_1 = min16_vv(dpc_95_pack_1, dpc_95_pack_0);
      vector32 dpc_95_0 = dpc_95_0_cotmp_1;

      vector32 dpc_97_0 = mux16_vv(dpc_72_0, dpc_96_0, dpc_95_0);
      vector32 dpc_100_0 = mux16_vv(dpc_98_0, dpc_99_0, dpc_97_0);
      vector32 dpc_101_0 = add16_vv(dpc_71_0, dpc_100_0);
      vector32 dpc_102_pack_0 = dpc_101_0;
      // max dpc_102_0 <= (dpc_102_pack_1 , dpc_102_pack_0)
      vector32 dpc_102_0_cotmp_1 = max16_vv(dpc_102_pack_1, dpc_102_pack_0);
      vector32 dpc_102_0 = dpc_102_0_cotmp_1;

      vector32 dpc_103_pack_0 = dpc_102_0;
      // min dpc_103_0 <= (dpc_103_pack_1 , dpc_103_pack_0)
      vector32 dpc_103_0_cotmp_1 = min16_vv(dpc_103_pack_1, dpc_103_pack_0);
      vector32 dpc_103_0 = dpc_103_0_cotmp_1;

      out_ptr[y*IN_WIDTH*OUT_CHANNELS + x*OUT_CHANNELS + 0] = dpc_103_0;
    }
    for(int x = IN_WIDTH - 2; x < IN_WIDTH; x++){
      // on X boundry
      // shift the stencil window, and load the new input pixel
      calcBlc_78_pp_0_4 = calcBlc_78_pp_1_4;
      calcBlc_78_pp_0_3 = calcBlc_78_pp_1_3;
      calcBlc_78_pp_0_2 = calcBlc_78_pp_1_2;
      calcBlc_78_pp_0_1 = calcBlc_78_pp_1_1;
      calcBlc_78_pp_0_0 = calcBlc_78_pp_1_0;
      calcBlc_78_pp_1_4 = calcBlc_78_pp_2_4;
      calcBlc_78_pp_1_3 = calcBlc_78_pp_2_3;
      calcBlc_78_pp_1_2 = calcBlc_78_pp_2_2;
      calcBlc_78_pp_1_1 = calcBlc_78_pp_2_1;
      calcBlc_78_pp_1_0 = calcBlc_78_pp_2_0;
      calcBlc_78_pp_2_4 = calcBlc_78_pp_3_4;
      calcBlc_78_pp_2_3 = calcBlc_78_pp_3_3;
      calcBlc_78_pp_2_2 = calcBlc_78_pp_3_2;
      calcBlc_78_pp_2_1 = calcBlc_78_pp_3_1;
      calcBlc_78_pp_2_0 = calcBlc_78_pp_3_0;
      calcBlc_78_pp_3_4 = calcBlc_78_pp_4_4;
      calcBlc_78_pp_3_3 = calcBlc_78_pp_4_3;
      calcBlc_78_pp_3_2 = calcBlc_78_pp_4_2;
      calcBlc_78_pp_3_1 = calcBlc_78_pp_4_1;
      calcBlc_78_pp_3_0 = calcBlc_78_pp_4_0;
      
      // load the update stencil
      calcBlc_78_pp_4_4 = in_ptr[(y+4)*IN_WIDTH*IN_CHANNELS + (x + 2 - IN_WIDTH)*IN_CHANNELS + 0];
      calcBlc_78_pp_4_4 = getr16_vv(calcBlc_78_pp_4_4);
      calcBlc_78_pp_4_3 = in_ptr[(y+3)*IN_WIDTH*IN_CHANNELS + (x + 2 - IN_WIDTH)*IN_CHANNELS + 0];
      calcBlc_78_pp_4_3 = getr16_vv(calcBlc_78_pp_4_3);
      calcBlc_78_pp_4_2 = in_ptr[(y+2)*IN_WIDTH*IN_CHANNELS + (x + 2 - IN_WIDTH)*IN_CHANNELS + 0];
      calcBlc_78_pp_4_2 = getr16_vv(calcBlc_78_pp_4_2);
      calcBlc_78_pp_4_1 = in_ptr[(y+1)*IN_WIDTH*IN_CHANNELS + (x + 2 - IN_WIDTH)*IN_CHANNELS + 0];
      calcBlc_78_pp_4_1 = getr16_vv(calcBlc_78_pp_4_1);
      calcBlc_78_pp_4_0 = in_ptr[(y+0)*IN_WIDTH*IN_CHANNELS + (x + 2 - IN_WIDTH)*IN_CHANNELS + 0];
      calcBlc_78_pp_4_0 = getr16_vv(calcBlc_78_pp_4_0);
      
      // Start operation
      vector32 mean2_25_pack_5 = calcBlc_78_pp_3_0;
      vector32 mean3_25_pack_1 = calcBlc_78_pp_2_3;
      vector32 cnr_2_0 = c_1023_0;
      vector32 c_42_0 = calcBlc_78_pp_3_1;
      vector32 c_32_0 = calcBlc_78_pp_4_2;
      vector32 mean2_25_pack_3 = calcBlc_78_pp_3_2;
      vector32 mean2_25_pack_1 = calcBlc_78_pp_3_4;
      vector32 mean3_25_pack_5 = calcBlc_78_pp_4_1;
      vector32 lambda_onfcam4dpct_line120_230_0 = sub16_vv(calcBlc_78_pp_2_3, calcBlc_78_pp_4_3);
      vector32 mean3_25_pack_3 = calcBlc_78_pp_0_1;
      vector32 lambda_onfcam4dpct_line120_243_0 = sub16_vv(calcBlc_78_pp_1_3, calcBlc_78_pp_1_1);
      vector32 lambda_onfcam4dpct_line120_79_0 = c_1_0;
      vector32 mean2_23_pack_3 = calcBlc_78_pp_3_2;
      vector32 mean3_23_pack_0 = calcBlc_78_pp_0_3;
      vector32 lambda_onfcam4dpct_line120_219_pack_0 = calcBlc_78_pp_2_4;
      vector32 mean3_23_pack_2 = calcBlc_78_pp_4_3;
      vector32 lambda_onfcam4dpct_line120_205_0 = sub16_vv(calcBlc_78_pp_2_4, calcBlc_78_pp_2_2);
      vector32 lambda_onfcam4dpct_line120_206_0 = abs16_vv(lambda_onfcam4dpct_line120_205_0);
      vector32 mean1_45_0 = add16_vv(calcBlc_78_pp_1_3, calcBlc_78_pp_3_3);
      vector32 mean2_23_pack_1 = calcBlc_78_pp_3_4;
      vector32 c_35_0 = calcBlc_78_pp_2_3;
      vector32 srp_2_0 = c_2_0;
      vector32 lambda_onfcam4dpct_line120_244_0 = abs16_vv(lambda_onfcam4dpct_line120_243_0);
      vector32 c_39_0 = calcBlc_78_pp_3_2;
      vector32 ct8_19_0 = c_1_0;
      vector32 lambda_onfcam4dpct_line120_258_0 = sub16_vv(calcBlc_78_pp_1_4, calcBlc_78_pp_1_2);
      vector32 lambda_onfcam4dpct_line120_259_0 = abs16_vv(lambda_onfcam4dpct_line120_258_0);
      vector32 dpc_4_0 = tap_dpc_coldPixFctr_0;
      vector32 lambda_onfcam4dpct_line120_213_0 = add16_vv(calcBlc_78_pp_0_2, calcBlc_78_pp_4_2);
      vector32 c_31_0 = calcBlc_78_pp_0_2;
      vector32 lambda_onfcam4dpct_line120_225_0 = sub16_vv(calcBlc_78_pp_0_3, calcBlc_78_pp_2_3);
      vector32 mean3_23_pack_5 = calcBlc_78_pp_4_1;
      vector32 mean4_15_0 = add16_vv(mean1_45_0, calcBlc_78_pp_1_1);
      vector32 mean3_25_pack_0 = calcBlc_78_pp_0_3;
      vector32 lambda_onfcam4dpct_line120_250_0 = sub16_vv(calcBlc_78_pp_2_1, calcBlc_78_pp_4_1);
      vector32 lambda_onfcam4dpct_line120_251_0 = abs16_vv(lambda_onfcam4dpct_line120_250_0);
      vector32 lambda_nfcam4defst_line111_0 = inv16_vv(ct8_19_0);
      vector32 lambda_onfcam4dpct_line120_90_0 = tap_dpc_maxDiffRes_0;
      vector32 lambda_onfcam4dpct_line120_91_0 = lshift16_vv(ct8_19_0, lambda_onfcam4dpct_line120_90_0);
      vector32 lambda_onfcam4dpct_line120_292_pack_2 = lambda_onfcam4dpct_line120_91_0;
      vector32 c_41_0 = calcBlc_78_pp_1_1;
      vector32 lambda_onfcam4dpct_line120_241_0 = sub16_vv(calcBlc_78_pp_2_3, calcBlc_78_pp_2_1);
      vector32 c_38_0 = calcBlc_78_pp_1_2;
      vector32 c_33_0 = calcBlc_78_pp_2_0;
      vector32 lambda_onfcam4dpct_line120_242_0 = abs16_vv(lambda_onfcam4dpct_line120_241_0);
      vector32 lambda_onfcam4dpct_line120_211_pack_1 = calcBlc_78_pp_4_2;
      vector32 srp_4_0 = c_2_0;
      vector32 ct8_17_0 = c_3_0;
      vector32 mean1_44_0 = add16_vv(calcBlc_78_pp_0_3, calcBlc_78_pp_2_3);
      vector32 c_30_0 = calcBlc_78_pp_2_4;
      vector32 lambda_onfcam4dpct_line120_61_0 = tap_dpc_edgeThrHigh_0;
      vector32 lambda_onfcam4ccmt_line101_2_0 = c_2_0;
      vector32 lambda_onfcam4dpct_line120_209_0 = sub16_vv(calcBlc_78_pp_2_2, calcBlc_78_pp_4_2);
      vector32 lambda_onfcam4dpct_line120_210_0 = abs16_vv(lambda_onfcam4dpct_line120_209_0);
      vector32 lambda_onfcam4dpct_line120_32_0 = tap_dpc_edgeThrLow_0;
      vector32 mean2_23_pack_2 = calcBlc_78_pp_1_2;
      vector32 mean1_48_0 = add16_vv(calcBlc_78_pp_1_4, calcBlc_78_pp_3_4);
      vector32 mean4_20_0 = add16_vv(mean1_48_0, calcBlc_78_pp_1_2);
      vector32 mean4_21_0 = add16_vv(mean4_20_0, calcBlc_78_pp_3_2);
      vector32 mean2_21_0 = add16_vv(mean4_21_0, calcBlc_78_pp_1_0);
      vector32 mean2_22_0 = add16_vv(mean2_21_0, calcBlc_78_pp_3_0);
      vector32 mean4_16_0 = add16_vv(mean4_15_0, calcBlc_78_pp_3_1);
      vector32 mean4_17_0 = mean4_16_0;
      vector32 dpc_16_0 = tap_dpc_hotPixThr_0;
      vector32 lambda_onfcam4dpct_line120_234_0 = sub16_vv(calcBlc_78_pp_1_2, calcBlc_78_pp_3_2);
      vector32 lambda_onfcam4dpct_line120_271_0 = sub16_vv(calcBlc_78_pp_3_2, calcBlc_78_pp_3_0);
      vector32 lambda_onfcam4dpct_line120_267_0 = sub16_vv(calcBlc_78_pp_3_4, calcBlc_78_pp_3_2);
      vector32 lambda_onfcam4dpct_line120_268_0 = abs16_vv(lambda_onfcam4dpct_line120_267_0);
      vector32 lambda_onfcam4dpct_line120_227_0 = sub16_vv(calcBlc_78_pp_1_3, calcBlc_78_pp_3_3);
      vector32 mean1_46_0 = add16_vv(mean1_44_0, calcBlc_78_pp_4_3);
      vector32 mean1_47_0 = add16_vv(mean1_46_0, calcBlc_78_pp_0_1);
      vector32 mean3_21_0 = add16_vv(mean1_47_0, calcBlc_78_pp_2_1);
      vector32 mean3_22_0 = add16_vv(mean3_21_0, calcBlc_78_pp_4_1);
      vector32 mean2_23_pack_4 = calcBlc_78_pp_1_0;
      vector32 lambda_onfcam4dpct_line120_272_0 = abs16_vv(lambda_onfcam4dpct_line120_271_0);
      vector32 c_29_0 = calcBlc_78_pp_2_2;
      vector32 mean1_33_0 = add16_vv(calcBlc_78_pp_0_4, calcBlc_78_pp_2_4);
      vector32 mean1_34_0 = add16_vv(mean1_33_0, calcBlc_78_pp_4_4);
      vector32 mean1_35_0 = add16_vv(mean1_34_0, calcBlc_78_pp_0_2);
      vector32 mean1_36_0 = add16_vv(mean1_35_0, calcBlc_78_pp_4_2);
      vector32 srp_0 = c_4_0;
      vector32 dpc_103_pack_1 = cnr_2_0;
      vector32 mean2_25_pack_2 = calcBlc_78_pp_1_2;
      vector32 mean2_23_pack_0 = calcBlc_78_pp_1_4;
      vector32 lambda_onfcam4dpct_line120_261_0 = sub16_vv(calcBlc_78_pp_1_2, calcBlc_78_pp_1_0);
      vector32 lambda_onfcam4dpct_line120_262_0 = abs16_vv(lambda_onfcam4dpct_line120_261_0);
      vector32 mean2_25_pack_0 = calcBlc_78_pp_1_4;
      vector32 lambda_onfcam4dpct_line120_235_0 = abs16_vv(lambda_onfcam4dpct_line120_234_0);
      vector32 dpc_17_0 = tap_dpc_hotPixFctr_0;
      vector32 lambda_onfcam4dpct_line120_238_0 = sub16_vv(calcBlc_78_pp_0_1, calcBlc_78_pp_2_1);
      vector32 lambda_onfcam4dpct_line120_239_0 = abs16_vv(lambda_onfcam4dpct_line120_238_0);
      vector32 mean2_25_pack_4 = calcBlc_78_pp_1_0;
      // min mean2_25_0 <= (mean2_25_pack_5 , mean2_25_pack_4 , mean2_25_pack_3 , mean2_25_pack_2 , mean2_25_pack_1 , mean2_25_pack_0)
      vector32 mean2_25_0_cotmp_1 = min16_vv(mean2_25_pack_5, mean2_25_pack_4);
      vector32 mean2_25_0_cotmp_2 = min16_vv(mean2_25_0_cotmp_1, mean2_25_pack_3);
      vector32 mean2_25_0_cotmp_3 = min16_vv(mean2_25_0_cotmp_2, mean2_25_pack_2);
      vector32 mean2_25_0_cotmp_4 = min16_vv(mean2_25_0_cotmp_3, mean2_25_pack_1);
      vector32 mean2_25_0_cotmp_5 = min16_vv(mean2_25_0_cotmp_4, mean2_25_pack_0);
      vector32 mean2_25_0 = mean2_25_0_cotmp_5;

      vector32 mean3_23_pack_1 = calcBlc_78_pp_2_3;
      vector32 dpc_3_0 = tap_dpc_coldPixThr_0;
      vector32 lambda_onfcam4dpct_line120_221_0 = add16_vv(calcBlc_78_pp_2_4, calcBlc_78_pp_2_0);
      vector32 lambda_onfcam4dpct_line120_222_0 = lambda_onfcam4dpct_line120_221_0;
      vector32 lambda_onfcam4dpct_line120_223_0 = add16_vv(lambda_onfcam4dpct_line120_222_0, ct8_19_0);
      vector32 lambda_onfcam4dpct_line120_248_0 = sub16_vv(calcBlc_78_pp_3_3, calcBlc_78_pp_3_1);
      vector32 lambda_onfcam4dpct_line120_249_0 = abs16_vv(lambda_onfcam4dpct_line120_248_0);
      vector32 srp_3_0 = c_2_0;
      vector32 mean3_23_pack_3 = calcBlc_78_pp_0_1;
      vector32 lambda_onfcam4dpct_line120_231_0 = abs16_vv(lambda_onfcam4dpct_line120_230_0);
      vector32 lambda_onfcam4dpct_line120_226_0 = abs16_vv(lambda_onfcam4dpct_line120_225_0);
      vector32 lambda_onfcam4dpct_line120_260_0 = add16_vv(lambda_onfcam4dpct_line120_259_0, lambda_onfcam4dpct_line120_244_0);
      vector32 lambda_onfcam4dpct_line120_263_0 = add16_vv(lambda_onfcam4dpct_line120_260_0, lambda_onfcam4dpct_line120_262_0);
      vector32 lambda_onfcam4dpct_line120_264_0 = add16_vv(lambda_onfcam4dpct_line120_263_0, lambda_onfcam4dpct_line120_206_0);
      vector32 lambda_onfcam4dpct_line120_81_0 = tap_dpc_decisionThr_0;
      vector32 mean1_37_0 = add16_vv(mean1_36_0, calcBlc_78_pp_0_0);
      vector32 mean1_38_0 = add16_vv(mean1_37_0, calcBlc_78_pp_2_0);
      vector32 mean1_39_0 = add16_vv(mean1_38_0, calcBlc_78_pp_4_0);
      vector32 mean1_40_0 = mean1_39_0;
      vector32 mean1_41_0 = add16_vv(mean1_40_0, srp_0);
      vector32 mean1_42_0 = rshift16_vv(mean1_41_0, ct8_17_0);
      vector32 lambda_onfcam4dpct_line120_219_pack_1 = calcBlc_78_pp_2_0;
      vector32 mean2_23_pack_5 = calcBlc_78_pp_3_0;
      // max mean2_23_0 <= (mean2_23_pack_5 , mean2_23_pack_4 , mean2_23_pack_3 , mean2_23_pack_2 , mean2_23_pack_1 , mean2_23_pack_0)
      vector32 mean2_23_0_cotmp_1 = max16_vv(mean2_23_pack_5, mean2_23_pack_4);
      vector32 mean2_23_0_cotmp_2 = max16_vv(mean2_23_0_cotmp_1, mean2_23_pack_3);
      vector32 mean2_23_0_cotmp_3 = max16_vv(mean2_23_0_cotmp_2, mean2_23_pack_2);
      vector32 mean2_23_0_cotmp_4 = max16_vv(mean2_23_0_cotmp_3, mean2_23_pack_1);
      vector32 mean2_23_0_cotmp_5 = max16_vv(mean2_23_0_cotmp_4, mean2_23_pack_0);
      vector32 mean2_23_0 = mean2_23_0_cotmp_5;

      vector32 mean3_25_pack_2 = calcBlc_78_pp_4_3;
      // max lambda_onfcam4dpct_line120_219_0 <= (lambda_onfcam4dpct_line120_219_pack_1 , lambda_onfcam4dpct_line120_219_pack_0)
      vector32 lambda_onfcam4dpct_line120_219_0_cotmp_1 = max16_vv(lambda_onfcam4dpct_line120_219_pack_1, lambda_onfcam4dpct_line120_219_pack_0);
      vector32 lambda_onfcam4dpct_line120_219_0 = lambda_onfcam4dpct_line120_219_0_cotmp_1;

      vector32 lambda_onfcam4dpct_line120_220_0 = lambda_onfcam4dpct_line120_219_0;
      vector32 lambda_onfcam4dpct_line120_295_pack_2 = lambda_onfcam4dpct_line120_91_0;
      vector32 c_40_0 = calcBlc_78_pp_2_1;
      vector32 mean2_24_0 = sub16_vv(mean2_22_0, mean2_23_0);
      vector32 mean2_26_0 = sub16_vv(mean2_24_0, mean2_25_0);
      vector32 mean2_27_0 = mean2_26_0;
      vector32 mean2_28_0 = add16_vv(mean2_27_0, lambda_onfcam4ccmt_line101_2_0);
      vector32 mean2_29_0 = rshift16_vv(mean2_28_0, srp_4_0);
      vector32 mean2_30_0 = sub16_vv(cnr_2_0, mean2_29_0);
      vector32 l_3_0 = add16_vv(c_38_0, mean2_30_0);
      vector32 dpc_73_pack_9 = l_3_0;
      vector32 dpc_74_pack_9 = l_3_0;
      vector32 r_3_0 = add16_vv(c_39_0, mean2_30_0);
      vector32 dpc_73_pack_11 = r_3_0;
      vector32 dpc_74_pack_11 = r_3_0;
      vector32 lambda_onfcam4dpct_line120_207_0 = sub16_vv(calcBlc_78_pp_0_2, calcBlc_78_pp_2_2);
      vector32 lambda_onfcam4dpct_line120_208_0 = abs16_vv(lambda_onfcam4dpct_line120_207_0);
      vector32 lambda_onfcam4dpct_line120_214_0 = lambda_onfcam4dpct_line120_213_0;
      vector32 lambda_onfcam4dpct_line120_215_0 = add16_vv(lambda_onfcam4dpct_line120_214_0, ct8_19_0);
      vector32 lambda_onfcam4dpct_line120_216_0 = rshift16_vv(lambda_onfcam4dpct_line120_215_0, ct8_19_0);
      vector32 lambda_onfcam4dpct_line120_245_0 = sub16_vv(calcBlc_78_pp_1_1, calcBlc_78_pp_3_1);
      vector32 lambda_onfcam4dpct_line120_246_0 = abs16_vv(lambda_onfcam4dpct_line120_245_0);
      vector32 ct8_18_0 = c_0_0;
      vector32 dpc_102_pack_1 = ct8_18_0;
      vector32 lambda_onfcam4dpct_line120_211_pack_0 = calcBlc_78_pp_0_2;
      vector32 mean4_18_0 = rshift16_vv(mean4_17_0, srp_3_0);
      vector32 mean4_19_0 = sub16_vv(cnr_2_0, mean4_18_0);
      vector32 dl_3_0 = add16_vv(c_41_0, mean4_19_0);
      vector32 dpc_74_pack_3 = dl_3_0;
      vector32 dpc_73_pack_3 = dl_3_0;
      vector32 dr_3_0 = add16_vv(c_42_0, mean4_19_0);
      vector32 dpc_73_pack_5 = dr_3_0;
      vector32 dpc_74_pack_5 = dr_3_0;
      vector32 lambda_onfcam4dpct_line120_265_0 = add16_vv(lambda_onfcam4dpct_line120_264_0, lambda_onfcam4dpct_line120_242_0);
      vector32 c_36_0 = calcBlc_78_pp_1_3;
      vector32 ul_3_0 = add16_vv(c_36_0, mean4_19_0);
      vector32 dpc_74_pack_1 = ul_3_0;
      vector32 dpc_73_pack_1 = ul_3_0;
      vector32 lambda_onfcam4dpct_line120_224_0 = rshift16_vv(lambda_onfcam4dpct_line120_223_0, ct8_19_0);
      vector32 mean3_25_pack_4 = calcBlc_78_pp_2_1;
      vector32 c_37_0 = calcBlc_78_pp_3_3;
      vector32 ur_3_0 = add16_vv(c_37_0, mean4_19_0);
      vector32 dpc_73_pack_7 = ur_3_0;
      vector32 dpc_74_pack_7 = ur_3_0;
      // min mean3_25_0 <= (mean3_25_pack_5 , mean3_25_pack_4 , mean3_25_pack_3 , mean3_25_pack_2 , mean3_25_pack_1 , mean3_25_pack_0)
      vector32 mean3_25_0_cotmp_1 = min16_vv(mean3_25_pack_5, mean3_25_pack_4);
      vector32 mean3_25_0_cotmp_2 = min16_vv(mean3_25_0_cotmp_1, mean3_25_pack_3);
      vector32 mean3_25_0_cotmp_3 = min16_vv(mean3_25_0_cotmp_2, mean3_25_pack_2);
      vector32 mean3_25_0_cotmp_4 = min16_vv(mean3_25_0_cotmp_3, mean3_25_pack_1);
      vector32 mean3_25_0_cotmp_5 = min16_vv(mean3_25_0_cotmp_4, mean3_25_pack_0);
      vector32 mean3_25_0 = mean3_25_0_cotmp_5;

      // max lambda_onfcam4dpct_line120_211_0 <= (lambda_onfcam4dpct_line120_211_pack_1 , lambda_onfcam4dpct_line120_211_pack_0)
      vector32 lambda_onfcam4dpct_line120_211_0_cotmp_1 = max16_vv(lambda_onfcam4dpct_line120_211_pack_1, lambda_onfcam4dpct_line120_211_pack_0);
      vector32 lambda_onfcam4dpct_line120_211_0 = lambda_onfcam4dpct_line120_211_0_cotmp_1;

      vector32 lambda_onfcam4dpct_line120_212_0 = lambda_onfcam4dpct_line120_211_0;
      vector32 lambda_onfcam4dpct_line120_228_0 = abs16_vv(lambda_onfcam4dpct_line120_227_0);
      vector32 lambda_onfcam4dpct_line120_229_0 = add16_vv(lambda_onfcam4dpct_line120_226_0, lambda_onfcam4dpct_line120_228_0);
      vector32 lambda_onfcam4dpct_line120_232_0 = add16_vv(lambda_onfcam4dpct_line120_229_0, lambda_onfcam4dpct_line120_231_0);
      vector32 lambda_onfcam4dpct_line120_233_0 = add16_vv(lambda_onfcam4dpct_line120_232_0, lambda_onfcam4dpct_line120_208_0);
      vector32 lambda_onfcam4dpct_line120_236_0 = add16_vv(lambda_onfcam4dpct_line120_233_0, lambda_onfcam4dpct_line120_235_0);
      vector32 lambda_onfcam4dpct_line120_237_0 = add16_vv(lambda_onfcam4dpct_line120_236_0, lambda_onfcam4dpct_line120_210_0);
      vector32 lambda_onfcam4dpct_line120_240_0 = add16_vv(lambda_onfcam4dpct_line120_237_0, lambda_onfcam4dpct_line120_239_0);
      vector32 lambda_onfcam4dpct_line120_247_0 = add16_vv(lambda_onfcam4dpct_line120_240_0, lambda_onfcam4dpct_line120_246_0);
      vector32 lambda_onfcam4dpct_line120_252_0 = add16_vv(lambda_onfcam4dpct_line120_247_0, lambda_onfcam4dpct_line120_251_0);
      vector32 lambda_onfcam4dpct_line120_253_0 = lambda_onfcam4dpct_line120_252_0;
      vector32 lambda_onfcam4dpct_line120_254_0 = lt16_vv(lambda_onfcam4dpct_line120_253_0, lambda_onfcam4dpct_line120_32_0);
      vector32 lambda_onfcam4dpct_line120_255_0 = gt16_vv(lambda_onfcam4dpct_line120_253_0, lambda_onfcam4dpct_line120_61_0);
      vector32 lambda_onfcam4dpct_line120_256_0 = sub16_vv(lambda_onfcam4dpct_line120_32_0, lambda_onfcam4dpct_line120_253_0);
      vector32 lambda_onfcam4dpct_line120_292_pack_1 = lambda_onfcam4dpct_line120_256_0;
      vector32 lambda_onfcam4dpct_line120_257_0 = sub16_vv(lambda_onfcam4dpct_line120_253_0, lambda_onfcam4dpct_line120_61_0);
      vector32 lambda_onfcam4dpct_line120_295_pack_0 = lambda_onfcam4dpct_line120_257_0;
      vector32 mean1_43_0 = sub16_vv(cnr_2_0, mean1_42_0);
      vector32 rr_3_0 = add16_vv(c_32_0, mean1_43_0);
      vector32 dpc_73_pack_6 = rr_3_0;
      vector32 dpc_74_pack_6 = rr_3_0;
      vector32 ll_3_0 = add16_vv(c_31_0, mean1_43_0);
      vector32 dpc_73_pack_2 = ll_3_0;
      vector32 dd_3_0 = add16_vv(c_33_0, mean1_43_0);
      vector32 dpc_73_pack_4 = dd_3_0;
      vector32 dpc_74_pack_2 = ll_3_0;
      vector32 uu_3_0 = add16_vv(c_30_0, mean1_43_0);
      vector32 dpc_73_pack_0 = uu_3_0;
      vector32 dpc_74_pack_0 = uu_3_0;
      vector32 dpc_74_pack_4 = dd_3_0;
      vector32 lambda_onfcam4dpct_line120_217_0 = sub16_vv(calcBlc_78_pp_2_2, calcBlc_78_pp_2_0);
      vector32 lambda_onfcam4dpct_line120_218_0 = abs16_vv(lambda_onfcam4dpct_line120_217_0);
      vector32 lambda_onfcam4dpct_line120_266_0 = add16_vv(lambda_onfcam4dpct_line120_265_0, lambda_onfcam4dpct_line120_218_0);
      vector32 lambda_onfcam4dpct_line120_269_0 = add16_vv(lambda_onfcam4dpct_line120_266_0, lambda_onfcam4dpct_line120_268_0);
      vector32 lambda_onfcam4dpct_line120_270_0 = add16_vv(lambda_onfcam4dpct_line120_269_0, lambda_onfcam4dpct_line120_249_0);
      vector32 lambda_onfcam4dpct_line120_273_0 = add16_vv(lambda_onfcam4dpct_line120_270_0, lambda_onfcam4dpct_line120_272_0);
      vector32 lambda_onfcam4dpct_line120_274_0 = lambda_onfcam4dpct_line120_273_0;
      vector32 lambda_onfcam4dpct_line120_291_0 = sub16_vv(lambda_onfcam4dpct_line120_274_0, lambda_onfcam4dpct_line120_61_0);
      vector32 lambda_onfcam4dpct_line120_292_pack_0 = lambda_onfcam4dpct_line120_291_0;
      vector32 lambda_onfcam4dpct_line120_279_0 = lt16_vv(lambda_onfcam4dpct_line120_274_0, lambda_onfcam4dpct_line120_32_0);
      vector32 lambda_onfcam4dpct_line120_280_0 = and16_vv(lambda_onfcam4dpct_line120_279_0, lambda_onfcam4dpct_line120_255_0);
      // min lambda_onfcam4dpct_line120_292_0 <= (lambda_onfcam4dpct_line120_292_pack_2 , lambda_onfcam4dpct_line120_292_pack_1 , lambda_onfcam4dpct_line120_292_pack_0)
      vector32 lambda_onfcam4dpct_line120_292_0_cotmp_1 = min16_vv(lambda_onfcam4dpct_line120_292_pack_2, lambda_onfcam4dpct_line120_292_pack_1);
      vector32 lambda_onfcam4dpct_line120_292_0_cotmp_2 = min16_vv(lambda_onfcam4dpct_line120_292_0_cotmp_1, lambda_onfcam4dpct_line120_292_pack_0);
      vector32 lambda_onfcam4dpct_line120_292_0 = lambda_onfcam4dpct_line120_292_0_cotmp_2;

      vector32 lambda_onfcam4dpct_line120_294_0 = sub16_vv(lambda_onfcam4dpct_line120_32_0, lambda_onfcam4dpct_line120_274_0);
      vector32 lambda_onfcam4dpct_line120_295_pack_1 = lambda_onfcam4dpct_line120_294_0;
      // min lambda_onfcam4dpct_line120_295_0 <= (lambda_onfcam4dpct_line120_295_pack_2 , lambda_onfcam4dpct_line120_295_pack_1 , lambda_onfcam4dpct_line120_295_pack_0)
      vector32 lambda_onfcam4dpct_line120_295_0_cotmp_1 = min16_vv(lambda_onfcam4dpct_line120_295_pack_2, lambda_onfcam4dpct_line120_295_pack_1);
      vector32 lambda_onfcam4dpct_line120_295_0_cotmp_2 = min16_vv(lambda_onfcam4dpct_line120_295_0_cotmp_1, lambda_onfcam4dpct_line120_295_pack_0);
      vector32 lambda_onfcam4dpct_line120_295_0 = lambda_onfcam4dpct_line120_295_0_cotmp_2;

      vector32 lambda_onfcam4dpct_line120_275_0 = gt16_vv(lambda_onfcam4dpct_line120_274_0, lambda_onfcam4dpct_line120_61_0);
      vector32 lambda_onfcam4dpct_line120_276_0 = and16_vv(lambda_onfcam4dpct_line120_254_0, lambda_onfcam4dpct_line120_275_0);
      vector32 lambda_onfcam4dpct_line120_277_0 = mux16_vv(lambda_onfcam4dpct_line120_276_0, lambda_onfcam4dpct_line120_212_0, ct8_18_0);
      vector32 lambda_onfcam4dpct_line120_281_0 = mux16_vv(lambda_onfcam4dpct_line120_280_0, lambda_onfcam4dpct_line120_220_0, lambda_onfcam4dpct_line120_277_0);
      vector32 lambda_onfcam4dpct_line120_282_0 = add16_vv(lambda_onfcam4dpct_line120_281_0, lambda_onfcam4dpct_line120_81_0);
      vector32 lambda_onfcam4dpct_line120_283_0 = gt16_vv(c_29_0, lambda_onfcam4dpct_line120_282_0);
      vector32 lambda_onfcam4dpct_line120_278_0 = mux16_vv(lambda_onfcam4dpct_line120_276_0, lambda_onfcam4dpct_line120_216_0, ct8_18_0);
      vector32 lambda_onfcam4dpct_line120_287_0 = mux16_vv(lambda_onfcam4dpct_line120_280_0, lambda_onfcam4dpct_line120_224_0, lambda_onfcam4dpct_line120_278_0);
      vector32 lambda_onfcam4dpct_line120_290_0 = eq16_vv(lambda_onfcam4dpct_line120_287_0, ct8_18_0);
      vector32 lambda_onfcam4dpct_line120_288_pack_0 = lambda_onfcam4dpct_line120_287_0;
      vector32 lambda_onfcam4dpct_line120_293_0 = mux16_vv(lambda_onfcam4dpct_line120_276_0, lambda_onfcam4dpct_line120_292_0, ct8_18_0);
      vector32 lambda_onfcam4dpct_line120_296_0 = mux16_vv(lambda_onfcam4dpct_line120_280_0, lambda_onfcam4dpct_line120_295_0, lambda_onfcam4dpct_line120_293_0);
      vector32 lambda_onfcam4dpct_line120_298_0 = sub16_vv(lambda_onfcam4dpct_line120_91_0, lambda_onfcam4dpct_line120_296_0);
      vector32 lambda_onfcam4dpct_line120_299_0 = mult16_vv(lambda_onfcam4dpct_line120_298_0, c_29_0);
      vector32 lambda_onfcam4dpct_line120_284_0 = lshift16_vv(lambda_onfcam4dpct_line120_281_0, lambda_onfcam4dpct_line120_79_0);
      vector32 lambda_onfcam4dpct_line120_285_0 = add16_vv(lambda_onfcam4dpct_line120_284_0, lambda_onfcam4dpct_line120_81_0);
      vector32 lambda_onfcam4dpct_line120_286_0 = sub16_vv(lambda_onfcam4dpct_line120_285_0, c_29_0);
      vector32 lambda_onfcam4dpct_line120_288_pack_1 = lambda_onfcam4dpct_line120_286_0;
      // max lambda_onfcam4dpct_line120_288_0 <= (lambda_onfcam4dpct_line120_288_pack_1 , lambda_onfcam4dpct_line120_288_pack_0)
      vector32 lambda_onfcam4dpct_line120_288_0_cotmp_1 = max16_vv(lambda_onfcam4dpct_line120_288_pack_1, lambda_onfcam4dpct_line120_288_pack_0);
      vector32 lambda_onfcam4dpct_line120_288_0 = lambda_onfcam4dpct_line120_288_0_cotmp_1;

      vector32 lambda_onfcam4dpct_line120_289_0 = mux16_vv(lambda_onfcam4dpct_line120_283_0, lambda_onfcam4dpct_line120_288_0, c_29_0);
      vector32 lambda_onfcam4dpct_line120_297_0 = mult16_vv(lambda_onfcam4dpct_line120_289_0, lambda_onfcam4dpct_line120_296_0);
      vector32 lambda_onfcam4dpct_line120_300_0 = add16_vv(lambda_onfcam4dpct_line120_297_0, lambda_onfcam4dpct_line120_299_0);
      vector32 lambda_onfcam4dpct_line120_301_0 = rshift16_vv(lambda_onfcam4dpct_line120_300_0, lambda_onfcam4dpct_line120_90_0);
      vector32 lambda_onfcam4dpct_line120_302_0 = sub16_vv(lambda_onfcam4dpct_line120_301_0, c_29_0);
      vector32 lambda_onfcam4dpct_line120_303_0 = mux16_vv(lambda_onfcam4dpct_line120_290_0, ct8_18_0, lambda_onfcam4dpct_line120_302_0);
      vector32 dpc_95_pack_0 = lambda_onfcam4dpct_line120_303_0;
      vector32 dpc_96_pack_0 = lambda_onfcam4dpct_line120_303_0;
      vector32 lambda_nfcam4defst_line111_10_0 = lt16_vv(lambda_onfcam4dpct_line120_303_0, ct8_18_0);
      vector32 lambda_nfcam4defst_line111_11_0 = mux16_vv(lambda_nfcam4defst_line111_10_0, lambda_nfcam4defst_line111_0, ct8_19_0);
      vector32 dpc_72_0 = eq16_vv(lambda_nfcam4defst_line111_11_0, ct8_19_0);
      vector32 mean3_23_pack_4 = calcBlc_78_pp_2_1;
      // max mean3_23_0 <= (mean3_23_pack_5 , mean3_23_pack_4 , mean3_23_pack_3 , mean3_23_pack_2 , mean3_23_pack_1 , mean3_23_pack_0)
      vector32 mean3_23_0_cotmp_1 = max16_vv(mean3_23_pack_5, mean3_23_pack_4);
      vector32 mean3_23_0_cotmp_2 = max16_vv(mean3_23_0_cotmp_1, mean3_23_pack_3);
      vector32 mean3_23_0_cotmp_3 = max16_vv(mean3_23_0_cotmp_2, mean3_23_pack_2);
      vector32 mean3_23_0_cotmp_4 = max16_vv(mean3_23_0_cotmp_3, mean3_23_pack_1);
      vector32 mean3_23_0_cotmp_5 = max16_vv(mean3_23_0_cotmp_4, mean3_23_pack_0);
      vector32 mean3_23_0 = mean3_23_0_cotmp_5;

      vector32 mean3_24_0 = sub16_vv(mean3_22_0, mean3_23_0);
      vector32 mean3_26_0 = sub16_vv(mean3_24_0, mean3_25_0);
      vector32 c_34_0 = add16_vv(c_29_0, mean1_43_0);
      vector32 dpc_71_0 = sub16_vv(c_34_0, mean1_43_0);
      vector32 mean3_27_0 = mean3_26_0;
      vector32 mean3_28_0 = add16_vv(mean3_27_0, lambda_onfcam4ccmt_line101_2_0);
      vector32 mean3_29_0 = rshift16_vv(mean3_28_0, srp_2_0);
      vector32 mean3_30_0 = sub16_vv(cnr_2_0, mean3_29_0);
      vector32 d_3_0 = add16_vv(c_40_0, mean3_30_0);
      vector32 dpc_74_pack_10 = d_3_0;
      vector32 u_3_0 = add16_vv(c_35_0, mean3_30_0);
      vector32 dpc_73_pack_8 = u_3_0;
      vector32 dpc_73_pack_10 = d_3_0;
      vector32 dpc_74_pack_8 = u_3_0;
      // min dpc_73_0 <= (dpc_73_pack_11 , dpc_73_pack_10 , dpc_73_pack_9 , dpc_73_pack_8 , dpc_73_pack_7 , dpc_73_pack_6 , dpc_73_pack_5 , dpc_73_pack_4 , dpc_73_pack_3 , dpc_73_pack_2 , dpc_73_pack_1 , dpc_73_pack_0)
      vector32 dpc_73_0_cotmp_1 = min16_vv(dpc_73_pack_11, dpc_73_pack_10);
      vector32 dpc_73_0_cotmp_2 = min16_vv(dpc_73_0_cotmp_1, dpc_73_pack_9);
      vector32 dpc_73_0_cotmp_3 = min16_vv(dpc_73_0_cotmp_2, dpc_73_pack_8);
      vector32 dpc_73_0_cotmp_4 = min16_vv(dpc_73_0_cotmp_3, dpc_73_pack_7);
      vector32 dpc_73_0_cotmp_5 = min16_vv(dpc_73_0_cotmp_4, dpc_73_pack_6);
      vector32 dpc_73_0_cotmp_6 = min16_vv(dpc_73_0_cotmp_5, dpc_73_pack_5);
      vector32 dpc_73_0_cotmp_7 = min16_vv(dpc_73_0_cotmp_6, dpc_73_pack_4);
      vector32 dpc_73_0_cotmp_8 = min16_vv(dpc_73_0_cotmp_7, dpc_73_pack_3);
      vector32 dpc_73_0_cotmp_9 = min16_vv(dpc_73_0_cotmp_8, dpc_73_pack_2);
      vector32 dpc_73_0_cotmp_10 = min16_vv(dpc_73_0_cotmp_9, dpc_73_pack_1);
      vector32 dpc_73_0_cotmp_11 = min16_vv(dpc_73_0_cotmp_10, dpc_73_pack_0);
      vector32 dpc_73_0 = dpc_73_0_cotmp_11;

      vector32 dpc_83_pack_1 = dpc_73_0;
      // max dpc_74_0 <= (dpc_74_pack_11 , dpc_74_pack_10 , dpc_74_pack_9 , dpc_74_pack_8 , dpc_74_pack_7 , dpc_74_pack_6 , dpc_74_pack_5 , dpc_74_pack_4 , dpc_74_pack_3 , dpc_74_pack_2 , dpc_74_pack_1 , dpc_74_pack_0)
      vector32 dpc_74_0_cotmp_1 = max16_vv(dpc_74_pack_11, dpc_74_pack_10);
      vector32 dpc_74_0_cotmp_2 = max16_vv(dpc_74_0_cotmp_1, dpc_74_pack_9);
      vector32 dpc_74_0_cotmp_3 = max16_vv(dpc_74_0_cotmp_2, dpc_74_pack_8);
      vector32 dpc_74_0_cotmp_4 = max16_vv(dpc_74_0_cotmp_3, dpc_74_pack_7);
      vector32 dpc_74_0_cotmp_5 = max16_vv(dpc_74_0_cotmp_4, dpc_74_pack_6);
      vector32 dpc_74_0_cotmp_6 = max16_vv(dpc_74_0_cotmp_5, dpc_74_pack_5);
      vector32 dpc_74_0_cotmp_7 = max16_vv(dpc_74_0_cotmp_6, dpc_74_pack_4);
      vector32 dpc_74_0_cotmp_8 = max16_vv(dpc_74_0_cotmp_7, dpc_74_pack_3);
      vector32 dpc_74_0_cotmp_9 = max16_vv(dpc_74_0_cotmp_8, dpc_74_pack_2);
      vector32 dpc_74_0_cotmp_10 = max16_vv(dpc_74_0_cotmp_9, dpc_74_pack_1);
      vector32 dpc_74_0_cotmp_11 = max16_vv(dpc_74_0_cotmp_10, dpc_74_pack_0);
      vector32 dpc_74_0 = dpc_74_0_cotmp_11;

      vector32 dpc_92_pack_1 = dpc_74_0;
      vector32 dpc_75_0 = sub16_vv(dpc_74_0, dpc_73_0);
      vector32 dpc_76_0 = mult16_vv(dpc_4_0, dpc_75_0);
      vector32 dpc_77_0 = rshift16_vv(dpc_76_0, srp_0);
      vector32 dpc_78_0 = add16_vv(dpc_3_0, dpc_77_0);
      vector32 dpc_79_0 = sub16_vv(dpc_73_0, dpc_78_0);
      vector32 dpc_81_0 = lshift16_vv(dpc_79_0, lambda_onfcam4dpct_line120_79_0);
      vector32 dpc_80_0 = lt16_vv(c_34_0, dpc_79_0);
      vector32 dpc_85_0 = mult16_vv(dpc_17_0, dpc_75_0);
      vector32 dpc_86_0 = rshift16_vv(dpc_85_0, srp_0);
      vector32 dpc_87_0 = add16_vv(dpc_16_0, dpc_86_0);
      vector32 dpc_88_0 = add16_vv(dpc_74_0, dpc_87_0);
      vector32 dpc_90_0 = lshift16_vv(dpc_88_0, lambda_onfcam4dpct_line120_79_0);
      vector32 dpc_91_0 = sub16_vv(dpc_90_0, c_34_0);
      vector32 dpc_89_0 = gt16_vv(c_34_0, dpc_88_0);
      vector32 dpc_82_0 = sub16_vv(dpc_81_0, c_34_0);
      vector32 dpc_83_pack_0 = dpc_82_0;
      // min dpc_83_0 <= (dpc_83_pack_1 , dpc_83_pack_0)
      vector32 dpc_83_0_cotmp_1 = min16_vv(dpc_83_pack_1, dpc_83_pack_0);
      vector32 dpc_83_0 = dpc_83_0_cotmp_1;

      vector32 dpc_84_0 = mux16_vv(dpc_80_0, dpc_83_0, c_34_0);
      vector32 dpc_92_pack_0 = dpc_91_0;
      // max dpc_92_0 <= (dpc_92_pack_1 , dpc_92_pack_0)
      vector32 dpc_92_0_cotmp_1 = max16_vv(dpc_92_pack_1, dpc_92_pack_0);
      vector32 dpc_92_0 = dpc_92_0_cotmp_1;

      vector32 dpc_93_0 = mux16_vv(dpc_89_0, dpc_92_0, dpc_84_0);
      vector32 dpc_94_0 = sub16_vv(dpc_93_0, c_34_0);
      vector32 lambda_nfcam4defst_line111_12_0 = lt16_vv(dpc_94_0, ct8_18_0);
      vector32 lambda_nfcam4defst_line111_13_0 = mux16_vv(lambda_nfcam4defst_line111_12_0, lambda_nfcam4defst_line111_0, ct8_19_0);
      vector32 dpc_98_0 = ne16_vv(lambda_nfcam4defst_line111_13_0, lambda_nfcam4defst_line111_11_0);
      vector32 dpc_99_0 = add16_vv(lambda_onfcam4dpct_line120_303_0, dpc_94_0);
      vector32 dpc_96_pack_1 = dpc_94_0;
      // max dpc_96_0 <= (dpc_96_pack_1 , dpc_96_pack_0)
      vector32 dpc_96_0_cotmp_1 = max16_vv(dpc_96_pack_1, dpc_96_pack_0);
      vector32 dpc_96_0 = dpc_96_0_cotmp_1;

      vector32 dpc_95_pack_1 = dpc_94_0;
      // min dpc_95_0 <= (dpc_95_pack_1 , dpc_95_pack_0)
      vector32 dpc_95_0_cotmp_1 = min16_vv(dpc_95_pack_1, dpc_95_pack_0);
      vector32 dpc_95_0 = dpc_95_0_cotmp_1;

      vector32 dpc_97_0 = mux16_vv(dpc_72_0, dpc_96_0, dpc_95_0);
      vector32 dpc_100_0 = mux16_vv(dpc_98_0, dpc_99_0, dpc_97_0);
      vector32 dpc_101_0 = add16_vv(dpc_71_0, dpc_100_0);
      vector32 dpc_102_pack_0 = dpc_101_0;
      // max dpc_102_0 <= (dpc_102_pack_1 , dpc_102_pack_0)
      vector32 dpc_102_0_cotmp_1 = max16_vv(dpc_102_pack_1, dpc_102_pack_0);
      vector32 dpc_102_0 = dpc_102_0_cotmp_1;

      vector32 dpc_103_pack_0 = dpc_102_0;
      // min dpc_103_0 <= (dpc_103_pack_1 , dpc_103_pack_0)
      vector32 dpc_103_0_cotmp_1 = min16_vv(dpc_103_pack_1, dpc_103_pack_0);
      vector32 dpc_103_0 = dpc_103_0_cotmp_1;

      out_ptr[y*IN_WIDTH*OUT_CHANNELS + x*OUT_CHANNELS + 0] = dpc_103_0;
    }
  }
  
  // End SAIF power toggle data capture
  set_power_toggle(POWER_TOGGLE_OFF);
} // END dpc_3


