
---------- Begin Simulation Statistics ----------
final_tick                               15023652109200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 114990                       # Simulator instruction rate (inst/s)
host_mem_usage                               17423532                       # Number of bytes of host memory used
host_op_rate                                   166849                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8683.31                       # Real time elapsed on the host
host_tick_rate                                8430652                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   998491188                       # Number of instructions simulated
sim_ops                                    1448797895                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.073206                       # Number of seconds simulated
sim_ticks                                 73205927460                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         11                       # Number of instructions committed
system.cpu0.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests          290                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests       226841                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops          324                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests       454040                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops          324                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              31                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        31                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu0.num_fp_insts                           12                       # number of float instructions
system.cpu0.num_fp_register_reads                   4                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  8                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   23                       # Number of integer alu accesses
system.cpu0.num_int_insts                          23                       # number of integer instructions
system.cpu0.num_int_register_reads                 58                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu0.num_load_insts                         10                       # Number of load instructions
system.cpu0.num_mem_refs                           16                       # number of memory refs
system.cpu0.num_store_insts                         6                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    2      8.00%      8.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        7     28.00%     36.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       2      8.00%     44.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      2      8.00%     52.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  8     32.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 4     16.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        25                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         11                       # Number of instructions committed
system.cpu1.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests          266                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests       226860                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          326                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests       453969                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          326                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu1.num_fp_insts                           12                       # number of float instructions
system.cpu1.num_fp_register_reads                   4                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  8                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   23                       # Number of integer alu accesses
system.cpu1.num_int_insts                          23                       # number of integer instructions
system.cpu1.num_int_register_reads                 58                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu1.num_load_insts                         10                       # Number of load instructions
system.cpu1.num_mem_refs                           16                       # number of memory refs
system.cpu1.num_store_insts                         6                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    2      8.00%      8.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        7     28.00%     36.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       2      8.00%     44.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      2      8.00%     52.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  8     32.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 4     16.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        25                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         11                       # Number of instructions committed
system.cpu2.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests          303                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests       226653                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          356                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests       453683                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          356                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu2.num_fp_insts                           12                       # number of float instructions
system.cpu2.num_fp_register_reads                   4                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  8                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   23                       # Number of integer alu accesses
system.cpu2.num_int_insts                          23                       # number of integer instructions
system.cpu2.num_int_register_reads                 58                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu2.num_load_insts                         10                       # Number of load instructions
system.cpu2.num_mem_refs                           16                       # number of memory refs
system.cpu2.num_store_insts                         6                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    2      8.00%      8.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        7     28.00%     36.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       2      8.00%     44.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      2      8.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  8     32.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 4     16.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        25                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         11                       # Number of instructions committed
system.cpu3.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          271                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests       226786                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          272                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests       453822                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          272                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu3.num_fp_insts                           12                       # number of float instructions
system.cpu3.num_fp_register_reads                   4                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  8                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   23                       # Number of integer alu accesses
system.cpu3.num_int_insts                          23                       # number of integer instructions
system.cpu3.num_int_register_reads                 58                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu3.num_load_insts                         10                       # Number of load instructions
system.cpu3.num_mem_refs                           16                       # number of memory refs
system.cpu3.num_store_insts                         6                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    2      8.00%      8.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        7     28.00%     36.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      8.00%     44.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      2      8.00%     52.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  8     32.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 4     16.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        25                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests       423502                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests         857283                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       335263                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        746123                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        213902024                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       252551486                       # number of cc regfile writes
system.switch_cpus0.committedInsts          249889566                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            362584889                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.879739                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.879739                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads          6381094                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes         6352789                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  48535                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      3373885                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        39327406                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            2.243536                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            85783855                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          26448833                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       41379610                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     69462608                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts         7700                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     37362159                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    622324918                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     59335022                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      6091360                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    493213478                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        135768                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       669398                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       3295713                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       787090                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        19596                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect      1331373                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      2042512                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        719762936                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            488444726                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.543077                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        390886472                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              2.221844                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             492677496                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       793976258                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      426703334                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.136701                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.136701                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      3143143      0.63%      0.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    398399100     79.79%     80.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      9291778      1.86%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     54093734     10.83%     93.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     21557869      4.32%     97.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead      6424202      1.29%     98.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      6395015      1.28%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     499304841                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses       15589433                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads     28414736                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     12714091                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes     24758468                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            7853914                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.015730                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        3190925     40.63%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        338410      4.31%     44.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      1554363     19.79%     64.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      1936468     24.66%     89.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       833748     10.62%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     488426179                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   1198055595                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    475730635                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    857325685                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         622311791                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        499304841                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded        13127                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined    259739940                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       217684                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        12529                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined    409441795                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    219789054                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.271746                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.224807                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     78103851     35.54%     35.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21300239      9.69%     45.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     24451076     11.12%     56.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     29251581     13.31%     69.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     27113034     12.34%     82.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     17336972      7.89%     89.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     12222369      5.56%     95.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      7202959      3.28%     98.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      2806973      1.28%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    219789054                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  2.271244                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads     10414858                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       629930                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     69462608                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     37362159                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      175870613                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               219837589                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    225                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        213994209                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       252659268                       # number of cc regfile writes
system.switch_cpus1.committedInsts          250000001                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            362744499                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.879350                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.879350                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads          6381127                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes         6352977                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  47938                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      3375326                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        39344476                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            2.244529                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            85826037                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          26458716                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       41378934                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     69489523                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts         7681                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     37374664                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    622593553                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     59367321                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      6096280                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    493431786                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        135828                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       669240                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       3296938                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       786973                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        19505                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      1331942                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      2043384                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        720084695                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            488661603                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.543082                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        391064758                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              2.222830                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             492895291                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       794332706                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      426898125                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.137203                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.137203                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      3143181      0.63%      0.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    398572703     79.79%     80.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      9295956      1.86%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     54126304     10.84%     93.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     21570428      4.32%     97.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead      6424461      1.29%     98.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite      6395035      1.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     499528068                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses       15589745                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads     28415350                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses     12714340                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes     24759224                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            7852592                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.015720                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        3190084     40.62%     40.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        338291      4.31%     44.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      1553968     19.79%     64.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      1936512     24.66%     89.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       833737     10.62%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     488647734                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   1198500756                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    475947263                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    857702525                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         622580426                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        499528068                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded        13127                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined    259849003                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       217729                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        12529                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined    409603306                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    219789651                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.272755                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.224746                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     78042770     35.51%     35.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21309533      9.70%     45.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     24459004     11.13%     56.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     29259241     13.31%     69.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     27130496     12.34%     81.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     17345957      7.89%     89.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     12230003      5.56%     95.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      7210159      3.28%     98.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      2802488      1.28%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    219789651                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  2.272260                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads     10402941                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       630334                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     69489523                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     37374664                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      175952430                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               219837589                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    218                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        213399982                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       251966645                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249300777                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            361734190                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.881817                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.881817                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads          6380063                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes         6347886                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  49018                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      3365512                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        39233433                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            2.238286                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            85589317                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          26400177                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       41362279                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     69313401                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts         7653                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     37290815                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    620854363                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     59189140                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      6070057                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    492059318                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        135589                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       670997                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       3288169                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       788421                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents        19534                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect      1328157                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect      2037355                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        718034156                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            487289966                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.543066                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        389940259                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              2.216591                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             491518980                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       792112721                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      425669603                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.134023                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.134023                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass      3143197      0.63%      0.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    397452327     79.79%     80.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      9269074      1.86%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     53943795     10.83%     93.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     21501365      4.32%     97.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead      6425657      1.29%     98.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      6393965      1.28%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     498129380                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses       15590415                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads     28416680                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses     12708161                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes     24757136                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            7852104                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.015763                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        3188574     40.61%     40.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     40.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     40.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     40.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     40.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     40.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     40.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     40.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     40.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     40.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     40.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     40.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     40.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     40.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     40.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     40.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     40.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     40.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     40.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     40.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     40.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     40.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     40.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     40.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     40.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     40.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     40.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     40.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     40.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     40.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     40.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     40.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     40.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     40.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     40.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     40.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     40.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     40.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     40.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     40.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     40.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     40.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     40.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        338278      4.31%     44.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      1554459     19.80%     64.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      1936923     24.67%     89.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       833870     10.62%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     487247872                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   1195700385                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    474581805                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    855236561                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         620841237                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        498129380                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded        13126                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined    259120106                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued       217635                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        12528                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined    408452985                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    219788571                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     2.266403                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.225000                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     78429619     35.68%     35.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     21253089      9.67%     45.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     24402409     11.10%     56.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     29198398     13.28%     69.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     27034489     12.30%     82.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     17292794      7.87%     89.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     12186351      5.54%     95.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      7175129      3.26%     98.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      2816293      1.28%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    219788571                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  2.265897                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads     10434894                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       632145                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     69313401                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     37290815                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      175457518                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               219837589                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    223                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        213400129                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       251967367                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249300800                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            361734225                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.881817                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.881817                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads          6380100                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes         6347887                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  49373                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      3365507                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        39233406                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            2.238342                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            85599707                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          26402113                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       41353085                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     69314403                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts         7654                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     37291554                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    620862867                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     59197594                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      6072152                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    492071655                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        135740                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       677132                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       3288249                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       794739                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        19598                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect      1328154                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect      2037353                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        718044155                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            487301440                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.543073                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        389950123                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              2.216643                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             491530807                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       792136722                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      425679523                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.134023                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.134023                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      3143212      0.63%      0.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    397454909     79.79%     80.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      9269101      1.86%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     53952091     10.83%     93.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     21504783      4.32%     97.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead      6425724      1.29%     98.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      6393991      1.28%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     498143811                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses       15590509                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads     28416879                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     12708212                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes     24757392                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            7849918                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.015758                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        3186636     40.59%     40.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     40.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     40.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     40.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     40.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     40.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     40.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     40.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     40.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     40.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     40.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     40.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     40.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     40.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     40.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     40.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     40.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     40.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     40.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     40.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     40.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     40.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     40.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     40.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     40.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     40.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     40.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     40.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     40.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     40.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     40.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     40.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     40.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     40.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     40.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     40.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     40.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     40.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     40.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     40.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     40.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     40.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     40.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        338319      4.31%     44.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      1554169     19.80%     64.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      1936938     24.67%     89.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       833856     10.62%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     487260008                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1195726430                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    474593228                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    855253317                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         620849740                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        498143811                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded        13127                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined    259128549                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       217557                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        12529                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined    408443913                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    219788216                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.266472                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.224982                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     78426476     35.68%     35.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     21253547      9.67%     45.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     24402168     11.10%     56.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     29193919     13.28%     69.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     27039306     12.30%     82.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     17293060      7.87%     89.91% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     12189141      5.55%     95.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      7177991      3.27%     98.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      2812608      1.28%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    219788216                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  2.265963                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads     10420936                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       631920                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     69314403                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     37291554                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      175468195                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               219837589                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    217                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            9                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     66381815                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        66381824                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            9                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     67861014                       # number of overall hits
system.cpu0.dcache.overall_hits::total       67861023                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data       345012                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        345015                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data       430633                       # number of overall misses
system.cpu0.dcache.overall_misses::total       430638                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  20482201629                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  20482201629                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  20482201629                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  20482201629                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data           12                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     66726827                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     66726839                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data           14                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     68291647                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     68291661                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.250000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.005171                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005171                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.357143                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.006306                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006306                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 59366.635447                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 59366.119238                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 47563.009869                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 47562.457630                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       314081                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            600                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   523.468333                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       226345                       # number of writebacks
system.cpu0.dcache.writebacks::total           226345                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data       137571                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       137571                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data       137571                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       137571                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data       207441                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       207441                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data       227350                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       227350                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   9552125646                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9552125646                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  10679405571                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10679405571                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.003109                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003109                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.003329                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003329                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 46047.433468                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 46047.433468                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 46973.413552                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 46973.413552                       # average overall mshr miss latency
system.cpu0.dcache.replacements                226345                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            6                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     50472365                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       50472371                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data       255109                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       255111                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  15073564014                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  15073564014                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     50727474                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     50727482                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.250000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.005029                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.005029                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 59086.759048                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 59086.295824                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data       137469                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       137469                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       117640                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       117640                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   4177215936                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4177215936                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.002319                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002319                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 35508.465964                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 35508.465964                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            3                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     15909450                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      15909453                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        89903                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        89904                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   5408637615                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   5408637615                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     15999353                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     15999357                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.250000                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.005619                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.005619                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 60160.813488                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 60160.144321                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          102                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          102                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        89801                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        89801                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   5374909710                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   5374909710                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.005613                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.005613                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 59853.561876                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 59853.561876                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data      1479199                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total      1479199                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data            2                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data        85621                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        85623                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data      1564820                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      1564822                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data            1                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.054716                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.054717                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data        19909                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total        19909                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data   1127279925                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   1127279925                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.012723                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.012723                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 56621.624642                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 56621.624642                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.063099                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           68088480                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           226857                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           300.138325                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     14950446183072                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.019516                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.043583                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000038                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.998132                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998170                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          376                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        546560145                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       546560145                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                         10                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          6                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           17                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     68142792                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        68142809                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           17                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     68142792                       # number of overall hits
system.cpu0.icache.overall_hits::total       68142809                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          479                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           481                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          479                       # number of overall misses
system.cpu0.icache.overall_misses::total          481                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     38047581                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     38047581                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     38047581                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     38047581                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           19                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     68143271                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     68143290                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           19                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     68143271                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     68143290                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.105263                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.105263                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 79431.275574                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total        79101                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 79431.275574                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total        79101                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst          141                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          141                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst          141                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          141                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          338                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          338                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          338                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          338                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     29200770                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     29200770                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     29200770                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     29200770                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 86392.810651                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 86392.810651                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 86392.810651                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 86392.810651                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           17                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     68142792                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       68142809                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          479                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          481                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     38047581                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     38047581                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     68143271                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     68143290                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.105263                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 79431.275574                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total        79101                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst          141                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          141                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          338                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          338                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     29200770                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     29200770                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 86392.810651                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 86392.810651                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          332.376457                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           68143149                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              340                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         200421.026471                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     14950446182073                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   330.376457                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.645267                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.649173                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          338                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          337                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.660156                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        545146660                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       545146660                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp         137893                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       197018                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       135635                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq          498                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp          498                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq         89304                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp        89304                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq       137893                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          678                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port       681055                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total             681733                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        21632                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     29004928                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total            29026560                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       106310                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                6803840                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples        334003                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.001838                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.042836                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0              333389     99.82%     99.82% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                 614      0.18%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total          334003                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy       301938759                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           0.4                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         337662                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy      226790982                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       118614                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         118614                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       118614                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        118614                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          336                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       108238                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       108581                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          336                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       108238                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       108581                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     28969668                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  10080527382                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  10109497050                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     28969668                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  10080527382                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  10109497050                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          336                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data       226852                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total       227195                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          336                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data       226852                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total       227195                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.477130                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.477920                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.477130                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.477920                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 86219.250000                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 93132.979009                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 93105.580626                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 86219.250000                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 93132.979009                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 93105.580626                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       106308                       # number of writebacks
system.cpu0.l2cache.writebacks::total          106308                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          336                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       108238                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       108574                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          336                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       108238                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       108574                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     28857780                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  10044484128                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  10073341908                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     28857780                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  10044484128                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  10073341908                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.477130                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.477889                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.477130                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.477889                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 85886.250000                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 92799.979009                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 92778.583344                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 85886.250000                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 92799.979009                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 92778.583344                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               106308                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       136074                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       136074                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       136074                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       136074                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks        90160                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total        90160                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks        90160                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total        90160                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data          498                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total          498                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data          498                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total          498                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        32292                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        32292                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data        57011                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total        57012                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data   5194283517                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   5194283517                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data        89303                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        89304                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.638400                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.638404                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 91110.198330                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 91108.600242                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data        57011                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total        57011                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   5175298854                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   5175298854                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.638400                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.638392                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 90777.198330                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 90777.198330                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data        86322                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total        86322                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          336                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data        51227                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total        51569                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     28969668                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data   4886243865                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total   4915213533                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          336                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data       137549                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total       137891                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.372427                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.373984                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 86219.250000                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 95384.150253                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 95313.338110                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          336                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        51227                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total        51563                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     28857780                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   4869185274                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   4898043054                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.372427                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.373940                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 85886.250000                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 95051.150253                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 94991.429009                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2411.729144                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs            453927                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          108736                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            4.174579                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    14950446182073                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks    15.144739                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.031159                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     4.015575                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   190.853169                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  2201.684501                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.003697                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000008                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000980                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.046595                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.537521                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.588801                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2428                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1           93                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         1319                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          342                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          661                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.592773                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses         7371568                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses        7371568                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 14950446192063                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  73205917137                       # Cumulative time (in ticks) in various power states
system.cpu0.thread-2781.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread-2781.numOps                      0                       # Number of Ops committed
system.cpu0.thread-2781.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            9                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     66417895                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        66417904                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            9                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     67897107                       # number of overall hits
system.cpu1.dcache.overall_hits::total       67897116                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data       345115                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        345118                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data       430753                       # number of overall misses
system.cpu1.dcache.overall_misses::total       430758                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  20414215017                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  20414215017                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  20414215017                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  20414215017                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data           12                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     66763010                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     66763022                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data           14                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     68327860                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     68327874                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.250000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.005169                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005169                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.357143                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.006304                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006304                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 59151.920424                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 59151.406235                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 47391.927664                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 47391.377565                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       309267                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            602                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   513.732558                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       226263                       # number of writebacks
system.cpu1.dcache.writebacks::total           226263                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data       137656                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       137656                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data       137656                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       137656                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data       207459                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       207459                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data       227367                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       227367                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data   9519850620                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9519850620                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  10638024993                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10638024993                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.003107                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003107                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.003328                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003328                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 45887.865169                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 45887.865169                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 46787.902347                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 46787.902347                       # average overall mshr miss latency
system.cpu1.dcache.replacements                226263                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            6                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     50501601                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       50501607                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            2                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data       255093                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       255095                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  15031680273                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  15031680273                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     50756694                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     50756702                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.250000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.005026                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.005026                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 58926.275017                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 58925.813023                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data       137561                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       137561                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data       117532                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       117532                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   4171890933                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4171890933                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.002316                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002316                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 35495.787811                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 35495.787811                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            3                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     15916294                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      15916297                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        90022                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        90023                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   5382534744                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   5382534744                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     16006316                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     16006320                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.250000                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.005624                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005624                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 59791.325943                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 59790.661764                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data           95                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        89927                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        89927                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   5347959687                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   5347959687                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.005618                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.005618                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 59470.011087                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 59470.011087                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data      1479212                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total      1479212                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data            2                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data        85638                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        85640                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data      1564850                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total      1564852                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.054726                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.054727                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data        19908                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        19908                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data   1118174373                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   1118174373                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.012722                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.012722                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 56167.087251                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 56167.087251                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.060798                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           68124588                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           226775                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           300.406077                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     14950446183072                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.019520                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.041278                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000038                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.998127                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998166                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          379                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        546849767                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       546849767                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                         10                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          6                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           17                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     68171843                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        68171860                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           17                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     68171843                       # number of overall hits
system.cpu1.icache.overall_hits::total       68171860                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          474                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           476                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          474                       # number of overall misses
system.cpu1.icache.overall_misses::total          476                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     38562066                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     38562066                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     38562066                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     38562066                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           19                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     68172317                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     68172336                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           19                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     68172317                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     68172336                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.105263                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000007                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.105263                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000007                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 81354.569620                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 81012.743697                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 81354.569620                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 81012.743697                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst          142                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          142                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst          142                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          142                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          332                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          332                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          332                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          332                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     29003967                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     29003967                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     29003967                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     29003967                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 87361.346386                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 87361.346386                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 87361.346386                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 87361.346386                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           17                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     68171843                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       68171860                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          474                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          476                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     38562066                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     38562066                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     68172317                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     68172336                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.105263                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 81354.569620                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 81012.743697                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst          142                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          142                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          332                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          332                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     29003967                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     29003967                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 87361.346386                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 87361.346386                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          329.631357                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           68172194                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              334                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         204108.365269                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     14950446182073                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   327.631357                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.639905                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.643811                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          333                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          333                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.650391                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        545379022                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       545379022                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp         137778                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty       196932                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean       135600                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq          597                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp          597                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq         89331                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp        89331                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq       137778                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          667                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port       681007                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total             681674                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        21312                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     28994432                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total            29015744                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                       106270                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                6801280                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples        333975                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.001773                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.042065                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0              333383     99.82%     99.82% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 592      0.18%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total          333975                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy       301860504                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           0.4                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         331668                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy      226742031                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       118554                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         118554                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       118554                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        118554                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          331                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data       108216                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total       108554                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          331                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data       108216                       # number of overall misses
system.cpu1.l2cache.overall_misses::total       108554                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     28778526                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  10039066884                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  10067845410                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     28778526                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  10039066884                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  10067845410                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          331                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data       226770                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total       227108                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          331                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data       226770                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total       227108                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.477206                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.477984                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.477206                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.477984                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 86944.187311                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 92768.785429                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 92745.043112                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 86944.187311                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 92768.785429                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 92745.043112                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks       106269                       # number of writebacks
system.cpu1.l2cache.writebacks::total          106269                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          331                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data       108216                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total       108547                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          331                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data       108216                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total       108547                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     28668303                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  10003030956                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  10031699259                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     28668303                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  10003030956                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  10031699259                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.477206                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.477953                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.477206                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.477953                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 86611.187311                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 92435.785429                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 92418.024073                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 86611.187311                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 92435.785429                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 92418.024073                       # average overall mshr miss latency
system.cpu1.l2cache.replacements               106269                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       135992                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       135992                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       135992                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       135992                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks        90193                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total        90193                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks        90193                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total        90193                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data          597                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total          597                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data          597                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total          597                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data        32499                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        32499                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data        56831                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total        56832                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   5166119376                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   5166119376                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data        89330                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total        89331                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.636192                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.636196                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 90903.193257                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 90901.593750                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data        56831                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total        56831                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   5147194653                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   5147194653                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.636192                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.636185                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 90570.193257                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 90570.193257                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data        86055                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total        86055                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            4                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          331                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data        51385                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        51722                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     28778526                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data   4872947508                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   4901726034                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          331                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data       137440                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total       137777                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.373872                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.375404                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 86944.187311                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 94832.100963                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 94770.620510                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          331                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        51385                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        51716                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     28668303                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   4855836303                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   4884504606                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.373872                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.375360                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 86611.187311                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 94499.100963                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 94448.615632                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2394.548985                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs            453890                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs          108680                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            4.176389                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    14950446182073                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks    27.001843                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.034999                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     2.105548                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   133.297742                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2232.108853                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.006592                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000009                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000514                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.032543                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.544948                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.584607                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2411                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1331                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          383                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          593                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.588623                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses         7370920                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses        7370920                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 14950446192063                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  73205917137                       # Cumulative time (in ticks) in various power states
system.cpu1.thread29212.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread29212.numOps                      0                       # Number of Ops committed
system.cpu1.thread29212.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            9                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     66209856                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        66209865                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            9                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     67685342                       # number of overall hits
system.cpu2.dcache.overall_hits::total       67685351                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data       347283                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        347286                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data       436615                       # number of overall misses
system.cpu2.dcache.overall_misses::total       436620                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  21051820772                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  21051820772                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  21051820772                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  21051820772                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data           12                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     66557139                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     66557151                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data           14                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     68121957                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     68121971                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.250000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.005218                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005218                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.357143                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.006409                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006409                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 60618.633138                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 60618.109489                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 48215.981521                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 48215.429371                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       370747                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            713                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   519.981767                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       226176                       # number of writebacks
system.cpu2.dcache.writebacks::total           226176                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data       140032                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       140032                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data       140032                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       140032                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data       207251                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       207251                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data       227161                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       227161                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data   9679843466                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9679843466                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  10885161941                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  10885161941                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.003114                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003114                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.003335                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003335                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 46705.895103                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 46705.895103                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 47918.269162                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 47918.269162                       # average overall mshr miss latency
system.cpu2.dcache.replacements                226176                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            6                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     50337347                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       50337353                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            2                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data       257459                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       257461                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  15505580898                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  15505580898                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     50594806                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     50594814                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.250000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.005089                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.005089                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 60225.437441                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 60224.969599                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data       139930                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       139930                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data       117529                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       117529                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data   4167989505                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4167989505                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.002323                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002323                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 35463.498413                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 35463.498413                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            3                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     15872509                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      15872512                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        89824                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        89825                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   5546239874                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   5546239874                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     15962333                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     15962337                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.250000                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.005627                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.005627                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 61745.634507                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 61744.947108                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data          102                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          102                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        89722                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        89722                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   5511853961                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   5511853961                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.005621                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.005621                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 61432.580203                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 61432.580203                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data      1475486                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total      1475486                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.cpu2.data            2                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data        89332                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        89334                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.cpu2.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data      1564818                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total      1564820                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.cpu2.data            1                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.057088                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.057089                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data        19910                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        19910                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data   1205318475                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   1205318475                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.012724                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.012724                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 60538.346308                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 60538.346308                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.055732                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           67912617                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           226688                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           299.586290                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     14950446183072                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.019656                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.036076                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000038                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.998117                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998156                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          405                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        545202456                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       545202456                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                         10                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          6                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           17                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     67980581                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        67980598                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           17                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     67980581                       # number of overall hits
system.cpu2.icache.overall_hits::total       67980598                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          482                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           484                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          482                       # number of overall misses
system.cpu2.icache.overall_misses::total          484                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     39855771                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     39855771                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     39855771                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     39855771                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           19                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     67981063                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     67981082                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           19                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     67981063                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     67981082                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.105263                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.105263                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 82688.321577                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 82346.634298                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 82688.321577                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 82346.634298                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst          143                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          143                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst          143                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          143                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          339                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          339                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          339                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          339                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     30489813                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     30489813                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     30489813                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     30489813                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 89940.451327                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 89940.451327                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 89940.451327                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 89940.451327                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           17                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     67980581                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       67980598                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          482                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          484                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     39855771                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     39855771                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     67981063                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     67981082                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.105263                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 82688.321577                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 82346.634298                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst          143                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          143                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          339                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          339                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     30489813                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     30489813                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 89940.451327                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 89940.451327                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          333.283606                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           67980939                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              341                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         199357.592375                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     14950446182073                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   331.283606                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.647038                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.650945                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          338                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          337                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.660156                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        543848997                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       543848997                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp         137784                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       196620                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean       135422                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq          478                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp          478                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         89245                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        89245                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq       137784                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          679                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port       680508                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total             681187                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        21632                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     28983296                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total            29004928                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                       105869                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                6775616                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples        333373                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.001980                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.044451                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0              332713     99.80%     99.80% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 660      0.20%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total          333373                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy       301707324                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           0.4                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         338661                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy      226615491                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data       118872                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         118872                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data       118872                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        118872                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          336                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data       107811                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total       108154                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            5                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          336                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data       107811                       # number of overall misses
system.cpu2.l2cache.overall_misses::total       108154                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     30256713                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  10285476228                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  10315732941                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     30256713                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  10285476228                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  10315732941                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          336                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data       226683                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total       227026                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          336                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data       226683                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total       227026                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.475602                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.476395                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.475602                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.476395                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 90049.741071                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 95402.845980                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 95380.040877                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 90049.741071                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 95402.845980                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 95380.040877                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks       105866                       # number of writebacks
system.cpu2.l2cache.writebacks::total          105866                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          336                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data       107811                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total       108147                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          336                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data       107811                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total       108147                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     30144825                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  10249575165                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  10279719990                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     30144825                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  10249575165                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  10279719990                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.475602                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.476364                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.475602                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.476364                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 89716.741071                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 95069.845980                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 95053.214514                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 89716.741071                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 95069.845980                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 95053.214514                       # average overall mshr miss latency
system.cpu2.l2cache.replacements               105866                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       135997                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       135997                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       135997                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       135997                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks        90067                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total        90067                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks        90067                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total        90067                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data          478                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total          478                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data          478                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total          478                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data        32407                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total        32407                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data        56837                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        56838                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   5330946384                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   5330946384                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        89244                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        89245                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.636872                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.636876                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 93793.591921                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 93791.941729                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data        56837                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        56837                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   5312019663                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   5312019663                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.636872                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.636865                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 93460.591921                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 93460.591921                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data        86465                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total        86465                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          336                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data        50974                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total        51316                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     30256713                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data   4954529844                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   4984786557                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          336                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data       137439                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total       137781                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.370885                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.372446                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 90049.741071                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 97197.195511                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 97139.031822                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          336                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        50974                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total        51310                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     30144825                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   4937555502                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   4967700327                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.370885                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.372403                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 89716.741071                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 96864.195511                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 96817.390898                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2419.118744                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs            453568                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs          108302                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            4.187993                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    14950446182073                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks    21.812224                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.031238                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     2.217520                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst   132.618197                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  2262.439565                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.005325                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000008                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000541                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.032377                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.552353                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.590605                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2436                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          203                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1218                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          395                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          612                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.594727                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses         7365390                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses        7365390                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 14950446192063                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  73205917137                       # Cumulative time (in ticks) in various power states
system.cpu2.thread29212.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread29212.numOps                      0                       # Number of Ops committed
system.cpu2.thread29212.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            9                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     66217966                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        66217975                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            9                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     67693577                       # number of overall hits
system.cpu3.dcache.overall_hits::total       67693586                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data       347704                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        347707                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data       436939                       # number of overall misses
system.cpu3.dcache.overall_misses::total       436944                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  21088000557                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  21088000557                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  21088000557                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  21088000557                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data           12                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     66565670                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     66565682                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data           14                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     68130516                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     68130530                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.250000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.005223                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005224                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.357143                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.006413                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.006413                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 60649.289502                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 60648.766223                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 48263.031126                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 48262.478846                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       371139                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            715                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   519.075524                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       226183                       # number of writebacks
system.cpu3.dcache.writebacks::total           226183                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data       140321                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       140321                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data       140321                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       140321                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data       207383                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       207383                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data       227293                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       227293                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   9688336965                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   9688336965                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  10903070349                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  10903070349                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.003115                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003115                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.003336                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003336                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 46717.122257                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 46717.122257                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 47969.230680                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 47969.230680                       # average overall mshr miss latency
system.cpu3.dcache.replacements                226183                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            6                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     50345573                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       50345579                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            2                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data       257763                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       257765                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  15538730715                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  15538730715                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     50603336                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     50603344                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.250000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.005094                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.005094                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 60283.014688                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 60282.546952                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data       140216                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       140216                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       117547                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       117547                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data   4173736752                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4173736752                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.002323                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002323                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 35506.961062                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 35506.961062                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            3                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     15872393                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      15872396                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        89941                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        89942                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data   5549269842                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   5549269842                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     15962334                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     15962338                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.250000                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.005635                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.005635                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 61699.000923                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 61698.314936                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data          105                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        89836                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        89836                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   5514600213                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   5514600213                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.005628                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.005628                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 61385.193163                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 61385.193163                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data      1475611                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total      1475611                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.cpu3.data            2                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data        89235                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        89237                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.cpu3.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data      1564846                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total      1564848                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.cpu3.data            1                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.057025                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.057026                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data        19910                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        19910                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data   1214733384                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   1214733384                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.012723                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.012723                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 61011.219689                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 61011.219689                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.055658                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           67920983                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           226695                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           299.613944                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     14950446183072                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.019656                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.036002                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000038                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.998117                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998156                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          405                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        545270935                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       545270935                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                         10                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          6                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           17                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     67981614                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        67981631                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           17                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     67981614                       # number of overall hits
system.cpu3.icache.overall_hits::total       67981631                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          476                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           478                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          476                       # number of overall misses
system.cpu3.icache.overall_misses::total          478                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     40594698                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     40594698                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     40594698                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     40594698                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           19                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     67982090                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     67982109                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           19                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     67982090                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     67982109                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.105263                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000007                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.105263                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000007                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 85282.978992                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 84926.146444                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 85282.978992                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 84926.146444                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst          137                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          137                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst          137                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          137                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          339                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          339                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          339                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          339                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     31362939                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     31362939                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     31362939                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     31362939                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 92516.044248                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 92516.044248                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 92516.044248                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 92516.044248                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           17                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     67981614                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       67981631                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          476                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          478                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     40594698                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     40594698                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     67982090                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     67982109                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.105263                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 85282.978992                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 84926.146444                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst          137                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          137                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          339                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          339                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     31362939                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     31362939                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 92516.044248                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 92516.044248                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          332.858850                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           67981972                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              341                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         199360.621701                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     14950446182073                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   330.858850                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.646209                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.650115                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          338                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          337                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.660156                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        543857213                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       543857213                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp         137802                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       196698                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       135724                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq          603                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp          603                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         89234                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        89234                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq       137802                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          679                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port       680779                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total             681458                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        21632                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     28984192                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total            29005824                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                       106242                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                6799488                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples        333878                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.001629                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.040332                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0              333334     99.84%     99.84% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 544      0.16%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total          333878                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy       301758273                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           0.4                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         338661                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy      226664109                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       118447                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         118447                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       118447                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        118447                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          336                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data       108243                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total       108586                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          336                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data       108243                       # number of overall misses
system.cpu3.l2cache.overall_misses::total       108586                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     31129839                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  10304446905                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  10335576744                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     31129839                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  10304446905                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  10335576744                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          336                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data       226690                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total       227033                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          336                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data       226690                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total       227033                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.477493                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.478283                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.477493                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.478283                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 92648.330357                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 95197.351376                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 95183.326985                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 92648.330357                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 95197.351376                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 95183.326985                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks       106239                       # number of writebacks
system.cpu3.l2cache.writebacks::total          106239                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          336                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data       108243                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total       108579                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          336                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data       108243                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total       108579                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     31017951                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  10268401986                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  10299419937                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     31017951                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  10268401986                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  10299419937                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.477493                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.478252                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.477493                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.478252                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 92315.330357                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 94864.351376                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 94856.463377                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 92315.330357                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 94864.351376                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 94856.463377                       # average overall mshr miss latency
system.cpu3.l2cache.replacements               106239                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       135757                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       135757                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       135757                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       135757                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks        90315                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total        90315                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks        90315                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total        90315                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data          603                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total          603                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data          603                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total          603                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        32484                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        32484                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data        56749                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total        56750                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data   5332876785                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total   5332876785                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        89233                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        89234                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.635964                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.635968                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 93973.053005                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 93971.397093                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data        56749                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total        56749                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   5313979368                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total   5313979368                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.635964                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.635957                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 93640.053005                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 93640.053005                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data        85963                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total        85963                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          336                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data        51494                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total        51836                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     31129839                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data   4971570120                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total   5002699959                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          336                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data       137457                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       137799                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.374619                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.376171                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 92648.330357                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 96546.590282                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 96510.146597                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          336                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        51494                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total        51830                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     31017951                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   4954422618                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total   4985440569                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.374619                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.376128                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 92315.330357                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 96213.590282                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 96188.318908                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2389.539243                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs            453708                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs          108644                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            4.176098                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    14950446182073                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    14.699222                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.031238                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     4.015613                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   191.317457                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2179.475714                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.003589                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000008                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000980                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.046708                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.532099                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.583384                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2405                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          203                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1198                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          341                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          655                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.587158                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         7367972                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        7367972                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 14950446192063                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  73205917137                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              206443                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        428752                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        179956                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            149865                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             227432                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            227432                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         206443                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       323146                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       323051                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       321818                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       323139                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 1291154                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     13732160                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     13727808                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     13674496                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     13731392                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                 54865856                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            335169                       # Total snoops (count)
system.l3bus.snoopTraffic                    11859456                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples             769044                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                   769044    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total               769044                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy            426460775                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.6                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            72312940                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy            72293630                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            72027562                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            72315938                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.1                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data         5779                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data         5743                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data         5522                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data         5877                       # number of demand (read+write) hits
system.l3cache.demand_hits::total               22921                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data         5779                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data         5743                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data         5522                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data         5877                       # number of overall hits
system.l3cache.overall_hits::total              22921                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          336                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       102459                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          331                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       102473                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          336                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       102289                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          336                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       102366                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            410954                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          336                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       102459                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          331                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       102473                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          336                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       102289                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          336                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       102366                       # number of overall misses
system.l3cache.overall_misses::total           410954                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     27513792                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data   9530568225                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     27344295                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data   9489729105                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     28801836                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   9740881035                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     29674296                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   9753002235                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  38627514819                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     27513792                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data   9530568225                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     27344295                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data   9489729105                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     28801836                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   9740881035                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     29674296                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   9753002235                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  38627514819                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          336                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       108238                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          331                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data       108216                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          336                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data       107811                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          336                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data       108243                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total          433875                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          336                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       108238                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          331                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data       108216                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          336                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data       107811                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          336                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data       108243                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total         433875                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.946608                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.946930                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.948781                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.945705                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.947171                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.946608                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.946930                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.948781                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.945705                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.947171                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 81886.285714                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 93018.360759                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 82611.163142                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 92607.117045                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 85719.750000                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 95229.018125                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 88316.357143                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 95275.796993                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 93994.741063                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 81886.285714                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 93018.360759                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 82611.163142                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 92607.117045                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 85719.750000                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 95229.018125                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 88316.357143                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 95275.796993                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 93994.741063                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         185304                       # number of writebacks
system.l3cache.writebacks::total               185304                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          336                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       102459                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          331                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       102473                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          336                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       102289                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          336                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       102366                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       410926                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          336                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       102459                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          331                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       102473                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          336                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       102289                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          336                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       102366                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       410926                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     25276032                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data   8848191285                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     25139835                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data   8807258925                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     26564076                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   9059636295                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     27436536                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   9071244675                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  35890747659                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     25276032                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data   8848191285                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     25139835                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data   8807258925                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     26564076                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   9059636295                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     27436536                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   9071244675                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  35890747659                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.946608                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.946930                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.948781                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.945705                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.947107                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.946608                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.946930                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.948781                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.945705                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.947107                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 75226.285714                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 86358.360759                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 75951.163142                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 85947.117045                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 79059.750000                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 88569.018125                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 81656.357143                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 88615.796993                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 87341.145751                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 75226.285714                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 86358.360759                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 75951.163142                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 85947.117045                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 79059.750000                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 88569.018125                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 81656.357143                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 88615.796993                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 87341.145751                       # average overall mshr miss latency
system.l3cache.replacements                    335169                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       243448                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       243448                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       243448                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       243448                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       179956                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       179956                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       179956                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       179956                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data          217                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data           25                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data          114                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data           25                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total              381                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data        56794                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data        56806                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        56723                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data        56724                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         227051                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   4944324060                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data   4919637105                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   5083114797                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data   5086715859                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  20033791821                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data        57011                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data        56831                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data        56837                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data        56749                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       227432                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.996194                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.999560                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.997994                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.999559                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.998325                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 87057.154981                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 86604.180984                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 89612.940024                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 89674.844140                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 88234.765850                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        56794                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data        56806                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        56723                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data        56724                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       227047                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   4566076020                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   4541309145                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   4705339617                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   4708934019                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  18521658801                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.996194                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.999560                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.997994                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.999559                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.998307                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 80397.154981                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 79944.180984                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 82952.940024                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 83014.844140                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 81576.320326                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data         5562                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data         5718                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data         5408                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data         5852                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total        22540                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          336                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data        45665                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          331                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data        45667                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          336                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        45566                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          336                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data        45642                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       183903                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     27513792                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data   4586244165                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     27344295                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data   4570092000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     28801836                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data   4657766238                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     29674296                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data   4666286376                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  18593722998                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          336                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data        51227                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          331                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data        51385                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          336                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data        50974                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          336                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data        51494                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       206443                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.891424                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.888722                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.893907                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.886356                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.890817                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 81886.285714                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 100432.369758                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 82611.163142                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 100074.276830                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 85719.750000                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 102220.213273                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 88316.357143                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 102236.676219                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 101106.142901                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          336                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        45665                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          331                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        45667                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          336                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        45566                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          336                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        45642                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       183879                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     25276032                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   4282115265                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     25139835                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   4265949780                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     26564076                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   4354296678                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     27436536                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   4362310656                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  17369088858                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.891424                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.888722                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.893907                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.886356                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.890701                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 75226.285714                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 93772.369758                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 75951.163142                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 93414.276830                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 79059.750000                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 95560.213273                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 81656.357143                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 95576.676219                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 94459.339337                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            59115.123079                       # Cycle average of tags in use
system.l3cache.tags.total_refs                 446325                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs               423404                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.054135                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         14951122101477                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 59115.123079                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.902025                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.902025                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        65314                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          585                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         5195                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        49582                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4         9906                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.996613                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             14139868                       # Number of tag accesses
system.l3cache.tags.data_accesses            14139868                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    185304.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    102456.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       331.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    102473.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    102288.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    102364.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003753725534                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        10911                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        10911                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              992698                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             175654                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      410926                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     185304                       # Number of write requests accepted
system.mem_ctrls.readBursts                    410926                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   185304                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      50.10                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                410926                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               185304                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  215165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  134078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   31093                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   21670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    3309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    2442                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     798                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  10918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  11106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  11140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  11249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  11291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  11385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  11880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  12150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  11742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  11679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  11578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  11069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        10911                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.658418                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.646184                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    571.550432                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        10910     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-60415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         10911                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        10911                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.977637                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.929327                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.310906                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6564     60.16%     60.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              170      1.56%     61.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2625     24.06%     85.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1120     10.26%     96.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              308      2.82%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               95      0.87%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               24      0.22%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         10911                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                26299264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             11859456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    359.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    162.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   73205732655                       # Total gap between requests
system.mem_ctrls.avgGap                     122781.03                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        21504                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      6557184                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        21184                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      6558272                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        21504                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      6546432                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        21504                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      6551296                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     11855552                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 293746.705302652845                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 89571763.209787487984                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 289375.474568982376                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 89586625.394281968474                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 293746.705302652845                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 89424889.857136160135                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 293746.705302652845                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 89491332.564287960529                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 161947978.959462255239                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          336                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       102459                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          331                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       102473                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          336                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       102289                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          336                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       102366                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       185304                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     12680145                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data   5004177556                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     12731754                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data   4962760495                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     13969640                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   5221476618                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     14842375                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   5230456659                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3587652078108                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     37738.53                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     48840.78                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     38464.51                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     48429.93                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     41576.31                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     51046.32                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     44173.74                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     51095.64                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  19360899.27                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           283300                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets              16459                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                   3457                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           28                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            3                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        21504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      6557376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        21184                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      6558272                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        21504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      6546496                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        21504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      6551424                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      26301056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        21504                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        21184                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        21504                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        21504                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        86208                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     11859456                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     11859456                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          336                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       102459                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          331                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       102473                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          336                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       102289                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          336                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       102366                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         410954                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       185304                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        185304                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         1748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         4371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         1748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         4371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         1748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         4371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         1748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         4371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       293747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data     89574386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       289375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data     89586625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       293747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data     89425764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       293747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data     89493081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        359274951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         1748                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         1748                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         1748                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         1748                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       293747                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       289375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       293747                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       293747                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1177610                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    162001308                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       162001308                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    162001308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         1748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         4371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         1748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         4371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         1748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         4371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         1748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         4371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       293747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data     89574386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       289375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data     89586625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       293747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data     89425764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       293747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data     89493081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       521276259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               410920                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              185243                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12486                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12639                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12799                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12747                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12649                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12606                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12699                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12731                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12805                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12832                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13184                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        13259                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12748                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12793                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12607                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12633                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        13091                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        13050                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        12893                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        12925                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        12857                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        12952                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        12988                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        13003                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        12988                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        13011                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        12721                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        12691                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        12972                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        12982                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        12811                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        12768                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         5735                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         5734                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         5767                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         5764                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         5698                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         5717                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         5668                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         5655                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         5689                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         5692                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         5806                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         5809                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         5807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         5809                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         5743                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         5764                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         5957                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         5949                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         5887                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         5886                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         5818                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         5838                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         5829                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         5814                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         5867                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         5875                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         5786                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         5787                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         5780                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         5788                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         5764                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         5761                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             13285282602                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1369185440                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        20473095242                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                32330.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           49822.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              285359                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              27495                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            69.44                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           14.84                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       283308                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   134.674291                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   100.359280                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   166.647725                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       160265     56.57%     56.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        84650     29.88%     86.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        27697      9.78%     96.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          832      0.29%     96.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          685      0.24%     96.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          879      0.31%     97.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          702      0.25%     97.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          458      0.16%     97.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         7140      2.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       283308                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              26298880                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           11855552                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              359.245227                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              161.947979                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.71                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               52.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    883570510.368048                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    1174691519.366385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   1728459699.456043                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  696235074.527938                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 26099129118.823135                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 58312543005.056610                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 2983659530.611639                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  91878288458.208328                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1255.066245                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4034659511                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6593650000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  62577607626                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             183903                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       185304                       # Transaction distribution
system.membus.trans_dist::CleanEvict           149865                       # Transaction distribution
system.membus.trans_dist::ReadExReq            227051                       # Transaction distribution
system.membus.trans_dist::ReadExResp           227051                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         183903                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      1157077                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      1157077                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1157077                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     38160512                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     38160512                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                38160512                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            410954                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  410954    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              410954                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           495274563                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          766429952                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       59487105                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     48463108                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      3015797                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     40866596                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       40784709                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.799624                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         187457                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect           16                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups       180335                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       164098                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        16237                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted          770                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts    253324283                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          598                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      3013754                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    186606342                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     1.943047                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.497572                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     73751823     39.52%     39.52% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     43609644     23.37%     62.89% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      9692206      5.19%     68.09% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3     24780167     13.28%     81.37% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      8357795      4.48%     85.84% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      4534921      2.43%     88.27% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      2073346      1.11%     89.39% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      1747049      0.94%     90.32% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     18059391      9.68%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    186606342                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    249889566                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     362584889                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           52963311                       # Number of memory references committed
system.switch_cpus0.commit.loads             36983243                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          29664911                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating           1294722                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          362583493                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls        66805                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass          668      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    300653140     82.92%     82.92% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult      8967770      2.47%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     36335889     10.02%     95.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     15332700      4.23%     99.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead       647354      0.18%     99.82% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite       647368      0.18%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    362584889                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     18059391                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        18837149                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles    105203836                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         62085585                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     30366767                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles       3295713                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     37027660                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred         2068                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     668468805                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts         5115                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           59350651                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           26470288                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                37023                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                 1761                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      2984918                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             509591766                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           59487105                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     41136264                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            213506317                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        6595524                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles            7                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles           50                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         68143271                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          256                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    219789054                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     3.419100                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.356363                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        83010848     37.77%     37.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1        12435634      5.66%     43.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2        14794892      6.73%     50.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3        11136273      5.07%     55.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4        11830846      5.38%     60.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5        14183410      6.45%     67.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         8389571      3.82%     70.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         4592064      2.09%     72.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        59415516     27.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    219789054                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.270596                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.318037                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           68143282                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   31                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            7053724                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       32479359                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         7063                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        19596                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores      21382088                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache           600                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  73205927460                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles       3295713                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        30874884                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       48172063                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         79870016                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     57576374                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     649889615                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        41729                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      40960635                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents         42210                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      11264163                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    932239721                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1667540888                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups      1130193762                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups          6601157                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    534198982                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps       398040593                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts        123977154                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               781016245                       # The number of ROB reads
system.switch_cpus0.rob.writes             1265012774                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        249889566                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          362584889                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       59513548                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     48484608                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      3017134                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     40884668                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       40802664                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.799426                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed         187509                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups       180362                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits       164154                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        16208                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted          754                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts    253436341                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          598                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      3015092                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    186592639                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     1.944045                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.497909                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     73682601     39.49%     39.49% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     43643977     23.39%     62.88% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      9689161      5.19%     68.07% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     24788780     13.28%     81.36% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      8366295      4.48%     85.84% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      4536975      2.43%     88.27% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      2062544      1.11%     89.38% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      1747907      0.94%     90.31% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     18074399      9.69%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    186592639                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    250000001                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     362744499                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           52985733                       # Number of memory references committed
system.switch_cpus1.commit.loads             36998723                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          29678280                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating           1294826                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          362743103                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls        66834                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass          668      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    300786245     82.92%     82.92% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult      8971853      2.47%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     36351317     10.02%     95.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     15339590      4.23%     99.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead       647406      0.18%     99.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite       647420      0.18%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    362744499                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     18074399                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles        18845807                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles    105154570                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         62112272                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     30380060                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       3296938                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     37044412                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred         2066                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     668758120                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts         5107                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           59382900                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           26480195                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                37001                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 1761                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      2986136                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             509811784                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           59513548                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     41154327                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            213504472                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        6597972                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles            7                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles           50                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         68172317                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          251                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    219789651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     3.420519                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.356326                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        82954256     37.74%     37.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1        12440307      5.66%     43.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2        14801185      6.73%     50.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3        11140209      5.07%     55.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4        11837034      5.39%     60.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5        14190243      6.46%     67.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         8392755      3.82%     70.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         4593758      2.09%     72.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        59439904     27.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    219789651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.270716                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.319038                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           68172328                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   31                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            7056703                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       32490797                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses         7042                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        19505                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores      21387652                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache           602                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  73205927460                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       3296938                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        30888223                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       48152867                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         79904772                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     57546847                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     650174981                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        41458                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      40976609                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents         40889                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      11216545                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    932655367                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1668271508                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups      1130687042                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups          6601340                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    534433689                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       398221570                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts        124024547                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               781259202                       # The number of ROB reads
system.switch_cpus1.rob.writes             1265570372                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        250000001                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          362744499                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       59341231                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     48344986                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      3008243                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     40767460                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       40685753                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.799578                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         187009                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect           13                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups       179936                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits       163697                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        16239                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted          762                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts    252705555                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          598                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      3006282                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    186686851                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     1.937652                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     2.495955                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     74108061     39.70%     39.70% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     43473028     23.29%     62.98% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      9689171      5.19%     68.17% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3     24727509     13.25%     81.42% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      8324925      4.46%     85.88% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      4524266      2.42%     88.30% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      2098522      1.12%     89.43% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      1742821      0.93%     90.36% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     17998548      9.64%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    186686851                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249300777                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     361734190                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           52843254                       # Number of memory references committed
system.switch_cpus2.commit.loads             36900176                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          29593900                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating           1294194                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          361732797                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls        66657                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass          665      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    299944376     82.92%     82.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult      8945895      2.47%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     36253086     10.02%     95.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite     15295974      4.23%     99.64% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead       647090      0.18%     99.82% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite       647104      0.18%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    361734190                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     17998548                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles        18793118                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles    105474902                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         61935971                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     30296407                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       3288169                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     36937254                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred         2065                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     666882185                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts         5107                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           59202430                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           26421598                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                36926                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                 1760                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      2978029                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             508370511                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           59341231                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     41036459                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            213519637                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        6580434                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles           72                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles          616                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         67981063                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          260                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    219788571                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     3.411120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.356534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        83330482     37.91%     37.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1        12407198      5.65%     43.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2        14761092      6.72%     50.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3        11111884      5.06%     55.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4        11798530      5.37%     60.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5        14148037      6.44%     67.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         8371353      3.81%     70.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         4582171      2.08%     73.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        59277824     26.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    219788571                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.269932                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.312482                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           67981173                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                  130                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            7037616                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       32413221                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses         7068                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation        19534                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores      21347735                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache           713                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  73205927460                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       3288169                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        30803254                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       48150039                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         79679434                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     57867671                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     648338028                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        43364                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      40871289                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         45642                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      11658017                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    929979686                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1663555609                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups      1127488322                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups          6600674                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    532948811                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       397030759                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        123710846                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               779688170                       # The number of ROB reads
system.switch_cpus2.rob.writes             1261992857                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249300777                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          361734190                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       59341905                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     48345651                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      3008252                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     40768115                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       40686407                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.799579                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         187050                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect           10                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       179809                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       163783                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses        16026                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          757                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    252717243                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          598                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      3006292                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    186684448                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     1.937677                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.496026                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     74101561     39.69%     39.69% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     43483786     23.29%     62.99% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      9683713      5.19%     68.17% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     24726104     13.24%     81.42% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      8329028      4.46%     85.88% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      4524252      2.42%     88.30% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2088941      1.12%     89.42% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      1742821      0.93%     90.36% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     18004242      9.64%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    186684448                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249300800                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     361734225                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           52843257                       # Number of memory references committed
system.switch_cpus3.commit.loads             36900178                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          29593903                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating           1294194                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          361732832                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls        66657                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass          665      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    299944406     82.92%     82.92% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      8945897      2.47%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     36253088     10.02%     95.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     15295975      4.23%     99.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead       647090      0.18%     99.82% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite       647104      0.18%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    361734225                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     18004242                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles        18793499                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles    105472748                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         61937195                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     30296521                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       3288249                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     36937767                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred         2065                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     666893384                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts         5101                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           59210891                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           26423534                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                36934                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                 1760                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      2977996                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             508378006                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           59341905                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     41037240                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            213519236                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        6580592                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles           72                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles          616                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         67982090                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          254                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    219788216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     3.411171                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.356531                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        83328889     37.91%     37.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1        12406373      5.64%     43.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2        14761214      6.72%     50.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3        11111670      5.06%     55.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4        11799897      5.37%     60.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5        14148437      6.44%     67.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         8371094      3.81%     70.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         4582074      2.08%     73.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        59278568     26.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    219788216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.269935                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.312516                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           67982200                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                  130                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023652109200                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            7037513                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       32414219                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         7078                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        19598                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores      21348471                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache           715                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  73205927460                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       3288249                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        30803732                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       48144251                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         79680293                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     57871687                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     648350872                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        42263                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      40871100                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents         43884                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      11662636                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    929996558                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1663590652                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups      1127509791                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups          6600718                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    532948861                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       397047545                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts        123710193                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               779691796                       # The number of ROB reads
system.switch_cpus3.rob.writes             1262018380                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249300800                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          361734225                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
