# ğŸ“˜ CMOS 2x1 Multiplexer (MUX) Design using Electric VLSI Free Tool

## ğŸš€ Open Source Project Overview

This repository contains two CMOS 2x1 Multiplexer (MUX) designs implemented using the **Electric VLSI Design System**:

- âœ… **MUX using Transmission Gates**
- âœ… **MUX using Pure CMOS Logic (Without Transmission Gates)**

Both designs have been implemented with schematic and layout views. Simulations were performed to verify logic correctness. The repository documents the entire design flow, issues encountered, and steps taken for collaborative debugging.

---

## ğŸ§° Tools Used

- ğŸ”§ **Electric VLSI** (v9.07+) - [Follow this repo](https://github.com/DuttPanchal04/electric-vlsi-design-free-tool-installation-guide) for guidance on Download, Installation, and how to run.
- ğŸ§ª **Inbuilt ALS Simulator or LTspice / Ngspice** (for waveform-level simulation)
- âš™ï¸ **MOSIS SCMOS 180nm** Design Rules
- ğŸ§ Linux OS (Ubuntu 20.04+ recommended)

---

## ğŸ“‚ Folder Structure
```
â”œâ”€â”€ CMOS_MUX_Transmission_Gate/
â”‚ â”œâ”€â”€ CMOS_MUX2x1_TG.sch
â”‚ â”œâ”€â”€ CMOS_MUX_TG2x1.ly
â”‚ â””â”€â”€ screenshots/
â”œâ”€â”€ CMOS_MUX_Pure_CMOS_Logic/
â”‚ â”œâ”€â”€ CMOS_MUX2x1_CMOS.sch
â”‚ â”œâ”€â”€ CMOS_MUX2x1_CMOS.ly
â”‚ â””â”€â”€ screenshots/
â”œâ”€â”€ docs/
â”‚ â”œâ”€â”€ design_flow.md
â”‚ â””â”€â”€ known_issues.md
â””â”€â”€ README.md
```
---
## ğŸ” MUX Design 1: Transmission Gate Based âš ï¸

### âœ”ï¸ Logic

Implements the logic:  
`Y = B (when S=0)`  
`Y = A (when S=1)`  

Using **two complementary transmission gates** controlled by `S` and `S'`.

### âœ”ï¸ Steps Followed

1. **Designed schematic** using PMOS-NMOS pairs in parallel (transmission gate).
2. **Added inverters** to generate `S'` from `S`.
3. **Simulated** in Electric VLSI â€” verified output `Y` switches based on `S`.
4. **Layout** created with:
   - PMOS in N-Well and NMOS in P-substrate.
   - Correct well-taps and vias.
5. **DRC & LVS passed** successfully.

### ğŸ§ª Simulation Result ( Issue #1 )

- âš ï¸ Output `Y` not switches correctly between `A` and `B` depending on `S`.

---

## ğŸ” MUX Design 2: Pure CMOS Logic Based âœ…âš ï¸

### âœ”ï¸ Logic

Implements the logic:  
```Y = AS' + BS ```

Using only standard **CMOS gates** (no transmission gates).

### âœ”ï¸ Steps Followed

1. **Created inverter** for `S'` using PMOS-NMOS pair.
2. **Designed pull-up network (PUN) and pull-down network ( PDN )** such that it implements logic:
```Y = AS' + BS ```

3. **Simulated** in Electric â€” output Y failed to follow A correctly ( âš ï¸ ) but output Y succeed to follow B correctly.
4. **Layout** was drawn, and all connections were visually verified.
5. DRC and LVS passed successfully.

### âš ï¸ Observed Issues

- When `S = 1`, `Y = B` works correctly.
- When `S = 0`, `Y â‰  A` â€” A-path fails to control `Y`.
- Possible causes:
   - Incorrect stacking of transistors.
   - Missing connection in A path.
   - Inverter delay or incorrect control.

### ğŸ› ï¸ Debugging & Collaboration

- âœ… Verified S', A-path logic, and connections.
- âŒ No simulation success yet for full A-B logic.
- ğŸ”„ Open to collaborative debugging andâš ï¸ improvements.

---

## ğŸ“ˆ Expected Truth Table

| S | A | B | Y (Expected) |
|---|---|---|---------------|
| 0 | 0 | X | 0             |
| 0 | 1 | X | 1             |
| 1 | X | 0 | 0             |
| 1 | X | 1 | 1             |

---

## ğŸ“Œ TODOs

- [ ] Fix Pure CMOS logic path for input A.
- [ ] Re-run simulations using Ngspice/Internal or External tools.
- [ ] Create waveform plots and add to `/docs`.
- [ ] Compare transistor counts and delays of both MUX designs.

---

## ğŸ§  Lessons & Takeaways

- âœ… Transmission gate-based MUX is more straightforward and works reliably in CMOS.
- âš ï¸ Pure CMOS logic needs careful transistor-level logic verification.
- ğŸ§° Electric VLSI is excellent for schematic-to-layout flow but has a steeper simulation learning curve.
- ğŸ’¬ Debugging such issues deepens understanding of CMOS logic internals.

---

## ğŸ¤ Collaboration & Contribution

This is a learning-focused, collaborative project for CMOS design and VLSI layout practice. Contributions are welcome in the form of:

- ğŸ’¡ Suggestions for schematic improvement.
- ğŸ§ª Simulation debugging support.
- ğŸ› ï¸ Layout optimization.
- ğŸ“ Documentation and waveform analysis.

---

## ğŸ“¬ Contact / Collaborate

If you're interested in contributing, reviewing the design, or solving CMOS challenges together, feel free to:

- Fork the repo
- Open an issue
- Submit a pull request
- Reach out via email / GitHub discussions

Connect with me:

- Email: dattpanchal2904@gmail.com
- [GitHub](https://github.com/DuttPanchal04)
- [LinkedIn](https://www.linkedin.com/in/dattpanchal04/)

---

