#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Dec  9 16:07:39 2023
# Process ID: 20928
# Current directory: D:/NYU MS EE/Sem-III/AHD/AHD PROJECT MILESTONE 2 RESUBMISSION/AHD_PROJECT_MILESTONE_2_sc9948_rg4346_dt2412
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3636 D:\NYU MS EE\Sem-III\AHD\AHD PROJECT MILESTONE 2 RESUBMISSION\AHD_PROJECT_MILESTONE_2_sc9948_rg4346_dt2412\AHD_PROJECT_MILESTONE_2_sc9948_rg4346_dt2412.xpr
# Log file: D:/NYU MS EE/Sem-III/AHD/AHD PROJECT MILESTONE 2 RESUBMISSION/AHD_PROJECT_MILESTONE_2_sc9948_rg4346_dt2412/vivado.log
# Journal file: D:/NYU MS EE/Sem-III/AHD/AHD PROJECT MILESTONE 2 RESUBMISSION/AHD_PROJECT_MILESTONE_2_sc9948_rg4346_dt2412\vivado.jou
# Running On: LAPTOP-9ODNJPUP, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 4, Host memory: 12733 MB
#-----------------------------------------------------------
start_gui
open_project {D:/NYU MS EE/Sem-III/AHD/AHD PROJECT MILESTONE 2 RESUBMISSION/AHD_PROJECT_MILESTONE_2_sc9948_rg4346_dt2412/AHD_PROJECT_MILESTONE_2_sc9948_rg4346_dt2412.xpr}
update_compile_order -fileset sources_1
close [ open {D:/NYU MS EE/Sem-III/AHD/AHD PROJECT MILESTONE 2 RESUBMISSION/AHD_PROJECT_MILESTONE_2_sc9948_rg4346_dt2412/AHD_PROJECT_MILESTONE_2_sc9948_rg4346_dt2412.srcs/sources_1/new/ProcessorTopModule.v} w ]
add_files {{D:/NYU MS EE/Sem-III/AHD/AHD PROJECT MILESTONE 2 RESUBMISSION/AHD_PROJECT_MILESTONE_2_sc9948_rg4346_dt2412/AHD_PROJECT_MILESTONE_2_sc9948_rg4346_dt2412.srcs/sources_1/new/ProcessorTopModule.v}}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {D:/NYU MS EE/Sem-III/AHD/AHD PROJECT MILESTONE 2 RESUBMISSION/AHD_PROJECT_MILESTONE_2_sc9948_rg4346_dt2412/AHD_PROJECT_MILESTONE_2_sc9948_rg4346_dt2412.srcs/sim_1/new/Data_Ext_TB.v} w ]
add_files -fileset sim_1 {{D:/NYU MS EE/Sem-III/AHD/AHD PROJECT MILESTONE 2 RESUBMISSION/AHD_PROJECT_MILESTONE_2_sc9948_rg4346_dt2412/AHD_PROJECT_MILESTONE_2_sc9948_rg4346_dt2412.srcs/sim_1/new/Data_Ext_TB.v}}
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Data_Ext [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Data_Ext_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Data_Ext [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top DMEM [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Data_Ext_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source Data_Ext_TB.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {D:/NYU MS EE/Sem-III/AHD/AHD PROJECT MILESTONE 2 RESUBMISSION/AHD_PROJECT_MILESTONE_2_sc9948_rg4346_dt2412/AHD_PROJECT_MILESTONE_2_sc9948_rg4346_dt2412.srcs/sim_1/new/Processor_TopModule_TB.v} w ]
add_files -fileset sim_1 {{D:/NYU MS EE/Sem-III/AHD/AHD PROJECT MILESTONE 2 RESUBMISSION/AHD_PROJECT_MILESTONE_2_sc9948_rg4346_dt2412/AHD_PROJECT_MILESTONE_2_sc9948_rg4346_dt2412.srcs/sim_1/new/Processor_TopModule_TB.v}}
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Processor_TopModule_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property top ProcessorTopModule [current_fileset]
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
update_compile_order -fileset sources_1
run all
close_sim
launch_simulation
source Processor_TopModule_TB.tcl
close_sim
launch_simulation
source Processor_TopModule_TB.tcl
run all
run all
close_sim
launch_simulation
source Processor_TopModule_TB.tcl
run all
run all
close_sim
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{D:/NYU MS EE/Sem-III/AHD/AHD PROJECT MILESTONE 2 RESUBMISSION/Testcases/Intg_Testcases.csv}}
set_property top Processor_TopModule_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
source Processor_TopModule_TB.tcl
run all
run all
run all
run all
run all
close_sim
launch_simulation
source Processor_TopModule_TB.tcl
close_sim
launch_simulation
source Processor_TopModule_TB.tcl
close_sim
