$date
	Thu Oct 17 17:27:45 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! gQ $end
$var wire 1 " gNQ $end
$var wire 1 # bQ $end
$var wire 1 $ bNQ $end
$var reg 1 % T $end
$var reg 1 & clk $end
$var reg 1 ' clr $end
$var integer 32 ( i [31:0] $end
$scope module t_flip $end
$var wire 1 % T $end
$var wire 1 & clk $end
$var wire 1 ' clr $end
$var wire 1 ) wMr $end
$var wire 1 * wMs $end
$var wire 1 + wNclk $end
$var wire 1 , wORclr $end
$var wire 1 - wSr $end
$var wire 1 . wSs $end
$var wire 1 / wP $end
$var wire 1 0 wNP $end
$var wire 1 ! Q $end
$var wire 1 " NQ $end
$scope module masterSR $end
$var wire 1 0 NQ $end
$var wire 1 / Q $end
$var wire 1 , R $end
$var wire 1 * S $end
$upscope $end
$scope module slaveSR $end
$var wire 1 " NQ $end
$var wire 1 ! Q $end
$var wire 1 - R $end
$var wire 1 . S $end
$upscope $end
$upscope $end
$scope module t_flip_behave $end
$var wire 1 % T $end
$var wire 1 & clk $end
$var wire 1 ' clr $end
$var reg 1 $ NQ $end
$var reg 1 # Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x0
x/
x.
x-
x,
x+
x*
x)
bx (
1'
0&
x%
x$
x#
x"
x!
$end
#1
1+
0-
0.
1,
#2
0/
#50
1$
0#
1&
b0 (
#51
0+
x-
#52
0*
0)
#53
10
#54
1-
#55
0!
#56
1"
#100
0&
b1 (
0'
#101
1+
0-
0,
#102
x*
#103
x0
#104
x/
#120
0%
#121
0*
#140
1%
#141
1*
#142
00
#143
1/
#150
0$
1#
1&
b10 (
#151
0+
1.
#152
0*
0"
#153
1!
#190
0%
#200
0&
b11 (
#201
1+
0.
#240
1%
#241
1)
#242
1,
#243
0/
#244
10
#250
1$
0#
1&
b100 (
#251
0+
1-
#252
0)
0!
#253
0,
1"
#290
0%
#300
0&
b101 (
#301
1+
0-
#350
1&
b110 (
#351
0+
1-
#400
0&
b111 (
#401
1+
0-
#440
1%
#441
1*
#442
00
#443
1/
#450
0$
1#
1&
b1000 (
#451
0+
1.
#452
0*
0"
#453
1!
#490
0%
#500
0&
b1001 (
#501
1+
0.
#550
1&
b1010 (
#551
0+
1.
#600
0&
b1011 (
#601
1+
0.
#650
1&
b1100 (
#651
0+
1.
#700
0&
b1101 (
#701
1+
0.
#750
1&
b1110 (
#751
0+
1.
#800
0&
b1111 (
#801
1+
0.
#850
b10000 (
