{
  "stdout_truncated": false,
  "stdout": "INFO: [EDA] eda: version 0.3.10\nINFO: [EDA] main: eda sim --no-color --tool verilator --seed=1 --verilate-args=-Wno-fatal --waves test_mac_performance; (run from /app/eda.work/1a2db262-0829-4502-91db-f45c895f3203.edacmd)\nINFO: [EDA] eda_config: --config-yml=eda_config_defaults.yml observed\nINFO: [EDA] eda_config: using config: /app/venv/lib/python3.12/site-packages/opencos/eda_config_defaults.yml\nINFO: [EDA] *** OpenCOS EDA ***\nINFO: [EDA] Detected verilator (/usr/local/bin/verilator)\nINFO: [EDA] sim: top-most target name: test_mac_performance\nINFO: [EDA] exec: /usr/local/bin/verilator --binary -Wno-CASEINCOMPLETE -Wno-REALCVT -Wno-SELRANGE -Wno-TIMESCALEMOD -Wno-UNSIGNED -Wno-WIDTH -Wno-fatal --timing --assert --autoflush -sv -CFLAGS -O1 -j 7 --trace-structs --trace-params --trace-fst -top tb_mac_performance -o sim.exe +define+SIMULATION /app/eda.work/1a2db262-0829-4502-91db-f45c895f3203.edacmd/rtl/mac_unit.sv /app/eda.work/1a2db262-0829-4502-91db-f45c895f3203.edacmd/tb/tb_mac_performance.sv (in eda.work/test_mac_performance.sim, tee_fpath='compile.log')\nINFO: [EDA] PID 179 for /usr/local/bin/verilator\nmake: Entering directory '/app/eda.work/1a2db262-0829-4502-91db-f45c895f3203.edacmd/eda.work/test_mac_performance.sim/obj_dir'\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_fst_c.o /usr/local/share/verilator/include/verilated_fst_c.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\npython3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vtb_mac_performance.cpp Vtb_mac_performance___024root__DepSet_hd8dd3113__0.cpp Vtb_mac_performance___024root__DepSet_hc036aa01__0.cpp Vtb_mac_performance__main.cpp Vtb_mac_performance__Trace__0.cpp Vtb_mac_performance___024root__Slow.cpp Vtb_mac_performance___024root__DepSet_hd8dd3113__0__Slow.cpp Vtb_mac_performance___024root__DepSet_hc036aa01__0__Slow.cpp Vtb_mac_performance__Syms.cpp Vtb_mac_performance__Trace__0__Slow.cpp Vtb_mac_performance__TraceDecls__0__Slow.cpp > Vtb_mac_performance__ALL.cpp\necho \"\" > Vtb_mac_performance__ALL.verilator_deplist.tmp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o Vtb_mac_performance__ALL.o Vtb_mac_performance__ALL.cpp\ng++    verilated.o verilated_fst_c.o verilated_timing.o verilated_threads.o Vtb_mac_performance__ALL.a   -lz  -pthread -lpthread -latomic   -o sim.exe\nrm Vtb_mac_performance__ALL.verilator_deplist.tmp\nmake: Leaving directory '/app/eda.work/1a2db262-0829-4502-91db-f45c895f3203.edacmd/eda.work/test_mac_performance.sim/obj_dir'\n- V e r i l a t i o n   R e p o r t: Verilator 5.038 2025-07-08 rev v5.038\n- Verilator: Built from 0.059 MB sources in 3 modules, into 0.190 MB in 11 C++ files needing 0.000 MB\n- Verilator: Walltime 1.982 s (elab=0.001, cvt=0.011, bld=1.962); cpu 0.025 s on 7 threads; alloced 53.016 MB\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/1a2db262-0829-4502-91db-f45c895f3203.edacmd/eda.work/test_mac_performance.sim/compile.log\nINFO: [EDA] Tool - verilator, total counts: 0 tool warnings, 0 tool errors\nINFO: [EDA] exec: ./obj_dir/sim.exe +trace +verilator+seed+1 (in eda.work/test_mac_performance.sim, tee_fpath='sim.log')\nINFO: [EDA] PID 216 for ./obj_dir/sim.exe\n\n\n================================================================================\n  MAC Unit Performance & Functional Testbench\n  Testing: 2-stage pipeline + Dual INT4/INT8 modes\n================================================================================\n\n\n========================================\nTest: Pipeline Latency Measurement\n========================================\n  Pipeline Latency: 3 clock cycles\n  WARN: Expected 2 cycles, measured 3 cycles\n  FAIL: Got 30, expected 15\n\n========================================\nTest: INT8 Mode Functional Tests\n========================================\n\n  Test 1a: 10 x 20 = 200\n    PASS: Result = 200\n\n  Test 1b: Accumulation (200 + 15x15 = 425)\n    FAIL: Got 400, expected 425\n\n  Test 1c: Negative numbers (-50 x 10 = -500)\n    PASS: Result = -500\n\n  Test 1d: Positive saturation\n    PASS: Saturated to +524287 (0x7ffff)\n\n========================================\nTest: INT4 Mode Functional Tests\n========================================\n\n  Test 2a: INT4 dual MAC {3,2} x {2,3}\n    PASS: Result = 0x01806 (high=6, low=6)\n\n  Test 2b: INT4 accumulation\n    FAIL: Expected high=7, low=8\n          Got high=12, low=12\n\n  Test 2c: INT4 with negative values\n    PASS: Result (high=-2, low=-6)\n\n  Test 2d: INT4 positive saturation\n    PASS: Both accumulators saturated to +511\n\n========================================\nTest: Valid Signal Behavior\n========================================\n\n  Test: valid_out timing\n    FAIL: valid_out should be 1 in cycle 2\n    FAIL: valid_out should be 0 when enable is off\n\n========================================\nTest: Throughput Measurement\n========================================\n\n  Measuring INT8 mode throughput...\n    Operations: 1000\n    Time: 10.0 ns\n    Throughput: 99900.10 MOps/sec (@ 100 MHz)\n    Note: Pipeline allows 1 op/cycle when fully loaded\n\n  Measuring INT4 mode throughput...\n    Operations: 1000 (x2 per cycle)\n    Time: 10.0 ns\n    Throughput: 199800.20 MOps/sec (@ 100 MHz)\n    Speedup vs INT8: 2.00x\n\n================================================================================\n  TEST SUMMARY\n================================================================================\n  Total Tests: 11\n  Errors: 5\n\n  âœ— TESTS FAILED\nTEST FAILED\n================================================================================\n\n- /app/eda.work/1a2db262-0829-4502-91db-f45c895f3203.edacmd/tb/tb_mac_performance.sv:478: Verilog $finish\n- S i m u l a t i o n   R e p o r t: Verilator 5.038 2025-07-08\n- Verilator: $finish at 21ns; walltime 0.006 s; speed 3.382 us/s\n- Verilator: cpu 0.006 s on 1 threads; alloced 203 MB\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/1a2db262-0829-4502-91db-f45c895f3203.edacmd/eda.work/test_mac_performance.sim/sim.log\nINFO: [EDA] Tool - verilator, total counts: 0 tool warnings, 0 tool errors\nINFO: [EDA] sim - verilator - tb_mac_performance: No errors observed.\nINFO: [EDA] Closing logfile: eda.work/eda.log\nINFO: [EDA] Wrote artifacts JSON: eda.work/test_mac_performance.sim/artifacts.json\nINFO: [EDA] Exiting with 0 warnings, 0 errors\n",
  "stdout_size": 8885,
  "stdout_total_size": 8887,
  "message": "Job completed successfully. Runtime: 2.2826170921325684s, Waveforms captured",
  "warnings": 0,
  "errors": 0,
  "stderr": "",
  "return_code": 0,
  "start_time": 1771264932.2423007,
  "stop_time": 1771264934.524918,
  "waves_returned": true,
  "wave_file": "mac_performance.fst",
  "wave_file_size": 31186,
  "verilator_version": null,
  "system_info": null,
  "work_dir_files": null,
  "frogger_status_reason": null,
  "fst_s3_key": null,
  "fst_s3_bucket": null
}