--
-- VHDL Architecture ece411.SEX6out.untitled
--
-- Created:
--          by - ravi7.ews (linux-a2.ews.illinois.edu)
--          at - 22:53:50 03/15/14
--
-- using Mentor Graphics HDL Designer(TM) 2012.1 (Build 6)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;

ENTITY SEX6out IS
   PORT( 
      clk      : IN     std_logic;
      index6   : IN     LC3b_index6;
      sext6out : OUT    LC3b_word
   );

-- Declarations

END SEX6out ;

--
ARCHITECTURE untitled OF SEX6out IS
BEGIN
  
   Sext6out <= std_logic_vector(resize(signed(index6), 16)) after Delay_Mux2;
END ARCHITECTURE untitled;

