/* Generated by Yosys 0.38 (git sha1 4964457dc, gcc 11.2.1 -fPIC -Os) */

module fabric_I_DELAY_primitive_inst(\$auto_440 , \$auto_441 , \$auto_442 , \$auto_443 , \$auto_444 , \$auto_445 , \$auto_446 , \$auto_447 , \$auto_448 , \$auto_449 , \$auto_450 , \$auto_451 , \$auto_452 , \$auto_453 , \$clk_buf_$ibuf_CLK_IN , \$f2g_trx_dly_adj_$ibuf_DLY_ADJ , \$f2g_trx_dly_inc_$ibuf_DLY_INCDEC , \$f2g_trx_dly_ld_$ibuf_DLY_LOAD , \$f2g_tx_out_$obuf_DLY_TAP_VALUE[0] , \$f2g_tx_out_$obuf_DLY_TAP_VALUE[1] , \$f2g_tx_out_$obuf_DLY_TAP_VALUE[2] 
, \$f2g_tx_out_$obuf_DLY_TAP_VALUE[3] , \$f2g_tx_out_$obuf_DLY_TAP_VALUE[4] , \$f2g_tx_out_$obuf_DLY_TAP_VALUE[5] , \$ibuf_DLY_ADJ , \$ibuf_DLY_INCDEC , \$ibuf_DLY_LOAD , \$ibuf_in , \$ibuf_reset , \$ifab_$obuf_DLY_TAP_VALUE[0] , \$ifab_$obuf_DLY_TAP_VALUE[1] , \$ifab_$obuf_DLY_TAP_VALUE[2] , \$ifab_$obuf_DLY_TAP_VALUE[3] , \$ifab_$obuf_DLY_TAP_VALUE[4] , \$ifab_$obuf_DLY_TAP_VALUE[5] , \$obuf_O , dff);
  output \$auto_440 ;
  output \$auto_441 ;
  output \$auto_442 ;
  output \$auto_443 ;
  output \$auto_444 ;
  output \$auto_445 ;
  output \$auto_446 ;
  output \$auto_447 ;
  output \$auto_448 ;
  output \$auto_449 ;
  output \$auto_450 ;
  output \$auto_451 ;
  output \$auto_452 ;
  output \$auto_453 ;
  input \$clk_buf_$ibuf_CLK_IN ;
  output \$f2g_trx_dly_adj_$ibuf_DLY_ADJ ;
  output \$f2g_trx_dly_inc_$ibuf_DLY_INCDEC ;
  output \$f2g_trx_dly_ld_$ibuf_DLY_LOAD ;
  output \$f2g_tx_out_$obuf_DLY_TAP_VALUE[0] ;
  output \$f2g_tx_out_$obuf_DLY_TAP_VALUE[1] ;
  output \$f2g_tx_out_$obuf_DLY_TAP_VALUE[2] ;
  output \$f2g_tx_out_$obuf_DLY_TAP_VALUE[3] ;
  output \$f2g_tx_out_$obuf_DLY_TAP_VALUE[4] ;
  output \$f2g_tx_out_$obuf_DLY_TAP_VALUE[5] ;
  input \$ibuf_DLY_ADJ ;
  input \$ibuf_DLY_INCDEC ;
  input \$ibuf_DLY_LOAD ;
  input \$ibuf_in ;
  input \$ibuf_reset ;
  input \$ifab_$obuf_DLY_TAP_VALUE[0] ;
  input \$ifab_$obuf_DLY_TAP_VALUE[1] ;
  input \$ifab_$obuf_DLY_TAP_VALUE[2] ;
  input \$ifab_$obuf_DLY_TAP_VALUE[3] ;
  input \$ifab_$obuf_DLY_TAP_VALUE[4] ;
  input \$ifab_$obuf_DLY_TAP_VALUE[5] ;
  input \$obuf_O ;
  output dff;
  wire \$abc$192$li0_li0 ;
  wire \$auto_440 ;
  wire \$auto_441 ;
  wire \$auto_442 ;
  wire \$auto_443 ;
  wire \$auto_444 ;
  wire \$auto_445 ;
  wire \$auto_446 ;
  wire \$auto_447 ;
  wire \$auto_448 ;
  wire \$auto_449 ;
  wire \$auto_450 ;
  wire \$auto_451 ;
  wire \$auto_452 ;
  wire \$auto_453 ;
  wire \$clk_buf_$ibuf_CLK_IN ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:7.9-7.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:7.9-7.16" *)
  wire \$f2g_trx_dly_adj_$ibuf_DLY_ADJ ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:8.9-8.19" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:8.9-8.19" *)
  wire \$f2g_trx_dly_inc_$ibuf_DLY_INCDEC ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:6.9-6.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:6.9-6.17" *)
  wire \$f2g_trx_dly_ld_$ibuf_DLY_LOAD ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:9.16-9.29" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:9.16-9.29" *)
  wire \$f2g_tx_out_$obuf_DLY_TAP_VALUE[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:9.16-9.29" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:9.16-9.29" *)
  wire \$f2g_tx_out_$obuf_DLY_TAP_VALUE[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:9.16-9.29" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:9.16-9.29" *)
  wire \$f2g_tx_out_$obuf_DLY_TAP_VALUE[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:9.16-9.29" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:9.16-9.29" *)
  wire \$f2g_tx_out_$obuf_DLY_TAP_VALUE[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:9.16-9.29" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:9.16-9.29" *)
  wire \$f2g_tx_out_$obuf_DLY_TAP_VALUE[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:9.16-9.29" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:9.16-9.29" *)
  wire \$f2g_tx_out_$obuf_DLY_TAP_VALUE[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:7.9-7.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:7.9-7.16" *)
  wire \$ibuf_DLY_ADJ ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:8.9-8.19" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:8.9-8.19" *)
  wire \$ibuf_DLY_INCDEC ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:6.9-6.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:6.9-6.17" *)
  wire \$ibuf_DLY_LOAD ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:5.9-5.11" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:5.9-5.11" *)
  wire \$ibuf_in ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:4.9-4.14" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:4.9-4.14" *)
  wire \$ibuf_reset ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:9.16-9.29" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:9.16-9.29" *)
  wire \$ifab_$obuf_DLY_TAP_VALUE[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:9.16-9.29" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:9.16-9.29" *)
  wire \$ifab_$obuf_DLY_TAP_VALUE[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:9.16-9.29" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:9.16-9.29" *)
  wire \$ifab_$obuf_DLY_TAP_VALUE[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:9.16-9.29" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:9.16-9.29" *)
  wire \$ifab_$obuf_DLY_TAP_VALUE[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:9.16-9.29" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:9.16-9.29" *)
  wire \$ifab_$obuf_DLY_TAP_VALUE[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:9.16-9.29" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:9.16-9.29" *)
  wire \$ifab_$obuf_DLY_TAP_VALUE[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:9.16-9.29" *)
  wire \$obuf_DLY_TAP_VALUE[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:9.16-9.29" *)
  wire \$obuf_DLY_TAP_VALUE[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:9.16-9.29" *)
  wire \$obuf_DLY_TAP_VALUE[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:9.16-9.29" *)
  wire \$obuf_DLY_TAP_VALUE[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:9.16-9.29" *)
  wire \$obuf_DLY_TAP_VALUE[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:9.16-9.29" *)
  wire \$obuf_DLY_TAP_VALUE[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:11.10-11.11" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:11.10-11.11" *)
  wire \$obuf_O ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:14.5-14.8" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:14.5-14.8" *)
  wire dff;
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$192$auto_193  (
    .C(\$clk_buf_$ibuf_CLK_IN ),
    .D(\$abc$192$li0_li0 ),
    .E(1'h1),
    .Q(dff),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$424$auto_425  (
    .A({ \$ibuf_in , \$ibuf_reset  }),
    .Y(\$abc$192$li0_li0 )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_trx_dly_adj_$ibuf_DLY_ADJ_1  (
    .I(\$ibuf_DLY_ADJ ),
    .O(\$f2g_trx_dly_adj_$ibuf_DLY_ADJ )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_trx_dly_inc_$ibuf_DLY_INCDEC_1  (
    .I(\$ibuf_DLY_INCDEC ),
    .O(\$f2g_trx_dly_inc_$ibuf_DLY_INCDEC )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_trx_dly_ld_$ibuf_DLY_LOAD_1  (
    .I(\$ibuf_DLY_LOAD ),
    .O(\$f2g_trx_dly_ld_$ibuf_DLY_LOAD )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_DLY_TAP_VALUE[0]_1  (
    .I(\$obuf_DLY_TAP_VALUE[0] ),
    .O(\$f2g_tx_out_$obuf_DLY_TAP_VALUE[0] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_DLY_TAP_VALUE[1]_1  (
    .I(\$obuf_DLY_TAP_VALUE[1] ),
    .O(\$f2g_tx_out_$obuf_DLY_TAP_VALUE[1] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_DLY_TAP_VALUE[2]_1  (
    .I(\$obuf_DLY_TAP_VALUE[2] ),
    .O(\$f2g_tx_out_$obuf_DLY_TAP_VALUE[2] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_DLY_TAP_VALUE[3]_1  (
    .I(\$obuf_DLY_TAP_VALUE[3] ),
    .O(\$f2g_tx_out_$obuf_DLY_TAP_VALUE[3] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_DLY_TAP_VALUE[4]_1  (
    .I(\$obuf_DLY_TAP_VALUE[4] ),
    .O(\$f2g_tx_out_$obuf_DLY_TAP_VALUE[4] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_DLY_TAP_VALUE[5]_1  (
    .I(\$obuf_DLY_TAP_VALUE[5] ),
    .O(\$f2g_tx_out_$obuf_DLY_TAP_VALUE[5] )
  );
  (* keep = 32'sh00000001 *)
  I_FAB \$ifab_$obuf_DLY_TAP_VALUE[0]_1  (
    .I(\$ifab_$obuf_DLY_TAP_VALUE[0] ),
    .O(\$obuf_DLY_TAP_VALUE[0] )
  );
  (* keep = 32'sh00000001 *)
  I_FAB \$ifab_$obuf_DLY_TAP_VALUE[1]_1  (
    .I(\$ifab_$obuf_DLY_TAP_VALUE[1] ),
    .O(\$obuf_DLY_TAP_VALUE[1] )
  );
  (* keep = 32'sh00000001 *)
  I_FAB \$ifab_$obuf_DLY_TAP_VALUE[2]_1  (
    .I(\$ifab_$obuf_DLY_TAP_VALUE[2] ),
    .O(\$obuf_DLY_TAP_VALUE[2] )
  );
  (* keep = 32'sh00000001 *)
  I_FAB \$ifab_$obuf_DLY_TAP_VALUE[3]_1  (
    .I(\$ifab_$obuf_DLY_TAP_VALUE[3] ),
    .O(\$obuf_DLY_TAP_VALUE[3] )
  );
  (* keep = 32'sh00000001 *)
  I_FAB \$ifab_$obuf_DLY_TAP_VALUE[4]_1  (
    .I(\$ifab_$obuf_DLY_TAP_VALUE[4] ),
    .O(\$obuf_DLY_TAP_VALUE[4] )
  );
  (* keep = 32'sh00000001 *)
  I_FAB \$ifab_$obuf_DLY_TAP_VALUE[5]_1  (
    .I(\$ifab_$obuf_DLY_TAP_VALUE[5] ),
    .O(\$obuf_DLY_TAP_VALUE[5] )
  );
  assign \$auto_444  = 1'h1;
  assign \$auto_443  = 1'h1;
  assign \$auto_442  = 1'h1;
  assign \$auto_441  = 1'h1;
  assign \$auto_440  = 1'h1;
  assign \$auto_453  = \$obuf_O ;
  assign \$auto_447  = 1'h1;
  assign \$auto_448  = 1'h1;
  assign \$auto_449  = 1'h1;
  assign \$auto_451  = 1'h1;
  assign \$auto_445  = 1'h1;
  assign \$auto_446  = 1'h1;
  assign \$auto_450  = 1'h1;
  assign \$auto_452  = 1'h1;
endmodule
