// Module: tb_core_branch_serialize_cancel
// Description: Checks that an older Branch redirect cancels wrong-path serialization.
module tb_core_branch_serialize_cancel;
    timeunit 1ns;
    timeprecision 1ps;

    import core_config_pkg::*;
    import core_types_pkg::*;
    import rv_asm_pkg::*;

    logic clk = 1'b0;
    logic rst = 1'b1;
    logic commit_valid;
    xlen_t commit_pc;
    logic [31:0] commit_inst;
    gpr_addr_t commit_rd;
    logic commit_rd_we;
    xlen_t commit_rd_data;
    logic commit_exception;
    logic dmem_store_fire;
    xlen_t dmem_store_addr;
    xlen_t dmem_store_data;
    logic [DBUS_BYTES-1:0] dmem_store_strb;
    xlen_t result_addr;
    logic test_done;
    logic test_pass;
    logic [31:0] test_code;
    integer idx;
    integer cycles;

    always #5 clk = ~clk;

    sim_cpu_top dut (.*);
    store_result_monitor u_result_monitor (.*);

    initial begin
        for (idx = 0; idx < 4096; idx = idx + 1)
            dut.u_imem.mem[idx] = nop();

        dut.u_imem.mem[0] = enc_addi(5'd1, 5'd0, 1);
        dut.u_imem.mem[1] = enc_beq(5'd1, 5'd1, 28);
        dut.u_imem.mem[2] = 32'h0000_0000;

        // Taken Branch 必须取消顺序错误路径上已经登记的非法指令序列化。
        dut.u_imem.mem[8] = enc_addi(5'd3, 5'd0, 1);
        dut.u_imem.mem[9] = enc_sw(5'd3, 5'd0, 0);

        result_addr = '0;
        repeat (4) @(posedge clk);
        @(negedge clk);
        rst = 1'b0;

        for (cycles = 0; cycles < 200; cycles = cycles + 1) begin
            @(negedge clk);
            if (test_done) begin
                assert (test_pass)
                    else $fatal(1, "wrong result after Branch serialization cancellation");
                $display("PASS tb_core_branch_serialize_cancel RV%0d cycles=%0d",
                         XLEN, cycles);
                $finish;
            end
        end
        $fatal(1, "Branch serialization cancellation timeout");
    end

    logic unused_commit;
    assign unused_commit = ^{commit_valid, commit_pc, commit_inst, commit_rd,
                             commit_rd_we, commit_rd_data, commit_exception,
                             test_code};
endmodule
