{
  "creator": "Next Generation Place and Route (Version nextpnr-0.5-34-ga93f49eb)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/budgetBased": "0 ",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "cst": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": "none",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "arch.enable-auto-longwires": "00000000000000000000000000000000",
        "arch.enable-globals": "00000000000000000000000000000001"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:1.1-65.10"
      },
      "ports": {
        "sw": {
          "direction": "input",
          "bits": [ 3878530, 3877735, 3877733, 3877731 ]
        },
        "seven": {
          "direction": "output",
          "bits": [ 3877727, 3877723, 3877719, 3877715, 3877711, 3877707, 3877699, 3877696 ]
        },
        "segment": {
          "direction": "output",
          "bits": [ 3877688, 3877681, 3877678, 3877675 ]
        },
        "led": {
          "direction": "output",
          "bits": [ 3877652, 3877648, 3877644, 3877640, 3877636, 3877630, 3877627, 3877623 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 3877462 ]
        },
        "btn": {
          "direction": "input",
          "bits": [ 3877737, 3877739, 3877741, 3877743 ]
        }
      },
      "cells": {
        "dispCounter_DFF_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C34_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:44.1-49.4|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877498 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877497 ]
          }
        },
        "dispCounter_DFF_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C35_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:44.1-49.4|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877502 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877501 ]
          }
        },
        "dispCounter_DFF_Q_10_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C33_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:44.1-49.4|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877505 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877504 ]
          }
        },
        "dispCounter_DFF_Q_11_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C32_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:44.1-49.4|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877508 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877507 ]
          }
        },
        "dispCounter_DFF_Q_12_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C32_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:44.1-49.4|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877511 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877510 ]
          }
        },
        "dispCounter_DFF_Q_13_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C32_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:44.1-49.4|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877514 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877513 ]
          }
        },
        "dispCounter_DFF_Q_14_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C31_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:44.1-49.4|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877517 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877516 ]
          }
        },
        "dispCounter_DFF_Q_15_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C32_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:44.1-49.4|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877520 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877519 ]
          }
        },
        "dispCounter_DFF_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C35_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:44.1-49.4|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877523 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877522 ]
          }
        },
        "dispCounter_DFF_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C34_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:44.1-49.4|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877526 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877525 ]
          }
        },
        "dispCounter_DFF_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C34_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:44.1-49.4|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877529 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877528 ]
          }
        },
        "dispCounter_DFF_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C32_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:44.1-49.4|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877532 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877531 ]
          }
        },
        "dispCounter_DFF_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C33_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:44.1-49.4|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877535 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877534 ]
          }
        },
        "dispCounter_DFF_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C33_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:44.1-49.4|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877538 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877537 ]
          }
        },
        "dispCounter_DFF_Q_8_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C33_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:44.1-49.4|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877541 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877540 ]
          }
        },
        "dispCounter_DFF_Q_9_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C33_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:44.1-49.4|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877544 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877543 ]
          }
        },
        "divCounter_DFFR_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C40_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:60.1-63.4|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877548 ],
            "CE": [  ],
            "Q": [ 3877547 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877546 ]
          }
        },
        "divCounter_DFFR_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C40_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:60.1-63.4|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877548 ],
            "CE": [  ],
            "Q": [ 3877551 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "divCounter_DFFR_Q_10_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C38_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:60.1-63.4|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877548 ],
            "CE": [  ],
            "Q": [ 3877554 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877553 ]
          }
        },
        "divCounter_DFFR_Q_11_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C38_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:60.1-63.4|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877548 ],
            "CE": [  ],
            "Q": [ 3877557 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877556 ]
          }
        },
        "divCounter_DFFR_Q_12_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C38_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:60.1-63.4|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877548 ],
            "CE": [  ],
            "Q": [ 3877560 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877559 ]
          }
        },
        "divCounter_DFFR_Q_13_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C38_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:60.1-63.4|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877548 ],
            "CE": [  ],
            "Q": [ 3877563 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877562 ]
          }
        },
        "divCounter_DFFR_Q_14_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C37_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:60.1-63.4|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877548 ],
            "CE": [  ],
            "Q": [ 3877566 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877565 ]
          }
        },
        "divCounter_DFFR_Q_15_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C38_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:60.1-63.4|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877548 ],
            "CE": [  ],
            "Q": [ 3877569 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877568 ]
          }
        },
        "divCounter_DFFR_Q_16_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C38_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:60.1-63.4|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877548 ],
            "CE": [  ],
            "Q": [ 3877572 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877571 ]
          }
        },
        "divCounter_DFFR_Q_17_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C37_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:60.1-63.4|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877548 ],
            "CE": [  ],
            "Q": [ 3877575 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877574 ]
          }
        },
        "divCounter_DFFR_Q_18_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C38_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:60.1-63.4|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877548 ],
            "CE": [  ],
            "Q": [ 3877578 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877577 ]
          }
        },
        "divCounter_DFFR_Q_19_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C37_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:60.1-63.4|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877548 ],
            "CE": [  ],
            "Q": [ 3877581 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877580 ]
          }
        },
        "divCounter_DFFR_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C40_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:60.1-63.4|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877548 ],
            "CE": [  ],
            "Q": [ 3877584 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877583 ]
          }
        },
        "divCounter_DFFR_Q_20_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C38_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:60.1-63.4|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877548 ],
            "CE": [  ],
            "Q": [ 3877587 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877586 ]
          }
        },
        "divCounter_DFFR_Q_21_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C39_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:60.1-63.4|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877548 ],
            "CE": [  ],
            "Q": [ 3877590 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877589 ]
          }
        },
        "divCounter_DFFR_Q_22_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C37_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:60.1-63.4|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877548 ],
            "CE": [  ],
            "Q": [ 3877593 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877592 ]
          }
        },
        "divCounter_DFFR_Q_23_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C38_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:60.1-63.4|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877548 ],
            "CE": [  ],
            "Q": [ 3877596 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877595 ]
          }
        },
        "divCounter_DFFR_Q_24_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C38_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:60.1-63.4|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877548 ],
            "CE": [  ],
            "Q": [ 3877599 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877598 ]
          }
        },
        "divCounter_DFFR_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C40_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:60.1-63.4|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877548 ],
            "CE": [  ],
            "Q": [ 3877602 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877601 ]
          }
        },
        "divCounter_DFFR_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C39_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:60.1-63.4|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877548 ],
            "CE": [  ],
            "Q": [ 3877605 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877604 ]
          }
        },
        "divCounter_DFFR_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C39_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:60.1-63.4|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877548 ],
            "CE": [  ],
            "Q": [ 3877608 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877607 ]
          }
        },
        "divCounter_DFFR_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C40_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:60.1-63.4|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877548 ],
            "CE": [  ],
            "Q": [ 3877611 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877610 ]
          }
        },
        "divCounter_DFFR_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C40_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:60.1-63.4|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877548 ],
            "CE": [  ],
            "Q": [ 3877614 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877613 ]
          }
        },
        "divCounter_DFFR_Q_8_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C39_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:60.1-63.4|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877548 ],
            "CE": [  ],
            "Q": [ 3877617 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877616 ]
          }
        },
        "divCounter_DFFR_Q_9_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C38_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:60.1-63.4|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877548 ],
            "CE": [  ],
            "Q": [ 3877620 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877619 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i1.state_DFF_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C34_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:14.10-14.81|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:20.5-22.8|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:260.3-265.4|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877750 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877773 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i10.state_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C34_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:14.10-14.81|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:20.5-22.8|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:359.3-364.4|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877852 ],
            "Q": [ 3877778 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877821 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i5.state_DFF_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C37_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:14.10-14.81|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:20.5-22.8|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:304.3-309.4|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878236 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878106 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i7.state_DFF_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C38_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:14.10-14.81|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:20.5-22.8|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:326.3-331.4|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878256 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878264 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.state_DFF_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C35_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:14.10-14.81|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:20.5-22.8|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:348.3-353.4|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878290 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877772 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i3.state_DFF_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C35_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:14.10-14.81|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:20.5-22.8|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:282.3-287.4|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878133 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877989 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.state_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C33_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878017 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877757 ],
            "B": [ 3877772 ],
            "A": [ 3877823 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.state_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C33_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878018 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.state_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C33_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878022 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.state_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C33_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878023 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877757 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.state_LUT3_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00111010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C30_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877703 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877685 ],
            "B": [ 3877807 ],
            "A": [ 3877693 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i14.D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000000010111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C33_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878032 ],
            "Q": [ 3877894 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [ 3877894 ],
            "C": [ 3877988 ],
            "B": [ 3877993 ],
            "A": [ 3877885 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i14.state_DFFE_Q_CE_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C33_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878032 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877988 ],
            "B": [ 3877993 ],
            "A": [ 3877885 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i14.state_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C30_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878035 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877657 ],
            "B": [ 3877955 ],
            "A": [ 3877894 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i14.state_LUT3_I0_F_MUX2_LUT5_I1_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C30_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878037 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877924 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i14.state_MUX2_LUT5_S0_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C32_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878040 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i15.state_DFFRE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111100001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C32_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878045 ],
            "CLK": [  ],
            "D": [ 3877993 ],
            "C": [ 3878042 ],
            "B": [ 3877894 ],
            "A": [ 3877885 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i15.state_LUT3_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C30_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878052 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877657 ],
            "B": [ 3877902 ],
            "A": [ 3877963 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i15.state_LUT3_I1_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C30_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878054 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877657 ],
            "B": [ 3877902 ],
            "A": [ 3877932 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i15.state_LUT4_I3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111000000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C31_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878057 ],
            "CLK": [  ],
            "D": [ 3877902 ],
            "C": [ 3877894 ],
            "B": [ 3877772 ],
            "A": [ 3877888 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i16.D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C30_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878064 ],
            "Q": [ 3877909 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [ 3878062 ],
            "B": [ 3877909 ],
            "A": [ 3877892 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i16.state_DFFE_Q_CE_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C31_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878064 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877993 ],
            "B": [ 3878057 ],
            "A": [ 3878042 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i16.state_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C29_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878067 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877657 ],
            "B": [ 3877971 ],
            "A": [ 3877909 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i17.state_DFFRE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C31_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878069 ],
            "CLK": [  ],
            "D": [ 3878074 ],
            "C": [ 3877993 ],
            "B": [ 3878057 ],
            "A": [ 3878042 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i17.state_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C31_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878076 ],
            "CLK": [  ],
            "D": [ 3877894 ],
            "C": [ 3877909 ],
            "B": [ 3877916 ],
            "A": [ 3877902 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i17.~Q_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C31_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877993 ],
            "CE": [ 3878069 ],
            "Q": [ 3877916 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877916 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i18.D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000000010111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C30_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878085 ],
            "Q": [ 3877924 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [ 3877924 ],
            "C": [ 3878083 ],
            "B": [ 3878082 ],
            "A": [ 3878062 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i18.state_DFFE_Q_CE_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C28_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878085 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878083 ],
            "B": [ 3878082 ],
            "A": [ 3878062 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i19.state_DFFRE_Q_CE_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C29_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878088 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878095 ],
            "A": [ 3878094 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i19.state_DFFRE_Q_CE_LUT2_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C30_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878094 ],
            "CLK": [  ],
            "D": [ 3877772 ],
            "C": [ 3877892 ],
            "B": [ 3877888 ],
            "A": [ 3877924 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i19.state_DFFRE_Q_CE_LUT2_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C30_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878104 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i19.state_DFFRE_Q_CE_LUT2_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C30_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878105 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i19.state_DFFRE_Q_CE_LUT2_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C30_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878111 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i19.state_DFFRE_Q_CE_LUT2_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C30_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878112 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i19.state_DFFRE_Q_CE_LUT2_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C30_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878119 ],
            "CLK": [  ],
            "D": [ 3877763 ],
            "C": [ 3878076 ],
            "B": [ 3877772 ],
            "A": [ 3877879 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i19.state_DFFRE_Q_CE_LUT2_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C30_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878120 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i19.state_DFFRE_Q_CE_LUT2_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C30_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878124 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i19.state_DFFRE_Q_CE_LUT2_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C30_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878125 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i2.D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0001010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C35_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878136 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [ 3877633 ],
            "C": [ 3878136 ],
            "B": [ 3878133 ],
            "A": [ 3877647 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i20.state_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C29_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878145 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877924 ],
            "B": [ 3878082 ],
            "A": [ 3878062 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i20.state_DFFRE_Q_CE_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C29_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878146 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877924 ],
            "B": [ 3878082 ],
            "A": [ 3878083 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i20.state_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C29_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878150 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877657 ],
            "A": [ 3877940 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i21.D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C31_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878158 ],
            "Q": [ 3877947 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [ 3878156 ],
            "B": [ 3877947 ],
            "A": [ 3877922 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i21.state_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C28_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878163 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877924 ],
            "B": [ 3878082 ],
            "A": [ 3878062 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i21.state_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C28_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878164 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878082 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i21.state_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C28_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878168 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878082 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i21.state_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C28_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878169 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877924 ],
            "B": [ 3878082 ],
            "A": [ 3878083 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i21.state_LUT1_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C29_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877691 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877947 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i21.state_LUT4_I3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C29_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878082 ],
            "CLK": [  ],
            "D": [ 3877947 ],
            "C": [ 3877932 ],
            "B": [ 3877940 ],
            "A": [ 3877924 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i21.state_LUT4_I3_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C29_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878175 ],
            "CLK": [  ],
            "D": [ 3877947 ],
            "C": [ 3877924 ],
            "B": [ 3877940 ],
            "A": [ 3877932 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i22.D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000000010111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C32_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878183 ],
            "Q": [ 3877955 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [ 3877955 ],
            "C": [ 3878181 ],
            "B": [ 3878180 ],
            "A": [ 3878156 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i22.state_DFFE_Q_CE_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C32_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878183 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878181 ],
            "B": [ 3878180 ],
            "A": [ 3878156 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i23.state_DFFRE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111001111111010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C29_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878186 ],
            "CLK": [  ],
            "D": [ 3877955 ],
            "C": [ 3878180 ],
            "B": [ 3878181 ],
            "A": [ 3878156 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i24.state_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C28_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878199 ],
            "CLK": [  ],
            "D": [ 3877963 ],
            "C": [ 3878156 ],
            "B": [ 3877955 ],
            "A": [ 3878180 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i24.state_DFFRE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010101010111010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C28_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878200 ],
            "CLK": [  ],
            "D": [ 3877963 ],
            "C": [ 3878156 ],
            "B": [ 3877955 ],
            "A": [ 3878180 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i25.D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C28_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878208 ],
            "Q": [ 3877978 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877978 ],
            "A": [ 3877953 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i25.state_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C28_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878213 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878180 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i25.state_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C28_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878214 ],
            "CLK": [  ],
            "D": [ 3877963 ],
            "C": [ 3878156 ],
            "B": [ 3877955 ],
            "A": [ 3878180 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i25.state_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010101010111010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C28_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878218 ],
            "CLK": [  ],
            "D": [ 3877963 ],
            "C": [ 3878156 ],
            "B": [ 3877955 ],
            "A": [ 3878180 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i25.state_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C28_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878219 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878180 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i25.state_LUT3_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C29_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877692 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877657 ],
            "B": [ 3877978 ],
            "A": [ 3877916 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i26.D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C34_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877763 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877633 ],
            "A": [ 3877823 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i3.D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C35_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877989 ],
            "CLK": [  ],
            "D": [ 3877633 ],
            "C": [ 3877647 ],
            "B": [ 3878136 ],
            "A": [ 3878133 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i3.D_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C32_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878074 ],
            "CLK": [  ],
            "D": [ 3877909 ],
            "C": [ 3877993 ],
            "B": [ 3877989 ],
            "A": [ 3877763 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i3.D_LUT4_I3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C32_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878041 ],
            "CLK": [  ],
            "D": [ 3877989 ],
            "C": [ 3877772 ],
            "B": [ 3877879 ],
            "A": [ 3877763 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i4.D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0001010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C37_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878239 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [ 3877633 ],
            "C": [ 3878239 ],
            "B": [ 3878236 ],
            "A": [ 3877643 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i5.D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C37_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878106 ],
            "CLK": [  ],
            "D": [ 3877633 ],
            "C": [ 3877643 ],
            "B": [ 3878239 ],
            "A": [ 3878236 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i5.D_MUX2_LUT5_S0_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C30_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878243 ],
            "CLK": [  ],
            "D": [ 3877763 ],
            "C": [ 3877772 ],
            "B": [ 3877879 ],
            "A": [ 3878076 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i5.D_MUX2_LUT5_S0_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C30_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878244 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i5.D_MUX2_LUT5_S0_O_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C30_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878062 ],
            "CLK": [  ],
            "D": [ 3877892 ],
            "C": [ 3877888 ],
            "B": [ 3877772 ],
            "A": [ 3878248 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i5.D_MUX2_LUT5_S0_O_LUT4_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C30_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878248 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877922 ],
            "A": [ 3877953 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i6.D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0001010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C38_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878259 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [ 3877633 ],
            "C": [ 3878259 ],
            "B": [ 3878256 ],
            "A": [ 3877639 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i7.D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C38_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878264 ],
            "CLK": [  ],
            "D": [ 3877633 ],
            "C": [ 3877639 ],
            "B": [ 3878259 ],
            "A": [ 3878256 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i7.D_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C32_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878269 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i7.D_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C32_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878270 ],
            "CLK": [  ],
            "D": [ 3877879 ],
            "C": [ 3878076 ],
            "B": [ 3878175 ],
            "A": [ 3877772 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i7.D_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C32_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878274 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i7.D_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C32_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878275 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i7.D_MUX2_LUT6_S0_O_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C29_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878180 ],
            "CLK": [  ],
            "D": [ 3877978 ],
            "C": [ 3877963 ],
            "B": [ 3877971 ],
            "A": [ 3877955 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i7.D_MUX2_LUT6_S0_O_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C31_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878280 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i7.D_MUX2_LUT6_S0_O_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C31_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878281 ],
            "CLK": [  ],
            "D": [ 3877922 ],
            "C": [ 3877772 ],
            "B": [ 3877888 ],
            "A": [ 3877953 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i8.D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0001010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C36_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878293 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [ 3878294 ],
            "C": [ 3878293 ],
            "B": [ 3878290 ],
            "A": [ 3877633 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i8.D_LUT4_F_I3_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C39_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877548 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877633 ],
            "A": [ 3878294 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i8.D_LUT4_F_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C39_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878294 ],
            "CLK": [  ],
            "D": [ 3878303 ],
            "C": [ 3878301 ],
            "B": [ 3878299 ],
            "A": [ 3878297 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i8.D_LUT4_F_I3_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C39_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878297 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878307 ],
            "B": [ 3878306 ],
            "A": [ 3878305 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C36_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878320 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C36_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878321 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C36_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878325 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C36_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878326 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C36_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878333 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C36_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878334 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tmr1.Mux_2x1_i39.in_0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C28_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878180 ],
            "CE": [ 3878193 ],
            "Q": [ 3877971 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877971 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C36_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878338 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C36_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878339 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tmr1.Mux_2x1_i38.in_0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C29_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878180 ],
            "CE": [ 3878186 ],
            "Q": [ 3877963 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877963 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C35_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878349 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C35_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878350 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tmr1.Mux_2x1_i36.in_0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C29_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878082 ],
            "CE": [ 3878139 ],
            "Q": [ 3877940 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877940 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C35_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878354 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C35_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878355 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tmr1.Mux_2x1_i35.in_0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C29_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878082 ],
            "CE": [ 3878088 ],
            "Q": [ 3877932 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877932 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C35_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878362 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C35_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878363 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tmr1.Mux_2x1_i32.in_0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C31_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877993 ],
            "CE": [ 3878045 ],
            "Q": [ 3877902 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877902 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C35_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878367 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C35_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878368 ],
            "CLK": [  ],
            "D": [ 3878303 ],
            "C": [ 3878301 ],
            "B": [ 3878299 ],
            "A": [ 3877633 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.state_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C35_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878312 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878293 ],
            "A": [ 3878290 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.state_LUT2_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C40_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878299 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877584 ],
            "B": [ 3877602 ],
            "A": [ 3877611 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.state_LUT2_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C38_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878307 ],
            "CLK": [  ],
            "D": [ 3877560 ],
            "C": [ 3877557 ],
            "B": [ 3877554 ],
            "A": [ 3877620 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.state_LUT2_I0_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C37_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878306 ],
            "CLK": [  ],
            "D": [ 3877581 ],
            "C": [ 3877575 ],
            "B": [ 3877566 ],
            "A": [ 3877563 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.state_LUT2_I0_F_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C38_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878303 ],
            "CLK": [  ],
            "D": [ 3877596 ],
            "C": [ 3877593 ],
            "B": [ 3877590 ],
            "A": [ 3877587 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.state_LUT2_I0_F_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C38_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878301 ],
            "CLK": [  ],
            "D": [ 3877599 ],
            "C": [ 3877569 ],
            "B": [ 3877572 ],
            "A": [ 3877578 ]
          }
        },
        "tmr1.Mux_2x1_i30.in_0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C33_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877776 ],
            "CE": [ 3877862 ],
            "Q": [ 3877788 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877788 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.state_LUT2_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C40_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878382 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.state_LUT2_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C40_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878383 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tmr1.Mux_2x1_i29.in_0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C32_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877776 ],
            "CE": [ 3877855 ],
            "Q": [ 3877797 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877797 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.state_LUT2_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C40_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878387 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.state_LUT2_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C40_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878388 ],
            "CLK": [  ],
            "D": [ 3877614 ],
            "C": [ 3877608 ],
            "B": [ 3877605 ],
            "A": [ 3877551 ]
          }
        },
        "led_OBUF_O_7$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R17C47_IOBB",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:6.18-6.21"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877651 ],
            "PAD": [  ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.state_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C33_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878010 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tmr1.SW_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R1C39_IOBA",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:4.17-4.19",
            "&PULL_MODE=UP": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877633 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "segment_OBUF_O_2$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C8_IOBB",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:8.22-8.29"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877680 ],
            "PAD": [  ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.state_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C33_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877998 ],
            "SEL": [ 3877778 ],
            "I1": [ 3878002 ],
            "I0": [ 3878001 ]
          }
        },
        "tmr1.CLK_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R17C47_IOBA",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:3.11-3.14",
            "&PULL_MODE=UP": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877470 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "seven_OBUF_O_2$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C41_IOBA",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:7.22-7.27"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877706 ],
            "PAD": [  ]
          }
        },
        "led_OBUF_O_3$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R14C47_IOBA",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:6.18-6.21"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877633 ],
            "PAD": [  ]
          }
        },
        "led_OBUF_O_2$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R13C47_IOBA",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:6.18-6.21"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877629 ],
            "PAD": [  ]
          }
        },
        "segment_OBUF_O_1$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C11_IOBA",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:8.22-8.29"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877677 ],
            "PAD": [  ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C35_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878344 ],
            "SEL": [ 3878306 ],
            "I1": [ 3878360 ],
            "I0": [ 3878359 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i7.D_MUX2_LUT6_S0_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C32_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878267 ],
            "SEL": [ 3877763 ],
            "I1": [ 3878275 ],
            "I0": [ 3878274 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.state_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C33_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878015 ],
            "SEL": [ 3877797 ],
            "I1": [ 3878023 ],
            "I0": [ 3878022 ]
          }
        },
        "led_OBUF_O_6$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R15C47_IOBB",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:6.18-6.21"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877647 ],
            "PAD": [  ]
          }
        },
        "segment_OBUF_O_3$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C8_IOBA",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:8.22-8.29"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877685 ],
            "PAD": [  ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C36_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878310 ],
            "SEL": [ 3878307 ],
            "I1": [ 3878315 ],
            "I0": [ 3878314 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i14.state_LUT3_I0_F_MUX2_LUT5_I1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C30_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877875 ],
            "SEL": [ 3877661 ],
            "I1": [ 3878035 ],
            "I0": [ 3878037 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C35_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878343 ],
            "SEL": [ 3878306 ],
            "I1": [ 3878347 ],
            "I0": [ 3878346 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C36_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878315 ],
            "SEL": [ 3878306 ],
            "I1": [ 3878331 ],
            "I0": [ 3878330 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.state_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C33_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878009 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "segment_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C11_IOBB",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:8.22-8.29"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877674 ],
            "PAD": [  ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.state_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C33_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877999 ],
            "SEL": [ 3877778 ],
            "I1": [ 3878015 ],
            "I0": [ 3878014 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i14.state_MUX2_LUT5_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C32_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878042 ],
            "SEL": [ 3877894 ],
            "I1": [ 3878041 ],
            "I0": [ 3878040 ]
          }
        },
        "tmr1.B3_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R1C38_IOBB",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:5.17-5.20",
            "&PULL_MODE=UP": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877639 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C36_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878314 ],
            "SEL": [ 3878306 ],
            "I1": [ 3878318 ],
            "I0": [ 3878317 ]
          }
        },
        "led_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R1C42_IOBA",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:6.18-6.21"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877622 ],
            "PAD": [  ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.state_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C33_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878005 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877807 ]
          }
        },
        "seven_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C23_IOBA",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:7.22-7.27"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877677 ],
            "PAD": [  ]
          }
        },
        "led_OBUF_O_5$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R15C47_IOBA",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:6.18-6.21"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877643 ],
            "PAD": [  ]
          }
        },
        "tmr1.B2_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R1C38_IOBA",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:5.17-5.20",
            "&PULL_MODE=UP": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877643 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.state_LUT2_I0_F_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C40_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878305 ],
            "SEL": [ 3877547 ],
            "I1": [ 3878380 ],
            "I0": [ 3878379 ]
          }
        },
        "tmr1.B1_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R1C37_IOBB",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:5.17-5.20",
            "&PULL_MODE=UP": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877647 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.state_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000111100001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C33_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878004 ],
            "CLK": [  ],
            "D": [ 3877757 ],
            "C": [ 3877807 ],
            "B": [ 3877772 ],
            "A": [ 3877823 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i7.D_MUX2_LUT6_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C32_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878181 ],
            "SEL": [ 3878264 ],
            "I1": [ 3878267 ],
            "I0": [ 3878266 ]
          }
        },
        "segment_OBUF_O_3_I_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C29_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877693 ],
            "SEL": [ 3877661 ],
            "I1": [ 3877692 ],
            "I0": [ 3877691 ]
          }
        },
        "led_OBUF_O_1$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R1C42_IOBB",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:6.18-6.21"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877626 ],
            "PAD": [  ]
          }
        },
        "seven_OBUF_O_1$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C33_IOBB",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:7.22-7.27"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877698 ],
            "PAD": [  ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.state_LUT2_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C40_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878380 ],
            "SEL": [ 3877617 ],
            "I1": [ 3878388 ],
            "I0": [ 3878387 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.state_LUT2_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C40_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878379 ],
            "SEL": [ 3877617 ],
            "I1": [ 3878383 ],
            "I0": [ 3878382 ]
          }
        },
        "tmr1.B0_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R1C37_IOBA",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:5.17-5.20",
            "&PULL_MODE=UP": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877651 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C35_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878360 ],
            "SEL": [ 3878305 ],
            "I1": [ 3878368 ],
            "I0": [ 3878367 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C35_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878359 ],
            "SEL": [ 3878305 ],
            "I1": [ 3878363 ],
            "I0": [ 3878362 ]
          }
        },
        "sw_IBUF_I_2$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R1C39_IOBB",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:4.17-4.19",
            "&PULL_MODE=UP": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877629 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "seven_OBUF_O_3$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C13_IOBA",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:7.22-7.27"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877710 ],
            "PAD": [  ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C35_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878347 ],
            "SEL": [ 3878305 ],
            "I1": [ 3878355 ],
            "I0": [ 3878354 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C35_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878346 ],
            "SEL": [ 3878305 ],
            "I1": [ 3878350 ],
            "I0": [ 3878349 ]
          }
        },
        "sw_IBUF_I_1$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R1C41_IOBA",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:4.17-4.19",
            "&PULL_MODE=UP": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877626 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C36_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878331 ],
            "SEL": [ 3878305 ],
            "I1": [ 3878339 ],
            "I0": [ 3878338 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C36_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878330 ],
            "SEL": [ 3878305 ],
            "I1": [ 3878334 ],
            "I0": [ 3878333 ]
          }
        },
        "sw_IBUF_I$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R1C41_IOBB",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:4.17-4.19",
            "&PULL_MODE=UP": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877622 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "seven_OBUF_O_4$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C13_IOBB",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:7.22-7.27"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877714 ],
            "PAD": [  ]
          }
        },
        "led_OBUF_O_4$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R14C47_IOBB",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:6.18-6.21"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877639 ],
            "PAD": [  ]
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I3_25_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C33_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877537 ],
            "CLK": [  ],
            "D": [ 3878544 ],
            "C": [ 3878544 ],
            "B": [ 3877538 ],
            "A": [ 3878542 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C36_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878318 ],
            "SEL": [ 3878305 ],
            "I1": [ 3878326 ],
            "I0": [ 3878325 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C36_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878317 ],
            "SEL": [ 3878305 ],
            "I1": [ 3878321 ],
            "I0": [ 3878320 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i7.D_MUX2_LUT6_S0_O_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C31_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878156 ],
            "SEL": [ 3877892 ],
            "I1": [ 3878281 ],
            "I0": [ 3878280 ]
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I0_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C32_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877519 ],
            "CLK": [  ],
            "D": [ 3878544 ],
            "C": [ 3878544 ],
            "B": [ 3877520 ],
            "A": [ 3878544 ]
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I3_32_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C32_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877516 ],
            "CLK": [  ],
            "D": [ 3878544 ],
            "C": [ 3878544 ],
            "B": [ 3877517 ],
            "A": [ 3878542 ]
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I3_31_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C32_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877513 ],
            "CLK": [  ],
            "D": [ 3878544 ],
            "C": [ 3878544 ],
            "B": [ 3877514 ],
            "A": [ 3878542 ]
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I3_30_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C32_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877510 ],
            "CLK": [  ],
            "D": [ 3878544 ],
            "C": [ 3878544 ],
            "B": [ 3877511 ],
            "A": [ 3878542 ]
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I3_29_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C32_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877507 ],
            "CLK": [  ],
            "D": [ 3878544 ],
            "C": [ 3878544 ],
            "B": [ 3877508 ],
            "A": [ 3878542 ]
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I3_28_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C33_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877504 ],
            "CLK": [  ],
            "D": [ 3878544 ],
            "C": [ 3878544 ],
            "B": [ 3877505 ],
            "A": [ 3878542 ]
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I3_27_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C33_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877543 ],
            "CLK": [  ],
            "D": [ 3878544 ],
            "C": [ 3878544 ],
            "B": [ 3877544 ],
            "A": [ 3878542 ]
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I3_26_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C33_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877540 ],
            "CLK": [  ],
            "D": [ 3878544 ],
            "C": [ 3878544 ],
            "B": [ 3877541 ],
            "A": [ 3878542 ]
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I3_24_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C33_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877534 ],
            "CLK": [  ],
            "D": [ 3878544 ],
            "C": [ 3878544 ],
            "B": [ 3877535 ],
            "A": [ 3878542 ]
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I3_38_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C33_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877531 ],
            "CLK": [  ],
            "D": [ 3878544 ],
            "C": [ 3878544 ],
            "B": [ 3877532 ],
            "A": [ 3878542 ]
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I3_37_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C34_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877528 ],
            "CLK": [  ],
            "D": [ 3878544 ],
            "C": [ 3878544 ],
            "B": [ 3877529 ],
            "A": [ 3878542 ]
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I3_36_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C34_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877525 ],
            "CLK": [  ],
            "D": [ 3878544 ],
            "C": [ 3878544 ],
            "B": [ 3877526 ],
            "A": [ 3878542 ]
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I3_35_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C34_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877522 ],
            "CLK": [  ],
            "D": [ 3878544 ],
            "C": [ 3878544 ],
            "B": [ 3877523 ],
            "A": [ 3878542 ]
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I3_34_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C34_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877501 ],
            "CLK": [  ],
            "D": [ 3878544 ],
            "C": [ 3878544 ],
            "B": [ 3877502 ],
            "A": [ 3878542 ]
          }
        },
        "seven_OBUF_O_7$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C41_IOBB",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:7.22-7.27"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877726 ],
            "PAD": [  ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i19.state_DFFRE_Q_CE_LUT2_F_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C30_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878095 ],
            "SEL": [ 3877924 ],
            "I1": [ 3878099 ],
            "I0": [ 3878098 ]
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I3_33_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C34_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877497 ],
            "CLK": [  ],
            "D": [ 3878544 ],
            "C": [ 3878544 ],
            "B": [ 3877498 ],
            "A": [ 3878542 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.state_DFFE_Q_CE_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C33_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877996 ],
            "SEL": [ 3877788 ],
            "I1": [ 3877999 ],
            "I0": [ 3877998 ]
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I3_33_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C34_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.D_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C31_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877884 ],
            "CLK": [  ],
            "D": [ 3877807 ],
            "C": [ 3877788 ],
            "B": [ 3877797 ],
            "A": [ 3877778 ]
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I0_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C32_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878544 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I0_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C36_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877598 ],
            "CLK": [  ],
            "D": [ 3878544 ],
            "C": [ 3878544 ],
            "B": [ 3877599 ],
            "A": [ 3878544 ]
          }
        },
        "seven_OBUF_O_6$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C29_IOBA",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:7.22-7.27"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877722 ],
            "PAD": [  ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.D_LUT3_F_I0_LUT3_I0_I1_LUT3_I0_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C30_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877993 ],
            "CLK": [  ],
            "D": [ 3877902 ],
            "C": [ 3877909 ],
            "B": [ 3877916 ],
            "A": [ 3877894 ]
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I3_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C36_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877595 ],
            "CLK": [  ],
            "D": [ 3878544 ],
            "C": [ 3878544 ],
            "B": [ 3877596 ],
            "A": [ 3878542 ]
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I3_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C36_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877592 ],
            "CLK": [  ],
            "D": [ 3878544 ],
            "C": [ 3878544 ],
            "B": [ 3877593 ],
            "A": [ 3878542 ]
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I3_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C36_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877589 ],
            "CLK": [  ],
            "D": [ 3878544 ],
            "C": [ 3878544 ],
            "B": [ 3877590 ],
            "A": [ 3878542 ]
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I3_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C37_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877580 ],
            "CLK": [  ],
            "D": [ 3878544 ],
            "C": [ 3878544 ],
            "B": [ 3877581 ],
            "A": [ 3878542 ]
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I3_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C36_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877586 ],
            "CLK": [  ],
            "D": [ 3878544 ],
            "C": [ 3878544 ],
            "B": [ 3877587 ],
            "A": [ 3878542 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i19.state_DFFRE_Q_CE_LUT2_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C30_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878098 ],
            "SEL": [ 3878082 ],
            "I1": [ 3878102 ],
            "I0": [ 3878101 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i20.state_LUT2_I0_F_MUX2_LUT5_I0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C29_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877873 ],
            "SEL": [ 3877661 ],
            "I1": [ 3878067 ],
            "I0": [ 3878150 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i21.state_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C28_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878161 ],
            "SEL": [ 3877932 ],
            "I1": [ 3878169 ],
            "I0": [ 3878168 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i25.state_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C28_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878210 ],
            "SEL": [ 3877971 ],
            "I1": [ 3878214 ],
            "I0": [ 3878213 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i25.state_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C28_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878211 ],
            "SEL": [ 3877971 ],
            "I1": [ 3878219 ],
            "I0": [ 3878218 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i7.D_MUX2_LUT6_S0_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C32_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878266 ],
            "SEL": [ 3877763 ],
            "I1": [ 3878270 ],
            "I0": [ 3878269 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i15.state_LUT3_I1_F_MUX2_LUT5_I1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C30_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877877 ],
            "SEL": [ 3877661 ],
            "I1": [ 3878052 ],
            "I0": [ 3878054 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i19.state_DFFRE_Q_CE_LUT2_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C30_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878102 ],
            "SEL": [ 3878106 ],
            "I1": [ 3878112 ],
            "I0": [ 3878111 ]
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I3_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C37_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877577 ],
            "CLK": [  ],
            "D": [ 3878544 ],
            "C": [ 3878544 ],
            "B": [ 3877578 ],
            "A": [ 3878542 ]
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I3_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C37_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877574 ],
            "CLK": [  ],
            "D": [ 3878544 ],
            "C": [ 3878544 ],
            "B": [ 3877575 ],
            "A": [ 3878542 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i19.state_DFFRE_Q_CE_LUT2_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C30_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878117 ],
            "SEL": [ 3878106 ],
            "I1": [ 3878125 ],
            "I0": [ 3878124 ]
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I3_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C37_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877571 ],
            "CLK": [  ],
            "D": [ 3878544 ],
            "C": [ 3878544 ],
            "B": [ 3877572 ],
            "A": [ 3878542 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.state_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C33_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878001 ],
            "SEL": [ 3877797 ],
            "I1": [ 3878005 ],
            "I0": [ 3878004 ]
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C37_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877568 ],
            "CLK": [  ],
            "D": [ 3878544 ],
            "C": [ 3878544 ],
            "B": [ 3877569 ],
            "A": [ 3878542 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.state_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C33_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878014 ],
            "SEL": [ 3877797 ],
            "I1": [ 3878018 ],
            "I0": [ 3878017 ]
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I3_23_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C37_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877565 ],
            "CLK": [  ],
            "D": [ 3878544 ],
            "C": [ 3878544 ],
            "B": [ 3877566 ],
            "A": [ 3878542 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C35_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878311 ],
            "SEL": [ 3878307 ],
            "I1": [ 3878344 ],
            "I0": [ 3878343 ]
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I3_22_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C38_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877562 ],
            "CLK": [  ],
            "D": [ 3878544 ],
            "C": [ 3878544 ],
            "B": [ 3877563 ],
            "A": [ 3878542 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i21.state_DFFE_Q_CE_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C28_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878158 ],
            "SEL": [ 3877940 ],
            "I1": [ 3878161 ],
            "I0": [ 3878160 ]
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I3_21_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C38_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877559 ],
            "CLK": [  ],
            "D": [ 3878544 ],
            "C": [ 3878544 ],
            "B": [ 3877560 ],
            "A": [ 3878542 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i24.state_DFFRE_Q_CE_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C28_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878193 ],
            "SEL": [ 3878181 ],
            "I1": [ 3878200 ],
            "I0": [ 3878199 ]
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I3_20_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C38_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877556 ],
            "CLK": [  ],
            "D": [ 3878544 ],
            "C": [ 3878544 ],
            "B": [ 3877557 ],
            "A": [ 3878542 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i20.state_DFFRE_Q_CE_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C29_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878139 ],
            "SEL": [ 3877932 ],
            "I1": [ 3878146 ],
            "I0": [ 3878145 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C35_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877772 ],
            "SEL": [ 3878312 ],
            "I1": [ 3878311 ],
            "I0": [ 3878310 ]
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I3_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C38_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877553 ],
            "CLK": [  ],
            "D": [ 3878544 ],
            "C": [ 3878544 ],
            "B": [ 3877554 ],
            "A": [ 3878542 ]
          }
        },
        "seven_OBUF_O_5$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C23_IOBB",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:7.22-7.27"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877718 ],
            "PAD": [  ]
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I3_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C38_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877619 ],
            "CLK": [  ],
            "D": [ 3878544 ],
            "C": [ 3878544 ],
            "B": [ 3877620 ],
            "A": [ 3878542 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i12.state_DFFRE_Q_CE_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C33_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877862 ],
            "SEL": [ 3877797 ],
            "I1": [ 3877869 ],
            "I0": [ 3877868 ]
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I3_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C38_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877616 ],
            "CLK": [  ],
            "D": [ 3878544 ],
            "C": [ 3878544 ],
            "B": [ 3877617 ],
            "A": [ 3878542 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i10.D_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C34_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877821 ],
            "SEL": [ 3877778 ],
            "I1": [ 3877818 ],
            "I0": [ 3877817 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i5.D_MUX2_LUT5_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C30_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878083 ],
            "SEL": [ 3878106 ],
            "I1": [ 3878244 ],
            "I0": [ 3878243 ]
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "type": "VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 3878544 ]
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I3_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C39_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877613 ],
            "CLK": [  ],
            "D": [ 3878544 ],
            "C": [ 3878544 ],
            "B": [ 3877614 ],
            "A": [ 3878542 ]
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I3_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C39_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877607 ],
            "CLK": [  ],
            "D": [ 3878544 ],
            "C": [ 3878544 ],
            "B": [ 3877608 ],
            "A": [ 3878542 ]
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I3_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C39_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877604 ],
            "CLK": [  ],
            "D": [ 3878544 ],
            "C": [ 3878544 ],
            "B": [ 3877605 ],
            "A": [ 3878542 ]
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I3_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C39_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877601 ],
            "CLK": [  ],
            "D": [ 3878544 ],
            "C": [ 3878544 ],
            "B": [ 3877602 ],
            "A": [ 3878542 ]
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I3_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C39_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877583 ],
            "CLK": [  ],
            "D": [ 3878544 ],
            "C": [ 3878544 ],
            "B": [ 3877584 ],
            "A": [ 3878542 ]
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I3_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C40_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877550 ],
            "CLK": [  ],
            "D": [ 3878544 ],
            "C": [ 3878544 ],
            "B": [ 3877551 ],
            "A": [ 3878542 ]
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I3_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C40_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877546 ],
            "CLK": [  ],
            "D": [ 3878544 ],
            "C": [ 3878544 ],
            "B": [ 3877547 ],
            "A": [ 3878542 ]
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I0_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C36_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878544 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I3_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C39_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877610 ],
            "CLK": [  ],
            "D": [ 3878544 ],
            "C": [ 3878544 ],
            "B": [ 3877611 ],
            "A": [ 3878542 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i19.state_DFFRE_Q_CE_LUT2_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C30_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878099 ],
            "SEL": [ 3878082 ],
            "I1": [ 3878117 ],
            "I0": [ 3878116 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i19.state_DFFRE_Q_CE_LUT2_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C30_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878116 ],
            "SEL": [ 3878106 ],
            "I1": [ 3878120 ],
            "I0": [ 3878119 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.state_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C33_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878002 ],
            "SEL": [ 3877797 ],
            "I1": [ 3878010 ],
            "I0": [ 3878009 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i19.state_DFFRE_Q_CE_LUT2_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C30_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878101 ],
            "SEL": [ 3878106 ],
            "I1": [ 3878105 ],
            "I0": [ 3878104 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i21.state_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C28_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878160 ],
            "SEL": [ 3877932 ],
            "I1": [ 3878164 ],
            "I0": [ 3878163 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i25.state_DFFE_Q_CE_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C28_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878208 ],
            "SEL": [ 3878181 ],
            "I1": [ 3878211 ],
            "I0": [ 3878210 ]
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "type": "GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 3878542 ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R1C1_GSR0"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 3878544 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.D_LUT3_F_I0_LUT3_I0_I1_LUT3_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C33_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877988 ],
            "CLK": [  ],
            "D": [ 3877989 ],
            "C": [ 3877763 ],
            "B": [ 3877772 ],
            "A": [ 3877879 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.D_LUT3_F_I0_LUT3_I0_I1_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C33_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877885 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877888 ],
            "B": [ 3877772 ],
            "A": [ 3877984 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.D_LUT3_F_I0_LUT3_I0_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C30_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877984 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877892 ],
            "B": [ 3877922 ],
            "A": [ 3877953 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.D_LUT3_F_I0_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C32_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877823 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877763 ],
            "B": [ 3877984 ],
            "A": [ 3877884 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.D_LUT3_F_I0_LUT2_I1_F_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C29_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877953 ],
            "CLK": [  ],
            "D": [ 3877978 ],
            "C": [ 3877971 ],
            "B": [ 3877963 ],
            "A": [ 3877955 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.D_LUT3_F_I0_LUT2_I1_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C30_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877922 ],
            "CLK": [  ],
            "D": [ 3877947 ],
            "C": [ 3877940 ],
            "B": [ 3877932 ],
            "A": [ 3877924 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.D_LUT3_F_I0_LUT2_I1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C31_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877892 ],
            "CLK": [  ],
            "D": [ 3877916 ],
            "C": [ 3877909 ],
            "B": [ 3877902 ],
            "A": [ 3877894 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.D_LUT3_F_I0_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C31_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877888 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877884 ],
            "A": [ 3877763 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C33_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877996 ],
            "Q": [ 3877807 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [ 3877885 ],
            "B": [ 3877807 ],
            "A": [ 3877884 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i12.state_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C30_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877879 ],
            "CLK": [  ],
            "D": [ 3877807 ],
            "C": [ 3877778 ],
            "B": [ 3877788 ],
            "A": [ 3877797 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i12.state_LUT3_I0_F_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00111010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C30_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877702 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877685 ],
            "B": [ 3877797 ],
            "A": [ 3877877 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i12.state_LUT3_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00111010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C30_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877701 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877685 ],
            "B": [ 3877778 ],
            "A": [ 3877875 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i12.state_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C29_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877704 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877873 ],
            "B": [ 3877685 ],
            "A": [ 3877788 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i12.state_DFFRE_Q_CE_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C33_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877869 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877778 ],
            "B": [ 3877776 ],
            "A": [ 3877757 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i12.state_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111000011111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C33_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877868 ],
            "CLK": [  ],
            "D": [ 3877778 ],
            "C": [ 3877776 ],
            "B": [ 3877757 ],
            "A": [ 3877772 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i11.state_DFFRE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111001111111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C32_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877855 ],
            "CLK": [  ],
            "D": [ 3877778 ],
            "C": [ 3877776 ],
            "B": [ 3877757 ],
            "A": [ 3877772 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i10.state_DFFE_Q_CE_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C34_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877852 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877757 ],
            "B": [ 3877776 ],
            "A": [ 3877772 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i10.D_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C34_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877818 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i10.D_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C34_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877817 ],
            "CLK": [  ],
            "D": [ 3877757 ],
            "C": [ 3877776 ],
            "B": [ 3877823 ],
            "A": [ 3877772 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i1.D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C34_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877773 ],
            "CLK": [  ],
            "D": [ 3877633 ],
            "C": [ 3877651 ],
            "B": [ 3877753 ],
            "A": [ 3877750 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i1.D_LUT3_I2_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C33_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877776 ],
            "CLK": [  ],
            "D": [ 3877807 ],
            "C": [ 3877797 ],
            "B": [ 3877788 ],
            "A": [ 3877778 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i1.D_LUT3_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C34_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877757 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877773 ],
            "B": [ 3877772 ],
            "A": [ 3877763 ]
          }
        },
        "tmr1.DIG_D_FF_1bit_i0.D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0001010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C34_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877753 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [ 3877633 ],
            "C": [ 3877753 ],
            "B": [ 3877750 ],
            "A": [ 3877651 ]
          }
        },
        "seven_OBUF_O_I_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R27C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877677 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877657 ],
            "A": [ 3877661 ]
          }
        },
        "seven_OBUF_O_7_I_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110101111111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R27C35_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877726 ],
            "CLK": [  ],
            "D": [ 3877702 ],
            "C": [ 3877703 ],
            "B": [ 3877704 ],
            "A": [ 3877701 ]
          }
        },
        "seven_OBUF_O_6_I_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000111101101110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R27C29_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877722 ],
            "CLK": [  ],
            "D": [ 3877701 ],
            "C": [ 3877704 ],
            "B": [ 3877703 ],
            "A": [ 3877702 ]
          }
        },
        "seven_OBUF_O_5_I_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111101100101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R27C23_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877718 ],
            "CLK": [  ],
            "D": [ 3877703 ],
            "C": [ 3877704 ],
            "B": [ 3877701 ],
            "A": [ 3877702 ]
          }
        },
        "seven_OBUF_O_4_I_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111011010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R27C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877714 ],
            "CLK": [  ],
            "D": [ 3877701 ],
            "C": [ 3877702 ],
            "B": [ 3877704 ],
            "A": [ 3877703 ]
          }
        },
        "seven_OBUF_O_3_I_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011101010111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R27C17_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877710 ],
            "CLK": [  ],
            "D": [ 3877702 ],
            "C": [ 3877704 ],
            "B": [ 3877703 ],
            "A": [ 3877701 ]
          }
        },
        "seven_OBUF_O_2_I_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110100010111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R27C35_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877706 ],
            "CLK": [  ],
            "D": [ 3877703 ],
            "C": [ 3877704 ],
            "B": [ 3877702 ],
            "A": [ 3877701 ]
          }
        },
        "seven_OBUF_O_1_I_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110011100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R27C33_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877698 ],
            "CLK": [  ],
            "D": [ 3877704 ],
            "C": [ 3877703 ],
            "B": [ 3877702 ],
            "A": [ 3877701 ]
          }
        },
        "segment_OBUF_O_I_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R27C11_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877674 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877661 ],
            "A": [ 3877657 ]
          }
        },
        "segment_OBUF_O_3_I_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C30_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877685 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877661 ],
            "A": [ 3877657 ]
          }
        },
        "segment_OBUF_O_2_I_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R27C11_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877680 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877661 ],
            "A": [ 3877657 ]
          }
        },
        "segCounter_DFFE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C30_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877654 ],
            "Q": [ 3877657 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877661 ],
            "A": [ 3877657 ]
          }
        },
        "segCounter_DFFE_Q_CE_LUT4_F_I0_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C33_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877664 ],
            "CLK": [  ],
            "D": [ 3877541 ],
            "C": [ 3877544 ],
            "B": [ 3877505 ],
            "A": [ 3877508 ]
          }
        },
        "segCounter_DFFE_Q_CE_LUT4_F_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C32_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877665 ],
            "CLK": [  ],
            "D": [ 3877511 ],
            "C": [ 3877514 ],
            "B": [ 3877517 ],
            "A": [ 3877520 ]
          }
        },
        "segCounter_DFFE_Q_CE_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C34_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877666 ],
            "CLK": [  ],
            "D": [ 3877498 ],
            "C": [ 3877502 ],
            "B": [ 3877523 ],
            "A": [ 3877526 ]
          }
        },
        "segCounter_DFFE_Q_CE_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C33_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877667 ],
            "CLK": [  ],
            "D": [ 3877529 ],
            "C": [ 3877532 ],
            "B": [ 3877535 ],
            "A": [ 3877538 ]
          }
        },
        "segCounter_DFFE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C33_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877654 ],
            "CLK": [  ],
            "D": [ 3877667 ],
            "C": [ 3877666 ],
            "B": [ 3877665 ],
            "A": [ 3877664 ]
          }
        },
        "segCounter_DFFE_Q_1_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C30_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877654 ],
            "Q": [ 3877661 ],
            "F": [  ],
            "CLK": [ 3877470 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877661 ]
          }
        }
      },
      "netnames": {
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878362 ] ,
          "attributes": {
            "ROUTING": "R13C35_F2;;1;R13C35_I0MUX2;R13C35_F2_DUMMY_I0MUX2;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878360 ] ,
          "attributes": {
            "ROUTING": "R13C35_OF0;;1;R13C35_I1MUX1;R13C35_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878359 ] ,
          "attributes": {
            "ROUTING": "R13C35_OF2;;1;R13C35_I0MUX1;R13C35_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878355 ] ,
          "attributes": {
            "ROUTING": "R13C35_F5;;1;R13C35_I1MUX4;R13C35_F5_DUMMY_I1MUX4;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878354 ] ,
          "attributes": {
            "ROUTING": "R13C35_F4;;1;R13C35_I0MUX4;R13C35_F4_DUMMY_I0MUX4;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878350 ] ,
          "attributes": {
            "ROUTING": "R13C35_F7;;1;R13C35_I1MUX6;R13C35_F7_DUMMY_I1MUX6;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878349 ] ,
          "attributes": {
            "ROUTING": "R13C35_F6;;1;R13C35_I0MUX6;R13C35_F6_DUMMY_I0MUX6;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878347 ] ,
          "attributes": {
            "ROUTING": "R13C35_OF4;;1;R13C35_I1MUX5;R13C35_OF4_DUMMY_I1MUX5;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878346 ] ,
          "attributes": {
            "ROUTING": "R13C35_OF6;;1;R13C35_I0MUX5;R13C35_OF6_DUMMY_I0MUX5;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3878344 ] ,
          "attributes": {
            "ROUTING": "R13C35_OF1;;1;R13C35_I1MUX3;R13C35_OF1_DUMMY_I1MUX3;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3878343 ] ,
          "attributes": {
            "ROUTING": "R13C35_OF5;;1;R13C35_I0MUX3;R13C35_OF5_DUMMY_I0MUX3;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878339 ] ,
          "attributes": {
            "ROUTING": "R13C36_F1;;1;R13C36_I1MUX0;R13C36_F1_DUMMY_I1MUX0;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878338 ] ,
          "attributes": {
            "ROUTING": "R13C36_F0;;1;R13C36_I0MUX0;R13C36_F0_DUMMY_I0MUX0;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878334 ] ,
          "attributes": {
            "ROUTING": "R13C36_F3;;1;R13C36_I1MUX2;R13C36_F3_DUMMY_I1MUX2;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878333 ] ,
          "attributes": {
            "ROUTING": "R13C36_F2;;1;R13C36_I0MUX2;R13C36_F2_DUMMY_I0MUX2;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878331 ] ,
          "attributes": {
            "ROUTING": "R13C36_OF0;;1;R13C36_I1MUX1;R13C36_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878330 ] ,
          "attributes": {
            "ROUTING": "R13C36_OF2;;1;R13C36_I0MUX1;R13C36_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878326 ] ,
          "attributes": {
            "ROUTING": "R13C36_F5;;1;R13C36_I1MUX4;R13C36_F5_DUMMY_I1MUX4;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878325 ] ,
          "attributes": {
            "ROUTING": "R13C36_F4;;1;R13C36_I0MUX4;R13C36_F4_DUMMY_I0MUX4;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878321 ] ,
          "attributes": {
            "ROUTING": "R13C36_F7;;1;R13C36_I1MUX6;R13C36_F7_DUMMY_I1MUX6;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878320 ] ,
          "attributes": {
            "ROUTING": "R13C36_F6;;1;R13C36_I0MUX6;R13C36_F6_DUMMY_I0MUX6;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878318 ] ,
          "attributes": {
            "ROUTING": "R13C36_OF4;;1;R13C36_I1MUX5;R13C36_OF4_DUMMY_I1MUX5;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878317 ] ,
          "attributes": {
            "ROUTING": "R13C36_OF6;;1;R13C36_I0MUX5;R13C36_OF6_DUMMY_I0MUX5;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3878315 ] ,
          "attributes": {
            "ROUTING": "R13C36_OF1;;1;R13C36_I1MUX3;R13C36_OF1_DUMMY_I1MUX3;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3878314 ] ,
          "attributes": {
            "ROUTING": "R13C36_OF5;;1;R13C36_I0MUX3;R13C36_OF5_DUMMY_I0MUX3;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.state_LUT2_I0_F[7]": {
          "hide_name": 0,
          "bits": [ 3878312 ] ,
          "attributes": {
            "ROUTING": "R12C35_F2;;1;R12C35_S22;R12C35_F2_S220;1;R13C35_X01;R13C35_S221_X01;1;R13C35_SEL7;R13C35_X01_SEL7;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 3878311 ] ,
          "attributes": {
            "ROUTING": "R13C35_OF3;;1;R13C35_I1MUX7;R13C35_OF3_DUMMY_I1MUX7;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 3878310 ] ,
          "attributes": {
            "ROUTING": "R13C36_OF3;;1;R13C35_I0MUX7;R13C35_OF3_DUMMY_I0MUX7;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.state_LUT2_I0_F[6]": {
          "hide_name": 0,
          "bits": [ 3878307 ] ,
          "attributes": {
            "ROUTING": "R14C36_N24;R14C36_W241_N240;1;R13C36_SEL3;R13C36_N241_SEL3;1;R14C38_W10;R14C38_F7_W100;1;R14C37_W24;R14C37_W101_W240;1;R14C35_N24;R14C35_W242_N240;1;R13C35_SEL3;R13C35_N241_SEL3;1;R14C38_F7;;1;R14C38_E10;R14C38_F7_E100;1;R14C39_N24;R14C39_E101_N240;1;R13C39_C2;R13C39_N241_C2;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.state_LUT2_I0_F[5]": {
          "hide_name": 0,
          "bits": [ 3878306 ] ,
          "attributes": {
            "ROUTING": "R13C36_SEL1;R13C36_N261_SEL1;1;R13C35_SEL1;R13C35_N261_SEL1;1;R14C36_N26;R14C36_W261_N260;1;R13C36_SEL5;R13C36_N261_SEL5;1;R14C37_W26;R14C37_F6_W260;1;R14C35_N26;R14C35_W262_N260;1;R13C35_SEL5;R13C35_N261_SEL5;1;R14C37_F6;;1;R14C37_E26;R14C37_F6_E260;1;R14C39_N26;R14C39_E262_N260;1;R13C39_X03;R13C39_N261_X03;1;R13C39_B2;R13C39_X03_B2;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.state_LUT2_I0_F[4]": {
          "hide_name": 0,
          "bits": [ 3878305 ] ,
          "attributes": {
            "ROUTING": "R13C36_SEL6;R13C36_X07_SEL6;1;R13C35_SEL2;R13C35_X08_SEL2;1;R13C36_SEL0;R13C36_X07_SEL0;1;R13C35_SEL6;R13C35_X08_SEL6;1;R13C36_SEL4;R13C36_X07_SEL4;1;R13C36_X07;R13C36_W242_X07;1;R13C36_SEL2;R13C36_X07_SEL2;1;R13C35_SEL0;R13C35_X08_SEL0;1;R13C38_W24;R13C38_W212_W240;1;R13C36_W25;R13C36_W242_W250;1;R13C35_X08;R13C35_W251_X08;1;R13C35_SEL4;R13C35_X08_SEL4;1;R15C40_OF1;;1;R15C40_N21;R15C40_OF1_N210;1;R13C40_W21;R13C40_N212_W210;1;R13C39_X02;R13C39_W211_X02;1;R13C39_A2;R13C39_X02_A2;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.DIG_D_FF_1bit_i8.D_LUT4_F_I3_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3878303 ] ,
          "attributes": {
            "ROUTING": "R13C38_E10;R13C38_F7_E100;1;R13C39_D6;R13C39_E101_D6;1;R13C38_F7;;1;R13C38_W10;R13C38_F7_W100;1;R13C37_W20;R13C37_W101_W200;1;R13C35_D1;R13C35_W202_D1;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.DIG_D_FF_1bit_i8.D_LUT4_F_I3_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878301 ] ,
          "attributes": {
            "ROUTING": "R13C38_EW20;R13C38_F6_EW20;1;R13C39_C6;R13C39_E121_C6;1;R13C38_F6;;1;R13C38_W26;R13C38_F6_W260;1;R13C36_W26;R13C36_W262_W260;1;R13C35_C1;R13C35_W261_C1;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.DIG_D_FF_1bit_i8.D_LUT4_F_I3_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878299 ] ,
          "attributes": {
            "ROUTING": "R13C39_X08;R13C39_W271_X08;1;R13C39_B6;R13C39_X08_B6;1;R13C40_F7;;1;R13C40_W27;R13C40_F7_W270;1;R13C38_W22;R13C38_W272_W220;1;R13C36_W23;R13C36_W222_W230;1;R13C35_B1;R13C35_W231_B1;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.DIG_D_FF_1bit_i8.D_LUT4_F_I3_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878297 ] ,
          "attributes": {
            "ROUTING": "R13C39_F2;;1;R13C39_X01;R13C39_F2_X01;1;R13C39_A6;R13C39_X01_A6;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.DIG_D_FF_1bit_i8.D_LUT4_F_I3[0]": {
          "hide_name": 0,
          "bits": [ 3878294 ] ,
          "attributes": {
            "ROUTING": "R13C39_N10;R13C39_F6_N100;1;R13C39_A0;R13C39_N100_A0;1;R13C39_F6;;1;R13C39_W13;R13C39_F6_W130;1;R13C38_W27;R13C38_W131_W270;1;R13C36_N27;R13C36_W272_N270;1;R12C36_X06;R12C36_N271_X06;1;R12C36_D0;R12C36_X06_D0;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.s31": {
          "hide_name": 0,
          "bits": [ 3878293 ] ,
          "attributes": {
            "ROUTING": "R12C36_EW10;R12C36_Q0_EW10;1;R12C35_B2;R12C35_W111_B2;1;R12C36_Q0;;1;R12C36_X01;R12C36_Q0_X01;1;R12C36_C0;R12C36_X01_C0;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:14.10-14.81|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:127.8-127.11",
            "hdlname": "tmr1 s31"
          }
        },
        "tmr1.s34": {
          "hide_name": 0,
          "bits": [ 3878290 ] ,
          "attributes": {
            "ROUTING": "R12C35_N13;R12C35_Q5_N130;1;R12C35_A2;R12C35_N130_A2;1;R12C35_Q5;;1;R12C35_E13;R12C35_Q5_E130;1;R12C36_B0;R12C36_E131_B0;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:14.10-14.81|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:130.8-130.11",
            "hdlname": "tmr1 s34"
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I0_COUT[22]": {
          "hide_name": 0,
          "bits": [ 3878423 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.DIG_D_FF_1bit_i7.D_MUX2_LUT6_S0_O_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878281 ] ,
          "attributes": {
            "ROUTING": "R13C31_F1;;1;R13C31_I1MUX0;R13C31_F1_DUMMY_I1MUX0;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i7.D_MUX2_LUT6_S0_O_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878280 ] ,
          "attributes": {
            "ROUTING": "R13C31_F0;;1;R13C31_I0MUX0;R13C31_F0_DUMMY_I0MUX0;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tmr1.DIG_D_FF_1bit_i7.D_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878275 ] ,
          "attributes": {
            "ROUTING": "R13C32_F1;;1;R13C32_I1MUX0;R13C32_F1_DUMMY_I1MUX0;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i7.D_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878274 ] ,
          "attributes": {
            "ROUTING": "R13C32_F0;;1;R13C32_I0MUX0;R13C32_F0_DUMMY_I0MUX0;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tmr1.DIG_D_FF_1bit_i7.D_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878270 ] ,
          "attributes": {
            "ROUTING": "R13C32_F3;;1;R13C32_I1MUX2;R13C32_F3_DUMMY_I1MUX2;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i7.D_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878269 ] ,
          "attributes": {
            "ROUTING": "R13C32_F2;;1;R13C32_I0MUX2;R13C32_F2_DUMMY_I0MUX2;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tmr1.DIG_D_FF_1bit_i7.D_MUX2_LUT6_S0_I1": {
          "hide_name": 0,
          "bits": [ 3878267 ] ,
          "attributes": {
            "ROUTING": "R13C32_OF0;;1;R13C32_I1MUX1;R13C32_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i7.D_MUX2_LUT6_S0_I0": {
          "hide_name": 0,
          "bits": [ 3878266 ] ,
          "attributes": {
            "ROUTING": "R13C32_OF2;;1;R13C32_I0MUX1;R13C32_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tmr1.s27": {
          "hide_name": 0,
          "bits": [ 3878264 ] ,
          "attributes": {
            "ROUTING": "R12C38_W20;R12C38_F0_W200;1;R12C36_W20;R12C36_W202_W200;1;R12C34_W21;R12C34_W202_W210;1;R12C32_S21;R12C32_W212_S210;1;R13C32_X02;R13C32_S211_X02;1;R13C32_SEL1;R13C32_X02_SEL1;1;R12C38_F0;;1;R12C38_X05;R12C38_F0_X05;1;R12C38_A4;R12C38_X05_A4;1",
            "hdlname": "tmr1 s27",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:14.10-14.81|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:123.8-123.11",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.s25": {
          "hide_name": 0,
          "bits": [ 3878259 ] ,
          "attributes": {
            "ROUTING": "R12C38_X02;R12C38_Q1_X02;1;R12C38_C1;R12C38_X02_C1;1;R12C38_Q1;;1;R12C38_S10;R12C38_Q1_S100;1;R12C38_B0;R12C38_S100_B0;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:14.10-14.81|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:121.8-121.11",
            "hdlname": "tmr1 s25"
          }
        },
        "tmr1.s28": {
          "hide_name": 0,
          "bits": [ 3878256 ] ,
          "attributes": {
            "ROUTING": "R12C38_X07;R12C38_Q4_X07;1;R12C38_B1;R12C38_X07_B1;1;R12C38_Q4;;1;R12C38_X03;R12C38_Q4_X03;1;R12C38_A0;R12C38_X03_A0;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:14.10-14.81|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:124.8-124.11",
            "hdlname": "tmr1 s28"
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I0_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3878420 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.DIG_D_FF_1bit_i5.D_MUX2_LUT5_S0_O_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878248 ] ,
          "attributes": {
            "ROUTING": "R13C30_F2;;1;R13C30_SN20;R13C30_F2_SN20;1;R12C30_A6;R12C30_N121_A6;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.DIG_D_FF_1bit_i5.D_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 3878244 ] ,
          "attributes": {
            "ROUTING": "R12C30_F5;;1;R12C30_I1MUX4;R12C30_F5_DUMMY_I1MUX4;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i5.D_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 3878243 ] ,
          "attributes": {
            "ROUTING": "R12C30_F4;;1;R12C30_I0MUX4;R12C30_F4_DUMMY_I0MUX4;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tmr1.s19": {
          "hide_name": 0,
          "bits": [ 3878239 ] ,
          "attributes": {
            "ROUTING": "R11C37_X02;R11C37_Q1_X02;1;R11C37_C1;R11C37_X02_C1;1;R11C37_Q1;;1;R11C37_W13;R11C37_Q1_W130;1;R11C37_B6;R11C37_W130_B6;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:14.10-14.81|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:115.8-115.11",
            "hdlname": "tmr1 s19"
          }
        },
        "tmr1.s22": {
          "hide_name": 0,
          "bits": [ 3878236 ] ,
          "attributes": {
            "ROUTING": "R11C37_X05;R11C37_Q2_X05;1;R11C37_B1;R11C37_X05_B1;1;R11C37_Q2;;1;R11C37_X01;R11C37_Q2_X01;1;R11C37_A6;R11C37_X01_A6;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:14.10-14.81|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:118.8-118.11",
            "hdlname": "tmr1 s22"
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I0_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3878417 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I0_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3878415 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.DIG_D_FF_1bit_i25.state_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878219 ] ,
          "attributes": {
            "ROUTING": "R14C28_F1;;1;R14C28_I1MUX0;R14C28_F1_DUMMY_I1MUX0;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i25.state_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878218 ] ,
          "attributes": {
            "ROUTING": "R14C28_F0;;1;R14C28_I0MUX0;R14C28_F0_DUMMY_I0MUX0;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tmr1.DIG_D_FF_1bit_i25.state_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878214 ] ,
          "attributes": {
            "ROUTING": "R14C28_F3;;1;R14C28_I1MUX2;R14C28_F3_DUMMY_I1MUX2;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i25.state_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878213 ] ,
          "attributes": {
            "ROUTING": "R14C28_F2;;1;R14C28_I0MUX2;R14C28_F2_DUMMY_I0MUX2;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tmr1.DIG_D_FF_1bit_i25.state_DFFE_Q_CE_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878211 ] ,
          "attributes": {
            "ROUTING": "R14C28_OF0;;1;R14C28_I1MUX1;R14C28_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i25.state_DFFE_Q_CE_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878210 ] ,
          "attributes": {
            "ROUTING": "R14C28_OF2;;1;R14C28_I0MUX1;R14C28_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tmr1.DIG_D_FF_1bit_i25.state_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878208 ] ,
          "attributes": {
            "ROUTING": "R14C28_OF1;;1;R14C28_N21;R14C28_OF1_N210;1;R13C28_CE1;R13C28_N211_CE1;1"
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I0_1_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3878412 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "15",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:45.17-45.32|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.DIG_D_FF_1bit_i24.state_DFFRE_Q_CE_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878200 ] ,
          "attributes": {
            "ROUTING": "R13C28_F1;;1;R13C28_I1MUX0;R13C28_F1_DUMMY_I1MUX0;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i24.state_DFFRE_Q_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878199 ] ,
          "attributes": {
            "ROUTING": "R13C28_F0;;1;R13C28_I0MUX0;R13C28_F0_DUMMY_I0MUX0;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I0_COUT[23]": {
          "hide_name": 0,
          "bits": [ 3878425 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.DIG_D_FF_1bit_i24.state_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878193 ] ,
          "attributes": {
            "ROUTING": "R13C28_OF0;;1;R13C28_SN10;R13C28_OF0_SN10;1;R14C28_W21;R14C28_S111_W210;1;R14C27_N21;R14C27_W211_N210;1;R13C27_E21;R13C27_N211_E210;1;R13C28_CE2;R13C28_E211_CE2;1"
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I0_COUT[21]": {
          "hide_name": 0,
          "bits": [ 3878428 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.DIG_D_FF_1bit_i23.state_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878186 ] ,
          "attributes": {
            "ROUTING": "R14C29_F7;;1;R14C29_X08;R14C29_F7_X08;1;R14C29_CE1;R14C29_X08_CE1;1"
          }
        },
        "tmr1.DIG_D_FF_1bit_i22.state_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878183 ] ,
          "attributes": {
            "ROUTING": "R13C32_F6;;1;R13C32_X07;R13C32_F6_X07;1;R13C32_CE2;R13C32_X07_CE2;1"
          }
        },
        "tmr1.DIG_D_FF_1bit_i7.D_MUX2_LUT6_S0_O[4]": {
          "hide_name": 0,
          "bits": [ 3878181 ] ,
          "attributes": {
            "ROUTING": "R14C28_X02;R14C28_W212_X02;1;R14C28_SEL1;R14C28_X02_SEL1;1;R13C30_W21;R13C30_W212_W210;1;R13C28_X06;R13C28_W212_X06;1;R13C28_SEL0;R13C28_X06_SEL0;1;R13C32_W21;R13C32_OF1_W210;1;R13C30_S21;R13C30_W212_S210;1;R14C30_W21;R14C30_S211_W210;1;R14C29_B7;R14C29_W211_B7;1;R13C32_E22;R13C32_E100_E220;1;R13C32_C6;R13C32_E220_C6;1;R13C32_OF1;;1;R13C32_E10;R13C32_OF1_E100;1;R13C32_S22;R13C32_E100_S220;1;R13C32_C4;R13C32_S220_C4;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.DIG_D_FF_1bit_i7.D_MUX2_LUT6_S0_O[0]": {
          "hide_name": 0,
          "bits": [ 3878180 ] ,
          "attributes": {
            "ROUTING": "R14C28_A3;R14C28_X07_A3;1;R14C28_A1;R14C28_W271_A1;1;R14C29_W27;R14C29_S131_W270;1;R14C28_A0;R14C28_W271_A0;1;R13C29_S13;R13C29_F6_S130;1;R13C29_W10;R13C29_F6_W100;1;R13C28_S20;R13C28_W101_S200;1;R14C28_X07;R14C28_S201_X07;1;R14C28_A2;R14C28_X07_A2;1;R13C28_A0;R13C28_X03_A0;1;R14C29_C7;R14C29_X05_C7;1;R13C28_X07;R13C28_W261_X07;1;R13C28_LSR2;R13C28_X07_LSR2;1;R13C29_W26;R13C29_F6_W260;1;R13C28_X03;R13C28_W261_X03;1;R13C28_A1;R13C28_X03_A1;1;R13C32_E24;R13C32_E242_E240;1;R13C32_B6;R13C32_E240_B6;1;R13C29_E10;R13C29_F6_E100;1;R13C30_E24;R13C30_E101_E240;1;R13C32_N24;R13C32_E242_N240;1;R13C32_B4;R13C32_N240_B4;1;R14C29_X05;R14C29_S261_X05;1;R14C29_LSR1;R14C29_X05_LSR1;1;R13C29_S26;R13C29_F6_S260;1;R13C29_F6;;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "$PACKER_VCC_NET": {
          "hide_name": 1,
          "bits": [ 3878544 ] ,
          "attributes": {
            "ROUTING": "R16C34_C3;R16C34_X04_C3;1;R14C37_C3;R14C37_X04_C3;1;R14C38_C4;R14C38_S220_C4;1;R14C40_D1;R14C40_X03_D1;1;R16C33_C4;R16C33_X08_C4;1;R16C34_D4;R16C34_X04_D4;1;R14C37_C2;R14C37_X04_C2;1;R16C32_D2;R16C32_X03_D2;1;R14C40_X03;R14C40_VCC_X03;1;R14C40_D0;R14C40_X03_D0;1;R16C33_D5;R16C33_X04_D5;1;R16C32_A1;R16C32_X03_A1;1;R16C33_D2;R16C33_X08_D2;1;R14C36_D3;R14C36_X03_D3;1;R14C39_D4;R14C39_X04_D4;1;R14C38_D4;R14C38_X04_D4;1;R14C37_D0;R14C37_X08_D0;1;R14C36_C1;R14C36_N220_C1;1;R16C32_C1;R16C32_X04_C1;1;R14C36_C2;R14C36_W220_C2;1;R14C36_D1;R14C36_X03_D1;1;R14C38_D0;R14C38_E270_D0;1;R16C34_C0;R16C34_X04_C0;1;R16C32_C5;R16C32_X08_C5;1;R14C39_D1;R14C39_X08_D1;1;R14C36_C5;R14C36_S220_C5;1;R16C32_D1;R16C32_X03_D1;1;R14C37_D1;R14C37_X08_D1;1;R16C32_X08;R16C32_VCC_X08;1;R16C32_C4;R16C32_X08_C4;1;R14C39_D2;R14C39_X08_D2;1;R14C38_D3;R14C38_E260_D3;1;R14C38_C0;R14C38_X04_C0;1;R14C36_N22;R14C36_VCC_N220;1;R14C36_C0;R14C36_N220_C0;1;R16C34_C2;R16C34_X04_C2;1;R14C38_C3;R14C38_X04_C3;1;R16C32_C0;R16C32_X04_C0;1;R14C37_C5;R14C37_X08_C5;1;R14C37_C4;R14C37_X08_C4;1;R14C39_C1;R14C39_X04_C1;1;R14C38_S22;R14C38_VCC_S220;1;R14C38_C5;R14C38_S220_C5;1;R16C34_X04;R16C34_VCC_X04;1;R16C34_C1;R16C34_X04_C1;1;R14C36_W22;R14C36_VCC_W220;1;R14C36_C3;R14C36_W220_C3;1;R16C32_C2;R16C32_X04_C2;1;R16C34_D2;R16C34_X08_D2;1;R16C33_D0;R16C33_X08_D0;1;R14C37_D3;R14C37_X08_D3;1;R14C36_D4;R14C36_W270_D4;1;R14C39_C3;R14C39_X04_C3;1;R14C38_D5;R14C38_X04_D5;1;R14C37_X08;R14C37_VCC_X08;1;R14C37_D2;R14C37_X08_D2;1;R16C33_C0;R16C33_X04_C0;1;R16C32_D4;R16C32_X04_D4;1;R14C39_D0;R14C39_X08_D0;1;R16C33_X08;R16C33_VCC_X08;1;R16C33_C5;R16C33_X08_C5;1;R16C32_X03;R16C32_VCC_X03;1;R16C32_D3;R16C32_X03_D3;1;R16C34_X08;R16C34_VCC_X08;1;R16C34_C4;R16C34_X08_C4;1;R14C36_W27;R14C36_VCC_W270;1;R14C36_D5;R14C36_W270_D5;1;R1C1_S22;R1C1_VCC_S220;1;R1C1_C4;R1C1_S220_C4;1;R14C37_C1;R14C37_X04_C1;1;R14C37_D4;R14C37_X04_D4;1;R16C34_D3;R16C34_X03_D3;1;R14C38_C2;R14C38_X04_C2;1;R16C33_D4;R16C33_X04_D4;1;R16C33_D1;R16C33_X03_D1;1;R14C40_C1;R14C40_X04_C1;1;R14C36_D2;R14C36_X03_D2;1;R14C39_C0;R14C39_X04_C0;1;R14C39_D5;R14C39_X04_D5;1;R14C37_D5;R14C37_X04_D5;1;R14C39_X04;R14C39_VCC_X04;1;R14C39_C2;R14C39_X04_C2;1;R16C34_D0;R16C34_X03_D0;1;R16C32_D5;R16C32_X04_D5;1;R14C38_E26;R14C38_VCC_E260;1;R14C38_D2;R14C38_E260_D2;1;R14C36_S22;R14C36_VCC_S220;1;R14C36_C4;R14C36_S220_C4;1;R14C40_X04;R14C40_VCC_X04;1;R14C40_C0;R14C40_X04_C0;1;R16C33_C2;R16C33_X04_C2;1;R14C39_C5;R14C39_X08_C5;1;R14C39_C4;R14C39_X08_C4;1;R16C33_C1;R16C33_X04_C1;1;R14C36_X03;R14C36_VCC_X03;1;R14C36_A1;R14C36_X03_A1;1;R14C38_X04;R14C38_VCC_X04;1;R14C38_C1;R14C38_X04_C1;1;R14C39_X08;R14C39_VCC_X08;1;R14C39_D3;R14C39_X08_D3;1;R16C32_X04;R16C32_VCC_X04;1;R16C32_C3;R16C32_X04_C3;1;R16C34_X03;R16C34_VCC_X03;1;R16C34_D1;R16C34_X03_D1;1;R14C38_E27;R14C38_VCC_E270;1;R14C38_D1;R14C38_E270_D1;1;R14C37_X04;R14C37_VCC_X04;1;R14C37_C0;R14C37_X04_C0;1;R16C33_X04;R16C33_VCC_X04;1;R16C33_C3;R16C33_X04_C3;1;VCC;;1;R16C33_X03;R16C33_VCC_X03;1;R16C33_D3;R16C33_X03_D3;1"
          }
        },
        "tmr1.DIG_D_FF_1bit_i17.state_LUT4_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3878175 ] ,
          "attributes": {
            "ROUTING": "R13C29_F7;;1;R13C29_EW20;R13C29_F7_EW20;1;R13C30_E26;R13C30_E121_E260;1;R13C32_X03;R13C32_E262_X03;1;R13C32_B3;R13C32_X03_B3;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.DIG_D_FF_1bit_i21.state_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878169 ] ,
          "attributes": {
            "ROUTING": "R12C28_F1;;1;R12C28_I1MUX0;R12C28_F1_DUMMY_I1MUX0;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i21.state_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878168 ] ,
          "attributes": {
            "ROUTING": "R12C28_F0;;1;R12C28_I0MUX0;R12C28_F0_DUMMY_I0MUX0;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tmr1.DIG_D_FF_1bit_i21.state_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878164 ] ,
          "attributes": {
            "ROUTING": "R12C28_F3;;1;R12C28_I1MUX2;R12C28_F3_DUMMY_I1MUX2;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i21.state_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878163 ] ,
          "attributes": {
            "ROUTING": "R12C28_F2;;1;R12C28_I0MUX2;R12C28_F2_DUMMY_I0MUX2;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tmr1.DIG_D_FF_1bit_i21.state_DFFE_Q_CE_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878161 ] ,
          "attributes": {
            "ROUTING": "R12C28_OF0;;1;R12C28_I1MUX1;R12C28_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i21.state_DFFE_Q_CE_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878160 ] ,
          "attributes": {
            "ROUTING": "R12C28_OF2;;1;R12C28_I0MUX1;R12C28_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tmr1.DIG_D_FF_1bit_i21.state_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878158 ] ,
          "attributes": {
            "ROUTING": "R12C28_OF1;;1;R12C28_SN10;R12C28_OF1_SN10;1;R13C28_E21;R13C28_S111_E210;1;R13C30_E21;R13C30_E212_E210;1;R13C31_CE2;R13C31_E211_CE2;1"
          }
        },
        "tmr1.DIG_D_FF_1bit_i7.D_MUX2_LUT6_S0_O[2]": {
          "hide_name": 0,
          "bits": [ 3878156 ] ,
          "attributes": {
            "ROUTING": "R13C28_C0;R13C28_X02_C0;1;R14C28_C0;R14C28_X01_C0;1;R14C28_X01;R14C28_W201_X01;1;R14C28_C3;R14C28_X01_C3;1;R13C28_C1;R13C28_X02_C1;1;R13C28_X02;R13C28_W211_X02;1;R13C29_W21;R13C29_W202_W210;1;R13C31_W20;R13C31_OF0_W200;1;R13C29_S20;R13C29_W202_S200;1;R14C29_W20;R14C29_S201_W200;1;R14C29_A7;R14C29_W200_A7;1;R13C32_X01;R13C32_E201_X01;1;R13C32_A6;R13C32_X01_A6;1;R13C31_E10;R13C31_OF0_E100;1;R13C31_S22;R13C31_E100_S220;1;R13C31_C5;R13C31_S220_C5;1;R13C31_OF0;;1;R13C31_E20;R13C31_OF0_E200;1;R13C32_X05;R13C32_E201_X05;1;R13C32_A4;R13C32_X05_A4;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I0_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3878401 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.DIG_D_FF_1bit_i20.state_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 3878150 ] ,
          "attributes": {
            "ROUTING": "R14C29_F0;;1;R14C29_I0MUX0;R14C29_F0_DUMMY_I0MUX0;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tmr1.DIG_D_FF_1bit_i20.state_DFFRE_Q_CE_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878146 ] ,
          "attributes": {
            "ROUTING": "R12C29_F1;;1;R12C29_I1MUX0;R12C29_F1_DUMMY_I1MUX0;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i20.state_DFFRE_Q_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878145 ] ,
          "attributes": {
            "ROUTING": "R12C29_F0;;1;R12C29_I0MUX0;R12C29_F0_DUMMY_I0MUX0;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I0_COUT[20]": {
          "hide_name": 0,
          "bits": [ 3878431 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.DIG_D_FF_1bit_i20.state_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878139 ] ,
          "attributes": {
            "ROUTING": "R12C29_OF0;;1;R12C29_SN10;R12C29_OF0_SN10;1;R11C29_W21;R11C29_N111_W210;1;R11C28_S21;R11C28_W211_S210;1;R12C28_E21;R12C28_S211_E210;1;R12C29_CE2;R12C29_E211_CE2;1"
          }
        },
        "tmr1.s13": {
          "hide_name": 0,
          "bits": [ 3878136 ] ,
          "attributes": {
            "ROUTING": "R11C35_N10;R11C35_Q5_N100;1;R11C35_C5;R11C35_N100_C5;1;R11C35_B7;R11C35_W130_B7;1;R11C35_W13;R11C35_Q5_W130;1;R11C35_Q5;;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:14.10-14.81|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:109.8-109.11",
            "hdlname": "tmr1 s13"
          }
        },
        "tmr1.s16": {
          "hide_name": 0,
          "bits": [ 3878133 ] ,
          "attributes": {
            "ROUTING": "R11C35_W10;R11C35_Q3_W100;1;R11C35_B5;R11C35_W100_B5;1;R11C35_Q3;;1;R11C35_X06;R11C35_Q3_X06;1;R11C35_A7;R11C35_X06_A7;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:14.10-14.81|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:112.8-112.11",
            "hdlname": "tmr1 s16"
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.state_LUT2_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878388 ] ,
          "attributes": {
            "ROUTING": "R15C40_F1;;1;R15C40_I1MUX0;R15C40_F1_DUMMY_I1MUX0;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i19.state_DFFRE_Q_CE_LUT2_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878125 ] ,
          "attributes": {
            "ROUTING": "R11C30_F1;;1;R11C30_I1MUX0;R11C30_F1_DUMMY_I1MUX0;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i19.state_DFFRE_Q_CE_LUT2_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878124 ] ,
          "attributes": {
            "ROUTING": "R11C30_F0;;1;R11C30_I0MUX0;R11C30_F0_DUMMY_I0MUX0;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tmr1.DIG_D_FF_1bit_i19.state_DFFRE_Q_CE_LUT2_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878120 ] ,
          "attributes": {
            "ROUTING": "R11C30_F3;;1;R11C30_I1MUX2;R11C30_F3_DUMMY_I1MUX2;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i19.state_DFFRE_Q_CE_LUT2_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878119 ] ,
          "attributes": {
            "ROUTING": "R11C30_F2;;1;R11C30_I0MUX2;R11C30_F2_DUMMY_I0MUX2;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tmr1.DIG_D_FF_1bit_i19.state_DFFRE_Q_CE_LUT2_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878117 ] ,
          "attributes": {
            "ROUTING": "R11C30_OF0;;1;R11C30_I1MUX1;R11C30_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i19.state_DFFRE_Q_CE_LUT2_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878116 ] ,
          "attributes": {
            "ROUTING": "R11C30_OF2;;1;R11C30_I0MUX1;R11C30_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tmr1.DIG_D_FF_1bit_i19.state_DFFRE_Q_CE_LUT2_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878112 ] ,
          "attributes": {
            "ROUTING": "R11C30_F5;;1;R11C30_I1MUX4;R11C30_F5_DUMMY_I1MUX4;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i19.state_DFFRE_Q_CE_LUT2_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878111 ] ,
          "attributes": {
            "ROUTING": "R11C30_F4;;1;R11C30_I0MUX4;R11C30_F4_DUMMY_I0MUX4;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tmr1.s21": {
          "hide_name": 0,
          "bits": [ 3878106 ] ,
          "attributes": {
            "ROUTING": "R11C30_SEL0;R11C30_W261_SEL0;1;R11C32_S26;R11C32_W261_S260;1;R12C32_W26;R12C32_S261_W260;1;R12C30_SEL4;R12C30_W262_SEL4;1;R11C30_SEL2;R11C30_W261_SEL2;1;R11C30_SEL4;R11C30_W261_SEL4;1;R11C37_W26;R11C37_F6_W260;1;R11C35_W26;R11C35_W262_W260;1;R11C33_W26;R11C33_W262_W260;1;R11C31_W26;R11C31_W262_W260;1;R11C30_SEL6;R11C30_W261_SEL6;1;R11C37_F6;;1;R11C37_X07;R11C37_F6_X07;1;R11C37_A2;R11C37_X07_A2;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:14.10-14.81|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:117.8-117.11",
            "hdlname": "tmr1 s21"
          }
        },
        "tmr1.DIG_D_FF_1bit_i19.state_DFFRE_Q_CE_LUT2_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878105 ] ,
          "attributes": {
            "ROUTING": "R11C30_F7;;1;R11C30_I1MUX6;R11C30_F7_DUMMY_I1MUX6;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i19.state_DFFRE_Q_CE_LUT2_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878104 ] ,
          "attributes": {
            "ROUTING": "R11C30_F6;;1;R11C30_I0MUX6;R11C30_F6_DUMMY_I0MUX6;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tmr1.DIG_D_FF_1bit_i19.state_DFFRE_Q_CE_LUT2_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878102 ] ,
          "attributes": {
            "ROUTING": "R11C30_OF4;;1;R11C30_I1MUX5;R11C30_OF4_DUMMY_I1MUX5;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i19.state_DFFRE_Q_CE_LUT2_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878101 ] ,
          "attributes": {
            "ROUTING": "R11C30_OF6;;1;R11C30_I0MUX5;R11C30_OF6_DUMMY_I0MUX5;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tmr1.DIG_D_FF_1bit_i19.state_DFFRE_Q_CE_LUT2_F_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3878099 ] ,
          "attributes": {
            "ROUTING": "R11C30_OF1;;1;R11C30_I1MUX3;R11C30_OF1_DUMMY_I1MUX3;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i19.state_DFFRE_Q_CE_LUT2_F_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3878098 ] ,
          "attributes": {
            "ROUTING": "R11C30_OF5;;1;R11C30_I0MUX3;R11C30_OF5_DUMMY_I0MUX3;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "tmr1.DIG_D_FF_1bit_i19.state_DFFRE_Q_CE_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878095 ] ,
          "attributes": {
            "ROUTING": "R11C30_OF3;;1;R11C30_EW10;R11C30_OF3_EW10;1;R11C29_S25;R11C29_W111_S250;1;R12C29_B7;R12C29_S251_B7;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.DIG_D_FF_1bit_i19.state_DFFRE_Q_CE_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878094 ] ,
          "attributes": {
            "ROUTING": "R12C30_F7;;1;R12C30_W27;R12C30_F7_W270;1;R12C29_A7;R12C29_W271_A7;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I0_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3878434 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.DIG_D_FF_1bit_i19.state_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878088 ] ,
          "attributes": {
            "ROUTING": "R12C29_F7;;1;R12C29_X08;R12C29_F7_X08;1;R12C29_CE1;R12C29_X08_CE1;1"
          }
        },
        "tmr1.DIG_D_FF_1bit_i18.state_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878085 ] ,
          "attributes": {
            "ROUTING": "R12C28_F6;;1;R12C28_E13;R12C28_F6_E130;1;R12C29_E27;R12C29_E131_E270;1;R12C30_CE1;R12C30_E271_CE1;1"
          }
        },
        "tmr1.DIG_D_FF_1bit_i5.D_MUX2_LUT5_S0_O[1]": {
          "hide_name": 0,
          "bits": [ 3878083 ] ,
          "attributes": {
            "ROUTING": "R12C28_X03;R12C28_W242_X03;1;R12C28_A1;R12C28_X03_A1;1;R12C28_C6;R12C28_W242_C6;1;R12C30_W24;R12C30_OF4_W240;1;R12C29_X03;R12C29_W241_X03;1;R12C29_A1;R12C29_X03_A1;1;R12C30_OF4;;1;R12C30_N24;R12C30_OF4_N240;1;R11C30_W24;R11C30_N241_W240;1;R11C29_S24;R11C29_W241_S240;1;R12C29_E24;R12C29_S241_E240;1;R12C30_C3;R12C30_E241_C3;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.DIG_D_FF_1bit_i5.D_MUX2_LUT5_S0_O[2]": {
          "hide_name": 0,
          "bits": [ 3878082 ] ,
          "attributes": {
            "ROUTING": "R12C28_B6;R12C28_W111_B6;1;R12C29_LSR2;R12C29_X07_LSR2;1;R12C28_A3;R12C28_W131_A3;1;R12C29_B0;R12C29_X07_B0;1;R12C28_B2;R12C28_W111_B2;1;R11C30_SEL1;R11C30_N261_SEL1;1;R12C29_EW20;R12C29_F6_EW20;1;R12C30_N26;R12C30_E121_N260;1;R11C30_SEL5;R11C30_N261_SEL5;1;R12C29_B1;R12C29_X07_B1;1;R12C29_W13;R12C29_F6_W130;1;R12C28_A0;R12C28_W131_A0;1;R12C29_X07;R12C29_F6_X07;1;R12C29_LSR1;R12C29_X07_LSR1;1;R12C29_EW10;R12C29_F6_EW10;1;R12C28_B1;R12C28_W111_B1;1;R12C29_F6;;1;R12C29_E13;R12C29_F6_E130;1;R12C30_B3;R12C30_E131_B3;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.state_LUT2_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878387 ] ,
          "attributes": {
            "ROUTING": "R15C40_F0;;1;R15C40_I0MUX0;R15C40_F0_DUMMY_I0MUX0;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tmr1.DIG_D_FF_1bit_i17.state_LUT4_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 3878076 ] ,
          "attributes": {
            "ROUTING": "R13C31_N22;R13C31_F2_N220;1;R11C31_W22;R11C31_N222_W220;1;R11C30_X01;R11C30_W221_X01;1;R11C30_C2;R11C30_X01_C2;1;R13C31_E13;R13C31_F2_E130;1;R13C32_N23;R13C32_E131_N230;1;R13C32_C3;R13C32_N230_C3;1;R13C31_F2;;1;R13C31_SN10;R13C31_F2_SN10;1;R12C31_W25;R12C31_N111_W250;1;R12C30_A4;R12C30_W251_A4;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.DIG_D_FF_1bit_i16.state_DFFE_Q_CE_LUT3_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3878074 ] ,
          "attributes": {
            "ROUTING": "R12C32_F3;;1;R12C32_EW20;R12C32_F3_EW20;1;R12C31_D1;R12C31_W121_D1;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.state_LUT2_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878383 ] ,
          "attributes": {
            "ROUTING": "R15C40_F3;;1;R15C40_I1MUX2;R15C40_F3_DUMMY_I1MUX2;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i17.state_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878069 ] ,
          "attributes": {
            "ROUTING": "R12C31_F1;;1;R12C31_X06;R12C31_F1_X06;1;R12C31_CE2;R12C31_X06_CE2;1"
          }
        },
        "tmr1.DIG_D_FF_1bit_i16.state_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 3878067 ] ,
          "attributes": {
            "ROUTING": "R14C29_F1;;1;R14C29_I1MUX0;R14C29_F1_DUMMY_I1MUX0;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i16.state_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878064 ] ,
          "attributes": {
            "ROUTING": "R12C31_F6;;1;R12C31_N13;R12C31_F6_N130;1;R11C31_W23;R11C31_N131_W230;1;R11C30_S23;R11C30_W231_S230;1;R12C30_X08;R12C30_S231_X08;1;R12C30_CE0;R12C30_X08_CE0;1"
          }
        },
        "tmr1.DIG_D_FF_1bit_i5.D_MUX2_LUT5_S0_O[0]": {
          "hide_name": 0,
          "bits": [ 3878062 ] ,
          "attributes": {
            "ROUTING": "R12C29_W27;R12C29_W131_W270;1;R12C28_A6;R12C28_W271_A6;1;R12C30_W13;R12C30_F6_W130;1;R12C29_A0;R12C29_W131_A0;1;R12C30_W26;R12C30_F6_W260;1;R12C28_X07;R12C28_W262_X07;1;R12C28_A2;R12C28_X07_A2;1;R12C30_X07;R12C30_F6_X07;1;R12C30_A3;R12C30_X07_A3;1;R12C30_C0;R12C30_F6_C0;1;R12C30_F6;;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.state_LUT2_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878382 ] ,
          "attributes": {
            "ROUTING": "R15C40_F2;;1;R15C40_I0MUX2;R15C40_F2_DUMMY_I0MUX2;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tmr1.DIG_D_FF_1bit_i16.state_DFFE_Q_CE_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878057 ] ,
          "attributes": {
            "ROUTING": "R12C31_W13;R12C31_F7_W130;1;R12C31_B6;R12C31_W130_B6;1;R12C31_F7;;1;R12C31_X04;R12C31_F7_X04;1;R12C31_B1;R12C31_X04_B1;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.DIG_D_FF_1bit_i15.state_LUT3_I1_1_F": {
          "hide_name": 0,
          "bits": [ 3878054 ] ,
          "attributes": {
            "ROUTING": "R13C30_F0;;1;R13C30_I0MUX0;R13C30_F0_DUMMY_I0MUX0;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tmr1.DIG_D_FF_1bit_i15.state_LUT3_I1_F": {
          "hide_name": 0,
          "bits": [ 3878052 ] ,
          "attributes": {
            "ROUTING": "R13C30_F1;;1;R13C30_I1MUX0;R13C30_F1_DUMMY_I1MUX0;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I0_COUT[19]": {
          "hide_name": 0,
          "bits": [ 3878437 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.DIG_D_FF_1bit_i15.state_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878045 ] ,
          "attributes": {
            "ROUTING": "R12C32_F2;;1;R12C32_W22;R12C32_F2_W220;1;R12C31_X05;R12C31_W221_X05;1;R12C31_CE1;R12C31_X05_CE1;1"
          }
        },
        "tmr1.DIG_D_FF_1bit_i16.state_DFFE_Q_CE_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878042 ] ,
          "attributes": {
            "ROUTING": "R12C31_A6;R12C31_X01_A6;1;R12C32_W10;R12C32_OF0_W100;1;R12C32_N23;R12C32_W100_N230;1;R12C32_C2;R12C32_N230_C2;1;R12C32_OF0;;1;R12C32_W20;R12C32_OF0_W200;1;R12C31_X01;R12C31_W201_X01;1;R12C31_A1;R12C31_X01_A1;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.DIG_D_FF_1bit_i3.D_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 3878041 ] ,
          "attributes": {
            "ROUTING": "R12C32_F1;;1;R12C32_I1MUX0;R12C32_F1_DUMMY_I1MUX0;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i14.state_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 3878040 ] ,
          "attributes": {
            "ROUTING": "R12C32_F0;;1;R12C32_I0MUX0;R12C32_F0_DUMMY_I0MUX0;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tmr1.DIG_D_FF_1bit_i14.state_LUT3_I0_F_MUX2_LUT5_I1_I0": {
          "hide_name": 0,
          "bits": [ 3878037 ] ,
          "attributes": {
            "ROUTING": "R14C30_F0;;1;R14C30_I0MUX0;R14C30_F0_DUMMY_I0MUX0;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tmr1.DIG_D_FF_1bit_i14.state_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 3878035 ] ,
          "attributes": {
            "ROUTING": "R14C30_F1;;1;R14C30_I1MUX0;R14C30_F1_DUMMY_I1MUX0;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i14.state_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878032 ] ,
          "attributes": {
            "ROUTING": "R13C33_F0;;1;R13C33_X05;R13C33_F0_X05;1;R13C33_CE2;R13C33_X05_CE2;1"
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.state_LUT2_I0_F_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878380 ] ,
          "attributes": {
            "ROUTING": "R15C40_OF0;;1;R15C40_I1MUX1;R15C40_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.state_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878023 ] ,
          "attributes": {
            "ROUTING": "R12C33_F1;;1;R12C33_I1MUX0;R12C33_F1_DUMMY_I1MUX0;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.state_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878022 ] ,
          "attributes": {
            "ROUTING": "R12C33_F0;;1;R12C33_I0MUX0;R12C33_F0_DUMMY_I0MUX0;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.state_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878018 ] ,
          "attributes": {
            "ROUTING": "R12C33_F3;;1;R12C33_I1MUX2;R12C33_F3_DUMMY_I1MUX2;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.state_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878017 ] ,
          "attributes": {
            "ROUTING": "R12C33_F2;;1;R12C33_I0MUX2;R12C33_F2_DUMMY_I0MUX2;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.state_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878015 ] ,
          "attributes": {
            "ROUTING": "R12C33_OF0;;1;R12C33_I1MUX1;R12C33_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.state_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878014 ] ,
          "attributes": {
            "ROUTING": "R12C33_OF2;;1;R12C33_I0MUX1;R12C33_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.state_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878010 ] ,
          "attributes": {
            "ROUTING": "R12C33_F5;;1;R12C33_I1MUX4;R12C33_F5_DUMMY_I1MUX4;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.state_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878009 ] ,
          "attributes": {
            "ROUTING": "R12C33_F4;;1;R12C33_I0MUX4;R12C33_F4_DUMMY_I0MUX4;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.state_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878005 ] ,
          "attributes": {
            "ROUTING": "R12C33_F7;;1;R12C33_I1MUX6;R12C33_F7_DUMMY_I1MUX6;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.state_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878004 ] ,
          "attributes": {
            "ROUTING": "R12C33_F6;;1;R12C33_I0MUX6;R12C33_F6_DUMMY_I0MUX6;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.state_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878002 ] ,
          "attributes": {
            "ROUTING": "R12C33_OF4;;1;R12C33_I1MUX5;R12C33_OF4_DUMMY_I1MUX5;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.state_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878001 ] ,
          "attributes": {
            "ROUTING": "R12C33_OF6;;1;R12C33_I0MUX5;R12C33_OF6_DUMMY_I0MUX5;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.state_DFFE_Q_CE_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3877999 ] ,
          "attributes": {
            "ROUTING": "R12C33_OF1;;1;R12C33_I1MUX3;R12C33_OF1_DUMMY_I1MUX3;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.state_DFFE_Q_CE_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3877998 ] ,
          "attributes": {
            "ROUTING": "R12C33_OF5;;1;R12C33_I0MUX3;R12C33_OF5_DUMMY_I0MUX3;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.state_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3877996 ] ,
          "attributes": {
            "ROUTING": "R12C33_OF3;;1;R12C33_S10;R12C33_OF3_S100;1;R12C33_S21;R12C33_S100_S210;1;R13C33_CE1;R13C33_S211_CE1;1"
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.D_LUT3_F_I0_LUT3_I0_I1_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3877993 ] ,
          "attributes": {
            "ROUTING": "R12C31_LSR1;R12C31_E271_LSR1;1;R12C32_X02;R12C32_E232_X02;1;R12C32_C3;R12C32_X02_C3;1;R12C31_C6;R12C31_S230_C6;1;R12C32_S27;R12C32_E272_S270;1;R12C32_D2;R12C32_S270_D2;1;R13C30_N24;R13C30_N130_N240;1;R13C33_B0;R13C33_E212_B0;1;R12C30_E23;R12C30_N131_E230;1;R12C31_S23;R12C31_E231_S230;1;R12C30_E24;R12C30_N241_E240;1;R12C31_C1;R12C31_E241_C1;1;R12C31_LSR2;R12C31_E271_LSR2;1;R12C30_E27;R12C30_N131_E270;1;R13C30_N13;R13C30_F6_N130;1;R13C30_F6;;1;R13C30_EW10;R13C30_F6_EW10;1;R13C31_E21;R13C31_E111_E210;1;R13C33_B5;R13C33_E212_B5;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.s15": {
          "hide_name": 0,
          "bits": [ 3877989 ] ,
          "attributes": {
            "ROUTING": "R12C32_X08;R12C32_S211_X08;1;R12C32_D1;R12C32_X08_D1;1;R11C35_EW10;R11C35_F7_EW10;1;R11C34_W21;R11C34_W111_W210;1;R11C32_S21;R11C32_W212_S210;1;R12C32_B3;R12C32_S211_B3;1;R11C35_A3;R11C35_F7_A3;1;R11C35_F7;;1;R11C35_W27;R11C35_F7_W270;1;R11C33_S27;R11C33_W272_S270;1;R13C33_X04;R13C33_S272_X04;1;R13C33_D7;R13C33_X04_D7;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:14.10-14.81|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:111.8-111.11",
            "hdlname": "tmr1 s15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.D_LUT3_F_I0_LUT3_I0_I1_LUT3_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3877988 ] ,
          "attributes": {
            "ROUTING": "R13C33_E10;R13C33_F7_E100;1;R13C33_C0;R13C33_E100_C0;1;R13C33_F7;;1;R13C33_N10;R13C33_F7_N100;1;R13C33_C5;R13C33_N100_C5;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.D_LUT3_F_I0_LUT3_I0_I1[0]": {
          "hide_name": 0,
          "bits": [ 3877984 ] ,
          "attributes": {
            "ROUTING": "R13C30_EW20;R13C30_F3_EW20;1;R13C31_E22;R13C31_E121_E220;1;R13C33_X01;R13C33_E222_X01;1;R13C33_A6;R13C33_X01_A6;1;R13C32_B7;R13C32_E232_B7;1;R13C30_E23;R13C30_F3_E230;1;R13C30_F3;;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m10[3]": {
          "hide_name": 0,
          "bits": [ 3877978 ] ,
          "attributes": {
            "ROUTING": "R13C28_E22;R13C28_Q2_E220;1;R13C29_X05;R13C29_E221_X05;1;R13C29_B1;R13C29_X05_B1;1;R13C28_X01;R13C28_Q2_X01;1;R13C28_B2;R13C28_X01_B2;1;R13C29_D6;R13C29_E101_D6;1;R13C28_Q2;;1;R13C28_E10;R13C28_Q2_E100;1;R13C29_D2;R13C29_E101_D2;1",
            "hdlname": "tmr1 s123",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:14.10-14.81|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:219.8-219.12"
          }
        },
        "m10[2]": {
          "hide_name": 0,
          "bits": [ 3877971 ] ,
          "attributes": {
            "ROUTING": "R13C29_S23;R13C29_E131_S230;1;R14C29_B1;R14C29_S231_B1;1;R14C28_SEL0;R14C28_X06_SEL0;1;R13C28_S25;R13C28_Q5_S250;1;R14C28_X06;R14C28_S251_X06;1;R14C28_SEL2;R14C28_X06_SEL2;1;R13C28_A5;R13C28_Q5_A5;1;R13C28_E13;R13C28_Q5_E130;1;R13C29_B6;R13C29_E131_B6;1;R13C28_Q5;;1;R13C28_EW20;R13C28_Q5_EW20;1;R13C29_C2;R13C29_E121_C2;1",
            "hdlname": "tmr1 s120",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:14.10-14.81|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:216.8-216.12"
          }
        },
        "m10[1]": {
          "hide_name": 0,
          "bits": [ 3877963 ] ,
          "attributes": {
            "ROUTING": "R13C28_D0;R13C28_N221_D0;1;R14C28_N22;R14C28_W121_N220;1;R13C28_D1;R13C28_N221_D1;1;R13C29_E27;R13C29_N131_E270;1;R13C30_A1;R13C30_E271_A1;1;R14C28_D3;R14C28_W121_D3;1;R14C29_EW20;R14C29_Q3_EW20;1;R14C28_D0;R14C28_W121_D0;1;R14C29_A3;R14C29_N130_A3;1;R14C29_SN10;R14C29_Q3_SN10;1;R13C29_C6;R13C29_N111_C6;1;R14C29_Q3;;1;R14C29_N13;R14C29_Q3_N130;1;R13C29_B2;R13C29_N131_B2;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "tmr1 s117",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:14.10-14.81|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:213.8-213.12"
          }
        },
        "m10[0]": {
          "hide_name": 0,
          "bits": [ 3877955 ] ,
          "attributes": {
            "ROUTING": "R14C28_S24;R14C28_W242_S240;1;R14C28_B0;R14C28_S240_B0;1;R13C32_S10;R13C32_Q4_S100;1;R13C32_D4;R13C32_S100_D4;1;R14C28_B3;R14C28_X03_B3;1;R14C30_X05;R14C30_S241_X05;1;R14C30_B1;R14C30_X05_B1;1;R13C28_X04;R13C28_W252_X04;1;R13C28_B0;R13C28_X04_B0;1;R14C29_D7;R14C29_X07_D7;1;R13C28_B1;R13C28_X04_B1;1;R14C29_X07;R14C29_W241_X07;1;R13C30_S24;R13C30_W242_S240;1;R14C30_W24;R14C30_S241_W240;1;R14C28_X03;R14C28_W242_X03;1;R13C29_A6;R13C29_W251_A6;1;R13C32_Q4;;1;R13C32_W24;R13C32_Q4_W240;1;R13C30_W25;R13C30_W242_W250;1;R13C29_A2;R13C29_W251_A2;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "tmr1 s114",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:14.10-14.81|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:210.8-210.12"
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.D_LUT3_F_I0_LUT2_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3877953 ] ,
          "attributes": {
            "ROUTING": "R13C30_A2;R13C30_E111_A2;1;R13C31_A1;R13C31_E251_A1;1;R13C30_E25;R13C30_E111_E250;1;R13C29_EW10;R13C29_F2_EW10;1;R13C30_A3;R13C30_E111_A3;1;R13C29_F2;;1;R13C29_W13;R13C29_F2_W130;1;R13C28_A2;R13C28_W131_A2;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "m1[3]": {
          "hide_name": 0,
          "bits": [ 3877947 ] ,
          "attributes": {
            "ROUTING": "R13C31_SN20;R13C31_Q5_SN20;1;R12C31_W22;R12C31_N121_W220;1;R12C29_D6;R12C29_W222_D6;1;R13C31_EW20;R13C31_Q5_EW20;1;R13C30_D7;R13C30_W121_D7;1;R13C31_B5;R13C31_W100_B5;1;R13C29_A0;R13C29_X01_A0;1;R13C29_X01;R13C29_W201_X01;1;R13C31_Q5;;1;R13C31_W10;R13C31_Q5_W100;1;R13C30_W20;R13C30_W101_W200;1;R13C29_D7;R13C29_W201_D7;1",
            "hdlname": "tmr1 s98",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:14.10-14.81|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:194.8-194.11"
          }
        },
        "m1[2]": {
          "hide_name": 0,
          "bits": [ 3877940 ] ,
          "attributes": {
            "ROUTING": "R12C29_N25;R12C29_Q5_N250;1;R12C29_B6;R12C29_N250_B6;1;R12C28_SEL1;R12C28_X02_SEL1;1;R13C29_S24;R13C29_S101_S240;1;R14C29_X03;R14C29_S241_X03;1;R14C29_A0;R14C29_X03_A0;1;R12C29_A5;R12C29_Q5_A5;1;R12C29_W21;R12C29_S100_W210;1;R12C28_X02;R12C28_W211_X02;1;R13C29_B7;R13C29_E240_B7;1;R12C29_Q5;;1;R12C29_S10;R12C29_Q5_S100;1;R13C29_E24;R13C29_S101_E240;1;R13C30_C7;R13C30_E241_C7;1",
            "hdlname": "tmr1 s95",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:14.10-14.81|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:191.8-191.11"
          }
        },
        "m1[1]": {
          "hide_name": 0,
          "bits": [ 3877932 ] ,
          "attributes": {
            "ROUTING": "R13C30_X02;R13C30_E231_X02;1;R13C30_A0;R13C30_X02_A0;1;R12C29_SEL0;R12C29_X06_SEL0;1;R12C28_SEL0;R12C28_X06_SEL0;1;R12C29_W23;R12C29_Q3_W230;1;R12C28_X06;R12C28_W231_X06;1;R12C28_SEL2;R12C28_X06_SEL2;1;R12C29_X02;R12C29_Q3_X02;1;R12C29_A3;R12C29_X02_A3;1;R12C29_X06;R12C29_Q3_X06;1;R12C29_C6;R12C29_X06_C6;1;R12C29_S23;R12C29_Q3_S230;1;R13C29_A7;R13C29_S231_A7;1;R12C29_Q3;;1;R12C29_S13;R12C29_Q3_S130;1;R13C29_E23;R13C29_S131_E230;1;R13C30_B7;R13C30_E231_B7;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "tmr1 s92",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:14.10-14.81|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:188.8-188.11"
          }
        },
        "m1[0]": {
          "hide_name": 0,
          "bits": [ 3877924 ] ,
          "attributes": {
            "ROUTING": "R12C29_C1;R12C29_W101_C1;1;R12C28_C1;R12C28_X04_C1;1;R12C30_W10;R12C30_Q3_W100;1;R12C29_C0;R12C29_W101_C0;1;R12C30_S23;R12C30_Q3_S230;1;R14C30_X02;R14C30_S232_X02;1;R14C30_A0;R14C30_X02_A0;1;R12C30_A7;R12C30_X06_A7;1;R12C29_W25;R12C29_W111_W250;1;R12C28_X04;R12C28_W251_X04;1;R12C28_C2;R12C28_X04_C2;1;R12C29_A6;R12C29_S210_A6;1;R12C29_S21;R12C29_W111_S210;1;R12C30_N23;R12C30_Q3_N230;1;R11C30_X02;R11C30_N231_X02;1;R11C30_SEL3;R11C30_X02_SEL3;1;R12C30_EW10;R12C30_Q3_EW10;1;R12C30_X06;R12C30_Q3_X06;1;R12C30_D3;R12C30_X06_D3;1;R12C30_S10;R12C30_Q3_S100;1;R13C30_A7;R13C30_S101_A7;1;R12C30_Q3;;1;R12C30_SN20;R12C30_Q3_SN20;1;R13C30_W26;R13C30_S121_W260;1;R13C29_C7;R13C29_W261_C7;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "tmr1 s89",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:14.10-14.81|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:185.8-185.11"
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.D_LUT3_F_I0_LUT2_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 3877922 ] ,
          "attributes": {
            "ROUTING": "R13C30_B2;R13C30_X04_B2;1;R13C30_E27;R13C30_F7_E270;1;R13C31_A5;R13C31_E271_A5;1;R13C30_X04;R13C30_F7_X04;1;R13C30_B3;R13C30_X04_B3;1;R13C30_F7;;1;R13C30_E10;R13C30_F7_E100;1;R13C31_D1;R13C31_E101_D1;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "s10[3]": {
          "hide_name": 0,
          "bits": [ 3877916 ] ,
          "attributes": {
            "ROUTING": "R13C31_W21;R13C31_S111_W210;1;R13C29_X02;R13C29_W212_X02;1;R13C29_A1;R13C29_X02_A1;1;R12C31_X07;R12C31_Q4_X07;1;R12C31_A4;R12C31_X07_A4;1;R12C31_X03;R12C31_Q4_X03;1;R12C31_D0;R12C31_X03_D0;1;R12C31_SN10;R12C31_Q4_SN10;1;R13C31_B2;R13C31_S111_B2;1;R12C31_Q4;;1;R12C31_EW10;R12C31_Q4_EW10;1;R12C30_S25;R12C30_W111_S250;1;R13C30_B6;R13C30_S251_B6;1",
            "hdlname": "tmr1 s73",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:14.10-14.81|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:169.8-169.11"
          }
        },
        "s10[2]": {
          "hide_name": 0,
          "bits": [ 3877909 ] ,
          "attributes": {
            "ROUTING": "R12C31_E22;R12C31_E121_E220;1;R12C32_D3;R12C32_E221_D3;1;R12C29_S26;R12C29_W121_S260;1;R14C29_X01;R14C29_S262_X01;1;R14C29_A1;R14C29_X01_A1;1;R12C30_X05;R12C30_Q0_X05;1;R12C30_B0;R12C30_X05_B0;1;R12C30_S13;R12C30_Q0_S130;1;R13C30_C6;R13C30_S131_C6;1;R12C31_S26;R12C31_E121_S260;1;R13C31_C2;R13C31_S261_C2;1;R12C30_Q0;;1;R12C30_EW20;R12C30_Q0_EW20;1;R12C31_C0;R12C31_E121_C0;1",
            "hdlname": "tmr1 s70",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:14.10-14.81|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:166.8-166.11"
          }
        },
        "s10[1]": {
          "hide_name": 0,
          "bits": [ 3877902 ] ,
          "attributes": {
            "ROUTING": "R13C30_B0;R13C30_W231_B0;1;R12C31_D7;R12C31_X02_D7;1;R13C31_W23;R13C31_S131_W230;1;R13C30_B1;R13C30_W231_B1;1;R12C31_X02;R12C31_Q3_X02;1;R12C31_A3;R12C31_X02_A3;1;R12C31_S10;R12C31_Q3_S100;1;R12C31_B0;R12C31_S100_B0;1;R12C31_S13;R12C31_Q3_S130;1;R13C31_A2;R13C31_S131_A2;1;R12C31_Q3;;1;R12C31_EW20;R12C31_Q3_EW20;1;R12C30_S26;R12C30_W121_S260;1;R13C30_D6;R13C30_S261_D6;1",
            "hdlname": "tmr1 s67",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:14.10-14.81|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:163.8-163.11"
          }
        },
        "s10[0]": {
          "hide_name": 0,
          "bits": [ 3877894 ] ,
          "attributes": {
            "ROUTING": "R13C32_N21;R13C32_W111_N210;1;R12C32_B2;R12C32_N211_B2;1;R13C32_N25;R13C32_W111_N250;1;R12C32_X06;R12C32_N251_X06;1;R12C32_SEL0;R12C32_X06_SEL0;1;R14C31_W25;R14C31_S251_W250;1;R14C30_A1;R14C30_W251_A1;1;R12C31_C7;R12C31_X08_C7;1;R13C31_S25;R13C31_W252_S250;1;R12C31_X08;R12C31_W272_X08;1;R13C33_EW10;R13C33_Q5_EW10;1;R13C33_S10;R13C33_Q5_S100;1;R13C33_D5;R13C33_S100_D5;1;R13C31_X08;R13C31_W252_X08;1;R13C31_D2;R13C31_X08_D2;1;R13C33_W25;R13C33_Q5_W250;1;R13C31_W25;R13C31_W252_W250;1;R13C30_A6;R13C30_W251_A6;1;R13C33_Q5;;1;R13C33_N13;R13C33_Q5_N130;1;R12C33_W27;R12C33_N131_W270;1;R12C31_A0;R12C31_W272_A0;1",
            "hdlname": "tmr1 s64",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:14.10-14.81|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:160.8-160.11"
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.D_LUT3_F_I0_LUT2_I1_F[4]": {
          "hide_name": 0,
          "bits": [ 3877892 ] ,
          "attributes": {
            "ROUTING": "R12C30_C7;R12C30_W101_C7;1;R12C30_X01;R12C30_W201_X01;1;R12C30_A0;R12C30_X01_A0;1;R13C31_SEL0;R13C31_X07_SEL0;1;R12C31_S20;R12C31_F0_S200;1;R13C31_X07;R13C31_S201_X07;1;R12C31_W10;R12C31_F0_W100;1;R12C30_S24;R12C30_W101_S240;1;R13C30_C3;R13C30_S241_C3;1;R12C31_W20;R12C31_F0_W200;1;R12C30_D6;R12C30_W201_D6;1;R12C31_F0;;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.D_LUT3_F_I0_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3877888 ] ,
          "attributes": {
            "ROUTING": "R13C31_N13;R13C31_F3_N130;1;R12C31_W23;R12C31_N131_W230;1;R12C30_B7;R12C30_W231_B7;1;R13C31_N23;R13C31_F3_N230;1;R12C31_A7;R12C31_N231_A7;1;R13C31_N10;R13C31_F3_N100;1;R12C31_W24;R12C31_N101_W240;1;R12C30_C6;R12C30_W241_C6;1;R13C31_B1;R13C31_F3_B1;1;R13C31_F3;;1;R13C31_E23;R13C31_F3_E230;1;R13C33_X06;R13C33_E232_X06;1;R13C33_C6;R13C33_X06_C6;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.D_LUT3_F_I0_LUT3_I0_I1_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3877885 ] ,
          "attributes": {
            "ROUTING": "R13C33_SN10;R13C33_F6_SN10;1;R12C33_W25;R12C33_N111_W250;1;R12C32_A2;R12C32_W251_A2;1;R13C33_X03;R13C33_F6_X03;1;R13C33_A0;R13C33_X03_A0;1;R13C33_C3;R13C33_F6_C3;1;R13C33_F6;;1;R13C33_X07;R13C33_F6_X07;1;R13C33_A5;R13C33_X07_A5;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.D_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3877884 ] ,
          "attributes": {
            "ROUTING": "R13C31_S13;R13C31_F7_S130;1;R13C31_B3;R13C31_S130_B3;1;R13C32_E25;R13C32_E111_E250;1;R13C33_A3;R13C33_E251_A3;1;R13C31_F7;;1;R13C31_EW10;R13C31_F7_EW10;1;R13C32_A7;R13C32_E111_A7;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.state_LUT2_I0_F_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878379 ] ,
          "attributes": {
            "ROUTING": "R15C40_OF2;;1;R15C40_I0MUX1;R15C40_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tmr1.DIG_D_FF_1bit_i17.state_LUT4_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 3877879 ] ,
          "attributes": {
            "ROUTING": "R12C30_N20;R12C30_N101_N200;1;R11C30_X07;R11C30_N201_X07;1;R11C30_A2;R11C30_X07_A2;1;R12C30_E20;R12C30_N101_E200;1;R12C32_X05;R12C32_E202_X05;1;R12C32_B1;R12C32_X05_B1;1;R13C30_N10;R13C30_F5_N100;1;R12C30_B4;R12C30_N101_B4;1;R13C32_X08;R13C32_E271_X08;1;R13C32_D3;R13C32_X08_D3;1;R13C30_F5;;1;R13C30_E13;R13C30_F5_E130;1;R13C31_E27;R13C31_E131_E270;1;R13C33_A7;R13C33_E272_A7;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.DIG_D_FF_1bit_i12.state_LUT3_I0_F_LUT3_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3877877 ] ,
          "attributes": {
            "ROUTING": "R13C30_OF0;;1;R13C30_S20;R13C30_OF0_S200;1;R14C30_E20;R14C30_S201_E200;1;R14C30_A2;R14C30_E200_A2;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.DIG_D_FF_1bit_i12.state_LUT3_I0_F_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3877875 ] ,
          "attributes": {
            "ROUTING": "R14C30_OF0;;1;R14C30_E10;R14C30_OF0_E100;1;R14C30_A4;R14C30_E100_A4;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.DIG_D_FF_1bit_i12.state_LUT3_I0_I2[2]": {
          "hide_name": 0,
          "bits": [ 3877873 ] ,
          "attributes": {
            "ROUTING": "R14C29_OF0;;1;R14C29_W10;R14C29_OF0_W100;1;R14C29_E23;R14C29_W100_E230;1;R14C29_C4;R14C29_E230_C4;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.DIG_D_FF_1bit_i12.state_DFFRE_Q_CE_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877869 ] ,
          "attributes": {
            "ROUTING": "R14C33_F1;;1;R14C33_I1MUX0;R14C33_F1_DUMMY_I1MUX0;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i12.state_DFFRE_Q_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877868 ] ,
          "attributes": {
            "ROUTING": "R14C33_F0;;1;R14C33_I0MUX0;R14C33_F0_DUMMY_I0MUX0;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I0_COUT[18]": {
          "hide_name": 0,
          "bits": [ 3878440 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.DIG_D_FF_1bit_i12.state_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3877862 ] ,
          "attributes": {
            "ROUTING": "R14C33_OF0;;1;R14C33_SN10;R14C33_OF0_SN10;1;R15C33_E21;R15C33_S111_E210;1;R15C34_N21;R15C34_E211_N210;1;R14C34_W21;R14C34_N211_W210;1;R14C33_CE2;R14C33_W211_CE2;1"
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I0_COUT[17]": {
          "hide_name": 0,
          "bits": [ 3878443 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.DIG_D_FF_1bit_i11.state_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3877855 ] ,
          "attributes": {
            "ROUTING": "R14C32_F6;;1;R14C32_X07;R14C32_F6_X07;1;R14C32_CE0;R14C32_X07_CE0;1"
          }
        },
        "tmr1.DIG_D_FF_1bit_i10.state_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3877852 ] ,
          "attributes": {
            "ROUTING": "R13C34_F7;;1;R13C34_N13;R13C34_F7_N130;1;R12C34_W27;R12C34_N131_W270;1;R12C33_S27;R12C33_W271_S270;1;R13C33_E27;R13C33_S271_E270;1;R13C34_CE2;R13C34_E271_CE2;1"
          }
        },
        "$PACKER_GND_NET": {
          "hide_name": 1,
          "bits": [ 3878542 ] ,
          "attributes": {
            "ROUTING": "R14C36_A5;R14C36_W210_A5;1;R14C37_A5;R14C37_W210_A5;1;R14C40_A1;R14C40_E210_A1;1;R14C39_A0;R14C39_E210_A0;1;R16C33_A0;R16C33_E210_A0;1;R14C37_A1;R14C37_E210_A1;1;R14C37_A2;R14C37_N271_A2;1;R14C38_A2;R14C38_N210_A2;1;R16C34_A2;R16C34_N210_A2;1;R16C34_A1;R16C34_E210_A1;1;R16C32_A4;R16C32_W210_A4;1;R14C39_A2;R14C39_N210_A2;1;R14C36_A2;R14C36_N210_A2;1;R16C33_A2;R16C33_E271_A2;1;R14C39_N21;R14C39_VSS_N210;1;R14C39_A3;R14C39_N210_A3;1;R16C34_W21;R16C34_VSS_W210;1;R16C34_A4;R16C34_W210_A4;1;R16C32_A2;R16C32_N210_A2;1;R14C39_A4;R14C39_W210_A4;1;R14C36_N21;R14C36_VSS_N210;1;R14C36_A3;R14C36_N210_A3;1;R16C33_A4;R16C33_W210_A4;1;R14C37_W21;R14C37_VSS_W210;1;R14C37_A4;R14C37_W210_A4;1;R16C32_E27;R16C32_VSS_E270;1;R16C33_A3;R16C33_E271_A3;1;R16C33_W21;R16C33_VSS_W210;1;R16C33_A5;R16C33_W210_A5;1;R14C39_E21;R14C39_VSS_E210;1;R14C39_A1;R14C39_E210_A1;1;R14C38_A5;R14C38_S211_A5;1;R14C40_E21;R14C40_VSS_E210;1;R14C40_A0;R14C40_E210_A0;1;R14C37_E21;R14C37_VSS_E210;1;R14C37_A0;R14C37_E210_A0;1;R16C32_N21;R16C32_VSS_N210;1;R16C32_A3;R16C32_N210_A3;1;R14C38_A1;R14C38_E210_A1;1;R14C38_E21;R14C38_VSS_E210;1;R14C38_A0;R14C38_E210_A0;1;R13C38_S21;R13C38_VSS_S210;1;R14C38_A4;R14C38_S211_A4;1;R16C34_E21;R16C34_VSS_E210;1;R16C34_A0;R16C34_E210_A0;1;R16C33_E21;R16C33_VSS_E210;1;R16C33_A1;R16C33_E210_A1;1;R15C37_N27;R15C37_VSS_N270;1;R14C37_A3;R14C37_N271_A3;1;R16C34_N21;R16C34_VSS_N210;1;R16C34_A3;R16C34_N210_A3;1;R14C36_W21;R14C36_VSS_W210;1;R14C36_A4;R14C36_W210_A4;1;R14C38_N21;R14C38_VSS_N210;1;R14C38_A3;R14C38_N210_A3;1;R14C39_W21;R14C39_VSS_W210;1;R14C39_A5;R14C39_W210_A5;1;VSS;;1;R16C32_W21;R16C32_VSS_W210;1;R16C32_A5;R16C32_W210_A5;1"
          }
        },
        "tmr1.DIG_D_FF_1bit_i13.D_LUT3_F_I0_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3877823 ] ,
          "attributes": {
            "ROUTING": "R12C33_X02;R12C33_N231_X02;1;R12C33_A2;R12C33_X02_A2;1;R13C33_N23;R13C33_E131_N230;1;R12C33_A6;R12C33_N231_A6;1;R13C32_E13;R13C32_F7_E130;1;R13C33_E23;R13C33_E131_E230;1;R13C34_B0;R13C34_E231_B0;1;R13C32_E27;R13C32_F7_E270;1;R13C34_A3;R13C34_E272_A3;1;R13C32_F7;;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.s38": {
          "hide_name": 0,
          "bits": [ 3877821 ] ,
          "attributes": {
            "ROUTING": "R13C34_OF0;;1;R13C34_E10;R13C34_OF0_E100;1;R13C34_A5;R13C34_E100_A5;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:14.10-14.81|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:134.8-134.11",
            "hdlname": "tmr1 s38"
          }
        },
        "tmr1.DIG_D_FF_1bit_i10.D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877818 ] ,
          "attributes": {
            "ROUTING": "R13C34_F1;;1;R13C34_I1MUX0;R13C34_F1_DUMMY_I1MUX0;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i10.D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877817 ] ,
          "attributes": {
            "ROUTING": "R13C34_F0;;1;R13C34_I0MUX0;R13C34_F0_DUMMY_I0MUX0;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "s1[3]": {
          "hide_name": 0,
          "bits": [ 3877807 ] ,
          "attributes": {
            "ROUTING": "R13C30_S22;R13C30_W222_S220;1;R14C30_X07;R14C30_S221_X07;1;R14C30_B6;R14C30_X07_B6;1;R12C33_A7;R12C33_N121_A7;1;R12C33_E22;R12C33_N121_E220;1;R12C33_C6;R12C33_E220_C6;1;R13C33_B3;R13C33_Q3_B3;1;R13C33_SN20;R13C33_Q3_SN20;1;R14C33_D2;R14C33_S121_D2;1;R13C31_D7;R13C31_W221_D7;1;R13C33_Q3;;1;R13C33_EW20;R13C33_Q3_EW20;1;R13C32_W22;R13C32_W121_W220;1;R13C30_D5;R13C30_W222_D5;1",
            "hdlname": "tmr1 s48",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:14.10-14.81|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:144.8-144.11"
          }
        },
        "s1[1]": {
          "hide_name": 0,
          "bits": [ 3877797 ] ,
          "attributes": {
            "ROUTING": "R14C32_E13;R14C32_Q0_E130;1;R14C32_E26;R14C32_E130_E260;1;R14C33_SEL0;R14C33_E261_SEL0;1;R12C33_SEL6;R12C33_X07_SEL6;1;R12C33_SEL0;R12C33_X07_SEL0;1;R12C33_SEL2;R12C33_X07_SEL2;1;R14C33_N22;R14C33_E121_N220;1;R12C33_X07;R12C33_N222_X07;1;R12C33_SEL4;R12C33_X07_SEL4;1;R14C30_X01;R14C30_W202_X01;1;R14C30_B2;R14C30_X01_B2;1;R14C32_X01;R14C32_Q0_X01;1;R14C32_A0;R14C32_X01_A0;1;R14C32_EW20;R14C32_Q0_EW20;1;R14C33_C2;R14C33_E121_C2;1;R14C32_N13;R14C32_Q0_N130;1;R13C32_W23;R13C32_N131_W230;1;R13C31_B7;R13C31_W231_B7;1;R14C32_Q0;;1;R14C32_W20;R14C32_Q0_W200;1;R14C30_N20;R14C30_W202_N200;1;R13C30_X07;R13C30_N201_X07;1;R13C30_A5;R13C30_X07_A5;1",
            "hdlname": "tmr1 s42",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:14.10-14.81|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:138.8-138.11"
          }
        },
        "s1[2]": {
          "hide_name": 0,
          "bits": [ 3877788 ] ,
          "attributes": {
            "ROUTING": "R14C30_W20;R14C30_W252_W200;1;R14C29_S20;R14C29_W201_S200;1;R14C29_A4;R14C29_S200_A4;1;R14C33_N24;R14C33_Q4_N240;1;R12C33_SEL3;R12C33_N242_SEL3;1;R14C33_X07;R14C33_Q4_X07;1;R14C33_A4;R14C33_X07_A4;1;R14C33_X03;R14C33_Q4_X03;1;R14C33_B2;R14C33_X03_B2;1;R14C31_N25;R14C31_W251_N250;1;R13C31_X06;R13C31_N251_X06;1;R13C31_C7;R13C31_X06_C7;1;R14C33_Q4;;1;R14C33_EW10;R14C33_Q4_EW10;1;R14C32_W25;R14C32_W111_W250;1;R14C30_N25;R14C30_W252_N250;1;R13C30_B5;R13C30_N251_B5;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "tmr1 s45",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:14.10-14.81|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:141.8-141.11"
          }
        },
        "s1[0]": {
          "hide_name": 0,
          "bits": [ 3877778 ] ,
          "attributes": {
            "ROUTING": "R12C33_SEL1;R12C33_X04_SEL1;1;R13C34_X08;R13C34_Q5_X08;1;R13C34_SEL0;R13C34_X08_SEL0;1;R14C33_X06;R14C33_S251_X06;1;R14C33_D0;R14C33_X06_D0;1;R14C33_X04;R14C33_S251_X04;1;R14C33_C1;R14C33_X04_C1;1;R13C30_S25;R13C30_W252_S250;1;R14C30_B4;R14C30_S251_B4;1;R14C32_X04;R14C32_W251_X04;1;R14C32_D6;R14C32_X04_D6;1;R14C33_W25;R14C33_S251_W250;1;R12C33_X04;R12C33_N251_X04;1;R13C33_N25;R13C33_W111_N250;1;R12C33_SEL5;R12C33_X04_SEL5;1;R13C34_EW10;R13C34_Q5_EW10;1;R13C33_S25;R13C33_W111_S250;1;R14C33_A2;R14C33_S251_A2;1;R13C32_W25;R13C32_W252_W250;1;R13C31_A7;R13C31_W251_A7;1;R13C34_Q5;;1;R13C34_W25;R13C34_Q5_W250;1;R13C32_W20;R13C32_W252_W200;1;R13C30_X05;R13C30_W202_X05;1;R13C30_C5;R13C30_X05_C5;1",
            "hdlname": "tmr1 s39",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:14.10-14.81|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:135.8-135.11"
          }
        },
        "tmr1.DIG_D_FF_1bit_i1.D_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 3877776 ] ,
          "attributes": {
            "ROUTING": "R14C34_N20;R14C34_E101_N200;1;R13C34_X07;R13C34_N201_X07;1;R13C34_B7;R13C34_X07_B7;1;R14C33_B1;R14C33_X05_B1;1;R14C33_X05;R14C33_F2_X05;1;R14C33_LSR2;R14C33_X05_LSR2;1;R14C32_C6;R14C32_X05_C6;1;R14C33_X01;R14C33_F2_X01;1;R14C33_C0;R14C33_X01_C0;1;R14C33_W22;R14C33_F2_W220;1;R14C32_X05;R14C32_W221_X05;1;R14C32_LSR0;R14C32_X05_LSR0;1;R14C33_F2;;1;R14C33_E10;R14C33_F2_E100;1;R14C34_N24;R14C34_E101_N240;1;R13C34_C0;R13C34_N241_C0;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.s5": {
          "hide_name": 0,
          "bits": [ 3877773 ] ,
          "attributes": {
            "ROUTING": "R14C34_N10;R14C34_F3_N100;1;R14C34_A1;R14C34_N100_A1;1;R14C34_F3;;1;R14C34_SN20;R14C34_F3_SN20;1;R13C34_C2;R13C34_N121_C2;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:14.10-14.81|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:102.8-102.10",
            "hdlname": "tmr1 s5"
          }
        },
        "tmr1.s33": {
          "hide_name": 0,
          "bits": [ 3877772 ] ,
          "attributes": {
            "ROUTING": "R12C33_W23;R12C33_W222_W230;1;R12C31_B7;R12C31_W232_B7;1;R12C35_W22;R12C35_N121_W220;1;R12C33_X01;R12C33_W222_X01;1;R12C33_B2;R12C33_X01_B2;1;R14C33_W27;R14C33_S271_W270;1;R14C32_A6;R14C32_W271_A6;1;R13C33_S27;R13C33_W272_S270;1;R14C33_A0;R14C33_S271_A0;1;R13C34_A7;R13C34_W131_A7;1;R11C30_X04;R11C30_N272_X04;1;R11C30_B2;R11C30_X04_B2;1;R13C32_N27;R13C32_W271_N270;1;R12C32_X04;R12C32_N271_X04;1;R12C32_C1;R12C32_X04_C1;1;R12C30_X04;R12C30_N271_X04;1;R12C30_D7;R12C30_X04_D7;1;R13C33_N27;R13C33_W272_N270;1;R12C33_B6;R12C33_N271_B6;1;R13C33_B6;R13C33_X08_B6;1;R13C33_B7;R13C33_X08_B7;1;R13C35_W13;R13C35_OF7_W130;1;R13C34_A0;R13C34_W131_A0;1;R13C34_X04;R13C34_W271_X04;1;R13C34_B2;R13C34_X04_B2;1;R12C35_A5;R12C35_N121_A5;1;R13C35_SN20;R13C35_OF7_SN20;1;R13C33_X08;R13C33_W272_X08;1;R13C32_A3;R13C32_W271_A3;1;R13C31_X04;R13C31_W272_X04;1;R13C31_C1;R13C31_X04_C1;1;R13C33_W27;R13C33_W272_W270;1;R13C31_W27;R13C31_W272_W270;1;R13C30_N27;R13C30_W271_N270;1;R12C30_B6;R12C30_N271_B6;1;R13C35_OF7;;1;R13C35_W27;R13C35_OF7_W270;1;R13C33_W22;R13C33_W272_W220;1;R13C31_W22;R13C31_W222_W220;1;R13C30_N22;R13C30_W221_N220;1;R12C30_C4;R12C30_N221_C4;1",
            "hdlname": "tmr1 s33",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:14.10-14.81|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:129.8-129.11",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.s139": {
          "hide_name": 0,
          "bits": [ 3877763 ] ,
          "attributes": {
            "ROUTING": "R13C32_SEL2;R13C32_X06_SEL2;1;R13C32_SEL0;R13C32_X06_SEL0;1;R13C31_N20;R13C31_W202_N200;1;R11C31_W20;R11C31_N202_W200;1;R11C30_D2;R11C30_W201_D2;1;R12C32_X07;R12C32_N201_X07;1;R12C32_A3;R12C32_X07_A3;1;R13C32_N20;R13C32_W201_N200;1;R12C32_X01;R12C32_N201_X01;1;R12C32_A1;R12C32_X01_A1;1;R13C33_W20;R13C33_W101_W200;1;R13C31_X05;R13C31_W202_X05;1;R13C31_A3;R13C31_X05_A3;1;R13C34_W10;R13C34_Q3_W100;1;R13C33_C7;R13C33_W101_C7;1;R13C32_X06;R13C32_W232_X06;1;R13C32_C7;R13C32_X06_C7;1;R13C34_X02;R13C34_Q3_X02;1;R13C34_A2;R13C34_X02_A2;1;R13C34_Q3;;1;R13C34_W23;R13C34_Q3_W230;1;R13C32_W26;R13C32_W232_W260;1;R13C30_N26;R13C30_W262_N260;1;R12C30_D4;R12C30_N261_D4;1",
            "hdlname": "tmr1 s139",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:14.10-14.81|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:235.8-235.12",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.DIG_D_FF_1bit_i1.D_LUT3_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 3877757 ] ,
          "attributes": {
            "ROUTING": "R13C34_X05;R13C34_F2_X05;1;R13C34_C7;R13C34_X05_C7;1;R14C33_X02;R14C33_W231_X02;1;R14C33_A1;R14C33_X02_A1;1;R12C33_X03;R12C33_W241_X03;1;R12C33_A1;R12C33_X03_A1;1;R14C33_B0;R14C33_W231_B0;1;R13C34_S13;R13C34_F2_S130;1;R14C34_W23;R14C34_S131_W230;1;R14C32_B6;R14C32_W232_B6;1;R12C34_W20;R12C34_N101_W200;1;R12C33_D6;R12C33_W201_D6;1;R13C34_N10;R13C34_F2_N100;1;R12C34_W24;R12C34_N101_W240;1;R12C33_C2;R12C33_W241_C2;1;R13C34_F2;;1;R13C34_D0;R13C34_F2_D0;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.s3": {
          "hide_name": 0,
          "bits": [ 3877753 ] ,
          "attributes": {
            "ROUTING": "R14C34_S13;R14C34_Q5_S130;1;R14C34_B3;R14C34_S130_B3;1;R14C34_Q5;;1;R14C34_X08;R14C34_Q5_X08;1;R14C34_C5;R14C34_X08_C5;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:14.10-14.81|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:100.8-100.10",
            "hdlname": "tmr1 s3"
          }
        },
        "tmr1.s6": {
          "hide_name": 0,
          "bits": [ 3877750 ] ,
          "attributes": {
            "ROUTING": "R14C34_W10;R14C34_Q1_W100;1;R14C34_B5;R14C34_W100_B5;1;R14C34_Q1;;1;R14C34_X02;R14C34_Q1_X02;1;R14C34_A3;R14C34_X02_A3;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:14.10-14.81|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:103.8-103.10",
            "hdlname": "tmr1 s6"
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878368 ] ,
          "attributes": {
            "ROUTING": "R13C35_F1;;1;R13C35_I1MUX0;R13C35_F1_DUMMY_I1MUX0;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I0_COUT[15]": {
          "hide_name": 0,
          "bits": [ 3878449 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I0_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3878452 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I0_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3878455 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I0_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3878458 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I0_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3878461 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I0_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3878464 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I0_1_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3878468 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "15",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:45.17-45.32|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I0_1_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3878470 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "15",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:45.17-45.32|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I0_1_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3878473 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "15",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:45.17-45.32|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "seven_OBUF_O_7_I": {
          "hide_name": 0,
          "bits": [ 3877726 ] ,
          "attributes": {
            "ROUTING": "R27C35_F1;;1;R27C35_E21;R27C35_F1_E210;1;R27C37_E24;R27C37_E212_E240;1;R27C39_E24;R27C39_E242_E240;1;R27C41_S24;R27C41_E242_S240;1;R29C41_X03;R29C41_S242_X03;1;R29C41_D1;R29C41_X03_D1;1"
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I0_1_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3878476 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "15",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:45.17-45.32|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "seven_OBUF_O_6_I": {
          "hide_name": 0,
          "bits": [ 3877722 ] ,
          "attributes": {
            "ROUTING": "R27C29_F6;;1;R27C29_S26;R27C29_F6_S260;1;R29C29_X01;R29C29_S262_X01;1;R29C29_A0;R29C29_X01_A0;1"
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I0_1_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3878479 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "15",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:45.17-45.32|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "seven_OBUF_O_5_I": {
          "hide_name": 0,
          "bits": [ 3877718 ] ,
          "attributes": {
            "ROUTING": "R27C23_F5;;1;R27C23_S25;R27C23_F5_S250;1;R29C23_X06;R29C23_S252_X06;1;R29C23_D1;R29C23_X06_D1;1"
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I0_1_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3878482 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "15",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:45.17-45.32|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "seven_OBUF_O_4_I": {
          "hide_name": 0,
          "bits": [ 3877714 ] ,
          "attributes": {
            "ROUTING": "R27C17_F2;;1;R27C17_W22;R27C17_F2_W220;1;R27C15_W22;R27C15_W222_W220;1;R27C13_S22;R27C13_W222_S220;1;R29C13_D1;R29C13_S222_D1;1"
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I0_1_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3878485 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "15",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:45.17-45.32|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "seven_OBUF_O_3_I": {
          "hide_name": 0,
          "bits": [ 3877710 ] ,
          "attributes": {
            "ROUTING": "R27C17_F6;;1;R27C17_W26;R27C17_F6_W260;1;R27C15_W27;R27C15_W262_W270;1;R27C13_S27;R27C13_W272_S270;1;R29C13_A0;R29C13_S272_A0;1"
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I0_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3878488 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "seven_OBUF_O_2_I": {
          "hide_name": 0,
          "bits": [ 3877706 ] ,
          "attributes": {
            "ROUTING": "R27C35_F2;;1;R27C35_E22;R27C35_F2_E220;1;R27C37_S22;R27C37_E222_S220;1;R29C37_E22;R29C37_S222_E220;1;R29C39_E23;R29C39_E222_E230;1;R29C41_X02;R29C41_E232_X02;1;R29C41_A0;R29C41_X02_A0;1"
          }
        },
        "tmr1.DIG_D_FF_1bit_i12.state_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3877704 ] ,
          "attributes": {
            "ROUTING": "R18C29_S20;R18C29_S252_S200;1;R20C29_S20;R20C29_S202_S200;1;R22C29_S21;R22C29_S202_S210;1;R24C29_S81;R24C29_S212_S810;1;R27C29_E22;R27C29_N818_E220;1;R27C29_C6;R27C29_E220_C6;1;R16C32_S24;R16C32_E241_S240;1;R18C32_S25;R18C32_S242_S250;1;R20C32_S20;R20C32_S252_S200;1;R22C32_S20;R22C32_S202_S200;1;R24C32_S80;R24C32_S202_S800;1;R27C32_E20;R27C32_N808_E200;1;R27C33_D5;R27C33_E201_D5;1;R18C23_S21;R18C23_W212_S210;1;R20C23_S21;R20C23_S212_S210;1;R22C23_S21;R22C23_S212_S210;1;R24C23_S81;R24C23_S212_S810;1;R27C23_N10;R27C23_N818_N100;1;R27C23_C5;R27C23_N100_C5;1;R26C17_S21;R26C17_S202_S210;1;R27C17_B2;R27C17_S211_B2;1;R16C29_S25;R16C29_S242_S250;1;R18C29_W25;R18C29_S252_W250;1;R18C27_W20;R18C27_W252_W200;1;R18C25_W21;R18C25_W202_W210;1;R18C23_W24;R18C23_W212_W240;1;R18C21_W25;R18C21_W242_W250;1;R18C19_W25;R18C19_W252_W250;1;R18C17_S25;R18C17_W252_S250;1;R20C17_S25;R20C17_S252_S250;1;R22C17_S20;R22C17_S252_S200;1;R24C17_S20;R24C17_S202_S200;1;R26C17_S20;R26C17_S202_S200;1;R27C17_C6;R27C17_S201_C6;1;R26C35_S21;R26C35_S212_S210;1;R27C35_B1;R27C35_S211_B1;1;R14C29_F4;;1;R14C29_S24;R14C29_F4_S240;1;R16C29_E24;R16C29_S242_E240;1;R16C31_E24;R16C31_E242_E240;1;R16C33_E25;R16C33_E242_E250;1;R16C35_S25;R16C35_E252_S250;1;R18C35_S20;R18C35_S252_S200;1;R20C35_S21;R20C35_S202_S210;1;R22C35_S21;R22C35_S212_S210;1;R24C35_S21;R24C35_S212_S210;1;R26C35_S24;R26C35_S212_S240;1;R27C35_C2;R27C35_S241_C2;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.DIG_D_FF_1bit_i12.state_LUT3_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3877703 ] ,
          "attributes": {
            "ROUTING": "R22C23_S23;R22C23_W231_S230;1;R24C23_S26;R24C23_S232_S260;1;R26C23_S26;R26C23_S262_S260;1;R27C23_D5;R27C23_S261_D5;1;R18C29_S27;R18C29_W271_S270;1;R20C29_S27;R20C29_S272_S270;1;R22C29_S27;R22C29_S272_S270;1;R24C29_S27;R24C29_S272_S270;1;R26C29_S27;R26C29_S272_S270;1;R27C29_B6;R27C29_S271_B6;1;R27C17_B6;R27C17_S271_B6;1;R14C30_S26;R14C30_F6_S260;1;R16C30_S27;R16C30_S262_S270;1;R18C30_W27;R18C30_S272_W270;1;R18C28_S27;R18C28_W272_S270;1;R20C28_S22;R20C28_S272_S220;1;R22C28_W22;R22C28_S222_W220;1;R22C26_W22;R22C26_W222_W220;1;R22C24_W23;R22C24_W222_W230;1;R22C22_W23;R22C22_W232_W230;1;R22C20_S23;R22C20_W232_S230;1;R24C20_W23;R24C20_S232_W230;1;R24C18_W26;R24C18_W232_W260;1;R24C17_S26;R24C17_W261_S260;1;R26C17_S27;R26C17_S262_S270;1;R27C17_A2;R27C17_S271_A2;1;R27C35_X03;R27C35_E241_X03;1;R27C35_D2;R27C35_X03_D2;1;R27C34_E24;R27C34_E242_E240;1;R27C35_C1;R27C35_E241_C1;1;R14C30_F6;;1;R14C30_E26;R14C30_F6_E260;1;R14C32_S26;R14C32_E262_S260;1;R16C32_S26;R16C32_S262_S260;1;R18C32_S26;R18C32_S262_S260;1;R20C32_S27;R20C32_S262_S270;1;R22C32_S27;R22C32_S272_S270;1;R24C32_S82;R24C32_S272_S820;1;R27C32_E24;R27C32_N828_E240;1;R27C33_C5;R27C33_E241_C5;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.DIG_D_FF_1bit_i12.state_LUT3_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3877702 ] ,
          "attributes": {
            "ROUTING": "R27C35_X06;R27C35_E231_X06;1;R27C35_D1;R27C35_X06_D1;1;R27C34_E23;R27C34_E232_E230;1;R27C35_B2;R27C35_E231_B2;1;R26C30_W23;R26C30_S232_W230;1;R26C28_W26;R26C28_W232_W260;1;R26C26_W27;R26C26_W262_W270;1;R26C24_W27;R26C24_W272_W270;1;R26C22_W27;R26C22_W272_W270;1;R26C20_W22;R26C20_W272_W220;1;R26C18_S22;R26C18_W222_S220;1;R27C18_W22;R27C18_S221_W220;1;R27C17_D6;R27C17_W221_D6;1;R20C30_S23;R20C30_S222_S230;1;R22C30_S23;R22C30_S232_S230;1;R24C30_S23;R24C30_S232_S230;1;R26C30_E23;R26C30_S232_E230;1;R26C32_S23;R26C32_E232_S230;1;R27C32_E23;R27C32_S231_E230;1;R27C33_B5;R27C33_E231_B5;1;R27C22_W25;R27C22_W252_W250;1;R27C20_W20;R27C20_W252_W200;1;R27C18_W21;R27C18_W202_W210;1;R27C17_X02;R27C17_W211_X02;1;R27C17_C2;R27C17_X02_C2;1;R20C29_S22;R20C29_W221_S220;1;R22C29_S22;R22C29_S222_S220;1;R24C29_S22;R24C29_S222_S220;1;R26C29_S23;R26C29_S222_S230;1;R27C29_A6;R27C29_S231_A6;1;R14C30_F2;;1;R14C30_S22;R14C30_F2_S220;1;R16C30_S22;R16C30_S222_S220;1;R18C30_S22;R18C30_S222_S220;1;R20C30_W22;R20C30_S222_W220;1;R20C28_W23;R20C28_W222_W230;1;R20C26_W23;R20C26_W232_W230;1;R20C24_S23;R20C24_W232_S230;1;R22C24_S26;R22C24_S232_S260;1;R24C24_S83;R24C24_S262_S830;1;R27C24_W25;R27C24_N838_W250;1;R27C23_A5;R27C23_W251_A5;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.DIG_D_FF_1bit_i12.state_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3877701 ] ,
          "attributes": {
            "ROUTING": "R27C23_B5;R27C23_W211_B5;1;R27C35_A1;R27C35_X02_A1;1;R27C18_W20;R27C18_W252_W200;1;R27C17_D2;R27C17_W201_D2;1;R27C34_E21;R27C34_E212_E210;1;R27C35_X02;R27C35_E211_X02;1;R27C35_A2;R27C35_X02_A2;1;R27C28_W21;R27C28_W202_W210;1;R27C26_W21;R27C26_W212_W210;1;R27C24_W21;R27C24_W212_W210;1;R27C22_W24;R27C22_W212_W240;1;R27C20_W25;R27C20_W242_W250;1;R27C18_W25;R27C18_W252_W250;1;R27C17_A6;R27C17_W251_A6;1;R27C30_E20;R27C30_N808_E200;1;R27C32_E21;R27C32_E202_E210;1;R27C33_X06;R27C33_E211_X06;1;R27C33_A5;R27C33_X06_A5;1;R14C30_F4;;1;R14C30_S24;R14C30_F4_S240;1;R16C30_S24;R16C30_S242_S240;1;R18C30_S24;R18C30_S242_S240;1;R20C30_S25;R20C30_S242_S250;1;R22C30_S20;R22C30_S252_S200;1;R24C30_S80;R24C30_S202_S800;1;R27C30_W20;R27C30_N808_W200;1;R27C29_D6;R27C29_W201_D6;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I0_1_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3878491 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "15",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:45.17-45.32|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "seven_OBUF_O_1_I": {
          "hide_name": 0,
          "bits": [ 3877698 ] ,
          "attributes": {
            "ROUTING": "R27C33_F5;;1;R27C33_S25;R27C33_F5_S250;1;R29C33_X06;R29C33_S252_X06;1;R29C33_D1;R29C33_X06_D1;1"
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I0_1_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3878494 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "15",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:45.17-45.32|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "segment_OBUF_O_3_I[0]": {
          "hide_name": 0,
          "bits": [ 3877693 ] ,
          "attributes": {
            "ROUTING": "R13C29_OF0;;1;R13C29_SN10;R13C29_OF0_SN10;1;R14C29_E25;R14C29_S111_E250;1;R14C30_A6;R14C30_E251_A6;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.DIG_D_FF_1bit_i25.state_LUT3_I1_F": {
          "hide_name": 0,
          "bits": [ 3877692 ] ,
          "attributes": {
            "ROUTING": "R13C29_F1;;1;R13C29_I1MUX0;R13C29_F1_DUMMY_I1MUX0;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tmr1.DIG_D_FF_1bit_i21.state_LUT1_I0_F": {
          "hide_name": 0,
          "bits": [ 3877691 ] ,
          "attributes": {
            "ROUTING": "R13C29_F0;;1;R13C29_I0MUX0;R13C29_F0_DUMMY_I0MUX0;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I0_1_COUT[15]": {
          "hide_name": 0,
          "bits": [ 3878498 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "15",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:45.17-45.32|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "segment_OBUF_O_3_I[2]": {
          "hide_name": 0,
          "bits": [ 3877685 ] ,
          "attributes": {
            "ROUTING": "R15C30_N23;R15C30_N222_N230;1;R14C30_W23;R14C30_N231_W230;1;R14C29_B4;R14C29_W231_B4;1;R25C30_W26;R25C30_F6_W260;1;R25C28_W27;R25C28_W262_W270;1;R25C26_W22;R25C26_W272_W220;1;R25C24_W23;R25C24_W222_W230;1;R25C22_S23;R25C22_W232_S230;1;R27C22_W23;R27C22_S232_W230;1;R27C20_W26;R27C20_W232_W260;1;R27C18_S26;R27C18_W262_S260;1;R29C18_W26;R29C18_S262_W260;1;R29C16_W26;R29C16_W262_W260;1;R29C14_W27;R29C14_W262_W270;1;R29C12_W27;R29C12_W272_W270;1;R29C10_W27;R29C10_W272_W270;1;R29C8_A0;R29C8_W272_A0;1;R14C30_C4;R14C30_N221_C4;1;R17C30_N22;R17C30_N222_N220;1;R15C30_N22;R15C30_N222_N220;1;R14C30_C6;R14C30_N221_C6;1;R25C30_F6;;1;R25C30_N26;R25C30_F6_N260;1;R23C30_N27;R23C30_N262_N270;1;R21C30_N22;R21C30_N272_N220;1;R19C30_N22;R19C30_N222_N220;1;R17C30_N23;R17C30_N222_N230;1;R15C30_N26;R15C30_N232_N260;1;R14C30_C2;R14C30_N261_C2;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I3_33_COUT[15]": {
          "hide_name": 0,
          "bits": [ 3878499 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "15",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:45.17-45.32|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "segment_OBUF_O_2_I": {
          "hide_name": 0,
          "bits": [ 3877680 ] ,
          "attributes": {
            "ROUTING": "R27C11_F3;;1;R27C11_W23;R27C11_F3_W230;1;R27C9_S23;R27C9_W232_S230;1;R29C9_W23;R29C9_S232_W230;1;R29C8_X06;R29C8_W231_X06;1;R29C8_D1;R29C8_X06_D1;1"
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I0_1_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3878502 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "15",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:45.17-45.32|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "seven_OBUF_O_I": {
          "hide_name": 0,
          "bits": [ 3877677 ] ,
          "attributes": {
            "ROUTING": "R29C14_E23;R29C14_S232_E230;1;R29C16_E23;R29C16_E232_E230;1;R29C18_E26;R29C18_E232_E260;1;R29C20_E27;R29C20_E262_E270;1;R29C22_E27;R29C22_E272_E270;1;R29C23_A0;R29C23_E271_A0;1;R27C14_F3;;1;R27C14_S23;R27C14_F3_S230;1;R29C14_W23;R29C14_S232_W230;1;R29C12_W26;R29C12_W232_W260;1;R29C11_X03;R29C11_W261_X03;1;R29C11_A0;R29C11_X03_A0;1"
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I0_1_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3878505 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "15",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:45.17-45.32|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "segment_OBUF_O_I": {
          "hide_name": 0,
          "bits": [ 3877674 ] ,
          "attributes": {
            "ROUTING": "R27C11_F5;;1;R27C11_S25;R27C11_F5_S250;1;R29C11_X08;R29C11_S252_X08;1;R29C11_D1;R29C11_X08_D1;1"
          }
        },
        "segCounter_DFFE_Q_CE_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3877667 ] ,
          "attributes": {
            "ROUTING": "R17C33_F5;;1;R17C33_N13;R17C33_F5_N130;1;R16C33_D6;R16C33_N131_D6;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "segCounter_DFFE_Q_CE_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3877666 ] ,
          "attributes": {
            "ROUTING": "R16C34_F6;;1;R16C34_W10;R16C34_F6_W100;1;R16C33_C6;R16C33_W101_C6;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "segCounter_DFFE_Q_CE_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3877665 ] ,
          "attributes": {
            "ROUTING": "R16C32_F7;;1;R16C32_E13;R16C32_F7_E130;1;R16C33_B6;R16C33_E131_B6;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "segCounter_DFFE_Q_CE_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3877664 ] ,
          "attributes": {
            "ROUTING": "R16C33_F7;;1;R16C33_A6;R16C33_F7_A6;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "segCounter[0]": {
          "hide_name": 0,
          "bits": [ 3877661 ] ,
          "attributes": {
            "ROUTING": "R13C30_W27;R13C30_N272_W270;1;R13C29_X08;R13C29_W271_X08;1;R13C29_SEL0;R13C29_X08_SEL0;1;R27C14_W25;R27C14_S251_W250;1;R27C12_W25;R27C12_W252_W250;1;R27C11_X08;R27C11_W251_X08;1;R27C11_B5;R27C11_X08_B5;1;R16C30_W13;R16C30_Q5_W130;1;R16C29_N27;R16C29_W131_N270;1;R14C29_X06;R14C29_N272_X06;1;R14C29_SEL0;R14C29_X06_SEL0;1;R22C30_S21;R22C30_S202_S210;1;R24C30_S24;R24C30_S212_S240;1;R25C30_X05;R25C30_S241_X05;1;R25C30_B6;R25C30_X05_B6;1;R16C30_N13;R16C30_Q5_N130;1;R15C30_N27;R15C30_N131_N270;1;R13C30_X06;R13C30_N272_X06;1;R13C30_SEL0;R13C30_X06_SEL0;1;R14C30_X08;R14C30_N252_X08;1;R14C30_SEL0;R14C30_X08_SEL0;1;R16C14_S25;R16C14_W252_S250;1;R18C14_S20;R18C14_S252_S200;1;R20C14_S21;R20C14_S202_S210;1;R22C14_S21;R22C14_S212_S210;1;R24C14_S24;R24C14_S212_S240;1;R26C14_S25;R26C14_S242_S250;1;R27C14_A3;R27C14_S251_A3;1;R16C30_W25;R16C30_Q5_W250;1;R16C28_W20;R16C28_W252_W200;1;R16C26_W20;R16C26_W202_W200;1;R16C24_W21;R16C24_W202_W210;1;R16C22_W21;R16C22_W212_W210;1;R16C20_W24;R16C20_W212_W240;1;R16C18_W25;R16C18_W242_W250;1;R16C16_W25;R16C16_W252_W250;1;R16C14_W25;R16C14_W252_W250;1;R16C12_S25;R16C12_W252_S250;1;R18C12_S25;R18C12_S252_S250;1;R20C12_S20;R20C12_S252_S200;1;R22C12_S20;R22C12_S202_S200;1;R24C12_S80;R24C12_S202_S800;1;R27C12_W23;R27C12_N808_W230;1;R27C11_B3;R27C11_W231_B3;1;R16C30_N25;R16C30_Q5_N250;1;R18C30_S25;R18C30_S252_S250;1;R16C30_S25;R16C30_Q5_S250;1;R20C30_S20;R20C30_S252_S200;1;R16C30_A5;R16C30_Q5_A5;1;R16C30_Q5;;1;R16C30_X04;R16C30_Q5_X04;1;R16C30_B1;R16C30_X04_B1;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:18.12-18.22"
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878363 ] ,
          "attributes": {
            "ROUTING": "R13C35_F3;;1;R13C35_I1MUX2;R13C35_F3_DUMMY_I1MUX2;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "segCounter[1]": {
          "hide_name": 0,
          "bits": [ 3877657 ] ,
          "attributes": {
            "ROUTING": "R27C11_X02;R27C11_W211_X02;1;R27C11_A3;R27C11_X02_A3;1;R14C29_X02;R14C29_N212_X02;1;R14C29_C1;R14C29_X02_C1;1;R13C30_C0;R13C30_N241_C0;1;R27C14_W21;R27C14_S211_W210;1;R27C12_W21;R27C12_W212_W210;1;R27C11_X06;R27C11_W211_X06;1;R27C11_A5;R27C11_X06_A5;1;R14C29_N24;R14C29_N212_N240;1;R13C29_C1;R13C29_N241_C1;1;R16C30_EW10;R16C30_Q1_EW10;1;R16C29_N21;R16C29_W111_N210;1;R14C29_B0;R14C29_N212_B0;1;R26C30_W25;R26C30_S252_W250;1;R26C28_W25;R26C28_W252_W250;1;R26C26_W25;R26C26_W252_W250;1;R26C24_W20;R26C24_W252_W200;1;R26C22_W20;R26C22_W202_W200;1;R26C20_W20;R26C20_W202_W200;1;R26C18_W20;R26C18_W202_W200;1;R26C16_W21;R26C16_W202_W210;1;R26C14_S21;R26C14_W212_S210;1;R27C14_B3;R27C14_S211_B3;1;R16C30_S21;R16C30_Q1_S210;1;R18C30_S21;R18C30_S212_S210;1;R20C30_S24;R20C30_S212_S240;1;R22C30_S25;R22C30_S242_S250;1;R24C30_S25;R24C30_S252_S250;1;R25C30_X06;R25C30_S251_X06;1;R25C30_A6;R25C30_X06_A6;1;R14C30_N24;R14C30_N212_N240;1;R13C30_C1;R13C30_N241_C1;1;R16C30_N21;R16C30_Q1_N210;1;R14C30_X04;R14C30_N212_X04;1;R14C30_C1;R14C30_X04_C1;1;R16C30_Q1;;1;R16C30_X02;R16C30_Q1_X02;1;R16C30_A1;R16C30_X02_A1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:47.17-47.31|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "tmr1.DIG_D_FF_1bit_i9.D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878367 ] ,
          "attributes": {
            "ROUTING": "R13C35_F0;;1;R13C35_I0MUX0;R13C35_F0_DUMMY_I0MUX0;1",
            "src": "c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "segCounter_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3877654 ] ,
          "attributes": {
            "ROUTING": "R16C30_CE0;R16C30_X07_CE0;1;R16C33_F6;;1;R16C33_W26;R16C33_F6_W260;1;R16C31_W26;R16C31_W262_W260;1;R16C30_X07;R16C30_W261_X07;1;R16C30_CE2;R16C30_X07_CE2;1"
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I0_1_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3878508 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "15",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:45.17-45.32|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sw_IBUF_I_O[0]": {
          "hide_name": 0,
          "bits": [ 3877651 ] ,
          "attributes": {
            "ROUTING": "R14C34_X04;R14C34_W271_X04;1;R14C34_C3;R14C34_X04_C3;1;R1C37_E13;R1C37_F6_E130;1;R1C38_S27;R1C38_E131_S270;1;R3C38_S22;R3C38_S272_S220;1;R5C38_S23;R5C38_S222_S230;1;R7C38_S26;R7C38_S232_S260;1;R9C38_E26;R9C38_S262_E260;1;R9C40_S26;R9C40_E262_S260;1;R11C40_E26;R11C40_S262_E260;1;R11C42_E26;R11C42_E262_E260;1;R11C44_E27;R11C44_E262_E270;1;R11C46_S27;R11C46_E272_S270;1;R13C46_S27;R13C46_S272_S270;1;R15C46_S22;R15C46_S272_S220;1;R17C46_E22;R17C46_S222_E220;1;R17C47_D1;R17C47_E221_D1;1;R1C37_F6;;1;R1C37_W26;R1C37_F6_W260;1;R1C35_S26;R1C35_W262_S260;1;R3C35_S27;R3C35_S262_S270;1;R5C35_S27;R5C35_S272_S270;1;R7C35_S27;R7C35_S272_S270;1;R9C35_S27;R9C35_S272_S270;1;R11C35_S27;R11C35_S272_S270;1;R13C35_S27;R13C35_S272_S270;1;R14C35_W27;R14C35_S271_W270;1;R14C34_A5;R14C34_W271_A5;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:14.10-14.81|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:91.9-91.11",
            "hdlname": "tmr1 B0"
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I0_1_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3878511 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "15",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:45.17-45.32|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sw_IBUF_I_O[1]": {
          "hide_name": 0,
          "bits": [ 3877647 ] ,
          "attributes": {
            "ROUTING": "R11C35_X08;R11C35_W251_X08;1;R11C35_C7;R11C35_X08_C7;1;R1C37_W10;R1C37_Q6_W100;1;R1C36_S20;R1C36_W101_S200;1;R3C36_S21;R3C36_S202_S210;1;R5C36_S21;R5C36_S212_S210;1;R7C36_S24;R7C36_S212_S240;1;R9C36_S25;R9C36_S242_S250;1;R11C36_W25;R11C36_S252_W250;1;R11C35_A5;R11C35_W251_A5;1;R1C37_Q6;;1;R1C37_E26;R1C37_Q6_E260;1;R1C39_E27;R1C39_E262_E270;1;R1C41_E22;R1C41_E272_E220;1;R1C43_S22;R1C43_E222_S220;1;R3C43_S23;R3C43_S222_S230;1;R5C43_S23;R5C43_S232_S230;1;R7C43_S23;R7C43_S232_S230;1;R9C43_S23;R9C43_S232_S230;1;R11C43_S23;R11C43_S232_S230;1;R13C43_E23;R13C43_S232_E230;1;R13C45_E23;R13C45_E232_E230;1;R13C47_S23;R13C47_E232_S230;1;R15C47_X08;R15C47_S232_X08;1;R15C47_D1;R15C47_X08_D1;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:14.10-14.81|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:90.9-90.11",
            "hdlname": "tmr1 B1"
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I0_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3878515 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sw_IBUF_I_O[2]": {
          "hide_name": 0,
          "bits": [ 3877643 ] ,
          "attributes": {
            "ROUTING": "R11C37_X03;R11C37_S222_X03;1;R11C37_A1;R11C37_X03_A1;1;R1C38_EW20;R1C38_F6_EW20;1;R1C37_S26;R1C37_W121_S260;1;R3C37_S27;R3C37_S262_S270;1;R5C37_S27;R5C37_S272_S270;1;R7C37_S27;R7C37_S272_S270;1;R9C37_S22;R9C37_S272_S220;1;R11C37_C6;R11C37_S222_C6;1;R1C38_F6;;1;R1C38_E26;R1C38_F6_E260;1;R1C40_S26;R1C40_E262_S260;1;R3C40_S26;R3C40_S262_S260;1;R5C40_S26;R5C40_S262_S260;1;R7C40_E26;R7C40_S262_E260;1;R7C42_E26;R7C42_E262_E260;1;R7C44_S26;R7C44_E262_S260;1;R9C44_S26;R9C44_S262_S260;1;R11C44_S26;R11C44_S262_S260;1;R13C44_E26;R13C44_S262_E260;1;R13C46_E27;R13C46_E262_E270;1;R13C47_S27;R13C47_E271_S270;1;R15C47_A0;R15C47_S272_A0;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:14.10-14.81|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:89.9-89.11",
            "hdlname": "tmr1 B2"
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I0_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3878518 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sw_IBUF_I_O[3]": {
          "hide_name": 0,
          "bits": [ 3877639 ] ,
          "attributes": {
            "ROUTING": "R12C38_X04;R12C38_S271_X04;1;R12C38_C0;R12C38_X04_C0;1;R13C38_E27;R13C38_S272_E270;1;R13C40_E27;R13C40_E272_E270;1;R13C42_E27;R13C42_E272_E270;1;R13C44_E27;R13C44_E272_E270;1;R13C46_E22;R13C46_E272_E220;1;R13C47_S22;R13C47_E221_S220;1;R14C47_D1;R14C47_S221_D1;1;R1C38_Q6;;1;R1C38_S26;R1C38_Q6_S260;1;R3C38_S26;R3C38_S262_S260;1;R5C38_S26;R5C38_S262_S260;1;R7C38_S27;R7C38_S262_S270;1;R9C38_S27;R9C38_S272_S270;1;R11C38_S27;R11C38_S272_S270;1;R12C38_A1;R12C38_S271_A1;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:14.10-14.81|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:88.9-88.11",
            "hdlname": "tmr1 B3"
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I0_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3878521 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sw_IBUF_I_O[4]": {
          "hide_name": 0,
          "bits": [ 3877633 ] ,
          "attributes": {
            "ROUTING": "R11C37_D1;R11C37_W222_D1;1;R13C39_E22;R13C39_S222_E220;1;R13C41_E23;R13C41_E222_E230;1;R13C43_E26;R13C43_E232_E260;1;R13C45_E26;R13C45_E262_E260;1;R13C47_S26;R13C47_E262_S260;1;R14C47_X03;R14C47_S261_X03;1;R14C47_A0;R14C47_X03_A0;1;R11C35_D5;R11C35_W222_D5;1;R12C38_D0;R12C38_W221_D0;1;R11C35_S22;R11C35_W222_S220;1;R13C35_S22;R13C35_S222_S220;1;R14C35_W22;R14C35_S221_W220;1;R14C34_D5;R14C34_W221_D5;1;R13C35_S23;R13C35_W232_S230;1;R14C35_W23;R14C35_S231_W230;1;R14C34_X06;R14C34_W231_X06;1;R14C34_D3;R14C34_X06_D3;1;R11C37_D6;R11C37_W222_D6;1;R11C39_W22;R11C39_S222_W220;1;R11C37_W22;R11C37_W222_W220;1;R11C35_D7;R11C35_W222_D7;1;R13C39_X07;R13C39_S222_X07;1;R13C39_B0;R13C39_X07_B0;1;R13C35_W23;R13C35_W232_W230;1;R13C34_B3;R13C34_W231_B3;1;R13C39_W22;R13C39_S222_W220;1;R13C37_W23;R13C37_W222_W230;1;R13C35_X02;R13C35_W232_X02;1;R13C35_A1;R13C35_X02_A1;1;R12C37_W23;R12C37_W222_W230;1;R12C36_X02;R12C36_W231_X02;1;R12C36_A0;R12C36_X02_A0;1;R1C39_F6;;1;R1C39_S26;R1C39_F6_S260;1;R3C39_S27;R3C39_S262_S270;1;R5C39_S22;R5C39_S272_S220;1;R7C39_S22;R7C39_S222_S220;1;R9C39_S22;R9C39_S222_S220;1;R11C39_S22;R11C39_S222_S220;1;R12C39_W22;R12C39_S221_W220;1;R12C38_D1;R12C38_W221_D1;1",
            "hdlname": "tmr1 SW",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:14.10-14.81|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:87.9-87.11",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I0_COUT[24]": {
          "hide_name": 0,
          "bits": [ 3878525 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sw_IBUF_I_O[5]": {
          "hide_name": 0,
          "bits": [ 3877629 ] ,
          "attributes": {
            "ROUTING": "R1C39_Q6;;1;R1C39_E26;R1C39_Q6_E260;1;R1C41_E27;R1C41_E262_E270;1;R1C43_E27;R1C43_E272_E270;1;R1C45_E27;R1C45_E272_E270;1;R1C47_S27;R1C47_E272_S270;1;R3C47_S22;R3C47_S272_S220;1;R5C47_S23;R5C47_S222_S230;1;R7C47_S23;R7C47_S232_S230;1;R9C47_S26;R9C47_S232_S260;1;R11C47_S27;R11C47_S262_S270;1;R13C47_A0;R13C47_S272_A0;1"
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I3_8_COUT[24]": {
          "hide_name": 0,
          "bits": [ 3878526 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sw_IBUF_I_O[6]": {
          "hide_name": 0,
          "bits": [ 3877626 ] ,
          "attributes": {
            "ROUTING": "R1C41_F6;;1;R1C41_E10;R1C41_F6_E100;1;R1C42_D1;R1C42_E101_D1;1"
          }
        },
        "tmr1.Mux_4x1_i40.in_3_ALU_I0_COUT[16]": {
          "hide_name": 0,
          "bits": [ 3878446 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sw_IBUF_I_O[7]": {
          "hide_name": 0,
          "bits": [ 3877622 ] ,
          "attributes": {
            "ROUTING": "R1C41_Q6;;1;R1C41_EW10;R1C41_Q6_EW10;1;R1C42_A0;R1C42_E111_A0;1"
          }
        },
        "divCounter[15]": {
          "hide_name": 0,
          "bits": [ 3877620 ] ,
          "attributes": {
            "ROUTING": "R15C38_N10;R15C38_Q2_N100;1;R14C38_B4;R14C38_N101_B4;1;R15C38_Q2;;1;R15C38_SN20;R15C38_Q2_SN20;1;R14C38_A7;R14C38_N121_A7;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:19.12-19.22"
          }
        },
        "divCounter_DFFR_Q_D[15]": {
          "hide_name": 0,
          "bits": [ 3877619 ] ,
          "attributes": {
            "ROUTING": "R14C38_F4;;1;R14C38_S24;R14C38_F4_S240;1;R15C38_X05;R15C38_S241_X05;1;R15C38_A2;R15C38_X05_A2;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divCounter[16]": {
          "hide_name": 0,
          "bits": [ 3877617 ] ,
          "attributes": {
            "ROUTING": "R15C40_SEL2;R15C40_X07_SEL2;1;R15C39_E24;R15C39_Q4_E240;1;R15C40_X07;R15C40_E241_X07;1;R15C40_SEL0;R15C40_X07_SEL0;1;R15C39_Q4;;1;R15C39_W13;R15C39_Q4_W130;1;R15C38_N27;R15C38_W131_N270;1;R14C38_B5;R14C38_N271_B5;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:19.12-19.22"
          }
        },
        "divCounter_DFFR_Q_D[16]": {
          "hide_name": 0,
          "bits": [ 3877616 ] ,
          "attributes": {
            "ROUTING": "R14C38_F5;;1;R14C38_E13;R14C38_F5_E130;1;R14C39_S23;R14C39_E131_S230;1;R15C39_A4;R15C39_S231_A4;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divCounter[17]": {
          "hide_name": 0,
          "bits": [ 3877614 ] ,
          "attributes": {
            "ROUTING": "R14C40_EW10;R14C40_Q2_EW10;1;R14C39_B0;R14C39_W111_B0;1;R14C40_Q2;;1;R14C40_SN20;R14C40_Q2_SN20;1;R15C40_D1;R15C40_S121_D1;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:19.12-19.22"
          }
        },
        "divCounter_DFFR_Q_D[17]": {
          "hide_name": 0,
          "bits": [ 3877613 ] ,
          "attributes": {
            "ROUTING": "R14C39_F0;;1;R14C39_EW10;R14C39_F0_EW10;1;R14C40_A2;R14C40_E111_A2;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divCounter[18]": {
          "hide_name": 0,
          "bits": [ 3877611 ] ,
          "attributes": {
            "ROUTING": "R13C40_SN10;R13C40_Q0_SN10;1;R14C40_W21;R14C40_S111_W210;1;R14C39_B1;R14C39_W211_B1;1;R13C40_Q0;;1;R13C40_X01;R13C40_Q0_X01;1;R13C40_A7;R13C40_X01_A7;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:19.12-19.22"
          }
        },
        "divCounter_DFFR_Q_D[18]": {
          "hide_name": 0,
          "bits": [ 3877610 ] ,
          "attributes": {
            "ROUTING": "R14C39_F1;;1;R14C39_N13;R14C39_F1_N130;1;R13C39_E27;R13C39_N131_E270;1;R13C40_A0;R13C40_E271_A0;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divCounter[19]": {
          "hide_name": 0,
          "bits": [ 3877608 ] ,
          "attributes": {
            "ROUTING": "R15C39_N22;R15C39_Q2_N220;1;R14C39_X01;R14C39_N221_X01;1;R14C39_B2;R14C39_X01_B2;1;R15C39_Q2;;1;R15C39_EW20;R15C39_Q2_EW20;1;R15C40_C1;R15C40_E121_C1;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:19.12-19.22"
          }
        },
        "divCounter_DFFR_Q_D[19]": {
          "hide_name": 0,
          "bits": [ 3877607 ] ,
          "attributes": {
            "ROUTING": "R14C39_F2;;1;R14C39_S13;R14C39_F2_S130;1;R15C39_A2;R15C39_S131_A2;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divCounter[20]": {
          "hide_name": 0,
          "bits": [ 3877605 ] ,
          "attributes": {
            "ROUTING": "R15C39_N13;R15C39_Q0_N130;1;R14C39_B3;R14C39_N131_B3;1;R15C39_Q0;;1;R15C39_E13;R15C39_Q0_E130;1;R15C40_B1;R15C40_E131_B1;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:19.12-19.22"
          }
        },
        "divCounter_DFFR_Q_D[20]": {
          "hide_name": 0,
          "bits": [ 3877604 ] ,
          "attributes": {
            "ROUTING": "R14C39_F3;;1;R14C39_W13;R14C39_F3_W130;1;R14C39_S27;R14C39_W130_S270;1;R15C39_A0;R15C39_S271_A0;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divCounter[21]": {
          "hide_name": 0,
          "bits": [ 3877602 ] ,
          "attributes": {
            "ROUTING": "R13C39_S27;R13C39_W131_S270;1;R14C39_B4;R14C39_S271_B4;1;R13C40_Q3;;1;R13C40_W13;R13C40_Q3_W130;1;R13C40_B7;R13C40_W130_B7;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:19.12-19.22"
          }
        },
        "divCounter_DFFR_Q_D[21]": {
          "hide_name": 0,
          "bits": [ 3877601 ] ,
          "attributes": {
            "ROUTING": "R14C39_F4;;1;R14C39_SN10;R14C39_F4_SN10;1;R13C39_E25;R13C39_N111_E250;1;R13C40_A3;R13C40_E251_A3;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divCounter[0]": {
          "hide_name": 0,
          "bits": [ 3877599 ] ,
          "attributes": {
            "ROUTING": "R13C38_S13;R13C38_Q2_S130;1;R13C38_D6;R13C38_S130_D6;1;R13C38_Q2;;1;R13C38_SN20;R13C38_Q2_SN20;1;R14C38_W26;R14C38_S121_W260;1;R14C36_X07;R14C36_W262_X07;1;R14C36_B1;R14C36_X07_B1;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:19.12-19.22"
          }
        },
        "divCounter_DFFR_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3877598 ] ,
          "attributes": {
            "ROUTING": "R14C36_F1;;1;R14C36_SN10;R14C36_F1_SN10;1;R13C36_E25;R13C36_N111_E250;1;R13C38_A2;R13C38_E252_A2;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divCounter[1]": {
          "hide_name": 0,
          "bits": [ 3877596 ] ,
          "attributes": {
            "ROUTING": "R14C38_W25;R14C38_N251_W250;1;R14C36_X04;R14C36_W252_X04;1;R14C36_B2;R14C36_X04_B2;1;R15C38_Q5;;1;R15C38_N25;R15C38_Q5_N250;1;R13C38_X02;R13C38_N252_X02;1;R13C38_D7;R13C38_X02_D7;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:19.12-19.22"
          }
        },
        "divCounter_DFFR_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3877595 ] ,
          "attributes": {
            "ROUTING": "R14C36_F2;;1;R14C36_S13;R14C36_F2_S130;1;R15C36_E23;R15C36_S131_E230;1;R15C38_X06;R15C38_E232_X06;1;R15C38_A5;R15C38_X06_A5;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divCounter[2]": {
          "hide_name": 0,
          "bits": [ 3877593 ] ,
          "attributes": {
            "ROUTING": "R13C36_S22;R13C36_W121_S220;1;R14C36_X01;R14C36_S221_X01;1;R14C36_B3;R14C36_X01_B3;1;R13C37_Q4;;1;R13C37_EW20;R13C37_Q4_EW20;1;R13C38_C7;R13C38_E121_C7;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:19.12-19.22"
          }
        },
        "divCounter_DFFR_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3877592 ] ,
          "attributes": {
            "ROUTING": "R14C36_F3;;1;R14C36_EW10;R14C36_F3_EW10;1;R14C37_N21;R14C37_E111_N210;1;R13C37_A4;R13C37_N211_A4;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divCounter[3]": {
          "hide_name": 0,
          "bits": [ 3877590 ] ,
          "attributes": {
            "ROUTING": "R13C39_EW10;R13C39_Q4_EW10;1;R13C38_B7;R13C38_W111_B7;1;R13C39_Q4;;1;R13C39_W24;R13C39_Q4_W240;1;R13C37_W25;R13C37_W242_W250;1;R13C36_S25;R13C36_W251_S250;1;R14C36_B4;R14C36_S251_B4;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:19.12-19.22"
          }
        },
        "divCounter_DFFR_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 3877589 ] ,
          "attributes": {
            "ROUTING": "R14C36_F4;;1;R14C36_E13;R14C36_F4_E130;1;R14C37_E27;R14C37_E131_E270;1;R14C39_N27;R14C39_E272_N270;1;R13C39_X06;R13C39_N271_X06;1;R13C39_A4;R13C39_X06_A4;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divCounter[4]": {
          "hide_name": 0,
          "bits": [ 3877587 ] ,
          "attributes": {
            "ROUTING": "R13C38_X06;R13C38_Q1_X06;1;R13C38_A7;R13C38_X06_A7;1;R13C38_Q1;;1;R13C38_W21;R13C38_Q1_W210;1;R13C36_S21;R13C36_W212_S210;1;R14C36_X08;R14C36_S211_X08;1;R14C36_B5;R14C36_X08_B5;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:19.12-19.22"
          }
        },
        "divCounter_DFFR_Q_D[4]": {
          "hide_name": 0,
          "bits": [ 3877586 ] ,
          "attributes": {
            "ROUTING": "R14C36_F5;;1;R14C36_E25;R14C36_F5_E250;1;R14C38_N25;R14C38_E252_N250;1;R13C38_A1;R13C38_N251_A1;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divCounter[22]": {
          "hide_name": 0,
          "bits": [ 3877584 ] ,
          "attributes": {
            "ROUTING": "R13C40_EW10;R13C40_Q5_EW10;1;R13C39_S25;R13C39_W111_S250;1;R14C39_B5;R14C39_S251_B5;1;R13C40_Q5;;1;R13C40_X08;R13C40_Q5_X08;1;R13C40_C7;R13C40_X08_C7;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:19.12-19.22"
          }
        },
        "divCounter_DFFR_Q_D[22]": {
          "hide_name": 0,
          "bits": [ 3877583 ] ,
          "attributes": {
            "ROUTING": "R14C39_F5;;1;R14C39_E13;R14C39_F5_E130;1;R14C40_N23;R14C40_E131_N230;1;R13C40_A5;R13C40_N231_A5;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divCounter[5]": {
          "hide_name": 0,
          "bits": [ 3877581 ] ,
          "attributes": {
            "ROUTING": "R14C37_B0;R14C37_N131_B0;1;R15C37_Q0;;1;R15C37_N13;R15C37_Q0_N130;1;R14C37_D6;R14C37_N131_D6;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:19.12-19.22"
          }
        },
        "divCounter_DFFR_Q_D[5]": {
          "hide_name": 0,
          "bits": [ 3877580 ] ,
          "attributes": {
            "ROUTING": "R14C37_F0;;1;R14C37_S20;R14C37_F0_S200;1;R15C37_X01;R15C37_S201_X01;1;R15C37_A0;R15C37_X01_A0;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divCounter[6]": {
          "hide_name": 0,
          "bits": [ 3877578 ] ,
          "attributes": {
            "ROUTING": "R13C38_W13;R13C38_Q5_W130;1;R13C37_S23;R13C37_W131_S230;1;R14C37_B1;R14C37_S231_B1;1;R13C38_Q5;;1;R13C38_E13;R13C38_Q5_E130;1;R13C38_A6;R13C38_E130_A6;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:19.12-19.22"
          }
        },
        "divCounter_DFFR_Q_D[6]": {
          "hide_name": 0,
          "bits": [ 3877577 ] ,
          "attributes": {
            "ROUTING": "R14C37_F1;;1;R14C37_E13;R14C37_F1_E130;1;R14C38_N23;R14C38_E131_N230;1;R13C38_A5;R13C38_N231_A5;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divCounter[7]": {
          "hide_name": 0,
          "bits": [ 3877575 ] ,
          "attributes": {
            "ROUTING": "R15C37_N23;R15C37_Q3_N230;1;R14C37_B2;R14C37_N231_B2;1;R15C37_Q3;;1;R15C37_SN10;R15C37_Q3_SN10;1;R14C37_C6;R14C37_N111_C6;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:19.12-19.22"
          }
        },
        "divCounter_DFFR_Q_D[7]": {
          "hide_name": 0,
          "bits": [ 3877574 ] ,
          "attributes": {
            "ROUTING": "R14C37_F2;;1;R14C37_S13;R14C37_F2_S130;1;R15C37_A3;R15C37_S131_A3;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divCounter[8]": {
          "hide_name": 0,
          "bits": [ 3877572 ] ,
          "attributes": {
            "ROUTING": "R13C38_EW10;R13C38_Q4_EW10;1;R13C37_S21;R13C37_W111_S210;1;R14C37_B3;R14C37_S211_B3;1;R13C38_Q4;;1;R13C38_X07;R13C38_Q4_X07;1;R13C38_B6;R13C38_X07_B6;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:19.12-19.22"
          }
        },
        "divCounter_DFFR_Q_D[8]": {
          "hide_name": 0,
          "bits": [ 3877571 ] ,
          "attributes": {
            "ROUTING": "R14C37_F3;;1;R14C37_SN10;R14C37_F3_SN10;1;R13C37_E25;R13C37_N111_E250;1;R13C38_A4;R13C38_E251_A4;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divCounter[9]": {
          "hide_name": 0,
          "bits": [ 3877569 ] ,
          "attributes": {
            "ROUTING": "R13C38_SN10;R13C38_Q0_SN10;1;R14C38_W21;R14C38_S111_W210;1;R14C37_B4;R14C37_W211_B4;1;R13C38_Q0;;1;R13C38_X05;R13C38_Q0_X05;1;R13C38_C6;R13C38_X05_C6;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:19.12-19.22"
          }
        },
        "divCounter_DFFR_Q_D[9]": {
          "hide_name": 0,
          "bits": [ 3877568 ] ,
          "attributes": {
            "ROUTING": "R14C37_F4;;1;R14C37_N13;R14C37_F4_N130;1;R13C37_E27;R13C37_N131_E270;1;R13C38_A0;R13C38_E271_A0;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divCounter[10]": {
          "hide_name": 0,
          "bits": [ 3877566 ] ,
          "attributes": {
            "ROUTING": "R14C37_B5;R14C37_N101_B5;1;R15C37_Q4;;1;R15C37_N10;R15C37_Q4_N100;1;R14C37_B6;R14C37_N101_B6;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:19.12-19.22"
          }
        },
        "divCounter_DFFR_Q_D[10]": {
          "hide_name": 0,
          "bits": [ 3877565 ] ,
          "attributes": {
            "ROUTING": "R14C37_F5;;1;R14C37_S10;R14C37_F5_S100;1;R15C37_A4;R15C37_S101_A4;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divCounter[11]": {
          "hide_name": 0,
          "bits": [ 3877563 ] ,
          "attributes": {
            "ROUTING": "R15C38_EW10;R15C38_Q1_EW10;1;R15C37_N21;R15C37_W111_N210;1;R14C37_A6;R14C37_N211_A6;1;R14C38_B0;R14C38_N211_B0;1;R15C38_N21;R15C38_Q1_N210;1;R15C38_Q1;;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:19.12-19.22"
          }
        },
        "divCounter_DFFR_Q_D[11]": {
          "hide_name": 0,
          "bits": [ 3877562 ] ,
          "attributes": {
            "ROUTING": "R14C38_F0;;1;R14C38_S13;R14C38_F0_S130;1;R15C38_A1;R15C38_S131_A1;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divCounter[12]": {
          "hide_name": 0,
          "bits": [ 3877560 ] ,
          "attributes": {
            "ROUTING": "R14C38_B1;R14C38_N131_B1;1;R15C38_Q0;;1;R15C38_N13;R15C38_Q0_N130;1;R14C38_D7;R14C38_N131_D7;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:19.12-19.22"
          }
        },
        "divCounter_DFFR_Q_D[12]": {
          "hide_name": 0,
          "bits": [ 3877559 ] ,
          "attributes": {
            "ROUTING": "R14C38_F1;;1;R14C38_SN10;R14C38_F1_SN10;1;R15C38_E21;R15C38_S111_E210;1;R15C38_A0;R15C38_E210_A0;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divCounter[13]": {
          "hide_name": 0,
          "bits": [ 3877557 ] ,
          "attributes": {
            "ROUTING": "R15C38_N24;R15C38_Q4_N240;1;R14C38_X03;R14C38_N241_X03;1;R14C38_B2;R14C38_X03_B2;1;R15C38_Q4;;1;R15C38_SN10;R15C38_Q4_SN10;1;R14C38_C7;R14C38_N111_C7;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:19.12-19.22"
          }
        },
        "divCounter_DFFR_Q_D[13]": {
          "hide_name": 0,
          "bits": [ 3877556 ] ,
          "attributes": {
            "ROUTING": "R14C38_F2;;1;R14C38_S10;R14C38_F2_S100;1;R15C38_A4;R15C38_S101_A4;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divCounter[14]": {
          "hide_name": 0,
          "bits": [ 3877554 ] ,
          "attributes": {
            "ROUTING": "R14C38_X08;R14C38_N231_X08;1;R14C38_B7;R14C38_X08_B7;1;R15C38_Q3;;1;R15C38_N23;R15C38_Q3_N230;1;R14C38_B3;R14C38_N231_B3;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:19.12-19.22"
          }
        },
        "divCounter_DFFR_Q_D[14]": {
          "hide_name": 0,
          "bits": [ 3877553 ] ,
          "attributes": {
            "ROUTING": "R14C38_F3;;1;R14C38_S23;R14C38_F3_S230;1;R15C38_X02;R15C38_S231_X02;1;R15C38_A3;R15C38_X02_A3;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divCounter[23]": {
          "hide_name": 0,
          "bits": [ 3877551 ] ,
          "attributes": {
            "ROUTING": "R15C40_N13;R15C40_Q5_N130;1;R14C40_B0;R14C40_N131_B0;1;R15C40_Q5;;1;R15C40_N10;R15C40_Q5_N100;1;R15C40_A1;R15C40_N100_A1;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:19.12-19.22"
          }
        },
        "divCounter_DFFR_Q_D[23]": {
          "hide_name": 0,
          "bits": [ 3877550 ] ,
          "attributes": {
            "ROUTING": "R14C40_F0;;1;R14C40_SN10;R14C40_F0_SN10;1;R15C40_W21;R15C40_S111_W210;1;R15C40_A5;R15C40_W210_A5;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.DIG_D_FF_1bit_i8.D_LUT4_F_I3_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 3877548 ] ,
          "attributes": {
            "ROUTING": "R15C38_LSR1;R15C38_X07_LSR1;1;R15C38_LSR2;R15C38_X07_LSR2;1;R13C40_LSR0;R13C40_X05_LSR0;1;R14C40_X07;R14C40_S201_X07;1;R14C40_LSR1;R14C40_X07_LSR1;1;R13C40_LSR1;R13C40_X05_LSR1;1;R13C38_LSR1;R13C38_W211_LSR1;1;R13C39_E10;R13C39_F0_E100;1;R13C40_S20;R13C40_E101_S200;1;R15C40_X05;R15C40_S202_X05;1;R15C40_LSR2;R15C40_X05_LSR2;1;R13C39_X05;R13C39_F0_X05;1;R13C39_LSR2;R13C39_X05_LSR2;1;R15C37_LSR0;R15C37_X05_LSR0;1;R15C39_LSR2;R15C39_X05_LSR2;1;R15C39_LSR0;R15C39_X05_LSR0;1;R14C39_S24;R14C39_S101_S240;1;R15C39_X05;R15C39_S241_X05;1;R15C39_LSR1;R15C39_X05_LSR1;1;R13C39_E20;R13C39_F0_E200;1;R13C40_X05;R13C40_E201_X05;1;R13C40_LSR2;R13C40_X05_LSR2;1;R13C38_LSR0;R13C38_W211_LSR0;1;R15C37_LSR2;R15C37_X05_LSR2;1;R13C39_W10;R13C39_F0_W100;1;R13C38_S20;R13C38_W101_S200;1;R15C38_X07;R15C38_S202_X07;1;R15C38_LSR0;R15C38_X07_LSR0;1;R13C39_W20;R13C39_F0_W200;1;R13C37_X05;R13C37_W202_X05;1;R13C37_LSR2;R13C37_X05_LSR2;1;R14C39_W24;R14C39_S101_W240;1;R14C37_S24;R14C37_W242_S240;1;R15C37_X05;R15C37_S241_X05;1;R15C37_LSR1;R15C37_X05_LSR1;1;R13C39_F0;;1;R13C39_S10;R13C39_F0_S100;1;R13C39_W21;R13C39_S100_W210;1;R13C38_LSR2;R13C38_W211_LSR2;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:61.5-61.39"
          }
        },
        "divCounter[24]": {
          "hide_name": 0,
          "bits": [ 3877547 ] ,
          "attributes": {
            "ROUTING": "R14C40_S23;R14C40_Q3_S230;1;R15C40_X02;R15C40_S231_X02;1;R15C40_SEL1;R15C40_X02_SEL1;1;R14C40_Q3;;1;R14C40_S10;R14C40_Q3_S100;1;R14C40_B1;R14C40_S100_B1;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:19.12-19.22"
          }
        },
        "divCounter_DFFR_Q_D[24]": {
          "hide_name": 0,
          "bits": [ 3877546 ] ,
          "attributes": {
            "ROUTING": "R14C40_F1;;1;R14C40_X02;R14C40_F1_X02;1;R14C40_A3;R14C40_X02_A3;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:62.21-62.33|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dispCounter[6]": {
          "hide_name": 0,
          "bits": [ 3877544 ] ,
          "attributes": {
            "ROUTING": "R16C33_C7;R16C33_X05_C7;1;R15C33_Q4;;1;R15C33_S24;R15C33_Q4_S240;1;R16C33_X05;R16C33_S241_X05;1;R16C33_B1;R16C33_X05_B1;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:17.12-17.23"
          }
        },
        "dispCounter_DFF_Q_D[6]": {
          "hide_name": 0,
          "bits": [ 3877543 ] ,
          "attributes": {
            "ROUTING": "R16C33_F1;;1;R16C33_N21;R16C33_F1_N210;1;R15C33_A4;R15C33_N211_A4;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:45.17-45.32|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dispCounter[7]": {
          "hide_name": 0,
          "bits": [ 3877541 ] ,
          "attributes": {
            "ROUTING": "R16C33_D7;R16C33_S111_D7;1;R15C33_Q5;;1;R15C33_SN10;R15C33_Q5_SN10;1;R16C33_B2;R16C33_S111_B2;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:17.12-17.23"
          }
        },
        "dispCounter_DFF_Q_D[7]": {
          "hide_name": 0,
          "bits": [ 3877540 ] ,
          "attributes": {
            "ROUTING": "R16C33_F2;;1;R16C33_SN20;R16C33_F2_SN20;1;R15C33_A5;R15C33_N121_A5;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:45.17-45.32|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dispCounter[8]": {
          "hide_name": 0,
          "bits": [ 3877538 ] ,
          "attributes": {
            "ROUTING": "R17C33_X06;R17C33_Q3_X06;1;R17C33_A5;R17C33_X06_A5;1;R17C33_Q3;;1;R17C33_N23;R17C33_Q3_N230;1;R16C33_B3;R16C33_N231_B3;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:17.12-17.23"
          }
        },
        "dispCounter_DFF_Q_D[8]": {
          "hide_name": 0,
          "bits": [ 3877537 ] ,
          "attributes": {
            "ROUTING": "R16C33_F3;;1;R16C33_S13;R16C33_F3_S130;1;R17C33_A3;R17C33_S131_A3;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:45.17-45.32|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dispCounter[9]": {
          "hide_name": 0,
          "bits": [ 3877535 ] ,
          "attributes": {
            "ROUTING": "R17C33_W10;R17C33_Q1_W100;1;R17C33_B5;R17C33_W100_B5;1;R17C33_Q1;;1;R17C33_N10;R17C33_Q1_N100;1;R16C33_B4;R16C33_N101_B4;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:17.12-17.23"
          }
        },
        "dispCounter_DFF_Q_D[9]": {
          "hide_name": 0,
          "bits": [ 3877534 ] ,
          "attributes": {
            "ROUTING": "R16C33_F4;;1;R16C33_S24;R16C33_F4_S240;1;R17C33_X03;R17C33_S241_X03;1;R17C33_A1;R17C33_X03_A1;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:45.17-45.32|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dispCounter[10]": {
          "hide_name": 0,
          "bits": [ 3877532 ] ,
          "attributes": {
            "ROUTING": "R17C32_EW20;R17C32_Q4_EW20;1;R17C33_C5;R17C33_E121_C5;1;R17C32_Q4;;1;R17C32_SN10;R17C32_Q4_SN10;1;R16C32_E21;R16C32_N111_E210;1;R16C33_B5;R16C33_E211_B5;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:17.12-17.23"
          }
        },
        "dispCounter_DFF_Q_D[10]": {
          "hide_name": 0,
          "bits": [ 3877531 ] ,
          "attributes": {
            "ROUTING": "R16C33_F5;;1;R16C33_EW10;R16C33_F5_EW10;1;R16C32_S21;R16C32_W111_S210;1;R17C32_A4;R17C32_S211_A4;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:45.17-45.32|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dispCounter[11]": {
          "hide_name": 0,
          "bits": [ 3877529 ] ,
          "attributes": {
            "ROUTING": "R17C34_EW20;R17C34_Q2_EW20;1;R17C33_D5;R17C33_W121_D5;1;R17C34_Q2;;1;R17C34_N13;R17C34_Q2_N130;1;R16C34_B0;R16C34_N131_B0;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:17.12-17.23"
          }
        },
        "dispCounter_DFF_Q_D[11]": {
          "hide_name": 0,
          "bits": [ 3877528 ] ,
          "attributes": {
            "ROUTING": "R16C34_F0;;1;R16C34_S13;R16C34_F0_S130;1;R17C34_A2;R17C34_S131_A2;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:45.17-45.32|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dispCounter[12]": {
          "hide_name": 0,
          "bits": [ 3877526 ] ,
          "attributes": {
            "ROUTING": "R16C34_A6;R16C34_N211_A6;1;R17C34_Q1;;1;R17C34_N21;R17C34_Q1_N210;1;R16C34_B1;R16C34_N211_B1;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:17.12-17.23"
          }
        },
        "dispCounter_DFF_Q_D[12]": {
          "hide_name": 0,
          "bits": [ 3877525 ] ,
          "attributes": {
            "ROUTING": "R16C34_F1;;1;R16C34_S21;R16C34_F1_S210;1;R17C34_X02;R17C34_S211_X02;1;R17C34_A1;R17C34_X02_A1;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:45.17-45.32|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dispCounter[13]": {
          "hide_name": 0,
          "bits": [ 3877523 ] ,
          "attributes": {
            "ROUTING": "R16C34_B6;R16C34_W111_B6;1;R16C35_Q2;;1;R16C35_EW10;R16C35_Q2_EW10;1;R16C34_B2;R16C34_W111_B2;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:17.12-17.23"
          }
        },
        "dispCounter_DFF_Q_D[13]": {
          "hide_name": 0,
          "bits": [ 3877522 ] ,
          "attributes": {
            "ROUTING": "R16C34_F2;;1;R16C34_EW10;R16C34_F2_EW10;1;R16C35_A2;R16C35_E111_A2;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:45.17-45.32|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dispCounter[0]": {
          "hide_name": 0,
          "bits": [ 3877520 ] ,
          "attributes": {
            "ROUTING": "R16C32_A7;R16C32_N231_A7;1;R17C32_Q3;;1;R17C32_N23;R17C32_Q3_N230;1;R16C32_B1;R16C32_N231_B1;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:17.12-17.23"
          }
        },
        "dispCounter_DFF_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3877519 ] ,
          "attributes": {
            "ROUTING": "R16C32_F1;;1;R16C32_S10;R16C32_F1_S100;1;R17C32_E20;R17C32_S101_E200;1;R17C32_A3;R17C32_E200_A3;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:45.17-45.32|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dispCounter[1]": {
          "hide_name": 0,
          "bits": [ 3877517 ] ,
          "attributes": {
            "ROUTING": "R16C32_B7;R16C32_E131_B7;1;R16C31_Q3;;1;R16C31_E13;R16C31_Q3_E130;1;R16C32_B2;R16C32_E131_B2;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:17.12-17.23"
          }
        },
        "dispCounter_DFF_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3877516 ] ,
          "attributes": {
            "ROUTING": "R16C32_F2;;1;R16C32_W13;R16C32_F2_W130;1;R16C31_A3;R16C31_W131_A3;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:45.17-45.32|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dispCounter[2]": {
          "hide_name": 0,
          "bits": [ 3877514 ] ,
          "attributes": {
            "ROUTING": "R17C32_N22;R17C32_Q2_N220;1;R16C32_C7;R16C32_N221_C7;1;R17C32_Q2;;1;R17C32_N13;R17C32_Q2_N130;1;R16C32_B3;R16C32_N131_B3;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:17.12-17.23"
          }
        },
        "dispCounter_DFF_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3877513 ] ,
          "attributes": {
            "ROUTING": "R16C32_F3;;1;R16C32_S13;R16C32_F3_S130;1;R17C32_A2;R17C32_S131_A2;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:45.17-45.32|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dispCounter[3]": {
          "hide_name": 0,
          "bits": [ 3877511 ] ,
          "attributes": {
            "ROUTING": "R16C32_W26;R16C32_S121_W260;1;R16C32_D7;R16C32_W260_D7;1;R15C32_Q1;;1;R15C32_SN20;R15C32_Q1_SN20;1;R16C32_B4;R16C32_S121_B4;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:17.12-17.23"
          }
        },
        "dispCounter_DFF_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 3877510 ] ,
          "attributes": {
            "ROUTING": "R16C32_F4;;1;R16C32_SN10;R16C32_F4_SN10;1;R15C32_A1;R15C32_N111_A1;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:45.17-45.32|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dispCounter[4]": {
          "hide_name": 0,
          "bits": [ 3877508 ] ,
          "attributes": {
            "ROUTING": "R16C32_E20;R16C32_N101_E200;1;R16C33_X01;R16C33_E201_X01;1;R16C33_A7;R16C33_X01_A7;1;R17C32_Q0;;1;R17C32_N10;R17C32_Q0_N100;1;R16C32_B5;R16C32_N101_B5;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:17.12-17.23"
          }
        },
        "dispCounter_DFF_Q_D[4]": {
          "hide_name": 0,
          "bits": [ 3877507 ] ,
          "attributes": {
            "ROUTING": "R16C32_F5;;1;R16C32_S25;R16C32_F5_S250;1;R17C32_A0;R17C32_S251_A0;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:45.17-45.32|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dispCounter[5]": {
          "hide_name": 0,
          "bits": [ 3877505 ] ,
          "attributes": {
            "ROUTING": "R15C33_SN20;R15C33_Q1_SN20;1;R16C33_B7;R16C33_S121_B7;1;R15C33_Q1;;1;R15C33_S21;R15C33_Q1_S210;1;R16C33_B0;R16C33_S211_B0;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:17.12-17.23"
          }
        },
        "dispCounter_DFF_Q_D[5]": {
          "hide_name": 0,
          "bits": [ 3877504 ] ,
          "attributes": {
            "ROUTING": "R16C33_F0;;1;R16C33_SN10;R16C33_F0_SN10;1;R15C33_A1;R15C33_N111_A1;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:45.17-45.32|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dispCounter[14]": {
          "hide_name": 0,
          "bits": [ 3877502 ] ,
          "attributes": {
            "ROUTING": "R16C34_X06;R16C34_W211_X06;1;R16C34_C6;R16C34_X06_C6;1;R16C35_Q1;;1;R16C35_W21;R16C35_Q1_W210;1;R16C34_B3;R16C34_W211_B3;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:17.12-17.23"
          }
        },
        "dispCounter_DFF_Q_D[14]": {
          "hide_name": 0,
          "bits": [ 3877501 ] ,
          "attributes": {
            "ROUTING": "R16C34_F3;;1;R16C34_E23;R16C34_F3_E230;1;R16C35_X02;R16C35_E231_X02;1;R16C35_A1;R16C35_X02_A1;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:45.17-45.32|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dispCounter[15]": {
          "hide_name": 0,
          "bits": [ 3877498 ] ,
          "attributes": {
            "ROUTING": "R16C34_W26;R16C34_S121_W260;1;R16C34_D6;R16C34_W260_D6;1;R15C34_Q3;;1;R15C34_SN20;R15C34_Q3_SN20;1;R16C34_B4;R16C34_S121_B4;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:17.12-17.23"
          }
        },
        "dispCounter_DFF_Q_D[15]": {
          "hide_name": 0,
          "bits": [ 3877497 ] ,
          "attributes": {
            "ROUTING": "R16C34_F4;;1;R16C34_SN10;R16C34_F4_SN10;1;R15C34_A3;R15C34_N111_A3;1",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:45.17-45.32|c:\\Users\\Hamid\\DOWNLO~1\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tmr1.CLK": {
          "hide_name": 0,
          "bits": [ 3877470 ] ,
          "attributes": {
            "ROUTING": "R17C47_F6;;5;R15C34_CLK1;R15C34_GB00_CLK1;5;R15C32_GBO0;R15C32_GT00_GBO0;5;R20C32_GT00;R20C32_SPINE24_GT00;5;R10C29_SPINE24;R10C29_PCLKR1_SPINE24;5;R16C35_CLK0;R16C35_GB00_CLK0;5;R16C36_GBO0;R16C36_GT00_GBO0;5;R20C36_GT00;R20C36_SPINE24_GT00;5;R15C33_CLK0;R15C33_GB00_CLK0;5;R17C32_CLK0;R17C32_GB00_CLK0;5;R17C32_GBO0;R17C32_GT00_GBO0;5;R15C32_CLK0;R15C32_GB00_CLK0;5;R17C32_CLK1;R17C32_GB00_CLK1;5;R16C31_CLK1;R16C31_GB00_CLK1;5;R16C32_GBO0;R16C32_GT00_GBO0;5;R16C35_CLK1;R16C35_GB00_CLK1;5;R17C34_CLK0;R17C34_GB00_CLK0;5;R17C34_CLK1;R17C34_GB00_CLK1;5;R17C32_CLK2;R17C32_GB00_CLK2;5;R17C33_CLK0;R17C33_GB00_CLK0;5;R17C33_CLK1;R17C33_GB00_CLK1;5;R15C33_CLK2;R15C33_GB00_CLK2;5;R14C40_CLK1;R14C40_GB00_CLK1;5;R14C40_GBO0;R14C40_GT00_GBO0;5;R20C40_GT00;R20C40_SPINE24_GT00;5;R15C40_CLK2;R15C40_GB00_CLK2;5;R15C40_GBO0;R15C40_GT00_GBO0;5;R15C38_CLK1;R15C38_GB00_CLK1;5;R15C36_GBO0;R15C36_GT00_GBO0;5;R15C38_CLK2;R15C38_GB00_CLK2;5;R15C38_CLK0;R15C38_GB00_CLK0;5;R15C37_CLK2;R15C37_GB00_CLK2;5;R13C38_CLK0;R13C38_GB00_CLK0;5;R13C36_GBO0;R13C36_GT00_GBO0;5;R13C38_CLK2;R13C38_GB00_CLK2;5;R15C37_CLK1;R15C37_GB00_CLK1;5;R15C37_CLK0;R15C37_GB00_CLK0;5;R13C40_CLK2;R13C40_GB00_CLK2;5;R13C40_GBO0;R13C40_GT00_GBO0;5;R13C39_CLK2;R13C39_GB00_CLK2;5;R13C37_CLK2;R13C37_GB00_CLK2;5;R13C38_CLK1;R13C38_GB00_CLK1;5;R13C40_CLK1;R13C40_GB00_CLK1;5;R15C39_CLK0;R15C39_GB00_CLK0;5;R15C39_CLK1;R15C39_GB00_CLK1;5;R13C40_CLK0;R13C40_GB00_CLK0;5;R15C39_CLK2;R15C39_GB00_CLK2;5;R16C30_CLK0;R16C30_GB00_CLK0;5;R16C30_CLK2;R16C30_GB00_CLK2;5;R14C34_CLK2;R14C34_GB00_CLK2;5;R14C32_GBO0;R14C32_GT00_GBO0;5;R14C34_CLK0;R14C34_GB00_CLK0;5;R13C34_CLK2;R13C34_GB00_CLK2;5;R13C32_GBO0;R13C32_GT00_GBO0;5;R14C32_CLK0;R14C32_GB00_CLK0;5;R14C33_CLK2;R14C33_GB00_CLK2;5;R13C33_CLK1;R13C33_GB00_CLK1;5;R13C33_CLK2;R13C33_GB00_CLK2;5;R12C31_CLK1;R12C31_GB00_CLK1;5;R12C32_GBO0;R12C32_GT00_GBO0;5;R12C30_CLK0;R12C30_GB00_CLK0;5;R12C31_CLK2;R12C31_GB00_CLK2;5;R12C30_CLK1;R12C30_GB00_CLK1;5;R12C29_CLK1;R12C29_GB00_CLK1;5;R11C35_CLK2;R11C35_GB00_CLK2;5;R11C36_GBO0;R11C36_GT00_GBO0;5;R12C29_CLK2;R12C29_GB00_CLK2;5;R13C31_CLK2;R13C31_GB00_CLK2;5;R13C32_CLK2;R13C32_GB00_CLK2;5;R14C29_CLK1;R14C29_GB00_CLK1;5;R13C28_CLK2;R13C28_GB00_CLK2;5;R13C24_GBO0;R13C24_GT00_GBO0;5;R20C24_GT00;R20C24_SPINE16_GT00;5;R10C28_SPINE16;R10C28_PCLKR1_SPINE16;5;R13C28_CLK1;R13C28_GB00_CLK1;5;R13C34_CLK1;R13C34_GB00_CLK1;5;R11C35_CLK1;R11C35_GB00_CLK1;5;R11C37_CLK0;R11C37_GB00_CLK0;5;R11C37_CLK1;R11C37_GB00_CLK1;5;R12C38_CLK0;R12C38_GB00_CLK0;5;R12C36_GBO0;R12C36_GT00_GBO0;5;R12C38_CLK2;R12C38_GB00_CLK2;5;R12C36_CLK0;R12C36_GB00_CLK0;5;R12C35_CLK2;R12C35_GB00_CLK2;5",
            "src": "c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\top.v:14.10-14.81|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:11.10-11.11|c:\\Users\\Hamid\\Desktop\\labtimer_template_verilog\\labtimer.v:348.3-353.4",
            "hdlname": "tmr1 DIG_D_FF_1bit_i9 C"
          }
        }
      }
    }
  }
}
