Release 11.5 - par L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

Mon Apr  5 15:55:49 2010

All signals are completely routed.

WARNING:ParHelpers:361 - There are 3 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   fpga_0_Hard_Ethernet_MAC_PHY_MII_INT_pin_IBUF
   xps_bram_if_cntlr_1_port_BRAM_Addr<30>
   xps_bram_if_cntlr_1_port_BRAM_Addr<31>


