library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity Deco7seg is
port(entrada : in std_logic_vector(3 downto 0);
		salida: out std_logic_vector(6 downto 0));
		
end Deco7seg;

architecture arq of Deco7seg is
SIGNAL y: std_logic_vector (6 downto 0);
begin
	with entrada select
			  y <= "1111110" when "0000",--0
					 "0110000" when "0001",--1
					 "1101101" when "0010",--2
					 "1111001" when "0011",--3
					 "0110011" when "0100",--4
					 "1011011" when "0101",--5
					 "1011111" when "0110",--6
					 "1110000" when "0111",--7
					 "1111111" when "1000",--8
					 "1111011" when "1001",--9
					 "0000000" when others;
		salida <= NOT y;
end arq;