[Inputs]
lock
clk
reset
I_gwe
I_D1
I_D2
I_E1
I_E2
I_dwe
=I_pc[31:0]=
=I_ins[31:0]=
=I_W1[31:0]=
=I_A2[4:0]=
=I_gwe1[2:0]=
=I_slE2[1:0]=
=I_slM[1:0]=
=I_slW[1:0]=
=I_L[2:0]=
=I_S[1:0]=
=I_aluop[3:0]=
=I_delay[1:0]=
=I_slpc[3:0]=
[Outputs]
O_gwe
O_D1
O_D2
O_E1
O_E2
O_dwe
=O_pc[31:0]=
=O_ins[31:0]=
=O_W1[31:0]=
=O_A2[4:0]=
=O_gwe1[2:0]=
=O_slE2[1:0]=
=O_slM[1:0]=
=O_slW[1:0]=
=O_L[2:0]=
=O_S[1:0]=
=O_aluop[3:0]=
=O_delay[1:0]=
=O_slpc[3:0]=
[BiDir]
[ATTRIBUTES]
VeriModel D

