{
    "nl": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e16767/74-openroad-fillinsertion/mult8_2bits_1op_e16767.nl.v",
    "pnl": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e16767/74-openroad-fillinsertion/mult8_2bits_1op_e16767.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e16767/75-odb-cellfrequencytables/mult8_2bits_1op_e16767.def",
    "lef": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e16767/81-magic-writelef/mult8_2bits_1op_e16767.lef",
    "openroad-lef": null,
    "odb": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e16767/75-odb-cellfrequencytables/mult8_2bits_1op_e16767.odb",
    "sdc": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e16767/74-openroad-fillinsertion/mult8_2bits_1op_e16767.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e16767/77-openroad-stapostpnr/nom_tt_025C_1v80/mult8_2bits_1op_e16767__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e16767/77-openroad-stapostpnr/nom_ss_100C_1v60/mult8_2bits_1op_e16767__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e16767/77-openroad-stapostpnr/nom_ff_n40C_1v95/mult8_2bits_1op_e16767__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e16767/77-openroad-stapostpnr/min_tt_025C_1v80/mult8_2bits_1op_e16767__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e16767/77-openroad-stapostpnr/min_ss_100C_1v60/mult8_2bits_1op_e16767__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e16767/77-openroad-stapostpnr/min_ff_n40C_1v95/mult8_2bits_1op_e16767__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e16767/77-openroad-stapostpnr/max_tt_025C_1v80/mult8_2bits_1op_e16767__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e16767/77-openroad-stapostpnr/max_ss_100C_1v60/mult8_2bits_1op_e16767__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e16767/77-openroad-stapostpnr/max_ff_n40C_1v95/mult8_2bits_1op_e16767__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e16767/76-openroad-rcx/nom/mult8_2bits_1op_e16767.nom.spef",
        "min_*": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e16767/76-openroad-rcx/min/mult8_2bits_1op_e16767.min.spef",
        "max_*": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e16767/76-openroad-rcx/max/mult8_2bits_1op_e16767.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e16767/77-openroad-stapostpnr/nom_tt_025C_1v80/mult8_2bits_1op_e16767__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e16767/77-openroad-stapostpnr/nom_ss_100C_1v60/mult8_2bits_1op_e16767__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e16767/77-openroad-stapostpnr/nom_ff_n40C_1v95/mult8_2bits_1op_e16767__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e16767/77-openroad-stapostpnr/min_tt_025C_1v80/mult8_2bits_1op_e16767__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e16767/77-openroad-stapostpnr/min_ss_100C_1v60/mult8_2bits_1op_e16767__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e16767/77-openroad-stapostpnr/min_ff_n40C_1v95/mult8_2bits_1op_e16767__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e16767/77-openroad-stapostpnr/max_tt_025C_1v80/mult8_2bits_1op_e16767__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e16767/77-openroad-stapostpnr/max_ss_100C_1v60/mult8_2bits_1op_e16767__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e16767/77-openroad-stapostpnr/max_ff_n40C_1v95/mult8_2bits_1op_e16767__max_ff_n40C_1v95.lib"
    },
    "spice": null,
    "mag": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e16767/79-magic-streamout/mult8_2bits_1op_e16767.mag",
    "gds": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e16767/79-magic-streamout/mult8_2bits_1op_e16767.gds",
    "mag_gds": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e16767/79-magic-streamout/mult8_2bits_1op_e16767.magic.gds",
    "klayout_gds": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e16767/80-klayout-streamout/mult8_2bits_1op_e16767.klayout.gds",
    "json_h": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e16767/28-yosys-jsonheader/mult8_2bits_1op_e16767.h.json",
    "vh": "/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e16767/51-odb-writeverilogheader/mult8_2bits_1op_e16767.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 462,
        "design__inferred_latch__count": 0,
        "design__instance__count": 839,
        "design__instance__area": 3419.53,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.00016919571498874575,
        "power__switching__total": 0.00024662885698489845,
        "power__leakage__total": 5.361006749637909e-09,
        "power__total": 0.00041582994163036346,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 4.408507017553403,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 1.407575873476316,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 4.977860931017512,
        "timing__setup__ws__corner:nom_ss_100C_1v60": -2.736900561428697,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": -18.052239325455115,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": -2.736900561428697,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 11,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 4.182581510633883,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 2.991635912562829,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 0,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": 0,
        "clock__skew__worst_setup": 0,
        "timing__hold__ws": 4.1743876203912,
        "timing__setup__ws": -2.8235929948921967,
        "timing__hold__tns": 0,
        "timing__setup__tns": -18.905109124379287,
        "timing__hold__wns": 0,
        "timing__setup__wns": -2.8235929948921967,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": Infinity,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 33,
        "timing__setup_r2r__ws": Infinity,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 200.0 200.0",
        "design__core__bbox": "5.52 10.88 194.12 187.68",
        "design__io": 34,
        "design__die__area": 40000,
        "design__core__area": 33344.5,
        "design__instance__count__stdcell": 839,
        "design__instance__area__stdcell": 3419.53,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.102552,
        "design__instance__utilization__stdcell": 0.102552,
        "design__instance__count__class:inverter": 11,
        "design__instance__count__class:multi_input_combinational_cell": 289,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 2862,
        "design__instance__count__class:tap_cell": 469,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 32,
        "design__io__hpwl": 2845307,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 8723.02,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 70,
        "design__instance__count__setup_buffer": 23,
        "design__instance__count__hold_buffer": 0,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "antenna_diodes_count": 0,
        "route__net": 386,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 116,
        "route__wirelength__iter:1": 9101,
        "route__drc_errors__iter:2": 50,
        "route__wirelength__iter:2": 9052,
        "route__drc_errors__iter:3": 14,
        "route__wirelength__iter:3": 9028,
        "route__drc_errors__iter:4": 2,
        "route__wirelength__iter:4": 9029,
        "route__drc_errors__iter:5": 0,
        "route__wirelength__iter:5": 9025,
        "route__drc_errors": 0,
        "route__wirelength": 9025,
        "route__vias": 2371,
        "route__vias__singlecut": 2371,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 192.4,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 1,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 1,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 1,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0,
        "timing__hold__ws__corner:min_tt_025C_1v80": 4.396319877022813,
        "timing__setup__ws__corner:min_tt_025C_1v80": 1.4505330680492348,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 1,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0,
        "timing__hold__ws__corner:min_ss_100C_1v60": 4.958864570439712,
        "timing__setup__ws__corner:min_ss_100C_1v60": -2.640433724179959,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": -17.04268596708033,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": -2.640433724179959,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 11,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 1,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 4.1743876203912,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 3.0204679612385603,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 1,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0,
        "timing__hold__ws__corner:max_tt_025C_1v80": 4.416440671511754,
        "timing__setup__ws__corner:max_tt_025C_1v80": 1.3644699090138899,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 1,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0,
        "timing__hold__ws__corner:max_ss_100C_1v60": 4.991358578843434,
        "timing__setup__ws__corner:max_ss_100C_1v60": -2.8235929948921967,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": -18.905109124379287,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": -2.8235929948921967,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 11,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 1,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 4.188535858927953,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 2.960900497479849,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 1,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count": 1,
        "timing__unannotated_net_filtered__count": 0,
        "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79987,
        "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79998,
        "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000131036,
        "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000131671,
        "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 1.8163e-05,
        "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000131671,
        "design_powergrid__voltage__worst": 0.000131671,
        "design_powergrid__voltage__worst__net:VPWR": 1.79987,
        "design_powergrid__drop__worst": 0.000131671,
        "design_powergrid__drop__worst__net:VPWR": 0.000131036,
        "design_powergrid__voltage__worst__net:VGND": 0.000131671,
        "design_powergrid__drop__worst__net:VGND": 0.000131671,
        "ir__voltage__worst": 1.8,
        "ir__drop__avg": 1.86e-05,
        "ir__drop__worst": 0.000131,
        "design__xor_difference__count": 0,
        "magic__drc_error__count": 0,
        "klayout__drc_error__count": 0
    }
}