# Copyright (c) 2001-2018 Intel Corporation
#  
# Permission is hereby granted, free of charge, to any person obtaining a
# copy of this software and associated documentation files (the
# "Software"), to deal in the Software without restriction, including
# without limitation the rights to use, copy, modify, merge, publish,
# distribute, sublicense, and/or sell copies of the Software, and to
# permit persons to whom the Software is furnished to do so, subject to
# the following conditions:
#  
# The above copyright notice and this permission notice shall be included
# in all copies or substantial portions of the Software.
#  
# THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
# OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
# MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
# IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY
# CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
# TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
# SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

# set asynchronous clock domains
set_false_path -from {u_top|design_core|ddr4_status_bus|u_synch_fail|d[0]} -to {u_top|design_core|ddr4_status_bus|u_synch_fail|c[0]}
set_false_path -from {u_top|design_core|ddr4_status_bus|u_synch_success|d[0]} -to {u_top|design_core|ddr4_status_bus|u_synch_success|c[0]}
set_clock_groups -asynchronous -group [get_clocks {u_top|ddr4_emif|ddr4_ctlr_emif_0_core_usr_clk}] -group [get_clocks {u_top|design_core|top_iopll|top_iopll_0|outclk_250mhz}]
set_false_path -from {u_top|design_core|ddr4_status_bus|u_synch_fail|c[2]} -to {u_top|design_core|ddr4_calibration_interface|pcie_subsystem_pio_0|readdata[0]}
set_false_path -from {u_top|design_core|ddr4_status_bus|u_synch_success|c[2]} -to {u_top|design_core|ddr4_calibration_interface|pcie_subsystem_pio_0|readdata[1]}
set_false_path -to {u_top|ddr4_emif|ddr4_ctlr_emif_0|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0}
set_false_path -from {u_top|a10_pcie|a10_pcie|g_rst_sync.syncrstn_avmm_sriov.app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl|sync_rst[0]} -to {u_top|ddr4_emif|ddr4_ctlr_emif_0|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~_Duplicate_1~hmc_reg0}

# added by RR 
set_false_path -from [get_clocks {u_top|a10_pcie|wys~CORE_CLK_OUT}] -to [get_clocks {u_top|ddr4_emif|ddr4_ctlr_emif_0_core_usr_clk}]
#set_false_path -from {u_top|a10_pcie|a10_pcie|g_rst_sync.syncrstn_avmm_sriov.app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl|sync_rst[0]} -to {u_top|rst_controller_005|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}
#set_false_path -from {u_top|a10_pcie|a10_pcie|g_rst_sync.syncrstn_avmm_sriov.app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl|sync_rst[0]} -to {u_top|rst_controller_007|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}
#set_false_path -from {u_top|ddr4_emif|ddr4_ctlr_emif_0|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor} -to {u_top|rst_controller_004|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]}

set_false_path -from {u_top|ddr4_status_bus|u_synch_fail|d[0]} -to {u_top|ddr4_status_bus|u_synch_fail|c[0]}
set_false_path -from {u_top|ddr4_status_bus|u_synch_success|d[0]} -to {u_top|ddr4_status_bus|u_synch_success|c[0]}