Fitter Retime Stage Report for Example-Project
Fri Sep 20 15:28:44 2024
Quartus Prime Version 24.1.0 Build 115 03/21/2024 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Hyper-Retimer Settings
  3. Reset Sequence Requirement
  4. Retiming Limit Summary
  5. Critical Chain Summary for Transfer from clocks|iopll_0_outclk0 to inst_ddr4|emif_fm_0_core_usr_clk
  6. Critical Chain Summary for Clock Domain inst_ddr4|emif_fm_0_core_usr_clk
  7. Transfer from inst_ddr4|emif_fm_0_core_usr_clk to clocks|iopll_0_outclk0 (Meets timing requirements: No further analysis performed.)
  8. Transfer from inst_ddr4|emif_fm_0_core_usr_clk to inst_ddr4|emif_fm_0_phy_clk_l_0 (Meets timing requirements: No further analysis performed.)
  9. Transfer from inst_ddr4|emif_fm_0_phy_clk_l_0 to inst_ddr4|emif_fm_0_core_usr_clk (Meets timing requirements: No further analysis performed.)
 10. Transfer from inst_ddr4|emif_fm_0_core_usr_clk to inst_ddr4|emif_fm_0_phy_clk_0 (Meets timing requirements: No further analysis performed.)
 11. Clock Domain clocks|iopll_0_outclk0 (Meets timing requirements: No further analysis performed.)
 12. Clock Domain altera_reserved_tck (Meets timing requirements: No further analysis performed.)
 13. Transfer from inst_ddr4|emif_fm_0_phy_clk_0 to inst_ddr4|emif_fm_0_core_usr_clk (Meets timing requirements: No further analysis performed.)
 14. Retime Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the Intel FPGA Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------+
; Hyper-Retimer Settings                           ;
+------------------------+---------+---------------+
; Option                 ; Setting ; Default Value ;
+------------------------+---------+---------------+
; Enable Auto-Pipelining ; On      ; On            ;
+------------------------+---------+---------------+


+----------------------------------------------------------------+
; Reset Sequence Requirement                                     ;
+----------------------------------+-----------------------------+
; Clock Name                       ; Number of additional cycles ;
+----------------------------------+-----------------------------+
; clocks|iopll_0_refclk            ; 0                           ;
; clocks|iopll_0_n_cnt_clk         ; 0                           ;
; clocks|iopll_0_m_cnt_clk         ; 0                           ;
; clocks|iopll_0_outclk0           ; 0                           ;
; inst_ddr4|emif_fm_0_ref_clock    ; 0                           ;
; inst_ddr4|emif_fm_0_vco_clk      ; 0                           ;
; inst_ddr4|emif_fm_0_vco_clk_1    ; 0                           ;
; inst_ddr4|emif_fm_0_vco_clk_2    ; 0                           ;
; inst_ddr4|emif_fm_0_vco_clk_3    ; 0                           ;
; inst_ddr4|emif_fm_0_core_usr_clk ; 2                           ;
; inst_ddr4|emif_fm_0_phy_clk_0    ; 0                           ;
; inst_ddr4|emif_fm_0_phy_clk_1    ; 0                           ;
; inst_ddr4|emif_fm_0_phy_clk_2    ; 0                           ;
; inst_ddr4|emif_fm_0_phy_clk_3    ; 0                           ;
; inst_ddr4|emif_fm_0_phy_clk_l_0  ; 0                           ;
; inst_ddr4|emif_fm_0_phy_clk_l_1  ; 0                           ;
; inst_ddr4|emif_fm_0_phy_clk_l_2  ; 0                           ;
; inst_ddr4|emif_fm_0_phy_clk_l_3  ; 0                           ;
; inst_ddr4|emif_fm_0_wf_clk_0     ; 0                           ;
; inst_ddr4|emif_fm_0_wf_clk_1     ; 0                           ;
; inst_ddr4|emif_fm_0_wf_clk_2     ; 0                           ;
; inst_ddr4|emif_fm_0_wf_clk_3     ; 0                           ;
; inst_ddr4|emif_fm_0_wf_clk_4     ; 0                           ;
; inst_ddr4|emif_fm_0_wf_clk_5     ; 0                           ;
; inst_ddr4|emif_fm_0_wf_clk_6     ; 0                           ;
; inst_ddr4|emif_fm_0_wf_clk_7     ; 0                           ;
; inst_ddr4|emif_fm_0_wf_clk_8     ; 0                           ;
; inst_ddr4|emif_fm_0_wf_clk_9     ; 0                           ;
; inst_ddr4|emif_fm_0_wf_clk_10    ; 0                           ;
; inst_ddr4|emif_fm_0_wf_clk_11    ; 0                           ;
; inst_ddr4|emif_fm_0_wf_clk_12    ; 0                           ;
; ddr4_dqs_p[0]_IN                 ; 0                           ;
; ddr4_dqs_p[1]_IN                 ; 0                           ;
; ddr4_dqs_p[2]_IN                 ; 0                           ;
; ddr4_dqs_p[3]_IN                 ; 0                           ;
; ddr4_dqs_p[4]_IN                 ; 0                           ;
; ddr4_dqs_p[5]_IN                 ; 0                           ;
; ddr4_dqs_p[6]_IN                 ; 0                           ;
; ddr4_dqs_p[7]_IN                 ; 0                           ;
; ddr4_dqs_p[8]_IN                 ; 0                           ;
; altera_reserved_tck              ; 0                           ;
+----------------------------------+-----------------------------+
Note: Due to retiming optimizations, a clock domain may require a longer reset sequence to ensure correct functionality.  The table above indicates the minimum number of additional reset sequence cycles needed for each clock domain.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Retiming Limit Summary                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock Transfer                                                                    ; Limiting Reason                                           ; Recommendation                                                                                                                    ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Transfer from clocks|iopll_0_outclk0 to inst_ddr4|emif_fm_0_core_usr_clk          ; Insufficient Registers                                    ; See the Fast Forward Timing Closure Recommendations report for step-by-step suggestions for RTL changes and estimated performance ;
; Clock Domain inst_ddr4|emif_fm_0_core_usr_clk                                     ; Insufficient Registers                                    ; See the Fast Forward Timing Closure Recommendations report for step-by-step suggestions for RTL changes and estimated performance ;
; Transfer from inst_ddr4|emif_fm_0_core_usr_clk to clocks|iopll_0_outclk0          ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from inst_ddr4|emif_fm_0_core_usr_clk to inst_ddr4|emif_fm_0_phy_clk_l_0 ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from inst_ddr4|emif_fm_0_phy_clk_l_0 to inst_ddr4|emif_fm_0_core_usr_clk ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from inst_ddr4|emif_fm_0_core_usr_clk to inst_ddr4|emif_fm_0_phy_clk_0   ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Clock Domain clocks|iopll_0_outclk0                                               ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Clock Domain altera_reserved_tck                                                  ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from inst_ddr4|emif_fm_0_phy_clk_0 to inst_ddr4|emif_fm_0_core_usr_clk   ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+


Critical Chain Summary for Transfer from clocks|iopll_0_outclk0 to inst_ddr4|emif_fm_0_core_usr_clk
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recommendations for Critical Chain                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recommendation                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; The critical chain is limited by: Insufficient Registers                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                    ;
; Reduce the delay of 'Long Paths' in the chain                                                                                                                                                                                                                      ;
;   or insert more pipeline stages for 'Long Paths' in the chain                                                                                                                                                                                                     ;
;   or remove retiming restrictions                                                                                                                                                                                                                                  ;
;    Refer to <a href='https://www.intel.com/content/www/us/en/docs/programmable/683353/current/insufficient-registers.html'>Insufficient Registers</a> in the <i>Intel Hyperflex Architecture High-Performance Design Handbook</i> for more information.            ;
;                                                                                                                                                                                                                                                                    ;
; Retiming Restrictions at Register #1:                                                                                                                                                                                                                              ;
;  axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_aw|data_q[253][90]                                                                                                                                                                                          ;
;   Node is a path end-point with two or more different timing requirements                                                                                                                                                                                          ;
;    Timing Relationship #1 was 1 ps                                                                                                                                                                                                                                 ;
;     From axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_aw|data_q[253][90]                                                                                                                                                                                  ;
;    Timing Relationship #2 was 20000 ps                                                                                                                                                                                                                             ;
;   Node is a path end-point that belongs to a cross-clock transfer                                                                                                                                                                                                  ;
;    Cross-Clock transfer is found at the node's fanouts                                                                                                                                                                                                             ;
;     From clock: clocks|iopll_0_outclk0                                                                                                                                                                                                                             ;
;     To clock: inst_ddr4|emif_fm_0_core_usr_clk                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                    ;
; Retiming Restrictions at Register #2:                                                                                                                                                                                                                              ;
;  axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_aw|i_spill_register|gen_spill_reg.a_data_q[90]                                                                                                                                                              ;
;   Node uses an asynchronous clear port                                                                                                                                                                                                                             ;
;   Node is a path end-point with two or more different timing requirements                                                                                                                                                                                          ;
;    Timing Relationship #1 was 1 ps                                                                                                                                                                                                                                 ;
;     To axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_aw|i_spill_register|gen_spill_reg.a_data_q[90]                                                                                                                                                        ;
;    Timing Relationship #2 was 3333 ps                                                                                                                                                                                                                              ;
;   Node is a path end-point that belongs to a cross-clock transfer                                                                                                                                                                                                  ;
;    Cross-Clock transfer is found at the node's fanins                                                                                                                                                                                                              ;
;     From clock: clocks|iopll_0_outclk0                                                                                                                                                                                                                             ;
;     To clock: inst_ddr4|emif_fm_0_core_usr_clk                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                    ;
; Retiming Restriction: Metastability Synchronizer                                                                                                                                                                                                                   ;
;  Add additional pipeline stages to isolate the register(s), to allow retiming optimizations to improve performance                                                                                                                                                 ;
;  or set Synchronization Register Chain Length to 1 if evaluating IP module performance                                                                                                                                                                             ;
;   axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_aw|i_spill_register|gen_spill_reg.a_data_q[90]                                                                                                                                                             ;
;    Refer to <a href='https://www.intel.com/content/www/us/en/docs/programmable/683353/current/hyper-pipelining-add-pipeline-registers.html'>Hyper-Pipelining</a> in the <i>Intel Hyperflex Architecture High-Performance Design Handbook</i> for more information. ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Critical Chain Details                                                                                                                                                                    ;
+----------------------+------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+
; Path Info            ; Register                     ; Register ID ; Element                                                                                                               ;
+----------------------+------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+
; Retiming Restriction ; ALM Register                 ; #1          ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_aw|data_q[253][90]                                              ;
; Long Path (Critical) ;                              ;             ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_aw|data_q[253][90]|q                                            ;
; Long Path (Critical) ;                              ;             ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_aw|data_q[253][90]~LAB_RE_X180_Y51_N0_I94                       ;
; Long Path (Critical) ;                              ;             ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_aw|data_q[253][90]~C1_X180_Y51_N0_I6                            ;
; Long Path (Critical) ;                              ;             ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_aw|data_q[253][90]~LOCAL_INTERCONNECT_X180_Y52_N0_I18           ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_aw|data_q[253][90]~BLOCK_INPUT_MUX_PASSTHROUGH_X180_Y52_N0_I35  ;
; Long Path (Critical) ;                              ;             ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_aw|data_q[253][90]~LAB_RE_X180_Y52_N0_I39                       ;
; Long Path (Critical) ;                              ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_aw|Mux_80~1489|dataf                                            ;
; Long Path (Critical) ;                              ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_aw|Mux_80~1489|combout                                          ;
; Long Path (Critical) ;                              ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_aw|Mux_80~1489~_LAB_RE_X180_Y52_N0_I138                         ;
; Long Path (Critical) ;                              ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_aw|Mux_80~1489~_C1_X180_Y52_N0_I14                              ;
; Long Path (Critical) ;                              ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_aw|Mux_80~1489~_C1_X180_Y53_N0_I14                              ;
; Long Path (Critical) ;                              ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_aw|Mux_80~1489~_LOCAL_INTERCONNECT_X180_Y54_N0_I37              ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_aw|Mux_80~1489~_BLOCK_INPUT_MUX_PASSTHROUGH_X180_Y54_N0_I8      ;
; Long Path (Critical) ;                              ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_aw|Mux_80~1489~_LAB_RE_X180_Y54_N0_I10                          ;
; Long Path (Critical) ;                              ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_aw|Mux_80~1491|datac                                            ;
; Long Path (Critical) ;                              ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_aw|Mux_80~1491|combout                                          ;
; Long Path (Critical) ;                              ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_aw|Mux_80~1491~_LAB_RE_X180_Y54_N0_I95                          ;
; Long Path (Critical) ;                              ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_aw|Mux_80~1491~_R0_X180_Y54_N0_I11                              ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_aw|Mux_80~1491~_R12_X181_Y54_N0_I2                              ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_aw|Mux_80~1491~_C8_X192_Y54_N0_I1                               ;
; Long Path (Critical) ;                              ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_aw|Mux_80~1491~_R0_X192_Y62_N0_I18                              ;
; Long Path (Critical) ;                              ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_aw|Mux_80~1491~_R1_X193_Y62_N0_I20                              ;
; Long Path (Critical) ;                              ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_aw|Mux_80~1491~_R2_X194_Y62_N0_I10                              ;
; Long Path (Critical) ;                              ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_aw|Mux_80~1491~_LOCAL_INTERCONNECT_X195_Y62_N0_I56              ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_aw|Mux_80~1491~_BLOCK_INPUT_MUX_PASSTHROUGH_X195_Y62_N0_I38     ;
; Long Path (Critical) ;                              ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_aw|Mux_80~1491~_LAB_RE_X195_Y62_N0_I38                          ;
; Long Path (Critical) ;                              ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_aw|Mux_80~1507xsyn|datag                                        ;
; Long Path (Critical) ;                              ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_aw|Mux_80~1507xsyn|combout                                      ;
; Long Path (Critical) ;                              ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_aw|Mux_80~1507xsyn~_LAB_RE_X195_Y62_N0_I138                     ;
; Long Path (Critical) ;                              ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_aw|Mux_80~1507xsyn~_R1_X196_Y62_N0_I16                          ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_aw|Mux_80~1507xsyn~_R12_X197_Y62_N0_I2                          ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_aw|Mux_80~1507xsyn~_C8_X208_Y62_N0_I1                           ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_aw|Mux_80~1507xsyn~_C8_X208_Y70_N0_I1                           ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_aw|Mux_80~1507xsyn~_C8_X208_Y78_N0_I1                           ;
; Long Path (Critical) ;                              ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_aw|Mux_80~1507xsyn~_R0_X208_Y86_N0_I18                          ;
; Long Path (Critical) ;                              ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_aw|Mux_80~1507xsyn~_R1_X209_Y86_N0_I20                          ;
; Long Path (Critical) ;                              ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_aw|Mux_80~1507xsyn~_C1_X209_Y85_N0_I21                          ;
; Long Path (Critical) ;                              ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_aw|Mux_80~1507xsyn~_LOCAL_INTERCONNECT_X209_Y85_N0_I43          ;
; Long Path (Critical) ; Bypassed Hyper-Register      ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_aw|Mux_80~1507xsyn~_BLOCK_INPUT_MUX_PASSTHROUGH_X209_Y85_N0_I11 ;
; Long Path (Critical) ;                              ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_aw|Mux_80~1507xsyn~_LAB_RE_X209_Y85_N0_I15                      ;
; Long Path (Critical) ;                              ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_aw|Mux_80~1529|dataf                                            ;
; Long Path (Critical) ;                              ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_aw|Mux_80~1529|combout                                          ;
; Long Path (Critical) ;                              ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_aw|i_spill_register|gen_spill_reg.a_data_q[90]|d                ;
; Retiming Restriction ; REG (Metastability required) ; #2          ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_aw|i_spill_register|gen_spill_reg.a_data_q[90]                  ;
+----------------------+------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+



Critical Chain Summary for Clock Domain inst_ddr4|emif_fm_0_core_usr_clk
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recommendations for Critical Chain                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recommendation                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; The critical chain is limited by: Insufficient Registers                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                         ;
; Reduce the delay of 'Long Paths' in the chain                                                                                                                                                                                                           ;
;   or insert more pipeline stages for 'Long Paths' in the chain                                                                                                                                                                                          ;
;   or remove retiming restrictions                                                                                                                                                                                                                       ;
;    Refer to <a href='https://www.intel.com/content/www/us/en/docs/programmable/683353/current/insufficient-registers.html'>Insufficient Registers</a> in the <i>Intel Hyperflex Architecture High-Performance Design Handbook</i> for more information. ;
;                                                                                                                                                                                                                                                         ;
; Retiming Restrictions at Register #1:                                                                                                                                                                                                                   ;
;  axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.a_full_q~DUPLICATE                                                                                                                                              ;
;   Node uses an asynchronous clear port                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                         ;
; Retiming Restrictions at Register #2:                                                                                                                                                                                                                   ;
;  axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.b_data_q[93]                                                                                                                                                    ;
;   Node uses an asynchronous clear port                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Critical Chain Details                                                                                                                                                                                                            ;
+----------------------+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Info            ; Register                ; Register ID ; Element                                                                                                                                                            ;
+----------------------+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Retiming Restriction ; ALM Register            ; #1          ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.a_full_q~DUPLICATE                                                          ;
; Long Path (Critical) ;                         ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.a_full_q~DUPLICATE|q                                                        ;
; Long Path (Critical) ;                         ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.a_full_q~DUPLICATE~_LAB_RE_X73_Y115_N0_I111                                 ;
; Long Path (Critical) ;                         ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.a_full_q~DUPLICATE~_C1_X73_Y114_N0_I21                                      ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.a_full_q~DUPLICATE~_R12_X74_Y114_N0_I3                                      ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.a_full_q~DUPLICATE~_R12_X86_Y114_N0_I3                                      ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.a_full_q~DUPLICATE~_R12_X98_Y114_N0_I3                                      ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.a_full_q~DUPLICATE~_R12_X110_Y114_N0_I3                                     ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.a_full_q~DUPLICATE~_R12_X122_Y114_N0_I3                                     ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.a_full_q~DUPLICATE~_R12_X134_Y114_N0_I3                                     ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.a_full_q~DUPLICATE~_R12_X146_Y114_N0_I3                                     ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.a_full_q~DUPLICATE~_C8_X157_Y114_N0_I3                                      ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.a_full_q~DUPLICATE~_C8_X157_Y122_N0_I3                                      ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.a_full_q~DUPLICATE~_C8_X157_Y130_N0_I3                                      ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.a_full_q~DUPLICATE~_C8_X157_Y138_N0_I3                                      ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.a_full_q~DUPLICATE~_C8_X157_Y146_N0_I3                                      ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.a_full_q~DUPLICATE~_C8_X157_Y154_N0_I3                                      ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.a_full_q~DUPLICATE~_R12_X158_Y162_N0_I5                                     ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.a_full_q~DUPLICATE~_C8_X169_Y162_N0_I3                                      ;
; Long Path (Critical) ;                         ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.a_full_q~DUPLICATE~_R0_X169_Y170_N0_I67                                     ;
; Long Path (Critical) ;                         ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.a_full_q~DUPLICATE~_R0_X169_Y170_N0_I14                                     ;
; Long Path (Critical) ;                         ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.a_full_q~DUPLICATE~_R1_X169_Y170_N0_I18                                     ;
; Long Path (Critical) ;                         ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.a_full_q~DUPLICATE~_LOCAL_INTERCONNECT_X168_Y170_N0_I51                     ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.a_full_q~DUPLICATE~_BLOCK_INPUT_MUX_PASSTHROUGH_X168_Y170_N0_I58            ;
; Long Path (Critical) ;                         ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.a_full_q~DUPLICATE~_LAB_RE_X168_Y170_N0_I56                                 ;
; Long Path (Critical) ;                         ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.b_fill~0xsyn|datae                                                          ;
; Long Path (Critical) ;                         ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.b_fill~0xsyn|combout                                                        ;
; Long Path (Critical) ;                         ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.b_fill~0xsyn~_LAB_RE_X168_Y170_N0_I118                                      ;
; Long Path (Critical) ;                         ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.b_fill~0xsyn~_LOCAL_INTERCONNECT_X168_Y170_N0_I62                           ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.b_fill~0xsyn~_BLOCK_INPUT_MUX_PASSTHROUGH_X168_Y170_N0_I75                  ;
; Long Path (Critical) ;                         ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.b_fill~0xsyn~_LAB_RE_X168_Y170_N0_I79                                       ;
; Long Path (Critical) ;                         ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.b_fill~0xsyn_2|dataf                                                        ;
; Long Path (Critical) ;                         ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.b_fill~0xsyn_2|combout                                                      ;
; Long Path (Critical) ;                         ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.b_fill~0xsyn_2~cw_la_lab/lab_lut6outb[4]                                    ;
; Long Path (Critical) ;                         ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.b_fill~0xsyn_2~_LAB_RE_X168_Y170_N0_I148                                    ;
; Long Path (Critical) ;                         ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.b_fill~0xsyn_2~_R1_X168_Y170_N0_I36                                         ;
; Long Path (Critical) ;                         ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.b_fill~0xsyn_2~_R0_X167_Y170_N0_I62                                         ;
; Long Path (Critical) ;                         ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.b_fill~0xsyn_2~_R0_X167_Y170_N0_I43                                         ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.b_fill~0xsyn_2~_R12_X156_Y170_N0_I0                                         ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.b_fill~0xsyn_2~_C8_X155_Y162_N0_I0                                          ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.b_fill~0xsyn_2~_R12_X144_Y162_N0_I0                                         ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.b_fill~0xsyn_2~_R12_X132_Y162_N0_I0                                         ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.b_fill~0xsyn_2~_R12_X120_Y162_N0_I0                                         ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.b_fill~0xsyn_2~_R12_X108_Y162_N0_I0                                         ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.b_fill~0xsyn_2~_R12_X96_Y162_N0_I0                                          ;
; Long Path (Critical) ;                         ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.b_fill~0xsyn_2~_R0_X95_Y162_N0_I12                                          ;
; Long Path (Critical) ;                         ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.b_fill~0xsyn_2~_R0_X95_Y162_N0_I48                                          ;
; Long Path (Critical) ;                         ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.b_fill~0xsyn_2~_C1_X95_Y161_N0_I17                                          ;
; Long Path (Critical) ;                         ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.b_fill~0xsyn_2~_LOCAL_INTERCONNECT_X95_Y161_N0_I36                          ;
; Long Path (Critical) ;                         ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.b_fill~0xsyn_2~_BLOCK_INPUT_MUX_PASSTHROUGH_X95_Y161_N0_I82                 ;
; Long Path (Critical) ;                         ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.b_fill~0xsyn_2~_LAB_RE_X95_Y161_N0_I80                                      ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.b_data_q[69]~xbothalf/xale0/xcw_ml_le_regctrl/xcw_la_le_regctrl_reg/nce_out ;
; Long Path (Critical) ;                         ;             ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.b_data_q[93]|ena                                                            ;
; Retiming Restriction ; ALM Register            ; #2          ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_w|i_spill_register|gen_spill_reg.b_data_q[93]                                                                ;
+----------------------+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Transfer from inst_ddr4|emif_fm_0_core_usr_clk to clocks|iopll_0_outclk0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from inst_ddr4|emif_fm_0_core_usr_clk to inst_ddr4|emif_fm_0_phy_clk_l_0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from inst_ddr4|emif_fm_0_phy_clk_l_0 to inst_ddr4|emif_fm_0_core_usr_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from inst_ddr4|emif_fm_0_core_usr_clk to inst_ddr4|emif_fm_0_phy_clk_0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain clocks|iopll_0_outclk0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain altera_reserved_tck (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from inst_ddr4|emif_fm_0_phy_clk_0 to inst_ddr4|emif_fm_0_core_usr_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


+-----------------+
; Retime Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 24.1.0 Build 115 03/21/2024 SC Pro Edition
    Info: Copyright (C) 2024  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the Intel FPGA Software License Subscription Agreements 
    Info: on the Quartus Prime software download page.
    Info: Processing started: Fri Sep 20 15:13:53 2024
    Info: System process ID: 1637847
Info: Command: quartus_fit Example-Project
Info: qfit2_default_script.tcl version: #1
Info: Project  = Example-Project
Info: Revision = Example-Project
Info (17966): Starting Hyper-Retimer operations.
Info (17968): Completed Hyper-Retimer operations.
Info (18821): Fitter Hyper-Retimer operations ending: elapsed time is 00:00:30
Info (22793): The Timing Analyzer is analyzing 4 combinational loops as latches. To see the list of latches that were not entered as explicit comb loops in design files, view the "User-Specified and Inferred Latches" table in the Synthesis report.
Info: Adding default timing constraints to JTAG signals.  This will help to achieve basic functionality since no such constraints were provided by the user.


