Analysis & Synthesis report for Calculator
<<<<<<< HEAD
Sun Nov 02 19:32:08 2014
=======
Fri Oct 31 09:58:54 2014
>>>>>>> origin/master
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Port Connectivity Checks: "register8b:reg1"
 12. Port Connectivity Checks: "FFT:FFT1"
 13. Post-Synthesis Netlist Statistics for Top Partition
 14. Elapsed Time Per Partition
 15. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
<<<<<<< HEAD
; Analysis & Synthesis Status        ; Successful - Sun Nov 02 19:32:08 2014      ;
; Quartus II 64-Bit Version          ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name                      ; Calculator                                 ;
; Top-level Entity Name              ; ULA                                        ;
; Family                             ; Cyclone IV GX                              ;
; Total logic elements               ; 108                                        ;
;     Total combinational functions  ; 108                                        ;
;     Dedicated logic registers      ; 9                                          ;
; Total registers                    ; 9                                          ;
; Total pins                         ; 27                                         ;
=======
; Analysis & Synthesis Status        ; Successful - Fri Oct 31 09:58:54 2014      ;
; Quartus II 64-Bit Version          ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name                      ; Calculator                                 ;
; Top-level Entity Name              ; adder7b                                    ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 14                                         ;
;     Total combinational functions  ; 14                                         ;
;     Dedicated logic registers      ; 0                                          ;
; Total registers                    ; 0                                          ;
; Total pins                         ; 22                                         ;
>>>>>>> origin/master
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
<<<<<<< HEAD
; Top-level entity name                                                      ; ULA                ; Calculator         ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
=======
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; adder7b            ; Calculator         ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
>>>>>>> origin/master
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


<<<<<<< HEAD
Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                           ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                    ; Library ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------+---------+
; FFT.vhd                          ; yes             ; User VHDL File  ; D:/gitHub/Circuitos/Projeto2/FFT.vhd            ;         ;
; andFunction.vhd                  ; yes             ; User VHDL File  ; D:/gitHub/Circuitos/Projeto2/andFunction.vhd    ;         ;
; FFD.vhd                          ; yes             ; User VHDL File  ; D:/gitHub/Circuitos/Projeto2/FFD.vhd            ;         ;
; halfAdder.vhd                    ; yes             ; User VHDL File  ; D:/gitHub/Circuitos/Projeto2/halfAdder.vhd      ;         ;
; fullAdder.vhd                    ; yes             ; User VHDL File  ; D:/gitHub/Circuitos/Projeto2/fullAdder.vhd      ;         ;
; adder7b.vhd                      ; yes             ; User VHDL File  ; D:/gitHub/Circuitos/Projeto2/adder7b.vhd        ;         ;
; orFunction.vhd                   ; yes             ; User VHDL File  ; D:/gitHub/Circuitos/Projeto2/orFunction.vhd     ;         ;
; halfSubtractor.vhd               ; yes             ; User VHDL File  ; D:/gitHub/Circuitos/Projeto2/halfSubtractor.vhd ;         ;
; fullSubtractor.vhd               ; yes             ; User VHDL File  ; D:/gitHub/Circuitos/Projeto2/fullSubtractor.vhd ;         ;
; subtractor7b.vhd                 ; yes             ; User VHDL File  ; D:/gitHub/Circuitos/Projeto2/subtractor7b.vhd   ;         ;
; ULA.vhd                          ; yes             ; User VHDL File  ; D:/gitHub/Circuitos/Projeto2/ULA.vhd            ;         ;
; register8b.vhd                   ; yes             ; User VHDL File  ; D:/gitHub/Circuitos/Projeto2/register8b.vhd     ;         ;
; mux4to1.vhd                      ; yes             ; User VHDL File  ; D:/gitHub/Circuitos/Projeto2/mux4to1.vhd        ;         ;
; UFA.vhd                          ; yes             ; User VHDL File  ; D:/gitHub/Circuitos/Projeto2/UFA.vhd            ;         ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 27               ;
; DSP block 9-bit elements ; 0                ;
; Maximum fan-out node     ; S[0]~input       ;
; Maximum fan-out          ; 16               ;
; Total fan-out            ; 369              ;
; Average fan-out          ; 2.16             ;
+--------------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                               ;
+---------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------+--------------+
; Compilation Hierarchy Node      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                      ; Library Name ;
+---------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------+--------------+
; |ULA                            ; 108 (1)           ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 27   ; 0            ; |ULA                                                     ; work         ;
;    |FFT:FFT1|                   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ULA|FFT:FFT1                                            ; work         ;
;    |UFA:ufa1|                   ; 105 (8)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ULA|UFA:ufa1                                            ; work         ;
;       |Mux4to1:mux1|            ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ULA|UFA:ufa1|Mux4to1:mux1                               ; work         ;
;       |adder7b:adder|           ; 27 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ULA|UFA:ufa1|adder7b:adder                              ; work         ;
;          |fullAdder:fa0|        ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ULA|UFA:ufa1|adder7b:adder|fullAdder:fa0                ; work         ;
;          |fullAdder:fa1|        ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ULA|UFA:ufa1|adder7b:adder|fullAdder:fa1                ; work         ;
;          |fullAdder:fa2|        ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ULA|UFA:ufa1|adder7b:adder|fullAdder:fa2                ; work         ;
;          |fullAdder:fa3|        ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ULA|UFA:ufa1|adder7b:adder|fullAdder:fa3                ; work         ;
;          |fullAdder:fa4|        ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ULA|UFA:ufa1|adder7b:adder|fullAdder:fa4                ; work         ;
;          |fullAdder:fa5|        ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ULA|UFA:ufa1|adder7b:adder|fullAdder:fa5                ; work         ;
;          |halfAdder:ha|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ULA|UFA:ufa1|adder7b:adder|halfAdder:ha                 ; work         ;
;       |andFunction:and1|        ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ULA|UFA:ufa1|andFunction:and1                           ; work         ;
;       |orFunction:or1|          ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ULA|UFA:ufa1|orFunction:or1                             ; work         ;
;       |subtractor7b:subtractor| ; 27 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ULA|UFA:ufa1|subtractor7b:subtractor                    ; work         ;
;          |fullSubtractor:fs0|   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ULA|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0 ; work         ;
;          |fullSubtractor:fs1|   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ULA|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1 ; work         ;
;          |fullSubtractor:fs2|   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ULA|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2 ; work         ;
;          |fullSubtractor:fs3|   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ULA|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3 ; work         ;
;          |fullSubtractor:fs4|   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ULA|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4 ; work         ;
;          |fullSubtractor:fs5|   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ULA|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5 ; work         ;
;          |halfSubtractor:hs|    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ULA|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs  ; work         ;
;    |register8b:reg1|            ; 1 (1)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ULA|register8b:reg1                                     ; work         ;
;       |FFD:ff0|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ULA|register8b:reg1|FFD:ff0                             ; work         ;
;       |FFD:ff1|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ULA|register8b:reg1|FFD:ff1                             ; work         ;
;       |FFD:ff2|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ULA|register8b:reg1|FFD:ff2                             ; work         ;
;       |FFD:ff3|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ULA|register8b:reg1|FFD:ff3                             ; work         ;
;       |FFD:ff4|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ULA|register8b:reg1|FFD:ff4                             ; work         ;
;       |FFD:ff5|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ULA|register8b:reg1|FFD:ff5                             ; work         ;
;       |FFD:ff6|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ULA|register8b:reg1|FFD:ff6                             ; work         ;
;       |FFD:ff7|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ULA|register8b:reg1|FFD:ff7                             ; work         ;
+---------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------+--------------+
=======
+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                             ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                      ; Library ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------------+---------+
; halfAdder.vhd                    ; yes             ; User VHDL File  ; C:/Users/Helder/Documents/GitHub/Circuitos/Projeto2/halfAdder.vhd ;         ;
; fullAdder.vhd                    ; yes             ; User VHDL File  ; C:/Users/Helder/Documents/GitHub/Circuitos/Projeto2/fullAdder.vhd ;         ;
; adder7b.vhd                      ; yes             ; User VHDL File  ; C:/Users/Helder/Documents/GitHub/Circuitos/Projeto2/adder7b.vhd   ;         ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------------+---------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimated Total logic elements              ; 14                 ;
;                                             ;                    ;
; Total combinational functions               ; 14                 ;
; Logic element usage by number of LUT inputs ;                    ;
;     -- 4 input functions                    ; 4                  ;
;     -- 3 input functions                    ; 8                  ;
;     -- <=2 input functions                  ; 2                  ;
;                                             ;                    ;
; Logic elements by mode                      ;                    ;
;     -- normal mode                          ; 14                 ;
;     -- arithmetic mode                      ; 0                  ;
;                                             ;                    ;
; Total registers                             ; 0                  ;
;     -- Dedicated logic registers            ; 0                  ;
;     -- I/O registers                        ; 0                  ;
;                                             ;                    ;
; I/O pins                                    ; 22                 ;
; Embedded Multiplier 9-bit elements          ; 0                  ;
; Maximum fan-out node                        ; fullAdder:fa0|Co~0 ;
; Maximum fan-out                             ; 3                  ;
; Total fan-out                               ; 74                 ;
; Average fan-out                             ; 1.28               ;
+---------------------------------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                            ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name    ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------+--------------+
; |adder7b                   ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 22   ; 0            ; |adder7b               ; work         ;
;    |fullAdder:fa0|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder7b|fullAdder:fa0 ; work         ;
;    |fullAdder:fa1|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder7b|fullAdder:fa1 ; work         ;
;    |fullAdder:fa2|         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder7b|fullAdder:fa2 ; work         ;
;    |fullAdder:fa3|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder7b|fullAdder:fa3 ; work         ;
;    |fullAdder:fa4|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder7b|fullAdder:fa4 ; work         ;
;    |fullAdder:fa5|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder7b|fullAdder:fa5 ; work         ;
;    |halfAdder:ha|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder7b|halfAdder:ha  ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------+--------------+
>>>>>>> origin/master
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                   ;
+--------------------------------------------------------+---------------------+------------------------+
; Latch Name                                             ; Latch Enable Signal ; Free of Timing Hazards ;
+--------------------------------------------------------+---------------------+------------------------+
; UFA:ufa1|andFunction:and1|S[0]                         ; UFA:ufa1|ENand      ; yes                    ;
; UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ; UFA:ufa1|ENsub      ; yes                    ;
; UFA:ufa1|adder7b:adder|halfAdder:ha|S                  ; UFA:ufa1|ENsum      ; yes                    ;
; UFA:ufa1|orFunction:or1|S[0]                           ; UFA:ufa1|ENor       ; yes                    ;
; UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; UFA:ufa1|ENsub      ; yes                    ;
; UFA:ufa1|andFunction:and1|S[1]                         ; UFA:ufa1|ENand      ; yes                    ;
; UFA:ufa1|adder7b:adder|fullAdder:fa0|S                 ; UFA:ufa1|ENsum      ; yes                    ;
; UFA:ufa1|orFunction:or1|S[1]                           ; UFA:ufa1|ENor       ; yes                    ;
; UFA:ufa1|andFunction:and1|S[2]                         ; UFA:ufa1|ENand      ; yes                    ;
; UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; UFA:ufa1|ENsub      ; yes                    ;
; UFA:ufa1|adder7b:adder|fullAdder:fa1|S                 ; UFA:ufa1|ENsum      ; yes                    ;
; UFA:ufa1|orFunction:or1|S[2]                           ; UFA:ufa1|ENor       ; yes                    ;
; UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; UFA:ufa1|ENsub      ; yes                    ;
; UFA:ufa1|andFunction:and1|S[3]                         ; UFA:ufa1|ENand      ; yes                    ;
; UFA:ufa1|adder7b:adder|fullAdder:fa2|S                 ; UFA:ufa1|ENsum      ; yes                    ;
; UFA:ufa1|orFunction:or1|S[3]                           ; UFA:ufa1|ENor       ; yes                    ;
; UFA:ufa1|andFunction:and1|S[4]                         ; UFA:ufa1|ENand      ; yes                    ;
; UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; UFA:ufa1|ENsub      ; yes                    ;
; UFA:ufa1|adder7b:adder|fullAdder:fa3|S                 ; UFA:ufa1|ENsum      ; yes                    ;
; UFA:ufa1|orFunction:or1|S[4]                           ; UFA:ufa1|ENor       ; yes                    ;
; UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; UFA:ufa1|ENsub      ; yes                    ;
; UFA:ufa1|andFunction:and1|S[5]                         ; UFA:ufa1|ENand      ; yes                    ;
; UFA:ufa1|adder7b:adder|fullAdder:fa4|S                 ; UFA:ufa1|ENsum      ; yes                    ;
; UFA:ufa1|orFunction:or1|S[5]                           ; UFA:ufa1|ENor       ; yes                    ;
; UFA:ufa1|andFunction:and1|S[6]                         ; UFA:ufa1|ENand      ; yes                    ;
; UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; UFA:ufa1|ENsub      ; yes                    ;
; UFA:ufa1|adder7b:adder|fullAdder:fa5|S                 ; UFA:ufa1|ENsum      ; yes                    ;
; UFA:ufa1|orFunction:or1|S[6]                           ; UFA:ufa1|ENor       ; yes                    ;
; UFA:ufa1|adder7b:adder|fullAdder:fa5|Co                ; UFA:ufa1|ENsum      ; yes                    ;
; UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; UFA:ufa1|ENsub      ; yes                    ;
; UFA:ufa1|ENand                                         ; UFA:ufa1|Mux4       ; yes                    ;
; UFA:ufa1|ENsub                                         ; UFA:ufa1|Mux4       ; yes                    ;
; UFA:ufa1|ENsum                                         ; UFA:ufa1|Mux8       ; yes                    ;
; UFA:ufa1|ENor                                          ; UFA:ufa1|Mux4       ; yes                    ;
; UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; UFA:ufa1|ENsub      ; yes                    ;
; UFA:ufa1|adder7b:adder|halfAdder:ha|Co                 ; UFA:ufa1|ENsum      ; yes                    ;
; UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; UFA:ufa1|ENsub      ; yes                    ;
; UFA:ufa1|adder7b:adder|fullAdder:fa0|Co                ; UFA:ufa1|ENsum      ; yes                    ;
; UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; UFA:ufa1|ENsub      ; yes                    ;
; UFA:ufa1|adder7b:adder|fullAdder:fa1|Co                ; UFA:ufa1|ENsum      ; yes                    ;
; UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; UFA:ufa1|ENsub      ; yes                    ;
; UFA:ufa1|adder7b:adder|fullAdder:fa2|Co                ; UFA:ufa1|ENsum      ; yes                    ;
; UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; UFA:ufa1|ENsub      ; yes                    ;
; UFA:ufa1|adder7b:adder|fullAdder:fa3|Co                ; UFA:ufa1|ENsum      ; yes                    ;
; UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; UFA:ufa1|ENsub      ; yes                    ;
; UFA:ufa1|adder7b:adder|fullAdder:fa4|Co                ; UFA:ufa1|ENsum      ; yes                    ;
; Number of user-specified and inferred latches = 46     ;                     ;                        ;
+--------------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 9     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |ULA|register8b:reg1|FFD:ff7|Q ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "register8b:reg1" ;
+------+-------+----------+-------------------+
; Port ; Type  ; Severity ; Details           ;
+------+-------+----------+-------------------+
; clr  ; Input ; Info     ; Stuck at GND      ;
+------+-------+----------+-------------------+


+----------------------------------------+
; Port Connectivity Checks: "FFT:FFT1"   ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; t    ; Input ; Info     ; Stuck at VCC ;
+------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
<<<<<<< HEAD
; boundary_port         ; 27                          ;
; cycloneiii_ff         ; 9                           ;
;     plain             ; 9                           ;
; cycloneiii_lcell_comb ; 108                         ;
;     normal            ; 108                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 22                          ;
;         3 data inputs ; 70                          ;
;         4 data inputs ; 15                          ;
;                       ;                             ;
; Max LUT depth         ; 2.00                        ;
; Average LUT depth     ; 1.78                        ;
=======
; boundary_port         ; 22                          ;
; cycloneiii_lcell_comb ; 14                          ;
;     normal            ; 14                          ;
;         2 data inputs ; 2                           ;
;         3 data inputs ; 8                           ;
;         4 data inputs ; 4                           ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 4.32                        ;
>>>>>>> origin/master
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
<<<<<<< HEAD
    Info: Processing started: Sun Nov 02 19:32:06 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file fft.vhd
    Info (12022): Found design unit 1: FFT-bdf_type
    Info (12023): Found entity 1: FFT
=======
    Info: Processing started: Fri Oct 31 09:58:52 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
>>>>>>> origin/master
Info (12021): Found 2 design units, including 1 entities, in source file andfunction.vhd
    Info (12022): Found design unit 1: andFunction-comport
    Info (12023): Found entity 1: andFunction
Info (12021): Found 2 design units, including 1 entities, in source file ffd.vhd
    Info (12022): Found design unit 1: FFD-bdf_type
    Info (12023): Found entity 1: FFD
Info (12021): Found 2 design units, including 1 entities, in source file register7b.vhd
    Info (12022): Found design unit 1: register7b-comport
    Info (12023): Found entity 1: register7b
Info (12021): Found 2 design units, including 1 entities, in source file dataflux.vhd
    Info (12022): Found design unit 1: dataFlux-comport
    Info (12023): Found entity 1: dataFlux
Info (12021): Found 2 design units, including 1 entities, in source file halfadder.vhd
    Info (12022): Found design unit 1: halfAdder-comport
    Info (12023): Found entity 1: halfAdder
Info (12021): Found 2 design units, including 1 entities, in source file fulladder.vhd
    Info (12022): Found design unit 1: fullAdder-comport
    Info (12023): Found entity 1: fullAdder
Info (12021): Found 2 design units, including 1 entities, in source file adder7b.vhd
    Info (12022): Found design unit 1: adder7b-comport
    Info (12023): Found entity 1: adder7b
Info (12021): Found 2 design units, including 1 entities, in source file orfunction.vhd
    Info (12022): Found design unit 1: orFunction-comport
    Info (12023): Found entity 1: orFunction
Info (12021): Found 2 design units, including 1 entities, in source file halfsubtractor.vhd
    Info (12022): Found design unit 1: halfSubtractor-comport
    Info (12023): Found entity 1: halfSubtractor
Info (12021): Found 2 design units, including 1 entities, in source file fullsubtractor.vhd
    Info (12022): Found design unit 1: fullSubtractor-comport
    Info (12023): Found entity 1: fullSubtractor
Info (12021): Found 2 design units, including 1 entities, in source file subtractor7b.vhd
    Info (12022): Found design unit 1: subtractor7b-comport
    Info (12023): Found entity 1: subtractor7b
<<<<<<< HEAD
Info (12021): Found 2 design units, including 1 entities, in source file ula.vhd
    Info (12022): Found design unit 1: ULA-comport
    Info (12023): Found entity 1: ULA
Info (12021): Found 2 design units, including 1 entities, in source file register8b.vhd
    Info (12022): Found design unit 1: register8b-comport
    Info (12023): Found entity 1: register8b
Info (12021): Found 2 design units, including 1 entities, in source file mux4to1.vhd
    Info (12022): Found design unit 1: Mux4to1-comport
    Info (12023): Found entity 1: Mux4to1
Info (12021): Found 2 design units, including 1 entities, in source file demux1to4.vhd
    Info (12022): Found design unit 1: demux1to4-comport
    Info (12023): Found entity 1: demux1to4
Info (12021): Found 2 design units, including 1 entities, in source file ufa.vhd
    Info (12022): Found design unit 1: UFA-comport
    Info (12023): Found entity 1: UFA
Info (12127): Elaborating entity "ULA" for the top level hierarchy
Info (12128): Elaborating entity "UFA" for hierarchy "UFA:ufa1"
Warning (10631): VHDL Process Statement warning at UFA.vhd(61): inferring latch(es) for signal or variable "ENsum", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at UFA.vhd(61): inferring latch(es) for signal or variable "ENsub", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at UFA.vhd(61): inferring latch(es) for signal or variable "ENand", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at UFA.vhd(61): inferring latch(es) for signal or variable "ENor", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "ENor" at UFA.vhd(61)
Info (10041): Inferred latch for "ENand" at UFA.vhd(61)
Info (10041): Inferred latch for "ENsub" at UFA.vhd(61)
Info (10041): Inferred latch for "ENsum" at UFA.vhd(61)
Info (12128): Elaborating entity "adder7b" for hierarchy "UFA:ufa1|adder7b:adder"
Info (12128): Elaborating entity "halfAdder" for hierarchy "UFA:ufa1|adder7b:adder|halfAdder:ha"
Warning (10631): VHDL Process Statement warning at halfAdder.vhd(16): inferring latch(es) for signal or variable "S", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at halfAdder.vhd(16): inferring latch(es) for signal or variable "Co", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "Co" at halfAdder.vhd(16)
Info (10041): Inferred latch for "S" at halfAdder.vhd(16)
Info (12128): Elaborating entity "fullAdder" for hierarchy "UFA:ufa1|adder7b:adder|fullAdder:fa0"
Warning (10631): VHDL Process Statement warning at fullAdder.vhd(15): inferring latch(es) for signal or variable "S", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at fullAdder.vhd(15): inferring latch(es) for signal or variable "Co", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "Co" at fullAdder.vhd(15)
Info (10041): Inferred latch for "S" at fullAdder.vhd(15)
Info (12128): Elaborating entity "subtractor7b" for hierarchy "UFA:ufa1|subtractor7b:subtractor"
Info (12128): Elaborating entity "halfSubtractor" for hierarchy "UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs"
Warning (10631): VHDL Process Statement warning at halfSubtractor.vhd(15): inferring latch(es) for signal or variable "S", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at halfSubtractor.vhd(15): inferring latch(es) for signal or variable "Te", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "Te" at halfSubtractor.vhd(15)
Info (10041): Inferred latch for "S" at halfSubtractor.vhd(15)
Info (12128): Elaborating entity "fullSubtractor" for hierarchy "UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0"
Warning (10631): VHDL Process Statement warning at fullSubtractor.vhd(16): inferring latch(es) for signal or variable "S", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at fullSubtractor.vhd(16): inferring latch(es) for signal or variable "Te", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "Te" at fullSubtractor.vhd(16)
Info (10041): Inferred latch for "S" at fullSubtractor.vhd(16)
Info (12128): Elaborating entity "andFunction" for hierarchy "UFA:ufa1|andFunction:and1"
Warning (10631): VHDL Process Statement warning at andFunction.vhd(17): inferring latch(es) for signal or variable "S", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "S[0]" at andFunction.vhd(17)
Info (10041): Inferred latch for "S[1]" at andFunction.vhd(17)
Info (10041): Inferred latch for "S[2]" at andFunction.vhd(17)
Info (10041): Inferred latch for "S[3]" at andFunction.vhd(17)
Info (10041): Inferred latch for "S[4]" at andFunction.vhd(17)
Info (10041): Inferred latch for "S[5]" at andFunction.vhd(17)
Info (10041): Inferred latch for "S[6]" at andFunction.vhd(17)
Info (10041): Inferred latch for "S[7]" at andFunction.vhd(17)
Info (12128): Elaborating entity "orFunction" for hierarchy "UFA:ufa1|orFunction:or1"
Warning (10631): VHDL Process Statement warning at orFunction.vhd(17): inferring latch(es) for signal or variable "S", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "S[0]" at orFunction.vhd(17)
Info (10041): Inferred latch for "S[1]" at orFunction.vhd(17)
Info (10041): Inferred latch for "S[2]" at orFunction.vhd(17)
Info (10041): Inferred latch for "S[3]" at orFunction.vhd(17)
Info (10041): Inferred latch for "S[4]" at orFunction.vhd(17)
Info (10041): Inferred latch for "S[5]" at orFunction.vhd(17)
Info (10041): Inferred latch for "S[6]" at orFunction.vhd(17)
Info (10041): Inferred latch for "S[7]" at orFunction.vhd(17)
Info (12128): Elaborating entity "Mux4to1" for hierarchy "UFA:ufa1|Mux4to1:mux1"
Info (12128): Elaborating entity "FFT" for hierarchy "FFT:FFT1"
Info (12128): Elaborating entity "register8b" for hierarchy "register8b:reg1"
Info (12128): Elaborating entity "FFD" for hierarchy "register8b:reg1|FFD:ff0"
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 135 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 108 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 615 megabytes
    Info: Processing ended: Sun Nov 02 19:32:08 2014
    Info: Elapsed time: 00:00:02
=======
Info (12127): Elaborating entity "adder7b" for the top level hierarchy
Info (12128): Elaborating entity "halfAdder" for hierarchy "halfAdder:ha"
Info (12128): Elaborating entity "fullAdder" for hierarchy "fullAdder:fa0"
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 36 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 14 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 605 megabytes
    Info: Processing ended: Fri Oct 31 09:58:55 2014
    Info: Elapsed time: 00:00:03
>>>>>>> origin/master
    Info: Total CPU time (on all processors): 00:00:02


